// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version"

// DATE "04/05/2017 19:05:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	r,
	g,
	b,
	hsync,
	vsync,
	VGA_CLK,
	VGA_BLANK,
	VGA_SYNC);
input 	clk;
input 	rst_n;
output 	[9:0] r;
output 	[9:0] g;
output 	[9:0] b;
output 	hsync;
output 	vsync;
output 	VGA_CLK;
output 	VGA_BLANK;
output 	VGA_SYNC;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_v.sdo");
// synopsys translate_on

wire \pll|altpll_component|pll~CLK1 ;
wire \pll|altpll_component|pll~CLK2 ;
wire \vga_data8|Add11~24_combout ;
wire \vga_data8|Add10~20_combout ;
wire \vga_data8|Add10~38_combout ;
wire \vga_data8|Add10~42_combout ;
wire \vga_data8|Add10~52_combout ;
wire \vga_data8|Add10~61 ;
wire \vga_data8|Add10~62_combout ;
wire \vga_data8|Add0~10_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2bcd_99_inst4|Add0~0_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2bcd_99_inst1|Add0~2_combout ;
wire \b2bcd_99_inst1|Add0~4_combout ;
wire \b2bcd_99_inst1|dout[1]~0_combout ;
wire \b2bcd_99_inst1|dout[2]~2_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2bcd_99_inst2|Add0~0_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2bcd_99_inst3|Add0~2_combout ;
wire \b2bcd_99_inst1|Add0~6_combout ;
wire \b2bcd_99_inst2|Add0~6_combout ;
wire \b2bcd_99_inst3|Add0~6_combout ;
wire \b2bcd_99_inst3|dout[5]~8_combout ;
wire \b2bcd_99_inst4|dout[6]~10_combout ;
wire \b2bcd_99_inst1|Add0~8_combout ;
wire \clock_controller_inst|Add4~6_combout ;
wire \clock_controller_inst|Add3~16_combout ;
wire \clock_controller_inst|Add3~18_combout ;
wire \clock_controller_inst|Add3~26_combout ;
wire \clock_controller_inst|Add3~28_combout ;
wire \clock_controller_inst|Add3~30_combout ;
wire \clock_controller_inst|Add2~16_combout ;
wire \clock_controller_inst|Add2~20_combout ;
wire \clock_controller_inst|Add2~24_combout ;
wire \clock_controller_inst|Add2~27 ;
wire \clock_controller_inst|Add2~28_combout ;
wire \clock_controller_inst|Add2~29 ;
wire \clock_controller_inst|Add2~30_combout ;
wire \clock_controller_inst|Add4~38_combout ;
wire \clock_controller_inst|Add4~48_combout ;
wire \clock_controller_inst|Add4~50_combout ;
wire \clock_controller_inst|Add4~52_combout ;
wire \clock_controller_inst|Add4~54_combout ;
wire \clock_controller_inst|Add4~56_combout ;
wire \clock_controller_inst|Add1~2_combout ;
wire \clock_controller_inst|Add1~6_combout ;
wire \clock_controller_inst|count[0]~40_combout ;
wire \clock_controller_inst|count[0]~41 ;
wire \clock_controller_inst|count[1]~42_combout ;
wire \clock_controller_inst|count[1]~43 ;
wire \clock_controller_inst|count[2]~44_combout ;
wire \clock_controller_inst|count[2]~45 ;
wire \clock_controller_inst|count[3]~46_combout ;
wire \clock_controller_inst|count[3]~47 ;
wire \clock_controller_inst|count[4]~48_combout ;
wire \clock_controller_inst|count[4]~49 ;
wire \clock_controller_inst|count[5]~50_combout ;
wire \clock_controller_inst|count[5]~51 ;
wire \clock_controller_inst|count[6]~52_combout ;
wire \clock_controller_inst|count[6]~53 ;
wire \clock_controller_inst|count[7]~54_combout ;
wire \clock_controller_inst|count[7]~55 ;
wire \clock_controller_inst|count[8]~56_combout ;
wire \clock_controller_inst|count[8]~57 ;
wire \clock_controller_inst|count[9]~58_combout ;
wire \clock_controller_inst|count[9]~59 ;
wire \clock_controller_inst|count[10]~60_combout ;
wire \clock_controller_inst|count[10]~61 ;
wire \clock_controller_inst|count[11]~62_combout ;
wire \clock_controller_inst|count[11]~63 ;
wire \clock_controller_inst|count[12]~64_combout ;
wire \clock_controller_inst|count[12]~65 ;
wire \clock_controller_inst|count[13]~66_combout ;
wire \clock_controller_inst|count[13]~67 ;
wire \clock_controller_inst|count[14]~68_combout ;
wire \clock_controller_inst|count[14]~69 ;
wire \clock_controller_inst|count[15]~70_combout ;
wire \clock_controller_inst|count[15]~71 ;
wire \clock_controller_inst|count[16]~72_combout ;
wire \clock_controller_inst|count[16]~73 ;
wire \clock_controller_inst|count[17]~74_combout ;
wire \clock_controller_inst|count[17]~75 ;
wire \clock_controller_inst|count[18]~76_combout ;
wire \clock_controller_inst|count[18]~77 ;
wire \clock_controller_inst|count[19]~78_combout ;
wire \vga_data8|Equal1~2_combout ;
wire \vga_data8|rgb30[9]~32_combout ;
wire \vga_data8|rgb30[9]~35_combout ;
wire \vga_data8|always0~1_combout ;
wire \vga_data8|rgb30[9]~37_combout ;
wire \vga_data8|rgb30[9]~38_combout ;
wire \vga_data8|rgb30[9]~39_combout ;
wire \vga_data8|rgb30[9]~40_combout ;
wire \vga_data8|Mux4~2_combout ;
wire \vga_data8|LessThan6~4_combout ;
wire \vga_data8|Equal1~9_combout ;
wire \vga_data8|Equal1~10_combout ;
wire \vga_data8|always0~4_combout ;
wire \vga_data8|wren_p~regout ;
wire \vga_data8|LessThan13~0_combout ;
wire \vga_data8|LessThan12~0_combout ;
wire \vga_data8|wren~3_combout ;
wire \vga_data8|LessThan10~4_combout ;
wire \vga_data8|wren~4_combout ;
wire \vga_data8|p~regout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \vga_data8|Mux3~2_combout ;
wire \vga_data8|Mux3~3_combout ;
wire \clock_controller_inst|clk_10ms~regout ;
wire \clock_controller_inst|data~149_combout ;
wire \clock_controller_inst|data~155_combout ;
wire \clock_controller_inst|data~168_combout ;
wire \clock_controller_inst|LessThan0~0_combout ;
wire \clock_controller_inst|LessThan0~1_combout ;
wire \clock_controller_inst|LessThan0~2_combout ;
wire \clock_controller_inst|LessThan0~3_combout ;
wire \clock_controller_inst|LessThan0~4_combout ;
wire \clock_controller_inst|LessThan0~5_combout ;
wire \clock_controller_inst|LessThan0~6_combout ;
wire \clock_controller_inst|clk_10ms~0_combout ;
wire \vga_data8|LessThan6~5_combout ;
wire \vga_data8|LessThan10~5_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ;
wire \clock_controller_inst|clk_10ms~clkctrl_outclk ;
wire \clk~clkctrl_outclk ;
wire \vga_data8|p~feeder_combout ;
wire \vga_data8|Add11~0_combout ;
wire \rst_n~combout ;
wire \vga_data8|Add11~1 ;
wire \vga_data8|Add11~2_combout ;
wire \vga_data8|Add11~3 ;
wire \vga_data8|Add11~4_combout ;
wire \vga_data8|Add11~5 ;
wire \vga_data8|Add11~7 ;
wire \vga_data8|Add11~8_combout ;
wire \vga_data8|Add11~9 ;
wire \vga_data8|Add11~10_combout ;
wire \vga_data8|Add11~11 ;
wire \vga_data8|Add11~13 ;
wire \vga_data8|Add11~14_combout ;
wire \vga_data8|Add11~15 ;
wire \vga_data8|Add11~16_combout ;
wire \vga_data8|Add11~17 ;
wire \vga_data8|Add11~18_combout ;
wire \vga_data8|Add11~12_combout ;
wire \vga_data8|Equal1~8_combout ;
wire \vga_data8|Add11~19 ;
wire \vga_data8|Add11~20_combout ;
wire \vga_data8|hcnt~65_combout ;
wire \vga_data8|Add11~21 ;
wire \vga_data8|Add11~22_combout ;
wire \vga_data8|Add11~23 ;
wire \vga_data8|Add11~25 ;
wire \vga_data8|Add11~26_combout ;
wire \vga_data8|Add11~27 ;
wire \vga_data8|Add11~28_combout ;
wire \vga_data8|Add11~29 ;
wire \vga_data8|Add11~30_combout ;
wire \vga_data8|Add11~31 ;
wire \vga_data8|Add11~32_combout ;
wire \vga_data8|Add11~33 ;
wire \vga_data8|Add11~34_combout ;
wire \vga_data8|Add11~35 ;
wire \vga_data8|Add11~36_combout ;
wire \vga_data8|Add11~37 ;
wire \vga_data8|Add11~39 ;
wire \vga_data8|Add11~40_combout ;
wire \vga_data8|Add11~41 ;
wire \vga_data8|Add11~43 ;
wire \vga_data8|Add11~45 ;
wire \vga_data8|Add11~46_combout ;
wire \vga_data8|Add11~47 ;
wire \vga_data8|Add11~49 ;
wire \vga_data8|Add11~50_combout ;
wire \vga_data8|Add11~51 ;
wire \vga_data8|Add11~53 ;
wire \vga_data8|Add11~54_combout ;
wire \vga_data8|Add11~55 ;
wire \vga_data8|Add11~57 ;
wire \vga_data8|Add11~58_combout ;
wire \vga_data8|Add11~59 ;
wire \vga_data8|Add11~60_combout ;
wire \vga_data8|Add11~61 ;
wire \vga_data8|Add11~62_combout ;
wire \vga_data8|Equal1~6_combout ;
wire \vga_data8|Equal1~11_combout ;
wire \vga_data8|hcnt~64_combout ;
wire \vga_data8|LessThan3~0_combout ;
wire \vga_data8|Add11~6_combout ;
wire \vga_data8|Equal1~7_combout ;
wire \vga_data8|rgb30[9]~41_combout ;
wire \vga_data8|rgb30[9]~42_combout ;
wire \vga_data8|LessThan2~0_combout ;
wire \vga_data8|rgb30[9]~43_combout ;
wire \vga_data8|rgb30[9]~44_combout ;
wire \clk~combout ;
wire \pll|altpll_component|_clk0 ;
wire \pll|altpll_component|_clk0~clkctrl_outclk ;
wire \vga_data8|Add10~1 ;
wire \vga_data8|Add10~2_combout ;
wire \vga_data8|Add10~3 ;
wire \vga_data8|Add10~5 ;
wire \vga_data8|Add10~7 ;
wire \vga_data8|Add10~8_combout ;
wire \vga_data8|vcnt~66_combout ;
wire \vga_data8|Add10~9 ;
wire \vga_data8|Add10~11 ;
wire \vga_data8|Add10~12_combout ;
wire \vga_data8|vcnt~67_combout ;
wire \vga_data8|Add10~13 ;
wire \vga_data8|Add10~14_combout ;
wire \vga_data8|Add10~15 ;
wire \vga_data8|Add10~17 ;
wire \vga_data8|Add10~18_combout ;
wire \vga_data8|vcnt~64_combout ;
wire \vga_data8|Add10~19 ;
wire \vga_data8|Add10~21 ;
wire \vga_data8|Add10~22_combout ;
wire \vga_data8|Add10~23 ;
wire \vga_data8|Add10~25 ;
wire \vga_data8|Add10~26_combout ;
wire \vga_data8|Add10~27 ;
wire \vga_data8|Add10~28_combout ;
wire \vga_data8|Add10~29 ;
wire \vga_data8|Add10~30_combout ;
wire \vga_data8|Add10~31 ;
wire \vga_data8|Add10~32_combout ;
wire \vga_data8|Add10~33 ;
wire \vga_data8|Add10~34_combout ;
wire \vga_data8|Add10~35 ;
wire \vga_data8|Add10~36_combout ;
wire \vga_data8|Add10~37 ;
wire \vga_data8|Add10~39 ;
wire \vga_data8|Add10~40_combout ;
wire \vga_data8|Add10~41 ;
wire \vga_data8|Add10~43 ;
wire \vga_data8|Add10~44_combout ;
wire \vga_data8|Add10~45 ;
wire \vga_data8|Add10~46_combout ;
wire \vga_data8|rgb30[9]~31_combout ;
wire \vga_data8|Add10~24_combout ;
wire \vga_data8|rgb30[9]~33_combout ;
wire \vga_data8|Add10~47 ;
wire \vga_data8|Add10~49 ;
wire \vga_data8|Add10~50_combout ;
wire \vga_data8|Add10~51 ;
wire \vga_data8|Add10~53 ;
wire \vga_data8|Add10~54_combout ;
wire \vga_data8|Add10~55 ;
wire \vga_data8|Add10~57 ;
wire \vga_data8|Add10~58_combout ;
wire \vga_data8|Add10~59 ;
wire \vga_data8|Add10~60_combout ;
wire \vga_data8|Add10~56_combout ;
wire \vga_data8|rgb30[9]~30_combout ;
wire \vga_data8|rgb30[9]~34_combout ;
wire \vga_data8|Add10~48_combout ;
wire \vga_data8|rgb30[9]~36_combout ;
wire \vga_data8|Add10~16_combout ;
wire \vga_data8|always0~2_combout ;
wire \vga_data8|Add10~6_combout ;
wire \vga_data8|always0~3_combout ;
wire \vga_data8|Add10~4_combout ;
wire \vga_data8|vcnt~65_combout ;
wire \vga_data8|Add10~0_combout ;
wire \vga_data8|Add3~0_combout ;
wire \vga_data8|Add6~1_cout ;
wire \vga_data8|Add6~3_cout ;
wire \vga_data8|Add6~5_cout ;
wire \vga_data8|Add6~7 ;
wire \vga_data8|Add6~9 ;
wire \vga_data8|Add6~10_combout ;
wire \vga_data8|Add6~8_combout ;
wire \vga_data8|Add6~11 ;
wire \vga_data8|Add6~12_combout ;
wire \vga_data8|WideOr0~0_combout ;
wire \vga_data8|Add3~1_combout ;
wire \vga_data8|LessThan8~0_combout ;
wire \vga_data8|Add3~2_combout ;
wire \vga_data8|Add10~10_combout ;
wire \vga_data8|vcnt~68_combout ;
wire \vga_data8|Add4~0_combout ;
wire \vga_data8|Add6~6_combout ;
wire \vga_data8|Add8~3_combout ;
wire \clock_controller_inst|Add4~0_combout ;
wire \clock_controller_inst|Add4~1 ;
wire \clock_controller_inst|Add4~2_combout ;
wire \clock_controller_inst|Add4~3 ;
wire \clock_controller_inst|Add4~4_combout ;
wire \clock_controller_inst|data~138_combout ;
wire \clock_controller_inst|Add4~5 ;
wire \clock_controller_inst|Add4~7 ;
wire \clock_controller_inst|Add4~8_combout ;
wire \clock_controller_inst|Add4~9 ;
wire \clock_controller_inst|Add4~10_combout ;
wire \clock_controller_inst|data~137_combout ;
wire \clock_controller_inst|Add4~11 ;
wire \clock_controller_inst|Add4~12_combout ;
wire \clock_controller_inst|data~136_combout ;
wire \clock_controller_inst|Add4~13 ;
wire \clock_controller_inst|Add4~14_combout ;
wire \clock_controller_inst|Equal3~0_combout ;
wire \clock_controller_inst|Equal3~1_combout ;
wire \clock_controller_inst|Equal3~2_combout ;
wire \clock_controller_inst|Add3~1 ;
wire \clock_controller_inst|Add3~2_combout ;
wire \clock_controller_inst|Add3~0_combout ;
wire \clock_controller_inst|Add4~15 ;
wire \clock_controller_inst|Add4~16_combout ;
wire \clock_controller_inst|data~171_combout ;
wire \clock_controller_inst|Add4~17 ;
wire \clock_controller_inst|Add4~18_combout ;
wire \clock_controller_inst|data~167_combout ;
wire \clock_controller_inst|Add4~19 ;
wire \clock_controller_inst|Add4~20_combout ;
wire \clock_controller_inst|Add3~3 ;
wire \clock_controller_inst|Add3~4_combout ;
wire \clock_controller_inst|data~166_combout ;
wire \clock_controller_inst|Add3~5 ;
wire \clock_controller_inst|Add3~7 ;
wire \clock_controller_inst|Add3~8_combout ;
wire \clock_controller_inst|Add3~6_combout ;
wire \clock_controller_inst|Add4~21 ;
wire \clock_controller_inst|Add4~22_combout ;
wire \clock_controller_inst|data~165_combout ;
wire \clock_controller_inst|data[11]~feeder_combout ;
wire \clock_controller_inst|Add4~23 ;
wire \clock_controller_inst|Add4~24_combout ;
wire \clock_controller_inst|data~164_combout ;
wire \clock_controller_inst|Add3~9 ;
wire \clock_controller_inst|Add3~11 ;
wire \clock_controller_inst|Add3~12_combout ;
wire \clock_controller_inst|Add3~10_combout ;
wire \clock_controller_inst|Add4~25 ;
wire \clock_controller_inst|Add4~26_combout ;
wire \clock_controller_inst|data~163_combout ;
wire \clock_controller_inst|Add4~27 ;
wire \clock_controller_inst|Add4~28_combout ;
wire \clock_controller_inst|data~162_combout ;
wire \clock_controller_inst|Add3~13 ;
wire \clock_controller_inst|Add3~14_combout ;
wire \clock_controller_inst|Add4~29 ;
wire \clock_controller_inst|Add4~30_combout ;
wire \clock_controller_inst|data~161_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2bcd_99_inst3|Add0~1 ;
wire \b2bcd_99_inst3|Add0~3 ;
wire \b2bcd_99_inst3|Add0~4_combout ;
wire \b2bcd_99_inst3|Add0~0_combout ;
wire \b2bcd_99_inst3|dout[1]~1 ;
wire \b2bcd_99_inst3|dout[2]~3 ;
wire \b2bcd_99_inst3|dout[3]~5 ;
wire \b2bcd_99_inst3|dout[4]~6_combout ;
wire \vga_data8|Add8~0_combout ;
wire \vga_data8|Add7~0_combout ;
wire \vga_data8|Add6~13 ;
wire \vga_data8|Add6~15 ;
wire \vga_data8|Add6~16_combout ;
wire \vga_data8|Add8~1_combout ;
wire \clock_controller_inst|Add4~31 ;
wire \clock_controller_inst|Add4~32_combout ;
wire \clock_controller_inst|data[16]~128_combout ;
wire \clock_controller_inst|Add2~0_combout ;
wire \clock_controller_inst|Equal0~3_combout ;
wire \clock_controller_inst|Equal0~2_combout ;
wire \clock_controller_inst|Equal0~4_combout ;
wire \clock_controller_inst|Add3~15 ;
wire \clock_controller_inst|Add3~17 ;
wire \clock_controller_inst|Add3~19 ;
wire \clock_controller_inst|Add3~20_combout ;
wire \clock_controller_inst|Add4~33 ;
wire \clock_controller_inst|Add4~35 ;
wire \clock_controller_inst|Add4~36_combout ;
wire \clock_controller_inst|data[18]~135_combout ;
wire \clock_controller_inst|Add4~34_combout ;
wire \clock_controller_inst|data[17]~129_combout ;
wire \clock_controller_inst|Add2~1 ;
wire \clock_controller_inst|Add2~2_combout ;
wire \clock_controller_inst|Add2~3 ;
wire \clock_controller_inst|Add2~4_combout ;
wire \clock_controller_inst|Equal0~1_combout ;
wire \clock_controller_inst|Add4~45 ;
wire \clock_controller_inst|Add4~46_combout ;
wire \clock_controller_inst|data[23]~130_combout ;
wire \clock_controller_inst|Add2~5 ;
wire \clock_controller_inst|Add2~7 ;
wire \clock_controller_inst|Add2~9 ;
wire \clock_controller_inst|Add2~11 ;
wire \clock_controller_inst|Add2~13 ;
wire \clock_controller_inst|Add2~14_combout ;
wire \clock_controller_inst|Equal0~0_combout ;
wire \clock_controller_inst|Equal0~5_combout ;
wire \clock_controller_inst|Add3~21 ;
wire \clock_controller_inst|Add3~22_combout ;
wire \clock_controller_inst|data[19]~134_combout ;
wire \clock_controller_inst|Add2~6_combout ;
wire \clock_controller_inst|Add3~23 ;
wire \clock_controller_inst|Add3~24_combout ;
wire \clock_controller_inst|Add4~37 ;
wire \clock_controller_inst|Add4~39 ;
wire \clock_controller_inst|Add4~40_combout ;
wire \clock_controller_inst|data[20]~133_combout ;
wire \clock_controller_inst|Add2~8_combout ;
wire \clock_controller_inst|Add4~41 ;
wire \clock_controller_inst|Add4~42_combout ;
wire \clock_controller_inst|data[21]~132_combout ;
wire \clock_controller_inst|Add2~10_combout ;
wire \clock_controller_inst|Add4~43 ;
wire \clock_controller_inst|Add4~44_combout ;
wire \clock_controller_inst|data[22]~131_combout ;
wire \clock_controller_inst|Add2~12_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2bcd_99_inst2|Add0~1 ;
wire \b2bcd_99_inst2|Add0~3 ;
wire \b2bcd_99_inst2|Add0~4_combout ;
wire \b2bcd_99_inst2|Add0~2_combout ;
wire \b2bcd_99_inst2|dout[1]~1 ;
wire \b2bcd_99_inst2|dout[2]~3 ;
wire \b2bcd_99_inst2|dout[3]~5 ;
wire \b2bcd_99_inst2|dout[4]~6_combout ;
wire \clock_controller_inst|Add1~0_combout ;
wire \clock_controller_inst|Add3~25 ;
wire \clock_controller_inst|Add3~27 ;
wire \clock_controller_inst|Add3~29 ;
wire \clock_controller_inst|Add3~31 ;
wire \clock_controller_inst|Add3~32_combout ;
wire \clock_controller_inst|data[27]~139_combout ;
wire \clock_controller_inst|data~169_combout ;
wire \clock_controller_inst|data~170_combout ;
wire \clock_controller_inst|Add2~15 ;
wire \clock_controller_inst|Add2~17 ;
wire \clock_controller_inst|Add2~18_combout ;
wire \clock_controller_inst|data~158_combout ;
wire \clock_controller_inst|Add3~33 ;
wire \clock_controller_inst|Add3~34_combout ;
wire \clock_controller_inst|data~159_combout ;
wire \clock_controller_inst|data~160_combout ;
wire \clock_controller_inst|Add1~1 ;
wire \clock_controller_inst|Add1~3 ;
wire \clock_controller_inst|Add1~4_combout ;
wire \clock_controller_inst|Add3~35 ;
wire \clock_controller_inst|Add3~36_combout ;
wire \clock_controller_inst|data~156_combout ;
wire \clock_controller_inst|data~157_combout ;
wire \clock_controller_inst|Equal0~7_combout ;
wire \clock_controller_inst|Add1~5 ;
wire \clock_controller_inst|Add1~7 ;
wire \clock_controller_inst|Add1~8_combout ;
wire \clock_controller_inst|Add3~37 ;
wire \clock_controller_inst|Add3~39 ;
wire \clock_controller_inst|Add3~40_combout ;
wire \clock_controller_inst|data~150_combout ;
wire \clock_controller_inst|data~151_combout ;
wire \clock_controller_inst|data[28]~feeder_combout ;
wire \clock_controller_inst|Add2~19 ;
wire \clock_controller_inst|Add2~21 ;
wire \clock_controller_inst|Add2~22_combout ;
wire \clock_controller_inst|data~152_combout ;
wire \clock_controller_inst|Add3~38_combout ;
wire \clock_controller_inst|data~153_combout ;
wire \clock_controller_inst|data~154_combout ;
wire \clock_controller_inst|Add2~23 ;
wire \clock_controller_inst|Add2~25 ;
wire \clock_controller_inst|Add2~26_combout ;
wire \clock_controller_inst|Add4~47 ;
wire \clock_controller_inst|Add4~49 ;
wire \clock_controller_inst|Add4~51 ;
wire \clock_controller_inst|Add4~53 ;
wire \clock_controller_inst|Add4~55 ;
wire \clock_controller_inst|Add4~57 ;
wire \clock_controller_inst|Add4~58_combout ;
wire \clock_controller_inst|data~146_combout ;
wire \clock_controller_inst|Add1~9 ;
wire \clock_controller_inst|Add1~10_combout ;
wire \clock_controller_inst|Add3~41 ;
wire \clock_controller_inst|Add3~42_combout ;
wire \clock_controller_inst|data~147_combout ;
wire \clock_controller_inst|data~148_combout ;
wire \clock_controller_inst|Add4~59 ;
wire \clock_controller_inst|Add4~60_combout ;
wire \clock_controller_inst|data~143_combout ;
wire \clock_controller_inst|Add1~11 ;
wire \clock_controller_inst|Add1~12_combout ;
wire \clock_controller_inst|Add3~43 ;
wire \clock_controller_inst|Add3~44_combout ;
wire \clock_controller_inst|data~144_combout ;
wire \clock_controller_inst|Equal0~6_combout ;
wire \clock_controller_inst|data~145_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2bcd_99_inst1|Add0~0_combout ;
wire \b2bcd_99_inst1|dout[1]~1 ;
wire \b2bcd_99_inst1|dout[2]~3 ;
wire \b2bcd_99_inst1|dout[3]~5 ;
wire \b2bcd_99_inst1|dout[4]~6_combout ;
wire \vga_data8|Mux3~0_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2bcd_99_inst4|Add0~1 ;
wire \b2bcd_99_inst4|Add0~3 ;
wire \b2bcd_99_inst4|Add0~4_combout ;
wire \b2bcd_99_inst4|Add0~2_combout ;
wire \b2bcd_99_inst4|dout[1]~1 ;
wire \b2bcd_99_inst4|dout[2]~3 ;
wire \b2bcd_99_inst4|dout[3]~5 ;
wire \b2bcd_99_inst4|dout[4]~6_combout ;
wire \vga_data8|Mux3~1_combout ;
wire \vga_data8|Mux3~4_combout ;
wire \vga_data8|Add6~14_combout ;
wire \vga_data8|Add8~2_combout ;
wire \b2bcd_99_inst3|dout[1]~0_combout ;
wire \b2bcd_99_inst4|dout[1]~0_combout ;
wire \b2bcd_99_inst2|dout[1]~0_combout ;
wire \vga_data8|Mux2~2_combout ;
wire \vga_data8|Mux2~3_combout ;
wire \b2bcd_99_inst1|dout[4]~7 ;
wire \b2bcd_99_inst1|dout[5]~8_combout ;
wire \b2bcd_99_inst2|dout[4]~7 ;
wire \b2bcd_99_inst2|dout[5]~8_combout ;
wire \vga_data8|Mux2~0_combout ;
wire \b2bcd_99_inst4|Add0~5 ;
wire \b2bcd_99_inst4|Add0~6_combout ;
wire \b2bcd_99_inst4|dout[4]~7 ;
wire \b2bcd_99_inst4|dout[5]~8_combout ;
wire \vga_data8|Mux2~1_combout ;
wire \vga_data8|Mux2~4_combout ;
wire \b2bcd_99_inst3|dout[2]~2_combout ;
wire \b2bcd_99_inst2|dout[2]~2_combout ;
wire \b2bcd_99_inst4|dout[2]~2_combout ;
wire \vga_data8|Mux1~2_combout ;
wire \vga_data8|Mux1~3_combout ;
wire \b2bcd_99_inst3|Add0~5 ;
wire \b2bcd_99_inst3|Add0~7 ;
wire \b2bcd_99_inst3|Add0~8_combout ;
wire \b2bcd_99_inst3|dout[4]~7 ;
wire \b2bcd_99_inst3|dout[5]~9 ;
wire \b2bcd_99_inst3|dout[6]~10_combout ;
wire \b2bcd_99_inst1|dout[5]~9 ;
wire \b2bcd_99_inst1|dout[6]~10_combout ;
wire \b2bcd_99_inst2|Add0~5 ;
wire \b2bcd_99_inst2|Add0~7 ;
wire \b2bcd_99_inst2|Add0~8_combout ;
wire \b2bcd_99_inst2|dout[5]~9 ;
wire \b2bcd_99_inst2|dout[6]~10_combout ;
wire \vga_data8|Mux1~0_combout ;
wire \vga_data8|Mux1~1_combout ;
wire \vga_data8|Mux1~4_combout ;
wire \b2bcd_99_inst3|dout[3]~4_combout ;
wire \b2bcd_99_inst1|dout[3]~4_combout ;
wire \b2bcd_99_inst2|dout[3]~4_combout ;
wire \b2bcd_99_inst4|dout[3]~4_combout ;
wire \vga_data8|Mux0~2_combout ;
wire \vga_data8|Mux0~3_combout ;
wire \clock_controller_inst|Add4~61 ;
wire \clock_controller_inst|Add4~62_combout ;
wire \clock_controller_inst|data~140_combout ;
wire \clock_controller_inst|Add3~45 ;
wire \clock_controller_inst|Add3~46_combout ;
wire \clock_controller_inst|Add1~13 ;
wire \clock_controller_inst|Add1~14_combout ;
wire \clock_controller_inst|data~141_combout ;
wire \clock_controller_inst|data~142_combout ;
wire \b2bcd_99_inst1|Add0~1 ;
wire \b2bcd_99_inst1|Add0~3 ;
wire \b2bcd_99_inst1|Add0~5 ;
wire \b2bcd_99_inst1|Add0~7 ;
wire \b2bcd_99_inst1|Add0~9 ;
wire \b2bcd_99_inst1|Add0~10_combout ;
wire \b2bcd_99_inst1|dout[6]~11 ;
wire \b2bcd_99_inst1|dout[7]~12_combout ;
wire \b2bcd_99_inst2|Add0~9 ;
wire \b2bcd_99_inst2|Add0~10_combout ;
wire \b2bcd_99_inst2|dout[6]~11 ;
wire \b2bcd_99_inst2|dout[7]~12_combout ;
wire \vga_data8|Mux0~0_combout ;
wire \b2bcd_99_inst4|Add0~7 ;
wire \b2bcd_99_inst4|Add0~9 ;
wire \b2bcd_99_inst4|Add0~10_combout ;
wire \b2bcd_99_inst4|Add0~8_combout ;
wire \b2bcd_99_inst4|dout[5]~9 ;
wire \b2bcd_99_inst4|dout[6]~11 ;
wire \b2bcd_99_inst4|dout[7]~12_combout ;
wire \b2bcd_99_inst3|Add0~9 ;
wire \b2bcd_99_inst3|Add0~10_combout ;
wire \b2bcd_99_inst3|dout[6]~11 ;
wire \b2bcd_99_inst3|dout[7]~12_combout ;
wire \vga_data8|Mux0~1_combout ;
wire \vga_data8|Mux0~4_combout ;
wire \vga_data8|Add0~1_cout ;
wire \vga_data8|Add0~3_cout ;
wire \vga_data8|Add0~5 ;
wire \vga_data8|Add0~7 ;
wire \vga_data8|Add0~8_combout ;
wire \vga_data8|Add0~4_combout ;
wire \vga_data8|Add0~6_combout ;
wire \vga_data8|Add2~0_combout ;
wire \vga_data8|Add2~1_combout ;
wire \vga_data8|Add1~0_combout ;
wire \vga_data8|Add2~2_combout ;
wire \vga_data8|Add0~9 ;
wire \vga_data8|Add0~11 ;
wire \vga_data8|Add0~12_combout ;
wire \vga_data8|Add2~3_combout ;
wire \vga_data8|Add0~13 ;
wire \vga_data8|Add0~14_combout ;
wire \vga_data8|Add2~4_combout ;
wire \vga_data8|Mux4~3_combout ;
wire \vga_data8|Mux4~0_combout ;
wire \vga_data8|Mux4~1_combout ;
wire \vga_data8|Mux4~4_combout ;
wire \vga_data8|rgb30[20]~45_combout ;
wire \vga_data8|Add11~52_combout ;
wire \vga_data8|Add11~56_combout ;
wire \vga_data8|Equal1~3_combout ;
wire \vga_data8|Add11~48_combout ;
wire \vga_data8|Add11~44_combout ;
wire \vga_data8|Add11~42_combout ;
wire \vga_data8|Equal1~0_combout ;
wire \vga_data8|Add11~38_combout ;
wire \vga_data8|Equal1~1_combout ;
wire \vga_data8|Equal1~4_combout ;
wire \vga_data8|Equal1~5_combout ;
wire \vga_data8|vblock~1_combout ;
wire \vga_data8|rgb30[20]~46_combout ;
wire \vga_data8|rgb30[20]~47_combout ;
wire \vga_data8|rgb30[20]~48_combout ;
wire \vga_data8|LessThan0~0_combout ;
wire \vga_data8|LessThan1~0_combout ;
wire \vga_data8|LessThan1~1_combout ;
wire [7:0] \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a ;
wire [7:0] \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a ;
wire [7:0] \vga_data8|addr_rom ;
wire [31:0] \vga_data8|hcnt ;
wire [31:0] \vga_data8|vcnt ;
wire [19:0] \clock_controller_inst|count ;
wire [31:0] \clock_controller_inst|data ;

wire [7:0] \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [2:0] \pll|altpll_component|pll_CLK_bus ;
wire [7:0] \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [0] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [1] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [2] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [3] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [4] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [5] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [6] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [7] = \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \pll|altpll_component|_clk0  = \pll|altpll_component|pll_CLK_bus [0];
assign \pll|altpll_component|pll~CLK1  = \pll|altpll_component|pll_CLK_bus [1];
assign \pll|altpll_component|pll~CLK2  = \pll|altpll_component|pll_CLK_bus [2];

assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [0] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [1] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [2] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [3] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [4] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [5] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [6] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [7] = \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// atom is at M4K_X26_Y20
cycloneii_ram_block \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vga_data8|wren~4_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [7],\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [6],\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [5],
\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [4],\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [3],\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [2],
\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [1],\vga_data8|rom256_digits|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\vga_data8|Add4~0_combout ,\vga_data8|Add3~2_combout ,\vga_data8|Add3~1_combout ,\vga_data8|Add3~0_combout ,\vga_data8|Add2~4_combout ,\vga_data8|Add2~3_combout ,\vga_data8|Add2~1_combout ,\vga_data8|Add2~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data16.mif";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ALTSYNCRAM";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000018000000180000001800000000000000180000001800000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000001800000000000000000000001800000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \vga_data8|Add11~24 (
// Equation(s):
// \vga_data8|Add11~24_combout  = \vga_data8|hcnt [12] & (\vga_data8|Add11~23  $ GND) # !\vga_data8|hcnt [12] & !\vga_data8|Add11~23  & VCC
// \vga_data8|Add11~25  = CARRY(\vga_data8|hcnt [12] & !\vga_data8|Add11~23 )

	.dataa(\vga_data8|hcnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~23 ),
	.combout(\vga_data8|Add11~24_combout ),
	.cout(\vga_data8|Add11~25 ));
// synopsys translate_off
defparam \vga_data8|Add11~24 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \vga_data8|Add10~20 (
// Equation(s):
// \vga_data8|Add10~20_combout  = \vga_data8|vcnt [10] & (\vga_data8|Add10~19  $ GND) # !\vga_data8|vcnt [10] & !\vga_data8|Add10~19  & VCC
// \vga_data8|Add10~21  = CARRY(\vga_data8|vcnt [10] & !\vga_data8|Add10~19 )

	.dataa(\vga_data8|vcnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~19 ),
	.combout(\vga_data8|Add10~20_combout ),
	.cout(\vga_data8|Add10~21 ));
// synopsys translate_off
defparam \vga_data8|Add10~20 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \vga_data8|Add10~38 (
// Equation(s):
// \vga_data8|Add10~38_combout  = \vga_data8|vcnt [19] & !\vga_data8|Add10~37  # !\vga_data8|vcnt [19] & (\vga_data8|Add10~37  # GND)
// \vga_data8|Add10~39  = CARRY(!\vga_data8|Add10~37  # !\vga_data8|vcnt [19])

	.dataa(\vga_data8|vcnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~37 ),
	.combout(\vga_data8|Add10~38_combout ),
	.cout(\vga_data8|Add10~39 ));
// synopsys translate_off
defparam \vga_data8|Add10~38 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \vga_data8|Add10~42 (
// Equation(s):
// \vga_data8|Add10~42_combout  = \vga_data8|vcnt [21] & !\vga_data8|Add10~41  # !\vga_data8|vcnt [21] & (\vga_data8|Add10~41  # GND)
// \vga_data8|Add10~43  = CARRY(!\vga_data8|Add10~41  # !\vga_data8|vcnt [21])

	.dataa(\vga_data8|vcnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~41 ),
	.combout(\vga_data8|Add10~42_combout ),
	.cout(\vga_data8|Add10~43 ));
// synopsys translate_off
defparam \vga_data8|Add10~42 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \vga_data8|Add10~52 (
// Equation(s):
// \vga_data8|Add10~52_combout  = \vga_data8|vcnt [26] & (\vga_data8|Add10~51  $ GND) # !\vga_data8|vcnt [26] & !\vga_data8|Add10~51  & VCC
// \vga_data8|Add10~53  = CARRY(\vga_data8|vcnt [26] & !\vga_data8|Add10~51 )

	.dataa(\vga_data8|vcnt [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~51 ),
	.combout(\vga_data8|Add10~52_combout ),
	.cout(\vga_data8|Add10~53 ));
// synopsys translate_off
defparam \vga_data8|Add10~52 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \vga_data8|Add10~60 (
// Equation(s):
// \vga_data8|Add10~60_combout  = \vga_data8|vcnt [30] & (\vga_data8|Add10~59  $ GND) # !\vga_data8|vcnt [30] & !\vga_data8|Add10~59  & VCC
// \vga_data8|Add10~61  = CARRY(\vga_data8|vcnt [30] & !\vga_data8|Add10~59 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~59 ),
	.combout(\vga_data8|Add10~60_combout ),
	.cout(\vga_data8|Add10~61 ));
// synopsys translate_off
defparam \vga_data8|Add10~60 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \vga_data8|Add10~62 (
// Equation(s):
// \vga_data8|Add10~62_combout  = \vga_data8|Add10~61  $ \vga_data8|vcnt [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_data8|vcnt [31]),
	.cin(\vga_data8|Add10~61 ),
	.combout(\vga_data8|Add10~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add10~62 .lut_mask = 16'h0FF0;
defparam \vga_data8|Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \vga_data8|Add0~10 (
// Equation(s):
// \vga_data8|Add0~10_combout  = \vga_data8|hcnt [6] & !\vga_data8|Add0~9  # !\vga_data8|hcnt [6] & (\vga_data8|Add0~9  # GND)
// \vga_data8|Add0~11  = CARRY(!\vga_data8|Add0~9  # !\vga_data8|hcnt [6])

	.dataa(\vga_data8|hcnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~9 ),
	.combout(\vga_data8|Add0~10_combout ),
	.cout(\vga_data8|Add0~11 ));
// synopsys translate_off
defparam \vga_data8|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_controller_inst|data [5] $ VCC
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_controller_inst|data [5])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = \clock_controller_inst|data [7] & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ GND) # !\clock_controller_inst|data [7] & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY(\clock_controller_inst|data [7] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout )
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17_combout 
//  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~0 (
// Equation(s):
// \b2bcd_99_inst4|Add0~0_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & VCC # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  $ GND)
// \b2bcd_99_inst4|Add0~1  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Add0~0_combout ),
	.cout(\b2bcd_99_inst4|Add0~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~0 .lut_mask = 16'h6611;
defparam \b2bcd_99_inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout )
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ))
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~2 (
// Equation(s):
// \b2bcd_99_inst1|Add0~2_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst1|Add0~1  # GND) # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~1 ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~1  # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst1|Add0~1  & VCC)
// \b2bcd_99_inst1|Add0~3  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  # !\b2bcd_99_inst1|Add0~1 ) # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~1 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Add0~1 ),
	.combout(\b2bcd_99_inst1|Add0~2_combout ),
	.cout(\b2bcd_99_inst1|Add0~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~2 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~4 (
// Equation(s):
// \b2bcd_99_inst1|Add0~4_combout  = (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ !\b2bcd_99_inst1|Add0~3 ) # GND
// \b2bcd_99_inst1|Add0~5  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~3  # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\b2bcd_99_inst1|Add0~3  # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Add0~3 ),
	.combout(\b2bcd_99_inst1|Add0~4_combout ),
	.cout(\b2bcd_99_inst1|Add0~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~4 .lut_mask = 16'h6917;
defparam \b2bcd_99_inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \b2bcd_99_inst1|dout[1]~0 (
// Equation(s):
// \b2bcd_99_inst1|dout[1]~0_combout  = \clock_controller_inst|data [25] & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ GND) # !\clock_controller_inst|data [25] & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & VCC
// \b2bcd_99_inst1|dout[1]~1  = CARRY(\clock_controller_inst|data [25] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\clock_controller_inst|data [25]),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|dout[1]~0_combout ),
	.cout(\b2bcd_99_inst1|dout[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[1]~0 .lut_mask = 16'h9922;
defparam \b2bcd_99_inst1|dout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \b2bcd_99_inst1|dout[2]~2 (
// Equation(s):
// \b2bcd_99_inst1|dout[2]~2_combout  = \clock_controller_inst|data [26] & (\b2bcd_99_inst1|Add0~0_combout  & \b2bcd_99_inst1|dout[1]~1  & VCC # !\b2bcd_99_inst1|Add0~0_combout  & !\b2bcd_99_inst1|dout[1]~1 ) # !\clock_controller_inst|data [26] & 
// (\b2bcd_99_inst1|Add0~0_combout  & !\b2bcd_99_inst1|dout[1]~1  # !\b2bcd_99_inst1|Add0~0_combout  & (\b2bcd_99_inst1|dout[1]~1  # GND))
// \b2bcd_99_inst1|dout[2]~3  = CARRY(\clock_controller_inst|data [26] & !\b2bcd_99_inst1|Add0~0_combout  & !\b2bcd_99_inst1|dout[1]~1  # !\clock_controller_inst|data [26] & (!\b2bcd_99_inst1|dout[1]~1  # !\b2bcd_99_inst1|Add0~0_combout ))

	.dataa(\clock_controller_inst|data [26]),
	.datab(\b2bcd_99_inst1|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|dout[1]~1 ),
	.combout(\b2bcd_99_inst1|dout[2]~2_combout ),
	.cout(\b2bcd_99_inst1|dout[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[2]~2 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst1|dout[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = \clock_controller_inst|data [22] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC # !\clock_controller_inst|data [22] & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY(!\clock_controller_inst|data [22] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = \clock_controller_inst|data [23] & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ GND) # !\clock_controller_inst|data [23] & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY(\clock_controller_inst|data [23] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout )
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ))
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ))

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~0 (
// Equation(s):
// \b2bcd_99_inst2|Add0~0_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & VCC # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ GND)
// \b2bcd_99_inst2|Add0~1  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Add0~0_combout ),
	.cout(\b2bcd_99_inst2|Add0~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~0 .lut_mask = 16'h6611;
defparam \b2bcd_99_inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = \clock_controller_inst|data [14] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC # !\clock_controller_inst|data [14] & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY(!\clock_controller_inst|data [14] & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~2 (
// Equation(s):
// \b2bcd_99_inst3|Add0~2_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst3|Add0~1  # GND) # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst3|Add0~1 ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst3|Add0~1  # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst3|Add0~1  & VCC)
// \b2bcd_99_inst3|Add0~3  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  # !\b2bcd_99_inst3|Add0~1 ) # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst3|Add0~1 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Add0~1 ),
	.combout(\b2bcd_99_inst3|Add0~2_combout ),
	.cout(\b2bcd_99_inst3|Add0~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~2 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~6 (
// Equation(s):
// \b2bcd_99_inst1|Add0~6_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst1|Add0~5  # GND) # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~5 ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~5  # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst1|Add0~5  & VCC)
// \b2bcd_99_inst1|Add0~7  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  # !\b2bcd_99_inst1|Add0~5 ) # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst1|Add0~5 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Add0~5 ),
	.combout(\b2bcd_99_inst1|Add0~6_combout ),
	.cout(\b2bcd_99_inst1|Add0~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~6 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~6 (
// Equation(s):
// \b2bcd_99_inst2|Add0~6_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst2|Add0~5  # GND) # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst2|Add0~5 ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst2|Add0~5  # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst2|Add0~5  & VCC)
// \b2bcd_99_inst2|Add0~7  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  # !\b2bcd_99_inst2|Add0~5 ) # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst2|Add0~5 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Add0~5 ),
	.combout(\b2bcd_99_inst2|Add0~6_combout ),
	.cout(\b2bcd_99_inst2|Add0~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~6 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~6 (
// Equation(s):
// \b2bcd_99_inst3|Add0~6_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst3|Add0~5  # GND) # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst3|Add0~5 ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst3|Add0~5  # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst3|Add0~5  & VCC)
// \b2bcd_99_inst3|Add0~7  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  # !\b2bcd_99_inst3|Add0~5 ) # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst3|Add0~5 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Add0~5 ),
	.combout(\b2bcd_99_inst3|Add0~6_combout ),
	.cout(\b2bcd_99_inst3|Add0~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~6 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \b2bcd_99_inst3|dout[5]~8 (
// Equation(s):
// \b2bcd_99_inst3|dout[5]~8_combout  = (\b2bcd_99_inst3|Add0~6_combout  $ \clock_controller_inst|data [13] $ !\b2bcd_99_inst3|dout[4]~7 ) # GND
// \b2bcd_99_inst3|dout[5]~9  = CARRY(\b2bcd_99_inst3|Add0~6_combout  & (\clock_controller_inst|data [13] # !\b2bcd_99_inst3|dout[4]~7 ) # !\b2bcd_99_inst3|Add0~6_combout  & \clock_controller_inst|data [13] & !\b2bcd_99_inst3|dout[4]~7 )

	.dataa(\b2bcd_99_inst3|Add0~6_combout ),
	.datab(\clock_controller_inst|data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|dout[4]~7 ),
	.combout(\b2bcd_99_inst3|dout[5]~8_combout ),
	.cout(\b2bcd_99_inst3|dout[5]~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[5]~8 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst3|dout[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst4|dout[6]~10 (
// Equation(s):
// \b2bcd_99_inst4|dout[6]~10_combout  = \clock_controller_inst|data [6] & (\b2bcd_99_inst4|Add0~8_combout  & \b2bcd_99_inst4|dout[5]~9  & VCC # !\b2bcd_99_inst4|Add0~8_combout  & !\b2bcd_99_inst4|dout[5]~9 ) # !\clock_controller_inst|data [6] & 
// (\b2bcd_99_inst4|Add0~8_combout  & !\b2bcd_99_inst4|dout[5]~9  # !\b2bcd_99_inst4|Add0~8_combout  & (\b2bcd_99_inst4|dout[5]~9  # GND))
// \b2bcd_99_inst4|dout[6]~11  = CARRY(\clock_controller_inst|data [6] & !\b2bcd_99_inst4|Add0~8_combout  & !\b2bcd_99_inst4|dout[5]~9  # !\clock_controller_inst|data [6] & (!\b2bcd_99_inst4|dout[5]~9  # !\b2bcd_99_inst4|Add0~8_combout ))

	.dataa(\clock_controller_inst|data [6]),
	.datab(\b2bcd_99_inst4|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|dout[5]~9 ),
	.combout(\b2bcd_99_inst4|dout[6]~10_combout ),
	.cout(\b2bcd_99_inst4|dout[6]~11 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[6]~10 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst4|dout[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~8 (
// Equation(s):
// \b2bcd_99_inst1|Add0~8_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst1|Add0~7  & VCC # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst1|Add0~7  $ GND)
// \b2bcd_99_inst1|Add0~9  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst1|Add0~7 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Add0~7 ),
	.combout(\b2bcd_99_inst1|Add0~8_combout ),
	.cout(\b2bcd_99_inst1|Add0~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~8 .lut_mask = 16'h5A05;
defparam \b2bcd_99_inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \clock_controller_inst|Add4~6 (
// Equation(s):
// \clock_controller_inst|Add4~6_combout  = \clock_controller_inst|data [3] & !\clock_controller_inst|Add4~5  # !\clock_controller_inst|data [3] & (\clock_controller_inst|Add4~5  # GND)
// \clock_controller_inst|Add4~7  = CARRY(!\clock_controller_inst|Add4~5  # !\clock_controller_inst|data [3])

	.dataa(\clock_controller_inst|data [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~5 ),
	.combout(\clock_controller_inst|Add4~6_combout ),
	.cout(\clock_controller_inst|Add4~7 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~6 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \clock_controller_inst|Add3~16 (
// Equation(s):
// \clock_controller_inst|Add3~16_combout  = \clock_controller_inst|data [16] & (\clock_controller_inst|Add3~15  $ GND) # !\clock_controller_inst|data [16] & !\clock_controller_inst|Add3~15  & VCC
// \clock_controller_inst|Add3~17  = CARRY(\clock_controller_inst|data [16] & !\clock_controller_inst|Add3~15 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~15 ),
	.combout(\clock_controller_inst|Add3~16_combout ),
	.cout(\clock_controller_inst|Add3~17 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~16 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \clock_controller_inst|Add3~18 (
// Equation(s):
// \clock_controller_inst|Add3~18_combout  = \clock_controller_inst|data [17] & !\clock_controller_inst|Add3~17  # !\clock_controller_inst|data [17] & (\clock_controller_inst|Add3~17  # GND)
// \clock_controller_inst|Add3~19  = CARRY(!\clock_controller_inst|Add3~17  # !\clock_controller_inst|data [17])

	.dataa(\clock_controller_inst|data [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~17 ),
	.combout(\clock_controller_inst|Add3~18_combout ),
	.cout(\clock_controller_inst|Add3~19 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~18 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \clock_controller_inst|Add3~26 (
// Equation(s):
// \clock_controller_inst|Add3~26_combout  = \clock_controller_inst|data [21] & !\clock_controller_inst|Add3~25  # !\clock_controller_inst|data [21] & (\clock_controller_inst|Add3~25  # GND)
// \clock_controller_inst|Add3~27  = CARRY(!\clock_controller_inst|Add3~25  # !\clock_controller_inst|data [21])

	.dataa(\clock_controller_inst|data [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~25 ),
	.combout(\clock_controller_inst|Add3~26_combout ),
	.cout(\clock_controller_inst|Add3~27 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~26 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \clock_controller_inst|Add3~28 (
// Equation(s):
// \clock_controller_inst|Add3~28_combout  = \clock_controller_inst|data [22] & (\clock_controller_inst|Add3~27  $ GND) # !\clock_controller_inst|data [22] & !\clock_controller_inst|Add3~27  & VCC
// \clock_controller_inst|Add3~29  = CARRY(\clock_controller_inst|data [22] & !\clock_controller_inst|Add3~27 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~27 ),
	.combout(\clock_controller_inst|Add3~28_combout ),
	.cout(\clock_controller_inst|Add3~29 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~28 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \clock_controller_inst|Add3~30 (
// Equation(s):
// \clock_controller_inst|Add3~30_combout  = \clock_controller_inst|data [23] & !\clock_controller_inst|Add3~29  # !\clock_controller_inst|data [23] & (\clock_controller_inst|Add3~29  # GND)
// \clock_controller_inst|Add3~31  = CARRY(!\clock_controller_inst|Add3~29  # !\clock_controller_inst|data [23])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~29 ),
	.combout(\clock_controller_inst|Add3~30_combout ),
	.cout(\clock_controller_inst|Add3~31 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~30 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \clock_controller_inst|Add2~16 (
// Equation(s):
// \clock_controller_inst|Add2~16_combout  = \clock_controller_inst|data [24] & (\clock_controller_inst|Add2~15  $ GND) # !\clock_controller_inst|data [24] & !\clock_controller_inst|Add2~15  & VCC
// \clock_controller_inst|Add2~17  = CARRY(\clock_controller_inst|data [24] & !\clock_controller_inst|Add2~15 )

	.dataa(\clock_controller_inst|data [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~15 ),
	.combout(\clock_controller_inst|Add2~16_combout ),
	.cout(\clock_controller_inst|Add2~17 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \clock_controller_inst|Add2~20 (
// Equation(s):
// \clock_controller_inst|Add2~20_combout  = \clock_controller_inst|data [26] & (\clock_controller_inst|Add2~19  $ GND) # !\clock_controller_inst|data [26] & !\clock_controller_inst|Add2~19  & VCC
// \clock_controller_inst|Add2~21  = CARRY(\clock_controller_inst|data [26] & !\clock_controller_inst|Add2~19 )

	.dataa(\clock_controller_inst|data [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~19 ),
	.combout(\clock_controller_inst|Add2~20_combout ),
	.cout(\clock_controller_inst|Add2~21 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \clock_controller_inst|Add2~24 (
// Equation(s):
// \clock_controller_inst|Add2~24_combout  = \clock_controller_inst|data [28] & (\clock_controller_inst|Add2~23  $ GND) # !\clock_controller_inst|data [28] & !\clock_controller_inst|Add2~23  & VCC
// \clock_controller_inst|Add2~25  = CARRY(\clock_controller_inst|data [28] & !\clock_controller_inst|Add2~23 )

	.dataa(\clock_controller_inst|data [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~23 ),
	.combout(\clock_controller_inst|Add2~24_combout ),
	.cout(\clock_controller_inst|Add2~25 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~24 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \clock_controller_inst|Add2~26 (
// Equation(s):
// \clock_controller_inst|Add2~26_combout  = \clock_controller_inst|data [29] & !\clock_controller_inst|Add2~25  # !\clock_controller_inst|data [29] & (\clock_controller_inst|Add2~25  # GND)
// \clock_controller_inst|Add2~27  = CARRY(!\clock_controller_inst|Add2~25  # !\clock_controller_inst|data [29])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~25 ),
	.combout(\clock_controller_inst|Add2~26_combout ),
	.cout(\clock_controller_inst|Add2~27 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~26 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \clock_controller_inst|Add2~28 (
// Equation(s):
// \clock_controller_inst|Add2~28_combout  = \clock_controller_inst|data [30] & (\clock_controller_inst|Add2~27  $ GND) # !\clock_controller_inst|data [30] & !\clock_controller_inst|Add2~27  & VCC
// \clock_controller_inst|Add2~29  = CARRY(\clock_controller_inst|data [30] & !\clock_controller_inst|Add2~27 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~27 ),
	.combout(\clock_controller_inst|Add2~28_combout ),
	.cout(\clock_controller_inst|Add2~29 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~28 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \clock_controller_inst|Add2~30 (
// Equation(s):
// \clock_controller_inst|Add2~30_combout  = \clock_controller_inst|data [31] $ \clock_controller_inst|Add2~29 

	.dataa(\clock_controller_inst|data [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~29 ),
	.combout(\clock_controller_inst|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Add2~30 .lut_mask = 16'h5A5A;
defparam \clock_controller_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \clock_controller_inst|Add4~38 (
// Equation(s):
// \clock_controller_inst|Add4~38_combout  = \clock_controller_inst|data [19] & !\clock_controller_inst|Add4~37  # !\clock_controller_inst|data [19] & (\clock_controller_inst|Add4~37  # GND)
// \clock_controller_inst|Add4~39  = CARRY(!\clock_controller_inst|Add4~37  # !\clock_controller_inst|data [19])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~37 ),
	.combout(\clock_controller_inst|Add4~38_combout ),
	.cout(\clock_controller_inst|Add4~39 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~38 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \clock_controller_inst|Add4~48 (
// Equation(s):
// \clock_controller_inst|Add4~48_combout  = \clock_controller_inst|data [24] & (\clock_controller_inst|Add4~47  $ GND) # !\clock_controller_inst|data [24] & !\clock_controller_inst|Add4~47  & VCC
// \clock_controller_inst|Add4~49  = CARRY(\clock_controller_inst|data [24] & !\clock_controller_inst|Add4~47 )

	.dataa(\clock_controller_inst|data [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~47 ),
	.combout(\clock_controller_inst|Add4~48_combout ),
	.cout(\clock_controller_inst|Add4~49 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~48 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \clock_controller_inst|Add4~50 (
// Equation(s):
// \clock_controller_inst|Add4~50_combout  = \clock_controller_inst|data [25] & !\clock_controller_inst|Add4~49  # !\clock_controller_inst|data [25] & (\clock_controller_inst|Add4~49  # GND)
// \clock_controller_inst|Add4~51  = CARRY(!\clock_controller_inst|Add4~49  # !\clock_controller_inst|data [25])

	.dataa(\clock_controller_inst|data [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~49 ),
	.combout(\clock_controller_inst|Add4~50_combout ),
	.cout(\clock_controller_inst|Add4~51 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~50 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \clock_controller_inst|Add4~52 (
// Equation(s):
// \clock_controller_inst|Add4~52_combout  = \clock_controller_inst|data [26] & (\clock_controller_inst|Add4~51  $ GND) # !\clock_controller_inst|data [26] & !\clock_controller_inst|Add4~51  & VCC
// \clock_controller_inst|Add4~53  = CARRY(\clock_controller_inst|data [26] & !\clock_controller_inst|Add4~51 )

	.dataa(\clock_controller_inst|data [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~51 ),
	.combout(\clock_controller_inst|Add4~52_combout ),
	.cout(\clock_controller_inst|Add4~53 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~52 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \clock_controller_inst|Add4~54 (
// Equation(s):
// \clock_controller_inst|Add4~54_combout  = \clock_controller_inst|data [27] & !\clock_controller_inst|Add4~53  # !\clock_controller_inst|data [27] & (\clock_controller_inst|Add4~53  # GND)
// \clock_controller_inst|Add4~55  = CARRY(!\clock_controller_inst|Add4~53  # !\clock_controller_inst|data [27])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~53 ),
	.combout(\clock_controller_inst|Add4~54_combout ),
	.cout(\clock_controller_inst|Add4~55 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~54 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \clock_controller_inst|Add4~56 (
// Equation(s):
// \clock_controller_inst|Add4~56_combout  = \clock_controller_inst|data [28] & (\clock_controller_inst|Add4~55  $ GND) # !\clock_controller_inst|data [28] & !\clock_controller_inst|Add4~55  & VCC
// \clock_controller_inst|Add4~57  = CARRY(\clock_controller_inst|data [28] & !\clock_controller_inst|Add4~55 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~55 ),
	.combout(\clock_controller_inst|Add4~56_combout ),
	.cout(\clock_controller_inst|Add4~57 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~56 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \clock_controller_inst|Add1~2 (
// Equation(s):
// \clock_controller_inst|Add1~2_combout  = \clock_controller_inst|data [25] & !\clock_controller_inst|Add1~1  # !\clock_controller_inst|data [25] & (\clock_controller_inst|Add1~1  # GND)
// \clock_controller_inst|Add1~3  = CARRY(!\clock_controller_inst|Add1~1  # !\clock_controller_inst|data [25])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~1 ),
	.combout(\clock_controller_inst|Add1~2_combout ),
	.cout(\clock_controller_inst|Add1~3 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \clock_controller_inst|Add1~6 (
// Equation(s):
// \clock_controller_inst|Add1~6_combout  = \clock_controller_inst|data [27] & !\clock_controller_inst|Add1~5  # !\clock_controller_inst|data [27] & (\clock_controller_inst|Add1~5  # GND)
// \clock_controller_inst|Add1~7  = CARRY(!\clock_controller_inst|Add1~5  # !\clock_controller_inst|data [27])

	.dataa(\clock_controller_inst|data [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~5 ),
	.combout(\clock_controller_inst|Add1~6_combout ),
	.cout(\clock_controller_inst|Add1~7 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X2_Y17_N17
cycloneii_lcell_ff \clock_controller_inst|count[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[18]~76_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [18]));

// atom is at LCFF_X2_Y17_N19
cycloneii_lcell_ff \clock_controller_inst|count[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[19]~78_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [19]));

// atom is at LCFF_X2_Y17_N9
cycloneii_lcell_ff \clock_controller_inst|count[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[14]~68_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [14]));

// atom is at LCFF_X2_Y17_N11
cycloneii_lcell_ff \clock_controller_inst|count[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[15]~70_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [15]));

// atom is at LCFF_X2_Y17_N13
cycloneii_lcell_ff \clock_controller_inst|count[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[16]~72_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [16]));

// atom is at LCFF_X2_Y17_N15
cycloneii_lcell_ff \clock_controller_inst|count[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[17]~74_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [17]));

// atom is at LCFF_X2_Y18_N29
cycloneii_lcell_ff \clock_controller_inst|count[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[8]~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [8]));

// atom is at LCFF_X2_Y18_N31
cycloneii_lcell_ff \clock_controller_inst|count[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[9]~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [9]));

// atom is at LCFF_X2_Y17_N1
cycloneii_lcell_ff \clock_controller_inst|count[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[10]~60_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [10]));

// atom is at LCFF_X2_Y17_N3
cycloneii_lcell_ff \clock_controller_inst|count[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[11]~62_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [11]));

// atom is at LCFF_X2_Y18_N13
cycloneii_lcell_ff \clock_controller_inst|count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[0]~40_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [0]));

// atom is at LCFF_X2_Y18_N15
cycloneii_lcell_ff \clock_controller_inst|count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[1]~42_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [1]));

// atom is at LCFF_X2_Y18_N17
cycloneii_lcell_ff \clock_controller_inst|count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[2]~44_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [2]));

// atom is at LCFF_X2_Y18_N19
cycloneii_lcell_ff \clock_controller_inst|count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[3]~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [3]));

// atom is at LCFF_X2_Y18_N21
cycloneii_lcell_ff \clock_controller_inst|count[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[4]~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [4]));

// atom is at LCFF_X2_Y18_N23
cycloneii_lcell_ff \clock_controller_inst|count[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[5]~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [5]));

// atom is at LCFF_X2_Y18_N25
cycloneii_lcell_ff \clock_controller_inst|count[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[6]~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [6]));

// atom is at LCFF_X2_Y18_N27
cycloneii_lcell_ff \clock_controller_inst|count[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[7]~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [7]));

// atom is at LCFF_X2_Y17_N5
cycloneii_lcell_ff \clock_controller_inst|count[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[12]~64_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [12]));

// atom is at LCFF_X2_Y17_N7
cycloneii_lcell_ff \clock_controller_inst|count[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\clock_controller_inst|count[13]~66_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|count [13]));

// atom is at LCCOMB_X2_Y18_N12
cycloneii_lcell_comb \clock_controller_inst|count[0]~40 (
// Equation(s):
// \clock_controller_inst|count[0]~40_combout  = \clock_controller_inst|count [0] $ VCC
// \clock_controller_inst|count[0]~41  = CARRY(\clock_controller_inst|count [0])

	.dataa(\clock_controller_inst|count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|count[0]~40_combout ),
	.cout(\clock_controller_inst|count[0]~41 ));
// synopsys translate_off
defparam \clock_controller_inst|count[0]~40 .lut_mask = 16'h55AA;
defparam \clock_controller_inst|count[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N14
cycloneii_lcell_comb \clock_controller_inst|count[1]~42 (
// Equation(s):
// \clock_controller_inst|count[1]~42_combout  = \clock_controller_inst|count [1] & !\clock_controller_inst|count[0]~41  # !\clock_controller_inst|count [1] & (\clock_controller_inst|count[0]~41  # GND)
// \clock_controller_inst|count[1]~43  = CARRY(!\clock_controller_inst|count[0]~41  # !\clock_controller_inst|count [1])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[0]~41 ),
	.combout(\clock_controller_inst|count[1]~42_combout ),
	.cout(\clock_controller_inst|count[1]~43 ));
// synopsys translate_off
defparam \clock_controller_inst|count[1]~42 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[1]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N16
cycloneii_lcell_comb \clock_controller_inst|count[2]~44 (
// Equation(s):
// \clock_controller_inst|count[2]~44_combout  = \clock_controller_inst|count [2] & (\clock_controller_inst|count[1]~43  $ GND) # !\clock_controller_inst|count [2] & !\clock_controller_inst|count[1]~43  & VCC
// \clock_controller_inst|count[2]~45  = CARRY(\clock_controller_inst|count [2] & !\clock_controller_inst|count[1]~43 )

	.dataa(\clock_controller_inst|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[1]~43 ),
	.combout(\clock_controller_inst|count[2]~44_combout ),
	.cout(\clock_controller_inst|count[2]~45 ));
// synopsys translate_off
defparam \clock_controller_inst|count[2]~44 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|count[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N18
cycloneii_lcell_comb \clock_controller_inst|count[3]~46 (
// Equation(s):
// \clock_controller_inst|count[3]~46_combout  = \clock_controller_inst|count [3] & !\clock_controller_inst|count[2]~45  # !\clock_controller_inst|count [3] & (\clock_controller_inst|count[2]~45  # GND)
// \clock_controller_inst|count[3]~47  = CARRY(!\clock_controller_inst|count[2]~45  # !\clock_controller_inst|count [3])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[2]~45 ),
	.combout(\clock_controller_inst|count[3]~46_combout ),
	.cout(\clock_controller_inst|count[3]~47 ));
// synopsys translate_off
defparam \clock_controller_inst|count[3]~46 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N20
cycloneii_lcell_comb \clock_controller_inst|count[4]~48 (
// Equation(s):
// \clock_controller_inst|count[4]~48_combout  = \clock_controller_inst|count [4] & (\clock_controller_inst|count[3]~47  $ GND) # !\clock_controller_inst|count [4] & !\clock_controller_inst|count[3]~47  & VCC
// \clock_controller_inst|count[4]~49  = CARRY(\clock_controller_inst|count [4] & !\clock_controller_inst|count[3]~47 )

	.dataa(\clock_controller_inst|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[3]~47 ),
	.combout(\clock_controller_inst|count[4]~48_combout ),
	.cout(\clock_controller_inst|count[4]~49 ));
// synopsys translate_off
defparam \clock_controller_inst|count[4]~48 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|count[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N22
cycloneii_lcell_comb \clock_controller_inst|count[5]~50 (
// Equation(s):
// \clock_controller_inst|count[5]~50_combout  = \clock_controller_inst|count [5] & !\clock_controller_inst|count[4]~49  # !\clock_controller_inst|count [5] & (\clock_controller_inst|count[4]~49  # GND)
// \clock_controller_inst|count[5]~51  = CARRY(!\clock_controller_inst|count[4]~49  # !\clock_controller_inst|count [5])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[4]~49 ),
	.combout(\clock_controller_inst|count[5]~50_combout ),
	.cout(\clock_controller_inst|count[5]~51 ));
// synopsys translate_off
defparam \clock_controller_inst|count[5]~50 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N24
cycloneii_lcell_comb \clock_controller_inst|count[6]~52 (
// Equation(s):
// \clock_controller_inst|count[6]~52_combout  = \clock_controller_inst|count [6] & (\clock_controller_inst|count[5]~51  $ GND) # !\clock_controller_inst|count [6] & !\clock_controller_inst|count[5]~51  & VCC
// \clock_controller_inst|count[6]~53  = CARRY(\clock_controller_inst|count [6] & !\clock_controller_inst|count[5]~51 )

	.dataa(\clock_controller_inst|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[5]~51 ),
	.combout(\clock_controller_inst|count[6]~52_combout ),
	.cout(\clock_controller_inst|count[6]~53 ));
// synopsys translate_off
defparam \clock_controller_inst|count[6]~52 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|count[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N26
cycloneii_lcell_comb \clock_controller_inst|count[7]~54 (
// Equation(s):
// \clock_controller_inst|count[7]~54_combout  = \clock_controller_inst|count [7] & !\clock_controller_inst|count[6]~53  # !\clock_controller_inst|count [7] & (\clock_controller_inst|count[6]~53  # GND)
// \clock_controller_inst|count[7]~55  = CARRY(!\clock_controller_inst|count[6]~53  # !\clock_controller_inst|count [7])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[6]~53 ),
	.combout(\clock_controller_inst|count[7]~54_combout ),
	.cout(\clock_controller_inst|count[7]~55 ));
// synopsys translate_off
defparam \clock_controller_inst|count[7]~54 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N28
cycloneii_lcell_comb \clock_controller_inst|count[8]~56 (
// Equation(s):
// \clock_controller_inst|count[8]~56_combout  = \clock_controller_inst|count [8] & (\clock_controller_inst|count[7]~55  $ GND) # !\clock_controller_inst|count [8] & !\clock_controller_inst|count[7]~55  & VCC
// \clock_controller_inst|count[8]~57  = CARRY(\clock_controller_inst|count [8] & !\clock_controller_inst|count[7]~55 )

	.dataa(vcc),
	.datab(\clock_controller_inst|count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[7]~55 ),
	.combout(\clock_controller_inst|count[8]~56_combout ),
	.cout(\clock_controller_inst|count[8]~57 ));
// synopsys translate_off
defparam \clock_controller_inst|count[8]~56 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|count[8]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N30
cycloneii_lcell_comb \clock_controller_inst|count[9]~58 (
// Equation(s):
// \clock_controller_inst|count[9]~58_combout  = \clock_controller_inst|count [9] & !\clock_controller_inst|count[8]~57  # !\clock_controller_inst|count [9] & (\clock_controller_inst|count[8]~57  # GND)
// \clock_controller_inst|count[9]~59  = CARRY(!\clock_controller_inst|count[8]~57  # !\clock_controller_inst|count [9])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[8]~57 ),
	.combout(\clock_controller_inst|count[9]~58_combout ),
	.cout(\clock_controller_inst|count[9]~59 ));
// synopsys translate_off
defparam \clock_controller_inst|count[9]~58 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[9]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N0
cycloneii_lcell_comb \clock_controller_inst|count[10]~60 (
// Equation(s):
// \clock_controller_inst|count[10]~60_combout  = \clock_controller_inst|count [10] & (\clock_controller_inst|count[9]~59  $ GND) # !\clock_controller_inst|count [10] & !\clock_controller_inst|count[9]~59  & VCC
// \clock_controller_inst|count[10]~61  = CARRY(\clock_controller_inst|count [10] & !\clock_controller_inst|count[9]~59 )

	.dataa(vcc),
	.datab(\clock_controller_inst|count [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[9]~59 ),
	.combout(\clock_controller_inst|count[10]~60_combout ),
	.cout(\clock_controller_inst|count[10]~61 ));
// synopsys translate_off
defparam \clock_controller_inst|count[10]~60 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|count[10]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N2
cycloneii_lcell_comb \clock_controller_inst|count[11]~62 (
// Equation(s):
// \clock_controller_inst|count[11]~62_combout  = \clock_controller_inst|count [11] & !\clock_controller_inst|count[10]~61  # !\clock_controller_inst|count [11] & (\clock_controller_inst|count[10]~61  # GND)
// \clock_controller_inst|count[11]~63  = CARRY(!\clock_controller_inst|count[10]~61  # !\clock_controller_inst|count [11])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[10]~61 ),
	.combout(\clock_controller_inst|count[11]~62_combout ),
	.cout(\clock_controller_inst|count[11]~63 ));
// synopsys translate_off
defparam \clock_controller_inst|count[11]~62 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[11]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N4
cycloneii_lcell_comb \clock_controller_inst|count[12]~64 (
// Equation(s):
// \clock_controller_inst|count[12]~64_combout  = \clock_controller_inst|count [12] & (\clock_controller_inst|count[11]~63  $ GND) # !\clock_controller_inst|count [12] & !\clock_controller_inst|count[11]~63  & VCC
// \clock_controller_inst|count[12]~65  = CARRY(\clock_controller_inst|count [12] & !\clock_controller_inst|count[11]~63 )

	.dataa(vcc),
	.datab(\clock_controller_inst|count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[11]~63 ),
	.combout(\clock_controller_inst|count[12]~64_combout ),
	.cout(\clock_controller_inst|count[12]~65 ));
// synopsys translate_off
defparam \clock_controller_inst|count[12]~64 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|count[12]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N6
cycloneii_lcell_comb \clock_controller_inst|count[13]~66 (
// Equation(s):
// \clock_controller_inst|count[13]~66_combout  = \clock_controller_inst|count [13] & !\clock_controller_inst|count[12]~65  # !\clock_controller_inst|count [13] & (\clock_controller_inst|count[12]~65  # GND)
// \clock_controller_inst|count[13]~67  = CARRY(!\clock_controller_inst|count[12]~65  # !\clock_controller_inst|count [13])

	.dataa(\clock_controller_inst|count [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[12]~65 ),
	.combout(\clock_controller_inst|count[13]~66_combout ),
	.cout(\clock_controller_inst|count[13]~67 ));
// synopsys translate_off
defparam \clock_controller_inst|count[13]~66 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|count[13]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N8
cycloneii_lcell_comb \clock_controller_inst|count[14]~68 (
// Equation(s):
// \clock_controller_inst|count[14]~68_combout  = \clock_controller_inst|count [14] & (\clock_controller_inst|count[13]~67  $ GND) # !\clock_controller_inst|count [14] & !\clock_controller_inst|count[13]~67  & VCC
// \clock_controller_inst|count[14]~69  = CARRY(\clock_controller_inst|count [14] & !\clock_controller_inst|count[13]~67 )

	.dataa(vcc),
	.datab(\clock_controller_inst|count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[13]~67 ),
	.combout(\clock_controller_inst|count[14]~68_combout ),
	.cout(\clock_controller_inst|count[14]~69 ));
// synopsys translate_off
defparam \clock_controller_inst|count[14]~68 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|count[14]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N10
cycloneii_lcell_comb \clock_controller_inst|count[15]~70 (
// Equation(s):
// \clock_controller_inst|count[15]~70_combout  = \clock_controller_inst|count [15] & !\clock_controller_inst|count[14]~69  # !\clock_controller_inst|count [15] & (\clock_controller_inst|count[14]~69  # GND)
// \clock_controller_inst|count[15]~71  = CARRY(!\clock_controller_inst|count[14]~69  # !\clock_controller_inst|count [15])

	.dataa(\clock_controller_inst|count [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[14]~69 ),
	.combout(\clock_controller_inst|count[15]~70_combout ),
	.cout(\clock_controller_inst|count[15]~71 ));
// synopsys translate_off
defparam \clock_controller_inst|count[15]~70 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|count[15]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N12
cycloneii_lcell_comb \clock_controller_inst|count[16]~72 (
// Equation(s):
// \clock_controller_inst|count[16]~72_combout  = \clock_controller_inst|count [16] & (\clock_controller_inst|count[15]~71  $ GND) # !\clock_controller_inst|count [16] & !\clock_controller_inst|count[15]~71  & VCC
// \clock_controller_inst|count[16]~73  = CARRY(\clock_controller_inst|count [16] & !\clock_controller_inst|count[15]~71 )

	.dataa(\clock_controller_inst|count [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[15]~71 ),
	.combout(\clock_controller_inst|count[16]~72_combout ),
	.cout(\clock_controller_inst|count[16]~73 ));
// synopsys translate_off
defparam \clock_controller_inst|count[16]~72 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|count[16]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N14
cycloneii_lcell_comb \clock_controller_inst|count[17]~74 (
// Equation(s):
// \clock_controller_inst|count[17]~74_combout  = \clock_controller_inst|count [17] & !\clock_controller_inst|count[16]~73  # !\clock_controller_inst|count [17] & (\clock_controller_inst|count[16]~73  # GND)
// \clock_controller_inst|count[17]~75  = CARRY(!\clock_controller_inst|count[16]~73  # !\clock_controller_inst|count [17])

	.dataa(vcc),
	.datab(\clock_controller_inst|count [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[16]~73 ),
	.combout(\clock_controller_inst|count[17]~74_combout ),
	.cout(\clock_controller_inst|count[17]~75 ));
// synopsys translate_off
defparam \clock_controller_inst|count[17]~74 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|count[17]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N16
cycloneii_lcell_comb \clock_controller_inst|count[18]~76 (
// Equation(s):
// \clock_controller_inst|count[18]~76_combout  = \clock_controller_inst|count [18] & (\clock_controller_inst|count[17]~75  $ GND) # !\clock_controller_inst|count [18] & !\clock_controller_inst|count[17]~75  & VCC
// \clock_controller_inst|count[18]~77  = CARRY(\clock_controller_inst|count [18] & !\clock_controller_inst|count[17]~75 )

	.dataa(\clock_controller_inst|count [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|count[17]~75 ),
	.combout(\clock_controller_inst|count[18]~76_combout ),
	.cout(\clock_controller_inst|count[18]~77 ));
// synopsys translate_off
defparam \clock_controller_inst|count[18]~76 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|count[18]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N18
cycloneii_lcell_comb \clock_controller_inst|count[19]~78 (
// Equation(s):
// \clock_controller_inst|count[19]~78_combout  = \clock_controller_inst|count[18]~77  $ \clock_controller_inst|count [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|count [19]),
	.cin(\clock_controller_inst|count[18]~77 ),
	.combout(\clock_controller_inst|count[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|count[19]~78 .lut_mask = 16'h0FF0;
defparam \clock_controller_inst|count[19]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \vga_data8|Equal1~2 (
// Equation(s):
// \vga_data8|Equal1~2_combout  = !\vga_data8|hcnt [16] & !\vga_data8|hcnt [13] & !\vga_data8|hcnt [15] & !\vga_data8|hcnt [14]

	.dataa(\vga_data8|hcnt [16]),
	.datab(\vga_data8|hcnt [13]),
	.datac(\vga_data8|hcnt [15]),
	.datad(\vga_data8|hcnt [14]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~2 .lut_mask = 16'h0001;
defparam \vga_data8|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N25
cycloneii_lcell_ff \vga_data8|hcnt[12] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [12]));

// atom is at LCFF_X28_Y19_N31
cycloneii_lcell_ff \vga_data8|vcnt[31] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~62_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [31]));

// atom is at LCFF_X28_Y19_N11
cycloneii_lcell_ff \vga_data8|vcnt[21] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~42_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [21]));

// atom is at LCFF_X28_Y19_N7
cycloneii_lcell_ff \vga_data8|vcnt[19] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~38_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [19]));

// atom is at LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \vga_data8|rgb30[9]~32 (
// Equation(s):
// \vga_data8|rgb30[9]~32_combout  = !\vga_data8|vcnt [18] & !\vga_data8|vcnt [19] & !\vga_data8|vcnt [16] & !\vga_data8|vcnt [17]

	.dataa(\vga_data8|vcnt [18]),
	.datab(\vga_data8|vcnt [19]),
	.datac(\vga_data8|vcnt [16]),
	.datad(\vga_data8|vcnt [17]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~32 .lut_mask = 16'h0001;
defparam \vga_data8|rgb30[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N21
cycloneii_lcell_ff \vga_data8|vcnt[10] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~20_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [10]));

// atom is at LCFF_X28_Y19_N21
cycloneii_lcell_ff \vga_data8|vcnt[26] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [26]));

// atom is at LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \vga_data8|rgb30[9]~35 (
// Equation(s):
// \vga_data8|rgb30[9]~35_combout  = !\vga_data8|vcnt [26] & !\vga_data8|vcnt [27] & !\vga_data8|vcnt [10] & !\vga_data8|vcnt [11]

	.dataa(\vga_data8|vcnt [26]),
	.datab(\vga_data8|vcnt [27]),
	.datac(\vga_data8|vcnt [10]),
	.datad(\vga_data8|vcnt [11]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~35 .lut_mask = 16'h0001;
defparam \vga_data8|rgb30[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \vga_data8|always0~1 (
// Equation(s):
// \vga_data8|always0~1_combout  = \vga_data8|vcnt [6] & \vga_data8|vcnt [5] & \vga_data8|vcnt [4]

	.dataa(vcc),
	.datab(\vga_data8|vcnt [6]),
	.datac(\vga_data8|vcnt [5]),
	.datad(\vga_data8|vcnt [4]),
	.cin(gnd),
	.combout(\vga_data8|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|always0~1 .lut_mask = 16'hC000;
defparam \vga_data8|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \vga_data8|rgb30[9]~37 (
// Equation(s):
// \vga_data8|rgb30[9]~37_combout  = \vga_data8|vcnt [9] & \vga_data8|always0~1_combout  & (\vga_data8|vcnt [3] # !\vga_data8|LessThan8~0_combout ) # !\vga_data8|vcnt [9] & (!\vga_data8|LessThan8~0_combout  & \vga_data8|vcnt [3])

	.dataa(\vga_data8|vcnt [9]),
	.datab(\vga_data8|always0~1_combout ),
	.datac(\vga_data8|LessThan8~0_combout ),
	.datad(\vga_data8|vcnt [3]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~37 .lut_mask = 16'h8D08;
defparam \vga_data8|rgb30[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \vga_data8|rgb30[9]~38 (
// Equation(s):
// \vga_data8|rgb30[9]~38_combout  = \vga_data8|vcnt [8] # !\vga_data8|vcnt [9] & (\vga_data8|vcnt [6] # \vga_data8|vcnt [5])

	.dataa(\vga_data8|vcnt [9]),
	.datab(\vga_data8|vcnt [6]),
	.datac(\vga_data8|vcnt [5]),
	.datad(\vga_data8|vcnt [8]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~38 .lut_mask = 16'hFF54;
defparam \vga_data8|rgb30[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \vga_data8|rgb30[9]~39 (
// Equation(s):
// \vga_data8|rgb30[9]~39_combout  = \vga_data8|vcnt [7] # \vga_data8|rgb30[9]~38_combout  # \vga_data8|vcnt [4] & \vga_data8|rgb30[9]~37_combout 

	.dataa(\vga_data8|vcnt [7]),
	.datab(\vga_data8|vcnt [4]),
	.datac(\vga_data8|rgb30[9]~37_combout ),
	.datad(\vga_data8|rgb30[9]~38_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~39 .lut_mask = 16'hFFEA;
defparam \vga_data8|rgb30[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \vga_data8|rgb30[9]~40 (
// Equation(s):
// \vga_data8|rgb30[9]~40_combout  = \vga_data8|rgb30[9]~36_combout  & (\vga_data8|vcnt [9] & !\vga_data8|rgb30[9]~37_combout  & !\vga_data8|rgb30[9]~39_combout  # !\vga_data8|vcnt [9] & (\vga_data8|rgb30[9]~39_combout ))

	.dataa(\vga_data8|vcnt [9]),
	.datab(\vga_data8|rgb30[9]~37_combout ),
	.datac(\vga_data8|rgb30[9]~36_combout ),
	.datad(\vga_data8|rgb30[9]~39_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~40 .lut_mask = 16'h5020;
defparam \vga_data8|rgb30[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \vga_data8|Mux4~2 (
// Equation(s):
// \vga_data8|Mux4~2_combout  = \vga_data8|hcnt [3] & (\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [0] # \vga_data8|hcnt [2]) # !\vga_data8|hcnt [3] & \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [2] & (!\vga_data8|hcnt 
// [2])

	.dataa(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [0]),
	.datac(\vga_data8|hcnt [3]),
	.datad(\vga_data8|hcnt [2]),
	.cin(gnd),
	.combout(\vga_data8|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux4~2 .lut_mask = 16'hF0CA;
defparam \vga_data8|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \vga_data8|LessThan6~4 (
// Equation(s):
// \vga_data8|LessThan6~4_combout  = !\vga_data8|hcnt [4] & !\vga_data8|hcnt [3]

	.dataa(vcc),
	.datab(\vga_data8|hcnt [4]),
	.datac(\vga_data8|hcnt [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan6~4 .lut_mask = 16'h0303;
defparam \vga_data8|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \vga_data8|Equal1~9 (
// Equation(s):
// \vga_data8|Equal1~9_combout  = \vga_data8|hcnt [1] & \vga_data8|hcnt [2] & \vga_data8|hcnt [0]

	.dataa(vcc),
	.datab(\vga_data8|hcnt [1]),
	.datac(\vga_data8|hcnt [2]),
	.datad(\vga_data8|hcnt [0]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~9 .lut_mask = 16'hC000;
defparam \vga_data8|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \vga_data8|Equal1~10 (
// Equation(s):
// \vga_data8|Equal1~10_combout  = \vga_data8|hcnt [3] & \vga_data8|Equal1~9_combout  & \vga_data8|hcnt [4] & \vga_data8|hcnt [10]

	.dataa(\vga_data8|hcnt [3]),
	.datab(\vga_data8|Equal1~9_combout ),
	.datac(\vga_data8|hcnt [4]),
	.datad(\vga_data8|hcnt [10]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~10 .lut_mask = 16'h8000;
defparam \vga_data8|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \vga_data8|always0~4 (
// Equation(s):
// \vga_data8|always0~4_combout  = \vga_data8|vcnt [9] & \vga_data8|always0~1_combout  & \vga_data8|vcnt [0] & \vga_data8|vcnt [1]

	.dataa(\vga_data8|vcnt [9]),
	.datab(\vga_data8|always0~1_combout ),
	.datac(\vga_data8|vcnt [0]),
	.datad(\vga_data8|vcnt [1]),
	.cin(gnd),
	.combout(\vga_data8|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|always0~4 .lut_mask = 16'h8000;
defparam \vga_data8|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y21_N13
cycloneii_lcell_ff \vga_data8|wren_p (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\vga_data8|p~regout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|wren_p~regout ));

// atom is at LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \vga_data8|LessThan13~0 (
// Equation(s):
// \vga_data8|LessThan13~0_combout  = \vga_data8|Equal1~8_combout  & !\vga_data8|Equal1~7_combout  & !\vga_data8|hcnt [5] # !\vga_data8|hcnt [10]

	.dataa(\vga_data8|hcnt [10]),
	.datab(\vga_data8|Equal1~8_combout ),
	.datac(\vga_data8|Equal1~7_combout ),
	.datad(\vga_data8|hcnt [5]),
	.cin(gnd),
	.combout(\vga_data8|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan13~0 .lut_mask = 16'h555D;
defparam \vga_data8|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \vga_data8|LessThan12~0 (
// Equation(s):
// \vga_data8|LessThan12~0_combout  = \vga_data8|hcnt [10] # \vga_data8|hcnt [5] # !\vga_data8|LessThan6~4_combout  # !\vga_data8|Equal1~8_combout 

	.dataa(\vga_data8|hcnt [10]),
	.datab(\vga_data8|Equal1~8_combout ),
	.datac(\vga_data8|LessThan6~4_combout ),
	.datad(\vga_data8|hcnt [5]),
	.cin(gnd),
	.combout(\vga_data8|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan12~0 .lut_mask = 16'hFFBF;
defparam \vga_data8|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \vga_data8|wren~3 (
// Equation(s):
// \vga_data8|wren~3_combout  = \vga_data8|Equal1~6_combout  & \vga_data8|LessThan12~0_combout  & \vga_data8|wren_p~regout  & \vga_data8|LessThan13~0_combout 

	.dataa(\vga_data8|Equal1~6_combout ),
	.datab(\vga_data8|LessThan12~0_combout ),
	.datac(\vga_data8|wren_p~regout ),
	.datad(\vga_data8|LessThan13~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|wren~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|wren~3 .lut_mask = 16'h8000;
defparam \vga_data8|wren~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \vga_data8|LessThan10~4 (
// Equation(s):
// \vga_data8|LessThan10~4_combout  = !\vga_data8|hcnt [7] & (\vga_data8|LessThan10~5_combout  # !\vga_data8|LessThan3~0_combout ) # !\vga_data8|hcnt [8]

	.dataa(\vga_data8|LessThan10~5_combout ),
	.datab(\vga_data8|LessThan3~0_combout ),
	.datac(\vga_data8|hcnt [7]),
	.datad(\vga_data8|hcnt [8]),
	.cin(gnd),
	.combout(\vga_data8|LessThan10~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan10~4 .lut_mask = 16'h0BFF;
defparam \vga_data8|LessThan10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \vga_data8|wren~4 (
// Equation(s):
// \vga_data8|wren~4_combout  = \vga_data8|wren~3_combout  & (\vga_data8|hcnt [9] $ \vga_data8|LessThan10~4_combout  # !\vga_data8|rgb30[20]~47_combout )

	.dataa(\vga_data8|wren~3_combout ),
	.datab(\vga_data8|hcnt [9]),
	.datac(\vga_data8|LessThan10~4_combout ),
	.datad(\vga_data8|rgb30[20]~47_combout ),
	.cin(gnd),
	.combout(\vga_data8|wren~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|wren~4 .lut_mask = 16'h28AA;
defparam \vga_data8|wren~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y21_N17
cycloneii_lcell_ff \vga_data8|p (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|p~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|p~regout ));

// atom is at LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  = !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  = \clock_controller_inst|data [6] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(\clock_controller_inst|data [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  = !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  = \clock_controller_inst|data [4] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [4]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  = \clock_controller_inst|data [4] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [4]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X32_Y23_N7
cycloneii_lcell_ff \clock_controller_inst|data[3] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|Add4~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [3]));

// atom is at LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  = \clock_controller_inst|data [3] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  = \clock_controller_inst|data [3] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [3]),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  = \clock_controller_inst|data [2] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  = \clock_controller_inst|data [2] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [2]),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13 .lut_mask = 16'hC0C0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  = !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  = \clock_controller_inst|data [1] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [1]),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14 .lut_mask = 16'hA0A0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = \clock_controller_inst|data [1] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [1]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_controller_inst|data [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_controller_inst|data [31]),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  = \clock_controller_inst|data [30] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [30]),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_controller_inst|data [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_controller_inst|data [29]),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  = \clock_controller_inst|data [28] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [28]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  = \clock_controller_inst|data [27] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [27]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  = \clock_controller_inst|data [26] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [26]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  = \clock_controller_inst|data [26] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  = \clock_controller_inst|data [25] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [25]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  = \clock_controller_inst|data [21] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [21]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  = \clock_controller_inst|data [20] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [20]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  = \clock_controller_inst|data [19] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [19]),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  = \clock_controller_inst|data [18] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [18]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  = \clock_controller_inst|data [18] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [18]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = \clock_controller_inst|data [17] & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [17]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  = \clock_controller_inst|data [15] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [15]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  = \clock_controller_inst|data [13] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(\clock_controller_inst|data [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  = \clock_controller_inst|data [12] & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [12]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  = \clock_controller_inst|data [12] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [12]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  = \clock_controller_inst|data [11] & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  = \clock_controller_inst|data [10] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [10]),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17_combout  = !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_controller_inst|data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_controller_inst|data [10]),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_controller_inst|data [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_controller_inst|data [9]),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \vga_data8|Mux3~2 (
// Equation(s):
// \vga_data8|Mux3~2_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout ) # !\vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  & \clock_controller_inst|data [0] # !\vga_data8|Add8~1_combout  & (\clock_controller_inst|data [16]))

	.dataa(\clock_controller_inst|data [0]),
	.datab(\vga_data8|Add8~2_combout ),
	.datac(\clock_controller_inst|data [16]),
	.datad(\vga_data8|Add8~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux3~2 .lut_mask = 16'hEE30;
defparam \vga_data8|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \vga_data8|Mux3~3 (
// Equation(s):
// \vga_data8|Mux3~3_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Mux3~2_combout  & \clock_controller_inst|data [8] # !\vga_data8|Mux3~2_combout  & (\clock_controller_inst|data [24])) # !\vga_data8|Add8~2_combout  & (\vga_data8|Mux3~2_combout )

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\clock_controller_inst|data [8]),
	.datac(\clock_controller_inst|data [24]),
	.datad(\vga_data8|Mux3~2_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux3~3 .lut_mask = 16'hDDA0;
defparam \vga_data8|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X1_Y18_N13
cycloneii_lcell_ff \clock_controller_inst|clk_10ms (
	.clk(\clk~combout ),
	.datain(\clock_controller_inst|clk_10ms~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|clk_10ms~regout ));

// atom is at LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \clock_controller_inst|data~149 (
// Equation(s):
// \clock_controller_inst|data~149_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|data[27]~139_combout  # \clock_controller_inst|Add2~24_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add4~56_combout  & !\clock_controller_inst|data[27]~139_combout 

	.dataa(\clock_controller_inst|Add4~56_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~149_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~149 .lut_mask = 16'hCEC2;
defparam \clock_controller_inst|data~149 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \clock_controller_inst|data~155 (
// Equation(s):
// \clock_controller_inst|data~155_combout  = \clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|Equal0~4_combout  # !\clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add2~20_combout  # !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Add4~52_combout ))

	.dataa(\clock_controller_inst|data[27]~139_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|Add2~20_combout ),
	.datad(\clock_controller_inst|Add4~52_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~155_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~155 .lut_mask = 16'hD9C8;
defparam \clock_controller_inst|data~155 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \clock_controller_inst|data~168 (
// Equation(s):
// \clock_controller_inst|data~168_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Add2~16_combout  # \clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add4~48_combout  & (!\clock_controller_inst|data[27]~139_combout )

	.dataa(\clock_controller_inst|Add4~48_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|Add2~16_combout ),
	.datad(\clock_controller_inst|data[27]~139_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~168_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~168 .lut_mask = 16'hCCE2;
defparam \clock_controller_inst|data~168 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N28
cycloneii_lcell_comb \clock_controller_inst|LessThan0~0 (
// Equation(s):
// \clock_controller_inst|LessThan0~0_combout  = !\clock_controller_inst|count [18] & !\clock_controller_inst|count [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|count [18]),
	.datad(\clock_controller_inst|count [19]),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~0 .lut_mask = 16'h000F;
defparam \clock_controller_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N22
cycloneii_lcell_comb \clock_controller_inst|LessThan0~1 (
// Equation(s):
// \clock_controller_inst|LessThan0~1_combout  = !\clock_controller_inst|count [15] # !\clock_controller_inst|count [14] # !\clock_controller_inst|count [17] # !\clock_controller_inst|count [16]

	.dataa(\clock_controller_inst|count [16]),
	.datab(\clock_controller_inst|count [17]),
	.datac(\clock_controller_inst|count [14]),
	.datad(\clock_controller_inst|count [15]),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \clock_controller_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N0
cycloneii_lcell_comb \clock_controller_inst|LessThan0~2 (
// Equation(s):
// \clock_controller_inst|LessThan0~2_combout  = !\clock_controller_inst|count [11] & !\clock_controller_inst|count [9] & !\clock_controller_inst|count [10] & !\clock_controller_inst|count [8]

	.dataa(\clock_controller_inst|count [11]),
	.datab(\clock_controller_inst|count [9]),
	.datac(\clock_controller_inst|count [10]),
	.datad(\clock_controller_inst|count [8]),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~2 .lut_mask = 16'h0001;
defparam \clock_controller_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N2
cycloneii_lcell_comb \clock_controller_inst|LessThan0~3 (
// Equation(s):
// \clock_controller_inst|LessThan0~3_combout  = !\clock_controller_inst|count [3] # !\clock_controller_inst|count [2] # !\clock_controller_inst|count [1] # !\clock_controller_inst|count [0]

	.dataa(\clock_controller_inst|count [0]),
	.datab(\clock_controller_inst|count [1]),
	.datac(\clock_controller_inst|count [2]),
	.datad(\clock_controller_inst|count [3]),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \clock_controller_inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N8
cycloneii_lcell_comb \clock_controller_inst|LessThan0~4 (
// Equation(s):
// \clock_controller_inst|LessThan0~4_combout  = !\clock_controller_inst|count [6] & !\clock_controller_inst|count [5] & !\clock_controller_inst|count [4] & \clock_controller_inst|LessThan0~3_combout 

	.dataa(\clock_controller_inst|count [6]),
	.datab(\clock_controller_inst|count [5]),
	.datac(\clock_controller_inst|count [4]),
	.datad(\clock_controller_inst|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~4 .lut_mask = 16'h0100;
defparam \clock_controller_inst|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y18_N10
cycloneii_lcell_comb \clock_controller_inst|LessThan0~5 (
// Equation(s):
// \clock_controller_inst|LessThan0~5_combout  = \clock_controller_inst|LessThan0~2_combout  & (\clock_controller_inst|LessThan0~4_combout  # !\clock_controller_inst|count [7]) # !\clock_controller_inst|count [12]

	.dataa(\clock_controller_inst|count [12]),
	.datab(\clock_controller_inst|count [7]),
	.datac(\clock_controller_inst|LessThan0~4_combout ),
	.datad(\clock_controller_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~5 .lut_mask = 16'hF755;
defparam \clock_controller_inst|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X2_Y17_N24
cycloneii_lcell_comb \clock_controller_inst|LessThan0~6 (
// Equation(s):
// \clock_controller_inst|LessThan0~6_combout  = !\clock_controller_inst|LessThan0~1_combout  & (\clock_controller_inst|count [13] # !\clock_controller_inst|LessThan0~5_combout ) # !\clock_controller_inst|LessThan0~0_combout 

	.dataa(\clock_controller_inst|count [13]),
	.datab(\clock_controller_inst|LessThan0~1_combout ),
	.datac(\clock_controller_inst|LessThan0~5_combout ),
	.datad(\clock_controller_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|LessThan0~6 .lut_mask = 16'h23FF;
defparam \clock_controller_inst|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \clock_controller_inst|clk_10ms~0 (
// Equation(s):
// \clock_controller_inst|clk_10ms~0_combout  = \clock_controller_inst|LessThan0~6_combout  $ \clock_controller_inst|clk_10ms~regout 

	.dataa(vcc),
	.datab(\clock_controller_inst|LessThan0~6_combout ),
	.datac(\clock_controller_inst|clk_10ms~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|clk_10ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|clk_10ms~0 .lut_mask = 16'h3C3C;
defparam \clock_controller_inst|clk_10ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \vga_data8|LessThan6~5 (
// Equation(s):
// \vga_data8|LessThan6~5_combout  = !\vga_data8|hcnt [7] & (!\vga_data8|hcnt [3] & !\vga_data8|hcnt [4] # !\vga_data8|LessThan3~0_combout )

	.dataa(\vga_data8|hcnt [3]),
	.datab(\vga_data8|hcnt [4]),
	.datac(\vga_data8|hcnt [7]),
	.datad(\vga_data8|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan6~5 .lut_mask = 16'h010F;
defparam \vga_data8|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \vga_data8|LessThan10~5 (
// Equation(s):
// \vga_data8|LessThan10~5_combout  = !\vga_data8|hcnt [4] & !\vga_data8|hcnt [3] & !\vga_data8|Equal1~9_combout 

	.dataa(vcc),
	.datab(\vga_data8|hcnt [4]),
	.datac(\vga_data8|hcnt [3]),
	.datad(\vga_data8|Equal1~9_combout ),
	.cin(gnd),
	.combout(\vga_data8|LessThan10~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan10~5 .lut_mask = 16'h0003;
defparam \vga_data8|LessThan10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117 .lut_mask = 16'hF400;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116 .lut_mask = 16'hF400;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117 .lut_mask = 16'hF200;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116 .lut_mask = 16'hF040;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117 .lut_mask = 16'hBA00;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116 .lut_mask = 16'hA0E0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [6] # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_controller_inst|data [6]),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118 .lut_mask = 16'hD800;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
//  & (\clock_controller_inst|data [4]) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\clock_controller_inst|data [4]),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120 .lut_mask = 16'hC0A0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
//  & (\clock_controller_inst|data [3]) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\clock_controller_inst|data [3]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121 .lut_mask = 16'hE400;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
//  & \clock_controller_inst|data [28] # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\clock_controller_inst|data [28]),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120 .lut_mask = 16'hD800;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
//  & \clock_controller_inst|data [27] # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\clock_controller_inst|data [27]),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121 .lut_mask = 16'hD800;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
//  & \clock_controller_inst|data [20] # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))

	.dataa(\clock_controller_inst|data [20]),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120 .lut_mask = 16'hB800;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [14] # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_controller_inst|data [14]),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118 .lut_mask = 16'hD800;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [13] # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_controller_inst|data [13]),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119 .lut_mask = 16'hD800;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at CLKCTRL_G1
cycloneii_clkctrl \clock_controller_inst|clk_10ms~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_controller_inst|clk_10ms~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_controller_inst|clk_10ms~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_controller_inst|clk_10ms~clkctrl .clock_type = "global clock";
defparam \clock_controller_inst|clk_10ms~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \vga_data8|p~feeder (
// Equation(s):
// \vga_data8|p~feeder_combout  = \vga_data8|WideOr0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_data8|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|p~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|p~feeder .lut_mask = 16'hFF00;
defparam \vga_data8|p~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \vga_data8|Add11~0 (
// Equation(s):
// \vga_data8|Add11~0_combout  = \vga_data8|hcnt [0] $ VCC
// \vga_data8|Add11~1  = CARRY(\vga_data8|hcnt [0])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|Add11~0_combout ),
	.cout(\vga_data8|Add11~1 ));
// synopsys translate_off
defparam \vga_data8|Add11~0 .lut_mask = 16'h33CC;
defparam \vga_data8|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_G26
cycloneii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .input_async_reset = "none";
defparam \rst_n~I .input_power_up = "low";
defparam \rst_n~I .input_register_mode = "none";
defparam \rst_n~I .input_sync_reset = "none";
defparam \rst_n~I .oe_async_reset = "none";
defparam \rst_n~I .oe_power_up = "low";
defparam \rst_n~I .oe_register_mode = "none";
defparam \rst_n~I .oe_sync_reset = "none";
defparam \rst_n~I .operation_mode = "input";
defparam \rst_n~I .output_async_reset = "none";
defparam \rst_n~I .output_power_up = "low";
defparam \rst_n~I .output_register_mode = "none";
defparam \rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N1
cycloneii_lcell_ff \vga_data8|hcnt[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [0]));

// atom is at LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \vga_data8|Add11~2 (
// Equation(s):
// \vga_data8|Add11~2_combout  = \vga_data8|hcnt [1] & !\vga_data8|Add11~1  # !\vga_data8|hcnt [1] & (\vga_data8|Add11~1  # GND)
// \vga_data8|Add11~3  = CARRY(!\vga_data8|Add11~1  # !\vga_data8|hcnt [1])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~1 ),
	.combout(\vga_data8|Add11~2_combout ),
	.cout(\vga_data8|Add11~3 ));
// synopsys translate_off
defparam \vga_data8|Add11~2 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N3
cycloneii_lcell_ff \vga_data8|hcnt[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [1]));

// atom is at LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \vga_data8|Add11~4 (
// Equation(s):
// \vga_data8|Add11~4_combout  = \vga_data8|hcnt [2] & (\vga_data8|Add11~3  $ GND) # !\vga_data8|hcnt [2] & !\vga_data8|Add11~3  & VCC
// \vga_data8|Add11~5  = CARRY(\vga_data8|hcnt [2] & !\vga_data8|Add11~3 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~3 ),
	.combout(\vga_data8|Add11~4_combout ),
	.cout(\vga_data8|Add11~5 ));
// synopsys translate_off
defparam \vga_data8|Add11~4 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N5
cycloneii_lcell_ff \vga_data8|hcnt[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [2]));

// atom is at LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \vga_data8|Add11~6 (
// Equation(s):
// \vga_data8|Add11~6_combout  = \vga_data8|hcnt [3] & !\vga_data8|Add11~5  # !\vga_data8|hcnt [3] & (\vga_data8|Add11~5  # GND)
// \vga_data8|Add11~7  = CARRY(!\vga_data8|Add11~5  # !\vga_data8|hcnt [3])

	.dataa(\vga_data8|hcnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~5 ),
	.combout(\vga_data8|Add11~6_combout ),
	.cout(\vga_data8|Add11~7 ));
// synopsys translate_off
defparam \vga_data8|Add11~6 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \vga_data8|Add11~8 (
// Equation(s):
// \vga_data8|Add11~8_combout  = \vga_data8|hcnt [4] & (\vga_data8|Add11~7  $ GND) # !\vga_data8|hcnt [4] & !\vga_data8|Add11~7  & VCC
// \vga_data8|Add11~9  = CARRY(\vga_data8|hcnt [4] & !\vga_data8|Add11~7 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~7 ),
	.combout(\vga_data8|Add11~8_combout ),
	.cout(\vga_data8|Add11~9 ));
// synopsys translate_off
defparam \vga_data8|Add11~8 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N9
cycloneii_lcell_ff \vga_data8|hcnt[4] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [4]));

// atom is at LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \vga_data8|Add11~10 (
// Equation(s):
// \vga_data8|Add11~10_combout  = \vga_data8|hcnt [5] & !\vga_data8|Add11~9  # !\vga_data8|hcnt [5] & (\vga_data8|Add11~9  # GND)
// \vga_data8|Add11~11  = CARRY(!\vga_data8|Add11~9  # !\vga_data8|hcnt [5])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~9 ),
	.combout(\vga_data8|Add11~10_combout ),
	.cout(\vga_data8|Add11~11 ));
// synopsys translate_off
defparam \vga_data8|Add11~10 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \vga_data8|Add11~12 (
// Equation(s):
// \vga_data8|Add11~12_combout  = \vga_data8|hcnt [6] & (\vga_data8|Add11~11  $ GND) # !\vga_data8|hcnt [6] & !\vga_data8|Add11~11  & VCC
// \vga_data8|Add11~13  = CARRY(\vga_data8|hcnt [6] & !\vga_data8|Add11~11 )

	.dataa(\vga_data8|hcnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~11 ),
	.combout(\vga_data8|Add11~12_combout ),
	.cout(\vga_data8|Add11~13 ));
// synopsys translate_off
defparam \vga_data8|Add11~12 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \vga_data8|Add11~14 (
// Equation(s):
// \vga_data8|Add11~14_combout  = \vga_data8|hcnt [7] & !\vga_data8|Add11~13  # !\vga_data8|hcnt [7] & (\vga_data8|Add11~13  # GND)
// \vga_data8|Add11~15  = CARRY(!\vga_data8|Add11~13  # !\vga_data8|hcnt [7])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~13 ),
	.combout(\vga_data8|Add11~14_combout ),
	.cout(\vga_data8|Add11~15 ));
// synopsys translate_off
defparam \vga_data8|Add11~14 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N15
cycloneii_lcell_ff \vga_data8|hcnt[7] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [7]));

// atom is at LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \vga_data8|Add11~16 (
// Equation(s):
// \vga_data8|Add11~16_combout  = \vga_data8|hcnt [8] & (\vga_data8|Add11~15  $ GND) # !\vga_data8|hcnt [8] & !\vga_data8|Add11~15  & VCC
// \vga_data8|Add11~17  = CARRY(\vga_data8|hcnt [8] & !\vga_data8|Add11~15 )

	.dataa(\vga_data8|hcnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~15 ),
	.combout(\vga_data8|Add11~16_combout ),
	.cout(\vga_data8|Add11~17 ));
// synopsys translate_off
defparam \vga_data8|Add11~16 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N17
cycloneii_lcell_ff \vga_data8|hcnt[8] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [8]));

// atom is at LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \vga_data8|Add11~18 (
// Equation(s):
// \vga_data8|Add11~18_combout  = \vga_data8|hcnt [9] & !\vga_data8|Add11~17  # !\vga_data8|hcnt [9] & (\vga_data8|Add11~17  # GND)
// \vga_data8|Add11~19  = CARRY(!\vga_data8|Add11~17  # !\vga_data8|hcnt [9])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~17 ),
	.combout(\vga_data8|Add11~18_combout ),
	.cout(\vga_data8|Add11~19 ));
// synopsys translate_off
defparam \vga_data8|Add11~18 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N19
cycloneii_lcell_ff \vga_data8|hcnt[9] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~18_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [9]));

// atom is at LCFF_X24_Y21_N13
cycloneii_lcell_ff \vga_data8|hcnt[6] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [6]));

// atom is at LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \vga_data8|Equal1~8 (
// Equation(s):
// \vga_data8|Equal1~8_combout  = !\vga_data8|hcnt [7] & !\vga_data8|hcnt [8] & !\vga_data8|hcnt [9] & !\vga_data8|hcnt [6]

	.dataa(\vga_data8|hcnt [7]),
	.datab(\vga_data8|hcnt [8]),
	.datac(\vga_data8|hcnt [9]),
	.datad(\vga_data8|hcnt [6]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~8 .lut_mask = 16'h0001;
defparam \vga_data8|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \vga_data8|Add11~20 (
// Equation(s):
// \vga_data8|Add11~20_combout  = \vga_data8|hcnt [10] & (\vga_data8|Add11~19  $ GND) # !\vga_data8|hcnt [10] & !\vga_data8|Add11~19  & VCC
// \vga_data8|Add11~21  = CARRY(\vga_data8|hcnt [10] & !\vga_data8|Add11~19 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~19 ),
	.combout(\vga_data8|Add11~20_combout ),
	.cout(\vga_data8|Add11~21 ));
// synopsys translate_off
defparam \vga_data8|Add11~20 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \vga_data8|hcnt~65 (
// Equation(s):
// \vga_data8|hcnt~65_combout  = \vga_data8|Add11~20_combout  & !\vga_data8|Equal1~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_data8|Add11~20_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|hcnt~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|hcnt~65 .lut_mask = 16'h00F0;
defparam \vga_data8|hcnt~65 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y21_N29
cycloneii_lcell_ff \vga_data8|hcnt[10] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|hcnt~65_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [10]));

// atom is at LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \vga_data8|Add11~22 (
// Equation(s):
// \vga_data8|Add11~22_combout  = \vga_data8|hcnt [11] & !\vga_data8|Add11~21  # !\vga_data8|hcnt [11] & (\vga_data8|Add11~21  # GND)
// \vga_data8|Add11~23  = CARRY(!\vga_data8|Add11~21  # !\vga_data8|hcnt [11])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~21 ),
	.combout(\vga_data8|Add11~22_combout ),
	.cout(\vga_data8|Add11~23 ));
// synopsys translate_off
defparam \vga_data8|Add11~22 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N23
cycloneii_lcell_ff \vga_data8|hcnt[11] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [11]));

// atom is at LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \vga_data8|Add11~26 (
// Equation(s):
// \vga_data8|Add11~26_combout  = \vga_data8|hcnt [13] & !\vga_data8|Add11~25  # !\vga_data8|hcnt [13] & (\vga_data8|Add11~25  # GND)
// \vga_data8|Add11~27  = CARRY(!\vga_data8|Add11~25  # !\vga_data8|hcnt [13])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~25 ),
	.combout(\vga_data8|Add11~26_combout ),
	.cout(\vga_data8|Add11~27 ));
// synopsys translate_off
defparam \vga_data8|Add11~26 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N27
cycloneii_lcell_ff \vga_data8|hcnt[13] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [13]));

// atom is at LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \vga_data8|Add11~28 (
// Equation(s):
// \vga_data8|Add11~28_combout  = \vga_data8|hcnt [14] & (\vga_data8|Add11~27  $ GND) # !\vga_data8|hcnt [14] & !\vga_data8|Add11~27  & VCC
// \vga_data8|Add11~29  = CARRY(\vga_data8|hcnt [14] & !\vga_data8|Add11~27 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~27 ),
	.combout(\vga_data8|Add11~28_combout ),
	.cout(\vga_data8|Add11~29 ));
// synopsys translate_off
defparam \vga_data8|Add11~28 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N29
cycloneii_lcell_ff \vga_data8|hcnt[14] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [14]));

// atom is at LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \vga_data8|Add11~30 (
// Equation(s):
// \vga_data8|Add11~30_combout  = \vga_data8|hcnt [15] & !\vga_data8|Add11~29  # !\vga_data8|hcnt [15] & (\vga_data8|Add11~29  # GND)
// \vga_data8|Add11~31  = CARRY(!\vga_data8|Add11~29  # !\vga_data8|hcnt [15])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~29 ),
	.combout(\vga_data8|Add11~30_combout ),
	.cout(\vga_data8|Add11~31 ));
// synopsys translate_off
defparam \vga_data8|Add11~30 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N31
cycloneii_lcell_ff \vga_data8|hcnt[15] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [15]));

// atom is at LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \vga_data8|Add11~32 (
// Equation(s):
// \vga_data8|Add11~32_combout  = \vga_data8|hcnt [16] & (\vga_data8|Add11~31  $ GND) # !\vga_data8|hcnt [16] & !\vga_data8|Add11~31  & VCC
// \vga_data8|Add11~33  = CARRY(\vga_data8|hcnt [16] & !\vga_data8|Add11~31 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~31 ),
	.combout(\vga_data8|Add11~32_combout ),
	.cout(\vga_data8|Add11~33 ));
// synopsys translate_off
defparam \vga_data8|Add11~32 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~32 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N1
cycloneii_lcell_ff \vga_data8|hcnt[16] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [16]));

// atom is at LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \vga_data8|Add11~34 (
// Equation(s):
// \vga_data8|Add11~34_combout  = \vga_data8|hcnt [17] & !\vga_data8|Add11~33  # !\vga_data8|hcnt [17] & (\vga_data8|Add11~33  # GND)
// \vga_data8|Add11~35  = CARRY(!\vga_data8|Add11~33  # !\vga_data8|hcnt [17])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~33 ),
	.combout(\vga_data8|Add11~34_combout ),
	.cout(\vga_data8|Add11~35 ));
// synopsys translate_off
defparam \vga_data8|Add11~34 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~34 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N3
cycloneii_lcell_ff \vga_data8|hcnt[17] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [17]));

// atom is at LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \vga_data8|Add11~36 (
// Equation(s):
// \vga_data8|Add11~36_combout  = \vga_data8|hcnt [18] & (\vga_data8|Add11~35  $ GND) # !\vga_data8|hcnt [18] & !\vga_data8|Add11~35  & VCC
// \vga_data8|Add11~37  = CARRY(\vga_data8|hcnt [18] & !\vga_data8|Add11~35 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~35 ),
	.combout(\vga_data8|Add11~36_combout ),
	.cout(\vga_data8|Add11~37 ));
// synopsys translate_off
defparam \vga_data8|Add11~36 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~36 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N5
cycloneii_lcell_ff \vga_data8|hcnt[18] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [18]));

// atom is at LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \vga_data8|Add11~38 (
// Equation(s):
// \vga_data8|Add11~38_combout  = \vga_data8|hcnt [19] & !\vga_data8|Add11~37  # !\vga_data8|hcnt [19] & (\vga_data8|Add11~37  # GND)
// \vga_data8|Add11~39  = CARRY(!\vga_data8|Add11~37  # !\vga_data8|hcnt [19])

	.dataa(\vga_data8|hcnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~37 ),
	.combout(\vga_data8|Add11~38_combout ),
	.cout(\vga_data8|Add11~39 ));
// synopsys translate_off
defparam \vga_data8|Add11~38 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add11~38 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \vga_data8|Add11~40 (
// Equation(s):
// \vga_data8|Add11~40_combout  = \vga_data8|hcnt [20] & (\vga_data8|Add11~39  $ GND) # !\vga_data8|hcnt [20] & !\vga_data8|Add11~39  & VCC
// \vga_data8|Add11~41  = CARRY(\vga_data8|hcnt [20] & !\vga_data8|Add11~39 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~39 ),
	.combout(\vga_data8|Add11~40_combout ),
	.cout(\vga_data8|Add11~41 ));
// synopsys translate_off
defparam \vga_data8|Add11~40 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~40 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N9
cycloneii_lcell_ff \vga_data8|hcnt[20] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~40_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [20]));

// atom is at LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \vga_data8|Add11~42 (
// Equation(s):
// \vga_data8|Add11~42_combout  = \vga_data8|hcnt [21] & !\vga_data8|Add11~41  # !\vga_data8|hcnt [21] & (\vga_data8|Add11~41  # GND)
// \vga_data8|Add11~43  = CARRY(!\vga_data8|Add11~41  # !\vga_data8|hcnt [21])

	.dataa(\vga_data8|hcnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~41 ),
	.combout(\vga_data8|Add11~42_combout ),
	.cout(\vga_data8|Add11~43 ));
// synopsys translate_off
defparam \vga_data8|Add11~42 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add11~42 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \vga_data8|Add11~44 (
// Equation(s):
// \vga_data8|Add11~44_combout  = \vga_data8|hcnt [22] & (\vga_data8|Add11~43  $ GND) # !\vga_data8|hcnt [22] & !\vga_data8|Add11~43  & VCC
// \vga_data8|Add11~45  = CARRY(\vga_data8|hcnt [22] & !\vga_data8|Add11~43 )

	.dataa(\vga_data8|hcnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~43 ),
	.combout(\vga_data8|Add11~44_combout ),
	.cout(\vga_data8|Add11~45 ));
// synopsys translate_off
defparam \vga_data8|Add11~44 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~44 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \vga_data8|Add11~46 (
// Equation(s):
// \vga_data8|Add11~46_combout  = \vga_data8|hcnt [23] & !\vga_data8|Add11~45  # !\vga_data8|hcnt [23] & (\vga_data8|Add11~45  # GND)
// \vga_data8|Add11~47  = CARRY(!\vga_data8|Add11~45  # !\vga_data8|hcnt [23])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~45 ),
	.combout(\vga_data8|Add11~46_combout ),
	.cout(\vga_data8|Add11~47 ));
// synopsys translate_off
defparam \vga_data8|Add11~46 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N15
cycloneii_lcell_ff \vga_data8|hcnt[23] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [23]));

// atom is at LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \vga_data8|Add11~48 (
// Equation(s):
// \vga_data8|Add11~48_combout  = \vga_data8|hcnt [24] & (\vga_data8|Add11~47  $ GND) # !\vga_data8|hcnt [24] & !\vga_data8|Add11~47  & VCC
// \vga_data8|Add11~49  = CARRY(\vga_data8|hcnt [24] & !\vga_data8|Add11~47 )

	.dataa(\vga_data8|hcnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~47 ),
	.combout(\vga_data8|Add11~48_combout ),
	.cout(\vga_data8|Add11~49 ));
// synopsys translate_off
defparam \vga_data8|Add11~48 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~48 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \vga_data8|Add11~50 (
// Equation(s):
// \vga_data8|Add11~50_combout  = \vga_data8|hcnt [25] & !\vga_data8|Add11~49  # !\vga_data8|hcnt [25] & (\vga_data8|Add11~49  # GND)
// \vga_data8|Add11~51  = CARRY(!\vga_data8|Add11~49  # !\vga_data8|hcnt [25])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~49 ),
	.combout(\vga_data8|Add11~50_combout ),
	.cout(\vga_data8|Add11~51 ));
// synopsys translate_off
defparam \vga_data8|Add11~50 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~50 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N19
cycloneii_lcell_ff \vga_data8|hcnt[25] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [25]));

// atom is at LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \vga_data8|Add11~52 (
// Equation(s):
// \vga_data8|Add11~52_combout  = \vga_data8|hcnt [26] & (\vga_data8|Add11~51  $ GND) # !\vga_data8|hcnt [26] & !\vga_data8|Add11~51  & VCC
// \vga_data8|Add11~53  = CARRY(\vga_data8|hcnt [26] & !\vga_data8|Add11~51 )

	.dataa(\vga_data8|hcnt [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~51 ),
	.combout(\vga_data8|Add11~52_combout ),
	.cout(\vga_data8|Add11~53 ));
// synopsys translate_off
defparam \vga_data8|Add11~52 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~52 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \vga_data8|Add11~54 (
// Equation(s):
// \vga_data8|Add11~54_combout  = \vga_data8|hcnt [27] & !\vga_data8|Add11~53  # !\vga_data8|hcnt [27] & (\vga_data8|Add11~53  # GND)
// \vga_data8|Add11~55  = CARRY(!\vga_data8|Add11~53  # !\vga_data8|hcnt [27])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~53 ),
	.combout(\vga_data8|Add11~54_combout ),
	.cout(\vga_data8|Add11~55 ));
// synopsys translate_off
defparam \vga_data8|Add11~54 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~54 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N23
cycloneii_lcell_ff \vga_data8|hcnt[27] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [27]));

// atom is at LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \vga_data8|Add11~56 (
// Equation(s):
// \vga_data8|Add11~56_combout  = \vga_data8|hcnt [28] & (\vga_data8|Add11~55  $ GND) # !\vga_data8|hcnt [28] & !\vga_data8|Add11~55  & VCC
// \vga_data8|Add11~57  = CARRY(\vga_data8|hcnt [28] & !\vga_data8|Add11~55 )

	.dataa(\vga_data8|hcnt [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~55 ),
	.combout(\vga_data8|Add11~56_combout ),
	.cout(\vga_data8|Add11~57 ));
// synopsys translate_off
defparam \vga_data8|Add11~56 .lut_mask = 16'hA50A;
defparam \vga_data8|Add11~56 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \vga_data8|Add11~58 (
// Equation(s):
// \vga_data8|Add11~58_combout  = \vga_data8|hcnt [29] & !\vga_data8|Add11~57  # !\vga_data8|hcnt [29] & (\vga_data8|Add11~57  # GND)
// \vga_data8|Add11~59  = CARRY(!\vga_data8|Add11~57  # !\vga_data8|hcnt [29])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~57 ),
	.combout(\vga_data8|Add11~58_combout ),
	.cout(\vga_data8|Add11~59 ));
// synopsys translate_off
defparam \vga_data8|Add11~58 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add11~58 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N27
cycloneii_lcell_ff \vga_data8|hcnt[29] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [29]));

// atom is at LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \vga_data8|Add11~60 (
// Equation(s):
// \vga_data8|Add11~60_combout  = \vga_data8|hcnt [30] & (\vga_data8|Add11~59  $ GND) # !\vga_data8|hcnt [30] & !\vga_data8|Add11~59  & VCC
// \vga_data8|Add11~61  = CARRY(\vga_data8|hcnt [30] & !\vga_data8|Add11~59 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add11~59 ),
	.combout(\vga_data8|Add11~60_combout ),
	.cout(\vga_data8|Add11~61 ));
// synopsys translate_off
defparam \vga_data8|Add11~60 .lut_mask = 16'hC30C;
defparam \vga_data8|Add11~60 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N29
cycloneii_lcell_ff \vga_data8|hcnt[30] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~60_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [30]));

// atom is at LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \vga_data8|Add11~62 (
// Equation(s):
// \vga_data8|Add11~62_combout  = \vga_data8|Add11~61  $ \vga_data8|hcnt [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_data8|hcnt [31]),
	.cin(\vga_data8|Add11~61 ),
	.combout(\vga_data8|Add11~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add11~62 .lut_mask = 16'h0FF0;
defparam \vga_data8|Add11~62 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N31
cycloneii_lcell_ff \vga_data8|hcnt[31] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~62_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [31]));

// atom is at LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \vga_data8|Equal1~6 (
// Equation(s):
// \vga_data8|Equal1~6_combout  = \vga_data8|Equal1~5_combout  & !\vga_data8|hcnt [30] & !\vga_data8|hcnt [31] & !\vga_data8|hcnt [29]

	.dataa(\vga_data8|Equal1~5_combout ),
	.datab(\vga_data8|hcnt [30]),
	.datac(\vga_data8|hcnt [31]),
	.datad(\vga_data8|hcnt [29]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~6 .lut_mask = 16'h0002;
defparam \vga_data8|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \vga_data8|Equal1~11 (
// Equation(s):
// \vga_data8|Equal1~11_combout  = \vga_data8|Equal1~10_combout  & \vga_data8|Equal1~8_combout  & \vga_data8|Equal1~6_combout  & !\vga_data8|hcnt [5]

	.dataa(\vga_data8|Equal1~10_combout ),
	.datab(\vga_data8|Equal1~8_combout ),
	.datac(\vga_data8|Equal1~6_combout ),
	.datad(\vga_data8|hcnt [5]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~11 .lut_mask = 16'h0080;
defparam \vga_data8|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \vga_data8|hcnt~64 (
// Equation(s):
// \vga_data8|hcnt~64_combout  = \vga_data8|Add11~10_combout  & !\vga_data8|Equal1~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_data8|Add11~10_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|hcnt~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|hcnt~64 .lut_mask = 16'h00F0;
defparam \vga_data8|hcnt~64 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y21_N27
cycloneii_lcell_ff \vga_data8|hcnt[5] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|hcnt~64_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [5]));

// atom is at LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \vga_data8|LessThan3~0 (
// Equation(s):
// \vga_data8|LessThan3~0_combout  = \vga_data8|hcnt [6] & \vga_data8|hcnt [5]

	.dataa(\vga_data8|hcnt [6]),
	.datab(vcc),
	.datac(\vga_data8|hcnt [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan3~0 .lut_mask = 16'hA0A0;
defparam \vga_data8|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X24_Y21_N7
cycloneii_lcell_ff \vga_data8|hcnt[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [3]));

// atom is at LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \vga_data8|Equal1~7 (
// Equation(s):
// \vga_data8|Equal1~7_combout  = \vga_data8|hcnt [4] & \vga_data8|hcnt [3]

	.dataa(vcc),
	.datab(\vga_data8|hcnt [4]),
	.datac(\vga_data8|hcnt [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~7 .lut_mask = 16'hC0C0;
defparam \vga_data8|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \vga_data8|rgb30[9]~41 (
// Equation(s):
// \vga_data8|rgb30[9]~41_combout  = \vga_data8|hcnt [8] & (\vga_data8|hcnt [7] # !\vga_data8|hcnt [9]) # !\vga_data8|hcnt [8] & (\vga_data8|hcnt [5] & !\vga_data8|hcnt [9])

	.dataa(\vga_data8|hcnt [7]),
	.datab(\vga_data8|hcnt [8]),
	.datac(\vga_data8|hcnt [5]),
	.datad(\vga_data8|hcnt [9]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~41 .lut_mask = 16'h88FC;
defparam \vga_data8|rgb30[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \vga_data8|rgb30[9]~42 (
// Equation(s):
// \vga_data8|rgb30[9]~42_combout  = \vga_data8|hcnt [9] & (!\vga_data8|rgb30[9]~41_combout  # !\vga_data8|Equal1~7_combout  # !\vga_data8|LessThan3~0_combout ) # !\vga_data8|hcnt [9] & (\vga_data8|Equal1~7_combout  # \vga_data8|rgb30[9]~41_combout )

	.dataa(\vga_data8|hcnt [9]),
	.datab(\vga_data8|LessThan3~0_combout ),
	.datac(\vga_data8|Equal1~7_combout ),
	.datad(\vga_data8|rgb30[9]~41_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~42 .lut_mask = 16'h7FFA;
defparam \vga_data8|rgb30[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \vga_data8|LessThan2~0 (
// Equation(s):
// \vga_data8|LessThan2~0_combout  = !\vga_data8|hcnt [9] & !\vga_data8|hcnt [8]

	.dataa(vcc),
	.datab(\vga_data8|hcnt [9]),
	.datac(vcc),
	.datad(\vga_data8|hcnt [8]),
	.cin(gnd),
	.combout(\vga_data8|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan2~0 .lut_mask = 16'h0033;
defparam \vga_data8|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \vga_data8|rgb30[9]~43 (
// Equation(s):
// \vga_data8|rgb30[9]~43_combout  = \vga_data8|rgb30[9]~42_combout  & (\vga_data8|hcnt [6] & \vga_data8|hcnt [7] # !\vga_data8|LessThan2~0_combout )

	.dataa(\vga_data8|hcnt [6]),
	.datab(\vga_data8|rgb30[9]~42_combout ),
	.datac(\vga_data8|hcnt [7]),
	.datad(\vga_data8|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~43 .lut_mask = 16'h80CC;
defparam \vga_data8|rgb30[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \vga_data8|rgb30[9]~44 (
// Equation(s):
// \vga_data8|rgb30[9]~44_combout  = \vga_data8|rgb30[9]~40_combout  & \vga_data8|rgb30[9]~43_combout  & \vga_data8|Equal1~6_combout  & !\vga_data8|hcnt [10]

	.dataa(\vga_data8|rgb30[9]~40_combout ),
	.datab(\vga_data8|rgb30[9]~43_combout ),
	.datac(\vga_data8|Equal1~6_combout ),
	.datad(\vga_data8|hcnt [10]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~44 .lut_mask = 16'h0080;
defparam \vga_data8|rgb30[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_N2
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PLL_1
cycloneii_pll \pll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(!\rst_n~combout ),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\clk~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\pll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \pll|altpll_component|pll .bandwidth = 0;
defparam \pll|altpll_component|pll .bandwidth_type = "auto";
defparam \pll|altpll_component|pll .c0_high = 10;
defparam \pll|altpll_component|pll .c0_initial = 1;
defparam \pll|altpll_component|pll .c0_low = 10;
defparam \pll|altpll_component|pll .c0_mode = "even";
defparam \pll|altpll_component|pll .c0_ph = 0;
defparam \pll|altpll_component|pll .c1_mode = "bypass";
defparam \pll|altpll_component|pll .c1_ph = 0;
defparam \pll|altpll_component|pll .c2_mode = "bypass";
defparam \pll|altpll_component|pll .c2_ph = 0;
defparam \pll|altpll_component|pll .charge_pump_current = 80;
defparam \pll|altpll_component|pll .clk0_counter = "c0";
defparam \pll|altpll_component|pll .clk0_divide_by = 5;
defparam \pll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk0_multiply_by = 4;
defparam \pll|altpll_component|pll .clk0_phase_shift = "0";
defparam \pll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk1_phase_shift = "0";
defparam \pll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk2_phase_shift = "0";
defparam \pll|altpll_component|pll .compensate_clock = "clk0";
defparam \pll|altpll_component|pll .gate_lock_counter = 0;
defparam \pll|altpll_component|pll .gate_lock_signal = "no";
defparam \pll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \pll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \pll|altpll_component|pll .loop_filter_c = 3;
defparam \pll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \pll|altpll_component|pll .m = 16;
defparam \pll|altpll_component|pll .m_initial = 1;
defparam \pll|altpll_component|pll .m_ph = 0;
defparam \pll|altpll_component|pll .n = 1;
defparam \pll|altpll_component|pll .operation_mode = "normal";
defparam \pll|altpll_component|pll .pfd_max = 100000;
defparam \pll|altpll_component|pll .pfd_min = 2484;
defparam \pll|altpll_component|pll .pll_compensation_delay = 5370;
defparam \pll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \pll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \pll|altpll_component|pll .simulation_type = "timing";
defparam \pll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \pll|altpll_component|pll .vco_center = 1333;
defparam \pll|altpll_component|pll .vco_max = 2000;
defparam \pll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// atom is at CLKCTRL_G3
cycloneii_clkctrl \pll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\pll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|_clk0~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \vga_data8|Add10~0 (
// Equation(s):
// \vga_data8|Add10~0_combout  = \vga_data8|vcnt [0] & (\vga_data8|Equal1~11_combout  $ VCC) # !\vga_data8|vcnt [0] & \vga_data8|Equal1~11_combout  & VCC
// \vga_data8|Add10~1  = CARRY(\vga_data8|vcnt [0] & \vga_data8|Equal1~11_combout )

	.dataa(\vga_data8|vcnt [0]),
	.datab(\vga_data8|Equal1~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|Add10~0_combout ),
	.cout(\vga_data8|Add10~1 ));
// synopsys translate_off
defparam \vga_data8|Add10~0 .lut_mask = 16'h6688;
defparam \vga_data8|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \vga_data8|Add10~2 (
// Equation(s):
// \vga_data8|Add10~2_combout  = \vga_data8|vcnt [1] & !\vga_data8|Add10~1  # !\vga_data8|vcnt [1] & (\vga_data8|Add10~1  # GND)
// \vga_data8|Add10~3  = CARRY(!\vga_data8|Add10~1  # !\vga_data8|vcnt [1])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~1 ),
	.combout(\vga_data8|Add10~2_combout ),
	.cout(\vga_data8|Add10~3 ));
// synopsys translate_off
defparam \vga_data8|Add10~2 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N3
cycloneii_lcell_ff \vga_data8|vcnt[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [1]));

// atom is at LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \vga_data8|Add10~4 (
// Equation(s):
// \vga_data8|Add10~4_combout  = \vga_data8|vcnt [2] & (\vga_data8|Add10~3  $ GND) # !\vga_data8|vcnt [2] & !\vga_data8|Add10~3  & VCC
// \vga_data8|Add10~5  = CARRY(\vga_data8|vcnt [2] & !\vga_data8|Add10~3 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~3 ),
	.combout(\vga_data8|Add10~4_combout ),
	.cout(\vga_data8|Add10~5 ));
// synopsys translate_off
defparam \vga_data8|Add10~4 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \vga_data8|Add10~6 (
// Equation(s):
// \vga_data8|Add10~6_combout  = \vga_data8|vcnt [3] & !\vga_data8|Add10~5  # !\vga_data8|vcnt [3] & (\vga_data8|Add10~5  # GND)
// \vga_data8|Add10~7  = CARRY(!\vga_data8|Add10~5  # !\vga_data8|vcnt [3])

	.dataa(\vga_data8|vcnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~5 ),
	.combout(\vga_data8|Add10~6_combout ),
	.cout(\vga_data8|Add10~7 ));
// synopsys translate_off
defparam \vga_data8|Add10~6 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \vga_data8|Add10~8 (
// Equation(s):
// \vga_data8|Add10~8_combout  = \vga_data8|vcnt [4] & (\vga_data8|Add10~7  $ GND) # !\vga_data8|vcnt [4] & !\vga_data8|Add10~7  & VCC
// \vga_data8|Add10~9  = CARRY(\vga_data8|vcnt [4] & !\vga_data8|Add10~7 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~7 ),
	.combout(\vga_data8|Add10~8_combout ),
	.cout(\vga_data8|Add10~9 ));
// synopsys translate_off
defparam \vga_data8|Add10~8 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \vga_data8|vcnt~66 (
// Equation(s):
// \vga_data8|vcnt~66_combout  = \vga_data8|Add10~8_combout  & (!\vga_data8|Equal1~11_combout  # !\vga_data8|always0~3_combout  # !\vga_data8|always0~4_combout )

	.dataa(\vga_data8|always0~4_combout ),
	.datab(\vga_data8|always0~3_combout ),
	.datac(\vga_data8|Add10~8_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|vcnt~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vcnt~66 .lut_mask = 16'h70F0;
defparam \vga_data8|vcnt~66 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X27_Y20_N27
cycloneii_lcell_ff \vga_data8|vcnt[4] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|vcnt~66_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [4]));

// atom is at LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \vga_data8|Add10~10 (
// Equation(s):
// \vga_data8|Add10~10_combout  = \vga_data8|vcnt [5] & !\vga_data8|Add10~9  # !\vga_data8|vcnt [5] & (\vga_data8|Add10~9  # GND)
// \vga_data8|Add10~11  = CARRY(!\vga_data8|Add10~9  # !\vga_data8|vcnt [5])

	.dataa(\vga_data8|vcnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~9 ),
	.combout(\vga_data8|Add10~10_combout ),
	.cout(\vga_data8|Add10~11 ));
// synopsys translate_off
defparam \vga_data8|Add10~10 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \vga_data8|Add10~12 (
// Equation(s):
// \vga_data8|Add10~12_combout  = \vga_data8|vcnt [6] & (\vga_data8|Add10~11  $ GND) # !\vga_data8|vcnt [6] & !\vga_data8|Add10~11  & VCC
// \vga_data8|Add10~13  = CARRY(\vga_data8|vcnt [6] & !\vga_data8|Add10~11 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~11 ),
	.combout(\vga_data8|Add10~12_combout ),
	.cout(\vga_data8|Add10~13 ));
// synopsys translate_off
defparam \vga_data8|Add10~12 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \vga_data8|vcnt~67 (
// Equation(s):
// \vga_data8|vcnt~67_combout  = \vga_data8|Add10~12_combout  & (!\vga_data8|Equal1~11_combout  # !\vga_data8|always0~3_combout  # !\vga_data8|always0~4_combout )

	.dataa(\vga_data8|always0~4_combout ),
	.datab(\vga_data8|always0~3_combout ),
	.datac(\vga_data8|Add10~12_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|vcnt~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vcnt~67 .lut_mask = 16'h70F0;
defparam \vga_data8|vcnt~67 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X27_Y20_N29
cycloneii_lcell_ff \vga_data8|vcnt[6] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|vcnt~67_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [6]));

// atom is at LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \vga_data8|Add10~14 (
// Equation(s):
// \vga_data8|Add10~14_combout  = \vga_data8|vcnt [7] & !\vga_data8|Add10~13  # !\vga_data8|vcnt [7] & (\vga_data8|Add10~13  # GND)
// \vga_data8|Add10~15  = CARRY(!\vga_data8|Add10~13  # !\vga_data8|vcnt [7])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~13 ),
	.combout(\vga_data8|Add10~14_combout ),
	.cout(\vga_data8|Add10~15 ));
// synopsys translate_off
defparam \vga_data8|Add10~14 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N15
cycloneii_lcell_ff \vga_data8|vcnt[7] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [7]));

// atom is at LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \vga_data8|Add10~16 (
// Equation(s):
// \vga_data8|Add10~16_combout  = \vga_data8|vcnt [8] & (\vga_data8|Add10~15  $ GND) # !\vga_data8|vcnt [8] & !\vga_data8|Add10~15  & VCC
// \vga_data8|Add10~17  = CARRY(\vga_data8|vcnt [8] & !\vga_data8|Add10~15 )

	.dataa(\vga_data8|vcnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~15 ),
	.combout(\vga_data8|Add10~16_combout ),
	.cout(\vga_data8|Add10~17 ));
// synopsys translate_off
defparam \vga_data8|Add10~16 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \vga_data8|Add10~18 (
// Equation(s):
// \vga_data8|Add10~18_combout  = \vga_data8|vcnt [9] & !\vga_data8|Add10~17  # !\vga_data8|vcnt [9] & (\vga_data8|Add10~17  # GND)
// \vga_data8|Add10~19  = CARRY(!\vga_data8|Add10~17  # !\vga_data8|vcnt [9])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~17 ),
	.combout(\vga_data8|Add10~18_combout ),
	.cout(\vga_data8|Add10~19 ));
// synopsys translate_off
defparam \vga_data8|Add10~18 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \vga_data8|vcnt~64 (
// Equation(s):
// \vga_data8|vcnt~64_combout  = \vga_data8|Add10~18_combout  & (!\vga_data8|Equal1~11_combout  # !\vga_data8|always0~3_combout  # !\vga_data8|always0~4_combout )

	.dataa(\vga_data8|always0~4_combout ),
	.datab(\vga_data8|always0~3_combout ),
	.datac(\vga_data8|Add10~18_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|vcnt~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vcnt~64 .lut_mask = 16'h70F0;
defparam \vga_data8|vcnt~64 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X27_Y20_N23
cycloneii_lcell_ff \vga_data8|vcnt[9] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|vcnt~64_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [9]));

// atom is at LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \vga_data8|Add10~22 (
// Equation(s):
// \vga_data8|Add10~22_combout  = \vga_data8|vcnt [11] & !\vga_data8|Add10~21  # !\vga_data8|vcnt [11] & (\vga_data8|Add10~21  # GND)
// \vga_data8|Add10~23  = CARRY(!\vga_data8|Add10~21  # !\vga_data8|vcnt [11])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~21 ),
	.combout(\vga_data8|Add10~22_combout ),
	.cout(\vga_data8|Add10~23 ));
// synopsys translate_off
defparam \vga_data8|Add10~22 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N23
cycloneii_lcell_ff \vga_data8|vcnt[11] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [11]));

// atom is at LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \vga_data8|Add10~24 (
// Equation(s):
// \vga_data8|Add10~24_combout  = \vga_data8|vcnt [12] & (\vga_data8|Add10~23  $ GND) # !\vga_data8|vcnt [12] & !\vga_data8|Add10~23  & VCC
// \vga_data8|Add10~25  = CARRY(\vga_data8|vcnt [12] & !\vga_data8|Add10~23 )

	.dataa(\vga_data8|vcnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~23 ),
	.combout(\vga_data8|Add10~24_combout ),
	.cout(\vga_data8|Add10~25 ));
// synopsys translate_off
defparam \vga_data8|Add10~24 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \vga_data8|Add10~26 (
// Equation(s):
// \vga_data8|Add10~26_combout  = \vga_data8|vcnt [13] & !\vga_data8|Add10~25  # !\vga_data8|vcnt [13] & (\vga_data8|Add10~25  # GND)
// \vga_data8|Add10~27  = CARRY(!\vga_data8|Add10~25  # !\vga_data8|vcnt [13])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~25 ),
	.combout(\vga_data8|Add10~26_combout ),
	.cout(\vga_data8|Add10~27 ));
// synopsys translate_off
defparam \vga_data8|Add10~26 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N27
cycloneii_lcell_ff \vga_data8|vcnt[13] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [13]));

// atom is at LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \vga_data8|Add10~28 (
// Equation(s):
// \vga_data8|Add10~28_combout  = \vga_data8|vcnt [14] & (\vga_data8|Add10~27  $ GND) # !\vga_data8|vcnt [14] & !\vga_data8|Add10~27  & VCC
// \vga_data8|Add10~29  = CARRY(\vga_data8|vcnt [14] & !\vga_data8|Add10~27 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~27 ),
	.combout(\vga_data8|Add10~28_combout ),
	.cout(\vga_data8|Add10~29 ));
// synopsys translate_off
defparam \vga_data8|Add10~28 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N29
cycloneii_lcell_ff \vga_data8|vcnt[14] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [14]));

// atom is at LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \vga_data8|Add10~30 (
// Equation(s):
// \vga_data8|Add10~30_combout  = \vga_data8|vcnt [15] & !\vga_data8|Add10~29  # !\vga_data8|vcnt [15] & (\vga_data8|Add10~29  # GND)
// \vga_data8|Add10~31  = CARRY(!\vga_data8|Add10~29  # !\vga_data8|vcnt [15])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~29 ),
	.combout(\vga_data8|Add10~30_combout ),
	.cout(\vga_data8|Add10~31 ));
// synopsys translate_off
defparam \vga_data8|Add10~30 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N31
cycloneii_lcell_ff \vga_data8|vcnt[15] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [15]));

// atom is at LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \vga_data8|Add10~32 (
// Equation(s):
// \vga_data8|Add10~32_combout  = \vga_data8|vcnt [16] & (\vga_data8|Add10~31  $ GND) # !\vga_data8|vcnt [16] & !\vga_data8|Add10~31  & VCC
// \vga_data8|Add10~33  = CARRY(\vga_data8|vcnt [16] & !\vga_data8|Add10~31 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~31 ),
	.combout(\vga_data8|Add10~32_combout ),
	.cout(\vga_data8|Add10~33 ));
// synopsys translate_off
defparam \vga_data8|Add10~32 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N1
cycloneii_lcell_ff \vga_data8|vcnt[16] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [16]));

// atom is at LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \vga_data8|Add10~34 (
// Equation(s):
// \vga_data8|Add10~34_combout  = \vga_data8|vcnt [17] & !\vga_data8|Add10~33  # !\vga_data8|vcnt [17] & (\vga_data8|Add10~33  # GND)
// \vga_data8|Add10~35  = CARRY(!\vga_data8|Add10~33  # !\vga_data8|vcnt [17])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~33 ),
	.combout(\vga_data8|Add10~34_combout ),
	.cout(\vga_data8|Add10~35 ));
// synopsys translate_off
defparam \vga_data8|Add10~34 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N3
cycloneii_lcell_ff \vga_data8|vcnt[17] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [17]));

// atom is at LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \vga_data8|Add10~36 (
// Equation(s):
// \vga_data8|Add10~36_combout  = \vga_data8|vcnt [18] & (\vga_data8|Add10~35  $ GND) # !\vga_data8|vcnt [18] & !\vga_data8|Add10~35  & VCC
// \vga_data8|Add10~37  = CARRY(\vga_data8|vcnt [18] & !\vga_data8|Add10~35 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~35 ),
	.combout(\vga_data8|Add10~36_combout ),
	.cout(\vga_data8|Add10~37 ));
// synopsys translate_off
defparam \vga_data8|Add10~36 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N5
cycloneii_lcell_ff \vga_data8|vcnt[18] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [18]));

// atom is at LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \vga_data8|Add10~40 (
// Equation(s):
// \vga_data8|Add10~40_combout  = \vga_data8|vcnt [20] & (\vga_data8|Add10~39  $ GND) # !\vga_data8|vcnt [20] & !\vga_data8|Add10~39  & VCC
// \vga_data8|Add10~41  = CARRY(\vga_data8|vcnt [20] & !\vga_data8|Add10~39 )

	.dataa(vcc),
	.datab(\vga_data8|vcnt [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~39 ),
	.combout(\vga_data8|Add10~40_combout ),
	.cout(\vga_data8|Add10~41 ));
// synopsys translate_off
defparam \vga_data8|Add10~40 .lut_mask = 16'hC30C;
defparam \vga_data8|Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N9
cycloneii_lcell_ff \vga_data8|vcnt[20] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~40_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [20]));

// atom is at LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \vga_data8|Add10~44 (
// Equation(s):
// \vga_data8|Add10~44_combout  = \vga_data8|vcnt [22] & (\vga_data8|Add10~43  $ GND) # !\vga_data8|vcnt [22] & !\vga_data8|Add10~43  & VCC
// \vga_data8|Add10~45  = CARRY(\vga_data8|vcnt [22] & !\vga_data8|Add10~43 )

	.dataa(\vga_data8|vcnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~43 ),
	.combout(\vga_data8|Add10~44_combout ),
	.cout(\vga_data8|Add10~45 ));
// synopsys translate_off
defparam \vga_data8|Add10~44 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N13
cycloneii_lcell_ff \vga_data8|vcnt[22] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~44_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [22]));

// atom is at LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \vga_data8|Add10~46 (
// Equation(s):
// \vga_data8|Add10~46_combout  = \vga_data8|vcnt [23] & !\vga_data8|Add10~45  # !\vga_data8|vcnt [23] & (\vga_data8|Add10~45  # GND)
// \vga_data8|Add10~47  = CARRY(!\vga_data8|Add10~45  # !\vga_data8|vcnt [23])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~45 ),
	.combout(\vga_data8|Add10~46_combout ),
	.cout(\vga_data8|Add10~47 ));
// synopsys translate_off
defparam \vga_data8|Add10~46 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N15
cycloneii_lcell_ff \vga_data8|vcnt[23] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [23]));

// atom is at LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \vga_data8|rgb30[9]~31 (
// Equation(s):
// \vga_data8|rgb30[9]~31_combout  = !\vga_data8|vcnt [21] & !\vga_data8|vcnt [22] & !\vga_data8|vcnt [23] & !\vga_data8|vcnt [20]

	.dataa(\vga_data8|vcnt [21]),
	.datab(\vga_data8|vcnt [22]),
	.datac(\vga_data8|vcnt [23]),
	.datad(\vga_data8|vcnt [20]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~31 .lut_mask = 16'h0001;
defparam \vga_data8|rgb30[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N25
cycloneii_lcell_ff \vga_data8|vcnt[12] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [12]));

// atom is at LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \vga_data8|rgb30[9]~33 (
// Equation(s):
// \vga_data8|rgb30[9]~33_combout  = !\vga_data8|vcnt [15] & !\vga_data8|vcnt [14] & !\vga_data8|vcnt [13] & !\vga_data8|vcnt [12]

	.dataa(\vga_data8|vcnt [15]),
	.datab(\vga_data8|vcnt [14]),
	.datac(\vga_data8|vcnt [13]),
	.datad(\vga_data8|vcnt [12]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~33 .lut_mask = 16'h0001;
defparam \vga_data8|rgb30[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \vga_data8|Add10~48 (
// Equation(s):
// \vga_data8|Add10~48_combout  = \vga_data8|vcnt [24] & (\vga_data8|Add10~47  $ GND) # !\vga_data8|vcnt [24] & !\vga_data8|Add10~47  & VCC
// \vga_data8|Add10~49  = CARRY(\vga_data8|vcnt [24] & !\vga_data8|Add10~47 )

	.dataa(\vga_data8|vcnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~47 ),
	.combout(\vga_data8|Add10~48_combout ),
	.cout(\vga_data8|Add10~49 ));
// synopsys translate_off
defparam \vga_data8|Add10~48 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \vga_data8|Add10~50 (
// Equation(s):
// \vga_data8|Add10~50_combout  = \vga_data8|vcnt [25] & !\vga_data8|Add10~49  # !\vga_data8|vcnt [25] & (\vga_data8|Add10~49  # GND)
// \vga_data8|Add10~51  = CARRY(!\vga_data8|Add10~49  # !\vga_data8|vcnt [25])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~49 ),
	.combout(\vga_data8|Add10~50_combout ),
	.cout(\vga_data8|Add10~51 ));
// synopsys translate_off
defparam \vga_data8|Add10~50 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N19
cycloneii_lcell_ff \vga_data8|vcnt[25] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [25]));

// atom is at LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \vga_data8|Add10~54 (
// Equation(s):
// \vga_data8|Add10~54_combout  = \vga_data8|vcnt [27] & !\vga_data8|Add10~53  # !\vga_data8|vcnt [27] & (\vga_data8|Add10~53  # GND)
// \vga_data8|Add10~55  = CARRY(!\vga_data8|Add10~53  # !\vga_data8|vcnt [27])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~53 ),
	.combout(\vga_data8|Add10~54_combout ),
	.cout(\vga_data8|Add10~55 ));
// synopsys translate_off
defparam \vga_data8|Add10~54 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N23
cycloneii_lcell_ff \vga_data8|vcnt[27] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [27]));

// atom is at LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \vga_data8|Add10~56 (
// Equation(s):
// \vga_data8|Add10~56_combout  = \vga_data8|vcnt [28] & (\vga_data8|Add10~55  $ GND) # !\vga_data8|vcnt [28] & !\vga_data8|Add10~55  & VCC
// \vga_data8|Add10~57  = CARRY(\vga_data8|vcnt [28] & !\vga_data8|Add10~55 )

	.dataa(\vga_data8|vcnt [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~55 ),
	.combout(\vga_data8|Add10~56_combout ),
	.cout(\vga_data8|Add10~57 ));
// synopsys translate_off
defparam \vga_data8|Add10~56 .lut_mask = 16'hA50A;
defparam \vga_data8|Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \vga_data8|Add10~58 (
// Equation(s):
// \vga_data8|Add10~58_combout  = \vga_data8|vcnt [29] & !\vga_data8|Add10~57  # !\vga_data8|vcnt [29] & (\vga_data8|Add10~57  # GND)
// \vga_data8|Add10~59  = CARRY(!\vga_data8|Add10~57  # !\vga_data8|vcnt [29])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add10~57 ),
	.combout(\vga_data8|Add10~58_combout ),
	.cout(\vga_data8|Add10~59 ));
// synopsys translate_off
defparam \vga_data8|Add10~58 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N27
cycloneii_lcell_ff \vga_data8|vcnt[29] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [29]));

// atom is at LCFF_X28_Y19_N29
cycloneii_lcell_ff \vga_data8|vcnt[30] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~60_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [30]));

// atom is at LCFF_X28_Y19_N25
cycloneii_lcell_ff \vga_data8|vcnt[28] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [28]));

// atom is at LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \vga_data8|rgb30[9]~30 (
// Equation(s):
// \vga_data8|rgb30[9]~30_combout  = !\vga_data8|vcnt [31] & !\vga_data8|vcnt [30] & !\vga_data8|vcnt [29] & !\vga_data8|vcnt [28]

	.dataa(\vga_data8|vcnt [31]),
	.datab(\vga_data8|vcnt [30]),
	.datac(\vga_data8|vcnt [29]),
	.datad(\vga_data8|vcnt [28]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~30 .lut_mask = 16'h0001;
defparam \vga_data8|rgb30[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \vga_data8|rgb30[9]~34 (
// Equation(s):
// \vga_data8|rgb30[9]~34_combout  = \vga_data8|rgb30[9]~32_combout  & \vga_data8|rgb30[9]~31_combout  & \vga_data8|rgb30[9]~33_combout  & \vga_data8|rgb30[9]~30_combout 

	.dataa(\vga_data8|rgb30[9]~32_combout ),
	.datab(\vga_data8|rgb30[9]~31_combout ),
	.datac(\vga_data8|rgb30[9]~33_combout ),
	.datad(\vga_data8|rgb30[9]~30_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~34 .lut_mask = 16'h8000;
defparam \vga_data8|rgb30[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y19_N17
cycloneii_lcell_ff \vga_data8|vcnt[24] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [24]));

// atom is at LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \vga_data8|rgb30[9]~36 (
// Equation(s):
// \vga_data8|rgb30[9]~36_combout  = \vga_data8|rgb30[9]~35_combout  & \vga_data8|rgb30[9]~34_combout  & !\vga_data8|vcnt [24] & !\vga_data8|vcnt [25]

	.dataa(\vga_data8|rgb30[9]~35_combout ),
	.datab(\vga_data8|rgb30[9]~34_combout ),
	.datac(\vga_data8|vcnt [24]),
	.datad(\vga_data8|vcnt [25]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[9]~36 .lut_mask = 16'h0008;
defparam \vga_data8|rgb30[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N17
cycloneii_lcell_ff \vga_data8|vcnt[8] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [8]));

// atom is at LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \vga_data8|always0~2 (
// Equation(s):
// \vga_data8|always0~2_combout  = \vga_data8|rgb30[9]~36_combout  & !\vga_data8|vcnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\vga_data8|rgb30[9]~36_combout ),
	.datad(\vga_data8|vcnt [8]),
	.cin(gnd),
	.combout(\vga_data8|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|always0~2 .lut_mask = 16'h00F0;
defparam \vga_data8|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X28_Y20_N7
cycloneii_lcell_ff \vga_data8|vcnt[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [3]));

// atom is at LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \vga_data8|always0~3 (
// Equation(s):
// \vga_data8|always0~3_combout  = !\vga_data8|vcnt [7] & !\vga_data8|vcnt [2] & \vga_data8|always0~2_combout  & !\vga_data8|vcnt [3]

	.dataa(\vga_data8|vcnt [7]),
	.datab(\vga_data8|vcnt [2]),
	.datac(\vga_data8|always0~2_combout ),
	.datad(\vga_data8|vcnt [3]),
	.cin(gnd),
	.combout(\vga_data8|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|always0~3 .lut_mask = 16'h0010;
defparam \vga_data8|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \vga_data8|vcnt~65 (
// Equation(s):
// \vga_data8|vcnt~65_combout  = \vga_data8|Add10~4_combout  & (!\vga_data8|Equal1~11_combout  # !\vga_data8|always0~3_combout  # !\vga_data8|always0~4_combout )

	.dataa(\vga_data8|always0~4_combout ),
	.datab(\vga_data8|always0~3_combout ),
	.datac(\vga_data8|Add10~4_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|vcnt~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vcnt~65 .lut_mask = 16'h70F0;
defparam \vga_data8|vcnt~65 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X27_Y20_N25
cycloneii_lcell_ff \vga_data8|vcnt[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|vcnt~65_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [2]));

// atom is at LCFF_X28_Y20_N1
cycloneii_lcell_ff \vga_data8|vcnt[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add10~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [0]));

// atom is at LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \vga_data8|Add3~0 (
// Equation(s):
// \vga_data8|Add3~0_combout  = \vga_data8|vcnt [2] $ (!\vga_data8|vcnt [1] # !\vga_data8|vcnt [0])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [2]),
	.datac(\vga_data8|vcnt [0]),
	.datad(\vga_data8|vcnt [1]),
	.cin(gnd),
	.combout(\vga_data8|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add3~0 .lut_mask = 16'hC333;
defparam \vga_data8|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \vga_data8|Add6~1 (
// Equation(s):
// \vga_data8|Add6~1_cout  = CARRY(\vga_data8|hcnt [0])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_data8|Add6~1_cout ));
// synopsys translate_off
defparam \vga_data8|Add6~1 .lut_mask = 16'h00CC;
defparam \vga_data8|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \vga_data8|Add6~3 (
// Equation(s):
// \vga_data8|Add6~3_cout  = CARRY(!\vga_data8|hcnt [1] & !\vga_data8|Add6~1_cout )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~1_cout ),
	.combout(),
	.cout(\vga_data8|Add6~3_cout ));
// synopsys translate_off
defparam \vga_data8|Add6~3 .lut_mask = 16'h0003;
defparam \vga_data8|Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \vga_data8|Add6~5 (
// Equation(s):
// \vga_data8|Add6~5_cout  = CARRY(\vga_data8|hcnt [2] & !\vga_data8|Add6~3_cout )

	.dataa(\vga_data8|hcnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~3_cout ),
	.combout(),
	.cout(\vga_data8|Add6~5_cout ));
// synopsys translate_off
defparam \vga_data8|Add6~5 .lut_mask = 16'h000A;
defparam \vga_data8|Add6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \vga_data8|Add6~6 (
// Equation(s):
// \vga_data8|Add6~6_combout  = \vga_data8|hcnt [3] & !\vga_data8|Add6~5_cout  # !\vga_data8|hcnt [3] & (\vga_data8|Add6~5_cout  # GND)
// \vga_data8|Add6~7  = CARRY(!\vga_data8|Add6~5_cout  # !\vga_data8|hcnt [3])

	.dataa(\vga_data8|hcnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~5_cout ),
	.combout(\vga_data8|Add6~6_combout ),
	.cout(\vga_data8|Add6~7 ));
// synopsys translate_off
defparam \vga_data8|Add6~6 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \vga_data8|Add6~8 (
// Equation(s):
// \vga_data8|Add6~8_combout  = \vga_data8|hcnt [4] & (\vga_data8|Add6~7  $ GND) # !\vga_data8|hcnt [4] & !\vga_data8|Add6~7  & VCC
// \vga_data8|Add6~9  = CARRY(\vga_data8|hcnt [4] & !\vga_data8|Add6~7 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~7 ),
	.combout(\vga_data8|Add6~8_combout ),
	.cout(\vga_data8|Add6~9 ));
// synopsys translate_off
defparam \vga_data8|Add6~8 .lut_mask = 16'hC30C;
defparam \vga_data8|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \vga_data8|Add6~10 (
// Equation(s):
// \vga_data8|Add6~10_combout  = \vga_data8|hcnt [5] & !\vga_data8|Add6~9  # !\vga_data8|hcnt [5] & (\vga_data8|Add6~9  # GND)
// \vga_data8|Add6~11  = CARRY(!\vga_data8|Add6~9  # !\vga_data8|hcnt [5])

	.dataa(\vga_data8|hcnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~9 ),
	.combout(\vga_data8|Add6~10_combout ),
	.cout(\vga_data8|Add6~11 ));
// synopsys translate_off
defparam \vga_data8|Add6~10 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \vga_data8|Add6~12 (
// Equation(s):
// \vga_data8|Add6~12_combout  = \vga_data8|hcnt [6] & (\vga_data8|Add6~11  $ GND) # !\vga_data8|hcnt [6] & !\vga_data8|Add6~11  & VCC
// \vga_data8|Add6~13  = CARRY(\vga_data8|hcnt [6] & !\vga_data8|Add6~11 )

	.dataa(\vga_data8|hcnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~11 ),
	.combout(\vga_data8|Add6~12_combout ),
	.cout(\vga_data8|Add6~13 ));
// synopsys translate_off
defparam \vga_data8|Add6~12 .lut_mask = 16'hA50A;
defparam \vga_data8|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \vga_data8|WideOr0~0 (
// Equation(s):
// \vga_data8|WideOr0~0_combout  = \vga_data8|Add6~12_combout  $ (\vga_data8|Add6~6_combout  # \vga_data8|Add6~10_combout  # \vga_data8|Add6~8_combout )

	.dataa(\vga_data8|Add6~6_combout ),
	.datab(\vga_data8|Add6~10_combout ),
	.datac(\vga_data8|Add6~8_combout ),
	.datad(\vga_data8|Add6~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|WideOr0~0 .lut_mask = 16'h01FE;
defparam \vga_data8|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y20_N1
cycloneii_lcell_ff \vga_data8|addr_rom[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add3~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [0]));

// atom is at LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \vga_data8|Add3~1 (
// Equation(s):
// \vga_data8|Add3~1_combout  = \vga_data8|vcnt [3] $ (\vga_data8|vcnt [2] # \vga_data8|vcnt [0] & \vga_data8|vcnt [1])

	.dataa(\vga_data8|vcnt [3]),
	.datab(\vga_data8|vcnt [2]),
	.datac(\vga_data8|vcnt [0]),
	.datad(\vga_data8|vcnt [1]),
	.cin(gnd),
	.combout(\vga_data8|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add3~1 .lut_mask = 16'h5666;
defparam \vga_data8|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y20_N3
cycloneii_lcell_ff \vga_data8|addr_rom[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add3~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [1]));

// atom is at LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \vga_data8|LessThan8~0 (
// Equation(s):
// \vga_data8|LessThan8~0_combout  = !\vga_data8|vcnt [2] & (!\vga_data8|vcnt [1] # !\vga_data8|vcnt [0])

	.dataa(vcc),
	.datab(\vga_data8|vcnt [2]),
	.datac(\vga_data8|vcnt [0]),
	.datad(\vga_data8|vcnt [1]),
	.cin(gnd),
	.combout(\vga_data8|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan8~0 .lut_mask = 16'h0333;
defparam \vga_data8|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \vga_data8|Add3~2 (
// Equation(s):
// \vga_data8|Add3~2_combout  = \vga_data8|vcnt [4] $ (\vga_data8|LessThan8~0_combout  # !\vga_data8|vcnt [3])

	.dataa(\vga_data8|vcnt [3]),
	.datab(\vga_data8|vcnt [4]),
	.datac(\vga_data8|LessThan8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add3~2 .lut_mask = 16'h3939;
defparam \vga_data8|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y20_N25
cycloneii_lcell_ff \vga_data8|addr_rom[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add3~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [2]));

// atom is at LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \vga_data8|vcnt~68 (
// Equation(s):
// \vga_data8|vcnt~68_combout  = \vga_data8|Add10~10_combout  & (!\vga_data8|Equal1~11_combout  # !\vga_data8|always0~3_combout  # !\vga_data8|always0~4_combout )

	.dataa(\vga_data8|always0~4_combout ),
	.datab(\vga_data8|always0~3_combout ),
	.datac(\vga_data8|Add10~10_combout ),
	.datad(\vga_data8|Equal1~11_combout ),
	.cin(gnd),
	.combout(\vga_data8|vcnt~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vcnt~68 .lut_mask = 16'h70F0;
defparam \vga_data8|vcnt~68 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X27_Y20_N11
cycloneii_lcell_ff \vga_data8|vcnt[5] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|vcnt~68_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|vcnt [5]));

// atom is at LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \vga_data8|Add4~0 (
// Equation(s):
// \vga_data8|Add4~0_combout  = \vga_data8|vcnt [5] $ (\vga_data8|vcnt [4] # !\vga_data8|LessThan8~0_combout  & \vga_data8|vcnt [3])

	.dataa(\vga_data8|LessThan8~0_combout ),
	.datab(\vga_data8|vcnt [4]),
	.datac(\vga_data8|vcnt [5]),
	.datad(\vga_data8|vcnt [3]),
	.cin(gnd),
	.combout(\vga_data8|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add4~0 .lut_mask = 16'h2D3C;
defparam \vga_data8|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y20_N7
cycloneii_lcell_ff \vga_data8|addr_rom[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add4~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [3]));

// atom is at LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \vga_data8|Add8~3 (
// Equation(s):
// \vga_data8|Add8~3_combout  = \vga_data8|Add6~10_combout  $ (\vga_data8|Add6~8_combout  # \vga_data8|Add6~6_combout )

	.dataa(vcc),
	.datab(\vga_data8|Add6~10_combout ),
	.datac(\vga_data8|Add6~8_combout ),
	.datad(\vga_data8|Add6~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add8~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add8~3 .lut_mask = 16'h333C;
defparam \vga_data8|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \clock_controller_inst|Add4~0 (
// Equation(s):
// \clock_controller_inst|Add4~0_combout  = \clock_controller_inst|data [0] $ VCC
// \clock_controller_inst|Add4~1  = CARRY(\clock_controller_inst|data [0])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|Add4~0_combout ),
	.cout(\clock_controller_inst|Add4~1 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~0 .lut_mask = 16'h33CC;
defparam \clock_controller_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X32_Y23_N1
cycloneii_lcell_ff \clock_controller_inst|data[0] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|Add4~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [0]));

// atom is at LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \clock_controller_inst|Add4~2 (
// Equation(s):
// \clock_controller_inst|Add4~2_combout  = \clock_controller_inst|data [1] & !\clock_controller_inst|Add4~1  # !\clock_controller_inst|data [1] & (\clock_controller_inst|Add4~1  # GND)
// \clock_controller_inst|Add4~3  = CARRY(!\clock_controller_inst|Add4~1  # !\clock_controller_inst|data [1])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~1 ),
	.combout(\clock_controller_inst|Add4~2_combout ),
	.cout(\clock_controller_inst|Add4~3 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~2 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X32_Y23_N3
cycloneii_lcell_ff \clock_controller_inst|data[1] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|Add4~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [1]));

// atom is at LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \clock_controller_inst|Add4~4 (
// Equation(s):
// \clock_controller_inst|Add4~4_combout  = \clock_controller_inst|data [2] & (\clock_controller_inst|Add4~3  $ GND) # !\clock_controller_inst|data [2] & !\clock_controller_inst|Add4~3  & VCC
// \clock_controller_inst|Add4~5  = CARRY(\clock_controller_inst|data [2] & !\clock_controller_inst|Add4~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~3 ),
	.combout(\clock_controller_inst|Add4~4_combout ),
	.cout(\clock_controller_inst|Add4~5 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~4 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \clock_controller_inst|data~138 (
// Equation(s):
// \clock_controller_inst|data~138_combout  = !\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add4~4_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(\clock_controller_inst|Add4~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|data~138_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~138 .lut_mask = 16'h3030;
defparam \clock_controller_inst|data~138 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X32_Y19_N9
cycloneii_lcell_ff \clock_controller_inst|data[2] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~138_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [2]));

// atom is at LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \clock_controller_inst|Add4~8 (
// Equation(s):
// \clock_controller_inst|Add4~8_combout  = \clock_controller_inst|data [4] & (\clock_controller_inst|Add4~7  $ GND) # !\clock_controller_inst|data [4] & !\clock_controller_inst|Add4~7  & VCC
// \clock_controller_inst|Add4~9  = CARRY(\clock_controller_inst|data [4] & !\clock_controller_inst|Add4~7 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~7 ),
	.combout(\clock_controller_inst|Add4~8_combout ),
	.cout(\clock_controller_inst|Add4~9 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~8 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X32_Y23_N9
cycloneii_lcell_ff \clock_controller_inst|data[4] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|Add4~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [4]));

// atom is at LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \clock_controller_inst|Add4~10 (
// Equation(s):
// \clock_controller_inst|Add4~10_combout  = \clock_controller_inst|data [5] & !\clock_controller_inst|Add4~9  # !\clock_controller_inst|data [5] & (\clock_controller_inst|Add4~9  # GND)
// \clock_controller_inst|Add4~11  = CARRY(!\clock_controller_inst|Add4~9  # !\clock_controller_inst|data [5])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~9 ),
	.combout(\clock_controller_inst|Add4~10_combout ),
	.cout(\clock_controller_inst|Add4~11 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~10 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \clock_controller_inst|data~137 (
// Equation(s):
// \clock_controller_inst|data~137_combout  = !\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add4~10_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(\clock_controller_inst|Add4~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|data~137_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~137 .lut_mask = 16'h3030;
defparam \clock_controller_inst|data~137 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X31_Y20_N31
cycloneii_lcell_ff \clock_controller_inst|data[5] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~137_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [5]));

// atom is at LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \clock_controller_inst|Add4~12 (
// Equation(s):
// \clock_controller_inst|Add4~12_combout  = \clock_controller_inst|data [6] & (\clock_controller_inst|Add4~11  $ GND) # !\clock_controller_inst|data [6] & !\clock_controller_inst|Add4~11  & VCC
// \clock_controller_inst|Add4~13  = CARRY(\clock_controller_inst|data [6] & !\clock_controller_inst|Add4~11 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~11 ),
	.combout(\clock_controller_inst|Add4~12_combout ),
	.cout(\clock_controller_inst|Add4~13 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~12 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \clock_controller_inst|data~136 (
// Equation(s):
// \clock_controller_inst|data~136_combout  = !\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add4~12_combout 

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~12_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~136_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~136 .lut_mask = 16'h5500;
defparam \clock_controller_inst|data~136 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X31_Y20_N17
cycloneii_lcell_ff \clock_controller_inst|data[6] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~136_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [6]));

// atom is at LCCOMB_X32_Y23_N14
cycloneii_lcell_comb \clock_controller_inst|Add4~14 (
// Equation(s):
// \clock_controller_inst|Add4~14_combout  = \clock_controller_inst|data [7] & !\clock_controller_inst|Add4~13  # !\clock_controller_inst|data [7] & (\clock_controller_inst|Add4~13  # GND)
// \clock_controller_inst|Add4~15  = CARRY(!\clock_controller_inst|Add4~13  # !\clock_controller_inst|data [7])

	.dataa(\clock_controller_inst|data [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~13 ),
	.combout(\clock_controller_inst|Add4~14_combout ),
	.cout(\clock_controller_inst|Add4~15 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~14 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X31_Y20_N1
cycloneii_lcell_ff \clock_controller_inst|data[7] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|Add4~14_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [7]));

// atom is at LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \clock_controller_inst|Equal3~0 (
// Equation(s):
// \clock_controller_inst|Equal3~0_combout  = !\clock_controller_inst|data [7] & \clock_controller_inst|data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [7]),
	.datad(\clock_controller_inst|data [6]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal3~0 .lut_mask = 16'h0F00;
defparam \clock_controller_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \clock_controller_inst|Equal3~1 (
// Equation(s):
// \clock_controller_inst|Equal3~1_combout  = !\clock_controller_inst|data [3] & \clock_controller_inst|data [0] & !\clock_controller_inst|data [2] & \clock_controller_inst|data [1]

	.dataa(\clock_controller_inst|data [3]),
	.datab(\clock_controller_inst|data [0]),
	.datac(\clock_controller_inst|data [2]),
	.datad(\clock_controller_inst|data [1]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal3~1 .lut_mask = 16'h0400;
defparam \clock_controller_inst|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \clock_controller_inst|Equal3~2 (
// Equation(s):
// \clock_controller_inst|Equal3~2_combout  = \clock_controller_inst|data [5] & \clock_controller_inst|Equal3~0_combout  & !\clock_controller_inst|data [4] & \clock_controller_inst|Equal3~1_combout 

	.dataa(\clock_controller_inst|data [5]),
	.datab(\clock_controller_inst|Equal3~0_combout ),
	.datac(\clock_controller_inst|data [4]),
	.datad(\clock_controller_inst|Equal3~1_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal3~2 .lut_mask = 16'h0800;
defparam \clock_controller_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \clock_controller_inst|Add3~0 (
// Equation(s):
// \clock_controller_inst|Add3~0_combout  = \clock_controller_inst|data [8] $ VCC
// \clock_controller_inst|Add3~1  = CARRY(\clock_controller_inst|data [8])

	.dataa(\clock_controller_inst|data [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|Add3~0_combout ),
	.cout(\clock_controller_inst|Add3~1 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \clock_controller_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \clock_controller_inst|Add3~2 (
// Equation(s):
// \clock_controller_inst|Add3~2_combout  = \clock_controller_inst|data [9] & !\clock_controller_inst|Add3~1  # !\clock_controller_inst|data [9] & (\clock_controller_inst|Add3~1  # GND)
// \clock_controller_inst|Add3~3  = CARRY(!\clock_controller_inst|Add3~1  # !\clock_controller_inst|data [9])

	.dataa(\clock_controller_inst|data [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~1 ),
	.combout(\clock_controller_inst|Add3~2_combout ),
	.cout(\clock_controller_inst|Add3~3 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \clock_controller_inst|Add4~16 (
// Equation(s):
// \clock_controller_inst|Add4~16_combout  = \clock_controller_inst|data [8] & (\clock_controller_inst|Add4~15  $ GND) # !\clock_controller_inst|data [8] & !\clock_controller_inst|Add4~15  & VCC
// \clock_controller_inst|Add4~17  = CARRY(\clock_controller_inst|data [8] & !\clock_controller_inst|Add4~15 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~15 ),
	.combout(\clock_controller_inst|Add4~16_combout ),
	.cout(\clock_controller_inst|Add4~17 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~16 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \clock_controller_inst|data~171 (
// Equation(s):
// \clock_controller_inst|data~171_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~0_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~16_combout )

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(vcc),
	.datac(\clock_controller_inst|Add3~0_combout ),
	.datad(\clock_controller_inst|Add4~16_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~171_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~171 .lut_mask = 16'hF5A0;
defparam \clock_controller_inst|data~171 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y23_N11
cycloneii_lcell_ff \clock_controller_inst|data[8] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~171_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [8]));

// atom is at LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \clock_controller_inst|Add4~18 (
// Equation(s):
// \clock_controller_inst|Add4~18_combout  = \clock_controller_inst|data [9] & !\clock_controller_inst|Add4~17  # !\clock_controller_inst|data [9] & (\clock_controller_inst|Add4~17  # GND)
// \clock_controller_inst|Add4~19  = CARRY(!\clock_controller_inst|Add4~17  # !\clock_controller_inst|data [9])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~17 ),
	.combout(\clock_controller_inst|Add4~18_combout ),
	.cout(\clock_controller_inst|Add4~19 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~18 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \clock_controller_inst|data~167 (
// Equation(s):
// \clock_controller_inst|data~167_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~2_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~18_combout )

	.dataa(vcc),
	.datab(\clock_controller_inst|Add3~2_combout ),
	.datac(\clock_controller_inst|Add4~18_combout ),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~167_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~167 .lut_mask = 16'hCCF0;
defparam \clock_controller_inst|data~167 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y23_N1
cycloneii_lcell_ff \clock_controller_inst|data[9] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~167_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [9]));

// atom is at LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \clock_controller_inst|Add4~20 (
// Equation(s):
// \clock_controller_inst|Add4~20_combout  = \clock_controller_inst|data [10] & (\clock_controller_inst|Add4~19  $ GND) # !\clock_controller_inst|data [10] & !\clock_controller_inst|Add4~19  & VCC
// \clock_controller_inst|Add4~21  = CARRY(\clock_controller_inst|data [10] & !\clock_controller_inst|Add4~19 )

	.dataa(\clock_controller_inst|data [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~19 ),
	.combout(\clock_controller_inst|Add4~20_combout ),
	.cout(\clock_controller_inst|Add4~21 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~20 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \clock_controller_inst|Add3~4 (
// Equation(s):
// \clock_controller_inst|Add3~4_combout  = \clock_controller_inst|data [10] & (\clock_controller_inst|Add3~3  $ GND) # !\clock_controller_inst|data [10] & !\clock_controller_inst|Add3~3  & VCC
// \clock_controller_inst|Add3~5  = CARRY(\clock_controller_inst|data [10] & !\clock_controller_inst|Add3~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~3 ),
	.combout(\clock_controller_inst|Add3~4_combout ),
	.cout(\clock_controller_inst|Add3~5 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \clock_controller_inst|data~166 (
// Equation(s):
// \clock_controller_inst|data~166_combout  = !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add3~4_combout ) # !\clock_controller_inst|Equal3~2_combout  & 
// \clock_controller_inst|Add4~20_combout )

	.dataa(\clock_controller_inst|Equal0~4_combout ),
	.datab(\clock_controller_inst|Add4~20_combout ),
	.datac(\clock_controller_inst|Add3~4_combout ),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~166_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~166 .lut_mask = 16'h5044;
defparam \clock_controller_inst|data~166 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y23_N19
cycloneii_lcell_ff \clock_controller_inst|data[10] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~166_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [10]));

// atom is at LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \clock_controller_inst|Add3~6 (
// Equation(s):
// \clock_controller_inst|Add3~6_combout  = \clock_controller_inst|data [11] & !\clock_controller_inst|Add3~5  # !\clock_controller_inst|data [11] & (\clock_controller_inst|Add3~5  # GND)
// \clock_controller_inst|Add3~7  = CARRY(!\clock_controller_inst|Add3~5  # !\clock_controller_inst|data [11])

	.dataa(\clock_controller_inst|data [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~5 ),
	.combout(\clock_controller_inst|Add3~6_combout ),
	.cout(\clock_controller_inst|Add3~7 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \clock_controller_inst|Add3~8 (
// Equation(s):
// \clock_controller_inst|Add3~8_combout  = \clock_controller_inst|data [12] & (\clock_controller_inst|Add3~7  $ GND) # !\clock_controller_inst|data [12] & !\clock_controller_inst|Add3~7  & VCC
// \clock_controller_inst|Add3~9  = CARRY(\clock_controller_inst|data [12] & !\clock_controller_inst|Add3~7 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~7 ),
	.combout(\clock_controller_inst|Add3~8_combout ),
	.cout(\clock_controller_inst|Add3~9 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \clock_controller_inst|Add4~22 (
// Equation(s):
// \clock_controller_inst|Add4~22_combout  = \clock_controller_inst|data [11] & !\clock_controller_inst|Add4~21  # !\clock_controller_inst|data [11] & (\clock_controller_inst|Add4~21  # GND)
// \clock_controller_inst|Add4~23  = CARRY(!\clock_controller_inst|Add4~21  # !\clock_controller_inst|data [11])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~21 ),
	.combout(\clock_controller_inst|Add4~22_combout ),
	.cout(\clock_controller_inst|Add4~23 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~22 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \clock_controller_inst|data~165 (
// Equation(s):
// \clock_controller_inst|data~165_combout  = !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~6_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~22_combout 
// ))

	.dataa(\clock_controller_inst|Equal0~4_combout ),
	.datab(\clock_controller_inst|Add3~6_combout ),
	.datac(\clock_controller_inst|Equal3~2_combout ),
	.datad(\clock_controller_inst|Add4~22_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~165_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~165 .lut_mask = 16'h4540;
defparam \clock_controller_inst|data~165 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \clock_controller_inst|data[11]~feeder (
// Equation(s):
// \clock_controller_inst|data[11]~feeder_combout  = \clock_controller_inst|data~165_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|data~165_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[11]~feeder .lut_mask = 16'hFF00;
defparam \clock_controller_inst|data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X36_Y19_N13
cycloneii_lcell_ff \clock_controller_inst|data[11] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [11]));

// atom is at LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \clock_controller_inst|Add4~24 (
// Equation(s):
// \clock_controller_inst|Add4~24_combout  = \clock_controller_inst|data [12] & (\clock_controller_inst|Add4~23  $ GND) # !\clock_controller_inst|data [12] & !\clock_controller_inst|Add4~23  & VCC
// \clock_controller_inst|Add4~25  = CARRY(\clock_controller_inst|data [12] & !\clock_controller_inst|Add4~23 )

	.dataa(\clock_controller_inst|data [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~23 ),
	.combout(\clock_controller_inst|Add4~24_combout ),
	.cout(\clock_controller_inst|Add4~25 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~24 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \clock_controller_inst|data~164 (
// Equation(s):
// \clock_controller_inst|data~164_combout  = !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~8_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~24_combout 
// ))

	.dataa(\clock_controller_inst|Equal0~4_combout ),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(\clock_controller_inst|Add3~8_combout ),
	.datad(\clock_controller_inst|Add4~24_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~164_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~164 .lut_mask = 16'h5140;
defparam \clock_controller_inst|data~164 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X35_Y19_N31
cycloneii_lcell_ff \clock_controller_inst|data[12] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~164_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [12]));

// atom is at LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \clock_controller_inst|Add3~10 (
// Equation(s):
// \clock_controller_inst|Add3~10_combout  = \clock_controller_inst|data [13] & !\clock_controller_inst|Add3~9  # !\clock_controller_inst|data [13] & (\clock_controller_inst|Add3~9  # GND)
// \clock_controller_inst|Add3~11  = CARRY(!\clock_controller_inst|Add3~9  # !\clock_controller_inst|data [13])

	.dataa(\clock_controller_inst|data [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~9 ),
	.combout(\clock_controller_inst|Add3~10_combout ),
	.cout(\clock_controller_inst|Add3~11 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~10 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \clock_controller_inst|Add3~12 (
// Equation(s):
// \clock_controller_inst|Add3~12_combout  = \clock_controller_inst|data [14] & (\clock_controller_inst|Add3~11  $ GND) # !\clock_controller_inst|data [14] & !\clock_controller_inst|Add3~11  & VCC
// \clock_controller_inst|Add3~13  = CARRY(\clock_controller_inst|data [14] & !\clock_controller_inst|Add3~11 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~11 ),
	.combout(\clock_controller_inst|Add3~12_combout ),
	.cout(\clock_controller_inst|Add3~13 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~12 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \clock_controller_inst|Add4~26 (
// Equation(s):
// \clock_controller_inst|Add4~26_combout  = \clock_controller_inst|data [13] & !\clock_controller_inst|Add4~25  # !\clock_controller_inst|data [13] & (\clock_controller_inst|Add4~25  # GND)
// \clock_controller_inst|Add4~27  = CARRY(!\clock_controller_inst|Add4~25  # !\clock_controller_inst|data [13])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~25 ),
	.combout(\clock_controller_inst|Add4~26_combout ),
	.cout(\clock_controller_inst|Add4~27 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~26 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \clock_controller_inst|data~163 (
// Equation(s):
// \clock_controller_inst|data~163_combout  = !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~10_combout  # !\clock_controller_inst|Equal3~2_combout  & 
// (\clock_controller_inst|Add4~26_combout ))

	.dataa(\clock_controller_inst|Equal0~4_combout ),
	.datab(\clock_controller_inst|Add3~10_combout ),
	.datac(\clock_controller_inst|Add4~26_combout ),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~163_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~163 .lut_mask = 16'h4450;
defparam \clock_controller_inst|data~163 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X35_Y19_N13
cycloneii_lcell_ff \clock_controller_inst|data[13] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~163_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [13]));

// atom is at LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \clock_controller_inst|Add4~28 (
// Equation(s):
// \clock_controller_inst|Add4~28_combout  = \clock_controller_inst|data [14] & (\clock_controller_inst|Add4~27  $ GND) # !\clock_controller_inst|data [14] & !\clock_controller_inst|Add4~27  & VCC
// \clock_controller_inst|Add4~29  = CARRY(\clock_controller_inst|data [14] & !\clock_controller_inst|Add4~27 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~27 ),
	.combout(\clock_controller_inst|Add4~28_combout ),
	.cout(\clock_controller_inst|Add4~29 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~28 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \clock_controller_inst|data~162 (
// Equation(s):
// \clock_controller_inst|data~162_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~12_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~28_combout )

	.dataa(vcc),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(\clock_controller_inst|Add3~12_combout ),
	.datad(\clock_controller_inst|Add4~28_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~162_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~162 .lut_mask = 16'hF3C0;
defparam \clock_controller_inst|data~162 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X35_Y19_N3
cycloneii_lcell_ff \clock_controller_inst|data[14] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~162_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [14]));

// atom is at LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \clock_controller_inst|Add3~14 (
// Equation(s):
// \clock_controller_inst|Add3~14_combout  = \clock_controller_inst|data [15] & !\clock_controller_inst|Add3~13  # !\clock_controller_inst|data [15] & (\clock_controller_inst|Add3~13  # GND)
// \clock_controller_inst|Add3~15  = CARRY(!\clock_controller_inst|Add3~13  # !\clock_controller_inst|data [15])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~13 ),
	.combout(\clock_controller_inst|Add3~14_combout ),
	.cout(\clock_controller_inst|Add3~15 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \clock_controller_inst|Add4~30 (
// Equation(s):
// \clock_controller_inst|Add4~30_combout  = \clock_controller_inst|data [15] & !\clock_controller_inst|Add4~29  # !\clock_controller_inst|data [15] & (\clock_controller_inst|Add4~29  # GND)
// \clock_controller_inst|Add4~31  = CARRY(!\clock_controller_inst|Add4~29  # !\clock_controller_inst|data [15])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~29 ),
	.combout(\clock_controller_inst|Add4~30_combout ),
	.cout(\clock_controller_inst|Add4~31 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~30 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \clock_controller_inst|data~161 (
// Equation(s):
// \clock_controller_inst|data~161_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~14_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~30_combout )

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(\clock_controller_inst|Add3~14_combout ),
	.datac(\clock_controller_inst|Add4~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|data~161_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~161 .lut_mask = 16'hD8D8;
defparam \clock_controller_inst|data~161 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X35_Y19_N1
cycloneii_lcell_ff \clock_controller_inst|data[15] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~161_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [15]));

// atom is at LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_controller_inst|data [13] $ VCC
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_controller_inst|data [13])

	.dataa(\clock_controller_inst|data [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = \clock_controller_inst|data [15] & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ GND) # !\clock_controller_inst|data [15] & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY(\clock_controller_inst|data [15] & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  = \clock_controller_inst|data [14] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [14]),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  = \clock_controller_inst|data [12] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [12]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout )
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ))
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  = \clock_controller_inst|data [11] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ))
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout  = !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  = \clock_controller_inst|data [11] & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [11]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  = \clock_controller_inst|data [10] & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [10]),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout )
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
//  & (\clock_controller_inst|data [12]) # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\clock_controller_inst|data [12]),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120 .lut_mask = 16'hE400;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117 .lut_mask = 16'hF040;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
//  & \clock_controller_inst|data [11] # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(\clock_controller_inst|data [11]),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121 .lut_mask = 16'hA0C0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  = !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \clock_controller_inst|data [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\clock_controller_inst|data [9]),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17_combout 
//  # \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  & 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~0 (
// Equation(s):
// \b2bcd_99_inst3|Add0~0_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & VCC # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ GND)
// \b2bcd_99_inst3|Add0~1  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|Add0~0_combout ),
	.cout(\b2bcd_99_inst3|Add0~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~0 .lut_mask = 16'h6611;
defparam \b2bcd_99_inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~4 (
// Equation(s):
// \b2bcd_99_inst3|Add0~4_combout  = (\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ !\b2bcd_99_inst3|Add0~3 ) # GND
// \b2bcd_99_inst3|Add0~5  = CARRY(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst3|Add0~3  # 
// !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\b2bcd_99_inst3|Add0~3  # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Add0~3 ),
	.combout(\b2bcd_99_inst3|Add0~4_combout ),
	.cout(\b2bcd_99_inst3|Add0~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~4 .lut_mask = 16'h6917;
defparam \b2bcd_99_inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \b2bcd_99_inst3|dout[1]~0 (
// Equation(s):
// \b2bcd_99_inst3|dout[1]~0_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [9] & VCC # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\clock_controller_inst|data [9] $ VCC)
// \b2bcd_99_inst3|dout[1]~1  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [9])

	.dataa(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\clock_controller_inst|data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst3|dout[1]~0_combout ),
	.cout(\b2bcd_99_inst3|dout[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[1]~0 .lut_mask = 16'h9944;
defparam \b2bcd_99_inst3|dout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \b2bcd_99_inst3|dout[2]~2 (
// Equation(s):
// \b2bcd_99_inst3|dout[2]~2_combout  = \clock_controller_inst|data [10] & (\b2bcd_99_inst3|Add0~0_combout  & \b2bcd_99_inst3|dout[1]~1  & VCC # !\b2bcd_99_inst3|Add0~0_combout  & !\b2bcd_99_inst3|dout[1]~1 ) # !\clock_controller_inst|data [10] & 
// (\b2bcd_99_inst3|Add0~0_combout  & !\b2bcd_99_inst3|dout[1]~1  # !\b2bcd_99_inst3|Add0~0_combout  & (\b2bcd_99_inst3|dout[1]~1  # GND))
// \b2bcd_99_inst3|dout[2]~3  = CARRY(\clock_controller_inst|data [10] & !\b2bcd_99_inst3|Add0~0_combout  & !\b2bcd_99_inst3|dout[1]~1  # !\clock_controller_inst|data [10] & (!\b2bcd_99_inst3|dout[1]~1  # !\b2bcd_99_inst3|Add0~0_combout ))

	.dataa(\clock_controller_inst|data [10]),
	.datab(\b2bcd_99_inst3|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|dout[1]~1 ),
	.combout(\b2bcd_99_inst3|dout[2]~2_combout ),
	.cout(\b2bcd_99_inst3|dout[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[2]~2 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst3|dout[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \b2bcd_99_inst3|dout[3]~4 (
// Equation(s):
// \b2bcd_99_inst3|dout[3]~4_combout  = (\b2bcd_99_inst3|Add0~2_combout  $ \clock_controller_inst|data [11] $ !\b2bcd_99_inst3|dout[2]~3 ) # GND
// \b2bcd_99_inst3|dout[3]~5  = CARRY(\b2bcd_99_inst3|Add0~2_combout  & (\clock_controller_inst|data [11] # !\b2bcd_99_inst3|dout[2]~3 ) # !\b2bcd_99_inst3|Add0~2_combout  & \clock_controller_inst|data [11] & !\b2bcd_99_inst3|dout[2]~3 )

	.dataa(\b2bcd_99_inst3|Add0~2_combout ),
	.datab(\clock_controller_inst|data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|dout[2]~3 ),
	.combout(\b2bcd_99_inst3|dout[3]~4_combout ),
	.cout(\b2bcd_99_inst3|dout[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[3]~4 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst3|dout[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \b2bcd_99_inst3|dout[4]~6 (
// Equation(s):
// \b2bcd_99_inst3|dout[4]~6_combout  = \clock_controller_inst|data [12] & (\b2bcd_99_inst3|Add0~4_combout  & \b2bcd_99_inst3|dout[3]~5  & VCC # !\b2bcd_99_inst3|Add0~4_combout  & !\b2bcd_99_inst3|dout[3]~5 ) # !\clock_controller_inst|data [12] & 
// (\b2bcd_99_inst3|Add0~4_combout  & !\b2bcd_99_inst3|dout[3]~5  # !\b2bcd_99_inst3|Add0~4_combout  & (\b2bcd_99_inst3|dout[3]~5  # GND))
// \b2bcd_99_inst3|dout[4]~7  = CARRY(\clock_controller_inst|data [12] & !\b2bcd_99_inst3|Add0~4_combout  & !\b2bcd_99_inst3|dout[3]~5  # !\clock_controller_inst|data [12] & (!\b2bcd_99_inst3|dout[3]~5  # !\b2bcd_99_inst3|Add0~4_combout ))

	.dataa(\clock_controller_inst|data [12]),
	.datab(\b2bcd_99_inst3|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|dout[3]~5 ),
	.combout(\b2bcd_99_inst3|dout[4]~6_combout ),
	.cout(\b2bcd_99_inst3|dout[4]~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[4]~6 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst3|dout[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \vga_data8|Add8~0 (
// Equation(s):
// \vga_data8|Add8~0_combout  = \vga_data8|Add6~10_combout  & \vga_data8|Add6~12_combout  & (\vga_data8|Add6~6_combout  $ \vga_data8|Add6~8_combout )

	.dataa(\vga_data8|Add6~6_combout ),
	.datab(\vga_data8|Add6~10_combout ),
	.datac(\vga_data8|Add6~8_combout ),
	.datad(\vga_data8|Add6~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add8~0 .lut_mask = 16'h4800;
defparam \vga_data8|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \vga_data8|Add7~0 (
// Equation(s):
// \vga_data8|Add7~0_combout  = \vga_data8|Add6~6_combout  & \vga_data8|Add6~10_combout  & \vga_data8|Add6~8_combout  & \vga_data8|Add6~12_combout 

	.dataa(\vga_data8|Add6~6_combout ),
	.datab(\vga_data8|Add6~10_combout ),
	.datac(\vga_data8|Add6~8_combout ),
	.datad(\vga_data8|Add6~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add7~0 .lut_mask = 16'h8000;
defparam \vga_data8|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \vga_data8|Add6~14 (
// Equation(s):
// \vga_data8|Add6~14_combout  = \vga_data8|hcnt [7] & !\vga_data8|Add6~13  # !\vga_data8|hcnt [7] & (\vga_data8|Add6~13  # GND)
// \vga_data8|Add6~15  = CARRY(!\vga_data8|Add6~13  # !\vga_data8|hcnt [7])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add6~13 ),
	.combout(\vga_data8|Add6~14_combout ),
	.cout(\vga_data8|Add6~15 ));
// synopsys translate_off
defparam \vga_data8|Add6~14 .lut_mask = 16'h3C3F;
defparam \vga_data8|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \vga_data8|Add6~16 (
// Equation(s):
// \vga_data8|Add6~16_combout  = \vga_data8|Add6~15  $ !\vga_data8|hcnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_data8|hcnt [8]),
	.cin(\vga_data8|Add6~15 ),
	.combout(\vga_data8|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add6~16 .lut_mask = 16'hF00F;
defparam \vga_data8|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \vga_data8|Add8~1 (
// Equation(s):
// \vga_data8|Add8~1_combout  = \vga_data8|Add6~16_combout  $ (\vga_data8|Add6~14_combout  & (!\vga_data8|Add7~0_combout  # !\vga_data8|Add8~0_combout ) # !\vga_data8|Add6~14_combout  & (\vga_data8|Add8~0_combout  # \vga_data8|Add7~0_combout ))

	.dataa(\vga_data8|Add6~14_combout ),
	.datab(\vga_data8|Add8~0_combout ),
	.datac(\vga_data8|Add7~0_combout ),
	.datad(\vga_data8|Add6~16_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add8~1 .lut_mask = 16'h817E;
defparam \vga_data8|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \clock_controller_inst|Add4~32 (
// Equation(s):
// \clock_controller_inst|Add4~32_combout  = \clock_controller_inst|data [16] & (\clock_controller_inst|Add4~31  $ GND) # !\clock_controller_inst|data [16] & !\clock_controller_inst|Add4~31  & VCC
// \clock_controller_inst|Add4~33  = CARRY(\clock_controller_inst|data [16] & !\clock_controller_inst|Add4~31 )

	.dataa(\clock_controller_inst|data [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~31 ),
	.combout(\clock_controller_inst|Add4~32_combout ),
	.cout(\clock_controller_inst|Add4~33 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~32 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \clock_controller_inst|data[16]~128 (
// Equation(s):
// \clock_controller_inst|data[16]~128_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~16_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~32_combout )

	.dataa(\clock_controller_inst|Add3~16_combout ),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~32_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[16]~128_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[16]~128 .lut_mask = 16'hBB88;
defparam \clock_controller_inst|data[16]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \clock_controller_inst|Add2~0 (
// Equation(s):
// \clock_controller_inst|Add2~0_combout  = \clock_controller_inst|data [16] $ VCC
// \clock_controller_inst|Add2~1  = CARRY(\clock_controller_inst|data [16])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|Add2~0_combout ),
	.cout(\clock_controller_inst|Add2~1 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \clock_controller_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \clock_controller_inst|Equal0~3 (
// Equation(s):
// \clock_controller_inst|Equal0~3_combout  = \clock_controller_inst|data [8] & !\clock_controller_inst|data [10] & \clock_controller_inst|data [11] & \clock_controller_inst|data [9]

	.dataa(\clock_controller_inst|data [8]),
	.datab(\clock_controller_inst|data [10]),
	.datac(\clock_controller_inst|data [11]),
	.datad(\clock_controller_inst|data [9]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~3 .lut_mask = 16'h2000;
defparam \clock_controller_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \clock_controller_inst|Equal0~2 (
// Equation(s):
// \clock_controller_inst|Equal0~2_combout  = \clock_controller_inst|data [13] & !\clock_controller_inst|data [15] & !\clock_controller_inst|data [14] & \clock_controller_inst|data [12]

	.dataa(\clock_controller_inst|data [13]),
	.datab(\clock_controller_inst|data [15]),
	.datac(\clock_controller_inst|data [14]),
	.datad(\clock_controller_inst|data [12]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~2 .lut_mask = 16'h0200;
defparam \clock_controller_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \clock_controller_inst|Equal0~4 (
// Equation(s):
// \clock_controller_inst|Equal0~4_combout  = \clock_controller_inst|Equal0~3_combout  & \clock_controller_inst|Equal0~2_combout  & \clock_controller_inst|Equal3~2_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|Equal0~3_combout ),
	.datac(\clock_controller_inst|Equal0~2_combout ),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~4 .lut_mask = 16'hC000;
defparam \clock_controller_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X32_Y19_N11
cycloneii_lcell_ff \clock_controller_inst|data[16] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[16]~128_combout ),
	.sdata(\clock_controller_inst|Add2~0_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [16]));

// atom is at LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \clock_controller_inst|Add3~20 (
// Equation(s):
// \clock_controller_inst|Add3~20_combout  = \clock_controller_inst|data [18] & (\clock_controller_inst|Add3~19  $ GND) # !\clock_controller_inst|data [18] & !\clock_controller_inst|Add3~19  & VCC
// \clock_controller_inst|Add3~21  = CARRY(\clock_controller_inst|data [18] & !\clock_controller_inst|Add3~19 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~19 ),
	.combout(\clock_controller_inst|Add3~20_combout ),
	.cout(\clock_controller_inst|Add3~21 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~20 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \clock_controller_inst|Add4~34 (
// Equation(s):
// \clock_controller_inst|Add4~34_combout  = \clock_controller_inst|data [17] & !\clock_controller_inst|Add4~33  # !\clock_controller_inst|data [17] & (\clock_controller_inst|Add4~33  # GND)
// \clock_controller_inst|Add4~35  = CARRY(!\clock_controller_inst|Add4~33  # !\clock_controller_inst|data [17])

	.dataa(\clock_controller_inst|data [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~33 ),
	.combout(\clock_controller_inst|Add4~34_combout ),
	.cout(\clock_controller_inst|Add4~35 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~34 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \clock_controller_inst|Add4~36 (
// Equation(s):
// \clock_controller_inst|Add4~36_combout  = \clock_controller_inst|data [18] & (\clock_controller_inst|Add4~35  $ GND) # !\clock_controller_inst|data [18] & !\clock_controller_inst|Add4~35  & VCC
// \clock_controller_inst|Add4~37  = CARRY(\clock_controller_inst|data [18] & !\clock_controller_inst|Add4~35 )

	.dataa(\clock_controller_inst|data [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~35 ),
	.combout(\clock_controller_inst|Add4~36_combout ),
	.cout(\clock_controller_inst|Add4~37 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~36 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \clock_controller_inst|data[18]~135 (
// Equation(s):
// \clock_controller_inst|data[18]~135_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~20_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~36_combout )

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(\clock_controller_inst|Add3~20_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~36_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[18]~135_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[18]~135 .lut_mask = 16'hDD88;
defparam \clock_controller_inst|data[18]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \clock_controller_inst|data[17]~129 (
// Equation(s):
// \clock_controller_inst|data[17]~129_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~18_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~34_combout )

	.dataa(\clock_controller_inst|Add3~18_combout ),
	.datab(\clock_controller_inst|Add4~34_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[17]~129_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[17]~129 .lut_mask = 16'hAACC;
defparam \clock_controller_inst|data[17]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \clock_controller_inst|Add2~2 (
// Equation(s):
// \clock_controller_inst|Add2~2_combout  = \clock_controller_inst|data [17] & !\clock_controller_inst|Add2~1  # !\clock_controller_inst|data [17] & (\clock_controller_inst|Add2~1  # GND)
// \clock_controller_inst|Add2~3  = CARRY(!\clock_controller_inst|Add2~1  # !\clock_controller_inst|data [17])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~1 ),
	.combout(\clock_controller_inst|Add2~2_combout ),
	.cout(\clock_controller_inst|Add2~3 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X32_Y19_N13
cycloneii_lcell_ff \clock_controller_inst|data[17] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[17]~129_combout ),
	.sdata(\clock_controller_inst|Add2~2_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [17]));

// atom is at LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \clock_controller_inst|Add2~4 (
// Equation(s):
// \clock_controller_inst|Add2~4_combout  = \clock_controller_inst|data [18] & (\clock_controller_inst|Add2~3  $ GND) # !\clock_controller_inst|data [18] & !\clock_controller_inst|Add2~3  & VCC
// \clock_controller_inst|Add2~5  = CARRY(\clock_controller_inst|data [18] & !\clock_controller_inst|Add2~3 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~3 ),
	.combout(\clock_controller_inst|Add2~4_combout ),
	.cout(\clock_controller_inst|Add2~5 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \clock_controller_inst|Equal0~1 (
// Equation(s):
// \clock_controller_inst|Equal0~1_combout  = \clock_controller_inst|data [17] & \clock_controller_inst|data [19] & !\clock_controller_inst|data [18] & \clock_controller_inst|data [16]

	.dataa(\clock_controller_inst|data [17]),
	.datab(\clock_controller_inst|data [19]),
	.datac(\clock_controller_inst|data [18]),
	.datad(\clock_controller_inst|data [16]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \clock_controller_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \clock_controller_inst|Add4~44 (
// Equation(s):
// \clock_controller_inst|Add4~44_combout  = \clock_controller_inst|data [22] & (\clock_controller_inst|Add4~43  $ GND) # !\clock_controller_inst|data [22] & !\clock_controller_inst|Add4~43  & VCC
// \clock_controller_inst|Add4~45  = CARRY(\clock_controller_inst|data [22] & !\clock_controller_inst|Add4~43 )

	.dataa(\clock_controller_inst|data [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~43 ),
	.combout(\clock_controller_inst|Add4~44_combout ),
	.cout(\clock_controller_inst|Add4~45 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~44 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \clock_controller_inst|Add4~46 (
// Equation(s):
// \clock_controller_inst|Add4~46_combout  = \clock_controller_inst|data [23] & !\clock_controller_inst|Add4~45  # !\clock_controller_inst|data [23] & (\clock_controller_inst|Add4~45  # GND)
// \clock_controller_inst|Add4~47  = CARRY(!\clock_controller_inst|Add4~45  # !\clock_controller_inst|data [23])

	.dataa(\clock_controller_inst|data [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~45 ),
	.combout(\clock_controller_inst|Add4~46_combout ),
	.cout(\clock_controller_inst|Add4~47 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~46 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \clock_controller_inst|data[23]~130 (
// Equation(s):
// \clock_controller_inst|data[23]~130_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~30_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~46_combout )

	.dataa(\clock_controller_inst|Add3~30_combout ),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~46_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[23]~130_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[23]~130 .lut_mask = 16'hBB88;
defparam \clock_controller_inst|data[23]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \clock_controller_inst|Add2~6 (
// Equation(s):
// \clock_controller_inst|Add2~6_combout  = \clock_controller_inst|data [19] & !\clock_controller_inst|Add2~5  # !\clock_controller_inst|data [19] & (\clock_controller_inst|Add2~5  # GND)
// \clock_controller_inst|Add2~7  = CARRY(!\clock_controller_inst|Add2~5  # !\clock_controller_inst|data [19])

	.dataa(\clock_controller_inst|data [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~5 ),
	.combout(\clock_controller_inst|Add2~6_combout ),
	.cout(\clock_controller_inst|Add2~7 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \clock_controller_inst|Add2~8 (
// Equation(s):
// \clock_controller_inst|Add2~8_combout  = \clock_controller_inst|data [20] & (\clock_controller_inst|Add2~7  $ GND) # !\clock_controller_inst|data [20] & !\clock_controller_inst|Add2~7  & VCC
// \clock_controller_inst|Add2~9  = CARRY(\clock_controller_inst|data [20] & !\clock_controller_inst|Add2~7 )

	.dataa(\clock_controller_inst|data [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~7 ),
	.combout(\clock_controller_inst|Add2~8_combout ),
	.cout(\clock_controller_inst|Add2~9 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \clock_controller_inst|Add2~10 (
// Equation(s):
// \clock_controller_inst|Add2~10_combout  = \clock_controller_inst|data [21] & !\clock_controller_inst|Add2~9  # !\clock_controller_inst|data [21] & (\clock_controller_inst|Add2~9  # GND)
// \clock_controller_inst|Add2~11  = CARRY(!\clock_controller_inst|Add2~9  # !\clock_controller_inst|data [21])

	.dataa(\clock_controller_inst|data [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~9 ),
	.combout(\clock_controller_inst|Add2~10_combout ),
	.cout(\clock_controller_inst|Add2~11 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \clock_controller_inst|Add2~12 (
// Equation(s):
// \clock_controller_inst|Add2~12_combout  = \clock_controller_inst|data [22] & (\clock_controller_inst|Add2~11  $ GND) # !\clock_controller_inst|data [22] & !\clock_controller_inst|Add2~11  & VCC
// \clock_controller_inst|Add2~13  = CARRY(\clock_controller_inst|data [22] & !\clock_controller_inst|Add2~11 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~11 ),
	.combout(\clock_controller_inst|Add2~12_combout ),
	.cout(\clock_controller_inst|Add2~13 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \clock_controller_inst|Add2~14 (
// Equation(s):
// \clock_controller_inst|Add2~14_combout  = \clock_controller_inst|data [23] & !\clock_controller_inst|Add2~13  # !\clock_controller_inst|data [23] & (\clock_controller_inst|Add2~13  # GND)
// \clock_controller_inst|Add2~15  = CARRY(!\clock_controller_inst|Add2~13  # !\clock_controller_inst|data [23])

	.dataa(\clock_controller_inst|data [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~13 ),
	.combout(\clock_controller_inst|Add2~14_combout ),
	.cout(\clock_controller_inst|Add2~15 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X32_Y19_N5
cycloneii_lcell_ff \clock_controller_inst|data[23] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[23]~130_combout ),
	.sdata(\clock_controller_inst|Add2~14_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [23]));

// atom is at LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \clock_controller_inst|Equal0~0 (
// Equation(s):
// \clock_controller_inst|Equal0~0_combout  = !\clock_controller_inst|data [22] & !\clock_controller_inst|data [23] & \clock_controller_inst|data [20] & \clock_controller_inst|data [21]

	.dataa(\clock_controller_inst|data [22]),
	.datab(\clock_controller_inst|data [23]),
	.datac(\clock_controller_inst|data [20]),
	.datad(\clock_controller_inst|data [21]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~0 .lut_mask = 16'h1000;
defparam \clock_controller_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \clock_controller_inst|Equal0~5 (
// Equation(s):
// \clock_controller_inst|Equal0~5_combout  = \clock_controller_inst|Equal0~4_combout  & \clock_controller_inst|Equal0~1_combout  & \clock_controller_inst|Equal0~0_combout 

	.dataa(\clock_controller_inst|Equal0~4_combout ),
	.datab(vcc),
	.datac(\clock_controller_inst|Equal0~1_combout ),
	.datad(\clock_controller_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~5 .lut_mask = 16'hA000;
defparam \clock_controller_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y23_N17
cycloneii_lcell_ff \clock_controller_inst|data[18] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[18]~135_combout ),
	.sdata(\clock_controller_inst|Add2~4_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|Equal0~5_combout ),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [18]));

// atom is at LCCOMB_X31_Y23_N30
cycloneii_lcell_comb \clock_controller_inst|Add3~22 (
// Equation(s):
// \clock_controller_inst|Add3~22_combout  = \clock_controller_inst|data [19] & !\clock_controller_inst|Add3~21  # !\clock_controller_inst|data [19] & (\clock_controller_inst|Add3~21  # GND)
// \clock_controller_inst|Add3~23  = CARRY(!\clock_controller_inst|Add3~21  # !\clock_controller_inst|data [19])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~21 ),
	.combout(\clock_controller_inst|Add3~22_combout ),
	.cout(\clock_controller_inst|Add3~23 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~22 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \clock_controller_inst|data[19]~134 (
// Equation(s):
// \clock_controller_inst|data[19]~134_combout  = \clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add3~22_combout ) # !\clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add4~38_combout 

	.dataa(\clock_controller_inst|Add4~38_combout ),
	.datab(\clock_controller_inst|Add3~22_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[19]~134_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[19]~134 .lut_mask = 16'hCCAA;
defparam \clock_controller_inst|data[19]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X34_Y19_N1
cycloneii_lcell_ff \clock_controller_inst|data[19] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[19]~134_combout ),
	.sdata(\clock_controller_inst|Add2~6_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|Equal0~5_combout ),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [19]));

// atom is at LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \clock_controller_inst|Add3~24 (
// Equation(s):
// \clock_controller_inst|Add3~24_combout  = \clock_controller_inst|data [20] & (\clock_controller_inst|Add3~23  $ GND) # !\clock_controller_inst|data [20] & !\clock_controller_inst|Add3~23  & VCC
// \clock_controller_inst|Add3~25  = CARRY(\clock_controller_inst|data [20] & !\clock_controller_inst|Add3~23 )

	.dataa(\clock_controller_inst|data [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~23 ),
	.combout(\clock_controller_inst|Add3~24_combout ),
	.cout(\clock_controller_inst|Add3~25 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~24 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \clock_controller_inst|Add4~40 (
// Equation(s):
// \clock_controller_inst|Add4~40_combout  = \clock_controller_inst|data [20] & (\clock_controller_inst|Add4~39  $ GND) # !\clock_controller_inst|data [20] & !\clock_controller_inst|Add4~39  & VCC
// \clock_controller_inst|Add4~41  = CARRY(\clock_controller_inst|data [20] & !\clock_controller_inst|Add4~39 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~39 ),
	.combout(\clock_controller_inst|Add4~40_combout ),
	.cout(\clock_controller_inst|Add4~41 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~40 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \clock_controller_inst|data[20]~133 (
// Equation(s):
// \clock_controller_inst|data[20]~133_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~24_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~40_combout )

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(\clock_controller_inst|Add3~24_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~40_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[20]~133_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[20]~133 .lut_mask = 16'hDD88;
defparam \clock_controller_inst|data[20]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y19_N17
cycloneii_lcell_ff \clock_controller_inst|data[20] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[20]~133_combout ),
	.sdata(\clock_controller_inst|Add2~8_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|Equal0~5_combout ),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [20]));

// atom is at LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \clock_controller_inst|Add4~42 (
// Equation(s):
// \clock_controller_inst|Add4~42_combout  = \clock_controller_inst|data [21] & !\clock_controller_inst|Add4~41  # !\clock_controller_inst|data [21] & (\clock_controller_inst|Add4~41  # GND)
// \clock_controller_inst|Add4~43  = CARRY(!\clock_controller_inst|Add4~41  # !\clock_controller_inst|data [21])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~41 ),
	.combout(\clock_controller_inst|Add4~42_combout ),
	.cout(\clock_controller_inst|Add4~43 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~42 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \clock_controller_inst|data[21]~132 (
// Equation(s):
// \clock_controller_inst|data[21]~132_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~26_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~42_combout )

	.dataa(\clock_controller_inst|Add3~26_combout ),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~42_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[21]~132_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[21]~132 .lut_mask = 16'hBB88;
defparam \clock_controller_inst|data[21]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X33_Y19_N9
cycloneii_lcell_ff \clock_controller_inst|data[21] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[21]~132_combout ),
	.sdata(\clock_controller_inst|Add2~10_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(\clock_controller_inst|Equal0~5_combout ),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [21]));

// atom is at LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \clock_controller_inst|data[22]~131 (
// Equation(s):
// \clock_controller_inst|data[22]~131_combout  = \clock_controller_inst|Equal3~2_combout  & \clock_controller_inst|Add3~28_combout  # !\clock_controller_inst|Equal3~2_combout  & (\clock_controller_inst|Add4~44_combout )

	.dataa(\clock_controller_inst|Add3~28_combout ),
	.datab(\clock_controller_inst|Equal3~2_combout ),
	.datac(vcc),
	.datad(\clock_controller_inst|Add4~44_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[22]~131_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[22]~131 .lut_mask = 16'hBB88;
defparam \clock_controller_inst|data[22]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X32_Y19_N19
cycloneii_lcell_ff \clock_controller_inst|data[22] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[22]~131_combout ),
	.sdata(\clock_controller_inst|Add2~12_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(\clock_controller_inst|Equal0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [22]));

// atom is at LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_controller_inst|data [21] $ VCC
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_controller_inst|data [21])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  = \clock_controller_inst|data [23] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [23]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  = \clock_controller_inst|data [22] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [22]),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'h0A0A;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout  = \clock_controller_inst|data [20] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [20]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & (\clock_controller_inst|data [22]) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\clock_controller_inst|data [22]),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118 .lut_mask = 16'hCA00;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [21] # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\clock_controller_inst|data [21]),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119 .lut_mask = 16'hAC00;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  = \clock_controller_inst|data [20] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [20]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  = \clock_controller_inst|data [19] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [19]),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ))

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  = \clock_controller_inst|data [19] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [19]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  = \clock_controller_inst|data [18] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [18]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout  # 
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ))

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 
//  & \clock_controller_inst|data [19] # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(\clock_controller_inst|data [19]),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121 .lut_mask = 16'hB800;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  = \clock_controller_inst|data [17] & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [17]),
	.datad(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14_combout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17_combout 
//  # \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ))

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  & 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~2 (
// Equation(s):
// \b2bcd_99_inst2|Add0~2_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst2|Add0~1  # GND) # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst2|Add0~1 ) # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst2|Add0~1  # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst2|Add0~1  & VCC)
// \b2bcd_99_inst2|Add0~3  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  # !\b2bcd_99_inst2|Add0~1 ) # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst2|Add0~1 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Add0~1 ),
	.combout(\b2bcd_99_inst2|Add0~2_combout ),
	.cout(\b2bcd_99_inst2|Add0~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~2 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~4 (
// Equation(s):
// \b2bcd_99_inst2|Add0~4_combout  = (\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ !\b2bcd_99_inst2|Add0~3 ) # GND
// \b2bcd_99_inst2|Add0~5  = CARRY(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst2|Add0~3  # 
// !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\b2bcd_99_inst2|Add0~3  # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Add0~3 ),
	.combout(\b2bcd_99_inst2|Add0~4_combout ),
	.cout(\b2bcd_99_inst2|Add0~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~4 .lut_mask = 16'h6917;
defparam \b2bcd_99_inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \b2bcd_99_inst2|dout[1]~0 (
// Equation(s):
// \b2bcd_99_inst2|dout[1]~0_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [17] & VCC # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & (\clock_controller_inst|data [17] $ VCC)
// \b2bcd_99_inst2|dout[1]~1  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [17])

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\clock_controller_inst|data [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst2|dout[1]~0_combout ),
	.cout(\b2bcd_99_inst2|dout[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[1]~0 .lut_mask = 16'h9944;
defparam \b2bcd_99_inst2|dout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \b2bcd_99_inst2|dout[2]~2 (
// Equation(s):
// \b2bcd_99_inst2|dout[2]~2_combout  = \b2bcd_99_inst2|Add0~0_combout  & (\clock_controller_inst|data [18] & \b2bcd_99_inst2|dout[1]~1  & VCC # !\clock_controller_inst|data [18] & !\b2bcd_99_inst2|dout[1]~1 ) # !\b2bcd_99_inst2|Add0~0_combout  & 
// (\clock_controller_inst|data [18] & !\b2bcd_99_inst2|dout[1]~1  # !\clock_controller_inst|data [18] & (\b2bcd_99_inst2|dout[1]~1  # GND))
// \b2bcd_99_inst2|dout[2]~3  = CARRY(\b2bcd_99_inst2|Add0~0_combout  & !\clock_controller_inst|data [18] & !\b2bcd_99_inst2|dout[1]~1  # !\b2bcd_99_inst2|Add0~0_combout  & (!\b2bcd_99_inst2|dout[1]~1  # !\clock_controller_inst|data [18]))

	.dataa(\b2bcd_99_inst2|Add0~0_combout ),
	.datab(\clock_controller_inst|data [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|dout[1]~1 ),
	.combout(\b2bcd_99_inst2|dout[2]~2_combout ),
	.cout(\b2bcd_99_inst2|dout[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[2]~2 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst2|dout[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \b2bcd_99_inst2|dout[3]~4 (
// Equation(s):
// \b2bcd_99_inst2|dout[3]~4_combout  = (\clock_controller_inst|data [19] $ \b2bcd_99_inst2|Add0~2_combout  $ !\b2bcd_99_inst2|dout[2]~3 ) # GND
// \b2bcd_99_inst2|dout[3]~5  = CARRY(\clock_controller_inst|data [19] & (\b2bcd_99_inst2|Add0~2_combout  # !\b2bcd_99_inst2|dout[2]~3 ) # !\clock_controller_inst|data [19] & \b2bcd_99_inst2|Add0~2_combout  & !\b2bcd_99_inst2|dout[2]~3 )

	.dataa(\clock_controller_inst|data [19]),
	.datab(\b2bcd_99_inst2|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|dout[2]~3 ),
	.combout(\b2bcd_99_inst2|dout[3]~4_combout ),
	.cout(\b2bcd_99_inst2|dout[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[3]~4 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst2|dout[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \b2bcd_99_inst2|dout[4]~6 (
// Equation(s):
// \b2bcd_99_inst2|dout[4]~6_combout  = \clock_controller_inst|data [20] & (\b2bcd_99_inst2|Add0~4_combout  & \b2bcd_99_inst2|dout[3]~5  & VCC # !\b2bcd_99_inst2|Add0~4_combout  & !\b2bcd_99_inst2|dout[3]~5 ) # !\clock_controller_inst|data [20] & 
// (\b2bcd_99_inst2|Add0~4_combout  & !\b2bcd_99_inst2|dout[3]~5  # !\b2bcd_99_inst2|Add0~4_combout  & (\b2bcd_99_inst2|dout[3]~5  # GND))
// \b2bcd_99_inst2|dout[4]~7  = CARRY(\clock_controller_inst|data [20] & !\b2bcd_99_inst2|Add0~4_combout  & !\b2bcd_99_inst2|dout[3]~5  # !\clock_controller_inst|data [20] & (!\b2bcd_99_inst2|dout[3]~5  # !\b2bcd_99_inst2|Add0~4_combout ))

	.dataa(\clock_controller_inst|data [20]),
	.datab(\b2bcd_99_inst2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|dout[3]~5 ),
	.combout(\b2bcd_99_inst2|dout[4]~6_combout ),
	.cout(\b2bcd_99_inst2|dout[4]~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[4]~6 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst2|dout[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \clock_controller_inst|Add1~0 (
// Equation(s):
// \clock_controller_inst|Add1~0_combout  = \clock_controller_inst|data [24] $ VCC
// \clock_controller_inst|Add1~1  = CARRY(\clock_controller_inst|data [24])

	.dataa(\clock_controller_inst|data [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_controller_inst|Add1~0_combout ),
	.cout(\clock_controller_inst|Add1~1 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \clock_controller_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \clock_controller_inst|Add3~32 (
// Equation(s):
// \clock_controller_inst|Add3~32_combout  = \clock_controller_inst|data [24] & (\clock_controller_inst|Add3~31  $ GND) # !\clock_controller_inst|data [24] & !\clock_controller_inst|Add3~31  & VCC
// \clock_controller_inst|Add3~33  = CARRY(\clock_controller_inst|data [24] & !\clock_controller_inst|Add3~31 )

	.dataa(\clock_controller_inst|data [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~31 ),
	.combout(\clock_controller_inst|Add3~32_combout ),
	.cout(\clock_controller_inst|Add3~33 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~32 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \clock_controller_inst|data[27]~139 (
// Equation(s):
// \clock_controller_inst|data[27]~139_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Equal0~0_combout  & \clock_controller_inst|Equal0~1_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Equal3~2_combout 

	.dataa(\clock_controller_inst|Equal3~2_combout ),
	.datab(\clock_controller_inst|Equal0~0_combout ),
	.datac(\clock_controller_inst|Equal0~1_combout ),
	.datad(\clock_controller_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[27]~139_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[27]~139 .lut_mask = 16'hC0AA;
defparam \clock_controller_inst|data[27]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \clock_controller_inst|data~169 (
// Equation(s):
// \clock_controller_inst|data~169_combout  = \clock_controller_inst|data~168_combout  & (\clock_controller_inst|Add1~0_combout  # !\clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|data~168_combout  & 
// (\clock_controller_inst|Add3~32_combout  & \clock_controller_inst|data[27]~139_combout )

	.dataa(\clock_controller_inst|data~168_combout ),
	.datab(\clock_controller_inst|Add1~0_combout ),
	.datac(\clock_controller_inst|Add3~32_combout ),
	.datad(\clock_controller_inst|data[27]~139_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~169_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~169 .lut_mask = 16'hD8AA;
defparam \clock_controller_inst|data~169 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \clock_controller_inst|data~170 (
// Equation(s):
// \clock_controller_inst|data~170_combout  = \clock_controller_inst|data~169_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~169_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~170_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~170 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~170 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y19_N15
cycloneii_lcell_ff \clock_controller_inst|data[24] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~170_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [24]));

// atom is at LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \clock_controller_inst|Add2~18 (
// Equation(s):
// \clock_controller_inst|Add2~18_combout  = \clock_controller_inst|data [25] & !\clock_controller_inst|Add2~17  # !\clock_controller_inst|data [25] & (\clock_controller_inst|Add2~17  # GND)
// \clock_controller_inst|Add2~19  = CARRY(!\clock_controller_inst|Add2~17  # !\clock_controller_inst|data [25])

	.dataa(\clock_controller_inst|data [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~17 ),
	.combout(\clock_controller_inst|Add2~18_combout ),
	.cout(\clock_controller_inst|Add2~19 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \clock_controller_inst|data~158 (
// Equation(s):
// \clock_controller_inst|data~158_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|data[27]~139_combout  # \clock_controller_inst|Add2~18_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add4~50_combout  & !\clock_controller_inst|data[27]~139_combout 

	.dataa(\clock_controller_inst|Add4~50_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~158_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~158 .lut_mask = 16'hCEC2;
defparam \clock_controller_inst|data~158 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \clock_controller_inst|Add3~34 (
// Equation(s):
// \clock_controller_inst|Add3~34_combout  = \clock_controller_inst|data [25] & !\clock_controller_inst|Add3~33  # !\clock_controller_inst|data [25] & (\clock_controller_inst|Add3~33  # GND)
// \clock_controller_inst|Add3~35  = CARRY(!\clock_controller_inst|Add3~33  # !\clock_controller_inst|data [25])

	.dataa(\clock_controller_inst|data [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~33 ),
	.combout(\clock_controller_inst|Add3~34_combout ),
	.cout(\clock_controller_inst|Add3~35 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~34 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \clock_controller_inst|data~159 (
// Equation(s):
// \clock_controller_inst|data~159_combout  = \clock_controller_inst|data~158_combout  & (\clock_controller_inst|Add1~2_combout  # !\clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|data~158_combout  & 
// (\clock_controller_inst|Add3~34_combout  & \clock_controller_inst|data[27]~139_combout )

	.dataa(\clock_controller_inst|Add1~2_combout ),
	.datab(\clock_controller_inst|data~158_combout ),
	.datac(\clock_controller_inst|Add3~34_combout ),
	.datad(\clock_controller_inst|data[27]~139_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~159_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~159 .lut_mask = 16'hB8CC;
defparam \clock_controller_inst|data~159 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \clock_controller_inst|data~160 (
// Equation(s):
// \clock_controller_inst|data~160_combout  = \clock_controller_inst|data~159_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~159_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~160_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~160 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~160 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y19_N1
cycloneii_lcell_ff \clock_controller_inst|data[25] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~160_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [25]));

// atom is at LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \clock_controller_inst|Add1~4 (
// Equation(s):
// \clock_controller_inst|Add1~4_combout  = \clock_controller_inst|data [26] & (\clock_controller_inst|Add1~3  $ GND) # !\clock_controller_inst|data [26] & !\clock_controller_inst|Add1~3  & VCC
// \clock_controller_inst|Add1~5  = CARRY(\clock_controller_inst|data [26] & !\clock_controller_inst|Add1~3 )

	.dataa(\clock_controller_inst|data [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~3 ),
	.combout(\clock_controller_inst|Add1~4_combout ),
	.cout(\clock_controller_inst|Add1~5 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \clock_controller_inst|Add3~36 (
// Equation(s):
// \clock_controller_inst|Add3~36_combout  = \clock_controller_inst|data [26] & (\clock_controller_inst|Add3~35  $ GND) # !\clock_controller_inst|data [26] & !\clock_controller_inst|Add3~35  & VCC
// \clock_controller_inst|Add3~37  = CARRY(\clock_controller_inst|data [26] & !\clock_controller_inst|Add3~35 )

	.dataa(\clock_controller_inst|data [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~35 ),
	.combout(\clock_controller_inst|Add3~36_combout ),
	.cout(\clock_controller_inst|Add3~37 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~36 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \clock_controller_inst|data~156 (
// Equation(s):
// \clock_controller_inst|data~156_combout  = \clock_controller_inst|data~155_combout  & (\clock_controller_inst|Add1~4_combout  # !\clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|data~155_combout  & 
// (\clock_controller_inst|Add3~36_combout  & \clock_controller_inst|data[27]~139_combout )

	.dataa(\clock_controller_inst|data~155_combout ),
	.datab(\clock_controller_inst|Add1~4_combout ),
	.datac(\clock_controller_inst|Add3~36_combout ),
	.datad(\clock_controller_inst|data[27]~139_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~156_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~156 .lut_mask = 16'hD8AA;
defparam \clock_controller_inst|data~156 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \clock_controller_inst|data~157 (
// Equation(s):
// \clock_controller_inst|data~157_combout  = \clock_controller_inst|data~156_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~156_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~157_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~157 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~157 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y19_N11
cycloneii_lcell_ff \clock_controller_inst|data[26] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~157_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [26]));

// atom is at LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \clock_controller_inst|Equal0~7 (
// Equation(s):
// \clock_controller_inst|Equal0~7_combout  = !\clock_controller_inst|data [27] & \clock_controller_inst|data [24] & \clock_controller_inst|data [25] & \clock_controller_inst|data [26]

	.dataa(\clock_controller_inst|data [27]),
	.datab(\clock_controller_inst|data [24]),
	.datac(\clock_controller_inst|data [25]),
	.datad(\clock_controller_inst|data [26]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~7 .lut_mask = 16'h4000;
defparam \clock_controller_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \clock_controller_inst|Add1~8 (
// Equation(s):
// \clock_controller_inst|Add1~8_combout  = \clock_controller_inst|data [28] & (\clock_controller_inst|Add1~7  $ GND) # !\clock_controller_inst|data [28] & !\clock_controller_inst|Add1~7  & VCC
// \clock_controller_inst|Add1~9  = CARRY(\clock_controller_inst|data [28] & !\clock_controller_inst|Add1~7 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~7 ),
	.combout(\clock_controller_inst|Add1~8_combout ),
	.cout(\clock_controller_inst|Add1~9 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \clock_controller_inst|Add3~38 (
// Equation(s):
// \clock_controller_inst|Add3~38_combout  = \clock_controller_inst|data [27] & !\clock_controller_inst|Add3~37  # !\clock_controller_inst|data [27] & (\clock_controller_inst|Add3~37  # GND)
// \clock_controller_inst|Add3~39  = CARRY(!\clock_controller_inst|Add3~37  # !\clock_controller_inst|data [27])

	.dataa(\clock_controller_inst|data [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~37 ),
	.combout(\clock_controller_inst|Add3~38_combout ),
	.cout(\clock_controller_inst|Add3~39 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~38 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \clock_controller_inst|Add3~40 (
// Equation(s):
// \clock_controller_inst|Add3~40_combout  = \clock_controller_inst|data [28] & (\clock_controller_inst|Add3~39  $ GND) # !\clock_controller_inst|data [28] & !\clock_controller_inst|Add3~39  & VCC
// \clock_controller_inst|Add3~41  = CARRY(\clock_controller_inst|data [28] & !\clock_controller_inst|Add3~39 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~39 ),
	.combout(\clock_controller_inst|Add3~40_combout ),
	.cout(\clock_controller_inst|Add3~41 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~40 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \clock_controller_inst|data~150 (
// Equation(s):
// \clock_controller_inst|data~150_combout  = \clock_controller_inst|data~149_combout  & (\clock_controller_inst|Add1~8_combout  # !\clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|data~149_combout  & 
// (\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|Add3~40_combout )

	.dataa(\clock_controller_inst|data~149_combout ),
	.datab(\clock_controller_inst|Add1~8_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add3~40_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~150_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~150 .lut_mask = 16'hDA8A;
defparam \clock_controller_inst|data~150 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \clock_controller_inst|data~151 (
// Equation(s):
// \clock_controller_inst|data~151_combout  = \clock_controller_inst|data~150_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~150_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~151_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~151 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~151 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \clock_controller_inst|data[28]~feeder (
// Equation(s):
// \clock_controller_inst|data[28]~feeder_combout  = \clock_controller_inst|data~151_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|data~151_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data[28]~feeder .lut_mask = 16'hFF00;
defparam \clock_controller_inst|data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y19_N15
cycloneii_lcell_ff \clock_controller_inst|data[28] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [28]));

// atom is at LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \clock_controller_inst|Add2~22 (
// Equation(s):
// \clock_controller_inst|Add2~22_combout  = \clock_controller_inst|data [27] & !\clock_controller_inst|Add2~21  # !\clock_controller_inst|data [27] & (\clock_controller_inst|Add2~21  # GND)
// \clock_controller_inst|Add2~23  = CARRY(!\clock_controller_inst|Add2~21  # !\clock_controller_inst|data [27])

	.dataa(\clock_controller_inst|data [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add2~21 ),
	.combout(\clock_controller_inst|Add2~22_combout ),
	.cout(\clock_controller_inst|Add2~23 ));
// synopsys translate_off
defparam \clock_controller_inst|Add2~22 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \clock_controller_inst|data~152 (
// Equation(s):
// \clock_controller_inst|data~152_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|data[27]~139_combout  # \clock_controller_inst|Add2~22_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add4~54_combout  & !\clock_controller_inst|data[27]~139_combout 

	.dataa(\clock_controller_inst|Add4~54_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~152_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~152 .lut_mask = 16'hCEC2;
defparam \clock_controller_inst|data~152 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \clock_controller_inst|data~153 (
// Equation(s):
// \clock_controller_inst|data~153_combout  = \clock_controller_inst|data~152_combout  & (\clock_controller_inst|Add1~6_combout  # !\clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|data~152_combout  & 
// (\clock_controller_inst|Add3~38_combout  & \clock_controller_inst|data[27]~139_combout )

	.dataa(\clock_controller_inst|Add1~6_combout ),
	.datab(\clock_controller_inst|data~152_combout ),
	.datac(\clock_controller_inst|Add3~38_combout ),
	.datad(\clock_controller_inst|data[27]~139_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~153_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~153 .lut_mask = 16'hB8CC;
defparam \clock_controller_inst|data~153 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \clock_controller_inst|data~154 (
// Equation(s):
// \clock_controller_inst|data~154_combout  = \clock_controller_inst|data~153_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~153_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~154_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~154 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~154 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X30_Y19_N29
cycloneii_lcell_ff \clock_controller_inst|data[27] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~154_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [27]));

// atom is at LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \clock_controller_inst|Add4~58 (
// Equation(s):
// \clock_controller_inst|Add4~58_combout  = \clock_controller_inst|data [29] & !\clock_controller_inst|Add4~57  # !\clock_controller_inst|data [29] & (\clock_controller_inst|Add4~57  # GND)
// \clock_controller_inst|Add4~59  = CARRY(!\clock_controller_inst|Add4~57  # !\clock_controller_inst|data [29])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~57 ),
	.combout(\clock_controller_inst|Add4~58_combout ),
	.cout(\clock_controller_inst|Add4~59 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~58 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \clock_controller_inst|data~146 (
// Equation(s):
// \clock_controller_inst|data~146_combout  = \clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|Equal0~4_combout ) # !\clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|Equal0~4_combout  & 
// \clock_controller_inst|Add2~26_combout  # !\clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Add4~58_combout ))

	.dataa(\clock_controller_inst|data[27]~139_combout ),
	.datab(\clock_controller_inst|Add2~26_combout ),
	.datac(\clock_controller_inst|Add4~58_combout ),
	.datad(\clock_controller_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~146_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~146 .lut_mask = 16'hEE50;
defparam \clock_controller_inst|data~146 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \clock_controller_inst|Add1~10 (
// Equation(s):
// \clock_controller_inst|Add1~10_combout  = \clock_controller_inst|data [29] & !\clock_controller_inst|Add1~9  # !\clock_controller_inst|data [29] & (\clock_controller_inst|Add1~9  # GND)
// \clock_controller_inst|Add1~11  = CARRY(!\clock_controller_inst|Add1~9  # !\clock_controller_inst|data [29])

	.dataa(\clock_controller_inst|data [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~9 ),
	.combout(\clock_controller_inst|Add1~10_combout ),
	.cout(\clock_controller_inst|Add1~11 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \clock_controller_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \clock_controller_inst|Add3~42 (
// Equation(s):
// \clock_controller_inst|Add3~42_combout  = \clock_controller_inst|data [29] & !\clock_controller_inst|Add3~41  # !\clock_controller_inst|data [29] & (\clock_controller_inst|Add3~41  # GND)
// \clock_controller_inst|Add3~43  = CARRY(!\clock_controller_inst|Add3~41  # !\clock_controller_inst|data [29])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~41 ),
	.combout(\clock_controller_inst|Add3~42_combout ),
	.cout(\clock_controller_inst|Add3~43 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~42 .lut_mask = 16'h3C3F;
defparam \clock_controller_inst|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \clock_controller_inst|data~147 (
// Equation(s):
// \clock_controller_inst|data~147_combout  = \clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|data~146_combout  & \clock_controller_inst|Add1~10_combout  # !\clock_controller_inst|data~146_combout  & 
// (\clock_controller_inst|Add3~42_combout )) # !\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|data~146_combout 

	.dataa(\clock_controller_inst|data[27]~139_combout ),
	.datab(\clock_controller_inst|data~146_combout ),
	.datac(\clock_controller_inst|Add1~10_combout ),
	.datad(\clock_controller_inst|Add3~42_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~147_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~147 .lut_mask = 16'hE6C4;
defparam \clock_controller_inst|data~147 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \clock_controller_inst|data~148 (
// Equation(s):
// \clock_controller_inst|data~148_combout  = \clock_controller_inst|data~147_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~7_combout  # !\clock_controller_inst|Equal0~6_combout )

	.dataa(\clock_controller_inst|Equal0~6_combout ),
	.datab(\clock_controller_inst|Equal0~7_combout ),
	.datac(\clock_controller_inst|Equal0~5_combout ),
	.datad(\clock_controller_inst|data~147_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~148_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~148 .lut_mask = 16'h7F00;
defparam \clock_controller_inst|data~148 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y19_N5
cycloneii_lcell_ff \clock_controller_inst|data[29] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_controller_inst|data~148_combout ),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [29]));

// atom is at LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \clock_controller_inst|Add4~60 (
// Equation(s):
// \clock_controller_inst|Add4~60_combout  = \clock_controller_inst|data [30] & (\clock_controller_inst|Add4~59  $ GND) # !\clock_controller_inst|data [30] & !\clock_controller_inst|Add4~59  & VCC
// \clock_controller_inst|Add4~61  = CARRY(\clock_controller_inst|data [30] & !\clock_controller_inst|Add4~59 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~59 ),
	.combout(\clock_controller_inst|Add4~60_combout ),
	.cout(\clock_controller_inst|Add4~61 ));
// synopsys translate_off
defparam \clock_controller_inst|Add4~60 .lut_mask = 16'hC30C;
defparam \clock_controller_inst|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \clock_controller_inst|data~143 (
// Equation(s):
// \clock_controller_inst|data~143_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Add2~28_combout  # \clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// (!\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|Add4~60_combout )

	.dataa(\clock_controller_inst|Add2~28_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add4~60_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~143_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~143 .lut_mask = 16'hCBC8;
defparam \clock_controller_inst|data~143 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \clock_controller_inst|Add1~12 (
// Equation(s):
// \clock_controller_inst|Add1~12_combout  = \clock_controller_inst|data [30] & (\clock_controller_inst|Add1~11  $ GND) # !\clock_controller_inst|data [30] & !\clock_controller_inst|Add1~11  & VCC
// \clock_controller_inst|Add1~13  = CARRY(\clock_controller_inst|data [30] & !\clock_controller_inst|Add1~11 )

	.dataa(\clock_controller_inst|data [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add1~11 ),
	.combout(\clock_controller_inst|Add1~12_combout ),
	.cout(\clock_controller_inst|Add1~13 ));
// synopsys translate_off
defparam \clock_controller_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \clock_controller_inst|Add3~44 (
// Equation(s):
// \clock_controller_inst|Add3~44_combout  = \clock_controller_inst|data [30] & (\clock_controller_inst|Add3~43  $ GND) # !\clock_controller_inst|data [30] & !\clock_controller_inst|Add3~43  & VCC
// \clock_controller_inst|Add3~45  = CARRY(\clock_controller_inst|data [30] & !\clock_controller_inst|Add3~43 )

	.dataa(\clock_controller_inst|data [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add3~43 ),
	.combout(\clock_controller_inst|Add3~44_combout ),
	.cout(\clock_controller_inst|Add3~45 ));
// synopsys translate_off
defparam \clock_controller_inst|Add3~44 .lut_mask = 16'hA50A;
defparam \clock_controller_inst|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \clock_controller_inst|data~144 (
// Equation(s):
// \clock_controller_inst|data~144_combout  = \clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|data~143_combout  & \clock_controller_inst|Add1~12_combout  # !\clock_controller_inst|data~143_combout  & 
// (\clock_controller_inst|Add3~44_combout )) # !\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|data~143_combout 

	.dataa(\clock_controller_inst|data[27]~139_combout ),
	.datab(\clock_controller_inst|data~143_combout ),
	.datac(\clock_controller_inst|Add1~12_combout ),
	.datad(\clock_controller_inst|Add3~44_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~144_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~144 .lut_mask = 16'hE6C4;
defparam \clock_controller_inst|data~144 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \clock_controller_inst|Equal0~6 (
// Equation(s):
// \clock_controller_inst|Equal0~6_combout  = !\clock_controller_inst|data [31] & !\clock_controller_inst|data [30] & !\clock_controller_inst|data [29] & \clock_controller_inst|data [28]

	.dataa(\clock_controller_inst|data [31]),
	.datab(\clock_controller_inst|data [30]),
	.datac(\clock_controller_inst|data [29]),
	.datad(\clock_controller_inst|data [28]),
	.cin(gnd),
	.combout(\clock_controller_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Equal0~6 .lut_mask = 16'h0100;
defparam \clock_controller_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \clock_controller_inst|data~145 (
// Equation(s):
// \clock_controller_inst|data~145_combout  = \clock_controller_inst|data~144_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~6_combout  # !\clock_controller_inst|Equal0~7_combout )

	.dataa(\clock_controller_inst|Equal0~7_combout ),
	.datab(\clock_controller_inst|data~144_combout ),
	.datac(\clock_controller_inst|Equal0~6_combout ),
	.datad(\clock_controller_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~145_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~145 .lut_mask = 16'h4CCC;
defparam \clock_controller_inst|data~145 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y19_N19
cycloneii_lcell_ff \clock_controller_inst|data[30] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~145_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [30]));

// atom is at LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_controller_inst|data [29] $ VCC
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_controller_inst|data [29])

	.dataa(vcc),
	.datab(\clock_controller_inst|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = \clock_controller_inst|data [30] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC # !\clock_controller_inst|data [30] & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY(!\clock_controller_inst|data [30] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )

	.dataa(vcc),
	.datab(\clock_controller_inst|data [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = \clock_controller_inst|data [31] & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ GND) # !\clock_controller_inst|data [31] & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY(\clock_controller_inst|data [31] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 )

	.dataa(\clock_controller_inst|data [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  = !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h00CC;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  = !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_controller_inst|data [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_controller_inst|data [28]),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [30] # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(\clock_controller_inst|data [30]),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118 .lut_mask = 16'hB800;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & \clock_controller_inst|data [29] # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\clock_controller_inst|data [29]),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119 .lut_mask = 16'hAC00;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout  = \clock_controller_inst|data [28] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [28]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  = \clock_controller_inst|data [27] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [27]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  = \clock_controller_inst|data [27] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [27]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  = \clock_controller_inst|data [26] & \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [26]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24 .lut_mask = 16'hF000;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  # 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ) # !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout 
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = \clock_controller_inst|data [25] & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [25]),
	.datad(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & 
// (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121_combout  # \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ))

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16_combout  & 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~0 (
// Equation(s):
// \b2bcd_99_inst1|Add0~0_combout  = \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & VCC # 
// !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ GND)
// \b2bcd_99_inst1|Add0~1  = CARRY(!\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst1|Add0~0_combout ),
	.cout(\b2bcd_99_inst1|Add0~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~0 .lut_mask = 16'h6611;
defparam \b2bcd_99_inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \b2bcd_99_inst1|dout[3]~4 (
// Equation(s):
// \b2bcd_99_inst1|dout[3]~4_combout  = (\b2bcd_99_inst1|Add0~2_combout  $ \clock_controller_inst|data [27] $ !\b2bcd_99_inst1|dout[2]~3 ) # GND
// \b2bcd_99_inst1|dout[3]~5  = CARRY(\b2bcd_99_inst1|Add0~2_combout  & (\clock_controller_inst|data [27] # !\b2bcd_99_inst1|dout[2]~3 ) # !\b2bcd_99_inst1|Add0~2_combout  & \clock_controller_inst|data [27] & !\b2bcd_99_inst1|dout[2]~3 )

	.dataa(\b2bcd_99_inst1|Add0~2_combout ),
	.datab(\clock_controller_inst|data [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|dout[2]~3 ),
	.combout(\b2bcd_99_inst1|dout[3]~4_combout ),
	.cout(\b2bcd_99_inst1|dout[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[3]~4 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst1|dout[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \b2bcd_99_inst1|dout[4]~6 (
// Equation(s):
// \b2bcd_99_inst1|dout[4]~6_combout  = \b2bcd_99_inst1|Add0~4_combout  & (\clock_controller_inst|data [28] & \b2bcd_99_inst1|dout[3]~5  & VCC # !\clock_controller_inst|data [28] & !\b2bcd_99_inst1|dout[3]~5 ) # !\b2bcd_99_inst1|Add0~4_combout  & 
// (\clock_controller_inst|data [28] & !\b2bcd_99_inst1|dout[3]~5  # !\clock_controller_inst|data [28] & (\b2bcd_99_inst1|dout[3]~5  # GND))
// \b2bcd_99_inst1|dout[4]~7  = CARRY(\b2bcd_99_inst1|Add0~4_combout  & !\clock_controller_inst|data [28] & !\b2bcd_99_inst1|dout[3]~5  # !\b2bcd_99_inst1|Add0~4_combout  & (!\b2bcd_99_inst1|dout[3]~5  # !\clock_controller_inst|data [28]))

	.dataa(\b2bcd_99_inst1|Add0~4_combout ),
	.datab(\clock_controller_inst|data [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|dout[3]~5 ),
	.combout(\b2bcd_99_inst1|dout[4]~6_combout ),
	.cout(\b2bcd_99_inst1|dout[4]~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[4]~6 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst1|dout[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \vga_data8|Mux3~0 (
// Equation(s):
// \vga_data8|Mux3~0_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  # \b2bcd_99_inst1|dout[4]~6_combout ) # !\vga_data8|Add8~2_combout  & !\vga_data8|Add8~1_combout  & \b2bcd_99_inst2|dout[4]~6_combout 

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst2|dout[4]~6_combout ),
	.datad(\b2bcd_99_inst1|dout[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux3~0 .lut_mask = 16'hBA98;
defparam \vga_data8|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = \clock_controller_inst|data [6] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC # !\clock_controller_inst|data [6] & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY(!\clock_controller_inst|data [6] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )

	.dataa(\clock_controller_inst|data [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  = \clock_controller_inst|data [7] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [7]),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  = !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h0F00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  = \clock_controller_inst|data [5] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [5]),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43 .lut_mask = 16'hCC00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout  = \clock_controller_inst|data [4] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_controller_inst|data [4]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ))
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout  # 
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
//  & (\clock_controller_inst|data [5]) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\clock_controller_inst|data [5]),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119 .lut_mask = 16'hE200;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout  = \clock_controller_inst|data [3] & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout )
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout  # \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout  # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116 .lut_mask = 16'hF040;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27 .lut_mask = 16'h00AA;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28 .lut_mask = 16'h00F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout  = \clock_controller_inst|data [2] & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout 

	.dataa(\clock_controller_inst|data [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24 .lut_mask = 16'hAA00;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116_combout  & 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~2 (
// Equation(s):
// \b2bcd_99_inst4|Add0~2_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2bcd_99_inst4|Add0~1  # GND) # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~1 ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~1  # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2bcd_99_inst4|Add0~1  & VCC)
// \b2bcd_99_inst4|Add0~3  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  # !\b2bcd_99_inst4|Add0~1 ) # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~1 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Add0~1 ),
	.combout(\b2bcd_99_inst4|Add0~2_combout ),
	.cout(\b2bcd_99_inst4|Add0~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~2 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~4 (
// Equation(s):
// \b2bcd_99_inst4|Add0~4_combout  = (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ !\b2bcd_99_inst4|Add0~3 ) # GND
// \b2bcd_99_inst4|Add0~5  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~3  # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\b2bcd_99_inst4|Add0~3  # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Add0~3 ),
	.combout(\b2bcd_99_inst4|Add0~4_combout ),
	.cout(\b2bcd_99_inst4|Add0~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~4 .lut_mask = 16'h6917;
defparam \b2bcd_99_inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \b2bcd_99_inst4|dout[1]~0 (
// Equation(s):
// \b2bcd_99_inst4|dout[1]~0_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [1] & VCC # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\clock_controller_inst|data [1] $ VCC)
// \b2bcd_99_inst4|dout[1]~1  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \clock_controller_inst|data [1])

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\clock_controller_inst|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2bcd_99_inst4|dout[1]~0_combout ),
	.cout(\b2bcd_99_inst4|dout[1]~1 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[1]~0 .lut_mask = 16'h9944;
defparam \b2bcd_99_inst4|dout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \b2bcd_99_inst4|dout[2]~2 (
// Equation(s):
// \b2bcd_99_inst4|dout[2]~2_combout  = \b2bcd_99_inst4|Add0~0_combout  & (\clock_controller_inst|data [2] & \b2bcd_99_inst4|dout[1]~1  & VCC # !\clock_controller_inst|data [2] & !\b2bcd_99_inst4|dout[1]~1 ) # !\b2bcd_99_inst4|Add0~0_combout  & 
// (\clock_controller_inst|data [2] & !\b2bcd_99_inst4|dout[1]~1  # !\clock_controller_inst|data [2] & (\b2bcd_99_inst4|dout[1]~1  # GND))
// \b2bcd_99_inst4|dout[2]~3  = CARRY(\b2bcd_99_inst4|Add0~0_combout  & !\clock_controller_inst|data [2] & !\b2bcd_99_inst4|dout[1]~1  # !\b2bcd_99_inst4|Add0~0_combout  & (!\b2bcd_99_inst4|dout[1]~1  # !\clock_controller_inst|data [2]))

	.dataa(\b2bcd_99_inst4|Add0~0_combout ),
	.datab(\clock_controller_inst|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|dout[1]~1 ),
	.combout(\b2bcd_99_inst4|dout[2]~2_combout ),
	.cout(\b2bcd_99_inst4|dout[2]~3 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[2]~2 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst4|dout[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \b2bcd_99_inst4|dout[3]~4 (
// Equation(s):
// \b2bcd_99_inst4|dout[3]~4_combout  = (\clock_controller_inst|data [3] $ \b2bcd_99_inst4|Add0~2_combout  $ !\b2bcd_99_inst4|dout[2]~3 ) # GND
// \b2bcd_99_inst4|dout[3]~5  = CARRY(\clock_controller_inst|data [3] & (\b2bcd_99_inst4|Add0~2_combout  # !\b2bcd_99_inst4|dout[2]~3 ) # !\clock_controller_inst|data [3] & \b2bcd_99_inst4|Add0~2_combout  & !\b2bcd_99_inst4|dout[2]~3 )

	.dataa(\clock_controller_inst|data [3]),
	.datab(\b2bcd_99_inst4|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|dout[2]~3 ),
	.combout(\b2bcd_99_inst4|dout[3]~4_combout ),
	.cout(\b2bcd_99_inst4|dout[3]~5 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[3]~4 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst4|dout[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \b2bcd_99_inst4|dout[4]~6 (
// Equation(s):
// \b2bcd_99_inst4|dout[4]~6_combout  = \clock_controller_inst|data [4] & (\b2bcd_99_inst4|Add0~4_combout  & \b2bcd_99_inst4|dout[3]~5  & VCC # !\b2bcd_99_inst4|Add0~4_combout  & !\b2bcd_99_inst4|dout[3]~5 ) # !\clock_controller_inst|data [4] & 
// (\b2bcd_99_inst4|Add0~4_combout  & !\b2bcd_99_inst4|dout[3]~5  # !\b2bcd_99_inst4|Add0~4_combout  & (\b2bcd_99_inst4|dout[3]~5  # GND))
// \b2bcd_99_inst4|dout[4]~7  = CARRY(\clock_controller_inst|data [4] & !\b2bcd_99_inst4|Add0~4_combout  & !\b2bcd_99_inst4|dout[3]~5  # !\clock_controller_inst|data [4] & (!\b2bcd_99_inst4|dout[3]~5  # !\b2bcd_99_inst4|Add0~4_combout ))

	.dataa(\clock_controller_inst|data [4]),
	.datab(\b2bcd_99_inst4|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|dout[3]~5 ),
	.combout(\b2bcd_99_inst4|dout[4]~6_combout ),
	.cout(\b2bcd_99_inst4|dout[4]~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[4]~6 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst4|dout[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \vga_data8|Mux3~1 (
// Equation(s):
// \vga_data8|Mux3~1_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Mux3~0_combout  & \b2bcd_99_inst3|dout[4]~6_combout  # !\vga_data8|Mux3~0_combout  & (\b2bcd_99_inst4|dout[4]~6_combout )) # !\vga_data8|Add8~1_combout  & (\vga_data8|Mux3~0_combout )

	.dataa(\vga_data8|Add8~1_combout ),
	.datab(\b2bcd_99_inst3|dout[4]~6_combout ),
	.datac(\vga_data8|Mux3~0_combout ),
	.datad(\b2bcd_99_inst4|dout[4]~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux3~1 .lut_mask = 16'hDAD0;
defparam \vga_data8|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \vga_data8|Mux3~4 (
// Equation(s):
// \vga_data8|Mux3~4_combout  = \vga_data8|Add8~3_combout  & (\vga_data8|Mux3~1_combout ) # !\vga_data8|Add8~3_combout  & \vga_data8|Mux3~3_combout 

	.dataa(\vga_data8|Mux3~3_combout ),
	.datab(vcc),
	.datac(\vga_data8|Add8~3_combout ),
	.datad(\vga_data8|Mux3~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux3~4 .lut_mask = 16'hFA0A;
defparam \vga_data8|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X35_Y21_N17
cycloneii_lcell_ff \vga_data8|addr_rom[4] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [4]));

// atom is at LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \vga_data8|Add8~2 (
// Equation(s):
// \vga_data8|Add8~2_combout  = \vga_data8|Add7~0_combout  $ \vga_data8|Add8~0_combout  $ \vga_data8|Add6~14_combout 

	.dataa(\vga_data8|Add7~0_combout ),
	.datab(\vga_data8|Add8~0_combout ),
	.datac(\vga_data8|Add6~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add8~2 .lut_mask = 16'h9696;
defparam \vga_data8|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \vga_data8|Mux2~2 (
// Equation(s):
// \vga_data8|Mux2~2_combout  = \vga_data8|Add8~2_combout  & \vga_data8|Add8~1_combout  # !\vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  & \b2bcd_99_inst4|dout[1]~0_combout  # !\vga_data8|Add8~1_combout  & (\b2bcd_99_inst2|dout[1]~0_combout ))

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst4|dout[1]~0_combout ),
	.datad(\b2bcd_99_inst2|dout[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux2~2 .lut_mask = 16'hD9C8;
defparam \vga_data8|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \vga_data8|Mux2~3 (
// Equation(s):
// \vga_data8|Mux2~3_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Mux2~2_combout  & (\b2bcd_99_inst3|dout[1]~0_combout ) # !\vga_data8|Mux2~2_combout  & \b2bcd_99_inst1|dout[1]~0_combout ) # !\vga_data8|Add8~2_combout  & (\vga_data8|Mux2~2_combout )

	.dataa(\b2bcd_99_inst1|dout[1]~0_combout ),
	.datab(\vga_data8|Add8~2_combout ),
	.datac(\b2bcd_99_inst3|dout[1]~0_combout ),
	.datad(\vga_data8|Mux2~2_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux2~3 .lut_mask = 16'hF388;
defparam \vga_data8|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \b2bcd_99_inst1|dout[5]~8 (
// Equation(s):
// \b2bcd_99_inst1|dout[5]~8_combout  = (\b2bcd_99_inst1|Add0~6_combout  $ \clock_controller_inst|data [29] $ !\b2bcd_99_inst1|dout[4]~7 ) # GND
// \b2bcd_99_inst1|dout[5]~9  = CARRY(\b2bcd_99_inst1|Add0~6_combout  & (\clock_controller_inst|data [29] # !\b2bcd_99_inst1|dout[4]~7 ) # !\b2bcd_99_inst1|Add0~6_combout  & \clock_controller_inst|data [29] & !\b2bcd_99_inst1|dout[4]~7 )

	.dataa(\b2bcd_99_inst1|Add0~6_combout ),
	.datab(\clock_controller_inst|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|dout[4]~7 ),
	.combout(\b2bcd_99_inst1|dout[5]~8_combout ),
	.cout(\b2bcd_99_inst1|dout[5]~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[5]~8 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst1|dout[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \b2bcd_99_inst2|dout[5]~8 (
// Equation(s):
// \b2bcd_99_inst2|dout[5]~8_combout  = (\b2bcd_99_inst2|Add0~6_combout  $ \clock_controller_inst|data [21] $ !\b2bcd_99_inst2|dout[4]~7 ) # GND
// \b2bcd_99_inst2|dout[5]~9  = CARRY(\b2bcd_99_inst2|Add0~6_combout  & (\clock_controller_inst|data [21] # !\b2bcd_99_inst2|dout[4]~7 ) # !\b2bcd_99_inst2|Add0~6_combout  & \clock_controller_inst|data [21] & !\b2bcd_99_inst2|dout[4]~7 )

	.dataa(\b2bcd_99_inst2|Add0~6_combout ),
	.datab(\clock_controller_inst|data [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|dout[4]~7 ),
	.combout(\b2bcd_99_inst2|dout[5]~8_combout ),
	.cout(\b2bcd_99_inst2|dout[5]~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[5]~8 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst2|dout[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \vga_data8|Mux2~0 (
// Equation(s):
// \vga_data8|Mux2~0_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  # \b2bcd_99_inst1|dout[5]~8_combout ) # !\vga_data8|Add8~2_combout  & !\vga_data8|Add8~1_combout  & (\b2bcd_99_inst2|dout[5]~8_combout )

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst1|dout[5]~8_combout ),
	.datad(\b2bcd_99_inst2|dout[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux2~0 .lut_mask = 16'hB9A8;
defparam \vga_data8|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~6 (
// Equation(s):
// \b2bcd_99_inst4|Add0~6_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2bcd_99_inst4|Add0~5  # GND) # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~5 ) # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~5  # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2bcd_99_inst4|Add0~5  & VCC)
// \b2bcd_99_inst4|Add0~7  = CARRY(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  # !\b2bcd_99_inst4|Add0~5 ) # 
// !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2bcd_99_inst4|Add0~5 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Add0~5 ),
	.combout(\b2bcd_99_inst4|Add0~6_combout ),
	.cout(\b2bcd_99_inst4|Add0~7 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~6 .lut_mask = 16'h968E;
defparam \b2bcd_99_inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \b2bcd_99_inst4|dout[5]~8 (
// Equation(s):
// \b2bcd_99_inst4|dout[5]~8_combout  = (\clock_controller_inst|data [5] $ \b2bcd_99_inst4|Add0~6_combout  $ !\b2bcd_99_inst4|dout[4]~7 ) # GND
// \b2bcd_99_inst4|dout[5]~9  = CARRY(\clock_controller_inst|data [5] & (\b2bcd_99_inst4|Add0~6_combout  # !\b2bcd_99_inst4|dout[4]~7 ) # !\clock_controller_inst|data [5] & \b2bcd_99_inst4|Add0~6_combout  & !\b2bcd_99_inst4|dout[4]~7 )

	.dataa(\clock_controller_inst|data [5]),
	.datab(\b2bcd_99_inst4|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|dout[4]~7 ),
	.combout(\b2bcd_99_inst4|dout[5]~8_combout ),
	.cout(\b2bcd_99_inst4|dout[5]~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[5]~8 .lut_mask = 16'h698E;
defparam \b2bcd_99_inst4|dout[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \vga_data8|Mux2~1 (
// Equation(s):
// \vga_data8|Mux2~1_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Mux2~0_combout  & \b2bcd_99_inst3|dout[5]~8_combout  # !\vga_data8|Mux2~0_combout  & (\b2bcd_99_inst4|dout[5]~8_combout )) # !\vga_data8|Add8~1_combout  & (\vga_data8|Mux2~0_combout )

	.dataa(\b2bcd_99_inst3|dout[5]~8_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\vga_data8|Mux2~0_combout ),
	.datad(\b2bcd_99_inst4|dout[5]~8_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux2~1 .lut_mask = 16'hBCB0;
defparam \vga_data8|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \vga_data8|Mux2~4 (
// Equation(s):
// \vga_data8|Mux2~4_combout  = \vga_data8|Add8~3_combout  & (\vga_data8|Mux2~1_combout ) # !\vga_data8|Add8~3_combout  & \vga_data8|Mux2~3_combout 

	.dataa(vcc),
	.datab(\vga_data8|Mux2~3_combout ),
	.datac(\vga_data8|Add8~3_combout ),
	.datad(\vga_data8|Mux2~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux2~4 .lut_mask = 16'hFC0C;
defparam \vga_data8|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X36_Y21_N1
cycloneii_lcell_ff \vga_data8|addr_rom[5] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [5]));

// atom is at LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \vga_data8|Mux1~2 (
// Equation(s):
// \vga_data8|Mux1~2_combout  = \vga_data8|Add8~2_combout  & \vga_data8|Add8~1_combout  # !\vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  & (\b2bcd_99_inst4|dout[2]~2_combout ) # !\vga_data8|Add8~1_combout  & \b2bcd_99_inst2|dout[2]~2_combout )

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst2|dout[2]~2_combout ),
	.datad(\b2bcd_99_inst4|dout[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux1~2 .lut_mask = 16'hDC98;
defparam \vga_data8|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \vga_data8|Mux1~3 (
// Equation(s):
// \vga_data8|Mux1~3_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Mux1~2_combout  & (\b2bcd_99_inst3|dout[2]~2_combout ) # !\vga_data8|Mux1~2_combout  & \b2bcd_99_inst1|dout[2]~2_combout ) # !\vga_data8|Add8~2_combout  & (\vga_data8|Mux1~2_combout )

	.dataa(\b2bcd_99_inst1|dout[2]~2_combout ),
	.datab(\vga_data8|Add8~2_combout ),
	.datac(\b2bcd_99_inst3|dout[2]~2_combout ),
	.datad(\vga_data8|Mux1~2_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux1~3 .lut_mask = 16'hF388;
defparam \vga_data8|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~8 (
// Equation(s):
// \b2bcd_99_inst3|Add0~8_combout  = \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst3|Add0~7  & VCC # !\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst3|Add0~7  $ GND)
// \b2bcd_99_inst3|Add0~9  = CARRY(!\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst3|Add0~7 )

	.dataa(vcc),
	.datab(\b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Add0~7 ),
	.combout(\b2bcd_99_inst3|Add0~8_combout ),
	.cout(\b2bcd_99_inst3|Add0~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~8 .lut_mask = 16'h3C03;
defparam \b2bcd_99_inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \b2bcd_99_inst3|dout[6]~10 (
// Equation(s):
// \b2bcd_99_inst3|dout[6]~10_combout  = \clock_controller_inst|data [14] & (\b2bcd_99_inst3|Add0~8_combout  & \b2bcd_99_inst3|dout[5]~9  & VCC # !\b2bcd_99_inst3|Add0~8_combout  & !\b2bcd_99_inst3|dout[5]~9 ) # !\clock_controller_inst|data [14] & 
// (\b2bcd_99_inst3|Add0~8_combout  & !\b2bcd_99_inst3|dout[5]~9  # !\b2bcd_99_inst3|Add0~8_combout  & (\b2bcd_99_inst3|dout[5]~9  # GND))
// \b2bcd_99_inst3|dout[6]~11  = CARRY(\clock_controller_inst|data [14] & !\b2bcd_99_inst3|Add0~8_combout  & !\b2bcd_99_inst3|dout[5]~9  # !\clock_controller_inst|data [14] & (!\b2bcd_99_inst3|dout[5]~9  # !\b2bcd_99_inst3|Add0~8_combout ))

	.dataa(\clock_controller_inst|data [14]),
	.datab(\b2bcd_99_inst3|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|dout[5]~9 ),
	.combout(\b2bcd_99_inst3|dout[6]~10_combout ),
	.cout(\b2bcd_99_inst3|dout[6]~11 ));
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[6]~10 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst3|dout[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \b2bcd_99_inst1|dout[6]~10 (
// Equation(s):
// \b2bcd_99_inst1|dout[6]~10_combout  = \b2bcd_99_inst1|Add0~8_combout  & (\clock_controller_inst|data [30] & \b2bcd_99_inst1|dout[5]~9  & VCC # !\clock_controller_inst|data [30] & !\b2bcd_99_inst1|dout[5]~9 ) # !\b2bcd_99_inst1|Add0~8_combout  & 
// (\clock_controller_inst|data [30] & !\b2bcd_99_inst1|dout[5]~9  # !\clock_controller_inst|data [30] & (\b2bcd_99_inst1|dout[5]~9  # GND))
// \b2bcd_99_inst1|dout[6]~11  = CARRY(\b2bcd_99_inst1|Add0~8_combout  & !\clock_controller_inst|data [30] & !\b2bcd_99_inst1|dout[5]~9  # !\b2bcd_99_inst1|Add0~8_combout  & (!\b2bcd_99_inst1|dout[5]~9  # !\clock_controller_inst|data [30]))

	.dataa(\b2bcd_99_inst1|Add0~8_combout ),
	.datab(\clock_controller_inst|data [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|dout[5]~9 ),
	.combout(\b2bcd_99_inst1|dout[6]~10_combout ),
	.cout(\b2bcd_99_inst1|dout[6]~11 ));
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[6]~10 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst1|dout[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~8 (
// Equation(s):
// \b2bcd_99_inst2|Add0~8_combout  = \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst2|Add0~7  & VCC # !\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst2|Add0~7  $ GND)
// \b2bcd_99_inst2|Add0~9  = CARRY(!\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst2|Add0~7 )

	.dataa(\b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Add0~7 ),
	.combout(\b2bcd_99_inst2|Add0~8_combout ),
	.cout(\b2bcd_99_inst2|Add0~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~8 .lut_mask = 16'h5A05;
defparam \b2bcd_99_inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \b2bcd_99_inst2|dout[6]~10 (
// Equation(s):
// \b2bcd_99_inst2|dout[6]~10_combout  = \clock_controller_inst|data [22] & (\b2bcd_99_inst2|Add0~8_combout  & \b2bcd_99_inst2|dout[5]~9  & VCC # !\b2bcd_99_inst2|Add0~8_combout  & !\b2bcd_99_inst2|dout[5]~9 ) # !\clock_controller_inst|data [22] & 
// (\b2bcd_99_inst2|Add0~8_combout  & !\b2bcd_99_inst2|dout[5]~9  # !\b2bcd_99_inst2|Add0~8_combout  & (\b2bcd_99_inst2|dout[5]~9  # GND))
// \b2bcd_99_inst2|dout[6]~11  = CARRY(\clock_controller_inst|data [22] & !\b2bcd_99_inst2|Add0~8_combout  & !\b2bcd_99_inst2|dout[5]~9  # !\clock_controller_inst|data [22] & (!\b2bcd_99_inst2|dout[5]~9  # !\b2bcd_99_inst2|Add0~8_combout ))

	.dataa(\clock_controller_inst|data [22]),
	.datab(\b2bcd_99_inst2|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|dout[5]~9 ),
	.combout(\b2bcd_99_inst2|dout[6]~10_combout ),
	.cout(\b2bcd_99_inst2|dout[6]~11 ));
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[6]~10 .lut_mask = 16'h9617;
defparam \b2bcd_99_inst2|dout[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \vga_data8|Mux1~0 (
// Equation(s):
// \vga_data8|Mux1~0_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Add8~2_combout ) # !\vga_data8|Add8~1_combout  & (\vga_data8|Add8~2_combout  & \b2bcd_99_inst1|dout[6]~10_combout  # !\vga_data8|Add8~2_combout  & (\b2bcd_99_inst2|dout[6]~10_combout ))

	.dataa(\vga_data8|Add8~1_combout ),
	.datab(\b2bcd_99_inst1|dout[6]~10_combout ),
	.datac(\vga_data8|Add8~2_combout ),
	.datad(\b2bcd_99_inst2|dout[6]~10_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux1~0 .lut_mask = 16'hE5E0;
defparam \vga_data8|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \vga_data8|Mux1~1 (
// Equation(s):
// \vga_data8|Mux1~1_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Mux1~0_combout  & (\b2bcd_99_inst3|dout[6]~10_combout ) # !\vga_data8|Mux1~0_combout  & \b2bcd_99_inst4|dout[6]~10_combout ) # !\vga_data8|Add8~1_combout  & (\vga_data8|Mux1~0_combout )

	.dataa(\b2bcd_99_inst4|dout[6]~10_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst3|dout[6]~10_combout ),
	.datad(\vga_data8|Mux1~0_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux1~1 .lut_mask = 16'hF388;
defparam \vga_data8|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \vga_data8|Mux1~4 (
// Equation(s):
// \vga_data8|Mux1~4_combout  = \vga_data8|Add8~3_combout  & (\vga_data8|Mux1~1_combout ) # !\vga_data8|Add8~3_combout  & \vga_data8|Mux1~3_combout 

	.dataa(\vga_data8|Add8~3_combout ),
	.datab(vcc),
	.datac(\vga_data8|Mux1~3_combout ),
	.datad(\vga_data8|Mux1~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux1~4 .lut_mask = 16'hFA50;
defparam \vga_data8|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X34_Y21_N9
cycloneii_lcell_ff \vga_data8|addr_rom[6] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [6]));

// atom is at LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \vga_data8|Mux0~2 (
// Equation(s):
// \vga_data8|Mux0~2_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Add8~2_combout  # \b2bcd_99_inst4|dout[3]~4_combout ) # !\vga_data8|Add8~1_combout  & \b2bcd_99_inst2|dout[3]~4_combout  & !\vga_data8|Add8~2_combout 

	.dataa(\vga_data8|Add8~1_combout ),
	.datab(\b2bcd_99_inst2|dout[3]~4_combout ),
	.datac(\vga_data8|Add8~2_combout ),
	.datad(\b2bcd_99_inst4|dout[3]~4_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux0~2 .lut_mask = 16'hAEA4;
defparam \vga_data8|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \vga_data8|Mux0~3 (
// Equation(s):
// \vga_data8|Mux0~3_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Mux0~2_combout  & \b2bcd_99_inst3|dout[3]~4_combout  # !\vga_data8|Mux0~2_combout  & (\b2bcd_99_inst1|dout[3]~4_combout )) # !\vga_data8|Add8~2_combout  & (\vga_data8|Mux0~2_combout )

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\b2bcd_99_inst3|dout[3]~4_combout ),
	.datac(\b2bcd_99_inst1|dout[3]~4_combout ),
	.datad(\vga_data8|Mux0~2_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux0~3 .lut_mask = 16'hDDA0;
defparam \vga_data8|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \clock_controller_inst|Add4~62 (
// Equation(s):
// \clock_controller_inst|Add4~62_combout  = \clock_controller_inst|data [31] $ \clock_controller_inst|Add4~61 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_controller_inst|Add4~61 ),
	.combout(\clock_controller_inst|Add4~62_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Add4~62 .lut_mask = 16'h3C3C;
defparam \clock_controller_inst|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \clock_controller_inst|data~140 (
// Equation(s):
// \clock_controller_inst|data~140_combout  = \clock_controller_inst|Equal0~4_combout  & (\clock_controller_inst|Add2~30_combout  # \clock_controller_inst|data[27]~139_combout ) # !\clock_controller_inst|Equal0~4_combout  & 
// (!\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|Add4~62_combout )

	.dataa(\clock_controller_inst|Add2~30_combout ),
	.datab(\clock_controller_inst|Equal0~4_combout ),
	.datac(\clock_controller_inst|data[27]~139_combout ),
	.datad(\clock_controller_inst|Add4~62_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~140_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~140 .lut_mask = 16'hCBC8;
defparam \clock_controller_inst|data~140 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \clock_controller_inst|Add3~46 (
// Equation(s):
// \clock_controller_inst|Add3~46_combout  = \clock_controller_inst|Add3~45  $ \clock_controller_inst|data [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|data [31]),
	.cin(\clock_controller_inst|Add3~45 ),
	.combout(\clock_controller_inst|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Add3~46 .lut_mask = 16'h0FF0;
defparam \clock_controller_inst|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \clock_controller_inst|Add1~14 (
// Equation(s):
// \clock_controller_inst|Add1~14_combout  = \clock_controller_inst|Add1~13  $ \clock_controller_inst|data [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_controller_inst|data [31]),
	.cin(\clock_controller_inst|Add1~13 ),
	.combout(\clock_controller_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|Add1~14 .lut_mask = 16'h0FF0;
defparam \clock_controller_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \clock_controller_inst|data~141 (
// Equation(s):
// \clock_controller_inst|data~141_combout  = \clock_controller_inst|data[27]~139_combout  & (\clock_controller_inst|data~140_combout  & (\clock_controller_inst|Add1~14_combout ) # !\clock_controller_inst|data~140_combout  & 
// \clock_controller_inst|Add3~46_combout ) # !\clock_controller_inst|data[27]~139_combout  & \clock_controller_inst|data~140_combout 

	.dataa(\clock_controller_inst|data[27]~139_combout ),
	.datab(\clock_controller_inst|data~140_combout ),
	.datac(\clock_controller_inst|Add3~46_combout ),
	.datad(\clock_controller_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~141_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~141 .lut_mask = 16'hEC64;
defparam \clock_controller_inst|data~141 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \clock_controller_inst|data~142 (
// Equation(s):
// \clock_controller_inst|data~142_combout  = \clock_controller_inst|data~141_combout  & (!\clock_controller_inst|Equal0~5_combout  # !\clock_controller_inst|Equal0~6_combout  # !\clock_controller_inst|Equal0~7_combout )

	.dataa(\clock_controller_inst|Equal0~7_combout ),
	.datab(\clock_controller_inst|data~141_combout ),
	.datac(\clock_controller_inst|Equal0~6_combout ),
	.datad(\clock_controller_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clock_controller_inst|data~142_combout ),
	.cout());
// synopsys translate_off
defparam \clock_controller_inst|data~142 .lut_mask = 16'h4CCC;
defparam \clock_controller_inst|data~142 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X29_Y19_N17
cycloneii_lcell_ff \clock_controller_inst|data[31] (
	.clk(!\clock_controller_inst|clk_10ms~clkctrl_outclk ),
	.datain(\clock_controller_inst|data~142_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_controller_inst|data [31]));

// atom is at LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \b2bcd_99_inst1|Add0~10 (
// Equation(s):
// \b2bcd_99_inst1|Add0~10_combout  = \b2bcd_99_inst1|Add0~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst1|Add0~9 ),
	.combout(\b2bcd_99_inst1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|Add0~10 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \b2bcd_99_inst1|dout[7]~12 (
// Equation(s):
// \b2bcd_99_inst1|dout[7]~12_combout  = \clock_controller_inst|data [31] $ \b2bcd_99_inst1|dout[6]~11  $ !\b2bcd_99_inst1|Add0~10_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [31]),
	.datac(vcc),
	.datad(\b2bcd_99_inst1|Add0~10_combout ),
	.cin(\b2bcd_99_inst1|dout[6]~11 ),
	.combout(\b2bcd_99_inst1|dout[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst1|dout[7]~12 .lut_mask = 16'h3CC3;
defparam \b2bcd_99_inst1|dout[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \b2bcd_99_inst2|Add0~10 (
// Equation(s):
// \b2bcd_99_inst2|Add0~10_combout  = \b2bcd_99_inst2|Add0~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst2|Add0~9 ),
	.combout(\b2bcd_99_inst2|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|Add0~10 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \b2bcd_99_inst2|dout[7]~12 (
// Equation(s):
// \b2bcd_99_inst2|dout[7]~12_combout  = \clock_controller_inst|data [23] $ \b2bcd_99_inst2|dout[6]~11  $ !\b2bcd_99_inst2|Add0~10_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [23]),
	.datac(vcc),
	.datad(\b2bcd_99_inst2|Add0~10_combout ),
	.cin(\b2bcd_99_inst2|dout[6]~11 ),
	.combout(\b2bcd_99_inst2|dout[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst2|dout[7]~12 .lut_mask = 16'h3CC3;
defparam \b2bcd_99_inst2|dout[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \vga_data8|Mux0~0 (
// Equation(s):
// \vga_data8|Mux0~0_combout  = \vga_data8|Add8~2_combout  & (\vga_data8|Add8~1_combout  # \b2bcd_99_inst1|dout[7]~12_combout ) # !\vga_data8|Add8~2_combout  & !\vga_data8|Add8~1_combout  & (\b2bcd_99_inst2|dout[7]~12_combout )

	.dataa(\vga_data8|Add8~2_combout ),
	.datab(\vga_data8|Add8~1_combout ),
	.datac(\b2bcd_99_inst1|dout[7]~12_combout ),
	.datad(\b2bcd_99_inst2|dout[7]~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux0~0 .lut_mask = 16'hB9A8;
defparam \vga_data8|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~8 (
// Equation(s):
// \b2bcd_99_inst4|Add0~8_combout  = \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst4|Add0~7  & VCC # !\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\b2bcd_99_inst4|Add0~7  $ GND)
// \b2bcd_99_inst4|Add0~9  = CARRY(!\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2bcd_99_inst4|Add0~7 )

	.dataa(\b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Add0~7 ),
	.combout(\b2bcd_99_inst4|Add0~8_combout ),
	.cout(\b2bcd_99_inst4|Add0~9 ));
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~8 .lut_mask = 16'h5A05;
defparam \b2bcd_99_inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst4|Add0~10 (
// Equation(s):
// \b2bcd_99_inst4|Add0~10_combout  = \b2bcd_99_inst4|Add0~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst4|Add0~9 ),
	.combout(\b2bcd_99_inst4|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|Add0~10 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \b2bcd_99_inst4|dout[7]~12 (
// Equation(s):
// \b2bcd_99_inst4|dout[7]~12_combout  = \clock_controller_inst|data [7] $ \b2bcd_99_inst4|dout[6]~11  $ !\b2bcd_99_inst4|Add0~10_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [7]),
	.datac(vcc),
	.datad(\b2bcd_99_inst4|Add0~10_combout ),
	.cin(\b2bcd_99_inst4|dout[6]~11 ),
	.combout(\b2bcd_99_inst4|dout[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst4|dout[7]~12 .lut_mask = 16'h3CC3;
defparam \b2bcd_99_inst4|dout[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \b2bcd_99_inst3|Add0~10 (
// Equation(s):
// \b2bcd_99_inst3|Add0~10_combout  = \b2bcd_99_inst3|Add0~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\b2bcd_99_inst3|Add0~9 ),
	.combout(\b2bcd_99_inst3|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|Add0~10 .lut_mask = 16'hF0F0;
defparam \b2bcd_99_inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \b2bcd_99_inst3|dout[7]~12 (
// Equation(s):
// \b2bcd_99_inst3|dout[7]~12_combout  = \clock_controller_inst|data [15] $ \b2bcd_99_inst3|dout[6]~11  $ !\b2bcd_99_inst3|Add0~10_combout 

	.dataa(vcc),
	.datab(\clock_controller_inst|data [15]),
	.datac(vcc),
	.datad(\b2bcd_99_inst3|Add0~10_combout ),
	.cin(\b2bcd_99_inst3|dout[6]~11 ),
	.combout(\b2bcd_99_inst3|dout[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2bcd_99_inst3|dout[7]~12 .lut_mask = 16'h3CC3;
defparam \b2bcd_99_inst3|dout[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \vga_data8|Mux0~1 (
// Equation(s):
// \vga_data8|Mux0~1_combout  = \vga_data8|Add8~1_combout  & (\vga_data8|Mux0~0_combout  & (\b2bcd_99_inst3|dout[7]~12_combout ) # !\vga_data8|Mux0~0_combout  & \b2bcd_99_inst4|dout[7]~12_combout ) # !\vga_data8|Add8~1_combout  & \vga_data8|Mux0~0_combout 

	.dataa(\vga_data8|Add8~1_combout ),
	.datab(\vga_data8|Mux0~0_combout ),
	.datac(\b2bcd_99_inst4|dout[7]~12_combout ),
	.datad(\b2bcd_99_inst3|dout[7]~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux0~1 .lut_mask = 16'hEC64;
defparam \vga_data8|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \vga_data8|Mux0~4 (
// Equation(s):
// \vga_data8|Mux0~4_combout  = \vga_data8|Add8~3_combout  & (\vga_data8|Mux0~1_combout ) # !\vga_data8|Add8~3_combout  & \vga_data8|Mux0~3_combout 

	.dataa(\vga_data8|Add8~3_combout ),
	.datab(vcc),
	.datac(\vga_data8|Mux0~3_combout ),
	.datad(\vga_data8|Mux0~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux0~4 .lut_mask = 16'hFA50;
defparam \vga_data8|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X34_Y21_N3
cycloneii_lcell_ff \vga_data8|addr_rom[7] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_data8|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|addr_rom [7]));

// atom is at M4K_X26_Y21
cycloneii_ram_block \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\vga_data8|addr_rom [7],\vga_data8|addr_rom [6],\vga_data8|addr_rom [5],\vga_data8|addr_rom [4],\vga_data8|addr_rom [3],\vga_data8|addr_rom [2],\vga_data8|addr_rom [1],\vga_data8|addr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .init_file = "digits.mif";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ALTSYNCRAM";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000702020212121E1212423F00000000003F42420212121E1212423F00000000001F2242424242424242221F00000000001C2242010101010142427C00000000001F22424242221E2222221F0000000000E74242223C2414141808080000000000182440405C62424242221C00000000003C4242422418244242423C0000000000080808080810102020427E00000000003844424242463A0202241800000000001C22424040221E0202027E0000000000F82020FE2224242830302000000000003C4242402018204042423C00000000007E4204081020404242423C00000000007C10101010101010101C1000000000001824424242424242422418000000;
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \vga_data8|Add0~1 (
// Equation(s):
// \vga_data8|Add0~1_cout  = CARRY(\vga_data8|hcnt [0] & \vga_data8|hcnt [1])

	.dataa(\vga_data8|hcnt [0]),
	.datab(\vga_data8|hcnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_data8|Add0~1_cout ));
// synopsys translate_off
defparam \vga_data8|Add0~1 .lut_mask = 16'h0088;
defparam \vga_data8|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \vga_data8|Add0~3 (
// Equation(s):
// \vga_data8|Add0~3_cout  = CARRY(!\vga_data8|Add0~1_cout  # !\vga_data8|hcnt [2])

	.dataa(vcc),
	.datab(\vga_data8|hcnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~1_cout ),
	.combout(),
	.cout(\vga_data8|Add0~3_cout ));
// synopsys translate_off
defparam \vga_data8|Add0~3 .lut_mask = 16'h003F;
defparam \vga_data8|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \vga_data8|Add0~4 (
// Equation(s):
// \vga_data8|Add0~4_combout  = \vga_data8|hcnt [3] & (\vga_data8|Add0~3_cout  $ GND) # !\vga_data8|hcnt [3] & !\vga_data8|Add0~3_cout  & VCC
// \vga_data8|Add0~5  = CARRY(\vga_data8|hcnt [3] & !\vga_data8|Add0~3_cout )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~3_cout ),
	.combout(\vga_data8|Add0~4_combout ),
	.cout(\vga_data8|Add0~5 ));
// synopsys translate_off
defparam \vga_data8|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_data8|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \vga_data8|Add0~6 (
// Equation(s):
// \vga_data8|Add0~6_combout  = \vga_data8|hcnt [4] & !\vga_data8|Add0~5  # !\vga_data8|hcnt [4] & (\vga_data8|Add0~5  # GND)
// \vga_data8|Add0~7  = CARRY(!\vga_data8|Add0~5  # !\vga_data8|hcnt [4])

	.dataa(\vga_data8|hcnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~5 ),
	.combout(\vga_data8|Add0~6_combout ),
	.cout(\vga_data8|Add0~7 ));
// synopsys translate_off
defparam \vga_data8|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_data8|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \vga_data8|Add0~8 (
// Equation(s):
// \vga_data8|Add0~8_combout  = \vga_data8|hcnt [5] & (\vga_data8|Add0~7  $ GND) # !\vga_data8|hcnt [5] & !\vga_data8|Add0~7  & VCC
// \vga_data8|Add0~9  = CARRY(\vga_data8|hcnt [5] & !\vga_data8|Add0~7 )

	.dataa(vcc),
	.datab(\vga_data8|hcnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~7 ),
	.combout(\vga_data8|Add0~8_combout ),
	.cout(\vga_data8|Add0~9 ));
// synopsys translate_off
defparam \vga_data8|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_data8|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \vga_data8|Add2~0 (
// Equation(s):
// \vga_data8|Add2~0_combout  = \vga_data8|Add0~8_combout  $ (\vga_data8|Add0~4_combout  # \vga_data8|Add0~6_combout )

	.dataa(vcc),
	.datab(\vga_data8|Add0~8_combout ),
	.datac(\vga_data8|Add0~4_combout ),
	.datad(\vga_data8|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add2~0 .lut_mask = 16'h333C;
defparam \vga_data8|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \vga_data8|Add2~1 (
// Equation(s):
// \vga_data8|Add2~1_combout  = \vga_data8|Add0~10_combout  $ (\vga_data8|Add0~8_combout  & (\vga_data8|Add0~4_combout  # \vga_data8|Add0~6_combout ))

	.dataa(\vga_data8|Add0~10_combout ),
	.datab(\vga_data8|Add0~8_combout ),
	.datac(\vga_data8|Add0~4_combout ),
	.datad(\vga_data8|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add2~1 .lut_mask = 16'h666A;
defparam \vga_data8|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \vga_data8|Add1~0 (
// Equation(s):
// \vga_data8|Add1~0_combout  = \vga_data8|Add0~10_combout  & \vga_data8|Add0~8_combout  & \vga_data8|Add0~4_combout  & \vga_data8|Add0~6_combout 

	.dataa(\vga_data8|Add0~10_combout ),
	.datab(\vga_data8|Add0~8_combout ),
	.datac(\vga_data8|Add0~4_combout ),
	.datad(\vga_data8|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add1~0 .lut_mask = 16'h8000;
defparam \vga_data8|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \vga_data8|Add2~2 (
// Equation(s):
// \vga_data8|Add2~2_combout  = \vga_data8|Add0~10_combout  & \vga_data8|Add0~8_combout  & (\vga_data8|Add0~4_combout  $ \vga_data8|Add0~6_combout )

	.dataa(\vga_data8|Add0~10_combout ),
	.datab(\vga_data8|Add0~8_combout ),
	.datac(\vga_data8|Add0~4_combout ),
	.datad(\vga_data8|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add2~2 .lut_mask = 16'h0880;
defparam \vga_data8|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \vga_data8|Add0~12 (
// Equation(s):
// \vga_data8|Add0~12_combout  = \vga_data8|hcnt [7] & (\vga_data8|Add0~11  $ GND) # !\vga_data8|hcnt [7] & !\vga_data8|Add0~11  & VCC
// \vga_data8|Add0~13  = CARRY(\vga_data8|hcnt [7] & !\vga_data8|Add0~11 )

	.dataa(\vga_data8|hcnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\vga_data8|Add0~11 ),
	.combout(\vga_data8|Add0~12_combout ),
	.cout(\vga_data8|Add0~13 ));
// synopsys translate_off
defparam \vga_data8|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_data8|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \vga_data8|Add2~3 (
// Equation(s):
// \vga_data8|Add2~3_combout  = \vga_data8|Add1~0_combout  $ \vga_data8|Add2~2_combout  $ !\vga_data8|Add0~12_combout 

	.dataa(vcc),
	.datab(\vga_data8|Add1~0_combout ),
	.datac(\vga_data8|Add2~2_combout ),
	.datad(\vga_data8|Add0~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add2~3 .lut_mask = 16'h3CC3;
defparam \vga_data8|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \vga_data8|Add0~14 (
// Equation(s):
// \vga_data8|Add0~14_combout  = \vga_data8|Add0~13  $ \vga_data8|hcnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\vga_data8|hcnt [8]),
	.cin(\vga_data8|Add0~13 ),
	.combout(\vga_data8|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add0~14 .lut_mask = 16'h0FF0;
defparam \vga_data8|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \vga_data8|Add2~4 (
// Equation(s):
// \vga_data8|Add2~4_combout  = \vga_data8|Add0~14_combout  $ (\vga_data8|Add2~2_combout  & (!\vga_data8|Add0~12_combout  # !\vga_data8|Add1~0_combout ) # !\vga_data8|Add2~2_combout  & (\vga_data8|Add1~0_combout  # \vga_data8|Add0~12_combout ))

	.dataa(\vga_data8|Add2~2_combout ),
	.datab(\vga_data8|Add1~0_combout ),
	.datac(\vga_data8|Add0~14_combout ),
	.datad(\vga_data8|Add0~12_combout ),
	.cin(gnd),
	.combout(\vga_data8|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Add2~4 .lut_mask = 16'h871E;
defparam \vga_data8|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \vga_data8|Mux4~3 (
// Equation(s):
// \vga_data8|Mux4~3_combout  = \vga_data8|Mux4~2_combout  & (\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [1] # !\vga_data8|hcnt [2]) # !\vga_data8|Mux4~2_combout  & \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [3] & 
// (\vga_data8|hcnt [2])

	.dataa(\vga_data8|Mux4~2_combout ),
	.datab(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [1]),
	.datad(\vga_data8|hcnt [2]),
	.cin(gnd),
	.combout(\vga_data8|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux4~3 .lut_mask = 16'hE4AA;
defparam \vga_data8|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \vga_data8|Mux4~0 (
// Equation(s):
// \vga_data8|Mux4~0_combout  = \vga_data8|hcnt [3] & (\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [4] # \vga_data8|hcnt [2]) # !\vga_data8|hcnt [3] & \vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [6] & (!\vga_data8|hcnt 
// [2])

	.dataa(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [6]),
	.datab(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\vga_data8|hcnt [3]),
	.datad(\vga_data8|hcnt [2]),
	.cin(gnd),
	.combout(\vga_data8|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux4~0 .lut_mask = 16'hF0CA;
defparam \vga_data8|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \vga_data8|Mux4~1 (
// Equation(s):
// \vga_data8|Mux4~1_combout  = \vga_data8|Mux4~0_combout  & (\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [5] # !\vga_data8|hcnt [2]) # !\vga_data8|Mux4~0_combout  & (\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [7] & 
// \vga_data8|hcnt [2])

	.dataa(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [5]),
	.datab(\vga_data8|ram256_data|altsyncram_component|auto_generated|q_a [7]),
	.datac(\vga_data8|Mux4~0_combout ),
	.datad(\vga_data8|hcnt [2]),
	.cin(gnd),
	.combout(\vga_data8|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux4~1 .lut_mask = 16'hACF0;
defparam \vga_data8|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \vga_data8|Mux4~4 (
// Equation(s):
// \vga_data8|Mux4~4_combout  = \vga_data8|hcnt [4] & (\vga_data8|hcnt [3] & (\vga_data8|Mux4~1_combout ) # !\vga_data8|hcnt [3] & \vga_data8|Mux4~3_combout ) # !\vga_data8|hcnt [4] & (\vga_data8|hcnt [3] & \vga_data8|Mux4~3_combout  # !\vga_data8|hcnt [3] & 
// (\vga_data8|Mux4~1_combout ))

	.dataa(\vga_data8|hcnt [4]),
	.datab(\vga_data8|Mux4~3_combout ),
	.datac(\vga_data8|hcnt [3]),
	.datad(\vga_data8|Mux4~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Mux4~4 .lut_mask = 16'hED48;
defparam \vga_data8|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \vga_data8|rgb30[20]~45 (
// Equation(s):
// \vga_data8|rgb30[20]~45_combout  = \vga_data8|Mux4~4_combout  & (\vga_data8|hcnt [9] $ (!\vga_data8|LessThan6~5_combout  & \vga_data8|hcnt [8]))

	.dataa(\vga_data8|LessThan6~5_combout ),
	.datab(\vga_data8|hcnt [8]),
	.datac(\vga_data8|hcnt [9]),
	.datad(\vga_data8|Mux4~4_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[20]~45 .lut_mask = 16'hB400;
defparam \vga_data8|rgb30[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N21
cycloneii_lcell_ff \vga_data8|hcnt[26] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [26]));

// atom is at LCFF_X24_Y20_N25
cycloneii_lcell_ff \vga_data8|hcnt[28] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [28]));

// atom is at LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \vga_data8|Equal1~3 (
// Equation(s):
// \vga_data8|Equal1~3_combout  = !\vga_data8|hcnt [12] & !\vga_data8|hcnt [28] & !\vga_data8|hcnt [11] & !\vga_data8|hcnt [27]

	.dataa(\vga_data8|hcnt [12]),
	.datab(\vga_data8|hcnt [28]),
	.datac(\vga_data8|hcnt [11]),
	.datad(\vga_data8|hcnt [27]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~3 .lut_mask = 16'h0001;
defparam \vga_data8|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N17
cycloneii_lcell_ff \vga_data8|hcnt[24] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [24]));

// atom is at LCFF_X24_Y20_N13
cycloneii_lcell_ff \vga_data8|hcnt[22] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~44_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [22]));

// atom is at LCFF_X24_Y20_N11
cycloneii_lcell_ff \vga_data8|hcnt[21] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~42_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [21]));

// atom is at LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \vga_data8|Equal1~0 (
// Equation(s):
// \vga_data8|Equal1~0_combout  = !\vga_data8|hcnt [23] & !\vga_data8|hcnt [24] & !\vga_data8|hcnt [22] & !\vga_data8|hcnt [21]

	.dataa(\vga_data8|hcnt [23]),
	.datab(\vga_data8|hcnt [24]),
	.datac(\vga_data8|hcnt [22]),
	.datad(\vga_data8|hcnt [21]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~0 .lut_mask = 16'h0001;
defparam \vga_data8|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X24_Y20_N7
cycloneii_lcell_ff \vga_data8|hcnt[19] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\vga_data8|Add11~38_combout ),
	.sdata(gnd),
	.aclr(!\rst_n~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vga_data8|hcnt [19]));

// atom is at LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \vga_data8|Equal1~1 (
// Equation(s):
// \vga_data8|Equal1~1_combout  = !\vga_data8|hcnt [17] & !\vga_data8|hcnt [19] & !\vga_data8|hcnt [18] & !\vga_data8|hcnt [20]

	.dataa(\vga_data8|hcnt [17]),
	.datab(\vga_data8|hcnt [19]),
	.datac(\vga_data8|hcnt [18]),
	.datad(\vga_data8|hcnt [20]),
	.cin(gnd),
	.combout(\vga_data8|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~1 .lut_mask = 16'h0001;
defparam \vga_data8|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \vga_data8|Equal1~4 (
// Equation(s):
// \vga_data8|Equal1~4_combout  = \vga_data8|Equal1~2_combout  & \vga_data8|Equal1~3_combout  & \vga_data8|Equal1~0_combout  & \vga_data8|Equal1~1_combout 

	.dataa(\vga_data8|Equal1~2_combout ),
	.datab(\vga_data8|Equal1~3_combout ),
	.datac(\vga_data8|Equal1~0_combout ),
	.datad(\vga_data8|Equal1~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~4 .lut_mask = 16'h8000;
defparam \vga_data8|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \vga_data8|Equal1~5 (
// Equation(s):
// \vga_data8|Equal1~5_combout  = !\vga_data8|hcnt [25] & !\vga_data8|hcnt [26] & \vga_data8|Equal1~4_combout 

	.dataa(vcc),
	.datab(\vga_data8|hcnt [25]),
	.datac(\vga_data8|hcnt [26]),
	.datad(\vga_data8|Equal1~4_combout ),
	.cin(gnd),
	.combout(\vga_data8|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|Equal1~5 .lut_mask = 16'h0300;
defparam \vga_data8|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \vga_data8|vblock~1 (
// Equation(s):
// \vga_data8|vblock~1_combout  = \vga_data8|vcnt [4] # \vga_data8|vcnt [3] & !\vga_data8|LessThan8~0_combout 

	.dataa(\vga_data8|vcnt [3]),
	.datab(\vga_data8|vcnt [4]),
	.datac(\vga_data8|LessThan8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_data8|vblock~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|vblock~1 .lut_mask = 16'hCECE;
defparam \vga_data8|vblock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \vga_data8|rgb30[20]~46 (
// Equation(s):
// \vga_data8|rgb30[20]~46_combout  = \vga_data8|always0~2_combout  & (\vga_data8|vcnt [6] $ (\vga_data8|vcnt [5] & \vga_data8|vblock~1_combout ))

	.dataa(\vga_data8|always0~2_combout ),
	.datab(\vga_data8|vcnt [6]),
	.datac(\vga_data8|vcnt [5]),
	.datad(\vga_data8|vblock~1_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[20]~46 .lut_mask = 16'h2888;
defparam \vga_data8|rgb30[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \vga_data8|rgb30[20]~47 (
// Equation(s):
// \vga_data8|rgb30[20]~47_combout  = !\vga_data8|vcnt [9] & !\vga_data8|hcnt [10] & \vga_data8|rgb30[20]~46_combout  & \vga_data8|vcnt [7]

	.dataa(\vga_data8|vcnt [9]),
	.datab(\vga_data8|hcnt [10]),
	.datac(\vga_data8|rgb30[20]~46_combout ),
	.datad(\vga_data8|vcnt [7]),
	.cin(gnd),
	.combout(\vga_data8|rgb30[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[20]~47 .lut_mask = 16'h1000;
defparam \vga_data8|rgb30[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \vga_data8|rgb30[20]~48 (
// Equation(s):
// \vga_data8|rgb30[20]~48_combout  = \vga_data8|rgb30[9]~44_combout  & \vga_data8|rgb30[20]~45_combout  & \vga_data8|Equal1~5_combout  & \vga_data8|rgb30[20]~47_combout 

	.dataa(\vga_data8|rgb30[9]~44_combout ),
	.datab(\vga_data8|rgb30[20]~45_combout ),
	.datac(\vga_data8|Equal1~5_combout ),
	.datad(\vga_data8|rgb30[20]~47_combout ),
	.cin(gnd),
	.combout(\vga_data8|rgb30[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|rgb30[20]~48 .lut_mask = 16'h8000;
defparam \vga_data8|rgb30[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \vga_data8|LessThan0~0 (
// Equation(s):
// \vga_data8|LessThan0~0_combout  = \vga_data8|hcnt [10] # \vga_data8|hcnt [7] # !\vga_data8|Equal1~6_combout  # !\vga_data8|LessThan2~0_combout 

	.dataa(\vga_data8|LessThan2~0_combout ),
	.datab(\vga_data8|hcnt [10]),
	.datac(\vga_data8|Equal1~6_combout ),
	.datad(\vga_data8|hcnt [7]),
	.cin(gnd),
	.combout(\vga_data8|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan0~0 .lut_mask = 16'hFFDF;
defparam \vga_data8|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \vga_data8|LessThan1~0 (
// Equation(s):
// \vga_data8|LessThan1~0_combout  = !\vga_data8|vcnt [5] & !\vga_data8|vcnt [9] & !\vga_data8|vcnt [6]

	.dataa(\vga_data8|vcnt [5]),
	.datab(\vga_data8|vcnt [9]),
	.datac(vcc),
	.datad(\vga_data8|vcnt [6]),
	.cin(gnd),
	.combout(\vga_data8|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan1~0 .lut_mask = 16'h0011;
defparam \vga_data8|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \vga_data8|LessThan1~1 (
// Equation(s):
// \vga_data8|LessThan1~1_combout  = \vga_data8|vcnt [4] # !\vga_data8|always0~3_combout  # !\vga_data8|LessThan1~0_combout 

	.dataa(vcc),
	.datab(\vga_data8|vcnt [4]),
	.datac(\vga_data8|LessThan1~0_combout ),
	.datad(\vga_data8|always0~3_combout ),
	.cin(gnd),
	.combout(\vga_data8|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_data8|LessThan1~1 .lut_mask = 16'hCFFF;
defparam \vga_data8|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_C8
cycloneii_io \r[0]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[0]));
// synopsys translate_off
defparam \r[0]~I .input_async_reset = "none";
defparam \r[0]~I .input_power_up = "low";
defparam \r[0]~I .input_register_mode = "none";
defparam \r[0]~I .input_sync_reset = "none";
defparam \r[0]~I .oe_async_reset = "none";
defparam \r[0]~I .oe_power_up = "low";
defparam \r[0]~I .oe_register_mode = "none";
defparam \r[0]~I .oe_sync_reset = "none";
defparam \r[0]~I .operation_mode = "output";
defparam \r[0]~I .output_async_reset = "none";
defparam \r[0]~I .output_power_up = "low";
defparam \r[0]~I .output_register_mode = "none";
defparam \r[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F10
cycloneii_io \r[1]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[1]));
// synopsys translate_off
defparam \r[1]~I .input_async_reset = "none";
defparam \r[1]~I .input_power_up = "low";
defparam \r[1]~I .input_register_mode = "none";
defparam \r[1]~I .input_sync_reset = "none";
defparam \r[1]~I .oe_async_reset = "none";
defparam \r[1]~I .oe_power_up = "low";
defparam \r[1]~I .oe_register_mode = "none";
defparam \r[1]~I .oe_sync_reset = "none";
defparam \r[1]~I .operation_mode = "output";
defparam \r[1]~I .output_async_reset = "none";
defparam \r[1]~I .output_power_up = "low";
defparam \r[1]~I .output_register_mode = "none";
defparam \r[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G10
cycloneii_io \r[2]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[2]));
// synopsys translate_off
defparam \r[2]~I .input_async_reset = "none";
defparam \r[2]~I .input_power_up = "low";
defparam \r[2]~I .input_register_mode = "none";
defparam \r[2]~I .input_sync_reset = "none";
defparam \r[2]~I .oe_async_reset = "none";
defparam \r[2]~I .oe_power_up = "low";
defparam \r[2]~I .oe_register_mode = "none";
defparam \r[2]~I .oe_sync_reset = "none";
defparam \r[2]~I .operation_mode = "output";
defparam \r[2]~I .output_async_reset = "none";
defparam \r[2]~I .output_power_up = "low";
defparam \r[2]~I .output_register_mode = "none";
defparam \r[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D9
cycloneii_io \r[3]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[3]));
// synopsys translate_off
defparam \r[3]~I .input_async_reset = "none";
defparam \r[3]~I .input_power_up = "low";
defparam \r[3]~I .input_register_mode = "none";
defparam \r[3]~I .input_sync_reset = "none";
defparam \r[3]~I .oe_async_reset = "none";
defparam \r[3]~I .oe_power_up = "low";
defparam \r[3]~I .oe_register_mode = "none";
defparam \r[3]~I .oe_sync_reset = "none";
defparam \r[3]~I .operation_mode = "output";
defparam \r[3]~I .output_async_reset = "none";
defparam \r[3]~I .output_power_up = "low";
defparam \r[3]~I .output_register_mode = "none";
defparam \r[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C9
cycloneii_io \r[4]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[4]));
// synopsys translate_off
defparam \r[4]~I .input_async_reset = "none";
defparam \r[4]~I .input_power_up = "low";
defparam \r[4]~I .input_register_mode = "none";
defparam \r[4]~I .input_sync_reset = "none";
defparam \r[4]~I .oe_async_reset = "none";
defparam \r[4]~I .oe_power_up = "low";
defparam \r[4]~I .oe_register_mode = "none";
defparam \r[4]~I .oe_sync_reset = "none";
defparam \r[4]~I .operation_mode = "output";
defparam \r[4]~I .output_async_reset = "none";
defparam \r[4]~I .output_power_up = "low";
defparam \r[4]~I .output_register_mode = "none";
defparam \r[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A8
cycloneii_io \r[5]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[5]));
// synopsys translate_off
defparam \r[5]~I .input_async_reset = "none";
defparam \r[5]~I .input_power_up = "low";
defparam \r[5]~I .input_register_mode = "none";
defparam \r[5]~I .input_sync_reset = "none";
defparam \r[5]~I .oe_async_reset = "none";
defparam \r[5]~I .oe_power_up = "low";
defparam \r[5]~I .oe_register_mode = "none";
defparam \r[5]~I .oe_sync_reset = "none";
defparam \r[5]~I .operation_mode = "output";
defparam \r[5]~I .output_async_reset = "none";
defparam \r[5]~I .output_power_up = "low";
defparam \r[5]~I .output_register_mode = "none";
defparam \r[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H11
cycloneii_io \r[6]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[6]));
// synopsys translate_off
defparam \r[6]~I .input_async_reset = "none";
defparam \r[6]~I .input_power_up = "low";
defparam \r[6]~I .input_register_mode = "none";
defparam \r[6]~I .input_sync_reset = "none";
defparam \r[6]~I .oe_async_reset = "none";
defparam \r[6]~I .oe_power_up = "low";
defparam \r[6]~I .oe_register_mode = "none";
defparam \r[6]~I .oe_sync_reset = "none";
defparam \r[6]~I .operation_mode = "output";
defparam \r[6]~I .output_async_reset = "none";
defparam \r[6]~I .output_power_up = "low";
defparam \r[6]~I .output_register_mode = "none";
defparam \r[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H12
cycloneii_io \r[7]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[7]));
// synopsys translate_off
defparam \r[7]~I .input_async_reset = "none";
defparam \r[7]~I .input_power_up = "low";
defparam \r[7]~I .input_register_mode = "none";
defparam \r[7]~I .input_sync_reset = "none";
defparam \r[7]~I .oe_async_reset = "none";
defparam \r[7]~I .oe_power_up = "low";
defparam \r[7]~I .oe_register_mode = "none";
defparam \r[7]~I .oe_sync_reset = "none";
defparam \r[7]~I .operation_mode = "output";
defparam \r[7]~I .output_async_reset = "none";
defparam \r[7]~I .output_power_up = "low";
defparam \r[7]~I .output_register_mode = "none";
defparam \r[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F11
cycloneii_io \r[8]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[8]));
// synopsys translate_off
defparam \r[8]~I .input_async_reset = "none";
defparam \r[8]~I .input_power_up = "low";
defparam \r[8]~I .input_register_mode = "none";
defparam \r[8]~I .input_sync_reset = "none";
defparam \r[8]~I .oe_async_reset = "none";
defparam \r[8]~I .oe_power_up = "low";
defparam \r[8]~I .oe_register_mode = "none";
defparam \r[8]~I .oe_sync_reset = "none";
defparam \r[8]~I .operation_mode = "output";
defparam \r[8]~I .output_async_reset = "none";
defparam \r[8]~I .output_power_up = "low";
defparam \r[8]~I .output_register_mode = "none";
defparam \r[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E10
cycloneii_io \r[9]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r[9]));
// synopsys translate_off
defparam \r[9]~I .input_async_reset = "none";
defparam \r[9]~I .input_power_up = "low";
defparam \r[9]~I .input_register_mode = "none";
defparam \r[9]~I .input_sync_reset = "none";
defparam \r[9]~I .oe_async_reset = "none";
defparam \r[9]~I .oe_power_up = "low";
defparam \r[9]~I .oe_register_mode = "none";
defparam \r[9]~I .oe_sync_reset = "none";
defparam \r[9]~I .operation_mode = "output";
defparam \r[9]~I .output_async_reset = "none";
defparam \r[9]~I .output_power_up = "low";
defparam \r[9]~I .output_register_mode = "none";
defparam \r[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B9
cycloneii_io \g[0]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[0]));
// synopsys translate_off
defparam \g[0]~I .input_async_reset = "none";
defparam \g[0]~I .input_power_up = "low";
defparam \g[0]~I .input_register_mode = "none";
defparam \g[0]~I .input_sync_reset = "none";
defparam \g[0]~I .oe_async_reset = "none";
defparam \g[0]~I .oe_power_up = "low";
defparam \g[0]~I .oe_register_mode = "none";
defparam \g[0]~I .oe_sync_reset = "none";
defparam \g[0]~I .operation_mode = "output";
defparam \g[0]~I .output_async_reset = "none";
defparam \g[0]~I .output_power_up = "low";
defparam \g[0]~I .output_register_mode = "none";
defparam \g[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A9
cycloneii_io \g[1]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[1]));
// synopsys translate_off
defparam \g[1]~I .input_async_reset = "none";
defparam \g[1]~I .input_power_up = "low";
defparam \g[1]~I .input_register_mode = "none";
defparam \g[1]~I .input_sync_reset = "none";
defparam \g[1]~I .oe_async_reset = "none";
defparam \g[1]~I .oe_power_up = "low";
defparam \g[1]~I .oe_register_mode = "none";
defparam \g[1]~I .oe_sync_reset = "none";
defparam \g[1]~I .operation_mode = "output";
defparam \g[1]~I .output_async_reset = "none";
defparam \g[1]~I .output_power_up = "low";
defparam \g[1]~I .output_register_mode = "none";
defparam \g[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C10
cycloneii_io \g[2]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[2]));
// synopsys translate_off
defparam \g[2]~I .input_async_reset = "none";
defparam \g[2]~I .input_power_up = "low";
defparam \g[2]~I .input_register_mode = "none";
defparam \g[2]~I .input_sync_reset = "none";
defparam \g[2]~I .oe_async_reset = "none";
defparam \g[2]~I .oe_power_up = "low";
defparam \g[2]~I .oe_register_mode = "none";
defparam \g[2]~I .oe_sync_reset = "none";
defparam \g[2]~I .operation_mode = "output";
defparam \g[2]~I .output_async_reset = "none";
defparam \g[2]~I .output_power_up = "low";
defparam \g[2]~I .output_register_mode = "none";
defparam \g[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D10
cycloneii_io \g[3]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[3]));
// synopsys translate_off
defparam \g[3]~I .input_async_reset = "none";
defparam \g[3]~I .input_power_up = "low";
defparam \g[3]~I .input_register_mode = "none";
defparam \g[3]~I .input_sync_reset = "none";
defparam \g[3]~I .oe_async_reset = "none";
defparam \g[3]~I .oe_power_up = "low";
defparam \g[3]~I .oe_register_mode = "none";
defparam \g[3]~I .oe_sync_reset = "none";
defparam \g[3]~I .operation_mode = "output";
defparam \g[3]~I .output_async_reset = "none";
defparam \g[3]~I .output_power_up = "low";
defparam \g[3]~I .output_register_mode = "none";
defparam \g[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B10
cycloneii_io \g[4]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[4]));
// synopsys translate_off
defparam \g[4]~I .input_async_reset = "none";
defparam \g[4]~I .input_power_up = "low";
defparam \g[4]~I .input_register_mode = "none";
defparam \g[4]~I .input_sync_reset = "none";
defparam \g[4]~I .oe_async_reset = "none";
defparam \g[4]~I .oe_power_up = "low";
defparam \g[4]~I .oe_register_mode = "none";
defparam \g[4]~I .oe_sync_reset = "none";
defparam \g[4]~I .operation_mode = "output";
defparam \g[4]~I .output_async_reset = "none";
defparam \g[4]~I .output_power_up = "low";
defparam \g[4]~I .output_register_mode = "none";
defparam \g[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A10
cycloneii_io \g[5]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[5]));
// synopsys translate_off
defparam \g[5]~I .input_async_reset = "none";
defparam \g[5]~I .input_power_up = "low";
defparam \g[5]~I .input_register_mode = "none";
defparam \g[5]~I .input_sync_reset = "none";
defparam \g[5]~I .oe_async_reset = "none";
defparam \g[5]~I .oe_power_up = "low";
defparam \g[5]~I .oe_register_mode = "none";
defparam \g[5]~I .oe_sync_reset = "none";
defparam \g[5]~I .operation_mode = "output";
defparam \g[5]~I .output_async_reset = "none";
defparam \g[5]~I .output_power_up = "low";
defparam \g[5]~I .output_register_mode = "none";
defparam \g[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G11
cycloneii_io \g[6]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[6]));
// synopsys translate_off
defparam \g[6]~I .input_async_reset = "none";
defparam \g[6]~I .input_power_up = "low";
defparam \g[6]~I .input_register_mode = "none";
defparam \g[6]~I .input_sync_reset = "none";
defparam \g[6]~I .oe_async_reset = "none";
defparam \g[6]~I .oe_power_up = "low";
defparam \g[6]~I .oe_register_mode = "none";
defparam \g[6]~I .oe_sync_reset = "none";
defparam \g[6]~I .operation_mode = "output";
defparam \g[6]~I .output_async_reset = "none";
defparam \g[6]~I .output_power_up = "low";
defparam \g[6]~I .output_register_mode = "none";
defparam \g[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D11
cycloneii_io \g[7]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[7]));
// synopsys translate_off
defparam \g[7]~I .input_async_reset = "none";
defparam \g[7]~I .input_power_up = "low";
defparam \g[7]~I .input_register_mode = "none";
defparam \g[7]~I .input_sync_reset = "none";
defparam \g[7]~I .oe_async_reset = "none";
defparam \g[7]~I .oe_power_up = "low";
defparam \g[7]~I .oe_register_mode = "none";
defparam \g[7]~I .oe_sync_reset = "none";
defparam \g[7]~I .operation_mode = "output";
defparam \g[7]~I .output_async_reset = "none";
defparam \g[7]~I .output_power_up = "low";
defparam \g[7]~I .output_register_mode = "none";
defparam \g[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E12
cycloneii_io \g[8]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[8]));
// synopsys translate_off
defparam \g[8]~I .input_async_reset = "none";
defparam \g[8]~I .input_power_up = "low";
defparam \g[8]~I .input_register_mode = "none";
defparam \g[8]~I .input_sync_reset = "none";
defparam \g[8]~I .oe_async_reset = "none";
defparam \g[8]~I .oe_power_up = "low";
defparam \g[8]~I .oe_register_mode = "none";
defparam \g[8]~I .oe_sync_reset = "none";
defparam \g[8]~I .operation_mode = "output";
defparam \g[8]~I .output_async_reset = "none";
defparam \g[8]~I .output_power_up = "low";
defparam \g[8]~I .output_register_mode = "none";
defparam \g[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D12
cycloneii_io \g[9]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[9]));
// synopsys translate_off
defparam \g[9]~I .input_async_reset = "none";
defparam \g[9]~I .input_power_up = "low";
defparam \g[9]~I .input_register_mode = "none";
defparam \g[9]~I .input_sync_reset = "none";
defparam \g[9]~I .oe_async_reset = "none";
defparam \g[9]~I .oe_power_up = "low";
defparam \g[9]~I .oe_register_mode = "none";
defparam \g[9]~I .oe_sync_reset = "none";
defparam \g[9]~I .operation_mode = "output";
defparam \g[9]~I .output_async_reset = "none";
defparam \g[9]~I .output_power_up = "low";
defparam \g[9]~I .output_register_mode = "none";
defparam \g[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J13
cycloneii_io \b[0]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .input_async_reset = "none";
defparam \b[0]~I .input_power_up = "low";
defparam \b[0]~I .input_register_mode = "none";
defparam \b[0]~I .input_sync_reset = "none";
defparam \b[0]~I .oe_async_reset = "none";
defparam \b[0]~I .oe_power_up = "low";
defparam \b[0]~I .oe_register_mode = "none";
defparam \b[0]~I .oe_sync_reset = "none";
defparam \b[0]~I .operation_mode = "output";
defparam \b[0]~I .output_async_reset = "none";
defparam \b[0]~I .output_power_up = "low";
defparam \b[0]~I .output_register_mode = "none";
defparam \b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J14
cycloneii_io \b[1]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .input_async_reset = "none";
defparam \b[1]~I .input_power_up = "low";
defparam \b[1]~I .input_register_mode = "none";
defparam \b[1]~I .input_sync_reset = "none";
defparam \b[1]~I .oe_async_reset = "none";
defparam \b[1]~I .oe_power_up = "low";
defparam \b[1]~I .oe_register_mode = "none";
defparam \b[1]~I .oe_sync_reset = "none";
defparam \b[1]~I .operation_mode = "output";
defparam \b[1]~I .output_async_reset = "none";
defparam \b[1]~I .output_power_up = "low";
defparam \b[1]~I .output_register_mode = "none";
defparam \b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F12
cycloneii_io \b[2]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .input_async_reset = "none";
defparam \b[2]~I .input_power_up = "low";
defparam \b[2]~I .input_register_mode = "none";
defparam \b[2]~I .input_sync_reset = "none";
defparam \b[2]~I .oe_async_reset = "none";
defparam \b[2]~I .oe_power_up = "low";
defparam \b[2]~I .oe_register_mode = "none";
defparam \b[2]~I .oe_sync_reset = "none";
defparam \b[2]~I .operation_mode = "output";
defparam \b[2]~I .output_async_reset = "none";
defparam \b[2]~I .output_power_up = "low";
defparam \b[2]~I .output_register_mode = "none";
defparam \b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G12
cycloneii_io \b[3]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .input_async_reset = "none";
defparam \b[3]~I .input_power_up = "low";
defparam \b[3]~I .input_register_mode = "none";
defparam \b[3]~I .input_sync_reset = "none";
defparam \b[3]~I .oe_async_reset = "none";
defparam \b[3]~I .oe_power_up = "low";
defparam \b[3]~I .oe_register_mode = "none";
defparam \b[3]~I .oe_sync_reset = "none";
defparam \b[3]~I .operation_mode = "output";
defparam \b[3]~I .output_async_reset = "none";
defparam \b[3]~I .output_power_up = "low";
defparam \b[3]~I .output_register_mode = "none";
defparam \b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J10
cycloneii_io \b[4]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .input_async_reset = "none";
defparam \b[4]~I .input_power_up = "low";
defparam \b[4]~I .input_register_mode = "none";
defparam \b[4]~I .input_sync_reset = "none";
defparam \b[4]~I .oe_async_reset = "none";
defparam \b[4]~I .oe_power_up = "low";
defparam \b[4]~I .oe_register_mode = "none";
defparam \b[4]~I .oe_sync_reset = "none";
defparam \b[4]~I .operation_mode = "output";
defparam \b[4]~I .output_async_reset = "none";
defparam \b[4]~I .output_power_up = "low";
defparam \b[4]~I .output_register_mode = "none";
defparam \b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J11
cycloneii_io \b[5]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .input_async_reset = "none";
defparam \b[5]~I .input_power_up = "low";
defparam \b[5]~I .input_register_mode = "none";
defparam \b[5]~I .input_sync_reset = "none";
defparam \b[5]~I .oe_async_reset = "none";
defparam \b[5]~I .oe_power_up = "low";
defparam \b[5]~I .oe_register_mode = "none";
defparam \b[5]~I .oe_sync_reset = "none";
defparam \b[5]~I .operation_mode = "output";
defparam \b[5]~I .output_async_reset = "none";
defparam \b[5]~I .output_power_up = "low";
defparam \b[5]~I .output_register_mode = "none";
defparam \b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C11
cycloneii_io \b[6]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .input_async_reset = "none";
defparam \b[6]~I .input_power_up = "low";
defparam \b[6]~I .input_register_mode = "none";
defparam \b[6]~I .input_sync_reset = "none";
defparam \b[6]~I .oe_async_reset = "none";
defparam \b[6]~I .oe_power_up = "low";
defparam \b[6]~I .oe_register_mode = "none";
defparam \b[6]~I .oe_sync_reset = "none";
defparam \b[6]~I .operation_mode = "output";
defparam \b[6]~I .output_async_reset = "none";
defparam \b[6]~I .output_power_up = "low";
defparam \b[6]~I .output_register_mode = "none";
defparam \b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B11
cycloneii_io \b[7]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .input_async_reset = "none";
defparam \b[7]~I .input_power_up = "low";
defparam \b[7]~I .input_register_mode = "none";
defparam \b[7]~I .input_sync_reset = "none";
defparam \b[7]~I .oe_async_reset = "none";
defparam \b[7]~I .oe_power_up = "low";
defparam \b[7]~I .oe_register_mode = "none";
defparam \b[7]~I .oe_sync_reset = "none";
defparam \b[7]~I .operation_mode = "output";
defparam \b[7]~I .output_async_reset = "none";
defparam \b[7]~I .output_power_up = "low";
defparam \b[7]~I .output_register_mode = "none";
defparam \b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C12
cycloneii_io \b[8]~I (
	.datain(\vga_data8|rgb30[20]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[8]));
// synopsys translate_off
defparam \b[8]~I .input_async_reset = "none";
defparam \b[8]~I .input_power_up = "low";
defparam \b[8]~I .input_register_mode = "none";
defparam \b[8]~I .input_sync_reset = "none";
defparam \b[8]~I .oe_async_reset = "none";
defparam \b[8]~I .oe_power_up = "low";
defparam \b[8]~I .oe_register_mode = "none";
defparam \b[8]~I .oe_sync_reset = "none";
defparam \b[8]~I .operation_mode = "output";
defparam \b[8]~I .output_async_reset = "none";
defparam \b[8]~I .output_power_up = "low";
defparam \b[8]~I .output_register_mode = "none";
defparam \b[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B12
cycloneii_io \b[9]~I (
	.datain(\vga_data8|rgb30[9]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[9]));
// synopsys translate_off
defparam \b[9]~I .input_async_reset = "none";
defparam \b[9]~I .input_power_up = "low";
defparam \b[9]~I .input_register_mode = "none";
defparam \b[9]~I .input_sync_reset = "none";
defparam \b[9]~I .oe_async_reset = "none";
defparam \b[9]~I .oe_power_up = "low";
defparam \b[9]~I .oe_register_mode = "none";
defparam \b[9]~I .oe_sync_reset = "none";
defparam \b[9]~I .operation_mode = "output";
defparam \b[9]~I .output_async_reset = "none";
defparam \b[9]~I .output_power_up = "low";
defparam \b[9]~I .output_register_mode = "none";
defparam \b[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A7
cycloneii_io \hsync~I (
	.datain(\vga_data8|LessThan0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hsync));
// synopsys translate_off
defparam \hsync~I .input_async_reset = "none";
defparam \hsync~I .input_power_up = "low";
defparam \hsync~I .input_register_mode = "none";
defparam \hsync~I .input_sync_reset = "none";
defparam \hsync~I .oe_async_reset = "none";
defparam \hsync~I .oe_power_up = "low";
defparam \hsync~I .oe_register_mode = "none";
defparam \hsync~I .oe_sync_reset = "none";
defparam \hsync~I .operation_mode = "output";
defparam \hsync~I .output_async_reset = "none";
defparam \hsync~I .output_power_up = "low";
defparam \hsync~I .output_register_mode = "none";
defparam \hsync~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D8
cycloneii_io \vsync~I (
	.datain(\vga_data8|LessThan1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(vsync));
// synopsys translate_off
defparam \vsync~I .input_async_reset = "none";
defparam \vsync~I .input_power_up = "low";
defparam \vsync~I .input_register_mode = "none";
defparam \vsync~I .input_sync_reset = "none";
defparam \vsync~I .oe_async_reset = "none";
defparam \vsync~I .oe_power_up = "low";
defparam \vsync~I .oe_register_mode = "none";
defparam \vsync~I .oe_sync_reset = "none";
defparam \vsync~I .operation_mode = "output";
defparam \vsync~I .output_async_reset = "none";
defparam \vsync~I .output_power_up = "low";
defparam \vsync~I .output_register_mode = "none";
defparam \vsync~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B8
cycloneii_io \VGA_CLK~I (
	.datain(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D6
cycloneii_io \VGA_BLANK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B7
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
