
---------- Begin Simulation Statistics ----------
final_tick                               1378199166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142001                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870532                       # Number of bytes of host memory used
host_op_rate                                   240651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9857.95                       # Real time elapsed on the host
host_tick_rate                               25347870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837591                       # Number of instructions simulated
sim_ops                                    2372328828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.249878                       # Number of seconds simulated
sim_ticks                                249877988500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       866665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1733171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      9066923                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    110624977                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38747954                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     59428181                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     20680227                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     118107381                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       152544                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong         8812                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      1078061                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      1057458                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect       405162                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       149375                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      8299562                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1598841                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      1495882                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1160516                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      1689182                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1374446                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      1325553                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      1128451                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       747474                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       831337                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       502657                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       592848                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       422643                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       529695                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       449188                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       365315                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       294892                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       239669                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       311192                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       129324                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26        78686                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28        64327                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      1237202                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       904098                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       492971                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     26842873                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong       666491                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      1532959                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      1494874                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      1245837                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      1894423                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1797631                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      2556437                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      2180263                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      1558626                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      1557976                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1096521                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1184369                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15       769014                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16       951711                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17       571845                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18       604770                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       503531                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       593663                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       367857                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       530057                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       225881                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       219524                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       193911                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     19399982                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       364706                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      2501525                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       2606510                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4867120                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       344438986                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      293754790                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      9067215                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167652                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     31174444                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    343700187                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837589                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390427                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    450272679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.313405                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.271015                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    264051964     58.64%     58.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     73724898     16.37%     75.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     25752174      5.72%     80.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28686988      6.37%     87.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     14833437      3.29%     90.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4915614      1.09%     91.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3139273      0.70%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3993887      0.89%     93.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     31174444      6.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    450272679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654168                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027392                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836515     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027358     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390427                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817508                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837589                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.428537                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.428537                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    287238973                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1051110083                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       59957324                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        90719360                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      9087848                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     52716087                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         133091065                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1924602                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          42062965                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              485365                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         118107381                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78186997                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           406527976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2230258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            726172841                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         4460                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      18175696                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.236330                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     84098981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41354464                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.453055                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    499719602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.414717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.366206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      303997787     60.83%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11616596      2.32%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15373241      3.08%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11612958      2.32%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10636357      2.13%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17416667      3.49%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11498872      2.30%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9679457      1.94%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      107887667     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    499719602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          178685                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          20016                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 36375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10568777                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       68630673                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.544242                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          180722029                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         42056629                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      96494767                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    169436030                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           65                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       601133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59649874                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    935061341                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    138665400                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     11433576                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    771743986                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       849589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     20704197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      9087848                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     22419906                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       434247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12067338                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        18884                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        23259                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1833                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     65408638                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     24859758                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        23259                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9187134                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1381643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       882473454                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           755865390                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.652388                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       575714872                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.512469                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            759547038                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1202074777                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     646335250                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.700017                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.700017                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2153738      0.27%      0.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    593549381     75.79%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          358      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          153      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         1880      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           40      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        19838      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           61      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    143757768     18.36%     94.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     43537084      5.56%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           49      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157135      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    783177562                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        179116                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       374783                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       178416                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       604120                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    780844708                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2097498569                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    755686974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1278150936                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        935061160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       783177562                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    343670913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     31798626                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    549033279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    499719602                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.567234                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.711782                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    231560558     46.34%     46.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     56335487     11.27%     57.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     44676331      8.94%     66.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     31099491      6.22%     72.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    136047735     27.22%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    499719602                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.567120                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78187389                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 456                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     27957973                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15438456                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    169436030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59649874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     330809264                       # number of misc regfile reads
system.switch_cpus_1.numCycles              499755977                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     146442712                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940150                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     88295882                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       80993584                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      5121694                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       265454                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2559320749                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1005358363                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1226437978                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       120077802                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     40804668                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      9087848                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    143117444                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      482497828                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      1311750                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1632775511                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          203                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       236916962                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1354186275                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1919993900                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5573323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11146648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            375                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             531417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       468551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           398114                       # Transaction distribution
system.membus.trans_dist::ReadExReq            335089                       # Transaction distribution
system.membus.trans_dist::ReadExResp           335089                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        531417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2599677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2599677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2599677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            866506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  866506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              866506                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3828941000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4698231000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1378199166500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4699601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2218284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          999                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4221081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           873723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          873723                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4698601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16716972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16719972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    468611648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              468739584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          867041                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29987264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6440366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6439991     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    375      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6440366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7324056000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8358486499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1500499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          442                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4706376                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4706818                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          442                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4706376                       # number of overall hits
system.l2.overall_hits::total                 4706818                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          559                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       865948                       # number of demand (read+write) misses
system.l2.demand_misses::total                 866507                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          559                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       865948                       # number of overall misses
system.l2.overall_misses::total                866507                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     48196500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  76029824500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76078021000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     48196500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  76029824500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76078021000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5572324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5573325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5572324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5573325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.558442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.155402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.558442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.155402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 86219.141324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87799.526646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87798.507110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 86219.141324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87799.526646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87798.507110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              468551                       # number of writebacks
system.l2.writebacks::total                    468551                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       865948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            866507                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       865948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           866507                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     42616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  67370344500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67412961000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     42616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  67370344500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67412961000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.558442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.155402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.558442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.155402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76237.030411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77799.526646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77798.518650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76237.030411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77799.526646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77798.518650                       # average overall mshr miss latency
system.l2.replacements                         867041                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1749733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1749733                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1749733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1749733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          999                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              999                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          999                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          999                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       538634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                538634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       335089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              335089                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  29194333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29194333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       873723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            873723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.383519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87124.117772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87124.117772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       335089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         335089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  25843443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25843443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.383519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77124.117772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77124.117772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     48196500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48196500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.558442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86219.141324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86219.141324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     42616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.558442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76237.030411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76237.030411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      4167742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4167742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       530859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          530859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  46835491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46835491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      4698601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4698601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.112982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88225.858467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88225.858467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       530859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       530859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  41526901000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41526901000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.112982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78225.858467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78225.858467                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11784571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    899809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.096747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.896064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       154.059664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1125.659013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    27.221864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 31434.163395                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.034352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.959295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90040225                       # Number of tag accesses
system.l2.tags.data_accesses                 90040225                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        35712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     55420672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55456384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        35712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29987264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29987264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       865948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              866506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       468551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             468551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       142918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    221790932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221933850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       142918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           142918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120007625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120007625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120007625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       142918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    221790932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            341941475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    468551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    865170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045153338500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             440938                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      866506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     468551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    866506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   468551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             55858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             54544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27533                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15479133000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4328640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31711533000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17879.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36629.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   429389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194655                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                866506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               468551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  782581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       710202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.235043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.964003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.809148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       531973     74.90%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115918     16.32%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22647      3.19%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10375      1.46%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6746      0.95%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4394      0.62%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3191      0.45%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2872      0.40%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12086      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       710202                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.645965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.057081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.868878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        28228     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           10      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.563057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20026     70.91%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              515      1.82%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7079     25.06%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              540      1.91%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               55406592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29985472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55456384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29987264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       221.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  249896802500                       # Total gap between requests
system.mem_ctrls.avgGap                     187180.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        35712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     55370880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29985472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 142917.750436429487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 221591666.926676899195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120000453.741446688771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       865948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       468551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19627250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31691905750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6020935421250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35174.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36597.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12850117.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2486490720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1321597365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3048501540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1210246560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19725026880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      67874082090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38796025920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       134461971075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.110507                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100160735500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8343920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 141373333000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2584387260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1373619225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3132796380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1235443500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19725026880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      69403706160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37507921440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       134962900845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.115204                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96789991250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8343920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 144744077250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358098985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78185563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1503796028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358098985                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78185563                       # number of overall hits
system.cpu.icache.overall_hits::total      1503796028                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1434                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3642                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2208                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1434                       # number of overall misses
system.cpu.icache.overall_misses::total          3642                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     78709500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78709500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     78709500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78709500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78186997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1503799670                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78186997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1503799670                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 54888.075314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21611.614498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 54888.075314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21611.614498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2696                       # number of writebacks
system.cpu.icache.writebacks::total              2696                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          433                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          433                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     54368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     54368500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54368500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 54314.185814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54314.185814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 54314.185814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54314.185814                       # average overall mshr miss latency
system.cpu.icache.replacements                   2696                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358098985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78185563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1503796028                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1434                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3642                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     78709500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78709500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78186997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1503799670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 54888.075314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21611.614498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          433                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     54368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 54314.185814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54314.185814                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.175372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1503799236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3208                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          468765.347880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.285934                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.889438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.034940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3007602548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3007602548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    419555746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20878432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    148039881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        588474059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419555746                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20878432                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    148039881                       # number of overall hits
system.cpu.dcache.overall_hits::total       588474059                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14239596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       601765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7440470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22281831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14239596                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       601765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7440470                       # number of overall misses
system.cpu.dcache.overall_misses::total      22281831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13810329500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 216086827579                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 229897157079                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13810329500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 216086827579                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 229897157079                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795342                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    155480351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    610755890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    155480351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    610755890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.047855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.047855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22949.705450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 29042.093790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10317.695933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22949.705450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 29042.093790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10317.695933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4449347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            522668                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.512760                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9935596                       # number of writebacks
system.cpu.dcache.writebacks::total           9935596                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1868146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1868146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1868146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1868146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       601765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5572324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6174089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       601765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5572324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6174089                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13208564500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 134393401579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 147601966079                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13208564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 134393401579                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 147601966079                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21949.705450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24118.016393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23906.679363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21949.705450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24118.016393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23906.679363                       # average overall mshr miss latency
system.cpu.dcache.replacements               20413173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310652725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17684327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    114117347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       442454399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11103242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       483337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6566642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18153221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9372095500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 178730436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 188102531500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    120683989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    460607620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.054412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19390.395314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 27217.935133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10361.936953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1868011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1868011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       483337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4698631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5181968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8888758500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  97912560000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 106801318500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.026604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.038933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18390.395314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 20838.529350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20610.184876                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    108903021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3194105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33922534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146019660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3136354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       118428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       873828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4128610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4438234000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  37356391579                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41794625579                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37476.221839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 42750.279894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10123.171135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       118428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       873693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       992121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4319806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  36480841579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40800647579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.035751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36476.221839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 41754.760058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41124.668845                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           608887744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20413685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.827429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   381.293076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    37.876565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    92.825651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.744713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.073978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.181300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1241925465                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1241925465                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1378199166500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110800500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 352088366000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
