
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120614                       # Number of seconds simulated
sim_ticks                                120613607751                       # Number of ticks simulated
final_tick                               1178472429064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55351                       # Simulator instruction rate (inst/s)
host_op_rate                                    69974                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3033416                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888944                       # Number of bytes of host memory used
host_seconds                                 39761.65                       # Real time elapsed on the host
sim_insts                                  2200858371                       # Number of instructions simulated
sim_ops                                    2782289630                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3097856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1597184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4698112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1629440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1629440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12478                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36704                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12730                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12730                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25684133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13242154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38951757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13509587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13509587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13509587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25684133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13242154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52461344                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144794248                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175162                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085413                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931767                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9389742                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670817                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437886                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87769                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104470975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128021078                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175162                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108703                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256675                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5759745                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102508                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141712571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114523638     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783656      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362572      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379204      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270419      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127124      0.80%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779560      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977391      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13509007      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141712571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160056                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884159                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103297013                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7178947                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26840609                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109528                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4286465                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730764                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6454                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154423512                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4286465                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103813500                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4459383                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1552630                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26424106                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176479                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152967404                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1346                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400561                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26721                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214001972                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712992516                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712992516                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45742747                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34032                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18010                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3804887                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310439                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689675                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149103532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139178208                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109017                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25162798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57097088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1988                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141712571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84336839     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23732677     16.75%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948342      8.43%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7803228      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908116      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704138      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064422      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118995      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95814      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141712571                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976802     74.79%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156938     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172386     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114945790     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011359      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361016     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844021      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139178208                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961214                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421484130                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174301043                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135062283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140484334                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200850                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973698                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160006                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4286465                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3757416                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256207                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149137564                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185827                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901676                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18010                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233910                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136803432                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110109                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374776                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952522                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291173                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842413                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.944813                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135068113                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135062283                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81505814                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221146319                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.932788                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368561                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26724239                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956768                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137426106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708380                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88325186     64.27%     64.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507708     16.38%     80.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809023      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816701      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765529      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537892      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561479      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095095      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007493      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137426106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007493                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283564768                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302578992                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3081677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447942                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447942                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618195849                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186365016                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145791190                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144794248                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22218052                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18315426                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1985012                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9125421                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8522853                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2332470                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87844                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108306278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122038179                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22218052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10855323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25512483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5870571                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3788294                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12564533                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1642377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141459426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.059399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.479740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115946943     81.96%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1327497      0.94%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1882621      1.33%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2464316      1.74%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2763408      1.95%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2055595      1.45%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1183672      0.84%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1740281      1.23%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12095093      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141459426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.153446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.842839                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107111421                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5382138                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25055816                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57913                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3852137                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3548975                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147269609                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3852137                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107851476                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1073549                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2978972                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24376472                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1326814                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146294479                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1287                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        266949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548549                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1108                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204002768                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    683463486                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    683463486                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166724921                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37277774                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38841                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22566                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4007749                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13904812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7225386                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119811                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1576922                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142189366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133083543                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26939                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20433634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48193861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141459426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.940790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.503299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85140567     60.19%     60.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22686100     16.04%     76.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12567901      8.88%     85.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8100176      5.73%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7438192      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2962651      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1800429      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       514764      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248646      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141459426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64012     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94104     33.41%     56.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123567     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111731504     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2029181      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16275      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12137184      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7169399      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133083543                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.919122                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281683                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407935134                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162662126                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130541342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133365226                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       324733                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2902641                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173346                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3852137                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         812982                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108978                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142228163                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1333133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13904812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7225386                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22523                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1119645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287390                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131283174                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11971547                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1800369                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19139330                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18396146                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7167783                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.906688                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130541556                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130541342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76461787                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207711653                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.901564                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368115                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97642565                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120006936                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22229894                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017630                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137607289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.872097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.680362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88960528     64.65%     64.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23388935     17.00%     81.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9187421      6.68%     88.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4728156      3.44%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4123143      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1981902      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1716173      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808677      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2712354      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137607289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97642565                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120006936                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18054200                       # Number of memory references committed
system.switch_cpus1.commit.loads             11002163                       # Number of loads committed
system.switch_cpus1.commit.membars              16274                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17211717                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108170084                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2448663                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2712354                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           277131765                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288325899                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3334822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97642565                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120006936                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97642565                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.482901                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.482901                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.674354                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.674354                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591569284                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181114988                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137949899                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32548                       # number of misc regfile writes
system.l20.replacements                         24212                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552487                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28308                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.516992                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.570913                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.437173                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3125.498826                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           967.493088                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000351                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236204                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73833                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73833                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16025                       # number of Writeback hits
system.l20.Writeback_hits::total                16025                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73833                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73833                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73833                       # number of overall hits
system.l20.overall_hits::total                  73833                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24202                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24212                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24202                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24212                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24202                       # number of overall misses
system.l20.overall_misses::total                24212                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2114178                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5670095746                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5672209924                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2114178                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5670095746                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5672209924                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2114178                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5670095746                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5672209924                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98035                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16025                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16025                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98035                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98045                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98035                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98045                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246948                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246948                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246948                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234282.114949                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234272.671568                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234282.114949                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234272.671568                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234282.114949                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234272.671568                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4733                       # number of writebacks
system.l20.writebacks::total                     4733                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24202                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24212                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24202                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24212                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24202                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24212                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4218737720                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4220253486                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4218737720                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4220253486                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4218737720                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4220253486                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246948                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246948                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246948                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174313.598876                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174304.208079                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174313.598876                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174304.208079                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174313.598876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174304.208079                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12494                       # number of replacements
system.l21.tagsinuse                      4095.976886                       # Cycle average of tags in use
system.l21.total_refs                          390231                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16590                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.522061                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.888788                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.184612                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2726.808423                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1278.095063                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000777                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.665725                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.312035                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38649                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38649                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22845                       # number of Writeback hits
system.l21.Writeback_hits::total                22845                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38649                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38649                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38649                       # number of overall hits
system.l21.overall_hits::total                  38649                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12473                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12487                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12478                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12492                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12478                       # number of overall misses
system.l21.overall_misses::total                12492                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3334593                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3417145212                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3420479805                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1284608                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1284608                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3334593                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3418429820                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3421764413                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3334593                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3418429820                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3421764413                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51122                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51136                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22845                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22845                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51127                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51141                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51127                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51141                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243985                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244192                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244059                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244266                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244059                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244266                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 238185.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 273963.377856                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 273923.264595                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 256921.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 256921.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 238185.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 273956.549126                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 273916.459574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 238185.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 273956.549126                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 273916.459574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7997                       # number of writebacks
system.l21.writebacks::total                     7997                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12473                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12487                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12478                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12492                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12478                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12492                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2495003                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2667642934                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2670137937                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       985263                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       985263                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2495003                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2668628197                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2671123200                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2495003                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2668628197                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2671123200                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243985                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244192                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244059                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244266                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244059                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244266                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178214.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213873.401267                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 213833.421719                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 197052.600000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 197052.600000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 178214.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 213866.661084                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 213826.705091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 178214.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 213866.661084                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 213826.705091                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941589                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110159                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840200.289091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941589                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102498                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102498                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102498                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102498                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102498                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102498                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2302178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2302178                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102508                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98035                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219288                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98291                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1945.440457                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954545                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17494                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663950                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663950                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       409948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       409948                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410068                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410068                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46307076165                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46307076165                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14191456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14191456                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46321267621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46321267621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46321267621                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46321267621                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364493                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364493                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074018                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036073                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021499                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021499                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021499                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021499                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112958.414640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112958.414640                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 118262.133333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 118262.133333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112959.966691                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112959.966691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112959.966691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112959.966691                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16025                       # number of writebacks
system.cpu0.dcache.writebacks::total            16025                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       311913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       311913                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312033                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312033                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98035                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98035                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10747232882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10747232882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10747232882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10747232882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10747232882                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10747232882                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005140                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005140                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005140                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005140                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109626.489335                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109626.489335                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109626.489335                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109626.489335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109626.489335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109626.489335                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995908                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015787938                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043838.909457                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995908                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12564517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12564517                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12564517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12564517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12564517                       # number of overall hits
system.cpu1.icache.overall_hits::total       12564517                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3936598                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3936598                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3936598                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3936598                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3936598                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3936598                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12564533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12564533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12564533                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12564533                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12564533                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12564533                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 246037.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 246037.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 246037.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 246037.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 246037.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 246037.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3450793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3450793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3450793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3450793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3450793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3450793                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 246485.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 246485.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 246485.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 246485.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 246485.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 246485.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51126                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172431841                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51382                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3355.880289                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.232067                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.767933                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911063                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088937                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8913763                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8913763                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7015450                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7015450                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15929213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15929213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15929213                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15929213                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148937                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3052                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3052                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151989                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151989                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151989                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151989                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21177383563                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21177383563                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    649731673                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    649731673                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21827115236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21827115236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21827115236                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21827115236                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9062700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9062700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7018502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7018502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16081202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16081202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16081202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16081202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016434                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009451                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009451                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009451                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009451                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 142190.211720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 142190.211720                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 212887.179882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 212887.179882                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 143609.835159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 143609.835159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 143609.835159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 143609.835159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1041323                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 130165.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22845                       # number of writebacks
system.cpu1.dcache.writebacks::total            22845                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97815                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97815                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3047                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100862                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100862                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51122                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51127                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6052944958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6052944958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1326108                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1326108                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6054271066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6054271066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6054271066                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6054271066                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118401.959196                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118401.959196                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 265221.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 265221.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118416.317523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118416.317523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118416.317523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118416.317523                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
