digraph "CFG for '_ZL12reduceKernelPfS_i' function" {
	label="CFG for '_ZL12reduceKernelPfS_i' function";

	Node0x535b610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = udiv i32 %12, %9\l  %17 = mul i32 %16, %9\l  %18 = icmp ugt i32 %12, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %9\l  %22 = icmp slt i32 %15, %2\l  br i1 %22, label %27, label %23\l|{<s0>T|<s1>F}}"];
	Node0x535b610:s0 -> Node0x535db60;
	Node0x535b610:s1 -> Node0x535dbf0;
	Node0x535dbf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%23:\l23:                                               \l  %24 = phi float [ 0.000000e+00, %3 ], [ %33, %27 ]\l  %25 = sext i32 %15 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  store float %24, float addrspace(1)* %26, align 4, !tbaa !16\l  ret void\l}"];
	Node0x535db60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %34, %27 ], [ %15, %3 ]\l  %29 = phi float [ %33, %27 ], [ 0.000000e+00, %3 ]\l  %30 = sext i32 %28 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %33 = fadd contract float %29, %32\l  %34 = add nsw i32 %28, %21\l  %35 = icmp slt i32 %34, %2\l  br i1 %35, label %27, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x535db60:s0 -> Node0x535db60;
	Node0x535db60:s1 -> Node0x535dbf0;
}
