-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ParamEst_NN_normalize_ap_fixed_ap_fixed_16_6_5_3_0_PARAMEST_NN_config17_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of ParamEst_NN_normalize_ap_fixed_ap_fixed_16_6_5_3_0_PARAMEST_NN_config17_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_3C00 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000011110000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv25_3200 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000011001000000000";
    constant ap_const_lv25_9A00 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001001101000000000";
    constant ap_const_lv25_4A00 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100101000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv25_1FFEDB0 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111110110110110000";
    constant ap_const_lv25_10800 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000100000000000";
    constant ap_const_lv25_1FFECC0 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111110110011000000";
    constant ap_const_lv25_8200 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000001000000000";
    constant ap_const_lv25_7200 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000111001000000000";
    constant ap_const_lv25_4800 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100100000000000";
    constant ap_const_lv25_1F000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000011111000000000000";
    constant ap_const_lv25_1FF7400 : STD_LOGIC_VECTOR (24 downto 0) := "1111111110111010000000000";
    constant ap_const_lv25_19A00 : STD_LOGIC_VECTOR (24 downto 0) := "0000000011001101000000000";
    constant ap_const_lv25_B600 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001011011000000000";
    constant ap_const_lv25_1FFE950 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111110100101010000";
    constant ap_const_lv25_11600 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010001011000000000";
    constant ap_const_lv25_6800 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000110100000000000";
    constant ap_const_lv25_1FFDA00 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111101101000000000";
    constant ap_const_lv25_EE10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001110111000010000";
    constant ap_const_lv25_1FFD9B0 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111101100110110000";
    constant ap_const_lv25_7A00 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000111101000000000";
    constant ap_const_lv25_1FF9200 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111001001000000000";
    constant ap_const_lv25_1FFAA00 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111010101000000000";
    constant ap_const_lv25_1000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_const_lv25_1FFE0C0 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111110000011000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv24_FFE820 : STD_LOGIC_VECTOR (23 downto 0) := "111111111110100000100000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_344_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_fu_352_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln54_5_fu_368_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_5_fu_382_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_5_fu_390_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_6_fu_406_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_6_fu_414_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_7_fu_430_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_7_fu_438_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_8_fu_454_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_8_fu_462_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_9_fu_478_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_3_fu_486_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_9_fu_490_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_28_fu_506_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_10_fu_514_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_1_fu_530_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_4_fu_538_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_11_fu_542_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_2_fu_558_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_12_fu_566_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_3_fu_582_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_13_fu_590_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_4_fu_606_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_14_fu_614_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_10_fu_630_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_15_fu_638_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_11_fu_654_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_16_fu_662_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_12_fu_678_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_17_fu_686_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_13_fu_702_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_18_fu_710_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln54_15_fu_726_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_14_fu_740_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_5_fu_748_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_19_fu_752_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_15_fu_768_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_20_fu_776_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_16_fu_792_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_21_fu_800_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln54_19_fu_816_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_17_fu_830_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_22_fu_838_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_18_fu_854_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_6_fu_862_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_23_fu_866_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_19_fu_882_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_7_fu_890_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_24_fu_894_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_20_fu_910_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_25_fu_918_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_21_fu_934_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_26_fu_942_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_22_fu_958_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_27_fu_966_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_23_fu_982_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_28_fu_990_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_24_fu_1006_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_8_fu_1014_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_29_fu_1018_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_25_fu_1034_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln54_30_fu_1042_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_26_fu_1058_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln85_fu_1066_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln54_31_fu_1070_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln54_29_fu_1076_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln54_fu_378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_1_fu_736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_2_fu_826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_9_fu_1086_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    add_ln54_10_fu_514_p2 <= std_logic_vector(unsigned(y_28_fu_506_p3) + unsigned(ap_const_lv25_10800));
    add_ln54_11_fu_542_p2 <= std_logic_vector(signed(sext_ln54_4_fu_538_p1) + signed(ap_const_lv25_1FFECC0));
    add_ln54_12_fu_566_p2 <= std_logic_vector(unsigned(y_2_fu_558_p3) + unsigned(ap_const_lv25_8200));
    add_ln54_13_fu_590_p2 <= std_logic_vector(unsigned(y_3_fu_582_p3) + unsigned(ap_const_lv25_7200));
    add_ln54_14_fu_614_p2 <= std_logic_vector(unsigned(y_4_fu_606_p3) + unsigned(ap_const_lv25_4800));
    add_ln54_15_fu_638_p2 <= std_logic_vector(unsigned(y_10_fu_630_p3) + unsigned(ap_const_lv25_1F000));
    add_ln54_16_fu_662_p2 <= std_logic_vector(unsigned(y_11_fu_654_p3) + unsigned(ap_const_lv25_1FF7400));
    add_ln54_17_fu_686_p2 <= std_logic_vector(unsigned(y_12_fu_678_p3) + unsigned(ap_const_lv25_19A00));
    add_ln54_18_fu_710_p2 <= std_logic_vector(unsigned(y_13_fu_702_p3) + unsigned(ap_const_lv25_B600));
    add_ln54_19_fu_752_p2 <= std_logic_vector(signed(sext_ln54_5_fu_748_p1) + signed(ap_const_lv25_1FFE950));
    add_ln54_20_fu_776_p2 <= std_logic_vector(unsigned(y_15_fu_768_p3) + unsigned(ap_const_lv25_11600));
    add_ln54_21_fu_800_p2 <= std_logic_vector(unsigned(y_16_fu_792_p3) + unsigned(ap_const_lv25_6800));
    add_ln54_22_fu_838_p2 <= std_logic_vector(unsigned(y_17_fu_830_p3) + unsigned(ap_const_lv25_1FFDA00));
    add_ln54_23_fu_866_p2 <= std_logic_vector(signed(sext_ln54_6_fu_862_p1) + signed(ap_const_lv25_EE10));
    add_ln54_24_fu_894_p2 <= std_logic_vector(signed(sext_ln54_7_fu_890_p1) + signed(ap_const_lv25_1FFD9B0));
    add_ln54_25_fu_918_p2 <= std_logic_vector(unsigned(y_20_fu_910_p3) + unsigned(ap_const_lv25_7A00));
    add_ln54_26_fu_942_p2 <= std_logic_vector(unsigned(y_21_fu_934_p3) + unsigned(ap_const_lv25_1FF9200));
    add_ln54_27_fu_966_p2 <= std_logic_vector(unsigned(y_22_fu_958_p3) + unsigned(ap_const_lv25_1FFAA00));
    add_ln54_28_fu_990_p2 <= std_logic_vector(unsigned(y_23_fu_982_p3) + unsigned(ap_const_lv25_1000));
    add_ln54_29_fu_1018_p2 <= std_logic_vector(signed(sext_ln54_8_fu_1014_p1) + signed(ap_const_lv25_1FFE0C0));
    add_ln54_30_fu_1042_p2 <= std_logic_vector(unsigned(y_25_fu_1034_p3) + unsigned(ap_const_lv25_7200));
    add_ln54_31_fu_1070_p2 <= std_logic_vector(signed(sext_ln85_fu_1066_p1) + signed(ap_const_lv24_FFE820));
    add_ln54_5_fu_390_p2 <= std_logic_vector(unsigned(y_5_fu_382_p3) + unsigned(ap_const_lv25_3C00));
    add_ln54_6_fu_414_p2 <= std_logic_vector(unsigned(y_6_fu_406_p3) + unsigned(ap_const_lv25_3200));
    add_ln54_7_fu_438_p2 <= std_logic_vector(unsigned(y_7_fu_430_p3) + unsigned(ap_const_lv25_9A00));
    add_ln54_8_fu_462_p2 <= std_logic_vector(unsigned(y_8_fu_454_p3) + unsigned(ap_const_lv25_4A00));
    add_ln54_9_fu_490_p2 <= std_logic_vector(signed(sext_ln54_3_fu_486_p1) + signed(ap_const_lv25_1FFEDB0));
    add_ln54_fu_352_p2 <= std_logic_vector(unsigned(y_fu_344_p3) + unsigned(ap_const_lv25_3C00));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_352_p2(24 downto 9);
    ap_return_1 <= sext_ln54_fu_378_p1;
    ap_return_10 <= add_ln54_13_fu_590_p2(24 downto 9);
    ap_return_11 <= add_ln54_14_fu_614_p2(24 downto 9);
    ap_return_12 <= add_ln54_15_fu_638_p2(24 downto 9);
    ap_return_13 <= add_ln54_16_fu_662_p2(24 downto 9);
    ap_return_14 <= add_ln54_17_fu_686_p2(24 downto 9);
    ap_return_15 <= add_ln54_18_fu_710_p2(24 downto 9);
    ap_return_16 <= sext_ln54_1_fu_736_p1;
    ap_return_17 <= add_ln54_19_fu_752_p2(24 downto 9);
    ap_return_18 <= add_ln54_20_fu_776_p2(24 downto 9);
    ap_return_19 <= add_ln54_21_fu_800_p2(24 downto 9);
    ap_return_2 <= add_ln54_5_fu_390_p2(24 downto 9);
    ap_return_20 <= sext_ln54_2_fu_826_p1;
    ap_return_21 <= add_ln54_22_fu_838_p2(24 downto 9);
    ap_return_22 <= add_ln54_23_fu_866_p2(24 downto 9);
    ap_return_23 <= add_ln54_24_fu_894_p2(24 downto 9);
    ap_return_24 <= add_ln54_25_fu_918_p2(24 downto 9);
    ap_return_25 <= add_ln54_26_fu_942_p2(24 downto 9);
    ap_return_26 <= add_ln54_27_fu_966_p2(24 downto 9);
    ap_return_27 <= add_ln54_28_fu_990_p2(24 downto 9);
    ap_return_28 <= add_ln54_29_fu_1018_p2(24 downto 9);
    ap_return_29 <= add_ln54_30_fu_1042_p2(24 downto 9);
    ap_return_3 <= add_ln54_6_fu_414_p2(24 downto 9);
    ap_return_30 <= sext_ln54_9_fu_1086_p1;
    ap_return_4 <= add_ln54_7_fu_438_p2(24 downto 9);
    ap_return_5 <= add_ln54_8_fu_462_p2(24 downto 9);
    ap_return_6 <= add_ln54_9_fu_490_p2(24 downto 9);
    ap_return_7 <= add_ln54_10_fu_514_p2(24 downto 9);
    ap_return_8 <= add_ln54_11_fu_542_p2(24 downto 9);
    ap_return_9 <= add_ln54_12_fu_566_p2(24 downto 9);
        sext_ln54_1_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_15_fu_726_p4),16));

        sext_ln54_2_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_19_fu_816_p4),16));

        sext_ln54_3_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_9_fu_478_p3),25));

        sext_ln54_4_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_1_fu_530_p3),25));

        sext_ln54_5_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_14_fu_740_p3),25));

        sext_ln54_6_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_18_fu_854_p3),25));

        sext_ln54_7_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_19_fu_882_p3),25));

        sext_ln54_8_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_24_fu_1006_p3),25));

        sext_ln54_9_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_29_fu_1076_p4),16));

        sext_ln54_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_5_fu_368_p4),16));

        sext_ln85_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_26_fu_1058_p3),24));

    trunc_ln54_15_fu_726_p4 <= data_17_val(15 downto 1);
    trunc_ln54_19_fu_816_p4 <= data_21_val(15 downto 1);
    trunc_ln54_29_fu_1076_p4 <= add_ln54_31_fu_1070_p2(23 downto 9);
    trunc_ln54_5_fu_368_p4 <= data_1_val(15 downto 1);
    y_10_fu_630_p3 <= (data_13_val & ap_const_lv9_0);
    y_11_fu_654_p3 <= (data_14_val & ap_const_lv9_0);
    y_12_fu_678_p3 <= (data_15_val & ap_const_lv9_0);
    y_13_fu_702_p3 <= (data_16_val & ap_const_lv9_0);
    y_14_fu_740_p3 <= (data_18_val & ap_const_lv8_0);
    y_15_fu_768_p3 <= (data_19_val & ap_const_lv9_0);
    y_16_fu_792_p3 <= (data_20_val & ap_const_lv9_0);
    y_17_fu_830_p3 <= (data_22_val & ap_const_lv9_0);
    y_18_fu_854_p3 <= (data_23_val & ap_const_lv8_0);
    y_19_fu_882_p3 <= (data_24_val & ap_const_lv8_0);
    y_1_fu_530_p3 <= (data_8_val & ap_const_lv8_0);
    y_20_fu_910_p3 <= (data_25_val & ap_const_lv9_0);
    y_21_fu_934_p3 <= (data_26_val & ap_const_lv9_0);
    y_22_fu_958_p3 <= (data_27_val & ap_const_lv9_0);
    y_23_fu_982_p3 <= (data_28_val & ap_const_lv9_0);
    y_24_fu_1006_p3 <= (data_29_val & ap_const_lv8_0);
    y_25_fu_1034_p3 <= (data_30_val & ap_const_lv9_0);
    y_26_fu_1058_p3 <= (data_31_val & ap_const_lv7_0);
    y_28_fu_506_p3 <= (data_7_val & ap_const_lv9_0);
    y_2_fu_558_p3 <= (data_9_val & ap_const_lv9_0);
    y_3_fu_582_p3 <= (data_10_val & ap_const_lv9_0);
    y_4_fu_606_p3 <= (data_12_val & ap_const_lv9_0);
    y_5_fu_382_p3 <= (data_2_val & ap_const_lv9_0);
    y_6_fu_406_p3 <= (data_3_val & ap_const_lv9_0);
    y_7_fu_430_p3 <= (data_4_val & ap_const_lv9_0);
    y_8_fu_454_p3 <= (data_5_val & ap_const_lv9_0);
    y_9_fu_478_p3 <= (data_6_val & ap_const_lv8_0);
    y_fu_344_p3 <= (data_0_val & ap_const_lv9_0);
end behav;
