--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 0.889 ns
From           : CC
To             : CCdata[16]
From Clock     : --
To Clock       : CBCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.369 ns
From           : PTT_out
To             : LED2
From Clock     : CLRCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.006 ns
From           : CLRCLK
To             : CC_state.10
From Clock     : --
To Clock       : CBCLK
Failed Paths   : 0

Type           : Clock Setup: 'CBCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 89.61 MHz ( period = 11.159 ns )
From           : bit_count[0]
To             : SDIO~reg0
From Clock     : CBCLK
To Clock       : CBCLK
Failed Paths   : 0

Type           : Clock Setup: 'DDS_OUT'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 304.04 MHz ( period = 3.289 ns )
From           : state.11
To             : Q_CLKTX~reg0
From Clock     : DDS_OUT
To Clock       : DDS_OUT
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

