{
  "module_name": "3780i.h",
  "hash_id": "cbd4416dc87b6647ceaece412f7d56d7bc55a2015809189e7825f1c6da751e15",
  "original_prompt": "Ingested from linux-6.6.14/drivers/char/mwave/3780i.h",
  "human_readable_source": " \n\n#ifndef _LINUX_3780I_H\n#define _LINUX_3780I_H\n\n#include <asm/io.h>\n\n \n#define DSP_IsaSlaveControl        0x0000\t \n#define DSP_IsaSlaveStatus         0x0001\t \n#define DSP_ConfigAddress          0x0002\t \n#define DSP_ConfigData             0x0003\t \n#define DSP_HBridgeControl         0x0002\t \n#define DSP_MsaAddrLow             0x0004\t \n#define DSP_MsaAddrHigh            0x0006\t \n#define DSP_MsaDataDSISHigh        0x0008\t \n#define DSP_MsaDataISLow           0x000A\t \n#define DSP_ReadAndClear           0x000C\t \n#define DSP_Interrupt              0x000E\t \n\ntypedef struct {\n\tunsigned char ClockControl:1;\t \n\tunsigned char SoftReset:1;\t \n\tunsigned char ConfigMode:1;\t \n\tunsigned short Reserved:13;\t \n} DSP_ISA_SLAVE_CONTROL;\n\n\ntypedef struct {\n\tunsigned short EnableDspInt:1;\t \n\tunsigned short MemAutoInc:1;\t \n\tunsigned short IoAutoInc:1;\t \n\tunsigned short DiagnosticMode:1;\t \n\tunsigned short IsaPacingTimer:12;\t \n} DSP_HBRIDGE_CONTROL;\n\n\n \n#define DSP_UartCfg1Index          0x0003\t \n#define DSP_UartCfg2Index          0x0004\t \n#define DSP_HBridgeCfg1Index       0x0007\t \n#define DSP_HBridgeCfg2Index       0x0008\t \n#define DSP_BusMasterCfg1Index     0x0009\t \n#define DSP_BusMasterCfg2Index     0x000A\t \n#define DSP_IsaProtCfgIndex        0x000F\t \n#define DSP_PowerMgCfgIndex        0x0010\t \n#define DSP_HBusTimerCfgIndex      0x0011\t \n\ntypedef struct {\n\tunsigned char IrqActiveLow:1;\t \n\tunsigned char IrqPulse:1;\t \n\tunsigned char Irq:3;\t \n\tunsigned char BaseIO:2;\t \n\tunsigned char Reserved:1;\t \n} DSP_UART_CFG_1;\n\ntypedef struct {\n\tunsigned char Enable:1;\t \n\tunsigned char Reserved:7;\t \n} DSP_UART_CFG_2;\n\ntypedef struct {\n\tunsigned char IrqActiveLow:1;\t \n\tunsigned char IrqPulse:1;\t \n\tunsigned char Irq:3;\t \n\tunsigned char AccessMode:1;\t \n\tunsigned char Reserved:2;\t \n} DSP_HBRIDGE_CFG_1;\n\ntypedef struct {\n\tunsigned char Enable:1;\t \n\tunsigned char Reserved:7;\t \n} DSP_HBRIDGE_CFG_2;\n\n\ntypedef struct {\n\tunsigned char Dma:3;\t \n\tunsigned char NumTransfers:2;\t \n\tunsigned char ReRequest:2;\t \n\tunsigned char MEMCS16:1;\t \n} DSP_BUSMASTER_CFG_1;\n\ntypedef struct {\n\tunsigned char IsaMemCmdWidth:2;\t \n\tunsigned char Reserved:6;\t \n} DSP_BUSMASTER_CFG_2;\n\n\ntypedef struct {\n\tunsigned char GateIOCHRDY:1;\t \n\tunsigned char Reserved:7;\t \n} DSP_ISA_PROT_CFG;\n\ntypedef struct {\n\tunsigned char Enable:1;\t \n\tunsigned char Reserved:7;\t \n} DSP_POWER_MGMT_CFG;\n\ntypedef struct {\n\tunsigned char LoadValue:8;\t \n} DSP_HBUS_TIMER_CFG;\n\n\n\n \n#define DSP_ChipID                 0x80000000\n#define DSP_MspBootDomain          0x80000580\n#define DSP_LBusTimeoutDisable     0x80000580\n#define DSP_ClockControl_1         0x8000058A\n#define DSP_ClockControl_2         0x8000058C\n#define DSP_ChipReset              0x80000588\n#define DSP_GpioModeControl_15_8   0x80000082\n#define DSP_GpioDriverEnable_15_8  0x80000076\n#define DSP_GpioOutputData_15_8    0x80000072\n\ntypedef struct {\n\tunsigned short NMI:1;\t \n\tunsigned short Halt:1;\t \n\tunsigned short ResetCore:1;\t \n\tunsigned short Reserved:13;\t \n} DSP_BOOT_DOMAIN;\n\ntypedef struct {\n\tunsigned short DisableTimeout:1;\t \n\tunsigned short Reserved:15;\t \n} DSP_LBUS_TIMEOUT_DISABLE;\n\ntypedef struct {\n\tunsigned short Memory:1;\t \n\tunsigned short SerialPort1:1;\t \n\tunsigned short SerialPort2:1;\t \n\tunsigned short SerialPort3:1;\t \n\tunsigned short Gpio:1;\t \n\tunsigned short Dma:1;\t \n\tunsigned short SoundBlaster:1;\t \n\tunsigned short Uart:1;\t \n\tunsigned short Midi:1;\t \n\tunsigned short IsaMaster:1;\t \n\tunsigned short Reserved:6;\t \n} DSP_CHIP_RESET;\n\ntypedef struct {\n\tunsigned short N_Divisor:6;\t \n\tunsigned short Reserved1:2;\t \n\tunsigned short M_Multiplier:6;\t \n\tunsigned short Reserved2:2;\t \n} DSP_CLOCK_CONTROL_1;\n\ntypedef struct {\n\tunsigned short PllBypass:1;\t \n\tunsigned short Reserved:15;\t \n} DSP_CLOCK_CONTROL_2;\n\ntypedef struct {\n\tunsigned short Latch8:1;\n\tunsigned short Latch9:1;\n\tunsigned short Latch10:1;\n\tunsigned short Latch11:1;\n\tunsigned short Latch12:1;\n\tunsigned short Latch13:1;\n\tunsigned short Latch14:1;\n\tunsigned short Latch15:1;\n\tunsigned short Mask8:1;\n\tunsigned short Mask9:1;\n\tunsigned short Mask10:1;\n\tunsigned short Mask11:1;\n\tunsigned short Mask12:1;\n\tunsigned short Mask13:1;\n\tunsigned short Mask14:1;\n\tunsigned short Mask15:1;\n} DSP_GPIO_OUTPUT_DATA_15_8;\n\ntypedef struct {\n\tunsigned short Enable8:1;\n\tunsigned short Enable9:1;\n\tunsigned short Enable10:1;\n\tunsigned short Enable11:1;\n\tunsigned short Enable12:1;\n\tunsigned short Enable13:1;\n\tunsigned short Enable14:1;\n\tunsigned short Enable15:1;\n\tunsigned short Mask8:1;\n\tunsigned short Mask9:1;\n\tunsigned short Mask10:1;\n\tunsigned short Mask11:1;\n\tunsigned short Mask12:1;\n\tunsigned short Mask13:1;\n\tunsigned short Mask14:1;\n\tunsigned short Mask15:1;\n} DSP_GPIO_DRIVER_ENABLE_15_8;\n\ntypedef struct {\n\tunsigned short GpioMode8:2;\n\tunsigned short GpioMode9:2;\n\tunsigned short GpioMode10:2;\n\tunsigned short GpioMode11:2;\n\tunsigned short GpioMode12:2;\n\tunsigned short GpioMode13:2;\n\tunsigned short GpioMode14:2;\n\tunsigned short GpioMode15:2;\n} DSP_GPIO_MODE_15_8;\n\n \n#define MW_ADC_MASK    0x0001\n#define MW_AIC2_MASK   0x0006\n#define MW_MIDI_MASK   0x0008\n#define MW_CDDAC_MASK  0x8001\n#define MW_AIC1_MASK   0xE006\n#define MW_UART_MASK   0xE00A\n#define MW_ACI_MASK    0xE00B\n\n \ntypedef struct _DSP_3780I_CONFIG_SETTINGS {\n\n\t \n\tunsigned short usBaseConfigIO;\n\n\t \n\tint bDSPEnabled;\n\tint bModemEnabled;\n\tint bInterruptClaimed;\n\n\t \n\tunsigned short usDspIrq;\n\tunsigned short usDspDma;\n\tunsigned short usDspBaseIO;\n\tunsigned short usUartIrq;\n\tunsigned short usUartBaseIO;\n\n\t \n\tint bDspIrqActiveLow;\n\tint bUartIrqActiveLow;\n\tint bDspIrqPulse;\n\tint bUartIrqPulse;\n\n\t \n\tunsigned uIps;\n\tunsigned uDStoreSize;\n\tunsigned uIStoreSize;\n\tunsigned uDmaBandwidth;\n\n\t \n\tunsigned short usNumTransfers;\n\tunsigned short usReRequest;\n\tint bEnableMEMCS16;\n\tunsigned short usIsaMemCmdWidth;\n\tint bGateIOCHRDY;\n\tint bEnablePwrMgmt;\n\tunsigned short usHBusTimerLoadValue;\n\tint bDisableLBusTimeout;\n\tunsigned short usN_Divisor;\n\tunsigned short usM_Multiplier;\n\tint bPllBypass;\n\tunsigned short usChipletEnable;\t \n\n\t \n\tint bUartSaved;\t\t \n\tunsigned char ucIER;\t \n\tunsigned char ucFCR;\t \n\tunsigned char ucLCR;\t \n\tunsigned char ucMCR;\t \n\tunsigned char ucSCR;\t \n\tunsigned char ucDLL;\t \n\tunsigned char ucDLM;\t \n} DSP_3780I_CONFIG_SETTINGS;\n\n\n \nint dsp3780I_EnableDSP(DSP_3780I_CONFIG_SETTINGS * pSettings,\n                       unsigned short *pIrqMap,\n                       unsigned short *pDmaMap);\nint dsp3780I_DisableDSP(DSP_3780I_CONFIG_SETTINGS * pSettings);\nint dsp3780I_Reset(DSP_3780I_CONFIG_SETTINGS * pSettings);\nint dsp3780I_Run(DSP_3780I_CONFIG_SETTINGS * pSettings);\nint dsp3780I_ReadDStore(unsigned short usDspBaseIO, void __user *pvBuffer,\n                        unsigned uCount, unsigned long ulDSPAddr);\nint dsp3780I_ReadAndClearDStore(unsigned short usDspBaseIO,\n                                void __user *pvBuffer, unsigned uCount,\n                                unsigned long ulDSPAddr);\nint dsp3780I_WriteDStore(unsigned short usDspBaseIO, void __user *pvBuffer,\n                         unsigned uCount, unsigned long ulDSPAddr);\nint dsp3780I_ReadIStore(unsigned short usDspBaseIO, void __user *pvBuffer,\n                        unsigned uCount, unsigned long ulDSPAddr);\nint dsp3780I_WriteIStore(unsigned short usDspBaseIO, void __user *pvBuffer,\n                         unsigned uCount, unsigned long ulDSPAddr);\nunsigned short dsp3780I_ReadMsaCfg(unsigned short usDspBaseIO,\n                                   unsigned long ulMsaAddr);\nvoid dsp3780I_WriteMsaCfg(unsigned short usDspBaseIO,\n                          unsigned long ulMsaAddr, unsigned short usValue);\nint dsp3780I_GetIPCSource(unsigned short usDspBaseIO,\n                          unsigned short *pusIPCSource);\n\n \n#define MKWORD(var) (*((unsigned short *)(&var)))\n#define MKBYTE(var) (*((unsigned char *)(&var)))\n\n#define WriteMsaCfg(addr,value) dsp3780I_WriteMsaCfg(usDspBaseIO,addr,value)\n#define ReadMsaCfg(addr) dsp3780I_ReadMsaCfg(usDspBaseIO,addr)\n#define WriteGenCfg(index,value) dsp3780I_WriteGenCfg(usDspBaseIO,index,value)\n#define ReadGenCfg(index) dsp3780I_ReadGenCfg(usDspBaseIO,index)\n\n#define InWordDsp(index)          inw(usDspBaseIO+index)\n#define InByteDsp(index)          inb(usDspBaseIO+index)\n#define OutWordDsp(index,value)   outw(value,usDspBaseIO+index)\n#define OutByteDsp(index,value)   outb(value,usDspBaseIO+index)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}