<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/adc_top.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/box_ave.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/sigmadelta_adc.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PWM.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PLL.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/clock_divider.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/sawtooth_generator.v'
(VERI-1482) Analyzing Verilog file '/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/UartTX.v'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/adc_top.v(1,8-1,15) (VERI-1018) compiling module 'ADC_top'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/adc_top.v(1,1-124,10) (VERI-9000) elaborating module 'ADC_top'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/clock_divider.v(1,1-30,10) (VERI-9000) elaborating module 'clock_divider_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PLL.v(8,1-75,10) (VERI-9000) elaborating module 'PLL_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/sawtooth_generator.v(1,1-26,10) (VERI-9000) elaborating module 'sawtooth_generator_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/sigmadelta_adc.v(68,1-190,10) (VERI-9000) elaborating module 'sigmadelta_adc_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/UartTX.v(1,1-156,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PWM.v(30,1-69,10) (VERI-9000) elaborating module 'PWM_uniq_1'
INFO - /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/box_ave.v(72,1-183,10) (VERI-9000) elaborating module 'box_ave_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>