netlist-analyzer
================


Import a verilog netlist to a model in memory and trace signals.

It is a lightweight console program, and has a command line TCL interface with elegant history saved between sessions.


Example
=======

```
netlist-analyzer> read_verilog
```



