{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 11:14:54 2017 " "Info: Processing started: Tue Jun 20 11:14:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COUNTER-PLUS -c COUNTER-PLUS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COUNTER-PLUS -c COUNTER-PLUS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74163:inst1\|f74163:sub\|34 74163:inst1\|f74163:sub\|134 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74163:inst1\|f74163:sub\|34\" and destination register \"74163:inst1\|f74163:sub\|134\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.250 ns + Longest register register " "Info: + Longest register to register delay is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|34 1 REG LCFF_X1_Y8_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.651 ns) 1.139 ns 74163:inst1\|f74163:sub\|137~0 2 COMB LCCOMB_X1_Y8_N30 1 " "Info: 2: + IC(0.488 ns) + CELL(0.651 ns) = 1.139 ns; Loc. = LCCOMB_X1_Y8_N30; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|137~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { 74163:inst1|f74163:sub|34 74163:inst1|f74163:sub|137~0 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.616 ns) 2.142 ns 74163:inst1\|f74163:sub\|137 3 COMB LCCOMB_X1_Y8_N22 1 " "Info: 3: + IC(0.387 ns) + CELL(0.616 ns) = 2.142 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { 74163:inst1|f74163:sub|137~0 74163:inst1|f74163:sub|137 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.250 ns 74163:inst1\|f74163:sub\|134 4 REG LCFF_X1_Y8_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.250 ns; Loc. = LCFF_X1_Y8_N23; Fanout = 2; REG Node = '74163:inst1\|f74163:sub\|134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|137 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 61.11 % ) " "Info: Total cell delay = 1.375 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.875 ns ( 38.89 % ) " "Info: Total interconnect delay = 0.875 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { 74163:inst1|f74163:sub|34 74163:inst1|f74163:sub|137~0 74163:inst1|f74163:sub|137 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { 74163:inst1|f74163:sub|34 {} 74163:inst1|f74163:sub|137~0 {} 74163:inst1|f74163:sub|137 {} 74163:inst1|f74163:sub|134 {} } { 0.000ns 0.488ns 0.387ns 0.000ns } { 0.000ns 0.651ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.785 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns 74163:inst1\|f74163:sub\|134 3 REG LCFF_X1_Y8_N23 2 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N23; Fanout = 2; REG Node = '74163:inst1\|f74163:sub\|134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.785 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns 74163:inst1\|f74163:sub\|34 3 REG LCFF_X1_Y8_N25 5 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { 74163:inst1|f74163:sub|34 74163:inst1|f74163:sub|137~0 74163:inst1|f74163:sub|137 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { 74163:inst1|f74163:sub|34 {} 74163:inst1|f74163:sub|137~0 {} 74163:inst1|f74163:sub|137 {} 74163:inst1|f74163:sub|134 {} } { 0.000ns 0.488ns 0.387ns 0.000ns } { 0.000ns 0.651ns 0.616ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { 74163:inst1|f74163:sub|134 {} } {  } {  } "" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74163:inst\|f74163:sub\|134 RESET CLK -0.017 ns register " "Info: tsu for register \"74163:inst\|f74163:sub\|134\" (data pin = \"RESET\", clock pin = \"CLK\") is -0.017 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.808 ns + Longest pin register " "Info: + Longest pin to register delay is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns RESET 1 PIN PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 152 64 232 168 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.537 ns) 2.700 ns 74163:inst\|f74163:sub\|137 2 COMB LCCOMB_X1_Y8_N6 1 " "Info: 2: + IC(1.073 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { RESET 74163:inst|f74163:sub|137 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.808 ns 74163:inst\|f74163:sub\|134 3 REG LCFF_X1_Y8_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.808 ns; Loc. = LCFF_X1_Y8_N7; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst|f74163:sub|137 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.735 ns ( 61.79 % ) " "Info: Total cell delay = 1.735 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 38.21 % ) " "Info: Total interconnect delay = 1.073 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { RESET 74163:inst|f74163:sub|137 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { RESET {} RESET~combout {} 74163:inst|f74163:sub|137 {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.073ns 0.000ns } { 0.000ns 1.090ns 0.537ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.785 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns 74163:inst\|f74163:sub\|134 3 REG LCFF_X1_Y8_N7 3 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N7; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { RESET 74163:inst|f74163:sub|137 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { RESET {} RESET~combout {} 74163:inst|f74163:sub|137 {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.073ns 0.000ns } { 0.000ns 1.090ns 0.537ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT06 74163:inst\|f74163:sub\|122 8.274 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT06\" through register \"74163:inst\|f74163:sub\|122\" is 8.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.785 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns 74163:inst\|f74163:sub\|122 3 REG LCFF_X1_Y8_N21 4 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 4; REG Node = '74163:inst\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|122 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.185 ns + Longest register pin " "Info: + Longest register to pin delay is 5.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|122 1 REG LCFF_X1_Y8_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N21; Fanout = 4; REG Node = '74163:inst\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(3.066 ns) 5.185 ns OUT06 2 PIN PIN_3 0 " "Info: 2: + IC(2.119 ns) + CELL(3.066 ns) = 5.185 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'OUT06'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { 74163:inst|f74163:sub|122 OUT06 } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 136 552 728 152 "OUT06" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 59.13 % ) " "Info: Total cell delay = 3.066 ns ( 59.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 40.87 % ) " "Info: Total interconnect delay = 2.119 ns ( 40.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { 74163:inst|f74163:sub|122 OUT06 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { 74163:inst|f74163:sub|122 {} OUT06 {} } { 0.000ns 2.119ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|122 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { 74163:inst|f74163:sub|122 OUT06 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { 74163:inst|f74163:sub|122 {} OUT06 {} } { 0.000ns 2.119ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74163:inst\|f74163:sub\|34 RESET CLK 0.288 ns register " "Info: th for register \"74163:inst\|f74163:sub\|34\" (data pin = \"RESET\", clock pin = \"CLK\") is 0.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.785 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 208 64 232 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns 74163:inst\|f74163:sub\|34 3 REG LCFF_X1_Y8_N17 6 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 6; REG Node = '74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.803 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns RESET 1 PIN PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "COUNTER-PLUS.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 152 64 232 168 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.534 ns) 2.695 ns 74163:inst\|f74163:sub\|68 2 COMB LCCOMB_X1_Y8_N16 1 " "Info: 2: + IC(1.071 ns) + CELL(0.534 ns) = 2.695 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { RESET 74163:inst|f74163:sub|68 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 608 672 160 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.803 ns 74163:inst\|f74163:sub\|34 3 REG LCFF_X1_Y8_N17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.803 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 6; REG Node = '74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst|f74163:sub|68 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 61.79 % ) " "Info: Total cell delay = 1.732 ns ( 61.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 38.21 % ) " "Info: Total interconnect delay = 1.071 ns ( 38.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { RESET 74163:inst|f74163:sub|68 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { RESET {} RESET~combout {} 74163:inst|f74163:sub|68 {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.071ns 0.000ns } { 0.000ns 1.090ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { RESET 74163:inst|f74163:sub|68 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { RESET {} RESET~combout {} 74163:inst|f74163:sub|68 {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.071ns 0.000ns } { 0.000ns 1.090ns 0.534ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 11:14:55 2017 " "Info: Processing ended: Tue Jun 20 11:14:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
