verilog xil_defaultlib  \
"../../../../ALU.gen/sources_1/ip/AND32_0/src/AND32.v" \
"../../../../ALU.gen/sources_1/ip/AND32_0/sim/AND32_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
