#Build: Fabric Compiler 2022.2-SP6.1, Build 138931, Nov 01 09:11 2023
#Install: D:\Software\FPGA_software\PDS_2022.2-SP6.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: WIN-0NNQ1VHF135
Generated by Fabric Compiler (version 2022.2-SP6.1 build 138931) at Thu Sep  4 21:37:34 2025
License checkout: fabric_ads from D:\Software\FPGA_software\PDS_2022.2-SP6.1\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/ffttest.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/ffttest.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/ffttest.v(line number: 13)] Analyzing module ffttest (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/ffttest.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 118)] Analyzing module ipsxb_fft_addsub_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 435)] Analyzing module ipsxb_fft_apm_addsub_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 845)] Analyzing module ipsxb_fft_apm_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1086)] Analyzing module ipsxb_fft_comp_addsub_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 1586)] Analyzing module ipsxb_fft_comp_mult_t10_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 2622)] Analyzing module ipsxb_fft_comp_mult_t13_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 3905)] Analyzing module ipsxb_fft_comp_mult_t14_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 5324)] Analyzing module ipsxb_fft_comp_mult_t15_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6401)] Analyzing module ipsxb_fft_comp_mult_t16_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 6913)] Analyzing module ipsxb_fft_comp_mult_t17_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 7703)] Analyzing module ipsxb_fft_comp_mult_t19_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 8489)] Analyzing module ipsxb_fft_comp_mult_t1_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9105)] Analyzing module ipsxb_fft_comp_mult_t3_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 9917)] Analyzing module ipsxb_fft_comp_mult_t7_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 10668)] Analyzing module ipsxb_fft_comp_mult_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11032)] Analyzing module ipsxb_fft_comp_round_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11185)] Analyzing module ipsxb_fft_drm_sdpram_v1_0 (library work)
I: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11200)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11348)] Analyzing module ipsxb_fft_drm_sreg_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11539)] Analyzing module ipsxb_fft_dynamic_comp_round_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 11781)] Analyzing module ipsxb_fft_dynamic_round_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 12349)] Analyzing module ipsxb_fft_output_process_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13158)] Analyzing module ipsxb_fft_pipeline_core_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 13596)] Analyzing module ipsxb_fft_r22bf_as_multi_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14044)] Analyzing module ipsxb_fft_r22bf_as_paral_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14469)] Analyzing module ipsxb_fft_r22bf_as_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 14806)] Analyzing module ipsxb_fft_r22_dif_group_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15170)] Analyzing module ipsxb_fft_r22_mult_by_twiddle_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15435)] Analyzing module ipsxb_fft_r2bf_as_core_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 15704)] Analyzing module ipsxb_fft_r2_dit_bf_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 16367)] Analyzing module ipsxb_fft_r2_dit_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17185)] Analyzing module ipsxb_fft_r2_dit_mult_by_twiddle_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 17762)] Analyzing module ipsxb_fft_radix2_burst_core_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18363)] Analyzing module ipsxb_fft_round_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18582)] Analyzing module ipsxb_fft_sdpram_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 18764)] Analyzing module ipsxb_fft_shift_ram_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19009)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19303)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19476)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19723)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 19951)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20232)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 20543)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)
I: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 71911)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)
I: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 172473)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 221874)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222051)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp(line number: 222313)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/ipsxe_fft_distram_sreg.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/ipsxe_fft_distram_sreg.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Analyzing module ipsxe_fft_distram_sreg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/ipsxe_fft_distram_sreg.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Analyzing module ipsxe_fft_distributed_shiftregister_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Analyzing module ipsxe_fft_distributed_sdpram_v1_2 (library work)
I: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v
I: Verilog-0001: Analyzing file D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v
I: Verilog-0002: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Analyzing module ipsxe_fft_distram_sdpram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Pony/dev_board/ryan_ad/3pa1030_test} D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ffttest/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.523s wall, 0.453s user + 0.047s system = 0.500s CPU (19.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/Pony/dev_board/ryan_ad/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Pony/dev_board/ryan_ad/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (151.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Sep  4 21:37:37 2025
Action compile: Peak memory pool usage is 207 MB
