
mdp_hardware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cfc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bc0  08009e8c  08009e8c  00019e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa4c  0800aa4c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa4c  0800aa4c  0001aa4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa54  0800aa54  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa54  0800aa54  0001aa54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa58  0800aa58  0001aa58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800aa5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          00004fac  20000080  20000080  00020080  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000502c  2000502c  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c298  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003986  00000000  00000000  0003c348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0003fcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001760  00000000  00000000  00041580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004b85  00000000  00000000  00042ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dc16  00000000  00000000  00047865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8dba  00000000  00000000  0006547b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e235  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006dfc  00000000  00000000  0013e288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e74 	.word	0x08009e74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009e74 	.word	0x08009e74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b974 	b.w	8000d9c <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468e      	mov	lr, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d14d      	bne.n	8000b76 <__udivmoddi4+0xaa>
 8000ada:	428a      	cmp	r2, r1
 8000adc:	4694      	mov	ip, r2
 8000ade:	d969      	bls.n	8000bb4 <__udivmoddi4+0xe8>
 8000ae0:	fab2 f282 	clz	r2, r2
 8000ae4:	b152      	cbz	r2, 8000afc <__udivmoddi4+0x30>
 8000ae6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aea:	f1c2 0120 	rsb	r1, r2, #32
 8000aee:	fa20 f101 	lsr.w	r1, r0, r1
 8000af2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af6:	ea41 0e03 	orr.w	lr, r1, r3
 8000afa:	4094      	lsls	r4, r2
 8000afc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b00:	0c21      	lsrs	r1, r4, #16
 8000b02:	fbbe f6f8 	udiv	r6, lr, r8
 8000b06:	fa1f f78c 	uxth.w	r7, ip
 8000b0a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b0e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b12:	fb06 f107 	mul.w	r1, r6, r7
 8000b16:	4299      	cmp	r1, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x64>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b22:	f080 811f 	bcs.w	8000d64 <__udivmoddi4+0x298>
 8000b26:	4299      	cmp	r1, r3
 8000b28:	f240 811c 	bls.w	8000d64 <__udivmoddi4+0x298>
 8000b2c:	3e02      	subs	r6, #2
 8000b2e:	4463      	add	r3, ip
 8000b30:	1a5b      	subs	r3, r3, r1
 8000b32:	b2a4      	uxth	r4, r4
 8000b34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b38:	fb08 3310 	mls	r3, r8, r0, r3
 8000b3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b40:	fb00 f707 	mul.w	r7, r0, r7
 8000b44:	42a7      	cmp	r7, r4
 8000b46:	d90a      	bls.n	8000b5e <__udivmoddi4+0x92>
 8000b48:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b50:	f080 810a 	bcs.w	8000d68 <__udivmoddi4+0x29c>
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	f240 8107 	bls.w	8000d68 <__udivmoddi4+0x29c>
 8000b5a:	4464      	add	r4, ip
 8000b5c:	3802      	subs	r0, #2
 8000b5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b62:	1be4      	subs	r4, r4, r7
 8000b64:	2600      	movs	r6, #0
 8000b66:	b11d      	cbz	r5, 8000b70 <__udivmoddi4+0xa4>
 8000b68:	40d4      	lsrs	r4, r2
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0xc2>
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	f000 80ef 	beq.w	8000d5e <__udivmoddi4+0x292>
 8000b80:	2600      	movs	r6, #0
 8000b82:	e9c5 0100 	strd	r0, r1, [r5]
 8000b86:	4630      	mov	r0, r6
 8000b88:	4631      	mov	r1, r6
 8000b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8e:	fab3 f683 	clz	r6, r3
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d14a      	bne.n	8000c2c <__udivmoddi4+0x160>
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xd4>
 8000b9a:	4282      	cmp	r2, r0
 8000b9c:	f200 80f9 	bhi.w	8000d92 <__udivmoddi4+0x2c6>
 8000ba0:	1a84      	subs	r4, r0, r2
 8000ba2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	469e      	mov	lr, r3
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d0e0      	beq.n	8000b70 <__udivmoddi4+0xa4>
 8000bae:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bb2:	e7dd      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000bb4:	b902      	cbnz	r2, 8000bb8 <__udivmoddi4+0xec>
 8000bb6:	deff      	udf	#255	; 0xff
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	2a00      	cmp	r2, #0
 8000bbe:	f040 8092 	bne.w	8000ce6 <__udivmoddi4+0x21a>
 8000bc2:	eba1 010c 	sub.w	r1, r1, ip
 8000bc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bca:	fa1f fe8c 	uxth.w	lr, ip
 8000bce:	2601      	movs	r6, #1
 8000bd0:	0c20      	lsrs	r0, r4, #16
 8000bd2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bd6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bde:	fb0e f003 	mul.w	r0, lr, r3
 8000be2:	4288      	cmp	r0, r1
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x12c>
 8000be6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bea:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x12a>
 8000bf0:	4288      	cmp	r0, r1
 8000bf2:	f200 80cb 	bhi.w	8000d8c <__udivmoddi4+0x2c0>
 8000bf6:	4643      	mov	r3, r8
 8000bf8:	1a09      	subs	r1, r1, r0
 8000bfa:	b2a4      	uxth	r4, r4
 8000bfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c00:	fb07 1110 	mls	r1, r7, r0, r1
 8000c04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c08:	fb0e fe00 	mul.w	lr, lr, r0
 8000c0c:	45a6      	cmp	lr, r4
 8000c0e:	d908      	bls.n	8000c22 <__udivmoddi4+0x156>
 8000c10:	eb1c 0404 	adds.w	r4, ip, r4
 8000c14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c18:	d202      	bcs.n	8000c20 <__udivmoddi4+0x154>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f200 80bb 	bhi.w	8000d96 <__udivmoddi4+0x2ca>
 8000c20:	4608      	mov	r0, r1
 8000c22:	eba4 040e 	sub.w	r4, r4, lr
 8000c26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c2a:	e79c      	b.n	8000b66 <__udivmoddi4+0x9a>
 8000c2c:	f1c6 0720 	rsb	r7, r6, #32
 8000c30:	40b3      	lsls	r3, r6
 8000c32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c42:	431c      	orrs	r4, r3
 8000c44:	40f9      	lsrs	r1, r7
 8000c46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c52:	0c20      	lsrs	r0, r4, #16
 8000c54:	fa1f fe8c 	uxth.w	lr, ip
 8000c58:	fb09 1118 	mls	r1, r9, r8, r1
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	fb08 f00e 	mul.w	r0, r8, lr
 8000c64:	4288      	cmp	r0, r1
 8000c66:	fa02 f206 	lsl.w	r2, r2, r6
 8000c6a:	d90b      	bls.n	8000c84 <__udivmoddi4+0x1b8>
 8000c6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c74:	f080 8088 	bcs.w	8000d88 <__udivmoddi4+0x2bc>
 8000c78:	4288      	cmp	r0, r1
 8000c7a:	f240 8085 	bls.w	8000d88 <__udivmoddi4+0x2bc>
 8000c7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c82:	4461      	add	r1, ip
 8000c84:	1a09      	subs	r1, r1, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c98:	458e      	cmp	lr, r1
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x1e2>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ca4:	d26c      	bcs.n	8000d80 <__udivmoddi4+0x2b4>
 8000ca6:	458e      	cmp	lr, r1
 8000ca8:	d96a      	bls.n	8000d80 <__udivmoddi4+0x2b4>
 8000caa:	3802      	subs	r0, #2
 8000cac:	4461      	add	r1, ip
 8000cae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cb6:	eba1 010e 	sub.w	r1, r1, lr
 8000cba:	42a1      	cmp	r1, r4
 8000cbc:	46c8      	mov	r8, r9
 8000cbe:	46a6      	mov	lr, r4
 8000cc0:	d356      	bcc.n	8000d70 <__udivmoddi4+0x2a4>
 8000cc2:	d053      	beq.n	8000d6c <__udivmoddi4+0x2a0>
 8000cc4:	b15d      	cbz	r5, 8000cde <__udivmoddi4+0x212>
 8000cc6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cca:	eb61 010e 	sbc.w	r1, r1, lr
 8000cce:	fa01 f707 	lsl.w	r7, r1, r7
 8000cd2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cd6:	40f1      	lsrs	r1, r6
 8000cd8:	431f      	orrs	r7, r3
 8000cda:	e9c5 7100 	strd	r7, r1, [r5]
 8000cde:	2600      	movs	r6, #0
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	f1c2 0320 	rsb	r3, r2, #32
 8000cea:	40d8      	lsrs	r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	4301      	orrs	r1, r0
 8000cf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfc:	fa1f fe8c 	uxth.w	lr, ip
 8000d00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d04:	fb07 3610 	mls	r6, r7, r0, r3
 8000d08:	0c0b      	lsrs	r3, r1, #16
 8000d0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d12:	429e      	cmp	r6, r3
 8000d14:	fa04 f402 	lsl.w	r4, r4, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x260>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d22:	d22f      	bcs.n	8000d84 <__udivmoddi4+0x2b8>
 8000d24:	429e      	cmp	r6, r3
 8000d26:	d92d      	bls.n	8000d84 <__udivmoddi4+0x2b8>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	b289      	uxth	r1, r1
 8000d30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d34:	fb07 3316 	mls	r3, r7, r6, r3
 8000d38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d40:	428b      	cmp	r3, r1
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x28a>
 8000d44:	eb1c 0101 	adds.w	r1, ip, r1
 8000d48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d4c:	d216      	bcs.n	8000d7c <__udivmoddi4+0x2b0>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d914      	bls.n	8000d7c <__udivmoddi4+0x2b0>
 8000d52:	3e02      	subs	r6, #2
 8000d54:	4461      	add	r1, ip
 8000d56:	1ac9      	subs	r1, r1, r3
 8000d58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d5c:	e738      	b.n	8000bd0 <__udivmoddi4+0x104>
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e705      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e3      	b.n	8000b30 <__udivmoddi4+0x64>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6f8      	b.n	8000b5e <__udivmoddi4+0x92>
 8000d6c:	454b      	cmp	r3, r9
 8000d6e:	d2a9      	bcs.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d70:	ebb9 0802 	subs.w	r8, r9, r2
 8000d74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7a3      	b.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d7c:	4646      	mov	r6, r8
 8000d7e:	e7ea      	b.n	8000d56 <__udivmoddi4+0x28a>
 8000d80:	4620      	mov	r0, r4
 8000d82:	e794      	b.n	8000cae <__udivmoddi4+0x1e2>
 8000d84:	4640      	mov	r0, r8
 8000d86:	e7d1      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d88:	46d0      	mov	r8, sl
 8000d8a:	e77b      	b.n	8000c84 <__udivmoddi4+0x1b8>
 8000d8c:	3b02      	subs	r3, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	e732      	b.n	8000bf8 <__udivmoddi4+0x12c>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e709      	b.n	8000baa <__udivmoddi4+0xde>
 8000d96:	4464      	add	r4, ip
 8000d98:	3802      	subs	r0, #2
 8000d9a:	e742      	b.n	8000c22 <__udivmoddi4+0x156>

08000d9c <__aeabi_idiv0>:
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da4:	f001 fb0a 	bl	80023bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da8:	f000 f858 	bl	8000e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dac:	f000 fafc 	bl	80013a8 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000db0:	f000 fa26 	bl	8001200 <MX_TIM8_Init>
  MX_TIM2_Init();
 8000db4:	f000 f97c 	bl	80010b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000db8:	f000 f9ce 	bl	8001158 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000dbc:	f000 f8da 	bl	8000f74 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000dc0:	f000 fac8 	bl	8001354 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000dc4:	f000 f8a8 	bl	8000f18 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  OLED_Init();
 8000dc8:	f008 fb18 	bl	80093fc <OLED_Init>
  gyroInit();
 8000dcc:	f008 f8dc 	bl	8008f88 <gyroInit>
  HAL_UART_Receive_IT(&huart3, (uint8_t *) aRxBuffer, 4);
 8000dd0:	2204      	movs	r2, #4
 8000dd2:	4914      	ldr	r1, [pc, #80]	; (8000e24 <main+0x84>)
 8000dd4:	4814      	ldr	r0, [pc, #80]	; (8000e28 <main+0x88>)
 8000dd6:	f004 fb6a 	bl	80054ae <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000dda:	f005 fac7 	bl	800636c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000dde:	4a13      	ldr	r2, [pc, #76]	; (8000e2c <main+0x8c>)
 8000de0:	2100      	movs	r1, #0
 8000de2:	4813      	ldr	r0, [pc, #76]	; (8000e30 <main+0x90>)
 8000de4:	f005 fb0c 	bl	8006400 <osThreadNew>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a12      	ldr	r2, [pc, #72]	; (8000e34 <main+0x94>)
 8000dec:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8000dee:	4a12      	ldr	r2, [pc, #72]	; (8000e38 <main+0x98>)
 8000df0:	2100      	movs	r1, #0
 8000df2:	4812      	ldr	r0, [pc, #72]	; (8000e3c <main+0x9c>)
 8000df4:	f005 fb04 	bl	8006400 <osThreadNew>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4a11      	ldr	r2, [pc, #68]	; (8000e40 <main+0xa0>)
 8000dfc:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder_task, NULL, &EncoderTask_attributes);
 8000dfe:	4a11      	ldr	r2, [pc, #68]	; (8000e44 <main+0xa4>)
 8000e00:	2100      	movs	r1, #0
 8000e02:	4811      	ldr	r0, [pc, #68]	; (8000e48 <main+0xa8>)
 8000e04:	f005 fafc 	bl	8006400 <osThreadNew>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <main+0xac>)
 8000e0c:	6013      	str	r3, [r2, #0]

  /* creation of GyroTask */
  GyroTaskHandle = osThreadNew(gyro_task, NULL, &GyroTask_attributes);
 8000e0e:	4a10      	ldr	r2, [pc, #64]	; (8000e50 <main+0xb0>)
 8000e10:	2100      	movs	r1, #0
 8000e12:	4810      	ldr	r0, [pc, #64]	; (8000e54 <main+0xb4>)
 8000e14:	f005 faf4 	bl	8006400 <osThreadNew>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	4a0f      	ldr	r2, [pc, #60]	; (8000e58 <main+0xb8>)
 8000e1c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000e1e:	f005 fac9 	bl	80063b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <main+0x82>
 8000e24:	20000264 	.word	0x20000264
 8000e28:	20000210 	.word	0x20000210
 8000e2c:	08009f0c 	.word	0x08009f0c
 8000e30:	0800163d 	.word	0x0800163d
 8000e34:	20000254 	.word	0x20000254
 8000e38:	08009f30 	.word	0x08009f30
 8000e3c:	08001651 	.word	0x08001651
 8000e40:	20000258 	.word	0x20000258
 8000e44:	08009f54 	.word	0x08009f54
 8000e48:	08001aed 	.word	0x08001aed
 8000e4c:	2000025c 	.word	0x2000025c
 8000e50:	08009f78 	.word	0x08009f78
 8000e54:	08001bd9 	.word	0x08001bd9
 8000e58:	20000260 	.word	0x20000260

08000e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b094      	sub	sp, #80	; 0x50
 8000e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	2230      	movs	r2, #48	; 0x30
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f008 fb9a 	bl	80095a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e80:	2300      	movs	r3, #0
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	4a21      	ldr	r2, [pc, #132]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	4b1c      	ldr	r3, [pc, #112]	; (8000f14 <SystemClock_Config+0xb8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a1b      	ldr	r2, [pc, #108]	; (8000f14 <SystemClock_Config+0xb8>)
 8000ea6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <SystemClock_Config+0xb8>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec8:	f107 0320 	add.w	r3, r7, #32
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f002 fe3d 	bl	8003b4c <HAL_RCC_OscConfig>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000ed8:	f000 ffd4 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000edc:	230f      	movs	r3, #15
 8000ede:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f003 f8a0 	bl	800403c <HAL_RCC_ClockConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000f02:	f000 ffbf 	bl	8001e84 <Error_Handler>
  }
}
 8000f06:	bf00      	nop
 8000f08:	3750      	adds	r7, #80	; 0x50
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40007000 	.word	0x40007000

08000f18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f1e:	4a13      	ldr	r2, [pc, #76]	; (8000f6c <MX_I2C1_Init+0x54>)
 8000f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <MX_I2C1_Init+0x58>)
 8000f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f4e:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f54:	4804      	ldr	r0, [pc, #16]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f56:	f001 fe3b 	bl	8002bd0 <HAL_I2C_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f60:	f000 ff90 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	2000009c 	.word	0x2000009c
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	000186a0 	.word	0x000186a0

08000f74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b096      	sub	sp, #88	; 0x58
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]
 8000fa2:	615a      	str	r2, [r3, #20]
 8000fa4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2220      	movs	r2, #32
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f008 faf9 	bl	80095a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fb2:	4b3d      	ldr	r3, [pc, #244]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fb4:	4a3d      	ldr	r2, [pc, #244]	; (80010ac <MX_TIM1_Init+0x138>)
 8000fb6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8000fb8:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fba:	22a0      	movs	r2, #160	; 0xa0
 8000fbc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fbe:	4b3a      	ldr	r3, [pc, #232]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000fc4:	4b38      	ldr	r3, [pc, #224]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fcc:	4b36      	ldr	r3, [pc, #216]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fd2:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fd8:	4b33      	ldr	r3, [pc, #204]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fda:	2280      	movs	r2, #128	; 0x80
 8000fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fde:	4832      	ldr	r0, [pc, #200]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fe0:	f003 fa0c 	bl	80043fc <HAL_TIM_Base_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000fea:	f000 ff4b 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ff4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	482b      	ldr	r0, [pc, #172]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000ffc:	f003 fd64 	bl	8004ac8 <HAL_TIM_ConfigClockSource>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001006:	f000 ff3d 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800100a:	4827      	ldr	r0, [pc, #156]	; (80010a8 <MX_TIM1_Init+0x134>)
 800100c:	f003 fa45 	bl	800449a <HAL_TIM_PWM_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001016:	f000 ff35 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800101a:	2300      	movs	r3, #0
 800101c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001022:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001026:	4619      	mov	r1, r3
 8001028:	481f      	ldr	r0, [pc, #124]	; (80010a8 <MX_TIM1_Init+0x134>)
 800102a:	f004 f925 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001034:	f000 ff26 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001038:	2360      	movs	r3, #96	; 0x60
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001044:	2300      	movs	r3, #0
 8001046:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800104c:	2300      	movs	r3, #0
 800104e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001054:	220c      	movs	r2, #12
 8001056:	4619      	mov	r1, r3
 8001058:	4813      	ldr	r0, [pc, #76]	; (80010a8 <MX_TIM1_Init+0x134>)
 800105a:	f003 fc73 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001064:	f000 ff0e 	bl	8001e84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800107c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001080:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	4619      	mov	r1, r3
 800108a:	4807      	ldr	r0, [pc, #28]	; (80010a8 <MX_TIM1_Init+0x134>)
 800108c:	f004 f970 	bl	8005370 <HAL_TIMEx_ConfigBreakDeadTime>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001096:	f000 fef5 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800109a:	4803      	ldr	r0, [pc, #12]	; (80010a8 <MX_TIM1_Init+0x134>)
 800109c:	f001 f864 	bl	8002168 <HAL_TIM_MspPostInit>

}
 80010a0:	bf00      	nop
 80010a2:	3758      	adds	r7, #88	; 0x58
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200000f0 	.word	0x200000f0
 80010ac:	40010000 	.word	0x40010000

080010b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08c      	sub	sp, #48	; 0x30
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80010b6:	f107 030c 	add.w	r3, r7, #12
 80010ba:	2224      	movs	r2, #36	; 0x24
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f008 fa70 	bl	80095a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010cc:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010da:	4b1e      	ldr	r3, [pc, #120]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ee:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80010f4:	2303      	movs	r3, #3
 80010f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80010fc:	2301      	movs	r3, #1
 80010fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001104:	230a      	movs	r3, #10
 8001106:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001108:	2300      	movs	r3, #0
 800110a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800110c:	2301      	movs	r3, #1
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001114:	230a      	movs	r3, #10
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	4619      	mov	r1, r3
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <MX_TIM2_Init+0xa4>)
 8001120:	f003 fadc 	bl	80046dc <HAL_TIM_Encoder_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800112a:	f000 feab 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_TIM2_Init+0xa4>)
 800113c:	f004 f89c 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001146:	f000 fe9d 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000138 	.word	0x20000138

08001158 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08c      	sub	sp, #48	; 0x30
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	2224      	movs	r2, #36	; 0x24
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f008 fa1c 	bl	80095a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001174:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001176:	4a21      	ldr	r2, [pc, #132]	; (80011fc <MX_TIM3_Init+0xa4>)
 8001178:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800117a:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <MX_TIM3_Init+0xa0>)
 800117c:	2200      	movs	r2, #0
 800117e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001188:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800118c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800119a:	2303      	movs	r3, #3
 800119c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011a2:	2301      	movs	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80011aa:	230a      	movs	r3, #10
 80011ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011b2:	2301      	movs	r3, #1
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80011ba:	230a      	movs	r3, #10
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_TIM3_Init+0xa0>)
 80011c6:	f003 fa89 	bl	80046dc <HAL_TIM_Encoder_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80011d0:	f000 fe58 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_TIM3_Init+0xa0>)
 80011e2:	f004 f849 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80011ec:	f000 fe4a 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3730      	adds	r7, #48	; 0x30
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000180 	.word	0x20000180
 80011fc:	40000400 	.word	0x40000400

08001200 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b096      	sub	sp, #88	; 0x58
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001206:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001214:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]
 800122e:	615a      	str	r2, [r3, #20]
 8001230:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2220      	movs	r2, #32
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f008 f9b3 	bl	80095a4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800123e:	4b43      	ldr	r3, [pc, #268]	; (800134c <MX_TIM8_Init+0x14c>)
 8001240:	4a43      	ldr	r2, [pc, #268]	; (8001350 <MX_TIM8_Init+0x150>)
 8001242:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001244:	4b41      	ldr	r3, [pc, #260]	; (800134c <MX_TIM8_Init+0x14c>)
 8001246:	2200      	movs	r2, #0
 8001248:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124a:	4b40      	ldr	r3, [pc, #256]	; (800134c <MX_TIM8_Init+0x14c>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001250:	4b3e      	ldr	r3, [pc, #248]	; (800134c <MX_TIM8_Init+0x14c>)
 8001252:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001256:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b3c      	ldr	r3, [pc, #240]	; (800134c <MX_TIM8_Init+0x14c>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800125e:	4b3b      	ldr	r3, [pc, #236]	; (800134c <MX_TIM8_Init+0x14c>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b39      	ldr	r3, [pc, #228]	; (800134c <MX_TIM8_Init+0x14c>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800126a:	4838      	ldr	r0, [pc, #224]	; (800134c <MX_TIM8_Init+0x14c>)
 800126c:	f003 f8c6 	bl	80043fc <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001276:	f000 fe05 	bl	8001e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001284:	4619      	mov	r1, r3
 8001286:	4831      	ldr	r0, [pc, #196]	; (800134c <MX_TIM8_Init+0x14c>)
 8001288:	f003 fc1e 	bl	8004ac8 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001292:	f000 fdf7 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001296:	482d      	ldr	r0, [pc, #180]	; (800134c <MX_TIM8_Init+0x14c>)
 8001298:	f003 f8ff 	bl	800449a <HAL_TIM_PWM_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80012a2:	f000 fdef 	bl	8001e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b2:	4619      	mov	r1, r3
 80012b4:	4825      	ldr	r0, [pc, #148]	; (800134c <MX_TIM8_Init+0x14c>)
 80012b6:	f003 ffdf 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80012c0:	f000 fde0 	bl	8001e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c4:	2360      	movs	r3, #96	; 0x60
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e4:	2200      	movs	r2, #0
 80012e6:	4619      	mov	r1, r3
 80012e8:	4818      	ldr	r0, [pc, #96]	; (800134c <MX_TIM8_Init+0x14c>)
 80012ea:	f003 fb2b 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80012f4:	f000 fdc6 	bl	8001e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fc:	2204      	movs	r2, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	4812      	ldr	r0, [pc, #72]	; (800134c <MX_TIM8_Init+0x14c>)
 8001302:	f003 fb1f 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800130c:	f000 fdba 	bl	8001e84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001324:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001328:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4619      	mov	r1, r3
 8001332:	4806      	ldr	r0, [pc, #24]	; (800134c <MX_TIM8_Init+0x14c>)
 8001334:	f004 f81c 	bl	8005370 <HAL_TIMEx_ConfigBreakDeadTime>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800133e:	f000 fda1 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	3758      	adds	r7, #88	; 0x58
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200001c8 	.word	0x200001c8
 8001350:	40010400 	.word	0x40010400

08001354 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART3_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800138c:	f004 f842 	bl	8005414 <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 fd75 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000210 	.word	0x20000210
 80013a4:	40004800 	.word	0x40004800

080013a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b31      	ldr	r3, [pc, #196]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a30      	ldr	r2, [pc, #192]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a29      	ldr	r2, [pc, #164]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a22      	ldr	r2, [pc, #136]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a1b      	ldr	r2, [pc, #108]	; (8001488 <MX_GPIO_Init+0xe0>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b19      	ldr	r3, [pc, #100]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001434:	4815      	ldr	r0, [pc, #84]	; (800148c <MX_GPIO_Init+0xe4>)
 8001436:	f001 fb97 	bl	8002b68 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	213c      	movs	r1, #60	; 0x3c
 800143e:	4814      	ldr	r0, [pc, #80]	; (8001490 <MX_GPIO_Init+0xe8>)
 8001440:	f001 fb92 	bl	8002b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001444:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8001448:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	480b      	ldr	r0, [pc, #44]	; (800148c <MX_GPIO_Init+0xe4>)
 800145e:	f001 f9e7 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8001462:	233c      	movs	r3, #60	; 0x3c
 8001464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146e:	2302      	movs	r3, #2
 8001470:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_GPIO_Init+0xe8>)
 800147a:	f001 f9d9 	bl	8002830 <HAL_GPIO_Init>

}
 800147e:	bf00      	nop
 8001480:	3728      	adds	r7, #40	; 0x28
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40021000 	.word	0x40021000
 8001490:	40020000 	.word	0x40020000

08001494 <HAL_UART_RxCpltCallback>:
  * @brief  Function called during Serial interrupt
  * @param  argument: UART_HandleTypeDef
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	// Prevent unused argument compiled warning

	UNUSED(huart);

	enqueue(&q,aRxBuffer);
 800149c:	4908      	ldr	r1, [pc, #32]	; (80014c0 <HAL_UART_RxCpltCallback+0x2c>)
 800149e:	4809      	ldr	r0, [pc, #36]	; (80014c4 <HAL_UART_RxCpltCallback+0x30>)
 80014a0:	f000 f832 	bl	8001508 <enqueue>
//	fb_speed = (uint8_t)(aRxBuffer[1]);
//	leftright = (uint8_t)(aRxBuffer[2]);
//	lr_speed = (uint8_t)(aRxBuffer[3]);


	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer,4);
 80014a4:	2204      	movs	r2, #4
 80014a6:	4906      	ldr	r1, [pc, #24]	; (80014c0 <HAL_UART_RxCpltCallback+0x2c>)
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <HAL_UART_RxCpltCallback+0x34>)
 80014aa:	f004 f800 	bl	80054ae <HAL_UART_Receive_IT>
//	sprintf(hello, "Dir %c : %d\0", frontback, fb_speed-48);
//	OLED_ShowString(10, 20, hello);
//
//	sprintf(hello, "Turn %c: %d\0", leftright, lr_speed-48);
//	OLED_ShowString(10, 30, hello);
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80014ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <HAL_UART_RxCpltCallback+0x38>)
 80014b4:	f001 fb71 	bl	8002b9a <HAL_GPIO_TogglePin>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000264 	.word	0x20000264
 80014c4:	200002a4 	.word	0x200002a4
 80014c8:	20000210 	.word	0x20000210
 80014cc:	40021000 	.word	0x40021000

080014d0 <reset_motorVal>:

void reset_motorVal(){
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	// Reset Values
	frontback = 'w';	// Front/back character
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <reset_motorVal+0x28>)
 80014d6:	2277      	movs	r2, #119	; 0x77
 80014d8:	701a      	strb	r2, [r3, #0]
	fb_speed = '0';	// Front/back speed
 80014da:	4b08      	ldr	r3, [pc, #32]	; (80014fc <reset_motorVal+0x2c>)
 80014dc:	2230      	movs	r2, #48	; 0x30
 80014de:	701a      	strb	r2, [r3, #0]
	leftright = 'a';	// Left/right character
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <reset_motorVal+0x30>)
 80014e2:	2261      	movs	r2, #97	; 0x61
 80014e4:	701a      	strb	r2, [r3, #0]
	lr_speed = '0';	// Left/right speed
 80014e6:	4b07      	ldr	r3, [pc, #28]	; (8001504 <reset_motorVal+0x34>)
 80014e8:	2230      	movs	r2, #48	; 0x30
 80014ea:	701a      	strb	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000001 	.word	0x20000001
 8001500:	20000002 	.word	0x20000002
 8001504:	20000003 	.word	0x20000003

08001508 <enqueue>:

//input stuff into the queue
void enqueue(Queue *qPtr, uint8_t msg[4]){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
    QueueNode *newNode;
    newNode = (QueueNode *) malloc(sizeof(QueueNode));
 8001512:	2008      	movs	r0, #8
 8001514:	f008 f828 	bl	8009568 <malloc>
 8001518:	4603      	mov	r3, r0
 800151a:	60bb      	str	r3, [r7, #8]
    for(int i=0; i<4; i++){
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	e00b      	b.n	800153a <enqueue+0x32>
        newNode->msg[i] = msg[i];
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	4413      	add	r3, r2
 8001528:	7819      	ldrb	r1, [r3, #0]
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	460a      	mov	r2, r1
 8001532:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<4; i++){
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3301      	adds	r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b03      	cmp	r3, #3
 800153e:	ddf0      	ble.n	8001522 <enqueue+0x1a>
    }
    newNode->next = NULL;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2200      	movs	r2, #0
 8001544:	605a      	str	r2, [r3, #4]

    if(isEmptyQueue(*qPtr))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800154c:	f000 f864 	bl	8001618 <isEmptyQueue>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <enqueue+0x56>
        qPtr->head=newNode;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68ba      	ldr	r2, [r7, #8]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	e003      	b.n	8001566 <enqueue+0x5e>
    else
        qPtr->tail->next = newNode;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	605a      	str	r2, [r3, #4]

    qPtr->tail = newNode;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	609a      	str	r2, [r3, #8]
    qPtr->size++;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	601a      	str	r2, [r3, #0]
}
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <dequeue>:

int dequeue(Queue *qPtr){
 800157e:	b580      	push	{r7, lr}
 8001580:	b084      	sub	sp, #16
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
    if(qPtr==NULL || qPtr->head==NULL){ //Queue is empty or NULL pointer
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <dequeue+0x16>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <dequeue+0x1a>
        return 0;
 8001594:	2300      	movs	r3, #0
 8001596:	e017      	b.n	80015c8 <dequeue+0x4a>
    }
    else{
       QueueNode *temp = qPtr->head;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	60fb      	str	r3, [r7, #12]
       qPtr->head = qPtr->head->next;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	605a      	str	r2, [r3, #4]
       if(qPtr->head == NULL) //Queue is emptied
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d102      	bne.n	80015b6 <dequeue+0x38>
           qPtr->tail = NULL;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]

       free(temp);
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f007 ffde 	bl	8009578 <free>
       qPtr->size--;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	1e5a      	subs	r2, r3, #1
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	601a      	str	r2, [r3, #0]
       return 1;
 80015c6:	2301      	movs	r3, #1
    }
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <getFront>:

//get the front of the queue (not sure if working)
void getFront(Queue q){
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        frontback = (uint8_t)(q.head->msg[0]);
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	781a      	ldrb	r2, [r3, #0]
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <getFront+0x38>)
 80015e2:	701a      	strb	r2, [r3, #0]
        fb_speed = (uint8_t)(q.head->msg[1]);
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	785a      	ldrb	r2, [r3, #1]
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <getFront+0x3c>)
 80015ea:	701a      	strb	r2, [r3, #0]
        leftright = (uint8_t)(q.head->msg[2]);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	789a      	ldrb	r2, [r3, #2]
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <getFront+0x40>)
 80015f2:	701a      	strb	r2, [r3, #0]
        lr_speed = (uint8_t)(q.head->msg[3]);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	78da      	ldrb	r2, [r3, #3]
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <getFront+0x44>)
 80015fa:	701a      	strb	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	20000000 	.word	0x20000000
 800160c:	20000001 	.word	0x20000001
 8001610:	20000002 	.word	0x20000002
 8001614:	20000003 	.word	0x20000003

08001618 <isEmptyQueue>:

//check if queue is empty (output 1 if empty, 0 if not empty)
int isEmptyQueue(Queue q){
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(q.size==0) return 1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <isEmptyQueue+0x16>
 800162a:	2301      	movs	r3, #1
 800162c:	e000      	b.n	8001630 <isEmptyQueue+0x18>
    else return 0;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
//	  }
//	  HAL_UART_Transmit(&huart3, (uint8_t *)txData, strlen(txData), 10);
//	  if(curAngle > 0){
//		  curAngle -= 1;	// Account for gyro drift
//	  }
	  osDelay(1000);
 8001644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001648:	f004 ff6c 	bl	8006524 <osDelay>
 800164c:	e7fa      	b.n	8001644 <StartDefaultTask+0x8>
	...

08001650 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8001650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001654:	b096      	sub	sp, #88	; 0x58
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	// Using movement accelerate til pwm = 1600 then y =mx
	// Original movement equation y = 400x

	uint16_t servo_max = 5;		// Servo_max * (0-9) = servo_value
 800165a:	2305      	movs	r3, #5
 800165c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

	// For differential steering
	double motor_offset_r = 1;
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	4bc6      	ldr	r3, [pc, #792]	; (8001980 <motor+0x330>)
 8001666:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double motor_offset_l = 1;
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	4bc4      	ldr	r3, [pc, #784]	; (8001980 <motor+0x330>)
 8001670:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	uint16_t pwmVal_motor = 0;	// Current motor pwm value
 8001674:	2300      	movs	r3, #0
 8001676:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t motor_min = 1000;	// Min value for pwm to complete 2 instruction without stopping
 800167a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	uint16_t motor_increment = 100;
 8001680:	2364      	movs	r3, #100	; 0x64
 8001682:	87bb      	strh	r3, [r7, #60]	; 0x3c
	uint8_t accelerate;

	uint16_t motor_reference;	// Reference pwm value for motor

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001684:	2100      	movs	r1, #0
 8001686:	48bf      	ldr	r0, [pc, #764]	; (8001984 <motor+0x334>)
 8001688:	f002 ff60 	bl	800454c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800168c:	2104      	movs	r1, #4
 800168e:	48bd      	ldr	r0, [pc, #756]	; (8001984 <motor+0x334>)
 8001690:	f002 ff5c 	bl	800454c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001694:	210c      	movs	r1, #12
 8001696:	48bc      	ldr	r0, [pc, #752]	; (8001988 <motor+0x338>)
 8001698:	f002 ff58 	bl	800454c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  for(;;)
  {
	  if(isEmptyQueue(q) != 1){
 800169c:	4bbb      	ldr	r3, [pc, #748]	; (800198c <motor+0x33c>)
 800169e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016a2:	f7ff ffb9 	bl	8001618 <isEmptyQueue>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	f000 8200 	beq.w	8001aae <motor+0x45e>
			  uint8_t hello[50];	// OLED string buffer
			  getFront(q);			// Setting values according to queue head
 80016ae:	4bb7      	ldr	r3, [pc, #732]	; (800198c <motor+0x33c>)
 80016b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016b4:	f7ff ff8c 	bl	80015d0 <getFront>

			  // OLED Print direction and Turn
			  sprintf(hello, "Dir %c : %d\0", frontback, fb_speed - 48);
 80016b8:	4bb5      	ldr	r3, [pc, #724]	; (8001990 <motor+0x340>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4bb5      	ldr	r3, [pc, #724]	; (8001994 <motor+0x344>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	3b30      	subs	r3, #48	; 0x30
 80016c4:	f107 0008 	add.w	r0, r7, #8
 80016c8:	49b3      	ldr	r1, [pc, #716]	; (8001998 <motor+0x348>)
 80016ca:	f008 f863 	bl	8009794 <siprintf>
			  OLED_ShowString(10, 20, hello);
 80016ce:	f107 0308 	add.w	r3, r7, #8
 80016d2:	461a      	mov	r2, r3
 80016d4:	2114      	movs	r1, #20
 80016d6:	200a      	movs	r0, #10
 80016d8:	f007 fe5e 	bl	8009398 <OLED_ShowString>

			  sprintf(hello, "Turn %c: %d\0", leftright, lr_speed - 48);
 80016dc:	4baf      	ldr	r3, [pc, #700]	; (800199c <motor+0x34c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4baf      	ldr	r3, [pc, #700]	; (80019a0 <motor+0x350>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	3b30      	subs	r3, #48	; 0x30
 80016e8:	f107 0008 	add.w	r0, r7, #8
 80016ec:	49ad      	ldr	r1, [pc, #692]	; (80019a4 <motor+0x354>)
 80016ee:	f008 f851 	bl	8009794 <siprintf>
			  OLED_ShowString(10, 30, hello);
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	461a      	mov	r2, r3
 80016f8:	211e      	movs	r1, #30
 80016fa:	200a      	movs	r0, #10
 80016fc:	f007 fe4c 	bl	8009398 <OLED_ShowString>

		  	  accelerate = 1; // Default always start with acceleration
 8001700:	2301      	movs	r3, #1
 8001702:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

		  	  if(lr_speed == '0')
 8001706:	4ba6      	ldr	r3, [pc, #664]	; (80019a0 <motor+0x350>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b30      	cmp	r3, #48	; 0x30
 800170c:	d104      	bne.n	8001718 <motor+0xc8>
		  		  motor_reference = 2400;
 800170e:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8001712:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8001716:	e003      	b.n	8001720 <motor+0xd0>
		  	  else
		  		  motor_reference = 2000;
 8001718:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800171c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

		  	  // Turn Servo to desired position
		  	  // Centre - offset for left turn
		  	  if(leftright == 'a'){
 8001720:	4b9e      	ldr	r3, [pc, #632]	; (800199c <motor+0x34c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b61      	cmp	r3, #97	; 0x61
 8001726:	d14e      	bne.n	80017c6 <motor+0x176>
		  		  htim1.Instance->CCR4 = pwmVal_servo - 1.1*(lr_speed-48) *servo_max;
 8001728:	4b9f      	ldr	r3, [pc, #636]	; (80019a8 <motor+0x358>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fef1 	bl	8000514 <__aeabi_i2d>
 8001732:	4604      	mov	r4, r0
 8001734:	460d      	mov	r5, r1
 8001736:	4b9a      	ldr	r3, [pc, #616]	; (80019a0 <motor+0x350>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	3b30      	subs	r3, #48	; 0x30
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fee9 	bl	8000514 <__aeabi_i2d>
 8001742:	a389      	add	r3, pc, #548	; (adr r3, 8001968 <motor+0x318>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe ff4e 	bl	80005e8 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4690      	mov	r8, r2
 8001752:	4699      	mov	r9, r3
 8001754:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fedb 	bl	8000514 <__aeabi_i2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4640      	mov	r0, r8
 8001764:	4649      	mov	r1, r9
 8001766:	f7fe ff3f 	bl	80005e8 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4620      	mov	r0, r4
 8001770:	4629      	mov	r1, r5
 8001772:	f7fe fd81 	bl	8000278 <__aeabi_dsub>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4983      	ldr	r1, [pc, #524]	; (8001988 <motor+0x338>)
 800177c:	680c      	ldr	r4, [r1, #0]
 800177e:	4610      	mov	r0, r2
 8001780:	4619      	mov	r1, r3
 8001782:	f7ff f96b 	bl	8000a5c <__aeabi_d2uiz>
 8001786:	4603      	mov	r3, r0
 8001788:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // right motor offset
		  		  // right motor have to spin more due to differential steering
		  		  motor_offset_r = 0.05*(lr_speed-48)+1;
 800178a:	4b85      	ldr	r3, [pc, #532]	; (80019a0 <motor+0x350>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	3b30      	subs	r3, #48	; 0x30
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe febf 	bl	8000514 <__aeabi_i2d>
 8001796:	a376      	add	r3, pc, #472	; (adr r3, 8001970 <motor+0x320>)
 8001798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179c:	f7fe ff24 	bl	80005e8 <__aeabi_dmul>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4610      	mov	r0, r2
 80017a6:	4619      	mov	r1, r3
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	4b74      	ldr	r3, [pc, #464]	; (8001980 <motor+0x330>)
 80017ae:	f7fe fd65 	bl	800027c <__adddf3>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		  		  motor_offset_l = 1;
 80017ba:	f04f 0200 	mov.w	r2, #0
 80017be:	4b70      	ldr	r3, [pc, #448]	; (8001980 <motor+0x330>)
 80017c0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80017c4:	e051      	b.n	800186a <motor+0x21a>

		  	  }
		  	  else if(leftright =='d'){
 80017c6:	4b75      	ldr	r3, [pc, #468]	; (800199c <motor+0x34c>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b64      	cmp	r3, #100	; 0x64
 80017cc:	d14d      	bne.n	800186a <motor+0x21a>
		  		  htim1.Instance->CCR4 = pwmVal_servo + 1.6*(lr_speed-48) *servo_max;
 80017ce:	4b76      	ldr	r3, [pc, #472]	; (80019a8 <motor+0x358>)
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fe9e 	bl	8000514 <__aeabi_i2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	4b70      	ldr	r3, [pc, #448]	; (80019a0 <motor+0x350>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	3b30      	subs	r3, #48	; 0x30
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe96 	bl	8000514 <__aeabi_i2d>
 80017e8:	a363      	add	r3, pc, #396	; (adr r3, 8001978 <motor+0x328>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe fefb 	bl	80005e8 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4690      	mov	r8, r2
 80017f8:	4699      	mov	r9, r3
 80017fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fe88 	bl	8000514 <__aeabi_i2d>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4640      	mov	r0, r8
 800180a:	4649      	mov	r1, r9
 800180c:	f7fe feec 	bl	80005e8 <__aeabi_dmul>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4620      	mov	r0, r4
 8001816:	4629      	mov	r1, r5
 8001818:	f7fe fd30 	bl	800027c <__adddf3>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	4959      	ldr	r1, [pc, #356]	; (8001988 <motor+0x338>)
 8001822:	680c      	ldr	r4, [r1, #0]
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	f7ff f918 	bl	8000a5c <__aeabi_d2uiz>
 800182c:	4603      	mov	r3, r0
 800182e:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // left motor offset
		  		  motor_offset_r = 1;
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	4b52      	ldr	r3, [pc, #328]	; (8001980 <motor+0x330>)
 8001836:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		  		  motor_offset_l = 0.05*(lr_speed-48)+1;
 800183a:	4b59      	ldr	r3, [pc, #356]	; (80019a0 <motor+0x350>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	3b30      	subs	r3, #48	; 0x30
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fe67 	bl	8000514 <__aeabi_i2d>
 8001846:	a34a      	add	r3, pc, #296	; (adr r3, 8001970 <motor+0x320>)
 8001848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184c:	f7fe fecc 	bl	80005e8 <__aeabi_dmul>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f04f 0200 	mov.w	r2, #0
 800185c:	4b48      	ldr	r3, [pc, #288]	; (8001980 <motor+0x330>)
 800185e:	f7fe fd0d 	bl	800027c <__adddf3>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		  	  }

		  	  pwmVal_motor = motor_min;
 800186a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800186c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		  	  // Move Motor forward
		  	  if(frontback == 'w'){
 8001870:	4b47      	ldr	r3, [pc, #284]	; (8001990 <motor+0x340>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b77      	cmp	r3, #119	; 0x77
 8001876:	f040 809b 	bne.w	80019b0 <motor+0x360>
		  		  do
		  		  	  {
		  		  		  // H-Bridge Circuit for AINx; 1 turn on, the other turns off
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 800187a:	2201      	movs	r2, #1
 800187c:	2104      	movs	r1, #4
 800187e:	484b      	ldr	r0, [pc, #300]	; (80019ac <motor+0x35c>)
 8001880:	f001 f972 	bl	8002b68 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8001884:	2200      	movs	r2, #0
 8001886:	2108      	movs	r1, #8
 8001888:	4848      	ldr	r0, [pc, #288]	; (80019ac <motor+0x35c>)
 800188a:	f001 f96d 	bl	8002b68 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 800188e:	2201      	movs	r2, #1
 8001890:	2120      	movs	r1, #32
 8001892:	4846      	ldr	r0, [pc, #280]	; (80019ac <motor+0x35c>)
 8001894:	f001 f968 	bl	8002b68 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	2110      	movs	r1, #16
 800189c:	4843      	ldr	r0, [pc, #268]	; (80019ac <motor+0x35c>)
 800189e:	f001 f963 	bl	8002b68 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 80018a2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d121      	bne.n	80018ee <motor+0x29e>
		  		  			  pwmVal_motor+=motor_increment;	// Accelerating
 80018aa:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80018ae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80018b0:	4413      	add	r3, r2
 80018b2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		  		  			  if(pwmVal_motor > motor_reference){
 80018b6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80018ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80018be:	429a      	cmp	r2, r3
 80018c0:	d921      	bls.n	8001906 <motor+0x2b6>
		  		  				  accelerate = 0;				// Decelerate Flag
 80018c2:	2300      	movs	r3, #0
 80018c4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

		  		  				if((fb_speed-48)*230-20 > 0)	// Prevent infinite forward move through negative value
 80018c8:	4b32      	ldr	r3, [pc, #200]	; (8001994 <motor+0x344>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	3b30      	subs	r3, #48	; 0x30
 80018ce:	22e6      	movs	r2, #230	; 0xe6
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	2b14      	cmp	r3, #20
 80018d6:	dd16      	ble.n	8001906 <motor+0x2b6>
								  osDelay((fb_speed-48)*230-20);// Constant speed for time
 80018d8:	4b2e      	ldr	r3, [pc, #184]	; (8001994 <motor+0x344>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	3b30      	subs	r3, #48	; 0x30
 80018de:	22e6      	movs	r2, #230	; 0xe6
 80018e0:	fb02 f303 	mul.w	r3, r2, r3
 80018e4:	3b14      	subs	r3, #20
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 fe1c 	bl	8006524 <osDelay>
 80018ec:	e00b      	b.n	8001906 <motor+0x2b6>
		  		  			  }

		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=5*motor_increment;
 80018ee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80018f0:	461a      	mov	r2, r3
 80018f2:	0392      	lsls	r2, r2, #14
 80018f4:	1ad2      	subs	r2, r2, r3
 80018f6:	0092      	lsls	r2, r2, #2
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001900:	4413      	add	r3, r2
 8001902:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		  		  		   * If left turns more than right, value will be negative; motor_r -(neg_offset), motor_l + (neg_offset)
		  		  		   * Used 0.5 as scale factor as values in int, so only offset of >=2 will actually increment the motor value
		  		  		   * as integers are rounded down. E.g. offset = 1, 0.5-0.05*1 = 0.45 = 0 -> motor has no additional increment
		  		  		   *  - (0.5-0.05*(lr_speed-48))*encoder_offset ;  - (-0.5+0.05*(lr_speed-48))*encoder_offset
		  		  		   */
		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor);
 8001906:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fe02 	bl	8000514 <__aeabi_i2d>
 8001910:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001914:	f7fe fe68 	bl	80005e8 <__aeabi_dmul>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4919      	ldr	r1, [pc, #100]	; (8001984 <motor+0x334>)
 800191e:	680c      	ldr	r4, [r1, #0]
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f89a 	bl	8000a5c <__aeabi_d2uiz>
 8001928:	4603      	mov	r3, r0
 800192a:	6363      	str	r3, [r4, #52]	; 0x34
		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor);
 800192c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fdef 	bl	8000514 <__aeabi_i2d>
 8001936:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800193a:	f7fe fe55 	bl	80005e8 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4910      	ldr	r1, [pc, #64]	; (8001984 <motor+0x334>)
 8001944:	680c      	ldr	r4, [r1, #0]
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f887 	bl	8000a5c <__aeabi_d2uiz>
 800194e:	4603      	mov	r3, r0
 8001950:	63a3      	str	r3, [r4, #56]	; 0x38
		  		  		  osDelay(10);
 8001952:	200a      	movs	r0, #10
 8001954:	f004 fde6 	bl	8006524 <osDelay>

		  		  	  }while(pwmVal_motor > motor_min);
 8001958:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800195c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800195e:	429a      	cmp	r2, r3
 8001960:	d88b      	bhi.n	800187a <motor+0x22a>
 8001962:	e09d      	b.n	8001aa0 <motor+0x450>
 8001964:	f3af 8000 	nop.w
 8001968:	9999999a 	.word	0x9999999a
 800196c:	3ff19999 	.word	0x3ff19999
 8001970:	9999999a 	.word	0x9999999a
 8001974:	3fa99999 	.word	0x3fa99999
 8001978:	9999999a 	.word	0x9999999a
 800197c:	3ff99999 	.word	0x3ff99999
 8001980:	3ff00000 	.word	0x3ff00000
 8001984:	200001c8 	.word	0x200001c8
 8001988:	200000f0 	.word	0x200000f0
 800198c:	200002a4 	.word	0x200002a4
 8001990:	20000000 	.word	0x20000000
 8001994:	20000001 	.word	0x20000001
 8001998:	08009ebc 	.word	0x08009ebc
 800199c:	20000002 	.word	0x20000002
 80019a0:	20000003 	.word	0x20000003
 80019a4:	08009ecc 	.word	0x08009ecc
 80019a8:	20000004 	.word	0x20000004
 80019ac:	40020000 	.word	0x40020000
		  	  }

		  	  else if(frontback == 's'){
 80019b0:	4b47      	ldr	r3, [pc, #284]	; (8001ad0 <motor+0x480>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b73      	cmp	r3, #115	; 0x73
 80019b6:	d173      	bne.n	8001aa0 <motor+0x450>
		  		  do
		  		  	  {
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80019b8:	2200      	movs	r2, #0
 80019ba:	2104      	movs	r1, #4
 80019bc:	4845      	ldr	r0, [pc, #276]	; (8001ad4 <motor+0x484>)
 80019be:	f001 f8d3 	bl	8002b68 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80019c2:	2201      	movs	r2, #1
 80019c4:	2108      	movs	r1, #8
 80019c6:	4843      	ldr	r0, [pc, #268]	; (8001ad4 <motor+0x484>)
 80019c8:	f001 f8ce 	bl	8002b68 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2120      	movs	r1, #32
 80019d0:	4840      	ldr	r0, [pc, #256]	; (8001ad4 <motor+0x484>)
 80019d2:	f001 f8c9 	bl	8002b68 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2110      	movs	r1, #16
 80019da:	483e      	ldr	r0, [pc, #248]	; (8001ad4 <motor+0x484>)
 80019dc:	f001 f8c4 	bl	8002b68 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 80019e0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d121      	bne.n	8001a2c <motor+0x3dc>
		  		  			pwmVal_motor+=motor_increment;	// Accelerating
 80019e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80019ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80019ee:	4413      	add	r3, r2
 80019f0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
							if(pwmVal_motor > motor_reference){
 80019f4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80019f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d921      	bls.n	8001a44 <motor+0x3f4>
							  accelerate = 0;				// Decelerate flag
 8001a00:	2300      	movs	r3, #0
 8001a02:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

							if((fb_speed-48)*230-20 > 0)	// Prevent infinite forward move through negative value
 8001a06:	4b34      	ldr	r3, [pc, #208]	; (8001ad8 <motor+0x488>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	3b30      	subs	r3, #48	; 0x30
 8001a0c:	22e6      	movs	r2, #230	; 0xe6
 8001a0e:	fb02 f303 	mul.w	r3, r2, r3
 8001a12:	2b14      	cmp	r3, #20
 8001a14:	dd16      	ble.n	8001a44 <motor+0x3f4>
								  osDelay((fb_speed-48)*230-20);
 8001a16:	4b30      	ldr	r3, [pc, #192]	; (8001ad8 <motor+0x488>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	3b30      	subs	r3, #48	; 0x30
 8001a1c:	22e6      	movs	r2, #230	; 0xe6
 8001a1e:	fb02 f303 	mul.w	r3, r2, r3
 8001a22:	3b14      	subs	r3, #20
 8001a24:	4618      	mov	r0, r3
 8001a26:	f004 fd7d 	bl	8006524 <osDelay>
 8001a2a:	e00b      	b.n	8001a44 <motor+0x3f4>
							}
		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=5*motor_increment;
 8001a2c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001a2e:	461a      	mov	r2, r3
 8001a30:	0392      	lsls	r2, r2, #14
 8001a32:	1ad2      	subs	r2, r2, r3
 8001a34:	0092      	lsls	r2, r2, #2
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001a3e:	4413      	add	r3, r2
 8001a40:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor);
 8001a44:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd63 	bl	8000514 <__aeabi_i2d>
 8001a4e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a52:	f7fe fdc9 	bl	80005e8 <__aeabi_dmul>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4920      	ldr	r1, [pc, #128]	; (8001adc <motor+0x48c>)
 8001a5c:	680c      	ldr	r4, [r1, #0]
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7fe fffb 	bl	8000a5c <__aeabi_d2uiz>
 8001a66:	4603      	mov	r3, r0
 8001a68:	6363      	str	r3, [r4, #52]	; 0x34
		  				  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor);
 8001a6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fd50 	bl	8000514 <__aeabi_i2d>
 8001a74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001a78:	f7fe fdb6 	bl	80005e8 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4916      	ldr	r1, [pc, #88]	; (8001adc <motor+0x48c>)
 8001a82:	680c      	ldr	r4, [r1, #0]
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	f7fe ffe8 	bl	8000a5c <__aeabi_d2uiz>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	63a3      	str	r3, [r4, #56]	; 0x38
		  		  		  osDelay(10);
 8001a90:	200a      	movs	r0, #10
 8001a92:	f004 fd47 	bl	8006524 <osDelay>
		  		  	  }while(pwmVal_motor> motor_min);
 8001a96:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001a9a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d88b      	bhi.n	80019b8 <motor+0x368>
		  	  }
		  	  osDelay(10);
 8001aa0:	200a      	movs	r0, #10
 8001aa2:	f004 fd3f 	bl	8006524 <osDelay>
		  	  dequeue(&q);
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <motor+0x490>)
 8001aa8:	f7ff fd69 	bl	800157e <dequeue>
 8001aac:	e5f6      	b.n	800169c <motor+0x4c>
	  }
	  else{
		  reset_motorVal();	//Reset the values
 8001aae:	f7ff fd0f 	bl	80014d0 <reset_motorVal>

		  // Reset Servo values
		  htim1.Instance->CCR4 = pwmVal_servo;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <motor+0x494>)
 8001ab4:	881a      	ldrh	r2, [r3, #0]
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <motor+0x498>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	641a      	str	r2, [r3, #64]	; 0x40

		  // Stop motor
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001abc:	4b07      	ldr	r3, [pc, #28]	; (8001adc <motor+0x48c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <motor+0x48c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	639a      	str	r2, [r3, #56]	; 0x38
	  if(isEmptyQueue(q) != 1){
 8001acc:	e5e6      	b.n	800169c <motor+0x4c>
 8001ace:	bf00      	nop
 8001ad0:	20000000 	.word	0x20000000
 8001ad4:	40020000 	.word	0x40020000
 8001ad8:	20000001 	.word	0x20000001
 8001adc:	200001c8 	.word	0x200001c8
 8001ae0:	200002a4 	.word	0x200002a4
 8001ae4:	20000004 	.word	0x20000004
 8001ae8:	200000f0 	.word	0x200000f0

08001aec <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	; 0x30
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  /* Infinite loop */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001af4:	213c      	movs	r1, #60	; 0x3c
 8001af6:	4833      	ldr	r0, [pc, #204]	; (8001bc4 <encoder_task+0xd8>)
 8001af8:	f002 fe96 	bl	8004828 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001afc:	213c      	movs	r1, #60	; 0x3c
 8001afe:	4832      	ldr	r0, [pc, #200]	; (8001bc8 <encoder_task+0xdc>)
 8001b00:	f002 fe92 	bl	8004828 <HAL_TIM_Encoder_Start>

	int cnt1, diffa=0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
	int cnt2, diffb=0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tick;

	tick = HAL_GetTick();
 8001b0c:	f000 fcbc 	bl	8002488 <HAL_GetTick>
 8001b10:	6278      	str	r0, [r7, #36]	; 0x24
	uint8_t msg[20];

	for(;;)
	{
		// Every 1000 ticks, get reading(How fast wheel turn)
		if(HAL_GetTick()-tick > 10){
 8001b12:	f000 fcb9 	bl	8002488 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b0a      	cmp	r3, #10
 8001b1e:	d9f8      	bls.n	8001b12 <encoder_task+0x26>
			// At rising edge, counter increase by 1
			cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8001b20:	4b28      	ldr	r3, [pc, #160]	; (8001bc4 <encoder_task+0xd8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b26:	623b      	str	r3, [r7, #32]
			cnt2 = __HAL_TIM_GET_COUNTER(&htim3);
 8001b28:	4b27      	ldr	r3, [pc, #156]	; (8001bc8 <encoder_task+0xdc>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2e:	61fb      	str	r3, [r7, #28]

			/* Motor A */
			// Counting up; Motor moving forward
			// 32500 is the max tick
			if(cnt1 - 32500 > 0){
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001b36:	4293      	cmp	r3, r2
 8001b38:	dd05      	ble.n	8001b46 <encoder_task+0x5a>
				diffa = cnt1 - 65535;
 8001b3a:	6a3b      	ldr	r3, [r7, #32]
 8001b3c:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b40:	3bff      	subs	r3, #255	; 0xff
 8001b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b44:	e006      	b.n	8001b54 <encoder_task+0x68>
			}
			// Counting down; Motor moving backward
			else if(cnt1 - 32500 < 0){
 8001b46:	6a3b      	ldr	r3, [r7, #32]
 8001b48:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	dc01      	bgt.n	8001b54 <encoder_task+0x68>
				diffa = cnt1;
 8001b50:	6a3b      	ldr	r3, [r7, #32]
 8001b52:	62fb      	str	r3, [r7, #44]	; 0x2c
			}

			/* Motor B */
			// Counting up; Motor moving backward
			if(cnt2 - 32500 > 0){
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	dd05      	ble.n	8001b6a <encoder_task+0x7e>
				diffb = (cnt2 - 65535);
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b64:	3bff      	subs	r3, #255	; 0xff
 8001b66:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b68:	e006      	b.n	8001b78 <encoder_task+0x8c>
			}
			// Counting down; Motor moving forward
			else if(cnt2 - 32500 < 0){
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001b70:	4293      	cmp	r3, r2
 8001b72:	dc01      	bgt.n	8001b78 <encoder_task+0x8c>
				diffb = cnt2;
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			encoder_offset = diffa + diffb;
 8001b78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a13      	ldr	r2, [pc, #76]	; (8001bcc <encoder_task+0xe0>)
 8001b80:	6013      	str	r3, [r2, #0]
			// Display difference
			sprintf(msg, "Diff : %3d\0", encoder_offset);
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <encoder_task+0xe0>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	f107 0308 	add.w	r3, r7, #8
 8001b8a:	4911      	ldr	r1, [pc, #68]	; (8001bd0 <encoder_task+0xe4>)
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f007 fe01 	bl	8009794 <siprintf>

			OLED_ShowString(10,40,msg);
 8001b92:	f107 0308 	add.w	r3, r7, #8
 8001b96:	461a      	mov	r2, r3
 8001b98:	2128      	movs	r1, #40	; 0x28
 8001b9a:	200a      	movs	r0, #10
 8001b9c:	f007 fbfc 	bl	8009398 <OLED_ShowString>
			OLED_Refresh_Gram();
 8001ba0:	f007 fa86 	bl	80090b0 <OLED_Refresh_Gram>
			// Reset base tick
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <encoder_task+0xd8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <encoder_task+0xdc>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	625a      	str	r2, [r3, #36]	; 0x24

			tick = HAL_GetTick();
 8001bb4:	f000 fc68 	bl	8002488 <HAL_GetTick>
 8001bb8:	6278      	str	r0, [r7, #36]	; 0x24

			osDelay(10);
 8001bba:	200a      	movs	r0, #10
 8001bbc:	f004 fcb2 	bl	8006524 <osDelay>
		if(HAL_GetTick()-tick > 10){
 8001bc0:	e7a7      	b.n	8001b12 <encoder_task+0x26>
 8001bc2:	bf00      	nop
 8001bc4:	20000138 	.word	0x20000138
 8001bc8:	20000180 	.word	0x20000180
 8001bcc:	200002a0 	.word	0x200002a0
 8001bd0:	08009edc 	.word	0x08009edc
 8001bd4:	00000000 	.word	0x00000000

08001bd8 <gyro_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gyro_task */
void gyro_task(void *argument)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gyro_task */
  /* Infinite loop */
	uint8_t val[2] = { 0, 0 }; // To store ICM gyro values
 8001be0:	2300      	movs	r3, #0
 8001be2:	823b      	strh	r3, [r7, #16]
	gyroInit();
 8001be4:	f007 f9d0 	bl	8008f88 <gyroInit>
	int16_t angular_speed = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t angle = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	847b      	strh	r3, [r7, #34]	; 0x22

	uint8_t msg[8];

	// PID values
	uint8_t kp = 8;
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t ki = 0.8;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f887 3020 	strb.w	r3, [r7, #32]
	int16_t eintegral = 0;	// Integral error
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	84fb      	strh	r3, [r7, #38]	; 0x26

	int32_t err;			// To total error for Integral

	// Set servo value to centre
	uint8_t servo_val = pwmVal_servo;
 8001c00:	4b99      	ldr	r3, [pc, #612]	; (8001e68 <gyro_task+0x290>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	77fb      	strb	r3, [r7, #31]

	int turn_angle = 75;	// gyro turn threshold for 90deg
 8001c06:	234b      	movs	r3, #75	; 0x4b
 8001c08:	61bb      	str	r3, [r7, #24]
	osDelay(100);
 8001c0a:	2064      	movs	r0, #100	; 0x64
 8001c0c:	f004 fc8a 	bl	8006524 <osDelay>
	for(;;)
	{
		// Gyro Function for turning
		if(lr_speed >= '4'){
 8001c10:	4b96      	ldr	r3, [pc, #600]	; (8001e6c <gyro_task+0x294>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b33      	cmp	r3, #51	; 0x33
 8001c16:	f240 8082 	bls.w	8001d1e <gyro_task+0x146>
			gyroStart();	// Start Gyro Reading
 8001c1a:	f007 f9a3 	bl	8008f64 <gyroStart>

			// Continue Reading Gyro until hit threshold
			while(abs((int) curAngle) < turn_angle){
 8001c1e:	e056      	b.n	8001cce <gyro_task+0xf6>
				readByte(0x37, val);
 8001c20:	f107 0310 	add.w	r3, r7, #16
 8001c24:	4619      	mov	r1, r3
 8001c26:	2037      	movs	r0, #55	; 0x37
 8001c28:	f007 f9f2 	bl	8009010 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 8001c2c:	7c3b      	ldrb	r3, [r7, #16]
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	b21a      	sxth	r2, r3
 8001c32:	7c7b      	ldrb	r3, [r7, #17]
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	4313      	orrs	r3, r2
 8001c38:	84bb      	strh	r3, [r7, #36]	; 0x24
				angle = ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 8001c3a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001c3e:	2264      	movs	r2, #100	; 0x64
 8001c40:	fb02 f303 	mul.w	r3, r2, r3
 8001c44:	3b02      	subs	r3, #2
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe fc64 	bl	8000514 <__aeabi_i2d>
 8001c4c:	a382      	add	r3, pc, #520	; (adr r3, 8001e58 <gyro_task+0x280>)
 8001c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c52:	f7fe fdf3 	bl	800083c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	a380      	add	r3, pc, #512	; (adr r3, 8001e60 <gyro_task+0x288>)
 8001c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c64:	f7fe fcc0 	bl	80005e8 <__aeabi_dmul>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f7fe fecc 	bl	8000a0c <__aeabi_d2iz>
 8001c74:	4603      	mov	r3, r0
 8001c76:	847b      	strh	r3, [r7, #34]	; 0x22

				// If condition to prevent gyro drift
//				if((angle > 1)||(angle <0))
					curAngle += angle;
 8001c78:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fc49 	bl	8000514 <__aeabi_i2d>
 8001c82:	4b7b      	ldr	r3, [pc, #492]	; (8001e70 <gyro_task+0x298>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe faf8 	bl	800027c <__adddf3>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4977      	ldr	r1, [pc, #476]	; (8001e70 <gyro_task+0x298>)
 8001c92:	e9c1 2300 	strd	r2, r3, [r1]

				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 8001c96:	4b76      	ldr	r3, [pc, #472]	; (8001e70 <gyro_task+0x298>)
 8001c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f7fe feb4 	bl	8000a0c <__aeabi_d2iz>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	f107 0308 	add.w	r3, r7, #8
 8001caa:	4972      	ldr	r1, [pc, #456]	; (8001e74 <gyro_task+0x29c>)
 8001cac:	4618      	mov	r0, r3
 8001cae:	f007 fd71 	bl	8009794 <siprintf>
				OLED_ShowString(10, 10, msg);
 8001cb2:	f107 0308 	add.w	r3, r7, #8
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	210a      	movs	r1, #10
 8001cba:	200a      	movs	r0, #10
 8001cbc:	f007 fb6c 	bl	8009398 <OLED_ShowString>

				if(fb_speed == '0')
 8001cc0:	4b6d      	ldr	r3, [pc, #436]	; (8001e78 <gyro_task+0x2a0>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b30      	cmp	r3, #48	; 0x30
 8001cc6:	d011      	beq.n	8001cec <gyro_task+0x114>
					break;
				osDelay(100);
 8001cc8:	2064      	movs	r0, #100	; 0x64
 8001cca:	f004 fc2b 	bl	8006524 <osDelay>
			while(abs((int) curAngle) < turn_angle){
 8001cce:	4b68      	ldr	r3, [pc, #416]	; (8001e70 <gyro_task+0x298>)
 8001cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	f7fe fe98 	bl	8000a0c <__aeabi_d2iz>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	bfb8      	it	lt
 8001ce2:	425b      	neglt	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	dc9a      	bgt.n	8001c20 <gyro_task+0x48>
 8001cea:	e000      	b.n	8001cee <gyro_task+0x116>
					break;
 8001cec:	bf00      	nop
			}

			// Once Threshold reached, turn servo centre
			htim1.Instance->CCR4 = pwmVal_servo;	// Turn servo to the centre
 8001cee:	4b5e      	ldr	r3, [pc, #376]	; (8001e68 <gyro_task+0x290>)
 8001cf0:	881a      	ldrh	r2, [r3, #0]
 8001cf2:	4b62      	ldr	r3, [pc, #392]	; (8001e7c <gyro_task+0x2a4>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	641a      	str	r2, [r3, #64]	; 0x40
			curAngle = 0;							// Reset Angle value
 8001cf8:	495d      	ldr	r1, [pc, #372]	; (8001e70 <gyro_task+0x298>)
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	e9c1 2300 	strd	r2, r3, [r1]
			osDelay(100);
 8001d06:	2064      	movs	r0, #100	; 0x64
 8001d08:	f004 fc0c 	bl	8006524 <osDelay>

			// Stop motor
			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001d0c:	4b5c      	ldr	r3, [pc, #368]	; (8001e80 <gyro_task+0x2a8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2200      	movs	r2, #0
 8001d12:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001d14:	4b5a      	ldr	r3, [pc, #360]	; (8001e80 <gyro_task+0x2a8>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	639a      	str	r2, [r3, #56]	; 0x38
 8001d1c:	e098      	b.n	8001e50 <gyro_task+0x278>

		}

		// Ensures robot goes straight
		else if((lr_speed == '0')&&(fb_speed > '0')){
 8001d1e:	4b53      	ldr	r3, [pc, #332]	; (8001e6c <gyro_task+0x294>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b30      	cmp	r3, #48	; 0x30
 8001d24:	f040 8094 	bne.w	8001e50 <gyro_task+0x278>
 8001d28:	4b53      	ldr	r3, [pc, #332]	; (8001e78 <gyro_task+0x2a0>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b30      	cmp	r3, #48	; 0x30
 8001d2e:	f240 808f 	bls.w	8001e50 <gyro_task+0x278>
			gyroStart();
 8001d32:	f007 f917 	bl	8008f64 <gyroStart>
			eintegral = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	84fb      	strh	r3, [r7, #38]	; 0x26
			curAngle = 0;							// Reset Angle value
 8001d3a:	494d      	ldr	r1, [pc, #308]	; (8001e70 <gyro_task+0x298>)
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	e9c1 2300 	strd	r2, r3, [r1]

			do{
				// Read Gyro
				readByte(0x37, val);
 8001d48:	f107 0310 	add.w	r3, r7, #16
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	2037      	movs	r0, #55	; 0x37
 8001d50:	f007 f95e 	bl	8009010 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 8001d54:	7c3b      	ldrb	r3, [r7, #16]
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	7c7b      	ldrb	r3, [r7, #17]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	84bb      	strh	r3, [r7, #36]	; 0x24
				angle = ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 8001d62:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001d66:	2264      	movs	r2, #100	; 0x64
 8001d68:	fb02 f303 	mul.w	r3, r2, r3
 8001d6c:	3b02      	subs	r3, #2
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fbd0 	bl	8000514 <__aeabi_i2d>
 8001d74:	a338      	add	r3, pc, #224	; (adr r3, 8001e58 <gyro_task+0x280>)
 8001d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7a:	f7fe fd5f 	bl	800083c <__aeabi_ddiv>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	a336      	add	r3, pc, #216	; (adr r3, 8001e60 <gyro_task+0x288>)
 8001d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8c:	f7fe fc2c 	bl	80005e8 <__aeabi_dmul>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4610      	mov	r0, r2
 8001d96:	4619      	mov	r1, r3
 8001d98:	f7fe fe38 	bl	8000a0c <__aeabi_d2iz>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	847b      	strh	r3, [r7, #34]	; 0x22

				// If condition to prevent gyro drift
//				if((angle > 1)||(angle <0))
					curAngle += angle;
 8001da0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe fbb5 	bl	8000514 <__aeabi_i2d>
 8001daa:	4b31      	ldr	r3, [pc, #196]	; (8001e70 <gyro_task+0x298>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fa64 	bl	800027c <__adddf3>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	492d      	ldr	r1, [pc, #180]	; (8001e70 <gyro_task+0x298>)
 8001dba:	e9c1 2300 	strd	r2, r3, [r1]

				// Print Gyro
				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 8001dbe:	4b2c      	ldr	r3, [pc, #176]	; (8001e70 <gyro_task+0x298>)
 8001dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f7fe fe20 	bl	8000a0c <__aeabi_d2iz>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f107 0308 	add.w	r3, r7, #8
 8001dd2:	4928      	ldr	r1, [pc, #160]	; (8001e74 <gyro_task+0x29c>)
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f007 fcdd 	bl	8009794 <siprintf>
				OLED_ShowString(10, 10, msg);
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	461a      	mov	r2, r3
 8001de0:	210a      	movs	r1, #10
 8001de2:	200a      	movs	r0, #10
 8001de4:	f007 fad8 	bl	8009398 <OLED_ShowString>

				// PID for error adjustment
				err = curAngle - 0;		// Proportional error
 8001de8:	4b21      	ldr	r3, [pc, #132]	; (8001e70 <gyro_task+0x298>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fe0b 	bl	8000a0c <__aeabi_d2iz>
 8001df6:	4603      	mov	r3, r0
 8001df8:	617b      	str	r3, [r7, #20]
				eintegral += err;		// Integral error
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e00:	4413      	add	r3, r2
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	84fb      	strh	r3, [r7, #38]	; 0x26

				// PID equation
				servo_val = (uint8_t)(pwmVal_servo + kp*err + ki*eintegral);
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <gyro_task+0x290>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	f897 1020 	ldrb.w	r1, [r7, #32]
 8001e14:	fb11 f303 	smulbb	r3, r1, r3
 8001e18:	b2d9      	uxtb	r1, r3
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 8001e22:	fb10 f303 	smulbb	r3, r0, r3
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	440b      	add	r3, r1
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	77fb      	strb	r3, [r7, #31]

				// Set servo value
				htim1.Instance->CCR4 = servo_val;	// Turn servo to correct error
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <gyro_task+0x2a4>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	7ffa      	ldrb	r2, [r7, #31]
 8001e36:	641a      	str	r2, [r3, #64]	; 0x40

				osDelay(100);
 8001e38:	2064      	movs	r0, #100	; 0x64
 8001e3a:	f004 fb73 	bl	8006524 <osDelay>
			}while((lr_speed == '0')&&(fb_speed > '0'));
 8001e3e:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <gyro_task+0x294>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b30      	cmp	r3, #48	; 0x30
 8001e44:	d104      	bne.n	8001e50 <gyro_task+0x278>
 8001e46:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <gyro_task+0x2a0>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b30      	cmp	r3, #48	; 0x30
 8001e4c:	f63f af7c 	bhi.w	8001d48 <gyro_task+0x170>

		}

		osDelay(10);
 8001e50:	200a      	movs	r0, #10
 8001e52:	f004 fb67 	bl	8006524 <osDelay>
		if(lr_speed >= '4'){
 8001e56:	e6db      	b.n	8001c10 <gyro_task+0x38>
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40d00400 	.word	0x40d00400
 8001e60:	9999999a 	.word	0x9999999a
 8001e64:	3ff19999 	.word	0x3ff19999
 8001e68:	20000004 	.word	0x20000004
 8001e6c:	20000003 	.word	0x20000003
 8001e70:	20000298 	.word	0x20000298
 8001e74:	08009ee8 	.word	0x08009ee8
 8001e78:	20000001 	.word	0x20000001
 8001e7c:	200000f0 	.word	0x200000f0
 8001e80:	200001c8 	.word	0x200001c8

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e8c:	e7fe      	b.n	8001e8c <Error_Handler+0x8>
	...

08001e90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_MspInit+0x54>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a11      	ldr	r2, [pc, #68]	; (8001ee4 <HAL_MspInit+0x54>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <HAL_MspInit+0x54>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	607b      	str	r3, [r7, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	603b      	str	r3, [r7, #0]
 8001eb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <HAL_MspInit+0x54>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <HAL_MspInit+0x54>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec2:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <HAL_MspInit+0x54>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	210f      	movs	r1, #15
 8001ed2:	f06f 0001 	mvn.w	r0, #1
 8001ed6:	f000 fbe2 	bl	800269e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40023800 	.word	0x40023800

08001ee8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	; 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a19      	ldr	r2, [pc, #100]	; (8001f6c <HAL_I2C_MspInit+0x84>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12c      	bne.n	8001f64 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b18      	ldr	r3, [pc, #96]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f26:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f2c:	2312      	movs	r3, #18
 8001f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f38:	2304      	movs	r3, #4
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	4619      	mov	r1, r3
 8001f42:	480c      	ldr	r0, [pc, #48]	; (8001f74 <HAL_I2C_MspInit+0x8c>)
 8001f44:	f000 fc74 	bl	8002830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f56:	6413      	str	r3, [r2, #64]	; 0x40
 8001f58:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_I2C_MspInit+0x88>)
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f64:	bf00      	nop
 8001f66:	3728      	adds	r7, #40	; 0x28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40005400 	.word	0x40005400
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020400 	.word	0x40020400

08001f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a23      	ldr	r2, [pc, #140]	; (8002024 <HAL_TIM_Base_MspInit+0xac>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d10e      	bne.n	8001fb8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b22      	ldr	r3, [pc, #136]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa2:	4a21      	ldr	r2, [pc, #132]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001faa:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001fb6:	e030      	b.n	800201a <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM8)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a1b      	ldr	r2, [pc, #108]	; (800202c <HAL_TIM_Base_MspInit+0xb4>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d12b      	bne.n	800201a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	4b18      	ldr	r3, [pc, #96]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	4a17      	ldr	r2, [pc, #92]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fcc:	f043 0302 	orr.w	r3, r3, #2
 8001fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_TIM_Base_MspInit+0xb0>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8001ffa:	23c0      	movs	r3, #192	; 0xc0
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002006:	2300      	movs	r3, #0
 8002008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800200a:	2303      	movs	r3, #3
 800200c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800200e:	f107 0314 	add.w	r3, r7, #20
 8002012:	4619      	mov	r1, r3
 8002014:	4806      	ldr	r0, [pc, #24]	; (8002030 <HAL_TIM_Base_MspInit+0xb8>)
 8002016:	f000 fc0b 	bl	8002830 <HAL_GPIO_Init>
}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40010000 	.word	0x40010000
 8002028:	40023800 	.word	0x40023800
 800202c:	40010400 	.word	0x40010400
 8002030:	40020800 	.word	0x40020800

08002034 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08c      	sub	sp, #48	; 0x30
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 031c 	add.w	r3, r7, #28
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002054:	d14b      	bne.n	80020ee <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	4b3f      	ldr	r3, [pc, #252]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	4a3e      	ldr	r2, [pc, #248]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6413      	str	r3, [r2, #64]	; 0x40
 8002066:	4b3c      	ldr	r3, [pc, #240]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	61bb      	str	r3, [r7, #24]
 8002070:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	4b38      	ldr	r3, [pc, #224]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a37      	ldr	r2, [pc, #220]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b35      	ldr	r3, [pc, #212]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b31      	ldr	r3, [pc, #196]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a30      	ldr	r2, [pc, #192]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b0:	2302      	movs	r3, #2
 80020b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020bc:	2301      	movs	r3, #1
 80020be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	4825      	ldr	r0, [pc, #148]	; (800215c <HAL_TIM_Encoder_MspInit+0x128>)
 80020c8:	f000 fbb2 	bl	8002830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020cc:	2308      	movs	r3, #8
 80020ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2302      	movs	r3, #2
 80020d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d8:	2300      	movs	r3, #0
 80020da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020dc:	2301      	movs	r3, #1
 80020de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e0:	f107 031c 	add.w	r3, r7, #28
 80020e4:	4619      	mov	r1, r3
 80020e6:	481e      	ldr	r0, [pc, #120]	; (8002160 <HAL_TIM_Encoder_MspInit+0x12c>)
 80020e8:	f000 fba2 	bl	8002830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020ec:	e030      	b.n	8002150 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1c      	ldr	r2, [pc, #112]	; (8002164 <HAL_TIM_Encoder_MspInit+0x130>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d12b      	bne.n	8002150 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	4b16      	ldr	r3, [pc, #88]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	4a15      	ldr	r2, [pc, #84]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002102:	f043 0302 	orr.w	r3, r3, #2
 8002106:	6413      	str	r3, [r2, #64]	; 0x40
 8002108:	4b13      	ldr	r3, [pc, #76]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211c:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6313      	str	r3, [r2, #48]	; 0x30
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <HAL_TIM_Encoder_MspInit+0x124>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002130:	23c0      	movs	r3, #192	; 0xc0
 8002132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213c:	2300      	movs	r3, #0
 800213e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002140:	2302      	movs	r3, #2
 8002142:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	f107 031c 	add.w	r3, r7, #28
 8002148:	4619      	mov	r1, r3
 800214a:	4804      	ldr	r0, [pc, #16]	; (800215c <HAL_TIM_Encoder_MspInit+0x128>)
 800214c:	f000 fb70 	bl	8002830 <HAL_GPIO_Init>
}
 8002150:	bf00      	nop
 8002152:	3730      	adds	r7, #48	; 0x30
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40023800 	.word	0x40023800
 800215c:	40020000 	.word	0x40020000
 8002160:	40020400 	.word	0x40020400
 8002164:	40000400 	.word	0x40000400

08002168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a12      	ldr	r2, [pc, #72]	; (80021d0 <HAL_TIM_MspPostInit+0x68>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d11e      	bne.n	80021c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <HAL_TIM_MspPostInit+0x6c>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a10      	ldr	r2, [pc, #64]	; (80021d4 <HAL_TIM_MspPostInit+0x6c>)
 8002194:	f043 0310 	orr.w	r3, r3, #16
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <HAL_TIM_MspPostInit+0x6c>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0310 	and.w	r3, r3, #16
 80021a2:	60bb      	str	r3, [r7, #8]
 80021a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80021a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021b8:	2301      	movs	r3, #1
 80021ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	4619      	mov	r1, r3
 80021c2:	4805      	ldr	r0, [pc, #20]	; (80021d8 <HAL_TIM_MspPostInit+0x70>)
 80021c4:	f000 fb34 	bl	8002830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021c8:	bf00      	nop
 80021ca:	3720      	adds	r7, #32
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40010000 	.word	0x40010000
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40021000 	.word	0x40021000

080021dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	; 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1d      	ldr	r2, [pc, #116]	; (8002270 <HAL_UART_MspInit+0x94>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d134      	bne.n	8002268 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	4a1b      	ldr	r2, [pc, #108]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800220c:	6413      	str	r3, [r2, #64]	; 0x40
 800220e:	4b19      	ldr	r3, [pc, #100]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b15      	ldr	r3, [pc, #84]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a14      	ldr	r2, [pc, #80]	; (8002274 <HAL_UART_MspInit+0x98>)
 8002224:	f043 0304 	orr.w	r3, r3, #4
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_UART_MspInit+0x98>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0304 	and.w	r3, r3, #4
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002236:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002248:	2307      	movs	r3, #7
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	4809      	ldr	r0, [pc, #36]	; (8002278 <HAL_UART_MspInit+0x9c>)
 8002254:	f000 faec 	bl	8002830 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2105      	movs	r1, #5
 800225c:	2027      	movs	r0, #39	; 0x27
 800225e:	f000 fa1e 	bl	800269e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002262:	2027      	movs	r0, #39	; 0x27
 8002264:	f000 fa37 	bl	80026d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002268:	bf00      	nop
 800226a:	3728      	adds	r7, #40	; 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40004800 	.word	0x40004800
 8002274:	40023800 	.word	0x40023800
 8002278:	40020800 	.word	0x40020800

0800227c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002280:	e7fe      	b.n	8002280 <NMI_Handler+0x4>

08002282 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002286:	e7fe      	b.n	8002286 <HardFault_Handler+0x4>

08002288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800228c:	e7fe      	b.n	800228c <MemManage_Handler+0x4>

0800228e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002292:	e7fe      	b.n	8002292 <BusFault_Handler+0x4>

08002294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002298:	e7fe      	b.n	8002298 <UsageFault_Handler+0x4>

0800229a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ac:	f000 f8d8 	bl	8002460 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022b0:	f006 fa2a 	bl	8008708 <xTaskGetSchedulerState>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d001      	beq.n	80022be <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80022ba:	f004 fe0d 	bl	8006ed8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022c8:	4802      	ldr	r0, [pc, #8]	; (80022d4 <USART3_IRQHandler+0x10>)
 80022ca:	f003 f921 	bl	8005510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000210 	.word	0x20000210

080022d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e0:	4a14      	ldr	r2, [pc, #80]	; (8002334 <_sbrk+0x5c>)
 80022e2:	4b15      	ldr	r3, [pc, #84]	; (8002338 <_sbrk+0x60>)
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ec:	4b13      	ldr	r3, [pc, #76]	; (800233c <_sbrk+0x64>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <_sbrk+0x64>)
 80022f6:	4a12      	ldr	r2, [pc, #72]	; (8002340 <_sbrk+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022fa:	4b10      	ldr	r3, [pc, #64]	; (800233c <_sbrk+0x64>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	429a      	cmp	r2, r3
 8002306:	d207      	bcs.n	8002318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002308:	f007 f904 	bl	8009514 <__errno>
 800230c:	4603      	mov	r3, r0
 800230e:	220c      	movs	r2, #12
 8002310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295
 8002316:	e009      	b.n	800232c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002318:	4b08      	ldr	r3, [pc, #32]	; (800233c <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800231e:	4b07      	ldr	r3, [pc, #28]	; (800233c <_sbrk+0x64>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	4a05      	ldr	r2, [pc, #20]	; (800233c <_sbrk+0x64>)
 8002328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800232a:	68fb      	ldr	r3, [r7, #12]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20020000 	.word	0x20020000
 8002338:	00000400 	.word	0x00000400
 800233c:	200002b0 	.word	0x200002b0
 8002340:	20005030 	.word	0x20005030

08002344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <SystemInit+0x20>)
 800234a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234e:	4a05      	ldr	r2, [pc, #20]	; (8002364 <SystemInit+0x20>)
 8002350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800236c:	480d      	ldr	r0, [pc, #52]	; (80023a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800236e:	490e      	ldr	r1, [pc, #56]	; (80023a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002370:	4a0e      	ldr	r2, [pc, #56]	; (80023ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002374:	e002      	b.n	800237c <LoopCopyDataInit>

08002376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237a:	3304      	adds	r3, #4

0800237c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800237c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002380:	d3f9      	bcc.n	8002376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002382:	4a0b      	ldr	r2, [pc, #44]	; (80023b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002384:	4c0b      	ldr	r4, [pc, #44]	; (80023b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002388:	e001      	b.n	800238e <LoopFillZerobss>

0800238a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800238c:	3204      	adds	r2, #4

0800238e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002390:	d3fb      	bcc.n	800238a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002392:	f7ff ffd7 	bl	8002344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002396:	f007 f8c3 	bl	8009520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800239a:	f7fe fd01 	bl	8000da0 <main>
  bx  lr    
 800239e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80023ac:	0800aa5c 	.word	0x0800aa5c
  ldr r2, =_sbss
 80023b0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80023b4:	2000502c 	.word	0x2000502c

080023b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b8:	e7fe      	b.n	80023b8 <ADC_IRQHandler>
	...

080023bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023c0:	4b0e      	ldr	r3, [pc, #56]	; (80023fc <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0d      	ldr	r2, [pc, #52]	; (80023fc <HAL_Init+0x40>)
 80023c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_Init+0x40>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0a      	ldr	r2, [pc, #40]	; (80023fc <HAL_Init+0x40>)
 80023d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <HAL_Init+0x40>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a07      	ldr	r2, [pc, #28]	; (80023fc <HAL_Init+0x40>)
 80023de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e4:	2003      	movs	r0, #3
 80023e6:	f000 f94f 	bl	8002688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ea:	200f      	movs	r0, #15
 80023ec:	f000 f808 	bl	8002400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f0:	f7ff fd4e 	bl	8001e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40023c00 	.word	0x40023c00

08002400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002408:	4b12      	ldr	r3, [pc, #72]	; (8002454 <HAL_InitTick+0x54>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b12      	ldr	r3, [pc, #72]	; (8002458 <HAL_InitTick+0x58>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	4619      	mov	r1, r3
 8002412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002416:	fbb3 f3f1 	udiv	r3, r3, r1
 800241a:	fbb2 f3f3 	udiv	r3, r2, r3
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f967 	bl	80026f2 <HAL_SYSTICK_Config>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e00e      	b.n	800244c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b0f      	cmp	r3, #15
 8002432:	d80a      	bhi.n	800244a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002434:	2200      	movs	r2, #0
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	f000 f92f 	bl	800269e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002440:	4a06      	ldr	r2, [pc, #24]	; (800245c <HAL_InitTick+0x5c>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000008 	.word	0x20000008
 8002458:	20000010 	.word	0x20000010
 800245c:	2000000c 	.word	0x2000000c

08002460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002464:	4b06      	ldr	r3, [pc, #24]	; (8002480 <HAL_IncTick+0x20>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_IncTick+0x24>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4413      	add	r3, r2
 8002470:	4a04      	ldr	r2, [pc, #16]	; (8002484 <HAL_IncTick+0x24>)
 8002472:	6013      	str	r3, [r2, #0]
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20000010 	.word	0x20000010
 8002484:	200002b4 	.word	0x200002b4

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b03      	ldr	r3, [pc, #12]	; (800249c <HAL_GetTick+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	200002b4 	.word	0x200002b4

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffee 	bl	8002488 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ffde 	bl	8002488 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000010 	.word	0x20000010

080024e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f8:	4b0c      	ldr	r3, [pc, #48]	; (800252c <__NVIC_SetPriorityGrouping+0x44>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002504:	4013      	ands	r3, r2
 8002506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002510:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251a:	4a04      	ldr	r2, [pc, #16]	; (800252c <__NVIC_SetPriorityGrouping+0x44>)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	60d3      	str	r3, [r2, #12]
}
 8002520:	bf00      	nop
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002534:	4b04      	ldr	r3, [pc, #16]	; (8002548 <__NVIC_GetPriorityGrouping+0x18>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	0a1b      	lsrs	r3, r3, #8
 800253a:	f003 0307 	and.w	r3, r3, #7
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	2b00      	cmp	r3, #0
 800255c:	db0b      	blt.n	8002576 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	f003 021f 	and.w	r2, r3, #31
 8002564:	4907      	ldr	r1, [pc, #28]	; (8002584 <__NVIC_EnableIRQ+0x38>)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	2001      	movs	r0, #1
 800256e:	fa00 f202 	lsl.w	r2, r0, r2
 8002572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000e100 	.word	0xe000e100

08002588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	6039      	str	r1, [r7, #0]
 8002592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	db0a      	blt.n	80025b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	490c      	ldr	r1, [pc, #48]	; (80025d4 <__NVIC_SetPriority+0x4c>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	0112      	lsls	r2, r2, #4
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	440b      	add	r3, r1
 80025ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b0:	e00a      	b.n	80025c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	4908      	ldr	r1, [pc, #32]	; (80025d8 <__NVIC_SetPriority+0x50>)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	3b04      	subs	r3, #4
 80025c0:	0112      	lsls	r2, r2, #4
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	440b      	add	r3, r1
 80025c6:	761a      	strb	r2, [r3, #24]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000e100 	.word	0xe000e100
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	; 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f1c3 0307 	rsb	r3, r3, #7
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	bf28      	it	cs
 80025fa:	2304      	movcs	r3, #4
 80025fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3304      	adds	r3, #4
 8002602:	2b06      	cmp	r3, #6
 8002604:	d902      	bls.n	800260c <NVIC_EncodePriority+0x30>
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3b03      	subs	r3, #3
 800260a:	e000      	b.n	800260e <NVIC_EncodePriority+0x32>
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	f04f 32ff 	mov.w	r2, #4294967295
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	401a      	ands	r2, r3
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002624:	f04f 31ff 	mov.w	r1, #4294967295
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	43d9      	mvns	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	4313      	orrs	r3, r2
         );
}
 8002636:	4618      	mov	r0, r3
 8002638:	3724      	adds	r7, #36	; 0x24
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002654:	d301      	bcc.n	800265a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002656:	2301      	movs	r3, #1
 8002658:	e00f      	b.n	800267a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800265a:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <SysTick_Config+0x40>)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3b01      	subs	r3, #1
 8002660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002662:	210f      	movs	r1, #15
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	f7ff ff8e 	bl	8002588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <SysTick_Config+0x40>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002672:	4b04      	ldr	r3, [pc, #16]	; (8002684 <SysTick_Config+0x40>)
 8002674:	2207      	movs	r2, #7
 8002676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	e000e010 	.word	0xe000e010

08002688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ff29 	bl	80024e8 <__NVIC_SetPriorityGrouping>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	4603      	mov	r3, r0
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b0:	f7ff ff3e 	bl	8002530 <__NVIC_GetPriorityGrouping>
 80026b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	6978      	ldr	r0, [r7, #20]
 80026bc:	f7ff ff8e 	bl	80025dc <NVIC_EncodePriority>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c6:	4611      	mov	r1, r2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff5d 	bl	8002588 <__NVIC_SetPriority>
}
 80026ce:	bf00      	nop
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff ff31 	bl	800254c <__NVIC_EnableIRQ>
}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7ff ffa2 	bl	8002644 <SysTick_Config>
 8002700:	4603      	mov	r3, r0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002716:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002718:	f7ff feb6 	bl	8002488 <HAL_GetTick>
 800271c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d008      	beq.n	800273c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2280      	movs	r2, #128	; 0x80
 800272e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e052      	b.n	80027e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0216 	bic.w	r2, r2, #22
 800274a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800275a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	2b00      	cmp	r3, #0
 8002762:	d103      	bne.n	800276c <HAL_DMA_Abort+0x62>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002768:	2b00      	cmp	r3, #0
 800276a:	d007      	beq.n	800277c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 0208 	bic.w	r2, r2, #8
 800277a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800278c:	e013      	b.n	80027b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800278e:	f7ff fe7b 	bl	8002488 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b05      	cmp	r3, #5
 800279a:	d90c      	bls.n	80027b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2203      	movs	r2, #3
 80027a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e015      	b.n	80027e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e4      	bne.n	800278e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c8:	223f      	movs	r2, #63	; 0x3f
 80027ca:	409a      	lsls	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d004      	beq.n	8002808 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2280      	movs	r2, #128	; 0x80
 8002802:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e00c      	b.n	8002822 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2205      	movs	r2, #5
 800280c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0201 	bic.w	r2, r2, #1
 800281e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002830:	b480      	push	{r7}
 8002832:	b089      	sub	sp, #36	; 0x24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	e16b      	b.n	8002b24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800284c:	2201      	movs	r2, #1
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	f040 815a 	bne.w	8002b1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	2b01      	cmp	r3, #1
 8002874:	d005      	beq.n	8002882 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800287e:	2b02      	cmp	r3, #2
 8002880:	d130      	bne.n	80028e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	091b      	lsrs	r3, r3, #4
 80028ce:	f003 0201 	and.w	r2, r3, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d017      	beq.n	8002920 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2203      	movs	r2, #3
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d123      	bne.n	8002974 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	08da      	lsrs	r2, r3, #3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3208      	adds	r2, #8
 8002934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002938:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	220f      	movs	r2, #15
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	08da      	lsrs	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	3208      	adds	r2, #8
 800296e:	69b9      	ldr	r1, [r7, #24]
 8002970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2203      	movs	r2, #3
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0203 	and.w	r2, r3, #3
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 80b4 	beq.w	8002b1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	4b60      	ldr	r3, [pc, #384]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	4a5f      	ldr	r2, [pc, #380]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029c4:	6453      	str	r3, [r2, #68]	; 0x44
 80029c6:	4b5d      	ldr	r3, [pc, #372]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029d2:	4a5b      	ldr	r2, [pc, #364]	; (8002b40 <HAL_GPIO_Init+0x310>)
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	089b      	lsrs	r3, r3, #2
 80029d8:	3302      	adds	r3, #2
 80029da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	220f      	movs	r2, #15
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a52      	ldr	r2, [pc, #328]	; (8002b44 <HAL_GPIO_Init+0x314>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d02b      	beq.n	8002a56 <HAL_GPIO_Init+0x226>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a51      	ldr	r2, [pc, #324]	; (8002b48 <HAL_GPIO_Init+0x318>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d025      	beq.n	8002a52 <HAL_GPIO_Init+0x222>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a50      	ldr	r2, [pc, #320]	; (8002b4c <HAL_GPIO_Init+0x31c>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d01f      	beq.n	8002a4e <HAL_GPIO_Init+0x21e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a4f      	ldr	r2, [pc, #316]	; (8002b50 <HAL_GPIO_Init+0x320>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d019      	beq.n	8002a4a <HAL_GPIO_Init+0x21a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4e      	ldr	r2, [pc, #312]	; (8002b54 <HAL_GPIO_Init+0x324>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d013      	beq.n	8002a46 <HAL_GPIO_Init+0x216>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a4d      	ldr	r2, [pc, #308]	; (8002b58 <HAL_GPIO_Init+0x328>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00d      	beq.n	8002a42 <HAL_GPIO_Init+0x212>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4c      	ldr	r2, [pc, #304]	; (8002b5c <HAL_GPIO_Init+0x32c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d007      	beq.n	8002a3e <HAL_GPIO_Init+0x20e>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4b      	ldr	r2, [pc, #300]	; (8002b60 <HAL_GPIO_Init+0x330>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_GPIO_Init+0x20a>
 8002a36:	2307      	movs	r3, #7
 8002a38:	e00e      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a3a:	2308      	movs	r3, #8
 8002a3c:	e00c      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a3e:	2306      	movs	r3, #6
 8002a40:	e00a      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a42:	2305      	movs	r3, #5
 8002a44:	e008      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a46:	2304      	movs	r3, #4
 8002a48:	e006      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e004      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e002      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a56:	2300      	movs	r3, #0
 8002a58:	69fa      	ldr	r2, [r7, #28]
 8002a5a:	f002 0203 	and.w	r2, r2, #3
 8002a5e:	0092      	lsls	r2, r2, #2
 8002a60:	4093      	lsls	r3, r2
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a68:	4935      	ldr	r1, [pc, #212]	; (8002b40 <HAL_GPIO_Init+0x310>)
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	089b      	lsrs	r3, r3, #2
 8002a6e:	3302      	adds	r3, #2
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a76:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a9a:	4a32      	ldr	r2, [pc, #200]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aa0:	4b30      	ldr	r3, [pc, #192]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d003      	beq.n	8002ac4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ac4:	4a27      	ldr	r2, [pc, #156]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aca:	4b26      	ldr	r3, [pc, #152]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aee:	4a1d      	ldr	r2, [pc, #116]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002af4:	4b1b      	ldr	r3, [pc, #108]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	43db      	mvns	r3, r3
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b18:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3301      	adds	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	2b0f      	cmp	r3, #15
 8002b28:	f67f ae90 	bls.w	800284c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	3724      	adds	r7, #36	; 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40013800 	.word	0x40013800
 8002b44:	40020000 	.word	0x40020000
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	40020c00 	.word	0x40020c00
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40021400 	.word	0x40021400
 8002b5c:	40021800 	.word	0x40021800
 8002b60:	40021c00 	.word	0x40021c00
 8002b64:	40013c00 	.word	0x40013c00

08002b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	460b      	mov	r3, r1
 8002b72:	807b      	strh	r3, [r7, #2]
 8002b74:	4613      	mov	r3, r2
 8002b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b78:	787b      	ldrb	r3, [r7, #1]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b7e:	887a      	ldrh	r2, [r7, #2]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b84:	e003      	b.n	8002b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b86:	887b      	ldrh	r3, [r7, #2]
 8002b88:	041a      	lsls	r2, r3, #16
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	619a      	str	r2, [r3, #24]
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b085      	sub	sp, #20
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bac:	887a      	ldrh	r2, [r7, #2]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	041a      	lsls	r2, r3, #16
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	43d9      	mvns	r1, r3
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	400b      	ands	r3, r1
 8002bbc:	431a      	orrs	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	619a      	str	r2, [r3, #24]
}
 8002bc2:	bf00      	nop
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e12b      	b.n	8002e3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d106      	bne.n	8002bfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f7ff f976 	bl	8001ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2224      	movs	r2, #36	; 0x24
 8002c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0201 	bic.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c34:	f001 fbba 	bl	80043ac <HAL_RCC_GetPCLK1Freq>
 8002c38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	4a81      	ldr	r2, [pc, #516]	; (8002e44 <HAL_I2C_Init+0x274>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d807      	bhi.n	8002c54 <HAL_I2C_Init+0x84>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4a80      	ldr	r2, [pc, #512]	; (8002e48 <HAL_I2C_Init+0x278>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	bf94      	ite	ls
 8002c4c:	2301      	movls	r3, #1
 8002c4e:	2300      	movhi	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	e006      	b.n	8002c62 <HAL_I2C_Init+0x92>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4a7d      	ldr	r2, [pc, #500]	; (8002e4c <HAL_I2C_Init+0x27c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	bf94      	ite	ls
 8002c5c:	2301      	movls	r3, #1
 8002c5e:	2300      	movhi	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e0e7      	b.n	8002e3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	4a78      	ldr	r2, [pc, #480]	; (8002e50 <HAL_I2C_Init+0x280>)
 8002c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c72:	0c9b      	lsrs	r3, r3, #18
 8002c74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	4a6a      	ldr	r2, [pc, #424]	; (8002e44 <HAL_I2C_Init+0x274>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d802      	bhi.n	8002ca4 <HAL_I2C_Init+0xd4>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	e009      	b.n	8002cb8 <HAL_I2C_Init+0xe8>
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002caa:	fb02 f303 	mul.w	r3, r2, r3
 8002cae:	4a69      	ldr	r2, [pc, #420]	; (8002e54 <HAL_I2C_Init+0x284>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	099b      	lsrs	r3, r3, #6
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6812      	ldr	r2, [r2, #0]
 8002cbc:	430b      	orrs	r3, r1
 8002cbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	495c      	ldr	r1, [pc, #368]	; (8002e44 <HAL_I2C_Init+0x274>)
 8002cd4:	428b      	cmp	r3, r1
 8002cd6:	d819      	bhi.n	8002d0c <HAL_I2C_Init+0x13c>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	1e59      	subs	r1, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ce6:	1c59      	adds	r1, r3, #1
 8002ce8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002cec:	400b      	ands	r3, r1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00a      	beq.n	8002d08 <HAL_I2C_Init+0x138>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1e59      	subs	r1, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d00:	3301      	adds	r3, #1
 8002d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d06:	e051      	b.n	8002dac <HAL_I2C_Init+0x1dc>
 8002d08:	2304      	movs	r3, #4
 8002d0a:	e04f      	b.n	8002dac <HAL_I2C_Init+0x1dc>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d111      	bne.n	8002d38 <HAL_I2C_Init+0x168>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	1e58      	subs	r0, r3, #1
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6859      	ldr	r1, [r3, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	440b      	add	r3, r1
 8002d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d26:	3301      	adds	r3, #1
 8002d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	bf0c      	ite	eq
 8002d30:	2301      	moveq	r3, #1
 8002d32:	2300      	movne	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	e012      	b.n	8002d5e <HAL_I2C_Init+0x18e>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	1e58      	subs	r0, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6859      	ldr	r1, [r3, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	0099      	lsls	r1, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf0c      	ite	eq
 8002d58:	2301      	moveq	r3, #1
 8002d5a:	2300      	movne	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_I2C_Init+0x196>
 8002d62:	2301      	movs	r3, #1
 8002d64:	e022      	b.n	8002dac <HAL_I2C_Init+0x1dc>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10e      	bne.n	8002d8c <HAL_I2C_Init+0x1bc>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	1e58      	subs	r0, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6859      	ldr	r1, [r3, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	440b      	add	r3, r1
 8002d7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d80:	3301      	adds	r3, #1
 8002d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d8a:	e00f      	b.n	8002dac <HAL_I2C_Init+0x1dc>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	1e58      	subs	r0, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6859      	ldr	r1, [r3, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	0099      	lsls	r1, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002da2:	3301      	adds	r3, #1
 8002da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	6809      	ldr	r1, [r1, #0]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69da      	ldr	r2, [r3, #28]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6911      	ldr	r1, [r2, #16]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	68d2      	ldr	r2, [r2, #12]
 8002de6:	4311      	orrs	r1, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	430b      	orrs	r3, r1
 8002dee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695a      	ldr	r2, [r3, #20]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0201 	orr.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2220      	movs	r2, #32
 8002e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	000186a0 	.word	0x000186a0
 8002e48:	001e847f 	.word	0x001e847f
 8002e4c:	003d08ff 	.word	0x003d08ff
 8002e50:	431bde83 	.word	0x431bde83
 8002e54:	10624dd3 	.word	0x10624dd3

08002e58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af02      	add	r7, sp, #8
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	607a      	str	r2, [r7, #4]
 8002e62:	461a      	mov	r2, r3
 8002e64:	460b      	mov	r3, r1
 8002e66:	817b      	strh	r3, [r7, #10]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6c:	f7ff fb0c 	bl	8002488 <HAL_GetTick>
 8002e70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b20      	cmp	r3, #32
 8002e7c:	f040 80e0 	bne.w	8003040 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	2319      	movs	r3, #25
 8002e86:	2201      	movs	r2, #1
 8002e88:	4970      	ldr	r1, [pc, #448]	; (800304c <HAL_I2C_Master_Transmit+0x1f4>)
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 fc58 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e96:	2302      	movs	r3, #2
 8002e98:	e0d3      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_I2C_Master_Transmit+0x50>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e0cc      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d007      	beq.n	8002ece <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f042 0201 	orr.w	r2, r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002edc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2221      	movs	r2, #33	; 0x21
 8002ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2210      	movs	r2, #16
 8002eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	893a      	ldrh	r2, [r7, #8]
 8002efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4a50      	ldr	r2, [pc, #320]	; (8003050 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f10:	8979      	ldrh	r1, [r7, #10]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	6a3a      	ldr	r2, [r7, #32]
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 fac2 	bl	80034a0 <I2C_MasterRequestWrite>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e08d      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f3c:	e066      	b.n	800300c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	6a39      	ldr	r1, [r7, #32]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 fcd2 	bl	80038ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00d      	beq.n	8002f6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d107      	bne.n	8002f66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e06b      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	781a      	ldrb	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	1c5a      	adds	r2, r3, #1
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d11b      	bne.n	8002fe0 <HAL_I2C_Master_Transmit+0x188>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d017      	beq.n	8002fe0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	6a39      	ldr	r1, [r7, #32]
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f000 fcc2 	bl	800396e <I2C_WaitOnBTFFlagUntilTimeout>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00d      	beq.n	800300c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d107      	bne.n	8003008 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003006:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e01a      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003010:	2b00      	cmp	r3, #0
 8003012:	d194      	bne.n	8002f3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	e000      	b.n	8003042 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003040:	2302      	movs	r3, #2
  }
}
 8003042:	4618      	mov	r0, r3
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	00100002 	.word	0x00100002
 8003050:	ffff0000 	.word	0xffff0000

08003054 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08c      	sub	sp, #48	; 0x30
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	461a      	mov	r2, r3
 8003060:	460b      	mov	r3, r1
 8003062:	817b      	strh	r3, [r7, #10]
 8003064:	4613      	mov	r3, r2
 8003066:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003068:	f7ff fa0e 	bl	8002488 <HAL_GetTick>
 800306c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b20      	cmp	r3, #32
 8003078:	f040 820b 	bne.w	8003492 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	2319      	movs	r3, #25
 8003082:	2201      	movs	r2, #1
 8003084:	497c      	ldr	r1, [pc, #496]	; (8003278 <HAL_I2C_Master_Receive+0x224>)
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fb5a 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003092:	2302      	movs	r3, #2
 8003094:	e1fe      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_I2C_Master_Receive+0x50>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e1f7      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d007      	beq.n	80030ca <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 0201 	orr.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2222      	movs	r2, #34	; 0x22
 80030de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2210      	movs	r2, #16
 80030e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	893a      	ldrh	r2, [r7, #8]
 80030fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4a5c      	ldr	r2, [pc, #368]	; (800327c <HAL_I2C_Master_Receive+0x228>)
 800310a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800310c:	8979      	ldrh	r1, [r7, #10]
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fa46 	bl	80035a4 <I2C_MasterRequestRead>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e1b8      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003126:	2b00      	cmp	r3, #0
 8003128:	d113      	bne.n	8003152 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800312a:	2300      	movs	r3, #0
 800312c:	623b      	str	r3, [r7, #32]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	623b      	str	r3, [r7, #32]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	623b      	str	r3, [r7, #32]
 800313e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	e18c      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003156:	2b01      	cmp	r3, #1
 8003158:	d11b      	bne.n	8003192 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003168:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	61fb      	str	r3, [r7, #28]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	e16c      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003196:	2b02      	cmp	r3, #2
 8003198:	d11b      	bne.n	80031d2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ba:	2300      	movs	r3, #0
 80031bc:	61bb      	str	r3, [r7, #24]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	61bb      	str	r3, [r7, #24]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	61bb      	str	r3, [r7, #24]
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	e14c      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80031f8:	e138      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fe:	2b03      	cmp	r3, #3
 8003200:	f200 80f1 	bhi.w	80033e6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003208:	2b01      	cmp	r3, #1
 800320a:	d123      	bne.n	8003254 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 fbed 	bl	80039f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e139      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	b2d2      	uxtb	r2, r2
 800322c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	3b01      	subs	r3, #1
 800324c:	b29a      	uxth	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003252:	e10b      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003258:	2b02      	cmp	r3, #2
 800325a:	d14e      	bne.n	80032fa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003262:	2200      	movs	r2, #0
 8003264:	4906      	ldr	r1, [pc, #24]	; (8003280 <HAL_I2C_Master_Receive+0x22c>)
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 fa6a 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d008      	beq.n	8003284 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e10e      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
 8003276:	bf00      	nop
 8003278:	00100002 	.word	0x00100002
 800327c:	ffff0000 	.word	0xffff0000
 8003280:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032f8:	e0b8      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003300:	2200      	movs	r2, #0
 8003302:	4966      	ldr	r1, [pc, #408]	; (800349c <HAL_I2C_Master_Receive+0x448>)
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 fa1b 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0bf      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800335c:	2200      	movs	r2, #0
 800335e:	494f      	ldr	r1, [pc, #316]	; (800349c <HAL_I2C_Master_Receive+0x448>)
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 f9ed 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e091      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	1c5a      	adds	r2, r3, #1
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033e4:	e042      	b.n	800346c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fb00 	bl	80039f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e04c      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	d118      	bne.n	800346c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003462:	b29b      	uxth	r3, r3
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	f47f aec2 	bne.w	80031fa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2220      	movs	r2, #32
 800347a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	e000      	b.n	8003494 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003492:	2302      	movs	r3, #2
  }
}
 8003494:	4618      	mov	r0, r3
 8003496:	3728      	adds	r7, #40	; 0x28
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	00010004 	.word	0x00010004

080034a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af02      	add	r7, sp, #8
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	607a      	str	r2, [r7, #4]
 80034aa:	603b      	str	r3, [r7, #0]
 80034ac:	460b      	mov	r3, r1
 80034ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b08      	cmp	r3, #8
 80034ba:	d006      	beq.n	80034ca <I2C_MasterRequestWrite+0x2a>
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d003      	beq.n	80034ca <I2C_MasterRequestWrite+0x2a>
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80034c8:	d108      	bne.n	80034dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e00b      	b.n	80034f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	2b12      	cmp	r3, #18
 80034e2:	d107      	bne.n	80034f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 f91d 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00d      	beq.n	8003528 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800351a:	d103      	bne.n	8003524 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e035      	b.n	8003594 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003530:	d108      	bne.n	8003544 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003532:	897b      	ldrh	r3, [r7, #10]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003540:	611a      	str	r2, [r3, #16]
 8003542:	e01b      	b.n	800357c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003544:	897b      	ldrh	r3, [r7, #10]
 8003546:	11db      	asrs	r3, r3, #7
 8003548:	b2db      	uxtb	r3, r3
 800354a:	f003 0306 	and.w	r3, r3, #6
 800354e:	b2db      	uxtb	r3, r3
 8003550:	f063 030f 	orn	r3, r3, #15
 8003554:	b2da      	uxtb	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	490e      	ldr	r1, [pc, #56]	; (800359c <I2C_MasterRequestWrite+0xfc>)
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f943 	bl	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e010      	b.n	8003594 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003572:	897b      	ldrh	r3, [r7, #10]
 8003574:	b2da      	uxtb	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	4907      	ldr	r1, [pc, #28]	; (80035a0 <I2C_MasterRequestWrite+0x100>)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f933 	bl	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	00010008 	.word	0x00010008
 80035a0:	00010002 	.word	0x00010002

080035a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	607a      	str	r2, [r7, #4]
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	460b      	mov	r3, r1
 80035b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d006      	beq.n	80035de <I2C_MasterRequestRead+0x3a>
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d003      	beq.n	80035de <I2C_MasterRequestRead+0x3a>
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035dc:	d108      	bne.n	80035f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	e00b      	b.n	8003608 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f4:	2b11      	cmp	r3, #17
 80035f6:	d107      	bne.n	8003608 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003606:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 f893 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00d      	beq.n	800363c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800362e:	d103      	bne.n	8003638 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003636:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e079      	b.n	8003730 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003644:	d108      	bne.n	8003658 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003646:	897b      	ldrh	r3, [r7, #10]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	f043 0301 	orr.w	r3, r3, #1
 800364e:	b2da      	uxtb	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	611a      	str	r2, [r3, #16]
 8003656:	e05f      	b.n	8003718 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003658:	897b      	ldrh	r3, [r7, #10]
 800365a:	11db      	asrs	r3, r3, #7
 800365c:	b2db      	uxtb	r3, r3
 800365e:	f003 0306 	and.w	r3, r3, #6
 8003662:	b2db      	uxtb	r3, r3
 8003664:	f063 030f 	orn	r3, r3, #15
 8003668:	b2da      	uxtb	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	4930      	ldr	r1, [pc, #192]	; (8003738 <I2C_MasterRequestRead+0x194>)
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 f8b9 	bl	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e054      	b.n	8003730 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003686:	897b      	ldrh	r3, [r7, #10]
 8003688:	b2da      	uxtb	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	4929      	ldr	r1, [pc, #164]	; (800373c <I2C_MasterRequestRead+0x198>)
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f8a9 	bl	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e044      	b.n	8003730 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a6:	2300      	movs	r3, #0
 80036a8:	613b      	str	r3, [r7, #16]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	613b      	str	r3, [r7, #16]
 80036ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f831 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00d      	beq.n	8003700 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036f2:	d103      	bne.n	80036fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e017      	b.n	8003730 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003700:	897b      	ldrh	r3, [r7, #10]
 8003702:	11db      	asrs	r3, r3, #7
 8003704:	b2db      	uxtb	r3, r3
 8003706:	f003 0306 	and.w	r3, r3, #6
 800370a:	b2db      	uxtb	r3, r3
 800370c:	f063 030e 	orn	r3, r3, #14
 8003710:	b2da      	uxtb	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	4907      	ldr	r1, [pc, #28]	; (800373c <I2C_MasterRequestRead+0x198>)
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 f865 	bl	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	00010008 	.word	0x00010008
 800373c:	00010002 	.word	0x00010002

08003740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	4613      	mov	r3, r2
 800374e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003750:	e025      	b.n	800379e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d021      	beq.n	800379e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375a:	f7fe fe95 	bl	8002488 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d302      	bcc.n	8003770 <I2C_WaitOnFlagUntilTimeout+0x30>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d116      	bne.n	800379e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2220      	movs	r2, #32
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378a:	f043 0220 	orr.w	r2, r3, #32
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e023      	b.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	0c1b      	lsrs	r3, r3, #16
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d10d      	bne.n	80037c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	43da      	mvns	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4013      	ands	r3, r2
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	bf0c      	ite	eq
 80037ba:	2301      	moveq	r3, #1
 80037bc:	2300      	movne	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	461a      	mov	r2, r3
 80037c2:	e00c      	b.n	80037de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	43da      	mvns	r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	4013      	ands	r3, r2
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf0c      	ite	eq
 80037d6:	2301      	moveq	r3, #1
 80037d8:	2300      	movne	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d0b6      	beq.n	8003752 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
 80037fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037fc:	e051      	b.n	80038a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800380c:	d123      	bne.n	8003856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800381c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003826:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	f043 0204 	orr.w	r2, r3, #4
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e046      	b.n	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385c:	d021      	beq.n	80038a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fe fe13 	bl	8002488 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d116      	bne.n	80038a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	f043 0220 	orr.w	r2, r3, #32
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e020      	b.n	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	0c1b      	lsrs	r3, r3, #16
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d10c      	bne.n	80038c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	43da      	mvns	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4013      	ands	r3, r2
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bf14      	ite	ne
 80038be:	2301      	movne	r3, #1
 80038c0:	2300      	moveq	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	e00b      	b.n	80038de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	43da      	mvns	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4013      	ands	r3, r2
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf14      	ite	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	2300      	moveq	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d18d      	bne.n	80037fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f8:	e02d      	b.n	8003956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 f8ce 	bl	8003a9c <I2C_IsAcknowledgeFailed>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e02d      	b.n	8003966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003910:	d021      	beq.n	8003956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003912:	f7fe fdb9 	bl	8002488 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	429a      	cmp	r2, r3
 8003920:	d302      	bcc.n	8003928 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d116      	bne.n	8003956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	f043 0220 	orr.w	r2, r3, #32
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e007      	b.n	8003966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003960:	2b80      	cmp	r3, #128	; 0x80
 8003962:	d1ca      	bne.n	80038fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b084      	sub	sp, #16
 8003972:	af00      	add	r7, sp, #0
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800397a:	e02d      	b.n	80039d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 f88d 	bl	8003a9c <I2C_IsAcknowledgeFailed>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e02d      	b.n	80039e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003992:	d021      	beq.n	80039d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003994:	f7fe fd78 	bl	8002488 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d302      	bcc.n	80039aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d116      	bne.n	80039d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e007      	b.n	80039e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d1ca      	bne.n	800397c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039fc:	e042      	b.n	8003a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	f003 0310 	and.w	r3, r3, #16
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d119      	bne.n	8003a40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f06f 0210 	mvn.w	r2, #16
 8003a14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e029      	b.n	8003a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a40:	f7fe fd22 	bl	8002488 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d302      	bcc.n	8003a56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d116      	bne.n	8003a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	f043 0220 	orr.w	r2, r3, #32
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e007      	b.n	8003a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8e:	2b40      	cmp	r3, #64	; 0x40
 8003a90:	d1b5      	bne.n	80039fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab2:	d11b      	bne.n	8003aec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003abc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad8:	f043 0204 	orr.w	r2, r3, #4
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e000      	b.n	8003aee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003b02:	4b06      	ldr	r3, [pc, #24]	; (8003b1c <HAL_PWR_EnableBkUpAccess+0x20>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003b08:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_PWR_EnableBkUpAccess+0x24>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003b0e:	687b      	ldr	r3, [r7, #4]
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	420e0020 	.word	0x420e0020
 8003b20:	40007000 	.word	0x40007000

08003b24 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003b2a:	4b06      	ldr	r3, [pc, #24]	; (8003b44 <HAL_PWR_DisableBkUpAccess+0x20>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003b30:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003b36:	687b      	ldr	r3, [r7, #4]
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	420e0020 	.word	0x420e0020
 8003b48:	40007000 	.word	0x40007000

08003b4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e267      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d075      	beq.n	8003c56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b6a:	4b88      	ldr	r3, [pc, #544]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d00c      	beq.n	8003b90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b76:	4b85      	ldr	r3, [pc, #532]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d112      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b82:	4b82      	ldr	r3, [pc, #520]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8e:	d10b      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b90:	4b7e      	ldr	r3, [pc, #504]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d05b      	beq.n	8003c54 <HAL_RCC_OscConfig+0x108>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d157      	bne.n	8003c54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e242      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb0:	d106      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x74>
 8003bb2:	4b76      	ldr	r3, [pc, #472]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a75      	ldr	r2, [pc, #468]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e01d      	b.n	8003bfc <HAL_RCC_OscConfig+0xb0>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bc8:	d10c      	bne.n	8003be4 <HAL_RCC_OscConfig+0x98>
 8003bca:	4b70      	ldr	r3, [pc, #448]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a6f      	ldr	r2, [pc, #444]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	4b6d      	ldr	r3, [pc, #436]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a6c      	ldr	r2, [pc, #432]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	e00b      	b.n	8003bfc <HAL_RCC_OscConfig+0xb0>
 8003be4:	4b69      	ldr	r3, [pc, #420]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a68      	ldr	r2, [pc, #416]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	4b66      	ldr	r3, [pc, #408]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a65      	ldr	r2, [pc, #404]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d013      	beq.n	8003c2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c04:	f7fe fc40 	bl	8002488 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c0c:	f7fe fc3c 	bl	8002488 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b64      	cmp	r3, #100	; 0x64
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e207      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1e:	4b5b      	ldr	r3, [pc, #364]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f0      	beq.n	8003c0c <HAL_RCC_OscConfig+0xc0>
 8003c2a:	e014      	b.n	8003c56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2c:	f7fe fc2c 	bl	8002488 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c34:	f7fe fc28 	bl	8002488 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b64      	cmp	r3, #100	; 0x64
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e1f3      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c46:	4b51      	ldr	r3, [pc, #324]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1f0      	bne.n	8003c34 <HAL_RCC_OscConfig+0xe8>
 8003c52:	e000      	b.n	8003c56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d063      	beq.n	8003d2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c62:	4b4a      	ldr	r3, [pc, #296]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c6e:	4b47      	ldr	r3, [pc, #284]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d11c      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c7a:	4b44      	ldr	r3, [pc, #272]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d116      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c86:	4b41      	ldr	r3, [pc, #260]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_RCC_OscConfig+0x152>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d001      	beq.n	8003c9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e1c7      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9e:	4b3b      	ldr	r3, [pc, #236]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4937      	ldr	r1, [pc, #220]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb2:	e03a      	b.n	8003d2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d020      	beq.n	8003cfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cbc:	4b34      	ldr	r3, [pc, #208]	; (8003d90 <HAL_RCC_OscConfig+0x244>)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc2:	f7fe fbe1 	bl	8002488 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cca:	f7fe fbdd 	bl	8002488 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e1a8      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cdc:	4b2b      	ldr	r3, [pc, #172]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0f0      	beq.n	8003cca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce8:	4b28      	ldr	r3, [pc, #160]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	4925      	ldr	r1, [pc, #148]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	600b      	str	r3, [r1, #0]
 8003cfc:	e015      	b.n	8003d2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cfe:	4b24      	ldr	r3, [pc, #144]	; (8003d90 <HAL_RCC_OscConfig+0x244>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d04:	f7fe fbc0 	bl	8002488 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d0c:	f7fe fbbc 	bl	8002488 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e187      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f0      	bne.n	8003d0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d036      	beq.n	8003da4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d016      	beq.n	8003d6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d3e:	4b15      	ldr	r3, [pc, #84]	; (8003d94 <HAL_RCC_OscConfig+0x248>)
 8003d40:	2201      	movs	r2, #1
 8003d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d44:	f7fe fba0 	bl	8002488 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d4c:	f7fe fb9c 	bl	8002488 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e167      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5e:	4b0b      	ldr	r3, [pc, #44]	; (8003d8c <HAL_RCC_OscConfig+0x240>)
 8003d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x200>
 8003d6a:	e01b      	b.n	8003da4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <HAL_RCC_OscConfig+0x248>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d72:	f7fe fb89 	bl	8002488 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d78:	e00e      	b.n	8003d98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d7a:	f7fe fb85 	bl	8002488 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d907      	bls.n	8003d98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e150      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	42470000 	.word	0x42470000
 8003d94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d98:	4b88      	ldr	r3, [pc, #544]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ea      	bne.n	8003d7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8097 	beq.w	8003ee0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db2:	2300      	movs	r3, #0
 8003db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db6:	4b81      	ldr	r3, [pc, #516]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10f      	bne.n	8003de2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	4b7d      	ldr	r3, [pc, #500]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	4a7c      	ldr	r2, [pc, #496]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8003dd2:	4b7a      	ldr	r3, [pc, #488]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dda:	60bb      	str	r3, [r7, #8]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dde:	2301      	movs	r3, #1
 8003de0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de2:	4b77      	ldr	r3, [pc, #476]	; (8003fc0 <HAL_RCC_OscConfig+0x474>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d118      	bne.n	8003e20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dee:	4b74      	ldr	r3, [pc, #464]	; (8003fc0 <HAL_RCC_OscConfig+0x474>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a73      	ldr	r2, [pc, #460]	; (8003fc0 <HAL_RCC_OscConfig+0x474>)
 8003df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dfa:	f7fe fb45 	bl	8002488 <HAL_GetTick>
 8003dfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e00:	e008      	b.n	8003e14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e02:	f7fe fb41 	bl	8002488 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e10c      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e14:	4b6a      	ldr	r3, [pc, #424]	; (8003fc0 <HAL_RCC_OscConfig+0x474>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0f0      	beq.n	8003e02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d106      	bne.n	8003e36 <HAL_RCC_OscConfig+0x2ea>
 8003e28:	4b64      	ldr	r3, [pc, #400]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e2c:	4a63      	ldr	r2, [pc, #396]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	6713      	str	r3, [r2, #112]	; 0x70
 8003e34:	e01c      	b.n	8003e70 <HAL_RCC_OscConfig+0x324>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	2b05      	cmp	r3, #5
 8003e3c:	d10c      	bne.n	8003e58 <HAL_RCC_OscConfig+0x30c>
 8003e3e:	4b5f      	ldr	r3, [pc, #380]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e42:	4a5e      	ldr	r2, [pc, #376]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e44:	f043 0304 	orr.w	r3, r3, #4
 8003e48:	6713      	str	r3, [r2, #112]	; 0x70
 8003e4a:	4b5c      	ldr	r3, [pc, #368]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a5b      	ldr	r2, [pc, #364]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	e00b      	b.n	8003e70 <HAL_RCC_OscConfig+0x324>
 8003e58:	4b58      	ldr	r3, [pc, #352]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5c:	4a57      	ldr	r2, [pc, #348]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e5e:	f023 0301 	bic.w	r3, r3, #1
 8003e62:	6713      	str	r3, [r2, #112]	; 0x70
 8003e64:	4b55      	ldr	r3, [pc, #340]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e68:	4a54      	ldr	r2, [pc, #336]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e6a:	f023 0304 	bic.w	r3, r3, #4
 8003e6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d015      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e78:	f7fe fb06 	bl	8002488 <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e80:	f7fe fb02 	bl	8002488 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e0cb      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e96:	4b49      	ldr	r3, [pc, #292]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0ee      	beq.n	8003e80 <HAL_RCC_OscConfig+0x334>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ea4:	f7fe faf0 	bl	8002488 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eaa:	e00a      	b.n	8003ec2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eac:	f7fe faec 	bl	8002488 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e0b5      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec2:	4b3e      	ldr	r3, [pc, #248]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1ee      	bne.n	8003eac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ece:	7dfb      	ldrb	r3, [r7, #23]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d105      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed4:	4b39      	ldr	r3, [pc, #228]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed8:	4a38      	ldr	r2, [pc, #224]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003eda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ede:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 80a1 	beq.w	800402c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eea:	4b34      	ldr	r3, [pc, #208]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 030c 	and.w	r3, r3, #12
 8003ef2:	2b08      	cmp	r3, #8
 8003ef4:	d05c      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d141      	bne.n	8003f82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efe:	4b31      	ldr	r3, [pc, #196]	; (8003fc4 <HAL_RCC_OscConfig+0x478>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7fe fac0 	bl	8002488 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f0c:	f7fe fabc 	bl	8002488 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e087      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1e:	4b27      	ldr	r3, [pc, #156]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f0      	bne.n	8003f0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69da      	ldr	r2, [r3, #28]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	019b      	lsls	r3, r3, #6
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f40:	085b      	lsrs	r3, r3, #1
 8003f42:	3b01      	subs	r3, #1
 8003f44:	041b      	lsls	r3, r3, #16
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4c:	061b      	lsls	r3, r3, #24
 8003f4e:	491b      	ldr	r1, [pc, #108]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f54:	4b1b      	ldr	r3, [pc, #108]	; (8003fc4 <HAL_RCC_OscConfig+0x478>)
 8003f56:	2201      	movs	r2, #1
 8003f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5a:	f7fe fa95 	bl	8002488 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f62:	f7fe fa91 	bl	8002488 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e05c      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f74:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x416>
 8003f80:	e054      	b.n	800402c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f82:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <HAL_RCC_OscConfig+0x478>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f88:	f7fe fa7e 	bl	8002488 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f90:	f7fe fa7a 	bl	8002488 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e045      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa2:	4b06      	ldr	r3, [pc, #24]	; (8003fbc <HAL_RCC_OscConfig+0x470>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x444>
 8003fae:	e03d      	b.n	800402c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d107      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e038      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40007000 	.word	0x40007000
 8003fc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fc8:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <HAL_RCC_OscConfig+0x4ec>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d028      	beq.n	8004028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d121      	bne.n	8004028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d11a      	bne.n	8004028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ffe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004000:	4293      	cmp	r3, r2
 8004002:	d111      	bne.n	8004028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400e:	085b      	lsrs	r3, r3, #1
 8004010:	3b01      	subs	r3, #1
 8004012:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004014:	429a      	cmp	r2, r3
 8004016:	d107      	bne.n	8004028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004022:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004024:	429a      	cmp	r2, r3
 8004026:	d001      	beq.n	800402c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	40023800 	.word	0x40023800

0800403c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e0cc      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004050:	4b68      	ldr	r3, [pc, #416]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	429a      	cmp	r2, r3
 800405c:	d90c      	bls.n	8004078 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405e:	4b65      	ldr	r3, [pc, #404]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004066:	4b63      	ldr	r3, [pc, #396]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	683a      	ldr	r2, [r7, #0]
 8004070:	429a      	cmp	r2, r3
 8004072:	d001      	beq.n	8004078 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e0b8      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d020      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	d005      	beq.n	800409c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004090:	4b59      	ldr	r3, [pc, #356]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	4a58      	ldr	r2, [pc, #352]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800409a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040a8:	4b53      	ldr	r3, [pc, #332]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	4a52      	ldr	r2, [pc, #328]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b4:	4b50      	ldr	r3, [pc, #320]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	494d      	ldr	r1, [pc, #308]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d044      	beq.n	800415c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d107      	bne.n	80040ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040da:	4b47      	ldr	r3, [pc, #284]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d119      	bne.n	800411a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e07f      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d003      	beq.n	80040fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d107      	bne.n	800410a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040fa:	4b3f      	ldr	r3, [pc, #252]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d109      	bne.n	800411a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e06f      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800410a:	4b3b      	ldr	r3, [pc, #236]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e067      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800411a:	4b37      	ldr	r3, [pc, #220]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f023 0203 	bic.w	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	4934      	ldr	r1, [pc, #208]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004128:	4313      	orrs	r3, r2
 800412a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800412c:	f7fe f9ac 	bl	8002488 <HAL_GetTick>
 8004130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004132:	e00a      	b.n	800414a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004134:	f7fe f9a8 	bl	8002488 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004142:	4293      	cmp	r3, r2
 8004144:	d901      	bls.n	800414a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e04f      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414a:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 020c 	and.w	r2, r3, #12
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	429a      	cmp	r2, r3
 800415a:	d1eb      	bne.n	8004134 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800415c:	4b25      	ldr	r3, [pc, #148]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d20c      	bcs.n	8004184 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416a:	4b22      	ldr	r3, [pc, #136]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004172:	4b20      	ldr	r3, [pc, #128]	; (80041f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	429a      	cmp	r2, r3
 800417e:	d001      	beq.n	8004184 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e032      	b.n	80041ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004190:	4b19      	ldr	r3, [pc, #100]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	4916      	ldr	r1, [pc, #88]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d009      	beq.n	80041c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ae:	4b12      	ldr	r3, [pc, #72]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	490e      	ldr	r1, [pc, #56]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041c2:	f000 f821 	bl	8004208 <HAL_RCC_GetSysClockFreq>
 80041c6:	4602      	mov	r2, r0
 80041c8:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	490a      	ldr	r1, [pc, #40]	; (80041fc <HAL_RCC_ClockConfig+0x1c0>)
 80041d4:	5ccb      	ldrb	r3, [r1, r3]
 80041d6:	fa22 f303 	lsr.w	r3, r2, r3
 80041da:	4a09      	ldr	r2, [pc, #36]	; (8004200 <HAL_RCC_ClockConfig+0x1c4>)
 80041dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041de:	4b09      	ldr	r3, [pc, #36]	; (8004204 <HAL_RCC_ClockConfig+0x1c8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7fe f90c 	bl	8002400 <HAL_InitTick>

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40023c00 	.word	0x40023c00
 80041f8:	40023800 	.word	0x40023800
 80041fc:	08009f9c 	.word	0x08009f9c
 8004200:	20000008 	.word	0x20000008
 8004204:	2000000c 	.word	0x2000000c

08004208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800420c:	b090      	sub	sp, #64	; 0x40
 800420e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	637b      	str	r3, [r7, #52]	; 0x34
 8004214:	2300      	movs	r3, #0
 8004216:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004218:	2300      	movs	r3, #0
 800421a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004220:	4b59      	ldr	r3, [pc, #356]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 030c 	and.w	r3, r3, #12
 8004228:	2b08      	cmp	r3, #8
 800422a:	d00d      	beq.n	8004248 <HAL_RCC_GetSysClockFreq+0x40>
 800422c:	2b08      	cmp	r3, #8
 800422e:	f200 80a1 	bhi.w	8004374 <HAL_RCC_GetSysClockFreq+0x16c>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <HAL_RCC_GetSysClockFreq+0x34>
 8004236:	2b04      	cmp	r3, #4
 8004238:	d003      	beq.n	8004242 <HAL_RCC_GetSysClockFreq+0x3a>
 800423a:	e09b      	b.n	8004374 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800423c:	4b53      	ldr	r3, [pc, #332]	; (800438c <HAL_RCC_GetSysClockFreq+0x184>)
 800423e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004240:	e09b      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004242:	4b53      	ldr	r3, [pc, #332]	; (8004390 <HAL_RCC_GetSysClockFreq+0x188>)
 8004244:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004246:	e098      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004248:	4b4f      	ldr	r3, [pc, #316]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004250:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004252:	4b4d      	ldr	r3, [pc, #308]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d028      	beq.n	80042b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800425e:	4b4a      	ldr	r3, [pc, #296]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	099b      	lsrs	r3, r3, #6
 8004264:	2200      	movs	r2, #0
 8004266:	623b      	str	r3, [r7, #32]
 8004268:	627a      	str	r2, [r7, #36]	; 0x24
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004270:	2100      	movs	r1, #0
 8004272:	4b47      	ldr	r3, [pc, #284]	; (8004390 <HAL_RCC_GetSysClockFreq+0x188>)
 8004274:	fb03 f201 	mul.w	r2, r3, r1
 8004278:	2300      	movs	r3, #0
 800427a:	fb00 f303 	mul.w	r3, r0, r3
 800427e:	4413      	add	r3, r2
 8004280:	4a43      	ldr	r2, [pc, #268]	; (8004390 <HAL_RCC_GetSysClockFreq+0x188>)
 8004282:	fba0 1202 	umull	r1, r2, r0, r2
 8004286:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004288:	460a      	mov	r2, r1
 800428a:	62ba      	str	r2, [r7, #40]	; 0x28
 800428c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800428e:	4413      	add	r3, r2
 8004290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004294:	2200      	movs	r2, #0
 8004296:	61bb      	str	r3, [r7, #24]
 8004298:	61fa      	str	r2, [r7, #28]
 800429a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800429e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80042a2:	f7fc fbfb 	bl	8000a9c <__aeabi_uldivmod>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4613      	mov	r3, r2
 80042ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042ae:	e053      	b.n	8004358 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b0:	4b35      	ldr	r3, [pc, #212]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	099b      	lsrs	r3, r3, #6
 80042b6:	2200      	movs	r2, #0
 80042b8:	613b      	str	r3, [r7, #16]
 80042ba:	617a      	str	r2, [r7, #20]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80042c2:	f04f 0b00 	mov.w	fp, #0
 80042c6:	4652      	mov	r2, sl
 80042c8:	465b      	mov	r3, fp
 80042ca:	f04f 0000 	mov.w	r0, #0
 80042ce:	f04f 0100 	mov.w	r1, #0
 80042d2:	0159      	lsls	r1, r3, #5
 80042d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042d8:	0150      	lsls	r0, r2, #5
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	ebb2 080a 	subs.w	r8, r2, sl
 80042e2:	eb63 090b 	sbc.w	r9, r3, fp
 80042e6:	f04f 0200 	mov.w	r2, #0
 80042ea:	f04f 0300 	mov.w	r3, #0
 80042ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80042f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80042f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80042fa:	ebb2 0408 	subs.w	r4, r2, r8
 80042fe:	eb63 0509 	sbc.w	r5, r3, r9
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	f04f 0300 	mov.w	r3, #0
 800430a:	00eb      	lsls	r3, r5, #3
 800430c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004310:	00e2      	lsls	r2, r4, #3
 8004312:	4614      	mov	r4, r2
 8004314:	461d      	mov	r5, r3
 8004316:	eb14 030a 	adds.w	r3, r4, sl
 800431a:	603b      	str	r3, [r7, #0]
 800431c:	eb45 030b 	adc.w	r3, r5, fp
 8004320:	607b      	str	r3, [r7, #4]
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800432e:	4629      	mov	r1, r5
 8004330:	028b      	lsls	r3, r1, #10
 8004332:	4621      	mov	r1, r4
 8004334:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004338:	4621      	mov	r1, r4
 800433a:	028a      	lsls	r2, r1, #10
 800433c:	4610      	mov	r0, r2
 800433e:	4619      	mov	r1, r3
 8004340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004342:	2200      	movs	r2, #0
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	60fa      	str	r2, [r7, #12]
 8004348:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800434c:	f7fc fba6 	bl	8000a9c <__aeabi_uldivmod>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4613      	mov	r3, r2
 8004356:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004358:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <HAL_RCC_GetSysClockFreq+0x180>)
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	0c1b      	lsrs	r3, r3, #16
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	3301      	adds	r3, #1
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004368:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800436a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004370:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004372:	e002      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004374:	4b05      	ldr	r3, [pc, #20]	; (800438c <HAL_RCC_GetSysClockFreq+0x184>)
 8004376:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004378:	bf00      	nop
    }
  }
  return sysclockfreq;
 800437a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800437c:	4618      	mov	r0, r3
 800437e:	3740      	adds	r7, #64	; 0x40
 8004380:	46bd      	mov	sp, r7
 8004382:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004386:	bf00      	nop
 8004388:	40023800 	.word	0x40023800
 800438c:	00f42400 	.word	0x00f42400
 8004390:	017d7840 	.word	0x017d7840

08004394 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004398:	4b03      	ldr	r3, [pc, #12]	; (80043a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800439a:	681b      	ldr	r3, [r3, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	20000008 	.word	0x20000008

080043ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043b0:	f7ff fff0 	bl	8004394 <HAL_RCC_GetHCLKFreq>
 80043b4:	4602      	mov	r2, r0
 80043b6:	4b05      	ldr	r3, [pc, #20]	; (80043cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	0a9b      	lsrs	r3, r3, #10
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	4903      	ldr	r1, [pc, #12]	; (80043d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c2:	5ccb      	ldrb	r3, [r1, r3]
 80043c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	40023800 	.word	0x40023800
 80043d0:	08009fac 	.word	0x08009fac

080043d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80043d8:	f7ff ffdc 	bl	8004394 <HAL_RCC_GetHCLKFreq>
 80043dc:	4602      	mov	r2, r0
 80043de:	4b05      	ldr	r3, [pc, #20]	; (80043f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	0b5b      	lsrs	r3, r3, #13
 80043e4:	f003 0307 	and.w	r3, r3, #7
 80043e8:	4903      	ldr	r1, [pc, #12]	; (80043f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ea:	5ccb      	ldrb	r3, [r1, r3]
 80043ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40023800 	.word	0x40023800
 80043f8:	08009fac 	.word	0x08009fac

080043fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e041      	b.n	8004492 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d106      	bne.n	8004428 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fd fda8 	bl	8001f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3304      	adds	r3, #4
 8004438:	4619      	mov	r1, r3
 800443a:	4610      	mov	r0, r2
 800443c:	f000 fc0c 	bl	8004c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b082      	sub	sp, #8
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d101      	bne.n	80044ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e041      	b.n	8004530 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d106      	bne.n	80044c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f839 	bl	8004538 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3304      	adds	r3, #4
 80044d6:	4619      	mov	r1, r3
 80044d8:	4610      	mov	r0, r2
 80044da:	f000 fbbd 	bl	8004c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d109      	bne.n	8004570 <HAL_TIM_PWM_Start+0x24>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b01      	cmp	r3, #1
 8004566:	bf14      	ite	ne
 8004568:	2301      	movne	r3, #1
 800456a:	2300      	moveq	r3, #0
 800456c:	b2db      	uxtb	r3, r3
 800456e:	e022      	b.n	80045b6 <HAL_TIM_PWM_Start+0x6a>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b04      	cmp	r3, #4
 8004574:	d109      	bne.n	800458a <HAL_TIM_PWM_Start+0x3e>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b01      	cmp	r3, #1
 8004580:	bf14      	ite	ne
 8004582:	2301      	movne	r3, #1
 8004584:	2300      	moveq	r3, #0
 8004586:	b2db      	uxtb	r3, r3
 8004588:	e015      	b.n	80045b6 <HAL_TIM_PWM_Start+0x6a>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b08      	cmp	r3, #8
 800458e:	d109      	bne.n	80045a4 <HAL_TIM_PWM_Start+0x58>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b01      	cmp	r3, #1
 800459a:	bf14      	ite	ne
 800459c:	2301      	movne	r3, #1
 800459e:	2300      	moveq	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	e008      	b.n	80045b6 <HAL_TIM_PWM_Start+0x6a>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	bf14      	ite	ne
 80045b0:	2301      	movne	r3, #1
 80045b2:	2300      	moveq	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e07c      	b.n	80046b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d104      	bne.n	80045ce <HAL_TIM_PWM_Start+0x82>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045cc:	e013      	b.n	80045f6 <HAL_TIM_PWM_Start+0xaa>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d104      	bne.n	80045de <HAL_TIM_PWM_Start+0x92>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045dc:	e00b      	b.n	80045f6 <HAL_TIM_PWM_Start+0xaa>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d104      	bne.n	80045ee <HAL_TIM_PWM_Start+0xa2>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2202      	movs	r2, #2
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045ec:	e003      	b.n	80045f6 <HAL_TIM_PWM_Start+0xaa>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2202      	movs	r2, #2
 80045f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2201      	movs	r2, #1
 80045fc:	6839      	ldr	r1, [r7, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fe14 	bl	800522c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a2d      	ldr	r2, [pc, #180]	; (80046c0 <HAL_TIM_PWM_Start+0x174>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d004      	beq.n	8004618 <HAL_TIM_PWM_Start+0xcc>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a2c      	ldr	r2, [pc, #176]	; (80046c4 <HAL_TIM_PWM_Start+0x178>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d101      	bne.n	800461c <HAL_TIM_PWM_Start+0xd0>
 8004618:	2301      	movs	r3, #1
 800461a:	e000      	b.n	800461e <HAL_TIM_PWM_Start+0xd2>
 800461c:	2300      	movs	r3, #0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d007      	beq.n	8004632 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004630:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a22      	ldr	r2, [pc, #136]	; (80046c0 <HAL_TIM_PWM_Start+0x174>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d022      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004644:	d01d      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1f      	ldr	r2, [pc, #124]	; (80046c8 <HAL_TIM_PWM_Start+0x17c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d018      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1d      	ldr	r2, [pc, #116]	; (80046cc <HAL_TIM_PWM_Start+0x180>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d013      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a1c      	ldr	r2, [pc, #112]	; (80046d0 <HAL_TIM_PWM_Start+0x184>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d00e      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a16      	ldr	r2, [pc, #88]	; (80046c4 <HAL_TIM_PWM_Start+0x178>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d009      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a18      	ldr	r2, [pc, #96]	; (80046d4 <HAL_TIM_PWM_Start+0x188>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d004      	beq.n	8004682 <HAL_TIM_PWM_Start+0x136>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a16      	ldr	r2, [pc, #88]	; (80046d8 <HAL_TIM_PWM_Start+0x18c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d111      	bne.n	80046a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b06      	cmp	r3, #6
 8004692:	d010      	beq.n	80046b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0201 	orr.w	r2, r2, #1
 80046a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a4:	e007      	b.n	80046b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0201 	orr.w	r2, r2, #1
 80046b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40010000 	.word	0x40010000
 80046c4:	40010400 	.word	0x40010400
 80046c8:	40000400 	.word	0x40000400
 80046cc:	40000800 	.word	0x40000800
 80046d0:	40000c00 	.word	0x40000c00
 80046d4:	40014000 	.word	0x40014000
 80046d8:	40001800 	.word	0x40001800

080046dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e097      	b.n	8004820 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d106      	bne.n	800470a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7fd fc95 	bl	8002034 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2202      	movs	r2, #2
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6812      	ldr	r2, [r2, #0]
 800471c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004720:	f023 0307 	bic.w	r3, r3, #7
 8004724:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3304      	adds	r3, #4
 800472e:	4619      	mov	r1, r3
 8004730:	4610      	mov	r0, r2
 8004732:	f000 fa91 	bl	8004c58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	4313      	orrs	r3, r2
 8004756:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800475e:	f023 0303 	bic.w	r3, r3, #3
 8004762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	021b      	lsls	r3, r3, #8
 800476e:	4313      	orrs	r3, r2
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800477c:	f023 030c 	bic.w	r3, r3, #12
 8004780:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004788:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800478c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	4313      	orrs	r3, r2
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	011a      	lsls	r2, r3, #4
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	031b      	lsls	r3, r3, #12
 80047ac:	4313      	orrs	r3, r2
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80047ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80047c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	011b      	lsls	r3, r3, #4
 80047ce:	4313      	orrs	r3, r2
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004838:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004840:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004848:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004850:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d110      	bne.n	800487a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d102      	bne.n	8004864 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800485e:	7b7b      	ldrb	r3, [r7, #13]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d001      	beq.n	8004868 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e069      	b.n	800493c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004878:	e031      	b.n	80048de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b04      	cmp	r3, #4
 800487e:	d110      	bne.n	80048a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004880:	7bbb      	ldrb	r3, [r7, #14]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d102      	bne.n	800488c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004886:	7b3b      	ldrb	r3, [r7, #12]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d001      	beq.n	8004890 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e055      	b.n	800493c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048a0:	e01d      	b.n	80048de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d108      	bne.n	80048ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048a8:	7bbb      	ldrb	r3, [r7, #14]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d105      	bne.n	80048ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048ae:	7b7b      	ldrb	r3, [r7, #13]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d102      	bne.n	80048ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048b4:	7b3b      	ldrb	r3, [r7, #12]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d001      	beq.n	80048be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e03e      	b.n	800493c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2202      	movs	r2, #2
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2202      	movs	r2, #2
 80048ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2202      	movs	r2, #2
 80048d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2202      	movs	r2, #2
 80048da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_TIM_Encoder_Start+0xc4>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d008      	beq.n	80048fc <HAL_TIM_Encoder_Start+0xd4>
 80048ea:	e00f      	b.n	800490c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2201      	movs	r2, #1
 80048f2:	2100      	movs	r1, #0
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 fc99 	bl	800522c <TIM_CCxChannelCmd>
      break;
 80048fa:	e016      	b.n	800492a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2201      	movs	r2, #1
 8004902:	2104      	movs	r1, #4
 8004904:	4618      	mov	r0, r3
 8004906:	f000 fc91 	bl	800522c <TIM_CCxChannelCmd>
      break;
 800490a:	e00e      	b.n	800492a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2201      	movs	r2, #1
 8004912:	2100      	movs	r1, #0
 8004914:	4618      	mov	r0, r3
 8004916:	f000 fc89 	bl	800522c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2201      	movs	r2, #1
 8004920:	2104      	movs	r1, #4
 8004922:	4618      	mov	r0, r3
 8004924:	f000 fc82 	bl	800522c <TIM_CCxChannelCmd>
      break;
 8004928:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f042 0201 	orr.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800495e:	2302      	movs	r3, #2
 8004960:	e0ae      	b.n	8004ac0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b0c      	cmp	r3, #12
 800496e:	f200 809f 	bhi.w	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004972:	a201      	add	r2, pc, #4	; (adr r2, 8004978 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004978:	080049ad 	.word	0x080049ad
 800497c:	08004ab1 	.word	0x08004ab1
 8004980:	08004ab1 	.word	0x08004ab1
 8004984:	08004ab1 	.word	0x08004ab1
 8004988:	080049ed 	.word	0x080049ed
 800498c:	08004ab1 	.word	0x08004ab1
 8004990:	08004ab1 	.word	0x08004ab1
 8004994:	08004ab1 	.word	0x08004ab1
 8004998:	08004a2f 	.word	0x08004a2f
 800499c:	08004ab1 	.word	0x08004ab1
 80049a0:	08004ab1 	.word	0x08004ab1
 80049a4:	08004ab1 	.word	0x08004ab1
 80049a8:	08004a6f 	.word	0x08004a6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 f9f0 	bl	8004d98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	699a      	ldr	r2, [r3, #24]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0208 	orr.w	r2, r2, #8
 80049c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0204 	bic.w	r2, r2, #4
 80049d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6999      	ldr	r1, [r3, #24]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	619a      	str	r2, [r3, #24]
      break;
 80049ea:	e064      	b.n	8004ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fa40 	bl	8004e78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699a      	ldr	r2, [r3, #24]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6999      	ldr	r1, [r3, #24]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	021a      	lsls	r2, r3, #8
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	619a      	str	r2, [r3, #24]
      break;
 8004a2c:	e043      	b.n	8004ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68b9      	ldr	r1, [r7, #8]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f000 fa95 	bl	8004f64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	69da      	ldr	r2, [r3, #28]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f042 0208 	orr.w	r2, r2, #8
 8004a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69da      	ldr	r2, [r3, #28]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0204 	bic.w	r2, r2, #4
 8004a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69d9      	ldr	r1, [r3, #28]
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	61da      	str	r2, [r3, #28]
      break;
 8004a6c:	e023      	b.n	8004ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68b9      	ldr	r1, [r7, #8]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 fae9 	bl	800504c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69da      	ldr	r2, [r3, #28]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69da      	ldr	r2, [r3, #28]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69d9      	ldr	r1, [r3, #28]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	021a      	lsls	r2, r3, #8
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	61da      	str	r2, [r3, #28]
      break;
 8004aae:	e002      	b.n	8004ab6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ab4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d101      	bne.n	8004ae4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	e0b4      	b.n	8004c4e <HAL_TIM_ConfigClockSource+0x186>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b1c:	d03e      	beq.n	8004b9c <HAL_TIM_ConfigClockSource+0xd4>
 8004b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b22:	f200 8087 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2a:	f000 8086 	beq.w	8004c3a <HAL_TIM_ConfigClockSource+0x172>
 8004b2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b32:	d87f      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b34:	2b70      	cmp	r3, #112	; 0x70
 8004b36:	d01a      	beq.n	8004b6e <HAL_TIM_ConfigClockSource+0xa6>
 8004b38:	2b70      	cmp	r3, #112	; 0x70
 8004b3a:	d87b      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b3c:	2b60      	cmp	r3, #96	; 0x60
 8004b3e:	d050      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x11a>
 8004b40:	2b60      	cmp	r3, #96	; 0x60
 8004b42:	d877      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b44:	2b50      	cmp	r3, #80	; 0x50
 8004b46:	d03c      	beq.n	8004bc2 <HAL_TIM_ConfigClockSource+0xfa>
 8004b48:	2b50      	cmp	r3, #80	; 0x50
 8004b4a:	d873      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b4c:	2b40      	cmp	r3, #64	; 0x40
 8004b4e:	d058      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x13a>
 8004b50:	2b40      	cmp	r3, #64	; 0x40
 8004b52:	d86f      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b54:	2b30      	cmp	r3, #48	; 0x30
 8004b56:	d064      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x15a>
 8004b58:	2b30      	cmp	r3, #48	; 0x30
 8004b5a:	d86b      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d060      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x15a>
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d867      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d05c      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x15a>
 8004b68:	2b10      	cmp	r3, #16
 8004b6a:	d05a      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x15a>
 8004b6c:	e062      	b.n	8004c34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6818      	ldr	r0, [r3, #0]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6899      	ldr	r1, [r3, #8]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f000 fb35 	bl	80051ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	609a      	str	r2, [r3, #8]
      break;
 8004b9a:	e04f      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6818      	ldr	r0, [r3, #0]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6899      	ldr	r1, [r3, #8]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	f000 fb1e 	bl	80051ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bbe:	609a      	str	r2, [r3, #8]
      break;
 8004bc0:	e03c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 fa92 	bl	80050f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2150      	movs	r1, #80	; 0x50
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 faeb 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004be0:	e02c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	6859      	ldr	r1, [r3, #4]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	f000 fab1 	bl	8005156 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2160      	movs	r1, #96	; 0x60
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 fadb 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004c00:	e01c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6818      	ldr	r0, [r3, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	6859      	ldr	r1, [r3, #4]
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	f000 fa72 	bl	80050f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2140      	movs	r1, #64	; 0x40
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 facb 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004c20:	e00c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	f000 fac2 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004c32:	e003      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	73fb      	strb	r3, [r7, #15]
      break;
 8004c38:	e000      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
	...

08004c58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a40      	ldr	r2, [pc, #256]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d013      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c76:	d00f      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a3d      	ldr	r2, [pc, #244]	; (8004d70 <TIM_Base_SetConfig+0x118>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d00b      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a3c      	ldr	r2, [pc, #240]	; (8004d74 <TIM_Base_SetConfig+0x11c>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d007      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a3b      	ldr	r2, [pc, #236]	; (8004d78 <TIM_Base_SetConfig+0x120>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d003      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a3a      	ldr	r2, [pc, #232]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d108      	bne.n	8004caa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a2f      	ldr	r2, [pc, #188]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d02b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb8:	d027      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a2c      	ldr	r2, [pc, #176]	; (8004d70 <TIM_Base_SetConfig+0x118>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d023      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a2b      	ldr	r2, [pc, #172]	; (8004d74 <TIM_Base_SetConfig+0x11c>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d01f      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a2a      	ldr	r2, [pc, #168]	; (8004d78 <TIM_Base_SetConfig+0x120>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d01b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a29      	ldr	r2, [pc, #164]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d017      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a28      	ldr	r2, [pc, #160]	; (8004d80 <TIM_Base_SetConfig+0x128>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d013      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a27      	ldr	r2, [pc, #156]	; (8004d84 <TIM_Base_SetConfig+0x12c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00f      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a26      	ldr	r2, [pc, #152]	; (8004d88 <TIM_Base_SetConfig+0x130>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d00b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a25      	ldr	r2, [pc, #148]	; (8004d8c <TIM_Base_SetConfig+0x134>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d007      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a24      	ldr	r2, [pc, #144]	; (8004d90 <TIM_Base_SetConfig+0x138>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d003      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a23      	ldr	r2, [pc, #140]	; (8004d94 <TIM_Base_SetConfig+0x13c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d108      	bne.n	8004d1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d003      	beq.n	8004d50 <TIM_Base_SetConfig+0xf8>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a0c      	ldr	r2, [pc, #48]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d103      	bne.n	8004d58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	615a      	str	r2, [r3, #20]
}
 8004d5e:	bf00      	nop
 8004d60:	3714      	adds	r7, #20
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40000400 	.word	0x40000400
 8004d74:	40000800 	.word	0x40000800
 8004d78:	40000c00 	.word	0x40000c00
 8004d7c:	40010400 	.word	0x40010400
 8004d80:	40014000 	.word	0x40014000
 8004d84:	40014400 	.word	0x40014400
 8004d88:	40014800 	.word	0x40014800
 8004d8c:	40001800 	.word	0x40001800
 8004d90:	40001c00 	.word	0x40001c00
 8004d94:	40002000 	.word	0x40002000

08004d98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f023 0201 	bic.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f023 0303 	bic.w	r3, r3, #3
 8004dce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f023 0302 	bic.w	r3, r3, #2
 8004de0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a20      	ldr	r2, [pc, #128]	; (8004e70 <TIM_OC1_SetConfig+0xd8>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d003      	beq.n	8004dfc <TIM_OC1_SetConfig+0x64>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a1f      	ldr	r2, [pc, #124]	; (8004e74 <TIM_OC1_SetConfig+0xdc>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d10c      	bne.n	8004e16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f023 0308 	bic.w	r3, r3, #8
 8004e02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f023 0304 	bic.w	r3, r3, #4
 8004e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a15      	ldr	r2, [pc, #84]	; (8004e70 <TIM_OC1_SetConfig+0xd8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d003      	beq.n	8004e26 <TIM_OC1_SetConfig+0x8e>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <TIM_OC1_SetConfig+0xdc>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d111      	bne.n	8004e4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	621a      	str	r2, [r3, #32]
}
 8004e64:	bf00      	nop
 8004e66:	371c      	adds	r7, #28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	40010000 	.word	0x40010000
 8004e74:	40010400 	.word	0x40010400

08004e78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	f023 0210 	bic.w	r2, r3, #16
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 0320 	bic.w	r3, r3, #32
 8004ec2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a22      	ldr	r2, [pc, #136]	; (8004f5c <TIM_OC2_SetConfig+0xe4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d003      	beq.n	8004ee0 <TIM_OC2_SetConfig+0x68>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a21      	ldr	r2, [pc, #132]	; (8004f60 <TIM_OC2_SetConfig+0xe8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d10d      	bne.n	8004efc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	011b      	lsls	r3, r3, #4
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004efa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <TIM_OC2_SetConfig+0xe4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_OC2_SetConfig+0x94>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a16      	ldr	r2, [pc, #88]	; (8004f60 <TIM_OC2_SetConfig+0xe8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d113      	bne.n	8004f34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	621a      	str	r2, [r3, #32]
}
 8004f4e:	bf00      	nop
 8004f50:	371c      	adds	r7, #28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	40010400 	.word	0x40010400

08004f64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0303 	bic.w	r3, r3, #3
 8004f9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a21      	ldr	r2, [pc, #132]	; (8005044 <TIM_OC3_SetConfig+0xe0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d003      	beq.n	8004fca <TIM_OC3_SetConfig+0x66>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a20      	ldr	r2, [pc, #128]	; (8005048 <TIM_OC3_SetConfig+0xe4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d10d      	bne.n	8004fe6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	021b      	lsls	r3, r3, #8
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a16      	ldr	r2, [pc, #88]	; (8005044 <TIM_OC3_SetConfig+0xe0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d003      	beq.n	8004ff6 <TIM_OC3_SetConfig+0x92>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a15      	ldr	r2, [pc, #84]	; (8005048 <TIM_OC3_SetConfig+0xe4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d113      	bne.n	800501e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ffc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005004:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	621a      	str	r2, [r3, #32]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	40010000 	.word	0x40010000
 8005048:	40010400 	.word	0x40010400

0800504c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69db      	ldr	r3, [r3, #28]
 8005072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	021b      	lsls	r3, r3, #8
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	031b      	lsls	r3, r3, #12
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a12      	ldr	r2, [pc, #72]	; (80050f0 <TIM_OC4_SetConfig+0xa4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <TIM_OC4_SetConfig+0x68>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a11      	ldr	r2, [pc, #68]	; (80050f4 <TIM_OC4_SetConfig+0xa8>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d109      	bne.n	80050c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	019b      	lsls	r3, r3, #6
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40010000 	.word	0x40010000
 80050f4:	40010400 	.word	0x40010400

080050f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f023 0201 	bic.w	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	4313      	orrs	r3, r2
 800512c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f023 030a 	bic.w	r3, r3, #10
 8005134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4313      	orrs	r3, r2
 800513c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	621a      	str	r2, [r3, #32]
}
 800514a:	bf00      	nop
 800514c:	371c      	adds	r7, #28
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005156:	b480      	push	{r7}
 8005158:	b087      	sub	sp, #28
 800515a:	af00      	add	r7, sp, #0
 800515c:	60f8      	str	r0, [r7, #12]
 800515e:	60b9      	str	r1, [r7, #8]
 8005160:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f023 0210 	bic.w	r2, r3, #16
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005180:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	031b      	lsls	r3, r3, #12
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005192:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	621a      	str	r2, [r3, #32]
}
 80051aa:	bf00      	nop
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f043 0307 	orr.w	r3, r3, #7
 80051d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	609a      	str	r2, [r3, #8]
}
 80051e0:	bf00      	nop
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	021a      	lsls	r2, r3, #8
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	431a      	orrs	r2, r3
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4313      	orrs	r3, r2
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	609a      	str	r2, [r3, #8]
}
 8005220:	bf00      	nop
 8005222:	371c      	adds	r7, #28
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	2201      	movs	r2, #1
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a1a      	ldr	r2, [r3, #32]
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	43db      	mvns	r3, r3
 800524e:	401a      	ands	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a1a      	ldr	r2, [r3, #32]
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 031f 	and.w	r3, r3, #31
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	fa01 f303 	lsl.w	r3, r1, r3
 8005264:	431a      	orrs	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	621a      	str	r2, [r3, #32]
}
 800526a:	bf00      	nop
 800526c:	371c      	adds	r7, #28
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
	...

08005278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800528c:	2302      	movs	r3, #2
 800528e:	e05a      	b.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a21      	ldr	r2, [pc, #132]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d022      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052dc:	d01d      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1d      	ldr	r2, [pc, #116]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d018      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1b      	ldr	r2, [pc, #108]	; (800535c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d013      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00e      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a18      	ldr	r2, [pc, #96]	; (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d009      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a17      	ldr	r2, [pc, #92]	; (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d004      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a15      	ldr	r2, [pc, #84]	; (800536c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d10c      	bne.n	8005334 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005320:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	4313      	orrs	r3, r2
 800532a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3714      	adds	r7, #20
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	40010000 	.word	0x40010000
 8005358:	40000400 	.word	0x40000400
 800535c:	40000800 	.word	0x40000800
 8005360:	40000c00 	.word	0x40000c00
 8005364:	40010400 	.word	0x40010400
 8005368:	40014000 	.word	0x40014000
 800536c:	40001800 	.word	0x40001800

08005370 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005388:	2302      	movs	r3, #2
 800538a:	e03d      	b.n	8005408 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e03f      	b.n	80054a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fc fece 	bl	80021dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2224      	movs	r2, #36	; 0x24
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005456:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 fcdf 	bl	8005e1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	691a      	ldr	r2, [r3, #16]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800546c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695a      	ldr	r2, [r3, #20]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800547c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800548c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3708      	adds	r7, #8
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b084      	sub	sp, #16
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	60f8      	str	r0, [r7, #12]
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	4613      	mov	r3, r2
 80054ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	d11d      	bne.n	8005504 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d002      	beq.n	80054d4 <HAL_UART_Receive_IT+0x26>
 80054ce:	88fb      	ldrh	r3, [r7, #6]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e016      	b.n	8005506 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <HAL_UART_Receive_IT+0x38>
 80054e2:	2302      	movs	r3, #2
 80054e4:	e00f      	b.n	8005506 <HAL_UART_Receive_IT+0x58>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80054f4:	88fb      	ldrh	r3, [r7, #6]
 80054f6:	461a      	mov	r2, r3
 80054f8:	68b9      	ldr	r1, [r7, #8]
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fab6 	bl	8005a6c <UART_Start_Receive_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	e000      	b.n	8005506 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005504:	2302      	movs	r3, #2
  }
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
	...

08005510 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b0ba      	sub	sp, #232	; 0xe8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005536:	2300      	movs	r3, #0
 8005538:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800553c:	2300      	movs	r3, #0
 800553e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005546:	f003 030f 	and.w	r3, r3, #15
 800554a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800554e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10f      	bne.n	8005576 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b00      	cmp	r3, #0
 8005560:	d009      	beq.n	8005576 <HAL_UART_IRQHandler+0x66>
 8005562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fb99 	bl	8005ca6 <UART_Receive_IT>
      return;
 8005574:	e256      	b.n	8005a24 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005576:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80de 	beq.w	800573c <HAL_UART_IRQHandler+0x22c>
 8005580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005584:	f003 0301 	and.w	r3, r3, #1
 8005588:	2b00      	cmp	r3, #0
 800558a:	d106      	bne.n	800559a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800558c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005590:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 80d1 	beq.w	800573c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00b      	beq.n	80055be <HAL_UART_IRQHandler+0xae>
 80055a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d005      	beq.n	80055be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	f043 0201 	orr.w	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00b      	beq.n	80055e2 <HAL_UART_IRQHandler+0xd2>
 80055ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055da:	f043 0202 	orr.w	r2, r3, #2
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00b      	beq.n	8005606 <HAL_UART_IRQHandler+0xf6>
 80055ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fe:	f043 0204 	orr.w	r2, r3, #4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800560a:	f003 0308 	and.w	r3, r3, #8
 800560e:	2b00      	cmp	r3, #0
 8005610:	d011      	beq.n	8005636 <HAL_UART_IRQHandler+0x126>
 8005612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005616:	f003 0320 	and.w	r3, r3, #32
 800561a:	2b00      	cmp	r3, #0
 800561c:	d105      	bne.n	800562a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800561e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d005      	beq.n	8005636 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f043 0208 	orr.w	r2, r3, #8
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 81ed 	beq.w	8005a1a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b00      	cmp	r3, #0
 800564a:	d008      	beq.n	800565e <HAL_UART_IRQHandler+0x14e>
 800564c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005650:	f003 0320 	and.w	r3, r3, #32
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fb24 	bl	8005ca6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005668:	2b40      	cmp	r3, #64	; 0x40
 800566a:	bf0c      	ite	eq
 800566c:	2301      	moveq	r3, #1
 800566e:	2300      	movne	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	d103      	bne.n	800568a <HAL_UART_IRQHandler+0x17a>
 8005682:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005686:	2b00      	cmp	r3, #0
 8005688:	d04f      	beq.n	800572a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fa2c 	bl	8005ae8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800569a:	2b40      	cmp	r3, #64	; 0x40
 800569c:	d141      	bne.n	8005722 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	3314      	adds	r3, #20
 80056a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3314      	adds	r3, #20
 80056c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80056ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80056ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80056d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80056e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1d9      	bne.n	800569e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d013      	beq.n	800571a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f6:	4a7d      	ldr	r2, [pc, #500]	; (80058ec <HAL_UART_IRQHandler+0x3dc>)
 80056f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fd f873 	bl	80027ea <HAL_DMA_Abort_IT>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d016      	beq.n	8005738 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005714:	4610      	mov	r0, r2
 8005716:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	e00e      	b.n	8005738 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f990 	bl	8005a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005720:	e00a      	b.n	8005738 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f98c 	bl	8005a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005728:	e006      	b.n	8005738 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f988 	bl	8005a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005736:	e170      	b.n	8005a1a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005738:	bf00      	nop
    return;
 800573a:	e16e      	b.n	8005a1a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005740:	2b01      	cmp	r3, #1
 8005742:	f040 814a 	bne.w	80059da <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800574a:	f003 0310 	and.w	r3, r3, #16
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8143 	beq.w	80059da <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 813c 	beq.w	80059da <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005762:	2300      	movs	r3, #0
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	60bb      	str	r3, [r7, #8]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	60bb      	str	r3, [r7, #8]
 8005776:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005782:	2b40      	cmp	r3, #64	; 0x40
 8005784:	f040 80b4 	bne.w	80058f0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005794:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8140 	beq.w	8005a1e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057a6:	429a      	cmp	r2, r3
 80057a8:	f080 8139 	bcs.w	8005a1e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057be:	f000 8088 	beq.w	80058d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80057d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80057ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80057fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057fe:	e841 2300 	strex	r3, r2, [r1]
 8005802:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005806:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1d9      	bne.n	80057c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	3314      	adds	r3, #20
 8005814:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800581e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005820:	f023 0301 	bic.w	r3, r3, #1
 8005824:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005832:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005836:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800583a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005844:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e1      	bne.n	800580e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3314      	adds	r3, #20
 8005850:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005852:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005854:	e853 3f00 	ldrex	r3, [r3]
 8005858:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800585a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800585c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005860:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3314      	adds	r3, #20
 800586a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800586e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005870:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005874:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800587c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e3      	bne.n	800584a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2220      	movs	r2, #32
 8005886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	330c      	adds	r3, #12
 8005896:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800589a:	e853 3f00 	ldrex	r3, [r3]
 800589e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058a2:	f023 0310 	bic.w	r3, r3, #16
 80058a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	330c      	adds	r3, #12
 80058b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80058b4:	65ba      	str	r2, [r7, #88]	; 0x58
 80058b6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058bc:	e841 2300 	strex	r3, r2, [r1]
 80058c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e3      	bne.n	8005890 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7fc ff1c 	bl	800270a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058da:	b29b      	uxth	r3, r3
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	b29b      	uxth	r3, r3
 80058e0:	4619      	mov	r1, r3
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f8b6 	bl	8005a54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058e8:	e099      	b.n	8005a1e <HAL_UART_IRQHandler+0x50e>
 80058ea:	bf00      	nop
 80058ec:	08005baf 	.word	0x08005baf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 808b 	beq.w	8005a22 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800590c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8086 	beq.w	8005a22 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	330c      	adds	r3, #12
 800591c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005928:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800592c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800593a:	647a      	str	r2, [r7, #68]	; 0x44
 800593c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005940:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005942:	e841 2300 	strex	r3, r2, [r1]
 8005946:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1e3      	bne.n	8005916 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	3314      	adds	r3, #20
 8005954:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	e853 3f00 	ldrex	r3, [r3]
 800595c:	623b      	str	r3, [r7, #32]
   return(result);
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	f023 0301 	bic.w	r3, r3, #1
 8005964:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3314      	adds	r3, #20
 800596e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005972:	633a      	str	r2, [r7, #48]	; 0x30
 8005974:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e3      	bne.n	800594e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2220      	movs	r2, #32
 800598a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	e853 3f00 	ldrex	r3, [r3]
 80059a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0310 	bic.w	r3, r3, #16
 80059aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80059b8:	61fa      	str	r2, [r7, #28]
 80059ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	69b9      	ldr	r1, [r7, #24]
 80059be:	69fa      	ldr	r2, [r7, #28]
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	617b      	str	r3, [r7, #20]
   return(result);
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e3      	bne.n	8005994 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059d0:	4619      	mov	r1, r3
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f83e 	bl	8005a54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059d8:	e023      	b.n	8005a22 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d009      	beq.n	80059fa <HAL_UART_IRQHandler+0x4ea>
 80059e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f8ef 	bl	8005bd6 <UART_Transmit_IT>
    return;
 80059f8:	e014      	b.n	8005a24 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00e      	beq.n	8005a24 <HAL_UART_IRQHandler+0x514>
 8005a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d008      	beq.n	8005a24 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f92f 	bl	8005c76 <UART_EndTransmit_IT>
    return;
 8005a18:	e004      	b.n	8005a24 <HAL_UART_IRQHandler+0x514>
    return;
 8005a1a:	bf00      	nop
 8005a1c:	e002      	b.n	8005a24 <HAL_UART_IRQHandler+0x514>
      return;
 8005a1e:	bf00      	nop
 8005a20:	e000      	b.n	8005a24 <HAL_UART_IRQHandler+0x514>
      return;
 8005a22:	bf00      	nop
  }
}
 8005a24:	37e8      	adds	r7, #232	; 0xe8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop

08005a2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	4613      	mov	r3, r2
 8005a78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	88fa      	ldrh	r2, [r7, #6]
 8005a84:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	88fa      	ldrh	r2, [r7, #6]
 8005a8a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2222      	movs	r2, #34	; 0x22
 8005a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d007      	beq.n	8005aba <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ab8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695a      	ldr	r2, [r3, #20]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 0201 	orr.w	r2, r2, #1
 8005ac8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0220 	orr.w	r2, r2, #32
 8005ad8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b095      	sub	sp, #84	; 0x54
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	330c      	adds	r3, #12
 8005b0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b10:	643a      	str	r2, [r7, #64]	; 0x40
 8005b12:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b16:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e5      	bne.n	8005af0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	3314      	adds	r3, #20
 8005b2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	e853 3f00 	ldrex	r3, [r3]
 8005b32:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	f023 0301 	bic.w	r3, r3, #1
 8005b3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3314      	adds	r3, #20
 8005b42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b4c:	e841 2300 	strex	r3, r2, [r1]
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1e5      	bne.n	8005b24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d119      	bne.n	8005b94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	e853 3f00 	ldrex	r3, [r3]
 8005b6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f023 0310 	bic.w	r3, r3, #16
 8005b76:	647b      	str	r3, [r7, #68]	; 0x44
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b80:	61ba      	str	r2, [r7, #24]
 8005b82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	6979      	ldr	r1, [r7, #20]
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	e841 2300 	strex	r3, r2, [r1]
 8005b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1e5      	bne.n	8005b60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005ba2:	bf00      	nop
 8005ba4:	3754      	adds	r7, #84	; 0x54
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b084      	sub	sp, #16
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f7ff ff39 	bl	8005a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bce:	bf00      	nop
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b085      	sub	sp, #20
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b21      	cmp	r3, #33	; 0x21
 8005be8:	d13e      	bne.n	8005c68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf2:	d114      	bne.n	8005c1e <UART_Transmit_IT+0x48>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d110      	bne.n	8005c1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a1b      	ldr	r3, [r3, #32]
 8005c00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	881b      	ldrh	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	1c9a      	adds	r2, r3, #2
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	621a      	str	r2, [r3, #32]
 8005c1c:	e008      	b.n	8005c30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	1c59      	adds	r1, r3, #1
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6211      	str	r1, [r2, #32]
 8005c28:	781a      	ldrb	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10f      	bne.n	8005c64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68da      	ldr	r2, [r3, #12]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	e000      	b.n	8005c6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c68:	2302      	movs	r3, #2
  }
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b082      	sub	sp, #8
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68da      	ldr	r2, [r3, #12]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2220      	movs	r2, #32
 8005c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7ff fec8 	bl	8005a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3708      	adds	r7, #8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b08c      	sub	sp, #48	; 0x30
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b22      	cmp	r3, #34	; 0x22
 8005cb8:	f040 80ab 	bne.w	8005e12 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc4:	d117      	bne.n	8005cf6 <UART_Receive_IT+0x50>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d113      	bne.n	8005cf6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cee:	1c9a      	adds	r2, r3, #2
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	629a      	str	r2, [r3, #40]	; 0x28
 8005cf4:	e026      	b.n	8005d44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d08:	d007      	beq.n	8005d1a <UART_Receive_IT+0x74>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <UART_Receive_IT+0x82>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d106      	bne.n	8005d28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d24:	701a      	strb	r2, [r3, #0]
 8005d26:	e008      	b.n	8005d3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	4619      	mov	r1, r3
 8005d52:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d15a      	bne.n	8005e0e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0220 	bic.w	r2, r2, #32
 8005d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695a      	ldr	r2, [r3, #20]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d135      	bne.n	8005e04 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	330c      	adds	r3, #12
 8005da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	613b      	str	r3, [r7, #16]
   return(result);
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f023 0310 	bic.w	r3, r3, #16
 8005db4:	627b      	str	r3, [r7, #36]	; 0x24
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	330c      	adds	r3, #12
 8005dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dbe:	623a      	str	r2, [r7, #32]
 8005dc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	69f9      	ldr	r1, [r7, #28]
 8005dc4:	6a3a      	ldr	r2, [r7, #32]
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e5      	bne.n	8005d9e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0310 	and.w	r3, r3, #16
 8005ddc:	2b10      	cmp	r3, #16
 8005dde:	d10a      	bne.n	8005df6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005de0:	2300      	movs	r3, #0
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	60fb      	str	r3, [r7, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7ff fe29 	bl	8005a54 <HAL_UARTEx_RxEventCallback>
 8005e02:	e002      	b.n	8005e0a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7fb fb45 	bl	8001494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e002      	b.n	8005e14 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	e000      	b.n	8005e14 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005e12:	2302      	movs	r3, #2
  }
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3730      	adds	r7, #48	; 0x30
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e20:	b0c0      	sub	sp, #256	; 0x100
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e38:	68d9      	ldr	r1, [r3, #12]
 8005e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	ea40 0301 	orr.w	r3, r0, r1
 8005e44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	431a      	orrs	r2, r3
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e74:	f021 010c 	bic.w	r1, r1, #12
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e82:	430b      	orrs	r3, r1
 8005e84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e96:	6999      	ldr	r1, [r3, #24]
 8005e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	ea40 0301 	orr.w	r3, r0, r1
 8005ea2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	4b8f      	ldr	r3, [pc, #572]	; (80060e8 <UART_SetConfig+0x2cc>)
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d005      	beq.n	8005ebc <UART_SetConfig+0xa0>
 8005eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	4b8d      	ldr	r3, [pc, #564]	; (80060ec <UART_SetConfig+0x2d0>)
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d104      	bne.n	8005ec6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ebc:	f7fe fa8a 	bl	80043d4 <HAL_RCC_GetPCLK2Freq>
 8005ec0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ec4:	e003      	b.n	8005ece <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ec6:	f7fe fa71 	bl	80043ac <HAL_RCC_GetPCLK1Freq>
 8005eca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed2:	69db      	ldr	r3, [r3, #28]
 8005ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed8:	f040 810c 	bne.w	80060f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ee6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005eea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005eee:	4622      	mov	r2, r4
 8005ef0:	462b      	mov	r3, r5
 8005ef2:	1891      	adds	r1, r2, r2
 8005ef4:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ef6:	415b      	adcs	r3, r3
 8005ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005efa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005efe:	4621      	mov	r1, r4
 8005f00:	eb12 0801 	adds.w	r8, r2, r1
 8005f04:	4629      	mov	r1, r5
 8005f06:	eb43 0901 	adc.w	r9, r3, r1
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f1e:	4690      	mov	r8, r2
 8005f20:	4699      	mov	r9, r3
 8005f22:	4623      	mov	r3, r4
 8005f24:	eb18 0303 	adds.w	r3, r8, r3
 8005f28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	eb49 0303 	adc.w	r3, r9, r3
 8005f32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f42:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	18db      	adds	r3, r3, r3
 8005f4e:	653b      	str	r3, [r7, #80]	; 0x50
 8005f50:	4613      	mov	r3, r2
 8005f52:	eb42 0303 	adc.w	r3, r2, r3
 8005f56:	657b      	str	r3, [r7, #84]	; 0x54
 8005f58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f60:	f7fa fd9c 	bl	8000a9c <__aeabi_uldivmod>
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	4b61      	ldr	r3, [pc, #388]	; (80060f0 <UART_SetConfig+0x2d4>)
 8005f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	011c      	lsls	r4, r3, #4
 8005f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f7c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f84:	4642      	mov	r2, r8
 8005f86:	464b      	mov	r3, r9
 8005f88:	1891      	adds	r1, r2, r2
 8005f8a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f8c:	415b      	adcs	r3, r3
 8005f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f94:	4641      	mov	r1, r8
 8005f96:	eb12 0a01 	adds.w	sl, r2, r1
 8005f9a:	4649      	mov	r1, r9
 8005f9c:	eb43 0b01 	adc.w	fp, r3, r1
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	f04f 0300 	mov.w	r3, #0
 8005fa8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fb4:	4692      	mov	sl, r2
 8005fb6:	469b      	mov	fp, r3
 8005fb8:	4643      	mov	r3, r8
 8005fba:	eb1a 0303 	adds.w	r3, sl, r3
 8005fbe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	eb4b 0303 	adc.w	r3, fp, r3
 8005fc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fd8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	18db      	adds	r3, r3, r3
 8005fe4:	643b      	str	r3, [r7, #64]	; 0x40
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	eb42 0303 	adc.w	r3, r2, r3
 8005fec:	647b      	str	r3, [r7, #68]	; 0x44
 8005fee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ff2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ff6:	f7fa fd51 	bl	8000a9c <__aeabi_uldivmod>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	4611      	mov	r1, r2
 8006000:	4b3b      	ldr	r3, [pc, #236]	; (80060f0 <UART_SetConfig+0x2d4>)
 8006002:	fba3 2301 	umull	r2, r3, r3, r1
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	2264      	movs	r2, #100	; 0x64
 800600a:	fb02 f303 	mul.w	r3, r2, r3
 800600e:	1acb      	subs	r3, r1, r3
 8006010:	00db      	lsls	r3, r3, #3
 8006012:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006016:	4b36      	ldr	r3, [pc, #216]	; (80060f0 <UART_SetConfig+0x2d4>)
 8006018:	fba3 2302 	umull	r2, r3, r3, r2
 800601c:	095b      	lsrs	r3, r3, #5
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006024:	441c      	add	r4, r3
 8006026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800602a:	2200      	movs	r2, #0
 800602c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006030:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006034:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006038:	4642      	mov	r2, r8
 800603a:	464b      	mov	r3, r9
 800603c:	1891      	adds	r1, r2, r2
 800603e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006040:	415b      	adcs	r3, r3
 8006042:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006044:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006048:	4641      	mov	r1, r8
 800604a:	1851      	adds	r1, r2, r1
 800604c:	6339      	str	r1, [r7, #48]	; 0x30
 800604e:	4649      	mov	r1, r9
 8006050:	414b      	adcs	r3, r1
 8006052:	637b      	str	r3, [r7, #52]	; 0x34
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	f04f 0300 	mov.w	r3, #0
 800605c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006060:	4659      	mov	r1, fp
 8006062:	00cb      	lsls	r3, r1, #3
 8006064:	4651      	mov	r1, sl
 8006066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800606a:	4651      	mov	r1, sl
 800606c:	00ca      	lsls	r2, r1, #3
 800606e:	4610      	mov	r0, r2
 8006070:	4619      	mov	r1, r3
 8006072:	4603      	mov	r3, r0
 8006074:	4642      	mov	r2, r8
 8006076:	189b      	adds	r3, r3, r2
 8006078:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800607c:	464b      	mov	r3, r9
 800607e:	460a      	mov	r2, r1
 8006080:	eb42 0303 	adc.w	r3, r2, r3
 8006084:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006094:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006098:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800609c:	460b      	mov	r3, r1
 800609e:	18db      	adds	r3, r3, r3
 80060a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80060a2:	4613      	mov	r3, r2
 80060a4:	eb42 0303 	adc.w	r3, r2, r3
 80060a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80060b2:	f7fa fcf3 	bl	8000a9c <__aeabi_uldivmod>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4b0d      	ldr	r3, [pc, #52]	; (80060f0 <UART_SetConfig+0x2d4>)
 80060bc:	fba3 1302 	umull	r1, r3, r3, r2
 80060c0:	095b      	lsrs	r3, r3, #5
 80060c2:	2164      	movs	r1, #100	; 0x64
 80060c4:	fb01 f303 	mul.w	r3, r1, r3
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	3332      	adds	r3, #50	; 0x32
 80060ce:	4a08      	ldr	r2, [pc, #32]	; (80060f0 <UART_SetConfig+0x2d4>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	095b      	lsrs	r3, r3, #5
 80060d6:	f003 0207 	and.w	r2, r3, #7
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4422      	add	r2, r4
 80060e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060e4:	e105      	b.n	80062f2 <UART_SetConfig+0x4d6>
 80060e6:	bf00      	nop
 80060e8:	40011000 	.word	0x40011000
 80060ec:	40011400 	.word	0x40011400
 80060f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060f8:	2200      	movs	r2, #0
 80060fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006102:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006106:	4642      	mov	r2, r8
 8006108:	464b      	mov	r3, r9
 800610a:	1891      	adds	r1, r2, r2
 800610c:	6239      	str	r1, [r7, #32]
 800610e:	415b      	adcs	r3, r3
 8006110:	627b      	str	r3, [r7, #36]	; 0x24
 8006112:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006116:	4641      	mov	r1, r8
 8006118:	1854      	adds	r4, r2, r1
 800611a:	4649      	mov	r1, r9
 800611c:	eb43 0501 	adc.w	r5, r3, r1
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	00eb      	lsls	r3, r5, #3
 800612a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800612e:	00e2      	lsls	r2, r4, #3
 8006130:	4614      	mov	r4, r2
 8006132:	461d      	mov	r5, r3
 8006134:	4643      	mov	r3, r8
 8006136:	18e3      	adds	r3, r4, r3
 8006138:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800613c:	464b      	mov	r3, r9
 800613e:	eb45 0303 	adc.w	r3, r5, r3
 8006142:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006152:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006156:	f04f 0200 	mov.w	r2, #0
 800615a:	f04f 0300 	mov.w	r3, #0
 800615e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006162:	4629      	mov	r1, r5
 8006164:	008b      	lsls	r3, r1, #2
 8006166:	4621      	mov	r1, r4
 8006168:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800616c:	4621      	mov	r1, r4
 800616e:	008a      	lsls	r2, r1, #2
 8006170:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006174:	f7fa fc92 	bl	8000a9c <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4b60      	ldr	r3, [pc, #384]	; (8006300 <UART_SetConfig+0x4e4>)
 800617e:	fba3 2302 	umull	r2, r3, r3, r2
 8006182:	095b      	lsrs	r3, r3, #5
 8006184:	011c      	lsls	r4, r3, #4
 8006186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800618a:	2200      	movs	r2, #0
 800618c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006190:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006194:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006198:	4642      	mov	r2, r8
 800619a:	464b      	mov	r3, r9
 800619c:	1891      	adds	r1, r2, r2
 800619e:	61b9      	str	r1, [r7, #24]
 80061a0:	415b      	adcs	r3, r3
 80061a2:	61fb      	str	r3, [r7, #28]
 80061a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061a8:	4641      	mov	r1, r8
 80061aa:	1851      	adds	r1, r2, r1
 80061ac:	6139      	str	r1, [r7, #16]
 80061ae:	4649      	mov	r1, r9
 80061b0:	414b      	adcs	r3, r1
 80061b2:	617b      	str	r3, [r7, #20]
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061c0:	4659      	mov	r1, fp
 80061c2:	00cb      	lsls	r3, r1, #3
 80061c4:	4651      	mov	r1, sl
 80061c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ca:	4651      	mov	r1, sl
 80061cc:	00ca      	lsls	r2, r1, #3
 80061ce:	4610      	mov	r0, r2
 80061d0:	4619      	mov	r1, r3
 80061d2:	4603      	mov	r3, r0
 80061d4:	4642      	mov	r2, r8
 80061d6:	189b      	adds	r3, r3, r2
 80061d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061dc:	464b      	mov	r3, r9
 80061de:	460a      	mov	r2, r1
 80061e0:	eb42 0303 	adc.w	r3, r2, r3
 80061e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80061f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006200:	4649      	mov	r1, r9
 8006202:	008b      	lsls	r3, r1, #2
 8006204:	4641      	mov	r1, r8
 8006206:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800620a:	4641      	mov	r1, r8
 800620c:	008a      	lsls	r2, r1, #2
 800620e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006212:	f7fa fc43 	bl	8000a9c <__aeabi_uldivmod>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4b39      	ldr	r3, [pc, #228]	; (8006300 <UART_SetConfig+0x4e4>)
 800621c:	fba3 1302 	umull	r1, r3, r3, r2
 8006220:	095b      	lsrs	r3, r3, #5
 8006222:	2164      	movs	r1, #100	; 0x64
 8006224:	fb01 f303 	mul.w	r3, r1, r3
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	011b      	lsls	r3, r3, #4
 800622c:	3332      	adds	r3, #50	; 0x32
 800622e:	4a34      	ldr	r2, [pc, #208]	; (8006300 <UART_SetConfig+0x4e4>)
 8006230:	fba2 2303 	umull	r2, r3, r2, r3
 8006234:	095b      	lsrs	r3, r3, #5
 8006236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800623a:	441c      	add	r4, r3
 800623c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006240:	2200      	movs	r2, #0
 8006242:	673b      	str	r3, [r7, #112]	; 0x70
 8006244:	677a      	str	r2, [r7, #116]	; 0x74
 8006246:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800624a:	4642      	mov	r2, r8
 800624c:	464b      	mov	r3, r9
 800624e:	1891      	adds	r1, r2, r2
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	415b      	adcs	r3, r3
 8006254:	60fb      	str	r3, [r7, #12]
 8006256:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800625a:	4641      	mov	r1, r8
 800625c:	1851      	adds	r1, r2, r1
 800625e:	6039      	str	r1, [r7, #0]
 8006260:	4649      	mov	r1, r9
 8006262:	414b      	adcs	r3, r1
 8006264:	607b      	str	r3, [r7, #4]
 8006266:	f04f 0200 	mov.w	r2, #0
 800626a:	f04f 0300 	mov.w	r3, #0
 800626e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006272:	4659      	mov	r1, fp
 8006274:	00cb      	lsls	r3, r1, #3
 8006276:	4651      	mov	r1, sl
 8006278:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800627c:	4651      	mov	r1, sl
 800627e:	00ca      	lsls	r2, r1, #3
 8006280:	4610      	mov	r0, r2
 8006282:	4619      	mov	r1, r3
 8006284:	4603      	mov	r3, r0
 8006286:	4642      	mov	r2, r8
 8006288:	189b      	adds	r3, r3, r2
 800628a:	66bb      	str	r3, [r7, #104]	; 0x68
 800628c:	464b      	mov	r3, r9
 800628e:	460a      	mov	r2, r1
 8006290:	eb42 0303 	adc.w	r3, r2, r3
 8006294:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	663b      	str	r3, [r7, #96]	; 0x60
 80062a0:	667a      	str	r2, [r7, #100]	; 0x64
 80062a2:	f04f 0200 	mov.w	r2, #0
 80062a6:	f04f 0300 	mov.w	r3, #0
 80062aa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80062ae:	4649      	mov	r1, r9
 80062b0:	008b      	lsls	r3, r1, #2
 80062b2:	4641      	mov	r1, r8
 80062b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062b8:	4641      	mov	r1, r8
 80062ba:	008a      	lsls	r2, r1, #2
 80062bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062c0:	f7fa fbec 	bl	8000a9c <__aeabi_uldivmod>
 80062c4:	4602      	mov	r2, r0
 80062c6:	460b      	mov	r3, r1
 80062c8:	4b0d      	ldr	r3, [pc, #52]	; (8006300 <UART_SetConfig+0x4e4>)
 80062ca:	fba3 1302 	umull	r1, r3, r3, r2
 80062ce:	095b      	lsrs	r3, r3, #5
 80062d0:	2164      	movs	r1, #100	; 0x64
 80062d2:	fb01 f303 	mul.w	r3, r1, r3
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	3332      	adds	r3, #50	; 0x32
 80062dc:	4a08      	ldr	r2, [pc, #32]	; (8006300 <UART_SetConfig+0x4e4>)
 80062de:	fba2 2303 	umull	r2, r3, r2, r3
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	f003 020f 	and.w	r2, r3, #15
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4422      	add	r2, r4
 80062f0:	609a      	str	r2, [r3, #8]
}
 80062f2:	bf00      	nop
 80062f4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062f8:	46bd      	mov	sp, r7
 80062fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062fe:	bf00      	nop
 8006300:	51eb851f 	.word	0x51eb851f

08006304 <__NVIC_SetPriority>:
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	4603      	mov	r3, r0
 800630c:	6039      	str	r1, [r7, #0]
 800630e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006314:	2b00      	cmp	r3, #0
 8006316:	db0a      	blt.n	800632e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	b2da      	uxtb	r2, r3
 800631c:	490c      	ldr	r1, [pc, #48]	; (8006350 <__NVIC_SetPriority+0x4c>)
 800631e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006322:	0112      	lsls	r2, r2, #4
 8006324:	b2d2      	uxtb	r2, r2
 8006326:	440b      	add	r3, r1
 8006328:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800632c:	e00a      	b.n	8006344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	b2da      	uxtb	r2, r3
 8006332:	4908      	ldr	r1, [pc, #32]	; (8006354 <__NVIC_SetPriority+0x50>)
 8006334:	79fb      	ldrb	r3, [r7, #7]
 8006336:	f003 030f 	and.w	r3, r3, #15
 800633a:	3b04      	subs	r3, #4
 800633c:	0112      	lsls	r2, r2, #4
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	440b      	add	r3, r1
 8006342:	761a      	strb	r2, [r3, #24]
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr
 8006350:	e000e100 	.word	0xe000e100
 8006354:	e000ed00 	.word	0xe000ed00

08006358 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800635c:	2100      	movs	r1, #0
 800635e:	f06f 0004 	mvn.w	r0, #4
 8006362:	f7ff ffcf 	bl	8006304 <__NVIC_SetPriority>
#endif
}
 8006366:	bf00      	nop
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006372:	f3ef 8305 	mrs	r3, IPSR
 8006376:	603b      	str	r3, [r7, #0]
  return(result);
 8006378:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800637e:	f06f 0305 	mvn.w	r3, #5
 8006382:	607b      	str	r3, [r7, #4]
 8006384:	e00c      	b.n	80063a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006386:	4b0a      	ldr	r3, [pc, #40]	; (80063b0 <osKernelInitialize+0x44>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d105      	bne.n	800639a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800638e:	4b08      	ldr	r3, [pc, #32]	; (80063b0 <osKernelInitialize+0x44>)
 8006390:	2201      	movs	r2, #1
 8006392:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006394:	2300      	movs	r3, #0
 8006396:	607b      	str	r3, [r7, #4]
 8006398:	e002      	b.n	80063a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80063a0:	687b      	ldr	r3, [r7, #4]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	200002b8 	.word	0x200002b8

080063b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063ba:	f3ef 8305 	mrs	r3, IPSR
 80063be:	603b      	str	r3, [r7, #0]
  return(result);
 80063c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80063c6:	f06f 0305 	mvn.w	r3, #5
 80063ca:	607b      	str	r3, [r7, #4]
 80063cc:	e010      	b.n	80063f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80063ce:	4b0b      	ldr	r3, [pc, #44]	; (80063fc <osKernelStart+0x48>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d109      	bne.n	80063ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80063d6:	f7ff ffbf 	bl	8006358 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80063da:	4b08      	ldr	r3, [pc, #32]	; (80063fc <osKernelStart+0x48>)
 80063dc:	2202      	movs	r2, #2
 80063de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80063e0:	f001 fd4a 	bl	8007e78 <vTaskStartScheduler>
      stat = osOK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	607b      	str	r3, [r7, #4]
 80063e8:	e002      	b.n	80063f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80063ea:	f04f 33ff 	mov.w	r3, #4294967295
 80063ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80063f0:	687b      	ldr	r3, [r7, #4]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3708      	adds	r7, #8
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	200002b8 	.word	0x200002b8

08006400 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006400:	b580      	push	{r7, lr}
 8006402:	b08e      	sub	sp, #56	; 0x38
 8006404:	af04      	add	r7, sp, #16
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800640c:	2300      	movs	r3, #0
 800640e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006410:	f3ef 8305 	mrs	r3, IPSR
 8006414:	617b      	str	r3, [r7, #20]
  return(result);
 8006416:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006418:	2b00      	cmp	r3, #0
 800641a:	d17e      	bne.n	800651a <osThreadNew+0x11a>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d07b      	beq.n	800651a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006422:	2380      	movs	r3, #128	; 0x80
 8006424:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006426:	2318      	movs	r3, #24
 8006428:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800642a:	2300      	movs	r3, #0
 800642c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800642e:	f04f 33ff 	mov.w	r3, #4294967295
 8006432:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d045      	beq.n	80064c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <osThreadNew+0x48>
        name = attr->name;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	699b      	ldr	r3, [r3, #24]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d002      	beq.n	8006456 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d008      	beq.n	800646e <osThreadNew+0x6e>
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	2b38      	cmp	r3, #56	; 0x38
 8006460:	d805      	bhi.n	800646e <osThreadNew+0x6e>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <osThreadNew+0x72>
        return (NULL);
 800646e:	2300      	movs	r3, #0
 8006470:	e054      	b.n	800651c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d003      	beq.n	8006482 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	089b      	lsrs	r3, r3, #2
 8006480:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00e      	beq.n	80064a8 <osThreadNew+0xa8>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	2b5b      	cmp	r3, #91	; 0x5b
 8006490:	d90a      	bls.n	80064a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006496:	2b00      	cmp	r3, #0
 8006498:	d006      	beq.n	80064a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <osThreadNew+0xa8>
        mem = 1;
 80064a2:	2301      	movs	r3, #1
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e010      	b.n	80064ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10c      	bne.n	80064ca <osThreadNew+0xca>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d108      	bne.n	80064ca <osThreadNew+0xca>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d104      	bne.n	80064ca <osThreadNew+0xca>
          mem = 0;
 80064c0:	2300      	movs	r3, #0
 80064c2:	61bb      	str	r3, [r7, #24]
 80064c4:	e001      	b.n	80064ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80064c6:	2300      	movs	r3, #0
 80064c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d110      	bne.n	80064f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80064d8:	9202      	str	r2, [sp, #8]
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	6a3a      	ldr	r2, [r7, #32]
 80064e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f001 fa72 	bl	80079d0 <xTaskCreateStatic>
 80064ec:	4603      	mov	r3, r0
 80064ee:	613b      	str	r3, [r7, #16]
 80064f0:	e013      	b.n	800651a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d110      	bne.n	800651a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	f107 0310 	add.w	r3, r7, #16
 8006500:	9301      	str	r3, [sp, #4]
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f001 fabd 	bl	8007a8a <xTaskCreate>
 8006510:	4603      	mov	r3, r0
 8006512:	2b01      	cmp	r3, #1
 8006514:	d001      	beq.n	800651a <osThreadNew+0x11a>
            hTask = NULL;
 8006516:	2300      	movs	r3, #0
 8006518:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800651a:	693b      	ldr	r3, [r7, #16]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3728      	adds	r7, #40	; 0x28
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800652c:	f3ef 8305 	mrs	r3, IPSR
 8006530:	60bb      	str	r3, [r7, #8]
  return(result);
 8006532:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <osDelay+0x1c>
    stat = osErrorISR;
 8006538:	f06f 0305 	mvn.w	r3, #5
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	e007      	b.n	8006550 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006540:	2300      	movs	r3, #0
 8006542:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d002      	beq.n	8006550 <osDelay+0x2c>
      vTaskDelay(ticks);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f001 fc60 	bl	8007e10 <vTaskDelay>
    }
  }

  return (stat);
 8006550:	68fb      	ldr	r3, [r7, #12]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800655a:	b580      	push	{r7, lr}
 800655c:	b086      	sub	sp, #24
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006562:	f3ef 8305 	mrs	r3, IPSR
 8006566:	60fb      	str	r3, [r7, #12]
  return(result);
 8006568:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800656e:	f06f 0305 	mvn.w	r3, #5
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	e019      	b.n	80065aa <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006576:	2300      	movs	r3, #0
 8006578:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800657a:	f001 fd8f 	bl	800809c <xTaskGetTickCount>
 800657e:	4603      	mov	r3, r0
 8006580:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	1ad3      	subs	r3, r2, r3
 8006588:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d009      	beq.n	80065a4 <osDelayUntil+0x4a>
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	db06      	blt.n	80065a4 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006596:	f107 0308 	add.w	r3, r7, #8
 800659a:	6939      	ldr	r1, [r7, #16]
 800659c:	4618      	mov	r0, r3
 800659e:	f001 fbb9 	bl	8007d14 <vTaskDelayUntil>
 80065a2:	e002      	b.n	80065aa <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80065a4:	f06f 0303 	mvn.w	r3, #3
 80065a8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80065aa:	697b      	ldr	r3, [r7, #20]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4a07      	ldr	r2, [pc, #28]	; (80065e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80065c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	4a06      	ldr	r2, [pc, #24]	; (80065e4 <vApplicationGetIdleTaskMemory+0x30>)
 80065ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2280      	movs	r2, #128	; 0x80
 80065d0:	601a      	str	r2, [r3, #0]
}
 80065d2:	bf00      	nop
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	200002bc 	.word	0x200002bc
 80065e4:	20000318 	.word	0x20000318

080065e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4a07      	ldr	r2, [pc, #28]	; (8006614 <vApplicationGetTimerTaskMemory+0x2c>)
 80065f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	4a06      	ldr	r2, [pc, #24]	; (8006618 <vApplicationGetTimerTaskMemory+0x30>)
 80065fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006606:	601a      	str	r2, [r3, #0]
}
 8006608:	bf00      	nop
 800660a:	3714      	adds	r7, #20
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	20000518 	.word	0x20000518
 8006618:	20000574 	.word	0x20000574

0800661c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b08a      	sub	sp, #40	; 0x28
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006624:	2300      	movs	r3, #0
 8006626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006628:	f001 fc8c 	bl	8007f44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800662c:	4b5b      	ldr	r3, [pc, #364]	; (800679c <pvPortMalloc+0x180>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d101      	bne.n	8006638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006634:	f000 f920 	bl	8006878 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006638:	4b59      	ldr	r3, [pc, #356]	; (80067a0 <pvPortMalloc+0x184>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4013      	ands	r3, r2
 8006640:	2b00      	cmp	r3, #0
 8006642:	f040 8093 	bne.w	800676c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01d      	beq.n	8006688 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800664c:	2208      	movs	r2, #8
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4413      	add	r3, r2
 8006652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f003 0307 	and.w	r3, r3, #7
 800665a:	2b00      	cmp	r3, #0
 800665c:	d014      	beq.n	8006688 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f023 0307 	bic.w	r3, r3, #7
 8006664:	3308      	adds	r3, #8
 8006666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006684:	bf00      	nop
 8006686:	e7fe      	b.n	8006686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d06e      	beq.n	800676c <pvPortMalloc+0x150>
 800668e:	4b45      	ldr	r3, [pc, #276]	; (80067a4 <pvPortMalloc+0x188>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	429a      	cmp	r2, r3
 8006696:	d869      	bhi.n	800676c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006698:	4b43      	ldr	r3, [pc, #268]	; (80067a8 <pvPortMalloc+0x18c>)
 800669a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800669c:	4b42      	ldr	r3, [pc, #264]	; (80067a8 <pvPortMalloc+0x18c>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066a2:	e004      	b.n	80066ae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d903      	bls.n	80066c0 <pvPortMalloc+0xa4>
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f1      	bne.n	80066a4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066c0:	4b36      	ldr	r3, [pc, #216]	; (800679c <pvPortMalloc+0x180>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d050      	beq.n	800676c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066ca:	6a3b      	ldr	r3, [r7, #32]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2208      	movs	r2, #8
 80066d0:	4413      	add	r3, r2
 80066d2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	1ad2      	subs	r2, r2, r3
 80066e4:	2308      	movs	r3, #8
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d91f      	bls.n	800672c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4413      	add	r3, r2
 80066f2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	f003 0307 	and.w	r3, r3, #7
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00a      	beq.n	8006714 <pvPortMalloc+0xf8>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	613b      	str	r3, [r7, #16]
}
 8006710:	bf00      	nop
 8006712:	e7fe      	b.n	8006712 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	1ad2      	subs	r2, r2, r3
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006726:	69b8      	ldr	r0, [r7, #24]
 8006728:	f000 f908 	bl	800693c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800672c:	4b1d      	ldr	r3, [pc, #116]	; (80067a4 <pvPortMalloc+0x188>)
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	4a1b      	ldr	r2, [pc, #108]	; (80067a4 <pvPortMalloc+0x188>)
 8006738:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800673a:	4b1a      	ldr	r3, [pc, #104]	; (80067a4 <pvPortMalloc+0x188>)
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	4b1b      	ldr	r3, [pc, #108]	; (80067ac <pvPortMalloc+0x190>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d203      	bcs.n	800674e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006746:	4b17      	ldr	r3, [pc, #92]	; (80067a4 <pvPortMalloc+0x188>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a18      	ldr	r2, [pc, #96]	; (80067ac <pvPortMalloc+0x190>)
 800674c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	685a      	ldr	r2, [r3, #4]
 8006752:	4b13      	ldr	r3, [pc, #76]	; (80067a0 <pvPortMalloc+0x184>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	431a      	orrs	r2, r3
 8006758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800675c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675e:	2200      	movs	r2, #0
 8006760:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006762:	4b13      	ldr	r3, [pc, #76]	; (80067b0 <pvPortMalloc+0x194>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3301      	adds	r3, #1
 8006768:	4a11      	ldr	r2, [pc, #68]	; (80067b0 <pvPortMalloc+0x194>)
 800676a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800676c:	f001 fbf8 	bl	8007f60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	f003 0307 	and.w	r3, r3, #7
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00a      	beq.n	8006790 <pvPortMalloc+0x174>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	60fb      	str	r3, [r7, #12]
}
 800678c:	bf00      	nop
 800678e:	e7fe      	b.n	800678e <pvPortMalloc+0x172>
	return pvReturn;
 8006790:	69fb      	ldr	r3, [r7, #28]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3728      	adds	r7, #40	; 0x28
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	2000457c 	.word	0x2000457c
 80067a0:	20004590 	.word	0x20004590
 80067a4:	20004580 	.word	0x20004580
 80067a8:	20004574 	.word	0x20004574
 80067ac:	20004584 	.word	0x20004584
 80067b0:	20004588 	.word	0x20004588

080067b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d04d      	beq.n	8006862 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067c6:	2308      	movs	r3, #8
 80067c8:	425b      	negs	r3, r3
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4413      	add	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	4b24      	ldr	r3, [pc, #144]	; (800686c <vPortFree+0xb8>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4013      	ands	r3, r2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10a      	bne.n	80067f8 <vPortFree+0x44>
	__asm volatile
 80067e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	60fb      	str	r3, [r7, #12]
}
 80067f4:	bf00      	nop
 80067f6:	e7fe      	b.n	80067f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00a      	beq.n	8006816 <vPortFree+0x62>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	60bb      	str	r3, [r7, #8]
}
 8006812:	bf00      	nop
 8006814:	e7fe      	b.n	8006814 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	4b14      	ldr	r3, [pc, #80]	; (800686c <vPortFree+0xb8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4013      	ands	r3, r2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01e      	beq.n	8006862 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d11a      	bne.n	8006862 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	4b0e      	ldr	r3, [pc, #56]	; (800686c <vPortFree+0xb8>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	43db      	mvns	r3, r3
 8006836:	401a      	ands	r2, r3
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800683c:	f001 fb82 	bl	8007f44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	4b0a      	ldr	r3, [pc, #40]	; (8006870 <vPortFree+0xbc>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4413      	add	r3, r2
 800684a:	4a09      	ldr	r2, [pc, #36]	; (8006870 <vPortFree+0xbc>)
 800684c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800684e:	6938      	ldr	r0, [r7, #16]
 8006850:	f000 f874 	bl	800693c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006854:	4b07      	ldr	r3, [pc, #28]	; (8006874 <vPortFree+0xc0>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	3301      	adds	r3, #1
 800685a:	4a06      	ldr	r2, [pc, #24]	; (8006874 <vPortFree+0xc0>)
 800685c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800685e:	f001 fb7f 	bl	8007f60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006862:	bf00      	nop
 8006864:	3718      	adds	r7, #24
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	20004590 	.word	0x20004590
 8006870:	20004580 	.word	0x20004580
 8006874:	2000458c 	.word	0x2000458c

08006878 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800687e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006882:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006884:	4b27      	ldr	r3, [pc, #156]	; (8006924 <prvHeapInit+0xac>)
 8006886:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00c      	beq.n	80068ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	3307      	adds	r3, #7
 8006896:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 0307 	bic.w	r3, r3, #7
 800689e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	4a1f      	ldr	r2, [pc, #124]	; (8006924 <prvHeapInit+0xac>)
 80068a8:	4413      	add	r3, r2
 80068aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068b0:	4a1d      	ldr	r2, [pc, #116]	; (8006928 <prvHeapInit+0xb0>)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068b6:	4b1c      	ldr	r3, [pc, #112]	; (8006928 <prvHeapInit+0xb0>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	4413      	add	r3, r2
 80068c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068c4:	2208      	movs	r2, #8
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	1a9b      	subs	r3, r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0307 	bic.w	r3, r3, #7
 80068d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	4a15      	ldr	r2, [pc, #84]	; (800692c <prvHeapInit+0xb4>)
 80068d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80068da:	4b14      	ldr	r3, [pc, #80]	; (800692c <prvHeapInit+0xb4>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2200      	movs	r2, #0
 80068e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <prvHeapInit+0xb4>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2200      	movs	r2, #0
 80068e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	1ad2      	subs	r2, r2, r3
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <prvHeapInit+0xb4>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	4a0a      	ldr	r2, [pc, #40]	; (8006930 <prvHeapInit+0xb8>)
 8006906:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	4a09      	ldr	r2, [pc, #36]	; (8006934 <prvHeapInit+0xbc>)
 800690e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006910:	4b09      	ldr	r3, [pc, #36]	; (8006938 <prvHeapInit+0xc0>)
 8006912:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006916:	601a      	str	r2, [r3, #0]
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	20000974 	.word	0x20000974
 8006928:	20004574 	.word	0x20004574
 800692c:	2000457c 	.word	0x2000457c
 8006930:	20004584 	.word	0x20004584
 8006934:	20004580 	.word	0x20004580
 8006938:	20004590 	.word	0x20004590

0800693c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006944:	4b28      	ldr	r3, [pc, #160]	; (80069e8 <prvInsertBlockIntoFreeList+0xac>)
 8006946:	60fb      	str	r3, [r7, #12]
 8006948:	e002      	b.n	8006950 <prvInsertBlockIntoFreeList+0x14>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	429a      	cmp	r2, r3
 8006958:	d8f7      	bhi.n	800694a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	4413      	add	r3, r2
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	429a      	cmp	r2, r3
 800696a:	d108      	bne.n	800697e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	441a      	add	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	441a      	add	r2, r3
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	d118      	bne.n	80069c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	4b15      	ldr	r3, [pc, #84]	; (80069ec <prvInsertBlockIntoFreeList+0xb0>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d00d      	beq.n	80069ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	441a      	add	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	e008      	b.n	80069cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80069ba:	4b0c      	ldr	r3, [pc, #48]	; (80069ec <prvInsertBlockIntoFreeList+0xb0>)
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	e003      	b.n	80069cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d002      	beq.n	80069da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069da:	bf00      	nop
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	20004574 	.word	0x20004574
 80069ec:	2000457c 	.word	0x2000457c

080069f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f103 0208 	add.w	r2, r3, #8
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f04f 32ff 	mov.w	r2, #4294967295
 8006a08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f103 0208 	add.w	r2, r3, #8
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f103 0208 	add.w	r2, r3, #8
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b085      	sub	sp, #20
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	683a      	ldr	r2, [r7, #0]
 8006a6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	683a      	ldr	r2, [r7, #0]
 8006a74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	601a      	str	r2, [r3, #0]
}
 8006a86:	bf00      	nop
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a92:	b480      	push	{r7}
 8006a94:	b085      	sub	sp, #20
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
 8006a9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d103      	bne.n	8006ab2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	60fb      	str	r3, [r7, #12]
 8006ab0:	e00c      	b.n	8006acc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e002      	b.n	8006ac0 <vListInsert+0x2e>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d2f6      	bcs.n	8006aba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	1c5a      	adds	r2, r3, #1
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	601a      	str	r2, [r3, #0]
}
 8006af8:	bf00      	nop
 8006afa:	3714      	adds	r7, #20
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6892      	ldr	r2, [r2, #8]
 8006b1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6852      	ldr	r2, [r2, #4]
 8006b24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d103      	bne.n	8006b38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	689a      	ldr	r2, [r3, #8]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	1e5a      	subs	r2, r3, #1
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	3b04      	subs	r3, #4
 8006b68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006b70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	3b04      	subs	r3, #4
 8006b76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f023 0201 	bic.w	r2, r3, #1
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	3b04      	subs	r3, #4
 8006b86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006b88:	4a0c      	ldr	r2, [pc, #48]	; (8006bbc <pxPortInitialiseStack+0x64>)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	3b14      	subs	r3, #20
 8006b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	3b04      	subs	r3, #4
 8006b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f06f 0202 	mvn.w	r2, #2
 8006ba6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3b20      	subs	r3, #32
 8006bac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006bae:	68fb      	ldr	r3, [r7, #12]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	08006bc1 	.word	0x08006bc1

08006bc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b085      	sub	sp, #20
 8006bc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006bca:	4b12      	ldr	r3, [pc, #72]	; (8006c14 <prvTaskExitError+0x54>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd2:	d00a      	beq.n	8006bea <prvTaskExitError+0x2a>
	__asm volatile
 8006bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd8:	f383 8811 	msr	BASEPRI, r3
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	60fb      	str	r3, [r7, #12]
}
 8006be6:	bf00      	nop
 8006be8:	e7fe      	b.n	8006be8 <prvTaskExitError+0x28>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	60bb      	str	r3, [r7, #8]
}
 8006bfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006bfe:	bf00      	nop
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d0fc      	beq.n	8006c00 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c06:	bf00      	nop
 8006c08:	bf00      	nop
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	20000014 	.word	0x20000014
	...

08006c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c20:	4b07      	ldr	r3, [pc, #28]	; (8006c40 <pxCurrentTCBConst2>)
 8006c22:	6819      	ldr	r1, [r3, #0]
 8006c24:	6808      	ldr	r0, [r1, #0]
 8006c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2a:	f380 8809 	msr	PSP, r0
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f04f 0000 	mov.w	r0, #0
 8006c36:	f380 8811 	msr	BASEPRI, r0
 8006c3a:	4770      	bx	lr
 8006c3c:	f3af 8000 	nop.w

08006c40 <pxCurrentTCBConst2>:
 8006c40:	200045dc 	.word	0x200045dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006c44:	bf00      	nop
 8006c46:	bf00      	nop

08006c48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c48:	4808      	ldr	r0, [pc, #32]	; (8006c6c <prvPortStartFirstTask+0x24>)
 8006c4a:	6800      	ldr	r0, [r0, #0]
 8006c4c:	6800      	ldr	r0, [r0, #0]
 8006c4e:	f380 8808 	msr	MSP, r0
 8006c52:	f04f 0000 	mov.w	r0, #0
 8006c56:	f380 8814 	msr	CONTROL, r0
 8006c5a:	b662      	cpsie	i
 8006c5c:	b661      	cpsie	f
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	f3bf 8f6f 	isb	sy
 8006c66:	df00      	svc	0
 8006c68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006c6a:	bf00      	nop
 8006c6c:	e000ed08 	.word	0xe000ed08

08006c70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006c76:	4b46      	ldr	r3, [pc, #280]	; (8006d90 <xPortStartScheduler+0x120>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a46      	ldr	r2, [pc, #280]	; (8006d94 <xPortStartScheduler+0x124>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d10a      	bne.n	8006c96 <xPortStartScheduler+0x26>
	__asm volatile
 8006c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c84:	f383 8811 	msr	BASEPRI, r3
 8006c88:	f3bf 8f6f 	isb	sy
 8006c8c:	f3bf 8f4f 	dsb	sy
 8006c90:	613b      	str	r3, [r7, #16]
}
 8006c92:	bf00      	nop
 8006c94:	e7fe      	b.n	8006c94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006c96:	4b3e      	ldr	r3, [pc, #248]	; (8006d90 <xPortStartScheduler+0x120>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a3f      	ldr	r2, [pc, #252]	; (8006d98 <xPortStartScheduler+0x128>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d10a      	bne.n	8006cb6 <xPortStartScheduler+0x46>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	60fb      	str	r3, [r7, #12]
}
 8006cb2:	bf00      	nop
 8006cb4:	e7fe      	b.n	8006cb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006cb6:	4b39      	ldr	r3, [pc, #228]	; (8006d9c <xPortStartScheduler+0x12c>)
 8006cb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	22ff      	movs	r2, #255	; 0xff
 8006cc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006cd0:	78fb      	ldrb	r3, [r7, #3]
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006cd8:	b2da      	uxtb	r2, r3
 8006cda:	4b31      	ldr	r3, [pc, #196]	; (8006da0 <xPortStartScheduler+0x130>)
 8006cdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006cde:	4b31      	ldr	r3, [pc, #196]	; (8006da4 <xPortStartScheduler+0x134>)
 8006ce0:	2207      	movs	r2, #7
 8006ce2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ce4:	e009      	b.n	8006cfa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006ce6:	4b2f      	ldr	r3, [pc, #188]	; (8006da4 <xPortStartScheduler+0x134>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	4a2d      	ldr	r2, [pc, #180]	; (8006da4 <xPortStartScheduler+0x134>)
 8006cee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006cf0:	78fb      	ldrb	r3, [r7, #3]
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	005b      	lsls	r3, r3, #1
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d02:	2b80      	cmp	r3, #128	; 0x80
 8006d04:	d0ef      	beq.n	8006ce6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d06:	4b27      	ldr	r3, [pc, #156]	; (8006da4 <xPortStartScheduler+0x134>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f1c3 0307 	rsb	r3, r3, #7
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d00a      	beq.n	8006d28 <xPortStartScheduler+0xb8>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	60bb      	str	r3, [r7, #8]
}
 8006d24:	bf00      	nop
 8006d26:	e7fe      	b.n	8006d26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d28:	4b1e      	ldr	r3, [pc, #120]	; (8006da4 <xPortStartScheduler+0x134>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	021b      	lsls	r3, r3, #8
 8006d2e:	4a1d      	ldr	r2, [pc, #116]	; (8006da4 <xPortStartScheduler+0x134>)
 8006d30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006d32:	4b1c      	ldr	r3, [pc, #112]	; (8006da4 <xPortStartScheduler+0x134>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006d3a:	4a1a      	ldr	r2, [pc, #104]	; (8006da4 <xPortStartScheduler+0x134>)
 8006d3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006d46:	4b18      	ldr	r3, [pc, #96]	; (8006da8 <xPortStartScheduler+0x138>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a17      	ldr	r2, [pc, #92]	; (8006da8 <xPortStartScheduler+0x138>)
 8006d4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006d50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006d52:	4b15      	ldr	r3, [pc, #84]	; (8006da8 <xPortStartScheduler+0x138>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a14      	ldr	r2, [pc, #80]	; (8006da8 <xPortStartScheduler+0x138>)
 8006d58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006d5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006d5e:	f000 f8dd 	bl	8006f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006d62:	4b12      	ldr	r3, [pc, #72]	; (8006dac <xPortStartScheduler+0x13c>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006d68:	f000 f8fc 	bl	8006f64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006d6c:	4b10      	ldr	r3, [pc, #64]	; (8006db0 <xPortStartScheduler+0x140>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a0f      	ldr	r2, [pc, #60]	; (8006db0 <xPortStartScheduler+0x140>)
 8006d72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006d76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006d78:	f7ff ff66 	bl	8006c48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006d7c:	f001 fa58 	bl	8008230 <vTaskSwitchContext>
	prvTaskExitError();
 8006d80:	f7ff ff1e 	bl	8006bc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	e000ed00 	.word	0xe000ed00
 8006d94:	410fc271 	.word	0x410fc271
 8006d98:	410fc270 	.word	0x410fc270
 8006d9c:	e000e400 	.word	0xe000e400
 8006da0:	20004594 	.word	0x20004594
 8006da4:	20004598 	.word	0x20004598
 8006da8:	e000ed20 	.word	0xe000ed20
 8006dac:	20000014 	.word	0x20000014
 8006db0:	e000ef34 	.word	0xe000ef34

08006db4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	607b      	str	r3, [r7, #4]
}
 8006dcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006dce:	4b0f      	ldr	r3, [pc, #60]	; (8006e0c <vPortEnterCritical+0x58>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	4a0d      	ldr	r2, [pc, #52]	; (8006e0c <vPortEnterCritical+0x58>)
 8006dd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006dd8:	4b0c      	ldr	r3, [pc, #48]	; (8006e0c <vPortEnterCritical+0x58>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d10f      	bne.n	8006e00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <vPortEnterCritical+0x5c>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <vPortEnterCritical+0x4c>
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	f383 8811 	msr	BASEPRI, r3
 8006df2:	f3bf 8f6f 	isb	sy
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	603b      	str	r3, [r7, #0]
}
 8006dfc:	bf00      	nop
 8006dfe:	e7fe      	b.n	8006dfe <vPortEnterCritical+0x4a>
	}
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	20000014 	.word	0x20000014
 8006e10:	e000ed04 	.word	0xe000ed04

08006e14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e1a:	4b12      	ldr	r3, [pc, #72]	; (8006e64 <vPortExitCritical+0x50>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10a      	bne.n	8006e38 <vPortExitCritical+0x24>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	607b      	str	r3, [r7, #4]
}
 8006e34:	bf00      	nop
 8006e36:	e7fe      	b.n	8006e36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006e38:	4b0a      	ldr	r3, [pc, #40]	; (8006e64 <vPortExitCritical+0x50>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	4a09      	ldr	r2, [pc, #36]	; (8006e64 <vPortExitCritical+0x50>)
 8006e40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006e42:	4b08      	ldr	r3, [pc, #32]	; (8006e64 <vPortExitCritical+0x50>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d105      	bne.n	8006e56 <vPortExitCritical+0x42>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006e56:	bf00      	nop
 8006e58:	370c      	adds	r7, #12
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	20000014 	.word	0x20000014
	...

08006e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006e70:	f3ef 8009 	mrs	r0, PSP
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	4b15      	ldr	r3, [pc, #84]	; (8006ed0 <pxCurrentTCBConst>)
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	f01e 0f10 	tst.w	lr, #16
 8006e80:	bf08      	it	eq
 8006e82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006e86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8a:	6010      	str	r0, [r2, #0]
 8006e8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006e94:	f380 8811 	msr	BASEPRI, r0
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f001 f9c6 	bl	8008230 <vTaskSwitchContext>
 8006ea4:	f04f 0000 	mov.w	r0, #0
 8006ea8:	f380 8811 	msr	BASEPRI, r0
 8006eac:	bc09      	pop	{r0, r3}
 8006eae:	6819      	ldr	r1, [r3, #0]
 8006eb0:	6808      	ldr	r0, [r1, #0]
 8006eb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb6:	f01e 0f10 	tst.w	lr, #16
 8006eba:	bf08      	it	eq
 8006ebc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ec0:	f380 8809 	msr	PSP, r0
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	f3af 8000 	nop.w

08006ed0 <pxCurrentTCBConst>:
 8006ed0:	200045dc 	.word	0x200045dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop

08006ed8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	607b      	str	r3, [r7, #4]
}
 8006ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ef2:	f001 f8e3 	bl	80080bc <xTaskIncrementTick>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006efc:	4b06      	ldr	r3, [pc, #24]	; (8006f18 <xPortSysTickHandler+0x40>)
 8006efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	2300      	movs	r3, #0
 8006f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	f383 8811 	msr	BASEPRI, r3
}
 8006f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f10:	bf00      	nop
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	e000ed04 	.word	0xe000ed04

08006f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f20:	4b0b      	ldr	r3, [pc, #44]	; (8006f50 <vPortSetupTimerInterrupt+0x34>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f26:	4b0b      	ldr	r3, [pc, #44]	; (8006f54 <vPortSetupTimerInterrupt+0x38>)
 8006f28:	2200      	movs	r2, #0
 8006f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	; (8006f58 <vPortSetupTimerInterrupt+0x3c>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a0a      	ldr	r2, [pc, #40]	; (8006f5c <vPortSetupTimerInterrupt+0x40>)
 8006f32:	fba2 2303 	umull	r2, r3, r2, r3
 8006f36:	099b      	lsrs	r3, r3, #6
 8006f38:	4a09      	ldr	r2, [pc, #36]	; (8006f60 <vPortSetupTimerInterrupt+0x44>)
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f3e:	4b04      	ldr	r3, [pc, #16]	; (8006f50 <vPortSetupTimerInterrupt+0x34>)
 8006f40:	2207      	movs	r2, #7
 8006f42:	601a      	str	r2, [r3, #0]
}
 8006f44:	bf00      	nop
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	e000e010 	.word	0xe000e010
 8006f54:	e000e018 	.word	0xe000e018
 8006f58:	20000008 	.word	0x20000008
 8006f5c:	10624dd3 	.word	0x10624dd3
 8006f60:	e000e014 	.word	0xe000e014

08006f64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006f64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006f74 <vPortEnableVFP+0x10>
 8006f68:	6801      	ldr	r1, [r0, #0]
 8006f6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006f6e:	6001      	str	r1, [r0, #0]
 8006f70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006f72:	bf00      	nop
 8006f74:	e000ed88 	.word	0xe000ed88

08006f78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f7e:	f3ef 8305 	mrs	r3, IPSR
 8006f82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b0f      	cmp	r3, #15
 8006f88:	d914      	bls.n	8006fb4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f8a:	4a17      	ldr	r2, [pc, #92]	; (8006fe8 <vPortValidateInterruptPriority+0x70>)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	4413      	add	r3, r2
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f94:	4b15      	ldr	r3, [pc, #84]	; (8006fec <vPortValidateInterruptPriority+0x74>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	7afa      	ldrb	r2, [r7, #11]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d20a      	bcs.n	8006fb4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	607b      	str	r3, [r7, #4]
}
 8006fb0:	bf00      	nop
 8006fb2:	e7fe      	b.n	8006fb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006fb4:	4b0e      	ldr	r3, [pc, #56]	; (8006ff0 <vPortValidateInterruptPriority+0x78>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006fbc:	4b0d      	ldr	r3, [pc, #52]	; (8006ff4 <vPortValidateInterruptPriority+0x7c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d90a      	bls.n	8006fda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc8:	f383 8811 	msr	BASEPRI, r3
 8006fcc:	f3bf 8f6f 	isb	sy
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	603b      	str	r3, [r7, #0]
}
 8006fd6:	bf00      	nop
 8006fd8:	e7fe      	b.n	8006fd8 <vPortValidateInterruptPriority+0x60>
	}
 8006fda:	bf00      	nop
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	e000e3f0 	.word	0xe000e3f0
 8006fec:	20004594 	.word	0x20004594
 8006ff0:	e000ed0c 	.word	0xe000ed0c
 8006ff4:	20004598 	.word	0x20004598

08006ff8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10a      	bne.n	8007022 <xQueueGenericReset+0x2a>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	60bb      	str	r3, [r7, #8]
}
 800701e:	bf00      	nop
 8007020:	e7fe      	b.n	8007020 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007022:	f7ff fec7 	bl	8006db4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800702e:	68f9      	ldr	r1, [r7, #12]
 8007030:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007032:	fb01 f303 	mul.w	r3, r1, r3
 8007036:	441a      	add	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007052:	3b01      	subs	r3, #1
 8007054:	68f9      	ldr	r1, [r7, #12]
 8007056:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	441a      	add	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	22ff      	movs	r2, #255	; 0xff
 8007066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	22ff      	movs	r2, #255	; 0xff
 800706e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d114      	bne.n	80070a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01a      	beq.n	80070b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	3310      	adds	r3, #16
 8007084:	4618      	mov	r0, r3
 8007086:	f001 f981 	bl	800838c <xTaskRemoveFromEventList>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d012      	beq.n	80070b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007090:	4b0c      	ldr	r3, [pc, #48]	; (80070c4 <xQueueGenericReset+0xcc>)
 8007092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007096:	601a      	str	r2, [r3, #0]
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	f3bf 8f6f 	isb	sy
 80070a0:	e009      	b.n	80070b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3310      	adds	r3, #16
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff fca2 	bl	80069f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3324      	adds	r3, #36	; 0x24
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7ff fc9d 	bl	80069f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070b6:	f7ff fead 	bl	8006e14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070ba:	2301      	movs	r3, #1
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	e000ed04 	.word	0xe000ed04

080070c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08e      	sub	sp, #56	; 0x38
 80070cc:	af02      	add	r7, sp, #8
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
 80070d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10a      	bne.n	80070f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070ee:	bf00      	nop
 80070f0:	e7fe      	b.n	80070f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10a      	bne.n	800710e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80070f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fc:	f383 8811 	msr	BASEPRI, r3
 8007100:	f3bf 8f6f 	isb	sy
 8007104:	f3bf 8f4f 	dsb	sy
 8007108:	627b      	str	r3, [r7, #36]	; 0x24
}
 800710a:	bf00      	nop
 800710c:	e7fe      	b.n	800710c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d002      	beq.n	800711a <xQueueGenericCreateStatic+0x52>
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d001      	beq.n	800711e <xQueueGenericCreateStatic+0x56>
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <xQueueGenericCreateStatic+0x58>
 800711e:	2300      	movs	r3, #0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10a      	bne.n	800713a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	623b      	str	r3, [r7, #32]
}
 8007136:	bf00      	nop
 8007138:	e7fe      	b.n	8007138 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d102      	bne.n	8007146 <xQueueGenericCreateStatic+0x7e>
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d101      	bne.n	800714a <xQueueGenericCreateStatic+0x82>
 8007146:	2301      	movs	r3, #1
 8007148:	e000      	b.n	800714c <xQueueGenericCreateStatic+0x84>
 800714a:	2300      	movs	r3, #0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10a      	bne.n	8007166 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007154:	f383 8811 	msr	BASEPRI, r3
 8007158:	f3bf 8f6f 	isb	sy
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	61fb      	str	r3, [r7, #28]
}
 8007162:	bf00      	nop
 8007164:	e7fe      	b.n	8007164 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007166:	2350      	movs	r3, #80	; 0x50
 8007168:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	2b50      	cmp	r3, #80	; 0x50
 800716e:	d00a      	beq.n	8007186 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	61bb      	str	r3, [r7, #24]
}
 8007182:	bf00      	nop
 8007184:	e7fe      	b.n	8007184 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007186:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800718c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00d      	beq.n	80071ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007194:	2201      	movs	r2, #1
 8007196:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800719a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800719e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	4613      	mov	r3, r2
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	68b9      	ldr	r1, [r7, #8]
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 f805 	bl	80071b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3730      	adds	r7, #48	; 0x30
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
 80071c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d103      	bne.n	80071d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	e002      	b.n	80071da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80071e6:	2101      	movs	r1, #1
 80071e8:	69b8      	ldr	r0, [r7, #24]
 80071ea:	f7ff ff05 	bl	8006ff8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	78fa      	ldrb	r2, [r7, #3]
 80071f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80071f6:	bf00      	nop
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b08e      	sub	sp, #56	; 0x38
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
 800720c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800720e:	2300      	movs	r3, #0
 8007210:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10a      	bne.n	8007232 <xQueueGenericSend+0x32>
	__asm volatile
 800721c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007220:	f383 8811 	msr	BASEPRI, r3
 8007224:	f3bf 8f6f 	isb	sy
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800722e:	bf00      	nop
 8007230:	e7fe      	b.n	8007230 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d103      	bne.n	8007240 <xQueueGenericSend+0x40>
 8007238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <xQueueGenericSend+0x44>
 8007240:	2301      	movs	r3, #1
 8007242:	e000      	b.n	8007246 <xQueueGenericSend+0x46>
 8007244:	2300      	movs	r3, #0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10a      	bne.n	8007260 <xQueueGenericSend+0x60>
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800725c:	bf00      	nop
 800725e:	e7fe      	b.n	800725e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	2b02      	cmp	r3, #2
 8007264:	d103      	bne.n	800726e <xQueueGenericSend+0x6e>
 8007266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800726a:	2b01      	cmp	r3, #1
 800726c:	d101      	bne.n	8007272 <xQueueGenericSend+0x72>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <xQueueGenericSend+0x74>
 8007272:	2300      	movs	r3, #0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <xQueueGenericSend+0x8e>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	623b      	str	r3, [r7, #32]
}
 800728a:	bf00      	nop
 800728c:	e7fe      	b.n	800728c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800728e:	f001 fa3b 	bl	8008708 <xTaskGetSchedulerState>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d102      	bne.n	800729e <xQueueGenericSend+0x9e>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <xQueueGenericSend+0xa2>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <xQueueGenericSend+0xa4>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10a      	bne.n	80072be <xQueueGenericSend+0xbe>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	61fb      	str	r3, [r7, #28]
}
 80072ba:	bf00      	nop
 80072bc:	e7fe      	b.n	80072bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072be:	f7ff fd79 	bl	8006db4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d302      	bcc.n	80072d4 <xQueueGenericSend+0xd4>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d129      	bne.n	8007328 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072d4:	683a      	ldr	r2, [r7, #0]
 80072d6:	68b9      	ldr	r1, [r7, #8]
 80072d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072da:	f000 fa0b 	bl	80076f4 <prvCopyDataToQueue>
 80072de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d010      	beq.n	800730a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ea:	3324      	adds	r3, #36	; 0x24
 80072ec:	4618      	mov	r0, r3
 80072ee:	f001 f84d 	bl	800838c <xTaskRemoveFromEventList>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d013      	beq.n	8007320 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80072f8:	4b3f      	ldr	r3, [pc, #252]	; (80073f8 <xQueueGenericSend+0x1f8>)
 80072fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072fe:	601a      	str	r2, [r3, #0]
 8007300:	f3bf 8f4f 	dsb	sy
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	e00a      	b.n	8007320 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800730a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730c:	2b00      	cmp	r3, #0
 800730e:	d007      	beq.n	8007320 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007310:	4b39      	ldr	r3, [pc, #228]	; (80073f8 <xQueueGenericSend+0x1f8>)
 8007312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007320:	f7ff fd78 	bl	8006e14 <vPortExitCritical>
				return pdPASS;
 8007324:	2301      	movs	r3, #1
 8007326:	e063      	b.n	80073f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d103      	bne.n	8007336 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800732e:	f7ff fd71 	bl	8006e14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007332:	2300      	movs	r3, #0
 8007334:	e05c      	b.n	80073f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007338:	2b00      	cmp	r3, #0
 800733a:	d106      	bne.n	800734a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800733c:	f107 0314 	add.w	r3, r7, #20
 8007340:	4618      	mov	r0, r3
 8007342:	f001 f887 	bl	8008454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007346:	2301      	movs	r3, #1
 8007348:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800734a:	f7ff fd63 	bl	8006e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800734e:	f000 fdf9 	bl	8007f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007352:	f7ff fd2f 	bl	8006db4 <vPortEnterCritical>
 8007356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007358:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800735c:	b25b      	sxtb	r3, r3
 800735e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007362:	d103      	bne.n	800736c <xQueueGenericSend+0x16c>
 8007364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800736c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007372:	b25b      	sxtb	r3, r3
 8007374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007378:	d103      	bne.n	8007382 <xQueueGenericSend+0x182>
 800737a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007382:	f7ff fd47 	bl	8006e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007386:	1d3a      	adds	r2, r7, #4
 8007388:	f107 0314 	add.w	r3, r7, #20
 800738c:	4611      	mov	r1, r2
 800738e:	4618      	mov	r0, r3
 8007390:	f001 f876 	bl	8008480 <xTaskCheckForTimeOut>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d124      	bne.n	80073e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800739a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800739c:	f000 faa2 	bl	80078e4 <prvIsQueueFull>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d018      	beq.n	80073d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80073a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a8:	3310      	adds	r3, #16
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	4611      	mov	r1, r2
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 ff9c 	bl	80082ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80073b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073b6:	f000 fa2d 	bl	8007814 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80073ba:	f000 fdd1 	bl	8007f60 <xTaskResumeAll>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f47f af7c 	bne.w	80072be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80073c6:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <xQueueGenericSend+0x1f8>)
 80073c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073cc:	601a      	str	r2, [r3, #0]
 80073ce:	f3bf 8f4f 	dsb	sy
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	e772      	b.n	80072be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80073d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073da:	f000 fa1b 	bl	8007814 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073de:	f000 fdbf 	bl	8007f60 <xTaskResumeAll>
 80073e2:	e76c      	b.n	80072be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80073e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073e6:	f000 fa15 	bl	8007814 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073ea:	f000 fdb9 	bl	8007f60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80073ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3738      	adds	r7, #56	; 0x38
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b090      	sub	sp, #64	; 0x40
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]
 8007408:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800740e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10a      	bne.n	800742a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007418:	f383 8811 	msr	BASEPRI, r3
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	f3bf 8f4f 	dsb	sy
 8007424:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007426:	bf00      	nop
 8007428:	e7fe      	b.n	8007428 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d103      	bne.n	8007438 <xQueueGenericSendFromISR+0x3c>
 8007430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <xQueueGenericSendFromISR+0x40>
 8007438:	2301      	movs	r3, #1
 800743a:	e000      	b.n	800743e <xQueueGenericSendFromISR+0x42>
 800743c:	2300      	movs	r3, #0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10a      	bne.n	8007458 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007446:	f383 8811 	msr	BASEPRI, r3
 800744a:	f3bf 8f6f 	isb	sy
 800744e:	f3bf 8f4f 	dsb	sy
 8007452:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007454:	bf00      	nop
 8007456:	e7fe      	b.n	8007456 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	2b02      	cmp	r3, #2
 800745c:	d103      	bne.n	8007466 <xQueueGenericSendFromISR+0x6a>
 800745e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007462:	2b01      	cmp	r3, #1
 8007464:	d101      	bne.n	800746a <xQueueGenericSendFromISR+0x6e>
 8007466:	2301      	movs	r3, #1
 8007468:	e000      	b.n	800746c <xQueueGenericSendFromISR+0x70>
 800746a:	2300      	movs	r3, #0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d10a      	bne.n	8007486 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007474:	f383 8811 	msr	BASEPRI, r3
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	623b      	str	r3, [r7, #32]
}
 8007482:	bf00      	nop
 8007484:	e7fe      	b.n	8007484 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007486:	f7ff fd77 	bl	8006f78 <vPortValidateInterruptPriority>
	__asm volatile
 800748a:	f3ef 8211 	mrs	r2, BASEPRI
 800748e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	61fa      	str	r2, [r7, #28]
 80074a0:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80074a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80074a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d302      	bcc.n	80074b8 <xQueueGenericSendFromISR+0xbc>
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d12f      	bne.n	8007518 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80074b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074c8:	683a      	ldr	r2, [r7, #0]
 80074ca:	68b9      	ldr	r1, [r7, #8]
 80074cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80074ce:	f000 f911 	bl	80076f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80074d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80074d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074da:	d112      	bne.n	8007502 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d016      	beq.n	8007512 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074e6:	3324      	adds	r3, #36	; 0x24
 80074e8:	4618      	mov	r0, r3
 80074ea:	f000 ff4f 	bl	800838c <xTaskRemoveFromEventList>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00e      	beq.n	8007512 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00b      	beq.n	8007512 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	601a      	str	r2, [r3, #0]
 8007500:	e007      	b.n	8007512 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007502:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007506:	3301      	adds	r3, #1
 8007508:	b2db      	uxtb	r3, r3
 800750a:	b25a      	sxtb	r2, r3
 800750c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007512:	2301      	movs	r3, #1
 8007514:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007516:	e001      	b.n	800751c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007518:	2300      	movs	r3, #0
 800751a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800751c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800751e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f383 8811 	msr	BASEPRI, r3
}
 8007526:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800752a:	4618      	mov	r0, r3
 800752c:	3740      	adds	r7, #64	; 0x40
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b08c      	sub	sp, #48	; 0x30
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007540:	2300      	movs	r3, #0
 8007542:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10a      	bne.n	8007564 <xQueueReceive+0x30>
	__asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	623b      	str	r3, [r7, #32]
}
 8007560:	bf00      	nop
 8007562:	e7fe      	b.n	8007562 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d103      	bne.n	8007572 <xQueueReceive+0x3e>
 800756a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <xQueueReceive+0x42>
 8007572:	2301      	movs	r3, #1
 8007574:	e000      	b.n	8007578 <xQueueReceive+0x44>
 8007576:	2300      	movs	r3, #0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d10a      	bne.n	8007592 <xQueueReceive+0x5e>
	__asm volatile
 800757c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007580:	f383 8811 	msr	BASEPRI, r3
 8007584:	f3bf 8f6f 	isb	sy
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	61fb      	str	r3, [r7, #28]
}
 800758e:	bf00      	nop
 8007590:	e7fe      	b.n	8007590 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007592:	f001 f8b9 	bl	8008708 <xTaskGetSchedulerState>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d102      	bne.n	80075a2 <xQueueReceive+0x6e>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <xQueueReceive+0x72>
 80075a2:	2301      	movs	r3, #1
 80075a4:	e000      	b.n	80075a8 <xQueueReceive+0x74>
 80075a6:	2300      	movs	r3, #0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d10a      	bne.n	80075c2 <xQueueReceive+0x8e>
	__asm volatile
 80075ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b0:	f383 8811 	msr	BASEPRI, r3
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	f3bf 8f4f 	dsb	sy
 80075bc:	61bb      	str	r3, [r7, #24]
}
 80075be:	bf00      	nop
 80075c0:	e7fe      	b.n	80075c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80075c2:	f7ff fbf7 	bl	8006db4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d01f      	beq.n	8007612 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075d6:	f000 f8f7 	bl	80077c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80075da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075dc:	1e5a      	subs	r2, r3, #1
 80075de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00f      	beq.n	800760a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	3310      	adds	r3, #16
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 fecc 	bl	800838c <xTaskRemoveFromEventList>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d007      	beq.n	800760a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075fa:	4b3d      	ldr	r3, [pc, #244]	; (80076f0 <xQueueReceive+0x1bc>)
 80075fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800760a:	f7ff fc03 	bl	8006e14 <vPortExitCritical>
				return pdPASS;
 800760e:	2301      	movs	r3, #1
 8007610:	e069      	b.n	80076e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d103      	bne.n	8007620 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007618:	f7ff fbfc 	bl	8006e14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800761c:	2300      	movs	r3, #0
 800761e:	e062      	b.n	80076e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007622:	2b00      	cmp	r3, #0
 8007624:	d106      	bne.n	8007634 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007626:	f107 0310 	add.w	r3, r7, #16
 800762a:	4618      	mov	r0, r3
 800762c:	f000 ff12 	bl	8008454 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007630:	2301      	movs	r3, #1
 8007632:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007634:	f7ff fbee 	bl	8006e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007638:	f000 fc84 	bl	8007f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800763c:	f7ff fbba 	bl	8006db4 <vPortEnterCritical>
 8007640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007642:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007646:	b25b      	sxtb	r3, r3
 8007648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764c:	d103      	bne.n	8007656 <xQueueReceive+0x122>
 800764e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800765c:	b25b      	sxtb	r3, r3
 800765e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007662:	d103      	bne.n	800766c <xQueueReceive+0x138>
 8007664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007666:	2200      	movs	r2, #0
 8007668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800766c:	f7ff fbd2 	bl	8006e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007670:	1d3a      	adds	r2, r7, #4
 8007672:	f107 0310 	add.w	r3, r7, #16
 8007676:	4611      	mov	r1, r2
 8007678:	4618      	mov	r0, r3
 800767a:	f000 ff01 	bl	8008480 <xTaskCheckForTimeOut>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d123      	bne.n	80076cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007686:	f000 f917 	bl	80078b8 <prvIsQueueEmpty>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d017      	beq.n	80076c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007692:	3324      	adds	r3, #36	; 0x24
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	4611      	mov	r1, r2
 8007698:	4618      	mov	r0, r3
 800769a:	f000 fe27 	bl	80082ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800769e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076a0:	f000 f8b8 	bl	8007814 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076a4:	f000 fc5c 	bl	8007f60 <xTaskResumeAll>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d189      	bne.n	80075c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80076ae:	4b10      	ldr	r3, [pc, #64]	; (80076f0 <xQueueReceive+0x1bc>)
 80076b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	e780      	b.n	80075c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80076c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076c2:	f000 f8a7 	bl	8007814 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076c6:	f000 fc4b 	bl	8007f60 <xTaskResumeAll>
 80076ca:	e77a      	b.n	80075c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80076cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076ce:	f000 f8a1 	bl	8007814 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076d2:	f000 fc45 	bl	8007f60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076d8:	f000 f8ee 	bl	80078b8 <prvIsQueueEmpty>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f43f af6f 	beq.w	80075c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80076e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3730      	adds	r7, #48	; 0x30
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	e000ed04 	.word	0xe000ed04

080076f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b086      	sub	sp, #24
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007700:	2300      	movs	r3, #0
 8007702:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007708:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10d      	bne.n	800772e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d14d      	bne.n	80077b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	4618      	mov	r0, r3
 8007720:	f001 f810 	bl	8008744 <xTaskPriorityDisinherit>
 8007724:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	609a      	str	r2, [r3, #8]
 800772c:	e043      	b.n	80077b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d119      	bne.n	8007768 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6858      	ldr	r0, [r3, #4]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773c:	461a      	mov	r2, r3
 800773e:	68b9      	ldr	r1, [r7, #8]
 8007740:	f001 ff22 	bl	8009588 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774c:	441a      	add	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	429a      	cmp	r2, r3
 800775c:	d32b      	bcc.n	80077b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	605a      	str	r2, [r3, #4]
 8007766:	e026      	b.n	80077b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	68d8      	ldr	r0, [r3, #12]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007770:	461a      	mov	r2, r3
 8007772:	68b9      	ldr	r1, [r7, #8]
 8007774:	f001 ff08 	bl	8009588 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007780:	425b      	negs	r3, r3
 8007782:	441a      	add	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	68da      	ldr	r2, [r3, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	429a      	cmp	r2, r3
 8007792:	d207      	bcs.n	80077a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	689a      	ldr	r2, [r3, #8]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779c:	425b      	negs	r3, r3
 800779e:	441a      	add	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d105      	bne.n	80077b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80077be:	697b      	ldr	r3, [r7, #20]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3718      	adds	r7, #24
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d018      	beq.n	800780c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68da      	ldr	r2, [r3, #12]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e2:	441a      	add	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	68da      	ldr	r2, [r3, #12]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d303      	bcc.n	80077fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68d9      	ldr	r1, [r3, #12]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007804:	461a      	mov	r2, r3
 8007806:	6838      	ldr	r0, [r7, #0]
 8007808:	f001 febe 	bl	8009588 <memcpy>
	}
}
 800780c:	bf00      	nop
 800780e:	3708      	adds	r7, #8
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800781c:	f7ff faca 	bl	8006db4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007826:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007828:	e011      	b.n	800784e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	2b00      	cmp	r3, #0
 8007830:	d012      	beq.n	8007858 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	3324      	adds	r3, #36	; 0x24
 8007836:	4618      	mov	r0, r3
 8007838:	f000 fda8 	bl	800838c <xTaskRemoveFromEventList>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007842:	f000 fe7f 	bl	8008544 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007846:	7bfb      	ldrb	r3, [r7, #15]
 8007848:	3b01      	subs	r3, #1
 800784a:	b2db      	uxtb	r3, r3
 800784c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800784e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007852:	2b00      	cmp	r3, #0
 8007854:	dce9      	bgt.n	800782a <prvUnlockQueue+0x16>
 8007856:	e000      	b.n	800785a <prvUnlockQueue+0x46>
					break;
 8007858:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	22ff      	movs	r2, #255	; 0xff
 800785e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007862:	f7ff fad7 	bl	8006e14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007866:	f7ff faa5 	bl	8006db4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007870:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007872:	e011      	b.n	8007898 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d012      	beq.n	80078a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3310      	adds	r3, #16
 8007880:	4618      	mov	r0, r3
 8007882:	f000 fd83 	bl	800838c <xTaskRemoveFromEventList>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800788c:	f000 fe5a 	bl	8008544 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007890:	7bbb      	ldrb	r3, [r7, #14]
 8007892:	3b01      	subs	r3, #1
 8007894:	b2db      	uxtb	r3, r3
 8007896:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007898:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800789c:	2b00      	cmp	r3, #0
 800789e:	dce9      	bgt.n	8007874 <prvUnlockQueue+0x60>
 80078a0:	e000      	b.n	80078a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80078a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	22ff      	movs	r2, #255	; 0xff
 80078a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80078ac:	f7ff fab2 	bl	8006e14 <vPortExitCritical>
}
 80078b0:	bf00      	nop
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078c0:	f7ff fa78 	bl	8006db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d102      	bne.n	80078d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80078cc:	2301      	movs	r3, #1
 80078ce:	60fb      	str	r3, [r7, #12]
 80078d0:	e001      	b.n	80078d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80078d2:	2300      	movs	r3, #0
 80078d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078d6:	f7ff fa9d 	bl	8006e14 <vPortExitCritical>

	return xReturn;
 80078da:	68fb      	ldr	r3, [r7, #12]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078ec:	f7ff fa62 	bl	8006db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d102      	bne.n	8007902 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80078fc:	2301      	movs	r3, #1
 80078fe:	60fb      	str	r3, [r7, #12]
 8007900:	e001      	b.n	8007906 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007902:	2300      	movs	r3, #0
 8007904:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007906:	f7ff fa85 	bl	8006e14 <vPortExitCritical>

	return xReturn;
 800790a:	68fb      	ldr	r3, [r7, #12]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800791e:	2300      	movs	r3, #0
 8007920:	60fb      	str	r3, [r7, #12]
 8007922:	e014      	b.n	800794e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007924:	4a0f      	ldr	r2, [pc, #60]	; (8007964 <vQueueAddToRegistry+0x50>)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10b      	bne.n	8007948 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007930:	490c      	ldr	r1, [pc, #48]	; (8007964 <vQueueAddToRegistry+0x50>)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800793a:	4a0a      	ldr	r2, [pc, #40]	; (8007964 <vQueueAddToRegistry+0x50>)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	00db      	lsls	r3, r3, #3
 8007940:	4413      	add	r3, r2
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007946:	e006      	b.n	8007956 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	3301      	adds	r3, #1
 800794c:	60fb      	str	r3, [r7, #12]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2b07      	cmp	r3, #7
 8007952:	d9e7      	bls.n	8007924 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	3714      	adds	r7, #20
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	2000459c 	.word	0x2000459c

08007968 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007978:	f7ff fa1c 	bl	8006db4 <vPortEnterCritical>
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007982:	b25b      	sxtb	r3, r3
 8007984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007988:	d103      	bne.n	8007992 <vQueueWaitForMessageRestricted+0x2a>
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2200      	movs	r2, #0
 800798e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007998:	b25b      	sxtb	r3, r3
 800799a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800799e:	d103      	bne.n	80079a8 <vQueueWaitForMessageRestricted+0x40>
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079a8:	f7ff fa34 	bl	8006e14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d106      	bne.n	80079c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	3324      	adds	r3, #36	; 0x24
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	68b9      	ldr	r1, [r7, #8]
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 fcb9 	bl	8008334 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80079c2:	6978      	ldr	r0, [r7, #20]
 80079c4:	f7ff ff26 	bl	8007814 <prvUnlockQueue>
	}
 80079c8:	bf00      	nop
 80079ca:	3718      	adds	r7, #24
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08e      	sub	sp, #56	; 0x38
 80079d4:	af04      	add	r7, sp, #16
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80079de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10a      	bne.n	80079fa <xTaskCreateStatic+0x2a>
	__asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	623b      	str	r3, [r7, #32]
}
 80079f6:	bf00      	nop
 80079f8:	e7fe      	b.n	80079f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10a      	bne.n	8007a16 <xTaskCreateStatic+0x46>
	__asm volatile
 8007a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a04:	f383 8811 	msr	BASEPRI, r3
 8007a08:	f3bf 8f6f 	isb	sy
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	61fb      	str	r3, [r7, #28]
}
 8007a12:	bf00      	nop
 8007a14:	e7fe      	b.n	8007a14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a16:	235c      	movs	r3, #92	; 0x5c
 8007a18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	2b5c      	cmp	r3, #92	; 0x5c
 8007a1e:	d00a      	beq.n	8007a36 <xTaskCreateStatic+0x66>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	61bb      	str	r3, [r7, #24]
}
 8007a32:	bf00      	nop
 8007a34:	e7fe      	b.n	8007a34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007a36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d01e      	beq.n	8007a7c <xTaskCreateStatic+0xac>
 8007a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d01b      	beq.n	8007a7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a50:	2202      	movs	r2, #2
 8007a52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007a56:	2300      	movs	r3, #0
 8007a58:	9303      	str	r3, [sp, #12]
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	9302      	str	r3, [sp, #8]
 8007a5e:	f107 0314 	add.w	r3, r7, #20
 8007a62:	9301      	str	r3, [sp, #4]
 8007a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	68b9      	ldr	r1, [r7, #8]
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f000 f850 	bl	8007b14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a76:	f000 f8dd 	bl	8007c34 <prvAddNewTaskToReadyList>
 8007a7a:	e001      	b.n	8007a80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007a80:	697b      	ldr	r3, [r7, #20]
	}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3728      	adds	r7, #40	; 0x28
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}

08007a8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007a8a:	b580      	push	{r7, lr}
 8007a8c:	b08c      	sub	sp, #48	; 0x30
 8007a8e:	af04      	add	r7, sp, #16
 8007a90:	60f8      	str	r0, [r7, #12]
 8007a92:	60b9      	str	r1, [r7, #8]
 8007a94:	603b      	str	r3, [r7, #0]
 8007a96:	4613      	mov	r3, r2
 8007a98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a9a:	88fb      	ldrh	r3, [r7, #6]
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f7fe fdbc 	bl	800661c <pvPortMalloc>
 8007aa4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00e      	beq.n	8007aca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007aac:	205c      	movs	r0, #92	; 0x5c
 8007aae:	f7fe fdb5 	bl	800661c <pvPortMalloc>
 8007ab2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	631a      	str	r2, [r3, #48]	; 0x30
 8007ac0:	e005      	b.n	8007ace <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ac2:	6978      	ldr	r0, [r7, #20]
 8007ac4:	f7fe fe76 	bl	80067b4 <vPortFree>
 8007ac8:	e001      	b.n	8007ace <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d017      	beq.n	8007b04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007adc:	88fa      	ldrh	r2, [r7, #6]
 8007ade:	2300      	movs	r3, #0
 8007ae0:	9303      	str	r3, [sp, #12]
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	9302      	str	r3, [sp, #8]
 8007ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae8:	9301      	str	r3, [sp, #4]
 8007aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	68b9      	ldr	r1, [r7, #8]
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 f80e 	bl	8007b14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007af8:	69f8      	ldr	r0, [r7, #28]
 8007afa:	f000 f89b 	bl	8007c34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007afe:	2301      	movs	r3, #1
 8007b00:	61bb      	str	r3, [r7, #24]
 8007b02:	e002      	b.n	8007b0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b04:	f04f 33ff 	mov.w	r3, #4294967295
 8007b08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b0a:	69bb      	ldr	r3, [r7, #24]
	}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3720      	adds	r7, #32
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b088      	sub	sp, #32
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
 8007b20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	21a5      	movs	r1, #165	; 0xa5
 8007b2e:	f001 fd39 	bl	80095a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	f023 0307 	bic.w	r3, r3, #7
 8007b4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	f003 0307 	and.w	r3, r3, #7
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00a      	beq.n	8007b6c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5a:	f383 8811 	msr	BASEPRI, r3
 8007b5e:	f3bf 8f6f 	isb	sy
 8007b62:	f3bf 8f4f 	dsb	sy
 8007b66:	617b      	str	r3, [r7, #20]
}
 8007b68:	bf00      	nop
 8007b6a:	e7fe      	b.n	8007b6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d01f      	beq.n	8007bb2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b72:	2300      	movs	r3, #0
 8007b74:	61fb      	str	r3, [r7, #28]
 8007b76:	e012      	b.n	8007b9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	7819      	ldrb	r1, [r3, #0]
 8007b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	4413      	add	r3, r2
 8007b86:	3334      	adds	r3, #52	; 0x34
 8007b88:	460a      	mov	r2, r1
 8007b8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	4413      	add	r3, r2
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d006      	beq.n	8007ba6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	61fb      	str	r3, [r7, #28]
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	2b0f      	cmp	r3, #15
 8007ba2:	d9e9      	bls.n	8007b78 <prvInitialiseNewTask+0x64>
 8007ba4:	e000      	b.n	8007ba8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007ba6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bb0:	e003      	b.n	8007bba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bbc:	2b37      	cmp	r3, #55	; 0x37
 8007bbe:	d901      	bls.n	8007bc4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007bc0:	2337      	movs	r3, #55	; 0x37
 8007bc2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bc8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd8:	3304      	adds	r3, #4
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f7fe ff28 	bl	8006a30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be2:	3318      	adds	r3, #24
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fe ff23 	bl	8006a30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bfe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c02:	2200      	movs	r2, #0
 8007c04:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c0e:	683a      	ldr	r2, [r7, #0]
 8007c10:	68f9      	ldr	r1, [r7, #12]
 8007c12:	69b8      	ldr	r0, [r7, #24]
 8007c14:	f7fe ffa0 	bl	8006b58 <pxPortInitialiseStack>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d002      	beq.n	8007c2a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c2a:	bf00      	nop
 8007c2c:	3720      	adds	r7, #32
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
	...

08007c34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c3c:	f7ff f8ba 	bl	8006db4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c40:	4b2d      	ldr	r3, [pc, #180]	; (8007cf8 <prvAddNewTaskToReadyList+0xc4>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	3301      	adds	r3, #1
 8007c46:	4a2c      	ldr	r2, [pc, #176]	; (8007cf8 <prvAddNewTaskToReadyList+0xc4>)
 8007c48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c4a:	4b2c      	ldr	r3, [pc, #176]	; (8007cfc <prvAddNewTaskToReadyList+0xc8>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d109      	bne.n	8007c66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c52:	4a2a      	ldr	r2, [pc, #168]	; (8007cfc <prvAddNewTaskToReadyList+0xc8>)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c58:	4b27      	ldr	r3, [pc, #156]	; (8007cf8 <prvAddNewTaskToReadyList+0xc4>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d110      	bne.n	8007c82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c60:	f000 fc94 	bl	800858c <prvInitialiseTaskLists>
 8007c64:	e00d      	b.n	8007c82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c66:	4b26      	ldr	r3, [pc, #152]	; (8007d00 <prvAddNewTaskToReadyList+0xcc>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d109      	bne.n	8007c82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c6e:	4b23      	ldr	r3, [pc, #140]	; (8007cfc <prvAddNewTaskToReadyList+0xc8>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d802      	bhi.n	8007c82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c7c:	4a1f      	ldr	r2, [pc, #124]	; (8007cfc <prvAddNewTaskToReadyList+0xc8>)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c82:	4b20      	ldr	r3, [pc, #128]	; (8007d04 <prvAddNewTaskToReadyList+0xd0>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3301      	adds	r3, #1
 8007c88:	4a1e      	ldr	r2, [pc, #120]	; (8007d04 <prvAddNewTaskToReadyList+0xd0>)
 8007c8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c8c:	4b1d      	ldr	r3, [pc, #116]	; (8007d04 <prvAddNewTaskToReadyList+0xd0>)
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c98:	4b1b      	ldr	r3, [pc, #108]	; (8007d08 <prvAddNewTaskToReadyList+0xd4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d903      	bls.n	8007ca8 <prvAddNewTaskToReadyList+0x74>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca4:	4a18      	ldr	r2, [pc, #96]	; (8007d08 <prvAddNewTaskToReadyList+0xd4>)
 8007ca6:	6013      	str	r3, [r2, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cac:	4613      	mov	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	4a15      	ldr	r2, [pc, #84]	; (8007d0c <prvAddNewTaskToReadyList+0xd8>)
 8007cb6:	441a      	add	r2, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	3304      	adds	r3, #4
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	4610      	mov	r0, r2
 8007cc0:	f7fe fec3 	bl	8006a4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007cc4:	f7ff f8a6 	bl	8006e14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007cc8:	4b0d      	ldr	r3, [pc, #52]	; (8007d00 <prvAddNewTaskToReadyList+0xcc>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00e      	beq.n	8007cee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007cd0:	4b0a      	ldr	r3, [pc, #40]	; (8007cfc <prvAddNewTaskToReadyList+0xc8>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d207      	bcs.n	8007cee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007cde:	4b0c      	ldr	r3, [pc, #48]	; (8007d10 <prvAddNewTaskToReadyList+0xdc>)
 8007ce0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ce4:	601a      	str	r2, [r3, #0]
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cee:	bf00      	nop
 8007cf0:	3708      	adds	r7, #8
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20004ab0 	.word	0x20004ab0
 8007cfc:	200045dc 	.word	0x200045dc
 8007d00:	20004abc 	.word	0x20004abc
 8007d04:	20004acc 	.word	0x20004acc
 8007d08:	20004ab8 	.word	0x20004ab8
 8007d0c:	200045e0 	.word	0x200045e0
 8007d10:	e000ed04 	.word	0xe000ed04

08007d14 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b08a      	sub	sp, #40	; 0x28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10a      	bne.n	8007d3e <vTaskDelayUntil+0x2a>
	__asm volatile
 8007d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2c:	f383 8811 	msr	BASEPRI, r3
 8007d30:	f3bf 8f6f 	isb	sy
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	617b      	str	r3, [r7, #20]
}
 8007d3a:	bf00      	nop
 8007d3c:	e7fe      	b.n	8007d3c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d10a      	bne.n	8007d5a <vTaskDelayUntil+0x46>
	__asm volatile
 8007d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	613b      	str	r3, [r7, #16]
}
 8007d56:	bf00      	nop
 8007d58:	e7fe      	b.n	8007d58 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8007d5a:	4b2a      	ldr	r3, [pc, #168]	; (8007e04 <vTaskDelayUntil+0xf0>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00a      	beq.n	8007d78 <vTaskDelayUntil+0x64>
	__asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d66:	f383 8811 	msr	BASEPRI, r3
 8007d6a:	f3bf 8f6f 	isb	sy
 8007d6e:	f3bf 8f4f 	dsb	sy
 8007d72:	60fb      	str	r3, [r7, #12]
}
 8007d74:	bf00      	nop
 8007d76:	e7fe      	b.n	8007d76 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8007d78:	f000 f8e4 	bl	8007f44 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007d7c:	4b22      	ldr	r3, [pc, #136]	; (8007e08 <vTaskDelayUntil+0xf4>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	683a      	ldr	r2, [r7, #0]
 8007d88:	4413      	add	r3, r2
 8007d8a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	6a3a      	ldr	r2, [r7, #32]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d20b      	bcs.n	8007dae <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69fa      	ldr	r2, [r7, #28]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d211      	bcs.n	8007dc4 <vTaskDelayUntil+0xb0>
 8007da0:	69fa      	ldr	r2, [r7, #28]
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d90d      	bls.n	8007dc4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007da8:	2301      	movs	r3, #1
 8007daa:	627b      	str	r3, [r7, #36]	; 0x24
 8007dac:	e00a      	b.n	8007dc4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	69fa      	ldr	r2, [r7, #28]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d303      	bcc.n	8007dc0 <vTaskDelayUntil+0xac>
 8007db8:	69fa      	ldr	r2, [r7, #28]
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d901      	bls.n	8007dc4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	69fa      	ldr	r2, [r7, #28]
 8007dc8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d006      	beq.n	8007dde <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007dd0:	69fa      	ldr	r2, [r7, #28]
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	1ad3      	subs	r3, r2, r3
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f000 fd21 	bl	8008820 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007dde:	f000 f8bf 	bl	8007f60 <xTaskResumeAll>
 8007de2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d107      	bne.n	8007dfa <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8007dea:	4b08      	ldr	r3, [pc, #32]	; (8007e0c <vTaskDelayUntil+0xf8>)
 8007dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007df0:	601a      	str	r2, [r3, #0]
 8007df2:	f3bf 8f4f 	dsb	sy
 8007df6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dfa:	bf00      	nop
 8007dfc:	3728      	adds	r7, #40	; 0x28
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	20004ad8 	.word	0x20004ad8
 8007e08:	20004ab4 	.word	0x20004ab4
 8007e0c:	e000ed04 	.word	0xe000ed04

08007e10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d017      	beq.n	8007e52 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e22:	4b13      	ldr	r3, [pc, #76]	; (8007e70 <vTaskDelay+0x60>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00a      	beq.n	8007e40 <vTaskDelay+0x30>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	60bb      	str	r3, [r7, #8]
}
 8007e3c:	bf00      	nop
 8007e3e:	e7fe      	b.n	8007e3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e40:	f000 f880 	bl	8007f44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e44:	2100      	movs	r1, #0
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fcea 	bl	8008820 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e4c:	f000 f888 	bl	8007f60 <xTaskResumeAll>
 8007e50:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d107      	bne.n	8007e68 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007e58:	4b06      	ldr	r3, [pc, #24]	; (8007e74 <vTaskDelay+0x64>)
 8007e5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e5e:	601a      	str	r2, [r3, #0]
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	20004ad8 	.word	0x20004ad8
 8007e74:	e000ed04 	.word	0xe000ed04

08007e78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e82:	2300      	movs	r3, #0
 8007e84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e86:	463a      	mov	r2, r7
 8007e88:	1d39      	adds	r1, r7, #4
 8007e8a:	f107 0308 	add.w	r3, r7, #8
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7fe fb90 	bl	80065b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e94:	6839      	ldr	r1, [r7, #0]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	9202      	str	r2, [sp, #8]
 8007e9c:	9301      	str	r3, [sp, #4]
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	9300      	str	r3, [sp, #0]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	460a      	mov	r2, r1
 8007ea6:	4921      	ldr	r1, [pc, #132]	; (8007f2c <vTaskStartScheduler+0xb4>)
 8007ea8:	4821      	ldr	r0, [pc, #132]	; (8007f30 <vTaskStartScheduler+0xb8>)
 8007eaa:	f7ff fd91 	bl	80079d0 <xTaskCreateStatic>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	4a20      	ldr	r2, [pc, #128]	; (8007f34 <vTaskStartScheduler+0xbc>)
 8007eb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007eb4:	4b1f      	ldr	r3, [pc, #124]	; (8007f34 <vTaskStartScheduler+0xbc>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d002      	beq.n	8007ec2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	617b      	str	r3, [r7, #20]
 8007ec0:	e001      	b.n	8007ec6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d102      	bne.n	8007ed2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ecc:	f000 fcfc 	bl	80088c8 <xTimerCreateTimerTask>
 8007ed0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d116      	bne.n	8007f06 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007edc:	f383 8811 	msr	BASEPRI, r3
 8007ee0:	f3bf 8f6f 	isb	sy
 8007ee4:	f3bf 8f4f 	dsb	sy
 8007ee8:	613b      	str	r3, [r7, #16]
}
 8007eea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007eec:	4b12      	ldr	r3, [pc, #72]	; (8007f38 <vTaskStartScheduler+0xc0>)
 8007eee:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ef4:	4b11      	ldr	r3, [pc, #68]	; (8007f3c <vTaskStartScheduler+0xc4>)
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007efa:	4b11      	ldr	r3, [pc, #68]	; (8007f40 <vTaskStartScheduler+0xc8>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f00:	f7fe feb6 	bl	8006c70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f04:	e00e      	b.n	8007f24 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0c:	d10a      	bne.n	8007f24 <vTaskStartScheduler+0xac>
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	60fb      	str	r3, [r7, #12]
}
 8007f20:	bf00      	nop
 8007f22:	e7fe      	b.n	8007f22 <vTaskStartScheduler+0xaa>
}
 8007f24:	bf00      	nop
 8007f26:	3718      	adds	r7, #24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	08009ef4 	.word	0x08009ef4
 8007f30:	0800855d 	.word	0x0800855d
 8007f34:	20004ad4 	.word	0x20004ad4
 8007f38:	20004ad0 	.word	0x20004ad0
 8007f3c:	20004abc 	.word	0x20004abc
 8007f40:	20004ab4 	.word	0x20004ab4

08007f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f44:	b480      	push	{r7}
 8007f46:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007f48:	4b04      	ldr	r3, [pc, #16]	; (8007f5c <vTaskSuspendAll+0x18>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	4a03      	ldr	r2, [pc, #12]	; (8007f5c <vTaskSuspendAll+0x18>)
 8007f50:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007f52:	bf00      	nop
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	20004ad8 	.word	0x20004ad8

08007f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f66:	2300      	movs	r3, #0
 8007f68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f6e:	4b42      	ldr	r3, [pc, #264]	; (8008078 <xTaskResumeAll+0x118>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10a      	bne.n	8007f8c <xTaskResumeAll+0x2c>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	603b      	str	r3, [r7, #0]
}
 8007f88:	bf00      	nop
 8007f8a:	e7fe      	b.n	8007f8a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f8c:	f7fe ff12 	bl	8006db4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f90:	4b39      	ldr	r3, [pc, #228]	; (8008078 <xTaskResumeAll+0x118>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	4a38      	ldr	r2, [pc, #224]	; (8008078 <xTaskResumeAll+0x118>)
 8007f98:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f9a:	4b37      	ldr	r3, [pc, #220]	; (8008078 <xTaskResumeAll+0x118>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d162      	bne.n	8008068 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007fa2:	4b36      	ldr	r3, [pc, #216]	; (800807c <xTaskResumeAll+0x11c>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d05e      	beq.n	8008068 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007faa:	e02f      	b.n	800800c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fac:	4b34      	ldr	r3, [pc, #208]	; (8008080 <xTaskResumeAll+0x120>)
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	3318      	adds	r3, #24
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7fe fda3 	bl	8006b04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3304      	adds	r3, #4
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7fe fd9e 	bl	8006b04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fcc:	4b2d      	ldr	r3, [pc, #180]	; (8008084 <xTaskResumeAll+0x124>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d903      	bls.n	8007fdc <xTaskResumeAll+0x7c>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd8:	4a2a      	ldr	r2, [pc, #168]	; (8008084 <xTaskResumeAll+0x124>)
 8007fda:	6013      	str	r3, [r2, #0]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	4413      	add	r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4a27      	ldr	r2, [pc, #156]	; (8008088 <xTaskResumeAll+0x128>)
 8007fea:	441a      	add	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	3304      	adds	r3, #4
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	4610      	mov	r0, r2
 8007ff4:	f7fe fd29 	bl	8006a4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffc:	4b23      	ldr	r3, [pc, #140]	; (800808c <xTaskResumeAll+0x12c>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008002:	429a      	cmp	r2, r3
 8008004:	d302      	bcc.n	800800c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008006:	4b22      	ldr	r3, [pc, #136]	; (8008090 <xTaskResumeAll+0x130>)
 8008008:	2201      	movs	r2, #1
 800800a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800800c:	4b1c      	ldr	r3, [pc, #112]	; (8008080 <xTaskResumeAll+0x120>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1cb      	bne.n	8007fac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d001      	beq.n	800801e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800801a:	f000 fb55 	bl	80086c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800801e:	4b1d      	ldr	r3, [pc, #116]	; (8008094 <xTaskResumeAll+0x134>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d010      	beq.n	800804c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800802a:	f000 f847 	bl	80080bc <xTaskIncrementTick>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d002      	beq.n	800803a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008034:	4b16      	ldr	r3, [pc, #88]	; (8008090 <xTaskResumeAll+0x130>)
 8008036:	2201      	movs	r2, #1
 8008038:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	3b01      	subs	r3, #1
 800803e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1f1      	bne.n	800802a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008046:	4b13      	ldr	r3, [pc, #76]	; (8008094 <xTaskResumeAll+0x134>)
 8008048:	2200      	movs	r2, #0
 800804a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800804c:	4b10      	ldr	r3, [pc, #64]	; (8008090 <xTaskResumeAll+0x130>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d009      	beq.n	8008068 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008054:	2301      	movs	r3, #1
 8008056:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008058:	4b0f      	ldr	r3, [pc, #60]	; (8008098 <xTaskResumeAll+0x138>)
 800805a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800805e:	601a      	str	r2, [r3, #0]
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008068:	f7fe fed4 	bl	8006e14 <vPortExitCritical>

	return xAlreadyYielded;
 800806c:	68bb      	ldr	r3, [r7, #8]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	20004ad8 	.word	0x20004ad8
 800807c:	20004ab0 	.word	0x20004ab0
 8008080:	20004a70 	.word	0x20004a70
 8008084:	20004ab8 	.word	0x20004ab8
 8008088:	200045e0 	.word	0x200045e0
 800808c:	200045dc 	.word	0x200045dc
 8008090:	20004ac4 	.word	0x20004ac4
 8008094:	20004ac0 	.word	0x20004ac0
 8008098:	e000ed04 	.word	0xe000ed04

0800809c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80080a2:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <xTaskGetTickCount+0x1c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80080a8:	687b      	ldr	r3, [r7, #4]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	370c      	adds	r7, #12
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	20004ab4 	.word	0x20004ab4

080080bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80080c2:	2300      	movs	r3, #0
 80080c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080c6:	4b4f      	ldr	r3, [pc, #316]	; (8008204 <xTaskIncrementTick+0x148>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f040 808f 	bne.w	80081ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080d0:	4b4d      	ldr	r3, [pc, #308]	; (8008208 <xTaskIncrementTick+0x14c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	3301      	adds	r3, #1
 80080d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080d8:	4a4b      	ldr	r2, [pc, #300]	; (8008208 <xTaskIncrementTick+0x14c>)
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d120      	bne.n	8008126 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80080e4:	4b49      	ldr	r3, [pc, #292]	; (800820c <xTaskIncrementTick+0x150>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00a      	beq.n	8008104 <xTaskIncrementTick+0x48>
	__asm volatile
 80080ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	603b      	str	r3, [r7, #0]
}
 8008100:	bf00      	nop
 8008102:	e7fe      	b.n	8008102 <xTaskIncrementTick+0x46>
 8008104:	4b41      	ldr	r3, [pc, #260]	; (800820c <xTaskIncrementTick+0x150>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60fb      	str	r3, [r7, #12]
 800810a:	4b41      	ldr	r3, [pc, #260]	; (8008210 <xTaskIncrementTick+0x154>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a3f      	ldr	r2, [pc, #252]	; (800820c <xTaskIncrementTick+0x150>)
 8008110:	6013      	str	r3, [r2, #0]
 8008112:	4a3f      	ldr	r2, [pc, #252]	; (8008210 <xTaskIncrementTick+0x154>)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6013      	str	r3, [r2, #0]
 8008118:	4b3e      	ldr	r3, [pc, #248]	; (8008214 <xTaskIncrementTick+0x158>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	3301      	adds	r3, #1
 800811e:	4a3d      	ldr	r2, [pc, #244]	; (8008214 <xTaskIncrementTick+0x158>)
 8008120:	6013      	str	r3, [r2, #0]
 8008122:	f000 fad1 	bl	80086c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008126:	4b3c      	ldr	r3, [pc, #240]	; (8008218 <xTaskIncrementTick+0x15c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	429a      	cmp	r2, r3
 800812e:	d349      	bcc.n	80081c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008130:	4b36      	ldr	r3, [pc, #216]	; (800820c <xTaskIncrementTick+0x150>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d104      	bne.n	8008144 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800813a:	4b37      	ldr	r3, [pc, #220]	; (8008218 <xTaskIncrementTick+0x15c>)
 800813c:	f04f 32ff 	mov.w	r2, #4294967295
 8008140:	601a      	str	r2, [r3, #0]
					break;
 8008142:	e03f      	b.n	80081c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008144:	4b31      	ldr	r3, [pc, #196]	; (800820c <xTaskIncrementTick+0x150>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	429a      	cmp	r2, r3
 800815a:	d203      	bcs.n	8008164 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800815c:	4a2e      	ldr	r2, [pc, #184]	; (8008218 <xTaskIncrementTick+0x15c>)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008162:	e02f      	b.n	80081c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	3304      	adds	r3, #4
 8008168:	4618      	mov	r0, r3
 800816a:	f7fe fccb 	bl	8006b04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008172:	2b00      	cmp	r3, #0
 8008174:	d004      	beq.n	8008180 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	3318      	adds	r3, #24
 800817a:	4618      	mov	r0, r3
 800817c:	f7fe fcc2 	bl	8006b04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008184:	4b25      	ldr	r3, [pc, #148]	; (800821c <xTaskIncrementTick+0x160>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	429a      	cmp	r2, r3
 800818a:	d903      	bls.n	8008194 <xTaskIncrementTick+0xd8>
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008190:	4a22      	ldr	r2, [pc, #136]	; (800821c <xTaskIncrementTick+0x160>)
 8008192:	6013      	str	r3, [r2, #0]
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008198:	4613      	mov	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	4413      	add	r3, r2
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	4a1f      	ldr	r2, [pc, #124]	; (8008220 <xTaskIncrementTick+0x164>)
 80081a2:	441a      	add	r2, r3
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	3304      	adds	r3, #4
 80081a8:	4619      	mov	r1, r3
 80081aa:	4610      	mov	r0, r2
 80081ac:	f7fe fc4d 	bl	8006a4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b4:	4b1b      	ldr	r3, [pc, #108]	; (8008224 <xTaskIncrementTick+0x168>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d3b8      	bcc.n	8008130 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80081be:	2301      	movs	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081c2:	e7b5      	b.n	8008130 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081c4:	4b17      	ldr	r3, [pc, #92]	; (8008224 <xTaskIncrementTick+0x168>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ca:	4915      	ldr	r1, [pc, #84]	; (8008220 <xTaskIncrementTick+0x164>)
 80081cc:	4613      	mov	r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	4413      	add	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	440b      	add	r3, r1
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d901      	bls.n	80081e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80081dc:	2301      	movs	r3, #1
 80081de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80081e0:	4b11      	ldr	r3, [pc, #68]	; (8008228 <xTaskIncrementTick+0x16c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d007      	beq.n	80081f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80081e8:	2301      	movs	r3, #1
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	e004      	b.n	80081f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80081ee:	4b0f      	ldr	r3, [pc, #60]	; (800822c <xTaskIncrementTick+0x170>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3301      	adds	r3, #1
 80081f4:	4a0d      	ldr	r2, [pc, #52]	; (800822c <xTaskIncrementTick+0x170>)
 80081f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80081f8:	697b      	ldr	r3, [r7, #20]
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3718      	adds	r7, #24
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	20004ad8 	.word	0x20004ad8
 8008208:	20004ab4 	.word	0x20004ab4
 800820c:	20004a68 	.word	0x20004a68
 8008210:	20004a6c 	.word	0x20004a6c
 8008214:	20004ac8 	.word	0x20004ac8
 8008218:	20004ad0 	.word	0x20004ad0
 800821c:	20004ab8 	.word	0x20004ab8
 8008220:	200045e0 	.word	0x200045e0
 8008224:	200045dc 	.word	0x200045dc
 8008228:	20004ac4 	.word	0x20004ac4
 800822c:	20004ac0 	.word	0x20004ac0

08008230 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008236:	4b28      	ldr	r3, [pc, #160]	; (80082d8 <vTaskSwitchContext+0xa8>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800823e:	4b27      	ldr	r3, [pc, #156]	; (80082dc <vTaskSwitchContext+0xac>)
 8008240:	2201      	movs	r2, #1
 8008242:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008244:	e041      	b.n	80082ca <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008246:	4b25      	ldr	r3, [pc, #148]	; (80082dc <vTaskSwitchContext+0xac>)
 8008248:	2200      	movs	r2, #0
 800824a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800824c:	4b24      	ldr	r3, [pc, #144]	; (80082e0 <vTaskSwitchContext+0xb0>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60fb      	str	r3, [r7, #12]
 8008252:	e010      	b.n	8008276 <vTaskSwitchContext+0x46>
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10a      	bne.n	8008270 <vTaskSwitchContext+0x40>
	__asm volatile
 800825a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825e:	f383 8811 	msr	BASEPRI, r3
 8008262:	f3bf 8f6f 	isb	sy
 8008266:	f3bf 8f4f 	dsb	sy
 800826a:	607b      	str	r3, [r7, #4]
}
 800826c:	bf00      	nop
 800826e:	e7fe      	b.n	800826e <vTaskSwitchContext+0x3e>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	3b01      	subs	r3, #1
 8008274:	60fb      	str	r3, [r7, #12]
 8008276:	491b      	ldr	r1, [pc, #108]	; (80082e4 <vTaskSwitchContext+0xb4>)
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	4613      	mov	r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	4413      	add	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	440b      	add	r3, r1
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0e4      	beq.n	8008254 <vTaskSwitchContext+0x24>
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	4613      	mov	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4413      	add	r3, r2
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <vTaskSwitchContext+0xb4>)
 8008296:	4413      	add	r3, r2
 8008298:	60bb      	str	r3, [r7, #8]
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	685a      	ldr	r2, [r3, #4]
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	605a      	str	r2, [r3, #4]
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	685a      	ldr	r2, [r3, #4]
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	3308      	adds	r3, #8
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d104      	bne.n	80082ba <vTaskSwitchContext+0x8a>
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	685a      	ldr	r2, [r3, #4]
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	605a      	str	r2, [r3, #4]
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	4a09      	ldr	r2, [pc, #36]	; (80082e8 <vTaskSwitchContext+0xb8>)
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	4a06      	ldr	r2, [pc, #24]	; (80082e0 <vTaskSwitchContext+0xb0>)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	6013      	str	r3, [r2, #0]
}
 80082ca:	bf00      	nop
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	20004ad8 	.word	0x20004ad8
 80082dc:	20004ac4 	.word	0x20004ac4
 80082e0:	20004ab8 	.word	0x20004ab8
 80082e4:	200045e0 	.word	0x200045e0
 80082e8:	200045dc 	.word	0x200045dc

080082ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80082fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	60fb      	str	r3, [r7, #12]
}
 800830e:	bf00      	nop
 8008310:	e7fe      	b.n	8008310 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008312:	4b07      	ldr	r3, [pc, #28]	; (8008330 <vTaskPlaceOnEventList+0x44>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	3318      	adds	r3, #24
 8008318:	4619      	mov	r1, r3
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fe fbb9 	bl	8006a92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008320:	2101      	movs	r1, #1
 8008322:	6838      	ldr	r0, [r7, #0]
 8008324:	f000 fa7c 	bl	8008820 <prvAddCurrentTaskToDelayedList>
}
 8008328:	bf00      	nop
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200045dc 	.word	0x200045dc

08008334 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d10a      	bne.n	800835c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800834a:	f383 8811 	msr	BASEPRI, r3
 800834e:	f3bf 8f6f 	isb	sy
 8008352:	f3bf 8f4f 	dsb	sy
 8008356:	617b      	str	r3, [r7, #20]
}
 8008358:	bf00      	nop
 800835a:	e7fe      	b.n	800835a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800835c:	4b0a      	ldr	r3, [pc, #40]	; (8008388 <vTaskPlaceOnEventListRestricted+0x54>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3318      	adds	r3, #24
 8008362:	4619      	mov	r1, r3
 8008364:	68f8      	ldr	r0, [r7, #12]
 8008366:	f7fe fb70 	bl	8006a4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d002      	beq.n	8008376 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008370:	f04f 33ff 	mov.w	r3, #4294967295
 8008374:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	68b8      	ldr	r0, [r7, #8]
 800837a:	f000 fa51 	bl	8008820 <prvAddCurrentTaskToDelayedList>
	}
 800837e:	bf00      	nop
 8008380:	3718      	adds	r7, #24
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	200045dc 	.word	0x200045dc

0800838c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b086      	sub	sp, #24
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10a      	bne.n	80083b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80083a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a6:	f383 8811 	msr	BASEPRI, r3
 80083aa:	f3bf 8f6f 	isb	sy
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	60fb      	str	r3, [r7, #12]
}
 80083b4:	bf00      	nop
 80083b6:	e7fe      	b.n	80083b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	3318      	adds	r3, #24
 80083bc:	4618      	mov	r0, r3
 80083be:	f7fe fba1 	bl	8006b04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083c2:	4b1e      	ldr	r3, [pc, #120]	; (800843c <xTaskRemoveFromEventList+0xb0>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d11d      	bne.n	8008406 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	3304      	adds	r3, #4
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7fe fb98 	bl	8006b04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083d8:	4b19      	ldr	r3, [pc, #100]	; (8008440 <xTaskRemoveFromEventList+0xb4>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d903      	bls.n	80083e8 <xTaskRemoveFromEventList+0x5c>
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e4:	4a16      	ldr	r2, [pc, #88]	; (8008440 <xTaskRemoveFromEventList+0xb4>)
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083ec:	4613      	mov	r3, r2
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	4413      	add	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4a13      	ldr	r2, [pc, #76]	; (8008444 <xTaskRemoveFromEventList+0xb8>)
 80083f6:	441a      	add	r2, r3
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	3304      	adds	r3, #4
 80083fc:	4619      	mov	r1, r3
 80083fe:	4610      	mov	r0, r2
 8008400:	f7fe fb23 	bl	8006a4a <vListInsertEnd>
 8008404:	e005      	b.n	8008412 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	3318      	adds	r3, #24
 800840a:	4619      	mov	r1, r3
 800840c:	480e      	ldr	r0, [pc, #56]	; (8008448 <xTaskRemoveFromEventList+0xbc>)
 800840e:	f7fe fb1c 	bl	8006a4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008416:	4b0d      	ldr	r3, [pc, #52]	; (800844c <xTaskRemoveFromEventList+0xc0>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800841c:	429a      	cmp	r2, r3
 800841e:	d905      	bls.n	800842c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008420:	2301      	movs	r3, #1
 8008422:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008424:	4b0a      	ldr	r3, [pc, #40]	; (8008450 <xTaskRemoveFromEventList+0xc4>)
 8008426:	2201      	movs	r2, #1
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	e001      	b.n	8008430 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800842c:	2300      	movs	r3, #0
 800842e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008430:	697b      	ldr	r3, [r7, #20]
}
 8008432:	4618      	mov	r0, r3
 8008434:	3718      	adds	r7, #24
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	20004ad8 	.word	0x20004ad8
 8008440:	20004ab8 	.word	0x20004ab8
 8008444:	200045e0 	.word	0x200045e0
 8008448:	20004a70 	.word	0x20004a70
 800844c:	200045dc 	.word	0x200045dc
 8008450:	20004ac4 	.word	0x20004ac4

08008454 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800845c:	4b06      	ldr	r3, [pc, #24]	; (8008478 <vTaskInternalSetTimeOutState+0x24>)
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008464:	4b05      	ldr	r3, [pc, #20]	; (800847c <vTaskInternalSetTimeOutState+0x28>)
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	605a      	str	r2, [r3, #4]
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	20004ac8 	.word	0x20004ac8
 800847c:	20004ab4 	.word	0x20004ab4

08008480 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b088      	sub	sp, #32
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d10a      	bne.n	80084a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008494:	f383 8811 	msr	BASEPRI, r3
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	613b      	str	r3, [r7, #16]
}
 80084a2:	bf00      	nop
 80084a4:	e7fe      	b.n	80084a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10a      	bne.n	80084c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	60fb      	str	r3, [r7, #12]
}
 80084be:	bf00      	nop
 80084c0:	e7fe      	b.n	80084c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80084c2:	f7fe fc77 	bl	8006db4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80084c6:	4b1d      	ldr	r3, [pc, #116]	; (800853c <xTaskCheckForTimeOut+0xbc>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	1ad3      	subs	r3, r2, r3
 80084d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084de:	d102      	bne.n	80084e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80084e0:	2300      	movs	r3, #0
 80084e2:	61fb      	str	r3, [r7, #28]
 80084e4:	e023      	b.n	800852e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	4b15      	ldr	r3, [pc, #84]	; (8008540 <xTaskCheckForTimeOut+0xc0>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d007      	beq.n	8008502 <xTaskCheckForTimeOut+0x82>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	69ba      	ldr	r2, [r7, #24]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d302      	bcc.n	8008502 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80084fc:	2301      	movs	r3, #1
 80084fe:	61fb      	str	r3, [r7, #28]
 8008500:	e015      	b.n	800852e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	429a      	cmp	r2, r3
 800850a:	d20b      	bcs.n	8008524 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	1ad2      	subs	r2, r2, r3
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f7ff ff9b 	bl	8008454 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800851e:	2300      	movs	r3, #0
 8008520:	61fb      	str	r3, [r7, #28]
 8008522:	e004      	b.n	800852e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800852a:	2301      	movs	r3, #1
 800852c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800852e:	f7fe fc71 	bl	8006e14 <vPortExitCritical>

	return xReturn;
 8008532:	69fb      	ldr	r3, [r7, #28]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3720      	adds	r7, #32
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}
 800853c:	20004ab4 	.word	0x20004ab4
 8008540:	20004ac8 	.word	0x20004ac8

08008544 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008544:	b480      	push	{r7}
 8008546:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008548:	4b03      	ldr	r3, [pc, #12]	; (8008558 <vTaskMissedYield+0x14>)
 800854a:	2201      	movs	r2, #1
 800854c:	601a      	str	r2, [r3, #0]
}
 800854e:	bf00      	nop
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	20004ac4 	.word	0x20004ac4

0800855c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008564:	f000 f852 	bl	800860c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008568:	4b06      	ldr	r3, [pc, #24]	; (8008584 <prvIdleTask+0x28>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d9f9      	bls.n	8008564 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008570:	4b05      	ldr	r3, [pc, #20]	; (8008588 <prvIdleTask+0x2c>)
 8008572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008576:	601a      	str	r2, [r3, #0]
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008580:	e7f0      	b.n	8008564 <prvIdleTask+0x8>
 8008582:	bf00      	nop
 8008584:	200045e0 	.word	0x200045e0
 8008588:	e000ed04 	.word	0xe000ed04

0800858c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008592:	2300      	movs	r3, #0
 8008594:	607b      	str	r3, [r7, #4]
 8008596:	e00c      	b.n	80085b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	4613      	mov	r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	4413      	add	r3, r2
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	4a12      	ldr	r2, [pc, #72]	; (80085ec <prvInitialiseTaskLists+0x60>)
 80085a4:	4413      	add	r3, r2
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7fe fa22 	bl	80069f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	3301      	adds	r3, #1
 80085b0:	607b      	str	r3, [r7, #4]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2b37      	cmp	r3, #55	; 0x37
 80085b6:	d9ef      	bls.n	8008598 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80085b8:	480d      	ldr	r0, [pc, #52]	; (80085f0 <prvInitialiseTaskLists+0x64>)
 80085ba:	f7fe fa19 	bl	80069f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80085be:	480d      	ldr	r0, [pc, #52]	; (80085f4 <prvInitialiseTaskLists+0x68>)
 80085c0:	f7fe fa16 	bl	80069f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085c4:	480c      	ldr	r0, [pc, #48]	; (80085f8 <prvInitialiseTaskLists+0x6c>)
 80085c6:	f7fe fa13 	bl	80069f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80085ca:	480c      	ldr	r0, [pc, #48]	; (80085fc <prvInitialiseTaskLists+0x70>)
 80085cc:	f7fe fa10 	bl	80069f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80085d0:	480b      	ldr	r0, [pc, #44]	; (8008600 <prvInitialiseTaskLists+0x74>)
 80085d2:	f7fe fa0d 	bl	80069f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80085d6:	4b0b      	ldr	r3, [pc, #44]	; (8008604 <prvInitialiseTaskLists+0x78>)
 80085d8:	4a05      	ldr	r2, [pc, #20]	; (80085f0 <prvInitialiseTaskLists+0x64>)
 80085da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085dc:	4b0a      	ldr	r3, [pc, #40]	; (8008608 <prvInitialiseTaskLists+0x7c>)
 80085de:	4a05      	ldr	r2, [pc, #20]	; (80085f4 <prvInitialiseTaskLists+0x68>)
 80085e0:	601a      	str	r2, [r3, #0]
}
 80085e2:	bf00      	nop
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	200045e0 	.word	0x200045e0
 80085f0:	20004a40 	.word	0x20004a40
 80085f4:	20004a54 	.word	0x20004a54
 80085f8:	20004a70 	.word	0x20004a70
 80085fc:	20004a84 	.word	0x20004a84
 8008600:	20004a9c 	.word	0x20004a9c
 8008604:	20004a68 	.word	0x20004a68
 8008608:	20004a6c 	.word	0x20004a6c

0800860c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008612:	e019      	b.n	8008648 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008614:	f7fe fbce 	bl	8006db4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008618:	4b10      	ldr	r3, [pc, #64]	; (800865c <prvCheckTasksWaitingTermination+0x50>)
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	3304      	adds	r3, #4
 8008624:	4618      	mov	r0, r3
 8008626:	f7fe fa6d 	bl	8006b04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800862a:	4b0d      	ldr	r3, [pc, #52]	; (8008660 <prvCheckTasksWaitingTermination+0x54>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3b01      	subs	r3, #1
 8008630:	4a0b      	ldr	r2, [pc, #44]	; (8008660 <prvCheckTasksWaitingTermination+0x54>)
 8008632:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008634:	4b0b      	ldr	r3, [pc, #44]	; (8008664 <prvCheckTasksWaitingTermination+0x58>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	3b01      	subs	r3, #1
 800863a:	4a0a      	ldr	r2, [pc, #40]	; (8008664 <prvCheckTasksWaitingTermination+0x58>)
 800863c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800863e:	f7fe fbe9 	bl	8006e14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 f810 	bl	8008668 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008648:	4b06      	ldr	r3, [pc, #24]	; (8008664 <prvCheckTasksWaitingTermination+0x58>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d1e1      	bne.n	8008614 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008650:	bf00      	nop
 8008652:	bf00      	nop
 8008654:	3708      	adds	r7, #8
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	20004a84 	.word	0x20004a84
 8008660:	20004ab0 	.word	0x20004ab0
 8008664:	20004a98 	.word	0x20004a98

08008668 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008676:	2b00      	cmp	r3, #0
 8008678:	d108      	bne.n	800868c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867e:	4618      	mov	r0, r3
 8008680:	f7fe f898 	bl	80067b4 <vPortFree>
				vPortFree( pxTCB );
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7fe f895 	bl	80067b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800868a:	e018      	b.n	80086be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008692:	2b01      	cmp	r3, #1
 8008694:	d103      	bne.n	800869e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f7fe f88c 	bl	80067b4 <vPortFree>
	}
 800869c:	e00f      	b.n	80086be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d00a      	beq.n	80086be <prvDeleteTCB+0x56>
	__asm volatile
 80086a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ac:	f383 8811 	msr	BASEPRI, r3
 80086b0:	f3bf 8f6f 	isb	sy
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	60fb      	str	r3, [r7, #12]
}
 80086ba:	bf00      	nop
 80086bc:	e7fe      	b.n	80086bc <prvDeleteTCB+0x54>
	}
 80086be:	bf00      	nop
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
	...

080086c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086ce:	4b0c      	ldr	r3, [pc, #48]	; (8008700 <prvResetNextTaskUnblockTime+0x38>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d104      	bne.n	80086e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086d8:	4b0a      	ldr	r3, [pc, #40]	; (8008704 <prvResetNextTaskUnblockTime+0x3c>)
 80086da:	f04f 32ff 	mov.w	r2, #4294967295
 80086de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80086e0:	e008      	b.n	80086f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e2:	4b07      	ldr	r3, [pc, #28]	; (8008700 <prvResetNextTaskUnblockTime+0x38>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	4a04      	ldr	r2, [pc, #16]	; (8008704 <prvResetNextTaskUnblockTime+0x3c>)
 80086f2:	6013      	str	r3, [r2, #0]
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	20004a68 	.word	0x20004a68
 8008704:	20004ad0 	.word	0x20004ad0

08008708 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800870e:	4b0b      	ldr	r3, [pc, #44]	; (800873c <xTaskGetSchedulerState+0x34>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d102      	bne.n	800871c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008716:	2301      	movs	r3, #1
 8008718:	607b      	str	r3, [r7, #4]
 800871a:	e008      	b.n	800872e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800871c:	4b08      	ldr	r3, [pc, #32]	; (8008740 <xTaskGetSchedulerState+0x38>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d102      	bne.n	800872a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008724:	2302      	movs	r3, #2
 8008726:	607b      	str	r3, [r7, #4]
 8008728:	e001      	b.n	800872e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800872a:	2300      	movs	r3, #0
 800872c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800872e:	687b      	ldr	r3, [r7, #4]
	}
 8008730:	4618      	mov	r0, r3
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	20004abc 	.word	0x20004abc
 8008740:	20004ad8 	.word	0x20004ad8

08008744 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008750:	2300      	movs	r3, #0
 8008752:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d056      	beq.n	8008808 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800875a:	4b2e      	ldr	r3, [pc, #184]	; (8008814 <xTaskPriorityDisinherit+0xd0>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	693a      	ldr	r2, [r7, #16]
 8008760:	429a      	cmp	r2, r3
 8008762:	d00a      	beq.n	800877a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008768:	f383 8811 	msr	BASEPRI, r3
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f3bf 8f4f 	dsb	sy
 8008774:	60fb      	str	r3, [r7, #12]
}
 8008776:	bf00      	nop
 8008778:	e7fe      	b.n	8008778 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10a      	bne.n	8008798 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008786:	f383 8811 	msr	BASEPRI, r3
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	60bb      	str	r3, [r7, #8]
}
 8008794:	bf00      	nop
 8008796:	e7fe      	b.n	8008796 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800879c:	1e5a      	subs	r2, r3, #1
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d02c      	beq.n	8008808 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d128      	bne.n	8008808 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	3304      	adds	r3, #4
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7fe f9a2 	bl	8006b04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d8:	4b0f      	ldr	r3, [pc, #60]	; (8008818 <xTaskPriorityDisinherit+0xd4>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	429a      	cmp	r2, r3
 80087de:	d903      	bls.n	80087e8 <xTaskPriorityDisinherit+0xa4>
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e4:	4a0c      	ldr	r2, [pc, #48]	; (8008818 <xTaskPriorityDisinherit+0xd4>)
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ec:	4613      	mov	r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4a09      	ldr	r2, [pc, #36]	; (800881c <xTaskPriorityDisinherit+0xd8>)
 80087f6:	441a      	add	r2, r3
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	3304      	adds	r3, #4
 80087fc:	4619      	mov	r1, r3
 80087fe:	4610      	mov	r0, r2
 8008800:	f7fe f923 	bl	8006a4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008804:	2301      	movs	r3, #1
 8008806:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008808:	697b      	ldr	r3, [r7, #20]
	}
 800880a:	4618      	mov	r0, r3
 800880c:	3718      	adds	r7, #24
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	200045dc 	.word	0x200045dc
 8008818:	20004ab8 	.word	0x20004ab8
 800881c:	200045e0 	.word	0x200045e0

08008820 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008830:	4b20      	ldr	r3, [pc, #128]	; (80088b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	3304      	adds	r3, #4
 8008836:	4618      	mov	r0, r3
 8008838:	f7fe f964 	bl	8006b04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008842:	d10a      	bne.n	800885a <prvAddCurrentTaskToDelayedList+0x3a>
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d007      	beq.n	800885a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800884a:	4b1a      	ldr	r3, [pc, #104]	; (80088b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	3304      	adds	r3, #4
 8008850:	4619      	mov	r1, r3
 8008852:	4819      	ldr	r0, [pc, #100]	; (80088b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008854:	f7fe f8f9 	bl	8006a4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008858:	e026      	b.n	80088a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4413      	add	r3, r2
 8008860:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008862:	4b14      	ldr	r3, [pc, #80]	; (80088b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800886a:	68ba      	ldr	r2, [r7, #8]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	429a      	cmp	r2, r3
 8008870:	d209      	bcs.n	8008886 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008872:	4b12      	ldr	r3, [pc, #72]	; (80088bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	4b0f      	ldr	r3, [pc, #60]	; (80088b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	3304      	adds	r3, #4
 800887c:	4619      	mov	r1, r3
 800887e:	4610      	mov	r0, r2
 8008880:	f7fe f907 	bl	8006a92 <vListInsert>
}
 8008884:	e010      	b.n	80088a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008886:	4b0e      	ldr	r3, [pc, #56]	; (80088c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	3304      	adds	r3, #4
 8008890:	4619      	mov	r1, r3
 8008892:	4610      	mov	r0, r2
 8008894:	f7fe f8fd 	bl	8006a92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008898:	4b0a      	ldr	r3, [pc, #40]	; (80088c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d202      	bcs.n	80088a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80088a2:	4a08      	ldr	r2, [pc, #32]	; (80088c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	6013      	str	r3, [r2, #0]
}
 80088a8:	bf00      	nop
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	20004ab4 	.word	0x20004ab4
 80088b4:	200045dc 	.word	0x200045dc
 80088b8:	20004a9c 	.word	0x20004a9c
 80088bc:	20004a6c 	.word	0x20004a6c
 80088c0:	20004a68 	.word	0x20004a68
 80088c4:	20004ad0 	.word	0x20004ad0

080088c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b08a      	sub	sp, #40	; 0x28
 80088cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80088ce:	2300      	movs	r3, #0
 80088d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80088d2:	f000 fb07 	bl	8008ee4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80088d6:	4b1c      	ldr	r3, [pc, #112]	; (8008948 <xTimerCreateTimerTask+0x80>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d021      	beq.n	8008922 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80088de:	2300      	movs	r3, #0
 80088e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80088e6:	1d3a      	adds	r2, r7, #4
 80088e8:	f107 0108 	add.w	r1, r7, #8
 80088ec:	f107 030c 	add.w	r3, r7, #12
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7fd fe79 	bl	80065e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	9202      	str	r2, [sp, #8]
 80088fe:	9301      	str	r3, [sp, #4]
 8008900:	2302      	movs	r3, #2
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	2300      	movs	r3, #0
 8008906:	460a      	mov	r2, r1
 8008908:	4910      	ldr	r1, [pc, #64]	; (800894c <xTimerCreateTimerTask+0x84>)
 800890a:	4811      	ldr	r0, [pc, #68]	; (8008950 <xTimerCreateTimerTask+0x88>)
 800890c:	f7ff f860 	bl	80079d0 <xTaskCreateStatic>
 8008910:	4603      	mov	r3, r0
 8008912:	4a10      	ldr	r2, [pc, #64]	; (8008954 <xTimerCreateTimerTask+0x8c>)
 8008914:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008916:	4b0f      	ldr	r3, [pc, #60]	; (8008954 <xTimerCreateTimerTask+0x8c>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800891e:	2301      	movs	r3, #1
 8008920:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10a      	bne.n	800893e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892c:	f383 8811 	msr	BASEPRI, r3
 8008930:	f3bf 8f6f 	isb	sy
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	613b      	str	r3, [r7, #16]
}
 800893a:	bf00      	nop
 800893c:	e7fe      	b.n	800893c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800893e:	697b      	ldr	r3, [r7, #20]
}
 8008940:	4618      	mov	r0, r3
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	20004b0c 	.word	0x20004b0c
 800894c:	08009efc 	.word	0x08009efc
 8008950:	08008a8d 	.word	0x08008a8d
 8008954:	20004b10 	.word	0x20004b10

08008958 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b08a      	sub	sp, #40	; 0x28
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	60b9      	str	r1, [r7, #8]
 8008962:	607a      	str	r2, [r7, #4]
 8008964:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008966:	2300      	movs	r3, #0
 8008968:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10a      	bne.n	8008986 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	623b      	str	r3, [r7, #32]
}
 8008982:	bf00      	nop
 8008984:	e7fe      	b.n	8008984 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008986:	4b1a      	ldr	r3, [pc, #104]	; (80089f0 <xTimerGenericCommand+0x98>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d02a      	beq.n	80089e4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2b05      	cmp	r3, #5
 800899e:	dc18      	bgt.n	80089d2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80089a0:	f7ff feb2 	bl	8008708 <xTaskGetSchedulerState>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d109      	bne.n	80089be <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80089aa:	4b11      	ldr	r3, [pc, #68]	; (80089f0 <xTimerGenericCommand+0x98>)
 80089ac:	6818      	ldr	r0, [r3, #0]
 80089ae:	f107 0110 	add.w	r1, r7, #16
 80089b2:	2300      	movs	r3, #0
 80089b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089b6:	f7fe fc23 	bl	8007200 <xQueueGenericSend>
 80089ba:	6278      	str	r0, [r7, #36]	; 0x24
 80089bc:	e012      	b.n	80089e4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80089be:	4b0c      	ldr	r3, [pc, #48]	; (80089f0 <xTimerGenericCommand+0x98>)
 80089c0:	6818      	ldr	r0, [r3, #0]
 80089c2:	f107 0110 	add.w	r1, r7, #16
 80089c6:	2300      	movs	r3, #0
 80089c8:	2200      	movs	r2, #0
 80089ca:	f7fe fc19 	bl	8007200 <xQueueGenericSend>
 80089ce:	6278      	str	r0, [r7, #36]	; 0x24
 80089d0:	e008      	b.n	80089e4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80089d2:	4b07      	ldr	r3, [pc, #28]	; (80089f0 <xTimerGenericCommand+0x98>)
 80089d4:	6818      	ldr	r0, [r3, #0]
 80089d6:	f107 0110 	add.w	r1, r7, #16
 80089da:	2300      	movs	r3, #0
 80089dc:	683a      	ldr	r2, [r7, #0]
 80089de:	f7fe fd0d 	bl	80073fc <xQueueGenericSendFromISR>
 80089e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80089e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3728      	adds	r7, #40	; 0x28
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	20004b0c 	.word	0x20004b0c

080089f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b088      	sub	sp, #32
 80089f8:	af02      	add	r7, sp, #8
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089fe:	4b22      	ldr	r3, [pc, #136]	; (8008a88 <prvProcessExpiredTimer+0x94>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7fe f879 	bl	8006b04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a18:	f003 0304 	and.w	r3, r3, #4
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d022      	beq.n	8008a66 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	699a      	ldr	r2, [r3, #24]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	18d1      	adds	r1, r2, r3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	6978      	ldr	r0, [r7, #20]
 8008a2e:	f000 f8d1 	bl	8008bd4 <prvInsertTimerInActiveList>
 8008a32:	4603      	mov	r3, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d01f      	beq.n	8008a78 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a38:	2300      	movs	r3, #0
 8008a3a:	9300      	str	r3, [sp, #0]
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	2100      	movs	r1, #0
 8008a42:	6978      	ldr	r0, [r7, #20]
 8008a44:	f7ff ff88 	bl	8008958 <xTimerGenericCommand>
 8008a48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d113      	bne.n	8008a78 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	60fb      	str	r3, [r7, #12]
}
 8008a62:	bf00      	nop
 8008a64:	e7fe      	b.n	8008a64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a6c:	f023 0301 	bic.w	r3, r3, #1
 8008a70:	b2da      	uxtb	r2, r3
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	6a1b      	ldr	r3, [r3, #32]
 8008a7c:	6978      	ldr	r0, [r7, #20]
 8008a7e:	4798      	blx	r3
}
 8008a80:	bf00      	nop
 8008a82:	3718      	adds	r7, #24
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	20004b04 	.word	0x20004b04

08008a8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a94:	f107 0308 	add.w	r3, r7, #8
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 f857 	bl	8008b4c <prvGetNextExpireTime>
 8008a9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	68f8      	ldr	r0, [r7, #12]
 8008aa6:	f000 f803 	bl	8008ab0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008aaa:	f000 f8d5 	bl	8008c58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008aae:	e7f1      	b.n	8008a94 <prvTimerTask+0x8>

08008ab0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008aba:	f7ff fa43 	bl	8007f44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008abe:	f107 0308 	add.w	r3, r7, #8
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 f866 	bl	8008b94 <prvSampleTimeNow>
 8008ac8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d130      	bne.n	8008b32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d10a      	bne.n	8008aec <prvProcessTimerOrBlockTask+0x3c>
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d806      	bhi.n	8008aec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008ade:	f7ff fa3f 	bl	8007f60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008ae2:	68f9      	ldr	r1, [r7, #12]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff ff85 	bl	80089f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008aea:	e024      	b.n	8008b36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d008      	beq.n	8008b04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008af2:	4b13      	ldr	r3, [pc, #76]	; (8008b40 <prvProcessTimerOrBlockTask+0x90>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <prvProcessTimerOrBlockTask+0x50>
 8008afc:	2301      	movs	r3, #1
 8008afe:	e000      	b.n	8008b02 <prvProcessTimerOrBlockTask+0x52>
 8008b00:	2300      	movs	r3, #0
 8008b02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008b04:	4b0f      	ldr	r3, [pc, #60]	; (8008b44 <prvProcessTimerOrBlockTask+0x94>)
 8008b06:	6818      	ldr	r0, [r3, #0]
 8008b08:	687a      	ldr	r2, [r7, #4]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	683a      	ldr	r2, [r7, #0]
 8008b10:	4619      	mov	r1, r3
 8008b12:	f7fe ff29 	bl	8007968 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008b16:	f7ff fa23 	bl	8007f60 <xTaskResumeAll>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d10a      	bne.n	8008b36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008b20:	4b09      	ldr	r3, [pc, #36]	; (8008b48 <prvProcessTimerOrBlockTask+0x98>)
 8008b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b26:	601a      	str	r2, [r3, #0]
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	f3bf 8f6f 	isb	sy
}
 8008b30:	e001      	b.n	8008b36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008b32:	f7ff fa15 	bl	8007f60 <xTaskResumeAll>
}
 8008b36:	bf00      	nop
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	20004b08 	.word	0x20004b08
 8008b44:	20004b0c 	.word	0x20004b0c
 8008b48:	e000ed04 	.word	0xe000ed04

08008b4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b54:	4b0e      	ldr	r3, [pc, #56]	; (8008b90 <prvGetNextExpireTime+0x44>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d101      	bne.n	8008b62 <prvGetNextExpireTime+0x16>
 8008b5e:	2201      	movs	r2, #1
 8008b60:	e000      	b.n	8008b64 <prvGetNextExpireTime+0x18>
 8008b62:	2200      	movs	r2, #0
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d105      	bne.n	8008b7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b70:	4b07      	ldr	r3, [pc, #28]	; (8008b90 <prvGetNextExpireTime+0x44>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	60fb      	str	r3, [r7, #12]
 8008b7a:	e001      	b.n	8008b80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008b80:	68fb      	ldr	r3, [r7, #12]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3714      	adds	r7, #20
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	20004b04 	.word	0x20004b04

08008b94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b9c:	f7ff fa7e 	bl	800809c <xTaskGetTickCount>
 8008ba0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ba2:	4b0b      	ldr	r3, [pc, #44]	; (8008bd0 <prvSampleTimeNow+0x3c>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	68fa      	ldr	r2, [r7, #12]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d205      	bcs.n	8008bb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008bac:	f000 f936 	bl	8008e1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	e002      	b.n	8008bbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008bbe:	4a04      	ldr	r2, [pc, #16]	; (8008bd0 <prvSampleTimeNow+0x3c>)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	20004b14 	.word	0x20004b14

08008bd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008be2:	2300      	movs	r3, #0
 8008be4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	68ba      	ldr	r2, [r7, #8]
 8008bea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008bf2:	68ba      	ldr	r2, [r7, #8]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d812      	bhi.n	8008c20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	1ad2      	subs	r2, r2, r3
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d302      	bcc.n	8008c0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	617b      	str	r3, [r7, #20]
 8008c0c:	e01b      	b.n	8008c46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008c0e:	4b10      	ldr	r3, [pc, #64]	; (8008c50 <prvInsertTimerInActiveList+0x7c>)
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	3304      	adds	r3, #4
 8008c16:	4619      	mov	r1, r3
 8008c18:	4610      	mov	r0, r2
 8008c1a:	f7fd ff3a 	bl	8006a92 <vListInsert>
 8008c1e:	e012      	b.n	8008c46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d206      	bcs.n	8008c36 <prvInsertTimerInActiveList+0x62>
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d302      	bcc.n	8008c36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008c30:	2301      	movs	r3, #1
 8008c32:	617b      	str	r3, [r7, #20]
 8008c34:	e007      	b.n	8008c46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008c36:	4b07      	ldr	r3, [pc, #28]	; (8008c54 <prvInsertTimerInActiveList+0x80>)
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	3304      	adds	r3, #4
 8008c3e:	4619      	mov	r1, r3
 8008c40:	4610      	mov	r0, r2
 8008c42:	f7fd ff26 	bl	8006a92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008c46:	697b      	ldr	r3, [r7, #20]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3718      	adds	r7, #24
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	20004b08 	.word	0x20004b08
 8008c54:	20004b04 	.word	0x20004b04

08008c58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08e      	sub	sp, #56	; 0x38
 8008c5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c5e:	e0ca      	b.n	8008df6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	da18      	bge.n	8008c98 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008c66:	1d3b      	adds	r3, r7, #4
 8008c68:	3304      	adds	r3, #4
 8008c6a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10a      	bne.n	8008c88 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c76:	f383 8811 	msr	BASEPRI, r3
 8008c7a:	f3bf 8f6f 	isb	sy
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	61fb      	str	r3, [r7, #28]
}
 8008c84:	bf00      	nop
 8008c86:	e7fe      	b.n	8008c86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c8e:	6850      	ldr	r0, [r2, #4]
 8008c90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c92:	6892      	ldr	r2, [r2, #8]
 8008c94:	4611      	mov	r1, r2
 8008c96:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f2c0 80aa 	blt.w	8008df4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca6:	695b      	ldr	r3, [r3, #20]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d004      	beq.n	8008cb6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cae:	3304      	adds	r3, #4
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7fd ff27 	bl	8006b04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008cb6:	463b      	mov	r3, r7
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7ff ff6b 	bl	8008b94 <prvSampleTimeNow>
 8008cbe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b09      	cmp	r3, #9
 8008cc4:	f200 8097 	bhi.w	8008df6 <prvProcessReceivedCommands+0x19e>
 8008cc8:	a201      	add	r2, pc, #4	; (adr r2, 8008cd0 <prvProcessReceivedCommands+0x78>)
 8008cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cce:	bf00      	nop
 8008cd0:	08008cf9 	.word	0x08008cf9
 8008cd4:	08008cf9 	.word	0x08008cf9
 8008cd8:	08008cf9 	.word	0x08008cf9
 8008cdc:	08008d6d 	.word	0x08008d6d
 8008ce0:	08008d81 	.word	0x08008d81
 8008ce4:	08008dcb 	.word	0x08008dcb
 8008ce8:	08008cf9 	.word	0x08008cf9
 8008cec:	08008cf9 	.word	0x08008cf9
 8008cf0:	08008d6d 	.word	0x08008d6d
 8008cf4:	08008d81 	.word	0x08008d81
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008cfe:	f043 0301 	orr.w	r3, r3, #1
 8008d02:	b2da      	uxtb	r2, r3
 8008d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	18d1      	adds	r1, r2, r3
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d18:	f7ff ff5c 	bl	8008bd4 <prvInsertTimerInActiveList>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d069      	beq.n	8008df6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d24:	6a1b      	ldr	r3, [r3, #32]
 8008d26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d30:	f003 0304 	and.w	r3, r3, #4
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d05e      	beq.n	8008df6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008d38:	68ba      	ldr	r2, [r7, #8]
 8008d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3c:	699b      	ldr	r3, [r3, #24]
 8008d3e:	441a      	add	r2, r3
 8008d40:	2300      	movs	r3, #0
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	2300      	movs	r3, #0
 8008d46:	2100      	movs	r1, #0
 8008d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d4a:	f7ff fe05 	bl	8008958 <xTimerGenericCommand>
 8008d4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d14f      	bne.n	8008df6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	61bb      	str	r3, [r7, #24]
}
 8008d68:	bf00      	nop
 8008d6a:	e7fe      	b.n	8008d6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d72:	f023 0301 	bic.w	r3, r3, #1
 8008d76:	b2da      	uxtb	r2, r3
 8008d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008d7e:	e03a      	b.n	8008df6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d86:	f043 0301 	orr.w	r3, r3, #1
 8008d8a:	b2da      	uxtb	r2, r3
 8008d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d96:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10a      	bne.n	8008db6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	617b      	str	r3, [r7, #20]
}
 8008db2:	bf00      	nop
 8008db4:	e7fe      	b.n	8008db4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db8:	699a      	ldr	r2, [r3, #24]
 8008dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dbc:	18d1      	adds	r1, r2, r3
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dc4:	f7ff ff06 	bl	8008bd4 <prvInsertTimerInActiveList>
					break;
 8008dc8:	e015      	b.n	8008df6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d103      	bne.n	8008de0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dda:	f7fd fceb 	bl	80067b4 <vPortFree>
 8008dde:	e00a      	b.n	8008df6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008de6:	f023 0301 	bic.w	r3, r3, #1
 8008dea:	b2da      	uxtb	r2, r3
 8008dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008df2:	e000      	b.n	8008df6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008df4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008df6:	4b08      	ldr	r3, [pc, #32]	; (8008e18 <prvProcessReceivedCommands+0x1c0>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	1d39      	adds	r1, r7, #4
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe fb98 	bl	8007534 <xQueueReceive>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	f47f af2a 	bne.w	8008c60 <prvProcessReceivedCommands+0x8>
	}
}
 8008e0c:	bf00      	nop
 8008e0e:	bf00      	nop
 8008e10:	3730      	adds	r7, #48	; 0x30
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	20004b0c 	.word	0x20004b0c

08008e1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b088      	sub	sp, #32
 8008e20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e22:	e048      	b.n	8008eb6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e24:	4b2d      	ldr	r3, [pc, #180]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e2e:	4b2b      	ldr	r3, [pc, #172]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	3304      	adds	r3, #4
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7fd fe61 	bl	8006b04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	6a1b      	ldr	r3, [r3, #32]
 8008e46:	68f8      	ldr	r0, [r7, #12]
 8008e48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e50:	f003 0304 	and.w	r3, r3, #4
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d02e      	beq.n	8008eb6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	4413      	add	r3, r2
 8008e60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d90e      	bls.n	8008e88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	68ba      	ldr	r2, [r7, #8]
 8008e6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e76:	4b19      	ldr	r3, [pc, #100]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4610      	mov	r0, r2
 8008e82:	f7fd fe06 	bl	8006a92 <vListInsert>
 8008e86:	e016      	b.n	8008eb6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e88:	2300      	movs	r3, #0
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	2100      	movs	r1, #0
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f7ff fd60 	bl	8008958 <xTimerGenericCommand>
 8008e98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d10a      	bne.n	8008eb6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	603b      	str	r3, [r7, #0]
}
 8008eb2:	bf00      	nop
 8008eb4:	e7fe      	b.n	8008eb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008eb6:	4b09      	ldr	r3, [pc, #36]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1b1      	bne.n	8008e24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008ec0:	4b06      	ldr	r3, [pc, #24]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008ec6:	4b06      	ldr	r3, [pc, #24]	; (8008ee0 <prvSwitchTimerLists+0xc4>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a04      	ldr	r2, [pc, #16]	; (8008edc <prvSwitchTimerLists+0xc0>)
 8008ecc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008ece:	4a04      	ldr	r2, [pc, #16]	; (8008ee0 <prvSwitchTimerLists+0xc4>)
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	6013      	str	r3, [r2, #0]
}
 8008ed4:	bf00      	nop
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	20004b04 	.word	0x20004b04
 8008ee0:	20004b08 	.word	0x20004b08

08008ee4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008eea:	f7fd ff63 	bl	8006db4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008eee:	4b15      	ldr	r3, [pc, #84]	; (8008f44 <prvCheckForValidListAndQueue+0x60>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d120      	bne.n	8008f38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ef6:	4814      	ldr	r0, [pc, #80]	; (8008f48 <prvCheckForValidListAndQueue+0x64>)
 8008ef8:	f7fd fd7a 	bl	80069f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008efc:	4813      	ldr	r0, [pc, #76]	; (8008f4c <prvCheckForValidListAndQueue+0x68>)
 8008efe:	f7fd fd77 	bl	80069f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008f02:	4b13      	ldr	r3, [pc, #76]	; (8008f50 <prvCheckForValidListAndQueue+0x6c>)
 8008f04:	4a10      	ldr	r2, [pc, #64]	; (8008f48 <prvCheckForValidListAndQueue+0x64>)
 8008f06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008f08:	4b12      	ldr	r3, [pc, #72]	; (8008f54 <prvCheckForValidListAndQueue+0x70>)
 8008f0a:	4a10      	ldr	r2, [pc, #64]	; (8008f4c <prvCheckForValidListAndQueue+0x68>)
 8008f0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008f0e:	2300      	movs	r3, #0
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	4b11      	ldr	r3, [pc, #68]	; (8008f58 <prvCheckForValidListAndQueue+0x74>)
 8008f14:	4a11      	ldr	r2, [pc, #68]	; (8008f5c <prvCheckForValidListAndQueue+0x78>)
 8008f16:	2110      	movs	r1, #16
 8008f18:	200a      	movs	r0, #10
 8008f1a:	f7fe f8d5 	bl	80070c8 <xQueueGenericCreateStatic>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	4a08      	ldr	r2, [pc, #32]	; (8008f44 <prvCheckForValidListAndQueue+0x60>)
 8008f22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008f24:	4b07      	ldr	r3, [pc, #28]	; (8008f44 <prvCheckForValidListAndQueue+0x60>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d005      	beq.n	8008f38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008f2c:	4b05      	ldr	r3, [pc, #20]	; (8008f44 <prvCheckForValidListAndQueue+0x60>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	490b      	ldr	r1, [pc, #44]	; (8008f60 <prvCheckForValidListAndQueue+0x7c>)
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fe fcee 	bl	8007914 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f38:	f7fd ff6c 	bl	8006e14 <vPortExitCritical>
}
 8008f3c:	bf00      	nop
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	20004b0c 	.word	0x20004b0c
 8008f48:	20004adc 	.word	0x20004adc
 8008f4c:	20004af0 	.word	0x20004af0
 8008f50:	20004b04 	.word	0x20004b04
 8008f54:	20004b08 	.word	0x20004b08
 8008f58:	20004bb8 	.word	0x20004bb8
 8008f5c:	20004b18 	.word	0x20004b18
 8008f60:	08009f04 	.word	0x08009f04

08008f64 <gyroStart>:
#include "i2c.h"


// Enable and configure ICM-20948 gyroscope
// -------------------------------------------------------------------
void gyroStart() {
 8008f64:	b580      	push	{r7, lr}
 8008f66:	af00      	add	r7, sp, #0
	writeByte(0x07, 0x07); // Write 8'b00000111 to ICM register 7 (PWR_MGMT_2), disable Gyroscope (all axes)
 8008f68:	2107      	movs	r1, #7
 8008f6a:	2007      	movs	r0, #7
 8008f6c:	f000 f87c 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008f70:	200a      	movs	r0, #10
 8008f72:	f7fd faf2 	bl	800655a <osDelayUntil>
	writeByte(0x07, 0x00); // Enable Accelerometer and Gyroscope (all axes)
 8008f76:	2100      	movs	r1, #0
 8008f78:	2007      	movs	r0, #7
 8008f7a:	f000 f875 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008f7e:	200a      	movs	r0, #10
 8008f80:	f7fd faeb 	bl	800655a <osDelayUntil>
}
 8008f84:	bf00      	nop
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <gyroInit>:

void gyroInit() {
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	af00      	add	r7, sp, #0
	writeByte(0x06, 0x00);	// Write 0x00 to ICM register 6 (PWR_MGMT_1), wakes chip from sleep mode,
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	2006      	movs	r0, #6
 8008f90:	f000 f86a 	bl	8009068 <writeByte>
							//turn off low power, Internal 20MHz oscillator
	osDelayUntil(10);
 8008f94:	200a      	movs	r0, #10
 8008f96:	f7fd fae0 	bl	800655a <osDelayUntil>
	writeByte(0x03, 0x80);	// Enables DMP (Digital Motion Processor) features
 8008f9a:	2180      	movs	r1, #128	; 0x80
 8008f9c:	2003      	movs	r0, #3
 8008f9e:	f000 f863 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008fa2:	200a      	movs	r0, #10
 8008fa4:	f7fd fad9 	bl	800655a <osDelayUntil>
	writeByte(0x07, 0x07);	// Disable Gyroscope (all axes)
 8008fa8:	2107      	movs	r1, #7
 8008faa:	2007      	movs	r0, #7
 8008fac:	f000 f85c 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008fb0:	200a      	movs	r0, #10
 8008fb2:	f7fd fad2 	bl	800655a <osDelayUntil>
	writeByte(0x06, 0x01);	// Auto select best available clock source
 8008fb6:	2101      	movs	r1, #1
 8008fb8:	2006      	movs	r0, #6
 8008fba:	f000 f855 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008fbe:	200a      	movs	r0, #10
 8008fc0:	f7fd facb 	bl	800655a <osDelayUntil>
	writeByte(0x7F, 0x20);	// Switch to USER BANK 2
 8008fc4:	2120      	movs	r1, #32
 8008fc6:	207f      	movs	r0, #127	; 0x7f
 8008fc8:	f000 f84e 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008fcc:	200a      	movs	r0, #10
 8008fce:	f7fd fac4 	bl	800655a <osDelayUntil>
	writeByte(0x01, 0x2F);	// Config gyro, enable gyro DLPF, set gyro Full Scale to +-2000dps,
 8008fd2:	212f      	movs	r1, #47	; 0x2f
 8008fd4:	2001      	movs	r0, #1
 8008fd6:	f000 f847 	bl	8009068 <writeByte>
							// gyro low pass filter = 3'b101
	osDelayUntil(10);
 8008fda:	200a      	movs	r0, #10
 8008fdc:	f7fd fabd 	bl	800655a <osDelayUntil>
	writeByte(0x0, 0x00);	// Set gyro sample rate divider = 1 + 0(GYRO_SMPLRT_DIV[7:0])
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	2000      	movs	r0, #0
 8008fe4:	f000 f840 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008fe8:	200a      	movs	r0, #10
 8008fea:	f7fd fab6 	bl	800655a <osDelayUntil>
	writeByte(0x7F, 0x00);	// Switch to USER BANK 0
 8008fee:	2100      	movs	r1, #0
 8008ff0:	207f      	movs	r0, #127	; 0x7f
 8008ff2:	f000 f839 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8008ff6:	200a      	movs	r0, #10
 8008ff8:	f7fd faaf 	bl	800655a <osDelayUntil>
	writeByte(0x07, 0x00);	// Enable Gyroscope and Accelerometer
 8008ffc:	2100      	movs	r1, #0
 8008ffe:	2007      	movs	r0, #7
 8009000:	f000 f832 	bl	8009068 <writeByte>
	osDelayUntil(10);
 8009004:	200a      	movs	r0, #10
 8009006:	f7fd faa8 	bl	800655a <osDelayUntil>
}
 800900a:	bf00      	nop
 800900c:	bd80      	pop	{r7, pc}
	...

08009010 <readByte>:
uint8_t i2cBuffer[20];
uint8_t ICMAddr = 0x68;

// Helper functions to transmit and receive data from ICM using I2C
// -------------------------------------------------------------------
void readByte(uint8_t addr, uint8_t *data) {
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af02      	add	r7, sp, #8
 8009016:	4603      	mov	r3, r0
 8009018:	6039      	str	r1, [r7, #0]
 800901a:	71fb      	strb	r3, [r7, #7]
	i2cBuffer[0] = addr;
 800901c:	4a0f      	ldr	r2, [pc, #60]	; (800905c <readByte+0x4c>)
 800901e:	79fb      	ldrb	r3, [r7, #7]
 8009020:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 1, 10);
 8009022:	4b0f      	ldr	r3, [pc, #60]	; (8009060 <readByte+0x50>)
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	b29b      	uxth	r3, r3
 8009028:	005b      	lsls	r3, r3, #1
 800902a:	b299      	uxth	r1, r3
 800902c:	230a      	movs	r3, #10
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	2301      	movs	r3, #1
 8009032:	4a0a      	ldr	r2, [pc, #40]	; (800905c <readByte+0x4c>)
 8009034:	480b      	ldr	r0, [pc, #44]	; (8009064 <readByte+0x54>)
 8009036:	f7f9 ff0f 	bl	8002e58 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ICMAddr << 1, data, 2, 20);
 800903a:	4b09      	ldr	r3, [pc, #36]	; (8009060 <readByte+0x50>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	b29b      	uxth	r3, r3
 8009040:	005b      	lsls	r3, r3, #1
 8009042:	b299      	uxth	r1, r3
 8009044:	2314      	movs	r3, #20
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	2302      	movs	r3, #2
 800904a:	683a      	ldr	r2, [r7, #0]
 800904c:	4805      	ldr	r0, [pc, #20]	; (8009064 <readByte+0x54>)
 800904e:	f7fa f801 	bl	8003054 <HAL_I2C_Master_Receive>
}
 8009052:	bf00      	nop
 8009054:	3708      	adds	r7, #8
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	20004c08 	.word	0x20004c08
 8009060:	20000018 	.word	0x20000018
 8009064:	2000009c 	.word	0x2000009c

08009068 <writeByte>:

void writeByte(uint8_t addr, uint8_t data) {
 8009068:	b580      	push	{r7, lr}
 800906a:	b084      	sub	sp, #16
 800906c:	af02      	add	r7, sp, #8
 800906e:	4603      	mov	r3, r0
 8009070:	460a      	mov	r2, r1
 8009072:	71fb      	strb	r3, [r7, #7]
 8009074:	4613      	mov	r3, r2
 8009076:	71bb      	strb	r3, [r7, #6]
	i2cBuffer[0] = addr;
 8009078:	4a0a      	ldr	r2, [pc, #40]	; (80090a4 <writeByte+0x3c>)
 800907a:	79fb      	ldrb	r3, [r7, #7]
 800907c:	7013      	strb	r3, [r2, #0]
	i2cBuffer[1] = data;
 800907e:	4a09      	ldr	r2, [pc, #36]	; (80090a4 <writeByte+0x3c>)
 8009080:	79bb      	ldrb	r3, [r7, #6]
 8009082:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 2, 20);
 8009084:	4b08      	ldr	r3, [pc, #32]	; (80090a8 <writeByte+0x40>)
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	b29b      	uxth	r3, r3
 800908a:	005b      	lsls	r3, r3, #1
 800908c:	b299      	uxth	r1, r3
 800908e:	2314      	movs	r3, #20
 8009090:	9300      	str	r3, [sp, #0]
 8009092:	2302      	movs	r3, #2
 8009094:	4a03      	ldr	r2, [pc, #12]	; (80090a4 <writeByte+0x3c>)
 8009096:	4805      	ldr	r0, [pc, #20]	; (80090ac <writeByte+0x44>)
 8009098:	f7f9 fede 	bl	8002e58 <HAL_I2C_Master_Transmit>
}
 800909c:	bf00      	nop
 800909e:	3708      	adds	r7, #8
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	20004c08 	.word	0x20004c08
 80090a8:	20000018 	.word	0x20000018
 80090ac:	2000009c 	.word	0x2000009c

080090b0 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80090b6:	2300      	movs	r3, #0
 80090b8:	71fb      	strb	r3, [r7, #7]
 80090ba:	e026      	b.n	800910a <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80090bc:	79fb      	ldrb	r3, [r7, #7]
 80090be:	3b50      	subs	r3, #80	; 0x50
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2100      	movs	r1, #0
 80090c4:	4618      	mov	r0, r3
 80090c6:	f000 f82b 	bl	8009120 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80090ca:	2100      	movs	r1, #0
 80090cc:	2000      	movs	r0, #0
 80090ce:	f000 f827 	bl	8009120 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80090d2:	2100      	movs	r1, #0
 80090d4:	2010      	movs	r0, #16
 80090d6:	f000 f823 	bl	8009120 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80090da:	2300      	movs	r3, #0
 80090dc:	71bb      	strb	r3, [r7, #6]
 80090de:	e00d      	b.n	80090fc <OLED_Refresh_Gram+0x4c>
 80090e0:	79ba      	ldrb	r2, [r7, #6]
 80090e2:	79fb      	ldrb	r3, [r7, #7]
 80090e4:	490d      	ldr	r1, [pc, #52]	; (800911c <OLED_Refresh_Gram+0x6c>)
 80090e6:	00d2      	lsls	r2, r2, #3
 80090e8:	440a      	add	r2, r1
 80090ea:	4413      	add	r3, r2
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	2101      	movs	r1, #1
 80090f0:	4618      	mov	r0, r3
 80090f2:	f000 f815 	bl	8009120 <OLED_WR_Byte>
 80090f6:	79bb      	ldrb	r3, [r7, #6]
 80090f8:	3301      	adds	r3, #1
 80090fa:	71bb      	strb	r3, [r7, #6]
 80090fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009100:	2b00      	cmp	r3, #0
 8009102:	daed      	bge.n	80090e0 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8009104:	79fb      	ldrb	r3, [r7, #7]
 8009106:	3301      	adds	r3, #1
 8009108:	71fb      	strb	r3, [r7, #7]
 800910a:	79fb      	ldrb	r3, [r7, #7]
 800910c:	2b07      	cmp	r3, #7
 800910e:	d9d5      	bls.n	80090bc <OLED_Refresh_Gram+0xc>
	}   
}
 8009110:	bf00      	nop
 8009112:	bf00      	nop
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	20004c1c 	.word	0x20004c1c

08009120 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	4603      	mov	r3, r0
 8009128:	460a      	mov	r2, r1
 800912a:	71fb      	strb	r3, [r7, #7]
 800912c:	4613      	mov	r3, r2
 800912e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8009130:	79bb      	ldrb	r3, [r7, #6]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d006      	beq.n	8009144 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8009136:	2201      	movs	r2, #1
 8009138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800913c:	481c      	ldr	r0, [pc, #112]	; (80091b0 <OLED_WR_Byte+0x90>)
 800913e:	f7f9 fd13 	bl	8002b68 <HAL_GPIO_WritePin>
 8009142:	e005      	b.n	8009150 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8009144:	2200      	movs	r2, #0
 8009146:	f44f 7180 	mov.w	r1, #256	; 0x100
 800914a:	4819      	ldr	r0, [pc, #100]	; (80091b0 <OLED_WR_Byte+0x90>)
 800914c:	f7f9 fd0c 	bl	8002b68 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8009150:	2300      	movs	r3, #0
 8009152:	73fb      	strb	r3, [r7, #15]
 8009154:	e01e      	b.n	8009194 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 8009156:	2200      	movs	r2, #0
 8009158:	2120      	movs	r1, #32
 800915a:	4815      	ldr	r0, [pc, #84]	; (80091b0 <OLED_WR_Byte+0x90>)
 800915c:	f7f9 fd04 	bl	8002b68 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8009160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009164:	2b00      	cmp	r3, #0
 8009166:	da05      	bge.n	8009174 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8009168:	2201      	movs	r2, #1
 800916a:	2140      	movs	r1, #64	; 0x40
 800916c:	4810      	ldr	r0, [pc, #64]	; (80091b0 <OLED_WR_Byte+0x90>)
 800916e:	f7f9 fcfb 	bl	8002b68 <HAL_GPIO_WritePin>
 8009172:	e004      	b.n	800917e <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8009174:	2200      	movs	r2, #0
 8009176:	2140      	movs	r1, #64	; 0x40
 8009178:	480d      	ldr	r0, [pc, #52]	; (80091b0 <OLED_WR_Byte+0x90>)
 800917a:	f7f9 fcf5 	bl	8002b68 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800917e:	2201      	movs	r2, #1
 8009180:	2120      	movs	r1, #32
 8009182:	480b      	ldr	r0, [pc, #44]	; (80091b0 <OLED_WR_Byte+0x90>)
 8009184:	f7f9 fcf0 	bl	8002b68 <HAL_GPIO_WritePin>
		dat<<=1;   
 8009188:	79fb      	ldrb	r3, [r7, #7]
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800918e:	7bfb      	ldrb	r3, [r7, #15]
 8009190:	3301      	adds	r3, #1
 8009192:	73fb      	strb	r3, [r7, #15]
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	2b07      	cmp	r3, #7
 8009198:	d9dd      	bls.n	8009156 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800919a:	2201      	movs	r2, #1
 800919c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80091a0:	4803      	ldr	r0, [pc, #12]	; (80091b0 <OLED_WR_Byte+0x90>)
 80091a2:	f7f9 fce1 	bl	8002b68 <HAL_GPIO_WritePin>
} 
 80091a6:	bf00      	nop
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40021000 	.word	0x40021000

080091b4 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80091ba:	2300      	movs	r3, #0
 80091bc:	71fb      	strb	r3, [r7, #7]
 80091be:	e014      	b.n	80091ea <OLED_Clear+0x36>
 80091c0:	2300      	movs	r3, #0
 80091c2:	71bb      	strb	r3, [r7, #6]
 80091c4:	e00a      	b.n	80091dc <OLED_Clear+0x28>
 80091c6:	79ba      	ldrb	r2, [r7, #6]
 80091c8:	79fb      	ldrb	r3, [r7, #7]
 80091ca:	490c      	ldr	r1, [pc, #48]	; (80091fc <OLED_Clear+0x48>)
 80091cc:	00d2      	lsls	r2, r2, #3
 80091ce:	440a      	add	r2, r1
 80091d0:	4413      	add	r3, r2
 80091d2:	2200      	movs	r2, #0
 80091d4:	701a      	strb	r2, [r3, #0]
 80091d6:	79bb      	ldrb	r3, [r7, #6]
 80091d8:	3301      	adds	r3, #1
 80091da:	71bb      	strb	r3, [r7, #6]
 80091dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	daf0      	bge.n	80091c6 <OLED_Clear+0x12>
 80091e4:	79fb      	ldrb	r3, [r7, #7]
 80091e6:	3301      	adds	r3, #1
 80091e8:	71fb      	strb	r3, [r7, #7]
 80091ea:	79fb      	ldrb	r3, [r7, #7]
 80091ec:	2b07      	cmp	r3, #7
 80091ee:	d9e7      	bls.n	80091c0 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80091f0:	f7ff ff5e 	bl	80090b0 <OLED_Refresh_Gram>
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	20004c1c 	.word	0x20004c1c

08009200 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	4603      	mov	r3, r0
 8009208:	71fb      	strb	r3, [r7, #7]
 800920a:	460b      	mov	r3, r1
 800920c:	71bb      	strb	r3, [r7, #6]
 800920e:	4613      	mov	r3, r2
 8009210:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8009212:	2300      	movs	r3, #0
 8009214:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8009216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800921a:	2b00      	cmp	r3, #0
 800921c:	db41      	blt.n	80092a2 <OLED_DrawPoint+0xa2>
 800921e:	79bb      	ldrb	r3, [r7, #6]
 8009220:	2b3f      	cmp	r3, #63	; 0x3f
 8009222:	d83e      	bhi.n	80092a2 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8009224:	79bb      	ldrb	r3, [r7, #6]
 8009226:	08db      	lsrs	r3, r3, #3
 8009228:	b2db      	uxtb	r3, r3
 800922a:	f1c3 0307 	rsb	r3, r3, #7
 800922e:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8009230:	79bb      	ldrb	r3, [r7, #6]
 8009232:	f003 0307 	and.w	r3, r3, #7
 8009236:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8009238:	7b7b      	ldrb	r3, [r7, #13]
 800923a:	f1c3 0307 	rsb	r3, r3, #7
 800923e:	2201      	movs	r2, #1
 8009240:	fa02 f303 	lsl.w	r3, r2, r3
 8009244:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8009246:	797b      	ldrb	r3, [r7, #5]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d012      	beq.n	8009272 <OLED_DrawPoint+0x72>
 800924c:	79fa      	ldrb	r2, [r7, #7]
 800924e:	7bbb      	ldrb	r3, [r7, #14]
 8009250:	4917      	ldr	r1, [pc, #92]	; (80092b0 <OLED_DrawPoint+0xb0>)
 8009252:	00d2      	lsls	r2, r2, #3
 8009254:	440a      	add	r2, r1
 8009256:	4413      	add	r3, r2
 8009258:	7818      	ldrb	r0, [r3, #0]
 800925a:	79fa      	ldrb	r2, [r7, #7]
 800925c:	7bbb      	ldrb	r3, [r7, #14]
 800925e:	7bf9      	ldrb	r1, [r7, #15]
 8009260:	4301      	orrs	r1, r0
 8009262:	b2c8      	uxtb	r0, r1
 8009264:	4912      	ldr	r1, [pc, #72]	; (80092b0 <OLED_DrawPoint+0xb0>)
 8009266:	00d2      	lsls	r2, r2, #3
 8009268:	440a      	add	r2, r1
 800926a:	4413      	add	r3, r2
 800926c:	4602      	mov	r2, r0
 800926e:	701a      	strb	r2, [r3, #0]
 8009270:	e018      	b.n	80092a4 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8009272:	79fa      	ldrb	r2, [r7, #7]
 8009274:	7bbb      	ldrb	r3, [r7, #14]
 8009276:	490e      	ldr	r1, [pc, #56]	; (80092b0 <OLED_DrawPoint+0xb0>)
 8009278:	00d2      	lsls	r2, r2, #3
 800927a:	440a      	add	r2, r1
 800927c:	4413      	add	r3, r2
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	b25a      	sxtb	r2, r3
 8009282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009286:	43db      	mvns	r3, r3
 8009288:	b25b      	sxtb	r3, r3
 800928a:	4013      	ands	r3, r2
 800928c:	b259      	sxtb	r1, r3
 800928e:	79fa      	ldrb	r2, [r7, #7]
 8009290:	7bbb      	ldrb	r3, [r7, #14]
 8009292:	b2c8      	uxtb	r0, r1
 8009294:	4906      	ldr	r1, [pc, #24]	; (80092b0 <OLED_DrawPoint+0xb0>)
 8009296:	00d2      	lsls	r2, r2, #3
 8009298:	440a      	add	r2, r1
 800929a:	4413      	add	r3, r2
 800929c:	4602      	mov	r2, r0
 800929e:	701a      	strb	r2, [r3, #0]
 80092a0:	e000      	b.n	80092a4 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 80092a2:	bf00      	nop
}
 80092a4:	3714      	adds	r7, #20
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	20004c1c 	.word	0x20004c1c

080092b4 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 80092b4:	b590      	push	{r4, r7, lr}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	4604      	mov	r4, r0
 80092bc:	4608      	mov	r0, r1
 80092be:	4611      	mov	r1, r2
 80092c0:	461a      	mov	r2, r3
 80092c2:	4623      	mov	r3, r4
 80092c4:	71fb      	strb	r3, [r7, #7]
 80092c6:	4603      	mov	r3, r0
 80092c8:	71bb      	strb	r3, [r7, #6]
 80092ca:	460b      	mov	r3, r1
 80092cc:	717b      	strb	r3, [r7, #5]
 80092ce:	4613      	mov	r3, r2
 80092d0:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80092d2:	79bb      	ldrb	r3, [r7, #6]
 80092d4:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80092d6:	797b      	ldrb	r3, [r7, #5]
 80092d8:	3b20      	subs	r3, #32
 80092da:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80092dc:	2300      	movs	r3, #0
 80092de:	73bb      	strb	r3, [r7, #14]
 80092e0:	e04d      	b.n	800937e <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80092e2:	793b      	ldrb	r3, [r7, #4]
 80092e4:	2b0c      	cmp	r3, #12
 80092e6:	d10b      	bne.n	8009300 <OLED_ShowChar+0x4c>
 80092e8:	797a      	ldrb	r2, [r7, #5]
 80092ea:	7bb9      	ldrb	r1, [r7, #14]
 80092ec:	4828      	ldr	r0, [pc, #160]	; (8009390 <OLED_ShowChar+0xdc>)
 80092ee:	4613      	mov	r3, r2
 80092f0:	005b      	lsls	r3, r3, #1
 80092f2:	4413      	add	r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4403      	add	r3, r0
 80092f8:	440b      	add	r3, r1
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	73fb      	strb	r3, [r7, #15]
 80092fe:	e007      	b.n	8009310 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8009300:	797a      	ldrb	r2, [r7, #5]
 8009302:	7bbb      	ldrb	r3, [r7, #14]
 8009304:	4923      	ldr	r1, [pc, #140]	; (8009394 <OLED_ShowChar+0xe0>)
 8009306:	0112      	lsls	r2, r2, #4
 8009308:	440a      	add	r2, r1
 800930a:	4413      	add	r3, r2
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8009310:	2300      	movs	r3, #0
 8009312:	737b      	strb	r3, [r7, #13]
 8009314:	e02d      	b.n	8009372 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8009316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800931a:	2b00      	cmp	r3, #0
 800931c:	da07      	bge.n	800932e <OLED_ShowChar+0x7a>
 800931e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009322:	79b9      	ldrb	r1, [r7, #6]
 8009324:	79fb      	ldrb	r3, [r7, #7]
 8009326:	4618      	mov	r0, r3
 8009328:	f7ff ff6a 	bl	8009200 <OLED_DrawPoint>
 800932c:	e00c      	b.n	8009348 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800932e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009332:	2b00      	cmp	r3, #0
 8009334:	bf0c      	ite	eq
 8009336:	2301      	moveq	r3, #1
 8009338:	2300      	movne	r3, #0
 800933a:	b2db      	uxtb	r3, r3
 800933c:	461a      	mov	r2, r3
 800933e:	79b9      	ldrb	r1, [r7, #6]
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	4618      	mov	r0, r3
 8009344:	f7ff ff5c 	bl	8009200 <OLED_DrawPoint>
			temp<<=1;
 8009348:	7bfb      	ldrb	r3, [r7, #15]
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	73fb      	strb	r3, [r7, #15]
			y++;
 800934e:	79bb      	ldrb	r3, [r7, #6]
 8009350:	3301      	adds	r3, #1
 8009352:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8009354:	79ba      	ldrb	r2, [r7, #6]
 8009356:	7b3b      	ldrb	r3, [r7, #12]
 8009358:	1ad2      	subs	r2, r2, r3
 800935a:	793b      	ldrb	r3, [r7, #4]
 800935c:	429a      	cmp	r2, r3
 800935e:	d105      	bne.n	800936c <OLED_ShowChar+0xb8>
			{
				y=y0;
 8009360:	7b3b      	ldrb	r3, [r7, #12]
 8009362:	71bb      	strb	r3, [r7, #6]
				x++;
 8009364:	79fb      	ldrb	r3, [r7, #7]
 8009366:	3301      	adds	r3, #1
 8009368:	71fb      	strb	r3, [r7, #7]
				break;
 800936a:	e005      	b.n	8009378 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800936c:	7b7b      	ldrb	r3, [r7, #13]
 800936e:	3301      	adds	r3, #1
 8009370:	737b      	strb	r3, [r7, #13]
 8009372:	7b7b      	ldrb	r3, [r7, #13]
 8009374:	2b07      	cmp	r3, #7
 8009376:	d9ce      	bls.n	8009316 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8009378:	7bbb      	ldrb	r3, [r7, #14]
 800937a:	3301      	adds	r3, #1
 800937c:	73bb      	strb	r3, [r7, #14]
 800937e:	7bba      	ldrb	r2, [r7, #14]
 8009380:	793b      	ldrb	r3, [r7, #4]
 8009382:	429a      	cmp	r2, r3
 8009384:	d3ad      	bcc.n	80092e2 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	3714      	adds	r7, #20
 800938c:	46bd      	mov	sp, r7
 800938e:	bd90      	pop	{r4, r7, pc}
 8009390:	08009fb4 	.word	0x08009fb4
 8009394:	0800a428 	.word	0x0800a428

08009398 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af02      	add	r7, sp, #8
 800939e:	4603      	mov	r3, r0
 80093a0:	603a      	str	r2, [r7, #0]
 80093a2:	71fb      	strb	r3, [r7, #7]
 80093a4:	460b      	mov	r3, r1
 80093a6:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 80093a8:	e01f      	b.n	80093ea <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 80093aa:	79fb      	ldrb	r3, [r7, #7]
 80093ac:	2b7a      	cmp	r3, #122	; 0x7a
 80093ae:	d904      	bls.n	80093ba <OLED_ShowString+0x22>
 80093b0:	2300      	movs	r3, #0
 80093b2:	71fb      	strb	r3, [r7, #7]
 80093b4:	79bb      	ldrb	r3, [r7, #6]
 80093b6:	3310      	adds	r3, #16
 80093b8:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 80093ba:	79bb      	ldrb	r3, [r7, #6]
 80093bc:	2b3a      	cmp	r3, #58	; 0x3a
 80093be:	d905      	bls.n	80093cc <OLED_ShowString+0x34>
 80093c0:	2300      	movs	r3, #0
 80093c2:	71fb      	strb	r3, [r7, #7]
 80093c4:	79fb      	ldrb	r3, [r7, #7]
 80093c6:	71bb      	strb	r3, [r7, #6]
 80093c8:	f7ff fef4 	bl	80091b4 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	781a      	ldrb	r2, [r3, #0]
 80093d0:	79b9      	ldrb	r1, [r7, #6]
 80093d2:	79f8      	ldrb	r0, [r7, #7]
 80093d4:	2301      	movs	r3, #1
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	230c      	movs	r3, #12
 80093da:	f7ff ff6b 	bl	80092b4 <OLED_ShowChar>
        x+=8;
 80093de:	79fb      	ldrb	r3, [r7, #7]
 80093e0:	3308      	adds	r3, #8
 80093e2:	71fb      	strb	r3, [r7, #7]
        p++;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	3301      	adds	r3, #1
 80093e8:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1db      	bne.n	80093aa <OLED_ShowString+0x12>
    }  
}	 
 80093f2:	bf00      	nop
 80093f4:	bf00      	nop
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <OLED_Init>:

void OLED_Init(void)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8009400:	f7fa fb7c 	bl	8003afc <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8009404:	4b41      	ldr	r3, [pc, #260]	; (800950c <OLED_Init+0x110>)
 8009406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009408:	4a40      	ldr	r2, [pc, #256]	; (800950c <OLED_Init+0x110>)
 800940a:	f023 0301 	bic.w	r3, r3, #1
 800940e:	6713      	str	r3, [r2, #112]	; 0x70
 8009410:	4b3e      	ldr	r3, [pc, #248]	; (800950c <OLED_Init+0x110>)
 8009412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009414:	4a3d      	ldr	r2, [pc, #244]	; (800950c <OLED_Init+0x110>)
 8009416:	f023 0304 	bic.w	r3, r3, #4
 800941a:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800941c:	f7fa fb82 	bl	8003b24 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8009420:	2200      	movs	r2, #0
 8009422:	2180      	movs	r1, #128	; 0x80
 8009424:	483a      	ldr	r0, [pc, #232]	; (8009510 <OLED_Init+0x114>)
 8009426:	f7f9 fb9f 	bl	8002b68 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800942a:	2064      	movs	r0, #100	; 0x64
 800942c:	f7f9 f838 	bl	80024a0 <HAL_Delay>
	OLED_RST_Set();
 8009430:	2201      	movs	r2, #1
 8009432:	2180      	movs	r1, #128	; 0x80
 8009434:	4836      	ldr	r0, [pc, #216]	; (8009510 <OLED_Init+0x114>)
 8009436:	f7f9 fb97 	bl	8002b68 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800943a:	2100      	movs	r1, #0
 800943c:	20ae      	movs	r0, #174	; 0xae
 800943e:	f7ff fe6f 	bl	8009120 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8009442:	2100      	movs	r1, #0
 8009444:	20d5      	movs	r0, #213	; 0xd5
 8009446:	f7ff fe6b 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800944a:	2100      	movs	r1, #0
 800944c:	2050      	movs	r0, #80	; 0x50
 800944e:	f7ff fe67 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8009452:	2100      	movs	r1, #0
 8009454:	20a8      	movs	r0, #168	; 0xa8
 8009456:	f7ff fe63 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800945a:	2100      	movs	r1, #0
 800945c:	203f      	movs	r0, #63	; 0x3f
 800945e:	f7ff fe5f 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8009462:	2100      	movs	r1, #0
 8009464:	20d3      	movs	r0, #211	; 0xd3
 8009466:	f7ff fe5b 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800946a:	2100      	movs	r1, #0
 800946c:	2000      	movs	r0, #0
 800946e:	f7ff fe57 	bl	8009120 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8009472:	2100      	movs	r1, #0
 8009474:	2040      	movs	r0, #64	; 0x40
 8009476:	f7ff fe53 	bl	8009120 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800947a:	2100      	movs	r1, #0
 800947c:	208d      	movs	r0, #141	; 0x8d
 800947e:	f7ff fe4f 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8009482:	2100      	movs	r1, #0
 8009484:	2014      	movs	r0, #20
 8009486:	f7ff fe4b 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800948a:	2100      	movs	r1, #0
 800948c:	2020      	movs	r0, #32
 800948e:	f7ff fe47 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8009492:	2100      	movs	r1, #0
 8009494:	2002      	movs	r0, #2
 8009496:	f7ff fe43 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800949a:	2100      	movs	r1, #0
 800949c:	20a1      	movs	r0, #161	; 0xa1
 800949e:	f7ff fe3f 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 80094a2:	2100      	movs	r1, #0
 80094a4:	20c0      	movs	r0, #192	; 0xc0
 80094a6:	f7ff fe3b 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 80094aa:	2100      	movs	r1, #0
 80094ac:	20da      	movs	r0, #218	; 0xda
 80094ae:	f7ff fe37 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 80094b2:	2100      	movs	r1, #0
 80094b4:	2012      	movs	r0, #18
 80094b6:	f7ff fe33 	bl	8009120 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 80094ba:	2100      	movs	r1, #0
 80094bc:	2081      	movs	r0, #129	; 0x81
 80094be:	f7ff fe2f 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80094c2:	2100      	movs	r1, #0
 80094c4:	20ef      	movs	r0, #239	; 0xef
 80094c6:	f7ff fe2b 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80094ca:	2100      	movs	r1, #0
 80094cc:	20d9      	movs	r0, #217	; 0xd9
 80094ce:	f7ff fe27 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80094d2:	2100      	movs	r1, #0
 80094d4:	20f1      	movs	r0, #241	; 0xf1
 80094d6:	f7ff fe23 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80094da:	2100      	movs	r1, #0
 80094dc:	20db      	movs	r0, #219	; 0xdb
 80094de:	f7ff fe1f 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80094e2:	2100      	movs	r1, #0
 80094e4:	2030      	movs	r0, #48	; 0x30
 80094e6:	f7ff fe1b 	bl	8009120 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80094ea:	2100      	movs	r1, #0
 80094ec:	20a4      	movs	r0, #164	; 0xa4
 80094ee:	f7ff fe17 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80094f2:	2100      	movs	r1, #0
 80094f4:	20a6      	movs	r0, #166	; 0xa6
 80094f6:	f7ff fe13 	bl	8009120 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80094fa:	2100      	movs	r1, #0
 80094fc:	20af      	movs	r0, #175	; 0xaf
 80094fe:	f7ff fe0f 	bl	8009120 <OLED_WR_Byte>
	OLED_Clear(); 
 8009502:	f7ff fe57 	bl	80091b4 <OLED_Clear>
 8009506:	bf00      	nop
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	40023800 	.word	0x40023800
 8009510:	40021000 	.word	0x40021000

08009514 <__errno>:
 8009514:	4b01      	ldr	r3, [pc, #4]	; (800951c <__errno+0x8>)
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	2000001c 	.word	0x2000001c

08009520 <__libc_init_array>:
 8009520:	b570      	push	{r4, r5, r6, lr}
 8009522:	4d0d      	ldr	r5, [pc, #52]	; (8009558 <__libc_init_array+0x38>)
 8009524:	4c0d      	ldr	r4, [pc, #52]	; (800955c <__libc_init_array+0x3c>)
 8009526:	1b64      	subs	r4, r4, r5
 8009528:	10a4      	asrs	r4, r4, #2
 800952a:	2600      	movs	r6, #0
 800952c:	42a6      	cmp	r6, r4
 800952e:	d109      	bne.n	8009544 <__libc_init_array+0x24>
 8009530:	4d0b      	ldr	r5, [pc, #44]	; (8009560 <__libc_init_array+0x40>)
 8009532:	4c0c      	ldr	r4, [pc, #48]	; (8009564 <__libc_init_array+0x44>)
 8009534:	f000 fc9e 	bl	8009e74 <_init>
 8009538:	1b64      	subs	r4, r4, r5
 800953a:	10a4      	asrs	r4, r4, #2
 800953c:	2600      	movs	r6, #0
 800953e:	42a6      	cmp	r6, r4
 8009540:	d105      	bne.n	800954e <__libc_init_array+0x2e>
 8009542:	bd70      	pop	{r4, r5, r6, pc}
 8009544:	f855 3b04 	ldr.w	r3, [r5], #4
 8009548:	4798      	blx	r3
 800954a:	3601      	adds	r6, #1
 800954c:	e7ee      	b.n	800952c <__libc_init_array+0xc>
 800954e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009552:	4798      	blx	r3
 8009554:	3601      	adds	r6, #1
 8009556:	e7f2      	b.n	800953e <__libc_init_array+0x1e>
 8009558:	0800aa54 	.word	0x0800aa54
 800955c:	0800aa54 	.word	0x0800aa54
 8009560:	0800aa54 	.word	0x0800aa54
 8009564:	0800aa58 	.word	0x0800aa58

08009568 <malloc>:
 8009568:	4b02      	ldr	r3, [pc, #8]	; (8009574 <malloc+0xc>)
 800956a:	4601      	mov	r1, r0
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	f000 b88d 	b.w	800968c <_malloc_r>
 8009572:	bf00      	nop
 8009574:	2000001c 	.word	0x2000001c

08009578 <free>:
 8009578:	4b02      	ldr	r3, [pc, #8]	; (8009584 <free+0xc>)
 800957a:	4601      	mov	r1, r0
 800957c:	6818      	ldr	r0, [r3, #0]
 800957e:	f000 b819 	b.w	80095b4 <_free_r>
 8009582:	bf00      	nop
 8009584:	2000001c 	.word	0x2000001c

08009588 <memcpy>:
 8009588:	440a      	add	r2, r1
 800958a:	4291      	cmp	r1, r2
 800958c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009590:	d100      	bne.n	8009594 <memcpy+0xc>
 8009592:	4770      	bx	lr
 8009594:	b510      	push	{r4, lr}
 8009596:	f811 4b01 	ldrb.w	r4, [r1], #1
 800959a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800959e:	4291      	cmp	r1, r2
 80095a0:	d1f9      	bne.n	8009596 <memcpy+0xe>
 80095a2:	bd10      	pop	{r4, pc}

080095a4 <memset>:
 80095a4:	4402      	add	r2, r0
 80095a6:	4603      	mov	r3, r0
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d100      	bne.n	80095ae <memset+0xa>
 80095ac:	4770      	bx	lr
 80095ae:	f803 1b01 	strb.w	r1, [r3], #1
 80095b2:	e7f9      	b.n	80095a8 <memset+0x4>

080095b4 <_free_r>:
 80095b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095b6:	2900      	cmp	r1, #0
 80095b8:	d044      	beq.n	8009644 <_free_r+0x90>
 80095ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095be:	9001      	str	r0, [sp, #4]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f1a1 0404 	sub.w	r4, r1, #4
 80095c6:	bfb8      	it	lt
 80095c8:	18e4      	addlt	r4, r4, r3
 80095ca:	f000 f903 	bl	80097d4 <__malloc_lock>
 80095ce:	4a1e      	ldr	r2, [pc, #120]	; (8009648 <_free_r+0x94>)
 80095d0:	9801      	ldr	r0, [sp, #4]
 80095d2:	6813      	ldr	r3, [r2, #0]
 80095d4:	b933      	cbnz	r3, 80095e4 <_free_r+0x30>
 80095d6:	6063      	str	r3, [r4, #4]
 80095d8:	6014      	str	r4, [r2, #0]
 80095da:	b003      	add	sp, #12
 80095dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095e0:	f000 b8fe 	b.w	80097e0 <__malloc_unlock>
 80095e4:	42a3      	cmp	r3, r4
 80095e6:	d908      	bls.n	80095fa <_free_r+0x46>
 80095e8:	6825      	ldr	r5, [r4, #0]
 80095ea:	1961      	adds	r1, r4, r5
 80095ec:	428b      	cmp	r3, r1
 80095ee:	bf01      	itttt	eq
 80095f0:	6819      	ldreq	r1, [r3, #0]
 80095f2:	685b      	ldreq	r3, [r3, #4]
 80095f4:	1949      	addeq	r1, r1, r5
 80095f6:	6021      	streq	r1, [r4, #0]
 80095f8:	e7ed      	b.n	80095d6 <_free_r+0x22>
 80095fa:	461a      	mov	r2, r3
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	b10b      	cbz	r3, 8009604 <_free_r+0x50>
 8009600:	42a3      	cmp	r3, r4
 8009602:	d9fa      	bls.n	80095fa <_free_r+0x46>
 8009604:	6811      	ldr	r1, [r2, #0]
 8009606:	1855      	adds	r5, r2, r1
 8009608:	42a5      	cmp	r5, r4
 800960a:	d10b      	bne.n	8009624 <_free_r+0x70>
 800960c:	6824      	ldr	r4, [r4, #0]
 800960e:	4421      	add	r1, r4
 8009610:	1854      	adds	r4, r2, r1
 8009612:	42a3      	cmp	r3, r4
 8009614:	6011      	str	r1, [r2, #0]
 8009616:	d1e0      	bne.n	80095da <_free_r+0x26>
 8009618:	681c      	ldr	r4, [r3, #0]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	6053      	str	r3, [r2, #4]
 800961e:	4421      	add	r1, r4
 8009620:	6011      	str	r1, [r2, #0]
 8009622:	e7da      	b.n	80095da <_free_r+0x26>
 8009624:	d902      	bls.n	800962c <_free_r+0x78>
 8009626:	230c      	movs	r3, #12
 8009628:	6003      	str	r3, [r0, #0]
 800962a:	e7d6      	b.n	80095da <_free_r+0x26>
 800962c:	6825      	ldr	r5, [r4, #0]
 800962e:	1961      	adds	r1, r4, r5
 8009630:	428b      	cmp	r3, r1
 8009632:	bf04      	itt	eq
 8009634:	6819      	ldreq	r1, [r3, #0]
 8009636:	685b      	ldreq	r3, [r3, #4]
 8009638:	6063      	str	r3, [r4, #4]
 800963a:	bf04      	itt	eq
 800963c:	1949      	addeq	r1, r1, r5
 800963e:	6021      	streq	r1, [r4, #0]
 8009640:	6054      	str	r4, [r2, #4]
 8009642:	e7ca      	b.n	80095da <_free_r+0x26>
 8009644:	b003      	add	sp, #12
 8009646:	bd30      	pop	{r4, r5, pc}
 8009648:	2000501c 	.word	0x2000501c

0800964c <sbrk_aligned>:
 800964c:	b570      	push	{r4, r5, r6, lr}
 800964e:	4e0e      	ldr	r6, [pc, #56]	; (8009688 <sbrk_aligned+0x3c>)
 8009650:	460c      	mov	r4, r1
 8009652:	6831      	ldr	r1, [r6, #0]
 8009654:	4605      	mov	r5, r0
 8009656:	b911      	cbnz	r1, 800965e <sbrk_aligned+0x12>
 8009658:	f000 f88c 	bl	8009774 <_sbrk_r>
 800965c:	6030      	str	r0, [r6, #0]
 800965e:	4621      	mov	r1, r4
 8009660:	4628      	mov	r0, r5
 8009662:	f000 f887 	bl	8009774 <_sbrk_r>
 8009666:	1c43      	adds	r3, r0, #1
 8009668:	d00a      	beq.n	8009680 <sbrk_aligned+0x34>
 800966a:	1cc4      	adds	r4, r0, #3
 800966c:	f024 0403 	bic.w	r4, r4, #3
 8009670:	42a0      	cmp	r0, r4
 8009672:	d007      	beq.n	8009684 <sbrk_aligned+0x38>
 8009674:	1a21      	subs	r1, r4, r0
 8009676:	4628      	mov	r0, r5
 8009678:	f000 f87c 	bl	8009774 <_sbrk_r>
 800967c:	3001      	adds	r0, #1
 800967e:	d101      	bne.n	8009684 <sbrk_aligned+0x38>
 8009680:	f04f 34ff 	mov.w	r4, #4294967295
 8009684:	4620      	mov	r0, r4
 8009686:	bd70      	pop	{r4, r5, r6, pc}
 8009688:	20005020 	.word	0x20005020

0800968c <_malloc_r>:
 800968c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009690:	1ccd      	adds	r5, r1, #3
 8009692:	f025 0503 	bic.w	r5, r5, #3
 8009696:	3508      	adds	r5, #8
 8009698:	2d0c      	cmp	r5, #12
 800969a:	bf38      	it	cc
 800969c:	250c      	movcc	r5, #12
 800969e:	2d00      	cmp	r5, #0
 80096a0:	4607      	mov	r7, r0
 80096a2:	db01      	blt.n	80096a8 <_malloc_r+0x1c>
 80096a4:	42a9      	cmp	r1, r5
 80096a6:	d905      	bls.n	80096b4 <_malloc_r+0x28>
 80096a8:	230c      	movs	r3, #12
 80096aa:	603b      	str	r3, [r7, #0]
 80096ac:	2600      	movs	r6, #0
 80096ae:	4630      	mov	r0, r6
 80096b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096b4:	4e2e      	ldr	r6, [pc, #184]	; (8009770 <_malloc_r+0xe4>)
 80096b6:	f000 f88d 	bl	80097d4 <__malloc_lock>
 80096ba:	6833      	ldr	r3, [r6, #0]
 80096bc:	461c      	mov	r4, r3
 80096be:	bb34      	cbnz	r4, 800970e <_malloc_r+0x82>
 80096c0:	4629      	mov	r1, r5
 80096c2:	4638      	mov	r0, r7
 80096c4:	f7ff ffc2 	bl	800964c <sbrk_aligned>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	4604      	mov	r4, r0
 80096cc:	d14d      	bne.n	800976a <_malloc_r+0xde>
 80096ce:	6834      	ldr	r4, [r6, #0]
 80096d0:	4626      	mov	r6, r4
 80096d2:	2e00      	cmp	r6, #0
 80096d4:	d140      	bne.n	8009758 <_malloc_r+0xcc>
 80096d6:	6823      	ldr	r3, [r4, #0]
 80096d8:	4631      	mov	r1, r6
 80096da:	4638      	mov	r0, r7
 80096dc:	eb04 0803 	add.w	r8, r4, r3
 80096e0:	f000 f848 	bl	8009774 <_sbrk_r>
 80096e4:	4580      	cmp	r8, r0
 80096e6:	d13a      	bne.n	800975e <_malloc_r+0xd2>
 80096e8:	6821      	ldr	r1, [r4, #0]
 80096ea:	3503      	adds	r5, #3
 80096ec:	1a6d      	subs	r5, r5, r1
 80096ee:	f025 0503 	bic.w	r5, r5, #3
 80096f2:	3508      	adds	r5, #8
 80096f4:	2d0c      	cmp	r5, #12
 80096f6:	bf38      	it	cc
 80096f8:	250c      	movcc	r5, #12
 80096fa:	4629      	mov	r1, r5
 80096fc:	4638      	mov	r0, r7
 80096fe:	f7ff ffa5 	bl	800964c <sbrk_aligned>
 8009702:	3001      	adds	r0, #1
 8009704:	d02b      	beq.n	800975e <_malloc_r+0xd2>
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	442b      	add	r3, r5
 800970a:	6023      	str	r3, [r4, #0]
 800970c:	e00e      	b.n	800972c <_malloc_r+0xa0>
 800970e:	6822      	ldr	r2, [r4, #0]
 8009710:	1b52      	subs	r2, r2, r5
 8009712:	d41e      	bmi.n	8009752 <_malloc_r+0xc6>
 8009714:	2a0b      	cmp	r2, #11
 8009716:	d916      	bls.n	8009746 <_malloc_r+0xba>
 8009718:	1961      	adds	r1, r4, r5
 800971a:	42a3      	cmp	r3, r4
 800971c:	6025      	str	r5, [r4, #0]
 800971e:	bf18      	it	ne
 8009720:	6059      	strne	r1, [r3, #4]
 8009722:	6863      	ldr	r3, [r4, #4]
 8009724:	bf08      	it	eq
 8009726:	6031      	streq	r1, [r6, #0]
 8009728:	5162      	str	r2, [r4, r5]
 800972a:	604b      	str	r3, [r1, #4]
 800972c:	4638      	mov	r0, r7
 800972e:	f104 060b 	add.w	r6, r4, #11
 8009732:	f000 f855 	bl	80097e0 <__malloc_unlock>
 8009736:	f026 0607 	bic.w	r6, r6, #7
 800973a:	1d23      	adds	r3, r4, #4
 800973c:	1af2      	subs	r2, r6, r3
 800973e:	d0b6      	beq.n	80096ae <_malloc_r+0x22>
 8009740:	1b9b      	subs	r3, r3, r6
 8009742:	50a3      	str	r3, [r4, r2]
 8009744:	e7b3      	b.n	80096ae <_malloc_r+0x22>
 8009746:	6862      	ldr	r2, [r4, #4]
 8009748:	42a3      	cmp	r3, r4
 800974a:	bf0c      	ite	eq
 800974c:	6032      	streq	r2, [r6, #0]
 800974e:	605a      	strne	r2, [r3, #4]
 8009750:	e7ec      	b.n	800972c <_malloc_r+0xa0>
 8009752:	4623      	mov	r3, r4
 8009754:	6864      	ldr	r4, [r4, #4]
 8009756:	e7b2      	b.n	80096be <_malloc_r+0x32>
 8009758:	4634      	mov	r4, r6
 800975a:	6876      	ldr	r6, [r6, #4]
 800975c:	e7b9      	b.n	80096d2 <_malloc_r+0x46>
 800975e:	230c      	movs	r3, #12
 8009760:	603b      	str	r3, [r7, #0]
 8009762:	4638      	mov	r0, r7
 8009764:	f000 f83c 	bl	80097e0 <__malloc_unlock>
 8009768:	e7a1      	b.n	80096ae <_malloc_r+0x22>
 800976a:	6025      	str	r5, [r4, #0]
 800976c:	e7de      	b.n	800972c <_malloc_r+0xa0>
 800976e:	bf00      	nop
 8009770:	2000501c 	.word	0x2000501c

08009774 <_sbrk_r>:
 8009774:	b538      	push	{r3, r4, r5, lr}
 8009776:	4d06      	ldr	r5, [pc, #24]	; (8009790 <_sbrk_r+0x1c>)
 8009778:	2300      	movs	r3, #0
 800977a:	4604      	mov	r4, r0
 800977c:	4608      	mov	r0, r1
 800977e:	602b      	str	r3, [r5, #0]
 8009780:	f7f8 fdaa 	bl	80022d8 <_sbrk>
 8009784:	1c43      	adds	r3, r0, #1
 8009786:	d102      	bne.n	800978e <_sbrk_r+0x1a>
 8009788:	682b      	ldr	r3, [r5, #0]
 800978a:	b103      	cbz	r3, 800978e <_sbrk_r+0x1a>
 800978c:	6023      	str	r3, [r4, #0]
 800978e:	bd38      	pop	{r3, r4, r5, pc}
 8009790:	20005024 	.word	0x20005024

08009794 <siprintf>:
 8009794:	b40e      	push	{r1, r2, r3}
 8009796:	b500      	push	{lr}
 8009798:	b09c      	sub	sp, #112	; 0x70
 800979a:	ab1d      	add	r3, sp, #116	; 0x74
 800979c:	9002      	str	r0, [sp, #8]
 800979e:	9006      	str	r0, [sp, #24]
 80097a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80097a4:	4809      	ldr	r0, [pc, #36]	; (80097cc <siprintf+0x38>)
 80097a6:	9107      	str	r1, [sp, #28]
 80097a8:	9104      	str	r1, [sp, #16]
 80097aa:	4909      	ldr	r1, [pc, #36]	; (80097d0 <siprintf+0x3c>)
 80097ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80097b0:	9105      	str	r1, [sp, #20]
 80097b2:	6800      	ldr	r0, [r0, #0]
 80097b4:	9301      	str	r3, [sp, #4]
 80097b6:	a902      	add	r1, sp, #8
 80097b8:	f000 f874 	bl	80098a4 <_svfiprintf_r>
 80097bc:	9b02      	ldr	r3, [sp, #8]
 80097be:	2200      	movs	r2, #0
 80097c0:	701a      	strb	r2, [r3, #0]
 80097c2:	b01c      	add	sp, #112	; 0x70
 80097c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097c8:	b003      	add	sp, #12
 80097ca:	4770      	bx	lr
 80097cc:	2000001c 	.word	0x2000001c
 80097d0:	ffff0208 	.word	0xffff0208

080097d4 <__malloc_lock>:
 80097d4:	4801      	ldr	r0, [pc, #4]	; (80097dc <__malloc_lock+0x8>)
 80097d6:	f000 baf9 	b.w	8009dcc <__retarget_lock_acquire_recursive>
 80097da:	bf00      	nop
 80097dc:	20005028 	.word	0x20005028

080097e0 <__malloc_unlock>:
 80097e0:	4801      	ldr	r0, [pc, #4]	; (80097e8 <__malloc_unlock+0x8>)
 80097e2:	f000 baf4 	b.w	8009dce <__retarget_lock_release_recursive>
 80097e6:	bf00      	nop
 80097e8:	20005028 	.word	0x20005028

080097ec <__ssputs_r>:
 80097ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097f0:	688e      	ldr	r6, [r1, #8]
 80097f2:	429e      	cmp	r6, r3
 80097f4:	4682      	mov	sl, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	4690      	mov	r8, r2
 80097fa:	461f      	mov	r7, r3
 80097fc:	d838      	bhi.n	8009870 <__ssputs_r+0x84>
 80097fe:	898a      	ldrh	r2, [r1, #12]
 8009800:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009804:	d032      	beq.n	800986c <__ssputs_r+0x80>
 8009806:	6825      	ldr	r5, [r4, #0]
 8009808:	6909      	ldr	r1, [r1, #16]
 800980a:	eba5 0901 	sub.w	r9, r5, r1
 800980e:	6965      	ldr	r5, [r4, #20]
 8009810:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009814:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009818:	3301      	adds	r3, #1
 800981a:	444b      	add	r3, r9
 800981c:	106d      	asrs	r5, r5, #1
 800981e:	429d      	cmp	r5, r3
 8009820:	bf38      	it	cc
 8009822:	461d      	movcc	r5, r3
 8009824:	0553      	lsls	r3, r2, #21
 8009826:	d531      	bpl.n	800988c <__ssputs_r+0xa0>
 8009828:	4629      	mov	r1, r5
 800982a:	f7ff ff2f 	bl	800968c <_malloc_r>
 800982e:	4606      	mov	r6, r0
 8009830:	b950      	cbnz	r0, 8009848 <__ssputs_r+0x5c>
 8009832:	230c      	movs	r3, #12
 8009834:	f8ca 3000 	str.w	r3, [sl]
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983e:	81a3      	strh	r3, [r4, #12]
 8009840:	f04f 30ff 	mov.w	r0, #4294967295
 8009844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009848:	6921      	ldr	r1, [r4, #16]
 800984a:	464a      	mov	r2, r9
 800984c:	f7ff fe9c 	bl	8009588 <memcpy>
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009856:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	6126      	str	r6, [r4, #16]
 800985e:	6165      	str	r5, [r4, #20]
 8009860:	444e      	add	r6, r9
 8009862:	eba5 0509 	sub.w	r5, r5, r9
 8009866:	6026      	str	r6, [r4, #0]
 8009868:	60a5      	str	r5, [r4, #8]
 800986a:	463e      	mov	r6, r7
 800986c:	42be      	cmp	r6, r7
 800986e:	d900      	bls.n	8009872 <__ssputs_r+0x86>
 8009870:	463e      	mov	r6, r7
 8009872:	6820      	ldr	r0, [r4, #0]
 8009874:	4632      	mov	r2, r6
 8009876:	4641      	mov	r1, r8
 8009878:	f000 faaa 	bl	8009dd0 <memmove>
 800987c:	68a3      	ldr	r3, [r4, #8]
 800987e:	1b9b      	subs	r3, r3, r6
 8009880:	60a3      	str	r3, [r4, #8]
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	4433      	add	r3, r6
 8009886:	6023      	str	r3, [r4, #0]
 8009888:	2000      	movs	r0, #0
 800988a:	e7db      	b.n	8009844 <__ssputs_r+0x58>
 800988c:	462a      	mov	r2, r5
 800988e:	f000 fab9 	bl	8009e04 <_realloc_r>
 8009892:	4606      	mov	r6, r0
 8009894:	2800      	cmp	r0, #0
 8009896:	d1e1      	bne.n	800985c <__ssputs_r+0x70>
 8009898:	6921      	ldr	r1, [r4, #16]
 800989a:	4650      	mov	r0, sl
 800989c:	f7ff fe8a 	bl	80095b4 <_free_r>
 80098a0:	e7c7      	b.n	8009832 <__ssputs_r+0x46>
	...

080098a4 <_svfiprintf_r>:
 80098a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a8:	4698      	mov	r8, r3
 80098aa:	898b      	ldrh	r3, [r1, #12]
 80098ac:	061b      	lsls	r3, r3, #24
 80098ae:	b09d      	sub	sp, #116	; 0x74
 80098b0:	4607      	mov	r7, r0
 80098b2:	460d      	mov	r5, r1
 80098b4:	4614      	mov	r4, r2
 80098b6:	d50e      	bpl.n	80098d6 <_svfiprintf_r+0x32>
 80098b8:	690b      	ldr	r3, [r1, #16]
 80098ba:	b963      	cbnz	r3, 80098d6 <_svfiprintf_r+0x32>
 80098bc:	2140      	movs	r1, #64	; 0x40
 80098be:	f7ff fee5 	bl	800968c <_malloc_r>
 80098c2:	6028      	str	r0, [r5, #0]
 80098c4:	6128      	str	r0, [r5, #16]
 80098c6:	b920      	cbnz	r0, 80098d2 <_svfiprintf_r+0x2e>
 80098c8:	230c      	movs	r3, #12
 80098ca:	603b      	str	r3, [r7, #0]
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	e0d1      	b.n	8009a76 <_svfiprintf_r+0x1d2>
 80098d2:	2340      	movs	r3, #64	; 0x40
 80098d4:	616b      	str	r3, [r5, #20]
 80098d6:	2300      	movs	r3, #0
 80098d8:	9309      	str	r3, [sp, #36]	; 0x24
 80098da:	2320      	movs	r3, #32
 80098dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80098e4:	2330      	movs	r3, #48	; 0x30
 80098e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a90 <_svfiprintf_r+0x1ec>
 80098ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098ee:	f04f 0901 	mov.w	r9, #1
 80098f2:	4623      	mov	r3, r4
 80098f4:	469a      	mov	sl, r3
 80098f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098fa:	b10a      	cbz	r2, 8009900 <_svfiprintf_r+0x5c>
 80098fc:	2a25      	cmp	r2, #37	; 0x25
 80098fe:	d1f9      	bne.n	80098f4 <_svfiprintf_r+0x50>
 8009900:	ebba 0b04 	subs.w	fp, sl, r4
 8009904:	d00b      	beq.n	800991e <_svfiprintf_r+0x7a>
 8009906:	465b      	mov	r3, fp
 8009908:	4622      	mov	r2, r4
 800990a:	4629      	mov	r1, r5
 800990c:	4638      	mov	r0, r7
 800990e:	f7ff ff6d 	bl	80097ec <__ssputs_r>
 8009912:	3001      	adds	r0, #1
 8009914:	f000 80aa 	beq.w	8009a6c <_svfiprintf_r+0x1c8>
 8009918:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800991a:	445a      	add	r2, fp
 800991c:	9209      	str	r2, [sp, #36]	; 0x24
 800991e:	f89a 3000 	ldrb.w	r3, [sl]
 8009922:	2b00      	cmp	r3, #0
 8009924:	f000 80a2 	beq.w	8009a6c <_svfiprintf_r+0x1c8>
 8009928:	2300      	movs	r3, #0
 800992a:	f04f 32ff 	mov.w	r2, #4294967295
 800992e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009932:	f10a 0a01 	add.w	sl, sl, #1
 8009936:	9304      	str	r3, [sp, #16]
 8009938:	9307      	str	r3, [sp, #28]
 800993a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800993e:	931a      	str	r3, [sp, #104]	; 0x68
 8009940:	4654      	mov	r4, sl
 8009942:	2205      	movs	r2, #5
 8009944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009948:	4851      	ldr	r0, [pc, #324]	; (8009a90 <_svfiprintf_r+0x1ec>)
 800994a:	f7f6 fc41 	bl	80001d0 <memchr>
 800994e:	9a04      	ldr	r2, [sp, #16]
 8009950:	b9d8      	cbnz	r0, 800998a <_svfiprintf_r+0xe6>
 8009952:	06d0      	lsls	r0, r2, #27
 8009954:	bf44      	itt	mi
 8009956:	2320      	movmi	r3, #32
 8009958:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800995c:	0711      	lsls	r1, r2, #28
 800995e:	bf44      	itt	mi
 8009960:	232b      	movmi	r3, #43	; 0x2b
 8009962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009966:	f89a 3000 	ldrb.w	r3, [sl]
 800996a:	2b2a      	cmp	r3, #42	; 0x2a
 800996c:	d015      	beq.n	800999a <_svfiprintf_r+0xf6>
 800996e:	9a07      	ldr	r2, [sp, #28]
 8009970:	4654      	mov	r4, sl
 8009972:	2000      	movs	r0, #0
 8009974:	f04f 0c0a 	mov.w	ip, #10
 8009978:	4621      	mov	r1, r4
 800997a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800997e:	3b30      	subs	r3, #48	; 0x30
 8009980:	2b09      	cmp	r3, #9
 8009982:	d94e      	bls.n	8009a22 <_svfiprintf_r+0x17e>
 8009984:	b1b0      	cbz	r0, 80099b4 <_svfiprintf_r+0x110>
 8009986:	9207      	str	r2, [sp, #28]
 8009988:	e014      	b.n	80099b4 <_svfiprintf_r+0x110>
 800998a:	eba0 0308 	sub.w	r3, r0, r8
 800998e:	fa09 f303 	lsl.w	r3, r9, r3
 8009992:	4313      	orrs	r3, r2
 8009994:	9304      	str	r3, [sp, #16]
 8009996:	46a2      	mov	sl, r4
 8009998:	e7d2      	b.n	8009940 <_svfiprintf_r+0x9c>
 800999a:	9b03      	ldr	r3, [sp, #12]
 800999c:	1d19      	adds	r1, r3, #4
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	9103      	str	r1, [sp, #12]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	bfbb      	ittet	lt
 80099a6:	425b      	neglt	r3, r3
 80099a8:	f042 0202 	orrlt.w	r2, r2, #2
 80099ac:	9307      	strge	r3, [sp, #28]
 80099ae:	9307      	strlt	r3, [sp, #28]
 80099b0:	bfb8      	it	lt
 80099b2:	9204      	strlt	r2, [sp, #16]
 80099b4:	7823      	ldrb	r3, [r4, #0]
 80099b6:	2b2e      	cmp	r3, #46	; 0x2e
 80099b8:	d10c      	bne.n	80099d4 <_svfiprintf_r+0x130>
 80099ba:	7863      	ldrb	r3, [r4, #1]
 80099bc:	2b2a      	cmp	r3, #42	; 0x2a
 80099be:	d135      	bne.n	8009a2c <_svfiprintf_r+0x188>
 80099c0:	9b03      	ldr	r3, [sp, #12]
 80099c2:	1d1a      	adds	r2, r3, #4
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	9203      	str	r2, [sp, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	bfb8      	it	lt
 80099cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80099d0:	3402      	adds	r4, #2
 80099d2:	9305      	str	r3, [sp, #20]
 80099d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009aa0 <_svfiprintf_r+0x1fc>
 80099d8:	7821      	ldrb	r1, [r4, #0]
 80099da:	2203      	movs	r2, #3
 80099dc:	4650      	mov	r0, sl
 80099de:	f7f6 fbf7 	bl	80001d0 <memchr>
 80099e2:	b140      	cbz	r0, 80099f6 <_svfiprintf_r+0x152>
 80099e4:	2340      	movs	r3, #64	; 0x40
 80099e6:	eba0 000a 	sub.w	r0, r0, sl
 80099ea:	fa03 f000 	lsl.w	r0, r3, r0
 80099ee:	9b04      	ldr	r3, [sp, #16]
 80099f0:	4303      	orrs	r3, r0
 80099f2:	3401      	adds	r4, #1
 80099f4:	9304      	str	r3, [sp, #16]
 80099f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099fa:	4826      	ldr	r0, [pc, #152]	; (8009a94 <_svfiprintf_r+0x1f0>)
 80099fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a00:	2206      	movs	r2, #6
 8009a02:	f7f6 fbe5 	bl	80001d0 <memchr>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	d038      	beq.n	8009a7c <_svfiprintf_r+0x1d8>
 8009a0a:	4b23      	ldr	r3, [pc, #140]	; (8009a98 <_svfiprintf_r+0x1f4>)
 8009a0c:	bb1b      	cbnz	r3, 8009a56 <_svfiprintf_r+0x1b2>
 8009a0e:	9b03      	ldr	r3, [sp, #12]
 8009a10:	3307      	adds	r3, #7
 8009a12:	f023 0307 	bic.w	r3, r3, #7
 8009a16:	3308      	adds	r3, #8
 8009a18:	9303      	str	r3, [sp, #12]
 8009a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a1c:	4433      	add	r3, r6
 8009a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a20:	e767      	b.n	80098f2 <_svfiprintf_r+0x4e>
 8009a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a26:	460c      	mov	r4, r1
 8009a28:	2001      	movs	r0, #1
 8009a2a:	e7a5      	b.n	8009978 <_svfiprintf_r+0xd4>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	3401      	adds	r4, #1
 8009a30:	9305      	str	r3, [sp, #20]
 8009a32:	4619      	mov	r1, r3
 8009a34:	f04f 0c0a 	mov.w	ip, #10
 8009a38:	4620      	mov	r0, r4
 8009a3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a3e:	3a30      	subs	r2, #48	; 0x30
 8009a40:	2a09      	cmp	r2, #9
 8009a42:	d903      	bls.n	8009a4c <_svfiprintf_r+0x1a8>
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d0c5      	beq.n	80099d4 <_svfiprintf_r+0x130>
 8009a48:	9105      	str	r1, [sp, #20]
 8009a4a:	e7c3      	b.n	80099d4 <_svfiprintf_r+0x130>
 8009a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a50:	4604      	mov	r4, r0
 8009a52:	2301      	movs	r3, #1
 8009a54:	e7f0      	b.n	8009a38 <_svfiprintf_r+0x194>
 8009a56:	ab03      	add	r3, sp, #12
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	462a      	mov	r2, r5
 8009a5c:	4b0f      	ldr	r3, [pc, #60]	; (8009a9c <_svfiprintf_r+0x1f8>)
 8009a5e:	a904      	add	r1, sp, #16
 8009a60:	4638      	mov	r0, r7
 8009a62:	f3af 8000 	nop.w
 8009a66:	1c42      	adds	r2, r0, #1
 8009a68:	4606      	mov	r6, r0
 8009a6a:	d1d6      	bne.n	8009a1a <_svfiprintf_r+0x176>
 8009a6c:	89ab      	ldrh	r3, [r5, #12]
 8009a6e:	065b      	lsls	r3, r3, #25
 8009a70:	f53f af2c 	bmi.w	80098cc <_svfiprintf_r+0x28>
 8009a74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a76:	b01d      	add	sp, #116	; 0x74
 8009a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7c:	ab03      	add	r3, sp, #12
 8009a7e:	9300      	str	r3, [sp, #0]
 8009a80:	462a      	mov	r2, r5
 8009a82:	4b06      	ldr	r3, [pc, #24]	; (8009a9c <_svfiprintf_r+0x1f8>)
 8009a84:	a904      	add	r1, sp, #16
 8009a86:	4638      	mov	r0, r7
 8009a88:	f000 f87a 	bl	8009b80 <_printf_i>
 8009a8c:	e7eb      	b.n	8009a66 <_svfiprintf_r+0x1c2>
 8009a8e:	bf00      	nop
 8009a90:	0800aa18 	.word	0x0800aa18
 8009a94:	0800aa22 	.word	0x0800aa22
 8009a98:	00000000 	.word	0x00000000
 8009a9c:	080097ed 	.word	0x080097ed
 8009aa0:	0800aa1e 	.word	0x0800aa1e

08009aa4 <_printf_common>:
 8009aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa8:	4616      	mov	r6, r2
 8009aaa:	4699      	mov	r9, r3
 8009aac:	688a      	ldr	r2, [r1, #8]
 8009aae:	690b      	ldr	r3, [r1, #16]
 8009ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	bfb8      	it	lt
 8009ab8:	4613      	movlt	r3, r2
 8009aba:	6033      	str	r3, [r6, #0]
 8009abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ac0:	4607      	mov	r7, r0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	b10a      	cbz	r2, 8009aca <_printf_common+0x26>
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	6033      	str	r3, [r6, #0]
 8009aca:	6823      	ldr	r3, [r4, #0]
 8009acc:	0699      	lsls	r1, r3, #26
 8009ace:	bf42      	ittt	mi
 8009ad0:	6833      	ldrmi	r3, [r6, #0]
 8009ad2:	3302      	addmi	r3, #2
 8009ad4:	6033      	strmi	r3, [r6, #0]
 8009ad6:	6825      	ldr	r5, [r4, #0]
 8009ad8:	f015 0506 	ands.w	r5, r5, #6
 8009adc:	d106      	bne.n	8009aec <_printf_common+0x48>
 8009ade:	f104 0a19 	add.w	sl, r4, #25
 8009ae2:	68e3      	ldr	r3, [r4, #12]
 8009ae4:	6832      	ldr	r2, [r6, #0]
 8009ae6:	1a9b      	subs	r3, r3, r2
 8009ae8:	42ab      	cmp	r3, r5
 8009aea:	dc26      	bgt.n	8009b3a <_printf_common+0x96>
 8009aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009af0:	1e13      	subs	r3, r2, #0
 8009af2:	6822      	ldr	r2, [r4, #0]
 8009af4:	bf18      	it	ne
 8009af6:	2301      	movne	r3, #1
 8009af8:	0692      	lsls	r2, r2, #26
 8009afa:	d42b      	bmi.n	8009b54 <_printf_common+0xb0>
 8009afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b00:	4649      	mov	r1, r9
 8009b02:	4638      	mov	r0, r7
 8009b04:	47c0      	blx	r8
 8009b06:	3001      	adds	r0, #1
 8009b08:	d01e      	beq.n	8009b48 <_printf_common+0xa4>
 8009b0a:	6823      	ldr	r3, [r4, #0]
 8009b0c:	68e5      	ldr	r5, [r4, #12]
 8009b0e:	6832      	ldr	r2, [r6, #0]
 8009b10:	f003 0306 	and.w	r3, r3, #6
 8009b14:	2b04      	cmp	r3, #4
 8009b16:	bf08      	it	eq
 8009b18:	1aad      	subeq	r5, r5, r2
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	6922      	ldr	r2, [r4, #16]
 8009b1e:	bf0c      	ite	eq
 8009b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b24:	2500      	movne	r5, #0
 8009b26:	4293      	cmp	r3, r2
 8009b28:	bfc4      	itt	gt
 8009b2a:	1a9b      	subgt	r3, r3, r2
 8009b2c:	18ed      	addgt	r5, r5, r3
 8009b2e:	2600      	movs	r6, #0
 8009b30:	341a      	adds	r4, #26
 8009b32:	42b5      	cmp	r5, r6
 8009b34:	d11a      	bne.n	8009b6c <_printf_common+0xc8>
 8009b36:	2000      	movs	r0, #0
 8009b38:	e008      	b.n	8009b4c <_printf_common+0xa8>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	4652      	mov	r2, sl
 8009b3e:	4649      	mov	r1, r9
 8009b40:	4638      	mov	r0, r7
 8009b42:	47c0      	blx	r8
 8009b44:	3001      	adds	r0, #1
 8009b46:	d103      	bne.n	8009b50 <_printf_common+0xac>
 8009b48:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b50:	3501      	adds	r5, #1
 8009b52:	e7c6      	b.n	8009ae2 <_printf_common+0x3e>
 8009b54:	18e1      	adds	r1, r4, r3
 8009b56:	1c5a      	adds	r2, r3, #1
 8009b58:	2030      	movs	r0, #48	; 0x30
 8009b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b5e:	4422      	add	r2, r4
 8009b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b68:	3302      	adds	r3, #2
 8009b6a:	e7c7      	b.n	8009afc <_printf_common+0x58>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	4622      	mov	r2, r4
 8009b70:	4649      	mov	r1, r9
 8009b72:	4638      	mov	r0, r7
 8009b74:	47c0      	blx	r8
 8009b76:	3001      	adds	r0, #1
 8009b78:	d0e6      	beq.n	8009b48 <_printf_common+0xa4>
 8009b7a:	3601      	adds	r6, #1
 8009b7c:	e7d9      	b.n	8009b32 <_printf_common+0x8e>
	...

08009b80 <_printf_i>:
 8009b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b84:	7e0f      	ldrb	r7, [r1, #24]
 8009b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b88:	2f78      	cmp	r7, #120	; 0x78
 8009b8a:	4691      	mov	r9, r2
 8009b8c:	4680      	mov	r8, r0
 8009b8e:	460c      	mov	r4, r1
 8009b90:	469a      	mov	sl, r3
 8009b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b96:	d807      	bhi.n	8009ba8 <_printf_i+0x28>
 8009b98:	2f62      	cmp	r7, #98	; 0x62
 8009b9a:	d80a      	bhi.n	8009bb2 <_printf_i+0x32>
 8009b9c:	2f00      	cmp	r7, #0
 8009b9e:	f000 80d8 	beq.w	8009d52 <_printf_i+0x1d2>
 8009ba2:	2f58      	cmp	r7, #88	; 0x58
 8009ba4:	f000 80a3 	beq.w	8009cee <_printf_i+0x16e>
 8009ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009bb0:	e03a      	b.n	8009c28 <_printf_i+0xa8>
 8009bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009bb6:	2b15      	cmp	r3, #21
 8009bb8:	d8f6      	bhi.n	8009ba8 <_printf_i+0x28>
 8009bba:	a101      	add	r1, pc, #4	; (adr r1, 8009bc0 <_printf_i+0x40>)
 8009bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009bc0:	08009c19 	.word	0x08009c19
 8009bc4:	08009c2d 	.word	0x08009c2d
 8009bc8:	08009ba9 	.word	0x08009ba9
 8009bcc:	08009ba9 	.word	0x08009ba9
 8009bd0:	08009ba9 	.word	0x08009ba9
 8009bd4:	08009ba9 	.word	0x08009ba9
 8009bd8:	08009c2d 	.word	0x08009c2d
 8009bdc:	08009ba9 	.word	0x08009ba9
 8009be0:	08009ba9 	.word	0x08009ba9
 8009be4:	08009ba9 	.word	0x08009ba9
 8009be8:	08009ba9 	.word	0x08009ba9
 8009bec:	08009d39 	.word	0x08009d39
 8009bf0:	08009c5d 	.word	0x08009c5d
 8009bf4:	08009d1b 	.word	0x08009d1b
 8009bf8:	08009ba9 	.word	0x08009ba9
 8009bfc:	08009ba9 	.word	0x08009ba9
 8009c00:	08009d5b 	.word	0x08009d5b
 8009c04:	08009ba9 	.word	0x08009ba9
 8009c08:	08009c5d 	.word	0x08009c5d
 8009c0c:	08009ba9 	.word	0x08009ba9
 8009c10:	08009ba9 	.word	0x08009ba9
 8009c14:	08009d23 	.word	0x08009d23
 8009c18:	682b      	ldr	r3, [r5, #0]
 8009c1a:	1d1a      	adds	r2, r3, #4
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	602a      	str	r2, [r5, #0]
 8009c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e0a3      	b.n	8009d74 <_printf_i+0x1f4>
 8009c2c:	6820      	ldr	r0, [r4, #0]
 8009c2e:	6829      	ldr	r1, [r5, #0]
 8009c30:	0606      	lsls	r6, r0, #24
 8009c32:	f101 0304 	add.w	r3, r1, #4
 8009c36:	d50a      	bpl.n	8009c4e <_printf_i+0xce>
 8009c38:	680e      	ldr	r6, [r1, #0]
 8009c3a:	602b      	str	r3, [r5, #0]
 8009c3c:	2e00      	cmp	r6, #0
 8009c3e:	da03      	bge.n	8009c48 <_printf_i+0xc8>
 8009c40:	232d      	movs	r3, #45	; 0x2d
 8009c42:	4276      	negs	r6, r6
 8009c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c48:	485e      	ldr	r0, [pc, #376]	; (8009dc4 <_printf_i+0x244>)
 8009c4a:	230a      	movs	r3, #10
 8009c4c:	e019      	b.n	8009c82 <_printf_i+0x102>
 8009c4e:	680e      	ldr	r6, [r1, #0]
 8009c50:	602b      	str	r3, [r5, #0]
 8009c52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c56:	bf18      	it	ne
 8009c58:	b236      	sxthne	r6, r6
 8009c5a:	e7ef      	b.n	8009c3c <_printf_i+0xbc>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	6820      	ldr	r0, [r4, #0]
 8009c60:	1d19      	adds	r1, r3, #4
 8009c62:	6029      	str	r1, [r5, #0]
 8009c64:	0601      	lsls	r1, r0, #24
 8009c66:	d501      	bpl.n	8009c6c <_printf_i+0xec>
 8009c68:	681e      	ldr	r6, [r3, #0]
 8009c6a:	e002      	b.n	8009c72 <_printf_i+0xf2>
 8009c6c:	0646      	lsls	r6, r0, #25
 8009c6e:	d5fb      	bpl.n	8009c68 <_printf_i+0xe8>
 8009c70:	881e      	ldrh	r6, [r3, #0]
 8009c72:	4854      	ldr	r0, [pc, #336]	; (8009dc4 <_printf_i+0x244>)
 8009c74:	2f6f      	cmp	r7, #111	; 0x6f
 8009c76:	bf0c      	ite	eq
 8009c78:	2308      	moveq	r3, #8
 8009c7a:	230a      	movne	r3, #10
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c82:	6865      	ldr	r5, [r4, #4]
 8009c84:	60a5      	str	r5, [r4, #8]
 8009c86:	2d00      	cmp	r5, #0
 8009c88:	bfa2      	ittt	ge
 8009c8a:	6821      	ldrge	r1, [r4, #0]
 8009c8c:	f021 0104 	bicge.w	r1, r1, #4
 8009c90:	6021      	strge	r1, [r4, #0]
 8009c92:	b90e      	cbnz	r6, 8009c98 <_printf_i+0x118>
 8009c94:	2d00      	cmp	r5, #0
 8009c96:	d04d      	beq.n	8009d34 <_printf_i+0x1b4>
 8009c98:	4615      	mov	r5, r2
 8009c9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c9e:	fb03 6711 	mls	r7, r3, r1, r6
 8009ca2:	5dc7      	ldrb	r7, [r0, r7]
 8009ca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ca8:	4637      	mov	r7, r6
 8009caa:	42bb      	cmp	r3, r7
 8009cac:	460e      	mov	r6, r1
 8009cae:	d9f4      	bls.n	8009c9a <_printf_i+0x11a>
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d10b      	bne.n	8009ccc <_printf_i+0x14c>
 8009cb4:	6823      	ldr	r3, [r4, #0]
 8009cb6:	07de      	lsls	r6, r3, #31
 8009cb8:	d508      	bpl.n	8009ccc <_printf_i+0x14c>
 8009cba:	6923      	ldr	r3, [r4, #16]
 8009cbc:	6861      	ldr	r1, [r4, #4]
 8009cbe:	4299      	cmp	r1, r3
 8009cc0:	bfde      	ittt	le
 8009cc2:	2330      	movle	r3, #48	; 0x30
 8009cc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009cc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ccc:	1b52      	subs	r2, r2, r5
 8009cce:	6122      	str	r2, [r4, #16]
 8009cd0:	f8cd a000 	str.w	sl, [sp]
 8009cd4:	464b      	mov	r3, r9
 8009cd6:	aa03      	add	r2, sp, #12
 8009cd8:	4621      	mov	r1, r4
 8009cda:	4640      	mov	r0, r8
 8009cdc:	f7ff fee2 	bl	8009aa4 <_printf_common>
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d14c      	bne.n	8009d7e <_printf_i+0x1fe>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	b004      	add	sp, #16
 8009cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cee:	4835      	ldr	r0, [pc, #212]	; (8009dc4 <_printf_i+0x244>)
 8009cf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009cf4:	6829      	ldr	r1, [r5, #0]
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	f851 6b04 	ldr.w	r6, [r1], #4
 8009cfc:	6029      	str	r1, [r5, #0]
 8009cfe:	061d      	lsls	r5, r3, #24
 8009d00:	d514      	bpl.n	8009d2c <_printf_i+0x1ac>
 8009d02:	07df      	lsls	r7, r3, #31
 8009d04:	bf44      	itt	mi
 8009d06:	f043 0320 	orrmi.w	r3, r3, #32
 8009d0a:	6023      	strmi	r3, [r4, #0]
 8009d0c:	b91e      	cbnz	r6, 8009d16 <_printf_i+0x196>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	f023 0320 	bic.w	r3, r3, #32
 8009d14:	6023      	str	r3, [r4, #0]
 8009d16:	2310      	movs	r3, #16
 8009d18:	e7b0      	b.n	8009c7c <_printf_i+0xfc>
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	f043 0320 	orr.w	r3, r3, #32
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	2378      	movs	r3, #120	; 0x78
 8009d24:	4828      	ldr	r0, [pc, #160]	; (8009dc8 <_printf_i+0x248>)
 8009d26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d2a:	e7e3      	b.n	8009cf4 <_printf_i+0x174>
 8009d2c:	0659      	lsls	r1, r3, #25
 8009d2e:	bf48      	it	mi
 8009d30:	b2b6      	uxthmi	r6, r6
 8009d32:	e7e6      	b.n	8009d02 <_printf_i+0x182>
 8009d34:	4615      	mov	r5, r2
 8009d36:	e7bb      	b.n	8009cb0 <_printf_i+0x130>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	6826      	ldr	r6, [r4, #0]
 8009d3c:	6961      	ldr	r1, [r4, #20]
 8009d3e:	1d18      	adds	r0, r3, #4
 8009d40:	6028      	str	r0, [r5, #0]
 8009d42:	0635      	lsls	r5, r6, #24
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	d501      	bpl.n	8009d4c <_printf_i+0x1cc>
 8009d48:	6019      	str	r1, [r3, #0]
 8009d4a:	e002      	b.n	8009d52 <_printf_i+0x1d2>
 8009d4c:	0670      	lsls	r0, r6, #25
 8009d4e:	d5fb      	bpl.n	8009d48 <_printf_i+0x1c8>
 8009d50:	8019      	strh	r1, [r3, #0]
 8009d52:	2300      	movs	r3, #0
 8009d54:	6123      	str	r3, [r4, #16]
 8009d56:	4615      	mov	r5, r2
 8009d58:	e7ba      	b.n	8009cd0 <_printf_i+0x150>
 8009d5a:	682b      	ldr	r3, [r5, #0]
 8009d5c:	1d1a      	adds	r2, r3, #4
 8009d5e:	602a      	str	r2, [r5, #0]
 8009d60:	681d      	ldr	r5, [r3, #0]
 8009d62:	6862      	ldr	r2, [r4, #4]
 8009d64:	2100      	movs	r1, #0
 8009d66:	4628      	mov	r0, r5
 8009d68:	f7f6 fa32 	bl	80001d0 <memchr>
 8009d6c:	b108      	cbz	r0, 8009d72 <_printf_i+0x1f2>
 8009d6e:	1b40      	subs	r0, r0, r5
 8009d70:	6060      	str	r0, [r4, #4]
 8009d72:	6863      	ldr	r3, [r4, #4]
 8009d74:	6123      	str	r3, [r4, #16]
 8009d76:	2300      	movs	r3, #0
 8009d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d7c:	e7a8      	b.n	8009cd0 <_printf_i+0x150>
 8009d7e:	6923      	ldr	r3, [r4, #16]
 8009d80:	462a      	mov	r2, r5
 8009d82:	4649      	mov	r1, r9
 8009d84:	4640      	mov	r0, r8
 8009d86:	47d0      	blx	sl
 8009d88:	3001      	adds	r0, #1
 8009d8a:	d0ab      	beq.n	8009ce4 <_printf_i+0x164>
 8009d8c:	6823      	ldr	r3, [r4, #0]
 8009d8e:	079b      	lsls	r3, r3, #30
 8009d90:	d413      	bmi.n	8009dba <_printf_i+0x23a>
 8009d92:	68e0      	ldr	r0, [r4, #12]
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	4298      	cmp	r0, r3
 8009d98:	bfb8      	it	lt
 8009d9a:	4618      	movlt	r0, r3
 8009d9c:	e7a4      	b.n	8009ce8 <_printf_i+0x168>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4632      	mov	r2, r6
 8009da2:	4649      	mov	r1, r9
 8009da4:	4640      	mov	r0, r8
 8009da6:	47d0      	blx	sl
 8009da8:	3001      	adds	r0, #1
 8009daa:	d09b      	beq.n	8009ce4 <_printf_i+0x164>
 8009dac:	3501      	adds	r5, #1
 8009dae:	68e3      	ldr	r3, [r4, #12]
 8009db0:	9903      	ldr	r1, [sp, #12]
 8009db2:	1a5b      	subs	r3, r3, r1
 8009db4:	42ab      	cmp	r3, r5
 8009db6:	dcf2      	bgt.n	8009d9e <_printf_i+0x21e>
 8009db8:	e7eb      	b.n	8009d92 <_printf_i+0x212>
 8009dba:	2500      	movs	r5, #0
 8009dbc:	f104 0619 	add.w	r6, r4, #25
 8009dc0:	e7f5      	b.n	8009dae <_printf_i+0x22e>
 8009dc2:	bf00      	nop
 8009dc4:	0800aa29 	.word	0x0800aa29
 8009dc8:	0800aa3a 	.word	0x0800aa3a

08009dcc <__retarget_lock_acquire_recursive>:
 8009dcc:	4770      	bx	lr

08009dce <__retarget_lock_release_recursive>:
 8009dce:	4770      	bx	lr

08009dd0 <memmove>:
 8009dd0:	4288      	cmp	r0, r1
 8009dd2:	b510      	push	{r4, lr}
 8009dd4:	eb01 0402 	add.w	r4, r1, r2
 8009dd8:	d902      	bls.n	8009de0 <memmove+0x10>
 8009dda:	4284      	cmp	r4, r0
 8009ddc:	4623      	mov	r3, r4
 8009dde:	d807      	bhi.n	8009df0 <memmove+0x20>
 8009de0:	1e43      	subs	r3, r0, #1
 8009de2:	42a1      	cmp	r1, r4
 8009de4:	d008      	beq.n	8009df8 <memmove+0x28>
 8009de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dee:	e7f8      	b.n	8009de2 <memmove+0x12>
 8009df0:	4402      	add	r2, r0
 8009df2:	4601      	mov	r1, r0
 8009df4:	428a      	cmp	r2, r1
 8009df6:	d100      	bne.n	8009dfa <memmove+0x2a>
 8009df8:	bd10      	pop	{r4, pc}
 8009dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e02:	e7f7      	b.n	8009df4 <memmove+0x24>

08009e04 <_realloc_r>:
 8009e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e08:	4680      	mov	r8, r0
 8009e0a:	4614      	mov	r4, r2
 8009e0c:	460e      	mov	r6, r1
 8009e0e:	b921      	cbnz	r1, 8009e1a <_realloc_r+0x16>
 8009e10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e14:	4611      	mov	r1, r2
 8009e16:	f7ff bc39 	b.w	800968c <_malloc_r>
 8009e1a:	b92a      	cbnz	r2, 8009e28 <_realloc_r+0x24>
 8009e1c:	f7ff fbca 	bl	80095b4 <_free_r>
 8009e20:	4625      	mov	r5, r4
 8009e22:	4628      	mov	r0, r5
 8009e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e28:	f000 f81b 	bl	8009e62 <_malloc_usable_size_r>
 8009e2c:	4284      	cmp	r4, r0
 8009e2e:	4607      	mov	r7, r0
 8009e30:	d802      	bhi.n	8009e38 <_realloc_r+0x34>
 8009e32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009e36:	d812      	bhi.n	8009e5e <_realloc_r+0x5a>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4640      	mov	r0, r8
 8009e3c:	f7ff fc26 	bl	800968c <_malloc_r>
 8009e40:	4605      	mov	r5, r0
 8009e42:	2800      	cmp	r0, #0
 8009e44:	d0ed      	beq.n	8009e22 <_realloc_r+0x1e>
 8009e46:	42bc      	cmp	r4, r7
 8009e48:	4622      	mov	r2, r4
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	bf28      	it	cs
 8009e4e:	463a      	movcs	r2, r7
 8009e50:	f7ff fb9a 	bl	8009588 <memcpy>
 8009e54:	4631      	mov	r1, r6
 8009e56:	4640      	mov	r0, r8
 8009e58:	f7ff fbac 	bl	80095b4 <_free_r>
 8009e5c:	e7e1      	b.n	8009e22 <_realloc_r+0x1e>
 8009e5e:	4635      	mov	r5, r6
 8009e60:	e7df      	b.n	8009e22 <_realloc_r+0x1e>

08009e62 <_malloc_usable_size_r>:
 8009e62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e66:	1f18      	subs	r0, r3, #4
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	bfbc      	itt	lt
 8009e6c:	580b      	ldrlt	r3, [r1, r0]
 8009e6e:	18c0      	addlt	r0, r0, r3
 8009e70:	4770      	bx	lr
	...

08009e74 <_init>:
 8009e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e76:	bf00      	nop
 8009e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e7a:	bc08      	pop	{r3}
 8009e7c:	469e      	mov	lr, r3
 8009e7e:	4770      	bx	lr

08009e80 <_fini>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	bf00      	nop
 8009e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e86:	bc08      	pop	{r3}
 8009e88:	469e      	mov	lr, r3
 8009e8a:	4770      	bx	lr
