build/RISCV/mem/dram_interface.cc:690: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)
build/RISCV/arch/riscv/bare_metal/fs_workload.cc:60: info: No bootload provided, because using XS GCPT, reset to 0x80000000
build/RISCV/cpu/base.cc:205: warn: cpu_id set to 0
build/RISCV/cpu/base.cc:209: warn: Difftest is enabled with ref so: /nfs/home/chenzihang/NEMU/build/riscv64-nemu-interpreter-so.
0: system.remote_gdb: listening for remote gdb on port 7059
build/RISCV/sim/system.cc:556: info: Restoring from Xiangshan RISC-V Checkpoint
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/RISCV/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Will start memcpy to NEMU from 0x7f5913db3000, size=8589934592
Will start regcpy to NEMU
Will trigger stat dump and reset
build/RISCV/sim/simulate.cc:194: info: Entering event queue @ 2894070500.  Starting simulation...
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40011156] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40011156] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/o3/fetch.cc:638: warn: Address 0xa00c0 is outside of physical memory, stopping fetch, 4020118000
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40021275] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40021275] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40021595] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40021595] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40021949] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40021949] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40022317] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40022317] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40029678] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40029678] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40029918] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305cf0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40029918] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40037304] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305ce0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40037304] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40037573] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305ce0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40037573] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40038563] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305ce0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40038563] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:970: warn: Inst [sn:40038857] pc: 0x800a0004
build/RISCV/cpu/base.cc:971: warn: Diff at sp Ref value: 0xfffffffff9305ce0, GEM5 value: 0x800abec0
build/RISCV/cpu/base.cc:1040: warn: Inst [sn:40038857] @ 0x800a0004 in GEM5 is csrrw sp, mscratch, sp
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
build/RISCV/cpu/base.cc:1103: warn: Difftest matched again, NEMU seems to commit the failed mem instruction
