--
--	Conversion of E-Throttle.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 01 04:25:16 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \TPS_ADC:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \TPS_ADC:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \TPS_ADC:clock\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \TPS_ADC:ch_addr_5\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \TPS_ADC:ch_addr_4\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \TPS_ADC:ch_addr_3\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \TPS_ADC:ch_addr_2\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \TPS_ADC:ch_addr_1\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \TPS_ADC:ch_addr_0\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_97 : bit;
TERMINAL Net_96 : bit;
TERMINAL Net_95 : bit;
TERMINAL Net_94 : bit;
TERMINAL Net_93 : bit;
TERMINAL Net_92 : bit;
TERMINAL Net_91 : bit;
TERMINAL Net_90 : bit;
TERMINAL Net_89 : bit;
TERMINAL Net_88 : bit;
TERMINAL Net_87 : bit;
TERMINAL Net_86 : bit;
TERMINAL Net_85 : bit;
TERMINAL Net_84 : bit;
TERMINAL Net_83 : bit;
TERMINAL Net_82 : bit;
TERMINAL Net_81 : bit;
TERMINAL Net_79 : bit;
TERMINAL Net_77 : bit;
TERMINAL Net_76 : bit;
TERMINAL Net_74 : bit;
TERMINAL Net_72 : bit;
TERMINAL Net_71 : bit;
TERMINAL Net_69 : bit;
TERMINAL Net_67 : bit;
TERMINAL Net_66 : bit;
TERMINAL Net_64 : bit;
TERMINAL Net_62 : bit;
TERMINAL Net_61 : bit;
TERMINAL Net_59 : bit;
TERMINAL Net_57 : bit;
TERMINAL Net_56 : bit;
TERMINAL Net_54 : bit;
TERMINAL Net_52 : bit;
TERMINAL Net_51 : bit;
TERMINAL Net_49 : bit;
TERMINAL Net_47 : bit;
TERMINAL Net_46 : bit;
TERMINAL Net_44 : bit;
TERMINAL Net_42 : bit;
TERMINAL Net_41 : bit;
TERMINAL Net_39 : bit;
TERMINAL Net_37 : bit;
TERMINAL Net_36 : bit;
TERMINAL Net_34 : bit;
TERMINAL Net_32 : bit;
TERMINAL Net_31 : bit;
TERMINAL Net_29 : bit;
TERMINAL Net_27 : bit;
TERMINAL Net_26 : bit;
TERMINAL Net_24 : bit;
TERMINAL Net_22 : bit;
TERMINAL Net_21 : bit;
TERMINAL Net_19 : bit;
TERMINAL Net_17 : bit;
TERMINAL Net_16 : bit;
TERMINAL Net_14 : bit;
TERMINAL Net_12 : bit;
TERMINAL Net_11 : bit;
TERMINAL Net_9 : bit;
TERMINAL Net_7 : bit;
TERMINAL Net_6 : bit;
TERMINAL Net_908 : bit;
TERMINAL Net_907 : bit;
TERMINAL \TPS_ADC:V_single\ : bit;
TERMINAL \TPS_ADC:SAR:Net_248\ : bit;
TERMINAL \TPS_ADC:SAR:Net_235\ : bit;
SIGNAL \TPS_ADC:SAR:vp_ctl_0\ : bit;
SIGNAL \TPS_ADC:SAR:vp_ctl_2\ : bit;
SIGNAL \TPS_ADC:SAR:vn_ctl_1\ : bit;
SIGNAL \TPS_ADC:SAR:vn_ctl_3\ : bit;
SIGNAL \TPS_ADC:SAR:vp_ctl_1\ : bit;
SIGNAL \TPS_ADC:SAR:vp_ctl_3\ : bit;
SIGNAL \TPS_ADC:SAR:vn_ctl_0\ : bit;
SIGNAL \TPS_ADC:SAR:vn_ctl_2\ : bit;
SIGNAL \TPS_ADC:SAR:Net_188\ : bit;
TERMINAL \TPS_ADC:Net_2803\ : bit;
TERMINAL \TPS_ADC:SAR:Net_126\ : bit;
TERMINAL \TPS_ADC:SAR:Net_215\ : bit;
TERMINAL \TPS_ADC:SAR:Net_257\ : bit;
SIGNAL \TPS_ADC:soc_out\ : bit;
SIGNAL zero : bit;
SIGNAL \TPS_ADC:SAR:Net_252\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \TPS_ADC:SAR:Net_207_11\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_10\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_9\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_8\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_7\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_6\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_5\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_4\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_3\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_2\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_1\ : bit;
SIGNAL \TPS_ADC:SAR:Net_207_0\ : bit;
SIGNAL \TPS_ADC:Net_3830\ : bit;
TERMINAL \TPS_ADC:SAR:Net_209\ : bit;
TERMINAL \TPS_ADC:SAR:Net_149\ : bit;
TERMINAL \TPS_ADC:SAR:Net_255\ : bit;
TERMINAL \TPS_ADC:SAR:Net_368\ : bit;
SIGNAL \TPS_ADC:SAR:Net_221\ : bit;
SIGNAL \TPS_ADC:SAR:Net_376\ : bit;
SIGNAL \TPS_ADC:SAR:Net_381\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:enable\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_0\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:load_period\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_1\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_2\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:clk_fin\ : bit;
SIGNAL one : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_5\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_4\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_3\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_2\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_1\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_0\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_7\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_6\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_5\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_4\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_3\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_2\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_1\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:status_0\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \TPS_ADC:Net_3710\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \TPS_ADC:Net_3935\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_in\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_0\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_reg\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_edge_detect_reg\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_edge_detect\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_2\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_1\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_7\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_6\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_5\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_4\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:control_3\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:count_6\ : bit;
SIGNAL \TPS_ADC:Net_3874\ : bit;
SIGNAL \TPS_ADC:Net_3698\ : bit;
SIGNAL \TPS_ADC:nrq\ : bit;
SIGNAL \TPS_ADC:Net_3905\ : bit;
SIGNAL \TPS_ADC:Net_3867\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \TPS_ADC:MODIN1_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \TPS_ADC:MODIN1_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \TPS_ADC:MODIN1_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \TPS_ADC:MODIN1_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \TPS_ADC:MODIN1_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \TPS_ADC:MODIN1_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \TPS_ADC:MODIN2_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \TPS_ADC:MODIN2_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \TPS_ADC:MODIN2_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \TPS_ADC:MODIN2_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \TPS_ADC:MODIN2_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \TPS_ADC:MODIN2_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \TPS_ADC:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \TPS_ADC:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \TPS_ADC:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \TPS_ADC:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \TPS_ADC:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \TPS_ADC:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \TPS_ADC:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \TPS_ADC:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \TPS_ADC:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \TPS_ADC:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \TPS_ADC:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__TPS_0_net_0 : bit;
SIGNAL tmpFB_0__TPS_0_net_0 : bit;
SIGNAL tmpIO_0__TPS_0_net_0 : bit;
TERMINAL tmpSIOVREF__TPS_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TPS_0_net_0 : bit;
SIGNAL tmpOE__TPS_1_net_0 : bit;
SIGNAL tmpFB_0__TPS_1_net_0 : bit;
SIGNAL tmpIO_0__TPS_1_net_0 : bit;
TERMINAL tmpSIOVREF__TPS_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TPS_1_net_0 : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \APPS_ADC:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \APPS_ADC:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \APPS_ADC:clock\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \APPS_ADC:ch_addr_5\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \APPS_ADC:ch_addr_4\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \APPS_ADC:ch_addr_3\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \APPS_ADC:ch_addr_2\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \APPS_ADC:ch_addr_1\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \APPS_ADC:ch_addr_0\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_197 : bit;
TERMINAL Net_196 : bit;
TERMINAL Net_195 : bit;
TERMINAL Net_194 : bit;
TERMINAL Net_193 : bit;
TERMINAL Net_192 : bit;
TERMINAL Net_191 : bit;
TERMINAL Net_190 : bit;
TERMINAL Net_189 : bit;
TERMINAL Net_188 : bit;
TERMINAL Net_187 : bit;
TERMINAL Net_186 : bit;
TERMINAL Net_185 : bit;
TERMINAL Net_184 : bit;
TERMINAL Net_183 : bit;
TERMINAL Net_182 : bit;
TERMINAL Net_181 : bit;
TERMINAL Net_179 : bit;
TERMINAL Net_177 : bit;
TERMINAL Net_176 : bit;
TERMINAL Net_174 : bit;
TERMINAL Net_172 : bit;
TERMINAL Net_171 : bit;
TERMINAL Net_169 : bit;
TERMINAL Net_167 : bit;
TERMINAL Net_166 : bit;
TERMINAL Net_164 : bit;
TERMINAL Net_162 : bit;
TERMINAL Net_161 : bit;
TERMINAL Net_159 : bit;
TERMINAL Net_157 : bit;
TERMINAL Net_156 : bit;
TERMINAL Net_154 : bit;
TERMINAL Net_152 : bit;
TERMINAL Net_151 : bit;
TERMINAL Net_149 : bit;
TERMINAL Net_147 : bit;
TERMINAL Net_146 : bit;
TERMINAL Net_144 : bit;
TERMINAL Net_142 : bit;
TERMINAL Net_141 : bit;
TERMINAL Net_139 : bit;
TERMINAL Net_137 : bit;
TERMINAL Net_136 : bit;
TERMINAL Net_134 : bit;
TERMINAL Net_132 : bit;
TERMINAL Net_131 : bit;
TERMINAL Net_129 : bit;
TERMINAL Net_127 : bit;
TERMINAL Net_126 : bit;
TERMINAL Net_124 : bit;
TERMINAL Net_122 : bit;
TERMINAL Net_121 : bit;
TERMINAL Net_119 : bit;
TERMINAL Net_117 : bit;
TERMINAL Net_116 : bit;
TERMINAL Net_114 : bit;
TERMINAL Net_112 : bit;
TERMINAL Net_111 : bit;
TERMINAL Net_109 : bit;
TERMINAL Net_107 : bit;
TERMINAL Net_106 : bit;
TERMINAL Net_104 : bit;
TERMINAL Net_103 : bit;
TERMINAL \APPS_ADC:V_single\ : bit;
TERMINAL \APPS_ADC:SAR:Net_248\ : bit;
TERMINAL \APPS_ADC:SAR:Net_235\ : bit;
SIGNAL \APPS_ADC:SAR:vp_ctl_0\ : bit;
SIGNAL \APPS_ADC:SAR:vp_ctl_2\ : bit;
SIGNAL \APPS_ADC:SAR:vn_ctl_1\ : bit;
SIGNAL \APPS_ADC:SAR:vn_ctl_3\ : bit;
SIGNAL \APPS_ADC:SAR:vp_ctl_1\ : bit;
SIGNAL \APPS_ADC:SAR:vp_ctl_3\ : bit;
SIGNAL \APPS_ADC:SAR:vn_ctl_0\ : bit;
SIGNAL \APPS_ADC:SAR:vn_ctl_2\ : bit;
SIGNAL \APPS_ADC:SAR:Net_188\ : bit;
TERMINAL \APPS_ADC:Net_2803\ : bit;
TERMINAL \APPS_ADC:SAR:Net_126\ : bit;
TERMINAL \APPS_ADC:SAR:Net_215\ : bit;
TERMINAL \APPS_ADC:SAR:Net_257\ : bit;
SIGNAL \APPS_ADC:soc_out\ : bit;
SIGNAL \APPS_ADC:SAR:Net_252\ : bit;
SIGNAL Net_101 : bit;
SIGNAL \APPS_ADC:SAR:Net_207_11\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_10\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_9\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_8\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_7\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_6\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_5\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_4\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_3\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_2\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_1\ : bit;
SIGNAL \APPS_ADC:SAR:Net_207_0\ : bit;
SIGNAL \APPS_ADC:Net_3830\ : bit;
TERMINAL \APPS_ADC:SAR:Net_209\ : bit;
TERMINAL \APPS_ADC:SAR:Net_149\ : bit;
TERMINAL \APPS_ADC:SAR:Net_255\ : bit;
TERMINAL \APPS_ADC:SAR:Net_368\ : bit;
SIGNAL \APPS_ADC:SAR:Net_221\ : bit;
SIGNAL \APPS_ADC:SAR:Net_376\ : bit;
SIGNAL \APPS_ADC:SAR:Net_381\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:enable\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_0\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:load_period\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_1\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_2\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_5\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_4\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_3\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_2\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_1\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_0\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_7\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_6\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_5\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_4\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_3\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_2\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_1\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:status_0\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \APPS_ADC:Net_3710\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \APPS_ADC:Net_3935\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_in\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_0\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_reg\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_edge_detect_reg\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_edge_detect\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_2\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_1\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_7\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_6\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_5\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_4\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:control_3\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:count_6\ : bit;
SIGNAL \APPS_ADC:Net_3874\ : bit;
SIGNAL \APPS_ADC:Net_3698\ : bit;
SIGNAL \APPS_ADC:nrq\ : bit;
SIGNAL \APPS_ADC:Net_3905\ : bit;
SIGNAL \APPS_ADC:Net_3867\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_5\ : bit;
SIGNAL \APPS_ADC:MODIN3_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_4\ : bit;
SIGNAL \APPS_ADC:MODIN3_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_3\ : bit;
SIGNAL \APPS_ADC:MODIN3_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_2\ : bit;
SIGNAL \APPS_ADC:MODIN3_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL \APPS_ADC:MODIN3_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \APPS_ADC:MODIN3_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_5\ : bit;
SIGNAL \APPS_ADC:MODIN4_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_4\ : bit;
SIGNAL \APPS_ADC:MODIN4_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_3\ : bit;
SIGNAL \APPS_ADC:MODIN4_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_2\ : bit;
SIGNAL \APPS_ADC:MODIN4_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL \APPS_ADC:MODIN4_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \APPS_ADC:MODIN4_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \APPS_ADC:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \APPS_ADC:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \APPS_ADC:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \APPS_ADC:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \APPS_ADC:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \APPS_ADC:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \APPS_ADC:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \APPS_ADC:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \APPS_ADC:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \APPS_ADC:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \APPS_ADC:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL tmpOE__APPS_0_net_0 : bit;
SIGNAL tmpFB_0__APPS_0_net_0 : bit;
SIGNAL tmpIO_0__APPS_0_net_0 : bit;
TERMINAL tmpSIOVREF__APPS_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__APPS_0_net_0 : bit;
SIGNAL tmpOE__APPS_1_net_0 : bit;
SIGNAL tmpFB_0__APPS_1_net_0 : bit;
SIGNAL tmpIO_0__APPS_1_net_0 : bit;
TERMINAL tmpSIOVREF__APPS_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__APPS_1_net_0 : bit;
SIGNAL \SERVO_PWM:PWMUDB:km_run\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1822 : bit;
SIGNAL \SERVO_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:control_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:reset\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:status_0\ : bit;
SIGNAL \SERVO_PWM:Net_55\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:up_cnt\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:up_cnt_final\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SERVO_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SERVO_PWM:PWMUDB:compare1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:compare2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \SERVO_PWM:Net_101\ : bit;
SIGNAL \SERVO_PWM:Net_96\ : bit;
SIGNAL Net_201 : bit;
SIGNAL Net_202 : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODIN5_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODIN5_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_209 : bit;
SIGNAL Net_203 : bit;
SIGNAL Net_200 : bit;
SIGNAL \SERVO_PWM:Net_113\ : bit;
SIGNAL \SERVO_PWM:Net_107\ : bit;
SIGNAL \SERVO_PWM:Net_114\ : bit;
SIGNAL tmpOE__SERVO_OUT_net_0 : bit;
SIGNAL tmpFB_0__SERVO_OUT_net_0 : bit;
SIGNAL tmpIO_0__SERVO_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__SERVO_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SERVO_OUT_net_0 : bit;
TERMINAL \BRAKE_ADC:Net_244\ : bit;
TERMINAL \BRAKE_ADC:Net_690\ : bit;
TERMINAL \BRAKE_ADC:Net_35\ : bit;
TERMINAL \BRAKE_ADC:Net_34\ : bit;
TERMINAL \BRAKE_ADC:Net_677\ : bit;
TERMINAL \BRAKE_ADC:Net_20\ : bit;
SIGNAL \BRAKE_ADC:Net_488\ : bit;
TERMINAL Net_213 : bit;
TERMINAL \BRAKE_ADC:Net_520\ : bit;
SIGNAL \BRAKE_ADC:Net_481\ : bit;
SIGNAL \BRAKE_ADC:Net_482\ : bit;
SIGNAL \BRAKE_ADC:mod_reset\ : bit;
SIGNAL \BRAKE_ADC:Net_93\ : bit;
TERMINAL \BRAKE_ADC:Net_573\ : bit;
TERMINAL \BRAKE_ADC:Net_41\ : bit;
TERMINAL \BRAKE_ADC:Net_109\ : bit;
SIGNAL \BRAKE_ADC:aclock\ : bit;
SIGNAL \BRAKE_ADC:mod_dat_3\ : bit;
SIGNAL \BRAKE_ADC:mod_dat_2\ : bit;
SIGNAL \BRAKE_ADC:mod_dat_1\ : bit;
SIGNAL \BRAKE_ADC:mod_dat_0\ : bit;
SIGNAL \BRAKE_ADC:Net_245_7\ : bit;
SIGNAL \BRAKE_ADC:Net_245_6\ : bit;
SIGNAL \BRAKE_ADC:Net_245_5\ : bit;
SIGNAL \BRAKE_ADC:Net_245_4\ : bit;
SIGNAL \BRAKE_ADC:Net_245_3\ : bit;
SIGNAL \BRAKE_ADC:Net_245_2\ : bit;
SIGNAL \BRAKE_ADC:Net_245_1\ : bit;
SIGNAL \BRAKE_ADC:Net_245_0\ : bit;
TERMINAL \BRAKE_ADC:Net_352\ : bit;
TERMINAL \BRAKE_ADC:Net_257\ : bit;
TERMINAL \BRAKE_ADC:Net_249\ : bit;
SIGNAL Net_276 : bit;
SIGNAL \BRAKE_ADC:Net_250\ : bit;
SIGNAL \BRAKE_ADC:Net_252\ : bit;
SIGNAL \BRAKE_ADC:soc\ : bit;
SIGNAL \BRAKE_ADC:Net_268\ : bit;
SIGNAL \BRAKE_ADC:Net_270\ : bit;
SIGNAL tmpOE__Brake_net_0 : bit;
SIGNAL tmpFB_0__Brake_net_0 : bit;
SIGNAL tmpIO_0__Brake_net_0 : bit;
TERMINAL tmpSIOVREF__Brake_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Brake_net_0 : bit;
SIGNAL Net_284 : bit;
SIGNAL Net_286 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL Net_287 : bit;
SIGNAL \Timer:Net_55\ : bit;
SIGNAL Net_292 : bit;
SIGNAL \Timer:Net_53\ : bit;
SIGNAL \Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer:TimerUDB:control_7\ : bit;
SIGNAL \Timer:TimerUDB:control_6\ : bit;
SIGNAL \Timer:TimerUDB:control_5\ : bit;
SIGNAL \Timer:TimerUDB:control_4\ : bit;
SIGNAL \Timer:TimerUDB:control_3\ : bit;
SIGNAL \Timer:TimerUDB:control_2\ : bit;
SIGNAL \Timer:TimerUDB:control_1\ : bit;
SIGNAL \Timer:TimerUDB:control_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_291 : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer:TimerUDB:status_6\ : bit;
SIGNAL \Timer:TimerUDB:status_5\ : bit;
SIGNAL \Timer:TimerUDB:status_4\ : bit;
SIGNAL \Timer:TimerUDB:status_0\ : bit;
SIGNAL \Timer:TimerUDB:status_1\ : bit;
SIGNAL \Timer:TimerUDB:status_2\ : bit;
SIGNAL \Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer:TimerUDB:status_3\ : bit;
SIGNAL \Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc11\ : bit;
SIGNAL \Timer:TimerUDB:nc14\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc10\ : bit;
SIGNAL \Timer:TimerUDB:nc13\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc9\ : bit;
SIGNAL \Timer:TimerUDB:nc12\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_0\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_reg\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:soc_edge_detect_reg\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_2\\D\ : bit;
SIGNAL \TPS_ADC:bSAR_SEQ:state_1\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_0\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_reg\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:soc_edge_detect_reg\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_2\\D\ : bit;
SIGNAL \APPS_ADC:bSAR_SEQ:state_1\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:up_cnt\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \SERVO_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

\TPS_ADC:AMuxHw_2_Decoder_is_active\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (\TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\TPS_ADC:AMuxHw_2_Decoder_is_active\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\));

zero <=  ('0') ;

one <=  ('1') ;

\TPS_ADC:bSAR_SEQ:cnt_enable\ <= (\TPS_ADC:bSAR_SEQ:load_period\
	OR Net_3);

\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_4 and \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \TPS_ADC:Net_3935\);

\TPS_ADC:bSAR_SEQ:nrq_edge_detect\ <= ((not \TPS_ADC:bSAR_SEQ:nrq_reg\ and \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\));

\TPS_ADC:bSAR_SEQ:state_1\\D\ <= ((not \TPS_ADC:soc_out\ and not \TPS_ADC:Net_3830\ and not \TPS_ADC:bSAR_SEQ:load_period\ and not \TPS_ADC:bSAR_SEQ:state_2\ and \TPS_ADC:bSAR_SEQ:state_1\)
	OR (not \TPS_ADC:bSAR_SEQ:load_period\ and not \TPS_ADC:bSAR_SEQ:state_2\ and not \TPS_ADC:bSAR_SEQ:state_1\ and \TPS_ADC:soc_out\));

\TPS_ADC:bSAR_SEQ:state_0\\D\ <= ((not \TPS_ADC:soc_out\ and not \TPS_ADC:bSAR_SEQ:load_period\ and not \TPS_ADC:bSAR_SEQ:state_2\ and not \TPS_ADC:bSAR_SEQ:cnt_tc\ and \TPS_ADC:Net_3830\ and \TPS_ADC:bSAR_SEQ:state_1\)
	OR (not \TPS_ADC:soc_out\ and not \TPS_ADC:bSAR_SEQ:load_period\ and not \TPS_ADC:bSAR_SEQ:state_2\ and not \TPS_ADC:bSAR_SEQ:state_1\ and \TPS_ADC:bSAR_SEQ:sw_soc\));

\TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \TPS_ADC:ch_addr_4\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \TPS_ADC:ch_addr_3\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \TPS_ADC:ch_addr_5\ and not \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \TPS_ADC:ch_addr_4\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \TPS_ADC:ch_addr_5\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_5\));

\TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_4\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \TPS_ADC:ch_addr_3\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_5\ and \TPS_ADC:ch_addr_4\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \TPS_ADC:ch_addr_4\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \TPS_ADC:ch_addr_5\));

\TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \TPS_ADC:ch_addr_1\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \TPS_ADC:ch_addr_0\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \TPS_ADC:ch_addr_2\ and not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \TPS_ADC:ch_addr_1\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \TPS_ADC:ch_addr_2\ and \TPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_1\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \TPS_ADC:ch_addr_0\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_2\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \TPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \TPS_ADC:ch_addr_1\)
	OR (not \TPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \TPS_ADC:ch_addr_2\));

\APPS_ADC:AMuxHw_2_Decoder_is_active\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (\APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\));

\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\APPS_ADC:AMuxHw_2_Decoder_is_active\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\));

\APPS_ADC:bSAR_SEQ:cnt_enable\ <= (\APPS_ADC:bSAR_SEQ:load_period\
	OR Net_101);

\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_102 and \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \APPS_ADC:Net_3935\);

\APPS_ADC:bSAR_SEQ:nrq_edge_detect\ <= ((not \APPS_ADC:bSAR_SEQ:nrq_reg\ and \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\));

\APPS_ADC:bSAR_SEQ:state_1\\D\ <= ((not \APPS_ADC:soc_out\ and not \APPS_ADC:Net_3830\ and not \APPS_ADC:bSAR_SEQ:load_period\ and not \APPS_ADC:bSAR_SEQ:state_2\ and \APPS_ADC:bSAR_SEQ:state_1\)
	OR (not \APPS_ADC:bSAR_SEQ:load_period\ and not \APPS_ADC:bSAR_SEQ:state_2\ and not \APPS_ADC:bSAR_SEQ:state_1\ and \APPS_ADC:soc_out\));

\APPS_ADC:bSAR_SEQ:state_0\\D\ <= ((not \APPS_ADC:soc_out\ and not \APPS_ADC:bSAR_SEQ:load_period\ and not \APPS_ADC:bSAR_SEQ:state_2\ and not \APPS_ADC:bSAR_SEQ:cnt_tc\ and \APPS_ADC:Net_3830\ and \APPS_ADC:bSAR_SEQ:state_1\)
	OR (not \APPS_ADC:soc_out\ and not \APPS_ADC:bSAR_SEQ:load_period\ and not \APPS_ADC:bSAR_SEQ:state_2\ and not \APPS_ADC:bSAR_SEQ:state_1\ and \APPS_ADC:bSAR_SEQ:sw_soc\));

\APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_5\ <= ((not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \APPS_ADC:ch_addr_4\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \APPS_ADC:ch_addr_3\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \APPS_ADC:ch_addr_5\ and not \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \APPS_ADC:ch_addr_4\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \APPS_ADC:ch_addr_5\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_5\));

\APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_5\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_4\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_3\ and \APPS_ADC:ch_addr_3\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_5\ and \APPS_ADC:ch_addr_4\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_4\ and \APPS_ADC:ch_addr_4\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_5\ and \APPS_ADC:ch_addr_5\));

\APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_2\ <= ((not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \APPS_ADC:ch_addr_1\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \APPS_ADC:ch_addr_0\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \APPS_ADC:ch_addr_2\ and not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \APPS_ADC:ch_addr_1\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \APPS_ADC:ch_addr_2\ and \APPS_ADC:AMuxHw_2_Decoder_old_id_2\));

\APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_2\ <= ((not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_1\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_0\ and \APPS_ADC:ch_addr_0\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_2\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and not \APPS_ADC:AMuxHw_2_Decoder_old_id_1\ and \APPS_ADC:ch_addr_1\)
	OR (not \APPS_ADC:AMuxHw_2_Decoder_old_id_2\ and \APPS_ADC:ch_addr_2\));

\SERVO_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \SERVO_PWM:PWMUDB:tc_i\);

\SERVO_PWM:PWMUDB:dith_count_1\\D\ <= ((not \SERVO_PWM:PWMUDB:dith_count_1\ and \SERVO_PWM:PWMUDB:tc_i\ and \SERVO_PWM:PWMUDB:dith_count_0\)
	OR (not \SERVO_PWM:PWMUDB:dith_count_0\ and \SERVO_PWM:PWMUDB:dith_count_1\)
	OR (not \SERVO_PWM:PWMUDB:tc_i\ and \SERVO_PWM:PWMUDB:dith_count_1\));

\SERVO_PWM:PWMUDB:dith_count_0\\D\ <= ((not \SERVO_PWM:PWMUDB:dith_count_0\ and \SERVO_PWM:PWMUDB:tc_i\)
	OR (not \SERVO_PWM:PWMUDB:tc_i\ and \SERVO_PWM:PWMUDB:dith_count_0\));

\SERVO_PWM:PWMUDB:cmp1_status\ <= ((not \SERVO_PWM:PWMUDB:prevCompare1\ and \SERVO_PWM:PWMUDB:cmp1_less\));

\SERVO_PWM:PWMUDB:status_2\ <= ((\SERVO_PWM:PWMUDB:runmode_enable\ and \SERVO_PWM:PWMUDB:tc_i\));

\SERVO_PWM:PWMUDB:up_cnt\\D\ <= ((not \SERVO_PWM:PWMUDB:cmp2_eq\ and \SERVO_PWM:PWMUDB:up_cnt\)
	OR (not \SERVO_PWM:PWMUDB:cmp2_eq\ and \SERVO_PWM:PWMUDB:tc_i\));

\SERVO_PWM:PWMUDB:up_cnt_final\ <= (\SERVO_PWM:PWMUDB:up_cnt\
	OR \SERVO_PWM:PWMUDB:tc_i\);

\SERVO_PWM:PWMUDB:pwm_i\ <= ((\SERVO_PWM:PWMUDB:runmode_enable\ and \SERVO_PWM:PWMUDB:cmp1_less\));

\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:per_zero\));

\TPS_ADC:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_97, Net_96, Net_95, Net_94,
			Net_93, Net_92, Net_91, Net_90,
			Net_89, Net_88, Net_87, Net_86,
			Net_85, Net_84, Net_83, Net_82,
			Net_81, Net_79, Net_77, Net_76,
			Net_74, Net_72, Net_71, Net_69,
			Net_67, Net_66, Net_64, Net_62,
			Net_61, Net_59, Net_57, Net_56,
			Net_54, Net_52, Net_51, Net_49,
			Net_47, Net_46, Net_44, Net_42,
			Net_41, Net_39, Net_37, Net_36,
			Net_34, Net_32, Net_31, Net_29,
			Net_27, Net_26, Net_24, Net_22,
			Net_21, Net_19, Net_17, Net_16,
			Net_14, Net_12, Net_11, Net_9,
			Net_7, Net_6, Net_908, Net_907),
		hw_ctrl_en=>(\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\,
			\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\, \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\TPS_ADC:V_single\);
\TPS_ADC:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\TPS_ADC:SAR:Net_248\,
		signal2=>\TPS_ADC:SAR:Net_235\);
\TPS_ADC:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\TPS_ADC:Net_2803\,
		vminus=>\TPS_ADC:SAR:Net_126\,
		ext_pin=>\TPS_ADC:SAR:Net_215\,
		vrefhi_out=>\TPS_ADC:SAR:Net_257\,
		vref=>\TPS_ADC:SAR:Net_248\,
		clock=>\TPS_ADC:clock\,
		pump_clock=>\TPS_ADC:clock\,
		sof_udb=>\TPS_ADC:soc_out\,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\TPS_ADC:SAR:Net_252\,
		next_out=>Net_3,
		data_out=>(\TPS_ADC:SAR:Net_207_11\, \TPS_ADC:SAR:Net_207_10\, \TPS_ADC:SAR:Net_207_9\, \TPS_ADC:SAR:Net_207_8\,
			\TPS_ADC:SAR:Net_207_7\, \TPS_ADC:SAR:Net_207_6\, \TPS_ADC:SAR:Net_207_5\, \TPS_ADC:SAR:Net_207_4\,
			\TPS_ADC:SAR:Net_207_3\, \TPS_ADC:SAR:Net_207_2\, \TPS_ADC:SAR:Net_207_1\, \TPS_ADC:SAR:Net_207_0\),
		eof_udb=>\TPS_ADC:Net_3830\);
\TPS_ADC:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\TPS_ADC:SAR:Net_215\,
		signal2=>\TPS_ADC:SAR:Net_209\);
\TPS_ADC:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\TPS_ADC:SAR:Net_126\,
		signal2=>\TPS_ADC:SAR:Net_149\);
\TPS_ADC:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\TPS_ADC:SAR:Net_209\);
\TPS_ADC:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\TPS_ADC:SAR:Net_257\,
		signal2=>\TPS_ADC:SAR:Net_149\);
\TPS_ADC:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\TPS_ADC:SAR:Net_255\);
\TPS_ADC:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\TPS_ADC:SAR:Net_235\);
\TPS_ADC:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\TPS_ADC:SAR:Net_368\);
\TPS_ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\TPS_ADC:Net_2803\,
		signal2=>\TPS_ADC:V_single\);
\TPS_ADC:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\TPS_ADC:clock\,
		enable=>\TPS_ADC:bSAR_SEQ:enable\,
		clock_out=>\TPS_ADC:bSAR_SEQ:clk_fin\);
\TPS_ADC:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\TPS_ADC:clock\,
		enable=>one,
		clock_out=>\TPS_ADC:bSAR_SEQ:clk_ctrl\);
\TPS_ADC:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TPS_ADC:bSAR_SEQ:clk_ctrl\,
		control=>(\TPS_ADC:bSAR_SEQ:control_7\, \TPS_ADC:bSAR_SEQ:control_6\, \TPS_ADC:bSAR_SEQ:control_5\, \TPS_ADC:bSAR_SEQ:control_4\,
			\TPS_ADC:bSAR_SEQ:control_3\, \TPS_ADC:bSAR_SEQ:sw_soc\, \TPS_ADC:bSAR_SEQ:load_period\, \TPS_ADC:bSAR_SEQ:enable\));
\TPS_ADC:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\TPS_ADC:bSAR_SEQ:load_period\,
		enable=>\TPS_ADC:bSAR_SEQ:cnt_enable\,
		count=>(\TPS_ADC:bSAR_SEQ:count_6\, \TPS_ADC:ch_addr_5\, \TPS_ADC:ch_addr_4\, \TPS_ADC:ch_addr_3\,
			\TPS_ADC:ch_addr_2\, \TPS_ADC:ch_addr_1\, \TPS_ADC:ch_addr_0\),
		tc=>\TPS_ADC:bSAR_SEQ:cnt_tc\);
\TPS_ADC:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_4));
\TPS_ADC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b94117bb-9a3a-4c86-914c-5feb26cdf512/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\TPS_ADC:clock\,
		dig_domain_out=>open);
\TPS_ADC:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\TPS_ADC:Net_3830\,
		trq=>zero,
		nrq=>\TPS_ADC:Net_3698\);
\TPS_ADC:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\TPS_ADC:Net_3698\,
		trq=>zero,
		nrq=>\TPS_ADC:nrq\);
\TPS_ADC:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b94117bb-9a3a-4c86-914c-5feb26cdf512/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\TPS_ADC:Net_3710\,
		dig_domain_out=>open);
\TPS_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_4);
\TPS_ADC:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\TPS_ADC:Net_3710\,
		sc_in=>\TPS_ADC:nrq\,
		sc_out=>\TPS_ADC:Net_3935\);
\TPS_ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:lti_1\);
\TPS_ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:gti_1\);
\TPS_ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:lti_0\);
\TPS_ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\TPS_ADC:MODULE_1:g1:a0:gx:u0:gti_0\);
TPS_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"010",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__TPS_0_net_0),
		analog=>Net_907,
		io=>(tmpIO_0__TPS_0_net_0),
		siovref=>(tmpSIOVREF__TPS_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TPS_0_net_0);
TPS_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14425a1b-440b-4507-9dac-74192c9da648",
		drive_mode=>"010",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__TPS_1_net_0),
		analog=>Net_908,
		io=>(tmpIO_0__TPS_1_net_0),
		siovref=>(tmpSIOVREF__TPS_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TPS_1_net_0);
\APPS_ADC:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_197, Net_196, Net_195, Net_194,
			Net_193, Net_192, Net_191, Net_190,
			Net_189, Net_188, Net_187, Net_186,
			Net_185, Net_184, Net_183, Net_182,
			Net_181, Net_179, Net_177, Net_176,
			Net_174, Net_172, Net_171, Net_169,
			Net_167, Net_166, Net_164, Net_162,
			Net_161, Net_159, Net_157, Net_156,
			Net_154, Net_152, Net_151, Net_149,
			Net_147, Net_146, Net_144, Net_142,
			Net_141, Net_139, Net_137, Net_136,
			Net_134, Net_132, Net_131, Net_129,
			Net_127, Net_126, Net_124, Net_122,
			Net_121, Net_119, Net_117, Net_116,
			Net_114, Net_112, Net_111, Net_109,
			Net_107, Net_106, Net_104, Net_103),
		hw_ctrl_en=>(\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\,
			\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\, \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\APPS_ADC:V_single\);
\APPS_ADC:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\APPS_ADC:SAR:Net_248\,
		signal2=>\APPS_ADC:SAR:Net_235\);
\APPS_ADC:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\APPS_ADC:Net_2803\,
		vminus=>\APPS_ADC:SAR:Net_126\,
		ext_pin=>\APPS_ADC:SAR:Net_215\,
		vrefhi_out=>\APPS_ADC:SAR:Net_257\,
		vref=>\APPS_ADC:SAR:Net_248\,
		clock=>\APPS_ADC:clock\,
		pump_clock=>\APPS_ADC:clock\,
		sof_udb=>\APPS_ADC:soc_out\,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\APPS_ADC:SAR:Net_252\,
		next_out=>Net_101,
		data_out=>(\APPS_ADC:SAR:Net_207_11\, \APPS_ADC:SAR:Net_207_10\, \APPS_ADC:SAR:Net_207_9\, \APPS_ADC:SAR:Net_207_8\,
			\APPS_ADC:SAR:Net_207_7\, \APPS_ADC:SAR:Net_207_6\, \APPS_ADC:SAR:Net_207_5\, \APPS_ADC:SAR:Net_207_4\,
			\APPS_ADC:SAR:Net_207_3\, \APPS_ADC:SAR:Net_207_2\, \APPS_ADC:SAR:Net_207_1\, \APPS_ADC:SAR:Net_207_0\),
		eof_udb=>\APPS_ADC:Net_3830\);
\APPS_ADC:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\APPS_ADC:SAR:Net_215\,
		signal2=>\APPS_ADC:SAR:Net_209\);
\APPS_ADC:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\APPS_ADC:SAR:Net_126\,
		signal2=>\APPS_ADC:SAR:Net_149\);
\APPS_ADC:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\APPS_ADC:SAR:Net_209\);
\APPS_ADC:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\APPS_ADC:SAR:Net_257\,
		signal2=>\APPS_ADC:SAR:Net_149\);
\APPS_ADC:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\APPS_ADC:SAR:Net_255\);
\APPS_ADC:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\APPS_ADC:SAR:Net_235\);
\APPS_ADC:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\APPS_ADC:SAR:Net_368\);
\APPS_ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\APPS_ADC:Net_2803\,
		signal2=>\APPS_ADC:V_single\);
\APPS_ADC:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\APPS_ADC:clock\,
		enable=>\APPS_ADC:bSAR_SEQ:enable\,
		clock_out=>\APPS_ADC:bSAR_SEQ:clk_fin\);
\APPS_ADC:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\APPS_ADC:clock\,
		enable=>one,
		clock_out=>\APPS_ADC:bSAR_SEQ:clk_ctrl\);
\APPS_ADC:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\APPS_ADC:bSAR_SEQ:clk_ctrl\,
		control=>(\APPS_ADC:bSAR_SEQ:control_7\, \APPS_ADC:bSAR_SEQ:control_6\, \APPS_ADC:bSAR_SEQ:control_5\, \APPS_ADC:bSAR_SEQ:control_4\,
			\APPS_ADC:bSAR_SEQ:control_3\, \APPS_ADC:bSAR_SEQ:sw_soc\, \APPS_ADC:bSAR_SEQ:load_period\, \APPS_ADC:bSAR_SEQ:enable\));
\APPS_ADC:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\APPS_ADC:bSAR_SEQ:load_period\,
		enable=>\APPS_ADC:bSAR_SEQ:cnt_enable\,
		count=>(\APPS_ADC:bSAR_SEQ:count_6\, \APPS_ADC:ch_addr_5\, \APPS_ADC:ch_addr_4\, \APPS_ADC:ch_addr_3\,
			\APPS_ADC:ch_addr_2\, \APPS_ADC:ch_addr_1\, \APPS_ADC:ch_addr_0\),
		tc=>\APPS_ADC:bSAR_SEQ:cnt_tc\);
\APPS_ADC:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_102));
\APPS_ADC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0ae0113-67f6-40aa-9c37-31975df1ce71/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625012500.250005",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\APPS_ADC:clock\,
		dig_domain_out=>open);
\APPS_ADC:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\APPS_ADC:Net_3830\,
		trq=>zero,
		nrq=>\APPS_ADC:Net_3698\);
\APPS_ADC:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\APPS_ADC:Net_3698\,
		trq=>zero,
		nrq=>\APPS_ADC:nrq\);
\APPS_ADC:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0ae0113-67f6-40aa-9c37-31975df1ce71/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\APPS_ADC:Net_3710\,
		dig_domain_out=>open);
\APPS_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_102);
\APPS_ADC:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\APPS_ADC:Net_3710\,
		sc_in=>\APPS_ADC:nrq\,
		sc_out=>\APPS_ADC:Net_3935\);
\APPS_ADC:MODULE_2:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_5\,
		y=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:lti_1\);
\APPS_ADC:MODULE_2:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_5\,
		y=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:gti_1\);
\APPS_ADC:MODULE_2:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:lt_2\,
		y=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:lti_0\);
\APPS_ADC:MODULE_2:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:gt_2\,
		y=>\APPS_ADC:MODULE_2:g1:a0:gx:u0:gti_0\);
APPS_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6508d192-65fb-4cff-b19b-01459585c961",
		drive_mode=>"010",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__APPS_0_net_0),
		analog=>Net_103,
		io=>(tmpIO_0__APPS_0_net_0),
		siovref=>(tmpSIOVREF__APPS_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__APPS_0_net_0);
APPS_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5e195aa5-59f6-4b8b-b29d-3cc2166d48ca",
		drive_mode=>"010",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__APPS_1_net_0),
		analog=>Net_104,
		io=>(tmpIO_0__APPS_1_net_0),
		siovref=>(tmpSIOVREF__APPS_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__APPS_1_net_0);
\SERVO_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1822,
		enable=>one,
		clock_out=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\);
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\SERVO_PWM:PWMUDB:control_7\, \SERVO_PWM:PWMUDB:control_6\, \SERVO_PWM:PWMUDB:control_5\, \SERVO_PWM:PWMUDB:control_4\,
			\SERVO_PWM:PWMUDB:control_3\, \SERVO_PWM:PWMUDB:control_2\, \SERVO_PWM:PWMUDB:control_1\, \SERVO_PWM:PWMUDB:control_0\));
\SERVO_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \SERVO_PWM:PWMUDB:status_5\, zero, \SERVO_PWM:PWMUDB:status_3\,
			\SERVO_PWM:PWMUDB:status_2\, \SERVO_PWM:PWMUDB:status_1\, \SERVO_PWM:PWMUDB:status_0\),
		interrupt=>\SERVO_PWM:Net_55\);
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SERVO_PWM:PWMUDB:up_cnt_final\, \SERVO_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SERVO_PWM:PWMUDB:cmp1_eq\,
		cl0=>\SERVO_PWM:PWMUDB:cmp1_less\,
		z0=>\SERVO_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\SERVO_PWM:PWMUDB:cmp2_eq\,
		cl1=>\SERVO_PWM:PWMUDB:cmp2_status\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SERVO_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\SERVO_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SERVO_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
SERVO_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_209,
		fb=>(tmpFB_0__SERVO_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SERVO_OUT_net_0),
		siovref=>(tmpSIOVREF__SERVO_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SERVO_OUT_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8d232960-f3fa-479f-8ed8-8a4839b5bc1f",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1822,
		dig_domain_out=>open);
\BRAKE_ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\BRAKE_ADC:Net_244\);
\BRAKE_ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_690\,
		signal2=>\BRAKE_ADC:Net_35\);
\BRAKE_ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\BRAKE_ADC:Net_34\);
\BRAKE_ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_677\,
		signal2=>\BRAKE_ADC:Net_34\);
\BRAKE_ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\BRAKE_ADC:Net_690\, \BRAKE_ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\BRAKE_ADC:Net_20\);
\BRAKE_ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>14)
	PORT MAP(aclock=>\BRAKE_ADC:Net_488\,
		vplus=>Net_213,
		vminus=>\BRAKE_ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\BRAKE_ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\BRAKE_ADC:Net_93\,
		ext_pin_1=>\BRAKE_ADC:Net_573\,
		ext_pin_2=>\BRAKE_ADC:Net_41\,
		ext_vssa=>\BRAKE_ADC:Net_109\,
		qtz_ref=>\BRAKE_ADC:Net_677\,
		dec_clock=>\BRAKE_ADC:aclock\,
		mod_dat=>(\BRAKE_ADC:mod_dat_3\, \BRAKE_ADC:mod_dat_2\, \BRAKE_ADC:mod_dat_1\, \BRAKE_ADC:mod_dat_0\),
		dout_udb=>(\BRAKE_ADC:Net_245_7\, \BRAKE_ADC:Net_245_6\, \BRAKE_ADC:Net_245_5\, \BRAKE_ADC:Net_245_4\,
			\BRAKE_ADC:Net_245_3\, \BRAKE_ADC:Net_245_2\, \BRAKE_ADC:Net_245_1\, \BRAKE_ADC:Net_245_0\));
\BRAKE_ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\BRAKE_ADC:Net_352\);
\BRAKE_ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_109\,
		signal2=>\BRAKE_ADC:Net_352\);
\BRAKE_ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2fe7ae20-0d3b-4956-a7b1-41a155a93bbd/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\BRAKE_ADC:Net_93\,
		dig_domain_out=>open);
\BRAKE_ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\BRAKE_ADC:Net_257\);
\BRAKE_ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\BRAKE_ADC:Net_249\);
\BRAKE_ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_41\,
		signal2=>\BRAKE_ADC:Net_257\);
\BRAKE_ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_573\,
		signal2=>\BRAKE_ADC:Net_249\);
\BRAKE_ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\BRAKE_ADC:Net_520\,
		signal2=>\BRAKE_ADC:Net_20\);
\BRAKE_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_276);
\BRAKE_ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2fe7ae20-0d3b-4956-a7b1-41a155a93bbd/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"454752160.07276",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\BRAKE_ADC:Net_488\,
		dig_domain_out=>open);
\BRAKE_ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\BRAKE_ADC:aclock\,
		mod_dat=>(\BRAKE_ADC:mod_dat_3\, \BRAKE_ADC:mod_dat_2\, \BRAKE_ADC:mod_dat_1\, \BRAKE_ADC:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\BRAKE_ADC:mod_reset\,
		interrupt=>Net_276);
Brake:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1932956-0a66-4d47-94f2-3ddb27645bf8",
		drive_mode=>"010",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Brake_net_0),
		analog=>Net_213,
		io=>(tmpIO_0__Brake_net_0),
		siovref=>(tmpSIOVREF__Brake_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Brake_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"13333333333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_284,
		dig_domain_out=>open);
\Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_284,
		enable=>one,
		clock_out=>\Timer:TimerUDB:ClockOutFromEnBlock\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_284,
		enable=>one,
		clock_out=>\Timer:TimerUDB:Clk_Ctl_i\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer:TimerUDB:control_7\, \Timer:TimerUDB:control_6\, \Timer:TimerUDB:control_5\, \Timer:TimerUDB:control_4\,
			\Timer:TimerUDB:control_3\, \Timer:TimerUDB:control_2\, \Timer:TimerUDB:control_1\, \Timer:TimerUDB:control_0\));
\Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer:TimerUDB:status_3\,
			\Timer:TimerUDB:status_2\, zero, \Timer:TimerUDB:status_tc\),
		interrupt=>\Timer:Net_55\);
\Timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc11\,
		f0_blk_stat=>\Timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc10\,
		f0_blk_stat=>\Timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc9\,
		f0_blk_stat=>\Timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_5\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_5\);
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_4\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_4\);
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_3\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_3\);
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_2\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_2\);
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_1\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_1\);
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\TPS_ADC:ch_addr_0\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_old_id_0\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\);
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\TPS_ADC:clock\,
		q=>\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\);
\TPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\TPS_ADC:bSAR_SEQ:nrq_edge_detect\,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>Net_4);
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\TPS_ADC:Net_3710\,
		q=>\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\);
\TPS_ADC:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:bSAR_SEQ:nrq_reg\);
\TPS_ADC:bSAR_SEQ:state_0\:cy_dff
	PORT MAP(d=>\TPS_ADC:bSAR_SEQ:state_0\\D\,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:soc_out\);
\TPS_ADC:bSAR_SEQ:soc_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:bSAR_SEQ:soc_reg\);
\TPS_ADC:bSAR_SEQ:soc_edge_detect_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:bSAR_SEQ:soc_edge_detect_reg\);
\TPS_ADC:bSAR_SEQ:state_2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:bSAR_SEQ:state_2\);
\TPS_ADC:bSAR_SEQ:state_1\:cy_dff
	PORT MAP(d=>\TPS_ADC:bSAR_SEQ:state_1\\D\,
		clk=>\TPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\TPS_ADC:bSAR_SEQ:state_1\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_5\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_5\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_4\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_4\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_3\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_3\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_2\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_2\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_1\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_1\);
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\APPS_ADC:ch_addr_0\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_old_id_0\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\);
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\APPS_ADC:clock\,
		q=>\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\);
\APPS_ADC:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\APPS_ADC:bSAR_SEQ:nrq_edge_detect\,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>Net_102);
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\APPS_ADC:Net_3710\,
		q=>\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\);
\APPS_ADC:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:bSAR_SEQ:nrq_reg\);
\APPS_ADC:bSAR_SEQ:state_0\:cy_dff
	PORT MAP(d=>\APPS_ADC:bSAR_SEQ:state_0\\D\,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:soc_out\);
\APPS_ADC:bSAR_SEQ:soc_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:bSAR_SEQ:soc_reg\);
\APPS_ADC:bSAR_SEQ:soc_edge_detect_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:bSAR_SEQ:soc_edge_detect_reg\);
\APPS_ADC:bSAR_SEQ:state_2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:bSAR_SEQ:state_2\);
\APPS_ADC:bSAR_SEQ:state_1\:cy_dff
	PORT MAP(d=>\APPS_ADC:bSAR_SEQ:state_1\\D\,
		clk=>\APPS_ADC:bSAR_SEQ:clk_fin\,
		q=>\APPS_ADC:bSAR_SEQ:state_1\);
\SERVO_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:min_kill_reg\);
\SERVO_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:prevCapture\);
\SERVO_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:trig_last\);
\SERVO_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:runmode_enable\);
\SERVO_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:sc_kill_tmp\);
\SERVO_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:ltch_kill_reg\);
\SERVO_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:dith_count_1\);
\SERVO_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:dith_count_0\);
\SERVO_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:cmp1_less\,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:prevCompare1\);
\SERVO_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:status_0\);
\SERVO_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:status_1\);
\SERVO_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:status_5\);
\SERVO_PWM:PWMUDB:up_cnt\:cy_dff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:up_cnt\\D\,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:up_cnt\);
\SERVO_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:pwm_i\,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_209);
\SERVO_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:pwm1_i_reg\);
\SERVO_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:pwm2_i_reg\);
\SERVO_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\SERVO_PWM:PWMUDB:status_2\,
		clk=>\SERVO_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\SERVO_PWM:PWMUDB:tc_i_reg\);
\Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_last\);
\Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:status_tc\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:tc_reg_i\);
\Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:control_7\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:hwEnable_reg\);
\Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_out_reg_i\);

END R_T_L;
