read_verilog generated.v
synth -top ProcessingArray
show ProcessingArray
