Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new --output-directory=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun --report-file=bsf:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\pfl_fun.bsf --system-info=DEVICE_FAMILY="MAX II" --system-info=DEVICE=EPM2210GF256C3 --system-info=DEVICE_SPEEDGRADE=3 --component-file=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun.qsys
Progress: Loading MaxII_pfl_v2.5_pfl_3p_btn_new/pfl_fun.qsys
Progress: Reading input file
Progress: Adding parallel_flash_loader_0 [altera_parallel_flash_loader 14.0]
Progress: Parameterizing module parallel_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pfl_fun.pfl_fun: There are recommended upgrades for: parallel_flash_loader_0
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new --output-directory=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\pfl_fun.html --report-file=sopcinfo:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun.sopcinfo --report-file=cmp:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\pfl_fun.cmp --report-file=qip:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\synthesis\pfl_fun.qip --report-file=svd:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\synthesis\pfl_fun.svd --report-file=regmap:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\synthesis\pfl_fun.regmap --report-file=xml:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\pfl_fun.xml --report-file=debuginfo:D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun\synthesis\pfl_fun.debuginfo --system-info=DEVICE_FAMILY="MAX II" --system-info=DEVICE=EPM2210GF256C3 --system-info=DEVICE_SPEEDGRADE=3 --component-file=D:\Projects\MaxII_pfl_v2.5_pfl_3p_btn_new\pfl_fun.qsys --language=VERILOG
Progress: Loading MaxII_pfl_v2.5_pfl_3p_btn_new/pfl_fun.qsys
Progress: Reading input file
Progress: Adding parallel_flash_loader_0 [altera_parallel_flash_loader 14.0]
Progress: Parameterizing module parallel_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pfl_fun.pfl_fun: There are recommended upgrades for: parallel_flash_loader_0
Info: pfl_fun: Generating pfl_fun "pfl_fun" for QUARTUS_SYNTH
Info: parallel_flash_loader_0: generating top-level entity altera_parallel_flash_loader
Info: parallel_flash_loader_0: "pfl_fun" instantiated altera_parallel_flash_loader "parallel_flash_loader_0"
Info: pfl_fun: Done "pfl_fun" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
