{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625511063692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625511063692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 21:51:03 2021 " "Processing started: Mon Jul 05 21:51:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625511063692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625511063692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_map --read_settings_files=on --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625511063692 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063902 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063932 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511063942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625511064162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/up_der.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/up_der.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_der-behave " "Found design unit 1: up_der-behave" {  } { { "../src/up_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/up_der.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_der " "Found entity 1: up_der" {  } { { "../src/up_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/up_der.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-behave " "Found design unit 1: UART_TX-behave" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-srtuct " "Found design unit 1: UART_TOP-srtuct" {  } { { "../src/UART_TOP.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "../src/UART_TOP.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-behave " "Found design unit 1: UART_RX-behave" {  } { { "../src/UART_RX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_RX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/text_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/text_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_CONVERT-struct " "Found design unit 1: TEXT_CONVERT-struct" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_CONVERT " "Found entity 1: TEXT_CONVERT" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/stabilizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stabilizer-struct " "Found design unit 1: stabilizer-struct" {  } { { "../src/stabilizer.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/stabilizer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""} { "Info" "ISGN_ENTITY_NAME" "1 stabilizer " "Found entity 1: stabilizer" {  } { { "../src/stabilizer.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/stabilizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/down_der.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/down_der.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_der-behave " "Found design unit 1: down_der-behave" {  } { { "../src/down_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/down_der.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_der " "Found entity 1: down_der" {  } { { "../src/down_der.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/down_der.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-behave " "Found design unit 1: CONTROLLER-behave" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bin2bcd_12bit_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bin2bcd_12bit_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit_sync-Behavioral " "Found design unit 1: bin2bcd_12bit_sync-Behavioral" {  } { { "../src/bin2bcd_12bit_sync.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bin2bcd_12bit_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit_sync " "Found entity 1: bin2bcd_12bit_sync" {  } { { "../src/bin2bcd_12bit_sync.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bin2bcd_12bit_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/onedrive - ort braude college of engineering/study/pld - vhdl/final ex/src/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behave " "Found design unit 1: bcd_to_7seg-behave" {  } { { "../src/bcd_to_7seg.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bcd_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../src/bcd_to_7seg.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/bcd_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625511064591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEXT_CONVERT " "Elaborating entity \"TEXT_CONVERT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625511064791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TOP UART_TOP:u1_uart " "Elaborating entity \"UART_TOP\" for hierarchy \"UART_TOP:u1_uart\"" {  } { { "../src/TEXT_CONVERT.vhd" "u1_uart" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:u1_uart\|UART_RX:u1_UART_RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:u1_uart\|UART_RX:u1_UART_RX\"" {  } { { "../src/UART_TOP.vhd" "u1_UART_RX" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stabilizer UART_TOP:u1_uart\|UART_RX:u1_UART_RX\|stabilizer:u1 " "Elaborating entity \"stabilizer\" for hierarchy \"UART_TOP:u1_uart\|UART_RX:u1_UART_RX\|stabilizer:u1\"" {  } { { "../src/UART_RX.vhd" "u1" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_RX.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:u1_uart\|UART_TX:u2_UART_TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\"" {  } { { "../src/UART_TOP.vhd" "u2_UART_TX" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TOP.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:u2_controller " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:u2_controller\"" {  } { { "../src/TEXT_CONVERT.vhd" "u2_controller" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_CE_N CONTROLLER.vhd(18) " "VHDL Signal Declaration warning at CONTROLLER.vhd(18): used explicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_UB_N CONTROLLER.vhd(19) " "VHDL Signal Declaration warning at CONTROLLER.vhd(19): used explicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SRAM_LB_N CONTROLLER.vhd(20) " "VHDL Signal Declaration warning at CONTROLLER.vhd(20): used explicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED1 CONTROLLER.vhd(30) " "VHDL Signal Declaration warning at CONTROLLER.vhd(30): used explicit default value for signal \"LED1\" because signal was never assigned a value" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[15\] SRAM_DQ\[7\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[7\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[15\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[14\] SRAM_DQ\[6\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[6\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[14\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[13\] SRAM_DQ\[5\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[5\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[13\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[12\] SRAM_DQ\[4\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[4\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[12\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[11\] SRAM_DQ\[3\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[3\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[11\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[10\] SRAM_DQ\[2\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[2\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[10\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[9\] SRAM_DQ\[1\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[1\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[9\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "SRAM_DQ\[8\] SRAM_DQ\[0\] CONTROLLER.vhd(15) " "Bidirectional port \"SRAM_DQ\[0\]\" at CONTROLLER.vhd(15) has a one-way connection to bidirectional port \"SRAM_DQ\[8\]\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 "|TEXT_CONVERT|CONTROLLER:u2_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_der CONTROLLER:u2_controller\|down_der:u2 " "Elaborating entity \"down_der\" for hierarchy \"CONTROLLER:u2_controller\|down_der:u2\"" {  } { { "../src/CONTROLLER.vhd" "u2" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_12bit_sync bin2bcd_12bit_sync:u3_bin2bcd " "Elaborating entity \"bin2bcd_12bit_sync\" for hierarchy \"bin2bcd_12bit_sync:u3_bin2bcd\"" {  } { { "../src/TEXT_CONVERT.vhd" "u3_bin2bcd" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:u4_bcd2seg_1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:u4_bcd2seg_1\"" {  } { { "../src/TEXT_CONVERT.vhd" "u4_bcd2seg_1" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625511064821 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[2\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[2\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[1\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[1\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[0\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[0\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[3\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[3\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[5\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[5\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[6\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[6\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[4\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[4\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROLLER:u2_controller\|DATA_FROM_MEM\[7\] UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0 " "Converted the fan-out from the tri-state buffer \"CONTROLLER:u2_controller\|DATA_FROM_MEM\[7\]\" to the node \"UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|Mux0\" into an OR gate" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1625511065341 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1625511065341 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 16 -1 0 } } { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1625511065351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1625511065351 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[8\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[8\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[9\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[9\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[10\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[10\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[11\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[11\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[12\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[12\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[13\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[13\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[14\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[14\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROLLER:u2_controller\|SRAM_DQ\[15\]~synth " "Node \"CONTROLLER:u2_controller\|SRAM_DQ\[15\]~synth\"" {  } { { "../src/CONTROLLER.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/CONTROLLER.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066500 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1625511066500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 VCC " "Pin \"LED1\" is stuck at VCC" {  } { { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 "|TEXT_CONVERT|LED1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1625511066500 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|TX High " "Register UART_TOP:u1_uart\|UART_TX:u2_UART_TX\|TX will power up to High" {  } { { "../src/UART_TX.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/UART_TX.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1625511066500 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1625511066500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625511066920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511066920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625511066990 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625511066990 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1625511066990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625511066990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625511066990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625511067030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 21:51:07 2021 " "Processing ended: Mon Jul 05 21:51:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625511067030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625511067030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625511067030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625511067030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625511068050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625511068050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 21:51:07 2021 " "Processing started: Mon Jul 05 21:51:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625511068050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625511068050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625511068050 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625511068139 ""}
{ "Info" "0" "" "Project  = text_convert_synthesis" {  } {  } 0 0 "Project  = text_convert_synthesis" 0 0 "Fitter" 0 0 1625511068139 ""}
{ "Info" "0" "" "Revision = TEXT_CONVERT" {  } {  } 0 0 "Revision = TEXT_CONVERT" 0 0 "Fitter" 0 0 1625511068139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1625511068269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEXT_CONVERT EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"TEXT_CONVERT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625511068279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625511068299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625511068299 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625511068359 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625511068369 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1625511068679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1625511068679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1625511068679 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625511068679 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625511068679 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625511068679 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625511068679 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625511068679 ""}
{ "Info" "ISTA_SDC_FOUND" "text_convert_synthesis.sdc " "Reading SDC File: 'text_convert_synthesis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1625511068829 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1625511068829 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1625511068829 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1625511068829 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037          CLK " "  37.037          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1625511068829 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1625511068829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node CLK (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1625511068859 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625511068859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625511068909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625511068929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1625511068929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625511068929 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625511068959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625511069429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625511069529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625511069539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625511069729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625511069729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625511069789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1625511070218 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625511070218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625511070288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1625511070288 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1625511070288 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625511070288 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1625511070298 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625511070298 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SER_TX 0 " "Pin \"SER_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2 0 " "Pin \"LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3 0 " "Pin \"LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4 0 " "Pin \"LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[0\] 0 " "Pin \"NUM_ONES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[1\] 0 " "Pin \"NUM_ONES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[2\] 0 " "Pin \"NUM_ONES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[3\] 0 " "Pin \"NUM_ONES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[4\] 0 " "Pin \"NUM_ONES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[5\] 0 " "Pin \"NUM_ONES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_ONES\[6\] 0 " "Pin \"NUM_ONES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[0\] 0 " "Pin \"NUM_TENS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[1\] 0 " "Pin \"NUM_TENS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[2\] 0 " "Pin \"NUM_TENS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[3\] 0 " "Pin \"NUM_TENS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[4\] 0 " "Pin \"NUM_TENS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[5\] 0 " "Pin \"NUM_TENS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_TENS\[6\] 0 " "Pin \"NUM_TENS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[0\] 0 " "Pin \"NUM_HUNDS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[1\] 0 " "Pin \"NUM_HUNDS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[2\] 0 " "Pin \"NUM_HUNDS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[3\] 0 " "Pin \"NUM_HUNDS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[4\] 0 " "Pin \"NUM_HUNDS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[5\] 0 " "Pin \"NUM_HUNDS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_HUNDS\[6\] 0 " "Pin \"NUM_HUNDS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[0\] 0 " "Pin \"NUM_THOUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[1\] 0 " "Pin \"NUM_THOUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[2\] 0 " "Pin \"NUM_THOUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[3\] 0 " "Pin \"NUM_THOUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[4\] 0 " "Pin \"NUM_THOUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[5\] 0 " "Pin \"NUM_THOUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM_THOUS\[6\] 0 " "Pin \"NUM_THOUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1625511070308 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1625511070308 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625511070388 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625511070408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625511070478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625511070668 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../src/TEXT_CONVERT.vhd" "" { Text "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/src/TEXT_CONVERT.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1625511070728 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1625511070728 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1625511070728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/output_files/TEXT_CONVERT.fit.smsg " "Generated suppressed messages file C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/output_files/TEXT_CONVERT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625511070798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625511070978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 21:51:10 2021 " "Processing ended: Mon Jul 05 21:51:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625511070978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625511070978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625511070978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625511070978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625511071777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625511071777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 21:51:11 2021 " "Processing started: Mon Jul 05 21:51:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625511071777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625511071777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625511071777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625511072497 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625511072527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625511072917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 21:51:12 2021 " "Processing ended: Mon Jul 05 21:51:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625511072917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625511072917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625511072917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625511072917 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625511073517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625511073946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625511073946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 21:51:13 2021 " "Processing started: Mon Jul 05 21:51:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625511073946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625511073946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_sta text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625511073946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1625511074036 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074076 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625511074086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1625511074216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1625511074246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1625511074246 ""}
{ "Info" "ISTA_SDC_FOUND" "text_convert_synthesis.sdc " "Reading SDC File: 'text_convert_synthesis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1625511074326 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1625511074336 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1625511074356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.389 " "Worst-case setup slack is 26.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.389         0.000 CLK  " "   26.389         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CLK  " "    0.445         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625511074376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625511074386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 17.407 " "Worst-case minimum pulse width slack is 17.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.407         0.000 CLK  " "   17.407         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074386 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1625511074456 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1625511074456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.178 " "Worst-case setup slack is 33.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.178         0.000 CLK  " "   33.178         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625511074486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625511074486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 17.518 " "Worst-case minimum pulse width slack is 17.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.518         0.000 CLK  " "   17.518         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625511074496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625511074496 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1625511074546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1625511074786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1625511074786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625511074876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 21:51:14 2021 " "Processing ended: Mon Jul 05 21:51:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625511074876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625511074876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625511074876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625511074876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625511075715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625511075715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 21:51:15 2021 " "Processing started: Mon Jul 05 21:51:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625511075715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625511075715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off text_convert_synthesis -c TEXT_CONVERT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625511075715 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "TEXT_CONVERT.vho\", \"TEXT_CONVERT_fast.vho TEXT_CONVERT_vhd.sdo TEXT_CONVERT_vhd_fast.sdo C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/simulation/modelsim/ simulation " "Generated files \"TEXT_CONVERT.vho\", \"TEXT_CONVERT_fast.vho\", \"TEXT_CONVERT_vhd.sdo\" and \"TEXT_CONVERT_vhd_fast.sdo\" in directory \"C:/Users/User/OneDrive - ort braude college of engineering/STUDY/PLD - VHDL/final EX/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1625511076155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625511076215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 21:51:16 2021 " "Processing ended: Mon Jul 05 21:51:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625511076215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625511076215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625511076215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625511076215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 179 s " "Quartus II Full Compilation was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625511076815 ""}
