# gem5-HDL_v1.0
# gem5-HDL make the simulation of CPU-FPGA system easier because it realize the communication between C/C++ and Verilog in the heterogeneous system. This project is nearly finished, thanks to Prof. Wei ZHANG, Liang FENG and Sinhad Sharad's help.
# If you need a detailed mannual of gem5-HDL, please feel free to send a email to zjueelty@zju.edu.cn
# We are glad if this simulator will help your project. Please make the citation when you apply gem5-HDL in your work which will be published.
