###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID caddy12)
#  Generated on:      Fri Mar 13 19:32:21 2020
#  Design:            Conv
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_vld                                               
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_inst/
Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_
serialOutChannel_wait_dp_inst/serialOutChannel_rsci_bcwt_reg/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | clk ^        |           | 0.019 |       |  -0.546 |   -0.650 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3 | 0.020 | 0.009 |  -0.537 |   -0.641 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.014 | 0.030 |  -0.507 |   -0.611 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2 | 0.030 | 0.024 |  -0.483 |   -0.586 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.033 |  -0.450 |   -0.554 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2 | 0.018 | 0.009 |  -0.440 |   -0.544 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.030 |  -0.411 |   -0.514 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2 | 0.022 | 0.013 |  -0.397 |   -0.501 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.021 | 0.039 |  -0.359 |   -0.462 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3 | 0.022 | 0.008 |  -0.351 |   -0.455 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.021 | 0.040 |  -0.311 |   -0.415 | 
     | CTS_cdb_buf_01231                                  |              | CLKBUF_X3 | 0.023 | 0.012 |  -0.300 |   -0.404 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.005 | 0.024 |  -0.276 |   -0.380 | 
     | CTS_ccl_buf_01172                                  |              | CLKBUF_X3 | 0.005 | 0.000 |  -0.276 |   -0.380 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.022 | 0.032 |  -0.243 |   -0.347 | 
     | CTS_ccl_a_buf_01108                                |              | CLKBUF_X2 | 0.023 | 0.009 |  -0.235 |   -0.338 | 
     | CTS_ccl_a_buf_01108                                | A ^ -> Z ^   | CLKBUF_X2 | 0.020 | 0.039 |  -0.196 |   -0.300 | 
     | CTS_ccl_a_buf_00933                                |              | CLKBUF_X3 | 0.020 | 0.004 |  -0.192 |   -0.295 | 
     | CTS_ccl_a_buf_00933                                | A ^ -> Z ^   | CLKBUF_X3 | 0.019 | 0.041 |  -0.150 |   -0.254 | 
     | CTS_ccl_a_buf_00070                                |              | CLKBUF_X2 | 0.019 | 0.000 |  -0.150 |   -0.254 | 
     | CTS_ccl_a_buf_00070                                | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.035 |  -0.115 |   -0.219 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | DFFR_X1   | 0.016 | 0.001 |  -0.114 |   -0.218 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |           |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |           |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |           |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/serialOutChann |              |           |       |       |         |          | 
     | el_rsci_bcwt_reg                                   |              |           |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q ^  | DFFR_X1   | 0.010 | 0.067 |  -0.047 |   -0.151 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |           |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |           |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |           |       |       |         |          | 
     | _rsci_serialOutChannel_wait_dp_inst/serialOutChann |              |           |       |       |         |          | 
     | el_rsci_bcwt_reg                                   |              |           |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |              | NOR2_X2   | 0.010 | 0.000 |  -0.047 |   -0.151 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |           |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |           |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |           |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U2           |              |           |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A1 ^ -> ZN v | NOR2_X2   | 0.011 | 0.012 |  -0.035 |   -0.139 | 
     | TYPE_16_run_inst/Serializer_PackedInt_16UL_16UL_OD |              |           |       |       |         |          | 
     | TYPE_16_run_serialOutChannel_rsci_inst/Serializer_ |              |           |       |       |         |          | 
     | PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel |              |           |       |       |         |          | 
     | _rsci_serialOutChannel_wait_ctrl_inst/U2           |              |           |       |       |         |          | 
     | FE_OFC131_output_serial_rsc_vld                    |              | CLKBUF_X2 | 0.020 | 0.017 |  -0.018 |   -0.122 | 
     | FE_OFC131_output_serial_rsc_vld                    | A v -> Z v   | CLKBUF_X2 | 0.036 | 0.036 |   0.018 |   -0.086 | 
     |                                                    |              | Conv      | 0.092 | 0.086 |   0.104 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   input_serial_rsc_rdy                                                
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: inputDoubleBuffer/InputDoubleBuffer_512_16_16_struct_inst/
inputDoubleBufferWriter/InputDoubleBufferWriter_512_16_16_run_inst/
InputDoubleBufferWriter_512_16_16_run_din_rsci_inst/InputDoubleBufferWriter_512_
16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.136
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | clk ^        |           | 0.019 |       |  -0.546 |   -0.682 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3 | 0.020 | 0.009 |  -0.537 |   -0.673 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.014 | 0.030 |  -0.507 |   -0.643 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2 | 0.030 | 0.024 |  -0.483 |   -0.619 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.033 |  -0.450 |   -0.586 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2 | 0.018 | 0.009 |  -0.440 |   -0.577 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.030 |  -0.411 |   -0.547 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2 | 0.022 | 0.013 |  -0.397 |   -0.534 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.021 | 0.039 |  -0.359 |   -0.495 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3 | 0.022 | 0.008 |  -0.351 |   -0.487 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.021 | 0.040 |  -0.311 |   -0.448 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2 | 0.021 | 0.001 |  -0.311 |   -0.447 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.032 |  -0.279 |   -0.415 | 
     | CTS_ccl_buf_01175                                  |              | CLKBUF_X3 | 0.016 | 0.001 |  -0.278 |   -0.414 | 
     | CTS_ccl_buf_01175                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.018 | 0.034 |  -0.244 |   -0.381 | 
     | CTS_ccl_a_buf_01100                                |              | CLKBUF_X3 | 0.022 | 0.013 |  -0.231 |   -0.367 | 
     | CTS_ccl_a_buf_01100                                | A ^ -> Z ^   | CLKBUF_X3 | 0.014 | 0.036 |  -0.195 |   -0.331 | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2 | 0.015 | 0.003 |  -0.192 |   -0.328 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2 | 0.020 | 0.038 |  -0.155 |   -0.291 | 
     | ct_inst/CTS_ccl_a_buf_00831                        |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2 | 0.021 | 0.002 |  -0.152 |   -0.289 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2 | 0.017 | 0.034 |  -0.118 |   -0.254 | 
     | ct_inst/CTS_ccl_a_buf_00058                        |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | DFFR_X1   | 0.017 | 0.003 |  -0.115 |   -0.251 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_ |              |           |       |       |         |          | 
     | bcwt_reg                                           |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | CK ^ -> Q v  | DFFR_X1   | 0.010 | 0.066 |  -0.049 |   -0.185 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_ |              |           |       |       |         |          | 
     | bcwt_reg                                           |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | NOR2_X1   | 0.010 | 0.000 |  -0.049 |   -0.185 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U2      |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A1 v -> ZN ^ | NOR2_X1   | 0.008 | 0.014 |  -0.035 |   -0.171 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/U2      |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru |              | CLKBUF_X2 | 0.008 | 0.000 |  -0.035 |   -0.171 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/FE_OFC1 |              |           |       |       |         |          | 
     | 799_input_serial_rsc_rdy                           |              |           |       |       |         |          | 
     | inputDoubleBuffer/InputDoubleBuffer_512_16_16_stru | A ^ -> Z ^   | CLKBUF_X2 | 0.032 | 0.034 |  -0.001 |   -0.137 | 
     | ct_inst/inputDoubleBufferWriter/InputDoubleBufferW |              |           |       |       |         |          | 
     | riter_512_16_16_run_inst/InputDoubleBufferWriter_5 |              |           |       |       |         |          | 
     | 12_16_16_run_din_rsci_inst/InputDoubleBufferWriter |              |           |       |       |         |          | 
     | _512_16_16_run_din_rsci_din_wait_ctrl_inst/FE_OFC1 |              |           |       |       |         |          | 
     | 799_input_serial_rsc_rdy                           |              |           |       |       |         |          | 
     | FE_OFC1800_input_serial_rsc_rdy                    |              | CLKBUF_X2 | 0.041 | 0.029 |   0.028 |   -0.108 | 
     | FE_OFC1800_input_serial_rsc_rdy                    | A ^ -> Z ^   | CLKBUF_X2 | 0.022 | 0.037 |   0.065 |   -0.071 | 
     |                                                    |              | Conv      | 0.076 | 0.071 |   0.136 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   weight_serial_rsc_rdy                                               
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: weightDoubleBuffer/WeightDoubleBuffer_384_16_16_struct_inst/
weightDoubleBufferWriter/WeightDoubleBufferWriter_384_16_16_run_inst/
WeightDoubleBufferWriter_384_16_16_run_din_rsci_inst/WeightDoubleBufferWriter_
384_16_16_run_din_rsci_din_wait_dp_inst/din_rsci_bcwt_reg/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.182
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | clk ^        |           | 0.019 |       |  -0.546 |   -0.727 | 
     | CTS_ccl_buf_01190                                  |              | CLKBUF_X3 | 0.020 | 0.009 |  -0.537 |   -0.719 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.014 | 0.030 |  -0.507 |   -0.689 | 
     | CTS_ccl_buf_01188                                  |              | CLKBUF_X2 | 0.030 | 0.024 |  -0.483 |   -0.664 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.033 |  -0.450 |   -0.632 | 
     | CTS_ccl_buf_01186                                  |              | CLKBUF_X2 | 0.018 | 0.009 |  -0.440 |   -0.622 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.030 |  -0.411 |   -0.592 | 
     | CTS_ccl_buf_01184                                  |              | CLKBUF_X2 | 0.022 | 0.013 |  -0.397 |   -0.579 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.021 | 0.039 |  -0.359 |   -0.540 | 
     | CTS_ccl_buf_01182                                  |              | CLKBUF_X3 | 0.022 | 0.008 |  -0.351 |   -0.533 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^   | CLKBUF_X3 | 0.021 | 0.040 |  -0.311 |   -0.493 | 
     | CTS_ccl_buf_01180                                  |              | CLKBUF_X2 | 0.021 | 0.001 |  -0.311 |   -0.493 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.016 | 0.032 |  -0.279 |   -0.461 | 
     | CTS_ccl_buf_01174                                  |              | CLKBUF_X2 | 0.020 | 0.011 |  -0.268 |   -0.449 | 
     | CTS_ccl_buf_01174                                  | A ^ -> Z ^   | CLKBUF_X2 | 0.019 | 0.038 |  -0.230 |   -0.412 | 
     | CTS_ccl_a_buf_01149                                |              | CLKBUF_X1 | 0.019 | 0.001 |  -0.229 |   -0.411 | 
     | CTS_ccl_a_buf_01149                                | A ^ -> Z ^   | CLKBUF_X1 | 0.012 | 0.032 |  -0.196 |   -0.378 | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |              | CLKBUF_X2 | 0.012 | 0.000 |  -0.196 |   -0.378 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^   | CLKBUF_X2 | 0.017 | 0.033 |  -0.163 |   -0.345 | 
     | ruct_inst/CTS_ccl_a_buf_01130                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |              | CLKBUF_X2 | 0.017 | 0.001 |  -0.162 |   -0.344 | 
     | ruct_inst/CTS_ccl_a_buf_00823                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^   | CLKBUF_X2 | 0.013 | 0.032 |  -0.131 |   -0.313 | 
     | ruct_inst/CTS_ccl_a_buf_00823                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |              | CLKBUF_X3 | 0.013 | 0.000 |  -0.130 |   -0.312 | 
     | ruct_inst/CTS_ccl_a_buf_00052                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A ^ -> Z ^   | CLKBUF_X3 | 0.017 | 0.036 |  -0.095 |   -0.277 | 
     | ruct_inst/CTS_ccl_a_buf_00052                      |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |              | DFFR_X1   | 0.017 | 0.003 |  -0.092 |   -0.273 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |              |           |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |              |           |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |              |           |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_dp_inst/din |              |           |       |       |         |          | 
     | _rsci_bcwt_reg                                     |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | CK ^ -> Q v  | DFFR_X1   | 0.013 | 0.068 |  -0.024 |   -0.206 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |              |           |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |              |           |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |              |           |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_dp_inst/din |              |           |       |       |         |          | 
     | _rsci_bcwt_reg                                     |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st |              | NOR2_X1   | 0.013 | 0.001 |  -0.023 |   -0.205 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |              |           |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |              |           |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |              |           |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |              |           |       |       |         |          | 
     | 2                                                  |              |           |       |       |         |          | 
     | weightDoubleBuffer/WeightDoubleBuffer_384_16_16_st | A1 v -> ZN ^ | NOR2_X1   | 0.032 | 0.040 |   0.017 |   -0.165 | 
     | ruct_inst/weightDoubleBufferWriter/WeightDoubleBuf |              |           |       |       |         |          | 
     | ferWriter_384_16_16_run_inst/WeightDoubleBufferWri |              |           |       |       |         |          | 
     | ter_384_16_16_run_din_rsci_inst/WeightDoubleBuffer |              |           |       |       |         |          | 
     | Writer_384_16_16_run_din_rsci_din_wait_ctrl_inst/U |              |           |       |       |         |          | 
     | 2                                                  |              |           |       |       |         |          | 
     | FE_OFC1801_weight_serial_rsc_rdy                   |              | CLKBUF_X1 | 0.032 | 0.002 |   0.018 |   -0.163 | 
     | FE_OFC1801_weight_serial_rsc_rdy                   | A ^ -> Z ^   | CLKBUF_X1 | 0.039 | 0.058 |   0.077 |   -0.105 | 
     | FE_OFC1802_weight_serial_rsc_rdy                   |              | CLKBUF_X2 | 0.040 | 0.008 |   0.085 |   -0.097 | 
     | FE_OFC1802_weight_serial_rsc_rdy                   | A ^ -> Z ^   | CLKBUF_X2 | 0.028 | 0.039 |   0.124 |   -0.057 | 
     |                                                    |              | Conv      | 0.061 | 0.057 |   0.182 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   paramsIn_rsc_rdy                                                    
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: paramsDeserializer_1/ParamsDeserializer_run_inst/reg_inputChannel_
rsci_irdy_run_psct_cse_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.200
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -0.746 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -0.737 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -0.707 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -0.683 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -0.650 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -0.641 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.611 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.598 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.559 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.551 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.512 | 
     | CTS_ccl_buf_01180                                  |               | CLKBUF_X2     | 0.021 | 0.001 |  -0.311 |   -0.511 | 
     | CTS_ccl_buf_01180                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.032 |  -0.279 |   -0.479 | 
     | CTS_ccl_buf_01173                                  |               | CLKBUF_X2     | 0.016 | 0.000 |  -0.279 |   -0.479 | 
     | CTS_ccl_buf_01173                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.015 | 0.032 |  -0.247 |   -0.447 | 
     | CTS_ccl_a_buf_01114                                |               | CLKBUF_X2     | 0.015 | 0.002 |  -0.245 |   -0.445 | 
     | CTS_ccl_a_buf_01114                                | A ^ -> Z ^    | CLKBUF_X2     | 0.019 | 0.035 |  -0.210 |   -0.410 | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/C |               | CLKBUF_X1     | 0.019 | 0.004 |  -0.205 |   -0.406 | 
     | TS_ccl_a_buf_00925                                 |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/C | A ^ -> Z ^    | CLKBUF_X1     | 0.021 | 0.043 |  -0.163 |   -0.363 | 
     | TS_ccl_a_buf_00925                                 |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/c |               | CLKGATETST_X2 | 0.021 | 0.001 |  -0.162 |   -0.362 | 
     | lk_gate_params_FY_sva_reg/latch                    |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/c | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.128 |   -0.329 | 
     | lk_gate_params_FY_sva_reg/latch                    |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/r |               | DFFR_X1       | 0.016 | 0.001 |  -0.128 |   -0.328 | 
     | eg_inputChannel_rsci_irdy_run_psct_cse_reg         |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/r | CK ^ -> Q ^   | DFFR_X1       | 0.010 | 0.067 |  -0.061 |   -0.261 | 
     | eg_inputChannel_rsci_irdy_run_psct_cse_reg         |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |               | INV_X1        | 0.010 | 0.000 |  -0.061 |   -0.261 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/U1                                   |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | A ^ -> ZN v   | INV_X1        | 0.004 | 0.005 |  -0.055 |   -0.256 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/U1                                   |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |               | NOR2_X1       | 0.004 | 0.000 |  -0.055 |   -0.256 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/U2                                   |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | A2 v -> ZN ^  | NOR2_X1       | 0.008 | 0.014 |  -0.042 |   -0.242 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/U2                                   |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P |               | CLKBUF_X2     | 0.008 | 0.000 |  -0.042 |   -0.242 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/FE_OFC134_paramsIn_rsc_rdy           |               |               |       |       |         |          | 
     | paramsDeserializer_1/ParamsDeserializer_run_inst/P | A ^ -> Z ^    | CLKBUF_X2     | 0.023 | 0.028 |  -0.014 |   -0.214 | 
     | aramsDeserializer_run_inputChannel_rsci_inst/Param |               |               |       |       |         |          | 
     | sDeserializer_run_inputChannel_rsci_inputChannel_w |               |               |       |       |         |          | 
     | ait_ctrl_inst/FE_OFC134_paramsIn_rsc_rdy           |               |               |       |       |         |          | 
     | FE_OFC135_paramsIn_rsc_rdy                         |               | CLKBUF_X2     | 0.063 | 0.060 |   0.046 |   -0.154 | 
     | FE_OFC135_paramsIn_rsc_rdy                         | A ^ -> Z ^    | CLKBUF_X2     | 0.020 | 0.040 |   0.086 |   -0.114 | 
     |                                                    |               | Conv          | 0.112 | 0.114 |   0.200 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[6]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_6_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.570
  Slack Time                    0.570
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.115 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.106 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.077 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.052 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.020 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.010 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.980 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.967 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.928 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.920 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.881 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.869 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.845 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.845 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.813 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.803 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.764 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.762 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.720 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.720 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.686 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.685 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_6_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.576 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_6_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.696 | 0.576 |   0.570 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[0]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.570
  Slack Time                    0.570
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.116 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.107 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.077 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.053 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.020 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.010 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.981 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.967 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.929 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.921 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.881 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.870 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.846 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.846 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.813 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.803 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.764 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.762 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.721 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.721 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.687 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.686 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_0_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.576 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_0_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.697 | 0.576 |   0.570 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[1]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_1_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.571
  Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.117 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.108 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.078 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.054 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.021 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.011 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.982 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.968 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.929 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.922 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.882 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.871 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.847 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.847 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.814 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.804 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.765 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.763 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.722 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.722 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.688 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.687 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_1_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.577 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_1_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.698 | 0.577 |   0.571 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[14]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_14_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.571
  Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.117 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.108 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.078 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.054 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.021 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.011 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.982 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.968 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.930 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.922 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.882 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.871 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.847 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.847 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.815 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.804 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.765 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.763 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.722 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.722 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.688 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.687 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_14 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.577 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_14 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.698 | 0.577 |   0.571 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[2]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_2_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.572
  Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.118 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.109 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.079 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.055 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.022 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.013 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.983 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.969 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.931 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.923 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.883 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.872 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.848 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.848 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.816 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.805 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.766 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.764 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.723 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.723 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.689 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.688 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_2_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.578 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_2_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.699 | 0.578 |   0.572 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[3]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_3_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.573
  Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.119 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.110 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.080 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.056 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.023 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.013 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.984 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.931 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.924 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.884 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.873 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.849 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.849 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.816 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.806 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.767 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.765 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.724 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.724 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.690 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.688 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_3_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.579 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_3_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.700 | 0.579 |   0.573 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[4]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_4_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.573
  Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.119 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.110 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.080 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.056 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.023 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.014 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.984 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.970 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.932 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.924 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.885 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.873 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.849 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.849 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.817 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.806 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.768 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.766 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.724 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.724 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.690 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.689 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_4_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.579 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_4_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.701 | 0.579 |   0.573 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[7]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_7_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.574
  Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.120 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.111 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.081 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.057 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.024 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.014 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.985 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.971 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.933 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.925 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.885 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.874 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.850 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.850 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.817 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.807 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.768 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.766 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.725 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.725 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.691 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.690 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_7_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.580 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_7_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.701 | 0.580 |   0.574 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[12]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_12_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.574
  Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.120 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.111 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.081 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.057 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.024 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.015 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.985 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.972 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.933 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.925 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.886 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.874 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.850 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.850 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.818 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.807 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.769 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.767 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.725 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.725 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.691 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.690 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_12 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.580 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_12 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.701 | 0.580 |   0.574 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[11]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_11_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.575
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.121 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.112 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.082 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.058 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.025 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.016 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.986 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.972 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.934 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.926 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.887 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.875 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.851 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.851 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.819 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.808 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.769 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.768 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.726 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.726 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.692 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.691 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_11 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.581 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_11 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.704 | 0.581 |   0.575 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[9]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_9_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.576
  Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.122 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.113 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.083 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.059 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.026 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.016 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.987 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.973 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.935 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.927 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.887 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.876 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.820 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.809 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.770 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.768 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.693 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.692 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_9_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.582 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_9_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.704 | 0.582 |   0.576 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[10]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_10_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.576
  Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.122 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.113 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.083 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.059 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.026 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.017 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.987 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.973 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.935 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.927 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.888 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.876 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.820 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.809 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.770 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.769 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.693 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.692 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_10 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.582 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_10 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.704 | 0.582 |   0.576 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[5]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_5_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.576
  Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.122 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.113 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.084 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.059 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.026 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.017 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.987 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.974 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.935 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.927 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.888 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.876 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.852 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.820 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.810 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.771 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.769 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.727 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.693 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.692 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_5_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.005 |   -0.582 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_5_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.704 | 0.582 |   0.576 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[15]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_15_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.579
  Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.124 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.116 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.086 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.061 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.029 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.019 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.989 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.976 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.937 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.929 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.890 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.878 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.854 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.854 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.822 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.812 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.773 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.771 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.730 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.729 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.695 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.694 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_15 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.005 |   -0.584 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_15 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.707 | 0.584 |   0.579 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[8]                                            
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_8_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.580
  Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.126 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.117 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.087 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.063 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.030 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.020 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.990 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.977 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.938 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.931 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.891 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.880 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.856 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.856 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.823 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.813 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.774 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.772 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.731 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.731 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.697 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.696 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_ |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.586 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_8_ |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.710 | 0.586 |   0.580 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   output_serial_rsc_dat[13]                                           
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: outputSerializer/Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inst/
serialOutChannel_rsci_idat_reg_13_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.581
  Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.015
     + Source Insertion Delay            -0.561
     = Beginpoint Arrival Time           -0.546
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |               |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk ^         |               | 0.019 |       |  -0.546 |   -1.127 | 
     | CTS_ccl_buf_01190                                  |               | CLKBUF_X3     | 0.020 | 0.009 |  -0.537 |   -1.118 | 
     | CTS_ccl_buf_01190                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.014 | 0.030 |  -0.507 |   -1.088 | 
     | CTS_ccl_buf_01188                                  |               | CLKBUF_X2     | 0.030 | 0.024 |  -0.483 |   -1.064 | 
     | CTS_ccl_buf_01188                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.033 |  -0.450 |   -1.031 | 
     | CTS_ccl_buf_01186                                  |               | CLKBUF_X2     | 0.018 | 0.009 |  -0.440 |   -1.021 | 
     | CTS_ccl_buf_01186                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.016 | 0.030 |  -0.411 |   -0.992 | 
     | CTS_ccl_buf_01184                                  |               | CLKBUF_X2     | 0.022 | 0.013 |  -0.397 |   -0.978 | 
     | CTS_ccl_buf_01184                                  | A ^ -> Z ^    | CLKBUF_X2     | 0.021 | 0.039 |  -0.359 |   -0.939 | 
     | CTS_ccl_buf_01182                                  |               | CLKBUF_X3     | 0.022 | 0.008 |  -0.351 |   -0.932 | 
     | CTS_ccl_buf_01182                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.021 | 0.040 |  -0.311 |   -0.892 | 
     | CTS_cdb_buf_01231                                  |               | CLKBUF_X3     | 0.023 | 0.012 |  -0.300 |   -0.881 | 
     | CTS_cdb_buf_01231                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.005 | 0.024 |  -0.276 |   -0.857 | 
     | CTS_ccl_buf_01172                                  |               | CLKBUF_X3     | 0.005 | 0.000 |  -0.276 |   -0.857 | 
     | CTS_ccl_buf_01172                                  | A ^ -> Z ^    | CLKBUF_X3     | 0.022 | 0.032 |  -0.243 |   -0.824 | 
     | CTS_ccl_a_buf_01124                                |               | CLKBUF_X3     | 0.023 | 0.010 |  -0.233 |   -0.814 | 
     | CTS_ccl_a_buf_01124                                | A ^ -> Z ^    | CLKBUF_X3     | 0.018 | 0.039 |  -0.194 |   -0.775 | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKBUF_X1     | 0.018 | 0.002 |  -0.192 |   -0.773 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | A ^ -> Z ^    | CLKBUF_X1     | 0.020 | 0.041 |  -0.151 |   -0.732 | 
     | TYPE_16_run_inst/CTS_ccl_a_buf_00799               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | CLKGATETST_X2 | 0.020 | 0.000 |  -0.151 |   -0.732 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> GCK ^ | CLKGATETST_X2 | 0.016 | 0.034 |  -0.117 |   -0.698 | 
     | TYPE_16_run_inst/clk_gate_exitL_exit_for_sva_reg/l |               |               |       |       |         |          | 
     | atch                                               |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD |               | DFFR_X2       | 0.016 | 0.001 |  -0.116 |   -0.697 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_13 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     | outputSerializer/Serializer_PackedInt_16UL_16UL_OD | CK ^ -> Q v   | DFFR_X2       | 0.043 | 0.110 |  -0.006 |   -0.587 | 
     | TYPE_16_run_inst/serialOutChannel_rsci_idat_reg_13 |               |               |       |       |         |          | 
     | _                                                  |               |               |       |       |         |          | 
     |                                                    |               | Conv          | 0.711 | 0.587 |   0.581 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

