Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 22 09:43:26 2020
| Host         : LIN-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file trapezoid_filter_timing_summary_routed.rpt -rpx trapezoid_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : trapezoid_filter
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.039     -836.869                     96                 8154        0.056        0.000                      0                 8154        8.870        0.000                       0                  6400  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk                                                                                         {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                              -9.039     -836.869                     96                 7040        0.056        0.000                      0                 7040        8.870        0.000                       0                  5920  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.539        0.000                      0                  923        0.104        0.000                      0                  923       15.370        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk                                                                                         clk                                                                                              17.715        0.000                      0                   91        0.403        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.400        0.000                      0                  100        0.363        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           96  Failing Endpoints,  Worst Slack       -9.039ns,  Total Violation     -836.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.039ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.695ns  (logic 16.704ns (58.211%)  route 11.991ns (41.789%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.550    33.036    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X91Y68         LUT3 (Prop_lut3_I2_O)        0.105    33.141 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[25]_INST_0/O
                         net (fo=3, routed)           0.504    33.645    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[25]
    SLICE_X91Y67         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.338    24.480    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X91Y67         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                         clock pessimism              0.246    24.725    
                         clock uncertainty           -0.035    24.690    
    SLICE_X91Y67         FDRE (Setup_fdre_C_D)       -0.085    24.605    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                         -33.645    
  -------------------------------------------------------------------
                         slack                                 -9.039    

Slack (VIOLATED) :        -9.014ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.715ns  (logic 16.704ns (58.171%)  route 12.011ns (41.829%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 24.479 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.655    33.141    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X93Y67         LUT3 (Prop_lut3_I2_O)        0.105    33.246 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[21]_INST_0/O
                         net (fo=3, routed)           0.419    33.665    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[21]
    SLICE_X93Y68         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.337    24.479    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y68         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.246    24.724    
                         clock uncertainty           -0.035    24.689    
    SLICE_X93Y68         FDRE (Setup_fdre_C_D)       -0.039    24.650    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         24.650    
                         arrival time                         -33.665    
  -------------------------------------------------------------------
                         slack                                 -9.014    

Slack (VIOLATED) :        -9.009ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.704ns  (logic 16.704ns (58.194%)  route 12.000ns (41.806%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 24.480 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.580    33.065    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X88Y66         LUT3 (Prop_lut3_I2_O)        0.105    33.170 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[18]_INST_0/O
                         net (fo=3, routed)           0.482    33.653    your_instance_name/inst/ila_core_inst/probe1[18]
    SLICE_X92Y67         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.338    24.480    your_instance_name/inst/ila_core_inst/clk
    SLICE_X92Y67         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/CLK
                         clock pessimism              0.246    24.725    
                         clock uncertainty           -0.035    24.690    
    SLICE_X92Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    24.644    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8
  -------------------------------------------------------------------
                         required time                         24.644    
                         arrival time                         -33.653    
  -------------------------------------------------------------------
                         slack                                 -9.009    

Slack (VIOLATED) :        -9.003ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.684ns  (logic 16.704ns (58.234%)  route 11.980ns (41.766%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 24.479 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.537    33.022    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X93Y68         LUT3 (Prop_lut3_I2_O)        0.105    33.127 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[12]_INST_0/O
                         net (fo=3, routed)           0.506    33.634    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X93Y68         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.337    24.479    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y68         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.246    24.724    
                         clock uncertainty           -0.035    24.689    
    SLICE_X93Y68         FDRE (Setup_fdre_C_D)       -0.059    24.630    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         24.630    
                         arrival time                         -33.634    
  -------------------------------------------------------------------
                         slack                                 -9.003    

Slack (VIOLATED) :        -9.001ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.697ns  (logic 16.704ns (58.208%)  route 11.993ns (41.792%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.577    33.062    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X89Y66         LUT3 (Prop_lut3_I2_O)        0.105    33.167 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[10]_INST_0/O
                         net (fo=3, routed)           0.479    33.646    your_instance_name/inst/ila_core_inst/probe1[10]
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    your_instance_name/inst/ila_core_inst/clk
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
                         clock pessimism              0.246    24.726    
                         clock uncertainty           -0.035    24.691    
    SLICE_X92Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    24.645    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                         -33.646    
  -------------------------------------------------------------------
                         slack                                 -9.001    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.716ns  (logic 16.704ns (58.170%)  route 12.012ns (41.830%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.349    32.834    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X85Y67         LUT3 (Prop_lut3_I2_O)        0.105    32.939 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[13]_INST_0/O
                         net (fo=3, routed)           0.726    33.665    your_instance_name/inst/ila_core_inst/probe1[13]
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    your_instance_name/inst/ila_core_inst/clk
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.246    24.726    
                         clock uncertainty           -0.035    24.691    
    SLICE_X92Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    24.666    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                         -33.665    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.941ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.610ns  (logic 16.704ns (58.385%)  route 11.906ns (41.615%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.577    33.062    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X89Y66         LUT3 (Prop_lut3_I2_O)        0.105    33.167 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[10]_INST_0/O
                         net (fo=3, routed)           0.392    33.559    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[10]
    SLICE_X89Y63         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.290    24.432    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X89Y63         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.246    24.677    
                         clock uncertainty           -0.035    24.642    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)       -0.024    24.618    your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -33.559    
  -------------------------------------------------------------------
                         slack                                 -8.941    

Slack (VIOLATED) :        -8.916ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.608ns  (logic 16.704ns (58.389%)  route 11.904ns (41.611%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.674    33.160    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X90Y65         LUT3 (Prop_lut3_I2_O)        0.105    33.265 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[8]_INST_0/O
                         net (fo=3, routed)           0.292    33.557    your_instance_name/inst/ila_core_inst/probe1[8]
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    your_instance_name/inst/ila_core_inst/clk
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.246    24.726    
                         clock uncertainty           -0.035    24.691    
    SLICE_X92Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    24.641    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -33.557    
  -------------------------------------------------------------------
                         slack                                 -8.916    

Slack (VIOLATED) :        -8.900ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.605ns  (logic 16.704ns (58.395%)  route 11.901ns (41.605%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.537    33.022    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X93Y68         LUT3 (Prop_lut3_I2_O)        0.105    33.127 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[12]_INST_0/O
                         net (fo=3, routed)           0.427    33.554    your_instance_name/inst/ila_core_inst/probe1[12]
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    your_instance_name/inst/ila_core_inst/clk
    SLICE_X92Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism              0.246    24.726    
                         clock uncertainty           -0.035    24.691    
    SLICE_X92Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    24.654    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -33.554    
  -------------------------------------------------------------------
                         slack                                 -8.900    

Slack (VIOLATED) :        -8.896ns  (required time - arrival time)
  Source:                 trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        28.592ns  (logic 16.704ns (58.421%)  route 11.888ns (41.579%))
  Logic Levels:           63  (CARRY4=44 LUT2=7 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.562     4.949    trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     7.074 r  trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=9, routed)           1.016     8.090    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y46         LUT2 (Prop_lut2_I0_O)        0.105     8.195 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     8.195    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.635 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.635    trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.900 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub2/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.500     9.400    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X81Y44         LUT2 (Prop_lut2_I0_O)        0.250     9.650 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.650    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.107 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.107    trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.372 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub3/comp6.core_instance6/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.551    10.923    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X80Y39         LUT2 (Prop_lut2_I0_O)        0.250    11.173 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.173    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.630 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.630    trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.895 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub4/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=11, routed)          0.974    12.869    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[1]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.250    13.119 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7__1/O
                         net (fo=2, routed)           0.515    13.634    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[4]
    SLICE_X79Y40         LUT5 (Prop_lut5_I4_O)        0.105    13.739 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__2/O
                         net (fo=1, routed)           0.000    13.739    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/S[1]
    SLICE_X79Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.071 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_2_n_0
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.331 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.477    14.808    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[23]_INST_0_i_1_n_4
    SLICE_X82Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.701    15.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[27]_INST_0_i_1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    15.766 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[31]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.608    16.375    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[11]_3[1]
    SLICE_X82Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.570    16.945 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[31]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    16.945    trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.144 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult2/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/P[35]_INST_0/O[2]
                         net (fo=2, routed)           0.468    17.612    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[53]
    SLICE_X84Y47         LUT2 (Prop_lut2_I0_O)        0.244    17.856 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.856    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[53].carryxor_i_1_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.313 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.313    trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_55
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.573 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub11/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.467    19.040    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[59]
    SLICE_X85Y48         LUT2 (Prop_lut2_I0_O)        0.257    19.297 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.297    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[59].carryxor_i_1_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.629 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.629    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_59
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.894 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[1]
                         net (fo=6, routed)           0.527    20.421    trapezoid_filter_struct/trapezoid_filter_x0/addsub12/S[61]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.250    20.671 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub12/mult_52_58__209_carry__14_i_3/O
                         net (fo=1, routed)           0.000    20.671    trapezoid_filter_struct/trapezoid_filter_x0/cmult/bbstub_S[63]_0[1]
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.128 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14/CO[3]
                         net (fo=1, routed)           0.000    21.128    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__14_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    21.388 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__209_carry__15/O[3]
                         net (fo=3, routed)           0.658    22.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_9[3]
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.257    22.304 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/mult_52_58__421_carry__15_i_3/O
                         net (fo=1, routed)           0.000    22.304    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.636 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15/CO[3]
                         net (fo=1, routed)           0.000    22.636    trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__15_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.896 f  trapezoid_filter_struct/trapezoid_filter_x0/cmult/mult_52_58__421_carry__16/O[3]
                         net (fo=2, routed)           0.589    23.484    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/bbstub_S[1]_8[3]
    SLICE_X83Y42         LUT6 (Prop_lut6_I2_O)        0.257    23.741 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5/O
                         net (fo=1, routed)           0.204    23.946    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_5_n_0
    SLICE_X83Y42         LUT6 (Prop_lut6_I1_O)        0.105    24.051 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0/O
                         net (fo=1, routed)           0.353    24.404    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_3__0_n_0
    SLICE_X83Y43         LUT6 (Prop_lut6_I5_O)        0.105    24.509 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.509    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_i_1__0_n_0
    SLICE_X83Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.949 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    24.949    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X83Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.047 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.047    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X83Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.145 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.145    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.243 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.243    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.341 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.341    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.439 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.439    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.537 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.001    25.537    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.635 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.635    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__6_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    25.895 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/result_signed_carry__7/O[3]
                         net (fo=2, routed)           0.915    26.811    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/p_0_in__0[4]
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.257    27.068 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35/O
                         net (fo=1, routed)           0.116    27.183    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_35_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.105    27.288 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33/O
                         net (fo=31, routed)          0.403    27.692    trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_33_n_0
    SLICE_X82Y52         LUT3 (Prop_lut3_I1_O)        0.105    27.797 r  trapezoid_filter_struct/trapezoid_filter_x0/cmult/convert_product_61_3_convert/ct_u0.quant_rtf/comp1.core_instance1_i_22/O
                         net (fo=1, routed)           0.520    28.317    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[24]
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.105    28.422 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.422    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.862 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.862    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.960 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_31
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.058 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.058    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.156 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.156    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_39
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.254 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.254    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_43
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.352 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.352    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_47
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    29.617 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.411    30.028    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/core_s[49]
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.250    30.278 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.000    30.278    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/bbstub_S[2][0]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    30.718 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[3]
                         net (fo=1, routed)           0.000    30.718    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.816 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.816    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.914 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.914    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.012 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.012    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.110 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.110    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__3_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.208 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.208    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__4_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.306 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.306    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__5_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.566 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__6/O[3]
                         net (fo=1, routed)           0.662    32.229    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/p_0_in[0]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.257    32.486 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1/O
                         net (fo=31, routed)          0.359    32.844    trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[30]_INST_0_i_1_n_0
    SLICE_X84Y67         LUT3 (Prop_lut3_I2_O)        0.105    32.949 r  trapezoid_filter_struct/trapezoid_filter_x0/addsub1/output_x0[2]_INST_0/O
                         net (fo=3, routed)           0.592    33.541    your_instance_name/inst/ila_core_inst/probe1[2]
    SLICE_X90Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    your_instance_name/inst/ila_core_inst/clk
    SLICE_X90Y66         SRL16E                                       r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.246    24.726    
                         clock uncertainty           -0.035    24.691    
    SLICE_X90Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    24.645    your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                         -33.541    
  -------------------------------------------------------------------
                         slack                                 -8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.598     1.564    your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X91Y69         FDRE                                         r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=2, routed)           0.152     1.857    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][9]
    RAMB36_X4Y13         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.906     2.120    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502     1.618    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.801    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[26].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[26].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.419%)  route 0.117ns (41.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.642     1.608    trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/clk_1
    SLICE_X112Y45        FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[26].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.772 r  trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[26].has_latency.u2/Q
                         net (fo=1, routed)           0.117     1.888    trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/d[26]
    SLICE_X108Y45        SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[26].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.912     2.126    trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/clk_1
    SLICE_X108Y45        SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[26].has_2_latency.u1/CLK
                         clock pessimism             -0.481     1.645    
    SLICE_X108Y45        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.828    trapezoid_filter_struct/trapezoid_filter_x0/delay10/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[26].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[3].srlc33e_array/reg_array[31].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[31].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.584     1.550    trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[3].srlc33e_array/clk_1
    SLICE_X62Y42         FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[3].srlc33e_array/reg_array[31].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[3].srlc33e_array/reg_array[31].has_latency.u2/Q
                         net (fo=1, routed)           0.115     1.828    trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/d[31]
    SLICE_X66Y42         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[31].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.852     2.066    trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/clk_1
    SLICE_X66Y42         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[31].has_2_latency.u1/CLK
                         clock pessimism             -0.481     1.585    
    SLICE_X66Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.768    trapezoid_filter_struct/trapezoid_filter_x0/delay6/srl_delay.reg1/more_than_1.left_complete_ones[4].srlc33e_array/reg_array[31].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[23].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[23].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.614%)  route 0.116ns (41.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/clk_1
    SLICE_X104Y58        FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[23].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[5].srlc33e_array/reg_array[23].has_latency.u2/Q
                         net (fo=1, routed)           0.116     1.853    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/d[23]
    SLICE_X102Y57        SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[23].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.877     2.091    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/clk_1
    SLICE_X102Y57        SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[23].has_2_latency.u1/CLK
                         clock pessimism             -0.482     1.609    
    SLICE_X102Y57        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.792    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[23].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[22].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[22].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.614%)  route 0.116ns (41.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.608     1.574    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/clk_1
    SLICE_X98Y53         FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[22].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDRE (Prop_fdre_C_Q)         0.164     1.738 r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[22].has_latency.u2/Q
                         net (fo=1, routed)           0.116     1.854    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/d[22]
    SLICE_X96Y52         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[22].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.878     2.092    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/clk_1
    SLICE_X96Y52         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[22].has_2_latency.u1/CLK
                         clock pessimism             -0.482     1.610    
    SLICE_X96Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.793    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[22].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.601     1.567    your_instance_name/inst/ila_core_inst/clk
    SLICE_X90Y66         FDRE                                         r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  your_instance_name/inst/ila_core_inst/shifted_data_in_reg[8][33]/Q
                         net (fo=1, routed)           0.103     1.833    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[30]
    RAMB36_X4Y13         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.906     2.120    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502     1.618    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.773    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[14].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[14].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.326%)  route 0.117ns (41.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.613     1.579    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/clk_1
    SLICE_X90Y47         FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[14].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.164     1.743 r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[14].has_latency.u2/Q
                         net (fo=1, routed)           0.117     1.860    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/d[14]
    SLICE_X92Y47         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[14].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.883     2.097    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/clk_1
    SLICE_X92Y47         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[14].has_2_latency.u1/CLK
                         clock pessimism             -0.481     1.616    
    SLICE_X92Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.799    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[14].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[30].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[30].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.606     1.572    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/clk_1
    SLICE_X100Y60        FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[30].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[30].has_latency.u2/Q
                         net (fo=1, routed)           0.098     1.834    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/d[30]
    SLICE_X98Y59         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[30].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.877     2.091    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/clk_1
    SLICE_X98Y59         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[30].has_2_latency.u1/CLK
                         clock pessimism             -0.502     1.589    
    SLICE_X98Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.772    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[30].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[4].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[4].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.583     1.549    trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/clk_1
    SLICE_X82Y17         FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[4].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y17         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[6].srlc33e_array/reg_array[4].has_latency.u2/Q
                         net (fo=1, routed)           0.115     1.827    trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/d[4]
    SLICE_X86Y17         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[4].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.850     2.064    trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/clk_1
    SLICE_X86Y17         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[4].has_2_latency.u1/CLK
                         clock pessimism             -0.481     1.583    
    SLICE_X86Y17         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.766    trapezoid_filter_struct/trapezoid_filter_x0/delay7/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[4].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[16].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[16].has_2_latency.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.614%)  route 0.116ns (41.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.609     1.575    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/clk_1
    SLICE_X98Y52         FDRE                                         r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[16].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y52         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[7].srlc33e_array/reg_array[16].has_latency.u2/Q
                         net (fo=1, routed)           0.116     1.855    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/d[16]
    SLICE_X96Y51         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[16].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.878     2.092    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/clk_1
    SLICE_X96Y51         SRLC32E                                      r  trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[16].has_2_latency.u1/CLK
                         clock pessimism             -0.482     1.610    
    SLICE_X96Y51         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.793    trapezoid_filter_struct/trapezoid_filter_x0/delay4/srl_delay.reg1/more_than_1.left_complete_ones[8].srlc33e_array/reg_array[16].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y13    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y13    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y12    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y12    your_instance_name/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y9     trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y9     trapezoid_filter_struct/rom/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y83    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y83    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y81    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X98Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.539ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.395ns (25.841%)  route 4.003ns (74.159%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.362     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y88         LUT5 (Prop_lut5_I2_O)        0.105     8.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.366    36.398    
                         clock uncertainty           -0.035    36.363    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.033    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 27.539    

Slack (MET) :             27.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.395ns (26.061%)  route 3.958ns (73.939%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.316     8.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y87         LUT6 (Prop_lut6_I4_O)        0.105     8.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X81Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.366    36.398    
                         clock uncertainty           -0.035    36.363    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)        0.030    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 27.582    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.395ns (26.613%)  route 3.847ns (73.387%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.205     8.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y88         LUT5 (Prop_lut5_I2_O)        0.105     8.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.366    36.398    
                         clock uncertainty           -0.035    36.363    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.030    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.395ns (27.349%)  route 3.706ns (72.651%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.064     8.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y88         LUT5 (Prop_lut5_I2_O)        0.105     8.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.366    36.398    
                         clock uncertainty           -0.035    36.363    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.032    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 27.836    

Slack (MET) :             27.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.395ns (27.165%)  route 3.740ns (72.835%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.099     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I3_O)        0.105     8.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.426    36.458    
                         clock uncertainty           -0.035    36.423    
    SLICE_X82Y86         FDRE (Setup_fdre_C_D)        0.072    36.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 27.901    

Slack (MET) :             27.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.395ns (28.044%)  route 3.579ns (71.956%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.938     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y88         LUT5 (Prop_lut5_I2_O)        0.105     8.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.366    36.398    
                         clock uncertainty           -0.035    36.363    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.032    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                 27.962    

Slack (MET) :             27.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.395ns (27.749%)  route 3.632ns (72.251%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 36.033 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.991     8.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I4_O)        0.105     8.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.293    36.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.399    36.432    
                         clock uncertainty           -0.035    36.397    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.072    36.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.469    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 27.983    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.799ns (16.517%)  route 4.039ns (83.483%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.379     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.756     5.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X96Y90         LUT3 (Prop_lut3_I1_O)        0.105     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.001     6.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.105     6.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.494     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.105     7.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.381     7.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.105     7.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.407     8.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X102Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.350    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X102Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.366    36.456    
                         clock uncertainty           -0.035    36.421    
    SLICE_X102Y92        FDPE (Setup_fdpe_C_D)       -0.012    36.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.409    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.799ns (17.018%)  route 3.896ns (82.982%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.379     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.756     5.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X96Y90         LUT3 (Prop_lut3_I1_O)        0.105     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.001     6.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.105     6.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.494     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.105     7.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.381     7.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I0_O)        0.105     7.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.264     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X102Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.350    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X102Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.366    36.456    
                         clock uncertainty           -0.035    36.421    
    SLICE_X102Y92        FDPE (Setup_fdpe_C_D)       -0.027    36.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.394    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 28.241    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.395ns (29.837%)  route 3.280ns (70.163%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 36.033 - 33.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.448     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.398     3.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.838     5.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.232     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=3, routed)           0.804     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X85Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.639     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.105     8.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.293    36.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.399    36.432    
                         clock uncertainty           -0.035    36.397    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)        0.072    36.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.469    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 28.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.605     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X96Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X96Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.391     1.642    
    SLICE_X96Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.608     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X97Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.053     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X96Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_16
    SLICE_X96Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.878     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X96Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.392     1.645    
    SLICE_X96Y90         FDCE (Hold_fdce_C_D)         0.121     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.055     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.869     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.403     1.625    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.076     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.606     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X95Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDCE (Prop_fdce_C_Q)         0.141     1.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X95Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X95Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.630    
    SLICE_X95Y87         FDCE (Hold_fdce_C_D)         0.071     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.873     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.404     1.628    
    SLICE_X91Y85         FDRE (Hold_fdre_C_D)         0.071     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.602     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.870     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.403     1.626    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.078     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.066     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.869     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.403     1.625    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.075     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.602     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.067     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.870     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.403     1.626    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.076     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.603     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.067     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X91Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.871     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.403     1.627    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.075     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.602     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.067     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.870     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.403     1.626    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.075     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X96Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.630ns (32.672%)  route 1.298ns (67.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 24.489 - 20.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.506     4.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X100Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.398     5.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.232     6.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.608     6.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y90        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.347    24.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.376    24.864    
                         clock uncertainty           -0.035    24.829    
    SLICE_X100Y90        FDPE (Recov_fdpe_C_PRE)     -0.292    24.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.537    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 17.715    

Slack (MET) :             17.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.630ns (32.672%)  route 1.298ns (67.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 24.489 - 20.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.506     4.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X100Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.398     5.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.232     6.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.608     6.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y90        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.347    24.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.376    24.864    
                         clock uncertainty           -0.035    24.829    
    SLICE_X100Y90        FDPE (Recov_fdpe_C_PRE)     -0.292    24.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.537    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 17.715    

Slack (MET) :             17.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.630ns (32.672%)  route 1.298ns (67.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 24.489 - 20.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.506     4.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X100Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.398     5.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.232     6.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.608     6.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y90        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.347    24.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.376    24.864    
                         clock uncertainty           -0.035    24.829    
    SLICE_X100Y90        FDPE (Recov_fdpe_C_PRE)     -0.292    24.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.537    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 17.715    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.590ns (33.256%)  route 1.184ns (66.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 24.484 - 20.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.499     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X91Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.348     5.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X91Y87         LUT2 (Prop_lut2_I1_O)        0.242     6.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X92Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.342    24.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.342    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X92Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    24.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.498    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.590ns (33.256%)  route 1.184ns (66.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 24.484 - 20.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.499     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X91Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.348     5.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X91Y87         LUT2 (Prop_lut2_I1_O)        0.242     6.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X92Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.342    24.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.342    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X92Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    24.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.498    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.590ns (33.256%)  route 1.184ns (66.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 24.484 - 20.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.499     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X91Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.348     5.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X91Y87         LUT2 (Prop_lut2_I1_O)        0.242     6.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     6.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X92Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.342    24.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.342    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X92Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    24.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.498    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.379ns (22.070%)  route 1.338ns (77.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.440     4.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.379     5.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.342    24.822    
                         clock uncertainty           -0.035    24.787    
    SLICE_X90Y84         FDCE (Recov_fdce_C_CLR)     -0.258    24.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 17.984    

Slack (MET) :             17.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.379ns (22.070%)  route 1.338ns (77.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.440     4.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.379     5.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.342    24.822    
                         clock uncertainty           -0.035    24.787    
    SLICE_X90Y84         FDCE (Recov_fdce_C_CLR)     -0.258    24.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 17.984    

Slack (MET) :             17.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.379ns (22.070%)  route 1.338ns (77.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 24.481 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.440     4.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.379     5.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.338     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.339    24.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.342    24.822    
                         clock uncertainty           -0.035    24.787    
    SLICE_X90Y84         FDCE (Recov_fdce_C_CLR)     -0.258    24.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 17.984    

Slack (MET) :             18.028ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.379ns (22.689%)  route 1.291ns (77.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 24.478 - 20.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.440     4.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.379     5.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.291     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        1.336    24.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.342    24.819    
                         clock uncertainty           -0.035    24.784    
    SLICE_X90Y80         FDCE (Recov_fdce_C_CLR)     -0.258    24.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 18.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.607     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y89        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.876     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X100Y89        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.440%)  route 0.184ns (56.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.577     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.141     1.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.184     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X85Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.844     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X85Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.502     1.556    
    SLICE_X85Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.568%)  route 0.181ns (52.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.576     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.164     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.181     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X87Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.844     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X87Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.503     1.555    
    SLICE_X87Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.401%)  route 0.232ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.603     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.733 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.232     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X94Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.872     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X94Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.482     1.604    
    SLICE_X94Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.401%)  route 0.232ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.603     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.733 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.232     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X94Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=5919, routed)        0.872     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X94Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.482     1.604    
    SLICE_X94Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.840ns (26.204%)  route 2.366ns (73.796%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.618     6.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.399    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X84Y86         FDCE (Recov_fdce_C_CLR)     -0.331    36.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.065    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.840ns (26.204%)  route 2.366ns (73.796%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.618     6.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.399    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X84Y86         FDCE (Recov_fdce_C_CLR)     -0.331    36.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.065    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.840ns (26.204%)  route 2.366ns (73.796%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.618     6.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.292    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.399    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X84Y86         FDCE (Recov_fdce_C_CLR)     -0.331    36.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.065    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.840ns (28.273%)  route 2.131ns (71.727%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.449     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.398     3.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.712     4.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y87         LUT6 (Prop_lut6_I2_O)        0.232     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.481     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y84         LUT4 (Prop_lut4_I0_O)        0.105     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.554     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X83Y84         LUT1 (Prop_lut1_I0_O)        0.105     6.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.383     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.291    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.399    36.430    
                         clock uncertainty           -0.035    36.395    
    SLICE_X84Y85         FDCE (Recov_fdce_C_CLR)     -0.331    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 29.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.932%)  route 0.166ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDRE (Prop_fdre_C_Q)         0.141     1.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.166     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X97Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.874     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.369     1.664    
    SLICE_X97Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.207%)  route 0.169ns (50.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.607     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X102Y87        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDPE (Prop_fdpe_C_Q)         0.164     1.795 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.169     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y91        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X100Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.369     1.669    
    SLICE_X100Y91        FDPE (Remov_fdpe_C_PRE)     -0.071     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.604     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X92Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDPE (Prop_fdpe_C_Q)         0.148     1.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.873     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X92Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.389     1.643    
    SLICE_X92Y85         FDPE (Remov_fdpe_C_PRE)     -0.124     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.406%)  route 0.182ns (52.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.606     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X92Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X94Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.877     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X94Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.369     1.667    
    SLICE_X94Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.406%)  route 0.182ns (52.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.606     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X92Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X94Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.877     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X94Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.369     1.667    
    SLICE_X94Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.376    





