ARM GAS  /tmp/ccbkGk3h.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"radio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.radio_reset,"ax",%progbits
  16              		.align	1
  17              		.global	radio_reset
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	radio_reset:
  25              	.LFB74:
  26              		.file 1 "si446x/radio.c"
   1:si446x/radio.c **** #include "radio.h"
   2:si446x/radio.c **** #include "usart.h"
   3:si446x/radio.c **** #include "si446x_hal.h"
   4:si446x/radio.c **** #include "si446x_ctrl.h"
   5:si446x/radio.c **** #include "si446x_defs.h"
   6:si446x/radio.c **** #include "watchdog.h"
   7:si446x/radio.c **** // #include "config_satellite.h"
   8:si446x/radio.c **** 
   9:si446x/radio.c **** #include <stdio.h>
  10:si446x/radio.c **** #include <string.h>
  11:si446x/radio.c **** 
  12:si446x/radio.c **** #define RADIO_PAYLOAD_LENGTH 255
  13:si446x/radio.c **** 
  14:si446x/radio.c **** void tx_next_fragment(void);
  15:si446x/radio.c **** void rx_next_fragment(void);
  16:si446x/radio.c **** 
  17:si446x/radio.c **** volatile radio_state_t current_radio_state = READY;
  18:si446x/radio.c **** radio_interrupts_t radio_interrupts;
  19:si446x/radio.c **** 
  20:si446x/radio.c **** typedef struct
  21:si446x/radio.c **** {
  22:si446x/radio.c ****   int buff_idx;
  23:si446x/radio.c ****   int buff_len;
  24:si446x/radio.c **** } buff_tracker_t;
  25:si446x/radio.c **** 
  26:si446x/radio.c **** static buff_tracker_t tx_tracker;
  27:si446x/radio.c **** static buff_tracker_t rx_tracker;
  28:si446x/radio.c **** 
  29:si446x/radio.c **** void radio_reset(void)
  30:si446x/radio.c **** {
  27              		.loc 1 30 1 view -0
  28              		.cfi_startproc
ARM GAS  /tmp/ccbkGk3h.s 			page 2


  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  31:si446x/radio.c ****   si446x_hal_sdn_high();
  36              		.loc 1 31 3 view .LVU1
  37              	.LBB12:
  38              	.LBI12:
  39              		.file 2 "si446x/si446x_hal.h"
   1:si446x/si446x_hal.h **** /**
   2:si446x/si446x_hal.h ****  * @brief Hardware abstraction layer
   3:si446x/si446x_hal.h ****  * @author Rishav
   4:si446x/si446x_hal.h ****  * @date 2023-06-06 04:55:37 AM +0545
   5:si446x/si446x_hal.h **** */
   6:si446x/si446x_hal.h **** 
   7:si446x/si446x_hal.h **** #ifndef _si446x_SPI_H_
   8:si446x/si446x_hal.h **** #define _si446x_SPI_H_
   9:si446x/si446x_hal.h **** 
  10:si446x/si446x_hal.h **** #include <inttypes.h>
  11:si446x/si446x_hal.h **** #include "stm32f1xx.h"
  12:si446x/si446x_hal.h **** 
  13:si446x/si446x_hal.h **** void si446x_hal_init(void);
  14:si446x/si446x_hal.h **** void si446x_hal_spi_init(void);
  15:si446x/si446x_hal.h **** void si446x_hal_sdn_init(void);
  16:si446x/si446x_hal.h **** void si446x_hal_morse_init(void);
  17:si446x/si446x_hal.h **** 
  18:si446x/si446x_hal.h **** uint8_t si446x_hal_spi_read_byte(const uint8_t cmd);
  19:si446x/si446x_hal.h **** void si446x_hal_spi_write_byte(const uint8_t cmd);
  20:si446x/si446x_hal.h **** void si446x_hal_spi_read(uint8_t* buffer, const uint8_t len);
  21:si446x/si446x_hal.h **** void si446x_hal_spi_write(const uint8_t* buffer, const uint8_t len);
  22:si446x/si446x_hal.h **** 
  23:si446x/si446x_hal.h **** inline void si446x_morse_low(void)
  24:si446x/si446x_hal.h **** {
  25:si446x/si446x_hal.h ****   GPIOB->BRR = GPIO_BRR_BR0;
  26:si446x/si446x_hal.h **** }
  27:si446x/si446x_hal.h **** 
  28:si446x/si446x_hal.h **** inline void si446x_morse_high(void)
  29:si446x/si446x_hal.h **** {
  30:si446x/si446x_hal.h ****   GPIOB->BSRR = GPIO_BSRR_BS0;
  31:si446x/si446x_hal.h **** }
  32:si446x/si446x_hal.h **** 
  33:si446x/si446x_hal.h **** inline void si446x_hal_spi_nsel_low(void)
  34:si446x/si446x_hal.h **** {
  35:si446x/si446x_hal.h ****   GPIOB->BRR |= GPIO_BRR_BR12;
  36:si446x/si446x_hal.h **** }
  37:si446x/si446x_hal.h **** 
  38:si446x/si446x_hal.h **** inline void si446x_hal_spi_nsel_high(void)
  39:si446x/si446x_hal.h **** {
  40:si446x/si446x_hal.h ****   GPIOB->BSRR |= GPIO_BSRR_BS12;
  41:si446x/si446x_hal.h **** }
  42:si446x/si446x_hal.h **** 
  43:si446x/si446x_hal.h **** inline void si446x_hal_sdn_low(void)
  44:si446x/si446x_hal.h **** {
  45:si446x/si446x_hal.h ****   GPIOA->BRR |= GPIO_BRR_BR7;
ARM GAS  /tmp/ccbkGk3h.s 			page 3


  46:si446x/si446x_hal.h **** }
  47:si446x/si446x_hal.h **** 
  48:si446x/si446x_hal.h **** inline void si446x_hal_sdn_high(void)
  40              		.loc 2 48 13 view .LVU2
  41              	.LBB13:
  49:si446x/si446x_hal.h **** {
  50:si446x/si446x_hal.h ****   GPIOA->BSRR |= GPIO_BSRR_BS7;
  42              		.loc 2 50 3 view .LVU3
  43              		.loc 2 50 15 is_stmt 0 view .LVU4
  44 0002 084C     		ldr	r4, .L3
  45 0004 2369     		ldr	r3, [r4, #16]
  46 0006 43F08003 		orr	r3, r3, #128
  47 000a 2361     		str	r3, [r4, #16]
  48              	.LBE13:
  49              	.LBE12:
  32:si446x/radio.c ****   HAL_Delay(150);
  50              		.loc 1 32 3 is_stmt 1 view .LVU5
  51 000c 9620     		movs	r0, #150
  52 000e FFF7FEFF 		bl	HAL_Delay
  53              	.LVL0:
  33:si446x/radio.c ****   si446x_hal_sdn_low();
  54              		.loc 1 33 3 view .LVU6
  55              	.LBB14:
  56              	.LBI14:
  43:si446x/si446x_hal.h **** {
  57              		.loc 2 43 13 view .LVU7
  58              	.LBB15:
  45:si446x/si446x_hal.h **** }
  59              		.loc 2 45 3 view .LVU8
  45:si446x/si446x_hal.h **** }
  60              		.loc 2 45 14 is_stmt 0 view .LVU9
  61 0012 6369     		ldr	r3, [r4, #20]
  62 0014 43F08003 		orr	r3, r3, #128
  63 0018 6361     		str	r3, [r4, #20]
  64              	.LBE15:
  65              	.LBE14:
  34:si446x/radio.c ****   HAL_Delay(150);
  66              		.loc 1 34 3 is_stmt 1 view .LVU10
  67 001a 9620     		movs	r0, #150
  68 001c FFF7FEFF 		bl	HAL_Delay
  69              	.LVL1:
  35:si446x/radio.c **** }
  70              		.loc 1 35 1 is_stmt 0 view .LVU11
  71 0020 10BD     		pop	{r4, pc}
  72              	.L4:
  73 0022 00BF     		.align	2
  74              	.L3:
  75 0024 00080140 		.word	1073809408
  76              		.cfi_endproc
  77              	.LFE74:
  79              		.section	.text.read_interrupts,"ax",%progbits
  80              		.align	1
  81              		.global	read_interrupts
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
ARM GAS  /tmp/ccbkGk3h.s 			page 4


  87              	read_interrupts:
  88              	.LFB75:
  36:si446x/radio.c **** 
  37:si446x/radio.c **** void read_interrupts(void)
  38:si446x/radio.c **** {
  89              		.loc 1 38 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93 0000 00B5     		push	{lr}
  94              	.LCFI1:
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 83B0     		sub	sp, sp, #12
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 16
  39:si446x/radio.c ****   uint8_t response[8];
 100              		.loc 1 39 3 view .LVU13
  40:si446x/radio.c ****   si446x_ctrl_send_cmd(Si446x_CMD_GET_INT_STATUS);
 101              		.loc 1 40 3 view .LVU14
 102 0004 2020     		movs	r0, #32
 103 0006 FFF7FEFF 		bl	si446x_ctrl_send_cmd
 104              	.LVL2:
  41:si446x/radio.c ****   si446x_ctrl_get_response(response, sizeof(response));
 105              		.loc 1 41 3 view .LVU15
 106 000a 0821     		movs	r1, #8
 107 000c 6846     		mov	r0, sp
 108 000e FFF7FEFF 		bl	si446x_ctrl_get_response
 109              	.LVL3:
  42:si446x/radio.c **** 
  43:si446x/radio.c ****   if(response[0] == 0xFF)
 110              		.loc 1 43 3 view .LVU16
 111              		.loc 1 43 14 is_stmt 0 view .LVU17
 112 0012 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 113              		.loc 1 43 5 view .LVU18
 114 0016 FF2B     		cmp	r3, #255
 115 0018 02D0     		beq	.L8
 116              	.L5:
  44:si446x/radio.c ****   {
  45:si446x/radio.c ****     uint8_t ph_pend = response[4];
  46:si446x/radio.c ****     uint8_t modem_pend = response[6];
  47:si446x/radio.c ****     uint8_t chip_pend = response[8];
  48:si446x/radio.c **** 
  49:si446x/radio.c ****     // PH pending interrupts
  50:si446x/radio.c ****     radio_interrupts.filter_match = ((ph_pend & RF4463_INT_STATUS_FILTER_MATCH) >> 7) & 0x01;
  51:si446x/radio.c ****     radio_interrupts.filter_miss = ((ph_pend & RF4463_INT_STATUS_FILTER_MISS) >> 6) & 0x01;
  52:si446x/radio.c ****     radio_interrupts.packet_sent = ((ph_pend & RF4463_INT_STATUS_PACKET_SENT) >> 5) & 0x01;
  53:si446x/radio.c ****     radio_interrupts.packet_rx = ((ph_pend & RF4463_INT_STATUS_PACKET_RX) >> 4) & 0x01;
  54:si446x/radio.c ****     radio_interrupts.crc_error = ((ph_pend & RF4463_INT_STATUS_CRC_ERROR) >> 3) & 0x01;
  55:si446x/radio.c ****     radio_interrupts.tx_fifo_almost_empty = ((ph_pend & RF4463_INT_STATUS_TX_FIFO_ALMOST_EMPTY) >> 
  56:si446x/radio.c ****     radio_interrupts.rx_fifo_almost_full = (ph_pend & RF4463_INT_STATUS_RX_FIFO_ALMOST_FULL) & 0x01
  57:si446x/radio.c **** 
  58:si446x/radio.c ****     // Modem interrupts
  59:si446x/radio.c ****     radio_interrupts.invalid_sync = ((modem_pend & RF4463_INT_STATUS_INVALID_SYNC) >> 5) & 0x01;
  60:si446x/radio.c ****     radio_interrupts.rssi_jump = ((modem_pend & RF4463_INT_STATUS_RSSI_JUMP) >> 4) & 0x01;
  61:si446x/radio.c ****     radio_interrupts.rssi = ((modem_pend & RF4463_INT_STATUS_RSSI) >> 3) & 0x01;
  62:si446x/radio.c ****     radio_interrupts.invalid_preamble = ((modem_pend & RF4463_INT_STATUS_INVALID_PREAMBLE) >> 2) & 
ARM GAS  /tmp/ccbkGk3h.s 			page 5


  63:si446x/radio.c ****     radio_interrupts.preamble_detect = ((modem_pend & RF4463_INT_STATUS_PREAMBLE_DETECT) >> 1) & 0x
  64:si446x/radio.c ****     radio_interrupts.sync_detect = (modem_pend & RF4463_INT_STATUS_SYNC_DETECT) & 0x01;
  65:si446x/radio.c **** 
  66:si446x/radio.c ****     // Chip interrupts
  67:si446x/radio.c ****     radio_interrupts.cal = ((chip_pend & RF4463_INT_STATUS_CAL) >> 6) & 0x01;
  68:si446x/radio.c ****     radio_interrupts.fifo_underflow_overflow_error = ((chip_pend & RF4463_INT_STATUS_FIFO_UNDERFLOW
  69:si446x/radio.c ****     radio_interrupts.state_change = ((chip_pend & RF4463_INT_STATUS_STATE_CHANGE) >> 4) & 0x01;
  70:si446x/radio.c ****     radio_interrupts.cmd_error = ((chip_pend & RF4463_INT_STATUS_CMD_ERROR) >> 3) & 0x01;
  71:si446x/radio.c ****     radio_interrupts.chip_ready = ((chip_pend & RF4463_INT_STATUS_CHIP_READY) >> 2) & 0x01;
  72:si446x/radio.c ****     radio_interrupts.low_batt = ((chip_pend & RF4463_INT_STATUS_LOW_BATT) >> 1) & 0x01;
  73:si446x/radio.c ****     radio_interrupts.wut = (chip_pend & RF4463_INT_STATUS_WUT) & 0x01;
  74:si446x/radio.c ****   }
  75:si446x/radio.c **** }
 117              		.loc 1 75 1 view .LVU19
 118 001a 03B0     		add	sp, sp, #12
 119              	.LCFI3:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 001c 5DF804FB 		ldr	pc, [sp], #4
 124              	.L8:
 125              	.LCFI4:
 126              		.cfi_restore_state
 127              	.LBB16:
  45:si446x/radio.c ****     uint8_t modem_pend = response[6];
 128              		.loc 1 45 5 is_stmt 1 view .LVU20
  45:si446x/radio.c ****     uint8_t modem_pend = response[6];
 129              		.loc 1 45 13 is_stmt 0 view .LVU21
 130 0020 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 131              	.LVL4:
  46:si446x/radio.c ****     uint8_t chip_pend = response[8];
 132              		.loc 1 46 5 is_stmt 1 view .LVU22
  46:si446x/radio.c ****     uint8_t chip_pend = response[8];
 133              		.loc 1 46 13 is_stmt 0 view .LVU23
 134 0024 9DF80600 		ldrb	r0, [sp, #6]	@ zero_extendqisi2
 135              	.LVL5:
  47:si446x/radio.c **** 
 136              		.loc 1 47 5 is_stmt 1 view .LVU24
  47:si446x/radio.c **** 
 137              		.loc 1 47 13 is_stmt 0 view .LVU25
 138 0028 9DF80820 		ldrb	r2, [sp, #8]	@ zero_extendqisi2
 139              	.LVL6:
  50:si446x/radio.c ****     radio_interrupts.filter_miss = ((ph_pend & RF4463_INT_STATUS_FILTER_MISS) >> 6) & 0x01;
 140              		.loc 1 50 5 is_stmt 1 view .LVU26
  50:si446x/radio.c ****     radio_interrupts.filter_miss = ((ph_pend & RF4463_INT_STATUS_FILTER_MISS) >> 6) & 0x01;
 141              		.loc 1 50 87 is_stmt 0 view .LVU27
 142 002c 4FEAD11C 		lsr	ip, r1, #7
  50:si446x/radio.c ****     radio_interrupts.filter_miss = ((ph_pend & RF4463_INT_STATUS_FILTER_MISS) >> 6) & 0x01;
 143              		.loc 1 50 35 view .LVU28
 144 0030 204B     		ldr	r3, .L9
 145 0032 83F800C0 		strb	ip, [r3]
  51:si446x/radio.c ****     radio_interrupts.packet_sent = ((ph_pend & RF4463_INT_STATUS_PACKET_SENT) >> 5) & 0x01;
 146              		.loc 1 51 5 is_stmt 1 view .LVU29
  51:si446x/radio.c ****     radio_interrupts.packet_sent = ((ph_pend & RF4463_INT_STATUS_PACKET_SENT) >> 5) & 0x01;
 147              		.loc 1 51 85 is_stmt 0 view .LVU30
 148 0036 C1F3801C 		ubfx	ip, r1, #6, #1
  51:si446x/radio.c ****     radio_interrupts.packet_sent = ((ph_pend & RF4463_INT_STATUS_PACKET_SENT) >> 5) & 0x01;
ARM GAS  /tmp/ccbkGk3h.s 			page 6


 149              		.loc 1 51 34 view .LVU31
 150 003a 83F801C0 		strb	ip, [r3, #1]
  52:si446x/radio.c ****     radio_interrupts.packet_rx = ((ph_pend & RF4463_INT_STATUS_PACKET_RX) >> 4) & 0x01;
 151              		.loc 1 52 5 is_stmt 1 view .LVU32
  52:si446x/radio.c ****     radio_interrupts.packet_rx = ((ph_pend & RF4463_INT_STATUS_PACKET_RX) >> 4) & 0x01;
 152              		.loc 1 52 85 is_stmt 0 view .LVU33
 153 003e C1F3401C 		ubfx	ip, r1, #5, #1
  52:si446x/radio.c ****     radio_interrupts.packet_rx = ((ph_pend & RF4463_INT_STATUS_PACKET_RX) >> 4) & 0x01;
 154              		.loc 1 52 34 view .LVU34
 155 0042 83F802C0 		strb	ip, [r3, #2]
  53:si446x/radio.c ****     radio_interrupts.crc_error = ((ph_pend & RF4463_INT_STATUS_CRC_ERROR) >> 3) & 0x01;
 156              		.loc 1 53 5 is_stmt 1 view .LVU35
  53:si446x/radio.c ****     radio_interrupts.crc_error = ((ph_pend & RF4463_INT_STATUS_CRC_ERROR) >> 3) & 0x01;
 157              		.loc 1 53 81 is_stmt 0 view .LVU36
 158 0046 C1F3001C 		ubfx	ip, r1, #4, #1
  53:si446x/radio.c ****     radio_interrupts.crc_error = ((ph_pend & RF4463_INT_STATUS_CRC_ERROR) >> 3) & 0x01;
 159              		.loc 1 53 32 view .LVU37
 160 004a 83F803C0 		strb	ip, [r3, #3]
  54:si446x/radio.c ****     radio_interrupts.tx_fifo_almost_empty = ((ph_pend & RF4463_INT_STATUS_TX_FIFO_ALMOST_EMPTY) >> 
 161              		.loc 1 54 5 is_stmt 1 view .LVU38
  54:si446x/radio.c ****     radio_interrupts.tx_fifo_almost_empty = ((ph_pend & RF4463_INT_STATUS_TX_FIFO_ALMOST_EMPTY) >> 
 162              		.loc 1 54 81 is_stmt 0 view .LVU39
 163 004e C1F3C00C 		ubfx	ip, r1, #3, #1
  54:si446x/radio.c ****     radio_interrupts.tx_fifo_almost_empty = ((ph_pend & RF4463_INT_STATUS_TX_FIFO_ALMOST_EMPTY) >> 
 164              		.loc 1 54 32 view .LVU40
 165 0052 83F804C0 		strb	ip, [r3, #4]
  55:si446x/radio.c ****     radio_interrupts.rx_fifo_almost_full = (ph_pend & RF4463_INT_STATUS_RX_FIFO_ALMOST_FULL) & 0x01
 166              		.loc 1 55 5 is_stmt 1 view .LVU41
  55:si446x/radio.c ****     radio_interrupts.rx_fifo_almost_full = (ph_pend & RF4463_INT_STATUS_RX_FIFO_ALMOST_FULL) & 0x01
 167              		.loc 1 55 103 is_stmt 0 view .LVU42
 168 0056 C1F3400C 		ubfx	ip, r1, #1, #1
  55:si446x/radio.c ****     radio_interrupts.rx_fifo_almost_full = (ph_pend & RF4463_INT_STATUS_RX_FIFO_ALMOST_FULL) & 0x01
 169              		.loc 1 55 43 view .LVU43
 170 005a 83F805C0 		strb	ip, [r3, #5]
  56:si446x/radio.c **** 
 171              		.loc 1 56 5 is_stmt 1 view .LVU44
  56:si446x/radio.c **** 
 172              		.loc 1 56 94 is_stmt 0 view .LVU45
 173 005e 01F00101 		and	r1, r1, #1
 174              	.LVL7:
  56:si446x/radio.c **** 
 175              		.loc 1 56 42 view .LVU46
 176 0062 9971     		strb	r1, [r3, #6]
  59:si446x/radio.c ****     radio_interrupts.rssi_jump = ((modem_pend & RF4463_INT_STATUS_RSSI_JUMP) >> 4) & 0x01;
 177              		.loc 1 59 5 is_stmt 1 view .LVU47
  59:si446x/radio.c ****     radio_interrupts.rssi_jump = ((modem_pend & RF4463_INT_STATUS_RSSI_JUMP) >> 4) & 0x01;
 178              		.loc 1 59 90 is_stmt 0 view .LVU48
 179 0064 C0F34011 		ubfx	r1, r0, #5, #1
  59:si446x/radio.c ****     radio_interrupts.rssi_jump = ((modem_pend & RF4463_INT_STATUS_RSSI_JUMP) >> 4) & 0x01;
 180              		.loc 1 59 35 view .LVU49
 181 0068 D971     		strb	r1, [r3, #7]
  60:si446x/radio.c ****     radio_interrupts.rssi = ((modem_pend & RF4463_INT_STATUS_RSSI) >> 3) & 0x01;
 182              		.loc 1 60 5 is_stmt 1 view .LVU50
  60:si446x/radio.c ****     radio_interrupts.rssi = ((modem_pend & RF4463_INT_STATUS_RSSI) >> 3) & 0x01;
 183              		.loc 1 60 84 is_stmt 0 view .LVU51
 184 006a C0F30011 		ubfx	r1, r0, #4, #1
  60:si446x/radio.c ****     radio_interrupts.rssi = ((modem_pend & RF4463_INT_STATUS_RSSI) >> 3) & 0x01;
ARM GAS  /tmp/ccbkGk3h.s 			page 7


 185              		.loc 1 60 32 view .LVU52
 186 006e 1972     		strb	r1, [r3, #8]
  61:si446x/radio.c ****     radio_interrupts.invalid_preamble = ((modem_pend & RF4463_INT_STATUS_INVALID_PREAMBLE) >> 2) & 
 187              		.loc 1 61 5 is_stmt 1 view .LVU53
  61:si446x/radio.c ****     radio_interrupts.invalid_preamble = ((modem_pend & RF4463_INT_STATUS_INVALID_PREAMBLE) >> 2) & 
 188              		.loc 1 61 74 is_stmt 0 view .LVU54
 189 0070 C0F3C001 		ubfx	r1, r0, #3, #1
  61:si446x/radio.c ****     radio_interrupts.invalid_preamble = ((modem_pend & RF4463_INT_STATUS_INVALID_PREAMBLE) >> 2) & 
 190              		.loc 1 61 27 view .LVU55
 191 0074 5972     		strb	r1, [r3, #9]
  62:si446x/radio.c ****     radio_interrupts.preamble_detect = ((modem_pend & RF4463_INT_STATUS_PREAMBLE_DETECT) >> 1) & 0x
 192              		.loc 1 62 5 is_stmt 1 view .LVU56
  62:si446x/radio.c ****     radio_interrupts.preamble_detect = ((modem_pend & RF4463_INT_STATUS_PREAMBLE_DETECT) >> 1) & 0x
 193              		.loc 1 62 98 is_stmt 0 view .LVU57
 194 0076 C0F38001 		ubfx	r1, r0, #2, #1
  62:si446x/radio.c ****     radio_interrupts.preamble_detect = ((modem_pend & RF4463_INT_STATUS_PREAMBLE_DETECT) >> 1) & 0x
 195              		.loc 1 62 39 view .LVU58
 196 007a 9972     		strb	r1, [r3, #10]
  63:si446x/radio.c ****     radio_interrupts.sync_detect = (modem_pend & RF4463_INT_STATUS_SYNC_DETECT) & 0x01;
 197              		.loc 1 63 5 is_stmt 1 view .LVU59
  63:si446x/radio.c ****     radio_interrupts.sync_detect = (modem_pend & RF4463_INT_STATUS_SYNC_DETECT) & 0x01;
 198              		.loc 1 63 96 is_stmt 0 view .LVU60
 199 007c C0F34001 		ubfx	r1, r0, #1, #1
  63:si446x/radio.c ****     radio_interrupts.sync_detect = (modem_pend & RF4463_INT_STATUS_SYNC_DETECT) & 0x01;
 200              		.loc 1 63 38 view .LVU61
 201 0080 D972     		strb	r1, [r3, #11]
  64:si446x/radio.c **** 
 202              		.loc 1 64 5 is_stmt 1 view .LVU62
  64:si446x/radio.c **** 
 203              		.loc 1 64 81 is_stmt 0 view .LVU63
 204 0082 00F00100 		and	r0, r0, #1
 205              	.LVL8:
  64:si446x/radio.c **** 
 206              		.loc 1 64 34 view .LVU64
 207 0086 1873     		strb	r0, [r3, #12]
  67:si446x/radio.c ****     radio_interrupts.fifo_underflow_overflow_error = ((chip_pend & RF4463_INT_STATUS_FIFO_UNDERFLOW
 208              		.loc 1 67 5 is_stmt 1 view .LVU65
  67:si446x/radio.c ****     radio_interrupts.fifo_underflow_overflow_error = ((chip_pend & RF4463_INT_STATUS_FIFO_UNDERFLOW
 209              		.loc 1 67 71 is_stmt 0 view .LVU66
 210 0088 C2F38011 		ubfx	r1, r2, #6, #1
  67:si446x/radio.c ****     radio_interrupts.fifo_underflow_overflow_error = ((chip_pend & RF4463_INT_STATUS_FIFO_UNDERFLOW
 211              		.loc 1 67 26 view .LVU67
 212 008c 5973     		strb	r1, [r3, #13]
  68:si446x/radio.c ****     radio_interrupts.state_change = ((chip_pend & RF4463_INT_STATUS_STATE_CHANGE) >> 4) & 0x01;
 213              		.loc 1 68 5 is_stmt 1 view .LVU68
  68:si446x/radio.c ****     radio_interrupts.state_change = ((chip_pend & RF4463_INT_STATUS_STATE_CHANGE) >> 4) & 0x01;
 214              		.loc 1 68 123 is_stmt 0 view .LVU69
 215 008e C2F34011 		ubfx	r1, r2, #5, #1
  68:si446x/radio.c ****     radio_interrupts.state_change = ((chip_pend & RF4463_INT_STATUS_STATE_CHANGE) >> 4) & 0x01;
 216              		.loc 1 68 52 view .LVU70
 217 0092 9973     		strb	r1, [r3, #14]
  69:si446x/radio.c ****     radio_interrupts.cmd_error = ((chip_pend & RF4463_INT_STATUS_CMD_ERROR) >> 3) & 0x01;
 218              		.loc 1 69 5 is_stmt 1 view .LVU71
  69:si446x/radio.c ****     radio_interrupts.cmd_error = ((chip_pend & RF4463_INT_STATUS_CMD_ERROR) >> 3) & 0x01;
 219              		.loc 1 69 89 is_stmt 0 view .LVU72
 220 0094 C2F30011 		ubfx	r1, r2, #4, #1
  69:si446x/radio.c ****     radio_interrupts.cmd_error = ((chip_pend & RF4463_INT_STATUS_CMD_ERROR) >> 3) & 0x01;
ARM GAS  /tmp/ccbkGk3h.s 			page 8


 221              		.loc 1 69 35 view .LVU73
 222 0098 D973     		strb	r1, [r3, #15]
  70:si446x/radio.c ****     radio_interrupts.chip_ready = ((chip_pend & RF4463_INT_STATUS_CHIP_READY) >> 2) & 0x01;
 223              		.loc 1 70 5 is_stmt 1 view .LVU74
  70:si446x/radio.c ****     radio_interrupts.chip_ready = ((chip_pend & RF4463_INT_STATUS_CHIP_READY) >> 2) & 0x01;
 224              		.loc 1 70 83 is_stmt 0 view .LVU75
 225 009a C2F3C001 		ubfx	r1, r2, #3, #1
  70:si446x/radio.c ****     radio_interrupts.chip_ready = ((chip_pend & RF4463_INT_STATUS_CHIP_READY) >> 2) & 0x01;
 226              		.loc 1 70 32 view .LVU76
 227 009e 1974     		strb	r1, [r3, #16]
  71:si446x/radio.c ****     radio_interrupts.low_batt = ((chip_pend & RF4463_INT_STATUS_LOW_BATT) >> 1) & 0x01;
 228              		.loc 1 71 5 is_stmt 1 view .LVU77
  71:si446x/radio.c ****     radio_interrupts.low_batt = ((chip_pend & RF4463_INT_STATUS_LOW_BATT) >> 1) & 0x01;
 229              		.loc 1 71 85 is_stmt 0 view .LVU78
 230 00a0 C2F38001 		ubfx	r1, r2, #2, #1
  71:si446x/radio.c ****     radio_interrupts.low_batt = ((chip_pend & RF4463_INT_STATUS_LOW_BATT) >> 1) & 0x01;
 231              		.loc 1 71 33 view .LVU79
 232 00a4 5974     		strb	r1, [r3, #17]
  72:si446x/radio.c ****     radio_interrupts.wut = (chip_pend & RF4463_INT_STATUS_WUT) & 0x01;
 233              		.loc 1 72 5 is_stmt 1 view .LVU80
  72:si446x/radio.c ****     radio_interrupts.wut = (chip_pend & RF4463_INT_STATUS_WUT) & 0x01;
 234              		.loc 1 72 81 is_stmt 0 view .LVU81
 235 00a6 C2F34001 		ubfx	r1, r2, #1, #1
  72:si446x/radio.c ****     radio_interrupts.wut = (chip_pend & RF4463_INT_STATUS_WUT) & 0x01;
 236              		.loc 1 72 31 view .LVU82
 237 00aa 9974     		strb	r1, [r3, #18]
  73:si446x/radio.c ****   }
 238              		.loc 1 73 5 is_stmt 1 view .LVU83
  73:si446x/radio.c ****   }
 239              		.loc 1 73 64 is_stmt 0 view .LVU84
 240 00ac 02F00102 		and	r2, r2, #1
 241              	.LVL9:
  73:si446x/radio.c ****   }
 242              		.loc 1 73 26 view .LVU85
 243 00b0 DA74     		strb	r2, [r3, #19]
 244              	.LBE16:
 245              		.loc 1 75 1 view .LVU86
 246 00b2 B2E7     		b	.L5
 247              	.L10:
 248              		.align	2
 249              	.L9:
 250 00b4 00000000 		.word	.LANCHOR0
 251              		.cfi_endproc
 252              	.LFE75:
 254              		.section	.text.clear_interrupts,"ax",%progbits
 255              		.align	1
 256              		.global	clear_interrupts
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	clear_interrupts:
 263              	.LFB76:
  76:si446x/radio.c **** 
  77:si446x/radio.c **** void clear_interrupts(void)
  78:si446x/radio.c **** {
 264              		.loc 1 78 1 is_stmt 1 view -0
ARM GAS  /tmp/ccbkGk3h.s 			page 9


 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 8
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 00B5     		push	{lr}
 269              	.LCFI5:
 270              		.cfi_def_cfa_offset 4
 271              		.cfi_offset 14, -4
 272 0002 83B0     		sub	sp, sp, #12
 273              	.LCFI6:
 274              		.cfi_def_cfa_offset 16
  79:si446x/radio.c ****   const uint8_t clear_int[] = {0x00, 0x00, 0x00};
 275              		.loc 1 79 3 view .LVU88
 276              		.loc 1 79 17 is_stmt 0 view .LVU89
 277 0004 0A4B     		ldr	r3, .L13
 278 0006 1B68     		ldr	r3, [r3]
 279 0008 ADF80430 		strh	r3, [sp, #4]	@ movhi
 280 000c 1B0C     		lsrs	r3, r3, #16
 281 000e 8DF80630 		strb	r3, [sp, #6]
  80:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_GET_INT_STATUS, clear_int, sizeof(clear_int));
 282              		.loc 1 80 3 is_stmt 1 view .LVU90
 283 0012 0322     		movs	r2, #3
 284 0014 01A9     		add	r1, sp, #4
 285 0016 2020     		movs	r0, #32
 286 0018 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 287              	.LVL10:
  81:si446x/radio.c ****   memset(&radio_interrupts, 0, sizeof(radio_interrupts));
 288              		.loc 1 81 3 view .LVU91
 289 001c 054B     		ldr	r3, .L13+4
 290 001e 0022     		movs	r2, #0
 291 0020 1A60     		str	r2, [r3]
 292 0022 5A60     		str	r2, [r3, #4]
 293 0024 9A60     		str	r2, [r3, #8]
 294 0026 DA60     		str	r2, [r3, #12]
 295 0028 1A61     		str	r2, [r3, #16]
  82:si446x/radio.c **** }
 296              		.loc 1 82 1 is_stmt 0 view .LVU92
 297 002a 03B0     		add	sp, sp, #12
 298              	.LCFI7:
 299              		.cfi_def_cfa_offset 4
 300              		@ sp needed
 301 002c 5DF804FB 		ldr	pc, [sp], #4
 302              	.L14:
 303              		.align	2
 304              	.L13:
 305 0030 00000000 		.word	.LANCHOR1
 306 0034 00000000 		.word	.LANCHOR0
 307              		.cfi_endproc
 308              	.LFE76:
 310              		.section	.text.set_properties,"ax",%progbits
 311              		.align	1
 312              		.global	set_properties
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 316              		.fpu softvfp
 318              	set_properties:
 319              	.LVL11:
ARM GAS  /tmp/ccbkGk3h.s 			page 10


 320              	.LFB77:
  83:si446x/radio.c **** 
  84:si446x/radio.c **** uint8_t set_properties(const uint16_t id, const uint8_t *buff, const uint8_t len)
  85:si446x/radio.c **** {
 321              		.loc 1 85 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 16
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		.loc 1 85 1 is_stmt 0 view .LVU94
 326 0000 00B5     		push	{lr}
 327              	.LCFI8:
 328              		.cfi_def_cfa_offset 4
 329              		.cfi_offset 14, -4
 330 0002 85B0     		sub	sp, sp, #20
 331              	.LCFI9:
 332              		.cfi_def_cfa_offset 24
  86:si446x/radio.c ****   uint8_t cmd[15] = {0};
 333              		.loc 1 86 3 is_stmt 1 view .LVU95
 334              		.loc 1 86 11 is_stmt 0 view .LVU96
 335 0004 0023     		movs	r3, #0
 336 0006 0093     		str	r3, [sp]
 337 0008 0193     		str	r3, [sp, #4]
 338 000a 0293     		str	r3, [sp, #8]
 339 000c CDF80B30 		str	r3, [sp, #11]	@ unaligned
  87:si446x/radio.c ****   cmd[0] = id >> 8;
 340              		.loc 1 87 3 is_stmt 1 view .LVU97
 341              		.loc 1 87 10 is_stmt 0 view .LVU98
 342 0010 4FEA102C 		lsr	ip, r0, #8
 343 0014 8DF800C0 		strb	ip, [sp]
  88:si446x/radio.c ****   cmd[1] = len;
 344              		.loc 1 88 3 is_stmt 1 view .LVU99
 345              		.loc 1 88 10 is_stmt 0 view .LVU100
 346 0018 8DF80120 		strb	r2, [sp, #1]
  89:si446x/radio.c ****   cmd[2] = id & 0xff;
 347              		.loc 1 89 3 is_stmt 1 view .LVU101
 348              		.loc 1 89 10 is_stmt 0 view .LVU102
 349 001c 8DF80200 		strb	r0, [sp, #2]
  90:si446x/radio.c **** 
  91:si446x/radio.c ****   for (uint8_t i = 0; i < len; i++)
 350              		.loc 1 91 3 is_stmt 1 view .LVU103
 351              	.LBB17:
 352              		.loc 1 91 8 view .LVU104
 353              	.LVL12:
 354              		.loc 1 91 3 is_stmt 0 view .LVU105
 355 0020 08E0     		b	.L16
 356              	.LVL13:
 357              	.L17:
  92:si446x/radio.c ****   {
  93:si446x/radio.c ****     cmd[i + 3] = buff[i];
 358              		.loc 1 93 5 is_stmt 1 discriminator 3 view .LVU106
 359              		.loc 1 93 22 is_stmt 0 discriminator 3 view .LVU107
 360 0022 11F803C0 		ldrb	ip, [r1, r3]	@ zero_extendqisi2
 361              		.loc 1 93 16 discriminator 3 view .LVU108
 362 0026 03F11300 		add	r0, r3, #19
 363 002a 6844     		add	r0, sp, r0
 364 002c 00F810CC 		strb	ip, [r0, #-16]
  91:si446x/radio.c ****   {
ARM GAS  /tmp/ccbkGk3h.s 			page 11


 365              		.loc 1 91 32 is_stmt 1 discriminator 3 view .LVU109
  91:si446x/radio.c ****   {
 366              		.loc 1 91 33 is_stmt 0 discriminator 3 view .LVU110
 367 0030 0133     		adds	r3, r3, #1
 368              	.LVL14:
  91:si446x/radio.c ****   {
 369              		.loc 1 91 33 discriminator 3 view .LVU111
 370 0032 DBB2     		uxtb	r3, r3
 371              	.LVL15:
 372              	.L16:
  91:si446x/radio.c ****   {
 373              		.loc 1 91 23 is_stmt 1 discriminator 1 view .LVU112
  91:si446x/radio.c ****   {
 374              		.loc 1 91 3 is_stmt 0 discriminator 1 view .LVU113
 375 0034 9342     		cmp	r3, r2
 376 0036 F4D3     		bcc	.L17
 377              	.LBE17:
  94:si446x/radio.c ****   }
  95:si446x/radio.c **** 
  96:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_SET_PROPERTY, cmd, len + 3);
 378              		.loc 1 96 3 is_stmt 1 view .LVU114
 379 0038 0332     		adds	r2, r2, #3
 380              	.LVL16:
 381              		.loc 1 96 3 is_stmt 0 view .LVU115
 382 003a D2B2     		uxtb	r2, r2
 383 003c 6946     		mov	r1, sp
 384              	.LVL17:
 385              		.loc 1 96 3 view .LVU116
 386 003e 1120     		movs	r0, #17
 387 0040 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 388              	.LVL18:
  97:si446x/radio.c ****   return si446x_ctrl_wait_cts();
 389              		.loc 1 97 3 is_stmt 1 view .LVU117
 390              		.loc 1 97 10 is_stmt 0 view .LVU118
 391 0044 FFF7FEFF 		bl	si446x_ctrl_wait_cts
 392              	.LVL19:
  98:si446x/radio.c **** }
 393              		.loc 1 98 1 view .LVU119
 394 0048 05B0     		add	sp, sp, #20
 395              	.LCFI10:
 396              		.cfi_def_cfa_offset 4
 397              		@ sp needed
 398 004a 5DF804FB 		ldr	pc, [sp], #4
 399              		.cfi_endproc
 400              	.LFE77:
 402              		.section	.text.radio_init_interrupt,"ax",%progbits
 403              		.align	1
 404              		.global	radio_init_interrupt
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu softvfp
 410              	radio_init_interrupt:
 411              	.LFB78:
  99:si446x/radio.c **** 
 100:si446x/radio.c **** void radio_init_interrupt(void)
 101:si446x/radio.c **** {
ARM GAS  /tmp/ccbkGk3h.s 			page 12


 412              		.loc 1 101 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 102:si446x/radio.c ****   // Configure PB1 as input with pull-down
 103:si446x/radio.c ****   RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
 417              		.loc 1 103 3 view .LVU121
 418              		.loc 1 103 16 is_stmt 0 view .LVU122
 419 0000 1A4A     		ldr	r2, .L20
 420 0002 9369     		ldr	r3, [r2, #24]
 421 0004 43F00903 		orr	r3, r3, #9
 422 0008 9361     		str	r3, [r2, #24]
 104:si446x/radio.c ****   GPIOB->CRL &= ~(GPIO_CRL_MODE1);
 423              		.loc 1 104 3 is_stmt 1 view .LVU123
 424              		.loc 1 104 14 is_stmt 0 view .LVU124
 425 000a 194B     		ldr	r3, .L20+4
 426 000c 1A68     		ldr	r2, [r3]
 427 000e 22F03002 		bic	r2, r2, #48
 428 0012 1A60     		str	r2, [r3]
 105:si446x/radio.c ****   GPIOB->CRL &= ~(GPIO_CRL_CNF1);
 429              		.loc 1 105 3 is_stmt 1 view .LVU125
 430              		.loc 1 105 14 is_stmt 0 view .LVU126
 431 0014 1A68     		ldr	r2, [r3]
 432 0016 22F0C002 		bic	r2, r2, #192
 433 001a 1A60     		str	r2, [r3]
 106:si446x/radio.c ****   GPIOB->CRL |= GPIO_CRL_CNF1_1;
 434              		.loc 1 106 3 is_stmt 1 view .LVU127
 435              		.loc 1 106 14 is_stmt 0 view .LVU128
 436 001c 1A68     		ldr	r2, [r3]
 437 001e 42F08002 		orr	r2, r2, #128
 438 0022 1A60     		str	r2, [r3]
 107:si446x/radio.c ****   GPIOB->ODR |= GPIO_ODR_ODR1;
 439              		.loc 1 107 3 is_stmt 1 view .LVU129
 440              		.loc 1 107 14 is_stmt 0 view .LVU130
 441 0024 DA68     		ldr	r2, [r3, #12]
 442 0026 42F00202 		orr	r2, r2, #2
 443 002a DA60     		str	r2, [r3, #12]
 108:si446x/radio.c **** 
 109:si446x/radio.c ****   // Map PB1 to EXTI1
 110:si446x/radio.c ****   AFIO->EXTICR[0] &= ~(AFIO_EXTICR1_EXTI1);
 444              		.loc 1 110 3 is_stmt 1 view .LVU131
 445              		.loc 1 110 19 is_stmt 0 view .LVU132
 446 002c A3F54063 		sub	r3, r3, #3072
 447 0030 9A68     		ldr	r2, [r3, #8]
 448 0032 22F0F002 		bic	r2, r2, #240
 449 0036 9A60     		str	r2, [r3, #8]
 111:si446x/radio.c ****   AFIO->EXTICR[0] |= AFIO_EXTICR1_EXTI1_PB;
 450              		.loc 1 111 3 is_stmt 1 view .LVU133
 451              		.loc 1 111 19 is_stmt 0 view .LVU134
 452 0038 9A68     		ldr	r2, [r3, #8]
 453 003a 42F01002 		orr	r2, r2, #16
 454 003e 9A60     		str	r2, [r3, #8]
 112:si446x/radio.c **** 
 113:si446x/radio.c ****   // EXTI1 as falling edge trigger
 114:si446x/radio.c ****   EXTI->IMR |= EXTI_IMR_MR1;
 455              		.loc 1 114 3 is_stmt 1 view .LVU135
ARM GAS  /tmp/ccbkGk3h.s 			page 13


 456              		.loc 1 114 13 is_stmt 0 view .LVU136
 457 0040 03F58063 		add	r3, r3, #1024
 458 0044 1A68     		ldr	r2, [r3]
 459 0046 42F00202 		orr	r2, r2, #2
 460 004a 1A60     		str	r2, [r3]
 115:si446x/radio.c ****   EXTI->RTSR &= ~(EXTI_RTSR_TR1);
 461              		.loc 1 115 3 is_stmt 1 view .LVU137
 462              		.loc 1 115 14 is_stmt 0 view .LVU138
 463 004c 9A68     		ldr	r2, [r3, #8]
 464 004e 22F00202 		bic	r2, r2, #2
 465 0052 9A60     		str	r2, [r3, #8]
 116:si446x/radio.c ****   EXTI->FTSR |= EXTI_FTSR_TR1;
 466              		.loc 1 116 3 is_stmt 1 view .LVU139
 467              		.loc 1 116 14 is_stmt 0 view .LVU140
 468 0054 DA68     		ldr	r2, [r3, #12]
 469 0056 42F00202 		orr	r2, r2, #2
 470 005a DA60     		str	r2, [r3, #12]
 117:si446x/radio.c **** 
 118:si446x/radio.c ****   // Enable EXTI1 interrupt in NVIC
 119:si446x/radio.c ****   NVIC_SetPriority(EXTI1_IRQn, 2);
 471              		.loc 1 119 3 is_stmt 1 view .LVU141
 472              	.LVL20:
 473              	.LBB18:
 474              	.LBI18:
 475              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
ARM GAS  /tmp/ccbkGk3h.s 			page 14


  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  /tmp/ccbkGk3h.s 			page 15


  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  /tmp/ccbkGk3h.s 			page 16


 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  /tmp/ccbkGk3h.s 			page 17


 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
ARM GAS  /tmp/ccbkGk3h.s 			page 18


 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  /tmp/ccbkGk3h.s 			page 19


 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
ARM GAS  /tmp/ccbkGk3h.s 			page 20


 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  /tmp/ccbkGk3h.s 			page 21


 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccbkGk3h.s 			page 22


 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccbkGk3h.s 			page 23


 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccbkGk3h.s 			page 24


 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
ARM GAS  /tmp/ccbkGk3h.s 			page 25


 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  /tmp/ccbkGk3h.s 			page 26


 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccbkGk3h.s 			page 27


 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  /tmp/ccbkGk3h.s 			page 28


 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  /tmp/ccbkGk3h.s 			page 29


 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  /tmp/ccbkGk3h.s 			page 30


 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  /tmp/ccbkGk3h.s 			page 31


1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccbkGk3h.s 			page 32


1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  /tmp/ccbkGk3h.s 			page 33


1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccbkGk3h.s 			page 34


1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  /tmp/ccbkGk3h.s 			page 35


1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccbkGk3h.s 			page 36


1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  /tmp/ccbkGk3h.s 			page 37


1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccbkGk3h.s 			page 38


1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
ARM GAS  /tmp/ccbkGk3h.s 			page 39


1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
ARM GAS  /tmp/ccbkGk3h.s 			page 40


1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  /tmp/ccbkGk3h.s 			page 41


1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccbkGk3h.s 			page 42


1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 476              		.loc 3 1639 22 view .LVU142
 477              	.LBB19:
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 478              		.loc 3 1641 3 view .LVU143
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 479              		.loc 3 1643 5 view .LVU144
 480              		.loc 3 1643 46 is_stmt 0 view .LVU145
 481 005c 054B     		ldr	r3, .L20+8
 482 005e 2022     		movs	r2, #32
 483 0060 83F80723 		strb	r2, [r3, #775]
 484              	.LVL21:
 485              		.loc 3 1643 46 view .LVU146
 486              	.LBE19:
 487              	.LBE18:
 120:si446x/radio.c ****   NVIC_EnableIRQ(EXTI1_IRQn);
 488              		.loc 1 120 3 is_stmt 1 view .LVU147
 489              	.LBB20:
 490              	.LBI20:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 491              		.loc 3 1511 22 view .LVU148
 492              	.LBB21:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 493              		.loc 3 1513 3 view .LVU149
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 494              		.loc 3 1515 5 view .LVU150
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 495              		.loc 3 1515 43 is_stmt 0 view .LVU151
 496 0064 8022     		movs	r2, #128
 497 0066 1A60     		str	r2, [r3]
 498              	.LVL22:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 499              		.loc 3 1515 43 view .LVU152
 500              	.LBE21:
 501              	.LBE20:
 121:si446x/radio.c **** }
 502              		.loc 1 121 1 view .LVU153
 503 0068 7047     		bx	lr
 504              	.L21:
 505 006a 00BF     		.align	2
 506              	.L20:
 507 006c 00100240 		.word	1073876992
 508 0070 000C0140 		.word	1073810432
 509 0074 00E100E0 		.word	-536813312
 510              		.cfi_endproc
ARM GAS  /tmp/ccbkGk3h.s 			page 43


 511              	.LFE78:
 513              		.section	.text.radio_get_id,"ax",%progbits
 514              		.align	1
 515              		.global	radio_get_id
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu softvfp
 521              	radio_get_id:
 522              	.LFB79:
 122:si446x/radio.c **** 
 123:si446x/radio.c **** uint16_t radio_get_id(void)
 124:si446x/radio.c **** {
 523              		.loc 1 124 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 8
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527 0000 00B5     		push	{lr}
 528              	.LCFI11:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 14, -4
 531 0002 83B0     		sub	sp, sp, #12
 532              	.LCFI12:
 533              		.cfi_def_cfa_offset 16
 125:si446x/radio.c ****   si446x_ctrl_send_cmd(Si446x_CMD_PART_INFO);
 534              		.loc 1 125 3 view .LVU155
 535 0004 0120     		movs	r0, #1
 536 0006 FFF7FEFF 		bl	si446x_ctrl_send_cmd
 537              	.LVL23:
 126:si446x/radio.c **** 
 127:si446x/radio.c ****   uint8_t part_info[4] = {0};
 538              		.loc 1 127 3 view .LVU156
 539              		.loc 1 127 11 is_stmt 0 view .LVU157
 540 000a 0023     		movs	r3, #0
 541 000c 0193     		str	r3, [sp, #4]
 128:si446x/radio.c ****   if (si446x_ctrl_get_response(part_info, sizeof(part_info)))
 542              		.loc 1 128 3 is_stmt 1 view .LVU158
 543              		.loc 1 128 7 is_stmt 0 view .LVU159
 544 000e 0421     		movs	r1, #4
 545 0010 0DEB0100 		add	r0, sp, r1
 546 0014 FFF7FEFF 		bl	si446x_ctrl_get_response
 547              	.LVL24:
 548              		.loc 1 128 6 view .LVU160
 549 0018 18B9     		cbnz	r0, .L26
 129:si446x/radio.c ****   {
 130:si446x/radio.c ****     return (part_info[2] << 8) + part_info[3];
 131:si446x/radio.c ****   }
 132:si446x/radio.c **** 
 133:si446x/radio.c ****   return 0;
 550              		.loc 1 133 10 view .LVU161
 551 001a 0020     		movs	r0, #0
 552              	.L23:
 134:si446x/radio.c **** }
 553              		.loc 1 134 1 view .LVU162
 554 001c 03B0     		add	sp, sp, #12
 555              	.LCFI13:
 556              		.cfi_remember_state
ARM GAS  /tmp/ccbkGk3h.s 			page 44


 557              		.cfi_def_cfa_offset 4
 558              		@ sp needed
 559 001e 5DF804FB 		ldr	pc, [sp], #4
 560              	.L26:
 561              	.LCFI14:
 562              		.cfi_restore_state
 130:si446x/radio.c ****   }
 563              		.loc 1 130 5 is_stmt 1 view .LVU163
 130:si446x/radio.c ****   }
 564              		.loc 1 130 22 is_stmt 0 view .LVU164
 565 0022 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 130:si446x/radio.c ****   }
 566              		.loc 1 130 43 view .LVU165
 567 0026 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 130:si446x/radio.c ****   }
 568              		.loc 1 130 32 view .LVU166
 569 002a 00EB0320 		add	r0, r0, r3, lsl #8
 570 002e 80B2     		uxth	r0, r0
 571 0030 F4E7     		b	.L23
 572              		.cfi_endproc
 573              	.LFE79:
 575              		.section	.text.radio_sleep,"ax",%progbits
 576              		.align	1
 577              		.global	radio_sleep
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu softvfp
 583              	radio_sleep:
 584              	.LFB81:
 135:si446x/radio.c **** 
 136:si446x/radio.c **** bool radio_init(void)
 137:si446x/radio.c **** {
 138:si446x/radio.c ****   si446x_hal_init();
 139:si446x/radio.c ****   HAL_Delay(10);
 140:si446x/radio.c **** 
 141:si446x/radio.c ****   // Re-start and start-up sequence
 142:si446x/radio.c ****   radio_reset();
 143:si446x/radio.c ****   const uint8_t cmd[] = {0x01, 0x00, 0x01, 0xC9, 0xC3, 0x80};
 144:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_POWER_UP, cmd, sizeof(cmd));
 145:si446x/radio.c ****   si446x_ctrl_wait_cts(); // May take longer to set the CTS bit
 146:si446x/radio.c **** 
 147:si446x/radio.c ****   set_properties(Si446x_PROP_GLOBAL_XO_TUNE, (const uint8_t[]){98}, 1);
 148:si446x/radio.c ****   radio_set_power(127);
 149:si446x/radio.c ****   radio_init_interrupt();
 150:si446x/radio.c **** 
 151:si446x/radio.c ****   if (radio_get_id() != Si446x_CONF_ID)
 152:si446x/radio.c ****   {
 153:si446x/radio.c ****     return false;
 154:si446x/radio.c ****   }
 155:si446x/radio.c **** 
 156:si446x/radio.c ****   return true;
 157:si446x/radio.c **** }
 158:si446x/radio.c **** 
 159:si446x/radio.c **** void radio_sleep(void)
 160:si446x/radio.c **** {
 585              		.loc 1 160 1 is_stmt 1 view -0
ARM GAS  /tmp/ccbkGk3h.s 			page 45


 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 161:si446x/radio.c ****   si446x_hal_sdn_high();
 590              		.loc 1 161 3 view .LVU168
 591              	.LBB22:
 592              	.LBI22:
  48:si446x/si446x_hal.h **** {
 593              		.loc 2 48 13 view .LVU169
 594              	.LBB23:
 595              		.loc 2 50 3 view .LVU170
 596              		.loc 2 50 15 is_stmt 0 view .LVU171
 597 0000 024A     		ldr	r2, .L28
 598 0002 1369     		ldr	r3, [r2, #16]
 599 0004 43F08003 		orr	r3, r3, #128
 600 0008 1361     		str	r3, [r2, #16]
 601              	.LBE23:
 602              	.LBE22:
 162:si446x/radio.c **** }
 603              		.loc 1 162 1 view .LVU172
 604 000a 7047     		bx	lr
 605              	.L29:
 606              		.align	2
 607              	.L28:
 608 000c 00080140 		.word	1073809408
 609              		.cfi_endproc
 610              	.LFE81:
 612              		.section	.text.radio_get_state,"ax",%progbits
 613              		.align	1
 614              		.global	radio_get_state
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 618              		.fpu softvfp
 620              	radio_get_state:
 621              	.LFB82:
 163:si446x/radio.c **** 
 164:si446x/radio.c **** radio_state_t radio_get_state(void)
 165:si446x/radio.c **** {
 622              		.loc 1 165 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 8
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626 0000 00B5     		push	{lr}
 627              	.LCFI15:
 628              		.cfi_def_cfa_offset 4
 629              		.cfi_offset 14, -4
 630 0002 83B0     		sub	sp, sp, #12
 631              	.LCFI16:
 632              		.cfi_def_cfa_offset 16
 166:si446x/radio.c ****   uint8_t response[3] = {0};
 633              		.loc 1 166 3 view .LVU174
 634              		.loc 1 166 11 is_stmt 0 view .LVU175
 635 0004 094B     		ldr	r3, .L32
 636 0006 9B88     		ldrh	r3, [r3, #4]
 637 0008 ADF80430 		strh	r3, [sp, #4]	@ movhi
ARM GAS  /tmp/ccbkGk3h.s 			page 46


 638 000c 0023     		movs	r3, #0
 639 000e 8DF80630 		strb	r3, [sp, #6]
 167:si446x/radio.c ****   si446x_ctrl_send_cmd(Si446x_CMD_REQUEST_DEVICE_STATE);
 640              		.loc 1 167 3 is_stmt 1 view .LVU176
 641 0012 3320     		movs	r0, #51
 642 0014 FFF7FEFF 		bl	si446x_ctrl_send_cmd
 643              	.LVL25:
 168:si446x/radio.c ****   si446x_ctrl_get_response(response, sizeof(response));
 644              		.loc 1 168 3 view .LVU177
 645 0018 0321     		movs	r1, #3
 646 001a 01A8     		add	r0, sp, #4
 647 001c FFF7FEFF 		bl	si446x_ctrl_get_response
 648              	.LVL26:
 169:si446x/radio.c ****   return response[1] & 0xff;
 649              		.loc 1 169 3 view .LVU178
 170:si446x/radio.c **** }
 650              		.loc 1 170 1 is_stmt 0 view .LVU179
 651 0020 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 652 0024 03B0     		add	sp, sp, #12
 653              	.LCFI17:
 654              		.cfi_def_cfa_offset 4
 655              		@ sp needed
 656 0026 5DF804FB 		ldr	pc, [sp], #4
 657              	.L33:
 658 002a 00BF     		.align	2
 659              	.L32:
 660 002c 00000000 		.word	.LANCHOR1
 661              		.cfi_endproc
 662              	.LFE82:
 664              		.section	.text.radio_set_state,"ax",%progbits
 665              		.align	1
 666              		.global	radio_set_state
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 670              		.fpu softvfp
 672              	radio_set_state:
 673              	.LVL27:
 674              	.LFB83:
 171:si446x/radio.c **** 
 172:si446x/radio.c **** void radio_set_state(radio_state_t s)
 173:si446x/radio.c **** {
 675              		.loc 1 173 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 8
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		.loc 1 173 1 is_stmt 0 view .LVU181
 680 0000 00B5     		push	{lr}
 681              	.LCFI18:
 682              		.cfi_def_cfa_offset 4
 683              		.cfi_offset 14, -4
 684 0002 83B0     		sub	sp, sp, #12
 685              	.LCFI19:
 686              		.cfi_def_cfa_offset 16
 174:si446x/radio.c ****   const uint8_t cmd = (uint8_t)s;
 687              		.loc 1 174 3 is_stmt 1 view .LVU182
 688              		.loc 1 174 17 is_stmt 0 view .LVU183
ARM GAS  /tmp/ccbkGk3h.s 			page 47


 689 0004 8DF80700 		strb	r0, [sp, #7]
 175:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_CHANGE_STATE, &cmd, 1);
 690              		.loc 1 175 3 is_stmt 1 view .LVU184
 691 0008 0122     		movs	r2, #1
 692 000a 0DF10701 		add	r1, sp, #7
 693 000e 3420     		movs	r0, #52
 694              	.LVL28:
 695              		.loc 1 175 3 is_stmt 0 view .LVU185
 696 0010 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 697              	.LVL29:
 176:si446x/radio.c ****   si446x_ctrl_wait_cts();
 698              		.loc 1 176 3 is_stmt 1 view .LVU186
 699 0014 FFF7FEFF 		bl	si446x_ctrl_wait_cts
 700              	.LVL30:
 177:si446x/radio.c **** }
 701              		.loc 1 177 1 is_stmt 0 view .LVU187
 702 0018 03B0     		add	sp, sp, #12
 703              	.LCFI20:
 704              		.cfi_def_cfa_offset 4
 705              		@ sp needed
 706 001a 5DF804FB 		ldr	pc, [sp], #4
 707              		.cfi_endproc
 708              	.LFE83:
 710              		.section	.rodata.print_state.str1.4,"aMS",%progbits,1
 711              		.align	2
 712              	.LC2:
 713 0000 4E4F5F43 		.ascii	"NO_CHANGE\000"
 713      48414E47 
 713      4500
 714 000a 0000     		.align	2
 715              	.LC3:
 716 000c 534C4545 		.ascii	"SLEEP\000"
 716      5000
 717 0012 0000     		.align	2
 718              	.LC4:
 719 0014 5350495F 		.ascii	"SPI_ACTIVE\000"
 719      41435449 
 719      564500
 720 001f 00       		.align	2
 721              	.LC5:
 722 0020 52454144 		.ascii	"READY\000"
 722      5900
 723 0026 0000     		.align	2
 724              	.LC6:
 725 0028 54554E45 		.ascii	"TUNE_TX\000"
 725      5F545800 
 726              		.align	2
 727              	.LC7:
 728 0030 54554E45 		.ascii	"TUNE_RX\000"
 728      5F525800 
 729              		.align	2
 730              	.LC8:
 731 0038 53544152 		.ascii	"START_TX\000"
 731      545F5458 
 731      00
 732 0041 000000   		.align	2
 733              	.LC9:
ARM GAS  /tmp/ccbkGk3h.s 			page 48


 734 0044 53544152 		.ascii	"START_RX\000"
 734      545F5258 
 734      00
 735              		.section	.text.print_state,"ax",%progbits
 736              		.align	1
 737              		.global	print_state
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 741              		.fpu softvfp
 743              	print_state:
 744              	.LFB84:
 178:si446x/radio.c **** 
 179:si446x/radio.c **** void print_state()
 180:si446x/radio.c **** {
 745              		.loc 1 180 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749 0000 08B5     		push	{r3, lr}
 750              	.LCFI21:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 3, -8
 753              		.cfi_offset 14, -4
 181:si446x/radio.c ****   radio_state_t rs = radio_get_state();
 754              		.loc 1 181 3 view .LVU189
 755              		.loc 1 181 22 is_stmt 0 view .LVU190
 756 0002 FFF7FEFF 		bl	radio_get_state
 757              	.LVL31:
 182:si446x/radio.c **** 
 183:si446x/radio.c ****   switch (rs)
 758              		.loc 1 183 3 is_stmt 1 view .LVU191
 759 0006 0828     		cmp	r0, #8
 760 0008 09D8     		bhi	.L36
 761 000a DFE800F0 		tbb	[pc, r0]
 762              	.L39:
 763 000e 05       		.byte	(.L46-.L39)/2
 764 000f 09       		.byte	(.L45-.L39)/2
 765 0010 0D       		.byte	(.L44-.L39)/2
 766 0011 11       		.byte	(.L43-.L39)/2
 767 0012 08       		.byte	(.L36-.L39)/2
 768 0013 15       		.byte	(.L42-.L39)/2
 769 0014 19       		.byte	(.L41-.L39)/2
 770 0015 1D       		.byte	(.L40-.L39)/2
 771 0016 21       		.byte	(.L38-.L39)/2
 772 0017 00       		.p2align 1
 773              	.L46:
 184:si446x/radio.c ****   {
 185:si446x/radio.c ****   case NO_CHANGE:
 186:si446x/radio.c ****     printf("NO_CHANGE\n");
 774              		.loc 1 186 5 view .LVU192
 775 0018 0F48     		ldr	r0, .L48
 776              	.LVL32:
 777              		.loc 1 186 5 is_stmt 0 view .LVU193
 778 001a FFF7FEFF 		bl	puts
 779              	.LVL33:
 187:si446x/radio.c ****     break;
ARM GAS  /tmp/ccbkGk3h.s 			page 49


 780              		.loc 1 187 5 is_stmt 1 view .LVU194
 781              	.L36:
 188:si446x/radio.c ****   case SLEEP:
 189:si446x/radio.c ****     printf("SLEEP\n");
 190:si446x/radio.c ****     break;
 191:si446x/radio.c ****   case SPI_ACTIVE:
 192:si446x/radio.c ****     printf("SPI_ACTIVE\n");
 193:si446x/radio.c ****     break;
 194:si446x/radio.c ****   case READY:
 195:si446x/radio.c ****     printf("READY\n");
 196:si446x/radio.c ****     break;
 197:si446x/radio.c ****   case TUNE_TX:
 198:si446x/radio.c ****     printf("TUNE_TX\n");
 199:si446x/radio.c ****     break;
 200:si446x/radio.c ****   case TUNE_RX:
 201:si446x/radio.c ****     printf("TUNE_RX\n");
 202:si446x/radio.c ****     break;
 203:si446x/radio.c ****   case START_TX:
 204:si446x/radio.c ****     printf("START_TX\n");
 205:si446x/radio.c ****     break;
 206:si446x/radio.c ****   case START_RX:
 207:si446x/radio.c ****     printf("START_RX\n");
 208:si446x/radio.c ****     break;
 209:si446x/radio.c ****   default:
 210:si446x/radio.c ****     break;
 211:si446x/radio.c ****   }
 212:si446x/radio.c **** }
 782              		.loc 1 212 1 is_stmt 0 view .LVU195
 783 001e 08BD     		pop	{r3, pc}
 784              	.LVL34:
 785              	.L45:
 189:si446x/radio.c ****     break;
 786              		.loc 1 189 5 is_stmt 1 view .LVU196
 787 0020 0E48     		ldr	r0, .L48+4
 788              	.LVL35:
 189:si446x/radio.c ****     break;
 789              		.loc 1 189 5 is_stmt 0 view .LVU197
 790 0022 FFF7FEFF 		bl	puts
 791              	.LVL36:
 190:si446x/radio.c ****   case SPI_ACTIVE:
 792              		.loc 1 190 5 is_stmt 1 view .LVU198
 793 0026 FAE7     		b	.L36
 794              	.LVL37:
 795              	.L44:
 192:si446x/radio.c ****     break;
 796              		.loc 1 192 5 view .LVU199
 797 0028 0D48     		ldr	r0, .L48+8
 798              	.LVL38:
 192:si446x/radio.c ****     break;
 799              		.loc 1 192 5 is_stmt 0 view .LVU200
 800 002a FFF7FEFF 		bl	puts
 801              	.LVL39:
 193:si446x/radio.c ****   case READY:
 802              		.loc 1 193 5 is_stmt 1 view .LVU201
 803 002e F6E7     		b	.L36
 804              	.LVL40:
 805              	.L43:
ARM GAS  /tmp/ccbkGk3h.s 			page 50


 195:si446x/radio.c ****     break;
 806              		.loc 1 195 5 view .LVU202
 807 0030 0C48     		ldr	r0, .L48+12
 808              	.LVL41:
 195:si446x/radio.c ****     break;
 809              		.loc 1 195 5 is_stmt 0 view .LVU203
 810 0032 FFF7FEFF 		bl	puts
 811              	.LVL42:
 196:si446x/radio.c ****   case TUNE_TX:
 812              		.loc 1 196 5 is_stmt 1 view .LVU204
 813 0036 F2E7     		b	.L36
 814              	.LVL43:
 815              	.L42:
 198:si446x/radio.c ****     break;
 816              		.loc 1 198 5 view .LVU205
 817 0038 0B48     		ldr	r0, .L48+16
 818              	.LVL44:
 198:si446x/radio.c ****     break;
 819              		.loc 1 198 5 is_stmt 0 view .LVU206
 820 003a FFF7FEFF 		bl	puts
 821              	.LVL45:
 199:si446x/radio.c ****   case TUNE_RX:
 822              		.loc 1 199 5 is_stmt 1 view .LVU207
 823 003e EEE7     		b	.L36
 824              	.LVL46:
 825              	.L41:
 201:si446x/radio.c ****     break;
 826              		.loc 1 201 5 view .LVU208
 827 0040 0A48     		ldr	r0, .L48+20
 828              	.LVL47:
 201:si446x/radio.c ****     break;
 829              		.loc 1 201 5 is_stmt 0 view .LVU209
 830 0042 FFF7FEFF 		bl	puts
 831              	.LVL48:
 202:si446x/radio.c ****   case START_TX:
 832              		.loc 1 202 5 is_stmt 1 view .LVU210
 833 0046 EAE7     		b	.L36
 834              	.LVL49:
 835              	.L40:
 204:si446x/radio.c ****     break;
 836              		.loc 1 204 5 view .LVU211
 837 0048 0948     		ldr	r0, .L48+24
 838              	.LVL50:
 204:si446x/radio.c ****     break;
 839              		.loc 1 204 5 is_stmt 0 view .LVU212
 840 004a FFF7FEFF 		bl	puts
 841              	.LVL51:
 205:si446x/radio.c ****   case START_RX:
 842              		.loc 1 205 5 is_stmt 1 view .LVU213
 843 004e E6E7     		b	.L36
 844              	.LVL52:
 845              	.L38:
 207:si446x/radio.c ****     break;
 846              		.loc 1 207 5 view .LVU214
 847 0050 0848     		ldr	r0, .L48+28
 848              	.LVL53:
 207:si446x/radio.c ****     break;
ARM GAS  /tmp/ccbkGk3h.s 			page 51


 849              		.loc 1 207 5 is_stmt 0 view .LVU215
 850 0052 FFF7FEFF 		bl	puts
 851              	.LVL54:
 208:si446x/radio.c ****   default:
 852              		.loc 1 208 5 is_stmt 1 view .LVU216
 853              		.loc 1 212 1 is_stmt 0 view .LVU217
 854 0056 E2E7     		b	.L36
 855              	.L49:
 856              		.align	2
 857              	.L48:
 858 0058 00000000 		.word	.LC2
 859 005c 0C000000 		.word	.LC3
 860 0060 14000000 		.word	.LC4
 861 0064 20000000 		.word	.LC5
 862 0068 28000000 		.word	.LC6
 863 006c 30000000 		.word	.LC7
 864 0070 38000000 		.word	.LC8
 865 0074 44000000 		.word	.LC9
 866              		.cfi_endproc
 867              	.LFE84:
 869              		.section	.text.radio_set_power,"ax",%progbits
 870              		.align	1
 871              		.global	radio_set_power
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu softvfp
 877              	radio_set_power:
 878              	.LVL55:
 879              	.LFB85:
 213:si446x/radio.c **** 
 214:si446x/radio.c **** void radio_set_power(uint8_t power)
 215:si446x/radio.c **** {
 880              		.loc 1 215 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 8
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		.loc 1 215 1 is_stmt 0 view .LVU219
 885 0000 00B5     		push	{lr}
 886              	.LCFI22:
 887              		.cfi_def_cfa_offset 4
 888              		.cfi_offset 14, -4
 889 0002 83B0     		sub	sp, sp, #12
 890              	.LCFI23:
 891              		.cfi_def_cfa_offset 16
 216:si446x/radio.c ****   if (power > 127)
 892              		.loc 1 216 3 is_stmt 1 view .LVU220
 893              		.loc 1 216 6 is_stmt 0 view .LVU221
 894 0004 10F0800F 		tst	r0, #128
 895 0008 14D1     		bne	.L54
 896              	.LVL56:
 897              	.L51:
 217:si446x/radio.c ****   {
 218:si446x/radio.c ****     power = 127;
 219:si446x/radio.c ****   }
 220:si446x/radio.c **** 
 221:si446x/radio.c ****   uint8_t power_ctrl[] = {0x08, power, 0x00, 0x3d};
ARM GAS  /tmp/ccbkGk3h.s 			page 52


 898              		.loc 1 221 3 is_stmt 1 view .LVU222
 899              		.loc 1 221 11 is_stmt 0 view .LVU223
 900 000a 0823     		movs	r3, #8
 901 000c 8DF80430 		strb	r3, [sp, #4]
 902 0010 8DF80500 		strb	r0, [sp, #5]
 903 0014 0023     		movs	r3, #0
 904 0016 8DF80630 		strb	r3, [sp, #6]
 905 001a 3D23     		movs	r3, #61
 906 001c 8DF80730 		strb	r3, [sp, #7]
 222:si446x/radio.c ****   set_properties(Si446x_PROP_PA_MODE, power_ctrl, sizeof(power_ctrl));
 907              		.loc 1 222 3 is_stmt 1 view .LVU224
 908 0020 0422     		movs	r2, #4
 909 0022 0DEB0201 		add	r1, sp, r2
 910 0026 4FF40850 		mov	r0, #8704
 911              	.LVL57:
 912              		.loc 1 222 3 is_stmt 0 view .LVU225
 913 002a FFF7FEFF 		bl	set_properties
 914              	.LVL58:
 223:si446x/radio.c **** }
 915              		.loc 1 223 1 view .LVU226
 916 002e 03B0     		add	sp, sp, #12
 917              	.LCFI24:
 918              		.cfi_remember_state
 919              		.cfi_def_cfa_offset 4
 920              		@ sp needed
 921 0030 5DF804FB 		ldr	pc, [sp], #4
 922              	.LVL59:
 923              	.L54:
 924              	.LCFI25:
 925              		.cfi_restore_state
 218:si446x/radio.c ****   }
 926              		.loc 1 218 11 view .LVU227
 927 0034 7F20     		movs	r0, #127
 928              	.LVL60:
 218:si446x/radio.c ****   }
 929              		.loc 1 218 11 view .LVU228
 930 0036 E8E7     		b	.L51
 931              		.cfi_endproc
 932              	.LFE85:
 934              		.section	.text.radio_init,"ax",%progbits
 935              		.align	1
 936              		.global	radio_init
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu softvfp
 942              	radio_init:
 943              	.LFB80:
 137:si446x/radio.c ****   si446x_hal_init();
 944              		.loc 1 137 1 is_stmt 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 16
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948 0000 00B5     		push	{lr}
 949              	.LCFI26:
 950              		.cfi_def_cfa_offset 4
 951              		.cfi_offset 14, -4
ARM GAS  /tmp/ccbkGk3h.s 			page 53


 952 0002 85B0     		sub	sp, sp, #20
 953              	.LCFI27:
 954              		.cfi_def_cfa_offset 24
 138:si446x/radio.c ****   HAL_Delay(10);
 955              		.loc 1 138 3 view .LVU230
 956 0004 FFF7FEFF 		bl	si446x_hal_init
 957              	.LVL61:
 139:si446x/radio.c **** 
 958              		.loc 1 139 3 view .LVU231
 959 0008 0A20     		movs	r0, #10
 960 000a FFF7FEFF 		bl	HAL_Delay
 961              	.LVL62:
 142:si446x/radio.c ****   const uint8_t cmd[] = {0x01, 0x00, 0x01, 0xC9, 0xC3, 0x80};
 962              		.loc 1 142 3 view .LVU232
 963 000e FFF7FEFF 		bl	radio_reset
 964              	.LVL63:
 143:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_POWER_UP, cmd, sizeof(cmd));
 965              		.loc 1 143 3 view .LVU233
 143:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_POWER_UP, cmd, sizeof(cmd));
 966              		.loc 1 143 17 is_stmt 0 view .LVU234
 967 0012 134B     		ldr	r3, .L59
 968 0014 93E80300 		ldm	r3, {r0, r1}
 969 0018 0190     		str	r0, [sp, #4]
 970 001a ADF80810 		strh	r1, [sp, #8]	@ movhi
 144:si446x/radio.c ****   si446x_ctrl_wait_cts(); // May take longer to set the CTS bit
 971              		.loc 1 144 3 is_stmt 1 view .LVU235
 972 001e 0622     		movs	r2, #6
 973 0020 01A9     		add	r1, sp, #4
 974 0022 0220     		movs	r0, #2
 975 0024 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 976              	.LVL64:
 145:si446x/radio.c **** 
 977              		.loc 1 145 3 view .LVU236
 978 0028 FFF7FEFF 		bl	si446x_ctrl_wait_cts
 979              	.LVL65:
 147:si446x/radio.c ****   radio_set_power(127);
 980              		.loc 1 147 3 view .LVU237
 147:si446x/radio.c ****   radio_set_power(127);
 981              		.loc 1 147 63 is_stmt 0 view .LVU238
 982 002c 6223     		movs	r3, #98
 983 002e 8DF80C30 		strb	r3, [sp, #12]
 147:si446x/radio.c ****   radio_set_power(127);
 984              		.loc 1 147 3 view .LVU239
 985 0032 0122     		movs	r2, #1
 986 0034 03A9     		add	r1, sp, #12
 987 0036 0020     		movs	r0, #0
 988 0038 FFF7FEFF 		bl	set_properties
 989              	.LVL66:
 148:si446x/radio.c ****   radio_init_interrupt();
 990              		.loc 1 148 3 is_stmt 1 view .LVU240
 991 003c 7F20     		movs	r0, #127
 992 003e FFF7FEFF 		bl	radio_set_power
 993              	.LVL67:
 149:si446x/radio.c **** 
 994              		.loc 1 149 3 view .LVU241
 995 0042 FFF7FEFF 		bl	radio_init_interrupt
 996              	.LVL68:
ARM GAS  /tmp/ccbkGk3h.s 			page 54


 151:si446x/radio.c ****   {
 997              		.loc 1 151 3 view .LVU242
 151:si446x/radio.c ****   {
 998              		.loc 1 151 7 is_stmt 0 view .LVU243
 999 0046 FFF7FEFF 		bl	radio_get_id
 1000              	.LVL69:
 151:si446x/radio.c ****   {
 1001              		.loc 1 151 6 view .LVU244
 1002 004a 44F26343 		movw	r3, #17507
 1003 004e 9842     		cmp	r0, r3
 1004 0050 03D1     		bne	.L57
 156:si446x/radio.c **** }
 1005              		.loc 1 156 10 view .LVU245
 1006 0052 0120     		movs	r0, #1
 1007              	.L56:
 157:si446x/radio.c **** 
 1008              		.loc 1 157 1 view .LVU246
 1009 0054 05B0     		add	sp, sp, #20
 1010              	.LCFI28:
 1011              		.cfi_remember_state
 1012              		.cfi_def_cfa_offset 4
 1013              		@ sp needed
 1014 0056 5DF804FB 		ldr	pc, [sp], #4
 1015              	.L57:
 1016              	.LCFI29:
 1017              		.cfi_restore_state
 153:si446x/radio.c ****   }
 1018              		.loc 1 153 12 view .LVU247
 1019 005a 0020     		movs	r0, #0
 1020 005c FAE7     		b	.L56
 1021              	.L60:
 1022 005e 00BF     		.align	2
 1023              	.L59:
 1024 0060 08000000 		.word	.LANCHOR1+8
 1025              		.cfi_endproc
 1026              	.LFE80:
 1028              		.section	.text.radio_init_morse,"ax",%progbits
 1029              		.align	1
 1030              		.global	radio_init_morse
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1034              		.fpu softvfp
 1036              	radio_init_morse:
 1037              	.LFB86:
 224:si446x/radio.c **** 
 225:si446x/radio.c **** void radio_init_morse(void)
 226:si446x/radio.c **** {
 1038              		.loc 1 226 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 16
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042 0000 00B5     		push	{lr}
 1043              	.LCFI30:
 1044              		.cfi_def_cfa_offset 4
 1045              		.cfi_offset 14, -4
 1046 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccbkGk3h.s 			page 55


 1047              	.LCFI31:
 1048              		.cfi_def_cfa_offset 24
 227:si446x/radio.c ****   const uint8_t modem_config[] = {0xA9, 0x80, 0x1, 0xE0, 0x78, 0x0, 0x22, 0x22};
 1049              		.loc 1 227 3 view .LVU249
 1050              		.loc 1 227 17 is_stmt 0 view .LVU250
 1051 0004 02AB     		add	r3, sp, #8
 1052 0006 104A     		ldr	r2, .L63
 1053 0008 92E80300 		ldm	r2, {r0, r1}
 1054 000c 83E80300 		stm	r3, {r0, r1}
 228:si446x/radio.c ****   set_properties(Si446x_PROP_MODEM_MOD_TYPE, modem_config, sizeof(modem_config));
 1055              		.loc 1 228 3 is_stmt 1 view .LVU251
 1056 0010 0822     		movs	r2, #8
 1057 0012 1946     		mov	r1, r3
 1058 0014 4FF40050 		mov	r0, #8192
 1059 0018 FFF7FEFF 		bl	set_properties
 1060              	.LVL70:
 229:si446x/radio.c **** 
 230:si446x/radio.c ****   const uint8_t freq_config[] = {0x39, 0x9, 0xB4, 0xE8};
 1061              		.loc 1 230 3 view .LVU252
 1062              		.loc 1 230 17 is_stmt 0 view .LVU253
 1063 001c 0B4B     		ldr	r3, .L63+4
 1064 001e 0193     		str	r3, [sp, #4]
 231:si446x/radio.c ****   set_properties(Si446x_PROP_FREQ_CONTROL_INTE, freq_config, sizeof(freq_config));
 1065              		.loc 1 231 3 is_stmt 1 view .LVU254
 1066 0020 0422     		movs	r2, #4
 1067 0022 0DEB0201 		add	r1, sp, r2
 1068 0026 4FF48040 		mov	r0, #16384
 1069 002a FFF7FEFF 		bl	set_properties
 1070              	.LVL71:
 232:si446x/radio.c **** 
 233:si446x/radio.c ****   const uint8_t band_config[] = {0xA};
 1071              		.loc 1 233 3 view .LVU255
 1072              		.loc 1 233 17 is_stmt 0 view .LVU256
 1073 002e 0A23     		movs	r3, #10
 1074 0030 8DF80030 		strb	r3, [sp]
 234:si446x/radio.c ****   set_properties(Si446x_PROP_MODEM_CLKGEN_BAND, band_config, sizeof(band_config));
 1075              		.loc 1 234 3 is_stmt 1 view .LVU257
 1076 0034 0122     		movs	r2, #1
 1077 0036 6946     		mov	r1, sp
 1078 0038 42F25100 		movw	r0, #8273
 1079 003c FFF7FEFF 		bl	set_properties
 1080              	.LVL72:
 235:si446x/radio.c **** }
 1081              		.loc 1 235 1 is_stmt 0 view .LVU258
 1082 0040 05B0     		add	sp, sp, #20
 1083              	.LCFI32:
 1084              		.cfi_def_cfa_offset 4
 1085              		@ sp needed
 1086 0042 5DF804FB 		ldr	pc, [sp], #4
 1087              	.L64:
 1088 0046 00BF     		.align	2
 1089              	.L63:
 1090 0048 10000000 		.word	.LANCHOR1+16
 1091 004c 3909B4E8 		.word	-390854343
 1092              		.cfi_endproc
 1093              	.LFE86:
 1095              		.section	.rodata.radio_init_gfsk.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/ccbkGk3h.s 			page 56


 1096              		.align	2
 1097              	.LC20:
 1098 0000 020100   		.ascii	"\002\001\000"
 1099 0003 00       		.align	2
 1100              	.LC16:
 1101 0004 030D4000 		.ascii	"\003\015@\000"
 1102              		.section	.text.radio_init_gfsk,"ax",%progbits
 1103              		.align	1
 1104              		.global	radio_init_gfsk
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1108              		.fpu softvfp
 1110              	radio_init_gfsk:
 1111              	.LVL73:
 1112              	.LFB87:
 236:si446x/radio.c **** 
 237:si446x/radio.c **** // Frequency: 436.6 MHz, Speed: 500 bps, FD: 1 kHz, CRC: CCIT
 238:si446x/radio.c **** void radio_init_gfsk(const gfsk_mode_t gfsk)
 239:si446x/radio.c **** {
 1113              		.loc 1 239 1 is_stmt 1 view -0
 1114              		.cfi_startproc
 1115              		@ args = 0, pretend = 0, frame = 64
 1116              		@ frame_needed = 0, uses_anonymous_args = 0
 1117              		.loc 1 239 1 is_stmt 0 view .LVU260
 1118 0000 30B5     		push	{r4, r5, lr}
 1119              	.LCFI33:
 1120              		.cfi_def_cfa_offset 12
 1121              		.cfi_offset 4, -12
 1122              		.cfi_offset 5, -8
 1123              		.cfi_offset 14, -4
 1124 0002 91B0     		sub	sp, sp, #68
 1125              	.LCFI34:
 1126              		.cfi_def_cfa_offset 80
 240:si446x/radio.c ****   /* Modem configuration */
 241:si446x/radio.c **** 
 242:si446x/radio.c ****   switch (gfsk)
 1127              		.loc 1 242 3 is_stmt 1 view .LVU261
 1128 0004 0128     		cmp	r0, #1
 1129 0006 00F0A280 		beq	.L66
 1130 000a 0228     		cmp	r0, #2
 1131 000c 00F0B980 		beq	.L67
 1132 0010 0028     		cmp	r0, #0
 1133 0012 00F08280 		beq	.L70
 1134              	.LVL74:
 1135              	.L68:
 243:si446x/radio.c ****   {
 244:si446x/radio.c ****   case GFSK_500BPS_1KHZ:
 245:si446x/radio.c ****   {
 246:si446x/radio.c ****     const uint8_t rate_config[] = {0x00, 0x4E, 0x20};
 247:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 248:si446x/radio.c **** 
 249:si446x/radio.c ****     const uint8_t fdev_config[] = {0x00, 0x00, 0x46};
 250:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 251:si446x/radio.c **** 
 252:si446x/radio.c ****     break;
 253:si446x/radio.c ****   }
ARM GAS  /tmp/ccbkGk3h.s 			page 57


 254:si446x/radio.c **** 
 255:si446x/radio.c ****   case GFSK_1KBPS_2KHZ:
 256:si446x/radio.c ****   {
 257:si446x/radio.c ****     const uint8_t rate_config[] = {0x00, 0x9c, 0x40};
 258:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 259:si446x/radio.c **** 
 260:si446x/radio.c ****     const uint8_t fdev_config[] = {0x00, 0x00, 0x8c};
 261:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 262:si446x/radio.c **** 
 263:si446x/radio.c ****     break;
 264:si446x/radio.c ****   }
 265:si446x/radio.c **** 
 266:si446x/radio.c ****   case GFSK_5KBPS_10KHZ:
 267:si446x/radio.c ****   {
 268:si446x/radio.c ****     const uint8_t rate_config[] = {0x03, 0x0d, 0x40};
 269:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 270:si446x/radio.c **** 
 271:si446x/radio.c ****     const uint8_t fdev_config[] = {0x00, 0x02, 0xbb};
 272:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 273:si446x/radio.c **** 
 274:si446x/radio.c ****     break;
 275:si446x/radio.c ****   }
 276:si446x/radio.c ****   }
 277:si446x/radio.c **** 
 278:si446x/radio.c ****   const uint8_t modem_config[] = {0x03};
 1136              		.loc 1 278 3 view .LVU262
 1137              		.loc 1 278 17 is_stmt 0 view .LVU263
 1138 0016 0325     		movs	r5, #3
 1139 0018 8DF83C50 		strb	r5, [sp, #60]
 279:si446x/radio.c ****   set_properties(Si446x_PROP_MODEM_MOD_TYPE, modem_config, sizeof(modem_config));
 1140              		.loc 1 279 3 is_stmt 1 view .LVU264
 1141 001c 0122     		movs	r2, #1
 1142 001e 0FA9     		add	r1, sp, #60
 1143 0020 4FF40050 		mov	r0, #8192
 1144 0024 FFF7FEFF 		bl	set_properties
 1145              	.LVL75:
 280:si446x/radio.c **** 
 281:si446x/radio.c ****   const uint8_t nco_config[] = {0x05, 0xC9, 0xC3, 0x80}; // where?
 1146              		.loc 1 281 3 view .LVU265
 1147              		.loc 1 281 17 is_stmt 0 view .LVU266
 1148 0028 634B     		ldr	r3, .L71
 1149 002a 0E93     		str	r3, [sp, #56]
 282:si446x/radio.c ****   set_properties(Si446x_PROP_MODEM_TX_NCO_MODE_3, nco_config, sizeof(nco_config));
 1150              		.loc 1 282 3 is_stmt 1 view .LVU267
 1151 002c 0422     		movs	r2, #4
 1152 002e 0EA9     		add	r1, sp, #56
 1153 0030 42F20600 		movw	r0, #8198
 1154 0034 FFF7FEFF 		bl	set_properties
 1155              	.LVL76:
 283:si446x/radio.c **** 
 284:si446x/radio.c ****   const uint8_t band_config[] = {0xA}; // where?
 1156              		.loc 1 284 3 view .LVU268
 1157              		.loc 1 284 17 is_stmt 0 view .LVU269
 1158 0038 0A23     		movs	r3, #10
 1159 003a 8DF83430 		strb	r3, [sp, #52]
 285:si446x/radio.c ****   set_properties(Si446x_PROP_MODEM_CLKGEN_BAND, band_config, sizeof(band_config));
 1160              		.loc 1 285 3 is_stmt 1 view .LVU270
ARM GAS  /tmp/ccbkGk3h.s 			page 58


 1161 003e 0122     		movs	r2, #1
 1162 0040 0DA9     		add	r1, sp, #52
 1163 0042 42F25100 		movw	r0, #8273
 1164 0046 FFF7FEFF 		bl	set_properties
 1165              	.LVL77:
 286:si446x/radio.c **** 
 287:si446x/radio.c ****   const uint8_t freq_config[] = {0x39, 0x9, 0xB4, 0xE8};
 1166              		.loc 1 287 3 view .LVU271
 1167              		.loc 1 287 17 is_stmt 0 view .LVU272
 1168 004a 5C4B     		ldr	r3, .L71+4
 1169 004c 0C93     		str	r3, [sp, #48]
 288:si446x/radio.c ****   set_properties(Si446x_PROP_FREQ_CONTROL_INTE, freq_config, sizeof(freq_config));
 1170              		.loc 1 288 3 is_stmt 1 view .LVU273
 1171 004e 0422     		movs	r2, #4
 1172 0050 0CA9     		add	r1, sp, #48
 1173 0052 4FF48040 		mov	r0, #16384
 1174 0056 FFF7FEFF 		bl	set_properties
 1175              	.LVL78:
 289:si446x/radio.c **** 
 290:si446x/radio.c ****   /* Packet configuration */
 291:si446x/radio.c **** 
 292:si446x/radio.c ****   const uint8_t initint[] = {RF4463_MODEM_INT_STATUS_EN | RF4463_PH_INT_STATUS_EN, 0xff, 0xff, 0x00
 1176              		.loc 1 292 3 view .LVU274
 1177              		.loc 1 292 17 is_stmt 0 view .LVU275
 1178 005a 594B     		ldr	r3, .L71+8
 1179 005c 0B93     		str	r3, [sp, #44]
 293:si446x/radio.c ****   set_properties(Si446x_PROP_INT_CTL_ENABLE, initint, sizeof(initint));
 1180              		.loc 1 293 3 is_stmt 1 view .LVU276
 1181 005e 0422     		movs	r2, #4
 1182 0060 0BA9     		add	r1, sp, #44
 1183 0062 4FF48070 		mov	r0, #256
 1184 0066 FFF7FEFF 		bl	set_properties
 1185              	.LVL79:
 294:si446x/radio.c ****   clear_interrupts();
 1186              		.loc 1 294 3 view .LVU277
 1187 006a FFF7FEFF 		bl	clear_interrupts
 1188              	.LVL80:
 295:si446x/radio.c **** 
 296:si446x/radio.c ****   const uint8_t sync_word_len = 2;
 1189              		.loc 1 296 3 view .LVU278
 297:si446x/radio.c ****   const uint8_t sync_word[] = {sync_word_len-1, 0x2d, 0xd4, 0x00, 0x00};
 1190              		.loc 1 297 3 view .LVU279
 1191              		.loc 1 297 17 is_stmt 0 view .LVU280
 1192 006e 554C     		ldr	r4, .L71+12
 1193 0070 04F12C03 		add	r3, r4, #44
 1194 0074 93E80300 		ldm	r3, {r0, r1}
 1195 0078 0990     		str	r0, [sp, #36]
 1196 007a 8DF82810 		strb	r1, [sp, #40]
 298:si446x/radio.c ****   set_properties(Si446x_PROP_SYNC_CONFIG, sync_word, sizeof(sync_word));
 1197              		.loc 1 298 3 is_stmt 1 view .LVU281
 1198 007e 0522     		movs	r2, #5
 1199 0080 09A9     		add	r1, sp, #36
 1200 0082 4FF48850 		mov	r0, #4352
 1201 0086 FFF7FEFF 		bl	set_properties
 1202              	.LVL81:
 299:si446x/radio.c **** 
 300:si446x/radio.c ****   const uint8_t crc_config[] = {RF4463_CRC_CCITT | RF4463_CRC_SEED_ALL_1S};
ARM GAS  /tmp/ccbkGk3h.s 			page 59


 1203              		.loc 1 300 3 view .LVU282
 1204              		.loc 1 300 17 is_stmt 0 view .LVU283
 1205 008a 8523     		movs	r3, #133
 1206 008c 8DF82030 		strb	r3, [sp, #32]
 301:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_CRC_CONFIG, crc_config, sizeof(crc_config));
 1207              		.loc 1 301 3 is_stmt 1 view .LVU284
 1208 0090 0122     		movs	r2, #1
 1209 0092 08A9     		add	r1, sp, #32
 1210 0094 4FF49050 		mov	r0, #4608
 1211 0098 FFF7FEFF 		bl	set_properties
 1212              	.LVL82:
 302:si446x/radio.c **** 
 303:si446x/radio.c ****   const uint8_t preamble_len = 4;
 1213              		.loc 1 303 3 view .LVU285
 304:si446x/radio.c ****   const uint8_t preamble_config[] = {preamble_len, 0x14, 0x00, 0x00,
 1214              		.loc 1 304 3 view .LVU286
 1215              		.loc 1 304 17 is_stmt 0 view .LVU287
 1216 009c 3434     		adds	r4, r4, #52
 1217 009e 94E80300 		ldm	r4, {r0, r1}
 1218 00a2 0690     		str	r0, [sp, #24]
 1219 00a4 8DF81C10 		strb	r1, [sp, #28]
 305:si446x/radio.c ****                                      RF4463_PREAMBLE_FIRST_1 |
 306:si446x/radio.c ****                                      RF4463_PREAMBLE_LENGTH_BYTES |
 307:si446x/radio.c ****                                      RF4463_PREAMBLE_STANDARD_1010};
 308:si446x/radio.c ****   set_properties(Si446x_PROP_PREAMBLE_TX_LENGTH, preamble_config, sizeof(preamble_config));
 1220              		.loc 1 308 3 is_stmt 1 view .LVU288
 1221 00a8 0522     		movs	r2, #5
 1222 00aa 06A9     		add	r1, sp, #24
 1223 00ac 4FF48050 		mov	r0, #4096
 1224 00b0 FFF7FEFF 		bl	set_properties
 1225              	.LVL83:
 309:si446x/radio.c **** 
 310:si446x/radio.c ****   const uint8_t pkt_len[] = {0x02, 0x01, 0x00};
 1226              		.loc 1 310 3 view .LVU289
 1227              		.loc 1 310 17 is_stmt 0 view .LVU290
 1228 00b4 444B     		ldr	r3, .L71+16
 1229 00b6 1B68     		ldr	r3, [r3]
 1230 00b8 ADF81430 		strh	r3, [sp, #20]	@ movhi
 1231 00bc 1B0C     		lsrs	r3, r3, #16
 1232 00be 8DF81630 		strb	r3, [sp, #22]
 311:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_LEN, pkt_len, sizeof(pkt_len));
 1233              		.loc 1 311 3 is_stmt 1 view .LVU291
 1234 00c2 2A46     		mov	r2, r5
 1235 00c4 05A9     		add	r1, sp, #20
 1236 00c6 41F20820 		movw	r0, #4616
 1237 00ca FFF7FEFF 		bl	set_properties
 1238              	.LVL84:
 312:si446x/radio.c **** 
 313:si446x/radio.c ****   // Header field
 314:si446x/radio.c ****   uint8_t pkt_field1[] = {0x00, 0x01, 0x00,
 1239              		.loc 1 314 3 view .LVU292
 1240              		.loc 1 314 11 is_stmt 0 view .LVU293
 1241 00ce 3F4B     		ldr	r3, .L71+20
 1242 00d0 0493     		str	r3, [sp, #16]
 315:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CRC_START |
 316:si446x/radio.c ****                           RF4463_FIELD_CONFIG_SEND_CRC |
 317:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CHECK_CRC |
ARM GAS  /tmp/ccbkGk3h.s 			page 60


 318:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CRC_ENABLE};
 319:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_1_LENGTH_12_8, pkt_field1, sizeof(pkt_field1));
 1243              		.loc 1 319 3 is_stmt 1 view .LVU294
 1244 00d2 0422     		movs	r2, #4
 1245 00d4 04A9     		add	r1, sp, #16
 1246 00d6 41F20D20 		movw	r0, #4621
 1247 00da FFF7FEFF 		bl	set_properties
 1248              	.LVL85:
 320:si446x/radio.c **** 
 321:si446x/radio.c ****   // Payload field
 322:si446x/radio.c ****   uint8_t pkt_field2[] = {0x00, 255, 0x00,
 1249              		.loc 1 322 3 view .LVU295
 1250              		.loc 1 322 11 is_stmt 0 view .LVU296
 1251 00de 3C4B     		ldr	r3, .L71+24
 1252 00e0 0393     		str	r3, [sp, #12]
 323:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CRC_START |
 324:si446x/radio.c ****                           RF4463_FIELD_CONFIG_SEND_CRC |
 325:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CHECK_CRC |
 326:si446x/radio.c ****                           RF4463_FIELD_CONFIG_CRC_ENABLE};
 327:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_2_LENGTH_12_8, pkt_field2, sizeof(pkt_field2));
 1253              		.loc 1 327 3 is_stmt 1 view .LVU297
 1254 00e2 0422     		movs	r2, #4
 1255 00e4 03A9     		add	r1, sp, #12
 1256 00e6 41F21120 		movw	r0, #4625
 1257 00ea FFF7FEFF 		bl	set_properties
 1258              	.LVL86:
 328:si446x/radio.c **** 
 329:si446x/radio.c ****   uint8_t pkt_fieldn[] = {0x00, 0x00, 0x00, 0x00};
 1259              		.loc 1 329 3 view .LVU298
 1260              		.loc 1 329 11 is_stmt 0 view .LVU299
 1261 00ee 0023     		movs	r3, #0
 1262 00f0 0293     		str	r3, [sp, #8]
 330:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_3_LENGTH_12_8, pkt_fieldn, sizeof(pkt_fieldn));
 1263              		.loc 1 330 3 is_stmt 1 view .LVU300
 1264 00f2 0422     		movs	r2, #4
 1265 00f4 02A9     		add	r1, sp, #8
 1266 00f6 41F21520 		movw	r0, #4629
 1267 00fa FFF7FEFF 		bl	set_properties
 1268              	.LVL87:
 331:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_4_LENGTH_12_8, pkt_fieldn, sizeof(pkt_fieldn));
 1269              		.loc 1 331 3 view .LVU301
 1270 00fe 0422     		movs	r2, #4
 1271 0100 02A9     		add	r1, sp, #8
 1272 0102 41F21920 		movw	r0, #4633
 1273 0106 FFF7FEFF 		bl	set_properties
 1274              	.LVL88:
 332:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_5_LENGTH_12_8, pkt_fieldn, sizeof(pkt_fieldn));
 1275              		.loc 1 332 3 view .LVU302
 1276 010a 0422     		movs	r2, #4
 1277 010c 02A9     		add	r1, sp, #8
 1278 010e 41F21D20 		movw	r0, #4637
 1279 0112 FFF7FEFF 		bl	set_properties
 1280              	.LVL89:
 333:si446x/radio.c **** }
 1281              		.loc 1 333 1 is_stmt 0 view .LVU303
 1282 0116 11B0     		add	sp, sp, #68
 1283              	.LCFI35:
ARM GAS  /tmp/ccbkGk3h.s 			page 61


 1284              		.cfi_remember_state
 1285              		.cfi_def_cfa_offset 12
 1286              		@ sp needed
 1287 0118 30BD     		pop	{r4, r5, pc}
 1288              	.LVL90:
 1289              	.L70:
 1290              	.LCFI36:
 1291              		.cfi_restore_state
 1292              	.LBB24:
 246:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1293              		.loc 1 246 5 is_stmt 1 view .LVU304
 246:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1294              		.loc 1 246 19 is_stmt 0 view .LVU305
 1295 011a 2A4C     		ldr	r4, .L71+12
 1296 011c A369     		ldr	r3, [r4, #24]
 1297 011e ADF80030 		strh	r3, [sp]	@ movhi
 1298 0122 1B0C     		lsrs	r3, r3, #16
 1299 0124 8DF80230 		strb	r3, [sp, #2]
 247:si446x/radio.c **** 
 1300              		.loc 1 247 5 is_stmt 1 view .LVU306
 1301 0128 0322     		movs	r2, #3
 1302 012a 6946     		mov	r1, sp
 1303 012c 42F20300 		movw	r0, #8195
 1304              	.LVL91:
 247:si446x/radio.c **** 
 1305              		.loc 1 247 5 is_stmt 0 view .LVU307
 1306 0130 FFF7FEFF 		bl	set_properties
 1307              	.LVL92:
 249:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1308              		.loc 1 249 5 is_stmt 1 view .LVU308
 249:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1309              		.loc 1 249 19 is_stmt 0 view .LVU309
 1310 0134 E369     		ldr	r3, [r4, #28]
 1311 0136 ADF80430 		strh	r3, [sp, #4]	@ movhi
 1312 013a 1B0C     		lsrs	r3, r3, #16
 1313 013c 8DF80630 		strb	r3, [sp, #6]
 250:si446x/radio.c **** 
 1314              		.loc 1 250 5 is_stmt 1 view .LVU310
 1315 0140 0322     		movs	r2, #3
 1316 0142 01A9     		add	r1, sp, #4
 1317 0144 42F20A00 		movw	r0, #8202
 1318 0148 FFF7FEFF 		bl	set_properties
 1319              	.LVL93:
 252:si446x/radio.c ****   }
 1320              		.loc 1 252 5 view .LVU311
 1321 014c 63E7     		b	.L68
 1322              	.LVL94:
 1323              	.L66:
 252:si446x/radio.c ****   }
 1324              		.loc 1 252 5 is_stmt 0 view .LVU312
 1325              	.LBE24:
 1326              	.LBB25:
 257:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1327              		.loc 1 257 5 is_stmt 1 view .LVU313
 257:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1328              		.loc 1 257 19 is_stmt 0 view .LVU314
 1329 014e 1D4C     		ldr	r4, .L71+12
ARM GAS  /tmp/ccbkGk3h.s 			page 62


 1330 0150 236A     		ldr	r3, [r4, #32]
 1331 0152 ADF80030 		strh	r3, [sp]	@ movhi
 1332 0156 1B0C     		lsrs	r3, r3, #16
 1333 0158 8DF80230 		strb	r3, [sp, #2]
 258:si446x/radio.c **** 
 1334              		.loc 1 258 5 is_stmt 1 view .LVU315
 1335 015c 0322     		movs	r2, #3
 1336 015e 6946     		mov	r1, sp
 1337 0160 42F20300 		movw	r0, #8195
 1338              	.LVL95:
 258:si446x/radio.c **** 
 1339              		.loc 1 258 5 is_stmt 0 view .LVU316
 1340 0164 FFF7FEFF 		bl	set_properties
 1341              	.LVL96:
 260:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1342              		.loc 1 260 5 is_stmt 1 view .LVU317
 260:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1343              		.loc 1 260 19 is_stmt 0 view .LVU318
 1344 0168 636A     		ldr	r3, [r4, #36]
 1345 016a ADF80430 		strh	r3, [sp, #4]	@ movhi
 1346 016e 1B0C     		lsrs	r3, r3, #16
 1347 0170 8DF80630 		strb	r3, [sp, #6]
 261:si446x/radio.c **** 
 1348              		.loc 1 261 5 is_stmt 1 view .LVU319
 1349 0174 0322     		movs	r2, #3
 1350 0176 01A9     		add	r1, sp, #4
 1351 0178 42F20A00 		movw	r0, #8202
 1352 017c FFF7FEFF 		bl	set_properties
 1353              	.LVL97:
 263:si446x/radio.c ****   }
 1354              		.loc 1 263 5 view .LVU320
 1355 0180 49E7     		b	.L68
 1356              	.LVL98:
 1357              	.L67:
 263:si446x/radio.c ****   }
 1358              		.loc 1 263 5 is_stmt 0 view .LVU321
 1359              	.LBE25:
 1360              	.LBB26:
 268:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1361              		.loc 1 268 5 is_stmt 1 view .LVU322
 268:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DATA_RATE_2, rate_config, sizeof(rate_config));
 1362              		.loc 1 268 19 is_stmt 0 view .LVU323
 1363 0182 144B     		ldr	r3, .L71+28
 1364 0184 1B68     		ldr	r3, [r3]
 1365 0186 ADF80030 		strh	r3, [sp]	@ movhi
 1366 018a 1B0C     		lsrs	r3, r3, #16
 1367 018c 8DF80230 		strb	r3, [sp, #2]
 269:si446x/radio.c **** 
 1368              		.loc 1 269 5 is_stmt 1 view .LVU324
 1369 0190 0322     		movs	r2, #3
 1370 0192 6946     		mov	r1, sp
 1371 0194 42F20300 		movw	r0, #8195
 1372              	.LVL99:
 269:si446x/radio.c **** 
 1373              		.loc 1 269 5 is_stmt 0 view .LVU325
 1374 0198 FFF7FEFF 		bl	set_properties
 1375              	.LVL100:
ARM GAS  /tmp/ccbkGk3h.s 			page 63


 271:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1376              		.loc 1 271 5 is_stmt 1 view .LVU326
 271:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FREQ_DEV_2, fdev_config, sizeof(fdev_config));
 1377              		.loc 1 271 19 is_stmt 0 view .LVU327
 1378 019c 094B     		ldr	r3, .L71+12
 1379 019e 9B6A     		ldr	r3, [r3, #40]
 1380 01a0 ADF80430 		strh	r3, [sp, #4]	@ movhi
 1381 01a4 1B0C     		lsrs	r3, r3, #16
 1382 01a6 8DF80630 		strb	r3, [sp, #6]
 272:si446x/radio.c **** 
 1383              		.loc 1 272 5 is_stmt 1 view .LVU328
 1384 01aa 0322     		movs	r2, #3
 1385 01ac 01A9     		add	r1, sp, #4
 1386 01ae 42F20A00 		movw	r0, #8202
 1387 01b2 FFF7FEFF 		bl	set_properties
 1388              	.LVL101:
 274:si446x/radio.c ****   }
 1389              		.loc 1 274 5 view .LVU329
 1390 01b6 2EE7     		b	.L68
 1391              	.L72:
 1392              		.align	2
 1393              	.L71:
 1394 01b8 05C9C380 		.word	-2134652667
 1395 01bc 3909B4E8 		.word	-390854343
 1396 01c0 03FFFF00 		.word	16776963
 1397 01c4 00000000 		.word	.LANCHOR1
 1398 01c8 00000000 		.word	.LC20
 1399 01cc 000100AA 		.word	-1442840320
 1400 01d0 00FF00AA 		.word	-1442775296
 1401 01d4 04000000 		.word	.LC16
 1402              	.LBE26:
 1403              		.cfi_endproc
 1404              	.LFE87:
 1406              		.section	.text.tx_next_fragment,"ax",%progbits
 1407              		.align	1
 1408              		.global	tx_next_fragment
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
 1412              		.fpu softvfp
 1414              	tx_next_fragment:
 1415              	.LFB88:
 334:si446x/radio.c **** 
 335:si446x/radio.c **** uint8_t tx_buffer[RADIO_PAYLOAD_LENGTH];
 336:si446x/radio.c **** uint8_t rx_buffer[RADIO_PAYLOAD_LENGTH];
 337:si446x/radio.c **** 
 338:si446x/radio.c **** void tx_next_fragment(void)
 339:si446x/radio.c **** {
 1416              		.loc 1 339 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 8
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420 0000 10B5     		push	{r4, lr}
 1421              	.LCFI37:
 1422              		.cfi_def_cfa_offset 8
 1423              		.cfi_offset 4, -8
 1424              		.cfi_offset 14, -4
ARM GAS  /tmp/ccbkGk3h.s 			page 64


 1425 0002 82B0     		sub	sp, sp, #8
 1426              	.LCFI38:
 1427              		.cfi_def_cfa_offset 16
 340:si446x/radio.c ****   watchdog_toggle();
 1428              		.loc 1 340 3 view .LVU331
 1429 0004 FFF7FEFF 		bl	watchdog_toggle
 1430              	.LVL102:
 341:si446x/radio.c ****   if (tx_tracker.buff_idx < tx_tracker.buff_len)
 1431              		.loc 1 341 3 view .LVU332
 1432              		.loc 1 341 17 is_stmt 0 view .LVU333
 1433 0008 164B     		ldr	r3, .L79
 1434 000a 1A68     		ldr	r2, [r3]
 1435              		.loc 1 341 39 view .LVU334
 1436 000c 5B68     		ldr	r3, [r3, #4]
 1437              		.loc 1 341 6 view .LVU335
 1438 000e 9A42     		cmp	r2, r3
 1439 0010 05DB     		blt	.L78
 342:si446x/radio.c ****   {
 343:si446x/radio.c ****     // Space left in FIFO
 344:si446x/radio.c ****     uint8_t fifo_info[3] = {0, 0, 0};
 345:si446x/radio.c ****     si446x_ctrl_send_cmd(Si446x_CMD_FIFO_INFO);
 346:si446x/radio.c ****     si446x_ctrl_get_response(fifo_info, sizeof(fifo_info));
 347:si446x/radio.c **** 
 348:si446x/radio.c ****     // Bytes yet to be transmitted
 349:si446x/radio.c ****     uint8_t len = tx_tracker.buff_len - tx_tracker.buff_idx;
 350:si446x/radio.c **** 
 351:si446x/radio.c ****     if (len > fifo_info[2])
 352:si446x/radio.c ****     {
 353:si446x/radio.c ****       len = fifo_info[2];
 354:si446x/radio.c ****     }
 355:si446x/radio.c **** 
 356:si446x/radio.c ****     si446x_ctrl_write_tx_fifo(tx_buffer + tx_tracker.buff_idx, len);
 357:si446x/radio.c ****     tx_tracker.buff_idx += len;
 358:si446x/radio.c ****   }
 359:si446x/radio.c ****   else
 360:si446x/radio.c ****   {
 361:si446x/radio.c ****     tx_tracker.buff_len = 0;
 1440              		.loc 1 361 5 is_stmt 1 view .LVU336
 1441              		.loc 1 361 25 is_stmt 0 view .LVU337
 1442 0012 144B     		ldr	r3, .L79
 1443 0014 0022     		movs	r2, #0
 1444 0016 5A60     		str	r2, [r3, #4]
 362:si446x/radio.c ****     tx_tracker.buff_idx = 0;
 1445              		.loc 1 362 5 is_stmt 1 view .LVU338
 1446              		.loc 1 362 25 is_stmt 0 view .LVU339
 1447 0018 1A60     		str	r2, [r3]
 1448              	.L73:
 363:si446x/radio.c ****   }
 364:si446x/radio.c **** }
 1449              		.loc 1 364 1 view .LVU340
 1450 001a 02B0     		add	sp, sp, #8
 1451              	.LCFI39:
 1452              		.cfi_remember_state
 1453              		.cfi_def_cfa_offset 8
 1454              		@ sp needed
 1455 001c 10BD     		pop	{r4, pc}
 1456              	.L78:
ARM GAS  /tmp/ccbkGk3h.s 			page 65


 1457              	.LCFI40:
 1458              		.cfi_restore_state
 1459              	.LBB27:
 344:si446x/radio.c ****     si446x_ctrl_send_cmd(Si446x_CMD_FIFO_INFO);
 1460              		.loc 1 344 5 is_stmt 1 view .LVU341
 344:si446x/radio.c ****     si446x_ctrl_send_cmd(Si446x_CMD_FIFO_INFO);
 1461              		.loc 1 344 13 is_stmt 0 view .LVU342
 1462 001e 124B     		ldr	r3, .L79+4
 1463 0020 1B68     		ldr	r3, [r3]
 1464 0022 ADF80430 		strh	r3, [sp, #4]	@ movhi
 1465 0026 1B0C     		lsrs	r3, r3, #16
 1466 0028 8DF80630 		strb	r3, [sp, #6]
 345:si446x/radio.c ****     si446x_ctrl_get_response(fifo_info, sizeof(fifo_info));
 1467              		.loc 1 345 5 is_stmt 1 view .LVU343
 1468 002c 1520     		movs	r0, #21
 1469 002e FFF7FEFF 		bl	si446x_ctrl_send_cmd
 1470              	.LVL103:
 346:si446x/radio.c **** 
 1471              		.loc 1 346 5 view .LVU344
 1472 0032 0321     		movs	r1, #3
 1473 0034 01A8     		add	r0, sp, #4
 1474 0036 FFF7FEFF 		bl	si446x_ctrl_get_response
 1475              	.LVL104:
 349:si446x/radio.c **** 
 1476              		.loc 1 349 5 view .LVU345
 349:si446x/radio.c **** 
 1477              		.loc 1 349 29 is_stmt 0 view .LVU346
 1478 003a 0A4A     		ldr	r2, .L79
 349:si446x/radio.c **** 
 1479              		.loc 1 349 39 view .LVU347
 1480 003c 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 349:si446x/radio.c **** 
 1481              		.loc 1 349 51 view .LVU348
 1482 003e 1268     		ldr	r2, [r2]
 349:si446x/radio.c **** 
 1483              		.loc 1 349 39 view .LVU349
 1484 0040 D1B2     		uxtb	r1, r2
 349:si446x/radio.c **** 
 1485              		.loc 1 349 13 view .LVU350
 1486 0042 5B1A     		subs	r3, r3, r1
 1487 0044 DBB2     		uxtb	r3, r3
 1488              	.LVL105:
 351:si446x/radio.c ****     {
 1489              		.loc 1 351 5 is_stmt 1 view .LVU351
 351:si446x/radio.c ****     {
 1490              		.loc 1 351 24 is_stmt 0 view .LVU352
 1491 0046 9DF80640 		ldrb	r4, [sp, #6]	@ zero_extendqisi2
 351:si446x/radio.c ****     {
 1492              		.loc 1 351 8 view .LVU353
 1493 004a 9C42     		cmp	r4, r3
 1494 004c 00D3     		bcc	.L75
 349:si446x/radio.c **** 
 1495              		.loc 1 349 13 view .LVU354
 1496 004e 1C46     		mov	r4, r3
 1497              	.L75:
 1498              	.LVL106:
 356:si446x/radio.c ****     tx_tracker.buff_idx += len;
ARM GAS  /tmp/ccbkGk3h.s 			page 66


 1499              		.loc 1 356 5 is_stmt 1 view .LVU355
 1500 0050 2146     		mov	r1, r4
 1501 0052 0648     		ldr	r0, .L79+8
 1502 0054 1044     		add	r0, r0, r2
 1503 0056 FFF7FEFF 		bl	si446x_ctrl_write_tx_fifo
 1504              	.LVL107:
 357:si446x/radio.c ****   }
 1505              		.loc 1 357 5 view .LVU356
 357:si446x/radio.c ****   }
 1506              		.loc 1 357 25 is_stmt 0 view .LVU357
 1507 005a 024A     		ldr	r2, .L79
 1508 005c 1368     		ldr	r3, [r2]
 1509 005e 2344     		add	r3, r3, r4
 1510 0060 1360     		str	r3, [r2]
 1511              	.LBE27:
 1512 0062 DAE7     		b	.L73
 1513              	.L80:
 1514              		.align	2
 1515              	.L79:
 1516 0064 00000000 		.word	.LANCHOR2
 1517 0068 00000000 		.word	.LANCHOR1
 1518 006c 00000000 		.word	.LANCHOR3
 1519              		.cfi_endproc
 1520              	.LFE88:
 1522              		.section	.text.rx_next_fragment,"ax",%progbits
 1523              		.align	1
 1524              		.global	rx_next_fragment
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu softvfp
 1530              	rx_next_fragment:
 1531              	.LFB89:
 365:si446x/radio.c **** 
 366:si446x/radio.c **** void rx_next_fragment(void)
 367:si446x/radio.c **** {
 1532              		.loc 1 367 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 8
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536 0000 10B5     		push	{r4, lr}
 1537              	.LCFI41:
 1538              		.cfi_def_cfa_offset 8
 1539              		.cfi_offset 4, -8
 1540              		.cfi_offset 14, -4
 1541 0002 82B0     		sub	sp, sp, #8
 1542              	.LCFI42:
 1543              		.cfi_def_cfa_offset 16
 368:si446x/radio.c ****   watchdog_toggle();
 1544              		.loc 1 368 3 view .LVU359
 1545 0004 FFF7FEFF 		bl	watchdog_toggle
 1546              	.LVL108:
 369:si446x/radio.c ****   // Data available in the RX FIFO
 370:si446x/radio.c ****   uint8_t fifo_info[] = {0, 0};
 1547              		.loc 1 370 3 view .LVU360
 1548              		.loc 1 370 11 is_stmt 0 view .LVU361
 1549 0008 0023     		movs	r3, #0
ARM GAS  /tmp/ccbkGk3h.s 			page 67


 1550 000a ADF80430 		strh	r3, [sp, #4]	@ movhi
 371:si446x/radio.c ****   si446x_ctrl_send_cmd(Si446x_CMD_FIFO_INFO);
 1551              		.loc 1 371 3 is_stmt 1 view .LVU362
 1552 000e 1520     		movs	r0, #21
 1553 0010 FFF7FEFF 		bl	si446x_ctrl_send_cmd
 1554              	.LVL109:
 372:si446x/radio.c ****   si446x_ctrl_get_response(fifo_info, sizeof(fifo_info));
 1555              		.loc 1 372 3 view .LVU363
 1556 0014 0221     		movs	r1, #2
 1557 0016 01A8     		add	r0, sp, #4
 1558 0018 FFF7FEFF 		bl	si446x_ctrl_get_response
 1559              	.LVL110:
 373:si446x/radio.c ****   uint8_t rx_len = fifo_info[1];
 1560              		.loc 1 373 3 view .LVU364
 1561              		.loc 1 373 11 is_stmt 0 view .LVU365
 1562 001c 9DF80540 		ldrb	r4, [sp, #5]	@ zero_extendqisi2
 1563              	.LVL111:
 374:si446x/radio.c **** 
 375:si446x/radio.c ****   // Buffer overflow
 376:si446x/radio.c ****   if ((rx_len + rx_tracker.buff_idx) > RADIO_PAYLOAD_LENGTH)
 1564              		.loc 1 376 3 is_stmt 1 view .LVU366
 1565              		.loc 1 376 27 is_stmt 0 view .LVU367
 1566 0020 094B     		ldr	r3, .L85
 1567 0022 1B68     		ldr	r3, [r3]
 1568              		.loc 1 376 15 view .LVU368
 1569 0024 E218     		adds	r2, r4, r3
 1570              		.loc 1 376 6 view .LVU369
 1571 0026 FF2A     		cmp	r2, #255
 1572 0028 04DD     		ble	.L82
 377:si446x/radio.c ****   {
 378:si446x/radio.c ****     rx_tracker.buff_idx = 0;
 1573              		.loc 1 378 5 is_stmt 1 view .LVU370
 1574              		.loc 1 378 25 is_stmt 0 view .LVU371
 1575 002a 074B     		ldr	r3, .L85
 1576 002c 0022     		movs	r2, #0
 1577 002e 1A60     		str	r2, [r3]
 379:si446x/radio.c ****     return;
 1578              		.loc 1 379 5 is_stmt 1 view .LVU372
 1579              	.L81:
 380:si446x/radio.c ****   }
 381:si446x/radio.c **** 
 382:si446x/radio.c ****   // Read RX FIFO and append it to the buffer
 383:si446x/radio.c ****   si446x_ctrl_read_rx_fifo(rx_buffer + rx_tracker.buff_idx, rx_len);
 384:si446x/radio.c ****   rx_tracker.buff_idx += rx_len;
 385:si446x/radio.c **** }
 1580              		.loc 1 385 1 is_stmt 0 view .LVU373
 1581 0030 02B0     		add	sp, sp, #8
 1582              	.LCFI43:
 1583              		.cfi_remember_state
 1584              		.cfi_def_cfa_offset 8
 1585              		@ sp needed
 1586 0032 10BD     		pop	{r4, pc}
 1587              	.LVL112:
 1588              	.L82:
 1589              	.LCFI44:
 1590              		.cfi_restore_state
 383:si446x/radio.c ****   rx_tracker.buff_idx += rx_len;
ARM GAS  /tmp/ccbkGk3h.s 			page 68


 1591              		.loc 1 383 3 is_stmt 1 view .LVU374
 1592 0034 2146     		mov	r1, r4
 1593 0036 0548     		ldr	r0, .L85+4
 1594 0038 1844     		add	r0, r0, r3
 1595 003a FFF7FEFF 		bl	si446x_ctrl_read_rx_fifo
 1596              	.LVL113:
 384:si446x/radio.c **** }
 1597              		.loc 1 384 3 view .LVU375
 384:si446x/radio.c **** }
 1598              		.loc 1 384 23 is_stmt 0 view .LVU376
 1599 003e 024A     		ldr	r2, .L85
 1600 0040 1368     		ldr	r3, [r2]
 1601 0042 2344     		add	r3, r3, r4
 1602 0044 1360     		str	r3, [r2]
 1603 0046 F3E7     		b	.L81
 1604              	.L86:
 1605              		.align	2
 1606              	.L85:
 1607 0048 00000000 		.word	.LANCHOR4
 1608 004c 00000000 		.word	.LANCHOR5
 1609              		.cfi_endproc
 1610              	.LFE89:
 1612              		.section	.text.radio_tx_gfsk,"ax",%progbits
 1613              		.align	1
 1614              		.global	radio_tx_gfsk
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1618              		.fpu softvfp
 1620              	radio_tx_gfsk:
 1621              	.LVL114:
 1622              	.LFB90:
 386:si446x/radio.c **** 
 387:si446x/radio.c **** // Figure 12, an633.pdf
 388:si446x/radio.c **** void radio_tx_gfsk(const uint8_t* data, const uint8_t n)
 389:si446x/radio.c **** {
 1623              		.loc 1 389 1 is_stmt 1 view -0
 1624              		.cfi_startproc
 1625              		@ args = 0, pretend = 0, frame = 8
 1626              		@ frame_needed = 0, uses_anonymous_args = 0
 1627              		.loc 1 389 1 is_stmt 0 view .LVU378
 1628 0000 70B5     		push	{r4, r5, r6, lr}
 1629              	.LCFI45:
 1630              		.cfi_def_cfa_offset 16
 1631              		.cfi_offset 4, -16
 1632              		.cfi_offset 5, -12
 1633              		.cfi_offset 6, -8
 1634              		.cfi_offset 14, -4
 1635 0002 82B0     		sub	sp, sp, #8
 1636              	.LCFI46:
 1637              		.cfi_def_cfa_offset 24
 1638 0004 0646     		mov	r6, r0
 1639 0006 0D46     		mov	r5, r1
 390:si446x/radio.c ****   radio_set_state(SPI_ACTIVE);
 1640              		.loc 1 390 3 is_stmt 1 view .LVU379
 1641 0008 0220     		movs	r0, #2
 1642              	.LVL115:
ARM GAS  /tmp/ccbkGk3h.s 			page 69


 1643              		.loc 1 390 3 is_stmt 0 view .LVU380
 1644 000a FFF7FEFF 		bl	radio_set_state
 1645              	.LVL116:
 391:si446x/radio.c ****   tx_tracker.buff_idx = 0;
 1646              		.loc 1 391 3 is_stmt 1 view .LVU381
 1647              		.loc 1 391 23 is_stmt 0 view .LVU382
 1648 000e 1C4A     		ldr	r2, .L92
 1649 0010 0023     		movs	r3, #0
 1650 0012 1360     		str	r3, [r2]
 392:si446x/radio.c ****   tx_tracker.buff_len = 4 + 1 + n;
 1651              		.loc 1 392 3 is_stmt 1 view .LVU383
 1652              		.loc 1 392 31 is_stmt 0 view .LVU384
 1653 0014 691D     		adds	r1, r5, #5
 1654              		.loc 1 392 23 view .LVU385
 1655 0016 5160     		str	r1, [r2, #4]
 393:si446x/radio.c **** 
 394:si446x/radio.c ****   tx_buffer[0] = n + 4;
 1656              		.loc 1 394 3 is_stmt 1 view .LVU386
 1657              		.loc 1 394 20 is_stmt 0 view .LVU387
 1658 0018 291D     		adds	r1, r5, #4
 1659 001a C9B2     		uxtb	r1, r1
 1660              		.loc 1 394 16 view .LVU388
 1661 001c 194A     		ldr	r2, .L92+4
 1662 001e 1170     		strb	r1, [r2]
 395:si446x/radio.c ****   tx_buffer[1] = 0xFF;
 1663              		.loc 1 395 3 is_stmt 1 view .LVU389
 1664              		.loc 1 395 16 is_stmt 0 view .LVU390
 1665 0020 FF20     		movs	r0, #255
 1666 0022 5070     		strb	r0, [r2, #1]
 396:si446x/radio.c ****   tx_buffer[2] = 0xFF;
 1667              		.loc 1 396 3 is_stmt 1 view .LVU391
 1668              		.loc 1 396 16 is_stmt 0 view .LVU392
 1669 0024 9070     		strb	r0, [r2, #2]
 397:si446x/radio.c ****   tx_buffer[3] = 0x00;
 1670              		.loc 1 397 3 is_stmt 1 view .LVU393
 1671              		.loc 1 397 16 is_stmt 0 view .LVU394
 1672 0026 D370     		strb	r3, [r2, #3]
 398:si446x/radio.c ****   tx_buffer[4] = 0x00;
 1673              		.loc 1 398 3 is_stmt 1 view .LVU395
 1674              		.loc 1 398 16 is_stmt 0 view .LVU396
 1675 0028 1371     		strb	r3, [r2, #4]
 399:si446x/radio.c **** 
 400:si446x/radio.c ****   for (uint8_t i = 0; i < n; i++)
 1676              		.loc 1 400 3 is_stmt 1 view .LVU397
 1677              	.LBB28:
 1678              		.loc 1 400 8 view .LVU398
 1679              	.LVL117:
 1680              		.loc 1 400 3 is_stmt 0 view .LVU399
 1681 002a 07E0     		b	.L88
 1682              	.LVL118:
 1683              	.L89:
 401:si446x/radio.c ****   {
 402:si446x/radio.c ****     tx_buffer[i+5] = data[i];
 1684              		.loc 1 402 5 is_stmt 1 discriminator 3 view .LVU400
 1685              		.loc 1 402 16 is_stmt 0 discriminator 3 view .LVU401
 1686 002c 5A1D     		adds	r2, r3, #5
 1687              		.loc 1 402 26 discriminator 3 view .LVU402
ARM GAS  /tmp/ccbkGk3h.s 			page 70


 1688 002e 16F803C0 		ldrb	ip, [r6, r3]	@ zero_extendqisi2
 1689              		.loc 1 402 20 discriminator 3 view .LVU403
 1690 0032 144C     		ldr	r4, .L92+4
 1691 0034 04F802C0 		strb	ip, [r4, r2]
 400:si446x/radio.c ****   {
 1692              		.loc 1 400 30 is_stmt 1 discriminator 3 view .LVU404
 400:si446x/radio.c ****   {
 1693              		.loc 1 400 31 is_stmt 0 discriminator 3 view .LVU405
 1694 0038 0133     		adds	r3, r3, #1
 1695              	.LVL119:
 400:si446x/radio.c ****   {
 1696              		.loc 1 400 31 discriminator 3 view .LVU406
 1697 003a DBB2     		uxtb	r3, r3
 1698              	.LVL120:
 1699              	.L88:
 400:si446x/radio.c ****   {
 1700              		.loc 1 400 23 is_stmt 1 discriminator 1 view .LVU407
 400:si446x/radio.c ****   {
 1701              		.loc 1 400 3 is_stmt 0 discriminator 1 view .LVU408
 1702 003c AB42     		cmp	r3, r5
 1703 003e F5D3     		bcc	.L89
 1704              	.LBE28:
 403:si446x/radio.c ****   }
 404:si446x/radio.c **** 
 405:si446x/radio.c ****   // Set lengths and buffers
 406:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_2_LENGTH_7_0, (const uint8_t[]){4 + n}, 1);
 1705              		.loc 1 406 3 is_stmt 1 view .LVU409
 1706              		.loc 1 406 71 is_stmt 0 view .LVU410
 1707 0040 8DF80010 		strb	r1, [sp]
 1708              		.loc 1 406 3 view .LVU411
 1709 0044 0122     		movs	r2, #1
 1710 0046 6946     		mov	r1, sp
 1711 0048 41F21220 		movw	r0, #4626
 1712 004c FFF7FEFF 		bl	set_properties
 1713              	.LVL121:
 407:si446x/radio.c ****   tx_next_fragment();
 1714              		.loc 1 407 3 is_stmt 1 view .LVU412
 1715 0050 FFF7FEFF 		bl	tx_next_fragment
 1716              	.LVL122:
 408:si446x/radio.c **** 
 409:si446x/radio.c ****   // Transmit
 410:si446x/radio.c ****   radio_set_state(START_TX);
 1717              		.loc 1 410 3 view .LVU413
 1718 0054 0720     		movs	r0, #7
 1719 0056 FFF7FEFF 		bl	radio_set_state
 1720              	.LVL123:
 411:si446x/radio.c ****   current_radio_state = START_TX;
 1721              		.loc 1 411 3 view .LVU414
 1722              		.loc 1 411 23 is_stmt 0 view .LVU415
 1723 005a 0B4B     		ldr	r3, .L92+8
 1724 005c 0722     		movs	r2, #7
 1725 005e 1A70     		strb	r2, [r3]
 412:si446x/radio.c **** 
 413:si446x/radio.c ****   // Wait till Tx complete and reset FIFO
 414:si446x/radio.c ****   while(!radio_interrupts.packet_sent);
 1726              		.loc 1 414 3 is_stmt 1 view .LVU416
 1727              	.L90:
ARM GAS  /tmp/ccbkGk3h.s 			page 71


 1728              		.loc 1 414 39 discriminator 1 view .LVU417
 1729              		.loc 1 414 8 discriminator 1 view .LVU418
 1730              		.loc 1 414 26 is_stmt 0 discriminator 1 view .LVU419
 1731 0060 0A4B     		ldr	r3, .L92+12
 1732 0062 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1733              		.loc 1 414 8 discriminator 1 view .LVU420
 1734 0064 002B     		cmp	r3, #0
 1735 0066 FBD0     		beq	.L90
 415:si446x/radio.c ****   clear_interrupts();
 1736              		.loc 1 415 3 is_stmt 1 view .LVU421
 1737 0068 FFF7FEFF 		bl	clear_interrupts
 1738              	.LVL124:
 416:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_FIFO_INFO, (uint8_t []){0x01}, 1);
 1739              		.loc 1 416 3 view .LVU422
 1740              		.loc 1 416 65 is_stmt 0 view .LVU423
 1741 006c 0122     		movs	r2, #1
 1742 006e 8DF80420 		strb	r2, [sp, #4]
 1743              		.loc 1 416 3 view .LVU424
 1744 0072 01A9     		add	r1, sp, #4
 1745 0074 1520     		movs	r0, #21
 1746 0076 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 1747              	.LVL125:
 417:si446x/radio.c **** }
 1748              		.loc 1 417 1 view .LVU425
 1749 007a 02B0     		add	sp, sp, #8
 1750              	.LCFI47:
 1751              		.cfi_def_cfa_offset 16
 1752              		@ sp needed
 1753 007c 70BD     		pop	{r4, r5, r6, pc}
 1754              	.LVL126:
 1755              	.L93:
 1756              		.loc 1 417 1 view .LVU426
 1757 007e 00BF     		.align	2
 1758              	.L92:
 1759 0080 00000000 		.word	.LANCHOR2
 1760 0084 00000000 		.word	.LANCHOR3
 1761 0088 00000000 		.word	.LANCHOR6
 1762 008c 00000000 		.word	.LANCHOR0
 1763              		.cfi_endproc
 1764              	.LFE90:
 1766              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 1767              		.align	1
 1768              		.global	EXTI1_IRQHandler
 1769              		.syntax unified
 1770              		.thumb
 1771              		.thumb_func
 1772              		.fpu softvfp
 1774              	EXTI1_IRQHandler:
 1775              	.LFB91:
 418:si446x/radio.c **** 
 419:si446x/radio.c **** // Interrupt handler
 420:si446x/radio.c **** // Si446x exits Tx/Rx State after PACKET_SENT/RX interrupt
 421:si446x/radio.c **** // Please do not use debug messages in fifo_almost_full interrupts
 422:si446x/radio.c **** void EXTI1_IRQHandler(void)
 423:si446x/radio.c **** {
 1776              		.loc 1 423 1 is_stmt 1 view -0
 1777              		.cfi_startproc
ARM GAS  /tmp/ccbkGk3h.s 			page 72


 1778              		@ args = 0, pretend = 0, frame = 0
 1779              		@ frame_needed = 0, uses_anonymous_args = 0
 1780 0000 08B5     		push	{r3, lr}
 1781              	.LCFI48:
 1782              		.cfi_def_cfa_offset 8
 1783              		.cfi_offset 3, -8
 1784              		.cfi_offset 14, -4
 424:si446x/radio.c ****   if (EXTI->PR & EXTI_PR_PR1)
 1785              		.loc 1 424 3 view .LVU428
 1786              		.loc 1 424 11 is_stmt 0 view .LVU429
 1787 0002 184B     		ldr	r3, .L105
 1788 0004 5B69     		ldr	r3, [r3, #20]
 1789              		.loc 1 424 6 view .LVU430
 1790 0006 13F0020F 		tst	r3, #2
 1791 000a 00D1     		bne	.L101
 1792              	.L94:
 425:si446x/radio.c ****   {
 426:si446x/radio.c ****     EXTI->PR |= EXTI_PR_PR1;
 427:si446x/radio.c ****     read_interrupts();
 428:si446x/radio.c **** 
 429:si446x/radio.c ****     if(radio_interrupts.tx_fifo_almost_empty)
 430:si446x/radio.c ****     {
 431:si446x/radio.c ****       tx_next_fragment();
 432:si446x/radio.c ****     }
 433:si446x/radio.c **** 
 434:si446x/radio.c ****     if (radio_interrupts.rx_fifo_almost_full)
 435:si446x/radio.c ****     {
 436:si446x/radio.c **** 	    rx_next_fragment();
 437:si446x/radio.c ****     }
 438:si446x/radio.c **** 
 439:si446x/radio.c ****     if (radio_interrupts.packet_rx)
 440:si446x/radio.c ****     {
 441:si446x/radio.c **** 	    rx_next_fragment();
 442:si446x/radio.c ****     }
 443:si446x/radio.c **** 
 444:si446x/radio.c **** #if SAT_DEBUG_RADIO == 1
 445:si446x/radio.c ****     if(radio_interrupts.packet_sent)
 446:si446x/radio.c ****     {
 447:si446x/radio.c ****       printf("pkt-sent!\n");
 448:si446x/radio.c ****     }
 449:si446x/radio.c **** 
 450:si446x/radio.c ****     if(radio_interrupts.packet_rx)
 451:si446x/radio.c ****     {
 452:si446x/radio.c ****       printf("pkt-rx!\n");
 453:si446x/radio.c ****     }
 454:si446x/radio.c **** 
 455:si446x/radio.c ****     if(radio_interrupts.preamble_detect)
 456:si446x/radio.c ****     {
 457:si446x/radio.c ****       printf("preamble-detected!\n");
 458:si446x/radio.c ****     }
 459:si446x/radio.c **** 
 460:si446x/radio.c ****     if(radio_interrupts.sync_detect)
 461:si446x/radio.c ****     {
 462:si446x/radio.c ****       printf("sync-detected!\n");
 463:si446x/radio.c ****     }
 464:si446x/radio.c **** 
 465:si446x/radio.c ****     if(radio_interrupts.crc_error)
ARM GAS  /tmp/ccbkGk3h.s 			page 73


 466:si446x/radio.c ****     {
 467:si446x/radio.c ****       printf("crc-error!\n");
 468:si446x/radio.c ****     }
 469:si446x/radio.c **** 
 470:si446x/radio.c ****     if(radio_interrupts.invalid_sync)
 471:si446x/radio.c ****     {
 472:si446x/radio.c ****       printf("invalid-sync!\n");
 473:si446x/radio.c ****     }
 474:si446x/radio.c **** 
 475:si446x/radio.c ****     if(radio_interrupts.invalid_preamble)
 476:si446x/radio.c ****     {
 477:si446x/radio.c ****       printf("invalid-preamble!\n");
 478:si446x/radio.c ****     }
 479:si446x/radio.c **** #endif
 480:si446x/radio.c **** 
 481:si446x/radio.c ****     // State changes to READY after interrupt
 482:si446x/radio.c ****     if (radio_interrupts.packet_rx ||
 483:si446x/radio.c ****         radio_interrupts.crc_error ||
 484:si446x/radio.c ****         radio_interrupts.invalid_sync ||
 485:si446x/radio.c ****         radio_interrupts.invalid_preamble)
 486:si446x/radio.c ****     {
 487:si446x/radio.c ****       current_radio_state = READY;
 488:si446x/radio.c ****     }
 489:si446x/radio.c ****   }
 490:si446x/radio.c **** }
 1793              		.loc 1 490 1 view .LVU431
 1794 000c 08BD     		pop	{r3, pc}
 1795              	.L101:
 426:si446x/radio.c ****     read_interrupts();
 1796              		.loc 1 426 5 is_stmt 1 view .LVU432
 426:si446x/radio.c ****     read_interrupts();
 1797              		.loc 1 426 14 is_stmt 0 view .LVU433
 1798 000e 154A     		ldr	r2, .L105
 1799 0010 5369     		ldr	r3, [r2, #20]
 1800 0012 43F00203 		orr	r3, r3, #2
 1801 0016 5361     		str	r3, [r2, #20]
 427:si446x/radio.c **** 
 1802              		.loc 1 427 5 is_stmt 1 view .LVU434
 1803 0018 FFF7FEFF 		bl	read_interrupts
 1804              	.LVL127:
 429:si446x/radio.c ****     {
 1805              		.loc 1 429 5 view .LVU435
 429:si446x/radio.c ****     {
 1806              		.loc 1 429 24 is_stmt 0 view .LVU436
 1807 001c 124B     		ldr	r3, .L105+4
 1808 001e 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 429:si446x/radio.c ****     {
 1809              		.loc 1 429 7 view .LVU437
 1810 0020 B3B9     		cbnz	r3, .L102
 1811              	.L96:
 434:si446x/radio.c ****     {
 1812              		.loc 1 434 5 is_stmt 1 view .LVU438
 434:si446x/radio.c ****     {
 1813              		.loc 1 434 25 is_stmt 0 view .LVU439
 1814 0022 114B     		ldr	r3, .L105+4
 1815 0024 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 434:si446x/radio.c ****     {
ARM GAS  /tmp/ccbkGk3h.s 			page 74


 1816              		.loc 1 434 8 view .LVU440
 1817 0026 B3B9     		cbnz	r3, .L103
 1818              	.L97:
 439:si446x/radio.c ****     {
 1819              		.loc 1 439 5 is_stmt 1 view .LVU441
 439:si446x/radio.c ****     {
 1820              		.loc 1 439 25 is_stmt 0 view .LVU442
 1821 0028 0F4B     		ldr	r3, .L105+4
 1822 002a DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 439:si446x/radio.c ****     {
 1823              		.loc 1 439 8 view .LVU443
 1824 002c B3B9     		cbnz	r3, .L104
 1825              	.L98:
 482:si446x/radio.c ****         radio_interrupts.crc_error ||
 1826              		.loc 1 482 5 is_stmt 1 view .LVU444
 482:si446x/radio.c ****         radio_interrupts.crc_error ||
 1827              		.loc 1 482 25 is_stmt 0 view .LVU445
 1828 002e 0E4B     		ldr	r3, .L105+4
 1829 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 482:si446x/radio.c ****         radio_interrupts.crc_error ||
 1830              		.loc 1 482 8 view .LVU446
 1831 0032 4BB9     		cbnz	r3, .L99
 483:si446x/radio.c ****         radio_interrupts.invalid_sync ||
 1832              		.loc 1 483 25 discriminator 1 view .LVU447
 1833 0034 0C4B     		ldr	r3, .L105+4
 1834 0036 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 482:si446x/radio.c ****         radio_interrupts.crc_error ||
 1835              		.loc 1 482 36 discriminator 1 view .LVU448
 1836 0038 33B9     		cbnz	r3, .L99
 484:si446x/radio.c ****         radio_interrupts.invalid_preamble)
 1837              		.loc 1 484 25 view .LVU449
 1838 003a 0B4B     		ldr	r3, .L105+4
 1839 003c DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 483:si446x/radio.c ****         radio_interrupts.invalid_sync ||
 1840              		.loc 1 483 36 view .LVU450
 1841 003e 1BB9     		cbnz	r3, .L99
 485:si446x/radio.c ****     {
 1842              		.loc 1 485 25 view .LVU451
 1843 0040 094B     		ldr	r3, .L105+4
 1844 0042 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 484:si446x/radio.c ****         radio_interrupts.invalid_preamble)
 1845              		.loc 1 484 39 view .LVU452
 1846 0044 002B     		cmp	r3, #0
 1847 0046 E1D0     		beq	.L94
 1848              	.L99:
 487:si446x/radio.c ****     }
 1849              		.loc 1 487 7 is_stmt 1 view .LVU453
 487:si446x/radio.c ****     }
 1850              		.loc 1 487 27 is_stmt 0 view .LVU454
 1851 0048 084B     		ldr	r3, .L105+8
 1852 004a 0322     		movs	r2, #3
 1853 004c 1A70     		strb	r2, [r3]
 1854              		.loc 1 490 1 view .LVU455
 1855 004e DDE7     		b	.L94
 1856              	.L102:
 431:si446x/radio.c ****     }
 1857              		.loc 1 431 7 is_stmt 1 view .LVU456
ARM GAS  /tmp/ccbkGk3h.s 			page 75


 1858 0050 FFF7FEFF 		bl	tx_next_fragment
 1859              	.LVL128:
 1860 0054 E5E7     		b	.L96
 1861              	.L103:
 436:si446x/radio.c ****     }
 1862              		.loc 1 436 6 view .LVU457
 1863 0056 FFF7FEFF 		bl	rx_next_fragment
 1864              	.LVL129:
 1865 005a E5E7     		b	.L97
 1866              	.L104:
 441:si446x/radio.c ****     }
 1867              		.loc 1 441 6 view .LVU458
 1868 005c FFF7FEFF 		bl	rx_next_fragment
 1869              	.LVL130:
 1870 0060 E5E7     		b	.L98
 1871              	.L106:
 1872 0062 00BF     		.align	2
 1873              	.L105:
 1874 0064 00040140 		.word	1073808384
 1875 0068 00000000 		.word	.LANCHOR0
 1876 006c 00000000 		.word	.LANCHOR6
 1877              		.cfi_endproc
 1878              	.LFE91:
 1880              		.section	.text.radio_available,"ax",%progbits
 1881              		.align	1
 1882              		.global	radio_available
 1883              		.syntax unified
 1884              		.thumb
 1885              		.thumb_func
 1886              		.fpu softvfp
 1888              	radio_available:
 1889              	.LFB92:
 491:si446x/radio.c **** 
 492:si446x/radio.c **** bool radio_available(void)
 493:si446x/radio.c **** {
 1890              		.loc 1 493 1 view -0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 0
 1893              		@ frame_needed = 0, uses_anonymous_args = 0
 1894 0000 08B5     		push	{r3, lr}
 1895              	.LCFI49:
 1896              		.cfi_def_cfa_offset 8
 1897              		.cfi_offset 3, -8
 1898              		.cfi_offset 14, -4
 494:si446x/radio.c ****   // Radio is engaged
 495:si446x/radio.c ****   if (current_radio_state == START_RX ||
 1899              		.loc 1 495 3 view .LVU460
 1900              		.loc 1 495 27 is_stmt 0 view .LVU461
 1901 0002 0B4B     		ldr	r3, .L112
 1902 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1903 0006 DBB2     		uxtb	r3, r3
 1904              		.loc 1 495 6 view .LVU462
 1905 0008 082B     		cmp	r3, #8
 1906 000a 0CD0     		beq	.L109
 496:si446x/radio.c ****       current_radio_state == START_TX)
 1907              		.loc 1 496 27 discriminator 1 view .LVU463
 1908 000c 084B     		ldr	r3, .L112
ARM GAS  /tmp/ccbkGk3h.s 			page 76


 1909 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1910 0010 DBB2     		uxtb	r3, r3
 495:si446x/radio.c ****       current_radio_state == START_TX)
 1911              		.loc 1 495 39 discriminator 1 view .LVU464
 1912 0012 072B     		cmp	r3, #7
 1913 0014 09D0     		beq	.L110
 497:si446x/radio.c ****   {
 498:si446x/radio.c ****     return false;
 499:si446x/radio.c ****   }
 500:si446x/radio.c **** 
 501:si446x/radio.c ****   radio_set_state(START_RX);
 1914              		.loc 1 501 3 is_stmt 1 view .LVU465
 1915 0016 0820     		movs	r0, #8
 1916 0018 FFF7FEFF 		bl	radio_set_state
 1917              	.LVL131:
 502:si446x/radio.c ****   current_radio_state = START_RX;
 1918              		.loc 1 502 3 view .LVU466
 1919              		.loc 1 502 23 is_stmt 0 view .LVU467
 1920 001c 044B     		ldr	r3, .L112
 1921 001e 0822     		movs	r2, #8
 1922 0020 1A70     		strb	r2, [r3]
 503:si446x/radio.c **** 
 504:si446x/radio.c ****   return true;
 1923              		.loc 1 504 3 is_stmt 1 view .LVU468
 1924              		.loc 1 504 10 is_stmt 0 view .LVU469
 1925 0022 0120     		movs	r0, #1
 1926              	.L108:
 505:si446x/radio.c **** }
 1927              		.loc 1 505 1 view .LVU470
 1928 0024 08BD     		pop	{r3, pc}
 1929              	.L109:
 498:si446x/radio.c ****   }
 1930              		.loc 1 498 12 view .LVU471
 1931 0026 0020     		movs	r0, #0
 1932 0028 FCE7     		b	.L108
 1933              	.L110:
 1934 002a 0020     		movs	r0, #0
 1935 002c FAE7     		b	.L108
 1936              	.L113:
 1937 002e 00BF     		.align	2
 1938              	.L112:
 1939 0030 00000000 		.word	.LANCHOR6
 1940              		.cfi_endproc
 1941              	.LFE92:
 1943              		.section	.rodata.radio_set_rx_mode.str1.4,"aMS",%progbits,1
 1944              		.align	2
 1945              	.LC21:
 1946 0000 031800   		.ascii	"\003\030\000"
 1947 0003 00       		.align	2
 1948              	.LC22:
 1949 0004 2C0E0B04 		.ascii	",\016\013\004\014s\003\000"
 1949      0C730300 
 1950              		.align	2
 1951              	.LC23:
 1952 000c 01800803 		.ascii	"\001\200\010\003\200\000"
 1952      8000
 1953 0012 0000     		.align	2
ARM GAS  /tmp/ccbkGk3h.s 			page 77


 1954              	.LC25:
 1955 0014 0CA42200 		.ascii	"\014\244\"\000"
 1956              		.align	2
 1957              	.LC27:
 1958 0018 2B0CA400 		.ascii	"+\014\244\000"
 1959              		.align	2
 1960              	.LC28:
 1961 001c 04238001 		.ascii	"\004#\200\001]5\200\000"
 1961      5D358000 
 1962              		.align	2
 1963              	.LC31:
 1964 0024 0423800F 		.ascii	"\004#\200\017\025\232\200\000"
 1964      159A8000 
 1965              		.align	2
 1966              	.LC32:
 1967 002c 11525200 		.ascii	"\021RR\000"
 1968              		.align	2
 1969              	.LC33:
 1970 0030 801AFFFF 		.ascii	"\200\032\377\377\000"
 1970      00
 1971              		.section	.text.radio_set_rx_mode,"ax",%progbits
 1972              		.align	1
 1973              		.global	radio_set_rx_mode
 1974              		.syntax unified
 1975              		.thumb
 1976              		.thumb_func
 1977              		.fpu softvfp
 1979              	radio_set_rx_mode:
 1980              	.LVL132:
 1981              	.LFB93:
 506:si446x/radio.c **** 
 507:si446x/radio.c **** void radio_set_rx_mode(const gfsk_mode_t gfsk)
 508:si446x/radio.c **** {
 1982              		.loc 1 508 1 is_stmt 1 view -0
 1983              		.cfi_startproc
 1984              		@ args = 0, pretend = 0, frame = 80
 1985              		@ frame_needed = 0, uses_anonymous_args = 0
 1986              		.loc 1 508 1 is_stmt 0 view .LVU473
 1987 0000 10B5     		push	{r4, lr}
 1988              	.LCFI50:
 1989              		.cfi_def_cfa_offset 8
 1990              		.cfi_offset 4, -8
 1991              		.cfi_offset 14, -4
 1992 0002 94B0     		sub	sp, sp, #80
 1993              	.LCFI51:
 1994              		.cfi_def_cfa_offset 88
 1995 0004 0446     		mov	r4, r0
 509:si446x/radio.c ****   const uint8_t max_rx_len[] = {255};
 1996              		.loc 1 509 3 is_stmt 1 view .LVU474
 1997              		.loc 1 509 17 is_stmt 0 view .LVU475
 1998 0006 FF23     		movs	r3, #255
 1999 0008 8DF84830 		strb	r3, [sp, #72]
 510:si446x/radio.c ****   set_properties(Si446x_PROP_PKT_FIELD_2_LENGTH_7_0, max_rx_len, sizeof(max_rx_len));
 2000              		.loc 1 510 3 is_stmt 1 view .LVU476
 2001 000c 0122     		movs	r2, #1
 2002 000e 12A9     		add	r1, sp, #72
 2003 0010 41F21220 		movw	r0, #4626
ARM GAS  /tmp/ccbkGk3h.s 			page 78


 2004              	.LVL133:
 2005              		.loc 1 510 3 is_stmt 0 view .LVU477
 2006 0014 FFF7FEFF 		bl	set_properties
 2007              	.LVL134:
 511:si446x/radio.c **** 
 512:si446x/radio.c ****   const uint8_t reset_fifo[] = {0x02};
 2008              		.loc 1 512 3 is_stmt 1 view .LVU478
 2009              		.loc 1 512 17 is_stmt 0 view .LVU479
 2010 0018 0223     		movs	r3, #2
 2011 001a 8DF84430 		strb	r3, [sp, #68]
 513:si446x/radio.c ****   si446x_ctrl_send_cmd_stream(Si446x_CMD_FIFO_INFO, reset_fifo, sizeof(reset_fifo));
 2012              		.loc 1 513 3 is_stmt 1 view .LVU480
 2013 001e 0122     		movs	r2, #1
 2014 0020 11A9     		add	r1, sp, #68
 2015 0022 1520     		movs	r0, #21
 2016 0024 FFF7FEFF 		bl	si446x_ctrl_send_cmd_stream
 2017              	.LVL135:
 514:si446x/radio.c **** 
 515:si446x/radio.c ****   const uint8_t rx_int[3] = {0x03, 0x18, 0x00};
 2018              		.loc 1 515 3 view .LVU481
 2019              		.loc 1 515 17 is_stmt 0 view .LVU482
 2020 0028 894B     		ldr	r3, .L120
 2021 002a 1B68     		ldr	r3, [r3]
 2022 002c ADF84030 		strh	r3, [sp, #64]	@ movhi
 2023 0030 1B0C     		lsrs	r3, r3, #16
 2024 0032 8DF84230 		strb	r3, [sp, #66]
 516:si446x/radio.c ****   set_properties(Si446x_PROP_INT_CTL_ENABLE, rx_int, sizeof(rx_int));
 2025              		.loc 1 516 3 is_stmt 1 view .LVU483
 2026 0036 0322     		movs	r2, #3
 2027 0038 10A9     		add	r1, sp, #64
 2028 003a 4FF48070 		mov	r0, #256
 2029 003e FFF7FEFF 		bl	set_properties
 2030              	.LVL136:
 517:si446x/radio.c ****   clear_interrupts();
 2031              		.loc 1 517 3 view .LVU484
 2032 0042 FFF7FEFF 		bl	clear_interrupts
 2033              	.LVL137:
 518:si446x/radio.c **** 
 519:si446x/radio.c ****   uint8_t synth[] = {0x2C, 0x0E, 0x0B, 0x04, 0x0C, 0x73, 0x03};
 2034              		.loc 1 519 3 view .LVU485
 2035              		.loc 1 519 11 is_stmt 0 view .LVU486
 2036 0046 834B     		ldr	r3, .L120+4
 2037 0048 93E80300 		ldm	r3, {r0, r1}
 2038 004c 0E90     		str	r0, [sp, #56]
 2039 004e ADF83C10 		strh	r1, [sp, #60]	@ movhi
 2040 0052 090C     		lsrs	r1, r1, #16
 2041 0054 8DF83E10 		strb	r1, [sp, #62]
 520:si446x/radio.c ****   set_properties(Si446x_PROP_SYNTH_PFDCP_CPFF, synth, sizeof(synth));
 2042              		.loc 1 520 3 is_stmt 1 view .LVU487
 2043 0058 0722     		movs	r2, #7
 2044 005a 0EA9     		add	r1, sp, #56
 2045 005c 4FF40C50 		mov	r0, #8960
 2046 0060 FFF7FEFF 		bl	set_properties
 2047              	.LVL138:
 521:si446x/radio.c **** 
 522:si446x/radio.c ****   switch (gfsk)
 2048              		.loc 1 522 3 view .LVU488
ARM GAS  /tmp/ccbkGk3h.s 			page 79


 2049 0064 012C     		cmp	r4, #1
 2050 0066 43D0     		beq	.L115
 2051 0068 022C     		cmp	r4, #2
 2052 006a 00F08780 		beq	.L116
 2053 006e 3CB1     		cbz	r4, .L119
 2054              	.L117:
 523:si446x/radio.c ****   {
 524:si446x/radio.c ****   case GFSK_500BPS_1KHZ:
 525:si446x/radio.c ****   {
 526:si446x/radio.c ****     uint8_t ramp_delay[] = {0x01, 0x80, 0x08, 0x03, 0x80, 0x00};
 527:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 528:si446x/radio.c **** 
 529:si446x/radio.c ****     uint8_t bcr[] = {0x02, 0x71, 0x00, 0xd1, 0xb7, 0x00};
 530:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 531:si446x/radio.c **** 
 532:si446x/radio.c ****     uint8_t mod_decim[] = {0x34, 0x11};
 533:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 534:si446x/radio.c **** 
 535:si446x/radio.c ****     uint8_t mod_raw[] = {0x56, 0x81, 0x00, 0x68};
 536:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 537:si446x/radio.c **** 
 538:si446x/radio.c ****     uint8_t mod_ook[] = {0x0C, 0xA4, 0x22};
 539:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 540:si446x/radio.c **** 
 541:si446x/radio.c ****     break;
 542:si446x/radio.c ****   }
 543:si446x/radio.c **** 
 544:si446x/radio.c ****   case GFSK_1KBPS_2KHZ:
 545:si446x/radio.c ****   {
 546:si446x/radio.c ****     uint8_t ramp_delay[] = {0x01, 0x80, 0x08, 0x03, 0x80, 0x00};
 547:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 548:si446x/radio.c **** 
 549:si446x/radio.c ****     uint8_t bcr[] = {0x03, 0xaa, 0x00, 0x8b, 0xcf, 0x00, 0x46, 0x02, 0xc2, 0x00};
 550:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 551:si446x/radio.c **** 
 552:si446x/radio.c ****     uint8_t mod_decim[] = {0x32, 0x20};
 553:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 554:si446x/radio.c **** 
 555:si446x/radio.c ****     uint8_t mod_raw[] = {0x84, 0x81, 0x00, 0xb1};
 556:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 557:si446x/radio.c **** 
 558:si446x/radio.c ****     uint8_t mod_ook[] = {0x2b, 0x0c, 0xa4};
 559:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 560:si446x/radio.c **** 
 561:si446x/radio.c ****     uint8_t afc[] = {0x04, 0x23, 0x80, 0x01, 0x5D, 0x35, 0x80};
 562:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 563:si446x/radio.c **** 
 564:si446x/radio.c ****     break;
 565:si446x/radio.c ****   }
 566:si446x/radio.c **** 
 567:si446x/radio.c ****   case GFSK_5KBPS_10KHZ:
 568:si446x/radio.c ****   {
 569:si446x/radio.c ****     uint8_t ramp_delay[] = {0x01, 0x80, 0x08, 0x03, 0x80, 0x00};
 570:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 571:si446x/radio.c **** 
 572:si446x/radio.c ****     uint8_t bcr[] = {0x01, 0x77, 0x01, 0x5d, 0x86, 0x00, 0xaf, 0x02, 0xc2, 0x00};
 573:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
ARM GAS  /tmp/ccbkGk3h.s 			page 80


 574:si446x/radio.c **** 
 575:si446x/radio.c ****     uint8_t mod_decim[] = {0x30, 0x20};
 576:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 577:si446x/radio.c **** 
 578:si446x/radio.c ****     uint8_t mod_raw[] = {0x84, 0x83, 0x00, 0xde, 0x01, 0x00};
 579:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 580:si446x/radio.c **** 
 581:si446x/radio.c ****     uint8_t mod_ook[] = {0x2a, 0x0c, 0xa4, 0x22};
 582:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 583:si446x/radio.c **** 
 584:si446x/radio.c ****     uint8_t afc[] = {0x04, 0x23, 0x80, 0x0f, 0x15, 0x9a, 0x80};
 585:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 586:si446x/radio.c **** 
 587:si446x/radio.c ****     uint8_t agc[] = {0x11, 0x52, 0x52};
 588:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_CONTROL, (uint8_t []){0xe0}, 1);
 589:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_WINDOW_SIZE, agc, sizeof(agc));
 590:si446x/radio.c **** 
 591:si446x/radio.c ****     uint8_t fsk_gain[] = {0x80, 0x1a, 0xff, 0xff, 0x00};
 592:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FSK4_GAIN1, fsk_gain, sizeof(fsk_gain));
 593:si446x/radio.c **** 
 594:si446x/radio.c ****     break;
 595:si446x/radio.c ****   }
 596:si446x/radio.c ****   }
 597:si446x/radio.c **** 
 598:si446x/radio.c ****   radio_set_state(START_RX);
 2055              		.loc 1 598 3 view .LVU489
 2056 0070 0820     		movs	r0, #8
 2057 0072 FFF7FEFF 		bl	radio_set_state
 2058              	.LVL139:
 599:si446x/radio.c ****   current_radio_state = START_RX;
 2059              		.loc 1 599 3 view .LVU490
 2060              		.loc 1 599 23 is_stmt 0 view .LVU491
 2061 0076 784B     		ldr	r3, .L120+8
 2062 0078 0822     		movs	r2, #8
 2063 007a 1A70     		strb	r2, [r3]
 600:si446x/radio.c **** }
 2064              		.loc 1 600 1 view .LVU492
 2065 007c 14B0     		add	sp, sp, #80
 2066              	.LCFI52:
 2067              		.cfi_remember_state
 2068              		.cfi_def_cfa_offset 8
 2069              		@ sp needed
 2070 007e 10BD     		pop	{r4, pc}
 2071              	.L119:
 2072              	.LCFI53:
 2073              		.cfi_restore_state
 2074              	.LBB29:
 526:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2075              		.loc 1 526 5 is_stmt 1 view .LVU493
 526:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2076              		.loc 1 526 13 is_stmt 0 view .LVU494
 2077 0080 764B     		ldr	r3, .L120+12
 2078 0082 93E80300 		ldm	r3, {r0, r1}
 2079 0086 0990     		str	r0, [sp, #36]
 2080 0088 ADF82810 		strh	r1, [sp, #40]	@ movhi
 527:si446x/radio.c **** 
 2081              		.loc 1 527 5 is_stmt 1 view .LVU495
ARM GAS  /tmp/ccbkGk3h.s 			page 81


 2082 008c 0622     		movs	r2, #6
 2083 008e 09A9     		add	r1, sp, #36
 2084 0090 42F21800 		movw	r0, #8216
 2085 0094 FFF7FEFF 		bl	set_properties
 2086              	.LVL140:
 529:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2087              		.loc 1 529 5 view .LVU496
 529:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2088              		.loc 1 529 13 is_stmt 0 view .LVU497
 2089 0098 714B     		ldr	r3, .L120+16
 2090 009a 93E80300 		ldm	r3, {r0, r1}
 2091 009e 0B90     		str	r0, [sp, #44]
 2092 00a0 ADF83010 		strh	r1, [sp, #48]	@ movhi
 530:si446x/radio.c **** 
 2093              		.loc 1 530 5 is_stmt 1 view .LVU498
 2094 00a4 0622     		movs	r2, #6
 2095 00a6 0BA9     		add	r1, sp, #44
 2096 00a8 42F22200 		movw	r0, #8226
 2097 00ac FFF7FEFF 		bl	set_properties
 2098              	.LVL141:
 532:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2099              		.loc 1 532 5 view .LVU499
 532:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2100              		.loc 1 532 13 is_stmt 0 view .LVU500
 2101 00b0 41F23413 		movw	r3, #4404
 2102 00b4 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 533:si446x/radio.c **** 
 2103              		.loc 1 533 5 is_stmt 1 view .LVU501
 2104 00b8 0222     		movs	r2, #2
 2105 00ba 03A9     		add	r1, sp, #12
 2106 00bc 42F21E00 		movw	r0, #8222
 2107 00c0 FFF7FEFF 		bl	set_properties
 2108              	.LVL142:
 535:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2109              		.loc 1 535 5 view .LVU502
 535:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2110              		.loc 1 535 13 is_stmt 0 view .LVU503
 2111 00c4 674B     		ldr	r3, .L120+20
 2112 00c6 0793     		str	r3, [sp, #28]
 536:si446x/radio.c **** 
 2113              		.loc 1 536 5 is_stmt 1 view .LVU504
 2114 00c8 0422     		movs	r2, #4
 2115 00ca 07A9     		add	r1, sp, #28
 2116 00cc 42F24400 		movw	r0, #8260
 2117 00d0 FFF7FEFF 		bl	set_properties
 2118              	.LVL143:
 538:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2119              		.loc 1 538 5 view .LVU505
 538:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2120              		.loc 1 538 13 is_stmt 0 view .LVU506
 2121 00d4 644B     		ldr	r3, .L120+24
 2122 00d6 1B68     		ldr	r3, [r3]
 2123 00d8 ADF81430 		strh	r3, [sp, #20]	@ movhi
 2124 00dc 1B0C     		lsrs	r3, r3, #16
 2125 00de 8DF81630 		strb	r3, [sp, #22]
 539:si446x/radio.c **** 
 2126              		.loc 1 539 5 is_stmt 1 view .LVU507
ARM GAS  /tmp/ccbkGk3h.s 			page 82


 2127 00e2 0322     		movs	r2, #3
 2128 00e4 05A9     		add	r1, sp, #20
 2129 00e6 4FF40150 		mov	r0, #8256
 2130 00ea FFF7FEFF 		bl	set_properties
 2131              	.LVL144:
 541:si446x/radio.c ****   }
 2132              		.loc 1 541 5 view .LVU508
 2133 00ee BFE7     		b	.L117
 2134              	.L115:
 2135              	.LBE29:
 2136              	.LBB30:
 546:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2137              		.loc 1 546 5 view .LVU509
 546:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2138              		.loc 1 546 13 is_stmt 0 view .LVU510
 2139 00f0 5A4B     		ldr	r3, .L120+12
 2140 00f2 93E80300 		ldm	r3, {r0, r1}
 2141 00f6 0790     		str	r0, [sp, #28]
 2142 00f8 ADF82010 		strh	r1, [sp, #32]	@ movhi
 547:si446x/radio.c **** 
 2143              		.loc 1 547 5 is_stmt 1 view .LVU511
 2144 00fc 0622     		movs	r2, #6
 2145 00fe 07A9     		add	r1, sp, #28
 2146 0100 42F21800 		movw	r0, #8216
 2147 0104 FFF7FEFF 		bl	set_properties
 2148              	.LVL145:
 549:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2149              		.loc 1 549 5 view .LVU512
 549:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2150              		.loc 1 549 13 is_stmt 0 view .LVU513
 2151 0108 0BAB     		add	r3, sp, #44
 2152 010a 584A     		ldr	r2, .L120+28
 2153 010c 07CA     		ldm	r2, {r0, r1, r2}
 2154 010e 03C3     		stmia	r3!, {r0, r1}
 2155 0110 1A80     		strh	r2, [r3]	@ movhi
 550:si446x/radio.c **** 
 2156              		.loc 1 550 5 is_stmt 1 view .LVU514
 2157 0112 0A22     		movs	r2, #10
 2158 0114 0BA9     		add	r1, sp, #44
 2159 0116 42F22200 		movw	r0, #8226
 2160 011a FFF7FEFF 		bl	set_properties
 2161              	.LVL146:
 552:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2162              		.loc 1 552 5 view .LVU515
 552:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2163              		.loc 1 552 13 is_stmt 0 view .LVU516
 2164 011e 42F23203 		movw	r3, #8242
 2165 0122 ADF80830 		strh	r3, [sp, #8]	@ movhi
 553:si446x/radio.c **** 
 2166              		.loc 1 553 5 is_stmt 1 view .LVU517
 2167 0126 0222     		movs	r2, #2
 2168 0128 02A9     		add	r1, sp, #8
 2169 012a 42F21E00 		movw	r0, #8222
 2170 012e FFF7FEFF 		bl	set_properties
 2171              	.LVL147:
 555:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2172              		.loc 1 555 5 view .LVU518
ARM GAS  /tmp/ccbkGk3h.s 			page 83


 555:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2173              		.loc 1 555 13 is_stmt 0 view .LVU519
 2174 0132 4F4B     		ldr	r3, .L120+32
 2175 0134 0593     		str	r3, [sp, #20]
 556:si446x/radio.c **** 
 2176              		.loc 1 556 5 is_stmt 1 view .LVU520
 2177 0136 0422     		movs	r2, #4
 2178 0138 05A9     		add	r1, sp, #20
 2179 013a 42F24400 		movw	r0, #8260
 2180 013e FFF7FEFF 		bl	set_properties
 2181              	.LVL148:
 558:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2182              		.loc 1 558 5 view .LVU521
 558:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2183              		.loc 1 558 13 is_stmt 0 view .LVU522
 2184 0142 4C4B     		ldr	r3, .L120+36
 2185 0144 1B68     		ldr	r3, [r3]
 2186 0146 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 2187 014a 1B0C     		lsrs	r3, r3, #16
 2188 014c 8DF80E30 		strb	r3, [sp, #14]
 559:si446x/radio.c **** 
 2189              		.loc 1 559 5 is_stmt 1 view .LVU523
 2190 0150 0322     		movs	r2, #3
 2191 0152 03A9     		add	r1, sp, #12
 2192 0154 4FF40150 		mov	r0, #8256
 2193 0158 FFF7FEFF 		bl	set_properties
 2194              	.LVL149:
 561:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 2195              		.loc 1 561 5 view .LVU524
 561:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 2196              		.loc 1 561 13 is_stmt 0 view .LVU525
 2197 015c 464B     		ldr	r3, .L120+40
 2198 015e 93E80300 		ldm	r3, {r0, r1}
 2199 0162 0990     		str	r0, [sp, #36]
 2200 0164 ADF82810 		strh	r1, [sp, #40]	@ movhi
 2201 0168 090C     		lsrs	r1, r1, #16
 2202 016a 8DF82A10 		strb	r1, [sp, #42]
 562:si446x/radio.c **** 
 2203              		.loc 1 562 5 is_stmt 1 view .LVU526
 2204 016e 0722     		movs	r2, #7
 2205 0170 09A9     		add	r1, sp, #36
 2206 0172 42F22C00 		movw	r0, #8236
 2207 0176 FFF7FEFF 		bl	set_properties
 2208              	.LVL150:
 564:si446x/radio.c ****   }
 2209              		.loc 1 564 5 view .LVU527
 2210 017a 79E7     		b	.L117
 2211              	.L116:
 2212              	.LBE30:
 2213              	.LBB31:
 569:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2214              		.loc 1 569 5 view .LVU528
 569:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_TX_RAMP_DELAY, ramp_delay, sizeof(ramp_delay));
 2215              		.loc 1 569 13 is_stmt 0 view .LVU529
 2216 017c 374B     		ldr	r3, .L120+12
 2217 017e 93E80300 		ldm	r3, {r0, r1}
 2218 0182 0590     		str	r0, [sp, #20]
ARM GAS  /tmp/ccbkGk3h.s 			page 84


 2219 0184 ADF81810 		strh	r1, [sp, #24]	@ movhi
 570:si446x/radio.c **** 
 2220              		.loc 1 570 5 is_stmt 1 view .LVU530
 2221 0188 0622     		movs	r2, #6
 2222 018a 05A9     		add	r1, sp, #20
 2223 018c 42F21800 		movw	r0, #8216
 2224 0190 FFF7FEFF 		bl	set_properties
 2225              	.LVL151:
 572:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2226              		.loc 1 572 5 view .LVU531
 572:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_BCR_OSR_1, bcr, sizeof(bcr));
 2227              		.loc 1 572 13 is_stmt 0 view .LVU532
 2228 0194 394C     		ldr	r4, .L120+44
 2229 0196 0BAB     		add	r3, sp, #44
 2230 0198 04F15002 		add	r2, r4, #80
 2231 019c 07CA     		ldm	r2, {r0, r1, r2}
 2232 019e 03C3     		stmia	r3!, {r0, r1}
 2233 01a0 1A80     		strh	r2, [r3]	@ movhi
 573:si446x/radio.c **** 
 2234              		.loc 1 573 5 is_stmt 1 view .LVU533
 2235 01a2 0A22     		movs	r2, #10
 2236 01a4 0BA9     		add	r1, sp, #44
 2237 01a6 42F22200 		movw	r0, #8226
 2238 01aa FFF7FEFF 		bl	set_properties
 2239              	.LVL152:
 575:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2240              		.loc 1 575 5 view .LVU534
 575:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_DECIMATION_CFG1, mod_decim, sizeof(mod_decim));
 2241              		.loc 1 575 13 is_stmt 0 view .LVU535
 2242 01ae 42F23003 		movw	r3, #8240
 2243 01b2 ADF80030 		strh	r3, [sp]	@ movhi
 576:si446x/radio.c **** 
 2244              		.loc 1 576 5 is_stmt 1 view .LVU536
 2245 01b6 0222     		movs	r2, #2
 2246 01b8 6946     		mov	r1, sp
 2247 01ba 42F21E00 		movw	r0, #8222
 2248 01be FFF7FEFF 		bl	set_properties
 2249              	.LVL153:
 578:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2250              		.loc 1 578 5 view .LVU537
 578:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_RAW_SEARCH, mod_raw, sizeof(mod_raw));
 2251              		.loc 1 578 13 is_stmt 0 view .LVU538
 2252 01c2 5C34     		adds	r4, r4, #92
 2253 01c4 94E80300 		ldm	r4, {r0, r1}
 2254 01c8 0790     		str	r0, [sp, #28]
 2255 01ca ADF82010 		strh	r1, [sp, #32]	@ movhi
 579:si446x/radio.c **** 
 2256              		.loc 1 579 5 is_stmt 1 view .LVU539
 2257 01ce 0622     		movs	r2, #6
 2258 01d0 07A9     		add	r1, sp, #28
 2259 01d2 42F24400 		movw	r0, #8260
 2260 01d6 FFF7FEFF 		bl	set_properties
 2261              	.LVL154:
 581:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2262              		.loc 1 581 5 view .LVU540
 581:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_OOK_PDTC, mod_ook, sizeof(mod_ook));
 2263              		.loc 1 581 13 is_stmt 0 view .LVU541
ARM GAS  /tmp/ccbkGk3h.s 			page 85


 2264 01da 294B     		ldr	r3, .L120+48
 2265 01dc 0293     		str	r3, [sp, #8]
 582:si446x/radio.c **** 
 2266              		.loc 1 582 5 is_stmt 1 view .LVU542
 2267 01de 0422     		movs	r2, #4
 2268 01e0 02A9     		add	r1, sp, #8
 2269 01e2 4FF40150 		mov	r0, #8256
 2270 01e6 FFF7FEFF 		bl	set_properties
 2271              	.LVL155:
 584:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 2272              		.loc 1 584 5 view .LVU543
 584:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AFC_GEAR, afc, sizeof(afc));
 2273              		.loc 1 584 13 is_stmt 0 view .LVU544
 2274 01ea 264B     		ldr	r3, .L120+52
 2275 01ec 93E80300 		ldm	r3, {r0, r1}
 2276 01f0 0990     		str	r0, [sp, #36]
 2277 01f2 ADF82810 		strh	r1, [sp, #40]	@ movhi
 2278 01f6 090C     		lsrs	r1, r1, #16
 2279 01f8 8DF82A10 		strb	r1, [sp, #42]
 585:si446x/radio.c **** 
 2280              		.loc 1 585 5 is_stmt 1 view .LVU545
 2281 01fc 0722     		movs	r2, #7
 2282 01fe 09A9     		add	r1, sp, #36
 2283 0200 42F22C00 		movw	r0, #8236
 2284 0204 FFF7FEFF 		bl	set_properties
 2285              	.LVL156:
 587:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_CONTROL, (uint8_t []){0xe0}, 1);
 2286              		.loc 1 587 5 view .LVU546
 587:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_CONTROL, (uint8_t []){0xe0}, 1);
 2287              		.loc 1 587 13 is_stmt 0 view .LVU547
 2288 0208 1F4B     		ldr	r3, .L120+56
 2289 020a 1B68     		ldr	r3, [r3]
 2290 020c ADF80430 		strh	r3, [sp, #4]	@ movhi
 2291 0210 1B0C     		lsrs	r3, r3, #16
 2292 0212 8DF80630 		strb	r3, [sp, #6]
 588:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_WINDOW_SIZE, agc, sizeof(agc));
 2293              		.loc 1 588 5 is_stmt 1 view .LVU548
 588:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_WINDOW_SIZE, agc, sizeof(agc));
 2294              		.loc 1 588 63 is_stmt 0 view .LVU549
 2295 0216 E023     		movs	r3, #224
 2296 0218 8DF84C30 		strb	r3, [sp, #76]
 588:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_AGC_WINDOW_SIZE, agc, sizeof(agc));
 2297              		.loc 1 588 5 view .LVU550
 2298 021c 0122     		movs	r2, #1
 2299 021e 13A9     		add	r1, sp, #76
 2300 0220 42F23500 		movw	r0, #8245
 2301 0224 FFF7FEFF 		bl	set_properties
 2302              	.LVL157:
 589:si446x/radio.c **** 
 2303              		.loc 1 589 5 is_stmt 1 view .LVU551
 2304 0228 0322     		movs	r2, #3
 2305 022a 01A9     		add	r1, sp, #4
 2306 022c 42F23800 		movw	r0, #8248
 2307 0230 FFF7FEFF 		bl	set_properties
 2308              	.LVL158:
 591:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FSK4_GAIN1, fsk_gain, sizeof(fsk_gain));
 2309              		.loc 1 591 5 view .LVU552
ARM GAS  /tmp/ccbkGk3h.s 			page 86


 591:si446x/radio.c ****     set_properties(Si446x_PROP_MODEM_FSK4_GAIN1, fsk_gain, sizeof(fsk_gain));
 2310              		.loc 1 591 13 is_stmt 0 view .LVU553
 2311 0234 154B     		ldr	r3, .L120+60
 2312 0236 93E80300 		ldm	r3, {r0, r1}
 2313 023a 0390     		str	r0, [sp, #12]
 2314 023c 8DF81010 		strb	r1, [sp, #16]
 592:si446x/radio.c **** 
 2315              		.loc 1 592 5 is_stmt 1 view .LVU554
 2316 0240 0522     		movs	r2, #5
 2317 0242 03A9     		add	r1, sp, #12
 2318 0244 42F23B00 		movw	r0, #8251
 2319 0248 FFF7FEFF 		bl	set_properties
 2320              	.LVL159:
 594:si446x/radio.c ****   }
 2321              		.loc 1 594 5 view .LVU555
 2322 024c 10E7     		b	.L117
 2323              	.L121:
 2324 024e 00BF     		.align	2
 2325              	.L120:
 2326 0250 00000000 		.word	.LC21
 2327 0254 04000000 		.word	.LC22
 2328 0258 00000000 		.word	.LANCHOR6
 2329 025c 0C000000 		.word	.LC23
 2330 0260 3C000000 		.word	.LANCHOR1+60
 2331 0264 56810068 		.word	1744863574
 2332 0268 14000000 		.word	.LC25
 2333 026c 44000000 		.word	.LANCHOR1+68
 2334 0270 848100B1 		.word	-1325366908
 2335 0274 18000000 		.word	.LC27
 2336 0278 1C000000 		.word	.LC28
 2337 027c 00000000 		.word	.LANCHOR1
 2338 0280 2A0CA422 		.word	581176362
 2339 0284 24000000 		.word	.LC31
 2340 0288 2C000000 		.word	.LC32
 2341 028c 30000000 		.word	.LC33
 2342              	.LBE31:
 2343              		.cfi_endproc
 2344              	.LFE93:
 2346              		.section	.text.radio_rx_gfsk,"ax",%progbits
 2347              		.align	1
 2348              		.global	radio_rx_gfsk
 2349              		.syntax unified
 2350              		.thumb
 2351              		.thumb_func
 2352              		.fpu softvfp
 2354              	radio_rx_gfsk:
 2355              	.LVL160:
 2356              	.LFB94:
 601:si446x/radio.c **** 
 602:si446x/radio.c **** // Figure 22, an633.pdf
 603:si446x/radio.c **** bool radio_rx_gfsk(uint8_t* buff, const uint8_t buff_len, uint8_t* rx_len)
 604:si446x/radio.c **** {
 2357              		.loc 1 604 1 view -0
 2358              		.cfi_startproc
 2359              		@ args = 0, pretend = 0, frame = 0
 2360              		@ frame_needed = 0, uses_anonymous_args = 0
 2361              		.loc 1 604 1 is_stmt 0 view .LVU557
ARM GAS  /tmp/ccbkGk3h.s 			page 87


 2362 0000 70B5     		push	{r4, r5, r6, lr}
 2363              	.LCFI54:
 2364              		.cfi_def_cfa_offset 16
 2365              		.cfi_offset 4, -16
 2366              		.cfi_offset 5, -12
 2367              		.cfi_offset 6, -8
 2368              		.cfi_offset 14, -4
 2369 0002 0446     		mov	r4, r0
 2370 0004 1546     		mov	r5, r2
 605:si446x/radio.c ****   if(!radio_available())
 2371              		.loc 1 605 3 is_stmt 1 view .LVU558
 2372              		.loc 1 605 7 is_stmt 0 view .LVU559
 2373 0006 FFF7FEFF 		bl	radio_available
 2374              	.LVL161:
 2375              		.loc 1 605 5 view .LVU560
 2376 000a 0646     		mov	r6, r0
 2377 000c 08B9     		cbnz	r0, .L127
 2378              	.L123:
 606:si446x/radio.c ****   {
 607:si446x/radio.c ****     return false;
 608:si446x/radio.c ****   }
 609:si446x/radio.c **** 
 610:si446x/radio.c ****   clear_interrupts();
 611:si446x/radio.c **** 
 612:si446x/radio.c ****   // Get length
 613:si446x/radio.c ****   for (uint8_t i = 0; i < rx_tracker.buff_idx; i++)
 614:si446x/radio.c ****   {
 615:si446x/radio.c ****     buff[i] = rx_buffer[i];
 616:si446x/radio.c ****   }
 617:si446x/radio.c **** 
 618:si446x/radio.c ****   *rx_len = rx_tracker.buff_idx;
 619:si446x/radio.c ****   rx_tracker.buff_idx = 0;
 620:si446x/radio.c **** 
 621:si446x/radio.c ****   return true;
 622:si446x/radio.c **** }
 2379              		.loc 1 622 1 view .LVU561
 2380 000e 3046     		mov	r0, r6
 2381 0010 70BD     		pop	{r4, r5, r6, pc}
 2382              	.LVL162:
 2383              	.L127:
 610:si446x/radio.c **** 
 2384              		.loc 1 610 3 is_stmt 1 view .LVU562
 2385 0012 FFF7FEFF 		bl	clear_interrupts
 2386              	.LVL163:
 613:si446x/radio.c ****   {
 2387              		.loc 1 613 3 view .LVU563
 2388              	.LBB32:
 613:si446x/radio.c ****   {
 2389              		.loc 1 613 8 view .LVU564
 613:si446x/radio.c ****   {
 2390              		.loc 1 613 16 is_stmt 0 view .LVU565
 2391 0016 0023     		movs	r3, #0
 613:si446x/radio.c ****   {
 2392              		.loc 1 613 3 view .LVU566
 2393 0018 04E0     		b	.L124
 2394              	.LVL164:
 2395              	.L125:
ARM GAS  /tmp/ccbkGk3h.s 			page 88


 615:si446x/radio.c ****   }
 2396              		.loc 1 615 5 is_stmt 1 discriminator 3 view .LVU567
 615:si446x/radio.c ****   }
 2397              		.loc 1 615 24 is_stmt 0 discriminator 3 view .LVU568
 2398 001a 074A     		ldr	r2, .L128
 2399 001c D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 615:si446x/radio.c ****   }
 2400              		.loc 1 615 13 discriminator 3 view .LVU569
 2401 001e E154     		strb	r1, [r4, r3]
 613:si446x/radio.c ****   {
 2402              		.loc 1 613 48 is_stmt 1 discriminator 3 view .LVU570
 613:si446x/radio.c ****   {
 2403              		.loc 1 613 49 is_stmt 0 discriminator 3 view .LVU571
 2404 0020 0133     		adds	r3, r3, #1
 2405              	.LVL165:
 613:si446x/radio.c ****   {
 2406              		.loc 1 613 49 discriminator 3 view .LVU572
 2407 0022 DBB2     		uxtb	r3, r3
 2408              	.LVL166:
 2409              	.L124:
 613:si446x/radio.c ****   {
 2410              		.loc 1 613 23 is_stmt 1 discriminator 1 view .LVU573
 613:si446x/radio.c ****   {
 2411              		.loc 1 613 37 is_stmt 0 discriminator 1 view .LVU574
 2412 0024 0549     		ldr	r1, .L128+4
 2413 0026 0968     		ldr	r1, [r1]
 613:si446x/radio.c ****   {
 2414              		.loc 1 613 3 discriminator 1 view .LVU575
 2415 0028 8B42     		cmp	r3, r1
 2416 002a F6DB     		blt	.L125
 2417              	.LBE32:
 618:si446x/radio.c ****   rx_tracker.buff_idx = 0;
 2418              		.loc 1 618 3 is_stmt 1 view .LVU576
 618:si446x/radio.c ****   rx_tracker.buff_idx = 0;
 2419              		.loc 1 618 11 is_stmt 0 view .LVU577
 2420 002c 2970     		strb	r1, [r5]
 619:si446x/radio.c **** 
 2421              		.loc 1 619 3 is_stmt 1 view .LVU578
 619:si446x/radio.c **** 
 2422              		.loc 1 619 23 is_stmt 0 view .LVU579
 2423 002e 034B     		ldr	r3, .L128+4
 2424              	.LVL167:
 619:si446x/radio.c **** 
 2425              		.loc 1 619 23 view .LVU580
 2426 0030 0022     		movs	r2, #0
 2427 0032 1A60     		str	r2, [r3]
 621:si446x/radio.c **** }
 2428              		.loc 1 621 3 is_stmt 1 view .LVU581
 621:si446x/radio.c **** }
 2429              		.loc 1 621 10 is_stmt 0 view .LVU582
 2430 0034 EBE7     		b	.L123
 2431              	.L129:
 2432 0036 00BF     		.align	2
 2433              	.L128:
 2434 0038 00000000 		.word	.LANCHOR5
 2435 003c 00000000 		.word	.LANCHOR4
 2436              		.cfi_endproc
ARM GAS  /tmp/ccbkGk3h.s 			page 89


 2437              	.LFE94:
 2439              		.global	rx_buffer
 2440              		.global	tx_buffer
 2441              		.global	radio_interrupts
 2442              		.global	current_radio_state
 2443              		.section	.rodata
 2444              		.align	2
 2445              		.set	.LANCHOR1,. + 0
 2446              	.LC0:
 2447 0000 000000   		.ascii	"\000\000\000"
 2448 0003 00       		.space	1
 2449              	.LC1:
 2450 0004 0000     		.ascii	"\000\000"
 2451 0006 00       		.space	1
 2452 0007 00       		.space	1
 2453              	.LC10:
 2454 0008 010001C9 		.ascii	"\001\000\001\311\303\200"
 2454      C380
 2455 000e 0000     		.space	2
 2456              	.LC11:
 2457 0010 A98001E0 		.ascii	"\251\200\001\340x\000\"\""
 2457      78002222 
 2458              	.LC12:
 2459 0018 004E20   		.ascii	"\000N "
 2460 001b 00       		.space	1
 2461              	.LC13:
 2462 001c 000046   		.ascii	"\000\000F"
 2463 001f 00       		.space	1
 2464              	.LC14:
 2465 0020 009C40   		.ascii	"\000\234@"
 2466 0023 00       		.space	1
 2467              	.LC15:
 2468 0024 00008C   		.ascii	"\000\000\214"
 2469 0027 00       		.space	1
 2470              	.LC17:
 2471 0028 0002BB   		.ascii	"\000\002\273"
 2472 002b 00       		.space	1
 2473              	.LC18:
 2474 002c 012DD400 		.ascii	"\001-\324\000\000"
 2474      00
 2475 0031 000000   		.space	3
 2476              	.LC19:
 2477 0034 04140000 		.ascii	"\004\024\000\0001"
 2477      31
 2478 0039 000000   		.space	3
 2479              	.LC24:
 2480 003c 027100D1 		.ascii	"\002q\000\321\267\000"
 2480      B700
 2481 0042 0000     		.space	2
 2482              	.LC26:
 2483 0044 03AA008B 		.ascii	"\003\252\000\213\317\000F\002\302\000"
 2483      CF004602 
 2483      C200
 2484 004e 0000     		.space	2
 2485              	.LC29:
 2486 0050 0177015D 		.ascii	"\001w\001]\206\000\257\002\302\000"
 2486      8600AF02 
ARM GAS  /tmp/ccbkGk3h.s 			page 90


 2486      C200
 2487 005a 0000     		.space	2
 2488              	.LC30:
 2489 005c 848300DE 		.ascii	"\204\203\000\336\001\000"
 2489      0100
 2490              		.section	.bss.radio_interrupts,"aw",%nobits
 2491              		.align	2
 2492              		.set	.LANCHOR0,. + 0
 2495              	radio_interrupts:
 2496 0000 00000000 		.space	20
 2496      00000000 
 2496      00000000 
 2496      00000000 
 2496      00000000 
 2497              		.section	.bss.rx_buffer,"aw",%nobits
 2498              		.align	2
 2499              		.set	.LANCHOR5,. + 0
 2502              	rx_buffer:
 2503 0000 00000000 		.space	255
 2503      00000000 
 2503      00000000 
 2503      00000000 
 2503      00000000 
 2504              		.section	.bss.rx_tracker,"aw",%nobits
 2505              		.align	2
 2506              		.set	.LANCHOR4,. + 0
 2509              	rx_tracker:
 2510 0000 00000000 		.space	8
 2510      00000000 
 2511              		.section	.bss.tx_buffer,"aw",%nobits
 2512              		.align	2
 2513              		.set	.LANCHOR3,. + 0
 2516              	tx_buffer:
 2517 0000 00000000 		.space	255
 2517      00000000 
 2517      00000000 
 2517      00000000 
 2517      00000000 
 2518              		.section	.bss.tx_tracker,"aw",%nobits
 2519              		.align	2
 2520              		.set	.LANCHOR2,. + 0
 2523              	tx_tracker:
 2524 0000 00000000 		.space	8
 2524      00000000 
 2525              		.section	.data.current_radio_state,"aw"
 2526              		.set	.LANCHOR6,. + 0
 2529              	current_radio_state:
 2530 0000 03       		.byte	3
 2531              		.text
 2532              	.Letext0:
 2533              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2534              		.file 5 "si446x/radio.h"
 2535              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 2536              		.file 7 "si446x/si446x_ctrl.h"
 2537              		.file 8 "Core/Inc/watchdog.h"
 2538              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 2539              		.file 10 "<built-in>"
ARM GAS  /tmp/ccbkGk3h.s 			page 91


ARM GAS  /tmp/ccbkGk3h.s 			page 92


DEFINED SYMBOLS
                            *ABS*:0000000000000000 radio.c
     /tmp/ccbkGk3h.s:16     .text.radio_reset:0000000000000000 $t
     /tmp/ccbkGk3h.s:24     .text.radio_reset:0000000000000000 radio_reset
     /tmp/ccbkGk3h.s:75     .text.radio_reset:0000000000000024 $d
     /tmp/ccbkGk3h.s:80     .text.read_interrupts:0000000000000000 $t
     /tmp/ccbkGk3h.s:87     .text.read_interrupts:0000000000000000 read_interrupts
     /tmp/ccbkGk3h.s:250    .text.read_interrupts:00000000000000b4 $d
     /tmp/ccbkGk3h.s:255    .text.clear_interrupts:0000000000000000 $t
     /tmp/ccbkGk3h.s:262    .text.clear_interrupts:0000000000000000 clear_interrupts
     /tmp/ccbkGk3h.s:305    .text.clear_interrupts:0000000000000030 $d
     /tmp/ccbkGk3h.s:311    .text.set_properties:0000000000000000 $t
     /tmp/ccbkGk3h.s:318    .text.set_properties:0000000000000000 set_properties
     /tmp/ccbkGk3h.s:403    .text.radio_init_interrupt:0000000000000000 $t
     /tmp/ccbkGk3h.s:410    .text.radio_init_interrupt:0000000000000000 radio_init_interrupt
     /tmp/ccbkGk3h.s:507    .text.radio_init_interrupt:000000000000006c $d
     /tmp/ccbkGk3h.s:514    .text.radio_get_id:0000000000000000 $t
     /tmp/ccbkGk3h.s:521    .text.radio_get_id:0000000000000000 radio_get_id
     /tmp/ccbkGk3h.s:576    .text.radio_sleep:0000000000000000 $t
     /tmp/ccbkGk3h.s:583    .text.radio_sleep:0000000000000000 radio_sleep
     /tmp/ccbkGk3h.s:608    .text.radio_sleep:000000000000000c $d
     /tmp/ccbkGk3h.s:613    .text.radio_get_state:0000000000000000 $t
     /tmp/ccbkGk3h.s:620    .text.radio_get_state:0000000000000000 radio_get_state
     /tmp/ccbkGk3h.s:660    .text.radio_get_state:000000000000002c $d
     /tmp/ccbkGk3h.s:665    .text.radio_set_state:0000000000000000 $t
     /tmp/ccbkGk3h.s:672    .text.radio_set_state:0000000000000000 radio_set_state
     /tmp/ccbkGk3h.s:711    .rodata.print_state.str1.4:0000000000000000 $d
     /tmp/ccbkGk3h.s:736    .text.print_state:0000000000000000 $t
     /tmp/ccbkGk3h.s:743    .text.print_state:0000000000000000 print_state
     /tmp/ccbkGk3h.s:763    .text.print_state:000000000000000e $d
     /tmp/ccbkGk3h.s:858    .text.print_state:0000000000000058 $d
     /tmp/ccbkGk3h.s:870    .text.radio_set_power:0000000000000000 $t
     /tmp/ccbkGk3h.s:877    .text.radio_set_power:0000000000000000 radio_set_power
     /tmp/ccbkGk3h.s:935    .text.radio_init:0000000000000000 $t
     /tmp/ccbkGk3h.s:942    .text.radio_init:0000000000000000 radio_init
     /tmp/ccbkGk3h.s:1024   .text.radio_init:0000000000000060 $d
     /tmp/ccbkGk3h.s:1029   .text.radio_init_morse:0000000000000000 $t
     /tmp/ccbkGk3h.s:1036   .text.radio_init_morse:0000000000000000 radio_init_morse
     /tmp/ccbkGk3h.s:1090   .text.radio_init_morse:0000000000000048 $d
     /tmp/ccbkGk3h.s:1096   .rodata.radio_init_gfsk.str1.4:0000000000000000 $d
     /tmp/ccbkGk3h.s:1103   .text.radio_init_gfsk:0000000000000000 $t
     /tmp/ccbkGk3h.s:1110   .text.radio_init_gfsk:0000000000000000 radio_init_gfsk
     /tmp/ccbkGk3h.s:1394   .text.radio_init_gfsk:00000000000001b8 $d
     /tmp/ccbkGk3h.s:1407   .text.tx_next_fragment:0000000000000000 $t
     /tmp/ccbkGk3h.s:1414   .text.tx_next_fragment:0000000000000000 tx_next_fragment
     /tmp/ccbkGk3h.s:1516   .text.tx_next_fragment:0000000000000064 $d
     /tmp/ccbkGk3h.s:1523   .text.rx_next_fragment:0000000000000000 $t
     /tmp/ccbkGk3h.s:1530   .text.rx_next_fragment:0000000000000000 rx_next_fragment
     /tmp/ccbkGk3h.s:1607   .text.rx_next_fragment:0000000000000048 $d
     /tmp/ccbkGk3h.s:1613   .text.radio_tx_gfsk:0000000000000000 $t
     /tmp/ccbkGk3h.s:1620   .text.radio_tx_gfsk:0000000000000000 radio_tx_gfsk
     /tmp/ccbkGk3h.s:1759   .text.radio_tx_gfsk:0000000000000080 $d
     /tmp/ccbkGk3h.s:1767   .text.EXTI1_IRQHandler:0000000000000000 $t
     /tmp/ccbkGk3h.s:1774   .text.EXTI1_IRQHandler:0000000000000000 EXTI1_IRQHandler
     /tmp/ccbkGk3h.s:1874   .text.EXTI1_IRQHandler:0000000000000064 $d
     /tmp/ccbkGk3h.s:1881   .text.radio_available:0000000000000000 $t
     /tmp/ccbkGk3h.s:1888   .text.radio_available:0000000000000000 radio_available
ARM GAS  /tmp/ccbkGk3h.s 			page 93


     /tmp/ccbkGk3h.s:1939   .text.radio_available:0000000000000030 $d
     /tmp/ccbkGk3h.s:1944   .rodata.radio_set_rx_mode.str1.4:0000000000000000 $d
     /tmp/ccbkGk3h.s:1972   .text.radio_set_rx_mode:0000000000000000 $t
     /tmp/ccbkGk3h.s:1979   .text.radio_set_rx_mode:0000000000000000 radio_set_rx_mode
     /tmp/ccbkGk3h.s:2326   .text.radio_set_rx_mode:0000000000000250 $d
     /tmp/ccbkGk3h.s:2347   .text.radio_rx_gfsk:0000000000000000 $t
     /tmp/ccbkGk3h.s:2354   .text.radio_rx_gfsk:0000000000000000 radio_rx_gfsk
     /tmp/ccbkGk3h.s:2434   .text.radio_rx_gfsk:0000000000000038 $d
     /tmp/ccbkGk3h.s:2502   .bss.rx_buffer:0000000000000000 rx_buffer
     /tmp/ccbkGk3h.s:2516   .bss.tx_buffer:0000000000000000 tx_buffer
     /tmp/ccbkGk3h.s:2495   .bss.radio_interrupts:0000000000000000 radio_interrupts
     /tmp/ccbkGk3h.s:2529   .data.current_radio_state:0000000000000000 current_radio_state
     /tmp/ccbkGk3h.s:2444   .rodata:0000000000000000 $d
     /tmp/ccbkGk3h.s:2491   .bss.radio_interrupts:0000000000000000 $d
     /tmp/ccbkGk3h.s:2498   .bss.rx_buffer:0000000000000000 $d
     /tmp/ccbkGk3h.s:2505   .bss.rx_tracker:0000000000000000 $d
     /tmp/ccbkGk3h.s:2509   .bss.rx_tracker:0000000000000000 rx_tracker
     /tmp/ccbkGk3h.s:2512   .bss.tx_buffer:0000000000000000 $d
     /tmp/ccbkGk3h.s:2519   .bss.tx_tracker:0000000000000000 $d
     /tmp/ccbkGk3h.s:2523   .bss.tx_tracker:0000000000000000 tx_tracker
     /tmp/ccbkGk3h.s:772    .text.print_state:0000000000000017 $d
     /tmp/ccbkGk3h.s:772    .text.print_state:0000000000000018 $t

UNDEFINED SYMBOLS
HAL_Delay
si446x_ctrl_send_cmd
si446x_ctrl_get_response
si446x_ctrl_send_cmd_stream
si446x_ctrl_wait_cts
puts
si446x_hal_init
watchdog_toggle
si446x_ctrl_write_tx_fifo
si446x_ctrl_read_rx_fifo
