{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422068854564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422068854565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 23 22:07:34 2015 " "Processing started: Fri Jan 23 22:07:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422068854565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422068854565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422068854565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1422068855953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857664 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857684 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-arch " "Found design unit 1: cache-arch" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857688 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behavior " "Found design unit 1: cache_tb-behavior" {  } { { "vhdl/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857699 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM-arch " "Found design unit 1: cache_SRAM-arch" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857703 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM " "Found entity 1: cache_SRAM" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM_tb-behavior " "Found design unit 1: cache_SRAM_tb-behavior" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857715 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM_tb " "Found entity 1: cache_SRAM_tb" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068857715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068857715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422068858531 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_readdata cache.vhd(30) " "VHDL Signal Declaration warning at cache.vhd(30): used implicit default value for signal \"s_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422068858650 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_write cache.vhd(39) " "VHDL Signal Declaration warning at cache.vhd(39): used implicit default value for signal \"m_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422068858652 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_writedata cache.vhd(40) " "VHDL Signal Declaration warning at cache.vhd(40): used implicit default value for signal \"m_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422068858652 "|cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata cache.vhd(54) " "Verilog HDL or VHDL warning at cache.vhd(54): object \"readdata\" assigned a value but never read" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422068858728 "|cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addr_offset cache.vhd(59) " "Verilog HDL or VHDL warning at cache.vhd(59): object \"s_addr_offset\" assigned a value but never read" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1422068858729 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata_tag cache.vhd(74) " "VHDL Signal Declaration warning at cache.vhd(74): used implicit default value for signal \"writedata_tag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422068858729 "|cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_tag cache.vhd(77) " "VHDL Signal Declaration warning at cache.vhd(77): used implicit default value for signal \"write_tag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1422068858729 "|cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:tag_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:tag_SRAM\"" {  } { { "vhdl/cache.vhd" "tag_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068859860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:word_zero_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:word_zero_SRAM\"" {  } { { "vhdl/cache.vhd" "word_zero_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068859915 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_SRAM:tag_SRAM\|mem_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_SRAM:tag_SRAM\|mem_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1422068865115 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1422068865115 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1422068865115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0 " "Elaborated megafunction instantiation \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068866453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0 " "Instantiated megafunction \"cache_SRAM:tag_SRAM\|altsyncram:mem_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422068866455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422068866455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au31 " "Found entity 1: altsyncram_au31" {  } { { "db/altsyncram_au31.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/db/altsyncram_au31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422068866967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422068866967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[0\] GND " "Pin \"s_readdata\[0\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[1\] GND " "Pin \"s_readdata\[1\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[2\] GND " "Pin \"s_readdata\[2\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[3\] GND " "Pin \"s_readdata\[3\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[4\] GND " "Pin \"s_readdata\[4\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[5\] GND " "Pin \"s_readdata\[5\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[6\] GND " "Pin \"s_readdata\[6\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[7\] GND " "Pin \"s_readdata\[7\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[8\] GND " "Pin \"s_readdata\[8\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[9\] GND " "Pin \"s_readdata\[9\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[10\] GND " "Pin \"s_readdata\[10\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[11\] GND " "Pin \"s_readdata\[11\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[12\] GND " "Pin \"s_readdata\[12\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[13\] GND " "Pin \"s_readdata\[13\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[14\] GND " "Pin \"s_readdata\[14\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[15\] GND " "Pin \"s_readdata\[15\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[16\] GND " "Pin \"s_readdata\[16\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[17\] GND " "Pin \"s_readdata\[17\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[18\] GND " "Pin \"s_readdata\[18\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[19\] GND " "Pin \"s_readdata\[19\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[20\] GND " "Pin \"s_readdata\[20\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[21\] GND " "Pin \"s_readdata\[21\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[22\] GND " "Pin \"s_readdata\[22\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[23\] GND " "Pin \"s_readdata\[23\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[24\] GND " "Pin \"s_readdata\[24\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[25\] GND " "Pin \"s_readdata\[25\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[26\] GND " "Pin \"s_readdata\[26\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[27\] GND " "Pin \"s_readdata\[27\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[28\] GND " "Pin \"s_readdata\[28\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[29\] GND " "Pin \"s_readdata\[29\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[30\] GND " "Pin \"s_readdata\[30\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[31\] GND " "Pin \"s_readdata\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|s_readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_addr\[31\] GND " "Pin \"m_addr\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_addr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_read VCC " "Pin \"m_read\" is stuck at VCC" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_read"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_write GND " "Pin \"m_write\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[0\] GND " "Pin \"m_writedata\[0\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[1\] GND " "Pin \"m_writedata\[1\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[2\] GND " "Pin \"m_writedata\[2\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[3\] GND " "Pin \"m_writedata\[3\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[4\] GND " "Pin \"m_writedata\[4\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[5\] GND " "Pin \"m_writedata\[5\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[6\] GND " "Pin \"m_writedata\[6\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[7\] GND " "Pin \"m_writedata\[7\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[8\] GND " "Pin \"m_writedata\[8\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[9\] GND " "Pin \"m_writedata\[9\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[10\] GND " "Pin \"m_writedata\[10\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[11\] GND " "Pin \"m_writedata\[11\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[12\] GND " "Pin \"m_writedata\[12\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[13\] GND " "Pin \"m_writedata\[13\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[14\] GND " "Pin \"m_writedata\[14\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[15\] GND " "Pin \"m_writedata\[15\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[16\] GND " "Pin \"m_writedata\[16\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[17\] GND " "Pin \"m_writedata\[17\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[18\] GND " "Pin \"m_writedata\[18\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[19\] GND " "Pin \"m_writedata\[19\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[20\] GND " "Pin \"m_writedata\[20\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[21\] GND " "Pin \"m_writedata\[21\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[22\] GND " "Pin \"m_writedata\[22\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[23\] GND " "Pin \"m_writedata\[23\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[24\] GND " "Pin \"m_writedata\[24\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[25\] GND " "Pin \"m_writedata\[25\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[26\] GND " "Pin \"m_writedata\[26\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[27\] GND " "Pin \"m_writedata\[27\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[28\] GND " "Pin \"m_writedata\[28\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[29\] GND " "Pin \"m_writedata\[29\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[30\] GND " "Pin \"m_writedata\[30\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_writedata\[31\] GND " "Pin \"m_writedata\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422068869103 "|cache|m_writedata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422068869103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1422068870064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1422068870742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422068873486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068873486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[0\] " "No output dependent on input pin \"s_addr\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[1\] " "No output dependent on input pin \"s_addr\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[0\] " "No output dependent on input pin \"s_writedata\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[1\] " "No output dependent on input pin \"s_writedata\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[2\] " "No output dependent on input pin \"s_writedata\[2\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[3\] " "No output dependent on input pin \"s_writedata\[3\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[4\] " "No output dependent on input pin \"s_writedata\[4\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[5\] " "No output dependent on input pin \"s_writedata\[5\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[6\] " "No output dependent on input pin \"s_writedata\[6\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[7\] " "No output dependent on input pin \"s_writedata\[7\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[8\] " "No output dependent on input pin \"s_writedata\[8\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[9\] " "No output dependent on input pin \"s_writedata\[9\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[10\] " "No output dependent on input pin \"s_writedata\[10\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[11\] " "No output dependent on input pin \"s_writedata\[11\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[12\] " "No output dependent on input pin \"s_writedata\[12\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[13\] " "No output dependent on input pin \"s_writedata\[13\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[14\] " "No output dependent on input pin \"s_writedata\[14\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[15\] " "No output dependent on input pin \"s_writedata\[15\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[16\] " "No output dependent on input pin \"s_writedata\[16\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[17\] " "No output dependent on input pin \"s_writedata\[17\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[18\] " "No output dependent on input pin \"s_writedata\[18\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[19\] " "No output dependent on input pin \"s_writedata\[19\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[20\] " "No output dependent on input pin \"s_writedata\[20\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[21\] " "No output dependent on input pin \"s_writedata\[21\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[22\] " "No output dependent on input pin \"s_writedata\[22\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[23\] " "No output dependent on input pin \"s_writedata\[23\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[24\] " "No output dependent on input pin \"s_writedata\[24\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[25\] " "No output dependent on input pin \"s_writedata\[25\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[26\] " "No output dependent on input pin \"s_writedata\[26\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[27\] " "No output dependent on input pin \"s_writedata\[27\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[28\] " "No output dependent on input pin \"s_writedata\[28\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[29\] " "No output dependent on input pin \"s_writedata\[29\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[30\] " "No output dependent on input pin \"s_writedata\[30\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_writedata\[31\] " "No output dependent on input pin \"s_writedata\[31\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|s_writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[0\] " "No output dependent on input pin \"m_readdata\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[1\] " "No output dependent on input pin \"m_readdata\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[2\] " "No output dependent on input pin \"m_readdata\[2\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[3\] " "No output dependent on input pin \"m_readdata\[3\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[4\] " "No output dependent on input pin \"m_readdata\[4\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[5\] " "No output dependent on input pin \"m_readdata\[5\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[6\] " "No output dependent on input pin \"m_readdata\[6\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[7\] " "No output dependent on input pin \"m_readdata\[7\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[8\] " "No output dependent on input pin \"m_readdata\[8\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[9\] " "No output dependent on input pin \"m_readdata\[9\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[10\] " "No output dependent on input pin \"m_readdata\[10\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[11\] " "No output dependent on input pin \"m_readdata\[11\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[12\] " "No output dependent on input pin \"m_readdata\[12\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[13\] " "No output dependent on input pin \"m_readdata\[13\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[14\] " "No output dependent on input pin \"m_readdata\[14\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[15\] " "No output dependent on input pin \"m_readdata\[15\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[16\] " "No output dependent on input pin \"m_readdata\[16\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[17\] " "No output dependent on input pin \"m_readdata\[17\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[18\] " "No output dependent on input pin \"m_readdata\[18\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[19\] " "No output dependent on input pin \"m_readdata\[19\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[20\] " "No output dependent on input pin \"m_readdata\[20\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[21\] " "No output dependent on input pin \"m_readdata\[21\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[22\] " "No output dependent on input pin \"m_readdata\[22\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[23\] " "No output dependent on input pin \"m_readdata\[23\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[24\] " "No output dependent on input pin \"m_readdata\[24\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[25\] " "No output dependent on input pin \"m_readdata\[25\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[26\] " "No output dependent on input pin \"m_readdata\[26\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[27\] " "No output dependent on input pin \"m_readdata\[27\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[28\] " "No output dependent on input pin \"m_readdata\[28\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[29\] " "No output dependent on input pin \"m_readdata\[29\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[30\] " "No output dependent on input pin \"m_readdata\[30\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[31\] " "No output dependent on input pin \"m_readdata\[31\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422068875398 "|cache|m_readdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422068875398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422068875424 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422068875424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422068875424 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1422068875424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422068875424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422068875731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 23 22:07:55 2015 " "Processing ended: Fri Jan 23 22:07:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422068875731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422068875731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422068875731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422068875731 ""}
