function verifyClosedLoopLimitCycle(controller, plant, intBits, fracBits, rangeMax, rangeMin, realization, kbound, connectionMode, varargin)
%
% Checks limit cycle property violation for closed-loop digital systems using a bounded model checking tool.
% Function: verifyClosedLoopLimitCycle(controller, plant, intBits, fracBits, rangeMax, rangeMin, realization, kbound, connectionMode)
%
% Where
%   controller: represents a controller represented in transfer-function;
%   plant: represents a plant represented in transfer-function;
%   intBits: represents the integer bits part;
%   fracBits: represents the fractionary bits part;
%   rangeMax: represents the maximum dynamical range;
%   rangeMin: represents the minimum dynamical range;
%   realization: set the realization for the Digital-System (DFI, DFII, TDFII, DDFI, DDFII, and TDDFII);
%   kbound: sets the k bound of verification;
%   connectionMode: set the connection mode for the closed-loop system (SERIES or FEEDBACK);
%
%  The 'controller' and 'plant' must be structed as follow:
%  system = tf(den,num,ts): transfer function representation (den - denominator, num - numerator, ts - sample time);
%  or system = c2d(sys,ts): if the digital system should be discretized
%  
%  See also TF and C2D.
%
% Another usage form is adding other parameters (optional parameters) as follow:
%
% verifyClosedLoopLimitCycle(controller, plant, intBits, fracBits, rangeMax, rangeMin, realization, kbound, connectionMode, bmc, solver, ovmode, rmode, emode, timeout)
%
%
% Where
%  bmc: set the BMC back-end for DSVerifier (ESBMC or CBMC);
%  solver: use the specified solver in BMC back-end which could be 'Z3', 'boolector', 'yices', 'cvc4', 'minisat';
%  ovmode: set the overflow mode which could be 'WRAPAROUND' or 'SATURATE';
%  rmode: set the rounding mode which could be 'ROUNDING', 'FLOOR', or 'CEIL';
%  emode: set the error mode which could be 'ABSOLUTE' or 'RELATIVE';
%  timeout: configure time limit, integer followed by {s,m,h} (for ESBMC only).
%
% Example of usage:
%  numplant = [...];
%  denplant = [...];
%  plant = tf(denplant,numplant,ts);
%  numcontrol = [...];
%  dencontrol = [...];
%  controller = tf(dencontrol,numcontrol,ts);
%
%  verifyClosedLoopLimitCycle(controller, plant, 2, 10, 1, -1, 'DFI', 'SERIES');
%  VERIFICATION FAILED!
%
% Author: Lennon Chaves
% Federal University of Amazonas
% December 2016
%

global property;
%setting the DSVERIFIER_HOME
verificationSetup();

%generating struct with sytem and its implementations.
digitalSystem.controller = controller;
digitalSystem.plant = plant;
digitalSystem.impl.frac_bits = fracBits;
digitalSystem.impl.int_bits = intBits;
digitalSystem.range.max = rangeMax;
digitalSystem.range.min = rangeMin;

%translate to ANSI-C file
verificationParser(digitalSystem,'cl',0,realization);

%verifying using DSVerifier command-line
property = 'LIMIT_CYCLE_CLOSED_LOOP';
extra_param = getExtraParams(nargin,varargin,'cl',property, realization);
command_line = [' --property ' property ' --realization ' realization ' --x-size ' num2str(kbound) ' --connection-mode ' connectionMode extra_param];
verificationExecution(command_line,'cl');

%report the verification
output = verificationReport('output.out','cl');
disp(output);

end

