// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
#ifndef CALIPTRA_REG_HEADER
#define CALIPTRA_REG_HEADER


#define CLP_BASE_ADDR                                                                               (0x0)
#define CLP_DOE_REG_BASE_ADDR                                                                       (0x10000000)
#define CLP_DOE_REG_DOE_IV_0                                                                        (0x10000000)
#define DOE_REG_DOE_IV_0                                                                            (0x0)
#define CLP_DOE_REG_DOE_IV_1                                                                        (0x10000004)
#define DOE_REG_DOE_IV_1                                                                            (0x4)
#define CLP_DOE_REG_DOE_IV_2                                                                        (0x10000008)
#define DOE_REG_DOE_IV_2                                                                            (0x8)
#define CLP_DOE_REG_DOE_IV_3                                                                        (0x1000000c)
#define DOE_REG_DOE_IV_3                                                                            (0xc)
#define CLP_DOE_REG_DOE_CTRL                                                                        (0x10000010)
#define DOE_REG_DOE_CTRL                                                                            (0x10)
#define DOE_REG_DOE_CTRL_CMD_LOW                                                                    (0)
#define DOE_REG_DOE_CTRL_CMD_MASK                                                                   (0x3)
#define DOE_REG_DOE_CTRL_DEST_LOW                                                                   (2)
#define DOE_REG_DOE_CTRL_DEST_MASK                                                                  (0x7c)
#define CLP_DOE_REG_DOE_STATUS                                                                      (0x10000014)
#define DOE_REG_DOE_STATUS                                                                          (0x14)
#define DOE_REG_DOE_STATUS_READY_LOW                                                                (0)
#define DOE_REG_DOE_STATUS_READY_MASK                                                               (0x1)
#define DOE_REG_DOE_STATUS_VALID_LOW                                                                (1)
#define DOE_REG_DOE_STATUS_VALID_MASK                                                               (0x2)
#define DOE_REG_DOE_STATUS_UDS_FLOW_DONE_LOW                                                        (2)
#define DOE_REG_DOE_STATUS_UDS_FLOW_DONE_MASK                                                       (0x4)
#define DOE_REG_DOE_STATUS_FE_FLOW_DONE_LOW                                                         (3)
#define DOE_REG_DOE_STATUS_FE_FLOW_DONE_MASK                                                        (0x8)
#define DOE_REG_DOE_STATUS_DEOBF_SECRETS_CLEARED_LOW                                                (4)
#define DOE_REG_DOE_STATUS_DEOBF_SECRETS_CLEARED_MASK                                               (0x10)
#define CLP_DOE_REG_INTR_BLOCK_RF_START                                                             (0x10000800)
#define CLP_DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10000800)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x800)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x10000804)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x804)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                        (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                         (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                        (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                         (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                        (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10000808)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x808)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x1000080c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x80c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10000810)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x810)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x10000814)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x814)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                  (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                 (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                  (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                 (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                  (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                 (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                  (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                 (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10000818)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x818)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x1000081c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x81c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                     (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                    (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                     (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                    (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                     (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                    (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                     (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                    (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10000820)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x820)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                               (0x10000900)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                   (0x900)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                               (0x10000904)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                   (0x904)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                               (0x10000908)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                   (0x908)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                               (0x1000090c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                   (0x90c)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10000980)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x980)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                          (0x10000a00)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                              (0xa00)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                          (0x10000a04)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                              (0xa04)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                          (0x10000a08)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                              (0xa08)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                          (0x10000a0c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                              (0xa0c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10000a10)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0xa10)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_BASE_ADDR                                                                       (0x10008000)
#define CLP_ECC_REG_ECC_NAME_0                                                                      (0x10008000)
#define ECC_REG_ECC_NAME_0                                                                          (0x0)
#define CLP_ECC_REG_ECC_NAME_1                                                                      (0x10008004)
#define ECC_REG_ECC_NAME_1                                                                          (0x4)
#define CLP_ECC_REG_ECC_VERSION_0                                                                   (0x10008008)
#define ECC_REG_ECC_VERSION_0                                                                       (0x8)
#define CLP_ECC_REG_ECC_VERSION_1                                                                   (0x1000800c)
#define ECC_REG_ECC_VERSION_1                                                                       (0xc)
#define CLP_ECC_REG_ECC_CTRL                                                                        (0x10008010)
#define ECC_REG_ECC_CTRL                                                                            (0x10)
#define ECC_REG_ECC_CTRL_CTRL_LOW                                                                   (0)
#define ECC_REG_ECC_CTRL_CTRL_MASK                                                                  (0x3)
#define ECC_REG_ECC_CTRL_ZEROIZE_LOW                                                                (2)
#define ECC_REG_ECC_CTRL_ZEROIZE_MASK                                                               (0x4)
#define ECC_REG_ECC_CTRL_PCR_SIGN_LOW                                                               (3)
#define ECC_REG_ECC_CTRL_PCR_SIGN_MASK                                                              (0x8)
#define ECC_REG_ECC_CTRL_DH_SHAREDKEY_LOW                                                           (4)
#define ECC_REG_ECC_CTRL_DH_SHAREDKEY_MASK                                                          (0x10)
#define CLP_ECC_REG_ECC_STATUS                                                                      (0x10008018)
#define ECC_REG_ECC_STATUS                                                                          (0x18)
#define ECC_REG_ECC_STATUS_READY_LOW                                                                (0)
#define ECC_REG_ECC_STATUS_READY_MASK                                                               (0x1)
#define ECC_REG_ECC_STATUS_VALID_LOW                                                                (1)
#define ECC_REG_ECC_STATUS_VALID_MASK                                                               (0x2)
#define CLP_ECC_REG_ECC_SEED_0                                                                      (0x10008080)
#define ECC_REG_ECC_SEED_0                                                                          (0x80)
#define CLP_ECC_REG_ECC_SEED_1                                                                      (0x10008084)
#define ECC_REG_ECC_SEED_1                                                                          (0x84)
#define CLP_ECC_REG_ECC_SEED_2                                                                      (0x10008088)
#define ECC_REG_ECC_SEED_2                                                                          (0x88)
#define CLP_ECC_REG_ECC_SEED_3                                                                      (0x1000808c)
#define ECC_REG_ECC_SEED_3                                                                          (0x8c)
#define CLP_ECC_REG_ECC_SEED_4                                                                      (0x10008090)
#define ECC_REG_ECC_SEED_4                                                                          (0x90)
#define CLP_ECC_REG_ECC_SEED_5                                                                      (0x10008094)
#define ECC_REG_ECC_SEED_5                                                                          (0x94)
#define CLP_ECC_REG_ECC_SEED_6                                                                      (0x10008098)
#define ECC_REG_ECC_SEED_6                                                                          (0x98)
#define CLP_ECC_REG_ECC_SEED_7                                                                      (0x1000809c)
#define ECC_REG_ECC_SEED_7                                                                          (0x9c)
#define CLP_ECC_REG_ECC_SEED_8                                                                      (0x100080a0)
#define ECC_REG_ECC_SEED_8                                                                          (0xa0)
#define CLP_ECC_REG_ECC_SEED_9                                                                      (0x100080a4)
#define ECC_REG_ECC_SEED_9                                                                          (0xa4)
#define CLP_ECC_REG_ECC_SEED_10                                                                     (0x100080a8)
#define ECC_REG_ECC_SEED_10                                                                         (0xa8)
#define CLP_ECC_REG_ECC_SEED_11                                                                     (0x100080ac)
#define ECC_REG_ECC_SEED_11                                                                         (0xac)
#define CLP_ECC_REG_ECC_MSG_0                                                                       (0x10008100)
#define ECC_REG_ECC_MSG_0                                                                           (0x100)
#define CLP_ECC_REG_ECC_MSG_1                                                                       (0x10008104)
#define ECC_REG_ECC_MSG_1                                                                           (0x104)
#define CLP_ECC_REG_ECC_MSG_2                                                                       (0x10008108)
#define ECC_REG_ECC_MSG_2                                                                           (0x108)
#define CLP_ECC_REG_ECC_MSG_3                                                                       (0x1000810c)
#define ECC_REG_ECC_MSG_3                                                                           (0x10c)
#define CLP_ECC_REG_ECC_MSG_4                                                                       (0x10008110)
#define ECC_REG_ECC_MSG_4                                                                           (0x110)
#define CLP_ECC_REG_ECC_MSG_5                                                                       (0x10008114)
#define ECC_REG_ECC_MSG_5                                                                           (0x114)
#define CLP_ECC_REG_ECC_MSG_6                                                                       (0x10008118)
#define ECC_REG_ECC_MSG_6                                                                           (0x118)
#define CLP_ECC_REG_ECC_MSG_7                                                                       (0x1000811c)
#define ECC_REG_ECC_MSG_7                                                                           (0x11c)
#define CLP_ECC_REG_ECC_MSG_8                                                                       (0x10008120)
#define ECC_REG_ECC_MSG_8                                                                           (0x120)
#define CLP_ECC_REG_ECC_MSG_9                                                                       (0x10008124)
#define ECC_REG_ECC_MSG_9                                                                           (0x124)
#define CLP_ECC_REG_ECC_MSG_10                                                                      (0x10008128)
#define ECC_REG_ECC_MSG_10                                                                          (0x128)
#define CLP_ECC_REG_ECC_MSG_11                                                                      (0x1000812c)
#define ECC_REG_ECC_MSG_11                                                                          (0x12c)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_0                                                               (0x10008180)
#define ECC_REG_ECC_PRIVKEY_OUT_0                                                                   (0x180)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_1                                                               (0x10008184)
#define ECC_REG_ECC_PRIVKEY_OUT_1                                                                   (0x184)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_2                                                               (0x10008188)
#define ECC_REG_ECC_PRIVKEY_OUT_2                                                                   (0x188)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_3                                                               (0x1000818c)
#define ECC_REG_ECC_PRIVKEY_OUT_3                                                                   (0x18c)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_4                                                               (0x10008190)
#define ECC_REG_ECC_PRIVKEY_OUT_4                                                                   (0x190)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_5                                                               (0x10008194)
#define ECC_REG_ECC_PRIVKEY_OUT_5                                                                   (0x194)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_6                                                               (0x10008198)
#define ECC_REG_ECC_PRIVKEY_OUT_6                                                                   (0x198)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_7                                                               (0x1000819c)
#define ECC_REG_ECC_PRIVKEY_OUT_7                                                                   (0x19c)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_8                                                               (0x100081a0)
#define ECC_REG_ECC_PRIVKEY_OUT_8                                                                   (0x1a0)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_9                                                               (0x100081a4)
#define ECC_REG_ECC_PRIVKEY_OUT_9                                                                   (0x1a4)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_10                                                              (0x100081a8)
#define ECC_REG_ECC_PRIVKEY_OUT_10                                                                  (0x1a8)
#define CLP_ECC_REG_ECC_PRIVKEY_OUT_11                                                              (0x100081ac)
#define ECC_REG_ECC_PRIVKEY_OUT_11                                                                  (0x1ac)
#define CLP_ECC_REG_ECC_PUBKEY_X_0                                                                  (0x10008200)
#define ECC_REG_ECC_PUBKEY_X_0                                                                      (0x200)
#define CLP_ECC_REG_ECC_PUBKEY_X_1                                                                  (0x10008204)
#define ECC_REG_ECC_PUBKEY_X_1                                                                      (0x204)
#define CLP_ECC_REG_ECC_PUBKEY_X_2                                                                  (0x10008208)
#define ECC_REG_ECC_PUBKEY_X_2                                                                      (0x208)
#define CLP_ECC_REG_ECC_PUBKEY_X_3                                                                  (0x1000820c)
#define ECC_REG_ECC_PUBKEY_X_3                                                                      (0x20c)
#define CLP_ECC_REG_ECC_PUBKEY_X_4                                                                  (0x10008210)
#define ECC_REG_ECC_PUBKEY_X_4                                                                      (0x210)
#define CLP_ECC_REG_ECC_PUBKEY_X_5                                                                  (0x10008214)
#define ECC_REG_ECC_PUBKEY_X_5                                                                      (0x214)
#define CLP_ECC_REG_ECC_PUBKEY_X_6                                                                  (0x10008218)
#define ECC_REG_ECC_PUBKEY_X_6                                                                      (0x218)
#define CLP_ECC_REG_ECC_PUBKEY_X_7                                                                  (0x1000821c)
#define ECC_REG_ECC_PUBKEY_X_7                                                                      (0x21c)
#define CLP_ECC_REG_ECC_PUBKEY_X_8                                                                  (0x10008220)
#define ECC_REG_ECC_PUBKEY_X_8                                                                      (0x220)
#define CLP_ECC_REG_ECC_PUBKEY_X_9                                                                  (0x10008224)
#define ECC_REG_ECC_PUBKEY_X_9                                                                      (0x224)
#define CLP_ECC_REG_ECC_PUBKEY_X_10                                                                 (0x10008228)
#define ECC_REG_ECC_PUBKEY_X_10                                                                     (0x228)
#define CLP_ECC_REG_ECC_PUBKEY_X_11                                                                 (0x1000822c)
#define ECC_REG_ECC_PUBKEY_X_11                                                                     (0x22c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_0                                                                  (0x10008280)
#define ECC_REG_ECC_PUBKEY_Y_0                                                                      (0x280)
#define CLP_ECC_REG_ECC_PUBKEY_Y_1                                                                  (0x10008284)
#define ECC_REG_ECC_PUBKEY_Y_1                                                                      (0x284)
#define CLP_ECC_REG_ECC_PUBKEY_Y_2                                                                  (0x10008288)
#define ECC_REG_ECC_PUBKEY_Y_2                                                                      (0x288)
#define CLP_ECC_REG_ECC_PUBKEY_Y_3                                                                  (0x1000828c)
#define ECC_REG_ECC_PUBKEY_Y_3                                                                      (0x28c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_4                                                                  (0x10008290)
#define ECC_REG_ECC_PUBKEY_Y_4                                                                      (0x290)
#define CLP_ECC_REG_ECC_PUBKEY_Y_5                                                                  (0x10008294)
#define ECC_REG_ECC_PUBKEY_Y_5                                                                      (0x294)
#define CLP_ECC_REG_ECC_PUBKEY_Y_6                                                                  (0x10008298)
#define ECC_REG_ECC_PUBKEY_Y_6                                                                      (0x298)
#define CLP_ECC_REG_ECC_PUBKEY_Y_7                                                                  (0x1000829c)
#define ECC_REG_ECC_PUBKEY_Y_7                                                                      (0x29c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_8                                                                  (0x100082a0)
#define ECC_REG_ECC_PUBKEY_Y_8                                                                      (0x2a0)
#define CLP_ECC_REG_ECC_PUBKEY_Y_9                                                                  (0x100082a4)
#define ECC_REG_ECC_PUBKEY_Y_9                                                                      (0x2a4)
#define CLP_ECC_REG_ECC_PUBKEY_Y_10                                                                 (0x100082a8)
#define ECC_REG_ECC_PUBKEY_Y_10                                                                     (0x2a8)
#define CLP_ECC_REG_ECC_PUBKEY_Y_11                                                                 (0x100082ac)
#define ECC_REG_ECC_PUBKEY_Y_11                                                                     (0x2ac)
#define CLP_ECC_REG_ECC_SIGN_R_0                                                                    (0x10008300)
#define ECC_REG_ECC_SIGN_R_0                                                                        (0x300)
#define CLP_ECC_REG_ECC_SIGN_R_1                                                                    (0x10008304)
#define ECC_REG_ECC_SIGN_R_1                                                                        (0x304)
#define CLP_ECC_REG_ECC_SIGN_R_2                                                                    (0x10008308)
#define ECC_REG_ECC_SIGN_R_2                                                                        (0x308)
#define CLP_ECC_REG_ECC_SIGN_R_3                                                                    (0x1000830c)
#define ECC_REG_ECC_SIGN_R_3                                                                        (0x30c)
#define CLP_ECC_REG_ECC_SIGN_R_4                                                                    (0x10008310)
#define ECC_REG_ECC_SIGN_R_4                                                                        (0x310)
#define CLP_ECC_REG_ECC_SIGN_R_5                                                                    (0x10008314)
#define ECC_REG_ECC_SIGN_R_5                                                                        (0x314)
#define CLP_ECC_REG_ECC_SIGN_R_6                                                                    (0x10008318)
#define ECC_REG_ECC_SIGN_R_6                                                                        (0x318)
#define CLP_ECC_REG_ECC_SIGN_R_7                                                                    (0x1000831c)
#define ECC_REG_ECC_SIGN_R_7                                                                        (0x31c)
#define CLP_ECC_REG_ECC_SIGN_R_8                                                                    (0x10008320)
#define ECC_REG_ECC_SIGN_R_8                                                                        (0x320)
#define CLP_ECC_REG_ECC_SIGN_R_9                                                                    (0x10008324)
#define ECC_REG_ECC_SIGN_R_9                                                                        (0x324)
#define CLP_ECC_REG_ECC_SIGN_R_10                                                                   (0x10008328)
#define ECC_REG_ECC_SIGN_R_10                                                                       (0x328)
#define CLP_ECC_REG_ECC_SIGN_R_11                                                                   (0x1000832c)
#define ECC_REG_ECC_SIGN_R_11                                                                       (0x32c)
#define CLP_ECC_REG_ECC_SIGN_S_0                                                                    (0x10008380)
#define ECC_REG_ECC_SIGN_S_0                                                                        (0x380)
#define CLP_ECC_REG_ECC_SIGN_S_1                                                                    (0x10008384)
#define ECC_REG_ECC_SIGN_S_1                                                                        (0x384)
#define CLP_ECC_REG_ECC_SIGN_S_2                                                                    (0x10008388)
#define ECC_REG_ECC_SIGN_S_2                                                                        (0x388)
#define CLP_ECC_REG_ECC_SIGN_S_3                                                                    (0x1000838c)
#define ECC_REG_ECC_SIGN_S_3                                                                        (0x38c)
#define CLP_ECC_REG_ECC_SIGN_S_4                                                                    (0x10008390)
#define ECC_REG_ECC_SIGN_S_4                                                                        (0x390)
#define CLP_ECC_REG_ECC_SIGN_S_5                                                                    (0x10008394)
#define ECC_REG_ECC_SIGN_S_5                                                                        (0x394)
#define CLP_ECC_REG_ECC_SIGN_S_6                                                                    (0x10008398)
#define ECC_REG_ECC_SIGN_S_6                                                                        (0x398)
#define CLP_ECC_REG_ECC_SIGN_S_7                                                                    (0x1000839c)
#define ECC_REG_ECC_SIGN_S_7                                                                        (0x39c)
#define CLP_ECC_REG_ECC_SIGN_S_8                                                                    (0x100083a0)
#define ECC_REG_ECC_SIGN_S_8                                                                        (0x3a0)
#define CLP_ECC_REG_ECC_SIGN_S_9                                                                    (0x100083a4)
#define ECC_REG_ECC_SIGN_S_9                                                                        (0x3a4)
#define CLP_ECC_REG_ECC_SIGN_S_10                                                                   (0x100083a8)
#define ECC_REG_ECC_SIGN_S_10                                                                       (0x3a8)
#define CLP_ECC_REG_ECC_SIGN_S_11                                                                   (0x100083ac)
#define ECC_REG_ECC_SIGN_S_11                                                                       (0x3ac)
#define CLP_ECC_REG_ECC_VERIFY_R_0                                                                  (0x10008400)
#define ECC_REG_ECC_VERIFY_R_0                                                                      (0x400)
#define CLP_ECC_REG_ECC_VERIFY_R_1                                                                  (0x10008404)
#define ECC_REG_ECC_VERIFY_R_1                                                                      (0x404)
#define CLP_ECC_REG_ECC_VERIFY_R_2                                                                  (0x10008408)
#define ECC_REG_ECC_VERIFY_R_2                                                                      (0x408)
#define CLP_ECC_REG_ECC_VERIFY_R_3                                                                  (0x1000840c)
#define ECC_REG_ECC_VERIFY_R_3                                                                      (0x40c)
#define CLP_ECC_REG_ECC_VERIFY_R_4                                                                  (0x10008410)
#define ECC_REG_ECC_VERIFY_R_4                                                                      (0x410)
#define CLP_ECC_REG_ECC_VERIFY_R_5                                                                  (0x10008414)
#define ECC_REG_ECC_VERIFY_R_5                                                                      (0x414)
#define CLP_ECC_REG_ECC_VERIFY_R_6                                                                  (0x10008418)
#define ECC_REG_ECC_VERIFY_R_6                                                                      (0x418)
#define CLP_ECC_REG_ECC_VERIFY_R_7                                                                  (0x1000841c)
#define ECC_REG_ECC_VERIFY_R_7                                                                      (0x41c)
#define CLP_ECC_REG_ECC_VERIFY_R_8                                                                  (0x10008420)
#define ECC_REG_ECC_VERIFY_R_8                                                                      (0x420)
#define CLP_ECC_REG_ECC_VERIFY_R_9                                                                  (0x10008424)
#define ECC_REG_ECC_VERIFY_R_9                                                                      (0x424)
#define CLP_ECC_REG_ECC_VERIFY_R_10                                                                 (0x10008428)
#define ECC_REG_ECC_VERIFY_R_10                                                                     (0x428)
#define CLP_ECC_REG_ECC_VERIFY_R_11                                                                 (0x1000842c)
#define ECC_REG_ECC_VERIFY_R_11                                                                     (0x42c)
#define CLP_ECC_REG_ECC_IV_0                                                                        (0x10008480)
#define ECC_REG_ECC_IV_0                                                                            (0x480)
#define CLP_ECC_REG_ECC_IV_1                                                                        (0x10008484)
#define ECC_REG_ECC_IV_1                                                                            (0x484)
#define CLP_ECC_REG_ECC_IV_2                                                                        (0x10008488)
#define ECC_REG_ECC_IV_2                                                                            (0x488)
#define CLP_ECC_REG_ECC_IV_3                                                                        (0x1000848c)
#define ECC_REG_ECC_IV_3                                                                            (0x48c)
#define CLP_ECC_REG_ECC_IV_4                                                                        (0x10008490)
#define ECC_REG_ECC_IV_4                                                                            (0x490)
#define CLP_ECC_REG_ECC_IV_5                                                                        (0x10008494)
#define ECC_REG_ECC_IV_5                                                                            (0x494)
#define CLP_ECC_REG_ECC_IV_6                                                                        (0x10008498)
#define ECC_REG_ECC_IV_6                                                                            (0x498)
#define CLP_ECC_REG_ECC_IV_7                                                                        (0x1000849c)
#define ECC_REG_ECC_IV_7                                                                            (0x49c)
#define CLP_ECC_REG_ECC_IV_8                                                                        (0x100084a0)
#define ECC_REG_ECC_IV_8                                                                            (0x4a0)
#define CLP_ECC_REG_ECC_IV_9                                                                        (0x100084a4)
#define ECC_REG_ECC_IV_9                                                                            (0x4a4)
#define CLP_ECC_REG_ECC_IV_10                                                                       (0x100084a8)
#define ECC_REG_ECC_IV_10                                                                           (0x4a8)
#define CLP_ECC_REG_ECC_IV_11                                                                       (0x100084ac)
#define ECC_REG_ECC_IV_11                                                                           (0x4ac)
#define CLP_ECC_REG_ECC_NONCE_0                                                                     (0x10008500)
#define ECC_REG_ECC_NONCE_0                                                                         (0x500)
#define CLP_ECC_REG_ECC_NONCE_1                                                                     (0x10008504)
#define ECC_REG_ECC_NONCE_1                                                                         (0x504)
#define CLP_ECC_REG_ECC_NONCE_2                                                                     (0x10008508)
#define ECC_REG_ECC_NONCE_2                                                                         (0x508)
#define CLP_ECC_REG_ECC_NONCE_3                                                                     (0x1000850c)
#define ECC_REG_ECC_NONCE_3                                                                         (0x50c)
#define CLP_ECC_REG_ECC_NONCE_4                                                                     (0x10008510)
#define ECC_REG_ECC_NONCE_4                                                                         (0x510)
#define CLP_ECC_REG_ECC_NONCE_5                                                                     (0x10008514)
#define ECC_REG_ECC_NONCE_5                                                                         (0x514)
#define CLP_ECC_REG_ECC_NONCE_6                                                                     (0x10008518)
#define ECC_REG_ECC_NONCE_6                                                                         (0x518)
#define CLP_ECC_REG_ECC_NONCE_7                                                                     (0x1000851c)
#define ECC_REG_ECC_NONCE_7                                                                         (0x51c)
#define CLP_ECC_REG_ECC_NONCE_8                                                                     (0x10008520)
#define ECC_REG_ECC_NONCE_8                                                                         (0x520)
#define CLP_ECC_REG_ECC_NONCE_9                                                                     (0x10008524)
#define ECC_REG_ECC_NONCE_9                                                                         (0x524)
#define CLP_ECC_REG_ECC_NONCE_10                                                                    (0x10008528)
#define ECC_REG_ECC_NONCE_10                                                                        (0x528)
#define CLP_ECC_REG_ECC_NONCE_11                                                                    (0x1000852c)
#define ECC_REG_ECC_NONCE_11                                                                        (0x52c)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_0                                                                (0x10008580)
#define ECC_REG_ECC_PRIVKEY_IN_0                                                                    (0x580)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_1                                                                (0x10008584)
#define ECC_REG_ECC_PRIVKEY_IN_1                                                                    (0x584)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_2                                                                (0x10008588)
#define ECC_REG_ECC_PRIVKEY_IN_2                                                                    (0x588)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_3                                                                (0x1000858c)
#define ECC_REG_ECC_PRIVKEY_IN_3                                                                    (0x58c)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_4                                                                (0x10008590)
#define ECC_REG_ECC_PRIVKEY_IN_4                                                                    (0x590)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_5                                                                (0x10008594)
#define ECC_REG_ECC_PRIVKEY_IN_5                                                                    (0x594)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_6                                                                (0x10008598)
#define ECC_REG_ECC_PRIVKEY_IN_6                                                                    (0x598)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_7                                                                (0x1000859c)
#define ECC_REG_ECC_PRIVKEY_IN_7                                                                    (0x59c)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_8                                                                (0x100085a0)
#define ECC_REG_ECC_PRIVKEY_IN_8                                                                    (0x5a0)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_9                                                                (0x100085a4)
#define ECC_REG_ECC_PRIVKEY_IN_9                                                                    (0x5a4)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_10                                                               (0x100085a8)
#define ECC_REG_ECC_PRIVKEY_IN_10                                                                   (0x5a8)
#define CLP_ECC_REG_ECC_PRIVKEY_IN_11                                                               (0x100085ac)
#define ECC_REG_ECC_PRIVKEY_IN_11                                                                   (0x5ac)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_0                                                             (0x100085c0)
#define ECC_REG_ECC_DH_SHARED_KEY_0                                                                 (0x5c0)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_1                                                             (0x100085c4)
#define ECC_REG_ECC_DH_SHARED_KEY_1                                                                 (0x5c4)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_2                                                             (0x100085c8)
#define ECC_REG_ECC_DH_SHARED_KEY_2                                                                 (0x5c8)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_3                                                             (0x100085cc)
#define ECC_REG_ECC_DH_SHARED_KEY_3                                                                 (0x5cc)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_4                                                             (0x100085d0)
#define ECC_REG_ECC_DH_SHARED_KEY_4                                                                 (0x5d0)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_5                                                             (0x100085d4)
#define ECC_REG_ECC_DH_SHARED_KEY_5                                                                 (0x5d4)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_6                                                             (0x100085d8)
#define ECC_REG_ECC_DH_SHARED_KEY_6                                                                 (0x5d8)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_7                                                             (0x100085dc)
#define ECC_REG_ECC_DH_SHARED_KEY_7                                                                 (0x5dc)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_8                                                             (0x100085e0)
#define ECC_REG_ECC_DH_SHARED_KEY_8                                                                 (0x5e0)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_9                                                             (0x100085e4)
#define ECC_REG_ECC_DH_SHARED_KEY_9                                                                 (0x5e4)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_10                                                            (0x100085e8)
#define ECC_REG_ECC_DH_SHARED_KEY_10                                                                (0x5e8)
#define CLP_ECC_REG_ECC_DH_SHARED_KEY_11                                                            (0x100085ec)
#define ECC_REG_ECC_DH_SHARED_KEY_11                                                                (0x5ec)
#define CLP_ECC_REG_ECC_KV_RD_PKEY_CTRL                                                             (0x10008600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL                                                                 (0x600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_MASK                                                 (0x3e)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_PCR_HASH_EXTEND_LOW                                             (6)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_PCR_HASH_EXTEND_MASK                                            (0x40)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_LOW                                                        (7)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_MASK                                                       (0xffffff80)
#define CLP_ECC_REG_ECC_KV_RD_PKEY_STATUS                                                           (0x10008604)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS                                                               (0x604)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_ECC_KV_RD_SEED_CTRL                                                             (0x10008608)
#define ECC_REG_ECC_KV_RD_SEED_CTRL                                                                 (0x608)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_MASK                                                 (0x3e)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_PCR_HASH_EXTEND_LOW                                             (6)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_PCR_HASH_EXTEND_MASK                                            (0x40)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_LOW                                                        (7)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_MASK                                                       (0xffffff80)
#define CLP_ECC_REG_ECC_KV_RD_SEED_STATUS                                                           (0x1000860c)
#define ECC_REG_ECC_KV_RD_SEED_STATUS                                                               (0x60c)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_ECC_KV_WR_PKEY_CTRL                                                             (0x10008610)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL                                                                 (0x610)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_LOW                                                    (0)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_MASK                                                   (0x1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_MASK                                                (0x3e)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (6)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x40)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (7)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x80)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (8)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x100)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (9)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x200)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_LOW                                         (10)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x400)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_LOW                                                        (11)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_MASK                                                       (0xfffff800)
#define CLP_ECC_REG_ECC_KV_WR_PKEY_STATUS                                                           (0x10008614)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS                                                               (0x614)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_INTR_BLOCK_RF_START                                                             (0x10008800)
#define CLP_ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10008800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x10008804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10008808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x1000880c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x80c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10008810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x10008814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10008818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x1000881c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x81c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10008820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                       (0x10008900)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                           (0x900)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10008980)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x980)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                  (0x10008a00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                      (0xa00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10008a04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0xa04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_HMAC_REG_BASE_ADDR                                                                      (0x10010000)
#define CLP_HMAC_REG_HMAC384_NAME_0                                                                 (0x10010000)
#define HMAC_REG_HMAC384_NAME_0                                                                     (0x0)
#define CLP_HMAC_REG_HMAC384_NAME_1                                                                 (0x10010004)
#define HMAC_REG_HMAC384_NAME_1                                                                     (0x4)
#define CLP_HMAC_REG_HMAC384_VERSION_0                                                              (0x10010008)
#define HMAC_REG_HMAC384_VERSION_0                                                                  (0x8)
#define CLP_HMAC_REG_HMAC384_VERSION_1                                                              (0x1001000c)
#define HMAC_REG_HMAC384_VERSION_1                                                                  (0xc)
#define CLP_HMAC_REG_HMAC384_CTRL                                                                   (0x10010010)
#define HMAC_REG_HMAC384_CTRL                                                                       (0x10)
#define HMAC_REG_HMAC384_CTRL_INIT_LOW                                                              (0)
#define HMAC_REG_HMAC384_CTRL_INIT_MASK                                                             (0x1)
#define HMAC_REG_HMAC384_CTRL_NEXT_LOW                                                              (1)
#define HMAC_REG_HMAC384_CTRL_NEXT_MASK                                                             (0x2)
#define HMAC_REG_HMAC384_CTRL_ZEROIZE_LOW                                                           (2)
#define HMAC_REG_HMAC384_CTRL_ZEROIZE_MASK                                                          (0x4)
#define CLP_HMAC_REG_HMAC384_STATUS                                                                 (0x10010018)
#define HMAC_REG_HMAC384_STATUS                                                                     (0x18)
#define HMAC_REG_HMAC384_STATUS_READY_LOW                                                           (0)
#define HMAC_REG_HMAC384_STATUS_READY_MASK                                                          (0x1)
#define HMAC_REG_HMAC384_STATUS_VALID_LOW                                                           (1)
#define HMAC_REG_HMAC384_STATUS_VALID_MASK                                                          (0x2)
#define CLP_HMAC_REG_HMAC384_KEY_0                                                                  (0x10010040)
#define HMAC_REG_HMAC384_KEY_0                                                                      (0x40)
#define CLP_HMAC_REG_HMAC384_KEY_1                                                                  (0x10010044)
#define HMAC_REG_HMAC384_KEY_1                                                                      (0x44)
#define CLP_HMAC_REG_HMAC384_KEY_2                                                                  (0x10010048)
#define HMAC_REG_HMAC384_KEY_2                                                                      (0x48)
#define CLP_HMAC_REG_HMAC384_KEY_3                                                                  (0x1001004c)
#define HMAC_REG_HMAC384_KEY_3                                                                      (0x4c)
#define CLP_HMAC_REG_HMAC384_KEY_4                                                                  (0x10010050)
#define HMAC_REG_HMAC384_KEY_4                                                                      (0x50)
#define CLP_HMAC_REG_HMAC384_KEY_5                                                                  (0x10010054)
#define HMAC_REG_HMAC384_KEY_5                                                                      (0x54)
#define CLP_HMAC_REG_HMAC384_KEY_6                                                                  (0x10010058)
#define HMAC_REG_HMAC384_KEY_6                                                                      (0x58)
#define CLP_HMAC_REG_HMAC384_KEY_7                                                                  (0x1001005c)
#define HMAC_REG_HMAC384_KEY_7                                                                      (0x5c)
#define CLP_HMAC_REG_HMAC384_KEY_8                                                                  (0x10010060)
#define HMAC_REG_HMAC384_KEY_8                                                                      (0x60)
#define CLP_HMAC_REG_HMAC384_KEY_9                                                                  (0x10010064)
#define HMAC_REG_HMAC384_KEY_9                                                                      (0x64)
#define CLP_HMAC_REG_HMAC384_KEY_10                                                                 (0x10010068)
#define HMAC_REG_HMAC384_KEY_10                                                                     (0x68)
#define CLP_HMAC_REG_HMAC384_KEY_11                                                                 (0x1001006c)
#define HMAC_REG_HMAC384_KEY_11                                                                     (0x6c)
#define CLP_HMAC_REG_HMAC384_BLOCK_0                                                                (0x10010080)
#define HMAC_REG_HMAC384_BLOCK_0                                                                    (0x80)
#define CLP_HMAC_REG_HMAC384_BLOCK_1                                                                (0x10010084)
#define HMAC_REG_HMAC384_BLOCK_1                                                                    (0x84)
#define CLP_HMAC_REG_HMAC384_BLOCK_2                                                                (0x10010088)
#define HMAC_REG_HMAC384_BLOCK_2                                                                    (0x88)
#define CLP_HMAC_REG_HMAC384_BLOCK_3                                                                (0x1001008c)
#define HMAC_REG_HMAC384_BLOCK_3                                                                    (0x8c)
#define CLP_HMAC_REG_HMAC384_BLOCK_4                                                                (0x10010090)
#define HMAC_REG_HMAC384_BLOCK_4                                                                    (0x90)
#define CLP_HMAC_REG_HMAC384_BLOCK_5                                                                (0x10010094)
#define HMAC_REG_HMAC384_BLOCK_5                                                                    (0x94)
#define CLP_HMAC_REG_HMAC384_BLOCK_6                                                                (0x10010098)
#define HMAC_REG_HMAC384_BLOCK_6                                                                    (0x98)
#define CLP_HMAC_REG_HMAC384_BLOCK_7                                                                (0x1001009c)
#define HMAC_REG_HMAC384_BLOCK_7                                                                    (0x9c)
#define CLP_HMAC_REG_HMAC384_BLOCK_8                                                                (0x100100a0)
#define HMAC_REG_HMAC384_BLOCK_8                                                                    (0xa0)
#define CLP_HMAC_REG_HMAC384_BLOCK_9                                                                (0x100100a4)
#define HMAC_REG_HMAC384_BLOCK_9                                                                    (0xa4)
#define CLP_HMAC_REG_HMAC384_BLOCK_10                                                               (0x100100a8)
#define HMAC_REG_HMAC384_BLOCK_10                                                                   (0xa8)
#define CLP_HMAC_REG_HMAC384_BLOCK_11                                                               (0x100100ac)
#define HMAC_REG_HMAC384_BLOCK_11                                                                   (0xac)
#define CLP_HMAC_REG_HMAC384_BLOCK_12                                                               (0x100100b0)
#define HMAC_REG_HMAC384_BLOCK_12                                                                   (0xb0)
#define CLP_HMAC_REG_HMAC384_BLOCK_13                                                               (0x100100b4)
#define HMAC_REG_HMAC384_BLOCK_13                                                                   (0xb4)
#define CLP_HMAC_REG_HMAC384_BLOCK_14                                                               (0x100100b8)
#define HMAC_REG_HMAC384_BLOCK_14                                                                   (0xb8)
#define CLP_HMAC_REG_HMAC384_BLOCK_15                                                               (0x100100bc)
#define HMAC_REG_HMAC384_BLOCK_15                                                                   (0xbc)
#define CLP_HMAC_REG_HMAC384_BLOCK_16                                                               (0x100100c0)
#define HMAC_REG_HMAC384_BLOCK_16                                                                   (0xc0)
#define CLP_HMAC_REG_HMAC384_BLOCK_17                                                               (0x100100c4)
#define HMAC_REG_HMAC384_BLOCK_17                                                                   (0xc4)
#define CLP_HMAC_REG_HMAC384_BLOCK_18                                                               (0x100100c8)
#define HMAC_REG_HMAC384_BLOCK_18                                                                   (0xc8)
#define CLP_HMAC_REG_HMAC384_BLOCK_19                                                               (0x100100cc)
#define HMAC_REG_HMAC384_BLOCK_19                                                                   (0xcc)
#define CLP_HMAC_REG_HMAC384_BLOCK_20                                                               (0x100100d0)
#define HMAC_REG_HMAC384_BLOCK_20                                                                   (0xd0)
#define CLP_HMAC_REG_HMAC384_BLOCK_21                                                               (0x100100d4)
#define HMAC_REG_HMAC384_BLOCK_21                                                                   (0xd4)
#define CLP_HMAC_REG_HMAC384_BLOCK_22                                                               (0x100100d8)
#define HMAC_REG_HMAC384_BLOCK_22                                                                   (0xd8)
#define CLP_HMAC_REG_HMAC384_BLOCK_23                                                               (0x100100dc)
#define HMAC_REG_HMAC384_BLOCK_23                                                                   (0xdc)
#define CLP_HMAC_REG_HMAC384_BLOCK_24                                                               (0x100100e0)
#define HMAC_REG_HMAC384_BLOCK_24                                                                   (0xe0)
#define CLP_HMAC_REG_HMAC384_BLOCK_25                                                               (0x100100e4)
#define HMAC_REG_HMAC384_BLOCK_25                                                                   (0xe4)
#define CLP_HMAC_REG_HMAC384_BLOCK_26                                                               (0x100100e8)
#define HMAC_REG_HMAC384_BLOCK_26                                                                   (0xe8)
#define CLP_HMAC_REG_HMAC384_BLOCK_27                                                               (0x100100ec)
#define HMAC_REG_HMAC384_BLOCK_27                                                                   (0xec)
#define CLP_HMAC_REG_HMAC384_BLOCK_28                                                               (0x100100f0)
#define HMAC_REG_HMAC384_BLOCK_28                                                                   (0xf0)
#define CLP_HMAC_REG_HMAC384_BLOCK_29                                                               (0x100100f4)
#define HMAC_REG_HMAC384_BLOCK_29                                                                   (0xf4)
#define CLP_HMAC_REG_HMAC384_BLOCK_30                                                               (0x100100f8)
#define HMAC_REG_HMAC384_BLOCK_30                                                                   (0xf8)
#define CLP_HMAC_REG_HMAC384_BLOCK_31                                                               (0x100100fc)
#define HMAC_REG_HMAC384_BLOCK_31                                                                   (0xfc)
#define CLP_HMAC_REG_HMAC384_TAG_0                                                                  (0x10010100)
#define HMAC_REG_HMAC384_TAG_0                                                                      (0x100)
#define CLP_HMAC_REG_HMAC384_TAG_1                                                                  (0x10010104)
#define HMAC_REG_HMAC384_TAG_1                                                                      (0x104)
#define CLP_HMAC_REG_HMAC384_TAG_2                                                                  (0x10010108)
#define HMAC_REG_HMAC384_TAG_2                                                                      (0x108)
#define CLP_HMAC_REG_HMAC384_TAG_3                                                                  (0x1001010c)
#define HMAC_REG_HMAC384_TAG_3                                                                      (0x10c)
#define CLP_HMAC_REG_HMAC384_TAG_4                                                                  (0x10010110)
#define HMAC_REG_HMAC384_TAG_4                                                                      (0x110)
#define CLP_HMAC_REG_HMAC384_TAG_5                                                                  (0x10010114)
#define HMAC_REG_HMAC384_TAG_5                                                                      (0x114)
#define CLP_HMAC_REG_HMAC384_TAG_6                                                                  (0x10010118)
#define HMAC_REG_HMAC384_TAG_6                                                                      (0x118)
#define CLP_HMAC_REG_HMAC384_TAG_7                                                                  (0x1001011c)
#define HMAC_REG_HMAC384_TAG_7                                                                      (0x11c)
#define CLP_HMAC_REG_HMAC384_TAG_8                                                                  (0x10010120)
#define HMAC_REG_HMAC384_TAG_8                                                                      (0x120)
#define CLP_HMAC_REG_HMAC384_TAG_9                                                                  (0x10010124)
#define HMAC_REG_HMAC384_TAG_9                                                                      (0x124)
#define CLP_HMAC_REG_HMAC384_TAG_10                                                                 (0x10010128)
#define HMAC_REG_HMAC384_TAG_10                                                                     (0x128)
#define CLP_HMAC_REG_HMAC384_TAG_11                                                                 (0x1001012c)
#define HMAC_REG_HMAC384_TAG_11                                                                     (0x12c)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_0                                                            (0x10010130)
#define HMAC_REG_HMAC384_LFSR_SEED_0                                                                (0x130)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_1                                                            (0x10010134)
#define HMAC_REG_HMAC384_LFSR_SEED_1                                                                (0x134)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_2                                                            (0x10010138)
#define HMAC_REG_HMAC384_LFSR_SEED_2                                                                (0x138)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_3                                                            (0x1001013c)
#define HMAC_REG_HMAC384_LFSR_SEED_3                                                                (0x13c)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_4                                                            (0x10010140)
#define HMAC_REG_HMAC384_LFSR_SEED_4                                                                (0x140)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_5                                                            (0x10010144)
#define HMAC_REG_HMAC384_LFSR_SEED_5                                                                (0x144)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_6                                                            (0x10010148)
#define HMAC_REG_HMAC384_LFSR_SEED_6                                                                (0x148)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_7                                                            (0x1001014c)
#define HMAC_REG_HMAC384_LFSR_SEED_7                                                                (0x14c)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_8                                                            (0x10010150)
#define HMAC_REG_HMAC384_LFSR_SEED_8                                                                (0x150)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_9                                                            (0x10010154)
#define HMAC_REG_HMAC384_LFSR_SEED_9                                                                (0x154)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_10                                                           (0x10010158)
#define HMAC_REG_HMAC384_LFSR_SEED_10                                                               (0x158)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_11                                                           (0x1001015c)
#define HMAC_REG_HMAC384_LFSR_SEED_11                                                               (0x15c)
#define CLP_HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                         (0x10010600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                             (0x600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_LOW                                                 (0)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_MASK                                                (0x1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_LOW                                              (1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_MASK                                             (0x3e)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_PCR_HASH_EXTEND_LOW                                         (6)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_PCR_HASH_EXTEND_MASK                                        (0x40)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_LOW                                                    (7)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_MASK                                                   (0xffffff80)
#define CLP_HMAC_REG_HMAC384_KV_RD_KEY_STATUS                                                       (0x10010604)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS                                                           (0x604)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_READY_LOW                                                 (0)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_READY_MASK                                                (0x1)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_VALID_LOW                                                 (1)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_VALID_MASK                                                (0x2)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_ERROR_LOW                                                 (2)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_ERROR_MASK                                                (0x3fc)
#define CLP_HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                       (0x10010608)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                           (0x608)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_LOW                                               (0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_MASK                                              (0x1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_LOW                                            (1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_MASK                                           (0x3e)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_PCR_HASH_EXTEND_LOW                                       (6)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_PCR_HASH_EXTEND_MASK                                      (0x40)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_LOW                                                  (7)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_MASK                                                 (0xffffff80)
#define CLP_HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS                                                     (0x1001060c)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS                                                         (0x60c)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_READY_LOW                                               (0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_READY_MASK                                              (0x1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_VALID_LOW                                               (1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_VALID_MASK                                              (0x2)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_ERROR_LOW                                               (2)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_ERROR_MASK                                              (0x3fc)
#define CLP_HMAC_REG_HMAC384_KV_WR_CTRL                                                             (0x10010610)
#define HMAC_REG_HMAC384_KV_WR_CTRL                                                                 (0x610)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_LOW                                                    (0)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_MASK                                                   (0x1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_MASK                                                (0x3e)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (6)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x40)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (7)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x80)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (8)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x100)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (9)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x200)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                         (10)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x400)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_LOW                                                        (11)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_MASK                                                       (0xfffff800)
#define CLP_HMAC_REG_HMAC384_KV_WR_STATUS                                                           (0x10010614)
#define HMAC_REG_HMAC384_KV_WR_STATUS                                                               (0x614)
#define HMAC_REG_HMAC384_KV_WR_STATUS_READY_LOW                                                     (0)
#define HMAC_REG_HMAC384_KV_WR_STATUS_READY_MASK                                                    (0x1)
#define HMAC_REG_HMAC384_KV_WR_STATUS_VALID_LOW                                                     (1)
#define HMAC_REG_HMAC384_KV_WR_STATUS_VALID_MASK                                                    (0x2)
#define HMAC_REG_HMAC384_KV_WR_STATUS_ERROR_LOW                                                     (2)
#define HMAC_REG_HMAC384_KV_WR_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_HMAC_REG_INTR_BLOCK_RF_START                                                            (0x10010800)
#define CLP_HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                 (0x10010800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                     (0x800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                       (0x2)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                  (0x10010804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                      (0x804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                       (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                        (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                       (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                        (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                       (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                  (0x10010808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                      (0x808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                               (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                              (0x1001080c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                  (0x80c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                              (0x10010810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                  (0x810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                            (0x10010814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                (0x814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                 (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                 (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                 (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                 (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                            (0x10010818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                (0x818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                         (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                        (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                (0x1001081c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                    (0x81c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                    (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                   (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                    (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                   (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                    (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                   (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                    (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                   (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                (0x10010820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                    (0x820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                            (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                           (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                              (0x10010900)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                  (0x900)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                              (0x10010904)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                  (0x904)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                              (0x10010908)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                  (0x908)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                              (0x1001090c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                  (0x90c)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                      (0x10010980)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                          (0x980)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                         (0x10010a00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                             (0xa00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                         (0x10010a04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                             (0xa04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                         (0x10010a08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                             (0xa08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                         (0x10010a0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                             (0xa0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                 (0x10010a10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                     (0xa10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_SHA512_REG_BASE_ADDR                                                                    (0x10020000)
#define CLP_SHA512_REG_SHA512_NAME_0                                                                (0x10020000)
#define SHA512_REG_SHA512_NAME_0                                                                    (0x0)
#define CLP_SHA512_REG_SHA512_NAME_1                                                                (0x10020004)
#define SHA512_REG_SHA512_NAME_1                                                                    (0x4)
#define CLP_SHA512_REG_SHA512_VERSION_0                                                             (0x10020008)
#define SHA512_REG_SHA512_VERSION_0                                                                 (0x8)
#define CLP_SHA512_REG_SHA512_VERSION_1                                                             (0x1002000c)
#define SHA512_REG_SHA512_VERSION_1                                                                 (0xc)
#define CLP_SHA512_REG_SHA512_CTRL                                                                  (0x10020010)
#define SHA512_REG_SHA512_CTRL                                                                      (0x10)
#define SHA512_REG_SHA512_CTRL_INIT_LOW                                                             (0)
#define SHA512_REG_SHA512_CTRL_INIT_MASK                                                            (0x1)
#define SHA512_REG_SHA512_CTRL_NEXT_LOW                                                             (1)
#define SHA512_REG_SHA512_CTRL_NEXT_MASK                                                            (0x2)
#define SHA512_REG_SHA512_CTRL_MODE_LOW                                                             (2)
#define SHA512_REG_SHA512_CTRL_MODE_MASK                                                            (0xc)
#define SHA512_REG_SHA512_CTRL_ZEROIZE_LOW                                                          (4)
#define SHA512_REG_SHA512_CTRL_ZEROIZE_MASK                                                         (0x10)
#define SHA512_REG_SHA512_CTRL_LAST_LOW                                                             (5)
#define SHA512_REG_SHA512_CTRL_LAST_MASK                                                            (0x20)
#define CLP_SHA512_REG_SHA512_STATUS                                                                (0x10020018)
#define SHA512_REG_SHA512_STATUS                                                                    (0x18)
#define SHA512_REG_SHA512_STATUS_READY_LOW                                                          (0)
#define SHA512_REG_SHA512_STATUS_READY_MASK                                                         (0x1)
#define SHA512_REG_SHA512_STATUS_VALID_LOW                                                          (1)
#define SHA512_REG_SHA512_STATUS_VALID_MASK                                                         (0x2)
#define CLP_SHA512_REG_SHA512_BLOCK_0                                                               (0x10020080)
#define SHA512_REG_SHA512_BLOCK_0                                                                   (0x80)
#define CLP_SHA512_REG_SHA512_BLOCK_1                                                               (0x10020084)
#define SHA512_REG_SHA512_BLOCK_1                                                                   (0x84)
#define CLP_SHA512_REG_SHA512_BLOCK_2                                                               (0x10020088)
#define SHA512_REG_SHA512_BLOCK_2                                                                   (0x88)
#define CLP_SHA512_REG_SHA512_BLOCK_3                                                               (0x1002008c)
#define SHA512_REG_SHA512_BLOCK_3                                                                   (0x8c)
#define CLP_SHA512_REG_SHA512_BLOCK_4                                                               (0x10020090)
#define SHA512_REG_SHA512_BLOCK_4                                                                   (0x90)
#define CLP_SHA512_REG_SHA512_BLOCK_5                                                               (0x10020094)
#define SHA512_REG_SHA512_BLOCK_5                                                                   (0x94)
#define CLP_SHA512_REG_SHA512_BLOCK_6                                                               (0x10020098)
#define SHA512_REG_SHA512_BLOCK_6                                                                   (0x98)
#define CLP_SHA512_REG_SHA512_BLOCK_7                                                               (0x1002009c)
#define SHA512_REG_SHA512_BLOCK_7                                                                   (0x9c)
#define CLP_SHA512_REG_SHA512_BLOCK_8                                                               (0x100200a0)
#define SHA512_REG_SHA512_BLOCK_8                                                                   (0xa0)
#define CLP_SHA512_REG_SHA512_BLOCK_9                                                               (0x100200a4)
#define SHA512_REG_SHA512_BLOCK_9                                                                   (0xa4)
#define CLP_SHA512_REG_SHA512_BLOCK_10                                                              (0x100200a8)
#define SHA512_REG_SHA512_BLOCK_10                                                                  (0xa8)
#define CLP_SHA512_REG_SHA512_BLOCK_11                                                              (0x100200ac)
#define SHA512_REG_SHA512_BLOCK_11                                                                  (0xac)
#define CLP_SHA512_REG_SHA512_BLOCK_12                                                              (0x100200b0)
#define SHA512_REG_SHA512_BLOCK_12                                                                  (0xb0)
#define CLP_SHA512_REG_SHA512_BLOCK_13                                                              (0x100200b4)
#define SHA512_REG_SHA512_BLOCK_13                                                                  (0xb4)
#define CLP_SHA512_REG_SHA512_BLOCK_14                                                              (0x100200b8)
#define SHA512_REG_SHA512_BLOCK_14                                                                  (0xb8)
#define CLP_SHA512_REG_SHA512_BLOCK_15                                                              (0x100200bc)
#define SHA512_REG_SHA512_BLOCK_15                                                                  (0xbc)
#define CLP_SHA512_REG_SHA512_BLOCK_16                                                              (0x100200c0)
#define SHA512_REG_SHA512_BLOCK_16                                                                  (0xc0)
#define CLP_SHA512_REG_SHA512_BLOCK_17                                                              (0x100200c4)
#define SHA512_REG_SHA512_BLOCK_17                                                                  (0xc4)
#define CLP_SHA512_REG_SHA512_BLOCK_18                                                              (0x100200c8)
#define SHA512_REG_SHA512_BLOCK_18                                                                  (0xc8)
#define CLP_SHA512_REG_SHA512_BLOCK_19                                                              (0x100200cc)
#define SHA512_REG_SHA512_BLOCK_19                                                                  (0xcc)
#define CLP_SHA512_REG_SHA512_BLOCK_20                                                              (0x100200d0)
#define SHA512_REG_SHA512_BLOCK_20                                                                  (0xd0)
#define CLP_SHA512_REG_SHA512_BLOCK_21                                                              (0x100200d4)
#define SHA512_REG_SHA512_BLOCK_21                                                                  (0xd4)
#define CLP_SHA512_REG_SHA512_BLOCK_22                                                              (0x100200d8)
#define SHA512_REG_SHA512_BLOCK_22                                                                  (0xd8)
#define CLP_SHA512_REG_SHA512_BLOCK_23                                                              (0x100200dc)
#define SHA512_REG_SHA512_BLOCK_23                                                                  (0xdc)
#define CLP_SHA512_REG_SHA512_BLOCK_24                                                              (0x100200e0)
#define SHA512_REG_SHA512_BLOCK_24                                                                  (0xe0)
#define CLP_SHA512_REG_SHA512_BLOCK_25                                                              (0x100200e4)
#define SHA512_REG_SHA512_BLOCK_25                                                                  (0xe4)
#define CLP_SHA512_REG_SHA512_BLOCK_26                                                              (0x100200e8)
#define SHA512_REG_SHA512_BLOCK_26                                                                  (0xe8)
#define CLP_SHA512_REG_SHA512_BLOCK_27                                                              (0x100200ec)
#define SHA512_REG_SHA512_BLOCK_27                                                                  (0xec)
#define CLP_SHA512_REG_SHA512_BLOCK_28                                                              (0x100200f0)
#define SHA512_REG_SHA512_BLOCK_28                                                                  (0xf0)
#define CLP_SHA512_REG_SHA512_BLOCK_29                                                              (0x100200f4)
#define SHA512_REG_SHA512_BLOCK_29                                                                  (0xf4)
#define CLP_SHA512_REG_SHA512_BLOCK_30                                                              (0x100200f8)
#define SHA512_REG_SHA512_BLOCK_30                                                                  (0xf8)
#define CLP_SHA512_REG_SHA512_BLOCK_31                                                              (0x100200fc)
#define SHA512_REG_SHA512_BLOCK_31                                                                  (0xfc)
#define CLP_SHA512_REG_SHA512_DIGEST_0                                                              (0x10020100)
#define SHA512_REG_SHA512_DIGEST_0                                                                  (0x100)
#define CLP_SHA512_REG_SHA512_DIGEST_1                                                              (0x10020104)
#define SHA512_REG_SHA512_DIGEST_1                                                                  (0x104)
#define CLP_SHA512_REG_SHA512_DIGEST_2                                                              (0x10020108)
#define SHA512_REG_SHA512_DIGEST_2                                                                  (0x108)
#define CLP_SHA512_REG_SHA512_DIGEST_3                                                              (0x1002010c)
#define SHA512_REG_SHA512_DIGEST_3                                                                  (0x10c)
#define CLP_SHA512_REG_SHA512_DIGEST_4                                                              (0x10020110)
#define SHA512_REG_SHA512_DIGEST_4                                                                  (0x110)
#define CLP_SHA512_REG_SHA512_DIGEST_5                                                              (0x10020114)
#define SHA512_REG_SHA512_DIGEST_5                                                                  (0x114)
#define CLP_SHA512_REG_SHA512_DIGEST_6                                                              (0x10020118)
#define SHA512_REG_SHA512_DIGEST_6                                                                  (0x118)
#define CLP_SHA512_REG_SHA512_DIGEST_7                                                              (0x1002011c)
#define SHA512_REG_SHA512_DIGEST_7                                                                  (0x11c)
#define CLP_SHA512_REG_SHA512_DIGEST_8                                                              (0x10020120)
#define SHA512_REG_SHA512_DIGEST_8                                                                  (0x120)
#define CLP_SHA512_REG_SHA512_DIGEST_9                                                              (0x10020124)
#define SHA512_REG_SHA512_DIGEST_9                                                                  (0x124)
#define CLP_SHA512_REG_SHA512_DIGEST_10                                                             (0x10020128)
#define SHA512_REG_SHA512_DIGEST_10                                                                 (0x128)
#define CLP_SHA512_REG_SHA512_DIGEST_11                                                             (0x1002012c)
#define SHA512_REG_SHA512_DIGEST_11                                                                 (0x12c)
#define CLP_SHA512_REG_SHA512_DIGEST_12                                                             (0x10020130)
#define SHA512_REG_SHA512_DIGEST_12                                                                 (0x130)
#define CLP_SHA512_REG_SHA512_DIGEST_13                                                             (0x10020134)
#define SHA512_REG_SHA512_DIGEST_13                                                                 (0x134)
#define CLP_SHA512_REG_SHA512_DIGEST_14                                                             (0x10020138)
#define SHA512_REG_SHA512_DIGEST_14                                                                 (0x138)
#define CLP_SHA512_REG_SHA512_DIGEST_15                                                             (0x1002013c)
#define SHA512_REG_SHA512_DIGEST_15                                                                 (0x13c)
#define CLP_SHA512_REG_SHA512_VAULT_RD_CTRL                                                         (0x10020600)
#define SHA512_REG_SHA512_VAULT_RD_CTRL                                                             (0x600)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_EN_LOW                                                 (0)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_EN_MASK                                                (0x1)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_ENTRY_LOW                                              (1)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_ENTRY_MASK                                             (0x3e)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_PCR_HASH_EXTEND_LOW                                         (6)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_PCR_HASH_EXTEND_MASK                                        (0x40)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_RSVD_LOW                                                    (7)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_RSVD_MASK                                                   (0xffffff80)
#define CLP_SHA512_REG_SHA512_VAULT_RD_STATUS                                                       (0x10020604)
#define SHA512_REG_SHA512_VAULT_RD_STATUS                                                           (0x604)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_READY_LOW                                                 (0)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_READY_MASK                                                (0x1)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_VALID_LOW                                                 (1)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_VALID_MASK                                                (0x2)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_ERROR_LOW                                                 (2)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_ERROR_MASK                                                (0x3fc)
#define CLP_SHA512_REG_SHA512_KV_WR_CTRL                                                            (0x10020608)
#define SHA512_REG_SHA512_KV_WR_CTRL                                                                (0x608)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_LOW                                                   (0)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_MASK                                                  (0x1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_LOW                                                (1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_MASK                                               (0x3e)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                        (6)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                       (0x40)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                      (7)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                     (0x80)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                       (8)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                      (0x100)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                        (9)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                       (0x200)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                        (10)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                       (0x400)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_LOW                                                       (11)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_MASK                                                      (0xfffff800)
#define CLP_SHA512_REG_SHA512_KV_WR_STATUS                                                          (0x1002060c)
#define SHA512_REG_SHA512_KV_WR_STATUS                                                              (0x60c)
#define SHA512_REG_SHA512_KV_WR_STATUS_READY_LOW                                                    (0)
#define SHA512_REG_SHA512_KV_WR_STATUS_READY_MASK                                                   (0x1)
#define SHA512_REG_SHA512_KV_WR_STATUS_VALID_LOW                                                    (1)
#define SHA512_REG_SHA512_KV_WR_STATUS_VALID_MASK                                                   (0x2)
#define SHA512_REG_SHA512_KV_WR_STATUS_ERROR_LOW                                                    (2)
#define SHA512_REG_SHA512_KV_WR_STATUS_ERROR_MASK                                                   (0x3fc)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_0                                                  (0x10020610)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_0                                                      (0x610)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_1                                                  (0x10020614)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_1                                                      (0x614)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_2                                                  (0x10020618)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_2                                                      (0x618)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_3                                                  (0x1002061c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_3                                                      (0x61c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_4                                                  (0x10020620)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_4                                                      (0x620)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_5                                                  (0x10020624)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_5                                                      (0x624)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_6                                                  (0x10020628)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_6                                                      (0x628)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_7                                                  (0x1002062c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE_7                                                      (0x62c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_CTRL                                                     (0x10020630)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL                                                         (0x630)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL_START_LOW                                               (0)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL_START_MASK                                              (0x1)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_STATUS                                                   (0x10020634)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS                                                       (0x634)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_READY_LOW                                             (0)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_READY_MASK                                            (0x1)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_VALID_LOW                                             (1)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_VALID_MASK                                            (0x2)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_0                                                 (0x10020638)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_0                                                     (0x638)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_1                                                 (0x1002063c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_1                                                     (0x63c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_2                                                 (0x10020640)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_2                                                     (0x640)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_3                                                 (0x10020644)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_3                                                     (0x644)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_4                                                 (0x10020648)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_4                                                     (0x648)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_5                                                 (0x1002064c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_5                                                     (0x64c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_6                                                 (0x10020650)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_6                                                     (0x650)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_7                                                 (0x10020654)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_7                                                     (0x654)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_8                                                 (0x10020658)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_8                                                     (0x658)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_9                                                 (0x1002065c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_9                                                     (0x65c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_10                                                (0x10020660)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_10                                                    (0x660)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_11                                                (0x10020664)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_11                                                    (0x664)
#define CLP_SHA512_REG_INTR_BLOCK_RF_START                                                          (0x10020800)
#define CLP_SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x10020800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                   (0x800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                     (0x2)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x10020804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                    (0x804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                     (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                      (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                     (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                      (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                     (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x10020808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                    (0x808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                              (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                             (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x1002080c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                (0x80c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x10020810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                (0x810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x10020814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                              (0x814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                               (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                              (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                               (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                              (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                               (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                              (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                               (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                              (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x10020818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                              (0x818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                       (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                      (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x1002081c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                  (0x81c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                  (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                 (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                  (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                 (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                  (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                 (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                  (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                 (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x10020820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                  (0x820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                          (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                         (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x10020900)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                (0x900)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x10020904)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                (0x904)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x10020908)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                (0x908)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x1002090c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                (0x90c)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x10020980)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                        (0x980)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0x10020a00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                           (0xa00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0x10020a04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                           (0xa04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0x10020a08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                           (0xa08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0x10020a0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                           (0xa0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0x10020a10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                   (0xa10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SHA256_REG_BASE_ADDR                                                                    (0x10028000)
#define CLP_SHA256_REG_SHA256_NAME_0                                                                (0x10028000)
#define SHA256_REG_SHA256_NAME_0                                                                    (0x0)
#define CLP_SHA256_REG_SHA256_NAME_1                                                                (0x10028004)
#define SHA256_REG_SHA256_NAME_1                                                                    (0x4)
#define CLP_SHA256_REG_SHA256_VERSION_0                                                             (0x10028008)
#define SHA256_REG_SHA256_VERSION_0                                                                 (0x8)
#define CLP_SHA256_REG_SHA256_VERSION_1                                                             (0x1002800c)
#define SHA256_REG_SHA256_VERSION_1                                                                 (0xc)
#define CLP_SHA256_REG_SHA256_CTRL                                                                  (0x10028010)
#define SHA256_REG_SHA256_CTRL                                                                      (0x10)
#define SHA256_REG_SHA256_CTRL_INIT_LOW                                                             (0)
#define SHA256_REG_SHA256_CTRL_INIT_MASK                                                            (0x1)
#define SHA256_REG_SHA256_CTRL_NEXT_LOW                                                             (1)
#define SHA256_REG_SHA256_CTRL_NEXT_MASK                                                            (0x2)
#define SHA256_REG_SHA256_CTRL_MODE_LOW                                                             (2)
#define SHA256_REG_SHA256_CTRL_MODE_MASK                                                            (0x4)
#define SHA256_REG_SHA256_CTRL_ZEROIZE_LOW                                                          (3)
#define SHA256_REG_SHA256_CTRL_ZEROIZE_MASK                                                         (0x8)
#define SHA256_REG_SHA256_CTRL_WNTZ_MODE_LOW                                                        (4)
#define SHA256_REG_SHA256_CTRL_WNTZ_MODE_MASK                                                       (0x10)
#define SHA256_REG_SHA256_CTRL_WNTZ_W_LOW                                                           (5)
#define SHA256_REG_SHA256_CTRL_WNTZ_W_MASK                                                          (0x1e0)
#define SHA256_REG_SHA256_CTRL_WNTZ_N_MODE_LOW                                                      (9)
#define SHA256_REG_SHA256_CTRL_WNTZ_N_MODE_MASK                                                     (0x200)
#define CLP_SHA256_REG_SHA256_STATUS                                                                (0x10028018)
#define SHA256_REG_SHA256_STATUS                                                                    (0x18)
#define SHA256_REG_SHA256_STATUS_READY_LOW                                                          (0)
#define SHA256_REG_SHA256_STATUS_READY_MASK                                                         (0x1)
#define SHA256_REG_SHA256_STATUS_VALID_LOW                                                          (1)
#define SHA256_REG_SHA256_STATUS_VALID_MASK                                                         (0x2)
#define SHA256_REG_SHA256_STATUS_WNTZ_BUSY_LOW                                                      (2)
#define SHA256_REG_SHA256_STATUS_WNTZ_BUSY_MASK                                                     (0x4)
#define CLP_SHA256_REG_SHA256_BLOCK_0                                                               (0x10028080)
#define SHA256_REG_SHA256_BLOCK_0                                                                   (0x80)
#define CLP_SHA256_REG_SHA256_BLOCK_1                                                               (0x10028084)
#define SHA256_REG_SHA256_BLOCK_1                                                                   (0x84)
#define CLP_SHA256_REG_SHA256_BLOCK_2                                                               (0x10028088)
#define SHA256_REG_SHA256_BLOCK_2                                                                   (0x88)
#define CLP_SHA256_REG_SHA256_BLOCK_3                                                               (0x1002808c)
#define SHA256_REG_SHA256_BLOCK_3                                                                   (0x8c)
#define CLP_SHA256_REG_SHA256_BLOCK_4                                                               (0x10028090)
#define SHA256_REG_SHA256_BLOCK_4                                                                   (0x90)
#define CLP_SHA256_REG_SHA256_BLOCK_5                                                               (0x10028094)
#define SHA256_REG_SHA256_BLOCK_5                                                                   (0x94)
#define CLP_SHA256_REG_SHA256_BLOCK_6                                                               (0x10028098)
#define SHA256_REG_SHA256_BLOCK_6                                                                   (0x98)
#define CLP_SHA256_REG_SHA256_BLOCK_7                                                               (0x1002809c)
#define SHA256_REG_SHA256_BLOCK_7                                                                   (0x9c)
#define CLP_SHA256_REG_SHA256_BLOCK_8                                                               (0x100280a0)
#define SHA256_REG_SHA256_BLOCK_8                                                                   (0xa0)
#define CLP_SHA256_REG_SHA256_BLOCK_9                                                               (0x100280a4)
#define SHA256_REG_SHA256_BLOCK_9                                                                   (0xa4)
#define CLP_SHA256_REG_SHA256_BLOCK_10                                                              (0x100280a8)
#define SHA256_REG_SHA256_BLOCK_10                                                                  (0xa8)
#define CLP_SHA256_REG_SHA256_BLOCK_11                                                              (0x100280ac)
#define SHA256_REG_SHA256_BLOCK_11                                                                  (0xac)
#define CLP_SHA256_REG_SHA256_BLOCK_12                                                              (0x100280b0)
#define SHA256_REG_SHA256_BLOCK_12                                                                  (0xb0)
#define CLP_SHA256_REG_SHA256_BLOCK_13                                                              (0x100280b4)
#define SHA256_REG_SHA256_BLOCK_13                                                                  (0xb4)
#define CLP_SHA256_REG_SHA256_BLOCK_14                                                              (0x100280b8)
#define SHA256_REG_SHA256_BLOCK_14                                                                  (0xb8)
#define CLP_SHA256_REG_SHA256_BLOCK_15                                                              (0x100280bc)
#define SHA256_REG_SHA256_BLOCK_15                                                                  (0xbc)
#define CLP_SHA256_REG_SHA256_DIGEST_0                                                              (0x10028100)
#define SHA256_REG_SHA256_DIGEST_0                                                                  (0x100)
#define CLP_SHA256_REG_SHA256_DIGEST_1                                                              (0x10028104)
#define SHA256_REG_SHA256_DIGEST_1                                                                  (0x104)
#define CLP_SHA256_REG_SHA256_DIGEST_2                                                              (0x10028108)
#define SHA256_REG_SHA256_DIGEST_2                                                                  (0x108)
#define CLP_SHA256_REG_SHA256_DIGEST_3                                                              (0x1002810c)
#define SHA256_REG_SHA256_DIGEST_3                                                                  (0x10c)
#define CLP_SHA256_REG_SHA256_DIGEST_4                                                              (0x10028110)
#define SHA256_REG_SHA256_DIGEST_4                                                                  (0x110)
#define CLP_SHA256_REG_SHA256_DIGEST_5                                                              (0x10028114)
#define SHA256_REG_SHA256_DIGEST_5                                                                  (0x114)
#define CLP_SHA256_REG_SHA256_DIGEST_6                                                              (0x10028118)
#define SHA256_REG_SHA256_DIGEST_6                                                                  (0x118)
#define CLP_SHA256_REG_SHA256_DIGEST_7                                                              (0x1002811c)
#define SHA256_REG_SHA256_DIGEST_7                                                                  (0x11c)
#define CLP_SHA256_REG_INTR_BLOCK_RF_START                                                          (0x10028800)
#define CLP_SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x10028800)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                   (0x800)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                      (0)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                     (0x1)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                      (1)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                     (0x2)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x10028804)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                    (0x804)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                      (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                     (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                      (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                     (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                      (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                     (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                      (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                     (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x10028808)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                    (0x808)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                              (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                             (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x1002880c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                (0x80c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x10028810)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                (0x810)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x10028814)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                              (0x814)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                               (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                              (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                               (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                              (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                               (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                              (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                               (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                              (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x10028818)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                              (0x818)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                       (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                      (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x1002881c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                  (0x81c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                  (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                 (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                  (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                 (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                  (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                 (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                  (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                 (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x10028820)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                  (0x820)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                          (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                         (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x10028900)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                (0x900)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x10028904)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                (0x904)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x10028908)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                (0x908)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x1002890c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                (0x90c)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x10028980)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                        (0x980)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0x10028a00)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                           (0xa00)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0x10028a04)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                           (0xa04)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0x10028a08)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                           (0xa08)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0x10028a0c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                           (0xa0c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0x10028a10)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                   (0xa10)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SPI_HOST_REG_BASE_ADDR                                                                  (0x20000000)
#define CLP_SPI_HOST_REG_INTERRUPT_STATE                                                            (0x20000000)
#define SPI_HOST_REG_INTERRUPT_STATE                                                                (0x0)
#define SPI_HOST_REG_INTERRUPT_STATE_ERROR_LOW                                                      (0)
#define SPI_HOST_REG_INTERRUPT_STATE_ERROR_MASK                                                     (0x1)
#define SPI_HOST_REG_INTERRUPT_STATE_SPI_EVENT_LOW                                                  (1)
#define SPI_HOST_REG_INTERRUPT_STATE_SPI_EVENT_MASK                                                 (0x2)
#define CLP_SPI_HOST_REG_INTERRUPT_ENABLE                                                           (0x20000004)
#define SPI_HOST_REG_INTERRUPT_ENABLE                                                               (0x4)
#define SPI_HOST_REG_INTERRUPT_ENABLE_ERROR_LOW                                                     (0)
#define SPI_HOST_REG_INTERRUPT_ENABLE_ERROR_MASK                                                    (0x1)
#define SPI_HOST_REG_INTERRUPT_ENABLE_SPI_EVENT_LOW                                                 (1)
#define SPI_HOST_REG_INTERRUPT_ENABLE_SPI_EVENT_MASK                                                (0x2)
#define CLP_SPI_HOST_REG_INTERRUPT_TEST                                                             (0x20000008)
#define SPI_HOST_REG_INTERRUPT_TEST                                                                 (0x8)
#define SPI_HOST_REG_INTERRUPT_TEST_ERROR_LOW                                                       (0)
#define SPI_HOST_REG_INTERRUPT_TEST_ERROR_MASK                                                      (0x1)
#define SPI_HOST_REG_INTERRUPT_TEST_SPI_EVENT_LOW                                                   (1)
#define SPI_HOST_REG_INTERRUPT_TEST_SPI_EVENT_MASK                                                  (0x2)
#define CLP_SPI_HOST_REG_ALERT_TEST                                                                 (0x2000000c)
#define SPI_HOST_REG_ALERT_TEST                                                                     (0xc)
#define SPI_HOST_REG_ALERT_TEST_FATAL_FAULT_LOW                                                     (0)
#define SPI_HOST_REG_ALERT_TEST_FATAL_FAULT_MASK                                                    (0x1)
#define CLP_SPI_HOST_REG_CONTROL                                                                    (0x20000010)
#define SPI_HOST_REG_CONTROL                                                                        (0x10)
#define SPI_HOST_REG_CONTROL_RX_WATERMARK_LOW                                                       (0)
#define SPI_HOST_REG_CONTROL_RX_WATERMARK_MASK                                                      (0xff)
#define SPI_HOST_REG_CONTROL_TX_WATERMARK_LOW                                                       (8)
#define SPI_HOST_REG_CONTROL_TX_WATERMARK_MASK                                                      (0xff00)
#define SPI_HOST_REG_CONTROL_OUTPUT_EN_LOW                                                          (29)
#define SPI_HOST_REG_CONTROL_OUTPUT_EN_MASK                                                         (0x20000000)
#define SPI_HOST_REG_CONTROL_SW_RST_LOW                                                             (30)
#define SPI_HOST_REG_CONTROL_SW_RST_MASK                                                            (0x40000000)
#define SPI_HOST_REG_CONTROL_SPIEN_LOW                                                              (31)
#define SPI_HOST_REG_CONTROL_SPIEN_MASK                                                             (0x80000000)
#define CLP_SPI_HOST_REG_STATUS                                                                     (0x20000014)
#define SPI_HOST_REG_STATUS                                                                         (0x14)
#define SPI_HOST_REG_STATUS_TXQD_LOW                                                                (0)
#define SPI_HOST_REG_STATUS_TXQD_MASK                                                               (0xff)
#define SPI_HOST_REG_STATUS_RXQD_LOW                                                                (8)
#define SPI_HOST_REG_STATUS_RXQD_MASK                                                               (0xff00)
#define SPI_HOST_REG_STATUS_CMDQD_LOW                                                               (16)
#define SPI_HOST_REG_STATUS_CMDQD_MASK                                                              (0xf0000)
#define SPI_HOST_REG_STATUS_RXWM_LOW                                                                (20)
#define SPI_HOST_REG_STATUS_RXWM_MASK                                                               (0x100000)
#define SPI_HOST_REG_STATUS_BYTEORDER_LOW                                                           (22)
#define SPI_HOST_REG_STATUS_BYTEORDER_MASK                                                          (0x400000)
#define SPI_HOST_REG_STATUS_RXSTALL_LOW                                                             (23)
#define SPI_HOST_REG_STATUS_RXSTALL_MASK                                                            (0x800000)
#define SPI_HOST_REG_STATUS_RXEMPTY_LOW                                                             (24)
#define SPI_HOST_REG_STATUS_RXEMPTY_MASK                                                            (0x1000000)
#define SPI_HOST_REG_STATUS_RXFULL_LOW                                                              (25)
#define SPI_HOST_REG_STATUS_RXFULL_MASK                                                             (0x2000000)
#define SPI_HOST_REG_STATUS_TXWM_LOW                                                                (26)
#define SPI_HOST_REG_STATUS_TXWM_MASK                                                               (0x4000000)
#define SPI_HOST_REG_STATUS_TXSTALL_LOW                                                             (27)
#define SPI_HOST_REG_STATUS_TXSTALL_MASK                                                            (0x8000000)
#define SPI_HOST_REG_STATUS_TXEMPTY_LOW                                                             (28)
#define SPI_HOST_REG_STATUS_TXEMPTY_MASK                                                            (0x10000000)
#define SPI_HOST_REG_STATUS_TXFULL_LOW                                                              (29)
#define SPI_HOST_REG_STATUS_TXFULL_MASK                                                             (0x20000000)
#define SPI_HOST_REG_STATUS_ACTIVE_LOW                                                              (30)
#define SPI_HOST_REG_STATUS_ACTIVE_MASK                                                             (0x40000000)
#define SPI_HOST_REG_STATUS_READY_LOW                                                               (31)
#define SPI_HOST_REG_STATUS_READY_MASK                                                              (0x80000000)
#define CLP_SPI_HOST_REG_CONFIGOPTS_0                                                               (0x20000018)
#define SPI_HOST_REG_CONFIGOPTS_0                                                                   (0x18)
#define SPI_HOST_REG_CONFIGOPTS_0_CLKDIV_LOW                                                        (0)
#define SPI_HOST_REG_CONFIGOPTS_0_CLKDIV_MASK                                                       (0xffff)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNIDLE_LOW                                                       (16)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNIDLE_MASK                                                      (0xf0000)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNTRAIL_LOW                                                      (20)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNTRAIL_MASK                                                     (0xf00000)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNLEAD_LOW                                                       (24)
#define SPI_HOST_REG_CONFIGOPTS_0_CSNLEAD_MASK                                                      (0xf000000)
#define SPI_HOST_REG_CONFIGOPTS_0_FULLCYC_LOW                                                       (29)
#define SPI_HOST_REG_CONFIGOPTS_0_FULLCYC_MASK                                                      (0x20000000)
#define SPI_HOST_REG_CONFIGOPTS_0_CPHA_LOW                                                          (30)
#define SPI_HOST_REG_CONFIGOPTS_0_CPHA_MASK                                                         (0x40000000)
#define SPI_HOST_REG_CONFIGOPTS_0_CPOL_LOW                                                          (31)
#define SPI_HOST_REG_CONFIGOPTS_0_CPOL_MASK                                                         (0x80000000)
#define CLP_SPI_HOST_REG_CONFIGOPTS_1                                                               (0x2000001c)
#define SPI_HOST_REG_CONFIGOPTS_1                                                                   (0x1c)
#define SPI_HOST_REG_CONFIGOPTS_1_CLKDIV_LOW                                                        (0)
#define SPI_HOST_REG_CONFIGOPTS_1_CLKDIV_MASK                                                       (0xffff)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNIDLE_LOW                                                       (16)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNIDLE_MASK                                                      (0xf0000)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNTRAIL_LOW                                                      (20)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNTRAIL_MASK                                                     (0xf00000)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNLEAD_LOW                                                       (24)
#define SPI_HOST_REG_CONFIGOPTS_1_CSNLEAD_MASK                                                      (0xf000000)
#define SPI_HOST_REG_CONFIGOPTS_1_FULLCYC_LOW                                                       (29)
#define SPI_HOST_REG_CONFIGOPTS_1_FULLCYC_MASK                                                      (0x20000000)
#define SPI_HOST_REG_CONFIGOPTS_1_CPHA_LOW                                                          (30)
#define SPI_HOST_REG_CONFIGOPTS_1_CPHA_MASK                                                         (0x40000000)
#define SPI_HOST_REG_CONFIGOPTS_1_CPOL_LOW                                                          (31)
#define SPI_HOST_REG_CONFIGOPTS_1_CPOL_MASK                                                         (0x80000000)
#define CLP_SPI_HOST_REG_CSID                                                                       (0x20000020)
#define SPI_HOST_REG_CSID                                                                           (0x20)
#define CLP_SPI_HOST_REG_COMMAND                                                                    (0x20000024)
#define SPI_HOST_REG_COMMAND                                                                        (0x24)
#define SPI_HOST_REG_COMMAND_LEN_LOW                                                                (0)
#define SPI_HOST_REG_COMMAND_LEN_MASK                                                               (0x1ff)
#define SPI_HOST_REG_COMMAND_CSAAT_LOW                                                              (9)
#define SPI_HOST_REG_COMMAND_CSAAT_MASK                                                             (0x200)
#define SPI_HOST_REG_COMMAND_SPEED_LOW                                                              (10)
#define SPI_HOST_REG_COMMAND_SPEED_MASK                                                             (0xc00)
#define SPI_HOST_REG_COMMAND_DIRECTION_LOW                                                          (12)
#define SPI_HOST_REG_COMMAND_DIRECTION_MASK                                                         (0x3000)
#define CLP_SPI_HOST_REG_RXDATA                                                                     (0x20000028)
#define SPI_HOST_REG_RXDATA                                                                         (0x28)
#define CLP_SPI_HOST_REG_TXDATA                                                                     (0x2000002c)
#define SPI_HOST_REG_TXDATA                                                                         (0x2c)
#define CLP_SPI_HOST_REG_ERROR_ENABLE                                                               (0x20000030)
#define SPI_HOST_REG_ERROR_ENABLE                                                                   (0x30)
#define SPI_HOST_REG_ERROR_ENABLE_CMDBUSY_LOW                                                       (0)
#define SPI_HOST_REG_ERROR_ENABLE_CMDBUSY_MASK                                                      (0x1)
#define SPI_HOST_REG_ERROR_ENABLE_OVERFLOW_LOW                                                      (1)
#define SPI_HOST_REG_ERROR_ENABLE_OVERFLOW_MASK                                                     (0x2)
#define SPI_HOST_REG_ERROR_ENABLE_UNDERFLOW_LOW                                                     (2)
#define SPI_HOST_REG_ERROR_ENABLE_UNDERFLOW_MASK                                                    (0x4)
#define SPI_HOST_REG_ERROR_ENABLE_CMDINVAL_LOW                                                      (3)
#define SPI_HOST_REG_ERROR_ENABLE_CMDINVAL_MASK                                                     (0x8)
#define SPI_HOST_REG_ERROR_ENABLE_CSIDINVAL_LOW                                                     (4)
#define SPI_HOST_REG_ERROR_ENABLE_CSIDINVAL_MASK                                                    (0x10)
#define CLP_SPI_HOST_REG_ERROR_STATUS                                                               (0x20000034)
#define SPI_HOST_REG_ERROR_STATUS                                                                   (0x34)
#define SPI_HOST_REG_ERROR_STATUS_CMDBUSY_LOW                                                       (0)
#define SPI_HOST_REG_ERROR_STATUS_CMDBUSY_MASK                                                      (0x1)
#define SPI_HOST_REG_ERROR_STATUS_OVERFLOW_LOW                                                      (1)
#define SPI_HOST_REG_ERROR_STATUS_OVERFLOW_MASK                                                     (0x2)
#define SPI_HOST_REG_ERROR_STATUS_UNDERFLOW_LOW                                                     (2)
#define SPI_HOST_REG_ERROR_STATUS_UNDERFLOW_MASK                                                    (0x4)
#define SPI_HOST_REG_ERROR_STATUS_CMDINVAL_LOW                                                      (3)
#define SPI_HOST_REG_ERROR_STATUS_CMDINVAL_MASK                                                     (0x8)
#define SPI_HOST_REG_ERROR_STATUS_CSIDINVAL_LOW                                                     (4)
#define SPI_HOST_REG_ERROR_STATUS_CSIDINVAL_MASK                                                    (0x10)
#define SPI_HOST_REG_ERROR_STATUS_ACCESSINVAL_LOW                                                   (5)
#define SPI_HOST_REG_ERROR_STATUS_ACCESSINVAL_MASK                                                  (0x20)
#define CLP_SPI_HOST_REG_EVENT_ENABLE                                                               (0x20000038)
#define SPI_HOST_REG_EVENT_ENABLE                                                                   (0x38)
#define SPI_HOST_REG_EVENT_ENABLE_RXFULL_LOW                                                        (0)
#define SPI_HOST_REG_EVENT_ENABLE_RXFULL_MASK                                                       (0x1)
#define SPI_HOST_REG_EVENT_ENABLE_TXEMPTY_LOW                                                       (1)
#define SPI_HOST_REG_EVENT_ENABLE_TXEMPTY_MASK                                                      (0x2)
#define SPI_HOST_REG_EVENT_ENABLE_RXWM_LOW                                                          (2)
#define SPI_HOST_REG_EVENT_ENABLE_RXWM_MASK                                                         (0x4)
#define SPI_HOST_REG_EVENT_ENABLE_TXWM_LOW                                                          (3)
#define SPI_HOST_REG_EVENT_ENABLE_TXWM_MASK                                                         (0x8)
#define SPI_HOST_REG_EVENT_ENABLE_READY_LOW                                                         (4)
#define SPI_HOST_REG_EVENT_ENABLE_READY_MASK                                                        (0x10)
#define SPI_HOST_REG_EVENT_ENABLE_IDLE_LOW                                                          (5)
#define SPI_HOST_REG_EVENT_ENABLE_IDLE_MASK                                                         (0x20)
#define CLP_UART_BASE_ADDR                                                                          (0x20001000)
#define CLP_UART_INTERRUPT_STATE                                                                    (0x20001000)
#define UART_INTERRUPT_STATE                                                                        (0x0)
#define UART_INTERRUPT_STATE_TX_WATERMARK_LOW                                                       (0)
#define UART_INTERRUPT_STATE_TX_WATERMARK_MASK                                                      (0x1)
#define UART_INTERRUPT_STATE_RX_WATERMARK_LOW                                                       (1)
#define UART_INTERRUPT_STATE_RX_WATERMARK_MASK                                                      (0x2)
#define UART_INTERRUPT_STATE_TX_EMPTY_LOW                                                           (2)
#define UART_INTERRUPT_STATE_TX_EMPTY_MASK                                                          (0x4)
#define UART_INTERRUPT_STATE_RX_OVERFLOW_LOW                                                        (3)
#define UART_INTERRUPT_STATE_RX_OVERFLOW_MASK                                                       (0x8)
#define UART_INTERRUPT_STATE_RX_FRAME_ERR_LOW                                                       (4)
#define UART_INTERRUPT_STATE_RX_FRAME_ERR_MASK                                                      (0x10)
#define UART_INTERRUPT_STATE_RX_BREAK_ERR_LOW                                                       (5)
#define UART_INTERRUPT_STATE_RX_BREAK_ERR_MASK                                                      (0x20)
#define UART_INTERRUPT_STATE_RX_TIMEOUT_LOW                                                         (6)
#define UART_INTERRUPT_STATE_RX_TIMEOUT_MASK                                                        (0x40)
#define UART_INTERRUPT_STATE_RX_PARITY_ERR_LOW                                                      (7)
#define UART_INTERRUPT_STATE_RX_PARITY_ERR_MASK                                                     (0x80)
#define CLP_UART_INTERRUPT_ENABLE                                                                   (0x20001004)
#define UART_INTERRUPT_ENABLE                                                                       (0x4)
#define UART_INTERRUPT_ENABLE_TX_WATERMARK_LOW                                                      (0)
#define UART_INTERRUPT_ENABLE_TX_WATERMARK_MASK                                                     (0x1)
#define UART_INTERRUPT_ENABLE_RX_WATERMARK_LOW                                                      (1)
#define UART_INTERRUPT_ENABLE_RX_WATERMARK_MASK                                                     (0x2)
#define UART_INTERRUPT_ENABLE_TX_EMPTY_LOW                                                          (2)
#define UART_INTERRUPT_ENABLE_TX_EMPTY_MASK                                                         (0x4)
#define UART_INTERRUPT_ENABLE_RX_OVERFLOW_LOW                                                       (3)
#define UART_INTERRUPT_ENABLE_RX_OVERFLOW_MASK                                                      (0x8)
#define UART_INTERRUPT_ENABLE_RX_FRAME_ERR_LOW                                                      (4)
#define UART_INTERRUPT_ENABLE_RX_FRAME_ERR_MASK                                                     (0x10)
#define UART_INTERRUPT_ENABLE_RX_BREAK_ERR_LOW                                                      (5)
#define UART_INTERRUPT_ENABLE_RX_BREAK_ERR_MASK                                                     (0x20)
#define UART_INTERRUPT_ENABLE_RX_TIMEOUT_LOW                                                        (6)
#define UART_INTERRUPT_ENABLE_RX_TIMEOUT_MASK                                                       (0x40)
#define UART_INTERRUPT_ENABLE_RX_PARITY_ERR_LOW                                                     (7)
#define UART_INTERRUPT_ENABLE_RX_PARITY_ERR_MASK                                                    (0x80)
#define CLP_UART_INTERRUPT_TEST                                                                     (0x20001008)
#define UART_INTERRUPT_TEST                                                                         (0x8)
#define UART_INTERRUPT_TEST_TX_WATERMARK_LOW                                                        (0)
#define UART_INTERRUPT_TEST_TX_WATERMARK_MASK                                                       (0x1)
#define UART_INTERRUPT_TEST_RX_WATERMARK_LOW                                                        (1)
#define UART_INTERRUPT_TEST_RX_WATERMARK_MASK                                                       (0x2)
#define UART_INTERRUPT_TEST_TX_EMPTY_LOW                                                            (2)
#define UART_INTERRUPT_TEST_TX_EMPTY_MASK                                                           (0x4)
#define UART_INTERRUPT_TEST_RX_OVERFLOW_LOW                                                         (3)
#define UART_INTERRUPT_TEST_RX_OVERFLOW_MASK                                                        (0x8)
#define UART_INTERRUPT_TEST_RX_FRAME_ERR_LOW                                                        (4)
#define UART_INTERRUPT_TEST_RX_FRAME_ERR_MASK                                                       (0x10)
#define UART_INTERRUPT_TEST_RX_BREAK_ERR_LOW                                                        (5)
#define UART_INTERRUPT_TEST_RX_BREAK_ERR_MASK                                                       (0x20)
#define UART_INTERRUPT_TEST_RX_TIMEOUT_LOW                                                          (6)
#define UART_INTERRUPT_TEST_RX_TIMEOUT_MASK                                                         (0x40)
#define UART_INTERRUPT_TEST_RX_PARITY_ERR_LOW                                                       (7)
#define UART_INTERRUPT_TEST_RX_PARITY_ERR_MASK                                                      (0x80)
#define CLP_UART_ALERT_TEST                                                                         (0x2000100c)
#define UART_ALERT_TEST                                                                             (0xc)
#define UART_ALERT_TEST_FATAL_FAULT_LOW                                                             (0)
#define UART_ALERT_TEST_FATAL_FAULT_MASK                                                            (0x1)
#define CLP_UART_CTRL                                                                               (0x20001010)
#define UART_CTRL                                                                                   (0x10)
#define UART_CTRL_TX_LOW                                                                            (0)
#define UART_CTRL_TX_MASK                                                                           (0x1)
#define UART_CTRL_RX_LOW                                                                            (1)
#define UART_CTRL_RX_MASK                                                                           (0x2)
#define UART_CTRL_NF_LOW                                                                            (2)
#define UART_CTRL_NF_MASK                                                                           (0x4)
#define UART_CTRL_SLPBK_LOW                                                                         (4)
#define UART_CTRL_SLPBK_MASK                                                                        (0x10)
#define UART_CTRL_LLPBK_LOW                                                                         (5)
#define UART_CTRL_LLPBK_MASK                                                                        (0x20)
#define UART_CTRL_PARITY_EN_LOW                                                                     (6)
#define UART_CTRL_PARITY_EN_MASK                                                                    (0x40)
#define UART_CTRL_PARITY_ODD_LOW                                                                    (7)
#define UART_CTRL_PARITY_ODD_MASK                                                                   (0x80)
#define UART_CTRL_RXBLVL_LOW                                                                        (8)
#define UART_CTRL_RXBLVL_MASK                                                                       (0x300)
#define UART_CTRL_NCO_LOW                                                                           (16)
#define UART_CTRL_NCO_MASK                                                                          (0xffff0000)
#define CLP_UART_STATUS                                                                             (0x20001014)
#define UART_STATUS                                                                                 (0x14)
#define UART_STATUS_TXFULL_LOW                                                                      (0)
#define UART_STATUS_TXFULL_MASK                                                                     (0x1)
#define UART_STATUS_RXFULL_LOW                                                                      (1)
#define UART_STATUS_RXFULL_MASK                                                                     (0x2)
#define UART_STATUS_TXEMPTY_LOW                                                                     (2)
#define UART_STATUS_TXEMPTY_MASK                                                                    (0x4)
#define UART_STATUS_TXIDLE_LOW                                                                      (3)
#define UART_STATUS_TXIDLE_MASK                                                                     (0x8)
#define UART_STATUS_RXIDLE_LOW                                                                      (4)
#define UART_STATUS_RXIDLE_MASK                                                                     (0x10)
#define UART_STATUS_RXEMPTY_LOW                                                                     (5)
#define UART_STATUS_RXEMPTY_MASK                                                                    (0x20)
#define CLP_UART_RDATA                                                                              (0x20001018)
#define UART_RDATA                                                                                  (0x18)
#define UART_RDATA_RDATA_LOW                                                                        (0)
#define UART_RDATA_RDATA_MASK                                                                       (0xff)
#define CLP_UART_WDATA                                                                              (0x2000101c)
#define UART_WDATA                                                                                  (0x1c)
#define UART_WDATA_WDATA_LOW                                                                        (0)
#define UART_WDATA_WDATA_MASK                                                                       (0xff)
#define CLP_UART_FIFO_CTRL                                                                          (0x20001020)
#define UART_FIFO_CTRL                                                                              (0x20)
#define UART_FIFO_CTRL_RXRST_LOW                                                                    (0)
#define UART_FIFO_CTRL_RXRST_MASK                                                                   (0x1)
#define UART_FIFO_CTRL_TXRST_LOW                                                                    (1)
#define UART_FIFO_CTRL_TXRST_MASK                                                                   (0x2)
#define UART_FIFO_CTRL_RXILVL_LOW                                                                   (2)
#define UART_FIFO_CTRL_RXILVL_MASK                                                                  (0x1c)
#define UART_FIFO_CTRL_TXILVL_LOW                                                                   (5)
#define UART_FIFO_CTRL_TXILVL_MASK                                                                  (0x60)
#define CLP_UART_FIFO_STATUS                                                                        (0x20001024)
#define UART_FIFO_STATUS                                                                            (0x24)
#define UART_FIFO_STATUS_TXLVL_LOW                                                                  (0)
#define UART_FIFO_STATUS_TXLVL_MASK                                                                 (0x3f)
#define UART_FIFO_STATUS_RXLVL_LOW                                                                  (16)
#define UART_FIFO_STATUS_RXLVL_MASK                                                                 (0x3f0000)
#define CLP_UART_OVRD                                                                               (0x20001028)
#define UART_OVRD                                                                                   (0x28)
#define UART_OVRD_TXEN_LOW                                                                          (0)
#define UART_OVRD_TXEN_MASK                                                                         (0x1)
#define UART_OVRD_TXVAL_LOW                                                                         (1)
#define UART_OVRD_TXVAL_MASK                                                                        (0x2)
#define CLP_UART_VAL                                                                                (0x2000102c)
#define UART_VAL                                                                                    (0x2c)
#define UART_VAL_RX_LOW                                                                             (0)
#define UART_VAL_RX_MASK                                                                            (0xffff)
#define CLP_UART_TIMEOUT_CTRL                                                                       (0x20001030)
#define UART_TIMEOUT_CTRL                                                                           (0x30)
#define UART_TIMEOUT_CTRL_VAL_LOW                                                                   (0)
#define UART_TIMEOUT_CTRL_VAL_MASK                                                                  (0xffffff)
#define UART_TIMEOUT_CTRL_EN_LOW                                                                    (31)
#define UART_TIMEOUT_CTRL_EN_MASK                                                                   (0x80000000)
#define CLP_CSRNG_REG_BASE_ADDR                                                                     (0x20002000)
#define CLP_CSRNG_REG_INTERRUPT_STATE                                                               (0x20002000)
#define CSRNG_REG_INTERRUPT_STATE                                                                   (0x0)
#define CSRNG_REG_INTERRUPT_STATE_CS_CMD_REQ_DONE_LOW                                               (0)
#define CSRNG_REG_INTERRUPT_STATE_CS_CMD_REQ_DONE_MASK                                              (0x1)
#define CSRNG_REG_INTERRUPT_STATE_CS_ENTROPY_REQ_LOW                                                (1)
#define CSRNG_REG_INTERRUPT_STATE_CS_ENTROPY_REQ_MASK                                               (0x2)
#define CSRNG_REG_INTERRUPT_STATE_CS_HW_INST_EXC_LOW                                                (2)
#define CSRNG_REG_INTERRUPT_STATE_CS_HW_INST_EXC_MASK                                               (0x4)
#define CSRNG_REG_INTERRUPT_STATE_CS_FATAL_ERR_LOW                                                  (3)
#define CSRNG_REG_INTERRUPT_STATE_CS_FATAL_ERR_MASK                                                 (0x8)
#define CLP_CSRNG_REG_INTERRUPT_ENABLE                                                              (0x20002004)
#define CSRNG_REG_INTERRUPT_ENABLE                                                                  (0x4)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_CMD_REQ_DONE_LOW                                              (0)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_CMD_REQ_DONE_MASK                                             (0x1)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_ENTROPY_REQ_LOW                                               (1)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_ENTROPY_REQ_MASK                                              (0x2)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_HW_INST_EXC_LOW                                               (2)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_HW_INST_EXC_MASK                                              (0x4)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_FATAL_ERR_LOW                                                 (3)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_FATAL_ERR_MASK                                                (0x8)
#define CLP_CSRNG_REG_INTERRUPT_TEST                                                                (0x20002008)
#define CSRNG_REG_INTERRUPT_TEST                                                                    (0x8)
#define CSRNG_REG_INTERRUPT_TEST_CS_CMD_REQ_DONE_LOW                                                (0)
#define CSRNG_REG_INTERRUPT_TEST_CS_CMD_REQ_DONE_MASK                                               (0x1)
#define CSRNG_REG_INTERRUPT_TEST_CS_ENTROPY_REQ_LOW                                                 (1)
#define CSRNG_REG_INTERRUPT_TEST_CS_ENTROPY_REQ_MASK                                                (0x2)
#define CSRNG_REG_INTERRUPT_TEST_CS_HW_INST_EXC_LOW                                                 (2)
#define CSRNG_REG_INTERRUPT_TEST_CS_HW_INST_EXC_MASK                                                (0x4)
#define CSRNG_REG_INTERRUPT_TEST_CS_FATAL_ERR_LOW                                                   (3)
#define CSRNG_REG_INTERRUPT_TEST_CS_FATAL_ERR_MASK                                                  (0x8)
#define CLP_CSRNG_REG_ALERT_TEST                                                                    (0x2000200c)
#define CSRNG_REG_ALERT_TEST                                                                        (0xc)
#define CSRNG_REG_ALERT_TEST_RECOV_ALERT_LOW                                                        (0)
#define CSRNG_REG_ALERT_TEST_RECOV_ALERT_MASK                                                       (0x1)
#define CSRNG_REG_ALERT_TEST_FATAL_ALERT_LOW                                                        (1)
#define CSRNG_REG_ALERT_TEST_FATAL_ALERT_MASK                                                       (0x2)
#define CLP_CSRNG_REG_REGWEN                                                                        (0x20002010)
#define CSRNG_REG_REGWEN                                                                            (0x10)
#define CSRNG_REG_REGWEN_REGWEN_LOW                                                                 (0)
#define CSRNG_REG_REGWEN_REGWEN_MASK                                                                (0x1)
#define CLP_CSRNG_REG_CTRL                                                                          (0x20002014)
#define CSRNG_REG_CTRL                                                                              (0x14)
#define CSRNG_REG_CTRL_ENABLE_LOW                                                                   (0)
#define CSRNG_REG_CTRL_ENABLE_MASK                                                                  (0xf)
#define CSRNG_REG_CTRL_SW_APP_ENABLE_LOW                                                            (4)
#define CSRNG_REG_CTRL_SW_APP_ENABLE_MASK                                                           (0xf0)
#define CSRNG_REG_CTRL_READ_INT_STATE_LOW                                                           (8)
#define CSRNG_REG_CTRL_READ_INT_STATE_MASK                                                          (0xf00)
#define CLP_CSRNG_REG_CMD_REQ                                                                       (0x20002018)
#define CSRNG_REG_CMD_REQ                                                                           (0x18)
#define CSRNG_REG_CMD_REQ_ACMD_LOW                                                                  (0)
#define CSRNG_REG_CMD_REQ_ACMD_MASK                                                                 (0xf)
#define CSRNG_REG_CMD_REQ_CLEN_LOW                                                                  (4)
#define CSRNG_REG_CMD_REQ_CLEN_MASK                                                                 (0xf0)
#define CSRNG_REG_CMD_REQ_FLAG0_LOW                                                                 (8)
#define CSRNG_REG_CMD_REQ_FLAG0_MASK                                                                (0xf00)
#define CSRNG_REG_CMD_REQ_GLEN_LOW                                                                  (12)
#define CSRNG_REG_CMD_REQ_GLEN_MASK                                                                 (0x1fff000)
#define CLP_CSRNG_REG_SW_CMD_STS                                                                    (0x2000201c)
#define CSRNG_REG_SW_CMD_STS                                                                        (0x1c)
#define CSRNG_REG_SW_CMD_STS_CMD_RDY_LOW                                                            (0)
#define CSRNG_REG_SW_CMD_STS_CMD_RDY_MASK                                                           (0x1)
#define CSRNG_REG_SW_CMD_STS_CMD_STS_LOW                                                            (1)
#define CSRNG_REG_SW_CMD_STS_CMD_STS_MASK                                                           (0x2)
#define CLP_CSRNG_REG_GENBITS_VLD                                                                   (0x20002020)
#define CSRNG_REG_GENBITS_VLD                                                                       (0x20)
#define CSRNG_REG_GENBITS_VLD_GENBITS_VLD_LOW                                                       (0)
#define CSRNG_REG_GENBITS_VLD_GENBITS_VLD_MASK                                                      (0x1)
#define CSRNG_REG_GENBITS_VLD_GENBITS_FIPS_LOW                                                      (1)
#define CSRNG_REG_GENBITS_VLD_GENBITS_FIPS_MASK                                                     (0x2)
#define CLP_CSRNG_REG_GENBITS                                                                       (0x20002024)
#define CSRNG_REG_GENBITS                                                                           (0x24)
#define CLP_CSRNG_REG_INT_STATE_NUM                                                                 (0x20002028)
#define CSRNG_REG_INT_STATE_NUM                                                                     (0x28)
#define CSRNG_REG_INT_STATE_NUM_INT_STATE_NUM_LOW                                                   (0)
#define CSRNG_REG_INT_STATE_NUM_INT_STATE_NUM_MASK                                                  (0xf)
#define CLP_CSRNG_REG_INT_STATE_VAL                                                                 (0x2000202c)
#define CSRNG_REG_INT_STATE_VAL                                                                     (0x2c)
#define CLP_CSRNG_REG_HW_EXC_STS                                                                    (0x20002030)
#define CSRNG_REG_HW_EXC_STS                                                                        (0x30)
#define CSRNG_REG_HW_EXC_STS_HW_EXC_STS_LOW                                                         (0)
#define CSRNG_REG_HW_EXC_STS_HW_EXC_STS_MASK                                                        (0xffff)
#define CLP_CSRNG_REG_RECOV_ALERT_STS                                                               (0x20002034)
#define CSRNG_REG_RECOV_ALERT_STS                                                                   (0x34)
#define CSRNG_REG_RECOV_ALERT_STS_ENABLE_FIELD_ALERT_LOW                                            (0)
#define CSRNG_REG_RECOV_ALERT_STS_ENABLE_FIELD_ALERT_MASK                                           (0x1)
#define CSRNG_REG_RECOV_ALERT_STS_SW_APP_ENABLE_FIELD_ALERT_LOW                                     (1)
#define CSRNG_REG_RECOV_ALERT_STS_SW_APP_ENABLE_FIELD_ALERT_MASK                                    (0x2)
#define CSRNG_REG_RECOV_ALERT_STS_READ_INT_STATE_FIELD_ALERT_LOW                                    (2)
#define CSRNG_REG_RECOV_ALERT_STS_READ_INT_STATE_FIELD_ALERT_MASK                                   (0x4)
#define CSRNG_REG_RECOV_ALERT_STS_ACMD_FLAG0_FIELD_ALERT_LOW                                        (3)
#define CSRNG_REG_RECOV_ALERT_STS_ACMD_FLAG0_FIELD_ALERT_MASK                                       (0x8)
#define CSRNG_REG_RECOV_ALERT_STS_CS_BUS_CMP_ALERT_LOW                                              (12)
#define CSRNG_REG_RECOV_ALERT_STS_CS_BUS_CMP_ALERT_MASK                                             (0x1000)
#define CSRNG_REG_RECOV_ALERT_STS_CS_MAIN_SM_ALERT_LOW                                              (13)
#define CSRNG_REG_RECOV_ALERT_STS_CS_MAIN_SM_ALERT_MASK                                             (0x2000)
#define CLP_CSRNG_REG_ERR_CODE                                                                      (0x20002038)
#define CSRNG_REG_ERR_CODE                                                                          (0x38)
#define CSRNG_REG_ERR_CODE_SFIFO_CMD_ERR_LOW                                                        (0)
#define CSRNG_REG_ERR_CODE_SFIFO_CMD_ERR_MASK                                                       (0x1)
#define CSRNG_REG_ERR_CODE_SFIFO_GENBITS_ERR_LOW                                                    (1)
#define CSRNG_REG_ERR_CODE_SFIFO_GENBITS_ERR_MASK                                                   (0x2)
#define CSRNG_REG_ERR_CODE_SFIFO_CMDREQ_ERR_LOW                                                     (2)
#define CSRNG_REG_ERR_CODE_SFIFO_CMDREQ_ERR_MASK                                                    (0x4)
#define CSRNG_REG_ERR_CODE_SFIFO_RCSTAGE_ERR_LOW                                                    (3)
#define CSRNG_REG_ERR_CODE_SFIFO_RCSTAGE_ERR_MASK                                                   (0x8)
#define CSRNG_REG_ERR_CODE_SFIFO_KEYVRC_ERR_LOW                                                     (4)
#define CSRNG_REG_ERR_CODE_SFIFO_KEYVRC_ERR_MASK                                                    (0x10)
#define CSRNG_REG_ERR_CODE_SFIFO_UPDREQ_ERR_LOW                                                     (5)
#define CSRNG_REG_ERR_CODE_SFIFO_UPDREQ_ERR_MASK                                                    (0x20)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCREQ_ERR_LOW                                                    (6)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCREQ_ERR_MASK                                                   (0x40)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCACK_ERR_LOW                                                    (7)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCACK_ERR_MASK                                                   (0x80)
#define CSRNG_REG_ERR_CODE_SFIFO_PDATA_ERR_LOW                                                      (8)
#define CSRNG_REG_ERR_CODE_SFIFO_PDATA_ERR_MASK                                                     (0x100)
#define CSRNG_REG_ERR_CODE_SFIFO_FINAL_ERR_LOW                                                      (9)
#define CSRNG_REG_ERR_CODE_SFIFO_FINAL_ERR_MASK                                                     (0x200)
#define CSRNG_REG_ERR_CODE_SFIFO_GBENCACK_ERR_LOW                                                   (10)
#define CSRNG_REG_ERR_CODE_SFIFO_GBENCACK_ERR_MASK                                                  (0x400)
#define CSRNG_REG_ERR_CODE_SFIFO_GRCSTAGE_ERR_LOW                                                   (11)
#define CSRNG_REG_ERR_CODE_SFIFO_GRCSTAGE_ERR_MASK                                                  (0x800)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENREQ_ERR_LOW                                                    (12)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENREQ_ERR_MASK                                                   (0x1000)
#define CSRNG_REG_ERR_CODE_SFIFO_GADSTAGE_ERR_LOW                                                   (13)
#define CSRNG_REG_ERR_CODE_SFIFO_GADSTAGE_ERR_MASK                                                  (0x2000)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENBITS_ERR_LOW                                                   (14)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENBITS_ERR_MASK                                                  (0x4000)
#define CSRNG_REG_ERR_CODE_SFIFO_BLKENC_ERR_LOW                                                     (15)
#define CSRNG_REG_ERR_CODE_SFIFO_BLKENC_ERR_MASK                                                    (0x8000)
#define CSRNG_REG_ERR_CODE_CMD_STAGE_SM_ERR_LOW                                                     (20)
#define CSRNG_REG_ERR_CODE_CMD_STAGE_SM_ERR_MASK                                                    (0x100000)
#define CSRNG_REG_ERR_CODE_MAIN_SM_ERR_LOW                                                          (21)
#define CSRNG_REG_ERR_CODE_MAIN_SM_ERR_MASK                                                         (0x200000)
#define CSRNG_REG_ERR_CODE_DRBG_GEN_SM_ERR_LOW                                                      (22)
#define CSRNG_REG_ERR_CODE_DRBG_GEN_SM_ERR_MASK                                                     (0x400000)
#define CSRNG_REG_ERR_CODE_DRBG_UPDBE_SM_ERR_LOW                                                    (23)
#define CSRNG_REG_ERR_CODE_DRBG_UPDBE_SM_ERR_MASK                                                   (0x800000)
#define CSRNG_REG_ERR_CODE_DRBG_UPDOB_SM_ERR_LOW                                                    (24)
#define CSRNG_REG_ERR_CODE_DRBG_UPDOB_SM_ERR_MASK                                                   (0x1000000)
#define CSRNG_REG_ERR_CODE_AES_CIPHER_SM_ERR_LOW                                                    (25)
#define CSRNG_REG_ERR_CODE_AES_CIPHER_SM_ERR_MASK                                                   (0x2000000)
#define CSRNG_REG_ERR_CODE_CMD_GEN_CNT_ERR_LOW                                                      (26)
#define CSRNG_REG_ERR_CODE_CMD_GEN_CNT_ERR_MASK                                                     (0x4000000)
#define CSRNG_REG_ERR_CODE_FIFO_WRITE_ERR_LOW                                                       (28)
#define CSRNG_REG_ERR_CODE_FIFO_WRITE_ERR_MASK                                                      (0x10000000)
#define CSRNG_REG_ERR_CODE_FIFO_READ_ERR_LOW                                                        (29)
#define CSRNG_REG_ERR_CODE_FIFO_READ_ERR_MASK                                                       (0x20000000)
#define CSRNG_REG_ERR_CODE_FIFO_STATE_ERR_LOW                                                       (30)
#define CSRNG_REG_ERR_CODE_FIFO_STATE_ERR_MASK                                                      (0x40000000)
#define CLP_CSRNG_REG_ERR_CODE_TEST                                                                 (0x2000203c)
#define CSRNG_REG_ERR_CODE_TEST                                                                     (0x3c)
#define CSRNG_REG_ERR_CODE_TEST_ERR_CODE_TEST_LOW                                                   (0)
#define CSRNG_REG_ERR_CODE_TEST_ERR_CODE_TEST_MASK                                                  (0x1f)
#define CLP_CSRNG_REG_MAIN_SM_STATE                                                                 (0x20002040)
#define CSRNG_REG_MAIN_SM_STATE                                                                     (0x40)
#define CSRNG_REG_MAIN_SM_STATE_MAIN_SM_STATE_LOW                                                   (0)
#define CSRNG_REG_MAIN_SM_STATE_MAIN_SM_STATE_MASK                                                  (0xff)
#define CLP_ENTROPY_SRC_REG_BASE_ADDR                                                               (0x20003000)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_STATE                                                         (0x20003000)
#define ENTROPY_SRC_REG_INTERRUPT_STATE                                                             (0x0)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_ENTROPY_VALID_LOW                                        (0)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_ENTROPY_VALID_MASK                                       (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_HEALTH_TEST_FAILED_LOW                                   (1)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_HEALTH_TEST_FAILED_MASK                                  (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_OBSERVE_FIFO_READY_LOW                                   (2)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_OBSERVE_FIFO_READY_MASK                                  (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_FATAL_ERR_LOW                                            (3)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_FATAL_ERR_MASK                                           (0x8)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_ENABLE                                                        (0x20003004)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE                                                            (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_ENTROPY_VALID_LOW                                       (0)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_ENTROPY_VALID_MASK                                      (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_HEALTH_TEST_FAILED_LOW                                  (1)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_HEALTH_TEST_FAILED_MASK                                 (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_OBSERVE_FIFO_READY_LOW                                  (2)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_OBSERVE_FIFO_READY_MASK                                 (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_FATAL_ERR_LOW                                           (3)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_FATAL_ERR_MASK                                          (0x8)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_TEST                                                          (0x20003008)
#define ENTROPY_SRC_REG_INTERRUPT_TEST                                                              (0x8)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_ENTROPY_VALID_LOW                                         (0)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_ENTROPY_VALID_MASK                                        (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_HEALTH_TEST_FAILED_LOW                                    (1)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_HEALTH_TEST_FAILED_MASK                                   (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_OBSERVE_FIFO_READY_LOW                                    (2)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_OBSERVE_FIFO_READY_MASK                                   (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_FATAL_ERR_LOW                                             (3)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_FATAL_ERR_MASK                                            (0x8)
#define CLP_ENTROPY_SRC_REG_ALERT_TEST                                                              (0x2000300c)
#define ENTROPY_SRC_REG_ALERT_TEST                                                                  (0xc)
#define ENTROPY_SRC_REG_ALERT_TEST_RECOV_ALERT_LOW                                                  (0)
#define ENTROPY_SRC_REG_ALERT_TEST_RECOV_ALERT_MASK                                                 (0x1)
#define ENTROPY_SRC_REG_ALERT_TEST_FATAL_ALERT_LOW                                                  (1)
#define ENTROPY_SRC_REG_ALERT_TEST_FATAL_ALERT_MASK                                                 (0x2)
#define CLP_ENTROPY_SRC_REG_ME_REGWEN                                                               (0x20003010)
#define ENTROPY_SRC_REG_ME_REGWEN                                                                   (0x10)
#define ENTROPY_SRC_REG_ME_REGWEN_ME_REGWEN_LOW                                                     (0)
#define ENTROPY_SRC_REG_ME_REGWEN_ME_REGWEN_MASK                                                    (0x1)
#define CLP_ENTROPY_SRC_REG_SW_REGUPD                                                               (0x20003014)
#define ENTROPY_SRC_REG_SW_REGUPD                                                                   (0x14)
#define ENTROPY_SRC_REG_SW_REGUPD_SW_REGUPD_LOW                                                     (0)
#define ENTROPY_SRC_REG_SW_REGUPD_SW_REGUPD_MASK                                                    (0x1)
#define CLP_ENTROPY_SRC_REG_REGWEN                                                                  (0x20003018)
#define ENTROPY_SRC_REG_REGWEN                                                                      (0x18)
#define ENTROPY_SRC_REG_REGWEN_REGWEN_LOW                                                           (0)
#define ENTROPY_SRC_REG_REGWEN_REGWEN_MASK                                                          (0x1)
#define CLP_ENTROPY_SRC_REG_REV                                                                     (0x2000301c)
#define ENTROPY_SRC_REG_REV                                                                         (0x1c)
#define ENTROPY_SRC_REG_REV_ABI_REVISION_LOW                                                        (0)
#define ENTROPY_SRC_REG_REV_ABI_REVISION_MASK                                                       (0xff)
#define ENTROPY_SRC_REG_REV_HW_REVISION_LOW                                                         (8)
#define ENTROPY_SRC_REG_REV_HW_REVISION_MASK                                                        (0xff00)
#define ENTROPY_SRC_REG_REV_CHIP_TYPE_LOW                                                           (16)
#define ENTROPY_SRC_REG_REV_CHIP_TYPE_MASK                                                          (0xff0000)
#define CLP_ENTROPY_SRC_REG_MODULE_ENABLE                                                           (0x20003020)
#define ENTROPY_SRC_REG_MODULE_ENABLE                                                               (0x20)
#define ENTROPY_SRC_REG_MODULE_ENABLE_MODULE_ENABLE_LOW                                             (0)
#define ENTROPY_SRC_REG_MODULE_ENABLE_MODULE_ENABLE_MASK                                            (0xf)
#define CLP_ENTROPY_SRC_REG_CONF                                                                    (0x20003024)
#define ENTROPY_SRC_REG_CONF                                                                        (0x24)
#define ENTROPY_SRC_REG_CONF_FIPS_ENABLE_LOW                                                        (0)
#define ENTROPY_SRC_REG_CONF_FIPS_ENABLE_MASK                                                       (0xf)
#define ENTROPY_SRC_REG_CONF_ENTROPY_DATA_REG_ENABLE_LOW                                            (4)
#define ENTROPY_SRC_REG_CONF_ENTROPY_DATA_REG_ENABLE_MASK                                           (0xf0)
#define ENTROPY_SRC_REG_CONF_THRESHOLD_SCOPE_LOW                                                    (12)
#define ENTROPY_SRC_REG_CONF_THRESHOLD_SCOPE_MASK                                                   (0xf000)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_ENABLE_LOW                                                     (20)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_ENABLE_MASK                                                    (0xf00000)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_SEL_LOW                                                        (24)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_SEL_MASK                                                       (0x3000000)
#define CLP_ENTROPY_SRC_REG_ENTROPY_CONTROL                                                         (0x20003028)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL                                                             (0x28)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_ROUTE_LOW                                                (0)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_ROUTE_MASK                                               (0xf)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_TYPE_LOW                                                 (4)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_TYPE_MASK                                                (0xf0)
#define CLP_ENTROPY_SRC_REG_ENTROPY_DATA                                                            (0x2000302c)
#define ENTROPY_SRC_REG_ENTROPY_DATA                                                                (0x2c)
#define CLP_ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS                                                     (0x20003030)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS                                                         (0x30)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_FIPS_WINDOW_LOW                                         (0)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_FIPS_WINDOW_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_BYPASS_WINDOW_LOW                                       (16)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_BYPASS_WINDOW_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_THRESHOLDS                                                       (0x20003034)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS                                                           (0x34)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_FIPS_THRESH_LOW                                           (0)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_FIPS_THRESH_MASK                                          (0xffff)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_BYPASS_THRESH_LOW                                         (16)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_BYPASS_THRESH_MASK                                        (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNTS_THRESHOLDS                                                      (0x20003038)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS                                                          (0x38)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_FIPS_THRESH_LOW                                          (0)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_FIPS_THRESH_MASK                                         (0xffff)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_BYPASS_THRESH_LOW                                        (16)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_BYPASS_THRESH_MASK                                       (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS                                                    (0x2000303c)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS                                                        (0x3c)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS                                                    (0x20003040)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS                                                        (0x40)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_BUCKET_THRESHOLDS                                                       (0x20003044)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS                                                           (0x44)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_FIPS_THRESH_LOW                                           (0)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_FIPS_THRESH_MASK                                          (0xffff)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_BYPASS_THRESH_LOW                                         (16)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_BYPASS_THRESH_MASK                                        (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS                                                    (0x20003048)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS                                                        (0x48)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS                                                    (0x2000304c)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS                                                        (0x4c)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS                                                     (0x20003050)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS                                                         (0x50)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_FIPS_THRESH_LOW                                         (0)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_FIPS_THRESH_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_BYPASS_THRESH_LOW                                       (16)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_BYPASS_THRESH_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS                                                     (0x20003054)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS                                                         (0x54)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_FIPS_THRESH_LOW                                         (0)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_FIPS_THRESH_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_BYPASS_THRESH_LOW                                       (16)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_BYPASS_THRESH_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS                                                    (0x20003058)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS                                                        (0x58)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS                                                   (0x2000305c)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS                                                       (0x5c)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_FIPS_WATERMARK_LOW                                    (0)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_FIPS_WATERMARK_MASK                                   (0xffff)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                  (16)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                 (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS                                                    (0x20003060)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS                                                        (0x60)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS                                                    (0x20003064)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS                                                        (0x64)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS                                                     (0x20003068)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS                                                         (0x68)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_FIPS_WATERMARK_LOW                                      (0)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_FIPS_WATERMARK_MASK                                     (0xffff)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                    (16)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                   (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS                                                     (0x2000306c)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS                                                         (0x6c)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_FIPS_WATERMARK_LOW                                      (0)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_FIPS_WATERMARK_MASK                                     (0xffff)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                    (16)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                   (0xffff0000)
#define CLP_ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS                                                    (0x20003070)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS                                                        (0x70)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS                                                    (0x20003074)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS                                                        (0x74)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS                                                    (0x20003078)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS                                                        (0x78)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_TOTAL_FAILS                                                      (0x2000307c)
#define ENTROPY_SRC_REG_REPCNT_TOTAL_FAILS                                                          (0x7c)
#define CLP_ENTROPY_SRC_REG_REPCNTS_TOTAL_FAILS                                                     (0x20003080)
#define ENTROPY_SRC_REG_REPCNTS_TOTAL_FAILS                                                         (0x80)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_TOTAL_FAILS                                                   (0x20003084)
#define ENTROPY_SRC_REG_ADAPTP_HI_TOTAL_FAILS                                                       (0x84)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_TOTAL_FAILS                                                   (0x20003088)
#define ENTROPY_SRC_REG_ADAPTP_LO_TOTAL_FAILS                                                       (0x88)
#define CLP_ENTROPY_SRC_REG_BUCKET_TOTAL_FAILS                                                      (0x2000308c)
#define ENTROPY_SRC_REG_BUCKET_TOTAL_FAILS                                                          (0x8c)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_TOTAL_FAILS                                                   (0x20003090)
#define ENTROPY_SRC_REG_MARKOV_HI_TOTAL_FAILS                                                       (0x90)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_TOTAL_FAILS                                                   (0x20003094)
#define ENTROPY_SRC_REG_MARKOV_LO_TOTAL_FAILS                                                       (0x94)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_TOTAL_FAILS                                                    (0x20003098)
#define ENTROPY_SRC_REG_EXTHT_HI_TOTAL_FAILS                                                        (0x98)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_TOTAL_FAILS                                                    (0x2000309c)
#define ENTROPY_SRC_REG_EXTHT_LO_TOTAL_FAILS                                                        (0x9c)
#define CLP_ENTROPY_SRC_REG_ALERT_THRESHOLD                                                         (0x200030a0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD                                                             (0xa0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_LOW                                         (0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_INV_LOW                                     (16)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_INV_MASK                                    (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS                                               (0x200030a4)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS                                                   (0xa4)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS_ANY_FAIL_COUNT_LOW                                (0)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS_ANY_FAIL_COUNT_MASK                               (0xffff)
#define CLP_ENTROPY_SRC_REG_ALERT_FAIL_COUNTS                                                       (0x200030a8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS                                                           (0xa8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNT_FAIL_COUNT_LOW                                     (4)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNT_FAIL_COUNT_MASK                                    (0xf0)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_HI_FAIL_COUNT_LOW                                  (8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_HI_FAIL_COUNT_MASK                                 (0xf00)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_LO_FAIL_COUNT_LOW                                  (12)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_LO_FAIL_COUNT_MASK                                 (0xf000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_BUCKET_FAIL_COUNT_LOW                                     (16)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_BUCKET_FAIL_COUNT_MASK                                    (0xf0000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_HI_FAIL_COUNT_LOW                                  (20)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_HI_FAIL_COUNT_MASK                                 (0xf00000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_LO_FAIL_COUNT_LOW                                  (24)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_LO_FAIL_COUNT_MASK                                 (0xf000000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNTS_FAIL_COUNT_LOW                                    (28)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNTS_FAIL_COUNT_MASK                                   (0xf0000000)
#define CLP_ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS                                                       (0x200030ac)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS                                                           (0xac)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_HI_FAIL_COUNT_LOW                                   (0)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_HI_FAIL_COUNT_MASK                                  (0xf)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_LO_FAIL_COUNT_LOW                                   (4)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_LO_FAIL_COUNT_MASK                                  (0xf0)
#define CLP_ENTROPY_SRC_REG_FW_OV_CONTROL                                                           (0x200030b0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL                                                               (0xb0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_MODE_LOW                                                (0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_MODE_MASK                                               (0xf)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_ENTROPY_INSERT_LOW                                      (4)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_ENTROPY_INSERT_MASK                                     (0xf0)
#define CLP_ENTROPY_SRC_REG_FW_OV_SHA3_START                                                        (0x200030b4)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START                                                            (0xb4)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START_FW_OV_INSERT_START_LOW                                     (0)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START_FW_OV_INSERT_START_MASK                                    (0xf)
#define CLP_ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL                                                      (0x200030b8)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL                                                          (0xb8)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL_FW_OV_WR_FIFO_FULL_LOW                                   (0)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL_FW_OV_WR_FIFO_FULL_MASK                                  (0x1)
#define CLP_ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW                                                  (0x200030bc)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW                                                      (0xbc)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW_FW_OV_RD_FIFO_OVERFLOW_LOW                           (0)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW_FW_OV_RD_FIFO_OVERFLOW_MASK                          (0x1)
#define CLP_ENTROPY_SRC_REG_FW_OV_RD_DATA                                                           (0x200030c0)
#define ENTROPY_SRC_REG_FW_OV_RD_DATA                                                               (0xc0)
#define CLP_ENTROPY_SRC_REG_FW_OV_WR_DATA                                                           (0x200030c4)
#define ENTROPY_SRC_REG_FW_OV_WR_DATA                                                               (0xc4)
#define CLP_ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH                                                     (0x200030c8)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH                                                         (0xc8)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH_OBSERVE_FIFO_THRESH_LOW                                 (0)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH_OBSERVE_FIFO_THRESH_MASK                                (0x7f)
#define CLP_ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH                                                      (0x200030cc)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH                                                          (0xcc)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH_OBSERVE_FIFO_DEPTH_LOW                                   (0)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH_OBSERVE_FIFO_DEPTH_MASK                                  (0x7f)
#define CLP_ENTROPY_SRC_REG_DEBUG_STATUS                                                            (0x200030d0)
#define ENTROPY_SRC_REG_DEBUG_STATUS                                                                (0xd0)
#define ENTROPY_SRC_REG_DEBUG_STATUS_ENTROPY_FIFO_DEPTH_LOW                                         (0)
#define ENTROPY_SRC_REG_DEBUG_STATUS_ENTROPY_FIFO_DEPTH_MASK                                        (0x7)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_FSM_LOW                                                   (3)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_FSM_MASK                                                  (0x38)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_BLOCK_PR_LOW                                              (6)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_BLOCK_PR_MASK                                             (0x40)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_SQUEEZING_LOW                                             (7)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_SQUEEZING_MASK                                            (0x80)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ABSORBED_LOW                                              (8)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ABSORBED_MASK                                             (0x100)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ERR_LOW                                                   (9)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ERR_MASK                                                  (0x200)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_IDLE_LOW                                               (16)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_IDLE_MASK                                              (0x10000)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_BOOT_DONE_LOW                                          (17)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_BOOT_DONE_MASK                                         (0x20000)
#define CLP_ENTROPY_SRC_REG_RECOV_ALERT_STS                                                         (0x200030d4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS                                                             (0xd4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FIPS_ENABLE_FIELD_ALERT_LOW                                 (0)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FIPS_ENABLE_FIELD_ALERT_MASK                                (0x1)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ENTROPY_DATA_REG_EN_FIELD_ALERT_LOW                         (1)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ENTROPY_DATA_REG_EN_FIELD_ALERT_MASK                        (0x2)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_MODULE_ENABLE_FIELD_ALERT_LOW                               (2)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_MODULE_ENABLE_FIELD_ALERT_MASK                              (0x4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_THRESHOLD_SCOPE_FIELD_ALERT_LOW                             (3)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_THRESHOLD_SCOPE_FIELD_ALERT_MASK                            (0x8)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_RNG_BIT_ENABLE_FIELD_ALERT_LOW                              (5)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_RNG_BIT_ENABLE_FIELD_ALERT_MASK                             (0x20)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_SHA3_START_FIELD_ALERT_LOW                            (7)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_SHA3_START_FIELD_ALERT_MASK                           (0x80)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_MODE_FIELD_ALERT_LOW                                  (8)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_MODE_FIELD_ALERT_MASK                                 (0x100)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_ENTROPY_INSERT_FIELD_ALERT_LOW                        (9)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_ENTROPY_INSERT_FIELD_ALERT_MASK                       (0x200)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_ROUTE_FIELD_ALERT_LOW                                    (10)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_ROUTE_FIELD_ALERT_MASK                                   (0x400)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_TYPE_FIELD_ALERT_LOW                                     (11)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_TYPE_FIELD_ALERT_MASK                                    (0x800)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_MAIN_SM_ALERT_LOW                                        (12)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_MAIN_SM_ALERT_MASK                                       (0x1000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_BUS_CMP_ALERT_LOW                                        (13)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_BUS_CMP_ALERT_MASK                                       (0x2000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_THRESH_CFG_ALERT_LOW                                     (14)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_THRESH_CFG_ALERT_MASK                                    (0x4000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_WR_ALERT_LOW                                       (15)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_WR_ALERT_MASK                                      (0x8000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_DISABLE_ALERT_LOW                                  (16)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_DISABLE_ALERT_MASK                                 (0x10000)
#define CLP_ENTROPY_SRC_REG_ERR_CODE                                                                (0x200030d8)
#define ENTROPY_SRC_REG_ERR_CODE                                                                    (0xd8)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESRNG_ERR_LOW                                                (0)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESRNG_ERR_MASK                                               (0x1)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_OBSERVE_ERR_LOW                                              (1)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_OBSERVE_ERR_MASK                                             (0x2)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESFINAL_ERR_LOW                                              (2)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESFINAL_ERR_MASK                                             (0x4)
#define ENTROPY_SRC_REG_ERR_CODE_ES_ACK_SM_ERR_LOW                                                  (20)
#define ENTROPY_SRC_REG_ERR_CODE_ES_ACK_SM_ERR_MASK                                                 (0x100000)
#define ENTROPY_SRC_REG_ERR_CODE_ES_MAIN_SM_ERR_LOW                                                 (21)
#define ENTROPY_SRC_REG_ERR_CODE_ES_MAIN_SM_ERR_MASK                                                (0x200000)
#define ENTROPY_SRC_REG_ERR_CODE_ES_CNTR_ERR_LOW                                                    (22)
#define ENTROPY_SRC_REG_ERR_CODE_ES_CNTR_ERR_MASK                                                   (0x400000)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_STATE_ERR_LOW                                                 (23)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_STATE_ERR_MASK                                                (0x800000)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_RST_STORAGE_ERR_LOW                                           (24)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_RST_STORAGE_ERR_MASK                                          (0x1000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_WRITE_ERR_LOW                                                 (28)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_WRITE_ERR_MASK                                                (0x10000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_READ_ERR_LOW                                                  (29)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_READ_ERR_MASK                                                 (0x20000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_STATE_ERR_LOW                                                 (30)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_STATE_ERR_MASK                                                (0x40000000)
#define CLP_ENTROPY_SRC_REG_ERR_CODE_TEST                                                           (0x200030dc)
#define ENTROPY_SRC_REG_ERR_CODE_TEST                                                               (0xdc)
#define ENTROPY_SRC_REG_ERR_CODE_TEST_ERR_CODE_TEST_LOW                                             (0)
#define ENTROPY_SRC_REG_ERR_CODE_TEST_ERR_CODE_TEST_MASK                                            (0x1f)
#define CLP_ENTROPY_SRC_REG_MAIN_SM_STATE                                                           (0x200030e0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE                                                               (0xe0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE_MAIN_SM_STATE_LOW                                             (0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE_MAIN_SM_STATE_MASK                                            (0x1ff)
#define CLP_I3C_REG_BASE_ADDR                                                                       (0x20004000)
#define CLP_I3C_REG_I3CBASE_START                                                                   (0x20004000)
#define CLP_I3C_REG_I3CBASE_HCI_VERSION                                                             (0x20004000)
#define I3C_REG_I3CBASE_HCI_VERSION                                                                 (0x0)
#define CLP_I3C_REG_I3CBASE_HC_CONTROL                                                              (0x20004004)
#define I3C_REG_I3CBASE_HC_CONTROL                                                                  (0x4)
#define I3C_REG_I3CBASE_HC_CONTROL_IBA_INCLUDE_LOW                                                  (0)
#define I3C_REG_I3CBASE_HC_CONTROL_IBA_INCLUDE_MASK                                                 (0x1)
#define I3C_REG_I3CBASE_HC_CONTROL_AUTOCMD_DATA_RPT_LOW                                             (3)
#define I3C_REG_I3CBASE_HC_CONTROL_AUTOCMD_DATA_RPT_MASK                                            (0x8)
#define I3C_REG_I3CBASE_HC_CONTROL_DATA_BYTE_ORDER_MODE_LOW                                         (4)
#define I3C_REG_I3CBASE_HC_CONTROL_DATA_BYTE_ORDER_MODE_MASK                                        (0x10)
#define I3C_REG_I3CBASE_HC_CONTROL_MODE_SELECTOR_LOW                                                (6)
#define I3C_REG_I3CBASE_HC_CONTROL_MODE_SELECTOR_MASK                                               (0x40)
#define I3C_REG_I3CBASE_HC_CONTROL_I2C_DEV_PRESENT_LOW                                              (7)
#define I3C_REG_I3CBASE_HC_CONTROL_I2C_DEV_PRESENT_MASK                                             (0x80)
#define I3C_REG_I3CBASE_HC_CONTROL_HOT_JOIN_CTRL_LOW                                                (8)
#define I3C_REG_I3CBASE_HC_CONTROL_HOT_JOIN_CTRL_MASK                                               (0x100)
#define I3C_REG_I3CBASE_HC_CONTROL_HALT_ON_CMD_SEQ_TIMEOUT_LOW                                      (12)
#define I3C_REG_I3CBASE_HC_CONTROL_HALT_ON_CMD_SEQ_TIMEOUT_MASK                                     (0x1000)
#define I3C_REG_I3CBASE_HC_CONTROL_ABORT_LOW                                                        (29)
#define I3C_REG_I3CBASE_HC_CONTROL_ABORT_MASK                                                       (0x20000000)
#define I3C_REG_I3CBASE_HC_CONTROL_RESUME_LOW                                                       (30)
#define I3C_REG_I3CBASE_HC_CONTROL_RESUME_MASK                                                      (0x40000000)
#define I3C_REG_I3CBASE_HC_CONTROL_BUS_ENABLE_LOW                                                   (31)
#define I3C_REG_I3CBASE_HC_CONTROL_BUS_ENABLE_MASK                                                  (0x80000000)
#define CLP_I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR                                                  (0x20004008)
#define I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR                                                      (0x8)
#define I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_LOW                                     (16)
#define I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_MASK                                    (0x7f0000)
#define I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LOW                               (31)
#define I3C_REG_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MASK                              (0x80000000)
#define CLP_I3C_REG_I3CBASE_HC_CAPABILITIES                                                         (0x2000400c)
#define I3C_REG_I3CBASE_HC_CAPABILITIES                                                             (0xc)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_COMBO_COMMAND_LOW                                           (2)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_COMBO_COMMAND_MASK                                          (0x4)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_AUTO_COMMAND_LOW                                            (3)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_AUTO_COMMAND_MASK                                           (0x8)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_STANDBY_CR_CAP_LOW                                          (5)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_STANDBY_CR_CAP_MASK                                         (0x20)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_HDR_DDR_EN_LOW                                              (6)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_HDR_DDR_EN_MASK                                             (0x40)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_HDR_TS_EN_LOW                                               (7)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_HDR_TS_EN_MASK                                              (0x80)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_CMD_CCC_DEFBYTE_LOW                                         (10)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_CMD_CCC_DEFBYTE_MASK                                        (0x400)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_IBI_DATA_ABORT_EN_LOW                                       (11)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_IBI_DATA_ABORT_EN_MASK                                      (0x800)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_IBI_CREDIT_COUNT_EN_LOW                                     (12)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_IBI_CREDIT_COUNT_EN_MASK                                    (0x1000)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SCHEDULED_COMMANDS_EN_LOW                                   (13)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SCHEDULED_COMMANDS_EN_MASK                                  (0x2000)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_CMD_SIZE_LOW                                                (20)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_CMD_SIZE_MASK                                               (0x300000)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_CR_EN_LOW                                     (28)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_CR_EN_MASK                                    (0x10000000)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_IBI_EN_LOW                                    (29)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_IBI_EN_MASK                                   (0x20000000)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_DC_EN_LOW                                     (30)
#define I3C_REG_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_DC_EN_MASK                                    (0x40000000)
#define CLP_I3C_REG_I3CBASE_RESET_CONTROL                                                           (0x20004010)
#define I3C_REG_I3CBASE_RESET_CONTROL                                                               (0x10)
#define I3C_REG_I3CBASE_RESET_CONTROL_SOFT_RST_LOW                                                  (0)
#define I3C_REG_I3CBASE_RESET_CONTROL_SOFT_RST_MASK                                                 (0x1)
#define I3C_REG_I3CBASE_RESET_CONTROL_CMD_QUEUE_RST_LOW                                             (1)
#define I3C_REG_I3CBASE_RESET_CONTROL_CMD_QUEUE_RST_MASK                                            (0x2)
#define I3C_REG_I3CBASE_RESET_CONTROL_RESP_QUEUE_RST_LOW                                            (2)
#define I3C_REG_I3CBASE_RESET_CONTROL_RESP_QUEUE_RST_MASK                                           (0x4)
#define I3C_REG_I3CBASE_RESET_CONTROL_TX_FIFO_RST_LOW                                               (3)
#define I3C_REG_I3CBASE_RESET_CONTROL_TX_FIFO_RST_MASK                                              (0x8)
#define I3C_REG_I3CBASE_RESET_CONTROL_RX_FIFO_RST_LOW                                               (4)
#define I3C_REG_I3CBASE_RESET_CONTROL_RX_FIFO_RST_MASK                                              (0x10)
#define I3C_REG_I3CBASE_RESET_CONTROL_IBI_QUEUE_RST_LOW                                             (5)
#define I3C_REG_I3CBASE_RESET_CONTROL_IBI_QUEUE_RST_MASK                                            (0x20)
#define CLP_I3C_REG_I3CBASE_PRESENT_STATE                                                           (0x20004014)
#define I3C_REG_I3CBASE_PRESENT_STATE                                                               (0x14)
#define I3C_REG_I3CBASE_PRESENT_STATE_AC_CURRENT_OWN_LOW                                            (2)
#define I3C_REG_I3CBASE_PRESENT_STATE_AC_CURRENT_OWN_MASK                                           (0x4)
#define CLP_I3C_REG_I3CBASE_INTR_STATUS                                                             (0x20004020)
#define I3C_REG_I3CBASE_INTR_STATUS                                                                 (0x20)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_INTERNAL_ERR_STAT_LOW                                        (10)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_INTERNAL_ERR_STAT_MASK                                       (0x400)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_SEQ_CANCEL_STAT_LOW                                          (11)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_SEQ_CANCEL_STAT_MASK                                         (0x800)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_WARN_CMD_SEQ_STALL_STAT_LOW                                  (12)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_WARN_CMD_SEQ_STALL_STAT_MASK                                 (0x1000)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_LOW                                 (13)
#define I3C_REG_I3CBASE_INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_MASK                                (0x2000)
#define I3C_REG_I3CBASE_INTR_STATUS_SCHED_CMD_MISSED_TICK_STAT_LOW                                  (14)
#define I3C_REG_I3CBASE_INTR_STATUS_SCHED_CMD_MISSED_TICK_STAT_MASK                                 (0x4000)
#define CLP_I3C_REG_I3CBASE_INTR_STATUS_ENABLE                                                      (0x20004024)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE                                                          (0x24)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_INTERNAL_ERR_STAT_EN_LOW                              (10)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_INTERNAL_ERR_STAT_EN_MASK                             (0x400)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_SEQ_CANCEL_STAT_EN_LOW                                (11)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_SEQ_CANCEL_STAT_EN_MASK                               (0x800)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_WARN_CMD_SEQ_STALL_STAT_EN_LOW                        (12)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_WARN_CMD_SEQ_STALL_STAT_EN_MASK                       (0x1000)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_LOW                       (13)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_MASK                      (0x2000)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_SCHED_CMD_MISSED_TICK_STAT_EN_LOW                        (14)
#define I3C_REG_I3CBASE_INTR_STATUS_ENABLE_SCHED_CMD_MISSED_TICK_STAT_EN_MASK                       (0x4000)
#define CLP_I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE                                                      (0x20004028)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE                                                          (0x28)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_INTERNAL_ERR_SIGNAL_EN_LOW                            (10)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_INTERNAL_ERR_SIGNAL_EN_MASK                           (0x400)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_SEQ_CANCEL_SIGNAL_EN_LOW                              (11)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_SEQ_CANCEL_SIGNAL_EN_MASK                             (0x800)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_LOW                      (12)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_MASK                     (0x1000)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_LOW                     (13)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_MASK                    (0x2000)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_SCHED_CMD_MISSED_TICK_SIGNAL_EN_LOW                      (14)
#define I3C_REG_I3CBASE_INTR_SIGNAL_ENABLE_SCHED_CMD_MISSED_TICK_SIGNAL_EN_MASK                     (0x4000)
#define CLP_I3C_REG_I3CBASE_INTR_FORCE                                                              (0x2000402c)
#define I3C_REG_I3CBASE_INTR_FORCE                                                                  (0x2c)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_INTERNAL_ERR_FORCE_LOW                                        (10)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_INTERNAL_ERR_FORCE_MASK                                       (0x400)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_SEQ_CANCEL_FORCE_LOW                                          (11)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_SEQ_CANCEL_FORCE_MASK                                         (0x800)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_WARN_CMD_SEQ_STALL_FORCE_LOW                                  (12)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_WARN_CMD_SEQ_STALL_FORCE_MASK                                 (0x1000)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_ERR_CMD_SEQ_TIMEOUT_FORCE_LOW                                 (13)
#define I3C_REG_I3CBASE_INTR_FORCE_HC_ERR_CMD_SEQ_TIMEOUT_FORCE_MASK                                (0x2000)
#define I3C_REG_I3CBASE_INTR_FORCE_SCHED_CMD_MISSED_TICK_FORCE_LOW                                  (14)
#define I3C_REG_I3CBASE_INTR_FORCE_SCHED_CMD_MISSED_TICK_FORCE_MASK                                 (0x4000)
#define CLP_I3C_REG_I3CBASE_DAT_SECTION_OFFSET                                                      (0x20004030)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET                                                          (0x30)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_TABLE_OFFSET_LOW                                         (0)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_TABLE_OFFSET_MASK                                        (0xfff)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_TABLE_SIZE_LOW                                           (12)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_TABLE_SIZE_MASK                                          (0x7f000)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_ENTRY_SIZE_LOW                                           (28)
#define I3C_REG_I3CBASE_DAT_SECTION_OFFSET_ENTRY_SIZE_MASK                                          (0xf0000000)
#define CLP_I3C_REG_I3CBASE_DCT_SECTION_OFFSET                                                      (0x20004034)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET                                                          (0x34)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_OFFSET_LOW                                         (0)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_OFFSET_MASK                                        (0xfff)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_SIZE_LOW                                           (12)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_SIZE_MASK                                          (0x7f000)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_INDEX_LOW                                          (19)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_TABLE_INDEX_MASK                                         (0xf80000)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_ENTRY_SIZE_LOW                                           (28)
#define I3C_REG_I3CBASE_DCT_SECTION_OFFSET_ENTRY_SIZE_MASK                                          (0xf0000000)
#define CLP_I3C_REG_I3CBASE_RING_HEADERS_SECTION_OFFSET                                             (0x20004038)
#define I3C_REG_I3CBASE_RING_HEADERS_SECTION_OFFSET                                                 (0x38)
#define I3C_REG_I3CBASE_RING_HEADERS_SECTION_OFFSET_SECTION_OFFSET_LOW                              (0)
#define I3C_REG_I3CBASE_RING_HEADERS_SECTION_OFFSET_SECTION_OFFSET_MASK                             (0xffff)
#define CLP_I3C_REG_I3CBASE_PIO_SECTION_OFFSET                                                      (0x2000403c)
#define I3C_REG_I3CBASE_PIO_SECTION_OFFSET                                                          (0x3c)
#define I3C_REG_I3CBASE_PIO_SECTION_OFFSET_SECTION_OFFSET_LOW                                       (0)
#define I3C_REG_I3CBASE_PIO_SECTION_OFFSET_SECTION_OFFSET_MASK                                      (0xffff)
#define CLP_I3C_REG_I3CBASE_EXT_CAPS_SECTION_OFFSET                                                 (0x20004040)
#define I3C_REG_I3CBASE_EXT_CAPS_SECTION_OFFSET                                                     (0x40)
#define I3C_REG_I3CBASE_EXT_CAPS_SECTION_OFFSET_SECTION_OFFSET_LOW                                  (0)
#define I3C_REG_I3CBASE_EXT_CAPS_SECTION_OFFSET_SECTION_OFFSET_MASK                                 (0xffff)
#define CLP_I3C_REG_I3CBASE_INT_CTRL_CMDS_EN                                                        (0x2000404c)
#define I3C_REG_I3CBASE_INT_CTRL_CMDS_EN                                                            (0x4c)
#define I3C_REG_I3CBASE_INT_CTRL_CMDS_EN_ICC_SUPPORT_LOW                                            (0)
#define I3C_REG_I3CBASE_INT_CTRL_CMDS_EN_ICC_SUPPORT_MASK                                           (0x1)
#define I3C_REG_I3CBASE_INT_CTRL_CMDS_EN_MIPI_CMDS_SUPPORTED_LOW                                    (1)
#define I3C_REG_I3CBASE_INT_CTRL_CMDS_EN_MIPI_CMDS_SUPPORTED_MASK                                   (0xfffe)
#define CLP_I3C_REG_I3CBASE_IBI_NOTIFY_CTRL                                                         (0x20004058)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL                                                             (0x58)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_HJ_REJECTED_LOW                                      (0)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_HJ_REJECTED_MASK                                     (0x1)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_CRR_REJECTED_LOW                                     (1)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_CRR_REJECTED_MASK                                    (0x2)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_IBI_REJECTED_LOW                                     (3)
#define I3C_REG_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_IBI_REJECTED_MASK                                    (0x8)
#define CLP_I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL                                                     (0x2000405c)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL                                                         (0x5c)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_IBI_ID_LOW                                        (8)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_IBI_ID_MASK                                       (0xff00)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_AFTER_N_CHUNKS_LOW                                      (16)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_AFTER_N_CHUNKS_MASK                                     (0x30000)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_STATUS_TYPE_LOW                                   (18)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_STATUS_TYPE_MASK                                  (0x1c0000)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_IBI_DATA_ABORT_MON_LOW                                  (31)
#define I3C_REG_I3CBASE_IBI_DATA_ABORT_CTRL_IBI_DATA_ABORT_MON_MASK                                 (0x80000000)
#define CLP_I3C_REG_I3CBASE_DEV_CTX_BASE_LO                                                         (0x20004060)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_LO                                                             (0x60)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_LO_BASE_LO_LOW                                                 (0)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_LO_BASE_LO_MASK                                                (0x1)
#define CLP_I3C_REG_I3CBASE_DEV_CTX_BASE_HI                                                         (0x20004064)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_HI                                                             (0x64)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_HI_BASE_HI_LOW                                                 (0)
#define I3C_REG_I3CBASE_DEV_CTX_BASE_HI_BASE_HI_MASK                                                (0x1)
#define CLP_I3C_REG_I3CBASE_DEV_CTX_SG                                                              (0x20004068)
#define I3C_REG_I3CBASE_DEV_CTX_SG                                                                  (0x68)
#define I3C_REG_I3CBASE_DEV_CTX_SG_LIST_SIZE_LOW                                                    (0)
#define I3C_REG_I3CBASE_DEV_CTX_SG_LIST_SIZE_MASK                                                   (0xffff)
#define I3C_REG_I3CBASE_DEV_CTX_SG_BLP_LOW                                                          (31)
#define I3C_REG_I3CBASE_DEV_CTX_SG_BLP_MASK                                                         (0x80000000)
#define CLP_I3C_REG_PIOCONTROL_START                                                                (0x20004080)
#define CLP_I3C_REG_PIOCONTROL_COMMAND_PORT                                                         (0x20004080)
#define I3C_REG_PIOCONTROL_COMMAND_PORT                                                             (0x80)
#define CLP_I3C_REG_PIOCONTROL_RESPONSE_PORT                                                        (0x20004084)
#define I3C_REG_PIOCONTROL_RESPONSE_PORT                                                            (0x84)
#define CLP_I3C_REG_PIOCONTROL_TX_DATA_PORT                                                         (0x20004088)
#define I3C_REG_PIOCONTROL_TX_DATA_PORT                                                             (0x88)
#define CLP_I3C_REG_PIOCONTROL_RX_DATA_PORT                                                         (0x20004088)
#define I3C_REG_PIOCONTROL_RX_DATA_PORT                                                             (0x88)
#define CLP_I3C_REG_PIOCONTROL_IBI_PORT                                                             (0x2000408c)
#define I3C_REG_PIOCONTROL_IBI_PORT                                                                 (0x8c)
#define I3C_REG_PIOCONTROL_IBI_PORT_IBI_DATA_LOW                                                    (0)
#define I3C_REG_PIOCONTROL_IBI_PORT_IBI_DATA_MASK                                                   (0x1)
#define CLP_I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL                                                      (0x20004090)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL                                                          (0x90)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_LOW                                   (0)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_MASK                                  (0xff)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_RESP_BUF_THLD_LOW                                        (8)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_RESP_BUF_THLD_MASK                                       (0xff00)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_IBI_DATA_SEGMENT_SIZE_LOW                                (16)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_IBI_DATA_SEGMENT_SIZE_MASK                               (0xff0000)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_IBI_STATUS_THLD_LOW                                      (24)
#define I3C_REG_PIOCONTROL_QUEUE_THLD_CTRL_IBI_STATUS_THLD_MASK                                     (0xff000000)
#define CLP_I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL                                                (0x20004094)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL                                                    (0x94)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_BUF_THLD_LOW                                    (0)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_BUF_THLD_MASK                                   (0x7)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_LOW                                    (8)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_MASK                                   (0x700)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LOW                                  (16)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MASK                                 (0x70000)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LOW                                  (24)
#define I3C_REG_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MASK                                 (0x7000000)
#define CLP_I3C_REG_PIOCONTROL_QUEUE_SIZE                                                           (0x20004098)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE                                                               (0x98)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_CR_QUEUE_SIZE_LOW                                             (0)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_CR_QUEUE_SIZE_MASK                                            (0xff)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_IBI_STATUS_SIZE_LOW                                           (8)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_IBI_STATUS_SIZE_MASK                                          (0xff00)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_LOW                                       (16)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_MASK                                      (0xff0000)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_LOW                                       (24)
#define I3C_REG_PIOCONTROL_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_MASK                                      (0xff000000)
#define CLP_I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE                                                       (0x2000409c)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE                                                           (0x9c)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_SIZE_LOW                                   (0)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_SIZE_MASK                                  (0xff)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_EN_LOW                                     (24)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_EN_MASK                                    (0x1000000)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_EXT_IBI_QUEUE_EN_LOW                                      (28)
#define I3C_REG_PIOCONTROL_ALT_QUEUE_SIZE_EXT_IBI_QUEUE_EN_MASK                                     (0x10000000)
#define CLP_I3C_REG_PIOCONTROL_PIO_INTR_STATUS                                                      (0x200040a0)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS                                                          (0xa0)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TX_THLD_STAT_LOW                                         (0)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TX_THLD_STAT_MASK                                        (0x1)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_RX_THLD_STAT_LOW                                         (1)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_RX_THLD_STAT_MASK                                        (0x2)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_IBI_STATUS_THLD_STAT_LOW                                 (2)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_IBI_STATUS_THLD_STAT_MASK                                (0x4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_LOW                                 (3)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_MASK                                (0x8)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_RESP_READY_STAT_LOW                                      (4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_RESP_READY_STAT_MASK                                     (0x10)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ABORT_STAT_LOW                                  (5)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ABORT_STAT_MASK                                 (0x20)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ERR_STAT_LOW                                    (9)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ERR_STAT_MASK                                   (0x200)
#define CLP_I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE                                               (0x200040a4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE                                                   (0xa4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TX_THLD_STAT_EN_LOW                               (0)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TX_THLD_STAT_EN_MASK                              (0x1)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RX_THLD_STAT_EN_LOW                               (1)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RX_THLD_STAT_EN_MASK                              (0x2)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_IBI_STATUS_THLD_STAT_EN_LOW                       (2)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_IBI_STATUS_THLD_STAT_EN_MASK                      (0x4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_CMD_QUEUE_READY_STAT_EN_LOW                       (3)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_CMD_QUEUE_READY_STAT_EN_MASK                      (0x8)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RESP_READY_STAT_EN_LOW                            (4)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RESP_READY_STAT_EN_MASK                           (0x10)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ABORT_STAT_EN_LOW                        (5)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ABORT_STAT_EN_MASK                       (0x20)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ERR_STAT_EN_LOW                          (9)
#define I3C_REG_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ERR_STAT_EN_MASK                         (0x200)
#define CLP_I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE                                               (0x200040a8)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE                                                   (0xa8)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TX_THLD_SIGNAL_EN_LOW                             (0)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TX_THLD_SIGNAL_EN_MASK                            (0x1)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RX_THLD_SIGNAL_EN_LOW                             (1)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RX_THLD_SIGNAL_EN_MASK                            (0x2)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_IBI_STATUS_THLD_SIGNAL_EN_LOW                     (2)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_IBI_STATUS_THLD_SIGNAL_EN_MASK                    (0x4)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_CMD_QUEUE_READY_SIGNAL_EN_LOW                     (3)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_CMD_QUEUE_READY_SIGNAL_EN_MASK                    (0x8)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RESP_READY_SIGNAL_EN_LOW                          (4)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RESP_READY_SIGNAL_EN_MASK                         (0x10)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ABORT_SIGNAL_EN_LOW                      (5)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ABORT_SIGNAL_EN_MASK                     (0x20)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ERR_SIGNAL_EN_LOW                        (9)
#define I3C_REG_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ERR_SIGNAL_EN_MASK                       (0x200)
#define CLP_I3C_REG_PIOCONTROL_PIO_INTR_FORCE                                                       (0x200040ac)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE                                                           (0xac)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TX_THLD_FORCE_LOW                                         (0)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TX_THLD_FORCE_MASK                                        (0x1)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_RX_THLD_FORCE_LOW                                         (1)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_RX_THLD_FORCE_MASK                                        (0x2)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_IBI_THLD_FORCE_LOW                                        (2)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_IBI_THLD_FORCE_MASK                                       (0x4)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_CMD_QUEUE_READY_FORCE_LOW                                 (3)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_CMD_QUEUE_READY_FORCE_MASK                                (0x8)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_RESP_READY_FORCE_LOW                                      (4)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_RESP_READY_FORCE_MASK                                     (0x10)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ABORT_FORCE_LOW                                  (5)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ABORT_FORCE_MASK                                 (0x20)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ERR_FORCE_LOW                                    (9)
#define I3C_REG_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ERR_FORCE_MASK                                   (0x200)
#define CLP_I3C_REG_PIOCONTROL_PIO_CONTROL                                                          (0x200040b0)
#define I3C_REG_PIOCONTROL_PIO_CONTROL                                                              (0xb0)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_ENABLE_LOW                                                   (0)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_ENABLE_MASK                                                  (0x1)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_RS_LOW                                                       (1)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_RS_MASK                                                      (0x2)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_ABORT_LOW                                                    (2)
#define I3C_REG_PIOCONTROL_PIO_CONTROL_ABORT_MASK                                                   (0x4)
#define CLP_I3C_REG_I3C_EC_START                                                                    (0x20004100)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_START                                                    (0x20004100)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER                                            (0x20004100)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER                                                (0x0)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_LOW                                     (0)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_MASK                                    (0xff)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_LOW                                 (8)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_MASK                                (0xffff00)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0                                               (0x20004104)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0                                                   (0x4)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1                                               (0x20004108)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1                                                   (0x8)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2                                               (0x2000410c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2                                                   (0xc)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3                                               (0x20004110)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3                                                   (0x10)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0                                              (0x20004114)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0                                                  (0x14)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1                                              (0x20004118)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1                                                  (0x18)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2                                              (0x2000411c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2                                                  (0x1c)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3                                              (0x20004120)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3                                                  (0x20)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4                                              (0x20004124)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4                                                  (0x24)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5                                              (0x20004128)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5                                                  (0x28)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_6                                              (0x2000412c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_6                                                  (0x2c)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0                                          (0x20004130)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0                                              (0x30)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1                                          (0x20004134)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1                                              (0x34)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET                                             (0x20004138)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET                                                 (0x38)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL                                            (0x2000413c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL                                                (0x3c)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS                                          (0x20004140)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS                                              (0x40)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_HW_STATUS                                                (0x20004144)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_HW_STATUS                                                    (0x44)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0                                     (0x20004148)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0                                         (0x48)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1                                     (0x2000414c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1                                         (0x4c)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0                                   (0x20004150)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0                                       (0x50)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1                                   (0x20004154)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1                                       (0x54)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2                                   (0x20004158)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2                                       (0x58)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3                                   (0x2000415c)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3                                       (0x5c)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4                                   (0x20004160)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4                                       (0x60)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_5                                   (0x20004164)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_5                                       (0x64)
#define CLP_I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA                                       (0x20004168)
#define I3C_REG_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA                                           (0x68)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_START                                                      (0x20004180)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER                                              (0x20004180)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER                                                  (0x80)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_LOW                                       (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_MASK                                      (0xff)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_LOW                                   (8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_MASK                                  (0xffff00)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL                                            (0x20004184)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL                                                (0x84)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_LOW                            (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_MASK                           (0x1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_LOW                         (1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_MASK                        (0x2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_LOW                          (2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_MASK                         (0x4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_LOW                      (3)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_MASK                     (0x8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_LOW                         (4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_MASK                        (0x10)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_LOW                            (5)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_MASK                           (0x20)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_LOW                          (8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_MASK                         (0x700)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_LOW                         (12)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_MASK                        (0x1000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_LOW                         (13)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_MASK                        (0x2000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_LOW                         (14)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_MASK                        (0x4000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_LOW                          (15)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_MASK                         (0x8000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_LOW                          (20)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_MASK                         (0x100000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_LOW                        (30)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_MASK                       (0xc0000000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR                                        (0x20004188)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR                                            (0x88)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_LOW                            (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_MASK                           (0x7f)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_LOW                      (15)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_MASK                     (0x8000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_LOW                           (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_MASK                          (0x7f0000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LOW                     (31)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MASK                    (0x80000000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES                                       (0x2000418c)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES                                           (0x8c)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_LOW                    (5)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_MASK                   (0x20)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_LOW                   (12)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_MASK                  (0x1000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_LOW                   (13)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_MASK                  (0x2000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_LOW                   (14)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_MASK                  (0x4000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_LOW                    (15)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_MASK                   (0x8000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_0                                                   (0x20004190)
#define I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_0                                                       (0x90)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS                                             (0x20004194)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS                                                 (0x94)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_LOW                              (2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_MASK                             (0x4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_LOW                           (5)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_MASK                          (0xe0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_LOW                               (8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_MASK                              (0x100)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR                                        (0x20004198)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR                                            (0x98)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_LOW                                 (1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_MASK                                (0xfffe)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_LOW                                    (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_MASK                                   (0xff0000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_LOW                                (24)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_MASK                               (0x1f000000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_LOW                              (29)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_MASK                             (0xe0000000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO                                      (0x2000419c)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO                                          (0x9c)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS                                        (0x200041a0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS                                            (0xa0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_LOW             (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_MASK            (0x1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_LOW             (1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_MASK            (0x2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_LOW              (2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_MASK             (0x4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_LOW                (3)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_MASK               (0x8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_LOW                      (10)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_MASK                     (0x400)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_LOW                  (11)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_MASK                 (0x800)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_LOW             (12)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_MASK            (0x1000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_LOW                 (13)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_MASK                (0x2000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_LOW                (14)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_MASK               (0x4000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_LOW                 (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_MASK                (0x10000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_LOW                (17)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_MASK               (0x20000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_LOW                (18)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_MASK               (0x40000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_LOW              (19)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_MASK             (0x80000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_1                                                   (0x200041a4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_1                                                       (0xa4)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE                                 (0x200041a8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE                                     (0xa8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_LOW (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_MASK                                                                                                    (0x1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_LOW (1)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_MASK                                                                                                    (0x2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_LOW  (2)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_MASK (0x4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_LOW    (3)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_MASK   (0x8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_LOW          (10)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_MASK         (0x400)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_LOW      (11)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_MASK     (0x800)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_LOW (12)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_MASK                                                                                                    (0x1000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_LOW     (13)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_MASK    (0x2000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_LOW    (14)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_MASK   (0x4000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_LOW     (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_MASK    (0x10000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_LOW    (17)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_MASK   (0x20000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_LOW    (18)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_MASK   (0x40000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_LOW  (19)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_MASK (0x80000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE                                         (0x200041ac)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE                                             (0xac)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_LOW                      (10)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_MASK                     (0x400)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_LOW                  (11)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_MASK                 (0x800)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_LOW             (12)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_MASK            (0x1000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_LOW                 (13)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_MASK                (0x2000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_LOW                (14)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_MASK               (0x4000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_LOW                 (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_MASK                (0x10000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_LOW                (17)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_MASK               (0x20000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_LOW                (18)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_MASK               (0x40000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_LOW              (19)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_MASK             (0x80000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS                                 (0x200041b0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS                                     (0xb0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_LOW            (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_MASK           (0x7)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_LOW          (8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_MASK         (0xf00)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS                           (0x200041b4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS                               (0xb4)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_LOW                (0)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_MASK               (0xff)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_LOW     (8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_MASK    (0xff00)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_LOW         (16)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_MASK        (0xff0000)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_LOW        (31)
#define I3C_REG_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_MASK       (0x80000000)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_2                                                   (0x200041b8)
#define I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_2                                                       (0xb8)
#define CLP_I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_3                                                   (0x200041bc)
#define I3C_REG_I3C_EC_STDBYCTRLMODE___RSVD_3                                                       (0xbc)
#define CLP_I3C_REG_I3C_EC_TTI_START                                                                (0x200041c0)
#define CLP_I3C_REG_I3C_EC_TTI_EXTCAP_HEADER                                                        (0x200041c0)
#define I3C_REG_I3C_EC_TTI_EXTCAP_HEADER                                                            (0xc0)
#define I3C_REG_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_LOW                                                 (0)
#define I3C_REG_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_MASK                                                (0xff)
#define I3C_REG_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_LOW                                             (8)
#define I3C_REG_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_MASK                                            (0xffff00)
#define CLP_I3C_REG_I3C_EC_TTI_CONTROL                                                              (0x200041c4)
#define I3C_REG_I3C_EC_TTI_CONTROL                                                                  (0xc4)
#define CLP_I3C_REG_I3C_EC_TTI_STATUS                                                               (0x200041c8)
#define I3C_REG_I3C_EC_TTI_STATUS                                                                   (0xc8)
#define CLP_I3C_REG_I3C_EC_TTI_RESET_CONTROL                                                        (0x200041cc)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL                                                            (0xcc)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_LOW                                               (0)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_MASK                                              (0x1)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_LOW                                            (1)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_MASK                                           (0x2)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_LOW                                            (2)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_MASK                                           (0x4)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_LOW                                            (3)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_MASK                                           (0x8)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_LOW                                            (4)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_MASK                                           (0x10)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_LOW                                          (5)
#define I3C_REG_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_MASK                                         (0x20)
#define CLP_I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS                                                     (0x200041d0)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS                                                         (0xd0)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_LOW                                        (0)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_MASK                                       (0x1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_LOW                                        (1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_MASK                                       (0x2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_LOW                                     (2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_MASK                                    (0x4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_LOW                                     (3)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_MASK                                    (0x8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_LOW                                   (8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_MASK                                  (0x100)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_LOW                                   (9)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_MASK                                  (0x200)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_LOW                                   (10)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_MASK                                  (0x400)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_LOW                                   (11)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_MASK                                  (0x800)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_LOW                                       (12)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_MASK                                      (0x1000)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_LOW                                 (25)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_MASK                                (0x2000000)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_LOW                                   (31)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_MASK                                  (0x80000000)
#define CLP_I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE                                                     (0x200041d4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE                                                         (0xd4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_LOW                                (0)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_MASK                               (0x1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_LOW                                (1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_MASK                               (0x2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_LOW                                (2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_MASK                               (0x4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_LOW                                (3)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_MASK                               (0x8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_LOW                                    (4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_MASK                                   (0x10)
#define CLP_I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE                                                      (0x200041d8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE                                                          (0xd8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_LOW                                   (0)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_MASK                                  (0x1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_LOW                                   (1)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_MASK                                  (0x2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_LOW                                   (2)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_MASK                                  (0x4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_LOW                                   (3)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_MASK                                  (0x8)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_LOW                                       (4)
#define I3C_REG_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_MASK                                      (0x10)
#define CLP_I3C_REG_I3C_EC_TTI_RX_DESC_QUEUE_PORT                                                   (0x200041dc)
#define I3C_REG_I3C_EC_TTI_RX_DESC_QUEUE_PORT                                                       (0xdc)
#define CLP_I3C_REG_I3C_EC_TTI_RX_DATA_PORT                                                         (0x200041e0)
#define I3C_REG_I3C_EC_TTI_RX_DATA_PORT                                                             (0xe0)
#define CLP_I3C_REG_I3C_EC_TTI_TX_DESC_QUEUE_PORT                                                   (0x200041e4)
#define I3C_REG_I3C_EC_TTI_TX_DESC_QUEUE_PORT                                                       (0xe4)
#define CLP_I3C_REG_I3C_EC_TTI_TX_DATA_PORT                                                         (0x200041e8)
#define I3C_REG_I3C_EC_TTI_TX_DATA_PORT                                                             (0xe8)
#define CLP_I3C_REG_I3C_EC_TTI_IBI_PORT                                                             (0x200041ec)
#define I3C_REG_I3C_EC_TTI_IBI_PORT                                                                 (0xec)
#define CLP_I3C_REG_I3C_EC_TTI_QUEUE_SIZE                                                           (0x200041f0)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE                                                               (0xf0)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_LOW                                       (0)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_MASK                                      (0xff)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_LOW                                       (8)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_MASK                                      (0xff00)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_LOW                                       (16)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_MASK                                      (0xff0000)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_LOW                                       (24)
#define I3C_REG_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_MASK                                      (0xff000000)
#define CLP_I3C_REG_I3C_EC_TTI_IBI_QUEUE_SIZE                                                       (0x200041f4)
#define I3C_REG_I3C_EC_TTI_IBI_QUEUE_SIZE                                                           (0xf4)
#define I3C_REG_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_LOW                                        (0)
#define I3C_REG_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_MASK                                       (0xff)
#define CLP_I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL                                                      (0x200041f8)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL                                                          (0xf8)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_LOW                                         (0)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_MASK                                        (0xff)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_LOW                                         (8)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_MASK                                        (0xff00)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_LOW                                             (24)
#define I3C_REG_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_MASK                                            (0xff000000)
#define CLP_I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL                                                (0x200041fc)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL                                                    (0xfc)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_LOW                                   (0)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_MASK                                  (0x7)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_LOW                                   (8)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_MASK                                  (0x700)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LOW                                  (16)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MASK                                 (0x70000)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LOW                                  (24)
#define I3C_REG_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MASK                                 (0x7000000)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_START                                                          (0x20004200)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER                                                  (0x20004200)
#define I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER                                                      (0x100)
#define I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_LOW                                           (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_MASK                                          (0xff)
#define I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_LOW                                       (8)
#define I3C_REG_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_MASK                                      (0xffff00)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL                                               (0x20004204)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL                                                   (0x104)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS                                                (0x20004208)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS                                                    (0x108)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_0                                                (0x2000420c)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_0                                                    (0x10c)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_1                                                (0x20004210)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_1                                                    (0x110)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2                                                (0x20004214)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2                                                    (0x114)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3                                                (0x20004218)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3                                                    (0x118)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF                                                   (0x2000421c)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF                                                       (0x11c)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_INPUT_ENABLE_LOW                                      (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_INPUT_ENABLE_MASK                                     (0x1)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_SCHMITT_EN_LOW                                        (1)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_SCHMITT_EN_MASK                                       (0x2)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_KEEPER_EN_LOW                                         (2)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_KEEPER_EN_MASK                                        (0x4)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_DIR_LOW                                          (3)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_DIR_MASK                                         (0x8)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_EN_LOW                                           (4)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PULL_EN_MASK                                          (0x10)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_IO_INVERSION_LOW                                      (5)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_IO_INVERSION_MASK                                     (0x20)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_OD_EN_LOW                                             (6)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_OD_EN_MASK                                            (0x40)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_VIRTUAL_OD_EN_LOW                                     (7)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_VIRTUAL_OD_EN_MASK                                    (0x80)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PAD_TYPE_LOW                                          (24)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_CONF_PAD_TYPE_MASK                                         (0xff000000)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR                                                   (0x20004220)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR                                                       (0x120)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_SLEW_RATE_LOW                                   (8)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_SLEW_RATE_MASK                                  (0xff00)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_STRENGTH_LOW                                    (24)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_PAD_ATTR_DRIVE_STRENGTH_MASK                                   (0xff000000)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2                                             (0x20004224)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2                                                 (0x124)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3                                             (0x20004228)
#define I3C_REG_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3                                                 (0x128)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_R_REG                                                        (0x2000422c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_R_REG                                                            (0x12c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_R_REG_T_R_LOW                                                    (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_R_REG_T_R_MASK                                                   (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_F_REG                                                        (0x20004230)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_F_REG                                                            (0x130)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_F_REG_T_F_LOW                                                    (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_F_REG_T_F_MASK                                                   (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_SU_DAT_REG                                                   (0x20004234)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_DAT_REG                                                       (0x134)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_DAT_REG_T_SU_DAT_LOW                                          (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_DAT_REG_T_SU_DAT_MASK                                         (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_HD_DAT_REG                                                   (0x20004238)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_DAT_REG                                                       (0x138)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_DAT_REG_T_HD_DAT_LOW                                          (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_DAT_REG_T_HD_DAT_MASK                                         (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_HIGH_REG                                                     (0x2000423c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HIGH_REG                                                         (0x13c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HIGH_REG_T_HIGH_LOW                                              (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HIGH_REG_T_HIGH_MASK                                             (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_LOW_REG                                                      (0x20004240)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_LOW_REG                                                          (0x140)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_LOW_REG_T_LOW_LOW                                                (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_LOW_REG_T_LOW_MASK                                               (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_HD_STA_REG                                                   (0x20004244)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_STA_REG                                                       (0x144)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_STA_REG_T_HD_STA_LOW                                          (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_HD_STA_REG_T_HD_STA_MASK                                         (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STA_REG                                                   (0x20004248)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STA_REG                                                       (0x148)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STA_REG_T_SU_STA_LOW                                          (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STA_REG_T_SU_STA_MASK                                         (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STO_REG                                                   (0x2000424c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STO_REG                                                       (0x14c)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STO_REG_T_SU_STO_LOW                                          (0)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_SU_STO_REG_T_SU_STO_MASK                                         (0xfffff)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_FREE_REG                                                     (0x20004250)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_FREE_REG                                                         (0x150)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_AVAL_REG                                                     (0x20004254)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_AVAL_REG                                                         (0x154)
#define CLP_I3C_REG_I3C_EC_SOCMGMTIF_T_IDLE_REG                                                     (0x20004258)
#define I3C_REG_I3C_EC_SOCMGMTIF_T_IDLE_REG                                                         (0x158)
#define CLP_I3C_REG_I3C_EC_CTRLCFG_START                                                            (0x20004260)
#define CLP_I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER                                                    (0x20004260)
#define I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER                                                        (0x160)
#define I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_LOW                                             (0)
#define I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_MASK                                            (0xff)
#define I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_LOW                                         (8)
#define I3C_REG_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_MASK                                        (0xffff00)
#define CLP_I3C_REG_I3C_EC_CTRLCFG_CONTROLLER_CONFIG                                                (0x20004264)
#define I3C_REG_I3C_EC_CTRLCFG_CONTROLLER_CONFIG                                                    (0x164)
#define I3C_REG_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_LOW                                 (4)
#define I3C_REG_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_MASK                                (0x30)
#define CLP_I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER                                                (0x20004268)
#define I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER                                                    (0x168)
#define I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_ID_LOW                                         (0)
#define I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_ID_MASK                                        (0xff)
#define I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_LENGTH_LOW                                     (8)
#define I3C_REG_I3C_EC_TERMINATION_EXTCAP_HEADER_CAP_LENGTH_MASK                                    (0xffff00)
#define I3C_REG_DAT_MEMORY                                                                          (0x20004400)
#define I3C_REG_DAT_MEMORY_STATIC_ADDRESS_LOW                                                       (0)
#define I3C_REG_DAT_MEMORY_STATIC_ADDRESS_MASK                                                      (0x7f)
#define I3C_REG_DAT_MEMORY_IBI_PAYLOAD_LOW                                                          (12)
#define I3C_REG_DAT_MEMORY_IBI_PAYLOAD_MASK                                                         (0x1000)
#define I3C_REG_DAT_MEMORY_IBI_REJECT_LOW                                                           (13)
#define I3C_REG_DAT_MEMORY_IBI_REJECT_MASK                                                          (0x2000)
#define I3C_REG_DAT_MEMORY_CRR_REJECT_LOW                                                           (14)
#define I3C_REG_DAT_MEMORY_CRR_REJECT_MASK                                                          (0x4000)
#define I3C_REG_DAT_MEMORY_TS_LOW                                                                   (15)
#define I3C_REG_DAT_MEMORY_TS_MASK                                                                  (0x8000)
#define I3C_REG_DAT_MEMORY_DYNAMIC_ADDRESS_LOW                                                      (16)
#define I3C_REG_DAT_MEMORY_DYNAMIC_ADDRESS_MASK                                                     (0xff0000)
#define I3C_REG_DAT_MEMORY_RING_ID_LOW                                                              (26)
#define I3C_REG_DAT_MEMORY_RING_ID_MASK                                                             (0x1c000000)
#define I3C_REG_DAT_MEMORY_DEV_NACK_RETRY_CNT_LOW                                                   (29)
#define I3C_REG_DAT_MEMORY_DEV_NACK_RETRY_CNT_MASK                                                  (0x60000000)
#define I3C_REG_DAT_MEMORY_DEVICE_LOW                                                               (31)
#define I3C_REG_DAT_MEMORY_DEVICE_MASK                                                              (0x80000000)
#define I3C_REG_DAT_MEMORY_AUTOCMD_MASK_LOW                                                         (32)
#define I3C_REG_DAT_MEMORY_AUTOCMD_MASK_MASK                                                        (0xff)
#define I3C_REG_DAT_MEMORY_AUTOCMD_VALUE_LOW                                                        (40)
#define I3C_REG_DAT_MEMORY_AUTOCMD_VALUE_MASK                                                       (0xff00)
#define I3C_REG_DAT_MEMORY_AUTOCMD_MODE_LOW                                                         (48)
#define I3C_REG_DAT_MEMORY_AUTOCMD_MODE_MASK                                                        (0x70000)
#define I3C_REG_DAT_MEMORY_AUTOCMD_HDR_CODE_LOW                                                     (51)
#define I3C_REG_DAT_MEMORY_AUTOCMD_HDR_CODE_MASK                                                    (0x7f80000)
#define I3C_REG_DCT_MEMORY                                                                          (0x20004800)
#define I3C_REG_DCT_MEMORY_PID_HI_LOW                                                               (0)
#define I3C_REG_DCT_MEMORY_PID_HI_MASK                                                              (0xffffffff)
#define I3C_REG_DCT_MEMORY_PID_LO_LOW                                                               (32)
#define I3C_REG_DCT_MEMORY_PID_LO_MASK                                                              (0xffff)
#define I3C_REG_DCT_MEMORY_DCR_LOW                                                                  (64)
#define I3C_REG_DCT_MEMORY_DCR_MASK                                                                 (0xff)
#define I3C_REG_DCT_MEMORY_BCR_LOW                                                                  (72)
#define I3C_REG_DCT_MEMORY_BCR_MASK                                                                 (0xff00)
#define I3C_REG_DCT_MEMORY_DYNAMIC_ADDRESS_LOW                                                      (96)
#define I3C_REG_DCT_MEMORY_DYNAMIC_ADDRESS_MASK                                                     (0xff)
#define CLP_MBOX_CSR_BASE_ADDR                                                                      (0x30020000)
#define CLP_MBOX_CSR_MBOX_LOCK                                                                      (0x30020000)
#define MBOX_CSR_MBOX_LOCK                                                                          (0x0)
#define MBOX_CSR_MBOX_LOCK_LOCK_LOW                                                                 (0)
#define MBOX_CSR_MBOX_LOCK_LOCK_MASK                                                                (0x1)
#define CLP_MBOX_CSR_MBOX_USER                                                                      (0x30020004)
#define MBOX_CSR_MBOX_USER                                                                          (0x4)
#define CLP_MBOX_CSR_MBOX_CMD                                                                       (0x30020008)
#define MBOX_CSR_MBOX_CMD                                                                           (0x8)
#define CLP_MBOX_CSR_MBOX_DLEN                                                                      (0x3002000c)
#define MBOX_CSR_MBOX_DLEN                                                                          (0xc)
#define CLP_MBOX_CSR_MBOX_DATAIN                                                                    (0x30020010)
#define MBOX_CSR_MBOX_DATAIN                                                                        (0x10)
#define CLP_MBOX_CSR_MBOX_DATAOUT                                                                   (0x30020014)
#define MBOX_CSR_MBOX_DATAOUT                                                                       (0x14)
#define CLP_MBOX_CSR_MBOX_EXECUTE                                                                   (0x30020018)
#define MBOX_CSR_MBOX_EXECUTE                                                                       (0x18)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                           (0)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                          (0x1)
#define CLP_MBOX_CSR_MBOX_STATUS                                                                    (0x3002001c)
#define MBOX_CSR_MBOX_STATUS                                                                        (0x1c)
#define MBOX_CSR_MBOX_STATUS_STATUS_LOW                                                             (0)
#define MBOX_CSR_MBOX_STATUS_STATUS_MASK                                                            (0xf)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_LOW                                                   (4)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_MASK                                                  (0x10)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_LOW                                                   (5)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_MASK                                                  (0x20)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_LOW                                                        (6)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_MASK                                                       (0x1c0)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_LOW                                                       (9)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_MASK                                                      (0x200)
#define MBOX_CSR_MBOX_STATUS_MBOX_RDPTR_LOW                                                         (10)
#define MBOX_CSR_MBOX_STATUS_MBOX_RDPTR_MASK                                                        (0x1fffc00)
#define CLP_MBOX_CSR_MBOX_UNLOCK                                                                    (0x30020020)
#define MBOX_CSR_MBOX_UNLOCK                                                                        (0x20)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_LOW                                                             (0)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_MASK                                                            (0x1)
#define CLP_SHA512_ACC_CSR_BASE_ADDR                                                                (0x30021000)
#define CLP_SHA512_ACC_CSR_LOCK                                                                     (0x30021000)
#define SHA512_ACC_CSR_LOCK                                                                         (0x0)
#define SHA512_ACC_CSR_LOCK_LOCK_LOW                                                                (0)
#define SHA512_ACC_CSR_LOCK_LOCK_MASK                                                               (0x1)
#define CLP_SHA512_ACC_CSR_USER                                                                     (0x30021004)
#define SHA512_ACC_CSR_USER                                                                         (0x4)
#define CLP_SHA512_ACC_CSR_MODE                                                                     (0x30021008)
#define SHA512_ACC_CSR_MODE                                                                         (0x8)
#define SHA512_ACC_CSR_MODE_MODE_LOW                                                                (0)
#define SHA512_ACC_CSR_MODE_MODE_MASK                                                               (0x3)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_LOW                                                       (2)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_MASK                                                      (0x4)
#define CLP_SHA512_ACC_CSR_START_ADDRESS                                                            (0x3002100c)
#define SHA512_ACC_CSR_START_ADDRESS                                                                (0xc)
#define CLP_SHA512_ACC_CSR_DLEN                                                                     (0x30021010)
#define SHA512_ACC_CSR_DLEN                                                                         (0x10)
#define CLP_SHA512_ACC_CSR_DATAIN                                                                   (0x30021014)
#define SHA512_ACC_CSR_DATAIN                                                                       (0x14)
#define CLP_SHA512_ACC_CSR_EXECUTE                                                                  (0x30021018)
#define SHA512_ACC_CSR_EXECUTE                                                                      (0x18)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_LOW                                                          (0)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_MASK                                                         (0x1)
#define CLP_SHA512_ACC_CSR_STATUS                                                                   (0x3002101c)
#define SHA512_ACC_CSR_STATUS                                                                       (0x1c)
#define SHA512_ACC_CSR_STATUS_VALID_LOW                                                             (0)
#define SHA512_ACC_CSR_STATUS_VALID_MASK                                                            (0x1)
#define SHA512_ACC_CSR_STATUS_SOC_HAS_LOCK_LOW                                                      (1)
#define SHA512_ACC_CSR_STATUS_SOC_HAS_LOCK_MASK                                                     (0x2)
#define CLP_SHA512_ACC_CSR_DIGEST_0                                                                 (0x30021020)
#define SHA512_ACC_CSR_DIGEST_0                                                                     (0x20)
#define CLP_SHA512_ACC_CSR_DIGEST_1                                                                 (0x30021024)
#define SHA512_ACC_CSR_DIGEST_1                                                                     (0x24)
#define CLP_SHA512_ACC_CSR_DIGEST_2                                                                 (0x30021028)
#define SHA512_ACC_CSR_DIGEST_2                                                                     (0x28)
#define CLP_SHA512_ACC_CSR_DIGEST_3                                                                 (0x3002102c)
#define SHA512_ACC_CSR_DIGEST_3                                                                     (0x2c)
#define CLP_SHA512_ACC_CSR_DIGEST_4                                                                 (0x30021030)
#define SHA512_ACC_CSR_DIGEST_4                                                                     (0x30)
#define CLP_SHA512_ACC_CSR_DIGEST_5                                                                 (0x30021034)
#define SHA512_ACC_CSR_DIGEST_5                                                                     (0x34)
#define CLP_SHA512_ACC_CSR_DIGEST_6                                                                 (0x30021038)
#define SHA512_ACC_CSR_DIGEST_6                                                                     (0x38)
#define CLP_SHA512_ACC_CSR_DIGEST_7                                                                 (0x3002103c)
#define SHA512_ACC_CSR_DIGEST_7                                                                     (0x3c)
#define CLP_SHA512_ACC_CSR_DIGEST_8                                                                 (0x30021040)
#define SHA512_ACC_CSR_DIGEST_8                                                                     (0x40)
#define CLP_SHA512_ACC_CSR_DIGEST_9                                                                 (0x30021044)
#define SHA512_ACC_CSR_DIGEST_9                                                                     (0x44)
#define CLP_SHA512_ACC_CSR_DIGEST_10                                                                (0x30021048)
#define SHA512_ACC_CSR_DIGEST_10                                                                    (0x48)
#define CLP_SHA512_ACC_CSR_DIGEST_11                                                                (0x3002104c)
#define SHA512_ACC_CSR_DIGEST_11                                                                    (0x4c)
#define CLP_SHA512_ACC_CSR_DIGEST_12                                                                (0x30021050)
#define SHA512_ACC_CSR_DIGEST_12                                                                    (0x50)
#define CLP_SHA512_ACC_CSR_DIGEST_13                                                                (0x30021054)
#define SHA512_ACC_CSR_DIGEST_13                                                                    (0x54)
#define CLP_SHA512_ACC_CSR_DIGEST_14                                                                (0x30021058)
#define SHA512_ACC_CSR_DIGEST_14                                                                    (0x58)
#define CLP_SHA512_ACC_CSR_DIGEST_15                                                                (0x3002105c)
#define SHA512_ACC_CSR_DIGEST_15                                                                    (0x5c)
#define CLP_SHA512_ACC_CSR_CONTROL                                                                  (0x30021060)
#define SHA512_ACC_CSR_CONTROL                                                                      (0x60)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_LOW                                                          (0)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_MASK                                                         (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_START                                                      (0x30021800)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                           (0x30021800)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x800)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                 (0x2)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                            (0x30021804)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x804)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                 (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                  (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                 (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                  (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                 (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                            (0x30021808)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x808)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                          (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                         (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                        (0x3002180c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x80c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                        (0x30021810)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x810)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                      (0x30021814)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x814)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                           (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                          (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                           (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                          (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                           (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                          (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                           (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                          (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                      (0x30021818)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x818)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                   (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                  (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                          (0x3002181c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x81c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                              (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                             (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                              (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                             (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                              (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                             (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                              (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                             (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                          (0x30021820)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x820)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                      (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                     (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                        (0x30021900)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x900)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                        (0x30021904)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x904)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                        (0x30021908)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x908)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                        (0x3002190c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x90c)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                (0x30021980)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x980)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                   (0x30021a00)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0xa00)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                   (0x30021a04)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0xa04)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                   (0x30021a08)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0xa08)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                   (0x30021a0c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0xa0c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                           (0x30021a10)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0xa10)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                     (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                    (0x1)
#define CLP_SOC_IFC_REG_BASE_ADDR                                                                   (0x30030000)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                        (0x30030000)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                            (0x0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_ICCM_ECC_UNC_LOW                                           (0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_ICCM_ECC_UNC_MASK                                          (0x1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_DCCM_ECC_UNC_LOW                                           (1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_DCCM_ECC_UNC_MASK                                          (0x2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_NMI_PIN_LOW                                                (2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_NMI_PIN_MASK                                               (0x4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_CRYPTO_ERR_LOW                                             (3)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL_CRYPTO_ERR_MASK                                            (0x8)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                    (0x30030004)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                        (0x4)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_NO_LOCK_LOW                                  (0)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_NO_LOCK_MASK                                 (0x1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_OOO_LOW                                      (1)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_PROT_OOO_MASK                                     (0x2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_ECC_UNC_LOW                                       (2)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL_MBOX_ECC_UNC_MASK                                      (0x4)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                        (0x30030008)
#define SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                            (0x8)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                    (0x3003000c)
#define SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                        (0xc)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                          (0x30030010)
#define SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                              (0x10)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                          (0x30030014)
#define SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                              (0x14)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                              (0x30030018)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                                  (0x18)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                              (0x3003001c)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                                  (0x1c)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                              (0x30030020)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                                  (0x20)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                              (0x30030024)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                                  (0x24)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                              (0x30030028)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                                  (0x28)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                              (0x3003002c)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                                  (0x2c)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                              (0x30030030)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                                  (0x30)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                              (0x30030034)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                                  (0x34)
#define CLP_SOC_IFC_REG_CPTRA_BOOT_STATUS                                                           (0x30030038)
#define SOC_IFC_REG_CPTRA_BOOT_STATUS                                                               (0x38)
#define CLP_SOC_IFC_REG_CPTRA_FLOW_STATUS                                                           (0x3003003c)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS                                                               (0x3c)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_MASK                                                   (0xffffff)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_IDEVID_CSR_READY_LOW                                          (24)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_IDEVID_CSR_READY_MASK                                         (0x1000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_BOOT_FSM_PS_LOW                                               (25)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_BOOT_FSM_PS_MASK                                              (0xe000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FW_LOW                                              (28)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FW_MASK                                             (0x10000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_LOW                                         (29)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_MASK                                        (0x20000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_LOW                                           (30)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_MASK                                          (0x40000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_LOW                                         (31)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_MASK                                        (0x80000000)
#define CLP_SOC_IFC_REG_CPTRA_RESET_REASON                                                          (0x30030040)
#define SOC_IFC_REG_CPTRA_RESET_REASON                                                              (0x40)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_MASK                                            (0x1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_LOW                                               (1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_MASK                                              (0x2)
#define CLP_SOC_IFC_REG_CPTRA_SECURITY_STATE                                                        (0x30030044)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE                                                            (0x44)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_LOW                                       (0)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_MASK                                      (0x3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_LOW                                           (2)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_MASK                                          (0x4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_LOW                                              (3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_MASK                                             (0x8)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_LOW                                                   (4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_MASK                                                  (0xfffffff0)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_0                                                   (0x30030048)
#define SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_0                                                       (0x48)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_1                                                   (0x3003004c)
#define SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_1                                                       (0x4c)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_2                                                   (0x30030050)
#define SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_2                                                       (0x50)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_3                                                   (0x30030054)
#define SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_3                                                       (0x54)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_4                                                   (0x30030058)
#define SOC_IFC_REG_CPTRA_MBOX_VALID_PAUSER_4                                                       (0x58)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_0                                                    (0x3003005c)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_0                                                        (0x5c)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_0_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_0_LOCK_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_1                                                    (0x30030060)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_1                                                        (0x60)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_1_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_1_LOCK_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_2                                                    (0x30030064)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_2                                                        (0x64)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_2_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_2_LOCK_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_3                                                    (0x30030068)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_3                                                        (0x68)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_3_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_3_LOCK_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_4                                                    (0x3003006c)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_4                                                        (0x6c)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_4_LOCK_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_MBOX_PAUSER_LOCK_4_LOCK_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_VALID_PAUSER                                                     (0x30030070)
#define SOC_IFC_REG_CPTRA_TRNG_VALID_PAUSER                                                         (0x70)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK                                                      (0x30030074)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK                                                          (0x74)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK_LOCK_LOW                                                 (0)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK_LOCK_MASK                                                (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                           (0x30030078)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                               (0x78)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                           (0x3003007c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                               (0x7c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                           (0x30030080)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                               (0x80)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                           (0x30030084)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                               (0x84)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                           (0x30030088)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                               (0x88)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                           (0x3003008c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                               (0x8c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                           (0x30030090)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                               (0x90)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                           (0x30030094)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                               (0x94)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                           (0x30030098)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                               (0x98)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                           (0x3003009c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                               (0x9c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                          (0x300300a0)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                              (0xa0)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                          (0x300300a4)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                              (0xa4)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_CTRL                                                             (0x300300a8)
#define SOC_IFC_REG_CPTRA_TRNG_CTRL                                                                 (0xa8)
#define SOC_IFC_REG_CPTRA_TRNG_CTRL_CLEAR_LOW                                                       (0)
#define SOC_IFC_REG_CPTRA_TRNG_CTRL_CLEAR_MASK                                                      (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_STATUS                                                           (0x300300ac)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS                                                               (0xac)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_LOW                                                  (0)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_MASK                                                 (0x1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_LOW                                              (1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_MASK                                             (0x2)
#define CLP_SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                          (0x300300b0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                              (0xb0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_LOW                                                     (0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_MASK                                                    (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                          (0x300300b4)
#define SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                              (0xb4)
#define CLP_SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                            (0x300300b8)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                                (0xb8)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_LOW                                                         (0)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_MASK                                                        (0x1)
#define CLP_SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                 (0x300300bc)
#define SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                     (0xbc)
#define CLP_SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                         (0x300300c0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                             (0xc0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_LOW                                           (0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_MASK                                          (0x1)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                 (0x300300c4)
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                     (0xc4)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                 (0x300300c8)
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                     (0xc8)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                (0x300300cc)
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                    (0xcc)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                (0x300300d0)
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                    (0xd0)
#define CLP_SOC_IFC_REG_CPTRA_HW_REV_ID                                                             (0x300300d4)
#define SOC_IFC_REG_CPTRA_HW_REV_ID                                                                 (0xd4)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_CPTRA_GENERATION_LOW                                            (0)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_CPTRA_GENERATION_MASK                                           (0xffff)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_SOC_STEPPING_ID_LOW                                             (16)
#define SOC_IFC_REG_CPTRA_HW_REV_ID_SOC_STEPPING_ID_MASK                                            (0xffff0000)
#define CLP_SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                           (0x300300d8)
#define SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                               (0xd8)
#define CLP_SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                           (0x300300dc)
#define SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                               (0xdc)
#define CLP_SOC_IFC_REG_CPTRA_HW_CONFIG                                                             (0x300300e0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG                                                                 (0xe0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_MASK                                                   (0x1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_QSPI_EN_LOW                                                     (1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_QSPI_EN_MASK                                                    (0x2)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_I3C_EN_LOW                                                      (2)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_I3C_EN_MASK                                                     (0x4)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_UART_EN_LOW                                                     (3)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_UART_EN_MASK                                                    (0x8)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_LMS_ACC_EN_LOW                                                  (4)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_LMS_ACC_EN_MASK                                                 (0x10)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER1_EN                                                         (0x300300e4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN                                                             (0xe4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN_TIMER1_EN_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_EN_TIMER1_EN_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL                                                       (0x300300e8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL                                                           (0xe8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL_TIMER1_RESTART_LOW                                        (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_CTRL_TIMER1_RESTART_MASK                                       (0x1)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_0                                           (0x300300ec)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_0                                               (0xec)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_1                                           (0x300300f0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER1_TIMEOUT_PERIOD_1                                               (0xf0)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER2_EN                                                         (0x300300f4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN                                                             (0xf4)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN_TIMER2_EN_LOW                                               (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_EN_TIMER2_EN_MASK                                              (0x1)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL                                                       (0x300300f8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL                                                           (0xf8)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL_TIMER2_RESTART_LOW                                        (0)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_CTRL_TIMER2_RESTART_MASK                                       (0x1)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_0                                           (0x300300fc)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_0                                               (0xfc)
#define CLP_SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_1                                           (0x30030100)
#define SOC_IFC_REG_CPTRA_WDT_TIMER2_TIMEOUT_PERIOD_1                                               (0x100)
#define CLP_SOC_IFC_REG_CPTRA_WDT_STATUS                                                            (0x30030104)
#define SOC_IFC_REG_CPTRA_WDT_STATUS                                                                (0x104)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T1_TIMEOUT_LOW                                                 (0)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T1_TIMEOUT_MASK                                                (0x1)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T2_TIMEOUT_LOW                                                 (1)
#define SOC_IFC_REG_CPTRA_WDT_STATUS_T2_TIMEOUT_MASK                                                (0x2)
#define CLP_SOC_IFC_REG_CPTRA_FUSE_VALID_PAUSER                                                     (0x30030108)
#define SOC_IFC_REG_CPTRA_FUSE_VALID_PAUSER                                                         (0x108)
#define CLP_SOC_IFC_REG_CPTRA_FUSE_PAUSER_LOCK                                                      (0x3003010c)
#define SOC_IFC_REG_CPTRA_FUSE_PAUSER_LOCK                                                          (0x10c)
#define SOC_IFC_REG_CPTRA_FUSE_PAUSER_LOCK_LOCK_LOW                                                 (0)
#define SOC_IFC_REG_CPTRA_FUSE_PAUSER_LOCK_LOCK_MASK                                                (0x1)
#define CLP_SOC_IFC_REG_CPTRA_WDT_CFG_0                                                             (0x30030110)
#define SOC_IFC_REG_CPTRA_WDT_CFG_0                                                                 (0x110)
#define CLP_SOC_IFC_REG_CPTRA_WDT_CFG_1                                                             (0x30030114)
#define SOC_IFC_REG_CPTRA_WDT_CFG_1                                                                 (0x114)
#define CLP_SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0                                                (0x30030118)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0                                                    (0x118)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_LOW_THRESHOLD_LOW                                  (0)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_LOW_THRESHOLD_MASK                                 (0xffff)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_HIGH_THRESHOLD_LOW                                 (16)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_0_HIGH_THRESHOLD_MASK                                (0xffff0000)
#define CLP_SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1                                                (0x3003011c)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1                                                    (0x11c)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_REPETITION_COUNT_LOW                               (0)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_REPETITION_COUNT_MASK                              (0xffff)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_RSVD_LOW                                           (16)
#define SOC_IFC_REG_CPTRA_ITRNG_ENTROPY_CONFIG_1_RSVD_MASK                                          (0xffff0000)
#define CLP_SOC_IFC_REG_CPTRA_RSVD_REG_0                                                            (0x30030120)
#define SOC_IFC_REG_CPTRA_RSVD_REG_0                                                                (0x120)
#define CLP_SOC_IFC_REG_CPTRA_RSVD_REG_1                                                            (0x30030124)
#define SOC_IFC_REG_CPTRA_RSVD_REG_1                                                                (0x124)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_0                                                             (0x30030200)
#define SOC_IFC_REG_FUSE_UDS_SEED_0                                                                 (0x200)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_1                                                             (0x30030204)
#define SOC_IFC_REG_FUSE_UDS_SEED_1                                                                 (0x204)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_2                                                             (0x30030208)
#define SOC_IFC_REG_FUSE_UDS_SEED_2                                                                 (0x208)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_3                                                             (0x3003020c)
#define SOC_IFC_REG_FUSE_UDS_SEED_3                                                                 (0x20c)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_4                                                             (0x30030210)
#define SOC_IFC_REG_FUSE_UDS_SEED_4                                                                 (0x210)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_5                                                             (0x30030214)
#define SOC_IFC_REG_FUSE_UDS_SEED_5                                                                 (0x214)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_6                                                             (0x30030218)
#define SOC_IFC_REG_FUSE_UDS_SEED_6                                                                 (0x218)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_7                                                             (0x3003021c)
#define SOC_IFC_REG_FUSE_UDS_SEED_7                                                                 (0x21c)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_8                                                             (0x30030220)
#define SOC_IFC_REG_FUSE_UDS_SEED_8                                                                 (0x220)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_9                                                             (0x30030224)
#define SOC_IFC_REG_FUSE_UDS_SEED_9                                                                 (0x224)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_10                                                            (0x30030228)
#define SOC_IFC_REG_FUSE_UDS_SEED_10                                                                (0x228)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_11                                                            (0x3003022c)
#define SOC_IFC_REG_FUSE_UDS_SEED_11                                                                (0x22c)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                        (0x30030230)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                            (0x230)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                        (0x30030234)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                            (0x234)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                        (0x30030238)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                            (0x238)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                        (0x3003023c)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                            (0x23c)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                        (0x30030240)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                            (0x240)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                        (0x30030244)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                            (0x244)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                        (0x30030248)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                            (0x248)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                        (0x3003024c)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                            (0x24c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_0                                                 (0x30030250)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_0                                                     (0x250)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_1                                                 (0x30030254)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_1                                                     (0x254)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_2                                                 (0x30030258)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_2                                                     (0x258)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_3                                                 (0x3003025c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_3                                                     (0x25c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_4                                                 (0x30030260)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_4                                                     (0x260)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_5                                                 (0x30030264)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_5                                                     (0x264)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_6                                                 (0x30030268)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_6                                                     (0x268)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_7                                                 (0x3003026c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_7                                                     (0x26c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_8                                                 (0x30030270)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_8                                                     (0x270)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_9                                                 (0x30030274)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_9                                                     (0x274)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_10                                                (0x30030278)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_10                                                    (0x278)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_11                                                (0x3003027c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_11                                                    (0x27c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK                                              (0x30030280)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK                                                  (0x280)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK_MASK_LOW                                         (0)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK_MASK_MASK                                        (0xf)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_0                                                        (0x30030284)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_0                                                            (0x284)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_1                                                        (0x30030288)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_1                                                            (0x288)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_2                                                        (0x3003028c)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_2                                                            (0x28c)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_3                                                        (0x30030290)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_3                                                            (0x290)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_4                                                        (0x30030294)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_4                                                            (0x294)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_5                                                        (0x30030298)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_5                                                            (0x298)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_6                                                        (0x3003029c)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_6                                                            (0x29c)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_7                                                        (0x300302a0)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_7                                                            (0x2a0)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_8                                                        (0x300302a4)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_8                                                            (0x2a4)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_9                                                        (0x300302a8)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_9                                                            (0x2a8)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_10                                                       (0x300302ac)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_10                                                           (0x2ac)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_11                                                       (0x300302b0)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_11                                                           (0x2b0)
#define CLP_SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                   (0x300302b4)
#define SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                       (0x2b4)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                          (0x300302b8)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                              (0x2b8)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                          (0x300302bc)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                              (0x2bc)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                          (0x300302c0)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                              (0x2c0)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                          (0x300302c4)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                              (0x2c4)
#define CLP_SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                  (0x300302c8)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                      (0x2c8)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_LOW                                              (0)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_MASK                                             (0x1)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                     (0x300302cc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                         (0x2cc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                     (0x300302d0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                         (0x2d0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                     (0x300302d4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                         (0x2d4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                     (0x300302d8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                         (0x2d8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                     (0x300302dc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                         (0x2dc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                     (0x300302e0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                         (0x2e0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                     (0x300302e4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                         (0x2e4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                     (0x300302e8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                         (0x2e8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                     (0x300302ec)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                         (0x2ec)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                     (0x300302f0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                         (0x2f0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                    (0x300302f4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                        (0x2f4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                    (0x300302f8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                        (0x2f8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                    (0x300302fc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                        (0x2fc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                    (0x30030300)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                        (0x300)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                    (0x30030304)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                        (0x304)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                    (0x30030308)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                        (0x308)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                    (0x3003030c)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                        (0x30c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                    (0x30030310)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                        (0x310)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                    (0x30030314)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                        (0x314)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                    (0x30030318)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                        (0x318)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                    (0x3003031c)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                        (0x31c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                    (0x30030320)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                        (0x320)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                    (0x30030324)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                        (0x324)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                    (0x30030328)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                        (0x328)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                  (0x3003032c)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                      (0x32c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                  (0x30030330)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                      (0x330)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                  (0x30030334)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                      (0x334)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                  (0x30030338)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                      (0x338)
#define CLP_SOC_IFC_REG_FUSE_LIFE_CYCLE                                                             (0x3003033c)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE                                                                 (0x33c)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE_LIFE_CYCLE_LOW                                                  (0)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE_LIFE_CYCLE_MASK                                                 (0x3)
#define CLP_SOC_IFC_REG_FUSE_LMS_VERIFY                                                             (0x30030340)
#define SOC_IFC_REG_FUSE_LMS_VERIFY                                                                 (0x340)
#define SOC_IFC_REG_FUSE_LMS_VERIFY_LMS_VERIFY_LOW                                                  (0)
#define SOC_IFC_REG_FUSE_LMS_VERIFY_LMS_VERIFY_MASK                                                 (0x1)
#define CLP_SOC_IFC_REG_FUSE_LMS_REVOCATION                                                         (0x30030344)
#define SOC_IFC_REG_FUSE_LMS_REVOCATION                                                             (0x344)
#define CLP_SOC_IFC_REG_FUSE_SOC_STEPPING_ID                                                        (0x30030348)
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID                                                            (0x348)
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID_SOC_STEPPING_ID_LOW                                        (0)
#define SOC_IFC_REG_FUSE_SOC_STEPPING_ID_SOC_STEPPING_ID_MASK                                       (0xffff)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_0                                                          (0x30030600)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_0                                                              (0x600)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_1                                                          (0x30030604)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_1                                                              (0x604)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_2                                                          (0x30030608)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_2                                                              (0x608)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_3                                                          (0x3003060c)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_3                                                              (0x60c)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_4                                                          (0x30030610)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_4                                                              (0x610)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_5                                                          (0x30030614)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_5                                                              (0x614)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_6                                                          (0x30030618)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_6                                                              (0x618)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_7                                                          (0x3003061c)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_7                                                              (0x61c)
#define CLP_SOC_IFC_REG_INTERNAL_ICCM_LOCK                                                          (0x30030620)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK                                                              (0x620)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK_LOCK_LOW                                                     (0)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK_LOCK_MASK                                                    (0x1)
#define CLP_SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET                                                    (0x30030624)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET                                                        (0x624)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_CORE_RST_LOW                                           (0)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_CORE_RST_MASK                                          (0x1)
#define CLP_SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES                                        (0x30030628)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES                                            (0x628)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES_WAIT_CYCLES_LOW                            (0)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES_WAIT_CYCLES_MASK                           (0xff)
#define CLP_SOC_IFC_REG_INTERNAL_NMI_VECTOR                                                         (0x3003062c)
#define SOC_IFC_REG_INTERNAL_NMI_VECTOR                                                             (0x62c)
#define CLP_SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK                                                (0x30030630)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK                                                    (0x630)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_ICCM_ECC_UNC_LOW                              (0)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_ICCM_ECC_UNC_MASK                             (0x1)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_DCCM_ECC_UNC_LOW                              (1)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_DCCM_ECC_UNC_MASK                             (0x2)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_NMI_PIN_LOW                                   (2)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_NMI_PIN_MASK                                  (0x4)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_CRYPTO_ERR_LOW                                (3)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_FATAL_MASK_MASK_CRYPTO_ERR_MASK                               (0x8)
#define CLP_SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK                                            (0x30030634)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK                                                (0x634)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_PROT_NO_LOCK_LOW                     (0)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_PROT_NO_LOCK_MASK                    (0x1)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_PROT_OOO_LOW                         (1)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_PROT_OOO_MASK                        (0x2)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_ECC_UNC_LOW                          (2)
#define SOC_IFC_REG_INTERNAL_HW_ERROR_NON_FATAL_MASK_MASK_MBOX_ECC_UNC_MASK                         (0x4)
#define CLP_SOC_IFC_REG_INTERNAL_FW_ERROR_FATAL_MASK                                                (0x30030638)
#define SOC_IFC_REG_INTERNAL_FW_ERROR_FATAL_MASK                                                    (0x638)
#define CLP_SOC_IFC_REG_INTERNAL_FW_ERROR_NON_FATAL_MASK                                            (0x3003063c)
#define SOC_IFC_REG_INTERNAL_FW_ERROR_NON_FATAL_MASK                                                (0x63c)
#define CLP_SOC_IFC_REG_INTERNAL_MCU_RV_MTIME_L                                                     (0x30030640)
#define SOC_IFC_REG_INTERNAL_MCU_RV_MTIME_L                                                         (0x640)
#define CLP_SOC_IFC_REG_INTERNAL_MCU_RV_MTIME_H                                                     (0x30030644)
#define SOC_IFC_REG_INTERNAL_MCU_RV_MTIME_H                                                         (0x644)
#define CLP_SOC_IFC_REG_INTERNAL_MCU_RV_MTIMECMP_L                                                  (0x30030648)
#define SOC_IFC_REG_INTERNAL_MCU_RV_MTIMECMP_L                                                      (0x648)
#define CLP_SOC_IFC_REG_INTERNAL_MCU_RV_MTIMECMP_H                                                  (0x3003064c)
#define SOC_IFC_REG_INTERNAL_MCU_RV_MTIMECMP_H                                                      (0x64c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_START                                                         (0x30030800)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                              (0x30030800)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x800)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                     (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                    (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                     (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                    (0x2)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                               (0x30030804)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x804)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                             (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                            (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_LOW                              (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_MASK                             (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_LOW                             (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_MASK                            (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_LOW                             (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_MASK                            (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_ICCM_BLOCKED_EN_LOW                         (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_ICCM_BLOCKED_EN_MASK                        (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_MBOX_ECC_UNC_EN_LOW                         (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_MBOX_ECC_UNC_EN_MASK                        (0x20)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_WDT_TIMER1_TIMEOUT_EN_LOW                   (6)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_WDT_TIMER1_TIMEOUT_EN_MASK                  (0x40)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_WDT_TIMER2_TIMEOUT_EN_LOW                   (7)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_WDT_TIMER2_TIMEOUT_EN_MASK                  (0x80)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                               (0x30030808)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x808)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_LOW                            (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_MASK                           (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_MBOX_ECC_COR_EN_LOW                         (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_MBOX_ECC_COR_EN_MASK                        (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_LOW                         (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_MASK                        (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_SCAN_MODE_EN_LOW                            (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_SCAN_MODE_EN_MASK                           (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_SOC_REQ_LOCK_EN_LOW                         (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_SOC_REQ_LOCK_EN_MASK                        (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_GEN_IN_TOGGLE_EN_LOW                        (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_GEN_IN_TOGGLE_EN_MASK                       (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                           (0x3003080c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x80c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                   (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                  (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                           (0x30030810)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x810)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                   (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                  (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                         (0x30030814)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x814)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                      (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                     (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_LOW                       (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_MASK                      (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_LOW                      (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_MASK                     (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_LOW                      (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_MASK                     (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_ICCM_BLOCKED_STS_LOW                  (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_ICCM_BLOCKED_STS_MASK                 (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_MBOX_ECC_UNC_STS_LOW                  (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_MBOX_ECC_UNC_STS_MASK                 (0x20)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_WDT_TIMER1_TIMEOUT_STS_LOW            (6)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_WDT_TIMER1_TIMEOUT_STS_MASK           (0x40)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_WDT_TIMER2_TIMEOUT_STS_LOW            (7)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_WDT_TIMER2_TIMEOUT_STS_MASK           (0x80)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                         (0x30030818)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x818)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_LOW                     (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_MASK                    (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_MBOX_ECC_COR_STS_LOW                  (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_MBOX_ECC_COR_STS_MASK                 (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_LOW                  (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_MASK                 (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_SCAN_MODE_STS_LOW                     (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_SCAN_MODE_STS_MASK                    (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_SOC_REQ_LOCK_STS_LOW                  (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_SOC_REQ_LOCK_STS_MASK                 (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_GEN_IN_TOGGLE_STS_LOW                 (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_GEN_IN_TOGGLE_STS_MASK                (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                             (0x3003081c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x81c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                         (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                        (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_LOW                          (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_MASK                         (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_LOW                         (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_MASK                        (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_LOW                         (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_MASK                        (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_ICCM_BLOCKED_TRIG_LOW                     (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_ICCM_BLOCKED_TRIG_MASK                    (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_MBOX_ECC_UNC_TRIG_LOW                     (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_MBOX_ECC_UNC_TRIG_MASK                    (0x20)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_WDT_TIMER1_TIMEOUT_TRIG_LOW               (6)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_WDT_TIMER1_TIMEOUT_TRIG_MASK              (0x40)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_WDT_TIMER2_TIMEOUT_TRIG_LOW               (7)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_WDT_TIMER2_TIMEOUT_TRIG_MASK              (0x80)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                             (0x30030820)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x820)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_MASK                       (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_MBOX_ECC_COR_TRIG_LOW                     (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_MBOX_ECC_COR_TRIG_MASK                    (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_LOW                     (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_MASK                    (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_SCAN_MODE_TRIG_LOW                        (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_SCAN_MODE_TRIG_MASK                       (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_SOC_REQ_LOCK_TRIG_LOW                     (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_SOC_REQ_LOCK_TRIG_MASK                    (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_GEN_IN_TOGGLE_TRIG_LOW                    (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_GEN_IN_TOGGLE_TRIG_MASK                   (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                   (0x30030900)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                       (0x900)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                    (0x30030904)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                        (0x904)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                   (0x30030908)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                       (0x908)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                   (0x3003090c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                       (0x90c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_R                               (0x30030910)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_R                                   (0x910)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_R                               (0x30030914)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_R                                   (0x914)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_R                         (0x30030918)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_R                             (0x918)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_R                         (0x3003091c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_R                             (0x91c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                  (0x30030980)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                      (0x980)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_R                               (0x30030984)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_R                                   (0x984)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                               (0x30030988)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                                   (0x988)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_R                                  (0x3003098c)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_R                                      (0x98c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_R                               (0x30030990)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_R                                   (0x990)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_R                              (0x30030994)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_R                                  (0x994)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                              (0x30030a00)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                  (0xa00)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                               (0x30030a04)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                                   (0xa04)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                              (0x30030a08)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                                  (0xa08)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                              (0x30030a0c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                                  (0xa0c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R                          (0x30030a10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R                              (0xa10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R                          (0x30030a14)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R                              (0xa14)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R                    (0x30030a18)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R                        (0xa18)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R_PULSE_LOW              (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER1_TIMEOUT_INTR_COUNT_INCR_R_PULSE_MASK             (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R                    (0x30030a1c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R                        (0xa1c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R_PULSE_LOW              (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_WDT_TIMER2_TIMEOUT_INTR_COUNT_INCR_R_PULSE_MASK             (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                             (0x30030a20)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                                 (0xa20)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R                          (0x30030a24)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R                              (0xa24)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                          (0x30030a28)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                              (0xa28)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R                             (0x30030a2c)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R                                 (0xa2c)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SCAN_MODE_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_INCR_R                          (0x30030a30)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_INCR_R                              (0xa30)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_SOC_REQ_LOCK_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R                         (0x30030a34)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R                             (0xa34)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R_PULSE_LOW                   (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GEN_IN_TOGGLE_INTR_COUNT_INCR_R_PULSE_MASK                  (0x1)


#endif
