--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.120(R)|      SLOW  |    0.398(R)|      SLOW  |clk_BUFGP         |   0.000|
row<0>      |    2.812(R)|      SLOW  |   -0.007(R)|      SLOW  |clk_BUFGP         |   0.000|
row<1>      |    2.617(R)|      SLOW  |    0.290(R)|      SLOW  |clk_BUFGP         |   0.000|
row<2>      |    2.611(R)|      SLOW  |    0.067(R)|      SLOW  |clk_BUFGP         |   0.000|
rs232_rx    |    0.650(R)|      FAST  |    0.012(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
col<0>      |         7.456(R)|      SLOW  |         3.975(R)|      FAST  |clk_BUFGP         |   0.000|
col<1>      |         7.454(R)|      SLOW  |         4.025(R)|      FAST  |clk_BUFGP         |   0.000|
col<2>      |         7.441(R)|      SLOW  |         3.960(R)|      FAST  |clk_BUFGP         |   0.000|
col<3>      |         7.351(R)|      SLOW  |         3.928(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |         8.425(R)|      SLOW  |         4.616(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         8.258(R)|      SLOW  |         4.487(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |         8.460(R)|      SLOW  |         4.659(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         8.437(R)|      SLOW  |         4.615(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |         8.256(R)|      SLOW  |         4.513(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |         8.456(R)|      SLOW  |         4.621(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         8.177(R)|      SLOW  |         4.433(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |         8.177(R)|      SLOW  |         4.433(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_tx    |         8.151(R)|      SLOW  |         4.438(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.885|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 30 00:41:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



