{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764837305068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764837305068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 15:35:03 2025 " "Processing started: Thu Dec 04 15:35:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764837305068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764837305068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764837305069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764837305576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../../src/cores/serv/rtl/serv_immdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_immdec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../../src/cores/serv/rtl/serv_compdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../../src/cores/serv/rtl/serv_decode.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_decode.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../../src/cores/serv/rtl/serv_alu.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../../src/cores/serv/rtl/serv_csr.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_csr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../../src/cores/serv/rtl/serv_bufreg.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../../src/cores/serv/rtl/serv_bufreg2.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../../src/cores/serv/rtl/serv_aligner.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_aligner.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../../src/cores/serv/rtl/serv_mem_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_mem_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../../src/cores/serv/rtl/serv_rf_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../../src/cores/serv/rtl/serv_rf_ram.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../../src/cores/serv/rtl/serv_rf_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_read " "Found entity 1: wb2axi_read" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_read.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_write " "Found entity 1: wb2axi_write" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_wrapper " "Found entity 1: serv_axi_wrapper" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_dualbus_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_dualbus_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_dualbus_adapter " "Found entity 1: serv_axi_dualbus_adapter" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_dualbus_adapter.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_dualbus_adapter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/lib/axi_bus_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/lib/axi_bus_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_bus_merger " "Found entity 1: axi_bus_merger" {  } { { "../../../src/axi_bridge/rtl/lib/axi_bus_merger.v" "" { Text "D:/AXI/src/axi_bridge/rtl/lib/axi_bus_merger.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/lib/wb_to_axi_addr_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/lib/wb_to_axi_addr_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_to_axi_addr_channel " "Found entity 1: wb_to_axi_addr_channel" {  } { { "../../../src/axi_bridge/rtl/lib/wb_to_axi_addr_channel.v" "" { Text "D:/AXI/src/axi_bridge/rtl/lib/wb_to_axi_addr_channel.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/lib/wb_to_axi_data_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/lib/wb_to_axi_data_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_to_axi_data_channel " "Found entity 1: wb_to_axi_data_channel" {  } { { "../../../src/axi_bridge/rtl/lib/wb_to_axi_data_channel.v" "" { Text "D:/AXI/src/axi_bridge/rtl/lib/wb_to_axi_data_channel.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_bridge/rtl/lib/wb_to_axi_resp_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_bridge/rtl/lib/wb_to_axi_resp_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_to_axi_resp_handler " "Found entity 1: wb_to_axi_resp_handler" {  } { { "../../../src/axi_bridge/rtl/lib/wb_to_axi_resp_handler.v" "" { Text "D:/AXI/src/axi_bridge/rtl/lib/wb_to_axi_resp_handler.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/utils/faling_edge_detc.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/utils/faling_edge_detc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Faling_Edge_Detc " "Found entity 1: Faling_Edge_Detc" {  } { { "../../../src/axi_interconnect/Verilog/rtl/utils/Faling_Edge_Detc.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/utils/Faling_Edge_Detc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/utils/raising_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/utils/raising_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 Raising_Edge_Det " "Found entity 1: Raising_Edge_Det" {  } { { "../../../src/axi_interconnect/Verilog/rtl/utils/Raising_Edge_Det.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/utils/Raising_Edge_Det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/aw_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/aw_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_MUX_2_1 " "Found entity 1: AW_MUX_2_1" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/AW_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/AW_MUX_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/bready_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/bready_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BReady_MUX_2_1 " "Found entity 1: BReady_MUX_2_1" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/BReady_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/BReady_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_2x1.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_2x1_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_2x1_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_en " "Found entity 1: Mux_2x1_en" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_2x1_en.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_2x1_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_4x1.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/Mux_4x1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/mux/wd_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/mux/wd_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_MUX_2_1 " "Found entity 1: WD_MUX_2_1" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/mux/WD_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/mux/WD_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x2.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x2_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x2_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2_en " "Found entity 1: Demux_1x2_en" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x2_en.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x2_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x4 " "Found entity 1: Demux_1x4" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x4.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1x4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/datapath/demux/demux_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_2 " "Found entity 1: Demux_1_2" {  } { { "../../../src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1_2.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/datapath/demux/Demux_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/handshake/aw_handshake_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/handshake/aw_handshake_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_HandShake_Checker " "Found entity 1: AW_HandShake_Checker" {  } { { "../../../src/axi_interconnect/Verilog/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/handshake/AW_HandShake_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/handshake/wd_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/handshake/wd_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_HandShake " "Found entity 1: WD_HandShake" {  } { { "../../../src/axi_interconnect/Verilog/rtl/handshake/WD_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/handshake/WD_HandShake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/handshake/wr_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/handshake/wr_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_HandShake " "Found entity 1: WR_HandShake" {  } { { "../../../src/axi_interconnect/Verilog/rtl/handshake/WR_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/handshake/WR_HandShake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/buffers/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/buffers/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../../../src/axi_interconnect/Verilog/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/buffers/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/buffers/resp_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/buffers/resp_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Resp_Queue " "Found entity 1: Resp_Queue" {  } { { "../../../src/axi_interconnect/Verilog/rtl/buffers/Resp_Queue.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/buffers/Resp_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/decoders/read_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/decoders/read_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Addr_Channel_Dec " "Found entity 1: Read_Addr_Channel_Dec" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Read_Addr_Channel_Dec.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/decoders/write_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/decoders/write_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Addr_Channel_Dec " "Found entity 1: Write_Addr_Channel_Dec" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Write_Addr_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/decoders/write_resp_channel_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/decoders/write_resp_channel_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Arb " "Found entity 1: Write_Resp_Channel_Arb" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/decoders/write_resp_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/decoders/write_resp_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Dec " "Found entity 1: Write_Resp_Channel_Dec" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/aw_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/aw_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_Channel_Controller_Top " "Found entity 1: AW_Channel_Controller_Top" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/br_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/br_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR_Channel_Controller_Top " "Found entity 1: BR_Channel_Controller_Top" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/wd_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/channel_controllers/write/wd_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_Channel_Controller_Top " "Found entity 1: WD_Channel_Controller_Top" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/channel_controllers/read/ar_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/channel_controllers/read/ar_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_Channel_Controller_Top " "Found entity 1: AR_Channel_Controller_Top" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/channel_controllers/read/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/channel_controllers/read/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/core/axi_interconnect_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/core/axi_interconnect_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_Full " "Found entity 1: AXI_Interconnect_Full" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/core/axi_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/core/axi_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect " "Found entity 1: AXI_Interconnect" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/peripherals/axi_lite/axi_lite_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/peripherals/axi_lite/axi_lite_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_ram " "Found entity 1: axi_lite_ram" {  } { { "../../../src/peripherals/axi_lite/axi_lite_ram.v" "" { Text "D:/AXI/src/peripherals/axi_lite/axi_lite_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/peripherals/axi_lite/axi_lite_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/peripherals/axi_lite/axi_lite_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_gpio " "Found entity 1: axi_lite_gpio" {  } { { "../../../src/peripherals/axi_lite/axi_lite_gpio.v" "" { Text "D:/AXI/src/peripherals/axi_lite/axi_lite_gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/peripherals/axi_lite/axi_lite_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/peripherals/axi_lite/axi_lite_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_uart " "Found entity 1: axi_lite_uart" {  } { { "../../../src/peripherals/axi_lite/axi_lite_uart.v" "" { Text "D:/AXI/src/peripherals/axi_lite/axi_lite_uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/peripherals/axi_lite/axi_lite_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/peripherals/axi_lite/axi_lite_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_spi " "Found entity 1: axi_lite_spi" {  } { { "../../../src/peripherals/axi_lite/axi_lite_spi.v" "" { Text "D:/AXI/src/peripherals/axi_lite/axi_lite_spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/systems/dual_riscv_axi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/systems/dual_riscv_axi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_riscv_axi_system " "Found entity 1: dual_riscv_axi_system" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_fixed_priority.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_fixed_priority.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter " "Found entity 1: Write_Arbiter" {  } { { "../../../src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_fixed_priority.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_fixed_priority.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_round_robin.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_round_robin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter_RR " "Found entity 1: Write_Arbiter_RR" {  } { { "../../../src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_round_robin.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_round_robin.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_qos_based.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/arbiter_qos_based.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qos_Arbiter " "Found entity 1: Qos_Arbiter" {  } { { "../../../src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_qos_based.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/arbitration/algorithms/arbiter_qos_based.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/verilog/rtl/arbitration/algorithms/read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Arbiter " "Found entity 1: Read_Arbiter" {  } { { "../../../src/axi_interconnect/Verilog/rtl/arbitration/algorithms/read_arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/arbitration/algorithms/read_arbiter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764837305784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764837305784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_riscv_axi_system " "Elaborating entity \"dual_riscv_axi_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764837305845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_axi_wrapper serv_axi_wrapper:u_serv0 " "Elaborating entity \"serv_axi_wrapper\" for hierarchy \"serv_axi_wrapper:u_serv0\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_serv0" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core " "Elaborating entity \"serv_rf_top\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\"" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" "u_serv_core" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if\"" {  } { { "../../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram_if" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\"" {  } { { "../../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\"" {  } { { "../../../src/cores/serv/rtl/serv_rf_top.v" "cpu" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "state" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "decode" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "immdec" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "bufreg" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "bufreg2" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "ctrl" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "alu" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "rf_if" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "mem_if" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"serv_axi_wrapper:u_serv0\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr\"" {  } { { "../../../src/cores/serv/rtl/serv_top.v" "gen_csr.csr" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_read serv_axi_wrapper:u_serv0\|wb2axi_read:u_wb2axi_inst " "Elaborating entity \"wb2axi_read\" for hierarchy \"serv_axi_wrapper:u_serv0\|wb2axi_read:u_wb2axi_inst\"" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" "u_wb2axi_inst" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_write serv_axi_wrapper:u_serv0\|wb2axi_write:u_wb2axi_data " "Elaborating entity \"wb2axi_write\" for hierarchy \"serv_axi_wrapper:u_serv0\|wb2axi_write:u_wb2axi_data\"" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" "u_wb2axi_data" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/serv_axi_wrapper.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305897 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(184) " "Verilog HDL Case Statement information at wb2axi_write.v(184): all case item expressions in this case statement are onehot" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1764837305897 "|dual_riscv_axi_system|serv_axi_wrapper:u_serv0|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(261) " "Verilog HDL Case Statement information at wb2axi_write.v(261): all case item expressions in this case statement are onehot" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1764837305897 "|dual_riscv_axi_system|serv_axi_wrapper:u_serv0|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(291) " "Verilog HDL Case Statement information at wb2axi_write.v(291): all case item expressions in this case statement are onehot" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1764837305897 "|dual_riscv_axi_system|serv_axi_wrapper:u_serv0|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(327) " "Verilog HDL Case Statement information at wb2axi_write.v(327): all case item expressions in this case statement are onehot" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1764837305897 "|dual_riscv_axi_system|serv_axi_wrapper:u_serv0|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(392) " "Verilog HDL Case Statement information at wb2axi_write.v(392): all case item expressions in this case statement are onehot" {  } { { "../../../src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" "" { Text "D:/AXI/src/axi_bridge/rtl/legacy/serv_bridge/wb2axi_write.v" 392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1764837305897 "|dual_riscv_axi_system|serv_axi_wrapper:u_serv0|wb2axi_write:u_wb2axi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_axi_dualbus_adapter serv_axi_dualbus_adapter:u_serv0_adapter " "Elaborating entity \"serv_axi_dualbus_adapter\" for hierarchy \"serv_axi_dualbus_adapter:u_serv0_adapter\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_serv0_adapter" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect AXI_Interconnect:u_axi_interconnect " "Elaborating entity \"AXI_Interconnect\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_axi_interconnect" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect_Full AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect " "Elaborating entity \"AXI_Interconnect_Full\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_Channel_Controller_Top AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top " "Elaborating entity \"AW_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "u_AW_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qos_Arbiter AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter " "Elaborating entity \"Qos_Arbiter\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Qos_Arbiter" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faling_Edge_Detc AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc " "Elaborating entity \"Faling_Edge_Detc\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Faling_Edge_Detc" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raising_Edge_Det AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det " "Elaborating entity \"Raising_Edge_Det\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Raising_Edge_Det" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_HandShake_Checker AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker " "Elaborating entity \"AW_HandShake_Checker\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Address_Write_HandShake_Checker" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Demux_Address_Write_Ready" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_MUX_2_1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1 " "Elaborating entity \"AW_MUX_2_1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_AW_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Addr_Channel_Dec AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec " "Elaborating entity \"Write_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Write_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_Channel_Controller_Top AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top " "Elaborating entity \"WD_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "u_WD_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue " "Elaborating entity \"Queue\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_Queue" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305959 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Queue.v(26) " "Verilog HDL Always Construct warning at Queue.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../src/axi_interconnect/Verilog/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/buffers/Queue.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764837305959 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_HandShake AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake " "Elaborating entity \"WD_HandShake\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_HandShake" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_MUX_2_1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1 " "Elaborating entity \"WD_MUX_2_1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Channel_Controller_Top AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top " "Elaborating entity \"BR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "u_BR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_HandShake AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake " "Elaborating entity \"WR_HandShake\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_WR_HandShake" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Arb AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb " "Elaborating entity \"Write_Resp_Channel_Arb\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Arb" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BReady_MUX_2_1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1 " "Elaborating entity \"BReady_MUX_2_1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_BReady_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2 " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Demux_1_2" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Dec AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec " "Elaborating entity \"Write_Resp_Channel_Dec\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305994 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(55) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(55): case item expression never matches the case expression" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1764837305994 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(61) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(61): case item expression never matches the case expression" {  } { { "../../../src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/decoders/Write_Resp_Channel_Dec.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1764837305994 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_Channel_Controller_Top AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top " "Elaborating entity \"AR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "u_AR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837305998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Arbiter AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter " "Elaborating entity \"Read_Arbiter\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Arbiter" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "araddr_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arlen_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arsize_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arburst_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arcache_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arvalid_mux" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Addr_Channel_Dec AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec " "Elaborating entity \"Read_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Controller:Read_controller " "Elaborating entity \"Controller\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Controller:Read_controller\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "Read_controller" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S0_busy\" assigned a value but never read" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764837306040 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S1_busy\" assigned a value but never read" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764837306040 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S2_busy\" assigned a value but never read" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764837306040 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S3_busy\" assigned a value but never read" {  } { { "../../../src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764837306040 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x4 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Demux_1x4:rready_demux_M0 " "Elaborating entity \"Demux_1x4\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Demux_1x4:rready_demux_M0\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "rready_demux_M0" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rvalid_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rvalid_mux_M0\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "rvalid_mux_M0" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rdata_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rdata_mux_M0\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "rdata_mux_M0" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rresp_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect:u_axi_interconnect\|AXI_Interconnect_Full:u_full_interconnect\|Mux_4x1:rresp_mux_M0\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" "rresp_mux_M0" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect_Full.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_lite_ram axi_lite_ram:u_sram " "Elaborating entity \"axi_lite_ram\" for hierarchy \"axi_lite_ram:u_sram\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_sram" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_lite_gpio axi_lite_gpio:u_gpio " "Elaborating entity \"axi_lite_gpio\" for hierarchy \"axi_lite_gpio:u_gpio\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_gpio" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_lite_uart axi_lite_uart:u_uart " "Elaborating entity \"axi_lite_uart\" for hierarchy \"axi_lite_uart:u_uart\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_uart" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_lite_spi axi_lite_spi:u_spi " "Elaborating entity \"axi_lite_spi\" for hierarchy \"axi_lite_spi:u_spi\"" {  } { { "../../../src/systems/dual_riscv_axi_system.v" "u_spi" { Text "D:/AXI/src/systems/dual_riscv_axi_system.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837306626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_BID u_full_interconnect " "Port \"M02_AXI_BID\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awaddr u_full_interconnect " "Port \"M02_AXI_awaddr\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awburst u_full_interconnect " "Port \"M02_AXI_awburst\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awlen u_full_interconnect " "Port \"M02_AXI_awlen\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awready u_full_interconnect " "Port \"M02_AXI_awready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awsize u_full_interconnect " "Port \"M02_AXI_awsize\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_awvalid u_full_interconnect " "Port \"M02_AXI_awvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_bready u_full_interconnect " "Port \"M02_AXI_bready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_bresp u_full_interconnect " "Port \"M02_AXI_bresp\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_bvalid u_full_interconnect " "Port \"M02_AXI_bvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_wdata u_full_interconnect " "Port \"M02_AXI_wdata\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_wlast u_full_interconnect " "Port \"M02_AXI_wlast\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_wready u_full_interconnect " "Port \"M02_AXI_wready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_wstrb u_full_interconnect " "Port \"M02_AXI_wstrb\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M02_AXI_wvalid u_full_interconnect " "Port \"M02_AXI_wvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_BID u_full_interconnect " "Port \"M03_AXI_BID\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awaddr u_full_interconnect " "Port \"M03_AXI_awaddr\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awburst u_full_interconnect " "Port \"M03_AXI_awburst\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awlen u_full_interconnect " "Port \"M03_AXI_awlen\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awready u_full_interconnect " "Port \"M03_AXI_awready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awsize u_full_interconnect " "Port \"M03_AXI_awsize\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_awvalid u_full_interconnect " "Port \"M03_AXI_awvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_bready u_full_interconnect " "Port \"M03_AXI_bready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_bresp u_full_interconnect " "Port \"M03_AXI_bresp\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_bvalid u_full_interconnect " "Port \"M03_AXI_bvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_wdata u_full_interconnect " "Port \"M03_AXI_wdata\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_wlast u_full_interconnect " "Port \"M03_AXI_wlast\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311296 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_wready u_full_interconnect " "Port \"M03_AXI_wready\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311296 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_wstrb u_full_interconnect " "Port \"M03_AXI_wstrb\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311296 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M03_AXI_wvalid u_full_interconnect " "Port \"M03_AXI_wvalid\" does not exist in macrofunction \"u_full_interconnect\"" {  } { { "../../../src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" "u_full_interconnect" { Text "D:/AXI/src/axi_interconnect/Verilog/rtl/core/AXI_Interconnect.v" 528 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764837311296 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1764837311366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 30 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764837311723 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 04 15:35:11 2025 " "Processing ended: Thu Dec 04 15:35:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764837311723 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764837311723 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764837311723 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764837311723 ""}
