

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 246656, -- Miss = 174724, rate = 0.7084, -- PendHits = 20978, rate = 0.0850-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 248256, -- Miss = 174724, rate = 0.7038, -- PendHits = 20913, rate = 0.0842-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 248221, -- Miss = 174724, rate = 0.7039, -- PendHits = 21017, rate = 0.0847-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 248174, -- Miss = 174724, rate = 0.7040, -- PendHits = 21002, rate = 0.0846-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 248067, -- Miss = 174724, rate = 0.7043, -- PendHits = 20896, rate = 0.0842-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 247974, -- Miss = 174724, rate = 0.7046, -- PendHits = 20984, rate = 0.0846-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 248036, -- Miss = 174724, rate = 0.7044, -- PendHits = 20665, rate = 0.0833-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 246450, -- Miss = 174724, rate = 0.7090, -- PendHits = 19548, rate = 0.0793-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 246652, -- Miss = 174716, rate = 0.7084, -- PendHits = 20994, rate = 0.0851-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 248298, -- Miss = 174716, rate = 0.7037, -- PendHits = 20916, rate = 0.0842-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 248207, -- Miss = 174716, rate = 0.7039, -- PendHits = 20974, rate = 0.0845-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 248214, -- Miss = 174716, rate = 0.7039, -- PendHits = 21024, rate = 0.0847-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 248128, -- Miss = 174716, rate = 0.7041, -- PendHits = 20935, rate = 0.0844-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 248045, -- Miss = 174716, rate = 0.7044, -- PendHits = 21012, rate = 0.0847-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 248018, -- Miss = 174716, rate = 0.7044, -- PendHits = 20616, rate = 0.0831-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 246486, -- Miss = 174716, rate = 0.7088, -- PendHits = 19591, rate = 0.0795-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 246656, -- Miss = 174720, rate = 0.7084, -- PendHits = 20983, rate = 0.0851-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 248190, -- Miss = 174720, rate = 0.7040, -- PendHits = 20923, rate = 0.0843-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 248174, -- Miss = 174720, rate = 0.7040, -- PendHits = 20960, rate = 0.0845-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 248100, -- Miss = 174720, rate = 0.7042, -- PendHits = 20987, rate = 0.0846-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 248061, -- Miss = 174720, rate = 0.7043, -- PendHits = 20910, rate = 0.0843-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 248083, -- Miss = 174720, rate = 0.7043, -- PendHits = 20997, rate = 0.0846-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 247998, -- Miss = 174720, rate = 0.7045, -- PendHits = 20630, rate = 0.0832-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 246416, -- Miss = 174720, rate = 0.7090, -- PendHits = 19570, rate = 0.0794-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3494 || slicingInterval = 5000
a0c27324ff128d31f6e6e8863f7c165e  /home/pars/Documents/expSetups/a8/2DConv_50_L2
Extracting PTX file and ptxas options    1: 2DConv_50_L2.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a8/2DConv_50_L2
self exe links to: /home/pars/Documents/expSetups/a8/2DConv_50_L2
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a8/2DConv_50_L2
Running md5sum using "md5sum /home/pars/Documents/expSetups/a8/2DConv_50_L2 "
self exe links to: /home/pars/Documents/expSetups/a8/2DConv_50_L2
Extracting specific PTX file named 2DConv_50_L2.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x5558f1c64e2d, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing 2DConv_50_L2.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file 2DConv_50_L2.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from 2DConv_50_L2.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=24, lmem=0, smem=0, cmem=368
setting device 0 with name GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff80590038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff80590030..

GPGPU-Sim PTX: cudaLaunch for 0x0x5558f1c64e2d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (2DConv_50_L2.1.sm_75.ptx:41) @%p3 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (2DConv_50_L2.1.sm_75.ptx:74) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (64,256,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 314488
gpu_sim_insn = 188514416
gpu_ipc =     599.4328
gpu_tot_sim_cycle = 314488
gpu_tot_sim_insn = 188514416
gpu_tot_ipc =     599.4328
gpu_tot_issued_cta = 16384
gpu_occupancy = 63.5996% 
gpu_tot_occupancy = 63.5996% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7500
partiton_level_parallism_total  =       4.7500
partiton_level_parallism_util =       4.8827
partiton_level_parallism_util_total  =       4.8827
L2_BW  =     207.4781 GB/Sec
L2_BW_total  =     207.4781 GB/Sec
gpu_total_sim_rate=59002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 200581, Miss = 49903, Miss_rate = 0.249, Pending_hits = 21100, Reservation_fails = 3978
	L1D_cache_core[1]: Access = 200100, Miss = 49726, Miss_rate = 0.249, Pending_hits = 21136, Reservation_fails = 4028
	L1D_cache_core[2]: Access = 200580, Miss = 49778, Miss_rate = 0.248, Pending_hits = 21252, Reservation_fails = 4241
	L1D_cache_core[3]: Access = 200012, Miss = 49797, Miss_rate = 0.249, Pending_hits = 21018, Reservation_fails = 4467
	L1D_cache_core[4]: Access = 200667, Miss = 49826, Miss_rate = 0.248, Pending_hits = 21226, Reservation_fails = 3924
	L1D_cache_core[5]: Access = 200012, Miss = 49766, Miss_rate = 0.249, Pending_hits = 21040, Reservation_fails = 3810
	L1D_cache_core[6]: Access = 200298, Miss = 49808, Miss_rate = 0.249, Pending_hits = 21116, Reservation_fails = 4036
	L1D_cache_core[7]: Access = 200189, Miss = 49874, Miss_rate = 0.249, Pending_hits = 20967, Reservation_fails = 4286
	L1D_cache_core[8]: Access = 200708, Miss = 49802, Miss_rate = 0.248, Pending_hits = 21243, Reservation_fails = 4110
	L1D_cache_core[9]: Access = 200363, Miss = 49810, Miss_rate = 0.249, Pending_hits = 21125, Reservation_fails = 4271
	L1D_cache_core[10]: Access = 200310, Miss = 49676, Miss_rate = 0.248, Pending_hits = 21191, Reservation_fails = 4062
	L1D_cache_core[11]: Access = 200638, Miss = 49956, Miss_rate = 0.249, Pending_hits = 21104, Reservation_fails = 4159
	L1D_cache_core[12]: Access = 200943, Miss = 49920, Miss_rate = 0.248, Pending_hits = 21246, Reservation_fails = 4564
	L1D_cache_core[13]: Access = 199948, Miss = 49674, Miss_rate = 0.248, Pending_hits = 21119, Reservation_fails = 4861
	L1D_cache_core[14]: Access = 200951, Miss = 49877, Miss_rate = 0.248, Pending_hits = 21277, Reservation_fails = 4056
	L1D_cache_core[15]: Access = 200291, Miss = 49731, Miss_rate = 0.248, Pending_hits = 21192, Reservation_fails = 4046
	L1D_cache_core[16]: Access = 200566, Miss = 49872, Miss_rate = 0.249, Pending_hits = 21127, Reservation_fails = 4311
	L1D_cache_core[17]: Access = 200020, Miss = 49760, Miss_rate = 0.249, Pending_hits = 21045, Reservation_fails = 4407
	L1D_cache_core[18]: Access = 200472, Miss = 49758, Miss_rate = 0.248, Pending_hits = 21168, Reservation_fails = 4322
	L1D_cache_core[19]: Access = 200445, Miss = 49864, Miss_rate = 0.249, Pending_hits = 21071, Reservation_fails = 3925
	L1D_cache_core[20]: Access = 200500, Miss = 49773, Miss_rate = 0.248, Pending_hits = 21180, Reservation_fails = 4337
	L1D_cache_core[21]: Access = 200122, Miss = 49666, Miss_rate = 0.248, Pending_hits = 21167, Reservation_fails = 4589
	L1D_cache_core[22]: Access = 200662, Miss = 49750, Miss_rate = 0.248, Pending_hits = 21268, Reservation_fails = 4086
	L1D_cache_core[23]: Access = 200304, Miss = 49826, Miss_rate = 0.249, Pending_hits = 21100, Reservation_fails = 4504
	L1D_cache_core[24]: Access = 200310, Miss = 49817, Miss_rate = 0.249, Pending_hits = 21110, Reservation_fails = 4305
	L1D_cache_core[25]: Access = 199867, Miss = 49674, Miss_rate = 0.249, Pending_hits = 21038, Reservation_fails = 4216
	L1D_cache_core[26]: Access = 199886, Miss = 49732, Miss_rate = 0.249, Pending_hits = 21013, Reservation_fails = 4349
	L1D_cache_core[27]: Access = 200298, Miss = 49764, Miss_rate = 0.248, Pending_hits = 21170, Reservation_fails = 4893
	L1D_cache_core[28]: Access = 200738, Miss = 49850, Miss_rate = 0.248, Pending_hits = 21264, Reservation_fails = 4642
	L1D_cache_core[29]: Access = 200002, Miss = 49774, Miss_rate = 0.249, Pending_hits = 21011, Reservation_fails = 4138
	L1D_total_cache_accesses = 6010783
	L1D_total_cache_misses = 1493804
	L1D_total_cache_miss_rate = 0.2485
	L1D_total_cache_pending_hits = 634084
	L1D_total_cache_reservation_fails = 127923
	L1D_cache_data_port_util = 0.419
	L1D_cache_fill_port_util = 0.105
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3882895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 634084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 477415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 124299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 492613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 634084
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 392832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5487007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523776

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 124299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3624
ctas_completed 16384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6256, 6256, 6256, 6256, 6256, 6256, 6256, 6227, 
gpgpu_n_tot_thrd_icount = 192819200
gpgpu_n_tot_w_icount = 6025600
gpgpu_n_stall_shd_mem = 775542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 970028
gpgpu_n_mem_write_global = 523776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 37675044
gpgpu_n_store_insn = 4186116
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8388608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2297
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 773245
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:631138	W0_Idle:1550519	W0_Scoreboard:28883583	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:118668	W32:5906932
single_issue_nums: WS0:1505472	WS1:1507328	WS2:1507328	WS3:1505472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7760224 {8:970028,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20951040 {40:523776,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38801120 {40:970028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4190208 {8:523776,}
maxmflatency = 766 
max_icnt2mem_latency = 200 
maxmrqlatency = 291 
max_icnt2sh_latency = 43 
averagemflatency = 294 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:367251 	58227 	44789 	40612 	66134 	53752 	10993 	1000 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	797447 	693827 	2530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1481530 	10661 	1613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1237759 	192950 	54624 	8393 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11874     11900     12230     12244     13013     13017     14518     14515     15355     15351     15360     15376     16778     16787     17724     17739 
dram[1]:     11878     11870     12255     12296     13021     13015     14518     14528     15383     15358     15367     15383     16785     16797     17734     17743 
dram[2]:     11917     11913     12282     12278     13011     13038     14533     14529     15352     15353     15355     15349     16793     16796     17754     17750 
dram[3]:     11909     11956     12286     12308     13023     13015     14534     14541     15348     15368     15371     15373     16792     16827     17786     17781 
dram[4]:     11966     11941     12283     12276     13002     13007     14524     14520     15352     15359     15368     15412     16789     16792     17743     17745 
dram[5]:     11937     11949     12272     12300     13005     13026     14527     14522     15346     15366     15410     15410     16794     16809     17766     17749 
dram[6]:     11958     11975     12308     12304     13047     13020     14529     14538     15348     15343     15406     15440     16803     16800     17744     17759 
dram[7]:     11971     11970     12321     12317     13016     13023     14559     14560     15358     15370     15435     15441     16812     16843     17776     17789 
dram[8]:     11932     11928     12313     12308     13006     13001     14530     14525     15347     15355     15435     15458     16781     16795     17727     17744 
dram[9]:     11987     11971     12332     12328     13012     13046     14523     14532     15359     15373     15495     15557     16789     16802     17739     17743 
dram[10]:     11967     11991     12338     12327     13018     13013     14534     14533     15366     15358     15600     15650     16797     16809     17738     17754 
dram[11]:     11987     11990     12320     12338     13011     13027     14544     14553     15353     15358     15721     15967     16796     16851     17771     17790 
average row accesses per activate:
dram[0]: 39.717648 39.717648 35.536842 36.301075 34.285713 34.285713 37.333332 37.333332 40.493977 40.493977 35.784946 35.784946 33.795918 35.234043 36.799999 36.799999 
dram[1]: 39.717648 39.717648 37.098900 37.932583 34.285713 34.285713 37.333332 35.744682 40.493977 40.493977 36.571430 35.031578 33.795918 31.846153 36.000000 36.799999 
dram[2]: 39.717648 39.717648 35.536842 36.301075 33.599998 35.744682 35.744682 35.744682 40.493977 40.493977 36.571430 36.571430 33.795918 33.795918 36.799999 37.636364 
dram[3]: 39.717648 39.717648 36.301075 37.932583 32.307693 40.000000 35.744682 35.000000 40.493977 40.493977 35.784946 35.031578 31.846153 39.428570 36.799999 36.799999 
dram[4]: 39.717648 39.717648 37.932583 37.098900 39.069767 39.069767 35.744682 35.000000 40.000000 39.069767 34.268040 34.268040 38.511627 38.511627 37.636364 36.799999 
dram[5]: 37.098900 37.098900 37.932583 35.536842 35.744682 38.181820 35.000000 35.744682 40.000000 39.069767 34.989475 34.989475 39.428570 36.000000 36.799999 37.636364 
dram[6]: 37.098900 37.932583 36.301075 35.536842 39.069767 40.975609 35.000000 35.000000 38.181820 39.069767 34.268040 34.989475 36.799999 38.511627 36.000000 36.799999 
dram[7]: 40.674698 38.804596 36.301075 35.536842 36.521740 40.000000 35.744682 35.744682 40.975609 40.000000 34.989475 33.575756 39.428570 38.511627 36.000000 36.000000 
dram[8]: 40.674698 40.674698 37.932583 36.301075 32.941177 32.941177 35.744682 35.744682 41.493828 41.493828 35.741936 37.348316 33.119999 33.119999 35.234043 35.234043 
dram[9]: 40.674698 40.674698 34.804123 35.536842 32.941177 32.941177 35.000000 35.000000 41.493828 41.493828 34.989475 35.741936 33.119999 30.109091 36.000000 36.000000 
dram[10]: 40.674698 40.674698 34.804123 36.301075 33.599998 33.599998 36.521740 36.521740 41.493828 41.493828 36.527473 35.741936 31.846153 30.666666 36.000000 36.000000 
dram[11]: 40.674698 40.674698 36.301075 37.932583 33.599998 34.285713 35.000000 40.975609 41.493828 41.493828 37.348316 39.105881 30.666666 31.846153 36.000000 41.400002 
average row locality = 642768/17500 = 36.729599
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[1]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[2]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[3]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[4]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[5]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[6]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[7]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[8]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[9]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[10]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[11]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
total dram reads = 524288
bank skew: 2752/2688 = 1.02
chip skew: 43696/43688 = 1.00
number of total write accesses:
dram[0]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[1]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[2]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[3]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[4]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[5]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[6]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[7]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[8]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[9]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[10]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[11]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
total dram writes = 473920
bank skew: 2496/2432 = 1.03
chip skew: 39496/39488 = 1.00
average mf latency per bank:
dram[0]:        425       433       448       453       462       469       416       421       427       433       445       450       456       462       411       417
dram[1]:        432       433       453       454       468       470       419       420       435       436       448       450       459       460       414       414
dram[2]:        432       431       451       453       468       469       419       420       433       433       449       448       459       462       414       415
dram[3]:        432       429       451       446       468       461       419       414       434       430       448       443       459       452       413       409
dram[4]:        426       432       448       455       451       456       424       431       428       435       445       451       444       449       418       426
dram[5]:        432       434       454       455       456       456       430       430       433       435       451       454       448       449       425       425
dram[6]:        431       433       453       455       457       457       430       431       435       434       451       452       448       450       425       426
dram[7]:        430       425       453       450       454       449       429       425       430       424       450       447       448       443       424       421
dram[8]:        415       419       459       465       450       456       427       432       416       420       455       460       444       451       422       427
dram[9]:        420       421       464       465       457       457       431       432       419       422       460       463       449       450       427       427
dram[10]:        420       420       463       465       457       459       432       433       419       421       461       460       450       450       426       426
dram[11]:        419       415       463       457       457       452       429       424       421       417       459       454       448       444       425       420
maximum mf latency per bank:
dram[0]:        543       548       639       651       749       760       481       451       483       510       539       527       483       466       486       479
dram[1]:        540       551       639       644       700       708       452       458       491       505       494       547       466       447       491       465
dram[2]:        529       563       637       657       716       709       440       461       459       493       467       486       493       489       460       453
dram[3]:        544       570       634       648       713       704       444       460       477       476       514       503       454       456       484       467
dram[4]:        534       557       655       665       755       766       454       462       460       467       483       461       475       477       441       445
dram[5]:        546       561       656       668       731       728       448       468       466       485       499       509       486       505       435       452
dram[6]:        554       566       641       684       701       744       448       464       497       495       518       501       473       498       443       470
dram[7]:        576       573       644       667       712       731       441       469       448       437       470       451       477       486       445       447
dram[8]:        553       541       623       666       728       766       445       455       512       468       462       459       448       475       469       484
dram[9]:        546       542       630       667       713       718       460       452       484       490       469       474       450       489       458       463
dram[10]:        554       578       638       658       694       752       452       454       463       472       482       484       447       451       457       474
dram[11]:        581       583       636       656       694       705       467       453       467       492       486       497       471       496       456       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720416 n_act=1474 n_pre=1458 n_ref_event=4572360550251980812 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=549446 dram_eff=0.6056
bk0: 2752a 744052i bk1: 2752a 743680i bk2: 2752a 744268i bk3: 2752a 740965i bk4: 2752a 742669i bk5: 2752a 743016i bk6: 2752a 747591i bk7: 2752a 746441i bk8: 2752a 745586i bk9: 2752a 746564i bk10: 2712a 745139i bk11: 2712a 742229i bk12: 2688a 742362i bk13: 2688a 740360i bk14: 2688a 746972i bk15: 2688a 744434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972783
Row_Buffer_Locality_read = 0.982767
Row_Buffer_Locality_write = 0.928600
Bank_Level_Parallism = 2.317816
Bank_Level_Parallism_Col = 2.440383
Bank_Level_Parallism_Ready = 1.311123
write_to_read_ratio_blp_rw_average = 0.532808
GrpLevelPara = 2.001703 

BW Util details:
bwutil = 0.412611 
total_CMD = 806493 
util_bw = 332768 
Wasted_Col = 133105 
Wasted_Row = 7250 
Idle = 333370 

BW Util Bottlenecks: 
RCDc_limit = 8335 
RCDWRc_limit = 5082 
WTRc_limit = 71423 
RTWc_limit = 102238 
CCDLc_limit = 70002 
rwq = 0 
CCDLc_limit_alone = 56014 
WTRc_limit_alone = 65642 
RTWc_limit_alone = 94031 

Commands details: 
total_CMD = 806493 
n_nop = 720416 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1474 
n_pre = 1458 
n_ref = 4572360550251980812 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2932 
issued_total_col = 83192 
Row_Bus_Util =  0.003635 
CoL_Bus_Util = 0.103153 
Either_Row_CoL_Bus_Util = 0.106730 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000546 
queue_avg = 1.542089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720402 n_act=1482 n_pre=1466 n_ref_event=2323048611532857189 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=547647 dram_eff=0.6076
bk0: 2752a 743041i bk1: 2752a 744538i bk2: 2752a 745119i bk3: 2752a 742487i bk4: 2752a 742472i bk5: 2752a 741043i bk6: 2752a 744629i bk7: 2752a 744999i bk8: 2752a 743222i bk9: 2752a 743450i bk10: 2712a 744270i bk11: 2712a 741237i bk12: 2688a 746922i bk13: 2688a 743000i bk14: 2688a 748965i bk15: 2688a 745878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972634
Row_Buffer_Locality_read = 0.982676
Row_Buffer_Locality_write = 0.928195
Bank_Level_Parallism = 2.329623
Bank_Level_Parallism_Col = 1.117448
Bank_Level_Parallism_Ready = 1.314381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412611 
total_CMD = 806493 
util_bw = 332768 
Wasted_Col = 131702 
Wasted_Row = 6896 
Idle = 335127 

BW Util Bottlenecks: 
RCDc_limit = 8359 
RCDWRc_limit = 4819 
WTRc_limit = 69702 
RTWc_limit = 103091 
CCDLc_limit = 68248 
rwq = 0 
CCDLc_limit_alone = 54674 
WTRc_limit_alone = 64372 
RTWc_limit_alone = 94847 

Commands details: 
total_CMD = 806493 
n_nop = 720402 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1482 
n_pre = 1466 
n_ref = 2323048611532857189 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2948 
issued_total_col = 83192 
Row_Bus_Util =  0.003655 
CoL_Bus_Util = 0.103153 
Either_Row_CoL_Bus_Util = 0.106747 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000569 
queue_avg = 1.533189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720408 n_act=1478 n_pre=1462 n_ref_event=2323048611532857189 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=551470 dram_eff=0.6034
bk0: 2752a 745735i bk1: 2752a 745354i bk2: 2752a 746283i bk3: 2752a 744393i bk4: 2752a 745485i bk5: 2752a 742740i bk6: 2752a 746926i bk7: 2752a 745366i bk8: 2752a 744417i bk9: 2752a 744790i bk10: 2712a 741340i bk11: 2712a 742518i bk12: 2688a 745123i bk13: 2688a 741125i bk14: 2688a 747711i bk15: 2688a 746891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972709
Row_Buffer_Locality_read = 0.982722
Row_Buffer_Locality_write = 0.928398
Bank_Level_Parallism = 2.292648
Bank_Level_Parallism_Col = 1.117448
Bank_Level_Parallism_Ready = 1.295216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412611 
total_CMD = 806493 
util_bw = 332768 
Wasted_Col = 134481 
Wasted_Row = 6845 
Idle = 332399 

BW Util Bottlenecks: 
RCDc_limit = 8929 
RCDWRc_limit = 4682 
WTRc_limit = 70672 
RTWc_limit = 102769 
CCDLc_limit = 69771 
rwq = 0 
CCDLc_limit_alone = 56020 
WTRc_limit_alone = 65412 
RTWc_limit_alone = 94278 

Commands details: 
total_CMD = 806493 
n_nop = 720408 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1478 
n_pre = 1462 
n_ref = 2323048611532857189 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2940 
issued_total_col = 83192 
Row_Bus_Util =  0.003645 
CoL_Bus_Util = 0.103153 
Either_Row_CoL_Bus_Util = 0.106740 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000546 
queue_avg = 1.468677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720435 n_act=1468 n_pre=1452 n_ref_event=2334386757906407474 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=550688 dram_eff=0.6043
bk0: 2752a 744194i bk1: 2752a 743373i bk2: 2752a 748327i bk3: 2752a 744250i bk4: 2752a 742822i bk5: 2752a 742673i bk6: 2752a 748477i bk7: 2752a 748742i bk8: 2752a 742155i bk9: 2752a 745569i bk10: 2712a 744712i bk11: 2712a 743050i bk12: 2688a 744291i bk13: 2688a 740796i bk14: 2688a 747101i bk15: 2688a 745596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972895
Row_Buffer_Locality_read = 0.982836
Row_Buffer_Locality_write = 0.928904
Bank_Level_Parallism = 2.293568
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.292542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412611 
total_CMD = 806493 
util_bw = 332768 
Wasted_Col = 133814 
Wasted_Row = 7251 
Idle = 332660 

BW Util Bottlenecks: 
RCDc_limit = 8608 
RCDWRc_limit = 4800 
WTRc_limit = 72191 
RTWc_limit = 100774 
CCDLc_limit = 69363 
rwq = 0 
CCDLc_limit_alone = 55709 
WTRc_limit_alone = 66428 
RTWc_limit_alone = 92883 

Commands details: 
total_CMD = 806493 
n_nop = 720435 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1468 
n_pre = 1452 
n_ref = 2334386757906407474 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2920 
issued_total_col = 83192 
Row_Bus_Util =  0.003621 
CoL_Bus_Util = 0.103153 
Either_Row_CoL_Bus_Util = 0.106706 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.000627 
queue_avg = 1.513463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720479 n_act=1442 n_pre=1426 n_ref_event=2334386757906407474 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4125
n_activity=550189 dram_eff=0.6047
bk0: 2752a 744378i bk1: 2752a 744629i bk2: 2752a 746316i bk3: 2752a 744148i bk4: 2752a 742686i bk5: 2752a 740762i bk6: 2752a 746611i bk7: 2752a 744838i bk8: 2752a 745757i bk9: 2752a 744066i bk10: 2708a 745328i bk11: 2708a 743958i bk12: 2688a 744441i bk13: 2688a 742556i bk14: 2688a 746430i bk15: 2688a 743878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973376
Row_Buffer_Locality_read = 0.983108
Row_Buffer_Locality_write = 0.930308
Bank_Level_Parallism = 2.297306
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.296412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412532 
total_CMD = 806493 
util_bw = 332704 
Wasted_Col = 135402 
Wasted_Row = 6887 
Idle = 331500 

BW Util Bottlenecks: 
RCDc_limit = 7886 
RCDWRc_limit = 4900 
WTRc_limit = 69717 
RTWc_limit = 107075 
CCDLc_limit = 69192 
rwq = 0 
CCDLc_limit_alone = 55116 
WTRc_limit_alone = 64378 
RTWc_limit_alone = 98338 

Commands details: 
total_CMD = 806493 
n_nop = 720479 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1442 
n_pre = 1426 
n_ref = 2334386757906407474 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2868 
issued_total_col = 83176 
Row_Bus_Util =  0.003556 
CoL_Bus_Util = 0.103133 
Either_Row_CoL_Bus_Util = 0.106652 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000349 
queue_avg = 1.493946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720446 n_act=1468 n_pre=1452 n_ref_event=2334386757906407474 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4125
n_activity=545232 dram_eff=0.6102
bk0: 2752a 744156i bk1: 2752a 745113i bk2: 2752a 745288i bk3: 2752a 743507i bk4: 2752a 740062i bk5: 2752a 741508i bk6: 2752a 748621i bk7: 2752a 745886i bk8: 2752a 747426i bk9: 2752a 745850i bk10: 2708a 743246i bk11: 2708a 742101i bk12: 2688a 741585i bk13: 2688a 739756i bk14: 2688a 745515i bk15: 2688a 743884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972890
Row_Buffer_Locality_read = 0.982810
Row_Buffer_Locality_write = 0.928991
Bank_Level_Parallism = 2.338339
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.303292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412532 
total_CMD = 806493 
util_bw = 332704 
Wasted_Col = 130583 
Wasted_Row = 6964 
Idle = 336242 

BW Util Bottlenecks: 
RCDc_limit = 8042 
RCDWRc_limit = 5160 
WTRc_limit = 71671 
RTWc_limit = 102466 
CCDLc_limit = 66803 
rwq = 0 
CCDLc_limit_alone = 53509 
WTRc_limit_alone = 66485 
RTWc_limit_alone = 94358 

Commands details: 
total_CMD = 806493 
n_nop = 720446 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1468 
n_pre = 1452 
n_ref = 2334386757906407474 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2920 
issued_total_col = 83176 
Row_Bus_Util =  0.003621 
CoL_Bus_Util = 0.103133 
Either_Row_CoL_Bus_Util = 0.106693 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.000569 
queue_avg = 1.532501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5325
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720435 n_act=1468 n_pre=1452 n_ref_event=2334386757906407474 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4125
n_activity=547550 dram_eff=0.6076
bk0: 2752a 744683i bk1: 2752a 742929i bk2: 2752a 746983i bk3: 2752a 744548i bk4: 2752a 742276i bk5: 2752a 742191i bk6: 2752a 746212i bk7: 2752a 745438i bk8: 2752a 744448i bk9: 2752a 745353i bk10: 2708a 744566i bk11: 2708a 743128i bk12: 2688a 743050i bk13: 2688a 741159i bk14: 2688a 746503i bk15: 2688a 741817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972890
Row_Buffer_Locality_read = 0.982810
Row_Buffer_Locality_write = 0.928991
Bank_Level_Parallism = 2.323615
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.301987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412532 
total_CMD = 806493 
util_bw = 332704 
Wasted_Col = 132657 
Wasted_Row = 6723 
Idle = 334409 

BW Util Bottlenecks: 
RCDc_limit = 7899 
RCDWRc_limit = 5042 
WTRc_limit = 73201 
RTWc_limit = 100906 
CCDLc_limit = 68318 
rwq = 0 
CCDLc_limit_alone = 54589 
WTRc_limit_alone = 67489 
RTWc_limit_alone = 92889 

Commands details: 
total_CMD = 806493 
n_nop = 720435 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1468 
n_pre = 1452 
n_ref = 2334386757906407474 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2920 
issued_total_col = 83176 
Row_Bus_Util =  0.003621 
CoL_Bus_Util = 0.103133 
Either_Row_CoL_Bus_Util = 0.106706 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.000442 
queue_avg = 1.544850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720479 n_act=1452 n_pre=1436 n_ref_event=2334386757906407474 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4125
n_activity=552720 dram_eff=0.6019
bk0: 2752a 744512i bk1: 2752a 744212i bk2: 2752a 746862i bk3: 2752a 743336i bk4: 2752a 744719i bk5: 2752a 743707i bk6: 2752a 748258i bk7: 2752a 746534i bk8: 2752a 744883i bk9: 2752a 746200i bk10: 2708a 747395i bk11: 2708a 743276i bk12: 2688a 743028i bk13: 2688a 742347i bk14: 2688a 744510i bk15: 2688a 742737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973189
Row_Buffer_Locality_read = 0.982993
Row_Buffer_Locality_write = 0.929801
Bank_Level_Parallism = 2.283177
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.286835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412532 
total_CMD = 806493 
util_bw = 332704 
Wasted_Col = 135806 
Wasted_Row = 7243 
Idle = 330740 

BW Util Bottlenecks: 
RCDc_limit = 7940 
RCDWRc_limit = 5122 
WTRc_limit = 71808 
RTWc_limit = 102654 
CCDLc_limit = 70072 
rwq = 0 
CCDLc_limit_alone = 56587 
WTRc_limit_alone = 66200 
RTWc_limit_alone = 94777 

Commands details: 
total_CMD = 806493 
n_nop = 720479 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1452 
n_pre = 1436 
n_ref = 2334386757906407474 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2888 
issued_total_col = 83176 
Row_Bus_Util =  0.003581 
CoL_Bus_Util = 0.103133 
Either_Row_CoL_Bus_Util = 0.106652 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000581 
queue_avg = 1.458112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45811
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720396 n_act=1488 n_pre=1472 n_ref_event=2334386757906407474 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=549706 dram_eff=0.6053
bk0: 2752a 746014i bk1: 2752a 745960i bk2: 2752a 746599i bk3: 2752a 743743i bk4: 2752a 742795i bk5: 2752a 739950i bk6: 2752a 744781i bk7: 2752a 743360i bk8: 2752a 742436i bk9: 2752a 744573i bk10: 2708a 745199i bk11: 2708a 744780i bk12: 2688a 742510i bk13: 2688a 741163i bk14: 2688a 743741i bk15: 2688a 743465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972518
Row_Buffer_Locality_read = 0.982604
Row_Buffer_Locality_write = 0.927891
Bank_Level_Parallism = 2.322635
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.305014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412571 
total_CMD = 806493 
util_bw = 332736 
Wasted_Col = 134697 
Wasted_Row = 6828 
Idle = 332232 

BW Util Bottlenecks: 
RCDc_limit = 8642 
RCDWRc_limit = 5026 
WTRc_limit = 69381 
RTWc_limit = 107872 
CCDLc_limit = 69394 
rwq = 0 
CCDLc_limit_alone = 55533 
WTRc_limit_alone = 64170 
RTWc_limit_alone = 99222 

Commands details: 
total_CMD = 806493 
n_nop = 720396 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1488 
n_pre = 1472 
n_ref = 2334386757906407474 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2960 
issued_total_col = 83184 
Row_Bus_Util =  0.003670 
CoL_Bus_Util = 0.103143 
Either_Row_CoL_Bus_Util = 0.106755 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.000546 
queue_avg = 1.516778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720345 n_act=1514 n_pre=1498 n_ref_event=2334386757906407474 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=546317 dram_eff=0.6091
bk0: 2752a 744609i bk1: 2752a 744717i bk2: 2752a 746995i bk3: 2752a 746248i bk4: 2752a 743157i bk5: 2752a 742458i bk6: 2752a 745985i bk7: 2752a 743897i bk8: 2752a 743681i bk9: 2752a 744976i bk10: 2708a 745629i bk11: 2708a 742130i bk12: 2688a 743641i bk13: 2688a 741024i bk14: 2688a 745296i bk15: 2688a 744119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972032
Row_Buffer_Locality_read = 0.982306
Row_Buffer_Locality_write = 0.926575
Bank_Level_Parallism = 2.324053
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.298596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412571 
total_CMD = 806493 
util_bw = 332736 
Wasted_Col = 131352 
Wasted_Row = 6813 
Idle = 335592 

BW Util Bottlenecks: 
RCDc_limit = 8682 
RCDWRc_limit = 5114 
WTRc_limit = 71858 
RTWc_limit = 101403 
CCDLc_limit = 67369 
rwq = 0 
CCDLc_limit_alone = 53662 
WTRc_limit_alone = 66211 
RTWc_limit_alone = 93343 

Commands details: 
total_CMD = 806493 
n_nop = 720345 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1514 
n_pre = 1498 
n_ref = 2334386757906407474 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 3012 
issued_total_col = 83184 
Row_Bus_Util =  0.003735 
CoL_Bus_Util = 0.103143 
Either_Row_CoL_Bus_Util = 0.106818 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000557 
queue_avg = 1.541348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54135
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720364 n_act=1498 n_pre=1482 n_ref_event=2334386757906407474 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=548394 dram_eff=0.6067
bk0: 2752a 743817i bk1: 2752a 744097i bk2: 2752a 748365i bk3: 2752a 742655i bk4: 2752a 742133i bk5: 2752a 739654i bk6: 2752a 744782i bk7: 2752a 743548i bk8: 2752a 746435i bk9: 2752a 746340i bk10: 2708a 745523i bk11: 2708a 745029i bk12: 2688a 742123i bk13: 2688a 741193i bk14: 2688a 745187i bk15: 2688a 744052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972331
Row_Buffer_Locality_read = 0.982489
Row_Buffer_Locality_write = 0.927385
Bank_Level_Parallism = 2.316769
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.306427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412571 
total_CMD = 806493 
util_bw = 332736 
Wasted_Col = 133950 
Wasted_Row = 6884 
Idle = 332923 

BW Util Bottlenecks: 
RCDc_limit = 8445 
RCDWRc_limit = 5252 
WTRc_limit = 72036 
RTWc_limit = 103443 
CCDLc_limit = 69391 
rwq = 0 
CCDLc_limit_alone = 55309 
WTRc_limit_alone = 66423 
RTWc_limit_alone = 94974 

Commands details: 
total_CMD = 806493 
n_nop = 720364 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1498 
n_pre = 1482 
n_ref = 2334386757906407474 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2980 
issued_total_col = 83184 
Row_Bus_Util =  0.003695 
CoL_Bus_Util = 0.103143 
Either_Row_CoL_Bus_Util = 0.106794 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000406 
queue_avg = 1.526352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52635
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=806493 n_nop=720443 n_act=1460 n_pre=1444 n_ref_event=2334386757906407474 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4126
n_activity=551711 dram_eff=0.6031
bk0: 2752a 744108i bk1: 2752a 744451i bk2: 2752a 745041i bk3: 2752a 744409i bk4: 2752a 743843i bk5: 2752a 741498i bk6: 2752a 744944i bk7: 2752a 744252i bk8: 2752a 744834i bk9: 2752a 744950i bk10: 2708a 745809i bk11: 2708a 745120i bk12: 2688a 743082i bk13: 2688a 739923i bk14: 2688a 742571i bk15: 2688a 744008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973041
Row_Buffer_Locality_read = 0.982924
Row_Buffer_Locality_write = 0.929309
Bank_Level_Parallism = 2.312402
Bank_Level_Parallism_Col = 0.324398
Bank_Level_Parallism_Ready = 1.299176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.412571 
total_CMD = 806493 
util_bw = 332736 
Wasted_Col = 135479 
Wasted_Row = 7361 
Idle = 330917 

BW Util Bottlenecks: 
RCDc_limit = 8636 
RCDWRc_limit = 4986 
WTRc_limit = 75020 
RTWc_limit = 104582 
CCDLc_limit = 69776 
rwq = 0 
CCDLc_limit_alone = 55896 
WTRc_limit_alone = 69300 
RTWc_limit_alone = 96422 

Commands details: 
total_CMD = 806493 
n_nop = 720443 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1460 
n_pre = 1444 
n_ref = 2334386757906407474 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2904 
issued_total_col = 83184 
Row_Bus_Util =  0.003601 
CoL_Bus_Util = 0.103143 
Either_Row_CoL_Bus_Util = 0.106697 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.000442 
queue_avg = 1.549882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54988

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61620, Miss = 43672, Miss_rate = 0.709, Pending_hits = 6966, Reservation_fails = 0
L2_cache_bank[1]: Access = 62431, Miss = 43672, Miss_rate = 0.700, Pending_hits = 7047, Reservation_fails = 0
L2_cache_bank[2]: Access = 62439, Miss = 43672, Miss_rate = 0.699, Pending_hits = 6910, Reservation_fails = 0
L2_cache_bank[3]: Access = 62435, Miss = 43672, Miss_rate = 0.699, Pending_hits = 6974, Reservation_fails = 0
L2_cache_bank[4]: Access = 62417, Miss = 43672, Miss_rate = 0.700, Pending_hits = 6866, Reservation_fails = 0
L2_cache_bank[5]: Access = 62443, Miss = 43672, Miss_rate = 0.699, Pending_hits = 6999, Reservation_fails = 0
L2_cache_bank[6]: Access = 62449, Miss = 43672, Miss_rate = 0.699, Pending_hits = 6786, Reservation_fails = 0
L2_cache_bank[7]: Access = 61656, Miss = 43672, Miss_rate = 0.708, Pending_hits = 6161, Reservation_fails = 0
L2_cache_bank[8]: Access = 61602, Miss = 43668, Miss_rate = 0.709, Pending_hits = 6946, Reservation_fails = 0
L2_cache_bank[9]: Access = 62429, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7066, Reservation_fails = 0
L2_cache_bank[10]: Access = 62445, Miss = 43668, Miss_rate = 0.699, Pending_hits = 6957, Reservation_fails = 0
L2_cache_bank[11]: Access = 62441, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7104, Reservation_fails = 0
L2_cache_bank[12]: Access = 62461, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7036, Reservation_fails = 0
L2_cache_bank[13]: Access = 62472, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7089, Reservation_fails = 0
L2_cache_bank[14]: Access = 62472, Miss = 43668, Miss_rate = 0.699, Pending_hits = 6637, Reservation_fails = 0
L2_cache_bank[15]: Access = 61678, Miss = 43668, Miss_rate = 0.708, Pending_hits = 6115, Reservation_fails = 0
L2_cache_bank[16]: Access = 61636, Miss = 43668, Miss_rate = 0.708, Pending_hits = 6964, Reservation_fails = 0
L2_cache_bank[17]: Access = 62418, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6953, Reservation_fails = 0
L2_cache_bank[18]: Access = 62432, Miss = 43668, Miss_rate = 0.699, Pending_hits = 6948, Reservation_fails = 0
L2_cache_bank[19]: Access = 62452, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7005, Reservation_fails = 0
L2_cache_bank[20]: Access = 62452, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7009, Reservation_fails = 0
L2_cache_bank[21]: Access = 62439, Miss = 43668, Miss_rate = 0.699, Pending_hits = 7022, Reservation_fails = 0
L2_cache_bank[22]: Access = 62429, Miss = 43668, Miss_rate = 0.699, Pending_hits = 6643, Reservation_fails = 0
L2_cache_bank[23]: Access = 61656, Miss = 43668, Miss_rate = 0.708, Pending_hits = 6133, Reservation_fails = 0
L2_total_cache_accesses = 1493804
L2_total_cache_misses = 1048064
L2_total_cache_miss_rate = 0.7016
L2_total_cache_pending_hits = 164336
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 164336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 392832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 970028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523776
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=1493804
icnt_total_pkts_simt_to_mem=1493804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1493804
Req_Network_cycles = 314488
Req_Network_injected_packets_per_cycle =       4.7500 
Req_Network_conflicts_per_cycle =       0.7115
Req_Network_conflicts_per_cycle_util =       0.7314
Req_Bank_Level_Parallism =       4.8827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2094
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1979

Reply_Network_injected_packets_num = 1493804
Reply_Network_cycles = 314488
Reply_Network_injected_packets_per_cycle =        4.7500
Reply_Network_conflicts_per_cycle =        1.4134
Reply_Network_conflicts_per_cycle_util =       1.4538
Reply_Bank_Level_Parallism =       4.8857
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1815
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1583
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 15 sec (3195 sec)
gpgpu_simulation_rate = 59002 (inst/sec)
gpgpu_simulation_rate = 98 (cycle/sec)
gpgpu_silicon_slowdown = 13928571x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Runtime: 3192.010393s
CPU Runtime: 0.090407s
Total element = 4190209, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 3 || elements whose %1 < err <= %5 = 13 || elements whose %5 < err <= %10 = 24 || elements whose %10 < err = 299 || total err Element = 339
GPGPU-Sim: *** exit detected ***
