$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Tue Feb 14 19:00:19 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module NAND2Gate_1_vlg_vec_tst $end
$var reg 2 ! KEY [1:0] $end
$var wire 1 " LEDG [0] $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) LEDG[0]~output_o $end
$var wire 1 * KEY[0]~input_o $end
$var wire 1 + KEY[1]~input_o $end
$var wire 1 , inst|outPort~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
0#
1$
x%
1&
1'
1(
1)
0*
0+
0,
$end
#160000
b1 !
1*
#220000
b0 !
0*
#260000
b10 !
1+
#320000
b0 !
0+
#380000
b1 !
b11 !
1*
1+
1,
0)
0"
#440000
b10 !
b0 !
0*
0+
0,
1)
1"
#1000000
