// Generated by CIRCT e2b32a42e
module bp_me_cord_to_id_05(	// design.cleaned.mlir:2:3
  input  [4:0] cord_i,	// design.cleaned.mlir:2:37
  output [1:0] core_id_o,	// design.cleaned.mlir:2:55
  output [3:0] cce_id_o,	// design.cleaned.mlir:2:75
  output [5:0] lce_id0_o,	// design.cleaned.mlir:2:94
               lce_id1_o	// design.cleaned.mlir:2:114
);

  wire       _GEN;	// design.cleaned.mlir:73:11
  wire       _GEN_0;	// design.cleaned.mlir:71:11
  wire       N12;	// design.cleaned.mlir:68:11
  wire       N70;	// design.cleaned.mlir:67:11
  wire       N69;	// design.cleaned.mlir:64:11
  wire       N67;	// design.cleaned.mlir:62:11
  wire       cord_in_cc_li;	// design.cleaned.mlir:60:11
  wire [1:0] _GEN_1;	// design.cleaned.mlir:53:11
  wire [3:0] _GEN_2;	// design.cleaned.mlir:52:11
  wire       _GEN_3;	// design.cleaned.mlir:24:10
  wire       _GEN_4;	// design.cleaned.mlir:23:10
  assign _GEN_4 = _GEN_2[1];	// design.cleaned.mlir:23:10, :52:11
  assign _GEN_3 = _GEN_2[0];	// design.cleaned.mlir:24:10, :52:11
  wire       N7 = cord_i[1:0] != 2'h3;	// design.cleaned.mlir:10:15, :25:10, :26:10
  wire [3:0] _GEN_5 = {2'h0, cord_i[1:0]};	// design.cleaned.mlir:12:14, :25:10, :33:11
  wire [3:0] _GEN_6 = _GEN_5 + {cord_i[4:2] - 3'h1, 1'h0};	// design.cleaned.mlir:14:14, :27:11, :32:11, :33:11, :34:11, :35:11
  wire [5:0] _GEN_7 = {1'h0, _GEN_6, 1'h0};	// design.cleaned.mlir:14:14, :35:11, :36:11
  wire [3:0] _GEN_8 = _GEN_5 + 4'h4;	// design.cleaned.mlir:7:14, :33:11, :38:11
  wire [3:0] _GEN_9 = {1'h0, cord_i[4:2]};	// design.cleaned.mlir:14:14, :27:11, :41:11
  wire [3:0] _GEN_10 = _GEN_9 - 4'h1;	// design.cleaned.mlir:41:11, :42:11
  assign _GEN_2 =
    cord_in_cc_li
      ? _GEN_6
      : _GEN_0 ? _GEN_8 : _GEN ? _GEN_9 + 4'h3 : ~N12 ? _GEN_8 : 4'h0;	// design.cleaned.mlir:4:14, :16:14, :35:11, :38:11, :41:11, :44:11, :49:11, :50:11, :51:11, :52:11, :60:11, :68:11, :69:11, :71:11, :73:11
  assign _GEN_1 = _GEN_2[3:2];	// design.cleaned.mlir:52:11, :53:11
  wire [5:0] _GEN_11 = {1'h0, {3'h0, cord_i[1:0]} + 5'h8};	// design.cleaned.mlir:6:14, :11:14, :14:14, :25:10, :39:11, :40:11, :55:11
  assign cord_in_cc_li = N7 & N67 & ~(cord_i[4]);	// design.cleaned.mlir:26:10, :28:11, :29:11, :60:11, :62:11
  assign N67 = N69 | cord_i[2];	// design.cleaned.mlir:61:11, :62:11, :64:11
  assign N69 = cord_i[4] | cord_i[3];	// design.cleaned.mlir:28:11, :63:11, :64:11
  wire       cord_in_mc_li = N7 & cord_i[4];	// design.cleaned.mlir:26:10, :30:11, :65:11
  wire       cord_in_ac_li = (&(cord_i[1:0])) & N70 & ~(cord_i[4]);	// design.cleaned.mlir:25:10, :28:11, :29:11, :31:11, :66:11, :67:11
  assign N70 = N69 | cord_i[2];	// design.cleaned.mlir:61:11, :64:11, :67:11
  assign N12 = cord_in_ac_li | cord_in_mc_li | cord_in_cc_li;	// design.cleaned.mlir:60:11, :65:11, :66:11, :68:11
  assign _GEN_0 = cord_in_mc_li & ~cord_in_cc_li;	// design.cleaned.mlir:60:11, :65:11, :70:11, :71:11
  assign _GEN = cord_in_ac_li & ~cord_in_cc_li & ~cord_in_mc_li;	// design.cleaned.mlir:60:11, :65:11, :66:11, :70:11, :72:11, :73:11
  assign core_id_o = _GEN_2[1:0];	// design.cleaned.mlir:52:11, :54:11, :74:5
  assign cce_id_o = {_GEN_1, 2'h0} | {2'h0, {_GEN_4, 1'h0} | {1'h0, _GEN_3}};	// design.cleaned.mlir:12:14, :14:14, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :53:11, :74:5
  assign lce_id0_o =
    cord_in_cc_li
      ? _GEN_7
      : _GEN_0
          ? _GEN_11
          : _GEN ? {{3{_GEN_10[3]}}, _GEN_10[2:0]} + 6'h8 : ~N12 ? _GEN_11 : 6'h0;	// design.cleaned.mlir:3:14, :13:14, :36:11, :42:11, :43:11, :45:11, :46:11, :47:11, :48:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :68:11, :69:11, :71:11, :73:11, :74:5
  assign lce_id1_o = _GEN_7 + 6'h1;	// design.cleaned.mlir:8:14, :36:11, :37:11, :74:5
endmodule

