Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Class/5/computer_design/FPGA/alu/test_isim_beh.exe -prj E:/Class/5/computer_design/FPGA/alu/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Class/5/computer_design/FPGA/alu/alu.vhd" into library work
Parsing VHDL file "E:/Class/5/computer_design/FPGA/alu/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable E:/Class/5/computer_design/FPGA/alu/test_isim_beh.exe
Fuse Memory Usage: 36624 KB
Fuse CPU Usage: 577 ms
