

================================================================
== Vitis HLS Report for 'nms'
================================================================
* Date:           Wed Jan  3 21:16:11 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        test.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.740 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262919|   262919| 0.657 ms | 0.657 ms |  262919|  262919|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |      768|      768|        17|         16|          1|      48|    yes   |
        |- Loop 2  |   262147|   262147|         5|          1|          1|  262144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 2
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 5, States = { 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 20 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buf_0 = alloca i64" [../src/gsnh.cpp:188]   --->   Operation 26 'alloca' 'line_buf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca i64" [../src/gsnh.cpp:188]   --->   Operation 27 'alloca' 'line_buf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%br_ln188 = br void %loadstoreloop" [../src/gsnh.cpp:188]   --->   Operation 28 'br' 'br_ln188' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = phi i6, void, i6 %empty_107, void %loadstoreloop.split"   --->   Operation 29 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%exitcond838 = icmp_eq  i6 %empty, i6"   --->   Operation 30 'icmp' 'exitcond838' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.43ns)   --->   "%empty_107 = add i6 %empty, i6"   --->   Operation 32 'add' 'empty_107' <Predicate = true> <Delay = 0.43> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond838, void %loadstoreloop.split, void %split.preheader.preheader"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_108 = trunc i6 %empty"   --->   Operation 34 'trunc' 'empty_108' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty, i32, i32"   --->   Operation 35 'partselect' 'tmp_7' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_7, i3"   --->   Operation 36 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_109 = or i5 %tmp_8, i5"   --->   Operation 37 'or' 'empty_109' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.63ns)   --->   "%empty_110 = icmp_ugt  i5 %tmp_8, i5 %empty_109"   --->   Operation 38 'icmp' 'empty_110' <Predicate = (!exitcond838)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node empty_113)   --->   "%empty_111 = select i1 %empty_110, i5 %tmp_8, i5 %empty_109"   --->   Operation 39 'select' 'empty_111' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_112 = select i1 %empty_110, i5 %empty_109, i5 %tmp_8"   --->   Operation 40 'select' 'empty_112' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.34ns) (out node of the LUT)   --->   "%empty_113 = sub i5, i5 %empty_111"   --->   Operation 41 'sub' 'empty_113' <Predicate = (!exitcond838)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_114 = zext i5 %empty_112"   --->   Operation 42 'zext' 'empty_114' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_115 = zext i5 %empty_113"   --->   Operation 43 'zext' 'empty_115' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_116 = select i1 %empty_110, i24, i24"   --->   Operation 44 'select' 'empty_116' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_117 = shl i24, i24 %empty_114"   --->   Operation 45 'shl' 'empty_117' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%empty_118 = lshr i24, i24 %empty_115"   --->   Operation 46 'lshr' 'empty_118' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_119)   --->   "%p_demorgan = and i24 %empty_117, i24 %empty_118"   --->   Operation 47 'and' 'p_demorgan' <Predicate = (!exitcond838)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns) (out node of the LUT)   --->   "%empty_119 = and i24 %empty_116, i24 %p_demorgan"   --->   Operation 48 'and' 'empty_119' <Predicate = (!exitcond838)> <Delay = 0.59> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_108, i5"   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast4 = zext i9 %tmp_s"   --->   Operation 50 'zext' 'p_cast4' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr i24 %line_buf_0, i64, i64 %p_cast4"   --->   Operation 51 'getelementptr' 'line_buf_0_addr' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_120 = zext i2 %tmp_7"   --->   Operation 52 'zext' 'empty_120' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.48ns)   --->   "%mask = shl i3, i3 %empty_120"   --->   Operation 53 'shl' 'mask' <Predicate = (!exitcond838)> <Delay = 0.48> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr, i24 %empty_119, i3 %mask"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr i24 %line_buf_1, i64, i64 %p_cast4"   --->   Operation 55 'getelementptr' 'line_buf_1_addr' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr, i24 %empty_119, i3 %mask"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_121 = or i9 %tmp_s, i9"   --->   Operation 57 'or' 'empty_121' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_cast7 = zext i9 %empty_121"   --->   Operation 58 'zext' 'p_cast7' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr i24 %line_buf_0, i64, i64 %p_cast7"   --->   Operation 59 'getelementptr' 'line_buf_0_addr_1' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_1, i24 %empty_119, i3 %mask"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr i24 %line_buf_1, i64, i64 %p_cast7"   --->   Operation 61 'getelementptr' 'line_buf_1_addr_1' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_1, i24 %empty_119, i3 %mask"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_122 = or i9 %tmp_s, i9"   --->   Operation 63 'or' 'empty_122' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast8 = zext i9 %empty_122"   --->   Operation 64 'zext' 'p_cast8' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%line_buf_0_addr_2 = getelementptr i24 %line_buf_0, i64, i64 %p_cast8"   --->   Operation 65 'getelementptr' 'line_buf_0_addr_2' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_2, i24 %empty_119, i3 %mask"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%line_buf_1_addr_2 = getelementptr i24 %line_buf_1, i64, i64 %p_cast8"   --->   Operation 67 'getelementptr' 'line_buf_1_addr_2' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_2, i24 %empty_119, i3 %mask"   --->   Operation 68 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_123 = or i9 %tmp_s, i9"   --->   Operation 69 'or' 'empty_123' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast9 = zext i9 %empty_123"   --->   Operation 70 'zext' 'p_cast9' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%line_buf_0_addr_3 = getelementptr i24 %line_buf_0, i64, i64 %p_cast9"   --->   Operation 71 'getelementptr' 'line_buf_0_addr_3' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_3, i24 %empty_119, i3 %mask"   --->   Operation 72 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%line_buf_1_addr_3 = getelementptr i24 %line_buf_1, i64, i64 %p_cast9"   --->   Operation 73 'getelementptr' 'line_buf_1_addr_3' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_3, i24 %empty_119, i3 %mask"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_124 = or i9 %tmp_s, i9"   --->   Operation 75 'or' 'empty_124' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast10 = zext i9 %empty_124"   --->   Operation 76 'zext' 'p_cast10' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%line_buf_0_addr_4 = getelementptr i24 %line_buf_0, i64, i64 %p_cast10"   --->   Operation 77 'getelementptr' 'line_buf_0_addr_4' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_4, i24 %empty_119, i3 %mask"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%line_buf_1_addr_4 = getelementptr i24 %line_buf_1, i64, i64 %p_cast10"   --->   Operation 79 'getelementptr' 'line_buf_1_addr_4' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_4, i24 %empty_119, i3 %mask"   --->   Operation 80 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_125 = or i9 %tmp_s, i9"   --->   Operation 81 'or' 'empty_125' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast11 = zext i9 %empty_125"   --->   Operation 82 'zext' 'p_cast11' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%line_buf_0_addr_5 = getelementptr i24 %line_buf_0, i64, i64 %p_cast11"   --->   Operation 83 'getelementptr' 'line_buf_0_addr_5' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_5, i24 %empty_119, i3 %mask"   --->   Operation 84 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%line_buf_1_addr_5 = getelementptr i24 %line_buf_1, i64, i64 %p_cast11"   --->   Operation 85 'getelementptr' 'line_buf_1_addr_5' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_5, i24 %empty_119, i3 %mask"   --->   Operation 86 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_126 = or i9 %tmp_s, i9"   --->   Operation 87 'or' 'empty_126' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast12 = zext i9 %empty_126"   --->   Operation 88 'zext' 'p_cast12' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%line_buf_0_addr_6 = getelementptr i24 %line_buf_0, i64, i64 %p_cast12"   --->   Operation 89 'getelementptr' 'line_buf_0_addr_6' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_6, i24 %empty_119, i3 %mask"   --->   Operation 90 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%line_buf_1_addr_6 = getelementptr i24 %line_buf_1, i64, i64 %p_cast12"   --->   Operation 91 'getelementptr' 'line_buf_1_addr_6' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_6, i24 %empty_119, i3 %mask"   --->   Operation 92 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_127 = or i9 %tmp_s, i9"   --->   Operation 93 'or' 'empty_127' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast13 = zext i9 %empty_127"   --->   Operation 94 'zext' 'p_cast13' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%line_buf_0_addr_7 = getelementptr i24 %line_buf_0, i64, i64 %p_cast13"   --->   Operation 95 'getelementptr' 'line_buf_0_addr_7' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_7, i24 %empty_119, i3 %mask"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%line_buf_1_addr_7 = getelementptr i24 %line_buf_1, i64, i64 %p_cast13"   --->   Operation 97 'getelementptr' 'line_buf_1_addr_7' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_7, i24 %empty_119, i3 %mask"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_128 = or i9 %tmp_s, i9"   --->   Operation 99 'or' 'empty_128' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast14 = zext i9 %empty_128"   --->   Operation 100 'zext' 'p_cast14' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%line_buf_0_addr_8 = getelementptr i24 %line_buf_0, i64, i64 %p_cast14"   --->   Operation 101 'getelementptr' 'line_buf_0_addr_8' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_8, i24 %empty_119, i3 %mask"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%line_buf_1_addr_8 = getelementptr i24 %line_buf_1, i64, i64 %p_cast14"   --->   Operation 103 'getelementptr' 'line_buf_1_addr_8' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_8, i24 %empty_119, i3 %mask"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_129 = or i9 %tmp_s, i9"   --->   Operation 105 'or' 'empty_129' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast15 = zext i9 %empty_129"   --->   Operation 106 'zext' 'p_cast15' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%line_buf_0_addr_9 = getelementptr i24 %line_buf_0, i64, i64 %p_cast15"   --->   Operation 107 'getelementptr' 'line_buf_0_addr_9' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_9, i24 %empty_119, i3 %mask"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%line_buf_1_addr_9 = getelementptr i24 %line_buf_1, i64, i64 %p_cast15"   --->   Operation 109 'getelementptr' 'line_buf_1_addr_9' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_9, i24 %empty_119, i3 %mask"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_130 = or i9 %tmp_s, i9"   --->   Operation 111 'or' 'empty_130' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast16 = zext i9 %empty_130"   --->   Operation 112 'zext' 'p_cast16' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%line_buf_0_addr_10 = getelementptr i24 %line_buf_0, i64, i64 %p_cast16"   --->   Operation 113 'getelementptr' 'line_buf_0_addr_10' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_10, i24 %empty_119, i3 %mask"   --->   Operation 114 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%line_buf_1_addr_10 = getelementptr i24 %line_buf_1, i64, i64 %p_cast16"   --->   Operation 115 'getelementptr' 'line_buf_1_addr_10' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_10, i24 %empty_119, i3 %mask"   --->   Operation 116 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_131 = or i9 %tmp_s, i9"   --->   Operation 117 'or' 'empty_131' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast17 = zext i9 %empty_131"   --->   Operation 118 'zext' 'p_cast17' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%line_buf_0_addr_11 = getelementptr i24 %line_buf_0, i64, i64 %p_cast17"   --->   Operation 119 'getelementptr' 'line_buf_0_addr_11' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_11, i24 %empty_119, i3 %mask"   --->   Operation 120 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%line_buf_1_addr_11 = getelementptr i24 %line_buf_1, i64, i64 %p_cast17"   --->   Operation 121 'getelementptr' 'line_buf_1_addr_11' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_11, i24 %empty_119, i3 %mask"   --->   Operation 122 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%empty_132 = or i9 %tmp_s, i9"   --->   Operation 123 'or' 'empty_132' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast18 = zext i9 %empty_132"   --->   Operation 124 'zext' 'p_cast18' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%line_buf_0_addr_12 = getelementptr i24 %line_buf_0, i64, i64 %p_cast18"   --->   Operation 125 'getelementptr' 'line_buf_0_addr_12' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_12, i24 %empty_119, i3 %mask"   --->   Operation 126 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%line_buf_1_addr_12 = getelementptr i24 %line_buf_1, i64, i64 %p_cast18"   --->   Operation 127 'getelementptr' 'line_buf_1_addr_12' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_12, i24 %empty_119, i3 %mask"   --->   Operation 128 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_133 = or i9 %tmp_s, i9"   --->   Operation 129 'or' 'empty_133' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast19 = zext i9 %empty_133"   --->   Operation 130 'zext' 'p_cast19' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%line_buf_0_addr_13 = getelementptr i24 %line_buf_0, i64, i64 %p_cast19"   --->   Operation 131 'getelementptr' 'line_buf_0_addr_13' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_13, i24 %empty_119, i3 %mask"   --->   Operation 132 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%line_buf_1_addr_13 = getelementptr i24 %line_buf_1, i64, i64 %p_cast19"   --->   Operation 133 'getelementptr' 'line_buf_1_addr_13' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_13, i24 %empty_119, i3 %mask"   --->   Operation 134 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%empty_134 = or i9 %tmp_s, i9"   --->   Operation 135 'or' 'empty_134' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast20 = zext i9 %empty_134"   --->   Operation 136 'zext' 'p_cast20' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%line_buf_0_addr_14 = getelementptr i24 %line_buf_0, i64, i64 %p_cast20"   --->   Operation 137 'getelementptr' 'line_buf_0_addr_14' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_14, i24 %empty_119, i3 %mask"   --->   Operation 138 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%line_buf_1_addr_14 = getelementptr i24 %line_buf_1, i64, i64 %p_cast20"   --->   Operation 139 'getelementptr' 'line_buf_1_addr_14' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_14, i24 %empty_119, i3 %mask"   --->   Operation 140 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_135 = or i9 %tmp_s, i9"   --->   Operation 141 'or' 'empty_135' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%p_cast21 = zext i9 %empty_135"   --->   Operation 142 'zext' 'p_cast21' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%line_buf_0_addr_15 = getelementptr i24 %line_buf_0, i64, i64 %p_cast21"   --->   Operation 143 'getelementptr' 'line_buf_0_addr_15' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_15, i24 %empty_119, i3 %mask"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%line_buf_1_addr_15 = getelementptr i24 %line_buf_1, i64, i64 %p_cast21"   --->   Operation 145 'getelementptr' 'line_buf_1_addr_15' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_15, i24 %empty_119, i3 %mask"   --->   Operation 146 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%empty_136 = or i9 %tmp_s, i9"   --->   Operation 147 'or' 'empty_136' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%p_cast22 = zext i9 %empty_136"   --->   Operation 148 'zext' 'p_cast22' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%line_buf_0_addr_16 = getelementptr i24 %line_buf_0, i64, i64 %p_cast22"   --->   Operation 149 'getelementptr' 'line_buf_0_addr_16' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_16, i24 %empty_119, i3 %mask"   --->   Operation 150 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%line_buf_1_addr_16 = getelementptr i24 %line_buf_1, i64, i64 %p_cast22"   --->   Operation 151 'getelementptr' 'line_buf_1_addr_16' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_16, i24 %empty_119, i3 %mask"   --->   Operation 152 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_137 = or i9 %tmp_s, i9"   --->   Operation 153 'or' 'empty_137' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast23 = zext i9 %empty_137"   --->   Operation 154 'zext' 'p_cast23' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%line_buf_0_addr_17 = getelementptr i24 %line_buf_0, i64, i64 %p_cast23"   --->   Operation 155 'getelementptr' 'line_buf_0_addr_17' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_17, i24 %empty_119, i3 %mask"   --->   Operation 156 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%line_buf_1_addr_17 = getelementptr i24 %line_buf_1, i64, i64 %p_cast23"   --->   Operation 157 'getelementptr' 'line_buf_1_addr_17' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_17, i24 %empty_119, i3 %mask"   --->   Operation 158 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%empty_138 = or i9 %tmp_s, i9"   --->   Operation 159 'or' 'empty_138' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast24 = zext i9 %empty_138"   --->   Operation 160 'zext' 'p_cast24' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%line_buf_0_addr_18 = getelementptr i24 %line_buf_0, i64, i64 %p_cast24"   --->   Operation 161 'getelementptr' 'line_buf_0_addr_18' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_18, i24 %empty_119, i3 %mask"   --->   Operation 162 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%line_buf_1_addr_18 = getelementptr i24 %line_buf_1, i64, i64 %p_cast24"   --->   Operation 163 'getelementptr' 'line_buf_1_addr_18' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_18, i24 %empty_119, i3 %mask"   --->   Operation 164 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%empty_139 = or i9 %tmp_s, i9"   --->   Operation 165 'or' 'empty_139' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast25 = zext i9 %empty_139"   --->   Operation 166 'zext' 'p_cast25' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%line_buf_0_addr_19 = getelementptr i24 %line_buf_0, i64, i64 %p_cast25"   --->   Operation 167 'getelementptr' 'line_buf_0_addr_19' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_19, i24 %empty_119, i3 %mask"   --->   Operation 168 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%line_buf_1_addr_19 = getelementptr i24 %line_buf_1, i64, i64 %p_cast25"   --->   Operation 169 'getelementptr' 'line_buf_1_addr_19' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_19, i24 %empty_119, i3 %mask"   --->   Operation 170 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%empty_140 = or i9 %tmp_s, i9"   --->   Operation 171 'or' 'empty_140' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast26 = zext i9 %empty_140"   --->   Operation 172 'zext' 'p_cast26' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%line_buf_0_addr_20 = getelementptr i24 %line_buf_0, i64, i64 %p_cast26"   --->   Operation 173 'getelementptr' 'line_buf_0_addr_20' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_20, i24 %empty_119, i3 %mask"   --->   Operation 174 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%line_buf_1_addr_20 = getelementptr i24 %line_buf_1, i64, i64 %p_cast26"   --->   Operation 175 'getelementptr' 'line_buf_1_addr_20' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_20, i24 %empty_119, i3 %mask"   --->   Operation 176 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%empty_141 = or i9 %tmp_s, i9"   --->   Operation 177 'or' 'empty_141' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %empty_141"   --->   Operation 178 'zext' 'p_cast27' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%line_buf_0_addr_21 = getelementptr i24 %line_buf_0, i64, i64 %p_cast27"   --->   Operation 179 'getelementptr' 'line_buf_0_addr_21' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_21, i24 %empty_119, i3 %mask"   --->   Operation 180 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%line_buf_1_addr_21 = getelementptr i24 %line_buf_1, i64, i64 %p_cast27"   --->   Operation 181 'getelementptr' 'line_buf_1_addr_21' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_21, i24 %empty_119, i3 %mask"   --->   Operation 182 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%empty_142 = or i9 %tmp_s, i9"   --->   Operation 183 'or' 'empty_142' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast28 = zext i9 %empty_142"   --->   Operation 184 'zext' 'p_cast28' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%line_buf_0_addr_22 = getelementptr i24 %line_buf_0, i64, i64 %p_cast28"   --->   Operation 185 'getelementptr' 'line_buf_0_addr_22' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_22, i24 %empty_119, i3 %mask"   --->   Operation 186 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%line_buf_1_addr_22 = getelementptr i24 %line_buf_1, i64, i64 %p_cast28"   --->   Operation 187 'getelementptr' 'line_buf_1_addr_22' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_22, i24 %empty_119, i3 %mask"   --->   Operation 188 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%empty_143 = or i9 %tmp_s, i9"   --->   Operation 189 'or' 'empty_143' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast29 = zext i9 %empty_143"   --->   Operation 190 'zext' 'p_cast29' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%line_buf_0_addr_23 = getelementptr i24 %line_buf_0, i64, i64 %p_cast29"   --->   Operation 191 'getelementptr' 'line_buf_0_addr_23' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_23, i24 %empty_119, i3 %mask"   --->   Operation 192 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%line_buf_1_addr_23 = getelementptr i24 %line_buf_1, i64, i64 %p_cast29"   --->   Operation 193 'getelementptr' 'line_buf_1_addr_23' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_23, i24 %empty_119, i3 %mask"   --->   Operation 194 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%empty_144 = or i9 %tmp_s, i9"   --->   Operation 195 'or' 'empty_144' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_144"   --->   Operation 196 'zext' 'p_cast30' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%line_buf_0_addr_24 = getelementptr i24 %line_buf_0, i64, i64 %p_cast30"   --->   Operation 197 'getelementptr' 'line_buf_0_addr_24' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_24, i24 %empty_119, i3 %mask"   --->   Operation 198 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%line_buf_1_addr_24 = getelementptr i24 %line_buf_1, i64, i64 %p_cast30"   --->   Operation 199 'getelementptr' 'line_buf_1_addr_24' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_24, i24 %empty_119, i3 %mask"   --->   Operation 200 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%empty_145 = or i9 %tmp_s, i9"   --->   Operation 201 'or' 'empty_145' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%p_cast31 = zext i9 %empty_145"   --->   Operation 202 'zext' 'p_cast31' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%line_buf_0_addr_25 = getelementptr i24 %line_buf_0, i64, i64 %p_cast31"   --->   Operation 203 'getelementptr' 'line_buf_0_addr_25' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_25, i24 %empty_119, i3 %mask"   --->   Operation 204 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%line_buf_1_addr_25 = getelementptr i24 %line_buf_1, i64, i64 %p_cast31"   --->   Operation 205 'getelementptr' 'line_buf_1_addr_25' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_25, i24 %empty_119, i3 %mask"   --->   Operation 206 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 16 <SV = 15> <Delay = 1.15>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%empty_146 = or i9 %tmp_s, i9"   --->   Operation 207 'or' 'empty_146' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%p_cast32 = zext i9 %empty_146"   --->   Operation 208 'zext' 'p_cast32' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%line_buf_0_addr_26 = getelementptr i24 %line_buf_0, i64, i64 %p_cast32"   --->   Operation 209 'getelementptr' 'line_buf_0_addr_26' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_26, i24 %empty_119, i3 %mask"   --->   Operation 210 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%line_buf_1_addr_26 = getelementptr i24 %line_buf_1, i64, i64 %p_cast32"   --->   Operation 211 'getelementptr' 'line_buf_1_addr_26' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_26, i24 %empty_119, i3 %mask"   --->   Operation 212 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%empty_147 = or i9 %tmp_s, i9"   --->   Operation 213 'or' 'empty_147' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast33 = zext i9 %empty_147"   --->   Operation 214 'zext' 'p_cast33' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%line_buf_0_addr_27 = getelementptr i24 %line_buf_0, i64, i64 %p_cast33"   --->   Operation 215 'getelementptr' 'line_buf_0_addr_27' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_27, i24 %empty_119, i3 %mask"   --->   Operation 216 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%line_buf_1_addr_27 = getelementptr i24 %line_buf_1, i64, i64 %p_cast33"   --->   Operation 217 'getelementptr' 'line_buf_1_addr_27' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_27, i24 %empty_119, i3 %mask"   --->   Operation 218 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 17 <SV = 16> <Delay = 1.15>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%empty_148 = or i9 %tmp_s, i9"   --->   Operation 219 'or' 'empty_148' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast34 = zext i9 %empty_148"   --->   Operation 220 'zext' 'p_cast34' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%line_buf_0_addr_28 = getelementptr i24 %line_buf_0, i64, i64 %p_cast34"   --->   Operation 221 'getelementptr' 'line_buf_0_addr_28' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_28, i24 %empty_119, i3 %mask"   --->   Operation 222 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%line_buf_1_addr_28 = getelementptr i24 %line_buf_1, i64, i64 %p_cast34"   --->   Operation 223 'getelementptr' 'line_buf_1_addr_28' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_28, i24 %empty_119, i3 %mask"   --->   Operation 224 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%empty_149 = or i9 %tmp_s, i9"   --->   Operation 225 'or' 'empty_149' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast35 = zext i9 %empty_149"   --->   Operation 226 'zext' 'p_cast35' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%line_buf_0_addr_29 = getelementptr i24 %line_buf_0, i64, i64 %p_cast35"   --->   Operation 227 'getelementptr' 'line_buf_0_addr_29' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_29, i24 %empty_119, i3 %mask"   --->   Operation 228 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%line_buf_1_addr_29 = getelementptr i24 %line_buf_1, i64, i64 %p_cast35"   --->   Operation 229 'getelementptr' 'line_buf_1_addr_29' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_29, i24 %empty_119, i3 %mask"   --->   Operation 230 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 232 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 233 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 234 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 235 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 236 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 237 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 238 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 239 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 240 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 241 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 242 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 243 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 244 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 245 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 246 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 247 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 248 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 249 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 250 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 251 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 252 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 253 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 254 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 255 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 256 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 257 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 258 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 259 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 260 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 261 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 262 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 263 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 264 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 265 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 266 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 267 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 268 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 269 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 270 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 271 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 272 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 273 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 274 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 275 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 276 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 277 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 278 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 279 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 280 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 281 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 282 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 283 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 284 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 285 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 286 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 287 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 288 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 289 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 290 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 291 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%empty_150 = or i9 %tmp_s, i9"   --->   Operation 292 'or' 'empty_150' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%p_cast36 = zext i9 %empty_150"   --->   Operation 293 'zext' 'p_cast36' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%line_buf_0_addr_30 = getelementptr i24 %line_buf_0, i64, i64 %p_cast36"   --->   Operation 294 'getelementptr' 'line_buf_0_addr_30' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 295 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_30, i24 %empty_119, i3 %mask"   --->   Operation 296 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%line_buf_1_addr_30 = getelementptr i24 %line_buf_1, i64, i64 %p_cast36"   --->   Operation 297 'getelementptr' 'line_buf_1_addr_30' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 298 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_30, i24 %empty_119, i3 %mask"   --->   Operation 299 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%empty_151 = or i9 %tmp_s, i9"   --->   Operation 300 'or' 'empty_151' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%p_cast37 = zext i9 %empty_151"   --->   Operation 301 'zext' 'p_cast37' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%line_buf_0_addr_31 = getelementptr i24 %line_buf_0, i64, i64 %p_cast37"   --->   Operation 302 'getelementptr' 'line_buf_0_addr_31' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0"   --->   Operation 303 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_31, i24 %empty_119, i3 %mask"   --->   Operation 304 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%line_buf_1_addr_31 = getelementptr i24 %line_buf_1, i64, i64 %p_cast37"   --->   Operation 305 'getelementptr' 'line_buf_1_addr_31' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1"   --->   Operation 306 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_31, i24 %empty_119, i3 %mask"   --->   Operation 307 'store' 'store_ln0' <Predicate = (!exitcond838)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loadstoreloop"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!exitcond838)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.60>
ST_19 : Operation 309 [1/1] (0.60ns)   --->   "%br_ln195 = br void %split.preheader" [../src/gsnh.cpp:195]   --->   Operation 309 'br' 'br_ln195' <Predicate = true> <Delay = 0.60>

State 20 <SV = 3> <Delay = 1.45>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 %add_ln195, void %._crit_edge, i19, void %split.preheader.preheader" [../src/gsnh.cpp:195]   --->   Operation 310 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%yi = phi i10 %select_ln195_1, void %._crit_edge, i10, void %split.preheader.preheader" [../src/gsnh.cpp:195]   --->   Operation 311 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%xi = phi i10 %add_ln196, void %._crit_edge, i10, void %split.preheader.preheader" [../src/gsnh.cpp:196]   --->   Operation 312 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32" [../src/gsnh.cpp:195]   --->   Operation 313 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.58ns)   --->   "%icmp = icmp_ne  i8 %tmp, i8" [../src/gsnh.cpp:195]   --->   Operation 314 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.60ns)   --->   "%cmp100 = icmp_ult  i10 %yi, i10" [../src/gsnh.cpp:195]   --->   Operation 315 'icmp' 'cmp100' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.12ns)   --->   "%and_ln254_1 = and i1 %icmp, i1 %cmp100" [../src/gsnh.cpp:254]   --->   Operation 316 'and' 'and_ln254_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln195 = icmp_eq  i19 %indvar_flatten, i19" [../src/gsnh.cpp:195]   --->   Operation 317 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.56ns)   --->   "%add_ln195 = add i19 %indvar_flatten, i19" [../src/gsnh.cpp:195]   --->   Operation 318 'add' 'add_ln195' <Predicate = true> <Delay = 0.56> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.60ns)   --->   "%icmp_ln196 = icmp_eq  i10 %xi, i10" [../src/gsnh.cpp:196]   --->   Operation 319 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.30ns)   --->   "%select_ln195 = select i1 %icmp_ln196, i10, i10 %xi" [../src/gsnh.cpp:195]   --->   Operation 320 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (0.54ns)   --->   "%add_ln195_1 = add i10, i10 %yi" [../src/gsnh.cpp:195]   --->   Operation 321 'add' 'add_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (0.30ns)   --->   "%select_ln195_1 = select i1 %icmp_ln196, i10 %add_ln195_1, i10 %yi" [../src/gsnh.cpp:195]   --->   Operation 322 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i10 %select_ln195_1" [../src/gsnh.cpp:195]   --->   Operation 323 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln195_1, i32, i32" [../src/gsnh.cpp:195]   --->   Operation 324 'partselect' 'tmp_15' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.58ns)   --->   "%icmp265 = icmp_ne  i8 %tmp_15, i8" [../src/gsnh.cpp:195]   --->   Operation 325 'icmp' 'icmp265' <Predicate = (!icmp_ln195)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.60ns)   --->   "%cmp100_mid1 = icmp_ult  i10 %add_ln195_1, i10" [../src/gsnh.cpp:195]   --->   Operation 326 'icmp' 'cmp100_mid1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_2)   --->   "%and_ln254_3 = and i1 %icmp265, i1 %cmp100_mid1" [../src/gsnh.cpp:254]   --->   Operation 327 'and' 'and_ln254_3' <Predicate = (!icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln195_2 = select i1 %icmp_ln196, i1 %and_ln254_3, i1 %and_ln254_1" [../src/gsnh.cpp:195]   --->   Operation 328 'select' 'select_ln195_2' <Predicate = (!icmp_ln195)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.54ns)   --->   "%add_ln196 = add i10 %select_ln195, i10" [../src/gsnh.cpp:196]   --->   Operation 329 'add' 'add_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 4> <Delay = 1.74>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln195, i9" [../src/gsnh.cpp:195]   --->   Operation 330 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %select_ln195" [../src/gsnh.cpp:196]   --->   Operation 331 'zext' 'zext_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %select_ln195" [../src/gsnh.cpp:196]   --->   Operation 332 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%line_buf_0_addr_32 = getelementptr i24 %line_buf_0, i64, i64 %zext_ln196" [../src/gsnh.cpp:206]   --->   Operation 333 'getelementptr' 'line_buf_0_addr_32' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 334 [2/2] (1.15ns)   --->   "%line_buf_0_load = load i9 %line_buf_0_addr_32" [../src/gsnh.cpp:206]   --->   Operation 334 'load' 'line_buf_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%line_buf_1_addr_32 = getelementptr i24 %line_buf_1, i64, i64 %zext_ln196" [../src/gsnh.cpp:206]   --->   Operation 335 'getelementptr' 'line_buf_1_addr_32' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 336 [2/2] (1.15ns)   --->   "%line_buf_1_load = load i9 %line_buf_1_addr_32" [../src/gsnh.cpp:206]   --->   Operation 336 'load' 'line_buf_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 337 [1/1] (0.58ns)   --->   "%add_ln209 = add i18 %p_mid2, i18 %zext_ln196_1" [../src/gsnh.cpp:209]   --->   Operation 337 'add' 'add_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i18 %add_ln209" [../src/gsnh.cpp:209]   --->   Operation 338 'zext' 'zext_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%data_value_addr = getelementptr i8 %data_value, i64, i64 %zext_ln209" [../src/gsnh.cpp:209]   --->   Operation 339 'getelementptr' 'data_value_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%data_grad_addr = getelementptr i8 %data_grad, i64, i64 %zext_ln209" [../src/gsnh.cpp:209]   --->   Operation 340 'getelementptr' 'data_grad_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 341 [2/2] (1.15ns)   --->   "%data_value_load = load i18 %data_value_addr" [../src/gsnh.cpp:209]   --->   Operation 341 'load' 'data_value_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 342 [2/2] (1.15ns)   --->   "%data_grad_load = load i18 %data_grad_addr" [../src/gsnh.cpp:209]   --->   Operation 342 'load' 'data_grad_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln195, i32, i32" [../src/gsnh.cpp:254]   --->   Operation 343 'partselect' 'tmp_17' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.58ns)   --->   "%icmp_ln254 = icmp_ne  i8 %tmp_17, i8" [../src/gsnh.cpp:254]   --->   Operation 344 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.60ns)   --->   "%icmp_ln254_1 = icmp_ult  i10 %select_ln195, i10" [../src/gsnh.cpp:254]   --->   Operation 345 'icmp' 'icmp_ln254_1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 5> <Delay = 1.15>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%window_buf_2_2_0_1 = phi i8 %data_value_load, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:209]   --->   Operation 346 'phi' 'window_buf_2_2_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%window_buf_2_1_0_1 = phi i8 %window_buf_2_2_0_1, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:209]   --->   Operation 347 'phi' 'window_buf_2_1_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%grad_nms = phi i8 %tmp_11, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:206]   --->   Operation 348 'phi' 'grad_nms' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%value_nms = phi i8 %tmp_10, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:206]   --->   Operation 349 'phi' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.00ns)   --->   "%window_buf_1_1_0_1 = phi i8 %value_nms, void %._crit_edge, i8, void %split.preheader.preheader"   --->   Operation 350 'phi' 'window_buf_1_1_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%window_buf_0_2_0_1 = phi i8 %tmp_9, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:206]   --->   Operation 351 'phi' 'window_buf_0_2_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%window_buf_0_1_0_1 = phi i8 %window_buf_0_2_0_1, void %._crit_edge, i8, void %split.preheader.preheader" [../src/gsnh.cpp:206]   --->   Operation 352 'phi' 'window_buf_0_1_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../src/gsnh.cpp:196]   --->   Operation 353 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %split, void" [../src/gsnh.cpp:195]   --->   Operation 354 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 355 [1/2] (1.15ns)   --->   "%line_buf_0_load = load i9 %line_buf_0_addr_32" [../src/gsnh.cpp:206]   --->   Operation 355 'load' 'line_buf_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_0_load, i32, i32" [../src/gsnh.cpp:206]   --->   Operation 356 'partselect' 'tmp_9' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_22 : Operation 357 [1/2] (1.15ns)   --->   "%line_buf_1_load = load i9 %line_buf_1_addr_32" [../src/gsnh.cpp:206]   --->   Operation 357 'load' 'line_buf_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_0_load, i32, i32" [../src/gsnh.cpp:206]   --->   Operation 358 'partselect' 'tmp_10' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_1_load, i32, i32" [../src/gsnh.cpp:206]   --->   Operation 359 'partselect' 'tmp_11' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_22 : Operation 360 [1/2] (1.15ns)   --->   "%data_value_load = load i18 %data_value_addr" [../src/gsnh.cpp:209]   --->   Operation 360 'load' 'data_value_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_22 : Operation 361 [1/2] (1.15ns)   --->   "%data_grad_load = load i18 %data_grad_addr" [../src/gsnh.cpp:209]   --->   Operation 361 'load' 'data_grad_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_0_load, i32, i32" [../src/gsnh.cpp:209]   --->   Operation 362 'partselect' 'tmp_12' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_1_load, i32, i32" [../src/gsnh.cpp:209]   --->   Operation 363 'partselect' 'tmp_14' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.65ns)   --->   "%switch_ln225 = switch i8 %grad_nms, void %._crit_edge, i8, void, i8, void, i8, void, i8, void" [../src/gsnh.cpp:225]   --->   Operation 364 'switch' 'switch_ln225' <Predicate = (!icmp_ln195)> <Delay = 0.65>
ST_22 : Operation 365 [1/1] (0.58ns)   --->   "%icmp_ln247 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1_0_1" [../src/gsnh.cpp:247]   --->   Operation 365 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.58ns)   --->   "%icmp_ln241 = icmp_ult  i8 %value_nms, i8 %window_buf_2_2_0_1" [../src/gsnh.cpp:241]   --->   Operation 366 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (0.58ns)   --->   "%icmp_ln233 = icmp_ult  i8 %value_nms, i8 %window_buf_0_1_0_1" [../src/gsnh.cpp:233]   --->   Operation 367 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.58ns)   --->   "%icmp_ln226 = icmp_ult  i8 %value_nms, i8 %window_buf_1_1_0_1" [../src/gsnh.cpp:226]   --->   Operation 368 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 6> <Delay = 1.15>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%empty_152 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 369 'speclooptripcount' 'empty_152' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../src/gsnh.cpp:196]   --->   Operation 370 'specpipeline' 'specpipeline_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %data_value_load, i16 %tmp_12" [../src/gsnh.cpp:209]   --->   Operation 371 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (1.15ns)   --->   "%store_ln209 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_32, i24 %tmp_13, i3, i24 %line_buf_0_load" [../src/gsnh.cpp:209]   --->   Operation 372 'store' 'store_ln209' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %data_grad_load, i16 %tmp_14" [../src/gsnh.cpp:209]   --->   Operation 373 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (1.15ns)   --->   "%store_ln209 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_32, i24 %tmp_16, i3, i24 %line_buf_1_load" [../src/gsnh.cpp:209]   --->   Operation 374 'store' 'store_ln209' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_23 : Operation 375 [1/1] (0.58ns)   --->   "%icmp_ln248 = icmp_ult  i8 %value_nms, i8 %tmp_9" [../src/gsnh.cpp:248]   --->   Operation 375 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %icmp_ln247, i1 %icmp_ln248" [../src/gsnh.cpp:247]   --->   Operation 376 'or' 'or_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %or_ln247, i8, i8 %value_nms" [../src/gsnh.cpp:247]   --->   Operation 377 'select' 'select_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (0.64ns)   --->   "%br_ln247 = br void %._crit_edge" [../src/gsnh.cpp:247]   --->   Operation 378 'br' 'br_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.64>
ST_23 : Operation 379 [1/1] (0.58ns)   --->   "%icmp_ln240 = icmp_ult  i8 %value_nms, i8 %tmp_9" [../src/gsnh.cpp:240]   --->   Operation 379 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln240)   --->   "%or_ln240 = or i1 %icmp_ln240, i1 %icmp_ln241" [../src/gsnh.cpp:240]   --->   Operation 380 'or' 'or_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln240 = select i1 %or_ln240, i8, i8 %value_nms" [../src/gsnh.cpp:240]   --->   Operation 381 'select' 'select_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 382 [1/1] (0.64ns)   --->   "%br_ln240 = br void %._crit_edge" [../src/gsnh.cpp:240]   --->   Operation 382 'br' 'br_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.64>
ST_23 : Operation 383 [1/1] (0.58ns)   --->   "%icmp_ln234 = icmp_ult  i8 %value_nms, i8 %data_value_load" [../src/gsnh.cpp:234]   --->   Operation 383 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln233)   --->   "%or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln234" [../src/gsnh.cpp:233]   --->   Operation 384 'or' 'or_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 385 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln233 = select i1 %or_ln233, i8, i8 %value_nms" [../src/gsnh.cpp:233]   --->   Operation 385 'select' 'select_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 386 [1/1] (0.64ns)   --->   "%br_ln233 = br void %._crit_edge" [../src/gsnh.cpp:233]   --->   Operation 386 'br' 'br_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.64>
ST_23 : Operation 387 [1/1] (0.58ns)   --->   "%icmp_ln227 = icmp_ult  i8 %value_nms, i8 %tmp_10" [../src/gsnh.cpp:227]   --->   Operation 387 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln226 = or i1 %icmp_ln226, i1 %icmp_ln227" [../src/gsnh.cpp:226]   --->   Operation 388 'or' 'or_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 389 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %or_ln226, i8, i8 %value_nms" [../src/gsnh.cpp:226]   --->   Operation 389 'select' 'select_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 390 [1/1] (0.64ns)   --->   "%br_ln226 = br void %._crit_edge" [../src/gsnh.cpp:226]   --->   Operation 390 'br' 'br_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.64>

State 24 <SV = 7> <Delay = 1.46>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%value_nms_1 = phi i8 %value_nms, void %split, i8 %select_ln240, void, i8 %select_ln226, void, i8 %select_ln233, void, i8 %select_ln247, void"   --->   Operation 391 'phi' 'value_nms_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%and_ln254 = and i1 %icmp_ln254, i1 %icmp_ln254_1" [../src/gsnh.cpp:254]   --->   Operation 392 'and' 'and_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%and_ln254_2 = and i1 %select_ln195_2, i1 %and_ln254" [../src/gsnh.cpp:254]   --->   Operation 393 'and' 'and_ln254_2' <Predicate = (!icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln209" [../src/gsnh.cpp:209]   --->   Operation 394 'getelementptr' 'out_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_2 = select i1 %and_ln254_2, i8 %value_nms_1, i8" [../src/gsnh.cpp:254]   --->   Operation 395 'select' 'value_nms_2' <Predicate = (!icmp_ln195)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 396 [1/1] (1.15ns)   --->   "%store_ln256 = store i8 %value_nms_2, i18 %out_addr" [../src/gsnh.cpp:256]   --->   Operation 396 'store' 'store_ln256' <Predicate = (!icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln196 = br void %split.preheader" [../src/gsnh.cpp:196]   --->   Operation 397 'br' 'br_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 25 <SV = 6> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [../src/gsnh.cpp:263]   --->   Operation 398 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_107') [8]  (0.603 ns)

 <State 2>: 1.57ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_107') [8]  (0 ns)
	'icmp' operation ('empty_110') [22]  (0.637 ns)
	'select' operation ('empty_111') [23]  (0 ns)
	'sub' operation ('empty_113') [25]  (0.341 ns)
	'lshr' operation ('empty_118') [30]  (0 ns)
	'and' operation ('p_demorgan') [31]  (0 ns)
	'and' operation ('empty_119') [32]  (0.592 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'shl' operation ('mask') [35]  (0.487 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [36]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_122') [48]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_2') [50]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [52]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_124') [64]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_4') [66]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [68]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_126') [80]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_6') [82]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [84]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_128') [96]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_8') [98]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [100]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_130') [112]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_10') [114]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [116]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_132') [128]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_12') [130]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [132]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_134') [144]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_14') [146]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [148]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_136') [160]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_16') [162]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [164]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_138') [176]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_18') [178]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [180]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_140') [192]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_20') [194]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [196]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_142') [208]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_22') [210]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [212]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_144') [224]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_24') [226]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [228]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_146') [240]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_26') [242]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [244]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_148') [256]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_28') [258]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [260]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_150') [272]  (0 ns)
	'getelementptr' operation ('line_buf_0_addr_30') [274]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [276]  (1.16 ns)

 <State 19>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/gsnh.cpp:195) with incoming values : ('add_ln195', ../src/gsnh.cpp:195) [292]  (0.603 ns)

 <State 20>: 1.45ns
The critical path consists of the following:
	'phi' operation ('xi', ../src/gsnh.cpp:196) with incoming values : ('add_ln196', ../src/gsnh.cpp:196) [301]  (0 ns)
	'icmp' operation ('icmp_ln196', ../src/gsnh.cpp:196) [312]  (0.605 ns)
	'select' operation ('select_ln195', ../src/gsnh.cpp:195) [313]  (0.303 ns)
	'add' operation ('add_ln196', ../src/gsnh.cpp:196) [380]  (0.543 ns)

 <State 21>: 1.74ns
The critical path consists of the following:
	'add' operation ('add_ln209', ../src/gsnh.cpp:209) [333]  (0.582 ns)
	'getelementptr' operation ('data_value_addr', ../src/gsnh.cpp:209) [335]  (0 ns)
	'load' operation ('data_value_load', ../src/gsnh.cpp:209) on array 'data_value' [337]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buf_0_load', ../src/gsnh.cpp:206) on array 'line_buf[0]', ../src/gsnh.cpp:188 [327]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln209', ../src/gsnh.cpp:209) of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 [341]  (1.16 ns)

 <State 24>: 1.46ns
The critical path consists of the following:
	'phi' operation ('value_nms') with incoming values : ('tmp_10', ../src/gsnh.cpp:206) ('select_ln247', ../src/gsnh.cpp:247) ('select_ln240', ../src/gsnh.cpp:240) ('select_ln233', ../src/gsnh.cpp:233) ('select_ln226', ../src/gsnh.cpp:226) [371]  (0 ns)
	'select' operation ('value_nms', ../src/gsnh.cpp:254) [378]  (0.303 ns)
	'store' operation ('store_ln256', ../src/gsnh.cpp:256) of variable 'value_nms', ../src/gsnh.cpp:254 on array 'out_r' [379]  (1.16 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
