Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue May 20 15:18:23 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file lab1_better_wrapper_control_sets_placed.rpt
| Design       : lab1_better_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     3 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           35 |
| Yes          | No                    | No                     |             733 |          227 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                          |                1 |              2 |         2.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | lab1_better_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/E[0]                                                                                                                  | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1                                                                  |                2 |              7 |         3.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_CS_fsm_reg[3]_0                                                                                       |                                                                                                                                                          |                3 |              8 |         2.67 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/E[0]                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                5 |             12 |         2.40 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                          |                3 |             12 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                5 |             12 |         2.40 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/ap_CS_fsm_pp0_stage8                                                                                                               |                                                                                                                                                          |                5 |             12 |         2.40 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                          |                3 |             12 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_CS_fsm_reg[7][0]                                                                                                   |                                                                                                                                                          |                5 |             13 |         2.60 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                4 |             13 |         3.25 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/ap_CS_fsm_pp0_stage4                                                                                                               |                                                                                                                                                          |                4 |             13 |         3.25 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/ap_CS_fsm_pp0_stage7                                                                                                               |                                                                                                                                                          |                7 |             13 |         1.86 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/ap_CS_fsm_reg[3]                                                                                          |                                                                                                                                                          |                3 |             13 |         4.33 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                3 |             14 |         4.67 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                3 |             14 |         4.67 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/aw_hs                                                                                                                 |                                                                                                                                                          |                3 |             15 |         5.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/p_0_in0_out[16]                                                                                           |                                                                                                                                                          |                2 |             16 |         8.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                          |                3 |             16 |         5.33 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/p_0_in0_out[8]                                                                                            |                                                                                                                                                          |                2 |             16 |         8.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/p_0_in0_out[0]                                                                                            |                                                                                                                                                          |                2 |             16 |         8.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/p_0_in0_out[24]                                                                                           |                                                                                                                                                          |                2 |             16 |         8.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_CS_fsm_reg[1][0]                                                                                                   | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1                                                                  |                3 |             16 |         5.33 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/ap_CS_fsm_pp0_stage1                                                                                                               |                                                                                                                                                          |                8 |             20 |         2.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter1_reg_0[0]                                                                    |                                                                                                                                                          |                6 |             21 |         3.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                          |                8 |             21 |         2.62 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/E[0]                                                                                                |                                                                                                                                                          |                6 |             21 |         3.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_CS_fsm_reg[0][0]                                                                                 |                                                                                                                                                          |                6 |             21 |         3.50 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                          |               11 |             24 |         2.18 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_CS_fsm_reg[8][0]                                                                                 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1                                                                  |                6 |             24 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/ce12_out                                                                                                  |                                                                                                                                                          |               12 |             32 |         2.67 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data[31]_i_1_n_129                                                                                              |                                                                                                                                                          |               14 |             32 |         2.29 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_bias                                                                                                              | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ARESET                                                                                                       |               14 |             32 |         2.29 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                8 |             32 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_CS_fsm_reg[1][0]                                                                                 |                                                                                                                                                          |                8 |             32 |         4.00 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                9 |             37 |         4.11 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                8 |             37 |         4.62 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ARESET                                                                                                       |               19 |             37 |         1.95 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                9 |             37 |         4.11 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                8 |             37 |         4.62 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |               11 |             45 |         4.09 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |               12 |             45 |         3.75 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 | lab1_better_i/axil_conv2D_0/U0/ap_CS_fsm_pp0_stage0                                                                                                               |                                                                                                                                                          |               34 |            100 |         2.94 |
|  lab1_better_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                                          |               40 |            117 |         2.92 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


