
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v
# synth_design -part xc7z020clg484-3 -top multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 126084 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.996 ; gain = 70.895 ; free physical = 241471 ; free virtual = 305966
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3]
INFO: [Synth 8-6157] synthesizing module 'c_matrix_vec_mult_core_18_10_16_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:1298]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_910' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4812]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4909]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_10' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4909]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_910' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4812]
INFO: [Synth 8-6157] synthesizing module 'dft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3502]
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4261]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5069]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5069]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4957]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4957]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5101]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5101]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4973]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5009]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5009]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4973]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:4261]
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3882]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5046]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5046]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3882]
INFO: [Synth 8-6155] done synthesizing module 'dft_16_top_18' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3502]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_1810_9_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3078]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3451]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3451]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3402]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3402]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_1810_9_1' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3078]
INFO: [Synth 8-6157] synthesizing module 'elementwise_sub_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2933]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_sub_core_18_18_9' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2933]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2788]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_9' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2788]
INFO: [Synth 8-6155] done synthesizing module 'c_matrix_vec_mult_core_18_10_16_2_1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:1298]
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:1036]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_42' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:1036]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:6426]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:6593]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_1' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:6593]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_1' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:6426]
INFO: [Synth 8-6157] synthesizing module 'idft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5117]
INFO: [Synth 8-6157] synthesizing module 'codeBlock98050_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5874]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock98050_18' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5874]
INFO: [Synth 8-6157] synthesizing module 'codeBlock99168_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5496]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock99168_18' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5496]
INFO: [Synth 8-6155] done synthesizing module 'idft_16_top_18' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5117]
INFO: [Synth 8-6155] done synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.762 ; gain = 133.660 ; free physical = 241274 ; free virtual = 305770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.762 ; gain = 133.660 ; free physical = 241272 ; free virtual = 305767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.762 ; gain = 141.660 ; free physical = 241271 ; free virtual = 305767
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_9_reg[17:0]' into 'reg_Y_real_0_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2534]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_10_reg[17:0]' into 'reg_Y_real_0_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2536]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_11_reg[17:0]' into 'reg_Y_real_0_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2538]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_12_reg[17:0]' into 'reg_Y_real_0_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2540]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_13_reg[17:0]' into 'reg_Y_real_0_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2542]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_14_reg[17:0]' into 'reg_Y_real_0_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2544]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_15_reg[17:0]' into 'reg_Y_real_0_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2546]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_9_reg[17:0]' into 'reg_Y_real_1_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2566]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_10_reg[17:0]' into 'reg_Y_real_1_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2568]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_11_reg[17:0]' into 'reg_Y_real_1_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2570]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_12_reg[17:0]' into 'reg_Y_real_1_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2572]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_13_reg[17:0]' into 'reg_Y_real_1_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2574]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_14_reg[17:0]' into 'reg_Y_real_1_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2576]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_15_reg[17:0]' into 'reg_Y_real_1_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:2578]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1648.160 ; gain = 216.059 ; free physical = 241064 ; free virtual = 305561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GB0                |           1|     15085|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GB1                |           1|     14390|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GB2                |           1|     20749|
|4     |idft_16_top_18                                          |           2|     13027|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           1|     23135|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 72    
	   3 Input     18 Bit       Adders := 18    
	   2 Input     18 Bit       Adders := 514   
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 144   
	               36 Bit    Registers := 72    
	               28 Bit    Registers := 72    
	               18 Bit    Registers := 1898  
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 495   
+---Muxes : 
	   2 Input     37 Bit        Muxes := 72    
	   2 Input     35 Bit        Muxes := 152   
	   2 Input     18 Bit        Muxes := 64    
	   2 Input     14 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module elementwise_sub_core_18_18_9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_sub_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_5_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module addfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module shift_register_unit_18_10__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module c_matrix_vec_mult_core_18_10_16_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 118   
	                1 Bit    Registers := 4     
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module subfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock98050_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock99168_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module sum_complex_vector_unit_18_18_16_42__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module sum_complex_vector_unit_18_18_16_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module shift_register_unit_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst7/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst8/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst7/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst8/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3431]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3471]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3469]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3470]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3472]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3491]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3492]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3490]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[5]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[6]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[6]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[7]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[8]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[9]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[10]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[11]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[12]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[13]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[14]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[15]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[16]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[5]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[6]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[6]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[7]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[8]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[9]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[10]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[11]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[12]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[13]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[14]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[15]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[16]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[5]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[6]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[7]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[8]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[9]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[10]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[11]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[12]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[13]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[14]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[15]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[16]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[5]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[6]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[7]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[8]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[9]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[10]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[11]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[12]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[13]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[14]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[15]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[16]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[5]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[6]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[7]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[8]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[9]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[10]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[11]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[12]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[13]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[14]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[15]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[16]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg[17]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg[0]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg[1]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg[2]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg[3]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg[4]' (FDRE) to 'elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X17_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X9_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X25_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X5_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X21_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X11_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X27_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X19_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X31_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X7_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X23_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X13_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dft_16_top_18_inst/codeBlock88206_18_inst/X29_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5025]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:5026]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add98754/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98747/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98989/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98982/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98403/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98396/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1789.090 ; gain = 356.988 ; free physical = 237474 ; free virtual = 302014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GB0                |           1|      8072|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GB1                |           1|      7858|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GB2                |           1|     10690|
|4     |idft_16_top_18                                          |           2|      4435|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           1|      5474|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 1789.090 ; gain = 356.988 ; free physical = 237651 ; free virtual = 302201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GB0                |           1|      7200|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GB1                |           1|      6986|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GB2                |           1|     10568|
|4     |idft_16_top_18                                          |           1|      3547|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           1|      4941|
|6     |idft_16_top_18__1                                       |           1|      3538|
+------+--------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3190]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3246]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3190]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3246]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1809.406 ; gain = 377.305 ; free physical = 237584 ; free virtual = 302156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GB0                |           1|      4945|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GB1                |           1|      4732|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GB2                |           1|     10604|
|4     |idft_16_top_18                                          |           1|      3565|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           1|      3840|
|6     |idft_16_top_18__1                                       |           1|      3556|
+------+--------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3190]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3246]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3218]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3220]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3232]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3234]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3192]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3204]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v:3206]
INFO: [Common 17-14] Message 'Synth 8-5842' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237526 ; free virtual = 302098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237531 ; free virtual = 302103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237511 ; free virtual = 302083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237510 ; free virtual = 302082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237500 ; free virtual = 302072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237492 ; free virtual = 302064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                        | RTL Name                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                                              | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                                    | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                                      | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                                      | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                                                    | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                                      | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                                      | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/elementwise_sub_core_18_18_9_inst_0/valid_C_reg                                                    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_0/shift_registers_9_reg[16] | 11     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_imag/shift_register_unit_18_10_inst_8/shift_registers_9_reg[16] | 11     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_0/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_1_real/shift_register_unit_18_10_inst_8/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_0/shift_registers_9_reg[16] | 11     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_8/shift_registers_9_reg[16] | 11     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_0/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_8/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 | idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                                             | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1698|
|2     |DSP48E1 |   106|
|3     |LUT1    |   510|
|4     |LUT2    |  4066|
|5     |LUT3    |  2232|
|6     |LUT4    |     2|
|7     |LUT6    |    10|
|8     |SRL16E  |  1061|
|9     |FDRE    | 16058|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+---------------------------------------+------+
|      |Instance                                               |Module                                 |Cells |
+------+-------------------------------------------------------+---------------------------------------+------+
|1     |top                                                    |                                       | 25743|
|2     |  c_matrix_vec_mult_core_18_10_16_2_1_inst             |c_matrix_vec_mult_core_18_10_16_2_1    | 15323|
|3     |    dft_16_top_18_inst                                 |dft_16_top_18                          |  2748|
|4     |      codeBlock88206_18_inst                           |codeBlock88206_18                      |  1337|
|5     |        add88218                                       |addfxp_18_1_385                        |    41|
|6     |        add88278                                       |addfxp_18_1_386                        |    41|
|7     |        add88330                                       |addfxp_18_1_387                        |    41|
|8     |        add88374                                       |addfxp_18_1_388                        |    18|
|9     |        add88426                                       |addfxp_18_1_389                        |    41|
|10    |        add88486                                       |addfxp_18_1_390                        |    41|
|11    |        add88538                                       |addfxp_18_1_391                        |    23|
|12    |        add88580                                       |addfxp_18_1_392                        |    41|
|13    |        add88652                                       |addfxp_18_1_393                        |    41|
|14    |        add88746                                       |addfxp_18_1_394                        |    41|
|15    |        add88806                                       |addfxp_18_1_395                        |    41|
|16    |        add88858                                       |addfxp_18_1_396                        |    41|
|17    |        add88945                                       |addfxp_18_1_397                        |    41|
|18    |        add89012                                       |addfxp_18_1_398                        |    41|
|19    |        add89072                                       |addfxp_18_1_399                        |    41|
|20    |        add89124                                       |addfxp_18_1_400                        |    23|
|21    |        add89239                                       |addfxp_18_1_401                        |    41|
|22    |        m88566                                         |multfix_alt_dsp_18_402                 |     2|
|23    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_421 |     2|
|24    |        m88570                                         |multfix_alt_dsp_18_403                 |     2|
|25    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_420 |     2|
|26    |        m88572                                         |multfix_alt_dsp_18_404                 |     2|
|27    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_419 |     2|
|28    |        m88578                                         |multfix_alt_dsp_18_405                 |     2|
|29    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_418 |     2|
|30    |        m88582                                         |multfix_alt_dsp_18_406                 |     2|
|31    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_417 |     2|
|32    |        m88584                                         |multfix_alt_dsp_18_407                 |     2|
|33    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_416 |     2|
|34    |        m88586                                         |multfix_alt_dsp_18_408                 |     2|
|35    |          dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_415 |     2|
|36    |        sub88381                                       |subfxp_18_1_409                        |    18|
|37    |        sub88552                                       |subfxp_18_1_410                        |    18|
|38    |        sub88673                                       |subfxp_18_1_411                        |    41|
|39    |        sub89138                                       |subfxp_18_1_412                        |    18|
|40    |        sub89166                                       |subfxp_18_1_413                        |    41|
|41    |        sub89260                                       |subfxp_18_1_414                        |    41|
|42    |        shiftRegFIFO_5_1_inst                          |shiftRegFIFO_5_1                       |     5|
|43    |      codeBlock89324_18_inst                           |codeBlock89324_18                      |  1411|
|44    |        add89336                                       |addfxp_18_1_355                        |    46|
|45    |        add89396                                       |addfxp_18_1_356                        |    41|
|46    |        add89448                                       |addfxp_18_1_357                        |    36|
|47    |        add89492                                       |addfxp_18_1_358                        |    18|
|48    |        add89544                                       |addfxp_18_1_359                        |    77|
|49    |        add89559                                       |addfxp_18_1_360                        |    77|
|50    |        add89604                                       |addfxp_18_1_361                        |    41|
|51    |        add89619                                       |addfxp_18_1_362                        |    41|
|52    |        add89656                                       |addfxp_18_1_363                        |    23|
|53    |        add89663                                       |addfxp_18_1_364                        |    23|
|54    |        add89700                                       |addfxp_18_1_365                        |    23|
|55    |        add89752                                       |addfxp_18_1_366                        |    54|
|56    |        add89767                                       |addfxp_18_1_367                        |    54|
|57    |        add89812                                       |addfxp_18_1_368                        |    41|
|58    |        add89827                                       |addfxp_18_1_369                        |    41|
|59    |        add89864                                       |addfxp_18_1_370                        |    23|
|60    |        add89871                                       |addfxp_18_1_371                        |    23|
|61    |        add89908                                       |addfxp_18_1_372                        |    23|
|62    |        add89960                                       |addfxp_18_1_373                        |    78|
|63    |        add89975                                       |addfxp_18_1_374                        |    77|
|64    |        add90020                                       |addfxp_18_1_375                        |    41|
|65    |        add90035                                       |addfxp_18_1_376                        |    42|
|66    |        add90072                                       |addfxp_18_1_377                        |    23|
|67    |        add90079                                       |addfxp_18_1_378                        |    23|
|68    |        add90116                                       |addfxp_18_1_379                        |    23|
|69    |        shiftRegFIFO_2_1_inst                          |shiftRegFIFO_2_1_380                   |     4|
|70    |        sub89499                                       |subfxp_18_1_381                        |    18|
|71    |        sub89707                                       |subfxp_18_1_382                        |    23|
|72    |        sub89915                                       |subfxp_18_1_383                        |    23|
|73    |        sub90123                                       |subfxp_18_1_384                        |    23|
|74    |    elementwise_add_core_18_18_9_inst_0                |elementwise_add_core_18_18_9           |   693|
|75    |    elementwise_add_core_18_18_9_inst_1                |elementwise_add_core_18_18_9_210       |   693|
|76    |    elementwise_mult_core_18_1810_9_1_inst_0_imag_imag |elementwise_mult_core_18_1810_9_1      |   861|
|77    |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_341 |     3|
|78    |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_342 |     4|
|79    |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_343 |     4|
|80    |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_344 |     4|
|81    |      dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_345 |     1|
|82    |      fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_346           |    80|
|83    |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_347           |    79|
|84    |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_348           |    79|
|85    |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_349           |    79|
|86    |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_350           |    79|
|87    |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_351           |    79|
|88    |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_352           |    79|
|89    |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_353           |    79|
|90    |      fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_354           |    79|
|91    |    elementwise_mult_core_18_1810_9_1_inst_0_imag_real |elementwise_mult_core_18_1810_9_1_211  |   560|
|92    |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_330 |     1|
|93    |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_331 |     2|
|94    |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_332 |     2|
|95    |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_333 |     2|
|96    |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_334           |    79|
|97    |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_335           |    79|
|98    |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_336           |    79|
|99    |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_337           |    79|
|100   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_338           |    79|
|101   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_339           |    79|
|102   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_340           |    79|
|103   |    elementwise_mult_core_18_1810_9_1_inst_0_real_imag |elementwise_mult_core_18_1810_9_1_212  |   679|
|104   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_319 |     1|
|105   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_320 |     2|
|106   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_321 |     2|
|107   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_322 |     2|
|108   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_323           |    79|
|109   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_324           |    79|
|110   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_325           |    79|
|111   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_326           |    79|
|112   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_327           |    79|
|113   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_328           |    79|
|114   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_329           |    79|
|115   |    elementwise_mult_core_18_1810_9_1_inst_0_real_real |elementwise_mult_core_18_1810_9_1_213  |   905|
|116   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_305 |     5|
|117   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_306 |     6|
|118   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_307 |     6|
|119   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_308 |     6|
|120   |      dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_309 |     1|
|121   |      fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_310           |    79|
|122   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_311           |    79|
|123   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_312           |    79|
|124   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_313           |    79|
|125   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_314           |    79|
|126   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_315           |    79|
|127   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_316           |    79|
|128   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_317           |    79|
|129   |      fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_318           |    79|
|130   |    elementwise_mult_core_18_1810_9_1_inst_1_imag_imag |elementwise_mult_core_18_1810_9_1_214  |   720|
|131   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_291 |     2|
|132   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_292 |     2|
|133   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_293 |     2|
|134   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_294 |     2|
|135   |      dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_295 |     1|
|136   |      fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_296           |    79|
|137   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_297           |    79|
|138   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_298           |    79|
|139   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_299           |    79|
|140   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_300           |    79|
|141   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_301           |    79|
|142   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_302           |    79|
|143   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_303           |    79|
|144   |      fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_304           |    79|
|145   |    elementwise_mult_core_18_1810_9_1_inst_1_imag_real |elementwise_mult_core_18_1810_9_1_215  |   576|
|146   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_280 |     2|
|147   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_281 |     4|
|148   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_282 |     4|
|149   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_283 |     4|
|150   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_284           |    79|
|151   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_285           |    79|
|152   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_286           |    79|
|153   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_287           |    79|
|154   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_288           |    79|
|155   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_289           |    79|
|156   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_290           |    79|
|157   |    elementwise_mult_core_18_1810_9_1_inst_1_real_imag |elementwise_mult_core_18_1810_9_1_216  |   693|
|158   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_269 |     2|
|159   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_270 |     4|
|160   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_271 |     4|
|161   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_272 |     4|
|162   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_273           |    79|
|163   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_274           |    79|
|164   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_275           |    79|
|165   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_276           |    79|
|166   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_277           |    79|
|167   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_278           |    79|
|168   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_279           |    79|
|169   |    elementwise_mult_core_18_1810_9_1_inst_1_real_real |elementwise_mult_core_18_1810_9_1_217  |   873|
|170   |      dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1     |     2|
|171   |      dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_257 |     2|
|172   |      dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_258 |     2|
|173   |      dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_259 |     2|
|174   |      dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_260 |     1|
|175   |      fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10               |    79|
|176   |      fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_261           |    79|
|177   |      fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_262           |    79|
|178   |      fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_263           |    79|
|179   |      fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_264           |    79|
|180   |      fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_265           |    79|
|181   |      fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_266           |    79|
|182   |      fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_267           |    79|
|183   |      fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_268           |    79|
|184   |    elementwise_sub_core_18_18_9_inst_0                |elementwise_sub_core_18_18_9           |   697|
|185   |    elementwise_sub_core_18_18_9_inst_1                |elementwise_sub_core_18_18_9_218       |   693|
|186   |    shift_register_group_18_910_inst_0_imag            |shift_register_group_18_910            |   606|
|187   |      shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10_248          |    51|
|188   |      shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_249          |    72|
|189   |      shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_250          |    72|
|190   |      shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_251          |    72|
|191   |      shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_252          |    72|
|192   |      shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_253          |    72|
|193   |      shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_254          |    72|
|194   |      shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_255          |    72|
|195   |      shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_256          |    51|
|196   |    shift_register_group_18_910_inst_0_real            |shift_register_group_18_910_219        |   648|
|197   |      shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10_239          |    72|
|198   |      shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_240          |    72|
|199   |      shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_241          |    72|
|200   |      shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_242          |    72|
|201   |      shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_243          |    72|
|202   |      shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_244          |    72|
|203   |      shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_245          |    72|
|204   |      shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_246          |    72|
|205   |      shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_247          |    72|
|206   |    shift_register_group_18_910_inst_1_imag            |shift_register_group_18_910_220        |   619|
|207   |      shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10_230          |    64|
|208   |      shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_231          |    72|
|209   |      shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_232          |    72|
|210   |      shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_233          |    72|
|211   |      shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_234          |    72|
|212   |      shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_235          |    72|
|213   |      shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_236          |    72|
|214   |      shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_237          |    72|
|215   |      shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_238          |    51|
|216   |    shift_register_group_18_910_inst_1_real            |shift_register_group_18_910_221        |   648|
|217   |      shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10              |    72|
|218   |      shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_222          |    72|
|219   |      shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_223          |    72|
|220   |      shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_224          |    72|
|221   |      shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_225          |    72|
|222   |      shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_226          |    72|
|223   |      shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_227          |    72|
|224   |      shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_228          |    72|
|225   |      shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_229          |    72|
|226   |  idft_16_top_18_inst_0                                |idft_16_top_18                         |  3289|
|227   |    codeBlock98050_18_inst                             |codeBlock98050_18_134                  |  2172|
|228   |      add98062                                         |addfxp_18_1_156                        |    77|
|229   |      add98122                                         |addfxp_18_1_157                        |    41|
|230   |      add98137                                         |addfxp_18_1_158                        |    41|
|231   |      add98174                                         |addfxp_18_1_159                        |    23|
|232   |      add98270                                         |addfxp_18_1_160                        |    77|
|233   |      add98285                                         |addfxp_18_1_161                        |    77|
|234   |      add98330                                         |addfxp_18_1_162                        |    41|
|235   |      add98345                                         |addfxp_18_1_163                        |    41|
|236   |      add98382                                         |addfxp_18_1_164                        |     5|
|237   |      add98389                                         |addfxp_18_1_165                        |     5|
|238   |      add98461                                         |addfxp_18_1_166                        |     5|
|239   |      add98517                                         |addfxp_18_1_167                        |    41|
|240   |      add98590                                         |addfxp_18_1_168                        |    77|
|241   |      add98605                                         |addfxp_18_1_169                        |    77|
|242   |      add98650                                         |addfxp_18_1_170                        |    41|
|243   |      add98665                                         |addfxp_18_1_171                        |    41|
|244   |      add98702                                         |addfxp_18_1_172                        |    23|
|245   |      add98709                                         |addfxp_18_1_173                        |    23|
|246   |      add98754                                         |addfxp_18_1_174                        |     5|
|247   |      add98856                                         |addfxp_18_1_175                        |    77|
|248   |      add98871                                         |addfxp_18_1_176                        |    77|
|249   |      add98916                                         |addfxp_18_1_177                        |    41|
|250   |      add98931                                         |addfxp_18_1_178                        |    41|
|251   |      add98968                                         |addfxp_18_1_179                        |     5|
|252   |      add98975                                         |addfxp_18_1_180                        |     5|
|253   |      add99010                                         |addfxp_18_1_181                        |    41|
|254   |      add99048                                         |addfxp_18_1_182                        |     5|
|255   |      add99104                                         |addfxp_18_1_183                        |    41|
|256   |      m88566                                           |multfix_alt_dsp_18_184                 |     2|
|257   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_209 |     2|
|258   |      m88570                                           |multfix_alt_dsp_18_185                 |     2|
|259   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_208 |     2|
|260   |      m88572                                           |multfix_alt_dsp_18_186                 |     2|
|261   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_207 |     2|
|262   |      m88578                                           |multfix_alt_dsp_18_187                 |     2|
|263   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_206 |     2|
|264   |      m88582                                           |multfix_alt_dsp_18_188                 |     2|
|265   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_205 |     2|
|266   |      m88584                                           |multfix_alt_dsp_18_189                 |     2|
|267   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_204 |     2|
|268   |      m88586                                           |multfix_alt_dsp_18_190                 |     2|
|269   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_203 |     2|
|270   |      sub98218                                         |subfxp_18_1_191                        |    23|
|271   |      sub98396                                         |subfxp_18_1_192                        |    18|
|272   |      sub98403                                         |subfxp_18_1_193                        |    18|
|273   |      sub98424                                         |subfxp_18_1_194                        |    41|
|274   |      sub98454                                         |subfxp_18_1_195                        |     5|
|275   |      sub98496                                         |subfxp_18_1_196                        |    41|
|276   |      sub98747                                         |subfxp_18_1_197                        |     5|
|277   |      sub98789                                         |subfxp_18_1_198                        |    41|
|278   |      sub98982                                         |subfxp_18_1_199                        |    18|
|279   |      sub98989                                         |subfxp_18_1_200                        |    18|
|280   |      sub99041                                         |subfxp_18_1_201                        |     5|
|281   |      sub99083                                         |subfxp_18_1_202                        |    41|
|282   |    codeBlock99168_18_inst                             |codeBlock99168_18_135                  |  1117|
|283   |      add99180                                         |addfxp_18_1_136                        |    77|
|284   |      add99240                                         |addfxp_18_1_137                        |    41|
|285   |      add99255                                         |addfxp_18_1_138                        |    41|
|286   |      add99292                                         |addfxp_18_1_139                        |    19|
|287   |      add99388                                         |addfxp_18_1_140                        |    77|
|288   |      add99448                                         |addfxp_18_1_141                        |    41|
|289   |      add99463                                         |addfxp_18_1_142                        |    41|
|290   |      add99500                                         |addfxp_18_1_143                        |    19|
|291   |      add99596                                         |addfxp_18_1_144                        |    77|
|292   |      add99656                                         |addfxp_18_1_145                        |    41|
|293   |      add99671                                         |addfxp_18_1_146                        |    41|
|294   |      add99708                                         |addfxp_18_1_147                        |    19|
|295   |      add99804                                         |addfxp_18_1_148                        |    77|
|296   |      add99864                                         |addfxp_18_1_149                        |    42|
|297   |      add99879                                         |addfxp_18_1_150                        |    41|
|298   |      add99916                                         |addfxp_18_1_151                        |    19|
|299   |      sub99336                                         |subfxp_18_1_152                        |    19|
|300   |      sub99544                                         |subfxp_18_1_153                        |    19|
|301   |      sub99752                                         |subfxp_18_1_154                        |    19|
|302   |      sub99960                                         |subfxp_18_1_155                        |    19|
|303   |      shiftRegFIFO_2_1_inst                            |shiftRegFIFO_2_1                       |     3|
|304   |  idft_16_top_18_inst_1                                |idft_16_top_18_0                       |  3286|
|305   |    codeBlock98050_18_inst                             |codeBlock98050_18                      |  2173|
|306   |      add98062                                         |addfxp_18_1_82                         |    77|
|307   |      add98122                                         |addfxp_18_1_83                         |    41|
|308   |      add98137                                         |addfxp_18_1_84                         |    41|
|309   |      add98174                                         |addfxp_18_1_85                         |    23|
|310   |      add98270                                         |addfxp_18_1_86                         |    77|
|311   |      add98285                                         |addfxp_18_1_87                         |    77|
|312   |      add98330                                         |addfxp_18_1_88                         |    41|
|313   |      add98345                                         |addfxp_18_1_89                         |    41|
|314   |      add98382                                         |addfxp_18_1_90                         |     5|
|315   |      add98389                                         |addfxp_18_1_91                         |     5|
|316   |      add98461                                         |addfxp_18_1_92                         |     5|
|317   |      add98517                                         |addfxp_18_1_93                         |    41|
|318   |      add98590                                         |addfxp_18_1_94                         |    77|
|319   |      add98605                                         |addfxp_18_1_95                         |    77|
|320   |      add98650                                         |addfxp_18_1_96                         |    41|
|321   |      add98665                                         |addfxp_18_1_97                         |    41|
|322   |      add98702                                         |addfxp_18_1_98                         |    23|
|323   |      add98709                                         |addfxp_18_1_99                         |    23|
|324   |      add98754                                         |addfxp_18_1_100                        |     5|
|325   |      add98856                                         |addfxp_18_1_101                        |    77|
|326   |      add98871                                         |addfxp_18_1_102                        |    77|
|327   |      add98916                                         |addfxp_18_1_103                        |    41|
|328   |      add98931                                         |addfxp_18_1_104                        |    41|
|329   |      add98968                                         |addfxp_18_1_105                        |     5|
|330   |      add98975                                         |addfxp_18_1_106                        |     5|
|331   |      add99010                                         |addfxp_18_1_107                        |    41|
|332   |      add99048                                         |addfxp_18_1_108                        |     5|
|333   |      add99104                                         |addfxp_18_1_109                        |    41|
|334   |      m88566                                           |multfix_alt_dsp_18                     |     2|
|335   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_133 |     2|
|336   |      m88570                                           |multfix_alt_dsp_18_110                 |     2|
|337   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_132 |     2|
|338   |      m88572                                           |multfix_alt_dsp_18_111                 |     2|
|339   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_131 |     2|
|340   |      m88578                                           |multfix_alt_dsp_18_112                 |     2|
|341   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_130 |     2|
|342   |      m88582                                           |multfix_alt_dsp_18_113                 |     2|
|343   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_129 |     2|
|344   |      m88584                                           |multfix_alt_dsp_18_114                 |     2|
|345   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0_128 |     2|
|346   |      m88586                                           |multfix_alt_dsp_18_115                 |     2|
|347   |        dsp_signed_mult_18x18_unit_18_36_0_inst        |dsp_signed_mult_18x18_unit_18_36_0     |     2|
|348   |      sub98218                                         |subfxp_18_1_116                        |    23|
|349   |      sub98396                                         |subfxp_18_1_117                        |    18|
|350   |      sub98403                                         |subfxp_18_1_118                        |    18|
|351   |      sub98424                                         |subfxp_18_1_119                        |    41|
|352   |      sub98454                                         |subfxp_18_1_120                        |     5|
|353   |      sub98496                                         |subfxp_18_1_121                        |    41|
|354   |      sub98747                                         |subfxp_18_1_122                        |     5|
|355   |      sub98789                                         |subfxp_18_1_123                        |    41|
|356   |      sub98982                                         |subfxp_18_1_124                        |    18|
|357   |      sub98989                                         |subfxp_18_1_125                        |    18|
|358   |      sub99041                                         |subfxp_18_1_126                        |     5|
|359   |      sub99083                                         |subfxp_18_1_127                        |    41|
|360   |    codeBlock99168_18_inst                             |codeBlock99168_18                      |  1113|
|361   |      add99180                                         |addfxp_18_1                            |    77|
|362   |      add99240                                         |addfxp_18_1_64                         |    41|
|363   |      add99255                                         |addfxp_18_1_65                         |    41|
|364   |      add99292                                         |addfxp_18_1_66                         |    19|
|365   |      add99388                                         |addfxp_18_1_67                         |    77|
|366   |      add99448                                         |addfxp_18_1_68                         |    41|
|367   |      add99463                                         |addfxp_18_1_69                         |    41|
|368   |      add99500                                         |addfxp_18_1_70                         |    19|
|369   |      add99596                                         |addfxp_18_1_71                         |    77|
|370   |      add99656                                         |addfxp_18_1_72                         |    41|
|371   |      add99671                                         |addfxp_18_1_73                         |    41|
|372   |      add99708                                         |addfxp_18_1_74                         |    19|
|373   |      add99804                                         |addfxp_18_1_75                         |    77|
|374   |      add99864                                         |addfxp_18_1_76                         |    42|
|375   |      add99879                                         |addfxp_18_1_77                         |    41|
|376   |      add99916                                         |addfxp_18_1_78                         |    19|
|377   |      sub99336                                         |subfxp_18_1                            |    19|
|378   |      sub99544                                         |subfxp_18_1_79                         |    19|
|379   |      sub99752                                         |subfxp_18_1_80                         |    19|
|380   |      sub99960                                         |subfxp_18_1_81                         |    19|
|381   |  shift_register_group_18_16_1_inst_imag_0             |shift_register_group_18_16_1           |   252|
|382   |    shift_register_unit_18_1_inst_1                    |shift_register_unit_18_1_50            |    18|
|383   |    shift_register_unit_18_1_inst_10                   |shift_register_unit_18_1_51            |    18|
|384   |    shift_register_unit_18_1_inst_11                   |shift_register_unit_18_1_52            |    18|
|385   |    shift_register_unit_18_1_inst_12                   |shift_register_unit_18_1_53            |    18|
|386   |    shift_register_unit_18_1_inst_13                   |shift_register_unit_18_1_54            |    18|
|387   |    shift_register_unit_18_1_inst_14                   |shift_register_unit_18_1_55            |    18|
|388   |    shift_register_unit_18_1_inst_15                   |shift_register_unit_18_1_56            |    18|
|389   |    shift_register_unit_18_1_inst_2                    |shift_register_unit_18_1_57            |    18|
|390   |    shift_register_unit_18_1_inst_3                    |shift_register_unit_18_1_58            |    18|
|391   |    shift_register_unit_18_1_inst_4                    |shift_register_unit_18_1_59            |    18|
|392   |    shift_register_unit_18_1_inst_5                    |shift_register_unit_18_1_60            |    18|
|393   |    shift_register_unit_18_1_inst_6                    |shift_register_unit_18_1_61            |    18|
|394   |    shift_register_unit_18_1_inst_7                    |shift_register_unit_18_1_62            |    18|
|395   |    shift_register_unit_18_1_inst_9                    |shift_register_unit_18_1_63            |    18|
|396   |  shift_register_group_18_16_1_inst_imag_1             |shift_register_group_18_16_1_1         |   252|
|397   |    shift_register_unit_18_1_inst_1                    |shift_register_unit_18_1_36            |    18|
|398   |    shift_register_unit_18_1_inst_10                   |shift_register_unit_18_1_37            |    18|
|399   |    shift_register_unit_18_1_inst_11                   |shift_register_unit_18_1_38            |    18|
|400   |    shift_register_unit_18_1_inst_12                   |shift_register_unit_18_1_39            |    18|
|401   |    shift_register_unit_18_1_inst_13                   |shift_register_unit_18_1_40            |    18|
|402   |    shift_register_unit_18_1_inst_14                   |shift_register_unit_18_1_41            |    18|
|403   |    shift_register_unit_18_1_inst_15                   |shift_register_unit_18_1_42            |    18|
|404   |    shift_register_unit_18_1_inst_2                    |shift_register_unit_18_1_43            |    18|
|405   |    shift_register_unit_18_1_inst_3                    |shift_register_unit_18_1_44            |    18|
|406   |    shift_register_unit_18_1_inst_4                    |shift_register_unit_18_1_45            |    18|
|407   |    shift_register_unit_18_1_inst_5                    |shift_register_unit_18_1_46            |    18|
|408   |    shift_register_unit_18_1_inst_6                    |shift_register_unit_18_1_47            |    18|
|409   |    shift_register_unit_18_1_inst_7                    |shift_register_unit_18_1_48            |    18|
|410   |    shift_register_unit_18_1_inst_9                    |shift_register_unit_18_1_49            |    18|
|411   |  shift_register_group_18_16_1_inst_real_0             |shift_register_group_18_16_1_2         |   288|
|412   |    shift_register_unit_18_1_inst_0                    |shift_register_unit_18_1_20            |    18|
|413   |    shift_register_unit_18_1_inst_1                    |shift_register_unit_18_1_21            |    18|
|414   |    shift_register_unit_18_1_inst_10                   |shift_register_unit_18_1_22            |    18|
|415   |    shift_register_unit_18_1_inst_11                   |shift_register_unit_18_1_23            |    18|
|416   |    shift_register_unit_18_1_inst_12                   |shift_register_unit_18_1_24            |    18|
|417   |    shift_register_unit_18_1_inst_13                   |shift_register_unit_18_1_25            |    18|
|418   |    shift_register_unit_18_1_inst_14                   |shift_register_unit_18_1_26            |    18|
|419   |    shift_register_unit_18_1_inst_15                   |shift_register_unit_18_1_27            |    18|
|420   |    shift_register_unit_18_1_inst_2                    |shift_register_unit_18_1_28            |    18|
|421   |    shift_register_unit_18_1_inst_3                    |shift_register_unit_18_1_29            |    18|
|422   |    shift_register_unit_18_1_inst_4                    |shift_register_unit_18_1_30            |    18|
|423   |    shift_register_unit_18_1_inst_5                    |shift_register_unit_18_1_31            |    18|
|424   |    shift_register_unit_18_1_inst_6                    |shift_register_unit_18_1_32            |    18|
|425   |    shift_register_unit_18_1_inst_7                    |shift_register_unit_18_1_33            |    18|
|426   |    shift_register_unit_18_1_inst_8                    |shift_register_unit_18_1_34            |    18|
|427   |    shift_register_unit_18_1_inst_9                    |shift_register_unit_18_1_35            |    18|
|428   |  shift_register_group_18_16_1_inst_real_1             |shift_register_group_18_16_1_3         |   288|
|429   |    shift_register_unit_18_1_inst_0                    |shift_register_unit_18_1               |    18|
|430   |    shift_register_unit_18_1_inst_1                    |shift_register_unit_18_1_5             |    18|
|431   |    shift_register_unit_18_1_inst_10                   |shift_register_unit_18_1_6             |    18|
|432   |    shift_register_unit_18_1_inst_11                   |shift_register_unit_18_1_7             |    18|
|433   |    shift_register_unit_18_1_inst_12                   |shift_register_unit_18_1_8             |    18|
|434   |    shift_register_unit_18_1_inst_13                   |shift_register_unit_18_1_9             |    18|
|435   |    shift_register_unit_18_1_inst_14                   |shift_register_unit_18_1_10            |    18|
|436   |    shift_register_unit_18_1_inst_15                   |shift_register_unit_18_1_11            |    18|
|437   |    shift_register_unit_18_1_inst_2                    |shift_register_unit_18_1_12            |    18|
|438   |    shift_register_unit_18_1_inst_3                    |shift_register_unit_18_1_13            |    18|
|439   |    shift_register_unit_18_1_inst_4                    |shift_register_unit_18_1_14            |    18|
|440   |    shift_register_unit_18_1_inst_5                    |shift_register_unit_18_1_15            |    18|
|441   |    shift_register_unit_18_1_inst_6                    |shift_register_unit_18_1_16            |    18|
|442   |    shift_register_unit_18_1_inst_7                    |shift_register_unit_18_1_17            |    18|
|443   |    shift_register_unit_18_1_inst_8                    |shift_register_unit_18_1_18            |    18|
|444   |    shift_register_unit_18_1_inst_9                    |shift_register_unit_18_1_19            |    18|
|445   |  sum_complex_vector_unit_18_18_16_42_inst_0           |sum_complex_vector_unit_18_18_16_42    |  1270|
|446   |  sum_complex_vector_unit_18_18_16_42_inst_1           |sum_complex_vector_unit_18_18_16_42_4  |  1268|
+------+-------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 1824.730 ; gain = 392.629 ; free physical = 237495 ; free virtual = 302067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1828.637 ; gain = 396.535 ; free physical = 239612 ; free virtual = 304184
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1828.637 ; gain = 396.535 ; free physical = 239618 ; free virtual = 304183
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.895 ; gain = 0.000 ; free physical = 239369 ; free virtual = 303934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 1953.895 ; gain = 521.891 ; free physical = 239440 ; free virtual = 304005
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2515.551 ; gain = 561.656 ; free physical = 240169 ; free virtual = 304691
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.551 ; gain = 0.000 ; free physical = 240167 ; free virtual = 304689
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2539.562 ; gain = 0.000 ; free physical = 240126 ; free virtual = 304666
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2539.570 ; gain = 24.020 ; free physical = 239751 ; free virtual = 304300
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2686.824 ; gain = 0.004 ; free physical = 240816 ; free virtual = 305399

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b8c87578

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240816 ; free virtual = 305399

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b8c87578

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240877 ; free virtual = 305430
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b8c87578

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240863 ; free virtual = 305416
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9518cd1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240862 ; free virtual = 305415
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9518cd1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240859 ; free virtual = 305412
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e50bbf58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240790 ; free virtual = 305344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e50bbf58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240784 ; free virtual = 305338
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240784 ; free virtual = 305338
Ending Logic Optimization Task | Checksum: e50bbf58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240782 ; free virtual = 305336

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e50bbf58

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240779 ; free virtual = 305333

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e50bbf58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240773 ; free virtual = 305326

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240775 ; free virtual = 305328
Ending Netlist Obfuscation Task | Checksum: e50bbf58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.824 ; gain = 0.000 ; free physical = 240774 ; free virtual = 305327
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2686.824 ; gain = 0.004 ; free physical = 240766 ; free virtual = 305319
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e50bbf58
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.848 ; gain = 74.016 ; free physical = 240471 ; free virtual = 305025
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.893 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2805.848 ; gain = 83.016 ; free physical = 240443 ; free virtual = 304997
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 240.613 ; free physical = 240304 ; free virtual = 304857
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240202 ; free virtual = 304755
Power optimization passes: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.457 ; gain = 316.625 ; free physical = 240196 ; free virtual = 304750

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240292 ; free virtual = 304845


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 24 accepted clusters 24

Number of Slice Registers augmented: 0 newly gated: 15 Total: 16058
Number of SRLs augmented: 0  newly gated: 0 Total: 1061
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/72 RAMS dropped: 0/0 Clusters dropped: 0/24 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 127edea58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240182 ; free virtual = 304739
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 127edea58
Power optimization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3039.457 ; gain = 352.633 ; free physical = 240274 ; free virtual = 304831
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 21797480 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b134c1f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240285 ; free virtual = 304842
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: b134c1f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240318 ; free virtual = 304874
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b134c1f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240305 ; free virtual = 304862
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b134c1f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240276 ; free virtual = 304833
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b134c1f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240272 ; free virtual = 304828

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240272 ; free virtual = 304828
Ending Netlist Obfuscation Task | Checksum: b134c1f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240266 ; free virtual = 304823
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3039.457 ; gain = 352.633 ; free physical = 240266 ; free virtual = 304823
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240199 ; free virtual = 304756
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 917a9a90

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240198 ; free virtual = 304755
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240122 ; free virtual = 304679

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5920ce49

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239924 ; free virtual = 304481

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d9aef64

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239658 ; free virtual = 304215

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d9aef64

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239628 ; free virtual = 304184
Phase 1 Placer Initialization | Checksum: 14d9aef64

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239595 ; free virtual = 304151

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 61f28d64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239482 ; free virtual = 304039

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239042 ; free virtual = 303610

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 182b8d2f6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 238983 ; free virtual = 303551
Phase 2 Global Placement | Checksum: 1c57a9a61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 238982 ; free virtual = 303550

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c57a9a61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 238979 ; free virtual = 303547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ccfc2f9e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239075 ; free virtual = 303643

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2249f7baa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239058 ; free virtual = 303626

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c2b3f347

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239130 ; free virtual = 303698

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14db925d3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239133 ; free virtual = 303701

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 196a32100

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239131 ; free virtual = 303699

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8dcc8572

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239136 ; free virtual = 303704
Phase 3 Detail Placement | Checksum: 8dcc8572

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239138 ; free virtual = 303706

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1163d8f6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net idft_16_top_18_inst_1/codeBlock98050_18_inst/reset_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net c_matrix_vec_mult_core_18_10_16_2_1_inst/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1163d8f6b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239095 ; free virtual = 303663
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.750. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ff39e58b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239090 ; free virtual = 303658
Phase 4.1 Post Commit Optimization | Checksum: ff39e58b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239090 ; free virtual = 303658

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff39e58b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239091 ; free virtual = 303659

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ff39e58b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239091 ; free virtual = 303659

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239081 ; free virtual = 303649
Phase 4.4 Final Placement Cleanup | Checksum: 3eb9f2b9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239074 ; free virtual = 303642
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3eb9f2b9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239079 ; free virtual = 303648
Ending Placer Task | Checksum: 399e4369

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239095 ; free virtual = 303663
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239084 ; free virtual = 303653
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239032 ; free virtual = 303602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 239054 ; free virtual = 303590
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 240384 ; free virtual = 304937
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242894 ; free virtual = 307404
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5cf096d ConstDB: 0 ShapeSum: 33cf39fc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_1_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_1_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_1_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_1_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 13b693ee9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241471 ; free virtual = 305987
Post Restoration Checksum: NetGraph: d1fd5671 NumContArr: 696be878 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b693ee9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241547 ; free virtual = 306063

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13b693ee9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241500 ; free virtual = 306015

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13b693ee9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241498 ; free virtual = 306014
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 211305c71

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241351 ; free virtual = 305867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.894  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c68685db

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241304 ; free virtual = 305820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: dc9afceb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242500 ; free virtual = 307013

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.980  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee7b996f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242484 ; free virtual = 307010
Phase 4 Rip-up And Reroute | Checksum: 1ee7b996f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242485 ; free virtual = 307011

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ee7b996f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242483 ; free virtual = 307009

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ee7b996f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242483 ; free virtual = 307009
Phase 5 Delay and Skew Optimization | Checksum: 1ee7b996f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242483 ; free virtual = 307009

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19e12abfd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242482 ; free virtual = 307009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.980  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19e12abfd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242481 ; free virtual = 307008
Phase 6 Post Hold Fix | Checksum: 19e12abfd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242481 ; free virtual = 307008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.73351 %
  Global Horizontal Routing Utilization  = 4.26589 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cd2b7b5a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242480 ; free virtual = 307007

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cd2b7b5a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242477 ; free virtual = 307003

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 184ebea97

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242362 ; free virtual = 306888

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.980  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 184ebea97

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242281 ; free virtual = 306808
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242302 ; free virtual = 306829

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242299 ; free virtual = 306825
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242266 ; free virtual = 306793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242199 ; free virtual = 306738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 242073 ; free virtual = 306626
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241594 ; free virtual = 306119
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3039.457 ; gain = 0.000 ; free physical = 241759 ; free virtual = 306454
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:22:31 2022...
