# MIPS_CPU
Implementation of Single-cycle CPU and 5-stage pipeline CPU
