
reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...

design:      vm
die area:    ( 0 0 ) ( 112945 123665 )
trackPts:    12
defvias:     4
#components: 1061
#terminals:  22
#snets:      2
#nets:       98

reading guide ...

#guides:     900
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 48

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 8151
mcon shape region query size = 16432
met1 shape region query size = 2437
via shape region query size = 380
met2 shape region query size = 198
via2 shape region query size = 380
met3 shape region query size = 194
via3 shape region query size = 380
met4 shape region query size = 118
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 109 pins
  complete 42 unique inst patterns
  complete 91 groups
Expt1 runtime (pin-level access point gen): 3.53541
Expt2 runtime (design-level access pattern gen): 0.699327
#scanned instances     = 1061
#unique  instances     = 48
#stdCellGenAp          = 696
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 480
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 306
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:08, elapsed time = 00:00:04, memory = 14.86 (MB), peak = 15.18 (MB)

post process guides ...
GCELLGRID X -1 DO 17 STEP 6900 ;
GCELLGRID Y -1 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 305
mcon guide region query size = 0
met1 guide region query size = 318
via guide region query size = 0
met2 guide region query size = 199
via2 guide region query size = 0
met3 guide region query size = 4
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 504 vertical wires in 1 frboxes and 322 horizontal wires in 1 frboxes.
Done with 44 vertical wires in 1 frboxes and 94 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.85 (MB), peak = 20.21 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.92 (MB), peak = 20.21 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 28.56 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 28.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 31.49 (MB)
    completing 50% with 113 violations
    elapsed time = 00:00:03, memory = 31.78 (MB)
    completing 60% with 113 violations
    elapsed time = 00:00:06, memory = 36.07 (MB)
    completing 70% with 135 violations
    elapsed time = 00:00:07, memory = 50.75 (MB)
    completing 80% with 135 violations
    elapsed time = 00:00:09, memory = 51.61 (MB)
    completing 90% with 166 violations
    elapsed time = 00:00:13, memory = 36.71 (MB)
    completing 100% with 97 violations
    elapsed time = 00:00:13, memory = 36.71 (MB)
  number of violations = 122
cpu time = 00:00:16, elapsed time = 00:00:14, memory = 367.96 (MB), peak = 384.76 (MB)
total wire length = 10815 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 5608 um
total wire length on LAYER met2 = 5124 um
total wire length on LAYER met3 = 75 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 745
up-via summary (total 745):

----------------------
 FR_MASTERSLICE      0
            li1    319
           met1    422
           met2      4
           met3      0
           met4      0
----------------------
                   745


start 1st optimization iteration ...
    completing 10% with 122 violations
    elapsed time = 00:00:00, memory = 373.62 (MB)
    completing 20% with 122 violations
    elapsed time = 00:00:00, memory = 378.96 (MB)
    completing 30% with 122 violations
    elapsed time = 00:00:00, memory = 379.02 (MB)
    completing 40% with 122 violations
    elapsed time = 00:00:00, memory = 379.02 (MB)
    completing 50% with 114 violations
    elapsed time = 00:00:01, memory = 387.97 (MB)
    completing 60% with 114 violations
    elapsed time = 00:00:01, memory = 388.70 (MB)
    completing 70% with 88 violations
    elapsed time = 00:00:03, memory = 392.42 (MB)
    completing 80% with 88 violations
    elapsed time = 00:00:03, memory = 392.42 (MB)
    completing 90% with 90 violations
    elapsed time = 00:00:09, memory = 403.77 (MB)
    completing 100% with 84 violations
    elapsed time = 00:00:09, memory = 384.02 (MB)
  number of violations = 84
cpu time = 00:00:12, elapsed time = 00:00:10, memory = 387.14 (MB), peak = 403.84 (MB)
total wire length = 10799 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5604 um
total wire length on LAYER met2 = 5137 um
total wire length on LAYER met3 = 54 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 748
up-via summary (total 748):

----------------------
 FR_MASTERSLICE      0
            li1    312
           met1    432
           met2      4
           met3      0
           met4      0
----------------------
                   748


start 2nd optimization iteration ...
    completing 10% with 84 violations
    elapsed time = 00:00:00, memory = 387.39 (MB)
    completing 20% with 84 violations
    elapsed time = 00:00:00, memory = 387.39 (MB)
    completing 30% with 84 violations
    elapsed time = 00:00:02, memory = 393.94 (MB)
    completing 40% with 69 violations
    elapsed time = 00:00:02, memory = 380.16 (MB)
    completing 50% with 69 violations
    elapsed time = 00:00:02, memory = 380.16 (MB)
    completing 60% with 69 violations
    elapsed time = 00:00:05, memory = 382.26 (MB)
    completing 70% with 87 violations
    elapsed time = 00:00:05, memory = 382.26 (MB)
    completing 80% with 87 violations
    elapsed time = 00:00:07, memory = 387.93 (MB)
    completing 90% with 71 violations
    elapsed time = 00:00:07, memory = 371.43 (MB)
    completing 100% with 43 violations
    elapsed time = 00:00:11, memory = 371.66 (MB)
  number of violations = 43
cpu time = 00:00:13, elapsed time = 00:00:12, memory = 371.66 (MB), peak = 403.84 (MB)
total wire length = 10761 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5608 um
total wire length on LAYER met2 = 5094 um
total wire length on LAYER met3 = 57 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 744
up-via summary (total 744):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    432
           met2      4
           met3      0
           met4      0
----------------------
                   744


start 3rd optimization iteration ...
    completing 10% with 43 violations
    elapsed time = 00:00:00, memory = 377.58 (MB)
    completing 20% with 43 violations
    elapsed time = 00:00:00, memory = 378.36 (MB)
    completing 30% with 43 violations
    elapsed time = 00:00:00, memory = 378.36 (MB)
    completing 40% with 43 violations
    elapsed time = 00:00:03, memory = 388.67 (MB)
    completing 50% with 35 violations
    elapsed time = 00:00:03, memory = 378.86 (MB)
    completing 60% with 35 violations
    elapsed time = 00:00:05, memory = 388.66 (MB)
    completing 70% with 32 violations
    elapsed time = 00:00:05, memory = 376.03 (MB)
    completing 80% with 32 violations
    elapsed time = 00:00:08, memory = 389.43 (MB)
    completing 90% with 26 violations
    elapsed time = 00:00:10, memory = 390.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 371.22 (MB)
  number of violations = 0
cpu time = 00:00:12, elapsed time = 00:00:11, memory = 371.22 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 371.22 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 374.05 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 376.55 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 376.58 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 382.25 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 382.40 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 384.28 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 384.28 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 389.89 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 389.92 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 389.92 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 389.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 390.04 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 390.04 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 390.04 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 390.04 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 390.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 390.04 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 390.04 (MB), peak = 403.84 (MB)
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770


complete detail routing
total wire length = 10786 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5601 um
total wire length on LAYER met2 = 5093 um
total wire length on LAYER met3 = 90 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 770
up-via summary (total 770):

----------------------
 FR_MASTERSLICE      0
            li1    308
           met1    450
           met2     12
           met3      0
           met4      0
----------------------
                   770

cpu time = 00:01:09, elapsed time = 00:00:58, memory = 390.04 (MB), peak = 403.84 (MB)

post processing ...

Runtime taken (hrt): 76.2274
