#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 26 14:40:50 2021
# Process ID: 5072
# Current directory: C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8232 C:\Xilinx\ECE530winter2020vivado\lab10VGAdemoJJS\lab10VGAdemoJJS.xpr
# Log file: C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/vivado.log
# Journal file: C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/zybo_base_system_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 866.125 ; gain = 181.824
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.srcs/sources_1/bd/lab9VGA/lab9VGA.bd}
Adding cell -- Digilent:digilent:axi_dispctrl:1.0 - axi_dispctrl_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab9VGA> from BD file <C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.srcs/sources_1/bd/lab9VGA/lab9VGA.bd>
launch_sdk -workspace C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.sdk -hwspec C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.sdk/lab9VGA_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.sdk -hwspec C:/Xilinx/ECE530winter2020vivado/lab10VGAdemoJJS/lab10VGAdemoJJS.sdk/lab9VGA_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 26 15:02:29 2021...
