#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	OSCCLK_ACC = FIXED_RATE_TYPE,
	OSCCLK_RCO_APM,
	OSCCLK_APM,
	CLK_RCO_APM,
	OSCCLK_AUD,
	CLKIO_AUD_UAIF0,
	CLKIO_AUD_UAIF1,
	CLKIO_AUD_UAIF2,
	CLKIO_AUD_UAIF3,
	CLKIO_AUD_UAIF6,
	CLKIO_AUD_UAIF5,
	CLKIO_AUD_UAIF4,
	OSCCLK_BUSC,
	OSCCLK_BUSMC,
	OSCCLK_CMU,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_DNC,
	OSCCLK_DPTX,
	OSCCLK_DPUM,
	OSCCLK_DPUS,
	OSCCLK_DPUS1,
	OSCCLK_FSYS0,
	OSCCLK_FSYS1,
	OSCCLK_FSYS2,
	OSCCLK_G2D,
	OSCCLK_G3D00,
	OSCCLK_G3D01,
	OSCCLK_G3D1,
	OSCCLK_EMBEDDED_G3D,
	OSCCLK_ISPB,
	OSCCLK_MFC,
	OSCCLK_MIF,
	OSCCLK_NPU,
	OSCCLK_PERIC0,
	OSCCLK_PERIC1,
	OSCCLK_PERIS,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_SFI,
	RTCCLK_SFI,
	OSCCLK_TAA,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_FSYS0_PCIE = FIXED_FACTOR_TYPE,
	CLK_MIF_BUSD_0,
	CLK_MIF_BUSD_1,
	CLKCMU_OTP,
	CLK_MIF_BUSD_S2D,
	DIV_CLK_SFI_ADD,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_AUD = PLL_TYPE,
	PLL_SHARED1,
	PLL_SHARED4,
	PLL_SHARED3,
	PLL_SHARED2,
	PLL_SHARED0,
	PLL_CPUCL0,
	PLL_CPUCL1,
	PLL_MMC,
	PLL_G3D0,
	PLL_G3D01,
	PLL_G3D1,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
	PLL_MIF_S2D,
	PLL_SFI,
	PLL_ETH,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLK_APM_BUS = MUX_TYPE,
	MUX_CLK_AUD_UAIF3,
	MUX_CLK_AUD_UAIF2,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_CPU,
	MUX_HCHGEN_CLK_AUD_CPU,
	MUX_CLK_AUD_UAIF4,
	MUX_CLK_AUD_UAIF5,
	MUX_CLK_AUD_UAIF6,
	MUX_CLK_AUD_BUS,
	MUX_BUSC_CMUREF,
	MUX_BUSMC_CMUREF,
	MUX_CLKCMU_MFC_MFC,
	MUX_CLKCMU_BUSC_BUS,
	MUX_CLKCMU_G2D_G2D,
	MUX_CLKCMU_DPUS0_BUS,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_TAA_BUS,
	MUX_CLKCMU_ACC_BUS,
	MUX_CLKCMU_ISPB_BUS,
	MUX_CLKCMU_AUD_CPU,
	MUX_CLKCMU_G2D_MSCL,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_FSYS0_BUS,
	MUX_CLKCMU_FSYS1_USBDRD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_PERIC0_BUS,
	MUX_CLKCMU_PERIC1_BUS,
	MUX_CLKCMU_PERIS_BUS,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_FSYS1_BUS,
	MUX_CLKCMU_MFC_WFD,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_PERIC0_IP,
	MUX_CLKCMU_PERIC1_IP,
	MUX_CLKCMU_NPU_BUS,
	MUX_CLKCMU_DPUM_BUS,
	MUX_CLKCMU_CPUCL0_CLUSTER,
	MUX_CLKCMU_FSYS0_PCIE,
	MUX_CLKCMU_CMU_BOOST,
	MUX_CLKCMU_FSYS1_MMC_CARD,
	MUX_CLK_CMU_PLLCLKOUT,
	MUX_CLKCMU_DPTX_BUS,
	MUX_CLKCMU_G3D00_SWITCH,
	MUX_CLKCMU_G3D1_SWITCH,
	MUX_CLKCMU_G3D01_SWITCH,
	MUX_CLKCMU_DPUS1_BUS,
	MUX_CLKCMU_DPTX_DPGTC,
	MUX_CLKCMU_AUD_BUS,
	MUX_CLKCMU_CPUCL1_CLUSTER,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_BUSMC_BUS,
	MUX_CLKCMU_BUSC_SSS,
	MUX_CLKCMU_FSYS2_BUS,
	MUX_CLKCMU_FSYS2_UFS_EMBD,
	MUX_CLKCMU_FSYS2_ETHERNET,
	MUX_CLKCMU_DNC_CPU,
	MUX_CLKCMU_DNC_BUS,
	MUX_CLKCMU_HPM,
	MUX_CORE_CMUREF,
	MUX_CLK_CPUCL0_CORE,
	MUX_CPUCL0_CMUREF,
	MUX_CLK_CPUCL0_CLUSTER,
	MUX_CLK_CPUCL1_CORE,
	MUX_CPUCL1_CMUREF,
	MUX_CLK_CPUCL1_CLUSTER,
	MUX_CLK_FSYS0_BUS,
	MUX_CLK_FSYS0_PCIE,
	MUX_CLK_FSYS1_MMC_CARD,
	MUX_CLK_FSYS2_UFS_EMBD,
	MUX_CLK_FSYS2_ETHERNET,
	MUX_CLK_FSYS2_BUS,
	MUX_CLK_G3D00_BUS,
	MUX_CLK_G3D01_BUS,
	MUX_CLK_G3D1_BUS,
	MUX_MIF_CMUREF,
	MUX_CLK_PERIC0_USI00_USI,
	MUX_CLK_PERIC0_USI01_USI,
	MUX_CLK_PERIC0_USI02_USI,
	MUX_CLK_PERIC0_USI03_USI,
	MUX_CLK_PERIC0_USI04_USI,
	MUX_CLK_PERIC0_USI05_USI,
	MUX_CLK_PERIC0_USI_I2C,
	MUX_CLK_PERIC1_USI_I2C,
	MUX_CLK_PERIC1_USI06_USI,
	MUX_CLK_PERIC1_USI07_USI,
	MUX_CLK_PERIC1_USI08_USI,
	MUX_CLK_PERIC1_USI09_USI,
	MUX_CLK_PERIC1_USI10_USI,
	MUX_CLK_PERIC1_USI11_USI,
	MUX_CLK_S2D_CORE,
	MUX_CLK_SFI_PLLCLKOUT,
	MUX_CLK_SFI_USI12,
	MUX_CLK_SFI_USI13,
	MUX_CLK_SFI_USI14,
	MUX_CLK_SFI_USI15,
	MUX_CLK_SFI_CPU,
	MUX_CLK_SFI_BUS,
	MUX_CLK_SFI_SERIALFLASH,
	MUX_CLK_SFI_CAN0,
	MUX_CLK_SFI_CAN1,
	MUX_CLK_SFI_HYPERBUS,
	MUX_CLKSFI_FSYS0_BUS,
	MUX_CLKSFI_FSYS2_BUS,
	MUX_CLKSFI_FSYS0_PCIE,
	MUX_CLKSFI_FSYS2_UFS_EMBD,
	MUX_CLKSFI_FSYS2_ETHERNET,
	ACC_CMU_ACC_CLKOUT,
	APM_CMU_APM_CLKOUT,
	AUD_CMU_AUD_CLKOUT,
	BUSC_CMU_BUSC_CLKOUT,
	BUSMC_CMU_BUSMC_CLKOUT,
	CMU_CMU_TOP_CLKOUT0,
	CMU_CMU_TOP_CLKOUT1,
	CORE_CMU_CORE_CLKOUT,
	CPUCL0_CMU_CPUCL0_CLKOUT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT,
	CPUCL1_CMU_CPUCL1_CLKOUT,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CLKOUT,
	DNC_CMU_DNC_CLKOUT,
	DPTX_CMU_DPTX_CLKOUT,
	DPUM_CMU_DPUM_CLKOUT,
	DPUS_CMU_DPUS_CLKOUT,
	DPUS1_CMU_DPUS1_CLKOUT,
	FSYS0_CMU_FSYS0_CLKOUT,
	FSYS1_CMU_FSYS1_CLKOUT,
	FSYS2_CMU_FSYS2_CLKOUT,
	G2D_CMU_G2D_CLKOUT,
	G3D00_CMU_G3D00_CLKOUT,
	G3D01_CMU_G3D01_CLKOUT,
	G3D1_CMU_G3D1_CLKOUT,
	G3D1_EMBEDDED_CMU_G3D1_CLKOUT,
	ISPB_CMU_ISPB_CLKOUT,
	MFC_CMU_MFC_CLKOUT,
	MIF_CMU_MIF_CLKOUT,
	NPU_CMU_NPU_CLKOUT,
	PERIC0_CMU_PERIC0_CLKOUT,
	PERIC1_CMU_PERIC1_CLKOUT,
	PERIS_CMU_PERIS_CLKOUT,
	SFI_CMU_SFI_CLKOUT,
	TAA_CMU_TAA_CLKOUT,
	MUX_CLKCMU_ACC_BUS_USER = ((MASK_OF_ID & TAA_CMU_TAA_CLKOUT) | USER_MUX_TYPE) + 1,
	MUX_CLKCMU_APM_BUS_USER,
	MUX_CLKMUX_APM_RCO_USER,
	MUX_CLKCMU_AUD_CPU_USER,
	MUX_CLKCMU_AUD_BUS_USER,
	MUX_CLKCMU_BUSC_BUS_USER,
	MUX_CLKCMU_BUSC_SSS_USER,
	MUX_CLKCMU_BUSMC_BUS_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_USER,
	MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_CPUCL1_CLUSTER_USER,
	MUX_CLKCMU_DNC_BUS_USER,
	MUX_CLKCMU_DNC_CPU_USER,
	MUX_CLKCMU_DPTX_BUS_USER,
	MUX_CLKCMU_DPTX_DPGTC_USER,
	MUX_CLKCMU_DPUM_BUS_USER,
	MUX_CLKCMU_DPUS_BUS_USER,
	MUX_CLKCMU_DPUS1_BUS_USER,
	MUX_CLKCMU_FSYS0_BUS_USER,
	MUX_CLKCMU_FSYS0_PCIE_USER,
	MUX_CLKSFI_FSYS0_BUS_USER,
	MUX_CLKSFI_FSYS0_PCIE_USER,
	MUX_CLKCMU_FSYS1_BUS_USER,
	MUX_CLKCMU_FSYS1_MMC_CARD_USER,
	MUX_CLKCMU_FSYS1_USBDRD_USER,
	MUX_CLKCMU_FSYS2_UFS_EMBD_USER,
	MUX_CLKSFI_FSYS2_UFS_EMBD_USER,
	MUX_CLKCMU_FSYS2_ETHERNET_USER,
	MUX_CLKSFI_FSYS2_BUS_USER,
	MUX_CLKCMU_FSYS2_BUS_USER,
	MUX_CLKSFI_FSYS2_ETHERNET_USER,
	MUX_CLKCMU_G2D_G2D_USER,
	MUX_CLKCMU_G2D_MSCL_USER,
	MUX_CLKCMU_G3D00_SWITCH_USER,
	MUX_CLKCMU_G3D01_SWITCH_USER,
	MUX_CLKCMU_G3D1_SWITCH_USER,
	MUX_CLKCMU_EMBEDDED_G3D1_USER,
	MUX_CLKCMU_ISPB_BUS_USER,
	MUX_CLKCMU_MFC_MFC_USER,
	MUX_CLKCMU_MFC_WFD_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLKCMU_NPU_BUS_USER,
	MUX_CLKCMU_PERIC0_BUS_USER,
	MUX_CLKCMU_PERIC0_IP_USER,
	MUX_CLKCMU_PERIC1_BUS_USER,
	MUX_CLKCMU_PERIC1_IP_USER,
	MUX_CLKCMU_PERIS_BUS_USER,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLKCMU_TAA_BUS_USER,
	MUX_CLK_PERIS_GIC = ((MASK_OF_ID & MUX_CLKCMU_TAA_BUS_USER) | CONST_MUX_TYPE) + 1,
	MUX_HCHGEN_CLK_SFI_CPU,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_ACC_BUSP = DIV_TYPE,
	DIV_CLK_AUD_CPU,
	DIV_CLK_AUD_AUDIF,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_AUD_UAIF2,
	DIV_CLK_AUD_UAIF3,
	DIV_CLK_AUD_BUS,
	DIV_CLK_AUD_BUSP,
	DIV_CLK_AUD_DMIC,
	DIV_CLK_AUD_CNT,
	DIV_CLK_AUD_MCLK,
	DIV_CLK_AUD_UAIF6,
	DIV_CLK_AUD_UAIF5,
	DIV_CLK_AUD_UAIF4,
	DIV_HCHGEN_CLK_AUD_CPU,
	DIV_CLK_BUSC_BUSP,
	DIV_CLK_BUSMC_BUSP,
	CLKCMU_APM_BUS,
	PLL_SHARED0_DIV2,
	CLKCMU_G3D1_SWITCH,
	CLKCMU_PERIC0_BUS,
	CLKCMU_PERIS_BUS,
	CLKCMU_FSYS0_BUS,
	CLKCMU_DPUM_BUS,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
	PLL_SHARED2_DIV3,
	CLKCMU_MFC_MFC,
	CLKCMU_G2D_G2D,
	CLKCMU_FSYS1_BUS,
	CLKCMU_DPUS0_BUS,
	CLKCMU_PERIC1_BUS,
	CLKCMU_BUSC_BUS,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_CORE_BUS,
	CLKCMU_TAA_BUS,
	CLKCMU_ACC_BUS,
	CLKCMU_ISPB_BUS,
	CLKCMU_AUD_CPU,
	CLKCMU_G2D_MSCL,
	CLKCMU_CPUCL0_DBG,
	CLKCMU_FSYS1_USBDRD,
	PLL_SHARED1_DIV4,
	DIV_CLKCMU_CMU_BOOST,
	CLKCMU_MFC_WFD,
	CLKCMU_MIF_BUSP,
	CLKCMU_PERIC0_IP,
	CLKCMU_PERIC1_IP,
	CLKCMU_NPU_BUS,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV3,
	CLKCMU_CPUCL0_CLUSTER,
	CLKCMU_G3D00_SWITCH,
	CLK_CMU_PLLCLKOUT,
	CLKCMU_DPTX_BUS,
	CLKCMU_G3D01_SWITCH,
	CLKCMU_DPUS1_BUS,
	CLKCMU_DPTX_DPGTC,
	CLKCMU_AUD_BUS,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	CLKCMU_CPUCL1_CLUSTER,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_BUSMC_BUS,
	CLKCMU_BUSC_SSS,
	CLKCMU_FSYS2_BUS,
	CLKCMU_FSYS2_UFS_EMBD,
	CLKCMU_FSYS2_ETHERNET,
	CLKCMU_DNC_BUS,
	CLKCMU_DNC_CPU,
	CLKCMU_HPM,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_SHORTSTOP,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_ATCLK,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DIV_CLK_CPUCL0_BUSP,
	DIV_CLK_CPUCL0_DBG_BUS,
	DIV_CLK_CLUSTER0_PCLK,
	DIV_CLK_CPUCL1_SHORTSTOP,
	DIV_CLK_CLUSTER1_ACLK,
	DIV_CLK_CLUSTER1_ATCLK,
	DIV_CLK_CLUSTER1_PERIPHCLK,
	DIV_CLK_CPUCL1_BUSP,
	DIV_CLK_CLUSTER1_PCLK,
	DIV_CLK_DNC_BUSP,
	DIV_CLK_DPUM_BUSP,
	DIV_CLK_DPUS_BUSP,
	DIV_CLK_DPUS1_BUSP,
	DIV_CLK_FSYS1_MMC_CARD,
	DIV_CLK_G2D_BUSP,
	DIV_CLK_G3D00_BUSP,
	DIV_CLK_G3D01_BUSP,
	DIV_CLK_G3D1_BUSP,
	DIV_CLK_ISPB_BUSP,
	DIV_CLK_MFC_BUSP,
	DIV_CLK_NPU_BUSP,
	DIV_CLK_PERIC0_USI00_USI,
	DIV_CLK_PERIC0_USI01_USI,
	DIV_CLK_PERIC0_USI02_USI,
	DIV_CLK_PERIC0_USI03_USI,
	DIV_CLK_PERIC0_USI04_USI,
	DIV_CLK_PERIC0_USI05_USI,
	DIV_CLK_PERIC0_USI_I2C,
	DIV_CLK_PERIC1_USI_I2C,
	DIV_CLK_PERIC1_USI06_USI,
	DIV_CLK_PERIC1_USI07_USI,
	DIV_CLK_PERIC1_USI08_USI,
	DIV_CLK_PERIC1_USI09_USI,
	DIV_CLK_PERIC1_USI10_USI,
	DIV_CLK_PERIC1_USI11_USI,
	CLK_SFI_PLLCLKOUT,
	CLKSFI_FSYS0_BUS,
	CLKSFI_FSYS0_PCIE,
	CLKSFI_FSYS2_UFS_EMBD,
	DIV_CLK_SFI_USI12,
	DIV_CLK_SFI_USI14,
	DIV_CLK_SFI_USI13,
	DIV_CLK_SFI_BUSD,
	DIV_CLK_SFI_CPU_ACLK,
	DIV_CLK_SFI_CPU_ATCLK,
	DIV_CLK_SFI_CPU_PCLKDBG,
	DIV_CLK_SFI_CPU_CNTCLK,
	CLKSFI_FSYS2_ETHERNET,
	CLKSFI_FSYS2_BUS,
	DIV_CLK_SFI_BUSP,
	DIV_CLK_SFI_SERIALFLASH,
	DIV_CLK_SFI_CAN0,
	DIV_CLK_SFI_HYPERBUS,
	DIV_CLK_SFI_CAN1,
	DIV_CLK_SFI_USI15,
	DIV_CLK_TAA_BUSP,
	DIV_CLK_CPUCL0_CORE = ((MASK_OF_ID & DIV_CLK_TAA_BUSP) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL0_CLUSTER,
	DIV_CLK_CPUCL1_CORE,
	DIV_CLK_CPUCL1_CLUSTER,
	DIV_CLK_DNC_BUSD,
	DIV_CLK_DNC_CPU,
	DIV_CLK_G3D00_BUSD,
	DIV_CLK_G3D01_BUSD,
	DIV_CLK_G3D1_BUSD,
	DIV_CLK_NPU_BUSD,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK = GATE_TYPE,
	GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK,
	GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK,
	GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK,
	GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1,
	GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK,
	GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK,
	GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK,
	GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1,
	GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK,
	GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK,
	CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK,
	GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK,
	GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK,
	GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK,
	GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK,
	GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2,
	GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2,
	GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK,
	CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK,
	CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2,
	GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK,
	CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC,
	GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC,
	GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK,
	GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK,
	GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM,
	CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK,
	GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK,
	GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE,
	CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK,
	GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK,
	GATE_CLKCMU_APM_BUS,
	GATE_CLKCMU_FSYS0_BUS,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC_MFC,
	GATE_CLKCMU_G2D_G2D,
	GATE_CLKCMU_FSYS1_BUS,
	CLKCMU_FSYS1_MMC_CARD,
	GATE_CLKCMU_DPUM_BUS,
	GATE_CLKCMU_G3D1_SWITCH,
	GATE_CLKCMU_PERIS_BUS,
	GATE_CLKCMU_DPUS0_BUS,
	GATE_CLKCMU_PERIC0_BUS,
	GATE_CLKCMU_PERIC1_BUS,
	GATE_CLKCMU_BUSC_BUS,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_TAA_BUS,
	GATE_CLKCMU_ACC_BUS,
	GATE_CLKCMU_ISPB_BUS,
	GATE_CLKCMU_AUD_CPU,
	GATE_CLKCMU_G2D_MSCL,
	GATE_CLKCMU_CPUCL0_DBG,
	GATE_CLKCMU_FSYS1_USBDRD,
	GATE_CLKCMU_MFC_WFD,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_PERIC0_IP,
	GATE_CLKCMU_PERIC1_IP,
	GATE_CLKCMU_NPU_BUS,
	GATE_CLKCMU_CPUCL0_CLUSTER,
	GATE_CLKCMU_FSYS0_PCIE,
	GATE_CLKCMU_G3D00_SWITCH,
	GATE_CLK_CMU_PLLCLKOUT,
	GATE_CLKCMU_DPTX_BUS,
	GATE_CLKCMU_G3D01_SWITCH,
	GATE_CLKCMU_DPUS1_BUS,
	GATE_CLKCMU_DPTX_DPGTC,
	GATE_CLKCMU_AUD_BUS,
	GATE_CLKCMU_CPUCL1_CLUSTER,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_CMU_BOOST,
	CLKCMU_CMU_CPUCL0_BOOST,
	CLKCMU_CMU_CPUCL1_BOOST,
	CLKCMU_CMU_CORE_BOOST,
	CLKCMU_CMU_BUSC_BOOST,
	CLKCMU_CMU_MIF_BOOST,
	GATE_CLKCMU_BUSMC_BUS,
	CLKCMU_CMU_BUSMC_BOOST,
	GATE_CLKCMU_BUSC_SSS,
	GATE_CLKCMU_FSYS2_BUS,
	GATE_CLKCMU_FSYS2_UFS_EMBD,
	GATE_CLKCMU_FSYS2_ETHERNET,
	GATE_CLKCMU_DNC_CPU,
	GATE_CLKCMU_DNC_BUS,
	GATE_CLKCMU_HPM,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE,
	GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE,
	GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM,
	CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GATE_CLK_CPUCL0_CLUSTER,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK,
	GATE_CLK_CPUCL0_CORE,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C,
	GATE_CLK_CPUCL1_CORE,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK,
	GATE_CLK_CPUCL1_CLUSTER,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK,
	CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM,
	GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM,
	GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK,
	GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK,
	GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK,
	GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK,
	CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK,
	CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK,
	GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK,
	CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK,
	GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK,
	GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK,
	GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK,
	GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK,
	GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK,
	CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK,
	CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK,
	CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK,
	GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK,
	GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK,
	GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK,
	CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK,
	CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK,
	GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2,
	GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2,
	GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK,
	GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK,
	GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK,
	GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK,
	CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40,
	GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20,
	GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40,
	GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20,
	GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40,
	GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL,
	GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40,
	GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL,
	GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK,
	CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26,
	CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26,
	GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2,
	CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK,
	GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK,
	GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0,
	GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK,
	GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0,
	GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK,
	GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK,
	CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1,
	GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2,
	GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK,
	GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK,
	GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1,
	GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1,
	CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK,
	GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK,
	GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK,
	GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK,
	GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK,
	GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK,
	GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2,
	CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK,
	GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK,
	GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK,
	GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK,
	CLK_BLK_G3D00_UID_GPU00_IPCLKPORT_CLK,
	GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK,
	CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK,
	GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK,
	CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK,
	GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK,
	GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK,
	GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK,
	CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK,
	GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK,
	CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK,
	GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK,
	GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK,
	CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK,
	CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK,
	GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK,
	GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK,
	GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK,
	CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK,
	GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK,
	GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK,
	CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK,
	CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK,
	GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1,
	GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK,
	GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK,
	GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM,
	CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK,
	GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK,
	GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK,
	GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS,
	GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM,
	GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI,
	GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI,
	GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK,
	GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1,
	GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1,
	GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2,
	GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK,
	CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15,
	GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1,
	GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK,
	CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM,
	GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
	CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK,
	CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	GATE_CLK_SFI_PLLCLKOUT,
	GATE_CLKSFI_FSYS0_BUS,
	GATE_CLKSFI_FSYS0_PCIE,
	GATE_CLKSFI_FSYS2_UFS_EMBD,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM,
	CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0,
	GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK,
	GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS,
	GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK,
	GATE_CLKSFI_FSYS2_ETHERNET,
	GATE_CLKSFI_FSYS2_BUS,
	CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK,
	CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK,
	CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK,
	CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK,
	GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1,
	GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK,
	GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM,
	GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK,
	GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK,
	GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK,
	GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK,
	GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK,
	GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK,
	GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS,
	GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS,
	GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK,
	GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK,
	GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK,
	GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK,
	CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK,
	GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK,
	GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN,
	GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK,
	GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK,
	CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK,
	GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM,
	GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM,
	GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM,
	GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK,
	GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK,
	GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0,
	GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0,
	GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0,
	GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1,
	GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1,
	GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1,
	GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00,
	GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10,
	GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00,
	GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10,
	GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10,
	GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00,
	GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00,
	GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10,
	GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK,
	GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK,
	GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK,
	CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK,
	GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK,
	GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK,
	GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK,
	GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK,
	GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK,
	GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK,
	GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1,
	GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK,
	GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM,
	GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS,
	GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
