Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\10791\cpu_checker\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "C:\Users\10791\cpu_checker\cpu_checker.v".
    Found 2-bit register for signal <type>.
    Found 3-bit register for signal <count>.
    Found 4-bit register for signal <state>.
    Found 2-bit adder for signal <type[1]_GND_1_o_add_49_OUT> created at line 150.
    Found 2-bit adder for signal <type[1]_PWR_1_o_add_52_OUT> created at line 157.
    Found 4-bit adder for signal <state[3]_GND_1_o_add_79_OUT> created at line 200.
    Found 3-bit adder for signal <count[2]_GND_1_o_add_155_OUT> created at line 340.
    Found 4-bit adder for signal <state[3]_GND_1_o_add_171_OUT> created at line 370.
    Found 3-bit 4-to-1 multiplexer for signal <GND_1_o_GND_1_o_mux_114_OUT> created at line 219.
    Found 4-bit 4-to-1 multiplexer for signal <GND_1_o_GND_1_o_mux_115_OUT> created at line 219.
    Found 2-bit 4-to-1 multiplexer for signal <GND_1_o_GND_1_o_mux_116_OUT> created at line 219.
    Found 4-bit 13-to-1 multiplexer for signal <GND_1_o_state[3]_mux_209_OUT> created at line 60.
    Found 3-bit comparator lessequal for signal <n0006> created at line 63
    Found 3-bit comparator lessequal for signal <n0011> created at line 69
    Found 3-bit comparator lessequal for signal <n0037> created at line 179
    Found 3-bit comparator lessequal for signal <n0043> created at line 197
    Found 3-bit comparator greater for signal <count[2]_PWR_1_o_LessThan_155_o> created at line 338
    Found 8-bit comparator lessequal for signal <n0085> created at line 344
    Found 8-bit comparator lessequal for signal <n0087> created at line 344
    Found 8-bit comparator lessequal for signal <n0090> created at line 344
    Found 8-bit comparator lessequal for signal <n0092> created at line 344
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 3
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 9
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 47
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 13-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 9
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 47
 2-bit 2-to-1 multiplexer                              : 14
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 13-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 5.
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop state_0 has been replicated 1 time(s)
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)
FlipFlop state_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 114
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT4                        : 8
#      LUT5                        : 24
#      LUT6                        : 63
#      MUXF7                       : 8
# FlipFlops/Latches                : 14
#      FDR                         : 8
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of   4800     0%  
 Number of Slice LUTs:                  105  out of   2400     4%  
    Number used as Logic:               105  out of   2400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    109
   Number with an unused Flip Flop:      95  out of    109    87%  
   Number with an unused LUT:             4  out of    109     3%  
   Number of fully used LUT-FF pairs:    10  out of    109     9%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    132     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.524ns (Maximum Frequency: 181.027MHz)
   Minimum input arrival time before clock: 9.302ns
   Maximum output required time after clock: 5.669ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.524ns (frequency: 181.027MHz)
  Total number of paths / destination ports: 842 / 20
-------------------------------------------------------------------------
Delay:               5.524ns (Levels of Logic = 5)
  Source:            count_1 (FF)
  Destination:       state_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_1 to state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.233  count_1 (count_1)
     LUT6:I3->O            7   0.205   0.878  char[7]_GND_1_o_AND_16_o1 (char[7]_GND_1_o_AND_16_o)
     LUT3:I1->O            1   0.203   0.684  Mmux_GND_1_o_GND_1_o_mux_115_OUT84_SW1 (N23)
     LUT6:I4->O            1   0.203   0.580  Mmux_GND_1_o_GND_1_o_mux_115_OUT84 (GND_1_o_GND_1_o_mux_115_OUT<3>)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_state[3]_mux_209_OUT_63 (Mmux_GND_1_o_state[3]_mux_209_OUT_63)
     LUT5:I4->O            2   0.205   0.000  state<3>3 (GND_1_o_state[3]_mux_209_OUT<3>)
     FDR:D                     0.102          state_3
    ----------------------------------------
    Total                      5.524ns (1.570ns logic, 3.954ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2624 / 34
-------------------------------------------------------------------------
Offset:              9.302ns (Levels of Logic = 8)
  Source:            char<7> (PAD)
  Destination:       state_3 (FF)
  Destination Clock: clk rising

  Data Path: char<7> to state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.002  char_7_IBUF (char_7_IBUF)
     LUT3:I0->O           15   0.205   1.326  GND_1_o_char[7]_AND_28_o21 (GND_1_o_char[7]_AND_28_o2)
     LUT5:I0->O           11   0.203   0.883  GND_1_o_char[7]_AND_28_o1 (GND_1_o_char[7]_AND_28_o)
     LUT6:I5->O           13   0.205   1.297  GND_1_o_GND_1_o_OR_20_o (GND_1_o_GND_1_o_OR_20_o)
     LUT6:I0->O            3   0.203   0.879  Mmux_GND_1_o_state[3]_mux_167_OUT41 (GND_1_o_state[3]_mux_167_OUT<3>)
     LUT6:I3->O            1   0.205   0.580  Mmux_GND_1_o_GND_1_o_mux_115_OUT84 (GND_1_o_GND_1_o_mux_115_OUT<3>)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_state[3]_mux_209_OUT_63 (Mmux_GND_1_o_state[3]_mux_209_OUT_63)
     LUT5:I4->O            2   0.205   0.000  state<3>3 (GND_1_o_state[3]_mux_209_OUT<3>)
     FDR:D                     0.102          state_3
    ----------------------------------------
    Total                      9.302ns (2.755ns logic, 6.547ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              5.669ns (Levels of Logic = 2)
  Source:            state_0 (FF)
  Destination:       format_type<1> (PAD)
  Source Clock:      clk rising

  Data Path: state_0 to format_type<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             47   0.447   1.869  state_0 (state_0)
     LUT6:I0->O            1   0.203   0.579  Mmux_format_type21 (format_type_1_OBUF)
     OBUF:I->O                 2.571          format_type_1_OBUF (format_type<1>)
    ----------------------------------------
    Total                      5.669ns (3.221ns logic, 2.448ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.524|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.53 secs
 
--> 

Total memory usage is 4509304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

