<profile>

<section name = "Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_k'" level="0">
<item name = "Date">Mon Jan 12 11:58:11 2026
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">ls_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.211 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">134, 134, 1.340 us, 1.340 us, 134, 134, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_k">132, 132, 7, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 76, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 256, 417, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 255, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_no_dsp_1_U8">fadd_32ns_32ns_32_3_no_dsp_1, 0, 0, 128, 340, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U9">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_156_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln29_fu_166_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln30_fu_189_p2">+, 0, 0, 19, 12, 12</column>
<column name="icmp_ln27_1_fu_200_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln27_fu_150_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_v9_load">9, 2, 32, 64</column>
<column name="k_fu_52">9, 2, 7, 14</column>
<column name="v9_fu_48">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_addr_reg_234">12, 0, 12, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln27_1_reg_253">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_239">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_239_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_fu_52">7, 0, 7, 0</column>
<column name="v10_reg_277">32, 0, 32, 0</column>
<column name="v8_reg_267">32, 0, 32, 0</column>
<column name="v9_fu_48">32, 0, 32, 0</column>
<column name="C_addr_reg_234">64, 32, 12, 0</column>
<column name="icmp_ln27_1_reg_253">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_gemm_relu_Pipeline_l_k, return value</column>
<column name="C_load">in, 32, ap_none, C_load, scalar</column>
<column name="C_address0">out, 12, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 32, ap_memory, C, array</column>
<column name="empty">in, 12, ap_none, empty, scalar</column>
<column name="zext_ln29">in, 12, ap_none, zext_ln29, scalar</column>
<column name="buf0_address0">out, 12, ap_memory, buf0, array</column>
<column name="buf0_ce0">out, 1, ap_memory, buf0, array</column>
<column name="buf0_q0">in, 32, ap_memory, buf0, array</column>
<column name="zext_ln26">in, 7, ap_none, zext_ln26, scalar</column>
<column name="buf1_address0">out, 12, ap_memory, buf1, array</column>
<column name="buf1_ce0">out, 1, ap_memory, buf1, array</column>
<column name="buf1_q0">in, 32, ap_memory, buf1, array</column>
</table>
</item>
</section>
</profile>
