// Seed: 1715292702
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_4 = (1'b0 - id_3) ? 1 : id_3;
  assign id_4 = id_2;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wand id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri1 id_18,
    input supply0 id_19,
    output wor id_20,
    input wor id_21,
    output supply0 id_22,
    input wor id_23
    , id_33, id_34,
    input wor id_24,
    input wire id_25,
    input tri0 id_26,
    input wand id_27,
    output wor id_28,
    output tri0 id_29
    , id_35,
    output tri0 id_30,
    input tri0 id_31
);
  assign id_33[""] = id_25;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_2,
      id_4,
      id_29
  );
endmodule
