// Seed: 2649693957
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  assign module_1.id_1 = 0;
  wire [-1 : ""] id_6;
  always @(posedge id_3 * -1 - -1 or -1 == 1 < -1) begin : LABEL_0
    #1;
  end
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6
);
  assign id_6 = id_4;
  assign id_5 = {1'd0, id_1, 1};
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_1,
      id_5
  );
endmodule
