{"children":[{"children":[{"data":[583,1324,0,0,73],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 448 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"448b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[56,180,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 5 bits and depth 1","type":"text"},{"text":"4 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n4 regs, 5 width by 1 depth,\n4 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (kernel_3mm.cpp:23)","type":"resource"},{"data":[56,180,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 5 bits and depth 1","type":"text"},{"text":"4 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n4 regs, 5 width by 1 depth,\n4 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (kernel_3mm.cpp:23)","type":"resource"},{"data":[42,135,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 5 bits and depth 1","type":"text"},{"text":"3 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n3 regs, 5 width by 1 depth,\n3 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k' (kernel_3mm.cpp:23)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'tmp' (kernel_3mm.cpp:42)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'tmp' (kernel_3mm.cpp:51)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'tmp' (kernel_3mm.cpp:60)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:16 (A_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:17 (B_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:18 (C_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:19 (D_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:20 (E_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:21 (F_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_3mm.cpp:22 (G_local)","type":"resource"},{"children":[{"count":15,"data":[393,2653,1,0,107],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[393,2653,1,0,107],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"14"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":14}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"52"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"52"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"52"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"52"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":52}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"53"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"53"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"53"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":53}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:53","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"54"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":54}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"57"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":57}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"58"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":58}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"60"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":60}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"61"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"61"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"61"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"61"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":61}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"62"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"62"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"62"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":62}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:62","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"63"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":63}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:63","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"25"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":25}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"66"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":66}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"68"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"68"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"68"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"68"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":68}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:68","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"70"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"70"}]],"name":"Store","type":"resource"}],"data":[60,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":70}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:70","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"73"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":73}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:73","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"27"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"27"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"27"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"27"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":27}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"29"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"29"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":29}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"30"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"30"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":30}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"31"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"31"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":31}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"32"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"32"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":32}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"33"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"33"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":33}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"34"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"34"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":34}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"35"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"35"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":35}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"48"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":48}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"42"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":42}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:42","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"49"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":49}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:49","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"43"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"43"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"43"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"43"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":43}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"44"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"44"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"44"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":44}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"45"}]],"name":"Store","type":"resource"}],"data":[37,27,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":45}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":"51"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp","line":51}]],"name":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp:51","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3836,7006,8,4.5,229],"debug":[[{"filename":"kernel_3mm.cpp","line":16}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"kernel_3mm","total_kernel_resources":[3836,7006,8,4.5,229],"total_percent":[1.28038,0.985019,0.409995,0.294877,0.329381],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[3836,7006,8,4.5,229],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[3836,7006,8,5,229],"total_percent":[1.28038,0.985019,0.409995,0.294877,0.329381],"type":"module"}