Info: Start Nativelink Simulation process
Info: NativeLink has detected Verilog design -- Verilog simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  stratixii
Quartus root          :  c:/altera/91/quartus/bin/
Quartus sim root      :  c:/altera/91/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  divider_NbyM.vo
Sim SDF file          :  divider_NbyM__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/altera/91/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File divider_NbyM_run_msim_rtl_verilog.do already exists - backing up current file as divider_NbyM_run_msim_rtl_verilog.do.bak11
Info: Spawning ModelSim Simulation software 
