

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_NTT_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.544 us|  0.544 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NTT_COL_LOOP  |       66|       66|         4|          1|          1|    64|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    148|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      88|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U206  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln296_fu_414_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln299_1_fu_446_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln299_fu_430_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln300_fu_486_p2    |         +|   0|  0|  13|          10|          10|
    |sub_ln299_fu_424_p2    |         -|   0|  0|  14|           6|           6|
    |and_ln299_fu_436_p2    |       and|   0|  0|   6|           6|           6|
    |ap_condition_224       |       and|   0|  0|   2|           1|           1|
    |icmp_ln296_fu_408_p2   |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|          54|          46|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DataRAM_1_address0       |  14|          3|   13|         39|
    |DataRAM_2_address0       |  14|          3|   13|         39|
    |DataRAM_3_address0       |  14|          3|   13|         39|
    |DataRAM_4_address0       |  14|          3|   13|         39|
    |DataRAM_5_address0       |  14|          3|   13|         39|
    |DataRAM_6_address0       |  14|          3|   13|         39|
    |DataRAM_7_address0       |  14|          3|   13|         39|
    |DataRAM_address0         |  14|          3|   13|         39|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_10    |   9|          2|    7|         14|
    |l_fu_94                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 148|         32|  120|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln299_1_reg_570               |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_576                     |   2|   0|    2|          0|
    |empty_reg_576_pp0_iter2_reg       |   2|   0|    2|          0|
    |l_10_reg_557                      |   7|   0|    7|          0|
    |l_10_reg_557_pp0_iter1_reg        |   7|   0|    7|          0|
    |l_fu_94                           |   7|   0|    7|          0|
    |lshr_ln296_1_reg_660              |   4|   0|    4|          0|
    |reg_388                           |  32|   0|   32|          0|
    |trunc_ln300_reg_552               |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  88|   0|   88|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_NTT_COL_LOOP|  return value|
|trunc_ln16           |   in|    6|     ap_none|                     trunc_ln16|        scalar|
|shl_cast_mid2        |   in|    6|     ap_none|                  shl_cast_mid2|        scalar|
|mul_ln296            |   in|   10|     ap_none|                      mul_ln296|        scalar|
|ReadAddr_address0    |  out|    6|   ap_memory|                       ReadAddr|         array|
|ReadAddr_ce0         |  out|    1|   ap_memory|                       ReadAddr|         array|
|ReadAddr_we0         |  out|    1|   ap_memory|                       ReadAddr|         array|
|ReadAddr_d0          |  out|   10|   ap_memory|                       ReadAddr|         array|
|sub_ln300            |   in|   41|     ap_none|                      sub_ln300|        scalar|
|DataRAM_address0     |  out|   13|   ap_memory|                        DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_q0           |   in|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_1_address0   |  out|   13|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                      DataRAM_1|         array|
|DataRAM_2_address0   |  out|   13|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                      DataRAM_2|         array|
|DataRAM_3_address0   |  out|   13|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_q0         |   in|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_4_address0   |  out|   13|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                      DataRAM_4|         array|
|DataRAM_5_address0   |  out|   13|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                      DataRAM_5|         array|
|DataRAM_6_address0   |  out|   13|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_q0         |   in|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_7_address0   |  out|   13|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                      DataRAM_7|         array|
|tmp_263              |   in|   10|     ap_none|                        tmp_263|        scalar|
|ReadData_address0    |  out|    4|   ap_memory|                       ReadData|         array|
|ReadData_ce0         |  out|    1|   ap_memory|                       ReadData|         array|
|ReadData_we0         |  out|    1|   ap_memory|                       ReadData|         array|
|ReadData_d0          |  out|   32|   ap_memory|                       ReadData|         array|
|ReadData_1_address0  |  out|    4|   ap_memory|                     ReadData_1|         array|
|ReadData_1_ce0       |  out|    1|   ap_memory|                     ReadData_1|         array|
|ReadData_1_we0       |  out|    1|   ap_memory|                     ReadData_1|         array|
|ReadData_1_d0        |  out|   32|   ap_memory|                     ReadData_1|         array|
|ReadData_2_address0  |  out|    4|   ap_memory|                     ReadData_2|         array|
|ReadData_2_ce0       |  out|    1|   ap_memory|                     ReadData_2|         array|
|ReadData_2_we0       |  out|    1|   ap_memory|                     ReadData_2|         array|
|ReadData_2_d0        |  out|   32|   ap_memory|                     ReadData_2|         array|
|ReadData_3_address0  |  out|    4|   ap_memory|                     ReadData_3|         array|
|ReadData_3_ce0       |  out|    1|   ap_memory|                     ReadData_3|         array|
|ReadData_3_we0       |  out|    1|   ap_memory|                     ReadData_3|         array|
|ReadData_3_d0        |  out|   32|   ap_memory|                     ReadData_3|         array|
|select_ln291_1       |   in|    1|     ap_none|                 select_ln291_1|        scalar|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 7 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln291_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln291_1"   --->   Operation 8 'read' 'select_ln291_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_263_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_263"   --->   Operation 9 'read' 'tmp_263_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln300_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln300"   --->   Operation 10 'read' 'sub_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln296_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln296"   --->   Operation 11 'read' 'mul_ln296_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_cast_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_cast_mid2"   --->   Operation 12 'read' 'shl_cast_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln16_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln16"   --->   Operation 13 'read' 'trunc_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i41 %sub_ln300_read" [Crypto1.cpp:300]   --->   Operation 14 'trunc' 'trunc_ln300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %l"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body539"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_10 = load i7 %l"   --->   Operation 17 'load' 'l_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln296 = icmp_eq  i7 %l_10, i7 64" [Crypto1.cpp:296]   --->   Operation 19 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln296 = add i7 %l_10, i7 1" [Crypto1.cpp:296]   --->   Operation 20 'add' 'add_ln296' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body539.split, void %VITIS_LOOP_311_1.exitStub" [Crypto1.cpp:296]   --->   Operation 21 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_487 = trunc i7 %l_10"   --->   Operation 22 'trunc' 'empty_487' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %select_ln291_1_read, void %if.else, void %if.then" [Crypto1.cpp:298]   --->   Operation 23 'br' 'br_ln298' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc573"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln296 & !select_ln291_1_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%sub_ln299 = sub i6 %empty_487, i6 %trunc_ln16_read" [Crypto1.cpp:299]   --->   Operation 25 'sub' 'sub_ln299' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln299 = add i6 %shl_cast_mid2_read, i6 63" [Crypto1.cpp:299]   --->   Operation 26 'add' 'add_ln299' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln299_1)   --->   "%and_ln299 = and i6 %sub_ln299, i6 %add_ln299" [Crypto1.cpp:299]   --->   Operation 27 'and' 'and_ln299' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln299_1)   --->   "%zext_ln299 = zext i6 %and_ln299" [Crypto1.cpp:299]   --->   Operation 28 'zext' 'zext_ln299' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln299_1 = add i10 %zext_ln299, i10 %mul_ln296_read" [Crypto1.cpp:299]   --->   Operation 29 'add' 'add_ln299_1' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc573" [Crypto1.cpp:301]   --->   Operation 30 'br' 'br_ln301' <Predicate = (!icmp_ln296 & select_ln291_1_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln296 = store i7 %add_ln296, i7 %l" [Crypto1.cpp:296]   --->   Operation 31 'store' 'store_ln296' <Predicate = (!icmp_ln296)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.body539" [Crypto1.cpp:296]   --->   Operation 32 'br' 'br_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%l_cast77 = zext i7 %l_10"   --->   Operation 33 'zext' 'l_cast77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i7 %l_10"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_488 = trunc i7 %l_10"   --->   Operation 35 'trunc' 'empty_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_263_read, i3 %empty_488" [Crypto1.cpp:302]   --->   Operation 36 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i13 %tmp_67" [Crypto1.cpp:302]   --->   Operation 37 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 38 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 39 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 40 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 41 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 42 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 43 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 44 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 45 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%DataRAM_load_10 = load i13 %DataRAM_addr" [Crypto1.cpp:302]   --->   Operation 46 'load' 'DataRAM_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%DataRAM_1_load_10 = load i13 %DataRAM_1_addr" [Crypto1.cpp:302]   --->   Operation 47 'load' 'DataRAM_1_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%DataRAM_2_load_10 = load i13 %DataRAM_2_addr" [Crypto1.cpp:302]   --->   Operation 48 'load' 'DataRAM_2_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%DataRAM_3_load_10 = load i13 %DataRAM_3_addr" [Crypto1.cpp:302]   --->   Operation 49 'load' 'DataRAM_3_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%DataRAM_4_load_10 = load i13 %DataRAM_4_addr" [Crypto1.cpp:302]   --->   Operation 50 'load' 'DataRAM_4_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%DataRAM_5_load_10 = load i13 %DataRAM_5_addr" [Crypto1.cpp:302]   --->   Operation 51 'load' 'DataRAM_5_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%DataRAM_6_load_10 = load i13 %DataRAM_6_addr" [Crypto1.cpp:302]   --->   Operation 52 'load' 'DataRAM_6_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%DataRAM_7_load_10 = load i13 %DataRAM_7_addr" [Crypto1.cpp:302]   --->   Operation 53 'load' 'DataRAM_7_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln302 = switch i2 %empty, void %arrayidx572.case.3, i2 0, void %arrayidx572.case.0, i2 1, void %arrayidx572.case.1, i2 2, void %arrayidx572.case.2" [Crypto1.cpp:302]   --->   Operation 54 'switch' 'switch_ln302' <Predicate = (!select_ln291_1_read)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_cast77" [Crypto1.cpp:299]   --->   Operation 55 'getelementptr' 'ReadAddr_addr' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln299 = store i10 %add_ln299_1, i6 %ReadAddr_addr" [Crypto1.cpp:299]   --->   Operation 56 'store' 'store_ln299' <Predicate = (select_ln291_1_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln300 = add i10 %trunc_ln300, i10 %add_ln299_1" [Crypto1.cpp:300]   --->   Operation 57 'add' 'add_ln300' <Predicate = (select_ln291_1_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln300, i3 %empty_488" [Crypto1.cpp:300]   --->   Operation 58 'bitconcatenate' 'tmp_68' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i13 %tmp_68" [Crypto1.cpp:300]   --->   Operation 59 'zext' 'zext_ln300' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_addr_14 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 60 'getelementptr' 'DataRAM_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_14 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 61 'getelementptr' 'DataRAM_1_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_14 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 62 'getelementptr' 'DataRAM_2_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_14 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 63 'getelementptr' 'DataRAM_3_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_14 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 64 'getelementptr' 'DataRAM_4_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_14 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 65 'getelementptr' 'DataRAM_5_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_14 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 66 'getelementptr' 'DataRAM_6_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_14 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 67 'getelementptr' 'DataRAM_7_addr_14' <Predicate = (select_ln291_1_read)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr_14" [Crypto1.cpp:300]   --->   Operation 68 'load' 'DataRAM_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr_14" [Crypto1.cpp:300]   --->   Operation 69 'load' 'DataRAM_1_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr_14" [Crypto1.cpp:300]   --->   Operation 70 'load' 'DataRAM_2_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr_14" [Crypto1.cpp:300]   --->   Operation 71 'load' 'DataRAM_3_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr_14" [Crypto1.cpp:300]   --->   Operation 72 'load' 'DataRAM_4_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr_14" [Crypto1.cpp:300]   --->   Operation 73 'load' 'DataRAM_5_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr_14" [Crypto1.cpp:300]   --->   Operation 74 'load' 'DataRAM_6_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr_14" [Crypto1.cpp:300]   --->   Operation 75 'load' 'DataRAM_7_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 76 [1/1] (1.86ns)   --->   "%switch_ln300 = switch i2 %empty, void %arrayidx572.case.3330, i2 0, void %arrayidx572.case.0327, i2 1, void %arrayidx572.case.1328, i2 2, void %arrayidx572.case.2329" [Crypto1.cpp:300]   --->   Operation 76 'switch' 'switch_ln300' <Predicate = (select_ln291_1_read)> <Delay = 1.86>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l_10, i32 3, i32 5" [Crypto1.cpp:296]   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln296_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l_10, i32 2, i32 5" [Crypto1.cpp:296]   --->   Operation 78 'partselect' 'lshr_ln296_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%DataRAM_load_10 = load i13 %DataRAM_addr" [Crypto1.cpp:302]   --->   Operation 79 'load' 'DataRAM_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%DataRAM_1_load_10 = load i13 %DataRAM_1_addr" [Crypto1.cpp:302]   --->   Operation 80 'load' 'DataRAM_1_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%DataRAM_2_load_10 = load i13 %DataRAM_2_addr" [Crypto1.cpp:302]   --->   Operation 81 'load' 'DataRAM_2_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%DataRAM_3_load_10 = load i13 %DataRAM_3_addr" [Crypto1.cpp:302]   --->   Operation 82 'load' 'DataRAM_3_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_4_load_10 = load i13 %DataRAM_4_addr" [Crypto1.cpp:302]   --->   Operation 83 'load' 'DataRAM_4_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_5_load_10 = load i13 %DataRAM_5_addr" [Crypto1.cpp:302]   --->   Operation 84 'load' 'DataRAM_5_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_6_load_10 = load i13 %DataRAM_6_addr" [Crypto1.cpp:302]   --->   Operation 85 'load' 'DataRAM_6_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_7_load_10 = load i13 %DataRAM_7_addr" [Crypto1.cpp:302]   --->   Operation 86 'load' 'DataRAM_7_load_10' <Predicate = (!select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 87 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_10, i32 %DataRAM_1_load_10, i32 %DataRAM_2_load_10, i32 %DataRAM_3_load_10, i32 %DataRAM_4_load_10, i32 %DataRAM_5_load_10, i32 %DataRAM_6_load_10, i32 %DataRAM_7_load_10, i3 %trunc_ln" [Crypto1.cpp:302]   --->   Operation 87 'mux' 'tmp_s' <Predicate = (!select_ln291_1_read)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr_14" [Crypto1.cpp:300]   --->   Operation 88 'load' 'DataRAM_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr_14" [Crypto1.cpp:300]   --->   Operation 89 'load' 'DataRAM_1_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr_14" [Crypto1.cpp:300]   --->   Operation 90 'load' 'DataRAM_2_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr_14" [Crypto1.cpp:300]   --->   Operation 91 'load' 'DataRAM_3_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr_14" [Crypto1.cpp:300]   --->   Operation 92 'load' 'DataRAM_4_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr_14" [Crypto1.cpp:300]   --->   Operation 93 'load' 'DataRAM_5_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr_14" [Crypto1.cpp:300]   --->   Operation 94 'load' 'DataRAM_6_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr_14" [Crypto1.cpp:300]   --->   Operation 95 'load' 'DataRAM_7_load' <Predicate = (select_ln291_1_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 96 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln" [Crypto1.cpp:300]   --->   Operation 96 'mux' 'tmp' <Predicate = (select_ln291_1_read)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln296)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Crypto1.cpp:296]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Crypto1.cpp:296]   --->   Operation 98 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i4 %lshr_ln296_1" [Crypto1.cpp:296]   --->   Operation 99 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 100 'getelementptr' 'ReadData_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 101 'getelementptr' 'ReadData_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 102 'getelementptr' 'ReadData_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 103 'getelementptr' 'ReadData_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_s, i4 %ReadData_2_addr" [Crypto1.cpp:302]   --->   Operation 104 'store' 'store_ln302' <Predicate = (!select_ln291_1_read & empty == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.exit" [Crypto1.cpp:302]   --->   Operation 105 'br' 'br_ln302' <Predicate = (!select_ln291_1_read & empty == 2)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_s, i4 %ReadData_1_addr" [Crypto1.cpp:302]   --->   Operation 106 'store' 'store_ln302' <Predicate = (!select_ln291_1_read & empty == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.exit" [Crypto1.cpp:302]   --->   Operation 107 'br' 'br_ln302' <Predicate = (!select_ln291_1_read & empty == 1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_s, i4 %ReadData_addr" [Crypto1.cpp:302]   --->   Operation 108 'store' 'store_ln302' <Predicate = (!select_ln291_1_read & empty == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.exit" [Crypto1.cpp:302]   --->   Operation 109 'br' 'br_ln302' <Predicate = (!select_ln291_1_read & empty == 0)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_s, i4 %ReadData_3_addr" [Crypto1.cpp:302]   --->   Operation 110 'store' 'store_ln302' <Predicate = (!select_ln291_1_read & empty == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.exit" [Crypto1.cpp:302]   --->   Operation 111 'br' 'br_ln302' <Predicate = (!select_ln291_1_read & empty == 3)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp, i4 %ReadData_2_addr" [Crypto1.cpp:300]   --->   Operation 112 'store' 'store_ln300' <Predicate = (select_ln291_1_read & empty == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.exit326" [Crypto1.cpp:300]   --->   Operation 113 'br' 'br_ln300' <Predicate = (select_ln291_1_read & empty == 2)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp, i4 %ReadData_1_addr" [Crypto1.cpp:300]   --->   Operation 114 'store' 'store_ln300' <Predicate = (select_ln291_1_read & empty == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.exit326" [Crypto1.cpp:300]   --->   Operation 115 'br' 'br_ln300' <Predicate = (select_ln291_1_read & empty == 1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp, i4 %ReadData_addr" [Crypto1.cpp:300]   --->   Operation 116 'store' 'store_ln300' <Predicate = (select_ln291_1_read & empty == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.exit326" [Crypto1.cpp:300]   --->   Operation 117 'br' 'br_ln300' <Predicate = (select_ln291_1_read & empty == 0)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp, i4 %ReadData_3_addr" [Crypto1.cpp:300]   --->   Operation 118 'store' 'store_ln300' <Predicate = (select_ln291_1_read & empty == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.exit326" [Crypto1.cpp:300]   --->   Operation 119 'br' 'br_ln300' <Predicate = (select_ln291_1_read & empty == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_cast_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln296]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadAddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_ln300]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_263]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ReadData_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ReadData_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ReadData_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ select_ln291_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l                       (alloca           ) [ 01000]
select_ln291_1_read     (read             ) [ 01111]
tmp_263_read            (read             ) [ 01100]
sub_ln300_read          (read             ) [ 00000]
mul_ln296_read          (read             ) [ 00000]
shl_cast_mid2_read      (read             ) [ 00000]
trunc_ln16_read         (read             ) [ 00000]
trunc_ln300             (trunc            ) [ 01100]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
l_10                    (load             ) [ 01110]
specpipeline_ln0        (specpipeline     ) [ 00000]
icmp_ln296              (icmp             ) [ 01110]
add_ln296               (add              ) [ 00000]
br_ln296                (br               ) [ 00000]
empty_487               (trunc            ) [ 00000]
br_ln298                (br               ) [ 00000]
br_ln0                  (br               ) [ 00000]
sub_ln299               (sub              ) [ 00000]
add_ln299               (add              ) [ 00000]
and_ln299               (and              ) [ 00000]
zext_ln299              (zext             ) [ 00000]
add_ln299_1             (add              ) [ 01100]
br_ln301                (br               ) [ 00000]
store_ln296             (store            ) [ 00000]
br_ln296                (br               ) [ 00000]
l_cast77                (zext             ) [ 00000]
empty                   (trunc            ) [ 01011]
empty_488               (trunc            ) [ 00000]
tmp_67                  (bitconcatenate   ) [ 00000]
zext_ln302              (zext             ) [ 00000]
DataRAM_addr            (getelementptr    ) [ 01010]
DataRAM_1_addr          (getelementptr    ) [ 01010]
DataRAM_2_addr          (getelementptr    ) [ 01010]
DataRAM_3_addr          (getelementptr    ) [ 01010]
DataRAM_4_addr          (getelementptr    ) [ 01010]
DataRAM_5_addr          (getelementptr    ) [ 01010]
DataRAM_6_addr          (getelementptr    ) [ 01010]
DataRAM_7_addr          (getelementptr    ) [ 01010]
switch_ln302            (switch           ) [ 00000]
ReadAddr_addr           (getelementptr    ) [ 00000]
store_ln299             (store            ) [ 00000]
add_ln300               (add              ) [ 00000]
tmp_68                  (bitconcatenate   ) [ 00000]
zext_ln300              (zext             ) [ 00000]
DataRAM_addr_14         (getelementptr    ) [ 01010]
DataRAM_1_addr_14       (getelementptr    ) [ 01010]
DataRAM_2_addr_14       (getelementptr    ) [ 01010]
DataRAM_3_addr_14       (getelementptr    ) [ 01010]
DataRAM_4_addr_14       (getelementptr    ) [ 01010]
DataRAM_5_addr_14       (getelementptr    ) [ 01010]
DataRAM_6_addr_14       (getelementptr    ) [ 01010]
DataRAM_7_addr_14       (getelementptr    ) [ 01010]
switch_ln300            (switch           ) [ 00000]
trunc_ln                (partselect       ) [ 00000]
lshr_ln296_1            (partselect       ) [ 01001]
DataRAM_load_10         (load             ) [ 00000]
DataRAM_1_load_10       (load             ) [ 00000]
DataRAM_2_load_10       (load             ) [ 00000]
DataRAM_3_load_10       (load             ) [ 00000]
DataRAM_4_load_10       (load             ) [ 00000]
DataRAM_5_load_10       (load             ) [ 00000]
DataRAM_6_load_10       (load             ) [ 00000]
DataRAM_7_load_10       (load             ) [ 00000]
tmp_s                   (mux              ) [ 01001]
DataRAM_load            (load             ) [ 00000]
DataRAM_1_load          (load             ) [ 00000]
DataRAM_2_load          (load             ) [ 00000]
DataRAM_3_load          (load             ) [ 00000]
DataRAM_4_load          (load             ) [ 00000]
DataRAM_5_load          (load             ) [ 00000]
DataRAM_6_load          (load             ) [ 00000]
DataRAM_7_load          (load             ) [ 00000]
tmp                     (mux              ) [ 01001]
speclooptripcount_ln296 (speclooptripcount) [ 00000]
specloopname_ln296      (specloopname     ) [ 00000]
zext_ln296              (zext             ) [ 00000]
ReadData_addr           (getelementptr    ) [ 00000]
ReadData_1_addr         (getelementptr    ) [ 00000]
ReadData_2_addr         (getelementptr    ) [ 00000]
ReadData_3_addr         (getelementptr    ) [ 00000]
store_ln302             (store            ) [ 00000]
br_ln302                (br               ) [ 00000]
store_ln302             (store            ) [ 00000]
br_ln302                (br               ) [ 00000]
store_ln302             (store            ) [ 00000]
br_ln302                (br               ) [ 00000]
store_ln302             (store            ) [ 00000]
br_ln302                (br               ) [ 00000]
store_ln300             (store            ) [ 00000]
br_ln300                (br               ) [ 00000]
store_ln300             (store            ) [ 00000]
br_ln300                (br               ) [ 00000]
store_ln300             (store            ) [ 00000]
br_ln300                (br               ) [ 00000]
store_ln300             (store            ) [ 00000]
br_ln300                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_cast_mid2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_cast_mid2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln296">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ReadAddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadAddr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub_ln300">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln300"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataRAM_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataRAM_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataRAM_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataRAM_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_263">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_263"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ReadData">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ReadData_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ReadData_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ReadData_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadData_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="select_ln291_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln291_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="l_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln291_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln291_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_263_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_263_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_ln300_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="41" slack="0"/>
<pin id="112" dir="0" index="1" bw="41" slack="0"/>
<pin id="113" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln300_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln296_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln296_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shl_cast_mid2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_cast_mid2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln16_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln16_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="DataRAM_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="DataRAM_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="13" slack="0"/>
<pin id="145" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DataRAM_2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="DataRAM_3_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="DataRAM_4_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="DataRAM_5_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="13" slack="0"/>
<pin id="173" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="DataRAM_6_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="DataRAM_7_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_load_10/2 DataRAM_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_1_load_10/2 DataRAM_1_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_2_load_10/2 DataRAM_2_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_3_load_10/2 DataRAM_3_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_4_load_10/2 DataRAM_4_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_5_load_10/2 DataRAM_5_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_6_load_10/2 DataRAM_6_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataRAM_7_load_10/2 DataRAM_7_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ReadAddr_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadAddr_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln299_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="1"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="DataRAM_addr_14_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="13" slack="0"/>
<pin id="255" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr_14/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="DataRAM_1_addr_14_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="13" slack="0"/>
<pin id="262" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_14/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="DataRAM_2_addr_14_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_14/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="DataRAM_3_addr_14_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr_14/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="DataRAM_4_addr_14_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="13" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_14/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="DataRAM_5_addr_14_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="13" slack="0"/>
<pin id="290" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_14/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="DataRAM_6_addr_14_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="13" slack="0"/>
<pin id="297" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr_14/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="DataRAM_7_addr_14_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="13" slack="0"/>
<pin id="304" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_14/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="ReadData_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_addr/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="ReadData_1_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_1_addr/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="ReadData_2_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_2_addr/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="ReadData_3_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ReadData_3_addr/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/4 store_ln300/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/4 store_ln300/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/4 store_ln300/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/4 store_ln300/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="32" slack="0"/>
<pin id="372" dir="0" index="4" bw="32" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="0"/>
<pin id="374" dir="0" index="6" bw="32" slack="0"/>
<pin id="375" dir="0" index="7" bw="32" slack="0"/>
<pin id="376" dir="0" index="8" bw="32" slack="0"/>
<pin id="377" dir="0" index="9" bw="3" slack="0"/>
<pin id="378" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 tmp/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln300_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="41" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln0_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="l_10_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_10/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln296_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln296_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_487_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_487/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sub_ln299_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln299/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln299_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln299_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln299/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln299_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln299/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln299_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln296_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="l_cast77_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast77/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="1"/>
<pin id="463" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_488_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_488/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_67_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="13" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="1"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln302_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln302/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln300_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="1"/>
<pin id="488" dir="0" index="1" bw="10" slack="1"/>
<pin id="489" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_68_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln300_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="7" slack="2"/>
<pin id="513" dir="0" index="2" bw="3" slack="0"/>
<pin id="514" dir="0" index="3" bw="4" slack="0"/>
<pin id="515" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln296_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="2"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="4" slack="0"/>
<pin id="525" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln296_1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln296_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="l_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="543" class="1005" name="select_ln291_1_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln291_1_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_263_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="1"/>
<pin id="549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_263_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln300_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln300 "/>
</bind>
</comp>

<comp id="557" class="1005" name="l_10_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="1"/>
<pin id="559" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="l_10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln296_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln296 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln299_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="1"/>
<pin id="572" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln299_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="empty_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="2"/>
<pin id="578" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="580" class="1005" name="DataRAM_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="1"/>
<pin id="582" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="DataRAM_1_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="1"/>
<pin id="587" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="DataRAM_2_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="DataRAM_3_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="13" slack="1"/>
<pin id="597" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="DataRAM_4_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="1"/>
<pin id="602" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="DataRAM_5_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="1"/>
<pin id="607" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="DataRAM_6_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="1"/>
<pin id="612" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="DataRAM_7_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="1"/>
<pin id="617" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="DataRAM_addr_14_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="13" slack="1"/>
<pin id="622" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr_14 "/>
</bind>
</comp>

<comp id="625" class="1005" name="DataRAM_1_addr_14_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="1"/>
<pin id="627" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_14 "/>
</bind>
</comp>

<comp id="630" class="1005" name="DataRAM_2_addr_14_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="13" slack="1"/>
<pin id="632" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_14 "/>
</bind>
</comp>

<comp id="635" class="1005" name="DataRAM_3_addr_14_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="1"/>
<pin id="637" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr_14 "/>
</bind>
</comp>

<comp id="640" class="1005" name="DataRAM_4_addr_14_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="1"/>
<pin id="642" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_14 "/>
</bind>
</comp>

<comp id="645" class="1005" name="DataRAM_5_addr_14_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="13" slack="1"/>
<pin id="647" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_14 "/>
</bind>
</comp>

<comp id="650" class="1005" name="DataRAM_6_addr_14_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="1"/>
<pin id="652" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr_14 "/>
</bind>
</comp>

<comp id="655" class="1005" name="DataRAM_7_addr_14_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="1"/>
<pin id="657" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_14 "/>
</bind>
</comp>

<comp id="660" class="1005" name="lshr_ln296_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln296_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="134" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="141" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="148" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="155" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="162" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="169" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="176" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="183" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="251" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="308"><net_src comp="258" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="309"><net_src comp="265" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="310"><net_src comp="272" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="311"><net_src comp="279" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="312"><net_src comp="286" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="313"><net_src comp="293" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="329" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="322" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="315" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="336" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="379"><net_src comp="84" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="190" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="381"><net_src comp="196" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="382"><net_src comp="202" pin="3"/><net_sink comp="367" pin=3"/></net>

<net id="383"><net_src comp="208" pin="3"/><net_sink comp="367" pin=4"/></net>

<net id="384"><net_src comp="214" pin="3"/><net_sink comp="367" pin=5"/></net>

<net id="385"><net_src comp="220" pin="3"/><net_sink comp="367" pin=6"/></net>

<net id="386"><net_src comp="226" pin="3"/><net_sink comp="367" pin=7"/></net>

<net id="387"><net_src comp="232" pin="3"/><net_sink comp="367" pin=8"/></net>

<net id="391"><net_src comp="367" pin="10"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="399"><net_src comp="110" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="405" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="128" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="122" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="424" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="116" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="414" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="464" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="509"><net_src comp="498" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="519"><net_src comp="510" pin="4"/><net_sink comp="367" pin=9"/></net>

<net id="526"><net_src comp="80" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="82" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="539"><net_src comp="94" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="546"><net_src comp="98" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="104" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="555"><net_src comp="396" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="560"><net_src comp="405" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="569"><net_src comp="408" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="446" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="579"><net_src comp="461" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="134" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="588"><net_src comp="141" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="593"><net_src comp="148" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="598"><net_src comp="155" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="603"><net_src comp="162" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="608"><net_src comp="169" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="613"><net_src comp="176" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="618"><net_src comp="183" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="623"><net_src comp="251" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="628"><net_src comp="258" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="633"><net_src comp="265" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="638"><net_src comp="272" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="643"><net_src comp="279" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="648"><net_src comp="286" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="653"><net_src comp="293" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="658"><net_src comp="300" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="663"><net_src comp="520" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="529" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ReadAddr | {2 }
	Port: ReadData | {4 }
	Port: ReadData_1 | {4 }
	Port: ReadData_2 | {4 }
	Port: ReadData_3 | {4 }
 - Input state : 
	Port: Crypto1_Pipeline_NTT_COL_LOOP : trunc_ln16 | {1 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : shl_cast_mid2 | {1 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : mul_ln296 | {1 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : sub_ln300 | {1 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_1 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_2 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_3 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_4 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_5 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_6 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : DataRAM_7 | {2 3 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : tmp_263 | {1 }
	Port: Crypto1_Pipeline_NTT_COL_LOOP : select_ln291_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		l_10 : 1
		icmp_ln296 : 2
		add_ln296 : 2
		br_ln296 : 3
		empty_487 : 2
		sub_ln299 : 3
		and_ln299 : 4
		zext_ln299 : 4
		add_ln299_1 : 5
		store_ln296 : 3
	State 2
		tmp_67 : 1
		zext_ln302 : 2
		DataRAM_addr : 3
		DataRAM_1_addr : 3
		DataRAM_2_addr : 3
		DataRAM_3_addr : 3
		DataRAM_4_addr : 3
		DataRAM_5_addr : 3
		DataRAM_6_addr : 3
		DataRAM_7_addr : 3
		DataRAM_load_10 : 4
		DataRAM_1_load_10 : 4
		DataRAM_2_load_10 : 4
		DataRAM_3_load_10 : 4
		DataRAM_4_load_10 : 4
		DataRAM_5_load_10 : 4
		DataRAM_6_load_10 : 4
		DataRAM_7_load_10 : 4
		switch_ln302 : 1
		ReadAddr_addr : 1
		store_ln299 : 2
		tmp_68 : 1
		zext_ln300 : 2
		DataRAM_addr_14 : 3
		DataRAM_1_addr_14 : 3
		DataRAM_2_addr_14 : 3
		DataRAM_3_addr_14 : 3
		DataRAM_4_addr_14 : 3
		DataRAM_5_addr_14 : 3
		DataRAM_6_addr_14 : 3
		DataRAM_7_addr_14 : 3
		DataRAM_load : 4
		DataRAM_1_load : 4
		DataRAM_2_load : 4
		DataRAM_3_load : 4
		DataRAM_4_load : 4
		DataRAM_5_load : 4
		DataRAM_6_load : 4
		DataRAM_7_load : 4
		switch_ln300 : 1
	State 3
		tmp_s : 1
		tmp : 1
	State 4
		ReadData_addr : 1
		ReadData_1_addr : 1
		ReadData_2_addr : 1
		ReadData_3_addr : 1
		store_ln302 : 2
		store_ln302 : 2
		store_ln302 : 2
		store_ln302 : 2
		store_ln300 : 2
		store_ln300 : 2
		store_ln300 : 2
		store_ln300 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln296_fu_414        |    0    |    14   |
|    add   |        add_ln299_fu_430        |    0    |    14   |
|          |       add_ln299_1_fu_446       |    0    |    13   |
|          |        add_ln300_fu_486        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    mux   |           grp_fu_367           |    0    |    42   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln296_fu_408       |    0    |    14   |
|----------|--------------------------------|---------|---------|
|    sub   |        sub_ln299_fu_424        |    0    |    14   |
|----------|--------------------------------|---------|---------|
|    and   |        and_ln299_fu_436        |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          | select_ln291_1_read_read_fu_98 |    0    |    0    |
|          |    tmp_263_read_read_fu_104    |    0    |    0    |
|   read   |   sub_ln300_read_read_fu_110   |    0    |    0    |
|          |   mul_ln296_read_read_fu_116   |    0    |    0    |
|          | shl_cast_mid2_read_read_fu_122 |    0    |    0    |
|          |   trunc_ln16_read_read_fu_128  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln300_fu_396       |    0    |    0    |
|   trunc  |        empty_487_fu_420        |    0    |    0    |
|          |          empty_fu_461          |    0    |    0    |
|          |        empty_488_fu_464        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln299_fu_442       |    0    |    0    |
|          |         l_cast77_fu_457        |    0    |    0    |
|   zext   |        zext_ln302_fu_474       |    0    |    0    |
|          |        zext_ln300_fu_498       |    0    |    0    |
|          |        zext_ln296_fu_529       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_67_fu_467         |    0    |    0    |
|          |          tmp_68_fu_490         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         trunc_ln_fu_510        |    0    |    0    |
|          |       lshr_ln296_1_fu_520      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   130   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| DataRAM_1_addr_14_reg_625 |   13   |
|   DataRAM_1_addr_reg_585  |   13   |
| DataRAM_2_addr_14_reg_630 |   13   |
|   DataRAM_2_addr_reg_590  |   13   |
| DataRAM_3_addr_14_reg_635 |   13   |
|   DataRAM_3_addr_reg_595  |   13   |
| DataRAM_4_addr_14_reg_640 |   13   |
|   DataRAM_4_addr_reg_600  |   13   |
| DataRAM_5_addr_14_reg_645 |   13   |
|   DataRAM_5_addr_reg_605  |   13   |
| DataRAM_6_addr_14_reg_650 |   13   |
|   DataRAM_6_addr_reg_610  |   13   |
| DataRAM_7_addr_14_reg_655 |   13   |
|   DataRAM_7_addr_reg_615  |   13   |
|  DataRAM_addr_14_reg_620  |   13   |
|    DataRAM_addr_reg_580   |   13   |
|    add_ln299_1_reg_570    |   10   |
|       empty_reg_576       |    2   |
|     icmp_ln296_reg_566    |    1   |
|        l_10_reg_557       |    7   |
|         l_reg_536         |    7   |
|    lshr_ln296_1_reg_660   |    4   |
|          reg_388          |   32   |
|select_ln291_1_read_reg_543|    1   |
|    tmp_263_read_reg_547   |   10   |
|    trunc_ln300_reg_552    |   10   |
+---------------------------+--------+
|           Total           |   292  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_196 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_202 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_208 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_214 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_220 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_226 |  p0  |   4  |  13  |   52   ||    20   |
| grp_access_fu_232 |  p0  |   4  |  13  |   52   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   416  || 14.6128 ||   160   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   160  |
|  Register |    -   |   292  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   292  |   290  |
+-----------+--------+--------+--------+
