

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s'
================================================================
* Date:           Fri Apr 19 00:19:15 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.596|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   19|   19|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 6, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.86>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [6 x i16]* %data_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.86ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 22 'load' 'data_V_load' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V_addr_109 = getelementptr [6 x i16]* %data_V, i64 0, i64 1" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 23 'getelementptr' 'data_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.86ns)   --->   "%data_V_load_100 = load i16* %data_V_addr_109, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 24 'load' 'data_V_load_100' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 25 [1/2] (0.86ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 25 'load' 'data_V_load' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 26 [1/2] (0.86ns)   --->   "%data_V_load_100 = load i16* %data_V_addr_109, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 26 'load' 'data_V_load_100' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_V_addr_110 = getelementptr [6 x i16]* %data_V, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'data_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.86ns)   --->   "%data_V_load_101 = load i16* %data_V_addr_110, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 28 'load' 'data_V_load_101' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_addr_111 = getelementptr [6 x i16]* %data_V, i64 0, i64 3" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 29 'getelementptr' 'data_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.86ns)   --->   "%data_V_load_102 = load i16* %data_V_addr_111, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 30 'load' 'data_V_load_102' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 31 [1/2] (0.86ns)   --->   "%data_V_load_101 = load i16* %data_V_addr_110, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 31 'load' 'data_V_load_101' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/2] (0.86ns)   --->   "%data_V_load_102 = load i16* %data_V_addr_111, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 32 'load' 'data_V_load_102' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_addr_112 = getelementptr [6 x i16]* %data_V, i64 0, i64 4"   --->   Operation 33 'getelementptr' 'data_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.86ns)   --->   "%data_V_load_103 = load i16* %data_V_addr_112, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 34 'load' 'data_V_load_103' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_V_addr_113 = getelementptr [6 x i16]* %data_V, i64 0, i64 5" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 35 'getelementptr' 'data_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.86ns)   --->   "%data_V_load_104 = load i16* %data_V_addr_113, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 36 'load' 'data_V_load_104' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 37 [1/1] (1.17ns)   --->   "%tmp_i_i_i_i = icmp slt i16 %data_V_load, %data_V_load_100" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 37 'icmp' 'tmp_i_i_i_i' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_i_i_i_i = zext i1 %tmp_i_i_i_i to i64" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 38 'zext' 'agg_result_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%data_V_addr_114 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i_i_i" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 39 'getelementptr' 'data_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.86ns)   --->   "%data_V_load_105 = load i16* %data_V_addr_114, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 40 'load' 'data_V_load_105' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 41 [1/1] (1.17ns)   --->   "%tmp_i_i7_i_i = icmp slt i16 %data_V_load_101, %data_V_load_102" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 41 'icmp' 'tmp_i_i7_i_i' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.22ns)   --->   "%agg_result_i_i8_i_i_cast_cast = select i1 %tmp_i_i7_i_i, i64 3, i64 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 42 'select' 'agg_result_i_i8_i_i_cast_cast' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_addr_115 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i8_i_i_cast_cast" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 43 'getelementptr' 'data_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.86ns)   --->   "%data_V_load_106 = load i16* %data_V_addr_115, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 44 'load' 'data_V_load_106' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 45 [1/2] (0.86ns)   --->   "%data_V_load_103 = load i16* %data_V_addr_112, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 45 'load' 'data_V_load_103' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 46 [1/2] (0.86ns)   --->   "%data_V_load_104 = load i16* %data_V_addr_113, align 2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 46 'load' 'data_V_load_104' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 3.21>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node agg_result_i_i_i)   --->   "%agg_result_i_i_i_i_cast = zext i1 %tmp_i_i_i_i to i2" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 47 'zext' 'agg_result_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.86ns)   --->   "%data_V_load_105 = load i16* %data_V_addr_114, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 48 'load' 'data_V_load_105' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node agg_result_i_i_i)   --->   "%agg_result_i_i8_i_i = select i1 %tmp_i_i7_i_i, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 49 'select' 'agg_result_i_i8_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/2] (0.86ns)   --->   "%data_V_load_106 = load i16* %data_V_addr_115, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 50 'load' 'data_V_load_106' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 51 [1/1] (1.17ns)   --->   "%tmp_i_i_i = icmp slt i16 %data_V_load_105, %data_V_load_106" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 51 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.30ns) (out node of the LUT)   --->   "%agg_result_i_i_i = select i1 %tmp_i_i_i, i2 %agg_result_i_i8_i_i, i2 %agg_result_i_i_i_i_cast" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 52 'select' 'agg_result_i_i_i' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%agg_result_i_i_i_cast = zext i2 %agg_result_i_i_i to i64" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 53 'zext' 'agg_result_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_addr_116 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i_i_cast" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 54 'getelementptr' 'data_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.86ns)   --->   "%data_V_load_107 = load i16* %data_V_addr_116, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 55 'load' 'data_V_load_107' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 56 [1/1] (1.17ns)   --->   "%tmp_i_i4_i = icmp slt i16 %data_V_load_103, %data_V_load_104" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 56 'icmp' 'tmp_i_i4_i' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.29ns)   --->   "%agg_result_i_i5_i_cast_cast = select i1 %tmp_i_i4_i, i64 5, i64 4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 57 'select' 'agg_result_i_i5_i_cast_cast' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%data_V_addr_117 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i5_i_cast_cast" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 58 'getelementptr' 'data_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.86ns)   --->   "%data_V_load_108 = load i16* %data_V_addr_117, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 59 'load' 'data_V_load_108' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%agg_result_i_i_i_cast8 = zext i2 %agg_result_i_i_i to i3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 60 'zext' 'agg_result_i_i_i_cast8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.86ns)   --->   "%data_V_load_107 = load i16* %data_V_addr_116, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 61 'load' 'data_V_load_107' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%agg_result_i_i5_i = select i1 %tmp_i_i4_i, i3 -3, i3 -4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 62 'select' 'agg_result_i_i5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/2] (0.86ns)   --->   "%data_V_load_108 = load i16* %data_V_addr_117, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 63 'load' 'data_V_load_108' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 64 [1/1] (1.17ns)   --->   "%tmp_i_i = icmp slt i16 %data_V_load_107, %data_V_load_108" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 64 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.17> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.22ns) (out node of the LUT)   --->   "%x_max_V = select i1 %tmp_i_i, i3 %agg_result_i_i5_i, i3 %agg_result_i_i_i_cast8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 65 'select' 'x_max_V' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%x_max_V_cast = zext i3 %x_max_V to i64" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 66 'zext' 'x_max_V_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%data_V_addr_118 = getelementptr [6 x i16]* %data_V, i64 0, i64 %x_max_V_cast" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 67 'getelementptr' 'data_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (0.86ns)   --->   "%x_max_V_2 = load i16* %data_V_addr_118, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 68 'load' 'x_max_V_2' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 69 [1/2] (0.86ns)   --->   "%x_max_V_2 = load i16* %data_V_addr_118, align 2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 69 'load' 'x_max_V_2' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_14 = sext i16 %data_V_load to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_15 = sext i16 %x_max_V_2 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'sext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.57ns)   --->   "%p_Val2_4 = sub i17 %tmp_14, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'sub' 'p_Val2_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_165)   --->   "%tmp_20 = xor i1 %tmp_748, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'xor' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_165)   --->   "%underflow = and i1 %tmp_747, %tmp_20" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%brmerge_i_i = xor i1 %tmp_747, %tmp_748" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'xor' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%p_Result_0_not = xor i1 %tmp_747, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'xor' 'p_Result_0_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%brmerge = or i1 %tmp_748, %p_Result_0_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_14_1 = sext i16 %data_V_load_100 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'sext' 'tmp_14_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.57ns)   --->   "%p_Val2_4_1 = sub i17 %tmp_14_1, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'sub' 'p_Val2_4_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%tmp_20_1 = xor i1 %tmp_750, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'xor' 'tmp_20_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%underflow_1 = and i1 %tmp_749, %tmp_20_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%brmerge_i_i_1 = xor i1 %tmp_749, %tmp_750" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 86 'xor' 'brmerge_i_i_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%p_Result_1_not = xor i1 %tmp_749, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 87 'xor' 'p_Result_1_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%brmerge1 = or i1 %tmp_750, %p_Result_1_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14_2 = sext i16 %data_V_load_101 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'sext' 'tmp_14_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.57ns)   --->   "%p_Val2_4_2 = sub i17 %tmp_14_2, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 90 'sub' 'p_Val2_4_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 91 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%tmp_20_2 = xor i1 %tmp_752, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 93 'xor' 'tmp_20_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_171)   --->   "%underflow_2 = and i1 %tmp_751, %tmp_20_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 94 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%brmerge_i_i_2 = xor i1 %tmp_751, %tmp_752" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 95 'xor' 'brmerge_i_i_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%p_Result_2_not = xor i1 %tmp_751, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 96 'xor' 'p_Result_2_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%brmerge2 = or i1 %tmp_752, %p_Result_2_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 97 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_14_3 = sext i16 %data_V_load_102 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 98 'sext' 'tmp_14_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.57ns)   --->   "%p_Val2_4_3 = sub i17 %tmp_14_3, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 99 'sub' 'p_Val2_4_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 100 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 101 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_174)   --->   "%tmp_20_3 = xor i1 %tmp_754, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 102 'xor' 'tmp_20_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_174)   --->   "%underflow_3 = and i1 %tmp_753, %tmp_20_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 103 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%brmerge_i_i_3 = xor i1 %tmp_753, %tmp_754" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 104 'xor' 'brmerge_i_i_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%p_Result_3_not = xor i1 %tmp_753, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 105 'xor' 'p_Result_3_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%brmerge3 = or i1 %tmp_754, %p_Result_3_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 106 'or' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_14_4 = sext i16 %data_V_load_103 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 107 'sext' 'tmp_14_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.57ns)   --->   "%p_Val2_4_4 = sub i17 %tmp_14_4, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 108 'sub' 'p_Val2_4_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 109 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 110 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_177)   --->   "%tmp_20_4 = xor i1 %tmp_756, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 111 'xor' 'tmp_20_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_177)   --->   "%underflow_4 = and i1 %tmp_755, %tmp_20_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 112 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%brmerge_i_i_4 = xor i1 %tmp_755, %tmp_756" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 113 'xor' 'brmerge_i_i_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%p_Result_4_not = xor i1 %tmp_755, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 114 'xor' 'p_Result_4_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%brmerge4 = or i1 %tmp_756, %p_Result_4_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 115 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_14_5 = sext i16 %data_V_load_104 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 116 'sext' 'tmp_14_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.57ns)   --->   "%p_Val2_4_5 = sub i17 %tmp_14_5, %tmp_15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 117 'sub' 'p_Val2_4_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_5, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 118 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_5, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 119 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_180)   --->   "%tmp_20_5 = xor i1 %tmp_758, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 120 'xor' 'tmp_20_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_180)   --->   "%underflow_5 = and i1 %tmp_757, %tmp_20_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 121 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%brmerge_i_i_5 = xor i1 %tmp_757, %tmp_758" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 122 'xor' 'brmerge_i_i_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%p_Result_511_not = xor i1 %tmp_757, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 123 'xor' 'p_Result_511_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%brmerge5 = or i1 %tmp_758, %p_Result_511_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 124 'or' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 125 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%tmp_s = select i1 %brmerge_i_i, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 126 'select' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_165 = select i1 %underflow, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 127 'select' 'tmp_165' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V = select i1 %brmerge, i10 %tmp_s, i10 %tmp_165" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 128 'select' 'y_V' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_24 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 129 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%exp_table4_addr = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 130 'getelementptr' 'exp_table4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (2.03ns)   --->   "%exp_res_0_V = load i17* %exp_table4_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 131 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_166 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 132 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%tmp_167 = select i1 %brmerge_i_i_1, i10 511, i10 %tmp_166" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 133 'select' 'tmp_167' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_168 = select i1 %underflow_1, i10 -512, i10 %tmp_166" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 134 'select' 'tmp_168' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %brmerge1, i10 %tmp_167, i10 %tmp_168" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 135 'select' 'y_V_1' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_169 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 136 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%tmp_170 = select i1 %brmerge_i_i_2, i10 511, i10 %tmp_169" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 137 'select' 'tmp_170' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_171 = select i1 %underflow_2, i10 -512, i10 %tmp_169" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 138 'select' 'tmp_171' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %brmerge2, i10 %tmp_170, i10 %tmp_171" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 139 'select' 'y_V_2' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_172 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 140 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%tmp_173 = select i1 %brmerge_i_i_3, i10 511, i10 %tmp_172" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 141 'select' 'tmp_173' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_174 = select i1 %underflow_3, i10 -512, i10 %tmp_172" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 142 'select' 'tmp_174' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %brmerge3, i10 %tmp_173, i10 %tmp_174" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 143 'select' 'y_V_3' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_175 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 144 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%tmp_176 = select i1 %brmerge_i_i_4, i10 511, i10 %tmp_175" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 145 'select' 'tmp_176' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_177 = select i1 %underflow_4, i10 -512, i10 %tmp_175" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 146 'select' 'tmp_177' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %brmerge4, i10 %tmp_176, i10 %tmp_177" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 147 'select' 'y_V_4' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_178 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_5, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 148 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%tmp_179 = select i1 %brmerge_i_i_5, i10 511, i10 %tmp_178" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 149 'select' 'tmp_179' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_180 = select i1 %underflow_5, i10 -512, i10 %tmp_178" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 150 'select' 'tmp_180' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %brmerge5, i10 %tmp_179, i10 %tmp_180" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 151 'select' 'y_V_5' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 152 [1/2] (2.03ns)   --->   "%exp_res_0_V = load i17* %exp_table4_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 152 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_24_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 153 'zext' 'tmp_24_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%exp_table4_addr_1 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 154 'getelementptr' 'exp_table4_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (2.03ns)   --->   "%exp_res_1_V = load i17* %exp_table4_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 155 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 156 [1/2] (2.03ns)   --->   "%exp_res_1_V = load i17* %exp_table4_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 156 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_24_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 157 'zext' 'tmp_24_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%exp_table4_addr_2 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 158 'getelementptr' 'exp_table4_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (2.03ns)   --->   "%exp_res_2_V = load i17* %exp_table4_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 159 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 160 [1/2] (2.03ns)   --->   "%exp_res_2_V = load i17* %exp_table4_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 160 'load' 'exp_res_2_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_24_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 161 'zext' 'tmp_24_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%exp_table4_addr_3 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 162 'getelementptr' 'exp_table4_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (2.03ns)   --->   "%exp_res_3_V = load i17* %exp_table4_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 163 'load' 'exp_res_3_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 164 [1/2] (2.03ns)   --->   "%exp_res_3_V = load i17* %exp_table4_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 164 'load' 'exp_res_3_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_24_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 165 'zext' 'tmp_24_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%exp_table4_addr_4 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 166 'getelementptr' 'exp_table4_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [2/2] (2.03ns)   --->   "%exp_res_4_V = load i17* %exp_table4_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 167 'load' 'exp_res_4_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 168 [1/2] (2.03ns)   --->   "%exp_res_4_V = load i17* %exp_table4_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 168 'load' 'exp_res_4_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_24_5 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 169 'zext' 'tmp_24_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%exp_table4_addr_5 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 170 'getelementptr' 'exp_table4_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [2/2] (2.03ns)   --->   "%exp_res_5_V = load i17* %exp_table4_addr_5, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 171 'load' 'exp_res_5_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 7.59>
ST_13 : Operation 172 [1/2] (2.03ns)   --->   "%exp_res_5_V = load i17* %exp_table4_addr_5, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 172 'load' 'exp_res_5_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 173 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%p_Val2_23 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 174 'zext' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.58ns)   --->   "%p_Val2_24 = add i18 %p_Val2_9, %p_Val2_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 175 'add' 'p_Val2_24' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 176 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.49ns)   --->   "%p_Val2_25 = select i1 %newsignbit, i18 131071, i18 %p_Val2_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 177 'select' 'p_Val2_25' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%p_Val2_1 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 178 'zext' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%p_Val2_2 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 179 'zext' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.58ns)   --->   "%p_Val2_5 = add i18 %p_Val2_1, %p_Val2_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 180 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 181 'bitselect' 'newsignbit_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.49ns)   --->   "%p_Val2_26 = select i1 %newsignbit_1, i18 131071, i18 %p_Val2_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 182 'select' 'p_Val2_26' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i_i_i5 = sext i18 %p_Val2_25 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 183 'sext' 'tmp_i_i_i5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_i_i_i_28 = sext i18 %p_Val2_26 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 184 'sext' 'tmp_i_i_i_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (1.59ns)   --->   "%p_Val2_27 = add i19 %tmp_i_i_i_28, %tmp_i_i_i5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 185 'add' 'p_Val2_27' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_27, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 186 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (1.59ns)   --->   "%p_Val2_28 = add i18 %p_Val2_25, %p_Val2_26" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 187 'add' 'p_Val2_28' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_28, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 188 'bitselect' 'newsignbit_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i_i)   --->   "%tmp_45_i_i_i = xor i1 %newsignbit_2, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 189 'xor' 'tmp_45_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i_i)   --->   "%underflow_6 = and i1 %isneg, %tmp_45_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 190 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 191 'xor' 'brmerge_i_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%p_Result_not_i_i_i = xor i1 %isneg, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 192 'xor' 'p_Result_not_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%brmerge_i_i_i = or i1 %newsignbit_2, %p_Result_not_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 193 'or' 'brmerge_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%p_Val2_21_mux_i_i_i = select i1 %brmerge_i_i_i_i_i, i18 131071, i18 %p_Val2_28" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 194 'select' 'p_Val2_21_mux_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_Val2_i_i_i = select i1 %underflow_6, i18 -131072, i18 %p_Val2_28" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 195 'select' 'p_Val2_i_i_i' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_Val2_29 = select i1 %brmerge_i_i_i, i18 %p_Val2_21_mux_i_i_i, i18 %p_Val2_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 196 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%p_Val2_8 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 197 'zext' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%p_Val2_3 = zext i17 %exp_res_5_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 198 'zext' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.58ns)   --->   "%p_Val2_6 = add i18 %p_Val2_3, %p_Val2_8" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 199 'add' 'p_Val2_6' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 200 'bitselect' 'newsignbit_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.49ns)   --->   "%p_Val2_30 = select i1 %newsignbit_3, i18 131071, i18 %p_Val2_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 201 'select' 'p_Val2_30' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_i_i6 = sext i18 %p_Val2_29 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 202 'sext' 'tmp_i_i6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_i_i_29 = sext i18 %p_Val2_30 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 203 'sext' 'tmp_i_i_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (1.59ns)   --->   "%p_Val2_31 = add i19 %tmp_i_i_29, %tmp_i_i6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 204 'add' 'p_Val2_31' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_31, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 205 'bitselect' 'isneg_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.59ns)   --->   "%p_Val2_32 = add i18 %p_Val2_29, %p_Val2_30" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 206 'add' 'p_Val2_32' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_32, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 207 'bitselect' 'newsignbit_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%tmp_45_i_i = xor i1 %newsignbit_4, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 208 'xor' 'tmp_45_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%underflow_7 = and i1 %isneg_1, %tmp_45_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 209 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%brmerge_i_i_i2_i = xor i1 %isneg_1, %newsignbit_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 210 'xor' 'brmerge_i_i_i2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%p_Result_not_i_i = xor i1 %isneg_1, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 211 'xor' 'p_Result_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%brmerge_i_i7 = or i1 %newsignbit_4, %p_Result_not_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 212 'or' 'brmerge_i_i7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_181 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_32, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 213 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%tmp_182 = select i1 %brmerge_i_i_i2_i, i10 511, i10 %tmp_181" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 214 'select' 'tmp_182' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_183 = select i1 %underflow_7, i10 -512, i10 %tmp_181" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 215 'select' 'tmp_183' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.66ns) (out node of the LUT)   --->   "%y_V_6 = select i1 %brmerge_i_i7, i10 %tmp_182, i10 %tmp_183" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 216 'select' 'y_V_6' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.03>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %y_V_6 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 217 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%invert_table5_addr = getelementptr [1024 x i18]* @invert_table5, i64 0, i64 %tmp_1" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 218 'getelementptr' 'invert_table5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [2/2] (2.03ns)   --->   "%inv_exp_sum_V = load i18* %invert_table5_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 219 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 15 <SV = 14> <Delay = 6.84>
ST_15 : Operation 220 [1/2] (2.03ns)   --->   "%inv_exp_sum_V = load i18* %invert_table5_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 220 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 221 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 222 'zext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (3.94ns)   --->   "%p_Val2_7 = mul i26 %OP2_V_cast, %OP1_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 223 'mul' 'p_Val2_7' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 224 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [6 x i16]* %res_V, i64 0, i64 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 225 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.86ns)   --->   "store i16 %tmp_28, i16* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 226 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 16 <SV = 15> <Delay = 4.81>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 227 'zext' 'OP1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (3.94ns)   --->   "%p_Val2_7_1 = mul i26 %OP2_V_cast, %OP1_V_1_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 228 'mul' 'p_Val2_7_1' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_28_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 229 'partselect' 'tmp_28_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%res_V_addr_108 = getelementptr [6 x i16]* %res_V, i64 0, i64 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 230 'getelementptr' 'res_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.86ns)   --->   "store i16 %tmp_28_1, i16* %res_V_addr_108, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 231 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 17 <SV = 16> <Delay = 4.81>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 232 'zext' 'OP1_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (3.94ns)   --->   "%p_Val2_7_2 = mul i26 %OP2_V_cast, %OP1_V_2_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 233 'mul' 'p_Val2_7_2' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_28_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 234 'partselect' 'tmp_28_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%res_V_addr_109 = getelementptr [6 x i16]* %res_V, i64 0, i64 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 235 'getelementptr' 'res_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.86ns)   --->   "store i16 %tmp_28_2, i16* %res_V_addr_109, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 236 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 18 <SV = 17> <Delay = 4.81>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 237 'zext' 'OP1_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (3.94ns)   --->   "%p_Val2_7_3 = mul i26 %OP2_V_cast, %OP1_V_3_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 238 'mul' 'p_Val2_7_3' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_28_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 239 'partselect' 'tmp_28_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%res_V_addr_110 = getelementptr [6 x i16]* %res_V, i64 0, i64 3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 240 'getelementptr' 'res_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.86ns)   --->   "store i16 %tmp_28_3, i16* %res_V_addr_110, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 19 <SV = 18> <Delay = 4.81>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i17 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 242 'zext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (3.94ns)   --->   "%p_Val2_7_4 = mul i26 %OP2_V_cast, %OP1_V_4_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 243 'mul' 'p_Val2_7_4' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_28_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 244 'partselect' 'tmp_28_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%res_V_addr_111 = getelementptr [6 x i16]* %res_V, i64 0, i64 4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 245 'getelementptr' 'res_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.86ns)   --->   "store i16 %tmp_28_4, i16* %res_V_addr_111, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 246 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 20 <SV = 19> <Delay = 4.81>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 247 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = zext i17 %exp_res_5_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 248 'zext' 'OP1_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (3.94ns)   --->   "%p_Val2_7_5 = mul i26 %OP2_V_cast, %OP1_V_5_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 249 'mul' 'p_Val2_7_5' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_28_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 250 'partselect' 'tmp_28_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%res_V_addr_112 = getelementptr [6 x i16]* %res_V, i64 0, i64 5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 251 'getelementptr' 'res_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.86ns)   --->   "store i16 %tmp_28_5, i16* %res_V_addr_112, align 2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 252 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 253 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.867ns
The critical path consists of the following:
	'getelementptr' operation ('data_V_addr') [6]  (0 ns)
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [7]  (0.867 ns)

 <State 2>: 0.867ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [7]  (0.867 ns)

 <State 3>: 0.867ns
The critical path consists of the following:
	'load' operation ('data_V_load_101', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [16]  (0.867 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'icmp' operation ('tmp_i_i7_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [19]  (1.17 ns)
	'select' operation ('agg_result_i_i8_i_i_cast_cast', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [21]  (0.225 ns)
	'getelementptr' operation ('data_V_addr_115', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [22]  (0 ns)
	'load' operation ('data_V_load_106', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [23]  (0.867 ns)

 <State 5>: 3.21ns
The critical path consists of the following:
	'load' operation ('data_V_load_105', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [14]  (0.867 ns)
	'icmp' operation ('tmp_i_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [24]  (1.17 ns)
	'select' operation ('agg_result_i_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [25]  (0.307 ns)
	'getelementptr' operation ('data_V_addr_116', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [28]  (0 ns)
	'load' operation ('data_V_load_107', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [29]  (0.867 ns)

 <State 6>: 3.13ns
The critical path consists of the following:
	'load' operation ('data_V_load_107', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [29]  (0.867 ns)
	'icmp' operation ('tmp_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [39]  (1.17 ns)
	'select' operation ('x_max_V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [40]  (0.225 ns)
	'getelementptr' operation ('data_V_addr_118', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [42]  (0 ns)
	'load' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [43]  (0.867 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'load' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on array 'data_V' [43]  (0.867 ns)
	'sub' operation ('p_Val2_4', firmware/nnet_utils/nnet_activation.h:245) [46]  (1.57 ns)
	'select' operation ('tmp_165', firmware/nnet_utils/nnet_activation.h:245) [101]  (0.668 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254) [102]  (0.668 ns)
	'getelementptr' operation ('exp_table4_addr', firmware/nnet_utils/nnet_activation.h:255) [104]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [105]  (2.03 ns)

 <State 8>: 2.03ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [105]  (2.03 ns)

 <State 9>: 2.03ns
The critical path consists of the following:
	'load' operation ('exp_res[1].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [112]  (2.03 ns)

 <State 10>: 2.03ns
The critical path consists of the following:
	'load' operation ('exp_res[2].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [119]  (2.03 ns)

 <State 11>: 2.03ns
The critical path consists of the following:
	'load' operation ('exp_res[3].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [126]  (2.03 ns)

 <State 12>: 2.03ns
The critical path consists of the following:
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table4' [133]  (2.03 ns)

 <State 13>: 7.6ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [143]  (1.58 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [145]  (0.494 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [155]  (1.6 ns)
	'select' operation ('p_Val2_i_i_i', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [163]  (0.494 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [164]  (0.494 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [174]  (1.6 ns)
	'xor' operation ('tmp_45_i_i', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [176]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [177]  (0 ns)
	'select' operation ('tmp_183', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [183]  (0.668 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [184]  (0.668 ns)

 <State 14>: 2.03ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table5_addr', firmware/nnet_utils/nnet_activation.h:265) [186]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table5' [187]  (2.03 ns)

 <State 15>: 6.85ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table5' [187]  (2.03 ns)
	'mul' operation ('p_Val2_7', firmware/nnet_utils/nnet_activation.h:268) [190]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [193]  (0.867 ns)

 <State 16>: 4.82ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7_1', firmware/nnet_utils/nnet_activation.h:268) [195]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28_1', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [198]  (0.867 ns)

 <State 17>: 4.82ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7_2', firmware/nnet_utils/nnet_activation.h:268) [200]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28_2', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [203]  (0.867 ns)

 <State 18>: 4.82ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7_3', firmware/nnet_utils/nnet_activation.h:268) [205]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28_3', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [208]  (0.867 ns)

 <State 19>: 4.82ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7_4', firmware/nnet_utils/nnet_activation.h:268) [210]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28_4', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [213]  (0.867 ns)

 <State 20>: 4.82ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7_5', firmware/nnet_utils/nnet_activation.h:268) [215]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:268) of variable 'tmp_28_5', firmware/nnet_utils/nnet_activation.h:268 on array 'res_V' [218]  (0.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
