FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * ADV7343 header file
 *
 * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed .as is. WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef ADV7343_H
/* bench 1720.6.0 91b7337b3899 */
/* bench 1720.6.1 d0e155d1378d */
/* bench 1720.6.2 4737aba28e04 */
/* bench 1720.6.3 1e0442ec8292 */
/* bench 1720.6.4 44fee07099a4 */
/* bench 1720.6.5 e14d5c1048e1 */
/* bench 1720.6.6 cd7c92fd66b5 */
#define ADV7343_H

#define ADV7343_COMPOSITE_ID	(0)
#define ADV7343_COMPONENT_ID	(1)
#define ADV7343_SVIDEO_ID	(2)

/**
/* bench 23422.4.0 4603907c1286 */
/* bench 23422.4.1 da5988e7bb34 */
/* bench 23422.4.2 9b26ad388b61 */
/* bench 23422.4.3 6c1fcdbedae9 */
/* bench 23422.4.4 6cee83376865 */
/* bench 23422.4.5 ea472330e683 */
/* bench 23422.4.6 cc59797c989a */
/* bench 23422.4.7 544c89701a2e */
/* bench 23422.4.8 105f0dad623f */
/* bench 23422.4.9 2f90c2313cc9 */
 *		level. All DACs and the internal PLL circuit are disabled.
 *		Registers can be read from and written in sleep mode.
 * @pll_control: PLL and oversampling control. This control allows internal
 *		 PLL 1 circuit to be powered down and the oversampling to be
 *		 switched off.
 * @dac: array to configure power on/off DAC's 1..6
 *
 * Power mode register (Register 0x0), for more info refer REGISTER MAP ACCESS
 * section of datasheet[1], table 17 page no 30.
 *
 * [1] http://www.analog.com/static/imported-files/data_sheets/ADV7342_7343.pdf
 */
struct adv7343_power_mode {
	bool sleep_mode;
/* bench 2211.4.0 c74cf50709c1 */
/* bench 2211.4.1 d515dd1ea69e */
/* bench 2211.4.2 4ba63ded094a */
/* bench 2211.4.3 84fada7d435d */
/* bench 2211.4.4 cecf85346a79 */
/* bench 2211.4.5 77f9bac89546 */
/* bench 2211.4.6 30586d91d715 */
/* bench 2211.4.7 7a0053c1f3af */
	bool pll_control;
	u32 dac[6];
};

/**
 * struct adv7343_sd_config - SD Only Output Configuration.
 * @sd_dac_out: array configuring SD DAC Outputs 1 and 2
 */
/* bench 15718.5.0 f2e9fcb6bc29 */
/* bench 15718.5.1 6671f73c0cc7 */
/* bench 15718.5.2 f8a6872340cb */
/* bench 15718.5.3 0adea457e049 */
/* bench 15718.5.4 935fe82de71e */
/* bench 15718.5.5 d3d2aafd85a0 */
/* bench 15718.5.6 c6d516ebfc74 */
	u32 sd_dac_out[2];
};

/**
 * struct adv7343_platform_data - Platform data values and access functions.
 * @mode_config: Configuration for power mode.
 * @sd_config: SD Only Configuration.
 */
struct adv7343_platform_data {
	struct adv7343_power_mode mode_config;
	struct adv7343_sd_config sd_config;
};

#endif				/* End of #ifndef ADV7343_H */
