Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  2 02:21:32 2024
| Host         : LAPTOP-END1HUJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clkIn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: debouncer0/q1_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: debouncer0/q2_reg/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[9]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[21]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[22]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[23]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[24]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[25]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[26]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[27]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[28]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[29]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[30]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[31]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[9]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[21]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[22]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[23]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[24]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[25]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[26]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[27]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[28]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[29]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[30]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[31]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[9]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: usegclk/clk_2ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.643        0.000                      0                 1619        0.130        0.000                      0                 1619        3.000        0.000                       0                  1146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
ucpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clock_cpu  {0.000 21.739}     43.478          23.000          
  clkfbout_clock_cpu  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ucpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clock_cpu        4.643        0.000                      0                 1619        0.130        0.000                      0                 1619       21.239        0.000                       0                  1142  
  clkfbout_clock_cpu                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ucpuclk/inst/clk_in1
  To Clock:  ucpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ucpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ucpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_cpu
  To Clock:  clk_out1_clock_cpu

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        16.409ns  (logic 4.157ns (25.334%)  route 12.252ns (74.666%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 23.227 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          2.376    18.016    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.488    23.227    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    23.307    
                         clock uncertainty           -0.116    23.191    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.659    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.659    
                         arrival time                         -18.016    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 4.157ns (25.540%)  route 12.119ns (74.460%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 23.215 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          2.244    17.883    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.476    23.215    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.215    
                         clock uncertainty           -0.116    23.099    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.567    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        16.168ns  (logic 4.157ns (25.711%)  route 12.011ns (74.289%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 23.211 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          2.136    17.775    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.472    23.211    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.211    
                         clock uncertainty           -0.116    23.095    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.563    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                         -17.775    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.980ns  (logic 4.157ns (26.014%)  route 11.823ns (73.986%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 23.216 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.947    17.586    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.477    23.216    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.216    
                         clock uncertainty           -0.116    23.100    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.568    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -17.587    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.996ns  (logic 4.157ns (25.988%)  route 11.839ns (74.012%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 23.226 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.963    17.603    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.487    23.226    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    23.306    
                         clock uncertainty           -0.116    23.190    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.658    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.740ns  (logic 4.157ns (26.411%)  route 11.583ns (73.589%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 23.218 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.707    17.346    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.479    23.218    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.218    
                         clock uncertainty           -0.116    23.102    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.570    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.570    
                         arrival time                         -17.346    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 4.157ns (26.510%)  route 11.524ns (73.490%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 23.214 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.649    17.288    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.475    23.214    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.214    
                         clock uncertainty           -0.116    23.098    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.566    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -17.288    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 4.157ns (26.452%)  route 11.558ns (73.548%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 23.224 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.683    17.322    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.485    23.224    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    23.304    
                         clock uncertainty           -0.116    23.188    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.656    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.607ns  (logic 4.157ns (26.636%)  route 11.450ns (73.364%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 23.230 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.574    17.214    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.491    23.230    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.008    23.238    
                         clock uncertainty           -0.116    23.122    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.590    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.590    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 4.157ns (26.831%)  route 11.336ns (73.169%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 23.229 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.607     1.607    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.061 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.201     5.262    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.386 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=30, routed)          2.799     8.185    uIFetch/inst[13]
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.154     8.339 r  uIFetch/udata_i_196/O
                         net (fo=1, routed)           0.407     8.746    uIFetch/udata_i_196_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.327     9.073 f  uIFetch/udata_i_127/O
                         net (fo=13, routed)          1.123    10.196    uDecoder/bbstub_douta[14]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.320 r  uDecoder/udata_i_95/O
                         net (fo=1, routed)           0.546    10.866    uIFetch/rs2Data_reg[26]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  uIFetch/udata_i_20/O
                         net (fo=32, routed)          1.209    12.198    uDecoder/rs2Data_reg[14]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  uDecoder/udata_i_5/O
                         net (fo=18, routed)          1.246    13.568    uIFetch/rs1Data_reg[15]_0[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.150    13.718 r  uIFetch/chip_sel[7]_i_8/O
                         net (fo=2, routed)           0.471    14.189    uIFetch/chip_sel[7]_i_8_n_2
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328    14.517 r  uIFetch/udata_i_86/O
                         net (fo=1, routed)           0.151    14.669    uIFetch/udata_i_86_n_2
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.793 f  uIFetch/udata_i_17/O
                         net (fo=3, routed)           0.723    15.515    uIFetch/udata_i_17_n_2
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  uIFetch/udata_i_2/O
                         net (fo=15, routed)          1.461    17.100    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.490    23.229    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.008    23.237    
                         clock uncertainty           -0.116    23.121    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.589    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.589    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[10][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs2Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu rise@0.000ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.293ns (57.711%)  route 0.215ns (42.289%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.562     0.562    uDecoder/CLK
    SLICE_X40Y50         FDRE                                         r  uDecoder/register_reg[10][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uDecoder/register_reg[10][22]/Q
                         net (fo=2, routed)           0.108     0.810    uDecoder/register_reg[10]_9[22]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.855 r  uDecoder/rs2Data[22]_i_7/O
                         net (fo=1, routed)           0.107     0.962    uDecoder/rs2Data[22]_i_7_n_2
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.007 r  uDecoder/rs2Data[22]_i_2/O
                         net (fo=1, routed)           0.000     1.007    uDecoder/rs2Data[22]_i_2_n_2
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.069 r  uDecoder/rs2Data_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.069    uDecoder/rs2Data_reg[22]_i_1_n_2
    SLICE_X45Y49         FDRE                                         r  uDecoder/rs2Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.835     0.835    uDecoder/CLK
    SLICE_X45Y49         FDRE                                         r  uDecoder/rs2Data_reg[22]/C
                         clock pessimism              0.000     0.835    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     0.940    uDecoder/rs2Data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[27][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs2Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu rise@0.000ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.305ns (53.233%)  route 0.268ns (46.767%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.563     0.563    uDecoder/CLK
    SLICE_X47Y50         FDRE                                         r  uDecoder/register_reg[27][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  uDecoder/register_reg[27][29]/Q
                         net (fo=2, routed)           0.063     0.767    uDecoder/register_reg[27]_26[29]
    SLICE_X46Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  uDecoder/rs2Data[29]_i_11/O
                         net (fo=1, routed)           0.205     1.017    uDecoder/rs2Data[29]_i_11_n_2
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.062 r  uDecoder/rs2Data[29]_i_3/O
                         net (fo=1, routed)           0.000     1.062    uDecoder/rs2Data[29]_i_3_n_2
    SLICE_X45Y49         MUXF7 (Prop_muxf7_I1_O)      0.074     1.136 r  uDecoder/rs2Data_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.136    uDecoder/rs2Data_reg[29]_i_1_n_2
    SLICE_X45Y49         FDRE                                         r  uDecoder/rs2Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.835     0.835    uDecoder/CLK
    SLICE_X45Y49         FDRE                                         r  uDecoder/rs2Data_reg[29]/C
                         clock pessimism              0.000     0.835    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     0.940    uDecoder/rs2Data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[25][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs2Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu rise@0.000ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.318ns (51.556%)  route 0.299ns (48.444%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.557     0.557    uDecoder/CLK
    SLICE_X38Y32         FDRE                                         r  uDecoder/register_reg[25][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  uDecoder/register_reg[25][7]/Q
                         net (fo=2, routed)           0.148     0.868    uDecoder/register_reg[25]_24[7]
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.913 r  uDecoder/rs2Data[7]_i_11/O
                         net (fo=1, routed)           0.151     1.064    uDecoder/rs2Data[7]_i_11_n_2
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.109 r  uDecoder/rs2Data[7]_i_3/O
                         net (fo=1, routed)           0.000     1.109    uDecoder/rs2Data[7]_i_3_n_2
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.064     1.173 r  uDecoder/rs2Data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.173    uDecoder/rs2Data_reg[7]_i_1_n_2
    SLICE_X34Y33         FDRE                                         r  uDecoder/rs2Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.824     0.824    uDecoder/CLK
    SLICE_X34Y33         FDRE                                         r  uDecoder/rs2Data_reg[7]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     0.953    uDecoder/rs2Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.346ns  (logic 0.270ns (77.936%)  route 0.076ns (22.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 22.564 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.557    22.296    uIFetch/lopt
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.146    22.442 r  uIFetch/pc_reg[0]/Q
                         net (fo=2, routed)           0.076    22.518    uIFetch/pc_reg_n_2_[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.642 r  uIFetch/pc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    22.642    uIFetch/pc_reg[0]_i_2_n_8
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.825    22.564    uIFetch/lopt
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.299    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.112    22.411    uIFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.411    
                         arrival time                          22.642    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs2Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu rise@0.000ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.293ns (48.560%)  route 0.310ns (51.440%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.562     0.562    uDecoder/CLK
    SLICE_X35Y44         FDRE                                         r  uDecoder/register_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uDecoder/register_reg[7][0]/Q
                         net (fo=2, routed)           0.190     0.893    uDecoder/register_reg[7]_6[0]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.938 r  uDecoder/rs2Data[0]_i_4/O
                         net (fo=1, routed)           0.120     1.058    uDecoder/rs2Data[0]_i_4_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  uDecoder/rs2Data[0]_i_2/O
                         net (fo=1, routed)           0.000     1.103    uDecoder/rs2Data[0]_i_2_n_2
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     1.165 r  uDecoder/rs2Data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.165    uDecoder/rs2Data_reg[0]_i_1_n_2
    SLICE_X40Y44         FDRE                                         r  uDecoder/rs2Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.833     0.833    uDecoder/CLK
    SLICE_X40Y44         FDRE                                         r  uDecoder/rs2Data_reg[0]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.105     0.933    uDecoder/rs2Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[24][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs1Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu rise@0.000ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.356ns (59.577%)  route 0.242ns (40.423%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.565     0.565    uDecoder/CLK
    SLICE_X51Y50         FDRE                                         r  uDecoder/register_reg[24][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  uDecoder/register_reg[24][21]/Q
                         net (fo=2, routed)           0.127     0.833    uDecoder/register_reg[24]_23[21]
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.878 f  uDecoder/rs1Data[21]_i_10/O
                         net (fo=1, routed)           0.000     0.878    uDecoder/rs1Data[21]_i_10_n_2
    SLICE_X50Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     0.940 f  uDecoder/rs1Data_reg[21]_i_4/O
                         net (fo=1, routed)           0.114     1.054    uDecoder/rs1Data_reg[21]_i_4_n_2
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.108     1.162 r  uDecoder/rs1Data[21]_i_1/O
                         net (fo=1, routed)           0.000     1.162    uDecoder/register[21]
    SLICE_X49Y49         FDRE                                         r  uDecoder/rs1Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.837     0.837    uDecoder/CLK
    SLICE_X49Y49         FDRE                                         r  uDecoder/rs1Data_reg[21]/C
                         clock pessimism              0.000     0.837    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     0.929    uDecoder/rs1Data_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.280%)  route 0.176ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 22.304 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.565    22.304    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X15Y40         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.146    22.450 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    22.626    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X15Y40         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.835    22.574    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X15Y40         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.307    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.077    22.384    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.384    
                         arrival time                          22.626    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.358ns  (logic 0.273ns (76.204%)  route 0.085ns (23.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.566 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.559    22.298    uIFetch/lopt
    SLICE_X48Y31         FDRE                                         r  uIFetch/pc_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.146    22.444 r  uIFetch/pc_reg[10]/Q
                         net (fo=17, routed)          0.085    22.529    uIFetch/pc_reg[10]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    22.656 r  uIFetch/pc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.656    uIFetch/pc_reg[8]_i_1_n_6
    SLICE_X48Y31         FDRE                                         r  uIFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.827    22.566    uIFetch/lopt
    SLICE_X48Y31         FDRE                                         r  uIFetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.301    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.112    22.413    uIFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.656    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.359ns  (logic 0.270ns (75.299%)  route 0.089ns (24.701%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 22.297 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.558    22.297    uIFetch/lopt
    SLICE_X48Y30         FDRE                                         r  uIFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.146    22.443 r  uIFetch/pc_reg[4]/Q
                         net (fo=17, routed)          0.089    22.531    uIFetch/pc_reg[4]
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.655 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.655    uIFetch/pc_reg[4]_i_1_n_8
    SLICE_X48Y30         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.826    22.565    uIFetch/lopt
    SLICE_X48Y30         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.300    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.112    22.412    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.412    
                         arrival time                          22.655    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.361ns  (logic 0.292ns (80.925%)  route 0.069ns (19.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 22.564 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.557    22.296    uIFetch/lopt
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.146    22.442 r  uIFetch/pc_reg[1]/Q
                         net (fo=2, routed)           0.069    22.511    uIFetch/pc_reg_n_2_[1]
    SLICE_X48Y29         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    22.657 r  uIFetch/pc_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    22.657    uIFetch/pc_reg[0]_i_2_n_7
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.825    22.564    uIFetch/lopt
    SLICE_X48Y29         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.299    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.112    22.411    uIFetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.411    
                         arrival time                          22.657    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_cpu
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { ucpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y5      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y5      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y42     uDecoder/register_reg[27][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y42     uDecoder/register_reg[27][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y32     uDecoder/register_reg[27][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y42     uDecoder/register_reg[27][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y42     uDecoder/register_reg[27][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y48     uDecoder/register_reg[27][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y51     uDecoder/register_reg[27][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y51     uDecoder/register_reg[27][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y48     uDecoder/register_reg[27][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y32     uDecoder/register_reg[27][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X15Y40     udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X15Y40     udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     uIFetch/pc_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     uIFetch/pc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     uIFetch/pc_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     uIFetch/pc_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y22     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y22     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y30     debouncer0/q1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y30     debouncer0/q1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_cpu
  To Clock:  clkfbout_clock_cpu

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_cpu
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ucpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    ucpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBOUT



