{"vcs1":{"timestamp_begin":1730900057.562225091, "rt":3.13, "ut":0.29, "st":0.29}}
{"vcselab":{"timestamp_begin":1730900060.786743419, "rt":1.73, "ut":0.28, "st":0.20}}
{"link":{"timestamp_begin":1730900062.589450792, "rt":0.32, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730900056.810870955}
{"VCS_COMP_START_TIME": 1730900056.810870955}
{"VCS_COMP_END_TIME": 1730900064.485715434}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215156}}
