; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 3, !dbg !12
  %10 = and i32 %9, 15, !dbg !12
  %11 = or disjoint i32 %10, 16, !dbg !12
  %12 = shl i32 %8, 2, !dbg !12
  %13 = and i32 %12, 28, !dbg !12
  %14 = or disjoint i32 %7, %10, !dbg !13
  %15 = or disjoint i32 %7, %11, !dbg !13
  %16 = or disjoint i32 %7, %13, !dbg !13
  %17 = icmp slt i32 %14, 256, !dbg !14
  %18 = icmp slt i32 %15, 256, !dbg !14
  %19 = icmp slt i32 %16, 256, !dbg !14
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %21 = shl i32 %20, 5, !dbg !16
  %22 = or disjoint i32 %21, %13, !dbg !17
  %23 = or disjoint i32 %21, %10, !dbg !17
  %24 = or disjoint i32 %21, %11, !dbg !17
  %25 = srem i32 %14, 64, !dbg !18
  %26 = srem i32 %15, 64, !dbg !18
  %.frozen = freeze i32 %16, !dbg !19
  %27 = sdiv i32 %.frozen, 64, !dbg !19
  %28 = mul i32 %27, 64, !dbg !18
  %.decomposed = sub i32 %.frozen, %28, !dbg !18
  %29 = shl i32 %14, 12, !dbg !20
  %30 = shl i32 %15, 12, !dbg !20
  %31 = add i32 %22, %29, !dbg !21
  %32 = add i32 %22, %30, !dbg !21
  %33 = sext i32 %31 to i64, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !22
  %35 = sext i32 %32 to i64, !dbg !22
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !22
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %17) #2, !dbg !23
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !23
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !23
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !23
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !23
  %42 = bitcast i32 %38 to float, !dbg !23
  %43 = bitcast i32 %39 to float, !dbg !23
  %44 = bitcast i32 %40 to float, !dbg !23
  %45 = bitcast i32 %41 to float, !dbg !23
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %36, i1 %18) #2, !dbg !23
  %47 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !23
  %48 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !23
  %49 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !23
  %50 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !23
  %51 = bitcast i32 %47 to float, !dbg !23
  %52 = bitcast i32 %48 to float, !dbg !23
  %53 = bitcast i32 %49 to float, !dbg !23
  %54 = bitcast i32 %50 to float, !dbg !23
  %55 = sext i32 %25 to i64, !dbg !24
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !24
  %57 = sext i32 %26 to i64, !dbg !24
  %58 = getelementptr float, ptr addrspace(1) %1, i64 %57, !dbg !24
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %17) #2, !dbg !25
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %17) #2, !dbg !25
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %17) #2, !dbg !25
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %17) #2, !dbg !25
  %63 = bitcast i32 %62 to float, !dbg !25
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #2, !dbg !25
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #2, !dbg !25
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #2, !dbg !25
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #2, !dbg !25
  %68 = bitcast i32 %67 to float, !dbg !25
  %69 = fadd float %42, %63, !dbg !26
  %70 = fadd float %43, %63, !dbg !26
  %71 = fadd float %44, %63, !dbg !26
  %72 = fadd float %45, %63, !dbg !26
  %73 = fadd float %51, %68, !dbg !26
  %74 = fadd float %52, %68, !dbg !26
  %75 = fadd float %53, %68, !dbg !26
  %76 = fadd float %54, %68, !dbg !26
  %77 = shl i32 %23, 6, !dbg !27
  %78 = shl i32 %24, 6, !dbg !27
  %79 = shl i32 %27, 18, !dbg !28
  %80 = add i32 %79, %.decomposed, !dbg !29
  %81 = add i32 %80, %77, !dbg !30
  %82 = add i32 %80, %78, !dbg !30
  %83 = sext i32 %81 to i64, !dbg !31
  %84 = getelementptr float, ptr addrspace(1) %2, i64 %83, !dbg !31
  %85 = sext i32 %82 to i64, !dbg !31
  %86 = getelementptr float, ptr addrspace(1) %2, i64 %85, !dbg !31
  %87 = shl i32 %8, 7, !dbg !32
  %88 = and i32 %87, 896, !dbg !32
  %89 = or disjoint i32 %88, %10, !dbg !32
  %90 = and i32 %12, 508, !dbg !32
  %91 = lshr exact i32 %88, 3, !dbg !32
  %92 = or disjoint i32 %91, %89, !dbg !32
  %93 = zext nneg i32 %92 to i64, !dbg !32
  %94 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %93, !dbg !32
  %95 = bitcast float %69 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %94, <1 x i32> %95, i1 true) #2, !dbg !32
  %96 = or disjoint i32 %89, 32, !dbg !32
  %97 = lshr i32 %96, 3, !dbg !32
  %98 = and i32 %97, 116, !dbg !32
  %99 = add nuw nsw i32 %98, %96, !dbg !32
  %100 = zext nneg i32 %99 to i64, !dbg !32
  %101 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %100, !dbg !32
  %102 = bitcast float %70 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %102, i1 true) #2, !dbg !32
  %103 = or disjoint i32 %89, 64, !dbg !32
  %104 = lshr i32 %103, 3, !dbg !32
  %105 = and i32 %104, 120, !dbg !32
  %106 = add nuw nsw i32 %105, %103, !dbg !32
  %107 = zext nneg i32 %106 to i64, !dbg !32
  %108 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %107, !dbg !32
  %109 = bitcast float %71 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %108, <1 x i32> %109, i1 true) #2, !dbg !32
  %110 = or disjoint i32 %89, 96, !dbg !32
  %111 = lshr i32 %110, 3, !dbg !32
  %112 = and i32 %111, 124, !dbg !32
  %113 = add nuw nsw i32 %112, %110, !dbg !32
  %114 = zext nneg i32 %113 to i64, !dbg !32
  %115 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %114, !dbg !32
  %116 = bitcast float %72 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %115, <1 x i32> %116, i1 true) #2, !dbg !32
  %117 = or disjoint i32 %89, 16, !dbg !32
  %118 = add nuw nsw i32 %117, %91, !dbg !32
  %119 = zext nneg i32 %118 to i64, !dbg !32
  %120 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %119, !dbg !32
  %121 = bitcast float %73 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %120, <1 x i32> %121, i1 true) #2, !dbg !32
  %122 = or disjoint i32 %89, 48, !dbg !32
  %123 = lshr i32 %122, 3, !dbg !32
  %124 = and i32 %123, 116, !dbg !32
  %125 = add nuw nsw i32 %124, %122, !dbg !32
  %126 = zext nneg i32 %125 to i64, !dbg !32
  %127 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %126, !dbg !32
  %128 = bitcast float %74 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %127, <1 x i32> %128, i1 true) #2, !dbg !32
  %129 = or disjoint i32 %89, 80, !dbg !32
  %130 = lshr i32 %129, 3, !dbg !32
  %131 = and i32 %130, 120, !dbg !32
  %132 = add nuw nsw i32 %131, %129, !dbg !32
  %133 = zext nneg i32 %132 to i64, !dbg !32
  %134 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %133, !dbg !32
  %135 = bitcast float %75 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %135, i1 true) #2, !dbg !32
  %136 = or disjoint i32 %89, 112, !dbg !32
  %137 = lshr i32 %136, 3, !dbg !32
  %138 = and i32 %137, 124, !dbg !32
  %139 = add nuw nsw i32 %138, %136, !dbg !32
  %140 = zext nneg i32 %139 to i64, !dbg !32
  %141 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %140, !dbg !32
  %142 = bitcast float %76 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %141, <1 x i32> %142, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %143 = lshr i32 %12, 3, !dbg !32
  %144 = and i32 %143, 60, !dbg !32
  %145 = add nuw nsw i32 %144, %90, !dbg !32
  %146 = zext nneg i32 %145 to i64, !dbg !32
  %147 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %146, !dbg !32
  %148 = or disjoint i32 %90, 512, !dbg !32
  %149 = lshr i32 %148, 3, !dbg !32
  %150 = and i32 %149, 124, !dbg !32
  %151 = add nuw nsw i32 %150, %148, !dbg !32
  %152 = zext nneg i32 %151 to i64, !dbg !32
  %153 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %152, !dbg !32
  %154 = load <4 x i32>, ptr addrspace(3) %153, align 16, !dbg !32
  %.extract = load i32, ptr addrspace(3) %147, align 16, !dbg !32
  %155 = getelementptr inbounds i8, ptr addrspace(3) %147, i64 4, !dbg !32
  %.extract8 = load i32, ptr addrspace(3) %155, align 4, !dbg !32
  %156 = getelementptr inbounds i8, ptr addrspace(3) %147, i64 8, !dbg !32
  %.extract9 = load i32, ptr addrspace(3) %156, align 8, !dbg !32
  %157 = getelementptr inbounds i8, ptr addrspace(3) %147, i64 12, !dbg !32
  %.extract10 = load i32, ptr addrspace(3) %157, align 4, !dbg !32
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract8, i32 %.extract9, i32 %.extract10, ptr addrspace(1) %84, i1 %19) #2, !dbg !32
  %.extract11 = extractelement <4 x i32> %154, i64 0, !dbg !32
  %.extract12 = extractelement <4 x i32> %154, i64 1, !dbg !32
  %.extract13 = extractelement <4 x i32> %154, i64 2, !dbg !32
  %.extract14 = extractelement <4 x i32> %154, i64 3, !dbg !32
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract11, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %86, i1 %19) #2, !dbg !32
  ret void, !dbg !33
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cj3f34kuzcsdf5wrus2ko7ymaqrxzmkehzpxwn2hggee42g3mhtn.py", directory: "inductor_cache/j3")
!4 = !{ptr @triton_poi_fused_convolution_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_6", linkageName: "triton_poi_fused_convolution_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 30, column: 19, scope: !7)
!19 = !DILocation(line: 31, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 40, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 45, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 18, scope: !7)
!27 = !DILocation(line: 35, column: 33, scope: !7)
!28 = !DILocation(line: 35, column: 45, scope: !7)
!29 = !DILocation(line: 35, column: 30, scope: !7)
!30 = !DILocation(line: 35, column: 38, scope: !7)
!31 = !DILocation(line: 35, column: 25, scope: !7)
!32 = !DILocation(line: 35, column: 56, scope: !7)
!33 = !DILocation(line: 35, column: 4, scope: !7)
