- ğŸ‘‹ Hi, Iâ€™m @lewis1573
- ğŸ‘€ Iâ€™m interested in chip verification
- ğŸŒ± Iâ€™m currently learning System Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on translate a System Verilog book
- ğŸ“« How to reach me: lewis1573@outlook.com

<!---
lewis1573/lewis1573 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
