
MIC_TAR_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df7c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006fd4  0800e21c  0800e21c  0001e21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080151f0  080151f0  000251f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080151f8  080151f8  000251f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080151fc  080151fc  000251fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000104  24000000  08015200  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008c0  24000104  08015304  00030104  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240009c4  08015304  000309c4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030104  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f927  00000000  00000000  00030132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b8b  00000000  00000000  0004fa59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001678  00000000  00000000  000535e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014c8  00000000  00000000  00054c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003adeb  00000000  00000000  00056128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002038a  00000000  00000000  00090f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016d046  00000000  00000000  000b129d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0021e2e3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000066c8  00000000  00000000  0021e334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000104 	.word	0x24000104
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e204 	.word	0x0800e204

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000108 	.word	0x24000108
 80002dc:	0800e204 	.word	0x0800e204

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800068a:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <MX_DMA_Init+0x3c>)
 800068c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000690:	4a0b      	ldr	r2, [pc, #44]	; (80006c0 <MX_DMA_Init+0x3c>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800069a:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_DMA_Init+0x3c>)
 800069c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006a0:	f003 0301 	and.w	r3, r3, #1
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2100      	movs	r1, #0
 80006ac:	200b      	movs	r0, #11
 80006ae:	f003 fabc 	bl	8003c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80006b2:	200b      	movs	r0, #11
 80006b4:	f003 fad3 	bl	8003c5e <HAL_NVIC_EnableIRQ>

}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	58024400 	.word	0x58024400

080006c4 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08a      	sub	sp, #40	; 0x28
 80006c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 0314 	add.w	r3, r7, #20
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006da:	4b42      	ldr	r3, [pc, #264]	; (80007e4 <MX_GPIO_Init+0x120>)
 80006dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006e0:	4a40      	ldr	r2, [pc, #256]	; (80007e4 <MX_GPIO_Init+0x120>)
 80006e2:	f043 0310 	orr.w	r3, r3, #16
 80006e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006ea:	4b3e      	ldr	r3, [pc, #248]	; (80007e4 <MX_GPIO_Init+0x120>)
 80006ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006f0:	f003 0310 	and.w	r3, r3, #16
 80006f4:	613b      	str	r3, [r7, #16]
 80006f6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f8:	4b3a      	ldr	r3, [pc, #232]	; (80007e4 <MX_GPIO_Init+0x120>)
 80006fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006fe:	4a39      	ldr	r2, [pc, #228]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000700:	f043 0304 	orr.w	r3, r3, #4
 8000704:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000708:	4b36      	ldr	r3, [pc, #216]	; (80007e4 <MX_GPIO_Init+0x120>)
 800070a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000716:	4b33      	ldr	r3, [pc, #204]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800071c:	4a31      	ldr	r2, [pc, #196]	; (80007e4 <MX_GPIO_Init+0x120>)
 800071e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000722:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000726:	4b2f      	ldr	r3, [pc, #188]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800072c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000734:	4b2b      	ldr	r3, [pc, #172]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800073a:	4a2a      	ldr	r2, [pc, #168]	; (80007e4 <MX_GPIO_Init+0x120>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000744:	4b27      	ldr	r3, [pc, #156]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b24      	ldr	r3, [pc, #144]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000758:	4a22      	ldr	r2, [pc, #136]	; (80007e4 <MX_GPIO_Init+0x120>)
 800075a:	f043 0302 	orr.w	r3, r3, #2
 800075e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000762:	4b20      	ldr	r3, [pc, #128]	; (80007e4 <MX_GPIO_Init+0x120>)
 8000764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000768:	f003 0302 	and.w	r3, r3, #2
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	481c      	ldr	r0, [pc, #112]	; (80007e8 <MX_GPIO_Init+0x124>)
 8000776:	f005 fd2d 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8000780:	4819      	ldr	r0, [pc, #100]	; (80007e8 <MX_GPIO_Init+0x124>)
 8000782:	f005 fd27 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000786:	2308      	movs	r3, #8
 8000788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078a:	2301      	movs	r3, #1
 800078c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000792:	2300      	movs	r3, #0
 8000794:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	4812      	ldr	r0, [pc, #72]	; (80007e8 <MX_GPIO_Init+0x124>)
 800079e:	f005 fb51 	bl	8005e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80007a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a8:	2300      	movs	r3, #0
 80007aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007ac:	2302      	movs	r3, #2
 80007ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80007b0:	f107 0314 	add.w	r3, r7, #20
 80007b4:	4619      	mov	r1, r3
 80007b6:	480d      	ldr	r0, [pc, #52]	; (80007ec <MX_GPIO_Init+0x128>)
 80007b8:	f005 fb44 	bl	8005e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 80007bc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80007c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ca:	2303      	movs	r3, #3
 80007cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4619      	mov	r1, r3
 80007d4:	4804      	ldr	r0, [pc, #16]	; (80007e8 <MX_GPIO_Init+0x124>)
 80007d6:	f005 fb35 	bl	8005e44 <HAL_GPIO_Init>

}
 80007da:	bf00      	nop
 80007dc:	3728      	adds	r7, #40	; 0x28
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	58024400 	.word	0x58024400
 80007e8:	58021000 	.word	0x58021000
 80007ec:	58020800 	.word	0x58020800

080007f0 <MX_I2S1_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi1_rx;

/* I2S1 init function */
void MX_I2S1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80007f4:	4b16      	ldr	r3, [pc, #88]	; (8000850 <MX_I2S1_Init+0x60>)
 80007f6:	4a17      	ldr	r2, [pc, #92]	; (8000854 <MX_I2S1_Init+0x64>)
 80007f8:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <MX_I2S1_Init+0x60>)
 80007fc:	2206      	movs	r2, #6
 80007fe:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_MSB;
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_I2S1_Init+0x60>)
 8000802:	2210      	movs	r2, #16
 8000804:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000806:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_I2S1_Init+0x60>)
 8000808:	f44f 7280 	mov.w	r2, #256	; 0x100
 800080c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800080e:	4b10      	ldr	r3, [pc, #64]	; (8000850 <MX_I2S1_Init+0x60>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000814:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_I2S1_Init+0x60>)
 8000816:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800081a:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_I2S1_Init+0x60>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_I2S1_Init+0x60>)
 8000824:	2200      	movs	r2, #0
 8000826:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_I2S1_Init+0x60>)
 800082a:	2200      	movs	r2, #0
 800082c:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_I2S1_Init+0x60>)
 8000830:	2200      	movs	r2, #0
 8000832:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_I2S1_Init+0x60>)
 8000836:	2200      	movs	r2, #0
 8000838:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_I2S1_Init+0x60>)
 800083c:	f005 fce4 	bl	8006208 <HAL_I2S_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_I2S1_Init+0x5a>
  {
    Error_Handler();
 8000846:	f000 fb29 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	24000120 	.word	0x24000120
 8000854:	40013000 	.word	0x40013000

08000858 <MX_I2S2_Init>:
/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800085c:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <MX_I2S2_Init+0x60>)
 800085e:	4a17      	ldr	r2, [pc, #92]	; (80008bc <MX_I2S2_Init+0x64>)
 8000860:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000864:	2206      	movs	r2, #6
 8000866:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8000868:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <MX_I2S2_Init+0x60>)
 800086a:	2210      	movs	r2, #16
 800086c:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000870:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000874:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800087c:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_I2S2_Init+0x60>)
 800087e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000882:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000886:	2200      	movs	r2, #0
 8000888:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <MX_I2S2_Init+0x60>)
 800088c:	2200      	movs	r2, #0
 800088e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000892:	2200      	movs	r2, #0
 8000894:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_I2S2_Init+0x60>)
 8000898:	2200      	movs	r2, #0
 800089a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_ENABLE;
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_I2S2_Init+0x60>)
 800089e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80008a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_I2S2_Init+0x60>)
 80008a6:	f005 fcaf 	bl	8006208 <HAL_I2S_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_I2S2_Init+0x5c>
  {
    Error_Handler();
 80008b0:	f000 faf4 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	24000174 	.word	0x24000174
 80008bc:	40003800 	.word	0x40003800

080008c0 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008c4:	4b16      	ldr	r3, [pc, #88]	; (8000920 <MX_I2S3_Init+0x60>)
 80008c6:	4a17      	ldr	r2, [pc, #92]	; (8000924 <MX_I2S3_Init+0x64>)
 80008c8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 80008ca:	4b15      	ldr	r3, [pc, #84]	; (8000920 <MX_I2S3_Init+0x60>)
 80008cc:	2206      	movs	r2, #6
 80008ce:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_MSB;
 80008d0:	4b13      	ldr	r3, [pc, #76]	; (8000920 <MX_I2S3_Init+0x60>)
 80008d2:	2210      	movs	r2, #16
 80008d4:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 80008d6:	4b12      	ldr	r3, [pc, #72]	; (8000920 <MX_I2S3_Init+0x60>)
 80008d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008dc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <MX_I2S3_Init+0x60>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80008e4:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <MX_I2S3_Init+0x60>)
 80008e6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008ea:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <MX_I2S3_Init+0x60>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <MX_I2S3_Init+0x60>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <MX_I2S3_Init+0x60>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	621a      	str	r2, [r3, #32]
  hi2s3.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <MX_I2S3_Init+0x60>)
 8000900:	2200      	movs	r2, #0
 8000902:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s3.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_ENABLE;
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <MX_I2S3_Init+0x60>)
 8000906:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800090a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	; (8000920 <MX_I2S3_Init+0x60>)
 800090e:	f005 fc7b 	bl	8006208 <HAL_I2S_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_I2S3_Init+0x5c>
  {
    Error_Handler();
 8000918:	f000 fac0 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	240001c8 	.word	0x240001c8
 8000924:	40003c00 	.word	0x40003c00

08000928 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b090      	sub	sp, #64	; 0x40
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000930:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]
 800093a:	609a      	str	r2, [r3, #8]
 800093c:	60da      	str	r2, [r3, #12]
 800093e:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI1)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a87      	ldr	r2, [pc, #540]	; (8000b64 <HAL_I2S_MspInit+0x23c>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d15f      	bne.n	8000a0a <HAL_I2S_MspInit+0xe2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* I2S1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800094a:	4b87      	ldr	r3, [pc, #540]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 800094c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000950:	4a85      	ldr	r2, [pc, #532]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000952:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000956:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800095a:	4b83      	ldr	r3, [pc, #524]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 800095c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000960:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000964:	62bb      	str	r3, [r7, #40]	; 0x28
 8000966:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	4b7f      	ldr	r3, [pc, #508]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 800096a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800096e:	4a7e      	ldr	r2, [pc, #504]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000978:	4b7b      	ldr	r3, [pc, #492]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 800097a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
 8000984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000986:	2370      	movs	r3, #112	; 0x70
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000996:	2305      	movs	r3, #5
 8000998:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800099e:	4619      	mov	r1, r3
 80009a0:	4872      	ldr	r0, [pc, #456]	; (8000b6c <HAL_I2S_MspInit+0x244>)
 80009a2:	f005 fa4f 	bl	8005e44 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 80009a6:	4b72      	ldr	r3, [pc, #456]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009a8:	4a72      	ldr	r2, [pc, #456]	; (8000b74 <HAL_I2S_MspInit+0x24c>)
 80009aa:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80009ac:	4b70      	ldr	r3, [pc, #448]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009ae:	2225      	movs	r2, #37	; 0x25
 80009b0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009b2:	4b6f      	ldr	r3, [pc, #444]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009b8:	4b6d      	ldr	r3, [pc, #436]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009be:	4b6c      	ldr	r3, [pc, #432]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009c4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80009c6:	4b6a      	ldr	r3, [pc, #424]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009cc:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009ce:	4b68      	ldr	r3, [pc, #416]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009d4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80009d6:	4b66      	ldr	r3, [pc, #408]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009dc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80009de:	4b64      	ldr	r3, [pc, #400]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009e0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009e4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009e6:	4b62      	ldr	r3, [pc, #392]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80009ec:	4860      	ldr	r0, [pc, #384]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 80009ee:	f003 f951 	bl	8003c94 <HAL_DMA_Init>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <HAL_I2S_MspInit+0xd4>
    {
      Error_Handler();
 80009f8:	f000 fa50 	bl	8000e9c <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi1_rx);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4a5c      	ldr	r2, [pc, #368]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 8000a00:	649a      	str	r2, [r3, #72]	; 0x48
 8000a02:	4a5b      	ldr	r2, [pc, #364]	; (8000b70 <HAL_I2S_MspInit+0x248>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a08:	e0a7      	b.n	8000b5a <HAL_I2S_MspInit+0x232>
  else if(i2sHandle->Instance==SPI2)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a5a      	ldr	r2, [pc, #360]	; (8000b78 <HAL_I2S_MspInit+0x250>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d14e      	bne.n	8000ab2 <HAL_I2S_MspInit+0x18a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a14:	4b54      	ldr	r3, [pc, #336]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a1a:	4a53      	ldr	r2, [pc, #332]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a20:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000a24:	4b50      	ldr	r3, [pc, #320]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a2e:	623b      	str	r3, [r7, #32]
 8000a30:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b4d      	ldr	r3, [pc, #308]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	4a4b      	ldr	r2, [pc, #300]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a42:	4b49      	ldr	r3, [pc, #292]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	61fb      	str	r3, [r7, #28]
 8000a4e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a50:	4b45      	ldr	r3, [pc, #276]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a56:	4a44      	ldr	r2, [pc, #272]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a58:	f043 0302 	orr.w	r3, r3, #2
 8000a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a60:	4b41      	ldr	r3, [pc, #260]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	61bb      	str	r3, [r7, #24]
 8000a6c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a7e:	2305      	movs	r3, #5
 8000a80:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a86:	4619      	mov	r1, r3
 8000a88:	483c      	ldr	r0, [pc, #240]	; (8000b7c <HAL_I2S_MspInit+0x254>)
 8000a8a:	f005 f9db 	bl	8005e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a8e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aa0:	2305      	movs	r3, #5
 8000aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4835      	ldr	r0, [pc, #212]	; (8000b80 <HAL_I2S_MspInit+0x258>)
 8000aac:	f005 f9ca 	bl	8005e44 <HAL_GPIO_Init>
}
 8000ab0:	e053      	b.n	8000b5a <HAL_I2S_MspInit+0x232>
  else if(i2sHandle->Instance==SPI3)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a33      	ldr	r2, [pc, #204]	; (8000b84 <HAL_I2S_MspInit+0x25c>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d14e      	bne.n	8000b5a <HAL_I2S_MspInit+0x232>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000abc:	4b2a      	ldr	r3, [pc, #168]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000abe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ac2:	4a29      	ldr	r2, [pc, #164]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000ac4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ac8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000acc:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000ace:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ad2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ad6:	617b      	str	r3, [r7, #20]
 8000ad8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	4b23      	ldr	r3, [pc, #140]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae0:	4a21      	ldr	r2, [pc, #132]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aea:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af8:	4b1b      	ldr	r3, [pc, #108]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000afe:	4a1a      	ldr	r2, [pc, #104]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000b00:	f043 0304 	orr.w	r3, r3, #4
 8000b04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b08:	4b17      	ldr	r3, [pc, #92]	; (8000b68 <HAL_I2S_MspInit+0x240>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b28:	2306      	movs	r3, #6
 8000b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b30:	4619      	mov	r1, r3
 8000b32:	480e      	ldr	r0, [pc, #56]	; (8000b6c <HAL_I2S_MspInit+0x244>)
 8000b34:	f005 f986 	bl	8005e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b38:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b52:	4619      	mov	r1, r3
 8000b54:	4809      	ldr	r0, [pc, #36]	; (8000b7c <HAL_I2S_MspInit+0x254>)
 8000b56:	f005 f975 	bl	8005e44 <HAL_GPIO_Init>
}
 8000b5a:	bf00      	nop
 8000b5c:	3740      	adds	r7, #64	; 0x40
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40013000 	.word	0x40013000
 8000b68:	58024400 	.word	0x58024400
 8000b6c:	58020000 	.word	0x58020000
 8000b70:	2400021c 	.word	0x2400021c
 8000b74:	40020010 	.word	0x40020010
 8000b78:	40003800 	.word	0x40003800
 8000b7c:	58020800 	.word	0x58020800
 8000b80:	58020400 	.word	0x58020400
 8000b84:	40003c00 	.word	0x40003c00

08000b88 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8000b90:	1d39      	adds	r1, r7, #4
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
 8000b96:	2201      	movs	r2, #1
 8000b98:	4803      	ldr	r0, [pc, #12]	; (8000ba8 <__io_putchar+0x20>)
 8000b9a:	f00b f8e0 	bl	800bd5e <HAL_UART_Transmit>
    return ch;
 8000b9e:	687b      	ldr	r3, [r7, #4]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	240003d0 	.word	0x240003d0

08000bac <HAL_I2S_RxCpltCallback>:
/*
 * ÈáçÂÜôprintf
 */

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	if(hi2s==&hi2s1){
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <HAL_I2S_RxCpltCallback+0x54>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d11b      	bne.n	8000bf4 <HAL_I2S_RxCpltCallback+0x48>
		//Â∞Ü‰∏§‰∏?32Êï¥ÂûãÂêàÂπ∂‰∏∫‰∏Ä‰∏?
		//dat32 example: 0000fffb 00004f00
		val24=(hi2s1_Data[0]<<8)+(hi2s1_Data[1]>>8);
 8000bbc:	4b11      	ldr	r3, [pc, #68]	; (8000c04 <HAL_I2S_RxCpltCallback+0x58>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	021a      	lsls	r2, r3, #8
 8000bc2:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <HAL_I2S_RxCpltCallback+0x58>)
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	0a1b      	lsrs	r3, r3, #8
 8000bc8:	4413      	add	r3, r2
 8000bca:	4a0f      	ldr	r2, [pc, #60]	; (8000c08 <HAL_I2S_RxCpltCallback+0x5c>)
 8000bcc:	6013      	str	r3, [r2, #0]
		//Â∞?24‰ΩçÊúâÁ¨¶Âè∑Êï¥ÂûãÊâ©Â±ïÂà?32‰Ω?
		if(val24 & 0x800000){//negative
 8000bce:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_I2S_RxCpltCallback+0x5c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d007      	beq.n	8000bea <HAL_I2S_RxCpltCallback+0x3e>
			val32=0xff000000 | val24;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_I2S_RxCpltCallback+0x5c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000be2:	461a      	mov	r2, r3
 8000be4:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <HAL_I2S_RxCpltCallback+0x60>)
 8000be6:	601a      	str	r2, [r3, #0]
		}else{//positive
			val32=val24;
		}
	}
}
 8000be8:	e004      	b.n	8000bf4 <HAL_I2S_RxCpltCallback+0x48>
			val32=val24;
 8000bea:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <HAL_I2S_RxCpltCallback+0x5c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <HAL_I2S_RxCpltCallback+0x60>)
 8000bf2:	601a      	str	r2, [r3, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	24000120 	.word	0x24000120
 8000c04:	24000294 	.word	0x24000294
 8000c08:	240002a4 	.word	0x240002a4
 8000c0c:	240002a8 	.word	0x240002a8

08000c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c10:	b590      	push	{r4, r7, lr}
 8000c12:	b089      	sub	sp, #36	; 0x24
 8000c14:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c16:	f002 fe5d 	bl	80038d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c1a:	f000 f859 	bl	8000cd0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c1e:	f000 f911 	bl	8000e44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c22:	f7ff fd4f 	bl	80006c4 <MX_GPIO_Init>
  MX_SPI4_Init();
 8000c26:	f000 f93f 	bl	8000ea8 <MX_SPI4_Init>
  MX_DMA_Init();
 8000c2a:	f7ff fd2b 	bl	8000684 <MX_DMA_Init>
  MX_I2S1_Init();
 8000c2e:	f7ff fddf 	bl	80007f0 <MX_I2S1_Init>
  MX_I2S2_Init();
 8000c32:	f7ff fe11 	bl	8000858 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000c36:	f7ff fe43 	bl	80008c0 <MX_I2S3_Init>
  MX_TIM1_Init();
 8000c3a:	f000 fb6d 	bl	8001318 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000c3e:	f000 fc17 	bl	8001470 <MX_TIM3_Init>
  MX_UART4_Init();
 8000c42:	f000 fd2b 	bl	800169c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000c46:	2100      	movs	r1, #0
 8000c48:	481b      	ldr	r0, [pc, #108]	; (8000cb8 <main+0xa8>)
 8000c4a:	f009 fef7 	bl	800aa3c <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LCD_Test();
 8000c4e:	f000 fdff 	bl	8001850 <LCD_Test>
  uint8_t text[20]={0};
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]

  HAL_I2S_Receive_DMA(&hi2s1, (uint16_t*)hi2s1_Data, 4);
 8000c64:	2204      	movs	r2, #4
 8000c66:	4915      	ldr	r1, [pc, #84]	; (8000cbc <main+0xac>)
 8000c68:	4815      	ldr	r0, [pc, #84]	; (8000cc0 <main+0xb0>)
 8000c6a:	f005 fbed 	bl	8006448 <HAL_I2S_Receive_DMA>
//	  else
//	  {
//		  TIM3->CCR1=PWM;
//	  }

		sprintf((char *)&text, "%8d", hi2s1_Data[0]);
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <main+0xac>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4913      	ldr	r1, [pc, #76]	; (8000cc4 <main+0xb4>)
 8000c76:	4618      	mov	r0, r3
 8000c78:	f00c f972 	bl	800cf60 <siprintf>
		LCD_ShowString(4, 58, 256, 16, 16, text);
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	9301      	str	r3, [sp, #4]
 8000c80:	2310      	movs	r3, #16
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	2310      	movs	r3, #16
 8000c86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c8a:	213a      	movs	r1, #58	; 0x3a
 8000c8c:	2004      	movs	r0, #4
 8000c8e:	f001 f99b 	bl	8001fc8 <LCD_ShowString>
		printf("%d,%d,%d,%d,%d\r\n",hi2s1_Data[0],hi2s1_Data[1],hi2s1_Data[2],hi2s1_Data[3],val32);
 8000c92:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <main+0xac>)
 8000c94:	6819      	ldr	r1, [r3, #0]
 8000c96:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <main+0xac>)
 8000c98:	6858      	ldr	r0, [r3, #4]
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <main+0xac>)
 8000c9c:	689c      	ldr	r4, [r3, #8]
 8000c9e:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <main+0xac>)
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <main+0xb8>)
 8000ca4:	6812      	ldr	r2, [r2, #0]
 8000ca6:	9201      	str	r2, [sp, #4]
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	4623      	mov	r3, r4
 8000cac:	4602      	mov	r2, r0
 8000cae:	4807      	ldr	r0, [pc, #28]	; (8000ccc <main+0xbc>)
 8000cb0:	f00c f93e 	bl	800cf30 <iprintf>
		sprintf((char *)&text, "%8d", hi2s1_Data[0]);
 8000cb4:	e7db      	b.n	8000c6e <main+0x5e>
 8000cb6:	bf00      	nop
 8000cb8:	24000384 	.word	0x24000384
 8000cbc:	24000294 	.word	0x24000294
 8000cc0:	24000120 	.word	0x24000120
 8000cc4:	0800e21c 	.word	0x0800e21c
 8000cc8:	240002a8 	.word	0x240002a8
 8000ccc:	0800e220 	.word	0x0800e220

08000cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b09e      	sub	sp, #120	; 0x78
 8000cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cda:	224c      	movs	r2, #76	; 0x4c
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f00c f91e 	bl	800cf20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	2220      	movs	r2, #32
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f00c f917 	bl	800cf20 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000cf2:	2002      	movs	r0, #2
 8000cf4:	f005 fcb4 	bl	8006660 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	4b4e      	ldr	r3, [pc, #312]	; (8000e38 <SystemClock_Config+0x168>)
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	4a4d      	ldr	r2, [pc, #308]	; (8000e38 <SystemClock_Config+0x168>)
 8000d02:	f023 0301 	bic.w	r3, r3, #1
 8000d06:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d08:	4b4b      	ldr	r3, [pc, #300]	; (8000e38 <SystemClock_Config+0x168>)
 8000d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	4b4a      	ldr	r3, [pc, #296]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d14:	699b      	ldr	r3, [r3, #24]
 8000d16:	4a49      	ldr	r2, [pc, #292]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d1c:	6193      	str	r3, [r2, #24]
 8000d1e:	4b47      	ldr	r3, [pc, #284]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d20:	699b      	ldr	r3, [r3, #24]
 8000d22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d26:	60bb      	str	r3, [r7, #8]
 8000d28:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d2a:	bf00      	nop
 8000d2c:	4b43      	ldr	r3, [pc, #268]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d38:	d1f8      	bne.n	8000d2c <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3a:	4b41      	ldr	r3, [pc, #260]	; (8000e40 <SystemClock_Config+0x170>)
 8000d3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d40:	4a3f      	ldr	r2, [pc, #252]	; (8000e40 <SystemClock_Config+0x170>)
 8000d42:	f043 0302 	orr.w	r3, r3, #2
 8000d46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d4a:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <SystemClock_Config+0x170>)
 8000d4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	607b      	str	r3, [r7, #4]
 8000d56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d58:	2300      	movs	r3, #0
 8000d5a:	603b      	str	r3, [r7, #0]
 8000d5c:	4b37      	ldr	r3, [pc, #220]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a36      	ldr	r2, [pc, #216]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b34      	ldr	r3, [pc, #208]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d70:	603b      	str	r3, [r7, #0]
 8000d72:	4b31      	ldr	r3, [pc, #196]	; (8000e38 <SystemClock_Config+0x168>)
 8000d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d76:	4a30      	ldr	r2, [pc, #192]	; (8000e38 <SystemClock_Config+0x168>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d7e:	4b2e      	ldr	r3, [pc, #184]	; (8000e38 <SystemClock_Config+0x168>)
 8000d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d8a:	bf00      	nop
 8000d8c:	4b2b      	ldr	r3, [pc, #172]	; (8000e3c <SystemClock_Config+0x16c>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d98:	d1f8      	bne.n	8000d8c <SystemClock_Config+0xbc>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000d9a:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <SystemClock_Config+0x170>)
 8000d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9e:	f023 0303 	bic.w	r3, r3, #3
 8000da2:	4a27      	ldr	r2, [pc, #156]	; (8000e40 <SystemClock_Config+0x170>)
 8000da4:	f043 0302 	orr.w	r3, r3, #2
 8000da8:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000daa:	2301      	movs	r3, #1
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db4:	2302      	movs	r3, #2
 8000db6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000db8:	2302      	movs	r3, #2
 8000dba:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000dbc:	230a      	movs	r3, #10
 8000dbe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 384;
 8000dc0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000dc4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000dca:	2305      	movs	r3, #5
 8000dcc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de2:	4618      	mov	r0, r3
 8000de4:	f005 fc76 	bl	80066d4 <HAL_RCC_OscConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0x122>
  {
    Error_Handler();
 8000dee:	f000 f855 	bl	8000e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df2:	233f      	movs	r3, #63	; 0x3f
 8000df4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000df6:	2303      	movs	r3, #3
 8000df8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000dfe:	2308      	movs	r3, #8
 8000e00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e02:	2340      	movs	r3, #64	; 0x40
 8000e04:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e06:	2340      	movs	r3, #64	; 0x40
 8000e08:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e10:	2340      	movs	r3, #64	; 0x40
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	2104      	movs	r1, #4
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f006 f888 	bl	8006f30 <HAL_RCC_ClockConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0x15a>
  {
    Error_Handler();
 8000e26:	f000 f839 	bl	8000e9c <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000e2a:	f006 fa37 	bl	800729c <HAL_RCC_EnableCSS>
}
 8000e2e:	bf00      	nop
 8000e30:	3778      	adds	r7, #120	; 0x78
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	58000400 	.word	0x58000400
 8000e3c:	58024800 	.word	0x58024800
 8000e40:	58024400 	.word	0x58024400

08000e44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b0b0      	sub	sp, #192	; 0xc0
 8000e48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	22bc      	movs	r2, #188	; 0xbc
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4618      	mov	r0, r3
 8000e52:	f00c f865 	bl	800cf20 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI2
 8000e56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e5a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 10;
 8000e5c:	230a      	movs	r3, #10
 8000e5e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 128;
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e64:	2302      	movs	r3, #2
 8000e66:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e70:	2340      	movs	r3, #64	; 0x40
 8000e72:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8000e7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e80:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	4618      	mov	r0, r3
 8000e86:	f006 fbef 	bl	8007668 <HAL_RCCEx_PeriphCLKConfig>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8000e90:	f000 f804 	bl	8000e9c <Error_Handler>
  }
}
 8000e94:	bf00      	nop
 8000e96:	37c0      	adds	r7, #192	; 0xc0
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea0:	b672      	cpsid	i
}
 8000ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <Error_Handler+0x8>
	...

08000ea8 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8000eac:	4b28      	ldr	r3, [pc, #160]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000eae:	4a29      	ldr	r2, [pc, #164]	; (8000f54 <MX_SPI4_Init+0xac>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000eb2:	4b27      	ldr	r3, [pc, #156]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000eb4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000eb8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8000eba:	4b25      	ldr	r3, [pc, #148]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ebc:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000ec0:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ec2:	4b23      	ldr	r3, [pc, #140]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec8:	4b21      	ldr	r3, [pc, #132]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ece:	4b20      	ldr	r3, [pc, #128]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000ed4:	4b1e      	ldr	r3, [pc, #120]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ed6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000eda:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000edc:	4b1c      	ldr	r3, [pc, #112]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ede:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000ee2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ee4:	4b1a      	ldr	r3, [pc, #104]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000eea:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ef0:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000ef6:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f02:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f0a:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f10:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f16:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f22:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f28:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000f3a:	4805      	ldr	r0, [pc, #20]	; (8000f50 <MX_SPI4_Init+0xa8>)
 8000f3c:	f008 fd20 	bl	8009980 <HAL_SPI_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8000f46:	f7ff ffa9 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	240002ac 	.word	0x240002ac
 8000f54:	40013400 	.word	0x40013400

08000f58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b0b8      	sub	sp, #224	; 0xe0
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f70:	f107 0310 	add.w	r3, r7, #16
 8000f74:	22bc      	movs	r2, #188	; 0xbc
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f00b ffd1 	bl	800cf20 <memset>
  if(spiHandle->Instance==SPI4)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a25      	ldr	r2, [pc, #148]	; (8001018 <HAL_SPI_MspInit+0xc0>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d142      	bne.n	800100e <HAL_SPI_MspInit+0xb6>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8000f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f8c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	4618      	mov	r0, r3
 8000f98:	f006 fb66 	bl	8007668 <HAL_RCCEx_PeriphCLKConfig>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000fa2:	f7ff ff7b 	bl	8000e9c <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fac:	4a1b      	ldr	r2, [pc, #108]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fb2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fca:	4a14      	ldr	r2, [pc, #80]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fcc:	f043 0310 	orr.w	r3, r3, #16
 8000fd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_SPI_MspInit+0xc4>)
 8000fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fda:	f003 0310 	and.w	r3, r3, #16
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8000fe2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000fe6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000ffc:	2305      	movs	r3, #5
 8000ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001002:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	; (8001020 <HAL_SPI_MspInit+0xc8>)
 800100a:	f004 ff1b 	bl	8005e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800100e:	bf00      	nop
 8001010:	37e0      	adds	r7, #224	; 0xe0
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40013400 	.word	0x40013400
 800101c:	58024400 	.word	0x58024400
 8001020:	58021000 	.word	0x58021000

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_MspInit+0x30>)
 800102c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001030:	4a08      	ldr	r2, [pc, #32]	; (8001054 <HAL_MspInit+0x30>)
 8001032:	f043 0302 	orr.w	r3, r3, #2
 8001036:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <HAL_MspInit+0x30>)
 800103c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	58024400 	.word	0x58024400

08001058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800105c:	e7fe      	b.n	800105c <NMI_Handler+0x4>

0800105e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001062:	e7fe      	b.n	8001062 <HardFault_Handler+0x4>

08001064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001068:	e7fe      	b.n	8001068 <MemManage_Handler+0x4>

0800106a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800106e:	e7fe      	b.n	800106e <BusFault_Handler+0x4>

08001070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001074:	e7fe      	b.n	8001074 <UsageFault_Handler+0x4>

08001076 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a4:	f002 fc88 	bl	80039b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <DMA1_Stream0_IRQHandler+0x10>)
 80010b2:	f003 fbb5 	bl	8004820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2400021c 	.word	0x2400021c

080010c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e00a      	b.n	80010e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010d2:	f3af 8000 	nop.w
 80010d6:	4601      	mov	r1, r0
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	60ba      	str	r2, [r7, #8]
 80010de:	b2ca      	uxtb	r2, r1
 80010e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbf0      	blt.n	80010d2 <_read+0x12>
	}

return len;
 80010f0:	687b      	ldr	r3, [r7, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b086      	sub	sp, #24
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e009      	b.n	8001120 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	1c5a      	adds	r2, r3, #1
 8001110:	60ba      	str	r2, [r7, #8]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fd37 	bl	8000b88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3301      	adds	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	429a      	cmp	r2, r3
 8001126:	dbf1      	blt.n	800110c <_write+0x12>
	}
	return len;
 8001128:	687b      	ldr	r3, [r7, #4]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <_close>:

int _close(int file)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
	return -1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800115a:	605a      	str	r2, [r3, #4]
	return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <_isatty>:

int _isatty(int file)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
	return 1;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
	return 0;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a4:	4a14      	ldr	r2, [pc, #80]	; (80011f8 <_sbrk+0x5c>)
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <_sbrk+0x60>)
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <_sbrk+0x64>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <_sbrk+0x68>)
 80011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <_sbrk+0x64>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d207      	bcs.n	80011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011cc:	f00b fe7e 	bl	800cecc <__errno>
 80011d0:	4603      	mov	r3, r0
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a05      	ldr	r2, [pc, #20]	; (8001200 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	24080000 	.word	0x24080000
 80011fc:	00000400 	.word	0x00000400
 8001200:	24000334 	.word	0x24000334
 8001204:	240009c8 	.word	0x240009c8

08001208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800120c:	4b37      	ldr	r3, [pc, #220]	; (80012ec <SystemInit+0xe4>)
 800120e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001212:	4a36      	ldr	r2, [pc, #216]	; (80012ec <SystemInit+0xe4>)
 8001214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800121c:	4b34      	ldr	r3, [pc, #208]	; (80012f0 <SystemInit+0xe8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 030f 	and.w	r3, r3, #15
 8001224:	2b06      	cmp	r3, #6
 8001226:	d807      	bhi.n	8001238 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001228:	4b31      	ldr	r3, [pc, #196]	; (80012f0 <SystemInit+0xe8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f023 030f 	bic.w	r3, r3, #15
 8001230:	4a2f      	ldr	r2, [pc, #188]	; (80012f0 <SystemInit+0xe8>)
 8001232:	f043 0307 	orr.w	r3, r3, #7
 8001236:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001238:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <SystemInit+0xec>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a2d      	ldr	r2, [pc, #180]	; (80012f4 <SystemInit+0xec>)
 800123e:	f043 0301 	orr.w	r3, r3, #1
 8001242:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001244:	4b2b      	ldr	r3, [pc, #172]	; (80012f4 <SystemInit+0xec>)
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800124a:	4b2a      	ldr	r3, [pc, #168]	; (80012f4 <SystemInit+0xec>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	4929      	ldr	r1, [pc, #164]	; (80012f4 <SystemInit+0xec>)
 8001250:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <SystemInit+0xf0>)
 8001252:	4013      	ands	r3, r2
 8001254:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001256:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <SystemInit+0xe8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	2b00      	cmp	r3, #0
 8001260:	d007      	beq.n	8001272 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001262:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <SystemInit+0xe8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f023 030f 	bic.w	r3, r3, #15
 800126a:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <SystemInit+0xe8>)
 800126c:	f043 0307 	orr.w	r3, r3, #7
 8001270:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001272:	4b20      	ldr	r3, [pc, #128]	; (80012f4 <SystemInit+0xec>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001278:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <SystemInit+0xec>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <SystemInit+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001284:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <SystemInit+0xec>)
 8001286:	4a1d      	ldr	r2, [pc, #116]	; (80012fc <SystemInit+0xf4>)
 8001288:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <SystemInit+0xec>)
 800128c:	4a1c      	ldr	r2, [pc, #112]	; (8001300 <SystemInit+0xf8>)
 800128e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <SystemInit+0xec>)
 8001292:	4a1c      	ldr	r2, [pc, #112]	; (8001304 <SystemInit+0xfc>)
 8001294:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <SystemInit+0xec>)
 8001298:	2200      	movs	r2, #0
 800129a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <SystemInit+0xec>)
 800129e:	4a19      	ldr	r2, [pc, #100]	; (8001304 <SystemInit+0xfc>)
 80012a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012a2:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <SystemInit+0xec>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <SystemInit+0xec>)
 80012aa:	4a16      	ldr	r2, [pc, #88]	; (8001304 <SystemInit+0xfc>)
 80012ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <SystemInit+0xec>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <SystemInit+0xec>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <SystemInit+0xec>)
 80012ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012c0:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <SystemInit+0xec>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <SystemInit+0x100>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <SystemInit+0x104>)
 80012cc:	4013      	ands	r3, r2
 80012ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80012d2:	d202      	bcs.n	80012da <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012d4:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <SystemInit+0x108>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <SystemInit+0x10c>)
 80012dc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80012e0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	52002000 	.word	0x52002000
 80012f4:	58024400 	.word	0x58024400
 80012f8:	eaf6ed7f 	.word	0xeaf6ed7f
 80012fc:	02020200 	.word	0x02020200
 8001300:	01ff0000 	.word	0x01ff0000
 8001304:	01010280 	.word	0x01010280
 8001308:	5c001000 	.word	0x5c001000
 800130c:	ffff0000 	.word	0xffff0000
 8001310:	51008108 	.word	0x51008108
 8001314:	52004000 	.word	0x52004000

08001318 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b09a      	sub	sp, #104	; 0x68
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001338:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
 8001348:	615a      	str	r2, [r3, #20]
 800134a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	222c      	movs	r2, #44	; 0x2c
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00b fde4 	bl	800cf20 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001358:	4b43      	ldr	r3, [pc, #268]	; (8001468 <MX_TIM1_Init+0x150>)
 800135a:	4a44      	ldr	r2, [pc, #272]	; (800146c <MX_TIM1_Init+0x154>)
 800135c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24-1;
 800135e:	4b42      	ldr	r3, [pc, #264]	; (8001468 <MX_TIM1_Init+0x150>)
 8001360:	2217      	movs	r2, #23
 8001362:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001364:	4b40      	ldr	r3, [pc, #256]	; (8001468 <MX_TIM1_Init+0x150>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800136a:	4b3f      	ldr	r3, [pc, #252]	; (8001468 <MX_TIM1_Init+0x150>)
 800136c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001370:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001372:	4b3d      	ldr	r3, [pc, #244]	; (8001468 <MX_TIM1_Init+0x150>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001378:	4b3b      	ldr	r3, [pc, #236]	; (8001468 <MX_TIM1_Init+0x150>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137e:	4b3a      	ldr	r3, [pc, #232]	; (8001468 <MX_TIM1_Init+0x150>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001384:	4838      	ldr	r0, [pc, #224]	; (8001468 <MX_TIM1_Init+0x150>)
 8001386:	f009 faa0 	bl	800a8ca <HAL_TIM_Base_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001390:	f7ff fd84 	bl	8000e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001398:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800139a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800139e:	4619      	mov	r1, r3
 80013a0:	4831      	ldr	r0, [pc, #196]	; (8001468 <MX_TIM1_Init+0x150>)
 80013a2:	f009 fd6d 	bl	800ae80 <HAL_TIM_ConfigClockSource>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80013ac:	f7ff fd76 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013b0:	482d      	ldr	r0, [pc, #180]	; (8001468 <MX_TIM1_Init+0x150>)
 80013b2:	f009 fae1 	bl	800a978 <HAL_TIM_PWM_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80013bc:	f7ff fd6e 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013c4:	2300      	movs	r3, #0
 80013c6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013d0:	4619      	mov	r1, r3
 80013d2:	4825      	ldr	r0, [pc, #148]	; (8001468 <MX_TIM1_Init+0x150>)
 80013d4:	f00a fb42 	bl	800ba5c <HAL_TIMEx_MasterConfigSynchronization>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80013de:	f7ff fd5d 	bl	8000e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013e2:	2360      	movs	r3, #96	; 0x60
 80013e4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ea:	2300      	movs	r3, #0
 80013ec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80013ee:	2308      	movs	r3, #8
 80013f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013f2:	2300      	movs	r3, #0
 80013f4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013fa:	2300      	movs	r3, #0
 80013fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001402:	2204      	movs	r2, #4
 8001404:	4619      	mov	r1, r3
 8001406:	4818      	ldr	r0, [pc, #96]	; (8001468 <MX_TIM1_Init+0x150>)
 8001408:	f009 fc26 	bl	800ac58 <HAL_TIM_PWM_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001412:	f7ff fd43 	bl	8000e9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800142a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800142e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	4619      	mov	r1, r3
 800144a:	4807      	ldr	r0, [pc, #28]	; (8001468 <MX_TIM1_Init+0x150>)
 800144c:	f00a fb94 	bl	800bb78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001456:	f7ff fd21 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800145a:	4803      	ldr	r0, [pc, #12]	; (8001468 <MX_TIM1_Init+0x150>)
 800145c:	f000 f8ba 	bl	80015d4 <HAL_TIM_MspPostInit>

}
 8001460:	bf00      	nop
 8001462:	3768      	adds	r7, #104	; 0x68
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	24000338 	.word	0x24000338
 800146c:	40010000 	.word	0x40010000

08001470 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08e      	sub	sp, #56	; 0x38
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001490:	463b      	mov	r3, r7
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
 800149e:	615a      	str	r2, [r3, #20]
 80014a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014a2:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014a4:	4a2d      	ldr	r2, [pc, #180]	; (800155c <MX_TIM3_Init+0xec>)
 80014a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 240-1;
 80014a8:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014aa:	22ef      	movs	r2, #239	; 0xef
 80014ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ae:	4b2a      	ldr	r3, [pc, #168]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 80014b4:	4b28      	ldr	r3, [pc, #160]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014b6:	f241 3287 	movw	r2, #4999	; 0x1387
 80014ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014bc:	4b26      	ldr	r3, [pc, #152]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014c2:	4b25      	ldr	r3, [pc, #148]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014c4:	2280      	movs	r2, #128	; 0x80
 80014c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014c8:	4823      	ldr	r0, [pc, #140]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014ca:	f009 f9fe 	bl	800a8ca <HAL_TIM_Base_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80014d4:	f7ff fce2 	bl	8000e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014dc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e2:	4619      	mov	r1, r3
 80014e4:	481c      	ldr	r0, [pc, #112]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014e6:	f009 fccb 	bl	800ae80 <HAL_TIM_ConfigClockSource>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80014f0:	f7ff fcd4 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014f4:	4818      	ldr	r0, [pc, #96]	; (8001558 <MX_TIM3_Init+0xe8>)
 80014f6:	f009 fa3f 	bl	800a978 <HAL_TIM_PWM_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001500:	f7ff fccc 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4619      	mov	r1, r3
 8001512:	4811      	ldr	r0, [pc, #68]	; (8001558 <MX_TIM3_Init+0xe8>)
 8001514:	f00a faa2 	bl	800ba5c <HAL_TIMEx_MasterConfigSynchronization>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800151e:	f7ff fcbd 	bl	8000e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001522:	2360      	movs	r3, #96	; 0x60
 8001524:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2500-1;
 8001526:	f640 13c3 	movw	r3, #2499	; 0x9c3
 800152a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800152c:	2300      	movs	r3, #0
 800152e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	2200      	movs	r2, #0
 8001538:	4619      	mov	r1, r3
 800153a:	4807      	ldr	r0, [pc, #28]	; (8001558 <MX_TIM3_Init+0xe8>)
 800153c:	f009 fb8c 	bl	800ac58 <HAL_TIM_PWM_ConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001546:	f7ff fca9 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800154a:	4803      	ldr	r0, [pc, #12]	; (8001558 <MX_TIM3_Init+0xe8>)
 800154c:	f000 f842 	bl	80015d4 <HAL_TIM_MspPostInit>

}
 8001550:	bf00      	nop
 8001552:	3738      	adds	r7, #56	; 0x38
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	24000384 	.word	0x24000384
 800155c:	40000400 	.word	0x40000400

08001560 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a16      	ldr	r2, [pc, #88]	; (80015c8 <HAL_TIM_Base_MspInit+0x68>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d10f      	bne.n	8001592 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001572:	4b16      	ldr	r3, [pc, #88]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 8001574:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001578:	4a14      	ldr	r2, [pc, #80]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 800157a:	f043 0301 	orr.w	r3, r3, #1
 800157e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001582:	4b12      	ldr	r3, [pc, #72]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 8001584:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001590:	e013      	b.n	80015ba <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM3)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a0e      	ldr	r2, [pc, #56]	; (80015d0 <HAL_TIM_Base_MspInit+0x70>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d10e      	bne.n	80015ba <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 800159e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80015ac:	4b07      	ldr	r3, [pc, #28]	; (80015cc <HAL_TIM_Base_MspInit+0x6c>)
 80015ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
}
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	40010000 	.word	0x40010000
 80015cc:	58024400 	.word	0x58024400
 80015d0:	40000400 	.word	0x40000400

080015d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a25      	ldr	r2, [pc, #148]	; (8001688 <HAL_TIM_MspPostInit+0xb4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d120      	bne.n	8001638 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015f6:	4b25      	ldr	r3, [pc, #148]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 80015f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015fc:	4a23      	ldr	r2, [pc, #140]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 80015fe:	f043 0310 	orr.w	r3, r3, #16
 8001602:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001606:	4b21      	ldr	r3, [pc, #132]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 8001608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800160c:	f003 0310 	and.w	r3, r3, #16
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = LCD_LIGHT_Pin;
 8001614:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001626:	2301      	movs	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LCD_LIGHT_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	4619      	mov	r1, r3
 8001630:	4817      	ldr	r0, [pc, #92]	; (8001690 <HAL_TIM_MspPostInit+0xbc>)
 8001632:	f004 fc07 	bl	8005e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001636:	e023      	b.n	8001680 <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM3)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a15      	ldr	r2, [pc, #84]	; (8001694 <HAL_TIM_MspPostInit+0xc0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d11e      	bne.n	8001680 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 8001644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001648:	4a10      	ldr	r2, [pc, #64]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <HAL_TIM_MspPostInit+0xb8>)
 8001654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001658:	f003 0304 	and.w	r3, r3, #4
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001660:	2340      	movs	r3, #64	; 0x40
 8001662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001664:	2302      	movs	r3, #2
 8001666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001670:	2302      	movs	r3, #2
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	4807      	ldr	r0, [pc, #28]	; (8001698 <HAL_TIM_MspPostInit+0xc4>)
 800167c:	f004 fbe2 	bl	8005e44 <HAL_GPIO_Init>
}
 8001680:	bf00      	nop
 8001682:	3728      	adds	r7, #40	; 0x28
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40010000 	.word	0x40010000
 800168c:	58024400 	.word	0x58024400
 8001690:	58021000 	.word	0x58021000
 8001694:	40000400 	.word	0x40000400
 8001698:	58020800 	.word	0x58020800

0800169c <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80016a0:	4b22      	ldr	r3, [pc, #136]	; (800172c <MX_UART4_Init+0x90>)
 80016a2:	4a23      	ldr	r2, [pc, #140]	; (8001730 <MX_UART4_Init+0x94>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 921600;
 80016a6:	4b21      	ldr	r3, [pc, #132]	; (800172c <MX_UART4_Init+0x90>)
 80016a8:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80016ac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b1f      	ldr	r3, [pc, #124]	; (800172c <MX_UART4_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b1d      	ldr	r3, [pc, #116]	; (800172c <MX_UART4_Init+0x90>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <MX_UART4_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <MX_UART4_Init+0x90>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <MX_UART4_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b17      	ldr	r3, [pc, #92]	; (800172c <MX_UART4_Init+0x90>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d2:	4b16      	ldr	r3, [pc, #88]	; (800172c <MX_UART4_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d8:	4b14      	ldr	r3, [pc, #80]	; (800172c <MX_UART4_Init+0x90>)
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <MX_UART4_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80016e4:	4811      	ldr	r0, [pc, #68]	; (800172c <MX_UART4_Init+0x90>)
 80016e6:	f00a faea 	bl	800bcbe <HAL_UART_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80016f0:	f7ff fbd4 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f4:	2100      	movs	r1, #0
 80016f6:	480d      	ldr	r0, [pc, #52]	; (800172c <MX_UART4_Init+0x90>)
 80016f8:	f00b fb1e 	bl	800cd38 <HAL_UARTEx_SetTxFifoThreshold>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001702:	f7ff fbcb 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001706:	2100      	movs	r1, #0
 8001708:	4808      	ldr	r0, [pc, #32]	; (800172c <MX_UART4_Init+0x90>)
 800170a:	f00b fb53 	bl	800cdb4 <HAL_UARTEx_SetRxFifoThreshold>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001714:	f7ff fbc2 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <MX_UART4_Init+0x90>)
 800171a:	f00b fad4 	bl	800ccc6 <HAL_UARTEx_DisableFifoMode>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001724:	f7ff fbba 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	240003d0 	.word	0x240003d0
 8001730:	40004c00 	.word	0x40004c00

08001734 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0b8      	sub	sp, #224	; 0xe0
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0310 	add.w	r3, r7, #16
 8001750:	22bc      	movs	r2, #188	; 0xbc
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f00b fbe3 	bl	800cf20 <memset>
  if(uartHandle->Instance==UART4)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a24      	ldr	r2, [pc, #144]	; (80017f0 <HAL_UART_MspInit+0xbc>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d141      	bne.n	80017e8 <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001764:	2302      	movs	r3, #2
 8001766:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001768:	2300      	movs	r3, #0
 800176a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800176e:	f107 0310 	add.w	r3, r7, #16
 8001772:	4618      	mov	r0, r3
 8001774:	f005 ff78 	bl	8007668 <HAL_RCCEx_PeriphCLKConfig>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800177e:	f7ff fb8d 	bl	8000e9c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 8001784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001788:	4a1a      	ldr	r2, [pc, #104]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 800178a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800178e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 8001794:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001798:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 80017a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <HAL_UART_MspInit+0xc0>)
 80017b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017be:	2303      	movs	r3, #3
 80017c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017d6:	2308      	movs	r3, #8
 80017d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017e0:	4619      	mov	r1, r3
 80017e2:	4805      	ldr	r0, [pc, #20]	; (80017f8 <HAL_UART_MspInit+0xc4>)
 80017e4:	f004 fb2e 	bl	8005e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80017e8:	bf00      	nop
 80017ea:	37e0      	adds	r7, #224	; 0xe0
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40004c00 	.word	0x40004c00
 80017f4:	58024400 	.word	0x58024400
 80017f8:	58020000 	.word	0x58020000

080017fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80017fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001834 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001800:	f7ff fd02 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001804:	480c      	ldr	r0, [pc, #48]	; (8001838 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001806:	490d      	ldr	r1, [pc, #52]	; (800183c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001808:	4a0d      	ldr	r2, [pc, #52]	; (8001840 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800180c:	e002      	b.n	8001814 <LoopCopyDataInit>

0800180e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001812:	3304      	adds	r3, #4

08001814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001818:	d3f9      	bcc.n	800180e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800181c:	4c0a      	ldr	r4, [pc, #40]	; (8001848 <LoopFillZerobss+0x22>)
  movs r3, #0
 800181e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001820:	e001      	b.n	8001826 <LoopFillZerobss>

08001822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001824:	3204      	adds	r2, #4

08001826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001828:	d3fb      	bcc.n	8001822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182a:	f00b fb55 	bl	800ced8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800182e:	f7ff f9ef 	bl	8000c10 <main>
  bx  lr
 8001832:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001834:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001838:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800183c:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 8001840:	08015200 	.word	0x08015200
  ldr r2, =_sbss
 8001844:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8001848:	240009c4 	.word	0x240009c4

0800184c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800184c:	e7fe      	b.n	800184c <ADC3_IRQHandler>
	...

08001850 <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af02      	add	r7, sp, #8
	uint8_t text[20];
	
	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001856:	4b7d      	ldr	r3, [pc, #500]	; (8001a4c <LCD_Test+0x1fc>)
 8001858:	2203      	movs	r2, #3
 800185a:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 800185c:	4b7b      	ldr	r3, [pc, #492]	; (8001a4c <LCD_Test+0x1fc>)
 800185e:	2200      	movs	r2, #0
 8001860:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8001862:	4b7a      	ldr	r3, [pc, #488]	; (8001a4c <LCD_Test+0x1fc>)
 8001864:	2201      	movs	r2, #1
 8001866:	735a      	strb	r2, [r3, #13]
	#else
	perror ("Unknown Screen");
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001868:	4979      	ldr	r1, [pc, #484]	; (8001a50 <LCD_Test+0x200>)
 800186a:	487a      	ldr	r0, [pc, #488]	; (8001a54 <LCD_Test+0x204>)
 800186c:	f000 fcfa 	bl	8002264 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001870:	4b79      	ldr	r3, [pc, #484]	; (8001a58 <LCD_Test+0x208>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a75      	ldr	r2, [pc, #468]	; (8001a4c <LCD_Test+0x1fc>)
 8001876:	2105      	movs	r1, #5
 8001878:	4876      	ldr	r0, [pc, #472]	; (8001a54 <LCD_Test+0x204>)
 800187a:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 800187c:	4b76      	ldr	r3, [pc, #472]	; (8001a58 <LCD_Test+0x208>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	4976      	ldr	r1, [pc, #472]	; (8001a5c <LCD_Test+0x20c>)
 8001882:	4874      	ldr	r0, [pc, #464]	; (8001a54 <LCD_Test+0x204>)
 8001884:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8001886:	2000      	movs	r0, #0
 8001888:	f000 f8fa 	bl	8001a80 <LCD_SetBrightness>
	
	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 800188c:	4b72      	ldr	r3, [pc, #456]	; (8001a58 <LCD_Test+0x208>)
 800188e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001890:	4b73      	ldr	r3, [pc, #460]	; (8001a60 <LCD_Test+0x210>)
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	486f      	ldr	r0, [pc, #444]	; (8001a54 <LCD_Test+0x204>)
 8001898:	47a0      	blx	r4
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 800189a:	f002 f8a1 	bl	80039e0 <HAL_GetTick>
 800189e:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80018a0:	e06a      	b.n	8001978 <LCD_Test+0x128>
	{
		delay_ms(10);
 80018a2:	200a      	movs	r0, #10
 80018a4:	f002 f8a8 	bl	80039f8 <HAL_Delay>

		if (get_tick() - tick <= 1000)
 80018a8:	f002 f89a 	bl	80039e0 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018b6:	d80f      	bhi.n	80018d8 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 80018b8:	f002 f892 	bl	80039e0 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2264      	movs	r2, #100	; 0x64
 80018c4:	fb02 f303 	mul.w	r3, r2, r3
 80018c8:	4a66      	ldr	r2, [pc, #408]	; (8001a64 <LCD_Test+0x214>)
 80018ca:	fba2 2303 	umull	r2, r3, r2, r3
 80018ce:	099b      	lsrs	r3, r3, #6
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 f8d5 	bl	8001a80 <LCD_SetBrightness>
 80018d6:	e04f      	b.n	8001978 <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 80018d8:	f002 f882 	bl	80039e0 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d83d      	bhi.n	8001966 <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 80018ea:	f002 f879 	bl	80039e0 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80018f8:	4a5b      	ldr	r2, [pc, #364]	; (8001a68 <LCD_Test+0x218>)
 80018fa:	fba2 2303 	umull	r2, r3, r2, r3
 80018fe:	08da      	lsrs	r2, r3, #3
 8001900:	463b      	mov	r3, r7
 8001902:	495a      	ldr	r1, [pc, #360]	; (8001a6c <LCD_Test+0x21c>)
 8001904:	4618      	mov	r0, r3
 8001906:	f00b fb2b 	bl	800cf60 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 800190a:	4b50      	ldr	r3, [pc, #320]	; (8001a4c <LCD_Test+0x1fc>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	b29b      	uxth	r3, r3
 8001910:	3b1e      	subs	r3, #30
 8001912:	b298      	uxth	r0, r3
 8001914:	4b4d      	ldr	r3, [pc, #308]	; (8001a4c <LCD_Test+0x1fc>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	b29a      	uxth	r2, r3
 800191a:	463b      	mov	r3, r7
 800191c:	9301      	str	r3, [sp, #4]
 800191e:	2310      	movs	r3, #16
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	2310      	movs	r3, #16
 8001924:	2101      	movs	r1, #1
 8001926:	f000 fb4f 	bl	8001fc8 <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 800192a:	4b4b      	ldr	r3, [pc, #300]	; (8001a58 <LCD_Test+0x208>)
 800192c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800192e:	4b47      	ldr	r3, [pc, #284]	; (8001a4c <LCD_Test+0x1fc>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	1edd      	subs	r5, r3, #3
 8001934:	f002 f854 	bl	80039e0 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001942:	4a42      	ldr	r2, [pc, #264]	; (8001a4c <LCD_Test+0x1fc>)
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	fb02 f303 	mul.w	r3, r2, r3
 800194a:	4a46      	ldr	r2, [pc, #280]	; (8001a64 <LCD_Test+0x214>)
 800194c:	fba2 2303 	umull	r2, r3, r2, r3
 8001950:	09db      	lsrs	r3, r3, #7
 8001952:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001956:	9201      	str	r2, [sp, #4]
 8001958:	2203      	movs	r2, #3
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	462a      	mov	r2, r5
 800195e:	2100      	movs	r1, #0
 8001960:	483c      	ldr	r0, [pc, #240]	; (8001a54 <LCD_Test+0x204>)
 8001962:	47a0      	blx	r4
 8001964:	e008      	b.n	8001978 <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 8001966:	f002 f83b 	bl	80039e0 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001974:	4293      	cmp	r3, r2
 8001976:	d808      	bhi.n	800198a <LCD_Test+0x13a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001978:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800197c:	483c      	ldr	r0, [pc, #240]	; (8001a70 <LCD_Test+0x220>)
 800197e:	f004 fc11 	bl	80061a4 <HAL_GPIO_ReadPin>
 8001982:	4603      	mov	r3, r0
 8001984:	2b01      	cmp	r3, #1
 8001986:	d18c      	bne.n	80018a2 <LCD_Test+0x52>
 8001988:	e004      	b.n	8001994 <LCD_Test+0x144>
			break;
 800198a:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 800198c:	e002      	b.n	8001994 <LCD_Test+0x144>
	{
		delay_ms(10);
 800198e:	200a      	movs	r0, #10
 8001990:	f002 f832 	bl	80039f8 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001994:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001998:	4835      	ldr	r0, [pc, #212]	; (8001a70 <LCD_Test+0x220>)
 800199a:	f004 fc03 	bl	80061a4 <HAL_GPIO_ReadPin>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d0f4      	beq.n	800198e <LCD_Test+0x13e>
	}
	LCD_Light(0, 300);
 80019a4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019a8:	2000      	movs	r0, #0
 80019aa:	f000 f885 	bl	8001ab8 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 80019ae:	4b2a      	ldr	r3, [pc, #168]	; (8001a58 <LCD_Test+0x208>)
 80019b0:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80019b2:	4b26      	ldr	r3, [pc, #152]	; (8001a4c <LCD_Test+0x1fc>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4b25      	ldr	r3, [pc, #148]	; (8001a4c <LCD_Test+0x1fc>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2100      	movs	r1, #0
 80019bc:	9101      	str	r1, [sp, #4]
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	4613      	mov	r3, r2
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	4823      	ldr	r0, [pc, #140]	; (8001a54 <LCD_Test+0x204>)
 80019c8:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 80019ca:	463b      	mov	r3, r7
 80019cc:	4929      	ldr	r1, [pc, #164]	; (8001a74 <LCD_Test+0x224>)
 80019ce:	4618      	mov	r0, r3
 80019d0:	f00b fac6 	bl	800cf60 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <LCD_Test+0x1fc>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	b29a      	uxth	r2, r3
 80019da:	463b      	mov	r3, r7
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	2310      	movs	r3, #16
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	2310      	movs	r3, #16
 80019e4:	2104      	movs	r1, #4
 80019e6:	2004      	movs	r0, #4
 80019e8:	f000 faee 	bl	8001fc8 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 80019ec:	f002 f834 	bl	8003a58 <HAL_GetDEVID>
 80019f0:	4602      	mov	r2, r0
 80019f2:	463b      	mov	r3, r7
 80019f4:	4920      	ldr	r1, [pc, #128]	; (8001a78 <LCD_Test+0x228>)
 80019f6:	4618      	mov	r0, r3
 80019f8:	f00b fab2 	bl	800cf60 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 80019fc:	4b13      	ldr	r3, [pc, #76]	; (8001a4c <LCD_Test+0x1fc>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	463b      	mov	r3, r7
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2310      	movs	r3, #16
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2310      	movs	r3, #16
 8001a0c:	2116      	movs	r1, #22
 8001a0e:	2004      	movs	r0, #4
 8001a10:	f000 fada 	bl	8001fc8 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <LCD_Test+0x20c>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	463b      	mov	r3, r7
 8001a1a:	4918      	ldr	r1, [pc, #96]	; (8001a7c <LCD_Test+0x22c>)
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f00b fa9f 	bl	800cf60 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <LCD_Test+0x1fc>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	463b      	mov	r3, r7
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2310      	movs	r3, #16
 8001a32:	2128      	movs	r1, #40	; 0x28
 8001a34:	2004      	movs	r0, #4
 8001a36:	f000 fac7 	bl	8001fc8 <LCD_ShowString>

	LCD_Light(100, 200);
 8001a3a:	21c8      	movs	r1, #200	; 0xc8
 8001a3c:	2064      	movs	r0, #100	; 0x64
 8001a3e:	f000 f83b 	bl	8001ab8 <LCD_Light>
}
 8001a42:	bf00      	nop
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	240004a0 	.word	0x240004a0
 8001a50:	24000008 	.word	0x24000008
 8001a54:	24000460 	.word	0x24000460
 8001a58:	2400002c 	.word	0x2400002c
 8001a5c:	24000498 	.word	0x24000498
 8001a60:	0800ecdc 	.word	0x0800ecdc
 8001a64:	10624dd3 	.word	0x10624dd3
 8001a68:	cccccccd 	.word	0xcccccccd
 8001a6c:	0800e234 	.word	0x0800e234
 8001a70:	58020800 	.word	0x58020800
 8001a74:	0800e23c 	.word	0x0800e23c
 8001a78:	0800e24c 	.word	0x0800e24c
 8001a7c:	0800e25c 	.word	0x0800e25c

08001a80 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <LCD_SetBrightness+0x1c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	24000338 	.word	0x24000338

08001aa0 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <LCD_GetBrightness+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	24000338 	.word	0x24000338

08001ab8 <LCD_Light>:

// Â±èÂπïÈÄêÊ∏êÂèò‰∫ÆÊàñËÄÖÂèòÊöó
// Brightness_Dis: ÁõÆÊ†áÂÄº
// time: ËææÂà∞ÁõÆÊ†áÂÄºÁöÑÊó∂Èó¥,Âçï‰Ωç: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	; 0x28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 8001ac2:	f7ff ffed 	bl	8001aa0 <LCD_GetBrightness>
 8001ac6:	6278      	str	r0, [r7, #36]	; 0x24
	time_now = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 8001acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d05e      	beq.n	8001b92 <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	6a3b      	ldr	r3, [r7, #32]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d05c      	beq.n	8001b96 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	ee07 3a90 	vmov	s15, r3
 8001ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae6:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001af4:	ed97 7a07 	vldr	s14, [r7, #28]
 8001af8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afc:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b0a:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b18:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b20:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8001b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8001b28:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b30:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8001b34:	f001 ff54 	bl	80039e0 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8001b3a:	2001      	movs	r0, #1
 8001b3c:	f001 ff5c 	bl	80039f8 <HAL_Delay>
		
		time_now = get_tick()-tick;
 8001b40:	f001 ff4e 	bl	80039e0 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b56:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8001b5a:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b68:	ee07 3a90 	vmov	s15, r3
 8001b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b74:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 8001b78:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b80:	ee17 0a90 	vmov	r0, s15
 8001b84:	f7ff ff7c 	bl	8001a80 <LCD_SetBrightness>
		
		if(time_now >= time) break;
 8001b88:	6a3a      	ldr	r2, [r7, #32]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d204      	bcs.n	8001b9a <LCD_Light+0xe2>
		delay_ms(1);
 8001b90:	e7d3      	b.n	8001b3a <LCD_Light+0x82>
		return;
 8001b92:	bf00      	nop
 8001b94:	e002      	b.n	8001b9c <LCD_Light+0xe4>
		return;
 8001b96:	bf00      	nop
 8001b98:	e000      	b.n	8001b9c <LCD_Light+0xe4>
		if(time_now >= time) break;
 8001b9a:	bf00      	nop
		
	}
}
 8001b9c:	3728      	adds	r7, #40	; 0x28
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <LCD_ShowChar>:
//num:Ë¶ÅÊòæÁ§∫ÁöÑÂ≠óÁ¨¶:" "--->"~"
//size:Â≠ó‰ΩìÂ§ßÂ∞è 12/16
//mode:Âè†Âä†ÊñπÂºè(1)ËøòÊòØÈùûÂè†Âä†ÊñπÂºè(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 8001ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba8:	b097      	sub	sp, #92	; 0x5c
 8001baa:	af02      	add	r7, sp, #8
 8001bac:	461e      	mov	r6, r3
 8001bae:	4603      	mov	r3, r0
 8001bb0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001bbc:	4633      	mov	r3, r6
 8001bbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8001bc2:	466b      	mov	r3, sp
 8001bc4:	607b      	str	r3, [r7, #4]
  uint8_t temp,t1,t;
	uint16_t y0=y;
 8001bc6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001bc8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	uint16_t x0=x;
 8001bcc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001bce:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t colortemp=POINT_COLOR; 
 8001bd2:	4baf      	ldr	r3, [pc, #700]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 8001bda:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001bde:	2b0c      	cmp	r3, #12
 8001be0:	d101      	bne.n	8001be6 <LCD_ShowChar+0x42>
 8001be2:	2106      	movs	r1, #6
 8001be4:	e000      	b.n	8001be8 <LCD_ShowChar+0x44>
 8001be6:	2108      	movs	r1, #8
 8001be8:	f897 002a 	ldrb.w	r0, [r7, #42]	; 0x2a
 8001bec:	1e4b      	subs	r3, r1, #1
 8001bee:	643b      	str	r3, [r7, #64]	; 0x40
 8001bf0:	460a      	mov	r2, r1
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	4692      	mov	sl, r2
 8001bf6:	469b      	mov	fp, r3
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	f04f 0300 	mov.w	r3, #0
 8001c00:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8001c04:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8001c08:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	005e      	lsls	r6, r3, #1
 8001c10:	4603      	mov	r3, r0
 8001c12:	3b01      	subs	r3, #1
 8001c14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c16:	460a      	mov	r2, r1
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61ba      	str	r2, [r7, #24]
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	b2c3      	uxtb	r3, r0
 8001c20:	2200      	movs	r2, #0
 8001c22:	623b      	str	r3, [r7, #32]
 8001c24:	627a      	str	r2, [r7, #36]	; 0x24
 8001c26:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c2a:	465b      	mov	r3, fp
 8001c2c:	6a3a      	ldr	r2, [r7, #32]
 8001c2e:	fb02 fc03 	mul.w	ip, r2, r3
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	4652      	mov	r2, sl
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	449c      	add	ip, r3
 8001c3c:	4652      	mov	r2, sl
 8001c3e:	6a3b      	ldr	r3, [r7, #32]
 8001c40:	fba2 8903 	umull	r8, r9, r2, r3
 8001c44:	eb0c 0309 	add.w	r3, ip, r9
 8001c48:	4699      	mov	r9, r3
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001c56:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001c5a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001c5e:	460a      	mov	r2, r1
 8001c60:	2300      	movs	r3, #0
 8001c62:	613a      	str	r2, [r7, #16]
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	b2c3      	uxtb	r3, r0
 8001c68:	2200      	movs	r2, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	60fa      	str	r2, [r7, #12]
 8001c6e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001c72:	464b      	mov	r3, r9
 8001c74:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001c78:	4652      	mov	r2, sl
 8001c7a:	fb02 fc03 	mul.w	ip, r2, r3
 8001c7e:	465b      	mov	r3, fp
 8001c80:	4642      	mov	r2, r8
 8001c82:	fb02 f303 	mul.w	r3, r2, r3
 8001c86:	449c      	add	ip, r3
 8001c88:	4642      	mov	r2, r8
 8001c8a:	4653      	mov	r3, sl
 8001c8c:	fba2 4503 	umull	r4, r5, r2, r3
 8001c90:	eb0c 0305 	add.w	r3, ip, r5
 8001c94:	461d      	mov	r5, r3
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	012b      	lsls	r3, r5, #4
 8001ca0:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ca4:	0122      	lsls	r2, r4, #4
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4602      	mov	r2, r0
 8001caa:	fb02 f303 	mul.w	r3, r2, r3
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	3307      	adds	r3, #7
 8001cb2:	08db      	lsrs	r3, r3, #3
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	ebad 0d03 	sub.w	sp, sp, r3
 8001cba:	ab02      	add	r3, sp, #8
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	085b      	lsrs	r3, r3, #1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	63bb      	str	r3, [r7, #56]	; 0x38
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8001cc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4872      	ldr	r0, [pc, #456]	; (8001e94 <LCD_ShowChar+0x2f0>)
 8001ccc:	f001 fc26 	bl	800351c <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8001cd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	486f      	ldr	r0, [pc, #444]	; (8001e94 <LCD_ShowChar+0x2f0>)
 8001cd8:	f001 fc32 	bl	8003540 <ST7735_GetYSize>
	
	//ËÆæÁΩÆÁ™óÂè£		   
	num=num-' ';//ÂæóÂà∞ÂÅèÁßªÂêéÁöÑÂÄº
 8001cdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ce0:	3b20      	subs	r3, #32
 8001ce2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	count = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	
	if(!mode) //ÈùûÂè†Âä†ÊñπÂºè
 8001cec:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f040 80a7 	bne.w	8001e44 <LCD_ShowChar+0x2a0>
	{
		for(t=0;t<size;t++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001cfc:	e09a      	b.n	8001e34 <LCD_ShowChar+0x290>
		{   
			if(size==12)temp=asc2_1206[num][t];  //Ë∞ÉÁî®1206Â≠ó‰Ωì
 8001cfe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001d02:	2b0c      	cmp	r3, #12
 8001d04:	d10e      	bne.n	8001d24 <LCD_ShowChar+0x180>
 8001d06:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001d0a:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 8001d0e:	4862      	ldr	r0, [pc, #392]	; (8001e98 <LCD_ShowChar+0x2f4>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4403      	add	r3, r0
 8001d1a:	440b      	add	r3, r1
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001d22:	e00a      	b.n	8001d3a <LCD_ShowChar+0x196>
			else temp=asc2_1608[num][t];		 //Ë∞ÉÁî®1608Â≠ó‰Ωì
 8001d24:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001d28:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001d2c:	495b      	ldr	r1, [pc, #364]	; (8001e9c <LCD_ShowChar+0x2f8>)
 8001d2e:	0112      	lsls	r2, r2, #4
 8001d30:	440a      	add	r2, r1
 8001d32:	4413      	add	r3, r2
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			
			for(t1=0;t1<8;t1++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001d40:	e06d      	b.n	8001e1e <LCD_ShowChar+0x27a>
			{			    
				if(temp&0x80)
 8001d42:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	da0e      	bge.n	8001d68 <LCD_ShowChar+0x1c4>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d4a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b21a      	sxth	r2, r3
 8001d52:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001d56:	0a1b      	lsrs	r3, r3, #8
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	4b4b      	ldr	r3, [pc, #300]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001d64:	801a      	strh	r2, [r3, #0]
 8001d66:	e00d      	b.n	8001d84 <LCD_ShowChar+0x1e0>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001d68:	4b4d      	ldr	r3, [pc, #308]	; (8001ea0 <LCD_ShowChar+0x2fc>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	021b      	lsls	r3, r3, #8
 8001d6e:	b21a      	sxth	r2, r3
 8001d70:	4b4b      	ldr	r3, [pc, #300]	; (8001ea0 <LCD_ShowChar+0x2fc>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b43      	ldr	r3, [pc, #268]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001d82:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8001d84:	0872      	lsrs	r2, r6, #1
 8001d86:	f8b7 104a 	ldrh.w	r1, [r7, #74]	; 0x4a
 8001d8a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001d8e:	085b      	lsrs	r3, r3, #1
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	461c      	mov	r4, r3
 8001d94:	4b3e      	ldr	r3, [pc, #248]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001d96:	8818      	ldrh	r0, [r3, #0]
 8001d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d9a:	fb01 f202 	mul.w	r2, r1, r2
 8001d9e:	4422      	add	r2, r4
 8001da0:	4601      	mov	r1, r0
 8001da2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8001da6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001daa:	3301      	adds	r3, #1
 8001dac:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if(count >= size) count =0;
 8001db0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d302      	bcc.n	8001dc4 <LCD_ShowChar+0x220>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				
				temp<<=1;
 8001dc4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				y++;
 8001dce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	85bb      	strh	r3, [r7, #44]	; 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//Ë∂ÖÂå∫Âüü‰∫Ü
 8001dd4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d304      	bcc.n	8001de6 <LCD_ShowChar+0x242>
 8001ddc:	4a2c      	ldr	r2, [pc, #176]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001dde:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001de2:	8013      	strh	r3, [r2, #0]
 8001de4:	e0e6      	b.n	8001fb4 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8001de6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001de8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001dec:	1ad2      	subs	r2, r2, r3
 8001dee:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d10e      	bne.n	8001e14 <LCD_ShowChar+0x270>
				{
					y=y0;
 8001df6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001dfa:	85bb      	strh	r3, [r7, #44]	; 0x2c
					x++;
 8001dfc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001dfe:	3301      	adds	r3, #1
 8001e00:	85fb      	strh	r3, [r7, #46]	; 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//Ë∂ÖÂå∫Âüü‰∫Ü
 8001e02:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d30e      	bcc.n	8001e28 <LCD_ShowChar+0x284>
 8001e0a:	4a21      	ldr	r2, [pc, #132]	; (8001e90 <LCD_ShowChar+0x2ec>)
 8001e0c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001e10:	8013      	strh	r3, [r2, #0]
 8001e12:	e0cf      	b.n	8001fb4 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8001e14:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001e18:	3301      	adds	r3, #1
 8001e1a:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001e1e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001e22:	2b07      	cmp	r3, #7
 8001e24:	d98d      	bls.n	8001d42 <LCD_ShowChar+0x19e>
 8001e26:	e000      	b.n	8001e2a <LCD_ShowChar+0x286>
					break;
 8001e28:	bf00      	nop
		for(t=0;t<size;t++)
 8001e2a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001e2e:	3301      	adds	r3, #1
 8001e30:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001e34:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001e38:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	f4ff af5e 	bcc.w	8001cfe <LCD_ShowChar+0x15a>
 8001e42:	e09c      	b.n	8001f7e <LCD_ShowChar+0x3da>
			}
		}
	}
	else//Âè†Âä†ÊñπÂºè
	{
		for(t=0;t<size;t++)
 8001e44:	2300      	movs	r3, #0
 8001e46:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001e4a:	e091      	b.n	8001f70 <LCD_ShowChar+0x3cc>
		{   
			if(size==12)temp=asc2_1206[num][t];  //Ë∞ÉÁî®1206Â≠ó‰Ωì
 8001e4c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001e50:	2b0c      	cmp	r3, #12
 8001e52:	d10e      	bne.n	8001e72 <LCD_ShowChar+0x2ce>
 8001e54:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001e58:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 8001e5c:	480e      	ldr	r0, [pc, #56]	; (8001e98 <LCD_ShowChar+0x2f4>)
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4403      	add	r3, r0
 8001e68:	440b      	add	r3, r1
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001e70:	e00a      	b.n	8001e88 <LCD_ShowChar+0x2e4>
			else temp=asc2_1608[num][t];		 //Ë∞ÉÁî®1608Â≠ó‰Ωì 	                          
 8001e72:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001e76:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001e7a:	4908      	ldr	r1, [pc, #32]	; (8001e9c <LCD_ShowChar+0x2f8>)
 8001e7c:	0112      	lsls	r2, r2, #4
 8001e7e:	440a      	add	r2, r1
 8001e80:	4413      	add	r3, r2
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			for(t1=0;t1<8;t1++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001e8e:	e064      	b.n	8001f5a <LCD_ShowChar+0x3b6>
 8001e90:	24000028 	.word	0x24000028
 8001e94:	24000460 	.word	0x24000460
 8001e98:	0800e278 	.word	0x0800e278
 8001e9c:	0800e6ec 	.word	0x0800e6ec
 8001ea0:	2400049c 	.word	0x2400049c
			{			    
				if(temp&0x80)
 8001ea4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	da1a      	bge.n	8001ee2 <LCD_ShowChar+0x33e>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 8001eac:	4b44      	ldr	r3, [pc, #272]	; (8001fc0 <LCD_ShowChar+0x41c>)
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	4b42      	ldr	r3, [pc, #264]	; (8001fc0 <LCD_ShowChar+0x41c>)
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	0a1b      	lsrs	r3, r3, #8
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	b21b      	sxth	r3, r3
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	b218      	sxth	r0, r3
 8001ec2:	0872      	lsrs	r2, r6, #1
 8001ec4:	f8b7 104a 	ldrh.w	r1, [r7, #74]	; 0x4a
 8001ec8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001ecc:	085b      	lsrs	r3, r3, #1
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	461c      	mov	r4, r3
 8001ed2:	b280      	uxth	r0, r0
 8001ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ed6:	fb01 f202 	mul.w	r2, r1, r2
 8001eda:	4422      	add	r2, r4
 8001edc:	4601      	mov	r1, r0
 8001ede:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8001ee2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if(count >= size) count =0;
 8001eec:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d302      	bcc.n	8001f00 <LCD_ShowChar+0x35c>
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				
				temp<<=1;
 8001f00:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				y++;
 8001f0a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	85bb      	strh	r3, [r7, #44]	; 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//Ë∂ÖÂå∫Âüü‰∫Ü
 8001f10:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d304      	bcc.n	8001f22 <LCD_ShowChar+0x37e>
 8001f18:	4a29      	ldr	r2, [pc, #164]	; (8001fc0 <LCD_ShowChar+0x41c>)
 8001f1a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001f1e:	8013      	strh	r3, [r2, #0]
 8001f20:	e048      	b.n	8001fb4 <LCD_ShowChar+0x410>
				if((y-y0)==size)
 8001f22:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001f24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001f28:	1ad2      	subs	r2, r2, r3
 8001f2a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d10e      	bne.n	8001f50 <LCD_ShowChar+0x3ac>
				{
					y=y0;
 8001f32:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001f36:	85bb      	strh	r3, [r7, #44]	; 0x2c
					x++;
 8001f38:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	85fb      	strh	r3, [r7, #46]	; 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//Ë∂ÖÂå∫Âüü‰∫Ü
 8001f3e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d30e      	bcc.n	8001f64 <LCD_ShowChar+0x3c0>
 8001f46:	4a1e      	ldr	r2, [pc, #120]	; (8001fc0 <LCD_ShowChar+0x41c>)
 8001f48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001f4c:	8013      	strh	r3, [r2, #0]
 8001f4e:	e031      	b.n	8001fb4 <LCD_ShowChar+0x410>
			for(t1=0;t1<8;t1++)
 8001f50:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001f54:	3301      	adds	r3, #1
 8001f56:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001f5a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001f5e:	2b07      	cmp	r3, #7
 8001f60:	d9a0      	bls.n	8001ea4 <LCD_ShowChar+0x300>
 8001f62:	e000      	b.n	8001f66 <LCD_ShowChar+0x3c2>
					break;
 8001f64:	bf00      	nop
		for(t=0;t<size;t++)
 8001f66:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001f70:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001f74:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	f4ff af67 	bcc.w	8001e4c <LCD_ShowChar+0x2a8>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8001f7e:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8001f82:	f8b7 0048 	ldrh.w	r0, [r7, #72]	; 0x48
 8001f86:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001f8a:	2b0c      	cmp	r3, #12
 8001f8c:	d101      	bne.n	8001f92 <LCD_ShowChar+0x3ee>
 8001f8e:	2306      	movs	r3, #6
 8001f90:	e000      	b.n	8001f94 <LCD_ShowChar+0x3f0>
 8001f92:	2308      	movs	r3, #8
 8001f94:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001f98:	9201      	str	r2, [sp, #4]
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	4808      	ldr	r0, [pc, #32]	; (8001fc4 <LCD_ShowChar+0x420>)
 8001fa2:	f001 f90d 	bl	80031c0 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8001fa6:	4a06      	ldr	r2, [pc, #24]	; (8001fc0 <LCD_ShowChar+0x41c>)
 8001fa8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001fac:	8013      	strh	r3, [r2, #0]
 8001fae:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8001fb2:	e001      	b.n	8001fb8 <LCD_ShowChar+0x414>
 8001fb4:	f8d7 d004 	ldr.w	sp, [r7, #4]
}   
 8001fb8:	3754      	adds	r7, #84	; 0x54
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fc0:	24000028 	.word	0x24000028
 8001fc4:	24000460 	.word	0x24000460

08001fc8 <LCD_ShowString>:
//x,y:Ëµ∑ÁÇπÂùêÊ†á
//width,height:Âå∫ÂüüÂ§ßÂ∞è  
//size:Â≠ó‰ΩìÂ§ßÂ∞è
//*p:Â≠óÁ¨¶‰∏≤Ëµ∑ÂßãÂú∞ÂùÄ
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4608      	mov	r0, r1
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4623      	mov	r3, r4
 8001fd8:	80fb      	strh	r3, [r7, #6]
 8001fda:	4603      	mov	r3, r0
 8001fdc:	80bb      	strh	r3, [r7, #4]
 8001fde:	460b      	mov	r3, r1
 8001fe0:	807b      	strh	r3, [r7, #2]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8001fea:	887a      	ldrh	r2, [r7, #2]
 8001fec:	88fb      	ldrh	r3, [r7, #6]
 8001fee:	4413      	add	r3, r2
 8001ff0:	807b      	strh	r3, [r7, #2]
	height+=y;
 8001ff2:	883a      	ldrh	r2, [r7, #0]
 8001ff4:	88bb      	ldrh	r3, [r7, #4]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//Âà§Êñ≠ÊòØ‰∏çÊòØÈùûÊ≥ïÂ≠óÁ¨¶!
 8001ffa:	e024      	b.n	8002046 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8001ffc:	88fa      	ldrh	r2, [r7, #6]
 8001ffe:	887b      	ldrh	r3, [r7, #2]
 8002000:	429a      	cmp	r2, r3
 8002002:	d307      	bcc.n	8002014 <LCD_ShowString+0x4c>
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	80fb      	strh	r3, [r7, #6]
 8002008:	f897 3020 	ldrb.w	r3, [r7, #32]
 800200c:	b29a      	uxth	r2, r3
 800200e:	88bb      	ldrh	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//ÈÄÄÂá∫
 8002014:	88ba      	ldrh	r2, [r7, #4]
 8002016:	883b      	ldrh	r3, [r7, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d21d      	bcs.n	8002058 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 800201c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201e:	781a      	ldrb	r2, [r3, #0]
 8002020:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002024:	88b9      	ldrh	r1, [r7, #4]
 8002026:	88f8      	ldrh	r0, [r7, #6]
 8002028:	2400      	movs	r4, #0
 800202a:	9400      	str	r4, [sp, #0]
 800202c:	f7ff fdba 	bl	8001ba4 <LCD_ShowChar>
        x+=size/2;
 8002030:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002034:	085b      	lsrs	r3, r3, #1
 8002036:	b2db      	uxtb	r3, r3
 8002038:	b29a      	uxth	r2, r3
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	4413      	add	r3, r2
 800203e:	80fb      	strh	r3, [r7, #6]
        p++;
 8002040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002042:	3301      	adds	r3, #1
 8002044:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//Âà§Êñ≠ÊòØ‰∏çÊòØÈùûÊ≥ïÂ≠óÁ¨¶!
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b7e      	cmp	r3, #126	; 0x7e
 800204c:	d805      	bhi.n	800205a <LCD_ShowString+0x92>
 800204e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b1f      	cmp	r3, #31
 8002054:	d8d2      	bhi.n	8001ffc <LCD_ShowString+0x34>
    }  
}
 8002056:	e000      	b.n	800205a <LCD_ShowString+0x92>
        if(y>=height)break;//ÈÄÄÂá∫
 8002058:	bf00      	nop
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	bd90      	pop	{r4, r7, pc}
	...

08002064 <lcd_init>:

static int32_t lcd_init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 800206e:	2104      	movs	r1, #4
 8002070:	4803      	ldr	r0, [pc, #12]	; (8002080 <lcd_init+0x1c>)
 8002072:	f009 fc31 	bl	800b8d8 <HAL_TIMEx_PWMN_Start>
	return result;
 8002076:	687b      	ldr	r3, [r7, #4]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	24000338 	.word	0x24000338

08002084 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002088:	f001 fcaa 	bl	80039e0 <HAL_GetTick>
 800208c:	4603      	mov	r3, r0
}
 800208e:	4618      	mov	r0, r3
 8002090:	bd80      	pop	{r7, pc}
	...

08002094 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020a8:	481d      	ldr	r0, [pc, #116]	; (8002120 <lcd_writereg+0x8c>)
 80020aa:	f004 f893 	bl	80061d4 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80020ae:	2200      	movs	r2, #0
 80020b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020b4:	481a      	ldr	r0, [pc, #104]	; (8002120 <lcd_writereg+0x8c>)
 80020b6:	f004 f88d 	bl	80061d4 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80020ba:	f107 010f 	add.w	r1, r7, #15
 80020be:	2364      	movs	r3, #100	; 0x64
 80020c0:	2201      	movs	r2, #1
 80020c2:	4818      	ldr	r0, [pc, #96]	; (8002124 <lcd_writereg+0x90>)
 80020c4:	f007 fd62 	bl	8009b8c <HAL_SPI_Transmit>
 80020c8:	4603      	mov	r3, r0
 80020ca:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 80020cc:	2201      	movs	r2, #1
 80020ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020d2:	4813      	ldr	r0, [pc, #76]	; (8002120 <lcd_writereg+0x8c>)
 80020d4:	f004 f87e 	bl	80061d4 <HAL_GPIO_WritePin>
	if(length > 0)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00c      	beq.n	80020f8 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80020e6:	68b9      	ldr	r1, [r7, #8]
 80020e8:	480e      	ldr	r0, [pc, #56]	; (8002124 <lcd_writereg+0x90>)
 80020ea:	f007 fd4f 	bl	8009b8c <HAL_SPI_Transmit>
 80020ee:	4603      	mov	r3, r0
 80020f0:	461a      	mov	r2, r3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	4413      	add	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 80020f8:	2201      	movs	r2, #1
 80020fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020fe:	4808      	ldr	r0, [pc, #32]	; (8002120 <lcd_writereg+0x8c>)
 8002100:	f004 f868 	bl	80061d4 <HAL_GPIO_WritePin>
	if(result>0){
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2b00      	cmp	r3, #0
 8002108:	dd03      	ble.n	8002112 <lcd_writereg+0x7e>
		result = -1;}
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	e001      	b.n	8002116 <lcd_writereg+0x82>
	else{
		result = 0;}
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
	return result;
 8002116:	697b      	ldr	r3, [r7, #20]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	58021000 	.word	0x58021000
 8002124:	240002ac 	.word	0x240002ac

08002128 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	6039      	str	r1, [r7, #0]
 8002132:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8002134:	2200      	movs	r2, #0
 8002136:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800213a:	481b      	ldr	r0, [pc, #108]	; (80021a8 <lcd_readreg+0x80>)
 800213c:	f004 f84a 	bl	80061d4 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8002140:	2200      	movs	r2, #0
 8002142:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002146:	4818      	ldr	r0, [pc, #96]	; (80021a8 <lcd_readreg+0x80>)
 8002148:	f004 f844 	bl	80061d4 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 800214c:	1df9      	adds	r1, r7, #7
 800214e:	2364      	movs	r3, #100	; 0x64
 8002150:	2201      	movs	r2, #1
 8002152:	4816      	ldr	r0, [pc, #88]	; (80021ac <lcd_readreg+0x84>)
 8002154:	f007 fd1a 	bl	8009b8c <HAL_SPI_Transmit>
 8002158:	4603      	mov	r3, r0
 800215a:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 800215c:	2201      	movs	r2, #1
 800215e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002162:	4811      	ldr	r0, [pc, #68]	; (80021a8 <lcd_readreg+0x80>)
 8002164:	f004 f836 	bl	80061d4 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8002168:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800216c:	2201      	movs	r2, #1
 800216e:	6839      	ldr	r1, [r7, #0]
 8002170:	480e      	ldr	r0, [pc, #56]	; (80021ac <lcd_readreg+0x84>)
 8002172:	f007 fefd 	bl	8009f70 <HAL_SPI_Receive>
 8002176:	4603      	mov	r3, r0
 8002178:	461a      	mov	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4413      	add	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8002180:	2201      	movs	r2, #1
 8002182:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002186:	4808      	ldr	r0, [pc, #32]	; (80021a8 <lcd_readreg+0x80>)
 8002188:	f004 f824 	bl	80061d4 <HAL_GPIO_WritePin>
	if(result>0){
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	dd03      	ble.n	800219a <lcd_readreg+0x72>
		result = -1;}
 8002192:	f04f 33ff 	mov.w	r3, #4294967295
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	e001      	b.n	800219e <lcd_readreg+0x76>
	else{
		result = 0;}
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
	return result;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	58021000 	.word	0x58021000
 80021ac:	240002ac 	.word	0x240002ac

080021b0 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 80021ba:	2200      	movs	r2, #0
 80021bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c0:	480f      	ldr	r0, [pc, #60]	; (8002200 <lcd_senddata+0x50>)
 80021c2:	f004 f807 	bl	80061d4 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	2364      	movs	r3, #100	; 0x64
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	480d      	ldr	r0, [pc, #52]	; (8002204 <lcd_senddata+0x54>)
 80021d0:	f007 fcdc 	bl	8009b8c <HAL_SPI_Transmit>
 80021d4:	4603      	mov	r3, r0
 80021d6:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80021d8:	2201      	movs	r2, #1
 80021da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021de:	4808      	ldr	r0, [pc, #32]	; (8002200 <lcd_senddata+0x50>)
 80021e0:	f003 fff8 	bl	80061d4 <HAL_GPIO_WritePin>
	if(result>0){
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	dd03      	ble.n	80021f2 <lcd_senddata+0x42>
		result = -1;}
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	e001      	b.n	80021f6 <lcd_senddata+0x46>
	else{
		result = 0;}
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
	return result;
 80021f6:	68fb      	ldr	r3, [r7, #12]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	58021000 	.word	0x58021000
 8002204:	240002ac 	.word	0x240002ac

08002208 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8002212:	2200      	movs	r2, #0
 8002214:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002218:	4810      	ldr	r0, [pc, #64]	; (800225c <lcd_recvdata+0x54>)
 800221a:	f003 ffdb 	bl	80061d4 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	b29a      	uxth	r2, r3
 8002222:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	480d      	ldr	r0, [pc, #52]	; (8002260 <lcd_recvdata+0x58>)
 800222a:	f007 fea1 	bl	8009f70 <HAL_SPI_Receive>
 800222e:	4603      	mov	r3, r0
 8002230:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8002232:	2201      	movs	r2, #1
 8002234:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002238:	4808      	ldr	r0, [pc, #32]	; (800225c <lcd_recvdata+0x54>)
 800223a:	f003 ffcb 	bl	80061d4 <HAL_GPIO_WritePin>
	if(result>0){
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	dd03      	ble.n	800224c <lcd_recvdata+0x44>
		result = -1;}
 8002244:	f04f 33ff 	mov.w	r3, #4294967295
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	e001      	b.n	8002250 <lcd_recvdata+0x48>
	else{
		result = 0;}
 800224c:	2300      	movs	r3, #0
 800224e:	60fb      	str	r3, [r7, #12]
	return result;
 8002250:	68fb      	ldr	r3, [r7, #12]
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	58021000 	.word	0x58021000
 8002260:	240002ac 	.word	0x240002ac

08002264 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d103      	bne.n	800227c <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 8002274:	f04f 33ff 	mov.w	r3, #4294967295
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e03a      	b.n	80022f2 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	891a      	ldrh	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	68da      	ldr	r2, [r3, #12]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	699a      	ldr	r2, [r3, #24]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	69da      	ldr	r2, [r3, #28]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a0f      	ldr	r2, [pc, #60]	; (80022fc <ST7735_RegisterBusIO+0x98>)
 80022c0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a0e      	ldr	r2, [pc, #56]	; (8002300 <ST7735_RegisterBusIO+0x9c>)
 80022c6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a0e      	ldr	r2, [pc, #56]	; (8002304 <ST7735_RegisterBusIO+0xa0>)
 80022cc:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a0d      	ldr	r2, [pc, #52]	; (8002308 <ST7735_RegisterBusIO+0xa4>)
 80022d2:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d004      	beq.n	80022ec <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4798      	blx	r3
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	e002      	b.n	80022f2 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 80022ec:	f04f 33ff 	mov.w	r3, #4294967295
 80022f0:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80022f2:	68fb      	ldr	r3, [r7, #12]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	0800376d 	.word	0x0800376d
 8002300:	08003795 	.word	0x08003795
 8002304:	080037bf 	.word	0x080037bf
 8002308:	080037e3 	.word	0x080037e3

0800230c <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d103      	bne.n	8002326 <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	617b      	str	r3, [r7, #20]
 8002324:	e3a6      	b.n	8002a74 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 8002326:	2300      	movs	r3, #0
 8002328:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f103 0020 	add.w	r0, r3, #32
 8002330:	f107 0213 	add.w	r2, r7, #19
 8002334:	2300      	movs	r3, #0
 8002336:	2101      	movs	r1, #1
 8002338:	f001 fa92 	bl	8003860 <st7735_write_reg>
 800233c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 800233e:	2178      	movs	r1, #120	; 0x78
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f001 fa60 	bl	8003806 <ST7735_IO_Delay>
		
		tmp = 0x00U;
 8002346:	2300      	movs	r3, #0
 8002348:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f103 0020 	add.w	r0, r3, #32
 8002350:	f107 0213 	add.w	r2, r7, #19
 8002354:	2300      	movs	r3, #0
 8002356:	2101      	movs	r1, #1
 8002358:	f001 fa82 	bl	8003860 <st7735_write_reg>
 800235c:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 800235e:	2178      	movs	r1, #120	; 0x78
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	f001 fa50 	bl	8003806 <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f103 0020 	add.w	r0, r3, #32
 8002370:	f107 0213 	add.w	r2, r7, #19
 8002374:	2301      	movs	r3, #1
 8002376:	2111      	movs	r1, #17
 8002378:	f001 fa72 	bl	8003860 <st7735_write_reg>
 800237c:	4602      	mov	r2, r0
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	4413      	add	r3, r2
 8002382:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f103 0020 	add.w	r0, r3, #32
 800238a:	f107 0213 	add.w	r2, r7, #19
 800238e:	2300      	movs	r3, #0
 8002390:	21b1      	movs	r1, #177	; 0xb1
 8002392:	f001 fa65 	bl	8003860 <st7735_write_reg>
 8002396:	4602      	mov	r2, r0
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	4413      	add	r3, r2
 800239c:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 800239e:	2301      	movs	r3, #1
 80023a0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	3320      	adds	r3, #32
 80023a6:	f107 0113 	add.w	r1, r7, #19
 80023aa:	2201      	movs	r2, #1
 80023ac:	4618      	mov	r0, r3
 80023ae:	f001 fa6c 	bl	800388a <st7735_send_data>
 80023b2:	4602      	mov	r2, r0
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	4413      	add	r3, r2
 80023b8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80023ba:	232c      	movs	r3, #44	; 0x2c
 80023bc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	3320      	adds	r3, #32
 80023c2:	f107 0113 	add.w	r1, r7, #19
 80023c6:	2201      	movs	r2, #1
 80023c8:	4618      	mov	r0, r3
 80023ca:	f001 fa5e 	bl	800388a <st7735_send_data>
 80023ce:	4602      	mov	r2, r0
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	4413      	add	r3, r2
 80023d4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80023d6:	232d      	movs	r3, #45	; 0x2d
 80023d8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	3320      	adds	r3, #32
 80023de:	f107 0113 	add.w	r1, r7, #19
 80023e2:	2201      	movs	r2, #1
 80023e4:	4618      	mov	r0, r3
 80023e6:	f001 fa50 	bl	800388a <st7735_send_data>
 80023ea:	4602      	mov	r2, r0
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	4413      	add	r3, r2
 80023f0:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 80023f2:	2301      	movs	r3, #1
 80023f4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f103 0020 	add.w	r0, r3, #32
 80023fc:	f107 0213 	add.w	r2, r7, #19
 8002400:	2301      	movs	r3, #1
 8002402:	21b2      	movs	r1, #178	; 0xb2
 8002404:	f001 fa2c 	bl	8003860 <st7735_write_reg>
 8002408:	4602      	mov	r2, r0
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	4413      	add	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002410:	232c      	movs	r3, #44	; 0x2c
 8002412:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	3320      	adds	r3, #32
 8002418:	f107 0113 	add.w	r1, r7, #19
 800241c:	2201      	movs	r2, #1
 800241e:	4618      	mov	r0, r3
 8002420:	f001 fa33 	bl	800388a <st7735_send_data>
 8002424:	4602      	mov	r2, r0
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	4413      	add	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 800242c:	232d      	movs	r3, #45	; 0x2d
 800242e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	3320      	adds	r3, #32
 8002434:	f107 0113 	add.w	r1, r7, #19
 8002438:	2201      	movs	r2, #1
 800243a:	4618      	mov	r0, r3
 800243c:	f001 fa25 	bl	800388a <st7735_send_data>
 8002440:	4602      	mov	r2, r0
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	4413      	add	r3, r2
 8002446:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8002448:	2301      	movs	r3, #1
 800244a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f103 0020 	add.w	r0, r3, #32
 8002452:	f107 0213 	add.w	r2, r7, #19
 8002456:	2301      	movs	r3, #1
 8002458:	21b3      	movs	r1, #179	; 0xb3
 800245a:	f001 fa01 	bl	8003860 <st7735_write_reg>
 800245e:	4602      	mov	r2, r0
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	4413      	add	r3, r2
 8002464:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002466:	232c      	movs	r3, #44	; 0x2c
 8002468:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	3320      	adds	r3, #32
 800246e:	f107 0113 	add.w	r1, r7, #19
 8002472:	2201      	movs	r2, #1
 8002474:	4618      	mov	r0, r3
 8002476:	f001 fa08 	bl	800388a <st7735_send_data>
 800247a:	4602      	mov	r2, r0
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	4413      	add	r3, r2
 8002480:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002482:	232d      	movs	r3, #45	; 0x2d
 8002484:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	3320      	adds	r3, #32
 800248a:	f107 0113 	add.w	r1, r7, #19
 800248e:	2201      	movs	r2, #1
 8002490:	4618      	mov	r0, r3
 8002492:	f001 f9fa 	bl	800388a <st7735_send_data>
 8002496:	4602      	mov	r2, r0
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	4413      	add	r3, r2
 800249c:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 800249e:	2301      	movs	r3, #1
 80024a0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	3320      	adds	r3, #32
 80024a6:	f107 0113 	add.w	r1, r7, #19
 80024aa:	2201      	movs	r2, #1
 80024ac:	4618      	mov	r0, r3
 80024ae:	f001 f9ec 	bl	800388a <st7735_send_data>
 80024b2:	4602      	mov	r2, r0
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	4413      	add	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80024ba:	232c      	movs	r3, #44	; 0x2c
 80024bc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	3320      	adds	r3, #32
 80024c2:	f107 0113 	add.w	r1, r7, #19
 80024c6:	2201      	movs	r2, #1
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 f9de 	bl	800388a <st7735_send_data>
 80024ce:	4602      	mov	r2, r0
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	4413      	add	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 80024d6:	232d      	movs	r3, #45	; 0x2d
 80024d8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	3320      	adds	r3, #32
 80024de:	f107 0113 	add.w	r1, r7, #19
 80024e2:	2201      	movs	r2, #1
 80024e4:	4618      	mov	r0, r3
 80024e6:	f001 f9d0 	bl	800388a <st7735_send_data>
 80024ea:	4602      	mov	r2, r0
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	4413      	add	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 80024f2:	2307      	movs	r3, #7
 80024f4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f103 0020 	add.w	r0, r3, #32
 80024fc:	f107 0213 	add.w	r2, r7, #19
 8002500:	2301      	movs	r3, #1
 8002502:	21b4      	movs	r1, #180	; 0xb4
 8002504:	f001 f9ac 	bl	8003860 <st7735_write_reg>
 8002508:	4602      	mov	r2, r0
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	4413      	add	r3, r2
 800250e:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8002510:	23a2      	movs	r3, #162	; 0xa2
 8002512:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f103 0020 	add.w	r0, r3, #32
 800251a:	f107 0213 	add.w	r2, r7, #19
 800251e:	2301      	movs	r3, #1
 8002520:	21c0      	movs	r1, #192	; 0xc0
 8002522:	f001 f99d 	bl	8003860 <st7735_write_reg>
 8002526:	4602      	mov	r2, r0
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	4413      	add	r3, r2
 800252c:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 800252e:	2302      	movs	r3, #2
 8002530:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	3320      	adds	r3, #32
 8002536:	f107 0113 	add.w	r1, r7, #19
 800253a:	2201      	movs	r2, #1
 800253c:	4618      	mov	r0, r3
 800253e:	f001 f9a4 	bl	800388a <st7735_send_data>
 8002542:	4602      	mov	r2, r0
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	4413      	add	r3, r2
 8002548:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 800254a:	2384      	movs	r3, #132	; 0x84
 800254c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3320      	adds	r3, #32
 8002552:	f107 0113 	add.w	r1, r7, #19
 8002556:	2201      	movs	r2, #1
 8002558:	4618      	mov	r0, r3
 800255a:	f001 f996 	bl	800388a <st7735_send_data>
 800255e:	4602      	mov	r2, r0
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	4413      	add	r3, r2
 8002564:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8002566:	23c5      	movs	r3, #197	; 0xc5
 8002568:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f103 0020 	add.w	r0, r3, #32
 8002570:	f107 0213 	add.w	r2, r7, #19
 8002574:	2301      	movs	r3, #1
 8002576:	21c1      	movs	r1, #193	; 0xc1
 8002578:	f001 f972 	bl	8003860 <st7735_write_reg>
 800257c:	4602      	mov	r2, r0
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	4413      	add	r3, r2
 8002582:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8002584:	230a      	movs	r3, #10
 8002586:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f103 0020 	add.w	r0, r3, #32
 800258e:	f107 0213 	add.w	r2, r7, #19
 8002592:	2301      	movs	r3, #1
 8002594:	21c2      	movs	r1, #194	; 0xc2
 8002596:	f001 f963 	bl	8003860 <st7735_write_reg>
 800259a:	4602      	mov	r2, r0
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	4413      	add	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3320      	adds	r3, #32
 80025aa:	f107 0113 	add.w	r1, r7, #19
 80025ae:	2201      	movs	r2, #1
 80025b0:	4618      	mov	r0, r3
 80025b2:	f001 f96a 	bl	800388a <st7735_send_data>
 80025b6:	4602      	mov	r2, r0
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	4413      	add	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 80025be:	238a      	movs	r3, #138	; 0x8a
 80025c0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f103 0020 	add.w	r0, r3, #32
 80025c8:	f107 0213 	add.w	r2, r7, #19
 80025cc:	2301      	movs	r3, #1
 80025ce:	21c3      	movs	r1, #195	; 0xc3
 80025d0:	f001 f946 	bl	8003860 <st7735_write_reg>
 80025d4:	4602      	mov	r2, r0
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	4413      	add	r3, r2
 80025da:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 80025dc:	232a      	movs	r3, #42	; 0x2a
 80025de:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3320      	adds	r3, #32
 80025e4:	f107 0113 	add.w	r1, r7, #19
 80025e8:	2201      	movs	r2, #1
 80025ea:	4618      	mov	r0, r3
 80025ec:	f001 f94d 	bl	800388a <st7735_send_data>
 80025f0:	4602      	mov	r2, r0
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	4413      	add	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 80025f8:	238a      	movs	r3, #138	; 0x8a
 80025fa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f103 0020 	add.w	r0, r3, #32
 8002602:	f107 0213 	add.w	r2, r7, #19
 8002606:	2301      	movs	r3, #1
 8002608:	21c4      	movs	r1, #196	; 0xc4
 800260a:	f001 f929 	bl	8003860 <st7735_write_reg>
 800260e:	4602      	mov	r2, r0
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	4413      	add	r3, r2
 8002614:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8002616:	23ee      	movs	r3, #238	; 0xee
 8002618:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3320      	adds	r3, #32
 800261e:	f107 0113 	add.w	r1, r7, #19
 8002622:	2201      	movs	r2, #1
 8002624:	4618      	mov	r0, r3
 8002626:	f001 f930 	bl	800388a <st7735_send_data>
 800262a:	4602      	mov	r2, r0
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	4413      	add	r3, r2
 8002630:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8002632:	230e      	movs	r3, #14
 8002634:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f103 0020 	add.w	r0, r3, #32
 800263c:	f107 0213 	add.w	r2, r7, #19
 8002640:	2301      	movs	r3, #1
 8002642:	21c5      	movs	r1, #197	; 0xc5
 8002644:	f001 f90c 	bl	8003860 <st7735_write_reg>
 8002648:	4602      	mov	r2, r0
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	4413      	add	r3, r2
 800264e:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	7b1b      	ldrb	r3, [r3, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10d      	bne.n	8002674 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f103 0020 	add.w	r0, r3, #32
 800265e:	f107 0213 	add.w	r2, r7, #19
 8002662:	2300      	movs	r3, #0
 8002664:	2121      	movs	r1, #33	; 0x21
 8002666:	f001 f8fb 	bl	8003860 <st7735_write_reg>
 800266a:	4602      	mov	r2, r0
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	4413      	add	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	e00c      	b.n	800268e <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f103 0020 	add.w	r0, r3, #32
 800267a:	f107 0213 	add.w	r2, r7, #19
 800267e:	2300      	movs	r3, #0
 8002680:	2120      	movs	r1, #32
 8002682:	f001 f8ed 	bl	8003860 <st7735_write_reg>
 8002686:	4602      	mov	r2, r0
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	4413      	add	r3, r2
 800268c:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f103 0020 	add.w	r0, r3, #32
 8002694:	f107 0208 	add.w	r2, r7, #8
 8002698:	2301      	movs	r3, #1
 800269a:	213a      	movs	r1, #58	; 0x3a
 800269c:	f001 f8e0 	bl	8003860 <st7735_write_reg>
 80026a0:	4602      	mov	r2, r0
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	4413      	add	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 80026a8:	2302      	movs	r3, #2
 80026aa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f103 0020 	add.w	r0, r3, #32
 80026b2:	f107 0213 	add.w	r2, r7, #19
 80026b6:	2301      	movs	r3, #1
 80026b8:	21e0      	movs	r1, #224	; 0xe0
 80026ba:	f001 f8d1 	bl	8003860 <st7735_write_reg>
 80026be:	4602      	mov	r2, r0
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	4413      	add	r3, r2
 80026c4:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 80026c6:	231c      	movs	r3, #28
 80026c8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	3320      	adds	r3, #32
 80026ce:	f107 0113 	add.w	r1, r7, #19
 80026d2:	2201      	movs	r2, #1
 80026d4:	4618      	mov	r0, r3
 80026d6:	f001 f8d8 	bl	800388a <st7735_send_data>
 80026da:	4602      	mov	r2, r0
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	4413      	add	r3, r2
 80026e0:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 80026e2:	2307      	movs	r3, #7
 80026e4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	3320      	adds	r3, #32
 80026ea:	f107 0113 	add.w	r1, r7, #19
 80026ee:	2201      	movs	r2, #1
 80026f0:	4618      	mov	r0, r3
 80026f2:	f001 f8ca 	bl	800388a <st7735_send_data>
 80026f6:	4602      	mov	r2, r0
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	4413      	add	r3, r2
 80026fc:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 80026fe:	2312      	movs	r3, #18
 8002700:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	3320      	adds	r3, #32
 8002706:	f107 0113 	add.w	r1, r7, #19
 800270a:	2201      	movs	r2, #1
 800270c:	4618      	mov	r0, r3
 800270e:	f001 f8bc 	bl	800388a <st7735_send_data>
 8002712:	4602      	mov	r2, r0
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	4413      	add	r3, r2
 8002718:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 800271a:	2337      	movs	r3, #55	; 0x37
 800271c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3320      	adds	r3, #32
 8002722:	f107 0113 	add.w	r1, r7, #19
 8002726:	2201      	movs	r2, #1
 8002728:	4618      	mov	r0, r3
 800272a:	f001 f8ae 	bl	800388a <st7735_send_data>
 800272e:	4602      	mov	r2, r0
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	4413      	add	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8002736:	2332      	movs	r3, #50	; 0x32
 8002738:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	3320      	adds	r3, #32
 800273e:	f107 0113 	add.w	r1, r7, #19
 8002742:	2201      	movs	r2, #1
 8002744:	4618      	mov	r0, r3
 8002746:	f001 f8a0 	bl	800388a <st7735_send_data>
 800274a:	4602      	mov	r2, r0
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	4413      	add	r3, r2
 8002750:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002752:	2329      	movs	r3, #41	; 0x29
 8002754:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	3320      	adds	r3, #32
 800275a:	f107 0113 	add.w	r1, r7, #19
 800275e:	2201      	movs	r2, #1
 8002760:	4618      	mov	r0, r3
 8002762:	f001 f892 	bl	800388a <st7735_send_data>
 8002766:	4602      	mov	r2, r0
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	4413      	add	r3, r2
 800276c:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 800276e:	232d      	movs	r3, #45	; 0x2d
 8002770:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	3320      	adds	r3, #32
 8002776:	f107 0113 	add.w	r1, r7, #19
 800277a:	2201      	movs	r2, #1
 800277c:	4618      	mov	r0, r3
 800277e:	f001 f884 	bl	800388a <st7735_send_data>
 8002782:	4602      	mov	r2, r0
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	4413      	add	r3, r2
 8002788:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 800278a:	2329      	movs	r3, #41	; 0x29
 800278c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	3320      	adds	r3, #32
 8002792:	f107 0113 	add.w	r1, r7, #19
 8002796:	2201      	movs	r2, #1
 8002798:	4618      	mov	r0, r3
 800279a:	f001 f876 	bl	800388a <st7735_send_data>
 800279e:	4602      	mov	r2, r0
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	4413      	add	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 80027a6:	2325      	movs	r3, #37	; 0x25
 80027a8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	3320      	adds	r3, #32
 80027ae:	f107 0113 	add.w	r1, r7, #19
 80027b2:	2201      	movs	r2, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f001 f868 	bl	800388a <st7735_send_data>
 80027ba:	4602      	mov	r2, r0
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	4413      	add	r3, r2
 80027c0:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 80027c2:	232b      	movs	r3, #43	; 0x2b
 80027c4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	3320      	adds	r3, #32
 80027ca:	f107 0113 	add.w	r1, r7, #19
 80027ce:	2201      	movs	r2, #1
 80027d0:	4618      	mov	r0, r3
 80027d2:	f001 f85a 	bl	800388a <st7735_send_data>
 80027d6:	4602      	mov	r2, r0
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	4413      	add	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 80027de:	2339      	movs	r3, #57	; 0x39
 80027e0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3320      	adds	r3, #32
 80027e6:	f107 0113 	add.w	r1, r7, #19
 80027ea:	2201      	movs	r2, #1
 80027ec:	4618      	mov	r0, r3
 80027ee:	f001 f84c 	bl	800388a <st7735_send_data>
 80027f2:	4602      	mov	r2, r0
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	4413      	add	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3320      	adds	r3, #32
 8002802:	f107 0113 	add.w	r1, r7, #19
 8002806:	2201      	movs	r2, #1
 8002808:	4618      	mov	r0, r3
 800280a:	f001 f83e 	bl	800388a <st7735_send_data>
 800280e:	4602      	mov	r2, r0
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	4413      	add	r3, r2
 8002814:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002816:	2301      	movs	r3, #1
 8002818:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	3320      	adds	r3, #32
 800281e:	f107 0113 	add.w	r1, r7, #19
 8002822:	2201      	movs	r2, #1
 8002824:	4618      	mov	r0, r3
 8002826:	f001 f830 	bl	800388a <st7735_send_data>
 800282a:	4602      	mov	r2, r0
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	4413      	add	r3, r2
 8002830:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8002832:	2303      	movs	r3, #3
 8002834:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	3320      	adds	r3, #32
 800283a:	f107 0113 	add.w	r1, r7, #19
 800283e:	2201      	movs	r2, #1
 8002840:	4618      	mov	r0, r3
 8002842:	f001 f822 	bl	800388a <st7735_send_data>
 8002846:	4602      	mov	r2, r0
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	4413      	add	r3, r2
 800284c:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 800284e:	2310      	movs	r3, #16
 8002850:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3320      	adds	r3, #32
 8002856:	f107 0113 	add.w	r1, r7, #19
 800285a:	2201      	movs	r2, #1
 800285c:	4618      	mov	r0, r3
 800285e:	f001 f814 	bl	800388a <st7735_send_data>
 8002862:	4602      	mov	r2, r0
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	4413      	add	r3, r2
 8002868:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 800286a:	2303      	movs	r3, #3
 800286c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f103 0020 	add.w	r0, r3, #32
 8002874:	f107 0213 	add.w	r2, r7, #19
 8002878:	2301      	movs	r3, #1
 800287a:	21e1      	movs	r1, #225	; 0xe1
 800287c:	f000 fff0 	bl	8003860 <st7735_write_reg>
 8002880:	4602      	mov	r2, r0
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	4413      	add	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8002888:	231d      	movs	r3, #29
 800288a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3320      	adds	r3, #32
 8002890:	f107 0113 	add.w	r1, r7, #19
 8002894:	2201      	movs	r2, #1
 8002896:	4618      	mov	r0, r3
 8002898:	f000 fff7 	bl	800388a <st7735_send_data>
 800289c:	4602      	mov	r2, r0
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	4413      	add	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 80028a4:	2307      	movs	r3, #7
 80028a6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	3320      	adds	r3, #32
 80028ac:	f107 0113 	add.w	r1, r7, #19
 80028b0:	2201      	movs	r2, #1
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 ffe9 	bl	800388a <st7735_send_data>
 80028b8:	4602      	mov	r2, r0
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	4413      	add	r3, r2
 80028be:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 80028c0:	2306      	movs	r3, #6
 80028c2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	3320      	adds	r3, #32
 80028c8:	f107 0113 	add.w	r1, r7, #19
 80028cc:	2201      	movs	r2, #1
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 ffdb 	bl	800388a <st7735_send_data>
 80028d4:	4602      	mov	r2, r0
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	4413      	add	r3, r2
 80028da:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 80028dc:	232e      	movs	r3, #46	; 0x2e
 80028de:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3320      	adds	r3, #32
 80028e4:	f107 0113 	add.w	r1, r7, #19
 80028e8:	2201      	movs	r2, #1
 80028ea:	4618      	mov	r0, r3
 80028ec:	f000 ffcd 	bl	800388a <st7735_send_data>
 80028f0:	4602      	mov	r2, r0
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	4413      	add	r3, r2
 80028f6:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 80028f8:	232c      	movs	r3, #44	; 0x2c
 80028fa:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3320      	adds	r3, #32
 8002900:	f107 0113 	add.w	r1, r7, #19
 8002904:	2201      	movs	r2, #1
 8002906:	4618      	mov	r0, r3
 8002908:	f000 ffbf 	bl	800388a <st7735_send_data>
 800290c:	4602      	mov	r2, r0
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	4413      	add	r3, r2
 8002912:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002914:	2329      	movs	r3, #41	; 0x29
 8002916:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	3320      	adds	r3, #32
 800291c:	f107 0113 	add.w	r1, r7, #19
 8002920:	2201      	movs	r2, #1
 8002922:	4618      	mov	r0, r3
 8002924:	f000 ffb1 	bl	800388a <st7735_send_data>
 8002928:	4602      	mov	r2, r0
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	4413      	add	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002930:	232d      	movs	r3, #45	; 0x2d
 8002932:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	3320      	adds	r3, #32
 8002938:	f107 0113 	add.w	r1, r7, #19
 800293c:	2201      	movs	r2, #1
 800293e:	4618      	mov	r0, r3
 8002940:	f000 ffa3 	bl	800388a <st7735_send_data>
 8002944:	4602      	mov	r2, r0
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	4413      	add	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 800294c:	232e      	movs	r3, #46	; 0x2e
 800294e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	3320      	adds	r3, #32
 8002954:	f107 0113 	add.w	r1, r7, #19
 8002958:	2201      	movs	r2, #1
 800295a:	4618      	mov	r0, r3
 800295c:	f000 ff95 	bl	800388a <st7735_send_data>
 8002960:	4602      	mov	r2, r0
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	4413      	add	r3, r2
 8002966:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002968:	232e      	movs	r3, #46	; 0x2e
 800296a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	3320      	adds	r3, #32
 8002970:	f107 0113 	add.w	r1, r7, #19
 8002974:	2201      	movs	r2, #1
 8002976:	4618      	mov	r0, r3
 8002978:	f000 ff87 	bl	800388a <st7735_send_data>
 800297c:	4602      	mov	r2, r0
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	4413      	add	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002984:	2337      	movs	r3, #55	; 0x37
 8002986:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3320      	adds	r3, #32
 800298c:	f107 0113 	add.w	r1, r7, #19
 8002990:	2201      	movs	r2, #1
 8002992:	4618      	mov	r0, r3
 8002994:	f000 ff79 	bl	800388a <st7735_send_data>
 8002998:	4602      	mov	r2, r0
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	4413      	add	r3, r2
 800299e:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 80029a0:	233f      	movs	r3, #63	; 0x3f
 80029a2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3320      	adds	r3, #32
 80029a8:	f107 0113 	add.w	r1, r7, #19
 80029ac:	2201      	movs	r2, #1
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 ff6b 	bl	800388a <st7735_send_data>
 80029b4:	4602      	mov	r2, r0
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	4413      	add	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80029bc:	2300      	movs	r3, #0
 80029be:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	3320      	adds	r3, #32
 80029c4:	f107 0113 	add.w	r1, r7, #19
 80029c8:	2201      	movs	r2, #1
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 ff5d 	bl	800388a <st7735_send_data>
 80029d0:	4602      	mov	r2, r0
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	4413      	add	r3, r2
 80029d6:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 80029d8:	2300      	movs	r3, #0
 80029da:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3320      	adds	r3, #32
 80029e0:	f107 0113 	add.w	r1, r7, #19
 80029e4:	2201      	movs	r2, #1
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 ff4f 	bl	800388a <st7735_send_data>
 80029ec:	4602      	mov	r2, r0
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	4413      	add	r3, r2
 80029f2:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 80029f4:	2302      	movs	r3, #2
 80029f6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	3320      	adds	r3, #32
 80029fc:	f107 0113 	add.w	r1, r7, #19
 8002a00:	2201      	movs	r2, #1
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 ff41 	bl	800388a <st7735_send_data>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002a10:	2310      	movs	r3, #16
 8002a12:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3320      	adds	r3, #32
 8002a18:	f107 0113 	add.w	r1, r7, #19
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 ff33 	bl	800388a <st7735_send_data>
 8002a24:	4602      	mov	r2, r0
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	4413      	add	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f103 0020 	add.w	r0, r3, #32
 8002a36:	f107 0213 	add.w	r2, r7, #19
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	2113      	movs	r1, #19
 8002a3e:	f000 ff0f 	bl	8003860 <st7735_write_reg>
 8002a42:	4602      	mov	r2, r0
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	4413      	add	r3, r2
 8002a48:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f103 0020 	add.w	r0, r3, #32
 8002a50:	f107 0213 	add.w	r2, r7, #19
 8002a54:	2301      	movs	r3, #1
 8002a56:	2129      	movs	r1, #41	; 0x29
 8002a58:	f000 ff02 	bl	8003860 <st7735_write_reg>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	4413      	add	r3, r2
 8002a62:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 8002a64:	6879      	ldr	r1, [r7, #4]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 f944 	bl	8002cf4 <ST7735_SetOrientation>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	4413      	add	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d002      	beq.n	8002a80 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 8002a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002a80:	697b      	ldr	r3, [r7, #20]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3320      	adds	r3, #32
 8002aae:	f107 0208 	add.w	r2, r7, #8
 8002ab2:	21da      	movs	r1, #218	; 0xda
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f000 fec0 	bl	800383a <st7735_read_reg>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e02d      	b.n	8002b24 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f103 0020 	add.w	r0, r3, #32
 8002ace:	f107 0308 	add.w	r3, r7, #8
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	21db      	movs	r1, #219	; 0xdb
 8002ad8:	f000 feaf 	bl	800383a <st7735_read_reg>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e01c      	b.n	8002b24 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f103 0020 	add.w	r0, r3, #32
 8002af0:	f107 0308 	add.w	r3, r7, #8
 8002af4:	3302      	adds	r3, #2
 8002af6:	461a      	mov	r2, r3
 8002af8:	21dc      	movs	r1, #220	; 0xdc
 8002afa:	f000 fe9e 	bl	800383a <st7735_read_reg>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8002b04:	f04f 33ff 	mov.w	r3, #4294967295
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	e00b      	b.n	8002b24 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8002b0c:	7abb      	ldrb	r3, [r7, #10]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	7a7b      	ldrb	r3, [r7, #9]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	431a      	orrs	r2, r3
 8002b16:	7a3b      	ldrb	r3, [r7, #8]
 8002b18:	041b      	lsls	r3, r3, #16
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002b24:	68fb      	ldr	r3, [r7, #12]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f103 0020 	add.w	r0, r3, #32
 8002b42:	f107 020b 	add.w	r2, r7, #11
 8002b46:	2300      	movs	r3, #0
 8002b48:	2113      	movs	r1, #19
 8002b4a:	f000 fe89 	bl	8003860 <st7735_write_reg>
 8002b4e:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002b50:	210a      	movs	r1, #10
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fe57 	bl	8003806 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f103 0020 	add.w	r0, r3, #32
 8002b5e:	f107 020b 	add.w	r2, r7, #11
 8002b62:	2300      	movs	r3, #0
 8002b64:	2129      	movs	r1, #41	; 0x29
 8002b66:	f000 fe7b 	bl	8003860 <st7735_write_reg>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4413      	add	r3, r2
 8002b70:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002b72:	210a      	movs	r1, #10
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 fe46 	bl	8003806 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f103 0020 	add.w	r0, r3, #32
 8002b80:	f107 020b 	add.w	r2, r7, #11
 8002b84:	2300      	movs	r3, #0
 8002b86:	2136      	movs	r1, #54	; 0x36
 8002b88:	f000 fe6a 	bl	8003860 <st7735_write_reg>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4413      	add	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002b94:	4b16      	ldr	r3, [pc, #88]	; (8002bf0 <ST7735_DisplayOn+0xc0>)
 8002b96:	7b1b      	ldrb	r3, [r3, #12]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d10a      	bne.n	8002bb2 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002b9c:	4b14      	ldr	r3, [pc, #80]	; (8002bf0 <ST7735_DisplayOn+0xc0>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4a14      	ldr	r2, [pc, #80]	; (8002bf4 <ST7735_DisplayOn+0xc4>)
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	4413      	add	r3, r2
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002baa:	f043 0308 	orr.w	r3, r3, #8
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e006      	b.n	8002bc0 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <ST7735_DisplayOn+0xc0>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4a0f      	ldr	r2, [pc, #60]	; (8002bf4 <ST7735_DisplayOn+0xc4>)
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3320      	adds	r3, #32
 8002bc6:	f107 010b 	add.w	r1, r7, #11
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f000 fe5c 	bl	800388a <st7735_send_data>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8002be0:	f04f 33ff 	mov.w	r3, #4294967295
 8002be4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002be6:	68fb      	ldr	r3, [r7, #12]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	240004a0 	.word	0x240004a0
 8002bf4:	24000078 	.word	0x24000078

08002bf8 <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f103 0020 	add.w	r0, r3, #32
 8002c0a:	f107 020b 	add.w	r2, r7, #11
 8002c0e:	2300      	movs	r3, #0
 8002c10:	2113      	movs	r1, #19
 8002c12:	f000 fe25 	bl	8003860 <st7735_write_reg>
 8002c16:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002c18:	210a      	movs	r1, #10
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fdf3 	bl	8003806 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f103 0020 	add.w	r0, r3, #32
 8002c26:	f107 020b 	add.w	r2, r7, #11
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	2128      	movs	r1, #40	; 0x28
 8002c2e:	f000 fe17 	bl	8003860 <st7735_write_reg>
 8002c32:	4602      	mov	r2, r0
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4413      	add	r3, r2
 8002c38:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8002c3a:	210a      	movs	r1, #10
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 fde2 	bl	8003806 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f103 0020 	add.w	r0, r3, #32
 8002c48:	f107 020b 	add.w	r2, r7, #11
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	2136      	movs	r1, #54	; 0x36
 8002c50:	f000 fe06 	bl	8003860 <st7735_write_reg>
 8002c54:	4602      	mov	r2, r0
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	4413      	add	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002c5c:	4b16      	ldr	r3, [pc, #88]	; (8002cb8 <ST7735_DisplayOff+0xc0>)
 8002c5e:	7b1b      	ldrb	r3, [r3, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10a      	bne.n	8002c7a <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002c64:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <ST7735_DisplayOff+0xc0>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	4a14      	ldr	r2, [pc, #80]	; (8002cbc <ST7735_DisplayOff+0xc4>)
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	4413      	add	r3, r2
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002c72:	f043 0308 	orr.w	r3, r3, #8
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	e006      	b.n	8002c88 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002c7a:	4b0f      	ldr	r3, [pc, #60]	; (8002cb8 <ST7735_DisplayOff+0xc0>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	4a0f      	ldr	r2, [pc, #60]	; (8002cbc <ST7735_DisplayOff+0xc4>)
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	4413      	add	r3, r2
 8002c84:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3320      	adds	r3, #32
 8002c8e:	f107 010b 	add.w	r1, r7, #11
 8002c92:	2201      	movs	r2, #1
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 fdf8 	bl	800388a <st7735_send_data>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 8002ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8002cac:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	240004a0 	.word	0x240004a0
 8002cbc:	24000078 	.word	0x24000078

08002cc0 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 8002cca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8002ce4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <ST7735_SetOrientation+0x1a>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d119      	bne.n	8002d42 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	7b5b      	ldrb	r3, [r3, #13]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d106      	bne.n	8002d24 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8002d16:	4b3c      	ldr	r3, [pc, #240]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d18:	2250      	movs	r2, #80	; 0x50
 8002d1a:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8002d1c:	4b3a      	ldr	r3, [pc, #232]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d1e:	22a0      	movs	r2, #160	; 0xa0
 8002d20:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002d22:	e028      	b.n	8002d76 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	7b5b      	ldrb	r3, [r3, #13]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <ST7735_SetOrientation+0x40>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	7b5b      	ldrb	r3, [r3, #13]
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d120      	bne.n	8002d76 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8002d34:	4b34      	ldr	r3, [pc, #208]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d36:	2280      	movs	r2, #128	; 0x80
 8002d38:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 8002d3a:	4b33      	ldr	r3, [pc, #204]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d3c:	22a0      	movs	r2, #160	; 0xa0
 8002d3e:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002d40:	e019      	b.n	8002d76 <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	7b5b      	ldrb	r3, [r3, #13]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d106      	bne.n	8002d58 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 8002d4a:	4b2f      	ldr	r3, [pc, #188]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d4c:	22a0      	movs	r2, #160	; 0xa0
 8002d4e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d52:	2250      	movs	r2, #80	; 0x50
 8002d54:	605a      	str	r2, [r3, #4]
 8002d56:	e00f      	b.n	8002d78 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	7b5b      	ldrb	r3, [r3, #13]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <ST7735_SetOrientation+0x74>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	7b5b      	ldrb	r3, [r3, #13]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d107      	bne.n	8002d78 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8002d68:	4b27      	ldr	r3, [pc, #156]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d6a:	22a0      	movs	r2, #160	; 0xa0
 8002d6c:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8002d6e:	4b26      	ldr	r3, [pc, #152]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d70:	2280      	movs	r2, #128	; 0x80
 8002d72:	605a      	str	r2, [r3, #4]
 8002d74:	e000      	b.n	8002d78 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002d76:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	4a22      	ldr	r2, [pc, #136]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d7e:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	7b1a      	ldrb	r2, [r3, #12]
 8002d84:	4b20      	ldr	r3, [pc, #128]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d86:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	7b5a      	ldrb	r2, [r3, #13]
 8002d8c:	4b1e      	ldr	r3, [pc, #120]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d8e:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002d90:	4b1d      	ldr	r3, [pc, #116]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4b1c      	ldr	r3, [pc, #112]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2100      	movs	r1, #0
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 fbdf 	bl	8003564 <ST7735_SetDisplayWindow>
 8002da6:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002da8:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002daa:	7b1b      	ldrb	r3, [r3, #12]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10a      	bne.n	8002dc6 <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002db0:	4b15      	ldr	r3, [pc, #84]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a15      	ldr	r2, [pc, #84]	; (8002e0c <ST7735_SetOrientation+0x118>)
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	4413      	add	r3, r2
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002dbe:	f043 0308 	orr.w	r3, r3, #8
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	e006      	b.n	8002dd4 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <ST7735_SetOrientation+0x114>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <ST7735_SetOrientation+0x118>)
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	4413      	add	r3, r2
 8002dd0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f103 0020 	add.w	r0, r3, #32
 8002ddc:	f107 020b 	add.w	r2, r7, #11
 8002de0:	2301      	movs	r3, #1
 8002de2:	2136      	movs	r1, #54	; 0x36
 8002de4:	f000 fd3c 	bl	8003860 <st7735_write_reg>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4413      	add	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 8002df6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfa:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	240004a0 	.word	0x240004a0
 8002e0c:	24000078 	.word	0x24000078

08002e10 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 8002e1a:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <ST7735_GetOrientation+0x20>)
 8002e1c:	689a      	ldr	r2, [r3, #8]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	240004a0 	.word	0x240004a0

08002e34 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002e40:	4b59      	ldr	r3, [pc, #356]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d821      	bhi.n	8002e8c <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002e48:	4b57      	ldr	r3, [pc, #348]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e4a:	7b5b      	ldrb	r3, [r3, #13]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d10e      	bne.n	8002e6e <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002e50:	4b55      	ldr	r3, [pc, #340]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e52:	7b1b      	ldrb	r3, [r3, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d106      	bne.n	8002e66 <ST7735_SetCursor+0x32>
				Xpos += 26;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	331a      	adds	r3, #26
 8002e5c:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3301      	adds	r3, #1
 8002e62:	607b      	str	r3, [r7, #4]
 8002e64:	e033      	b.n	8002ece <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	3318      	adds	r3, #24
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	e02f      	b.n	8002ece <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002e6e:	4b4e      	ldr	r3, [pc, #312]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e70:	7b5b      	ldrb	r3, [r3, #13]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d12b      	bne.n	8002ece <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002e76:	4b4c      	ldr	r3, [pc, #304]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e78:	7b1b      	ldrb	r3, [r3, #12]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d127      	bne.n	8002ece <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3302      	adds	r3, #2
 8002e82:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3301      	adds	r3, #1
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	e020      	b.n	8002ece <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002e8c:	4b46      	ldr	r3, [pc, #280]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e8e:	7b5b      	ldrb	r3, [r3, #13]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d10e      	bne.n	8002eb2 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002e94:	4b44      	ldr	r3, [pc, #272]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002e96:	7b1b      	ldrb	r3, [r3, #12]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d106      	bne.n	8002eaa <ST7735_SetCursor+0x76>
				Xpos += 1;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	331a      	adds	r3, #26
 8002ea6:	607b      	str	r3, [r7, #4]
 8002ea8:	e011      	b.n	8002ece <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3318      	adds	r3, #24
 8002eae:	607b      	str	r3, [r7, #4]
 8002eb0:	e00d      	b.n	8002ece <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002eb4:	7b5b      	ldrb	r3, [r3, #13]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d109      	bne.n	8002ece <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002eba:	4b3b      	ldr	r3, [pc, #236]	; (8002fa8 <ST7735_SetCursor+0x174>)
 8002ebc:	7b1b      	ldrb	r3, [r3, #12]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d105      	bne.n	8002ece <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3302      	adds	r3, #2
 8002ecc:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f103 0020 	add.w	r0, r3, #32
 8002ed4:	f107 0213 	add.w	r2, r7, #19
 8002ed8:	2300      	movs	r3, #0
 8002eda:	212a      	movs	r1, #42	; 0x2a
 8002edc:	f000 fcc0 	bl	8003860 <st7735_write_reg>
 8002ee0:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	0a1b      	lsrs	r3, r3, #8
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3320      	adds	r3, #32
 8002eee:	f107 0113 	add.w	r1, r7, #19
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f000 fcc8 	bl	800388a <st7735_send_data>
 8002efa:	4602      	mov	r2, r0
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	4413      	add	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	3320      	adds	r3, #32
 8002f0c:	f107 0113 	add.w	r1, r7, #19
 8002f10:	2201      	movs	r2, #1
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 fcb9 	bl	800388a <st7735_send_data>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f103 0020 	add.w	r0, r3, #32
 8002f26:	f107 0213 	add.w	r2, r7, #19
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	212b      	movs	r1, #43	; 0x2b
 8002f2e:	f000 fc97 	bl	8003860 <st7735_write_reg>
 8002f32:	4602      	mov	r2, r0
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	4413      	add	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	0a1b      	lsrs	r3, r3, #8
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	3320      	adds	r3, #32
 8002f46:	f107 0113 	add.w	r1, r7, #19
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 fc9c 	bl	800388a <st7735_send_data>
 8002f52:	4602      	mov	r2, r0
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	4413      	add	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3320      	adds	r3, #32
 8002f64:	f107 0113 	add.w	r1, r7, #19
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 fc8d 	bl	800388a <st7735_send_data>
 8002f70:	4602      	mov	r2, r0
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	4413      	add	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f103 0020 	add.w	r0, r3, #32
 8002f7e:	f107 0213 	add.w	r2, r7, #19
 8002f82:	2300      	movs	r3, #0
 8002f84:	212c      	movs	r1, #44	; 0x2c
 8002f86:	f000 fc6b 	bl	8003860 <st7735_write_reg>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	4413      	add	r3, r2
 8002f90:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 8002f98:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9c:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002f9e:	697b      	ldr	r3, [r7, #20]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	240004a0 	.word	0x240004a0

08002fac <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b090      	sub	sp, #64	; 0x40
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	330a      	adds	r3, #10
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	330b      	adds	r3, #11
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	021b      	lsls	r3, r3, #8
 8002fd2:	441a      	add	r2, r3
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	330c      	adds	r3, #12
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	041b      	lsls	r3, r3, #16
 8002fdc:	441a      	add	r2, r3
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	330d      	adds	r3, #13
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	061b      	lsls	r3, r3, #24
 8002fe6:	4413      	add	r3, r2
 8002fe8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	3312      	adds	r3, #18
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	3313      	adds	r3, #19
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	021b      	lsls	r3, r3, #8
 8002ffa:	441a      	add	r2, r3
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	3314      	adds	r3, #20
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	041b      	lsls	r3, r3, #16
 8003004:	441a      	add	r2, r3
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	3315      	adds	r3, #21
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	4413      	add	r3, r2
 8003010:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	3316      	adds	r3, #22
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	461a      	mov	r2, r3
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	3317      	adds	r3, #23
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	021b      	lsls	r3, r3, #8
 8003022:	441a      	add	r2, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	3318      	adds	r3, #24
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	041b      	lsls	r3, r3, #16
 800302c:	441a      	add	r2, r3
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	3319      	adds	r3, #25
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	4413      	add	r3, r2
 8003038:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	3302      	adds	r3, #2
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	3303      	adds	r3, #3
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	021b      	lsls	r3, r3, #8
 800304a:	441a      	add	r2, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	3304      	adds	r3, #4
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	041b      	lsls	r3, r3, #16
 8003054:	441a      	add	r2, r3
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	3305      	adds	r3, #5
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	061b      	lsls	r3, r3, #24
 800305e:	4413      	add	r3, r2
 8003060:	61fb      	str	r3, [r7, #28]
  size = size - index;
 8003062:	69fa      	ldr	r2, [r7, #28]
 8003064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306e:	4413      	add	r3, r2
 8003070:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003072:	4b51      	ldr	r3, [pc, #324]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	1ad2      	subs	r2, r2, r3
 800307a:	6a3b      	ldr	r3, [r7, #32]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	68b9      	ldr	r1, [r7, #8]
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 fa6a 	bl	8003564 <ST7735_SetDisplayWindow>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295
 800309a:	637b      	str	r3, [r7, #52]	; 0x34
 800309c:	e087      	b.n	80031ae <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800309e:	4b46      	ldr	r3, [pc, #280]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 80030a0:	7b1b      	ldrb	r3, [r3, #12]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d109      	bne.n	80030ba <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80030a6:	4b44      	ldr	r3, [pc, #272]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	4a44      	ldr	r2, [pc, #272]	; (80031bc <ST7735_DrawBitmap+0x210>)
 80030ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030b0:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80030b2:	f043 0308 	orr.w	r3, r3, #8
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	e005      	b.n	80030c6 <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80030ba:	4b3f      	ldr	r3, [pc, #252]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	4a3f      	ldr	r2, [pc, #252]	; (80031bc <ST7735_DrawBitmap+0x210>)
 80030c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f103 0020 	add.w	r0, r3, #32
 80030ce:	f107 0213 	add.w	r2, r7, #19
 80030d2:	2301      	movs	r3, #1
 80030d4:	2136      	movs	r1, #54	; 0x36
 80030d6:	f000 fbc3 	bl	8003860 <st7735_write_reg>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 80030e0:	f04f 33ff 	mov.w	r3, #4294967295
 80030e4:	637b      	str	r3, [r7, #52]	; 0x34
 80030e6:	e062      	b.n	80031ae <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f7ff fea1 	bl	8002e34 <ST7735_SetCursor>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d003      	beq.n	8003100 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 80030f8:	f04f 33ff 	mov.w	r3, #4294967295
 80030fc:	637b      	str	r3, [r7, #52]	; 0x34
 80030fe:	e056      	b.n	80031ae <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8003100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003102:	785b      	ldrb	r3, [r3, #1]
 8003104:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8003106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	3320      	adds	r3, #32
 8003110:	f107 0114 	add.w	r1, r7, #20
 8003114:	2202      	movs	r2, #2
 8003116:	4618      	mov	r0, r3
 8003118:	f000 fbb7 	bl	800388a <st7735_send_data>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
 8003126:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8003128:	e009      	b.n	800313e <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 800312a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312c:	3302      	adds	r3, #2
 800312e:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 8003130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003132:	3302      	adds	r3, #2
 8003134:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 8003136:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	429a      	cmp	r2, r3
 800313c:	d3e0      	bcc.n	8003100 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800313e:	4b1e      	ldr	r3, [pc, #120]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 8003140:	7b1b      	ldrb	r3, [r3, #12]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10a      	bne.n	800315c <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003146:	4b1c      	ldr	r3, [pc, #112]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	4a1c      	ldr	r2, [pc, #112]	; (80031bc <ST7735_DrawBitmap+0x210>)
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003154:	f043 0308 	orr.w	r3, r3, #8
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e006      	b.n	800316a <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800315c:	4b16      	ldr	r3, [pc, #88]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	4a16      	ldr	r2, [pc, #88]	; (80031bc <ST7735_DrawBitmap+0x210>)
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	4413      	add	r3, r2
 8003166:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003168:	b2db      	uxtb	r3, r3
 800316a:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f103 0020 	add.w	r0, r3, #32
 8003172:	f107 0213 	add.w	r2, r7, #19
 8003176:	2301      	movs	r3, #1
 8003178:	2136      	movs	r1, #54	; 0x36
 800317a:	f000 fb71 	bl	8003860 <st7735_write_reg>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8003184:	f04f 33ff 	mov.w	r3, #4294967295
 8003188:	637b      	str	r3, [r7, #52]	; 0x34
 800318a:	e010      	b.n	80031ae <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 800318c:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <ST7735_DrawBitmap+0x20c>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	2200      	movs	r2, #0
 800319a:	2100      	movs	r1, #0
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 f9e1 	bl	8003564 <ST7735_SetDisplayWindow>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 80031a8:	f04f 33ff 	mov.w	r3, #4294967295
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 80031ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3738      	adds	r7, #56	; 0x38
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	240004a0 	.word	0x240004a0
 80031bc:	24000078 	.word	0x24000078

080031c0 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031da:	441a      	add	r2, r3
 80031dc:	4b2b      	ldr	r3, [pc, #172]	; (800328c <ST7735_FillRGBRect+0xcc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d806      	bhi.n	80031f2 <ST7735_FillRGBRect+0x32>
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e8:	441a      	add	r2, r3
 80031ea:	4b28      	ldr	r3, [pc, #160]	; (800328c <ST7735_FillRGBRect+0xcc>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d903      	bls.n	80031fa <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 80031f2:	f04f 33ff 	mov.w	r3, #4294967295
 80031f6:	61fb      	str	r3, [r7, #28]
 80031f8:	e042      	b.n	8003280 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 80031fa:	2300      	movs	r3, #0
 80031fc:	613b      	str	r3, [r7, #16]
 80031fe:	e03b      	b.n	8003278 <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	4413      	add	r3, r2
 8003206:	461a      	mov	r2, r3
 8003208:	68b9      	ldr	r1, [r7, #8]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f7ff fe12 	bl	8002e34 <ST7735_SetCursor>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	e029      	b.n	8003272 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
 8003222:	e013      	b.n	800324c <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	7811      	ldrb	r1, [r2, #0]
 800322c:	4a18      	ldr	r2, [pc, #96]	; (8003290 <ST7735_FillRGBRect+0xd0>)
 800322e:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	3301      	adds	r3, #1
 800323a:	7811      	ldrb	r1, [r2, #0]
 800323c:	4a14      	ldr	r2, [pc, #80]	; (8003290 <ST7735_FillRGBRect+0xd0>)
 800323e:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	3302      	adds	r3, #2
 8003244:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	3301      	adds	r3, #1
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003250:	429a      	cmp	r2, r3
 8003252:	d3e7      	bcc.n	8003224 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f103 0020 	add.w	r0, r3, #32
 800325a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	461a      	mov	r2, r3
 8003260:	490b      	ldr	r1, [pc, #44]	; (8003290 <ST7735_FillRGBRect+0xd0>)
 8003262:	f000 fb12 	bl	800388a <st7735_send_data>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 800326c:	f04f 33ff 	mov.w	r3, #4294967295
 8003270:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	3301      	adds	r3, #1
 8003276:	613b      	str	r3, [r7, #16]
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327c:	429a      	cmp	r2, r3
 800327e:	d3bf      	bcc.n	8003200 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8003280:	69fb      	ldr	r3, [r7, #28]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3720      	adds	r7, #32
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	240004a0 	.word	0x240004a0
 8003290:	240004b0 	.word	0x240004b0

08003294 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	441a      	add	r2, r3
 80032ac:	4b1f      	ldr	r3, [pc, #124]	; (800332c <ST7735_DrawHLine+0x98>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d903      	bls.n	80032bc <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 80032b4:	f04f 33ff 	mov.w	r3, #4294967295
 80032b8:	617b      	str	r3, [r7, #20]
 80032ba:	e032      	b.n	8003322 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff fdb7 	bl	8002e34 <ST7735_SetCursor>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	e026      	b.n	8003322 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 80032d4:	2300      	movs	r3, #0
 80032d6:	613b      	str	r3, [r7, #16]
 80032d8:	e010      	b.n	80032fc <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	0a1a      	lsrs	r2, r3, #8
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	b2d1      	uxtb	r1, r2
 80032e4:	4a12      	ldr	r2, [pc, #72]	; (8003330 <ST7735_DrawHLine+0x9c>)
 80032e6:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	3301      	adds	r3, #1
 80032ee:	6a3a      	ldr	r2, [r7, #32]
 80032f0:	b2d1      	uxtb	r1, r2
 80032f2:	4a0f      	ldr	r2, [pc, #60]	; (8003330 <ST7735_DrawHLine+0x9c>)
 80032f4:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	3301      	adds	r3, #1
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d3ea      	bcc.n	80032da <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f103 0020 	add.w	r0, r3, #32
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	461a      	mov	r2, r3
 8003310:	4907      	ldr	r1, [pc, #28]	; (8003330 <ST7735_DrawHLine+0x9c>)
 8003312:	f000 faba 	bl	800388a <st7735_send_data>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 800331c:	f04f 33ff 	mov.w	r3, #4294967295
 8003320:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8003322:	697b      	ldr	r3, [r7, #20]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	240004a0 	.word	0x240004a0
 8003330:	24000730 	.word	0x24000730

08003334 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	441a      	add	r2, r3
 800334c:	4b12      	ldr	r3, [pc, #72]	; (8003398 <ST7735_DrawVLine+0x64>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	429a      	cmp	r2, r3
 8003352:	d903      	bls.n	800335c <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 8003354:	f04f 33ff 	mov.w	r3, #4294967295
 8003358:	617b      	str	r3, [r7, #20]
 800335a:	e018      	b.n	800338e <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 800335c:	2300      	movs	r3, #0
 800335e:	613b      	str	r3, [r7, #16]
 8003360:	e011      	b.n	8003386 <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	441a      	add	r2, r3
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	68b9      	ldr	r1, [r7, #8]
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f000 f841 	bl	80033f4 <ST7735_SetPixel>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 8003378:	f04f 33ff 	mov.w	r3, #4294967295
 800337c:	617b      	str	r3, [r7, #20]
        break;
 800337e:	e006      	b.n	800338e <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	3301      	adds	r3, #1
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d3e9      	bcc.n	8003362 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 800338e:	697b      	ldr	r3, [r7, #20]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	240004a0 	.word	0x240004a0

0800339c <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b08a      	sub	sp, #40	; 0x28
 80033a0:	af02      	add	r7, sp, #8
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
 80033a8:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	61bb      	str	r3, [r7, #24]
 80033b6:	e014      	b.n	80033e2 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 80033b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	68b9      	ldr	r1, [r7, #8]
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f7ff ff66 	bl	8003294 <ST7735_DrawHLine>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 80033ce:	f04f 33ff 	mov.w	r3, #4294967295
 80033d2:	61fb      	str	r3, [r7, #28]
      break;
 80033d4:	e009      	b.n	80033ea <ST7735_FillRect+0x4e>
    }
    y_pos++;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	3301      	adds	r3, #1
 80033da:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	3301      	adds	r3, #1
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d3e6      	bcc.n	80033b8 <ST7735_FillRect+0x1c>
  }

  return ret;
 80033ea:	69fb      	ldr	r3, [r7, #28]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3720      	adds	r7, #32
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	b29b      	uxth	r3, r3
 800340e:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	0a1b      	lsrs	r3, r3, #8
 8003414:	b29a      	uxth	r2, r3
 8003416:	8a7b      	ldrh	r3, [r7, #18]
 8003418:	4313      	orrs	r3, r2
 800341a:	b29b      	uxth	r3, r3
 800341c:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 800341e:	4b16      	ldr	r3, [pc, #88]	; (8003478 <ST7735_SetPixel+0x84>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	429a      	cmp	r2, r3
 8003426:	d204      	bcs.n	8003432 <ST7735_SetPixel+0x3e>
 8003428:	4b13      	ldr	r3, [pc, #76]	; (8003478 <ST7735_SetPixel+0x84>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d303      	bcc.n	800343a <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8003432:	f04f 33ff 	mov.w	r3, #4294967295
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	e019      	b.n	800346e <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	68b9      	ldr	r1, [r7, #8]
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f7ff fcf8 	bl	8002e34 <ST7735_SetCursor>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 800344a:	f04f 33ff 	mov.w	r3, #4294967295
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e00d      	b.n	800346e <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	3320      	adds	r3, #32
 8003456:	f107 0112 	add.w	r1, r7, #18
 800345a:	2202      	movs	r2, #2
 800345c:	4618      	mov	r0, r3
 800345e:	f000 fa14 	bl	800388a <st7735_send_data>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8003468:	f04f 33ff 	mov.w	r3, #4294967295
 800346c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800346e:	697b      	ldr	r3, [r7, #20]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	240004a0 	.word	0x240004a0

0800347c <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	68b9      	ldr	r1, [r7, #8]
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f7ff fcd0 	bl	8002e34 <ST7735_SetCursor>
 8003494:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	3320      	adds	r3, #32
 800349a:	f107 0211 	add.w	r2, r7, #17
 800349e:	212e      	movs	r1, #46	; 0x2e
 80034a0:	4618      	mov	r0, r3
 80034a2:	f000 f9ca 	bl	800383a <st7735_read_reg>
 80034a6:	4602      	mov	r2, r0
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	4413      	add	r3, r2
 80034ac:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	3320      	adds	r3, #32
 80034b2:	f107 0111 	add.w	r1, r7, #17
 80034b6:	2201      	movs	r2, #1
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 f9f8 	bl	80038ae <st7735_recv_data>
 80034be:	4602      	mov	r2, r0
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	4413      	add	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	3320      	adds	r3, #32
 80034ca:	f107 0113 	add.w	r1, r7, #19
 80034ce:	2201      	movs	r2, #1
 80034d0:	4618      	mov	r0, r3
 80034d2:	f000 f9ec 	bl	80038ae <st7735_recv_data>
 80034d6:	4602      	mov	r2, r0
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	4413      	add	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	3320      	adds	r3, #32
 80034e2:	f107 0112 	add.w	r1, r7, #18
 80034e6:	2201      	movs	r2, #1
 80034e8:	4618      	mov	r0, r3
 80034ea:	f000 f9e0 	bl	80038ae <st7735_recv_data>
 80034ee:	4602      	mov	r2, r0
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	4413      	add	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 80034f6:	7cfb      	ldrb	r3, [r7, #19]
 80034f8:	461a      	mov	r2, r3
 80034fa:	7cbb      	ldrb	r3, [r7, #18]
 80034fc:	021b      	lsls	r3, r3, #8
 80034fe:	441a      	add	r2, r3
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
 800350e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003510:	697b      	ldr	r3, [r7, #20]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8003526:	4b05      	ldr	r3, [pc, #20]	; (800353c <ST7735_GetXSize+0x20>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	240004a0 	.word	0x240004a0

08003540 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 800354a:	4b05      	ldr	r3, [pc, #20]	; (8003560 <ST7735_GetYSize+0x20>)
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	240004a0 	.word	0x240004a0

08003564 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003572:	4b7d      	ldr	r3, [pc, #500]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d821      	bhi.n	80035be <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800357a:	4b7b      	ldr	r3, [pc, #492]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 800357c:	7b5b      	ldrb	r3, [r3, #13]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d10e      	bne.n	80035a0 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8003582:	4b79      	ldr	r3, [pc, #484]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 8003584:	7b1b      	ldrb	r3, [r3, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	331a      	adds	r3, #26
 800358e:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3301      	adds	r3, #1
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	e036      	b.n	8003606 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	3318      	adds	r3, #24
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	e032      	b.n	8003606 <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80035a0:	4b71      	ldr	r3, [pc, #452]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035a2:	7b5b      	ldrb	r3, [r3, #13]
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d12e      	bne.n	8003606 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80035a8:	4b6f      	ldr	r3, [pc, #444]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035aa:	7b1b      	ldrb	r3, [r3, #12]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d12a      	bne.n	8003606 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	3302      	adds	r3, #2
 80035b4:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3301      	adds	r3, #1
 80035ba:	607b      	str	r3, [r7, #4]
 80035bc:	e023      	b.n	8003606 <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80035be:	4b6a      	ldr	r3, [pc, #424]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035c0:	7b5b      	ldrb	r3, [r3, #13]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d111      	bne.n	80035ea <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80035c6:	4b68      	ldr	r3, [pc, #416]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035c8:	7b1b      	ldrb	r3, [r3, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	3301      	adds	r3, #1
 80035d2:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	331a      	adds	r3, #26
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	e014      	b.n	8003606 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	3301      	adds	r3, #1
 80035e0:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3318      	adds	r3, #24
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	e00d      	b.n	8003606 <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80035ea:	4b5f      	ldr	r3, [pc, #380]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035ec:	7b5b      	ldrb	r3, [r3, #13]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d109      	bne.n	8003606 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80035f2:	4b5d      	ldr	r3, [pc, #372]	; (8003768 <ST7735_SetDisplayWindow+0x204>)
 80035f4:	7b1b      	ldrb	r3, [r3, #12]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d105      	bne.n	8003606 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	3301      	adds	r3, #1
 80035fe:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3302      	adds	r3, #2
 8003604:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f103 0020 	add.w	r0, r3, #32
 800360c:	f107 0213 	add.w	r2, r7, #19
 8003610:	2300      	movs	r3, #0
 8003612:	212a      	movs	r1, #42	; 0x2a
 8003614:	f000 f924 	bl	8003860 <st7735_write_reg>
 8003618:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	b2db      	uxtb	r3, r3
 8003620:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	3320      	adds	r3, #32
 8003626:	f107 0113 	add.w	r1, r7, #19
 800362a:	2201      	movs	r2, #1
 800362c:	4618      	mov	r0, r3
 800362e:	f000 f92c 	bl	800388a <st7735_send_data>
 8003632:	4602      	mov	r2, r0
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	4413      	add	r3, r2
 8003638:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	3320      	adds	r3, #32
 8003644:	f107 0113 	add.w	r1, r7, #19
 8003648:	2201      	movs	r2, #1
 800364a:	4618      	mov	r0, r3
 800364c:	f000 f91d 	bl	800388a <st7735_send_data>
 8003650:	4602      	mov	r2, r0
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	4413      	add	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	4413      	add	r3, r2
 800365e:	3b01      	subs	r3, #1
 8003660:	0a1b      	lsrs	r3, r3, #8
 8003662:	b2db      	uxtb	r3, r3
 8003664:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3320      	adds	r3, #32
 800366a:	f107 0113 	add.w	r1, r7, #19
 800366e:	2201      	movs	r2, #1
 8003670:	4618      	mov	r0, r3
 8003672:	f000 f90a 	bl	800388a <st7735_send_data>
 8003676:	4602      	mov	r2, r0
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	4413      	add	r3, r2
 800367c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	b2da      	uxtb	r2, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	4413      	add	r3, r2
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b2db      	uxtb	r3, r3
 800368e:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	3320      	adds	r3, #32
 8003694:	f107 0113 	add.w	r1, r7, #19
 8003698:	2201      	movs	r2, #1
 800369a:	4618      	mov	r0, r3
 800369c:	f000 f8f5 	bl	800388a <st7735_send_data>
 80036a0:	4602      	mov	r2, r0
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	4413      	add	r3, r2
 80036a6:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f103 0020 	add.w	r0, r3, #32
 80036ae:	f107 0213 	add.w	r2, r7, #19
 80036b2:	2300      	movs	r3, #0
 80036b4:	212b      	movs	r1, #43	; 0x2b
 80036b6:	f000 f8d3 	bl	8003860 <st7735_write_reg>
 80036ba:	4602      	mov	r2, r0
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	4413      	add	r3, r2
 80036c0:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	0a1b      	lsrs	r3, r3, #8
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	3320      	adds	r3, #32
 80036ce:	f107 0113 	add.w	r1, r7, #19
 80036d2:	2201      	movs	r2, #1
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f8d8 	bl	800388a <st7735_send_data>
 80036da:	4602      	mov	r2, r0
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	4413      	add	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	3320      	adds	r3, #32
 80036ec:	f107 0113 	add.w	r1, r7, #19
 80036f0:	2201      	movs	r2, #1
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f8c9 	bl	800388a <st7735_send_data>
 80036f8:	4602      	mov	r2, r0
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	4413      	add	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	4413      	add	r3, r2
 8003706:	3b01      	subs	r3, #1
 8003708:	0a1b      	lsrs	r3, r3, #8
 800370a:	b2db      	uxtb	r3, r3
 800370c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	3320      	adds	r3, #32
 8003712:	f107 0113 	add.w	r1, r7, #19
 8003716:	2201      	movs	r2, #1
 8003718:	4618      	mov	r0, r3
 800371a:	f000 f8b6 	bl	800388a <st7735_send_data>
 800371e:	4602      	mov	r2, r0
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	4413      	add	r3, r2
 8003724:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	b2da      	uxtb	r2, r3
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	4413      	add	r3, r2
 8003730:	b2db      	uxtb	r3, r3
 8003732:	3b01      	subs	r3, #1
 8003734:	b2db      	uxtb	r3, r3
 8003736:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3320      	adds	r3, #32
 800373c:	f107 0113 	add.w	r1, r7, #19
 8003740:	2201      	movs	r2, #1
 8003742:	4618      	mov	r0, r3
 8003744:	f000 f8a1 	bl	800388a <st7735_send_data>
 8003748:	4602      	mov	r2, r0
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	4413      	add	r3, r2
 800374e:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8003756:	f04f 33ff 	mov.w	r3, #4294967295
 800375a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800375c:	697b      	ldr	r3, [r7, #20]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	240004a0 	.word	0x240004a0

0800376c <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	460b      	mov	r3, r1
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	7afa      	ldrb	r2, [r7, #11]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4610      	mov	r0, r2
 8003788:	4798      	blx	r3
 800378a:	4603      	mov	r3, r0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	607a      	str	r2, [r7, #4]
 800379e:	603b      	str	r3, [r7, #0]
 80037a0:	460b      	mov	r3, r1
 80037a2:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	7af8      	ldrb	r0, [r7, #11]
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4798      	blx	r3
 80037b4:	4603      	mov	r3, r0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b086      	sub	sp, #24
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	68b8      	ldr	r0, [r7, #8]
 80037d6:	4798      	blx	r3
 80037d8:	4603      	mov	r3, r0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3718      	adds	r7, #24
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	68b8      	ldr	r0, [r7, #8]
 80037fa:	4798      	blx	r3
 80037fc:	4603      	mov	r3, r0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	4798      	blx	r3
 8003816:	4603      	mov	r3, r0
 8003818:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 800381a:	bf00      	nop
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	4798      	blx	r3
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d8f5      	bhi.n	800381c <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b084      	sub	sp, #16
 800383e:	af00      	add	r7, sp, #0
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	460b      	mov	r3, r1
 8003844:	607a      	str	r2, [r7, #4]
 8003846:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	6910      	ldr	r0, [r2, #16]
 8003850:	7af9      	ldrb	r1, [r7, #11]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	4798      	blx	r3
 8003856:	4603      	mov	r3, r0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8003860:	b590      	push	{r4, r7, lr}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	607a      	str	r2, [r7, #4]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	460b      	mov	r3, r1
 800386e:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681c      	ldr	r4, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6918      	ldr	r0, [r3, #16]
 8003878:	7af9      	ldrb	r1, [r7, #11]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	47a0      	blx	r4
 8003880:	4603      	mov	r3, r0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	bd90      	pop	{r4, r7, pc}

0800388a <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	6910      	ldr	r0, [r2, #16]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	4798      	blx	r3
 80038a4:	4603      	mov	r3, r0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b084      	sub	sp, #16
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	60f8      	str	r0, [r7, #12]
 80038b6:	60b9      	str	r1, [r7, #8]
 80038b8:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	6910      	ldr	r0, [r2, #16]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	4798      	blx	r3
 80038c8:	4603      	mov	r3, r0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038da:	2003      	movs	r0, #3
 80038dc:	f000 f99a 	bl	8003c14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80038e0:	f003 fcec 	bl	80072bc <HAL_RCC_GetSysClockFreq>
 80038e4:	4602      	mov	r2, r0
 80038e6:	4b15      	ldr	r3, [pc, #84]	; (800393c <HAL_Init+0x68>)
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	0a1b      	lsrs	r3, r3, #8
 80038ec:	f003 030f 	and.w	r3, r3, #15
 80038f0:	4913      	ldr	r1, [pc, #76]	; (8003940 <HAL_Init+0x6c>)
 80038f2:	5ccb      	ldrb	r3, [r1, r3]
 80038f4:	f003 031f 	and.w	r3, r3, #31
 80038f8:	fa22 f303 	lsr.w	r3, r2, r3
 80038fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038fe:	4b0f      	ldr	r3, [pc, #60]	; (800393c <HAL_Init+0x68>)
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	4a0e      	ldr	r2, [pc, #56]	; (8003940 <HAL_Init+0x6c>)
 8003908:	5cd3      	ldrb	r3, [r2, r3]
 800390a:	f003 031f 	and.w	r3, r3, #31
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	fa22 f303 	lsr.w	r3, r2, r3
 8003914:	4a0b      	ldr	r2, [pc, #44]	; (8003944 <HAL_Init+0x70>)
 8003916:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003918:	4a0b      	ldr	r2, [pc, #44]	; (8003948 <HAL_Init+0x74>)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800391e:	200f      	movs	r0, #15
 8003920:	f000 f814 	bl	800394c <HAL_InitTick>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e002      	b.n	8003934 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800392e:	f7fd fb79 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	58024400 	.word	0x58024400
 8003940:	0800e268 	.word	0x0800e268
 8003944:	24000004 	.word	0x24000004
 8003948:	24000000 	.word	0x24000000

0800394c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003954:	4b15      	ldr	r3, [pc, #84]	; (80039ac <HAL_InitTick+0x60>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e021      	b.n	80039a4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003960:	4b13      	ldr	r3, [pc, #76]	; (80039b0 <HAL_InitTick+0x64>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b11      	ldr	r3, [pc, #68]	; (80039ac <HAL_InitTick+0x60>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	4619      	mov	r1, r3
 800396a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800396e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003972:	fbb2 f3f3 	udiv	r3, r2, r3
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f97f 	bl	8003c7a <HAL_SYSTICK_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e00e      	b.n	80039a4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b0f      	cmp	r3, #15
 800398a:	d80a      	bhi.n	80039a2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800398c:	2200      	movs	r2, #0
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	f04f 30ff 	mov.w	r0, #4294967295
 8003994:	f000 f949 	bl	8003c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003998:	4a06      	ldr	r2, [pc, #24]	; (80039b4 <HAL_InitTick+0x68>)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	e000      	b.n	80039a4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	2400009c 	.word	0x2400009c
 80039b0:	24000000 	.word	0x24000000
 80039b4:	24000098 	.word	0x24000098

080039b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039bc:	4b06      	ldr	r3, [pc, #24]	; (80039d8 <HAL_IncTick+0x20>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	461a      	mov	r2, r3
 80039c2:	4b06      	ldr	r3, [pc, #24]	; (80039dc <HAL_IncTick+0x24>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4413      	add	r3, r2
 80039c8:	4a04      	ldr	r2, [pc, #16]	; (80039dc <HAL_IncTick+0x24>)
 80039ca:	6013      	str	r3, [r2, #0]
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2400009c 	.word	0x2400009c
 80039dc:	240009b0 	.word	0x240009b0

080039e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return uwTick;
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <HAL_GetTick+0x14>)
 80039e6:	681b      	ldr	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	240009b0 	.word	0x240009b0

080039f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a00:	f7ff ffee 	bl	80039e0 <HAL_GetTick>
 8003a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a10:	d005      	beq.n	8003a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <HAL_Delay+0x44>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	461a      	mov	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a1e:	bf00      	nop
 8003a20:	f7ff ffde 	bl	80039e0 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d8f7      	bhi.n	8003a20 <HAL_Delay+0x28>
  {
  }
}
 8003a30:	bf00      	nop
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	2400009c 	.word	0x2400009c

08003a40 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003a44:	4b03      	ldr	r3, [pc, #12]	; (8003a54 <HAL_GetREVID+0x14>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	0c1b      	lsrs	r3, r3, #16
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	5c001000 	.word	0x5c001000

08003a58 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003a5c:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <HAL_GetDEVID+0x18>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	5c001000 	.word	0x5c001000

08003a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a90:	4013      	ands	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aa2:	4a04      	ldr	r2, [pc, #16]	; (8003ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	60d3      	str	r3, [r2, #12]
}
 8003aa8:	bf00      	nop
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	e000ed00 	.word	0xe000ed00
 8003ab8:	05fa0000 	.word	0x05fa0000

08003abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ac0:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	0a1b      	lsrs	r3, r3, #8
 8003ac6:	f003 0307 	and.w	r3, r3, #7
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	e000ed00 	.word	0xe000ed00

08003ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	db0b      	blt.n	8003b02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aea:	88fb      	ldrh	r3, [r7, #6]
 8003aec:	f003 021f 	and.w	r2, r3, #31
 8003af0:	4907      	ldr	r1, [pc, #28]	; (8003b10 <__NVIC_EnableIRQ+0x38>)
 8003af2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003af6:	095b      	lsrs	r3, r3, #5
 8003af8:	2001      	movs	r0, #1
 8003afa:	fa00 f202 	lsl.w	r2, r0, r2
 8003afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	e000e100 	.word	0xe000e100

08003b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	6039      	str	r1, [r7, #0]
 8003b1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	db0a      	blt.n	8003b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	490c      	ldr	r1, [pc, #48]	; (8003b60 <__NVIC_SetPriority+0x4c>)
 8003b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b32:	0112      	lsls	r2, r2, #4
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	440b      	add	r3, r1
 8003b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b3c:	e00a      	b.n	8003b54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	b2da      	uxtb	r2, r3
 8003b42:	4908      	ldr	r1, [pc, #32]	; (8003b64 <__NVIC_SetPriority+0x50>)
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	3b04      	subs	r3, #4
 8003b4c:	0112      	lsls	r2, r2, #4
 8003b4e:	b2d2      	uxtb	r2, r2
 8003b50:	440b      	add	r3, r1
 8003b52:	761a      	strb	r2, [r3, #24]
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	e000e100 	.word	0xe000e100
 8003b64:	e000ed00 	.word	0xe000ed00

08003b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b089      	sub	sp, #36	; 0x24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f1c3 0307 	rsb	r3, r3, #7
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	bf28      	it	cs
 8003b86:	2304      	movcs	r3, #4
 8003b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	2b06      	cmp	r3, #6
 8003b90:	d902      	bls.n	8003b98 <NVIC_EncodePriority+0x30>
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	3b03      	subs	r3, #3
 8003b96:	e000      	b.n	8003b9a <NVIC_EncodePriority+0x32>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba6:	43da      	mvns	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	401a      	ands	r2, r3
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bba:	43d9      	mvns	r1, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc0:	4313      	orrs	r3, r2
         );
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3724      	adds	r7, #36	; 0x24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003be0:	d301      	bcc.n	8003be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003be2:	2301      	movs	r3, #1
 8003be4:	e00f      	b.n	8003c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003be6:	4a0a      	ldr	r2, [pc, #40]	; (8003c10 <SysTick_Config+0x40>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bee:	210f      	movs	r1, #15
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	f7ff ff8e 	bl	8003b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bf8:	4b05      	ldr	r3, [pc, #20]	; (8003c10 <SysTick_Config+0x40>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bfe:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <SysTick_Config+0x40>)
 8003c00:	2207      	movs	r2, #7
 8003c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	e000e010 	.word	0xe000e010

08003c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7ff ff29 	bl	8003a74 <__NVIC_SetPriorityGrouping>
}
 8003c22:	bf00      	nop
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b086      	sub	sp, #24
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	4603      	mov	r3, r0
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c38:	f7ff ff40 	bl	8003abc <__NVIC_GetPriorityGrouping>
 8003c3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	68b9      	ldr	r1, [r7, #8]
 8003c42:	6978      	ldr	r0, [r7, #20]
 8003c44:	f7ff ff90 	bl	8003b68 <NVIC_EncodePriority>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ff5f 	bl	8003b14 <__NVIC_SetPriority>
}
 8003c56:	bf00      	nop
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	4603      	mov	r3, r0
 8003c66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff ff33 	bl	8003ad8 <__NVIC_EnableIRQ>
}
 8003c72:	bf00      	nop
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7ff ffa4 	bl	8003bd0 <SysTick_Config>
 8003c88:	4603      	mov	r3, r0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003c9c:	f7ff fea0 	bl	80039e0 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e316      	b.n	80042da <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a66      	ldr	r2, [pc, #408]	; (8003e4c <HAL_DMA_Init+0x1b8>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d04a      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a65      	ldr	r2, [pc, #404]	; (8003e50 <HAL_DMA_Init+0x1bc>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d045      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a63      	ldr	r2, [pc, #396]	; (8003e54 <HAL_DMA_Init+0x1c0>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d040      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a62      	ldr	r2, [pc, #392]	; (8003e58 <HAL_DMA_Init+0x1c4>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d03b      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a60      	ldr	r2, [pc, #384]	; (8003e5c <HAL_DMA_Init+0x1c8>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d036      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a5f      	ldr	r2, [pc, #380]	; (8003e60 <HAL_DMA_Init+0x1cc>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d031      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a5d      	ldr	r2, [pc, #372]	; (8003e64 <HAL_DMA_Init+0x1d0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d02c      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a5c      	ldr	r2, [pc, #368]	; (8003e68 <HAL_DMA_Init+0x1d4>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d027      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5a      	ldr	r2, [pc, #360]	; (8003e6c <HAL_DMA_Init+0x1d8>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d022      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a59      	ldr	r2, [pc, #356]	; (8003e70 <HAL_DMA_Init+0x1dc>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d01d      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a57      	ldr	r2, [pc, #348]	; (8003e74 <HAL_DMA_Init+0x1e0>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d018      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a56      	ldr	r2, [pc, #344]	; (8003e78 <HAL_DMA_Init+0x1e4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d013      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a54      	ldr	r2, [pc, #336]	; (8003e7c <HAL_DMA_Init+0x1e8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00e      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a53      	ldr	r2, [pc, #332]	; (8003e80 <HAL_DMA_Init+0x1ec>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d009      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a51      	ldr	r2, [pc, #324]	; (8003e84 <HAL_DMA_Init+0x1f0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d004      	beq.n	8003d4c <HAL_DMA_Init+0xb8>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a50      	ldr	r2, [pc, #320]	; (8003e88 <HAL_DMA_Init+0x1f4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d101      	bne.n	8003d50 <HAL_DMA_Init+0xbc>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_DMA_Init+0xbe>
 8003d50:	2300      	movs	r3, #0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 813b 	beq.w	8003fce <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a37      	ldr	r2, [pc, #220]	; (8003e4c <HAL_DMA_Init+0x1b8>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d04a      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a36      	ldr	r2, [pc, #216]	; (8003e50 <HAL_DMA_Init+0x1bc>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d045      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a34      	ldr	r2, [pc, #208]	; (8003e54 <HAL_DMA_Init+0x1c0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d040      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a33      	ldr	r2, [pc, #204]	; (8003e58 <HAL_DMA_Init+0x1c4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d03b      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a31      	ldr	r2, [pc, #196]	; (8003e5c <HAL_DMA_Init+0x1c8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d036      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a30      	ldr	r2, [pc, #192]	; (8003e60 <HAL_DMA_Init+0x1cc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d031      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a2e      	ldr	r2, [pc, #184]	; (8003e64 <HAL_DMA_Init+0x1d0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d02c      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a2d      	ldr	r2, [pc, #180]	; (8003e68 <HAL_DMA_Init+0x1d4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d027      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a2b      	ldr	r2, [pc, #172]	; (8003e6c <HAL_DMA_Init+0x1d8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d022      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a2a      	ldr	r2, [pc, #168]	; (8003e70 <HAL_DMA_Init+0x1dc>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d01d      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a28      	ldr	r2, [pc, #160]	; (8003e74 <HAL_DMA_Init+0x1e0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d018      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a27      	ldr	r2, [pc, #156]	; (8003e78 <HAL_DMA_Init+0x1e4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d013      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a25      	ldr	r2, [pc, #148]	; (8003e7c <HAL_DMA_Init+0x1e8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d00e      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a24      	ldr	r2, [pc, #144]	; (8003e80 <HAL_DMA_Init+0x1ec>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d009      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a22      	ldr	r2, [pc, #136]	; (8003e84 <HAL_DMA_Init+0x1f0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d004      	beq.n	8003e08 <HAL_DMA_Init+0x174>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a21      	ldr	r2, [pc, #132]	; (8003e88 <HAL_DMA_Init+0x1f4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d108      	bne.n	8003e1a <HAL_DMA_Init+0x186>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0201 	bic.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]
 8003e18:	e007      	b.n	8003e2a <HAL_DMA_Init+0x196>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e2a:	e02f      	b.n	8003e8c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e2c:	f7ff fdd8 	bl	80039e0 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b05      	cmp	r3, #5
 8003e38:	d928      	bls.n	8003e8c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2203      	movs	r2, #3
 8003e44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e246      	b.n	80042da <HAL_DMA_Init+0x646>
 8003e4c:	40020010 	.word	0x40020010
 8003e50:	40020028 	.word	0x40020028
 8003e54:	40020040 	.word	0x40020040
 8003e58:	40020058 	.word	0x40020058
 8003e5c:	40020070 	.word	0x40020070
 8003e60:	40020088 	.word	0x40020088
 8003e64:	400200a0 	.word	0x400200a0
 8003e68:	400200b8 	.word	0x400200b8
 8003e6c:	40020410 	.word	0x40020410
 8003e70:	40020428 	.word	0x40020428
 8003e74:	40020440 	.word	0x40020440
 8003e78:	40020458 	.word	0x40020458
 8003e7c:	40020470 	.word	0x40020470
 8003e80:	40020488 	.word	0x40020488
 8003e84:	400204a0 	.word	0x400204a0
 8003e88:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1c8      	bne.n	8003e2c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4b83      	ldr	r3, [pc, #524]	; (80040b4 <HAL_DMA_Init+0x420>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003eb2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ebe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d107      	bne.n	8003ef0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003ef0:	4b71      	ldr	r3, [pc, #452]	; (80040b8 <HAL_DMA_Init+0x424>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b71      	ldr	r3, [pc, #452]	; (80040bc <HAL_DMA_Init+0x428>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003efc:	d328      	bcc.n	8003f50 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b28      	cmp	r3, #40	; 0x28
 8003f04:	d903      	bls.n	8003f0e <HAL_DMA_Init+0x27a>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b2e      	cmp	r3, #46	; 0x2e
 8003f0c:	d917      	bls.n	8003f3e <HAL_DMA_Init+0x2aa>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b3e      	cmp	r3, #62	; 0x3e
 8003f14:	d903      	bls.n	8003f1e <HAL_DMA_Init+0x28a>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b42      	cmp	r3, #66	; 0x42
 8003f1c:	d90f      	bls.n	8003f3e <HAL_DMA_Init+0x2aa>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b46      	cmp	r3, #70	; 0x46
 8003f24:	d903      	bls.n	8003f2e <HAL_DMA_Init+0x29a>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	2b48      	cmp	r3, #72	; 0x48
 8003f2c:	d907      	bls.n	8003f3e <HAL_DMA_Init+0x2aa>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2b4e      	cmp	r3, #78	; 0x4e
 8003f34:	d905      	bls.n	8003f42 <HAL_DMA_Init+0x2ae>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b52      	cmp	r3, #82	; 0x52
 8003f3c:	d801      	bhi.n	8003f42 <HAL_DMA_Init+0x2ae>
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <HAL_DMA_Init+0x2b0>
 8003f42:	2300      	movs	r3, #0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f4e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0307 	bic.w	r3, r3, #7
 8003f66:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	d117      	bne.n	8003faa <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00e      	beq.n	8003faa <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f001 fdcf 	bl	8005b30 <DMA_CheckFifoParam>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2240      	movs	r2, #64	; 0x40
 8003f9c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e197      	b.n	80042da <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f001 fd0a 	bl	80059cc <DMA_CalcBaseAndBitshift>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc0:	f003 031f 	and.w	r3, r3, #31
 8003fc4:	223f      	movs	r2, #63	; 0x3f
 8003fc6:	409a      	lsls	r2, r3
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	e0cd      	b.n	800416a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a3b      	ldr	r2, [pc, #236]	; (80040c0 <HAL_DMA_Init+0x42c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d022      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a39      	ldr	r2, [pc, #228]	; (80040c4 <HAL_DMA_Init+0x430>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d01d      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a38      	ldr	r2, [pc, #224]	; (80040c8 <HAL_DMA_Init+0x434>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d018      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a36      	ldr	r2, [pc, #216]	; (80040cc <HAL_DMA_Init+0x438>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d013      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a35      	ldr	r2, [pc, #212]	; (80040d0 <HAL_DMA_Init+0x43c>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d00e      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a33      	ldr	r2, [pc, #204]	; (80040d4 <HAL_DMA_Init+0x440>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d009      	beq.n	800401e <HAL_DMA_Init+0x38a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a32      	ldr	r2, [pc, #200]	; (80040d8 <HAL_DMA_Init+0x444>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d004      	beq.n	800401e <HAL_DMA_Init+0x38a>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a30      	ldr	r2, [pc, #192]	; (80040dc <HAL_DMA_Init+0x448>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d101      	bne.n	8004022 <HAL_DMA_Init+0x38e>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <HAL_DMA_Init+0x390>
 8004022:	2300      	movs	r3, #0
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 8097 	beq.w	8004158 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a24      	ldr	r2, [pc, #144]	; (80040c0 <HAL_DMA_Init+0x42c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d021      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a22      	ldr	r2, [pc, #136]	; (80040c4 <HAL_DMA_Init+0x430>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d01c      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a21      	ldr	r2, [pc, #132]	; (80040c8 <HAL_DMA_Init+0x434>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d017      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1f      	ldr	r2, [pc, #124]	; (80040cc <HAL_DMA_Init+0x438>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d012      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <HAL_DMA_Init+0x43c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00d      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a1c      	ldr	r2, [pc, #112]	; (80040d4 <HAL_DMA_Init+0x440>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d008      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_DMA_Init+0x444>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d003      	beq.n	8004078 <HAL_DMA_Init+0x3e4>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a19      	ldr	r2, [pc, #100]	; (80040dc <HAL_DMA_Init+0x448>)
 8004076:	4293      	cmp	r3, r2
 8004078:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4b12      	ldr	r3, [pc, #72]	; (80040e0 <HAL_DMA_Init+0x44c>)
 8004096:	4013      	ands	r3, r2
 8004098:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b40      	cmp	r3, #64	; 0x40
 80040a0:	d020      	beq.n	80040e4 <HAL_DMA_Init+0x450>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b80      	cmp	r3, #128	; 0x80
 80040a8:	d102      	bne.n	80040b0 <HAL_DMA_Init+0x41c>
 80040aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040ae:	e01a      	b.n	80040e6 <HAL_DMA_Init+0x452>
 80040b0:	2300      	movs	r3, #0
 80040b2:	e018      	b.n	80040e6 <HAL_DMA_Init+0x452>
 80040b4:	fe10803f 	.word	0xfe10803f
 80040b8:	5c001000 	.word	0x5c001000
 80040bc:	ffff0000 	.word	0xffff0000
 80040c0:	58025408 	.word	0x58025408
 80040c4:	5802541c 	.word	0x5802541c
 80040c8:	58025430 	.word	0x58025430
 80040cc:	58025444 	.word	0x58025444
 80040d0:	58025458 	.word	0x58025458
 80040d4:	5802546c 	.word	0x5802546c
 80040d8:	58025480 	.word	0x58025480
 80040dc:	58025494 	.word	0x58025494
 80040e0:	fffe000f 	.word	0xfffe000f
 80040e4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68d2      	ldr	r2, [r2, #12]
 80040ea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80040ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80040f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80040fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004104:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800410c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004114:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	461a      	mov	r2, r3
 800412a:	4b6e      	ldr	r3, [pc, #440]	; (80042e4 <HAL_DMA_Init+0x650>)
 800412c:	4413      	add	r3, r2
 800412e:	4a6e      	ldr	r2, [pc, #440]	; (80042e8 <HAL_DMA_Init+0x654>)
 8004130:	fba2 2303 	umull	r2, r3, r2, r3
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	009a      	lsls	r2, r3, #2
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f001 fc45 	bl	80059cc <DMA_CalcBaseAndBitshift>
 8004142:	4603      	mov	r3, r0
 8004144:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2201      	movs	r2, #1
 8004150:	409a      	lsls	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	605a      	str	r2, [r3, #4]
 8004156:	e008      	b.n	800416a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2240      	movs	r2, #64	; 0x40
 800415c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2203      	movs	r2, #3
 8004162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e0b7      	b.n	80042da <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a5f      	ldr	r2, [pc, #380]	; (80042ec <HAL_DMA_Init+0x658>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d072      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a5d      	ldr	r2, [pc, #372]	; (80042f0 <HAL_DMA_Init+0x65c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d06d      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a5c      	ldr	r2, [pc, #368]	; (80042f4 <HAL_DMA_Init+0x660>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d068      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a5a      	ldr	r2, [pc, #360]	; (80042f8 <HAL_DMA_Init+0x664>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d063      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a59      	ldr	r2, [pc, #356]	; (80042fc <HAL_DMA_Init+0x668>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d05e      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a57      	ldr	r2, [pc, #348]	; (8004300 <HAL_DMA_Init+0x66c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d059      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a56      	ldr	r2, [pc, #344]	; (8004304 <HAL_DMA_Init+0x670>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d054      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a54      	ldr	r2, [pc, #336]	; (8004308 <HAL_DMA_Init+0x674>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d04f      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a53      	ldr	r2, [pc, #332]	; (800430c <HAL_DMA_Init+0x678>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d04a      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a51      	ldr	r2, [pc, #324]	; (8004310 <HAL_DMA_Init+0x67c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d045      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a50      	ldr	r2, [pc, #320]	; (8004314 <HAL_DMA_Init+0x680>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d040      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a4e      	ldr	r2, [pc, #312]	; (8004318 <HAL_DMA_Init+0x684>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d03b      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a4d      	ldr	r2, [pc, #308]	; (800431c <HAL_DMA_Init+0x688>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d036      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a4b      	ldr	r2, [pc, #300]	; (8004320 <HAL_DMA_Init+0x68c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d031      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a4a      	ldr	r2, [pc, #296]	; (8004324 <HAL_DMA_Init+0x690>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d02c      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a48      	ldr	r2, [pc, #288]	; (8004328 <HAL_DMA_Init+0x694>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d027      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a47      	ldr	r2, [pc, #284]	; (800432c <HAL_DMA_Init+0x698>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d022      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a45      	ldr	r2, [pc, #276]	; (8004330 <HAL_DMA_Init+0x69c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d01d      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a44      	ldr	r2, [pc, #272]	; (8004334 <HAL_DMA_Init+0x6a0>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d018      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a42      	ldr	r2, [pc, #264]	; (8004338 <HAL_DMA_Init+0x6a4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d013      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a41      	ldr	r2, [pc, #260]	; (800433c <HAL_DMA_Init+0x6a8>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00e      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a3f      	ldr	r2, [pc, #252]	; (8004340 <HAL_DMA_Init+0x6ac>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d009      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a3e      	ldr	r2, [pc, #248]	; (8004344 <HAL_DMA_Init+0x6b0>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d004      	beq.n	800425a <HAL_DMA_Init+0x5c6>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a3c      	ldr	r2, [pc, #240]	; (8004348 <HAL_DMA_Init+0x6b4>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d101      	bne.n	800425e <HAL_DMA_Init+0x5ca>
 800425a:	2301      	movs	r3, #1
 800425c:	e000      	b.n	8004260 <HAL_DMA_Init+0x5cc>
 800425e:	2300      	movs	r3, #0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d032      	beq.n	80042ca <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f001 fcdf 	bl	8005c28 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2b80      	cmp	r3, #128	; 0x80
 8004270:	d102      	bne.n	8004278 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800428c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d010      	beq.n	80042b8 <HAL_DMA_Init+0x624>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b08      	cmp	r3, #8
 800429c:	d80c      	bhi.n	80042b8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f001 fd5c 	bl	8005d5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80042b4:	605a      	str	r2, [r3, #4]
 80042b6:	e008      	b.n	80042ca <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	a7fdabf8 	.word	0xa7fdabf8
 80042e8:	cccccccd 	.word	0xcccccccd
 80042ec:	40020010 	.word	0x40020010
 80042f0:	40020028 	.word	0x40020028
 80042f4:	40020040 	.word	0x40020040
 80042f8:	40020058 	.word	0x40020058
 80042fc:	40020070 	.word	0x40020070
 8004300:	40020088 	.word	0x40020088
 8004304:	400200a0 	.word	0x400200a0
 8004308:	400200b8 	.word	0x400200b8
 800430c:	40020410 	.word	0x40020410
 8004310:	40020428 	.word	0x40020428
 8004314:	40020440 	.word	0x40020440
 8004318:	40020458 	.word	0x40020458
 800431c:	40020470 	.word	0x40020470
 8004320:	40020488 	.word	0x40020488
 8004324:	400204a0 	.word	0x400204a0
 8004328:	400204b8 	.word	0x400204b8
 800432c:	58025408 	.word	0x58025408
 8004330:	5802541c 	.word	0x5802541c
 8004334:	58025430 	.word	0x58025430
 8004338:	58025444 	.word	0x58025444
 800433c:	58025458 	.word	0x58025458
 8004340:	5802546c 	.word	0x5802546c
 8004344:	58025480 	.word	0x58025480
 8004348:	58025494 	.word	0x58025494

0800434c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e226      	b.n	80047b6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_DMA_Start_IT+0x2a>
 8004372:	2302      	movs	r3, #2
 8004374:	e21f      	b.n	80047b6 <HAL_DMA_Start_IT+0x46a>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b01      	cmp	r3, #1
 8004388:	f040 820a 	bne.w	80047a0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2202      	movs	r2, #2
 8004390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a68      	ldr	r2, [pc, #416]	; (8004540 <HAL_DMA_Start_IT+0x1f4>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d04a      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a66      	ldr	r2, [pc, #408]	; (8004544 <HAL_DMA_Start_IT+0x1f8>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d045      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a65      	ldr	r2, [pc, #404]	; (8004548 <HAL_DMA_Start_IT+0x1fc>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d040      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a63      	ldr	r2, [pc, #396]	; (800454c <HAL_DMA_Start_IT+0x200>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d03b      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a62      	ldr	r2, [pc, #392]	; (8004550 <HAL_DMA_Start_IT+0x204>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d036      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a60      	ldr	r2, [pc, #384]	; (8004554 <HAL_DMA_Start_IT+0x208>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d031      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a5f      	ldr	r2, [pc, #380]	; (8004558 <HAL_DMA_Start_IT+0x20c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d02c      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a5d      	ldr	r2, [pc, #372]	; (800455c <HAL_DMA_Start_IT+0x210>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d027      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a5c      	ldr	r2, [pc, #368]	; (8004560 <HAL_DMA_Start_IT+0x214>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d022      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a5a      	ldr	r2, [pc, #360]	; (8004564 <HAL_DMA_Start_IT+0x218>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01d      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a59      	ldr	r2, [pc, #356]	; (8004568 <HAL_DMA_Start_IT+0x21c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d018      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a57      	ldr	r2, [pc, #348]	; (800456c <HAL_DMA_Start_IT+0x220>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d013      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a56      	ldr	r2, [pc, #344]	; (8004570 <HAL_DMA_Start_IT+0x224>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d00e      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a54      	ldr	r2, [pc, #336]	; (8004574 <HAL_DMA_Start_IT+0x228>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d009      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a53      	ldr	r2, [pc, #332]	; (8004578 <HAL_DMA_Start_IT+0x22c>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d004      	beq.n	800443a <HAL_DMA_Start_IT+0xee>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a51      	ldr	r2, [pc, #324]	; (800457c <HAL_DMA_Start_IT+0x230>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d108      	bne.n	800444c <HAL_DMA_Start_IT+0x100>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0201 	bic.w	r2, r2, #1
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	e007      	b.n	800445c <HAL_DMA_Start_IT+0x110>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	68b9      	ldr	r1, [r7, #8]
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f001 f906 	bl	8005674 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a34      	ldr	r2, [pc, #208]	; (8004540 <HAL_DMA_Start_IT+0x1f4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d04a      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a33      	ldr	r2, [pc, #204]	; (8004544 <HAL_DMA_Start_IT+0x1f8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d045      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a31      	ldr	r2, [pc, #196]	; (8004548 <HAL_DMA_Start_IT+0x1fc>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d040      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a30      	ldr	r2, [pc, #192]	; (800454c <HAL_DMA_Start_IT+0x200>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d03b      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a2e      	ldr	r2, [pc, #184]	; (8004550 <HAL_DMA_Start_IT+0x204>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d036      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a2d      	ldr	r2, [pc, #180]	; (8004554 <HAL_DMA_Start_IT+0x208>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d031      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a2b      	ldr	r2, [pc, #172]	; (8004558 <HAL_DMA_Start_IT+0x20c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d02c      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2a      	ldr	r2, [pc, #168]	; (800455c <HAL_DMA_Start_IT+0x210>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d027      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a28      	ldr	r2, [pc, #160]	; (8004560 <HAL_DMA_Start_IT+0x214>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d022      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a27      	ldr	r2, [pc, #156]	; (8004564 <HAL_DMA_Start_IT+0x218>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01d      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a25      	ldr	r2, [pc, #148]	; (8004568 <HAL_DMA_Start_IT+0x21c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d018      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a24      	ldr	r2, [pc, #144]	; (800456c <HAL_DMA_Start_IT+0x220>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d013      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a22      	ldr	r2, [pc, #136]	; (8004570 <HAL_DMA_Start_IT+0x224>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00e      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a21      	ldr	r2, [pc, #132]	; (8004574 <HAL_DMA_Start_IT+0x228>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d009      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1f      	ldr	r2, [pc, #124]	; (8004578 <HAL_DMA_Start_IT+0x22c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <HAL_DMA_Start_IT+0x1bc>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1e      	ldr	r2, [pc, #120]	; (800457c <HAL_DMA_Start_IT+0x230>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d101      	bne.n	800450c <HAL_DMA_Start_IT+0x1c0>
 8004508:	2301      	movs	r3, #1
 800450a:	e000      	b.n	800450e <HAL_DMA_Start_IT+0x1c2>
 800450c:	2300      	movs	r3, #0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d036      	beq.n	8004580 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f023 021e 	bic.w	r2, r3, #30
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f042 0216 	orr.w	r2, r2, #22
 8004524:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	2b00      	cmp	r3, #0
 800452c:	d03e      	beq.n	80045ac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f042 0208 	orr.w	r2, r2, #8
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	e035      	b.n	80045ac <HAL_DMA_Start_IT+0x260>
 8004540:	40020010 	.word	0x40020010
 8004544:	40020028 	.word	0x40020028
 8004548:	40020040 	.word	0x40020040
 800454c:	40020058 	.word	0x40020058
 8004550:	40020070 	.word	0x40020070
 8004554:	40020088 	.word	0x40020088
 8004558:	400200a0 	.word	0x400200a0
 800455c:	400200b8 	.word	0x400200b8
 8004560:	40020410 	.word	0x40020410
 8004564:	40020428 	.word	0x40020428
 8004568:	40020440 	.word	0x40020440
 800456c:	40020458 	.word	0x40020458
 8004570:	40020470 	.word	0x40020470
 8004574:	40020488 	.word	0x40020488
 8004578:	400204a0 	.word	0x400204a0
 800457c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f023 020e 	bic.w	r2, r3, #14
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 020a 	orr.w	r2, r2, #10
 8004592:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f042 0204 	orr.w	r2, r2, #4
 80045aa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a83      	ldr	r2, [pc, #524]	; (80047c0 <HAL_DMA_Start_IT+0x474>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d072      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a82      	ldr	r2, [pc, #520]	; (80047c4 <HAL_DMA_Start_IT+0x478>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d06d      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a80      	ldr	r2, [pc, #512]	; (80047c8 <HAL_DMA_Start_IT+0x47c>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d068      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a7f      	ldr	r2, [pc, #508]	; (80047cc <HAL_DMA_Start_IT+0x480>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d063      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a7d      	ldr	r2, [pc, #500]	; (80047d0 <HAL_DMA_Start_IT+0x484>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d05e      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a7c      	ldr	r2, [pc, #496]	; (80047d4 <HAL_DMA_Start_IT+0x488>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d059      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a7a      	ldr	r2, [pc, #488]	; (80047d8 <HAL_DMA_Start_IT+0x48c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d054      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a79      	ldr	r2, [pc, #484]	; (80047dc <HAL_DMA_Start_IT+0x490>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d04f      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a77      	ldr	r2, [pc, #476]	; (80047e0 <HAL_DMA_Start_IT+0x494>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d04a      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a76      	ldr	r2, [pc, #472]	; (80047e4 <HAL_DMA_Start_IT+0x498>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d045      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a74      	ldr	r2, [pc, #464]	; (80047e8 <HAL_DMA_Start_IT+0x49c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d040      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a73      	ldr	r2, [pc, #460]	; (80047ec <HAL_DMA_Start_IT+0x4a0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d03b      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a71      	ldr	r2, [pc, #452]	; (80047f0 <HAL_DMA_Start_IT+0x4a4>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d036      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a70      	ldr	r2, [pc, #448]	; (80047f4 <HAL_DMA_Start_IT+0x4a8>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d031      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a6e      	ldr	r2, [pc, #440]	; (80047f8 <HAL_DMA_Start_IT+0x4ac>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d02c      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a6d      	ldr	r2, [pc, #436]	; (80047fc <HAL_DMA_Start_IT+0x4b0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d027      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a6b      	ldr	r2, [pc, #428]	; (8004800 <HAL_DMA_Start_IT+0x4b4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d022      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a6a      	ldr	r2, [pc, #424]	; (8004804 <HAL_DMA_Start_IT+0x4b8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d01d      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a68      	ldr	r2, [pc, #416]	; (8004808 <HAL_DMA_Start_IT+0x4bc>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d018      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a67      	ldr	r2, [pc, #412]	; (800480c <HAL_DMA_Start_IT+0x4c0>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d013      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a65      	ldr	r2, [pc, #404]	; (8004810 <HAL_DMA_Start_IT+0x4c4>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d00e      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a64      	ldr	r2, [pc, #400]	; (8004814 <HAL_DMA_Start_IT+0x4c8>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d009      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a62      	ldr	r2, [pc, #392]	; (8004818 <HAL_DMA_Start_IT+0x4cc>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d004      	beq.n	800469c <HAL_DMA_Start_IT+0x350>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a61      	ldr	r2, [pc, #388]	; (800481c <HAL_DMA_Start_IT+0x4d0>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d101      	bne.n	80046a0 <HAL_DMA_Start_IT+0x354>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <HAL_DMA_Start_IT+0x356>
 80046a0:	2300      	movs	r3, #0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01a      	beq.n	80046dc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d007      	beq.n	80046c4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046c2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d007      	beq.n	80046dc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046da:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a37      	ldr	r2, [pc, #220]	; (80047c0 <HAL_DMA_Start_IT+0x474>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d04a      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a36      	ldr	r2, [pc, #216]	; (80047c4 <HAL_DMA_Start_IT+0x478>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d045      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a34      	ldr	r2, [pc, #208]	; (80047c8 <HAL_DMA_Start_IT+0x47c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d040      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a33      	ldr	r2, [pc, #204]	; (80047cc <HAL_DMA_Start_IT+0x480>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d03b      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a31      	ldr	r2, [pc, #196]	; (80047d0 <HAL_DMA_Start_IT+0x484>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d036      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a30      	ldr	r2, [pc, #192]	; (80047d4 <HAL_DMA_Start_IT+0x488>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d031      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a2e      	ldr	r2, [pc, #184]	; (80047d8 <HAL_DMA_Start_IT+0x48c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d02c      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a2d      	ldr	r2, [pc, #180]	; (80047dc <HAL_DMA_Start_IT+0x490>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d027      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a2b      	ldr	r2, [pc, #172]	; (80047e0 <HAL_DMA_Start_IT+0x494>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d022      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a2a      	ldr	r2, [pc, #168]	; (80047e4 <HAL_DMA_Start_IT+0x498>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d01d      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a28      	ldr	r2, [pc, #160]	; (80047e8 <HAL_DMA_Start_IT+0x49c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d018      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a27      	ldr	r2, [pc, #156]	; (80047ec <HAL_DMA_Start_IT+0x4a0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d013      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a25      	ldr	r2, [pc, #148]	; (80047f0 <HAL_DMA_Start_IT+0x4a4>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d00e      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a24      	ldr	r2, [pc, #144]	; (80047f4 <HAL_DMA_Start_IT+0x4a8>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d009      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a22      	ldr	r2, [pc, #136]	; (80047f8 <HAL_DMA_Start_IT+0x4ac>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d004      	beq.n	800477c <HAL_DMA_Start_IT+0x430>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a21      	ldr	r2, [pc, #132]	; (80047fc <HAL_DMA_Start_IT+0x4b0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d108      	bne.n	800478e <HAL_DMA_Start_IT+0x442>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	e012      	b.n	80047b4 <HAL_DMA_Start_IT+0x468>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0201 	orr.w	r2, r2, #1
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	e009      	b.n	80047b4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047a6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80047b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40020010 	.word	0x40020010
 80047c4:	40020028 	.word	0x40020028
 80047c8:	40020040 	.word	0x40020040
 80047cc:	40020058 	.word	0x40020058
 80047d0:	40020070 	.word	0x40020070
 80047d4:	40020088 	.word	0x40020088
 80047d8:	400200a0 	.word	0x400200a0
 80047dc:	400200b8 	.word	0x400200b8
 80047e0:	40020410 	.word	0x40020410
 80047e4:	40020428 	.word	0x40020428
 80047e8:	40020440 	.word	0x40020440
 80047ec:	40020458 	.word	0x40020458
 80047f0:	40020470 	.word	0x40020470
 80047f4:	40020488 	.word	0x40020488
 80047f8:	400204a0 	.word	0x400204a0
 80047fc:	400204b8 	.word	0x400204b8
 8004800:	58025408 	.word	0x58025408
 8004804:	5802541c 	.word	0x5802541c
 8004808:	58025430 	.word	0x58025430
 800480c:	58025444 	.word	0x58025444
 8004810:	58025458 	.word	0x58025458
 8004814:	5802546c 	.word	0x5802546c
 8004818:	58025480 	.word	0x58025480
 800481c:	58025494 	.word	0x58025494

08004820 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b08a      	sub	sp, #40	; 0x28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800482c:	4b67      	ldr	r3, [pc, #412]	; (80049cc <HAL_DMA_IRQHandler+0x1ac>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a67      	ldr	r2, [pc, #412]	; (80049d0 <HAL_DMA_IRQHandler+0x1b0>)
 8004832:	fba2 2303 	umull	r2, r3, r2, r3
 8004836:	0a9b      	lsrs	r3, r3, #10
 8004838:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004844:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a5f      	ldr	r2, [pc, #380]	; (80049d4 <HAL_DMA_IRQHandler+0x1b4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d04a      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a5d      	ldr	r2, [pc, #372]	; (80049d8 <HAL_DMA_IRQHandler+0x1b8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d045      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a5c      	ldr	r2, [pc, #368]	; (80049dc <HAL_DMA_IRQHandler+0x1bc>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d040      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a5a      	ldr	r2, [pc, #360]	; (80049e0 <HAL_DMA_IRQHandler+0x1c0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d03b      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a59      	ldr	r2, [pc, #356]	; (80049e4 <HAL_DMA_IRQHandler+0x1c4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d036      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a57      	ldr	r2, [pc, #348]	; (80049e8 <HAL_DMA_IRQHandler+0x1c8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d031      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a56      	ldr	r2, [pc, #344]	; (80049ec <HAL_DMA_IRQHandler+0x1cc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d02c      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a54      	ldr	r2, [pc, #336]	; (80049f0 <HAL_DMA_IRQHandler+0x1d0>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d027      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a53      	ldr	r2, [pc, #332]	; (80049f4 <HAL_DMA_IRQHandler+0x1d4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d022      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a51      	ldr	r2, [pc, #324]	; (80049f8 <HAL_DMA_IRQHandler+0x1d8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d01d      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a50      	ldr	r2, [pc, #320]	; (80049fc <HAL_DMA_IRQHandler+0x1dc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d018      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a4e      	ldr	r2, [pc, #312]	; (8004a00 <HAL_DMA_IRQHandler+0x1e0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d013      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a4d      	ldr	r2, [pc, #308]	; (8004a04 <HAL_DMA_IRQHandler+0x1e4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00e      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a4b      	ldr	r2, [pc, #300]	; (8004a08 <HAL_DMA_IRQHandler+0x1e8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d009      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a4a      	ldr	r2, [pc, #296]	; (8004a0c <HAL_DMA_IRQHandler+0x1ec>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d004      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xd2>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a48      	ldr	r2, [pc, #288]	; (8004a10 <HAL_DMA_IRQHandler+0x1f0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d101      	bne.n	80048f6 <HAL_DMA_IRQHandler+0xd6>
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <HAL_DMA_IRQHandler+0xd8>
 80048f6:	2300      	movs	r3, #0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 842b 	beq.w	8005154 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004902:	f003 031f 	and.w	r3, r3, #31
 8004906:	2208      	movs	r2, #8
 8004908:	409a      	lsls	r2, r3
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	4013      	ands	r3, r2
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80a2 	beq.w	8004a58 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a2e      	ldr	r2, [pc, #184]	; (80049d4 <HAL_DMA_IRQHandler+0x1b4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d04a      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a2d      	ldr	r2, [pc, #180]	; (80049d8 <HAL_DMA_IRQHandler+0x1b8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d045      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2b      	ldr	r2, [pc, #172]	; (80049dc <HAL_DMA_IRQHandler+0x1bc>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d040      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2a      	ldr	r2, [pc, #168]	; (80049e0 <HAL_DMA_IRQHandler+0x1c0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d03b      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a28      	ldr	r2, [pc, #160]	; (80049e4 <HAL_DMA_IRQHandler+0x1c4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d036      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a27      	ldr	r2, [pc, #156]	; (80049e8 <HAL_DMA_IRQHandler+0x1c8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d031      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a25      	ldr	r2, [pc, #148]	; (80049ec <HAL_DMA_IRQHandler+0x1cc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d02c      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a24      	ldr	r2, [pc, #144]	; (80049f0 <HAL_DMA_IRQHandler+0x1d0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d027      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a22      	ldr	r2, [pc, #136]	; (80049f4 <HAL_DMA_IRQHandler+0x1d4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d022      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a21      	ldr	r2, [pc, #132]	; (80049f8 <HAL_DMA_IRQHandler+0x1d8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d01d      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1f      	ldr	r2, [pc, #124]	; (80049fc <HAL_DMA_IRQHandler+0x1dc>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d018      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a1e      	ldr	r2, [pc, #120]	; (8004a00 <HAL_DMA_IRQHandler+0x1e0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d013      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1c      	ldr	r2, [pc, #112]	; (8004a04 <HAL_DMA_IRQHandler+0x1e4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00e      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1b      	ldr	r2, [pc, #108]	; (8004a08 <HAL_DMA_IRQHandler+0x1e8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d009      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a19      	ldr	r2, [pc, #100]	; (8004a0c <HAL_DMA_IRQHandler+0x1ec>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d004      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x194>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a18      	ldr	r2, [pc, #96]	; (8004a10 <HAL_DMA_IRQHandler+0x1f0>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d12f      	bne.n	8004a14 <HAL_DMA_IRQHandler+0x1f4>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	bf14      	ite	ne
 80049c2:	2301      	movne	r3, #1
 80049c4:	2300      	moveq	r3, #0
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	e02e      	b.n	8004a28 <HAL_DMA_IRQHandler+0x208>
 80049ca:	bf00      	nop
 80049cc:	24000000 	.word	0x24000000
 80049d0:	1b4e81b5 	.word	0x1b4e81b5
 80049d4:	40020010 	.word	0x40020010
 80049d8:	40020028 	.word	0x40020028
 80049dc:	40020040 	.word	0x40020040
 80049e0:	40020058 	.word	0x40020058
 80049e4:	40020070 	.word	0x40020070
 80049e8:	40020088 	.word	0x40020088
 80049ec:	400200a0 	.word	0x400200a0
 80049f0:	400200b8 	.word	0x400200b8
 80049f4:	40020410 	.word	0x40020410
 80049f8:	40020428 	.word	0x40020428
 80049fc:	40020440 	.word	0x40020440
 8004a00:	40020458 	.word	0x40020458
 8004a04:	40020470 	.word	0x40020470
 8004a08:	40020488 	.word	0x40020488
 8004a0c:	400204a0 	.word	0x400204a0
 8004a10:	400204b8 	.word	0x400204b8
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bf14      	ite	ne
 8004a22:	2301      	movne	r3, #1
 8004a24:	2300      	moveq	r3, #0
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d015      	beq.n	8004a58 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0204 	bic.w	r2, r2, #4
 8004a3a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	2208      	movs	r2, #8
 8004a46:	409a      	lsls	r2, r3
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a50:	f043 0201 	orr.w	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a5c:	f003 031f 	and.w	r3, r3, #31
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	fa22 f303 	lsr.w	r3, r2, r3
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d06e      	beq.n	8004b4c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a69      	ldr	r2, [pc, #420]	; (8004c18 <HAL_DMA_IRQHandler+0x3f8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d04a      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a67      	ldr	r2, [pc, #412]	; (8004c1c <HAL_DMA_IRQHandler+0x3fc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d045      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a66      	ldr	r2, [pc, #408]	; (8004c20 <HAL_DMA_IRQHandler+0x400>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d040      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a64      	ldr	r2, [pc, #400]	; (8004c24 <HAL_DMA_IRQHandler+0x404>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d03b      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a63      	ldr	r2, [pc, #396]	; (8004c28 <HAL_DMA_IRQHandler+0x408>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d036      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a61      	ldr	r2, [pc, #388]	; (8004c2c <HAL_DMA_IRQHandler+0x40c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d031      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a60      	ldr	r2, [pc, #384]	; (8004c30 <HAL_DMA_IRQHandler+0x410>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d02c      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a5e      	ldr	r2, [pc, #376]	; (8004c34 <HAL_DMA_IRQHandler+0x414>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d027      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a5d      	ldr	r2, [pc, #372]	; (8004c38 <HAL_DMA_IRQHandler+0x418>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d022      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a5b      	ldr	r2, [pc, #364]	; (8004c3c <HAL_DMA_IRQHandler+0x41c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d01d      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a5a      	ldr	r2, [pc, #360]	; (8004c40 <HAL_DMA_IRQHandler+0x420>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d018      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a58      	ldr	r2, [pc, #352]	; (8004c44 <HAL_DMA_IRQHandler+0x424>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d013      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a57      	ldr	r2, [pc, #348]	; (8004c48 <HAL_DMA_IRQHandler+0x428>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d00e      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a55      	ldr	r2, [pc, #340]	; (8004c4c <HAL_DMA_IRQHandler+0x42c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d009      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a54      	ldr	r2, [pc, #336]	; (8004c50 <HAL_DMA_IRQHandler+0x430>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d004      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x2ee>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a52      	ldr	r2, [pc, #328]	; (8004c54 <HAL_DMA_IRQHandler+0x434>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d10a      	bne.n	8004b24 <HAL_DMA_IRQHandler+0x304>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	bf14      	ite	ne
 8004b1c:	2301      	movne	r3, #1
 8004b1e:	2300      	moveq	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	e003      	b.n	8004b2c <HAL_DMA_IRQHandler+0x30c>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00d      	beq.n	8004b4c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	f003 031f 	and.w	r3, r3, #31
 8004b38:	2201      	movs	r2, #1
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b44:	f043 0202 	orr.w	r2, r3, #2
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b50:	f003 031f 	and.w	r3, r3, #31
 8004b54:	2204      	movs	r2, #4
 8004b56:	409a      	lsls	r2, r3
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 808f 	beq.w	8004c80 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2c      	ldr	r2, [pc, #176]	; (8004c18 <HAL_DMA_IRQHandler+0x3f8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d04a      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2a      	ldr	r2, [pc, #168]	; (8004c1c <HAL_DMA_IRQHandler+0x3fc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d045      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a29      	ldr	r2, [pc, #164]	; (8004c20 <HAL_DMA_IRQHandler+0x400>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d040      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a27      	ldr	r2, [pc, #156]	; (8004c24 <HAL_DMA_IRQHandler+0x404>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d03b      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a26      	ldr	r2, [pc, #152]	; (8004c28 <HAL_DMA_IRQHandler+0x408>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d036      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a24      	ldr	r2, [pc, #144]	; (8004c2c <HAL_DMA_IRQHandler+0x40c>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d031      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a23      	ldr	r2, [pc, #140]	; (8004c30 <HAL_DMA_IRQHandler+0x410>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d02c      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a21      	ldr	r2, [pc, #132]	; (8004c34 <HAL_DMA_IRQHandler+0x414>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d027      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a20      	ldr	r2, [pc, #128]	; (8004c38 <HAL_DMA_IRQHandler+0x418>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d022      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1e      	ldr	r2, [pc, #120]	; (8004c3c <HAL_DMA_IRQHandler+0x41c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d01d      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a1d      	ldr	r2, [pc, #116]	; (8004c40 <HAL_DMA_IRQHandler+0x420>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d018      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a1b      	ldr	r2, [pc, #108]	; (8004c44 <HAL_DMA_IRQHandler+0x424>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d013      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a1a      	ldr	r2, [pc, #104]	; (8004c48 <HAL_DMA_IRQHandler+0x428>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d00e      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <HAL_DMA_IRQHandler+0x42c>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d009      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a17      	ldr	r2, [pc, #92]	; (8004c50 <HAL_DMA_IRQHandler+0x430>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d004      	beq.n	8004c02 <HAL_DMA_IRQHandler+0x3e2>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a15      	ldr	r2, [pc, #84]	; (8004c54 <HAL_DMA_IRQHandler+0x434>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d12a      	bne.n	8004c58 <HAL_DMA_IRQHandler+0x438>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	bf14      	ite	ne
 8004c10:	2301      	movne	r3, #1
 8004c12:	2300      	moveq	r3, #0
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	e023      	b.n	8004c60 <HAL_DMA_IRQHandler+0x440>
 8004c18:	40020010 	.word	0x40020010
 8004c1c:	40020028 	.word	0x40020028
 8004c20:	40020040 	.word	0x40020040
 8004c24:	40020058 	.word	0x40020058
 8004c28:	40020070 	.word	0x40020070
 8004c2c:	40020088 	.word	0x40020088
 8004c30:	400200a0 	.word	0x400200a0
 8004c34:	400200b8 	.word	0x400200b8
 8004c38:	40020410 	.word	0x40020410
 8004c3c:	40020428 	.word	0x40020428
 8004c40:	40020440 	.word	0x40020440
 8004c44:	40020458 	.word	0x40020458
 8004c48:	40020470 	.word	0x40020470
 8004c4c:	40020488 	.word	0x40020488
 8004c50:	400204a0 	.word	0x400204a0
 8004c54:	400204b8 	.word	0x400204b8
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2300      	movs	r3, #0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00d      	beq.n	8004c80 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c68:	f003 031f 	and.w	r3, r3, #31
 8004c6c:	2204      	movs	r2, #4
 8004c6e:	409a      	lsls	r2, r3
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c78:	f043 0204 	orr.w	r2, r3, #4
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	2210      	movs	r2, #16
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f000 80a6 	beq.w	8004de2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a85      	ldr	r2, [pc, #532]	; (8004eb0 <HAL_DMA_IRQHandler+0x690>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d04a      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a83      	ldr	r2, [pc, #524]	; (8004eb4 <HAL_DMA_IRQHandler+0x694>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d045      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a82      	ldr	r2, [pc, #520]	; (8004eb8 <HAL_DMA_IRQHandler+0x698>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d040      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a80      	ldr	r2, [pc, #512]	; (8004ebc <HAL_DMA_IRQHandler+0x69c>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d03b      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a7f      	ldr	r2, [pc, #508]	; (8004ec0 <HAL_DMA_IRQHandler+0x6a0>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d036      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a7d      	ldr	r2, [pc, #500]	; (8004ec4 <HAL_DMA_IRQHandler+0x6a4>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d031      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a7c      	ldr	r2, [pc, #496]	; (8004ec8 <HAL_DMA_IRQHandler+0x6a8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d02c      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a7a      	ldr	r2, [pc, #488]	; (8004ecc <HAL_DMA_IRQHandler+0x6ac>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d027      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a79      	ldr	r2, [pc, #484]	; (8004ed0 <HAL_DMA_IRQHandler+0x6b0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d022      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a77      	ldr	r2, [pc, #476]	; (8004ed4 <HAL_DMA_IRQHandler+0x6b4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d01d      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a76      	ldr	r2, [pc, #472]	; (8004ed8 <HAL_DMA_IRQHandler+0x6b8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d018      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a74      	ldr	r2, [pc, #464]	; (8004edc <HAL_DMA_IRQHandler+0x6bc>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d013      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a73      	ldr	r2, [pc, #460]	; (8004ee0 <HAL_DMA_IRQHandler+0x6c0>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d00e      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a71      	ldr	r2, [pc, #452]	; (8004ee4 <HAL_DMA_IRQHandler+0x6c4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d009      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a70      	ldr	r2, [pc, #448]	; (8004ee8 <HAL_DMA_IRQHandler+0x6c8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d004      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x516>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a6e      	ldr	r2, [pc, #440]	; (8004eec <HAL_DMA_IRQHandler+0x6cc>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d10a      	bne.n	8004d4c <HAL_DMA_IRQHandler+0x52c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf14      	ite	ne
 8004d44:	2301      	movne	r3, #1
 8004d46:	2300      	moveq	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	e009      	b.n	8004d60 <HAL_DMA_IRQHandler+0x540>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	bf14      	ite	ne
 8004d5a:	2301      	movne	r3, #1
 8004d5c:	2300      	moveq	r3, #0
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d03e      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d68:	f003 031f 	and.w	r3, r3, #31
 8004d6c:	2210      	movs	r2, #16
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	6a3b      	ldr	r3, [r7, #32]
 8004d72:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d018      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d108      	bne.n	8004da2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d024      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	4798      	blx	r3
 8004da0:	e01f      	b.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d01b      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
 8004db2:	e016      	b.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d107      	bne.n	8004dd2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0208 	bic.w	r2, r2, #8
 8004dd0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de6:	f003 031f 	and.w	r3, r3, #31
 8004dea:	2220      	movs	r2, #32
 8004dec:	409a      	lsls	r2, r3
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	4013      	ands	r3, r2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 8110 	beq.w	8005018 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a2c      	ldr	r2, [pc, #176]	; (8004eb0 <HAL_DMA_IRQHandler+0x690>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d04a      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a2b      	ldr	r2, [pc, #172]	; (8004eb4 <HAL_DMA_IRQHandler+0x694>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d045      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a29      	ldr	r2, [pc, #164]	; (8004eb8 <HAL_DMA_IRQHandler+0x698>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d040      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a28      	ldr	r2, [pc, #160]	; (8004ebc <HAL_DMA_IRQHandler+0x69c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d03b      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a26      	ldr	r2, [pc, #152]	; (8004ec0 <HAL_DMA_IRQHandler+0x6a0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d036      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a25      	ldr	r2, [pc, #148]	; (8004ec4 <HAL_DMA_IRQHandler+0x6a4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d031      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a23      	ldr	r2, [pc, #140]	; (8004ec8 <HAL_DMA_IRQHandler+0x6a8>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d02c      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a22      	ldr	r2, [pc, #136]	; (8004ecc <HAL_DMA_IRQHandler+0x6ac>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d027      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a20      	ldr	r2, [pc, #128]	; (8004ed0 <HAL_DMA_IRQHandler+0x6b0>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d022      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a1f      	ldr	r2, [pc, #124]	; (8004ed4 <HAL_DMA_IRQHandler+0x6b4>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d01d      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1d      	ldr	r2, [pc, #116]	; (8004ed8 <HAL_DMA_IRQHandler+0x6b8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d018      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	; (8004edc <HAL_DMA_IRQHandler+0x6bc>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d013      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1a      	ldr	r2, [pc, #104]	; (8004ee0 <HAL_DMA_IRQHandler+0x6c0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00e      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a19      	ldr	r2, [pc, #100]	; (8004ee4 <HAL_DMA_IRQHandler+0x6c4>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d009      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a17      	ldr	r2, [pc, #92]	; (8004ee8 <HAL_DMA_IRQHandler+0x6c8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d004      	beq.n	8004e98 <HAL_DMA_IRQHandler+0x678>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a16      	ldr	r2, [pc, #88]	; (8004eec <HAL_DMA_IRQHandler+0x6cc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d12b      	bne.n	8004ef0 <HAL_DMA_IRQHandler+0x6d0>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0310 	and.w	r3, r3, #16
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bf14      	ite	ne
 8004ea6:	2301      	movne	r3, #1
 8004ea8:	2300      	moveq	r3, #0
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	e02a      	b.n	8004f04 <HAL_DMA_IRQHandler+0x6e4>
 8004eae:	bf00      	nop
 8004eb0:	40020010 	.word	0x40020010
 8004eb4:	40020028 	.word	0x40020028
 8004eb8:	40020040 	.word	0x40020040
 8004ebc:	40020058 	.word	0x40020058
 8004ec0:	40020070 	.word	0x40020070
 8004ec4:	40020088 	.word	0x40020088
 8004ec8:	400200a0 	.word	0x400200a0
 8004ecc:	400200b8 	.word	0x400200b8
 8004ed0:	40020410 	.word	0x40020410
 8004ed4:	40020428 	.word	0x40020428
 8004ed8:	40020440 	.word	0x40020440
 8004edc:	40020458 	.word	0x40020458
 8004ee0:	40020470 	.word	0x40020470
 8004ee4:	40020488 	.word	0x40020488
 8004ee8:	400204a0 	.word	0x400204a0
 8004eec:	400204b8 	.word	0x400204b8
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	bf14      	ite	ne
 8004efe:	2301      	movne	r3, #1
 8004f00:	2300      	moveq	r3, #0
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 8087 	beq.w	8005018 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0e:	f003 031f 	and.w	r3, r3, #31
 8004f12:	2220      	movs	r2, #32
 8004f14:	409a      	lsls	r2, r3
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d139      	bne.n	8004f9a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0216 	bic.w	r2, r2, #22
 8004f34:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695a      	ldr	r2, [r3, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f44:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <HAL_DMA_IRQHandler+0x736>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0208 	bic.w	r2, r2, #8
 8004f64:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f6a:	f003 031f 	and.w	r3, r3, #31
 8004f6e:	223f      	movs	r2, #63	; 0x3f
 8004f70:	409a      	lsls	r2, r3
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 834a 	beq.w	8005624 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
          }
          return;
 8004f98:	e344      	b.n	8005624 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d018      	beq.n	8004fda <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d108      	bne.n	8004fc8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d02c      	beq.n	8005018 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	4798      	blx	r3
 8004fc6:	e027      	b.n	8005018 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d023      	beq.n	8005018 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	4798      	blx	r3
 8004fd8:	e01e      	b.n	8005018 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10f      	bne.n	8005008 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0210 	bic.w	r2, r2, #16
 8004ff6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8306 	beq.w	800562e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	f000 8088 	beq.w	8005140 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2204      	movs	r2, #4
 8005034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a7a      	ldr	r2, [pc, #488]	; (8005228 <HAL_DMA_IRQHandler+0xa08>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d04a      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a79      	ldr	r2, [pc, #484]	; (800522c <HAL_DMA_IRQHandler+0xa0c>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d045      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a77      	ldr	r2, [pc, #476]	; (8005230 <HAL_DMA_IRQHandler+0xa10>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d040      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a76      	ldr	r2, [pc, #472]	; (8005234 <HAL_DMA_IRQHandler+0xa14>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d03b      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a74      	ldr	r2, [pc, #464]	; (8005238 <HAL_DMA_IRQHandler+0xa18>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d036      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a73      	ldr	r2, [pc, #460]	; (800523c <HAL_DMA_IRQHandler+0xa1c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d031      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a71      	ldr	r2, [pc, #452]	; (8005240 <HAL_DMA_IRQHandler+0xa20>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d02c      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a70      	ldr	r2, [pc, #448]	; (8005244 <HAL_DMA_IRQHandler+0xa24>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d027      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a6e      	ldr	r2, [pc, #440]	; (8005248 <HAL_DMA_IRQHandler+0xa28>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d022      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a6d      	ldr	r2, [pc, #436]	; (800524c <HAL_DMA_IRQHandler+0xa2c>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d01d      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a6b      	ldr	r2, [pc, #428]	; (8005250 <HAL_DMA_IRQHandler+0xa30>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d018      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a6a      	ldr	r2, [pc, #424]	; (8005254 <HAL_DMA_IRQHandler+0xa34>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d013      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a68      	ldr	r2, [pc, #416]	; (8005258 <HAL_DMA_IRQHandler+0xa38>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d00e      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a67      	ldr	r2, [pc, #412]	; (800525c <HAL_DMA_IRQHandler+0xa3c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d009      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a65      	ldr	r2, [pc, #404]	; (8005260 <HAL_DMA_IRQHandler+0xa40>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d004      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x8b8>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a64      	ldr	r2, [pc, #400]	; (8005264 <HAL_DMA_IRQHandler+0xa44>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d108      	bne.n	80050ea <HAL_DMA_IRQHandler+0x8ca>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 0201 	bic.w	r2, r2, #1
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	e007      	b.n	80050fa <HAL_DMA_IRQHandler+0x8da>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0201 	bic.w	r2, r2, #1
 80050f8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	3301      	adds	r3, #1
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005102:	429a      	cmp	r2, r3
 8005104:	d307      	bcc.n	8005116 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1f2      	bne.n	80050fa <HAL_DMA_IRQHandler+0x8da>
 8005114:	e000      	b.n	8005118 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005116:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d004      	beq.n	8005130 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2203      	movs	r2, #3
 800512a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800512e:	e003      	b.n	8005138 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 8272 	beq.w	800562e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	4798      	blx	r3
 8005152:	e26c      	b.n	800562e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a43      	ldr	r2, [pc, #268]	; (8005268 <HAL_DMA_IRQHandler+0xa48>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d022      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a42      	ldr	r2, [pc, #264]	; (800526c <HAL_DMA_IRQHandler+0xa4c>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d01d      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a40      	ldr	r2, [pc, #256]	; (8005270 <HAL_DMA_IRQHandler+0xa50>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d018      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a3f      	ldr	r2, [pc, #252]	; (8005274 <HAL_DMA_IRQHandler+0xa54>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d013      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a3d      	ldr	r2, [pc, #244]	; (8005278 <HAL_DMA_IRQHandler+0xa58>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00e      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a3c      	ldr	r2, [pc, #240]	; (800527c <HAL_DMA_IRQHandler+0xa5c>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d009      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a3a      	ldr	r2, [pc, #232]	; (8005280 <HAL_DMA_IRQHandler+0xa60>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d004      	beq.n	80051a4 <HAL_DMA_IRQHandler+0x984>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a39      	ldr	r2, [pc, #228]	; (8005284 <HAL_DMA_IRQHandler+0xa64>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d101      	bne.n	80051a8 <HAL_DMA_IRQHandler+0x988>
 80051a4:	2301      	movs	r3, #1
 80051a6:	e000      	b.n	80051aa <HAL_DMA_IRQHandler+0x98a>
 80051a8:	2300      	movs	r3, #0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 823f 	beq.w	800562e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051bc:	f003 031f 	and.w	r3, r3, #31
 80051c0:	2204      	movs	r2, #4
 80051c2:	409a      	lsls	r2, r3
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 80cd 	beq.w	8005368 <HAL_DMA_IRQHandler+0xb48>
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 80c7 	beq.w	8005368 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051de:	f003 031f 	and.w	r3, r3, #31
 80051e2:	2204      	movs	r2, #4
 80051e4:	409a      	lsls	r2, r3
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d049      	beq.n	8005288 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d109      	bne.n	8005212 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 8210 	beq.w	8005628 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005210:	e20a      	b.n	8005628 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 8206 	beq.w	8005628 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005224:	e200      	b.n	8005628 <HAL_DMA_IRQHandler+0xe08>
 8005226:	bf00      	nop
 8005228:	40020010 	.word	0x40020010
 800522c:	40020028 	.word	0x40020028
 8005230:	40020040 	.word	0x40020040
 8005234:	40020058 	.word	0x40020058
 8005238:	40020070 	.word	0x40020070
 800523c:	40020088 	.word	0x40020088
 8005240:	400200a0 	.word	0x400200a0
 8005244:	400200b8 	.word	0x400200b8
 8005248:	40020410 	.word	0x40020410
 800524c:	40020428 	.word	0x40020428
 8005250:	40020440 	.word	0x40020440
 8005254:	40020458 	.word	0x40020458
 8005258:	40020470 	.word	0x40020470
 800525c:	40020488 	.word	0x40020488
 8005260:	400204a0 	.word	0x400204a0
 8005264:	400204b8 	.word	0x400204b8
 8005268:	58025408 	.word	0x58025408
 800526c:	5802541c 	.word	0x5802541c
 8005270:	58025430 	.word	0x58025430
 8005274:	58025444 	.word	0x58025444
 8005278:	58025458 	.word	0x58025458
 800527c:	5802546c 	.word	0x5802546c
 8005280:	58025480 	.word	0x58025480
 8005284:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b00      	cmp	r3, #0
 8005290:	d160      	bne.n	8005354 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a7f      	ldr	r2, [pc, #508]	; (8005494 <HAL_DMA_IRQHandler+0xc74>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d04a      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a7d      	ldr	r2, [pc, #500]	; (8005498 <HAL_DMA_IRQHandler+0xc78>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d045      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a7c      	ldr	r2, [pc, #496]	; (800549c <HAL_DMA_IRQHandler+0xc7c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d040      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a7a      	ldr	r2, [pc, #488]	; (80054a0 <HAL_DMA_IRQHandler+0xc80>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d03b      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a79      	ldr	r2, [pc, #484]	; (80054a4 <HAL_DMA_IRQHandler+0xc84>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d036      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a77      	ldr	r2, [pc, #476]	; (80054a8 <HAL_DMA_IRQHandler+0xc88>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d031      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a76      	ldr	r2, [pc, #472]	; (80054ac <HAL_DMA_IRQHandler+0xc8c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d02c      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a74      	ldr	r2, [pc, #464]	; (80054b0 <HAL_DMA_IRQHandler+0xc90>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d027      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a73      	ldr	r2, [pc, #460]	; (80054b4 <HAL_DMA_IRQHandler+0xc94>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d022      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a71      	ldr	r2, [pc, #452]	; (80054b8 <HAL_DMA_IRQHandler+0xc98>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d01d      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a70      	ldr	r2, [pc, #448]	; (80054bc <HAL_DMA_IRQHandler+0xc9c>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d018      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a6e      	ldr	r2, [pc, #440]	; (80054c0 <HAL_DMA_IRQHandler+0xca0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d013      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a6d      	ldr	r2, [pc, #436]	; (80054c4 <HAL_DMA_IRQHandler+0xca4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d00e      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a6b      	ldr	r2, [pc, #428]	; (80054c8 <HAL_DMA_IRQHandler+0xca8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d009      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a6a      	ldr	r2, [pc, #424]	; (80054cc <HAL_DMA_IRQHandler+0xcac>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d004      	beq.n	8005332 <HAL_DMA_IRQHandler+0xb12>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a68      	ldr	r2, [pc, #416]	; (80054d0 <HAL_DMA_IRQHandler+0xcb0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d108      	bne.n	8005344 <HAL_DMA_IRQHandler+0xb24>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0208 	bic.w	r2, r2, #8
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	e007      	b.n	8005354 <HAL_DMA_IRQHandler+0xb34>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f022 0204 	bic.w	r2, r2, #4
 8005352:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8165 	beq.w	8005628 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005366:	e15f      	b.n	8005628 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536c:	f003 031f 	and.w	r3, r3, #31
 8005370:	2202      	movs	r2, #2
 8005372:	409a      	lsls	r2, r3
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	4013      	ands	r3, r2
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 80c5 	beq.w	8005508 <HAL_DMA_IRQHandler+0xce8>
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80bf 	beq.w	8005508 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800538e:	f003 031f 	and.w	r3, r3, #31
 8005392:	2202      	movs	r2, #2
 8005394:	409a      	lsls	r2, r3
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d018      	beq.n	80053d6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 813a 	beq.w	800562c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053c0:	e134      	b.n	800562c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 8130 	beq.w	800562c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053d4:	e12a      	b.n	800562c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f003 0320 	and.w	r3, r3, #32
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f040 8089 	bne.w	80054f4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a2b      	ldr	r2, [pc, #172]	; (8005494 <HAL_DMA_IRQHandler+0xc74>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d04a      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a29      	ldr	r2, [pc, #164]	; (8005498 <HAL_DMA_IRQHandler+0xc78>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d045      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a28      	ldr	r2, [pc, #160]	; (800549c <HAL_DMA_IRQHandler+0xc7c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d040      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a26      	ldr	r2, [pc, #152]	; (80054a0 <HAL_DMA_IRQHandler+0xc80>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d03b      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a25      	ldr	r2, [pc, #148]	; (80054a4 <HAL_DMA_IRQHandler+0xc84>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d036      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a23      	ldr	r2, [pc, #140]	; (80054a8 <HAL_DMA_IRQHandler+0xc88>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d031      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a22      	ldr	r2, [pc, #136]	; (80054ac <HAL_DMA_IRQHandler+0xc8c>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d02c      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a20      	ldr	r2, [pc, #128]	; (80054b0 <HAL_DMA_IRQHandler+0xc90>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d027      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a1f      	ldr	r2, [pc, #124]	; (80054b4 <HAL_DMA_IRQHandler+0xc94>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d022      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a1d      	ldr	r2, [pc, #116]	; (80054b8 <HAL_DMA_IRQHandler+0xc98>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d01d      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a1c      	ldr	r2, [pc, #112]	; (80054bc <HAL_DMA_IRQHandler+0xc9c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d018      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1a      	ldr	r2, [pc, #104]	; (80054c0 <HAL_DMA_IRQHandler+0xca0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d013      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a19      	ldr	r2, [pc, #100]	; (80054c4 <HAL_DMA_IRQHandler+0xca4>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00e      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a17      	ldr	r2, [pc, #92]	; (80054c8 <HAL_DMA_IRQHandler+0xca8>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d009      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a16      	ldr	r2, [pc, #88]	; (80054cc <HAL_DMA_IRQHandler+0xcac>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d004      	beq.n	8005482 <HAL_DMA_IRQHandler+0xc62>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a14      	ldr	r2, [pc, #80]	; (80054d0 <HAL_DMA_IRQHandler+0xcb0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d128      	bne.n	80054d4 <HAL_DMA_IRQHandler+0xcb4>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0214 	bic.w	r2, r2, #20
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e027      	b.n	80054e4 <HAL_DMA_IRQHandler+0xcc4>
 8005494:	40020010 	.word	0x40020010
 8005498:	40020028 	.word	0x40020028
 800549c:	40020040 	.word	0x40020040
 80054a0:	40020058 	.word	0x40020058
 80054a4:	40020070 	.word	0x40020070
 80054a8:	40020088 	.word	0x40020088
 80054ac:	400200a0 	.word	0x400200a0
 80054b0:	400200b8 	.word	0x400200b8
 80054b4:	40020410 	.word	0x40020410
 80054b8:	40020428 	.word	0x40020428
 80054bc:	40020440 	.word	0x40020440
 80054c0:	40020458 	.word	0x40020458
 80054c4:	40020470 	.word	0x40020470
 80054c8:	40020488 	.word	0x40020488
 80054cc:	400204a0 	.word	0x400204a0
 80054d0:	400204b8 	.word	0x400204b8
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 020a 	bic.w	r2, r2, #10
 80054e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 8097 	beq.w	800562c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005506:	e091      	b.n	800562c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	2208      	movs	r2, #8
 8005512:	409a      	lsls	r2, r3
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	4013      	ands	r3, r2
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8088 	beq.w	800562e <HAL_DMA_IRQHandler+0xe0e>
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 8082 	beq.w	800562e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a41      	ldr	r2, [pc, #260]	; (8005634 <HAL_DMA_IRQHandler+0xe14>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d04a      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a3f      	ldr	r2, [pc, #252]	; (8005638 <HAL_DMA_IRQHandler+0xe18>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d045      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a3e      	ldr	r2, [pc, #248]	; (800563c <HAL_DMA_IRQHandler+0xe1c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d040      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a3c      	ldr	r2, [pc, #240]	; (8005640 <HAL_DMA_IRQHandler+0xe20>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d03b      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a3b      	ldr	r2, [pc, #236]	; (8005644 <HAL_DMA_IRQHandler+0xe24>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d036      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a39      	ldr	r2, [pc, #228]	; (8005648 <HAL_DMA_IRQHandler+0xe28>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d031      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a38      	ldr	r2, [pc, #224]	; (800564c <HAL_DMA_IRQHandler+0xe2c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d02c      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a36      	ldr	r2, [pc, #216]	; (8005650 <HAL_DMA_IRQHandler+0xe30>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d027      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a35      	ldr	r2, [pc, #212]	; (8005654 <HAL_DMA_IRQHandler+0xe34>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d022      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a33      	ldr	r2, [pc, #204]	; (8005658 <HAL_DMA_IRQHandler+0xe38>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d01d      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a32      	ldr	r2, [pc, #200]	; (800565c <HAL_DMA_IRQHandler+0xe3c>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d018      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a30      	ldr	r2, [pc, #192]	; (8005660 <HAL_DMA_IRQHandler+0xe40>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d013      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2f      	ldr	r2, [pc, #188]	; (8005664 <HAL_DMA_IRQHandler+0xe44>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00e      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a2d      	ldr	r2, [pc, #180]	; (8005668 <HAL_DMA_IRQHandler+0xe48>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d009      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a2c      	ldr	r2, [pc, #176]	; (800566c <HAL_DMA_IRQHandler+0xe4c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d004      	beq.n	80055ca <HAL_DMA_IRQHandler+0xdaa>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a2a      	ldr	r2, [pc, #168]	; (8005670 <HAL_DMA_IRQHandler+0xe50>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d108      	bne.n	80055dc <HAL_DMA_IRQHandler+0xdbc>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 021c 	bic.w	r2, r2, #28
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	e007      	b.n	80055ec <HAL_DMA_IRQHandler+0xdcc>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 020e 	bic.w	r2, r2, #14
 80055ea:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055f0:	f003 031f 	and.w	r3, r3, #31
 80055f4:	2201      	movs	r2, #1
 80055f6:	409a      	lsls	r2, r3
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005616:	2b00      	cmp	r3, #0
 8005618:	d009      	beq.n	800562e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	4798      	blx	r3
 8005622:	e004      	b.n	800562e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005624:	bf00      	nop
 8005626:	e002      	b.n	800562e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005628:	bf00      	nop
 800562a:	e000      	b.n	800562e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800562c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800562e:	3728      	adds	r7, #40	; 0x28
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	40020010 	.word	0x40020010
 8005638:	40020028 	.word	0x40020028
 800563c:	40020040 	.word	0x40020040
 8005640:	40020058 	.word	0x40020058
 8005644:	40020070 	.word	0x40020070
 8005648:	40020088 	.word	0x40020088
 800564c:	400200a0 	.word	0x400200a0
 8005650:	400200b8 	.word	0x400200b8
 8005654:	40020410 	.word	0x40020410
 8005658:	40020428 	.word	0x40020428
 800565c:	40020440 	.word	0x40020440
 8005660:	40020458 	.word	0x40020458
 8005664:	40020470 	.word	0x40020470
 8005668:	40020488 	.word	0x40020488
 800566c:	400204a0 	.word	0x400204a0
 8005670:	400204b8 	.word	0x400204b8

08005674 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
 8005680:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005686:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a7f      	ldr	r2, [pc, #508]	; (8005890 <DMA_SetConfig+0x21c>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d072      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a7d      	ldr	r2, [pc, #500]	; (8005894 <DMA_SetConfig+0x220>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d06d      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a7c      	ldr	r2, [pc, #496]	; (8005898 <DMA_SetConfig+0x224>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d068      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a7a      	ldr	r2, [pc, #488]	; (800589c <DMA_SetConfig+0x228>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d063      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a79      	ldr	r2, [pc, #484]	; (80058a0 <DMA_SetConfig+0x22c>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d05e      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a77      	ldr	r2, [pc, #476]	; (80058a4 <DMA_SetConfig+0x230>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d059      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a76      	ldr	r2, [pc, #472]	; (80058a8 <DMA_SetConfig+0x234>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d054      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a74      	ldr	r2, [pc, #464]	; (80058ac <DMA_SetConfig+0x238>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d04f      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a73      	ldr	r2, [pc, #460]	; (80058b0 <DMA_SetConfig+0x23c>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d04a      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a71      	ldr	r2, [pc, #452]	; (80058b4 <DMA_SetConfig+0x240>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d045      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a70      	ldr	r2, [pc, #448]	; (80058b8 <DMA_SetConfig+0x244>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d040      	beq.n	800577e <DMA_SetConfig+0x10a>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a6e      	ldr	r2, [pc, #440]	; (80058bc <DMA_SetConfig+0x248>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d03b      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a6d      	ldr	r2, [pc, #436]	; (80058c0 <DMA_SetConfig+0x24c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d036      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a6b      	ldr	r2, [pc, #428]	; (80058c4 <DMA_SetConfig+0x250>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d031      	beq.n	800577e <DMA_SetConfig+0x10a>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a6a      	ldr	r2, [pc, #424]	; (80058c8 <DMA_SetConfig+0x254>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d02c      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a68      	ldr	r2, [pc, #416]	; (80058cc <DMA_SetConfig+0x258>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d027      	beq.n	800577e <DMA_SetConfig+0x10a>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a67      	ldr	r2, [pc, #412]	; (80058d0 <DMA_SetConfig+0x25c>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d022      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a65      	ldr	r2, [pc, #404]	; (80058d4 <DMA_SetConfig+0x260>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d01d      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a64      	ldr	r2, [pc, #400]	; (80058d8 <DMA_SetConfig+0x264>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d018      	beq.n	800577e <DMA_SetConfig+0x10a>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a62      	ldr	r2, [pc, #392]	; (80058dc <DMA_SetConfig+0x268>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d013      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a61      	ldr	r2, [pc, #388]	; (80058e0 <DMA_SetConfig+0x26c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00e      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a5f      	ldr	r2, [pc, #380]	; (80058e4 <DMA_SetConfig+0x270>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d009      	beq.n	800577e <DMA_SetConfig+0x10a>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a5e      	ldr	r2, [pc, #376]	; (80058e8 <DMA_SetConfig+0x274>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d004      	beq.n	800577e <DMA_SetConfig+0x10a>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a5c      	ldr	r2, [pc, #368]	; (80058ec <DMA_SetConfig+0x278>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d101      	bne.n	8005782 <DMA_SetConfig+0x10e>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <DMA_SetConfig+0x110>
 8005782:	2300      	movs	r3, #0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00d      	beq.n	80057a4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005790:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005796:	2b00      	cmp	r3, #0
 8005798:	d004      	beq.n	80057a4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80057a2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a39      	ldr	r2, [pc, #228]	; (8005890 <DMA_SetConfig+0x21c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d04a      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a38      	ldr	r2, [pc, #224]	; (8005894 <DMA_SetConfig+0x220>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d045      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a36      	ldr	r2, [pc, #216]	; (8005898 <DMA_SetConfig+0x224>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d040      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a35      	ldr	r2, [pc, #212]	; (800589c <DMA_SetConfig+0x228>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d03b      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a33      	ldr	r2, [pc, #204]	; (80058a0 <DMA_SetConfig+0x22c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d036      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a32      	ldr	r2, [pc, #200]	; (80058a4 <DMA_SetConfig+0x230>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d031      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a30      	ldr	r2, [pc, #192]	; (80058a8 <DMA_SetConfig+0x234>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d02c      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a2f      	ldr	r2, [pc, #188]	; (80058ac <DMA_SetConfig+0x238>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d027      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a2d      	ldr	r2, [pc, #180]	; (80058b0 <DMA_SetConfig+0x23c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d022      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2c      	ldr	r2, [pc, #176]	; (80058b4 <DMA_SetConfig+0x240>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d01d      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a2a      	ldr	r2, [pc, #168]	; (80058b8 <DMA_SetConfig+0x244>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d018      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a29      	ldr	r2, [pc, #164]	; (80058bc <DMA_SetConfig+0x248>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d013      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a27      	ldr	r2, [pc, #156]	; (80058c0 <DMA_SetConfig+0x24c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d00e      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a26      	ldr	r2, [pc, #152]	; (80058c4 <DMA_SetConfig+0x250>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d009      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a24      	ldr	r2, [pc, #144]	; (80058c8 <DMA_SetConfig+0x254>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d004      	beq.n	8005844 <DMA_SetConfig+0x1d0>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a23      	ldr	r2, [pc, #140]	; (80058cc <DMA_SetConfig+0x258>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d101      	bne.n	8005848 <DMA_SetConfig+0x1d4>
 8005844:	2301      	movs	r3, #1
 8005846:	e000      	b.n	800584a <DMA_SetConfig+0x1d6>
 8005848:	2300      	movs	r3, #0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d059      	beq.n	8005902 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005852:	f003 031f 	and.w	r3, r3, #31
 8005856:	223f      	movs	r2, #63	; 0x3f
 8005858:	409a      	lsls	r2, r3
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800586c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	2b40      	cmp	r3, #64	; 0x40
 800587c:	d138      	bne.n	80058f0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800588e:	e086      	b.n	800599e <DMA_SetConfig+0x32a>
 8005890:	40020010 	.word	0x40020010
 8005894:	40020028 	.word	0x40020028
 8005898:	40020040 	.word	0x40020040
 800589c:	40020058 	.word	0x40020058
 80058a0:	40020070 	.word	0x40020070
 80058a4:	40020088 	.word	0x40020088
 80058a8:	400200a0 	.word	0x400200a0
 80058ac:	400200b8 	.word	0x400200b8
 80058b0:	40020410 	.word	0x40020410
 80058b4:	40020428 	.word	0x40020428
 80058b8:	40020440 	.word	0x40020440
 80058bc:	40020458 	.word	0x40020458
 80058c0:	40020470 	.word	0x40020470
 80058c4:	40020488 	.word	0x40020488
 80058c8:	400204a0 	.word	0x400204a0
 80058cc:	400204b8 	.word	0x400204b8
 80058d0:	58025408 	.word	0x58025408
 80058d4:	5802541c 	.word	0x5802541c
 80058d8:	58025430 	.word	0x58025430
 80058dc:	58025444 	.word	0x58025444
 80058e0:	58025458 	.word	0x58025458
 80058e4:	5802546c 	.word	0x5802546c
 80058e8:	58025480 	.word	0x58025480
 80058ec:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	60da      	str	r2, [r3, #12]
}
 8005900:	e04d      	b.n	800599e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a29      	ldr	r2, [pc, #164]	; (80059ac <DMA_SetConfig+0x338>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d022      	beq.n	8005952 <DMA_SetConfig+0x2de>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a27      	ldr	r2, [pc, #156]	; (80059b0 <DMA_SetConfig+0x33c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d01d      	beq.n	8005952 <DMA_SetConfig+0x2de>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a26      	ldr	r2, [pc, #152]	; (80059b4 <DMA_SetConfig+0x340>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d018      	beq.n	8005952 <DMA_SetConfig+0x2de>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a24      	ldr	r2, [pc, #144]	; (80059b8 <DMA_SetConfig+0x344>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <DMA_SetConfig+0x2de>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a23      	ldr	r2, [pc, #140]	; (80059bc <DMA_SetConfig+0x348>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d00e      	beq.n	8005952 <DMA_SetConfig+0x2de>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a21      	ldr	r2, [pc, #132]	; (80059c0 <DMA_SetConfig+0x34c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d009      	beq.n	8005952 <DMA_SetConfig+0x2de>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a20      	ldr	r2, [pc, #128]	; (80059c4 <DMA_SetConfig+0x350>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d004      	beq.n	8005952 <DMA_SetConfig+0x2de>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1e      	ldr	r2, [pc, #120]	; (80059c8 <DMA_SetConfig+0x354>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d101      	bne.n	8005956 <DMA_SetConfig+0x2e2>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <DMA_SetConfig+0x2e4>
 8005956:	2300      	movs	r3, #0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d020      	beq.n	800599e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005960:	f003 031f 	and.w	r3, r3, #31
 8005964:	2201      	movs	r2, #1
 8005966:	409a      	lsls	r2, r3
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	2b40      	cmp	r3, #64	; 0x40
 800597a:	d108      	bne.n	800598e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	60da      	str	r2, [r3, #12]
}
 800598c:	e007      	b.n	800599e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	60da      	str	r2, [r3, #12]
}
 800599e:	bf00      	nop
 80059a0:	371c      	adds	r7, #28
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	58025408 	.word	0x58025408
 80059b0:	5802541c 	.word	0x5802541c
 80059b4:	58025430 	.word	0x58025430
 80059b8:	58025444 	.word	0x58025444
 80059bc:	58025458 	.word	0x58025458
 80059c0:	5802546c 	.word	0x5802546c
 80059c4:	58025480 	.word	0x58025480
 80059c8:	58025494 	.word	0x58025494

080059cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a42      	ldr	r2, [pc, #264]	; (8005ae4 <DMA_CalcBaseAndBitshift+0x118>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d04a      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a41      	ldr	r2, [pc, #260]	; (8005ae8 <DMA_CalcBaseAndBitshift+0x11c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d045      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a3f      	ldr	r2, [pc, #252]	; (8005aec <DMA_CalcBaseAndBitshift+0x120>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d040      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a3e      	ldr	r2, [pc, #248]	; (8005af0 <DMA_CalcBaseAndBitshift+0x124>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d03b      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a3c      	ldr	r2, [pc, #240]	; (8005af4 <DMA_CalcBaseAndBitshift+0x128>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d036      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a3b      	ldr	r2, [pc, #236]	; (8005af8 <DMA_CalcBaseAndBitshift+0x12c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d031      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a39      	ldr	r2, [pc, #228]	; (8005afc <DMA_CalcBaseAndBitshift+0x130>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d02c      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a38      	ldr	r2, [pc, #224]	; (8005b00 <DMA_CalcBaseAndBitshift+0x134>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d027      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a36      	ldr	r2, [pc, #216]	; (8005b04 <DMA_CalcBaseAndBitshift+0x138>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d022      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a35      	ldr	r2, [pc, #212]	; (8005b08 <DMA_CalcBaseAndBitshift+0x13c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d01d      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a33      	ldr	r2, [pc, #204]	; (8005b0c <DMA_CalcBaseAndBitshift+0x140>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d018      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a32      	ldr	r2, [pc, #200]	; (8005b10 <DMA_CalcBaseAndBitshift+0x144>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d013      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a30      	ldr	r2, [pc, #192]	; (8005b14 <DMA_CalcBaseAndBitshift+0x148>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00e      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a2f      	ldr	r2, [pc, #188]	; (8005b18 <DMA_CalcBaseAndBitshift+0x14c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d009      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a2d      	ldr	r2, [pc, #180]	; (8005b1c <DMA_CalcBaseAndBitshift+0x150>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d004      	beq.n	8005a74 <DMA_CalcBaseAndBitshift+0xa8>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a2c      	ldr	r2, [pc, #176]	; (8005b20 <DMA_CalcBaseAndBitshift+0x154>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d101      	bne.n	8005a78 <DMA_CalcBaseAndBitshift+0xac>
 8005a74:	2301      	movs	r3, #1
 8005a76:	e000      	b.n	8005a7a <DMA_CalcBaseAndBitshift+0xae>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d024      	beq.n	8005ac8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	3b10      	subs	r3, #16
 8005a86:	4a27      	ldr	r2, [pc, #156]	; (8005b24 <DMA_CalcBaseAndBitshift+0x158>)
 8005a88:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8c:	091b      	lsrs	r3, r3, #4
 8005a8e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f003 0307 	and.w	r3, r3, #7
 8005a96:	4a24      	ldr	r2, [pc, #144]	; (8005b28 <DMA_CalcBaseAndBitshift+0x15c>)
 8005a98:	5cd3      	ldrb	r3, [r2, r3]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2b03      	cmp	r3, #3
 8005aa4:	d908      	bls.n	8005ab8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	4b1f      	ldr	r3, [pc, #124]	; (8005b2c <DMA_CalcBaseAndBitshift+0x160>)
 8005aae:	4013      	ands	r3, r2
 8005ab0:	1d1a      	adds	r2, r3, #4
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	659a      	str	r2, [r3, #88]	; 0x58
 8005ab6:	e00d      	b.n	8005ad4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	461a      	mov	r2, r3
 8005abe:	4b1b      	ldr	r3, [pc, #108]	; (8005b2c <DMA_CalcBaseAndBitshift+0x160>)
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6593      	str	r3, [r2, #88]	; 0x58
 8005ac6:	e005      	b.n	8005ad4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3714      	adds	r7, #20
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	40020010 	.word	0x40020010
 8005ae8:	40020028 	.word	0x40020028
 8005aec:	40020040 	.word	0x40020040
 8005af0:	40020058 	.word	0x40020058
 8005af4:	40020070 	.word	0x40020070
 8005af8:	40020088 	.word	0x40020088
 8005afc:	400200a0 	.word	0x400200a0
 8005b00:	400200b8 	.word	0x400200b8
 8005b04:	40020410 	.word	0x40020410
 8005b08:	40020428 	.word	0x40020428
 8005b0c:	40020440 	.word	0x40020440
 8005b10:	40020458 	.word	0x40020458
 8005b14:	40020470 	.word	0x40020470
 8005b18:	40020488 	.word	0x40020488
 8005b1c:	400204a0 	.word	0x400204a0
 8005b20:	400204b8 	.word	0x400204b8
 8005b24:	aaaaaaab 	.word	0xaaaaaaab
 8005b28:	08015128 	.word	0x08015128
 8005b2c:	fffffc00 	.word	0xfffffc00

08005b30 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d120      	bne.n	8005b86 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b48:	2b03      	cmp	r3, #3
 8005b4a:	d858      	bhi.n	8005bfe <DMA_CheckFifoParam+0xce>
 8005b4c:	a201      	add	r2, pc, #4	; (adr r2, 8005b54 <DMA_CheckFifoParam+0x24>)
 8005b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b52:	bf00      	nop
 8005b54:	08005b65 	.word	0x08005b65
 8005b58:	08005b77 	.word	0x08005b77
 8005b5c:	08005b65 	.word	0x08005b65
 8005b60:	08005bff 	.word	0x08005bff
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d048      	beq.n	8005c02 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b74:	e045      	b.n	8005c02 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005b7e:	d142      	bne.n	8005c06 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005b84:	e03f      	b.n	8005c06 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b8e:	d123      	bne.n	8005bd8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b94:	2b03      	cmp	r3, #3
 8005b96:	d838      	bhi.n	8005c0a <DMA_CheckFifoParam+0xda>
 8005b98:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <DMA_CheckFifoParam+0x70>)
 8005b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9e:	bf00      	nop
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005bb7 	.word	0x08005bb7
 8005ba8:	08005bb1 	.word	0x08005bb1
 8005bac:	08005bc9 	.word	0x08005bc9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	73fb      	strb	r3, [r7, #15]
        break;
 8005bb4:	e030      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d025      	beq.n	8005c0e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bc6:	e022      	b.n	8005c0e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bcc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005bd0:	d11f      	bne.n	8005c12 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bd6:	e01c      	b.n	8005c12 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d902      	bls.n	8005be6 <DMA_CheckFifoParam+0xb6>
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d003      	beq.n	8005bec <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005be4:	e018      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	73fb      	strb	r3, [r7, #15]
        break;
 8005bea:	e015      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00e      	beq.n	8005c16 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8005bfc:	e00b      	b.n	8005c16 <DMA_CheckFifoParam+0xe6>
        break;
 8005bfe:	bf00      	nop
 8005c00:	e00a      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        break;
 8005c02:	bf00      	nop
 8005c04:	e008      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        break;
 8005c06:	bf00      	nop
 8005c08:	e006      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        break;
 8005c0a:	bf00      	nop
 8005c0c:	e004      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        break;
 8005c0e:	bf00      	nop
 8005c10:	e002      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
        break;
 8005c12:	bf00      	nop
 8005c14:	e000      	b.n	8005c18 <DMA_CheckFifoParam+0xe8>
    break;
 8005c16:	bf00      	nop
    }
  }

  return status;
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop

08005c28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a38      	ldr	r2, [pc, #224]	; (8005d1c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d022      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a36      	ldr	r2, [pc, #216]	; (8005d20 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d01d      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a35      	ldr	r2, [pc, #212]	; (8005d24 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d018      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a33      	ldr	r2, [pc, #204]	; (8005d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d013      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a32      	ldr	r2, [pc, #200]	; (8005d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d00e      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a30      	ldr	r2, [pc, #192]	; (8005d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d009      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a2f      	ldr	r2, [pc, #188]	; (8005d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d004      	beq.n	8005c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a2d      	ldr	r2, [pc, #180]	; (8005d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d101      	bne.n	8005c8a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e000      	b.n	8005c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d01a      	beq.n	8005cc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	3b08      	subs	r3, #8
 8005c98:	4a28      	ldr	r2, [pc, #160]	; (8005d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9e:	091b      	lsrs	r3, r3, #4
 8005ca0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4b26      	ldr	r3, [pc, #152]	; (8005d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005ca6:	4413      	add	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	461a      	mov	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a24      	ldr	r2, [pc, #144]	; (8005d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005cb4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f003 031f 	and.w	r3, r3, #31
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	409a      	lsls	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005cc4:	e024      	b.n	8005d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	3b10      	subs	r3, #16
 8005cce:	4a1e      	ldr	r2, [pc, #120]	; (8005d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd4:	091b      	lsrs	r3, r3, #4
 8005cd6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	4a1c      	ldr	r2, [pc, #112]	; (8005d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d806      	bhi.n	8005cee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4a1b      	ldr	r2, [pc, #108]	; (8005d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d902      	bls.n	8005cee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3308      	adds	r3, #8
 8005cec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4b18      	ldr	r3, [pc, #96]	; (8005d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005cf2:	4413      	add	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a16      	ldr	r2, [pc, #88]	; (8005d58 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005d00:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f003 031f 	and.w	r3, r3, #31
 8005d08:	2201      	movs	r2, #1
 8005d0a:	409a      	lsls	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr
 8005d1c:	58025408 	.word	0x58025408
 8005d20:	5802541c 	.word	0x5802541c
 8005d24:	58025430 	.word	0x58025430
 8005d28:	58025444 	.word	0x58025444
 8005d2c:	58025458 	.word	0x58025458
 8005d30:	5802546c 	.word	0x5802546c
 8005d34:	58025480 	.word	0x58025480
 8005d38:	58025494 	.word	0x58025494
 8005d3c:	cccccccd 	.word	0xcccccccd
 8005d40:	16009600 	.word	0x16009600
 8005d44:	58025880 	.word	0x58025880
 8005d48:	aaaaaaab 	.word	0xaaaaaaab
 8005d4c:	400204b8 	.word	0x400204b8
 8005d50:	4002040f 	.word	0x4002040f
 8005d54:	10008200 	.word	0x10008200
 8005d58:	40020880 	.word	0x40020880

08005d5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d04a      	beq.n	8005e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2b08      	cmp	r3, #8
 8005d76:	d847      	bhi.n	8005e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a25      	ldr	r2, [pc, #148]	; (8005e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d022      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a24      	ldr	r2, [pc, #144]	; (8005e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d01d      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a22      	ldr	r2, [pc, #136]	; (8005e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d018      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a21      	ldr	r2, [pc, #132]	; (8005e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d013      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a1f      	ldr	r2, [pc, #124]	; (8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00e      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a1e      	ldr	r2, [pc, #120]	; (8005e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d009      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1c      	ldr	r2, [pc, #112]	; (8005e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d004      	beq.n	8005dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d101      	bne.n	8005dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e000      	b.n	8005dce <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005dcc:	2300      	movs	r3, #0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00a      	beq.n	8005de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4b17      	ldr	r3, [pc, #92]	; (8005e34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005dd6:	4413      	add	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	461a      	mov	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a15      	ldr	r2, [pc, #84]	; (8005e38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005de4:	671a      	str	r2, [r3, #112]	; 0x70
 8005de6:	e009      	b.n	8005dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4b14      	ldr	r3, [pc, #80]	; (8005e3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005dec:	4413      	add	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	461a      	mov	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a11      	ldr	r2, [pc, #68]	; (8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005dfa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	2201      	movs	r2, #1
 8005e02:	409a      	lsls	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005e08:	bf00      	nop
 8005e0a:	3714      	adds	r7, #20
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	58025408 	.word	0x58025408
 8005e18:	5802541c 	.word	0x5802541c
 8005e1c:	58025430 	.word	0x58025430
 8005e20:	58025444 	.word	0x58025444
 8005e24:	58025458 	.word	0x58025458
 8005e28:	5802546c 	.word	0x5802546c
 8005e2c:	58025480 	.word	0x58025480
 8005e30:	58025494 	.word	0x58025494
 8005e34:	1600963f 	.word	0x1600963f
 8005e38:	58025940 	.word	0x58025940
 8005e3c:	1000823f 	.word	0x1000823f
 8005e40:	40020940 	.word	0x40020940

08005e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b089      	sub	sp, #36	; 0x24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005e52:	4b89      	ldr	r3, [pc, #548]	; (8006078 <HAL_GPIO_Init+0x234>)
 8005e54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e56:	e194      	b.n	8006182 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	fa01 f303 	lsl.w	r3, r1, r3
 8005e64:	4013      	ands	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 8186 	beq.w	800617c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f003 0303 	and.w	r3, r3, #3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d005      	beq.n	8005e88 <HAL_GPIO_Init+0x44>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f003 0303 	and.w	r3, r3, #3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d130      	bne.n	8005eea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	2203      	movs	r2, #3
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	43db      	mvns	r3, r3
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	69ba      	ldr	r2, [r7, #24]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	43db      	mvns	r3, r3
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	4013      	ands	r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	091b      	lsrs	r3, r3, #4
 8005ed4:	f003 0201 	and.w	r2, r3, #1
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	69ba      	ldr	r2, [r7, #24]
 8005ee8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d017      	beq.n	8005f26 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	2203      	movs	r2, #3
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d123      	bne.n	8005f7a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	08da      	lsrs	r2, r3, #3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	3208      	adds	r2, #8
 8005f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	220f      	movs	r2, #15
 8005f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f4e:	43db      	mvns	r3, r3
 8005f50:	69ba      	ldr	r2, [r7, #24]
 8005f52:	4013      	ands	r3, r2
 8005f54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	fa02 f303 	lsl.w	r3, r2, r3
 8005f66:	69ba      	ldr	r2, [r7, #24]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	08da      	lsrs	r2, r3, #3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3208      	adds	r2, #8
 8005f74:	69b9      	ldr	r1, [r7, #24]
 8005f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	2203      	movs	r2, #3
 8005f86:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	69ba      	ldr	r2, [r7, #24]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f003 0203 	and.w	r2, r3, #3
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa2:	69ba      	ldr	r2, [r7, #24]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80e0 	beq.w	800617c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fbc:	4b2f      	ldr	r3, [pc, #188]	; (800607c <HAL_GPIO_Init+0x238>)
 8005fbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005fc2:	4a2e      	ldr	r2, [pc, #184]	; (800607c <HAL_GPIO_Init+0x238>)
 8005fc4:	f043 0302 	orr.w	r3, r3, #2
 8005fc8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005fcc:	4b2b      	ldr	r3, [pc, #172]	; (800607c <HAL_GPIO_Init+0x238>)
 8005fce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005fda:	4a29      	ldr	r2, [pc, #164]	; (8006080 <HAL_GPIO_Init+0x23c>)
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	089b      	lsrs	r3, r3, #2
 8005fe0:	3302      	adds	r3, #2
 8005fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	f003 0303 	and.w	r3, r3, #3
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	220f      	movs	r2, #15
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	43db      	mvns	r3, r3
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a20      	ldr	r2, [pc, #128]	; (8006084 <HAL_GPIO_Init+0x240>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d052      	beq.n	80060ac <HAL_GPIO_Init+0x268>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a1f      	ldr	r2, [pc, #124]	; (8006088 <HAL_GPIO_Init+0x244>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d031      	beq.n	8006072 <HAL_GPIO_Init+0x22e>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a1e      	ldr	r2, [pc, #120]	; (800608c <HAL_GPIO_Init+0x248>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d02b      	beq.n	800606e <HAL_GPIO_Init+0x22a>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a1d      	ldr	r2, [pc, #116]	; (8006090 <HAL_GPIO_Init+0x24c>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d025      	beq.n	800606a <HAL_GPIO_Init+0x226>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a1c      	ldr	r2, [pc, #112]	; (8006094 <HAL_GPIO_Init+0x250>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d01f      	beq.n	8006066 <HAL_GPIO_Init+0x222>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a1b      	ldr	r2, [pc, #108]	; (8006098 <HAL_GPIO_Init+0x254>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d019      	beq.n	8006062 <HAL_GPIO_Init+0x21e>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a1a      	ldr	r2, [pc, #104]	; (800609c <HAL_GPIO_Init+0x258>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d013      	beq.n	800605e <HAL_GPIO_Init+0x21a>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a19      	ldr	r2, [pc, #100]	; (80060a0 <HAL_GPIO_Init+0x25c>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d00d      	beq.n	800605a <HAL_GPIO_Init+0x216>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a18      	ldr	r2, [pc, #96]	; (80060a4 <HAL_GPIO_Init+0x260>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d007      	beq.n	8006056 <HAL_GPIO_Init+0x212>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a17      	ldr	r2, [pc, #92]	; (80060a8 <HAL_GPIO_Init+0x264>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d101      	bne.n	8006052 <HAL_GPIO_Init+0x20e>
 800604e:	2309      	movs	r3, #9
 8006050:	e02d      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006052:	230a      	movs	r3, #10
 8006054:	e02b      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006056:	2308      	movs	r3, #8
 8006058:	e029      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 800605a:	2307      	movs	r3, #7
 800605c:	e027      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 800605e:	2306      	movs	r3, #6
 8006060:	e025      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006062:	2305      	movs	r3, #5
 8006064:	e023      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006066:	2304      	movs	r3, #4
 8006068:	e021      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 800606a:	2303      	movs	r3, #3
 800606c:	e01f      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 800606e:	2302      	movs	r3, #2
 8006070:	e01d      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006072:	2301      	movs	r3, #1
 8006074:	e01b      	b.n	80060ae <HAL_GPIO_Init+0x26a>
 8006076:	bf00      	nop
 8006078:	58000080 	.word	0x58000080
 800607c:	58024400 	.word	0x58024400
 8006080:	58000400 	.word	0x58000400
 8006084:	58020000 	.word	0x58020000
 8006088:	58020400 	.word	0x58020400
 800608c:	58020800 	.word	0x58020800
 8006090:	58020c00 	.word	0x58020c00
 8006094:	58021000 	.word	0x58021000
 8006098:	58021400 	.word	0x58021400
 800609c:	58021800 	.word	0x58021800
 80060a0:	58021c00 	.word	0x58021c00
 80060a4:	58022000 	.word	0x58022000
 80060a8:	58022400 	.word	0x58022400
 80060ac:	2300      	movs	r3, #0
 80060ae:	69fa      	ldr	r2, [r7, #28]
 80060b0:	f002 0203 	and.w	r2, r2, #3
 80060b4:	0092      	lsls	r2, r2, #2
 80060b6:	4093      	lsls	r3, r2
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060be:	4938      	ldr	r1, [pc, #224]	; (80061a0 <HAL_GPIO_Init+0x35c>)
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	089b      	lsrs	r3, r3, #2
 80060c4:	3302      	adds	r3, #2
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	43db      	mvns	r3, r3
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	4013      	ands	r3, r2
 80060dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80060f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80060fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	43db      	mvns	r3, r3
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	4013      	ands	r3, r2
 800610a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d003      	beq.n	8006120 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	4313      	orrs	r3, r2
 800611e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006120:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	43db      	mvns	r3, r3
 8006132:	69ba      	ldr	r2, [r7, #24]
 8006134:	4013      	ands	r3, r2
 8006136:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d003      	beq.n	800614c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	43db      	mvns	r3, r3
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	4013      	ands	r3, r2
 8006160:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	4313      	orrs	r3, r2
 8006174:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	3301      	adds	r3, #1
 8006180:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	fa22 f303 	lsr.w	r3, r2, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	f47f ae63 	bne.w	8005e58 <HAL_GPIO_Init+0x14>
  }
}
 8006192:	bf00      	nop
 8006194:	bf00      	nop
 8006196:	3724      	adds	r7, #36	; 0x24
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	58000400 	.word	0x58000400

080061a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691a      	ldr	r2, [r3, #16]
 80061b4:	887b      	ldrh	r3, [r7, #2]
 80061b6:	4013      	ands	r3, r2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d002      	beq.n	80061c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061bc:	2301      	movs	r3, #1
 80061be:	73fb      	strb	r3, [r7, #15]
 80061c0:	e001      	b.n	80061c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	807b      	strh	r3, [r7, #2]
 80061e0:	4613      	mov	r3, r2
 80061e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061e4:	787b      	ldrb	r3, [r7, #1]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061ea:	887a      	ldrh	r2, [r7, #2]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80061f0:	e003      	b.n	80061fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80061f2:	887b      	ldrh	r3, [r7, #2]
 80061f4:	041a      	lsls	r2, r3, #16
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	619a      	str	r2, [r3, #24]
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
	...

08006208 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b088      	sub	sp, #32
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e10b      	b.n	8006432 <HAL_I2S_Init+0x22a>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fa fb7a 	bl	8000928 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b01      	cmp	r3, #1
 8006248:	d107      	bne.n	800625a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2200      	movs	r2, #0
 8006260:	651a      	str	r2, [r3, #80]	; 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2b04      	cmp	r3, #4
 8006268:	d008      	beq.n	800627c <HAL_I2S_Init+0x74>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	2b06      	cmp	r3, #6
 8006270:	d004      	beq.n	800627c <HAL_I2S_Init+0x74>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	2b0a      	cmp	r3, #10
 8006278:	f040 8085 	bne.w	8006386 <HAL_I2S_Init+0x17e>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d058      	beq.n	8006336 <HAL_I2S_Init+0x12e>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800628c:	2302      	movs	r3, #2
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	e001      	b.n	8006296 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8006292:	2301      	movs	r3, #1
 8006294:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	2b30      	cmp	r3, #48	; 0x30
 800629c:	d003      	beq.n	80062a6 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80062a2:	2bb0      	cmp	r3, #176	; 0xb0
 80062a4:	d102      	bne.n	80062ac <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 80062a6:	2301      	movs	r3, #1
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	e001      	b.n	80062b0 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 80062ac:	2300      	movs	r3, #0
 80062ae:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80062b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80062b4:	f002 f91e 	bl	80084f4 <HAL_RCCEx_GetPeriphCLKFreq>
 80062b8:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80062c2:	d113      	bne.n	80062ec <HAL_I2S_Init+0xe4>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80062c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	fa22 f303 	lsr.w	r3, r2, r3
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80062d4:	4613      	mov	r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	4413      	add	r3, r2
 80062da:	005b      	lsls	r3, r3, #1
 80062dc:	461a      	mov	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e6:	3305      	adds	r3, #5
 80062e8:	613b      	str	r3, [r7, #16]
 80062ea:	e014      	b.n	8006316 <HAL_I2S_Init+0x10e>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80062ec:	2220      	movs	r2, #32
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	fa22 f303 	lsr.w	r3, r2, r3
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	fb02 f303 	mul.w	r3, r2, r3
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006300:	4613      	mov	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	4413      	add	r3, r2
 8006306:	005b      	lsls	r3, r3, #1
 8006308:	461a      	mov	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006312:	3305      	adds	r3, #5
 8006314:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	4a48      	ldr	r2, [pc, #288]	; (800643c <HAL_I2S_Init+0x234>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	08db      	lsrs	r3, r3, #3
 8006320:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	085b      	lsrs	r3, r3, #1
 8006332:	61fb      	str	r3, [r7, #28]
 8006334:	e003      	b.n	800633e <HAL_I2S_Init+0x136>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8006336:	2302      	movs	r3, #2
 8006338:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 800633a:	2300      	movs	r3, #0
 800633c:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d102      	bne.n	800634a <HAL_I2S_Init+0x142>
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d002      	beq.n	8006350 <HAL_I2S_Init+0x148>
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	2bff      	cmp	r3, #255	; 0xff
 800634e:	d907      	bls.n	8006360 <HAL_I2S_Init+0x158>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006354:	f043 0210 	orr.w	r2, r3, #16
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	651a      	str	r2, [r3, #80]	; 0x50
      return  HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e068      	b.n	8006432 <HAL_I2S_Init+0x22a>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_I2S_Init+0x162>
    {
      i2sodd = 1UL;
 8006366:	2301      	movs	r3, #1
 8006368:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006370:	4b33      	ldr	r3, [pc, #204]	; (8006440 <HAL_I2S_Init+0x238>)
 8006372:	4013      	ands	r3, r2
 8006374:	69fa      	ldr	r2, [r7, #28]
 8006376:	0411      	lsls	r1, r2, #16
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	0612      	lsls	r2, r2, #24
 800637c:	4311      	orrs	r1, r2
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	6812      	ldr	r2, [r2, #0]
 8006382:	430b      	orrs	r3, r1
 8006384:	6513      	str	r3, [r2, #80]	; 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800638c:	4b2d      	ldr	r3, [pc, #180]	; (8006444 <HAL_I2S_Init+0x23c>)
 800638e:	4013      	ands	r3, r2
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6851      	ldr	r1, [r2, #4]
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6892      	ldr	r2, [r2, #8]
 8006398:	4311      	orrs	r1, r2
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	68d2      	ldr	r2, [r2, #12]
 800639e:	4311      	orrs	r1, r2
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	6992      	ldr	r2, [r2, #24]
 80063a4:	4311      	orrs	r1, r2
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	6a12      	ldr	r2, [r2, #32]
 80063aa:	4311      	orrs	r1, r2
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80063b0:	4311      	orrs	r1, r2
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6912      	ldr	r2, [r2, #16]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	431a      	orrs	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0201 	orr.w	r2, r2, #1
 80063c2:	651a      	str	r2, [r3, #80]	; 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f640 72f8 	movw	r2, #4088	; 0xff8
 80063cc:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063dc:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f423 0100 	bic.w	r1, r3, #8388608	; 0x800000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	2b04      	cmp	r3, #4
 80063fa:	d007      	beq.n	800640c <HAL_I2S_Init+0x204>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	2b06      	cmp	r3, #6
 8006402:	d003      	beq.n	800640c <HAL_I2S_Init+0x204>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	2b0a      	cmp	r3, #10
 800640a:	d10a      	bne.n	8006422 <HAL_I2S_Init+0x21a>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3720      	adds	r7, #32
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	cccccccd 	.word	0xcccccccd
 8006440:	fe00ffff 	.word	0xfe00ffff
 8006444:	fdff9040 	.word	0xfdff9040

08006448 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	4613      	mov	r3, r2
 8006454:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d002      	beq.n	8006466 <HAL_I2S_Receive_DMA+0x1e>
 8006460:	88fb      	ldrh	r3, [r7, #6]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e086      	b.n	8006578 <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b01      	cmp	r3, #1
 8006474:	d001      	beq.n	800647a <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 8006476:	2302      	movs	r3, #2
 8006478:	e07e      	b.n	8006578 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b01      	cmp	r3, #1
 8006484:	d101      	bne.n	800648a <HAL_I2S_Receive_DMA+0x42>
 8006486:	2302      	movs	r3, #2
 8006488:	e076      	b.n	8006578 <HAL_I2S_Receive_DMA+0x130>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2204      	movs	r2, #4
 8006496:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->pRxBuffPtr  = pData;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2s->RxXferSize  = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	88fa      	ldrh	r2, [r7, #6]
 80064aa:	871a      	strh	r2, [r3, #56]	; 0x38
  hi2s->RxXferCount = Size;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	88fa      	ldrh	r2, [r7, #6]
 80064b0:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	861a      	strh	r2, [r3, #48]	; 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	865a      	strh	r2, [r3, #50]	; 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064c8:	4a2d      	ldr	r2, [pc, #180]	; (8006580 <HAL_I2S_Receive_DMA+0x138>)
 80064ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064d0:	4a2c      	ldr	r2, [pc, #176]	; (8006584 <HAL_I2S_Receive_DMA+0x13c>)
 80064d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064d8:	4a2b      	ldr	r2, [pc, #172]	; (8006588 <HAL_I2S_Receive_DMA+0x140>)
 80064da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3330      	adds	r3, #48	; 0x30
 80064e6:	4619      	mov	r1, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ec:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80064f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 80064f4:	f7fd ff2a 	bl	800434c <HAL_DMA_Start_IT>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d011      	beq.n	8006522 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006502:	f043 0208 	orr.w	r2, r3, #8
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	651a      	str	r2, [r3, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2201      	movs	r2, #1
 800650e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    errorcode = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e02a      	b.n	8006578 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d107      	bne.n	8006540 <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800653e:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d107      	bne.n	800655e <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f042 0201 	orr.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800656c:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  return errorcode;
 8006576:	7dfb      	ldrb	r3, [r7, #23]
}
 8006578:	4618      	mov	r0, r3
 800657a:	3718      	adds	r7, #24
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	080065f7 	.word	0x080065f7
 8006584:	080065b5 	.word	0x080065b5
 8006588:	08006613 	.word	0x08006613

0800658c <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10e      	bne.n	80065e8 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80065d8:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	875a      	strh	r2, [r3, #58]	; 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f7fa fadf 	bl	8000bac <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80065ee:	bf00      	nop
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}

080065f6 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b084      	sub	sp, #16
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006602:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f7ff ffc1 	bl	800658c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800660a:	bf00      	nop
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b084      	sub	sp, #16
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800662e:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	865a      	strh	r2, [r3, #50]	; 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	875a      	strh	r2, [r3, #58]	; 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006648:	f043 0208 	orr.w	r2, r3, #8
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	651a      	str	r2, [r3, #80]	; 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f7ff ffa5 	bl	80065a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006656:	bf00      	nop
 8006658:	3710      	adds	r7, #16
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
	...

08006660 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006668:	4b19      	ldr	r3, [pc, #100]	; (80066d0 <HAL_PWREx_ConfigSupply+0x70>)
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f003 0304 	and.w	r3, r3, #4
 8006670:	2b04      	cmp	r3, #4
 8006672:	d00a      	beq.n	800668a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006674:	4b16      	ldr	r3, [pc, #88]	; (80066d0 <HAL_PWREx_ConfigSupply+0x70>)
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f003 0307 	and.w	r3, r3, #7
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	429a      	cmp	r2, r3
 8006680:	d001      	beq.n	8006686 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e01f      	b.n	80066c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006686:	2300      	movs	r3, #0
 8006688:	e01d      	b.n	80066c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800668a:	4b11      	ldr	r3, [pc, #68]	; (80066d0 <HAL_PWREx_ConfigSupply+0x70>)
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f023 0207 	bic.w	r2, r3, #7
 8006692:	490f      	ldr	r1, [pc, #60]	; (80066d0 <HAL_PWREx_ConfigSupply+0x70>)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4313      	orrs	r3, r2
 8006698:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800669a:	f7fd f9a1 	bl	80039e0 <HAL_GetTick>
 800669e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80066a0:	e009      	b.n	80066b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80066a2:	f7fd f99d 	bl	80039e0 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066b0:	d901      	bls.n	80066b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e007      	b.n	80066c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80066b6:	4b06      	ldr	r3, [pc, #24]	; (80066d0 <HAL_PWREx_ConfigSupply+0x70>)
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066c2:	d1ee      	bne.n	80066a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	58024800 	.word	0x58024800

080066d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b08c      	sub	sp, #48	; 0x30
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d102      	bne.n	80066e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	f000 bc1d 	b.w	8006f22 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 8087 	beq.w	8006804 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066f6:	4b99      	ldr	r3, [pc, #612]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006700:	4b96      	ldr	r3, [pc, #600]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006704:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006708:	2b10      	cmp	r3, #16
 800670a:	d007      	beq.n	800671c <HAL_RCC_OscConfig+0x48>
 800670c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670e:	2b18      	cmp	r3, #24
 8006710:	d110      	bne.n	8006734 <HAL_RCC_OscConfig+0x60>
 8006712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006714:	f003 0303 	and.w	r3, r3, #3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d10b      	bne.n	8006734 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800671c:	4b8f      	ldr	r3, [pc, #572]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d06c      	beq.n	8006802 <HAL_RCC_OscConfig+0x12e>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d168      	bne.n	8006802 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e3f6      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800673c:	d106      	bne.n	800674c <HAL_RCC_OscConfig+0x78>
 800673e:	4b87      	ldr	r3, [pc, #540]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a86      	ldr	r2, [pc, #536]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006748:	6013      	str	r3, [r2, #0]
 800674a:	e02e      	b.n	80067aa <HAL_RCC_OscConfig+0xd6>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10c      	bne.n	800676e <HAL_RCC_OscConfig+0x9a>
 8006754:	4b81      	ldr	r3, [pc, #516]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a80      	ldr	r2, [pc, #512]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800675a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675e:	6013      	str	r3, [r2, #0]
 8006760:	4b7e      	ldr	r3, [pc, #504]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a7d      	ldr	r2, [pc, #500]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	e01d      	b.n	80067aa <HAL_RCC_OscConfig+0xd6>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006776:	d10c      	bne.n	8006792 <HAL_RCC_OscConfig+0xbe>
 8006778:	4b78      	ldr	r3, [pc, #480]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a77      	ldr	r2, [pc, #476]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800677e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006782:	6013      	str	r3, [r2, #0]
 8006784:	4b75      	ldr	r3, [pc, #468]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a74      	ldr	r2, [pc, #464]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800678a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800678e:	6013      	str	r3, [r2, #0]
 8006790:	e00b      	b.n	80067aa <HAL_RCC_OscConfig+0xd6>
 8006792:	4b72      	ldr	r3, [pc, #456]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a71      	ldr	r2, [pc, #452]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	4b6f      	ldr	r3, [pc, #444]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a6e      	ldr	r2, [pc, #440]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80067a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067a8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d013      	beq.n	80067da <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b2:	f7fd f915 	bl	80039e0 <HAL_GetTick>
 80067b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80067b8:	e008      	b.n	80067cc <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067ba:	f7fd f911 	bl	80039e0 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b64      	cmp	r3, #100	; 0x64
 80067c6:	d901      	bls.n	80067cc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e3aa      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80067cc:	4b63      	ldr	r3, [pc, #396]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0f0      	beq.n	80067ba <HAL_RCC_OscConfig+0xe6>
 80067d8:	e014      	b.n	8006804 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067da:	f7fd f901 	bl	80039e0 <HAL_GetTick>
 80067de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067e0:	e008      	b.n	80067f4 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067e2:	f7fd f8fd 	bl	80039e0 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	2b64      	cmp	r3, #100	; 0x64
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e396      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80067f4:	4b59      	ldr	r3, [pc, #356]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1f0      	bne.n	80067e2 <HAL_RCC_OscConfig+0x10e>
 8006800:	e000      	b.n	8006804 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006802:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	f000 80cb 	beq.w	80069a8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006812:	4b52      	ldr	r3, [pc, #328]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800681a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800681c:	4b4f      	ldr	r3, [pc, #316]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800681e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006820:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006822:	6a3b      	ldr	r3, [r7, #32]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d007      	beq.n	8006838 <HAL_RCC_OscConfig+0x164>
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	2b18      	cmp	r3, #24
 800682c:	d156      	bne.n	80068dc <HAL_RCC_OscConfig+0x208>
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	f003 0303 	and.w	r3, r3, #3
 8006834:	2b00      	cmp	r3, #0
 8006836:	d151      	bne.n	80068dc <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006838:	4b48      	ldr	r3, [pc, #288]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0304 	and.w	r3, r3, #4
 8006840:	2b00      	cmp	r3, #0
 8006842:	d005      	beq.n	8006850 <HAL_RCC_OscConfig+0x17c>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e368      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006850:	4b42      	ldr	r3, [pc, #264]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f023 0219 	bic.w	r2, r3, #25
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	493f      	ldr	r1, [pc, #252]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800685e:	4313      	orrs	r3, r2
 8006860:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006862:	f7fd f8bd 	bl	80039e0 <HAL_GetTick>
 8006866:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006868:	e008      	b.n	800687c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800686a:	f7fd f8b9 	bl	80039e0 <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	2b02      	cmp	r3, #2
 8006876:	d901      	bls.n	800687c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e352      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800687c:	4b37      	ldr	r3, [pc, #220]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0f0      	beq.n	800686a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006888:	f7fd f8da 	bl	8003a40 <HAL_GetREVID>
 800688c:	4603      	mov	r3, r0
 800688e:	f241 0203 	movw	r2, #4099	; 0x1003
 8006892:	4293      	cmp	r3, r2
 8006894:	d817      	bhi.n	80068c6 <HAL_RCC_OscConfig+0x1f2>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	2b40      	cmp	r3, #64	; 0x40
 800689c:	d108      	bne.n	80068b0 <HAL_RCC_OscConfig+0x1dc>
 800689e:	4b2f      	ldr	r3, [pc, #188]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80068a6:	4a2d      	ldr	r2, [pc, #180]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068ac:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068ae:	e07b      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068b0:	4b2a      	ldr	r3, [pc, #168]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	031b      	lsls	r3, r3, #12
 80068be:	4927      	ldr	r1, [pc, #156]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068c0:	4313      	orrs	r3, r2
 80068c2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068c4:	e070      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c6:	4b25      	ldr	r3, [pc, #148]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	061b      	lsls	r3, r3, #24
 80068d4:	4921      	ldr	r1, [pc, #132]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068da:	e065      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d048      	beq.n	8006976 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80068e4:	4b1d      	ldr	r3, [pc, #116]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f023 0219 	bic.w	r2, r3, #25
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	491a      	ldr	r1, [pc, #104]	; (800695c <HAL_RCC_OscConfig+0x288>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068f6:	f7fd f873 	bl	80039e0 <HAL_GetTick>
 80068fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068fc:	e008      	b.n	8006910 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068fe:	f7fd f86f 	bl	80039e0 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e308      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006910:	4b12      	ldr	r3, [pc, #72]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0304 	and.w	r3, r3, #4
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0f0      	beq.n	80068fe <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800691c:	f7fd f890 	bl	8003a40 <HAL_GetREVID>
 8006920:	4603      	mov	r3, r0
 8006922:	f241 0203 	movw	r2, #4099	; 0x1003
 8006926:	4293      	cmp	r3, r2
 8006928:	d81a      	bhi.n	8006960 <HAL_RCC_OscConfig+0x28c>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	2b40      	cmp	r3, #64	; 0x40
 8006930:	d108      	bne.n	8006944 <HAL_RCC_OscConfig+0x270>
 8006932:	4b0a      	ldr	r3, [pc, #40]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800693a:	4a08      	ldr	r2, [pc, #32]	; (800695c <HAL_RCC_OscConfig+0x288>)
 800693c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006940:	6053      	str	r3, [r2, #4]
 8006942:	e031      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
 8006944:	4b05      	ldr	r3, [pc, #20]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	031b      	lsls	r3, r3, #12
 8006952:	4902      	ldr	r1, [pc, #8]	; (800695c <HAL_RCC_OscConfig+0x288>)
 8006954:	4313      	orrs	r3, r2
 8006956:	604b      	str	r3, [r1, #4]
 8006958:	e026      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
 800695a:	bf00      	nop
 800695c:	58024400 	.word	0x58024400
 8006960:	4b9a      	ldr	r3, [pc, #616]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	061b      	lsls	r3, r3, #24
 800696e:	4997      	ldr	r1, [pc, #604]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006970:	4313      	orrs	r3, r2
 8006972:	604b      	str	r3, [r1, #4]
 8006974:	e018      	b.n	80069a8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006976:	4b95      	ldr	r3, [pc, #596]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a94      	ldr	r2, [pc, #592]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 800697c:	f023 0301 	bic.w	r3, r3, #1
 8006980:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006982:	f7fd f82d 	bl	80039e0 <HAL_GetTick>
 8006986:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006988:	e008      	b.n	800699c <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800698a:	f7fd f829 	bl	80039e0 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	2b02      	cmp	r3, #2
 8006996:	d901      	bls.n	800699c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e2c2      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800699c:	4b8b      	ldr	r3, [pc, #556]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1f0      	bne.n	800698a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0310 	and.w	r3, r3, #16
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80a9 	beq.w	8006b08 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069b6:	4b85      	ldr	r3, [pc, #532]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80069be:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80069c0:	4b82      	ldr	r3, [pc, #520]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 80069c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d007      	beq.n	80069dc <HAL_RCC_OscConfig+0x308>
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	2b18      	cmp	r3, #24
 80069d0:	d13a      	bne.n	8006a48 <HAL_RCC_OscConfig+0x374>
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	f003 0303 	and.w	r3, r3, #3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d135      	bne.n	8006a48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80069dc:	4b7b      	ldr	r3, [pc, #492]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d005      	beq.n	80069f4 <HAL_RCC_OscConfig+0x320>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	2b80      	cmp	r3, #128	; 0x80
 80069ee:	d001      	beq.n	80069f4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e296      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80069f4:	f7fd f824 	bl	8003a40 <HAL_GetREVID>
 80069f8:	4603      	mov	r3, r0
 80069fa:	f241 0203 	movw	r2, #4099	; 0x1003
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d817      	bhi.n	8006a32 <HAL_RCC_OscConfig+0x35e>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	2b20      	cmp	r3, #32
 8006a08:	d108      	bne.n	8006a1c <HAL_RCC_OscConfig+0x348>
 8006a0a:	4b70      	ldr	r3, [pc, #448]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006a12:	4a6e      	ldr	r2, [pc, #440]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a18:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a1a:	e075      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a1c:	4b6b      	ldr	r3, [pc, #428]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	069b      	lsls	r3, r3, #26
 8006a2a:	4968      	ldr	r1, [pc, #416]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a30:	e06a      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a32:	4b66      	ldr	r3, [pc, #408]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	061b      	lsls	r3, r3, #24
 8006a40:	4962      	ldr	r1, [pc, #392]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a46:	e05f      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d042      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006a50:	4b5e      	ldr	r3, [pc, #376]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a5d      	ldr	r2, [pc, #372]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a5c:	f7fc ffc0 	bl	80039e0 <HAL_GetTick>
 8006a60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a62:	e008      	b.n	8006a76 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006a64:	f7fc ffbc 	bl	80039e0 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e255      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a76:	4b55      	ldr	r3, [pc, #340]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d0f0      	beq.n	8006a64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a82:	f7fc ffdd 	bl	8003a40 <HAL_GetREVID>
 8006a86:	4603      	mov	r3, r0
 8006a88:	f241 0203 	movw	r2, #4099	; 0x1003
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d817      	bhi.n	8006ac0 <HAL_RCC_OscConfig+0x3ec>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	2b20      	cmp	r3, #32
 8006a96:	d108      	bne.n	8006aaa <HAL_RCC_OscConfig+0x3d6>
 8006a98:	4b4c      	ldr	r3, [pc, #304]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006aa0:	4a4a      	ldr	r2, [pc, #296]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006aa2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006aa6:	6053      	str	r3, [r2, #4]
 8006aa8:	e02e      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
 8006aaa:	4b48      	ldr	r3, [pc, #288]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	069b      	lsls	r3, r3, #26
 8006ab8:	4944      	ldr	r1, [pc, #272]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	604b      	str	r3, [r1, #4]
 8006abe:	e023      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
 8006ac0:	4b42      	ldr	r3, [pc, #264]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	061b      	lsls	r3, r3, #24
 8006ace:	493f      	ldr	r1, [pc, #252]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60cb      	str	r3, [r1, #12]
 8006ad4:	e018      	b.n	8006b08 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006ad6:	4b3d      	ldr	r3, [pc, #244]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a3c      	ldr	r2, [pc, #240]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006adc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae2:	f7fc ff7d 	bl	80039e0 <HAL_GetTick>
 8006ae6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006ae8:	e008      	b.n	8006afc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006aea:	f7fc ff79 	bl	80039e0 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e212      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006afc:	4b33      	ldr	r3, [pc, #204]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1f0      	bne.n	8006aea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d036      	beq.n	8006b82 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	695b      	ldr	r3, [r3, #20]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d019      	beq.n	8006b50 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b1c:	4b2b      	ldr	r3, [pc, #172]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b20:	4a2a      	ldr	r2, [pc, #168]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b22:	f043 0301 	orr.w	r3, r3, #1
 8006b26:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b28:	f7fc ff5a 	bl	80039e0 <HAL_GetTick>
 8006b2c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b30:	f7fc ff56 	bl	80039e0 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e1ef      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006b42:	4b22      	ldr	r3, [pc, #136]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d0f0      	beq.n	8006b30 <HAL_RCC_OscConfig+0x45c>
 8006b4e:	e018      	b.n	8006b82 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b50:	4b1e      	ldr	r3, [pc, #120]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b54:	4a1d      	ldr	r2, [pc, #116]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b56:	f023 0301 	bic.w	r3, r3, #1
 8006b5a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b5c:	f7fc ff40 	bl	80039e0 <HAL_GetTick>
 8006b60:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b62:	e008      	b.n	8006b76 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b64:	f7fc ff3c 	bl	80039e0 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d901      	bls.n	8006b76 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e1d5      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b76:	4b15      	ldr	r3, [pc, #84]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1f0      	bne.n	8006b64 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0320 	and.w	r3, r3, #32
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d039      	beq.n	8006c02 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d01c      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006b96:	4b0d      	ldr	r3, [pc, #52]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a0c      	ldr	r2, [pc, #48]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006b9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006ba0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006ba2:	f7fc ff1d 	bl	80039e0 <HAL_GetTick>
 8006ba6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ba8:	e008      	b.n	8006bbc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006baa:	f7fc ff19 	bl	80039e0 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e1b2      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006bbc:	4b03      	ldr	r3, [pc, #12]	; (8006bcc <HAL_RCC_OscConfig+0x4f8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d0f0      	beq.n	8006baa <HAL_RCC_OscConfig+0x4d6>
 8006bc8:	e01b      	b.n	8006c02 <HAL_RCC_OscConfig+0x52e>
 8006bca:	bf00      	nop
 8006bcc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006bd0:	4b9b      	ldr	r3, [pc, #620]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a9a      	ldr	r2, [pc, #616]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006bd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bda:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006bdc:	f7fc ff00 	bl	80039e0 <HAL_GetTick>
 8006be0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006be2:	e008      	b.n	8006bf6 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006be4:	f7fc fefc 	bl	80039e0 <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d901      	bls.n	8006bf6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e195      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006bf6:	4b92      	ldr	r3, [pc, #584]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1f0      	bne.n	8006be4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 8081 	beq.w	8006d12 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006c10:	4b8c      	ldr	r3, [pc, #560]	; (8006e44 <HAL_RCC_OscConfig+0x770>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a8b      	ldr	r2, [pc, #556]	; (8006e44 <HAL_RCC_OscConfig+0x770>)
 8006c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c1c:	f7fc fee0 	bl	80039e0 <HAL_GetTick>
 8006c20:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c22:	e008      	b.n	8006c36 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006c24:	f7fc fedc 	bl	80039e0 <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b64      	cmp	r3, #100	; 0x64
 8006c30:	d901      	bls.n	8006c36 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e175      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c36:	4b83      	ldr	r3, [pc, #524]	; (8006e44 <HAL_RCC_OscConfig+0x770>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d0f0      	beq.n	8006c24 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d106      	bne.n	8006c58 <HAL_RCC_OscConfig+0x584>
 8006c4a:	4b7d      	ldr	r3, [pc, #500]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c4e:	4a7c      	ldr	r2, [pc, #496]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c50:	f043 0301 	orr.w	r3, r3, #1
 8006c54:	6713      	str	r3, [r2, #112]	; 0x70
 8006c56:	e02d      	b.n	8006cb4 <HAL_RCC_OscConfig+0x5e0>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10c      	bne.n	8006c7a <HAL_RCC_OscConfig+0x5a6>
 8006c60:	4b77      	ldr	r3, [pc, #476]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c64:	4a76      	ldr	r2, [pc, #472]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c66:	f023 0301 	bic.w	r3, r3, #1
 8006c6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006c6c:	4b74      	ldr	r3, [pc, #464]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c70:	4a73      	ldr	r2, [pc, #460]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c72:	f023 0304 	bic.w	r3, r3, #4
 8006c76:	6713      	str	r3, [r2, #112]	; 0x70
 8006c78:	e01c      	b.n	8006cb4 <HAL_RCC_OscConfig+0x5e0>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	2b05      	cmp	r3, #5
 8006c80:	d10c      	bne.n	8006c9c <HAL_RCC_OscConfig+0x5c8>
 8006c82:	4b6f      	ldr	r3, [pc, #444]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c86:	4a6e      	ldr	r2, [pc, #440]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c88:	f043 0304 	orr.w	r3, r3, #4
 8006c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8006c8e:	4b6c      	ldr	r3, [pc, #432]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c92:	4a6b      	ldr	r2, [pc, #428]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c94:	f043 0301 	orr.w	r3, r3, #1
 8006c98:	6713      	str	r3, [r2, #112]	; 0x70
 8006c9a:	e00b      	b.n	8006cb4 <HAL_RCC_OscConfig+0x5e0>
 8006c9c:	4b68      	ldr	r3, [pc, #416]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca0:	4a67      	ldr	r2, [pc, #412]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006ca2:	f023 0301 	bic.w	r3, r3, #1
 8006ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ca8:	4b65      	ldr	r3, [pc, #404]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cac:	4a64      	ldr	r2, [pc, #400]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006cae:	f023 0304 	bic.w	r3, r3, #4
 8006cb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d015      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cbc:	f7fc fe90 	bl	80039e0 <HAL_GetTick>
 8006cc0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cc2:	e00a      	b.n	8006cda <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cc4:	f7fc fe8c 	bl	80039e0 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e123      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cda:	4b59      	ldr	r3, [pc, #356]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0ee      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x5f0>
 8006ce6:	e014      	b.n	8006d12 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce8:	f7fc fe7a 	bl	80039e0 <HAL_GetTick>
 8006cec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006cee:	e00a      	b.n	8006d06 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cf0:	f7fc fe76 	bl	80039e0 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e10d      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006d06:	4b4e      	ldr	r3, [pc, #312]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1ee      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 8102 	beq.w	8006f20 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006d1c:	4b48      	ldr	r3, [pc, #288]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d24:	2b18      	cmp	r3, #24
 8006d26:	f000 80bd 	beq.w	8006ea4 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	f040 809e 	bne.w	8006e70 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d34:	4b42      	ldr	r3, [pc, #264]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a41      	ldr	r2, [pc, #260]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d40:	f7fc fe4e 	bl	80039e0 <HAL_GetTick>
 8006d44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d46:	e008      	b.n	8006d5a <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d48:	f7fc fe4a 	bl	80039e0 <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d901      	bls.n	8006d5a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e0e3      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d5a:	4b39      	ldr	r3, [pc, #228]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1f0      	bne.n	8006d48 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d66:	4b36      	ldr	r3, [pc, #216]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d6a:	4b37      	ldr	r3, [pc, #220]	; (8006e48 <HAL_RCC_OscConfig+0x774>)
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d76:	0112      	lsls	r2, r2, #4
 8006d78:	430a      	orrs	r2, r1
 8006d7a:	4931      	ldr	r1, [pc, #196]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	628b      	str	r3, [r1, #40]	; 0x28
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d84:	3b01      	subs	r3, #1
 8006d86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	025b      	lsls	r3, r3, #9
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	431a      	orrs	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	041b      	lsls	r3, r3, #16
 8006d9e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006da2:	431a      	orrs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da8:	3b01      	subs	r3, #1
 8006daa:	061b      	lsls	r3, r3, #24
 8006dac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006db0:	4923      	ldr	r1, [pc, #140]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006db6:	4b22      	ldr	r3, [pc, #136]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dba:	4a21      	ldr	r2, [pc, #132]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dbc:	f023 0301 	bic.w	r3, r3, #1
 8006dc0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006dc2:	4b1f      	ldr	r3, [pc, #124]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dc6:	4b21      	ldr	r3, [pc, #132]	; (8006e4c <HAL_RCC_OscConfig+0x778>)
 8006dc8:	4013      	ands	r3, r2
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006dce:	00d2      	lsls	r2, r2, #3
 8006dd0:	491b      	ldr	r1, [pc, #108]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006dd6:	4b1a      	ldr	r3, [pc, #104]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dda:	f023 020c 	bic.w	r2, r3, #12
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	4917      	ldr	r1, [pc, #92]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006de8:	4b15      	ldr	r3, [pc, #84]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dec:	f023 0202 	bic.w	r2, r3, #2
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006df4:	4912      	ldr	r1, [pc, #72]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006dfa:	4b11      	ldr	r3, [pc, #68]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfe:	4a10      	ldr	r2, [pc, #64]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e04:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e06:	4b0e      	ldr	r3, [pc, #56]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0a:	4a0d      	ldr	r2, [pc, #52]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e10:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006e12:	4b0b      	ldr	r3, [pc, #44]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e16:	4a0a      	ldr	r2, [pc, #40]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e1c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006e1e:	4b08      	ldr	r3, [pc, #32]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e22:	4a07      	ldr	r2, [pc, #28]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e2a:	4b05      	ldr	r3, [pc, #20]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a04      	ldr	r2, [pc, #16]	; (8006e40 <HAL_RCC_OscConfig+0x76c>)
 8006e30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e36:	f7fc fdd3 	bl	80039e0 <HAL_GetTick>
 8006e3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006e3c:	e011      	b.n	8006e62 <HAL_RCC_OscConfig+0x78e>
 8006e3e:	bf00      	nop
 8006e40:	58024400 	.word	0x58024400
 8006e44:	58024800 	.word	0x58024800
 8006e48:	fffffc0c 	.word	0xfffffc0c
 8006e4c:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e50:	f7fc fdc6 	bl	80039e0 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e05f      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006e62:	4b32      	ldr	r3, [pc, #200]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0f0      	beq.n	8006e50 <HAL_RCC_OscConfig+0x77c>
 8006e6e:	e057      	b.n	8006f20 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e70:	4b2e      	ldr	r3, [pc, #184]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a2d      	ldr	r2, [pc, #180]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006e76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e7c:	f7fc fdb0 	bl	80039e0 <HAL_GetTick>
 8006e80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e82:	e008      	b.n	8006e96 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e84:	f7fc fdac 	bl	80039e0 <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e045      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e96:	4b25      	ldr	r3, [pc, #148]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f0      	bne.n	8006e84 <HAL_RCC_OscConfig+0x7b0>
 8006ea2:	e03d      	b.n	8006f20 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006ea4:	4b21      	ldr	r3, [pc, #132]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006eaa:	4b20      	ldr	r3, [pc, #128]	; (8006f2c <HAL_RCC_OscConfig+0x858>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eae:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d031      	beq.n	8006f1c <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f003 0203 	and.w	r2, r3, #3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d12a      	bne.n	8006f1c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	091b      	lsrs	r3, r3, #4
 8006eca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d122      	bne.n	8006f1c <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d11a      	bne.n	8006f1c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	0a5b      	lsrs	r3, r3, #9
 8006eea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d111      	bne.n	8006f1c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	0c1b      	lsrs	r3, r3, #16
 8006efc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f04:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d108      	bne.n	8006f1c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	0e1b      	lsrs	r3, r3, #24
 8006f0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f16:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d001      	beq.n	8006f20 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e000      	b.n	8006f22 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3730      	adds	r7, #48	; 0x30
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	58024400 	.word	0x58024400

08006f30 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e19c      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f44:	4b8a      	ldr	r3, [pc, #552]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 030f 	and.w	r3, r3, #15
 8006f4c:	683a      	ldr	r2, [r7, #0]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d910      	bls.n	8006f74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f52:	4b87      	ldr	r3, [pc, #540]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f023 020f 	bic.w	r2, r3, #15
 8006f5a:	4985      	ldr	r1, [pc, #532]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f62:	4b83      	ldr	r3, [pc, #524]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 030f 	and.w	r3, r3, #15
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d001      	beq.n	8006f74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e184      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0304 	and.w	r3, r3, #4
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d010      	beq.n	8006fa2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	4b7b      	ldr	r3, [pc, #492]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d908      	bls.n	8006fa2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006f90:	4b78      	ldr	r3, [pc, #480]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006f92:	699b      	ldr	r3, [r3, #24]
 8006f94:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	4975      	ldr	r1, [pc, #468]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0308 	and.w	r3, r3, #8
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d010      	beq.n	8006fd0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	695a      	ldr	r2, [r3, #20]
 8006fb2:	4b70      	ldr	r3, [pc, #448]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d908      	bls.n	8006fd0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006fbe:	4b6d      	ldr	r3, [pc, #436]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	496a      	ldr	r1, [pc, #424]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0310 	and.w	r3, r3, #16
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d010      	beq.n	8006ffe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	699a      	ldr	r2, [r3, #24]
 8006fe0:	4b64      	ldr	r3, [pc, #400]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006fe2:	69db      	ldr	r3, [r3, #28]
 8006fe4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d908      	bls.n	8006ffe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006fec:	4b61      	ldr	r3, [pc, #388]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	495e      	ldr	r1, [pc, #376]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b00      	cmp	r3, #0
 8007008:	d010      	beq.n	800702c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	69da      	ldr	r2, [r3, #28]
 800700e:	4b59      	ldr	r3, [pc, #356]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007016:	429a      	cmp	r2, r3
 8007018:	d908      	bls.n	800702c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800701a:	4b56      	ldr	r3, [pc, #344]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	4953      	ldr	r1, [pc, #332]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007028:	4313      	orrs	r3, r2
 800702a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d010      	beq.n	800705a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	4b4d      	ldr	r3, [pc, #308]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	f003 030f 	and.w	r3, r3, #15
 8007044:	429a      	cmp	r2, r3
 8007046:	d908      	bls.n	800705a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007048:	4b4a      	ldr	r3, [pc, #296]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 800704a:	699b      	ldr	r3, [r3, #24]
 800704c:	f023 020f 	bic.w	r2, r3, #15
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	4947      	ldr	r1, [pc, #284]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007056:	4313      	orrs	r3, r2
 8007058:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d055      	beq.n	8007112 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007066:	4b43      	ldr	r3, [pc, #268]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	4940      	ldr	r1, [pc, #256]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007074:	4313      	orrs	r3, r2
 8007076:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	2b02      	cmp	r3, #2
 800707e:	d107      	bne.n	8007090 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007080:	4b3c      	ldr	r3, [pc, #240]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007088:	2b00      	cmp	r3, #0
 800708a:	d121      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	e0f6      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	2b03      	cmp	r3, #3
 8007096:	d107      	bne.n	80070a8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007098:	4b36      	ldr	r3, [pc, #216]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d115      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e0ea      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d107      	bne.n	80070c0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80070b0:	4b30      	ldr	r3, [pc, #192]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d109      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e0de      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070c0:	4b2c      	ldr	r3, [pc, #176]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d101      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e0d6      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070d0:	4b28      	ldr	r3, [pc, #160]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	f023 0207 	bic.w	r2, r3, #7
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	4925      	ldr	r1, [pc, #148]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070e2:	f7fc fc7d 	bl	80039e0 <HAL_GetTick>
 80070e6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070e8:	e00a      	b.n	8007100 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070ea:	f7fc fc79 	bl	80039e0 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d901      	bls.n	8007100 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e0be      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007100:	4b1c      	ldr	r3, [pc, #112]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	429a      	cmp	r2, r3
 8007110:	d1eb      	bne.n	80070ea <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d010      	beq.n	8007140 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68da      	ldr	r2, [r3, #12]
 8007122:	4b14      	ldr	r3, [pc, #80]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	f003 030f 	and.w	r3, r3, #15
 800712a:	429a      	cmp	r2, r3
 800712c:	d208      	bcs.n	8007140 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800712e:	4b11      	ldr	r3, [pc, #68]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	f023 020f 	bic.w	r2, r3, #15
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	490e      	ldr	r1, [pc, #56]	; (8007174 <HAL_RCC_ClockConfig+0x244>)
 800713c:	4313      	orrs	r3, r2
 800713e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007140:	4b0b      	ldr	r3, [pc, #44]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 030f 	and.w	r3, r3, #15
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	429a      	cmp	r2, r3
 800714c:	d214      	bcs.n	8007178 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800714e:	4b08      	ldr	r3, [pc, #32]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f023 020f 	bic.w	r2, r3, #15
 8007156:	4906      	ldr	r1, [pc, #24]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	4313      	orrs	r3, r2
 800715c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800715e:	4b04      	ldr	r3, [pc, #16]	; (8007170 <HAL_RCC_ClockConfig+0x240>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 030f 	and.w	r3, r3, #15
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	429a      	cmp	r2, r3
 800716a:	d005      	beq.n	8007178 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e086      	b.n	800727e <HAL_RCC_ClockConfig+0x34e>
 8007170:	52002000 	.word	0x52002000
 8007174:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0304 	and.w	r3, r3, #4
 8007180:	2b00      	cmp	r3, #0
 8007182:	d010      	beq.n	80071a6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	691a      	ldr	r2, [r3, #16]
 8007188:	4b3f      	ldr	r3, [pc, #252]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007190:	429a      	cmp	r2, r3
 8007192:	d208      	bcs.n	80071a6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007194:	4b3c      	ldr	r3, [pc, #240]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	4939      	ldr	r1, [pc, #228]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0308 	and.w	r3, r3, #8
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d010      	beq.n	80071d4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	695a      	ldr	r2, [r3, #20]
 80071b6:	4b34      	ldr	r3, [pc, #208]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80071be:	429a      	cmp	r2, r3
 80071c0:	d208      	bcs.n	80071d4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80071c2:	4b31      	ldr	r3, [pc, #196]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	492e      	ldr	r1, [pc, #184]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0310 	and.w	r3, r3, #16
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d010      	beq.n	8007202 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	699a      	ldr	r2, [r3, #24]
 80071e4:	4b28      	ldr	r3, [pc, #160]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071e6:	69db      	ldr	r3, [r3, #28]
 80071e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d208      	bcs.n	8007202 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80071f0:	4b25      	ldr	r3, [pc, #148]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	4922      	ldr	r1, [pc, #136]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 80071fe:	4313      	orrs	r3, r2
 8007200:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d010      	beq.n	8007230 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	69da      	ldr	r2, [r3, #28]
 8007212:	4b1d      	ldr	r3, [pc, #116]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 8007214:	6a1b      	ldr	r3, [r3, #32]
 8007216:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800721a:	429a      	cmp	r2, r3
 800721c:	d208      	bcs.n	8007230 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800721e:	4b1a      	ldr	r3, [pc, #104]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 8007220:	6a1b      	ldr	r3, [r3, #32]
 8007222:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	4917      	ldr	r1, [pc, #92]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 800722c:	4313      	orrs	r3, r2
 800722e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007230:	f000 f844 	bl	80072bc <HAL_RCC_GetSysClockFreq>
 8007234:	4602      	mov	r2, r0
 8007236:	4b14      	ldr	r3, [pc, #80]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	0a1b      	lsrs	r3, r3, #8
 800723c:	f003 030f 	and.w	r3, r3, #15
 8007240:	4912      	ldr	r1, [pc, #72]	; (800728c <HAL_RCC_ClockConfig+0x35c>)
 8007242:	5ccb      	ldrb	r3, [r1, r3]
 8007244:	f003 031f 	and.w	r3, r3, #31
 8007248:	fa22 f303 	lsr.w	r3, r2, r3
 800724c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800724e:	4b0e      	ldr	r3, [pc, #56]	; (8007288 <HAL_RCC_ClockConfig+0x358>)
 8007250:	699b      	ldr	r3, [r3, #24]
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	4a0d      	ldr	r2, [pc, #52]	; (800728c <HAL_RCC_ClockConfig+0x35c>)
 8007258:	5cd3      	ldrb	r3, [r2, r3]
 800725a:	f003 031f 	and.w	r3, r3, #31
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	fa22 f303 	lsr.w	r3, r2, r3
 8007264:	4a0a      	ldr	r2, [pc, #40]	; (8007290 <HAL_RCC_ClockConfig+0x360>)
 8007266:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007268:	4a0a      	ldr	r2, [pc, #40]	; (8007294 <HAL_RCC_ClockConfig+0x364>)
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800726e:	4b0a      	ldr	r3, [pc, #40]	; (8007298 <HAL_RCC_ClockConfig+0x368>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4618      	mov	r0, r3
 8007274:	f7fc fb6a 	bl	800394c <HAL_InitTick>
 8007278:	4603      	mov	r3, r0
 800727a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800727c:	7bfb      	ldrb	r3, [r7, #15]
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	58024400 	.word	0x58024400
 800728c:	0800e268 	.word	0x0800e268
 8007290:	24000004 	.word	0x24000004
 8007294:	24000000 	.word	0x24000000
 8007298:	24000098 	.word	0x24000098

0800729c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 80072a0:	4b05      	ldr	r3, [pc, #20]	; (80072b8 <HAL_RCC_EnableCSS+0x1c>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a04      	ldr	r2, [pc, #16]	; (80072b8 <HAL_RCC_EnableCSS+0x1c>)
 80072a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072aa:	6013      	str	r3, [r2, #0]
}
 80072ac:	bf00      	nop
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	58024400 	.word	0x58024400

080072bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072bc:	b480      	push	{r7}
 80072be:	b089      	sub	sp, #36	; 0x24
 80072c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072c2:	4bb3      	ldr	r3, [pc, #716]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072ca:	2b18      	cmp	r3, #24
 80072cc:	f200 8155 	bhi.w	800757a <HAL_RCC_GetSysClockFreq+0x2be>
 80072d0:	a201      	add	r2, pc, #4	; (adr r2, 80072d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80072d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d6:	bf00      	nop
 80072d8:	0800733d 	.word	0x0800733d
 80072dc:	0800757b 	.word	0x0800757b
 80072e0:	0800757b 	.word	0x0800757b
 80072e4:	0800757b 	.word	0x0800757b
 80072e8:	0800757b 	.word	0x0800757b
 80072ec:	0800757b 	.word	0x0800757b
 80072f0:	0800757b 	.word	0x0800757b
 80072f4:	0800757b 	.word	0x0800757b
 80072f8:	08007363 	.word	0x08007363
 80072fc:	0800757b 	.word	0x0800757b
 8007300:	0800757b 	.word	0x0800757b
 8007304:	0800757b 	.word	0x0800757b
 8007308:	0800757b 	.word	0x0800757b
 800730c:	0800757b 	.word	0x0800757b
 8007310:	0800757b 	.word	0x0800757b
 8007314:	0800757b 	.word	0x0800757b
 8007318:	08007369 	.word	0x08007369
 800731c:	0800757b 	.word	0x0800757b
 8007320:	0800757b 	.word	0x0800757b
 8007324:	0800757b 	.word	0x0800757b
 8007328:	0800757b 	.word	0x0800757b
 800732c:	0800757b 	.word	0x0800757b
 8007330:	0800757b 	.word	0x0800757b
 8007334:	0800757b 	.word	0x0800757b
 8007338:	0800736f 	.word	0x0800736f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800733c:	4b94      	ldr	r3, [pc, #592]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0320 	and.w	r3, r3, #32
 8007344:	2b00      	cmp	r3, #0
 8007346:	d009      	beq.n	800735c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007348:	4b91      	ldr	r3, [pc, #580]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	08db      	lsrs	r3, r3, #3
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	4a90      	ldr	r2, [pc, #576]	; (8007594 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007354:	fa22 f303 	lsr.w	r3, r2, r3
 8007358:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800735a:	e111      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800735c:	4b8d      	ldr	r3, [pc, #564]	; (8007594 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800735e:	61bb      	str	r3, [r7, #24]
    break;
 8007360:	e10e      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007362:	4b8d      	ldr	r3, [pc, #564]	; (8007598 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007364:	61bb      	str	r3, [r7, #24]
    break;
 8007366:	e10b      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007368:	4b8c      	ldr	r3, [pc, #560]	; (800759c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800736a:	61bb      	str	r3, [r7, #24]
    break;
 800736c:	e108      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800736e:	4b88      	ldr	r3, [pc, #544]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007372:	f003 0303 	and.w	r3, r3, #3
 8007376:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007378:	4b85      	ldr	r3, [pc, #532]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800737a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737c:	091b      	lsrs	r3, r3, #4
 800737e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007382:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007384:	4b82      	ldr	r3, [pc, #520]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800738e:	4b80      	ldr	r3, [pc, #512]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007392:	08db      	lsrs	r3, r3, #3
 8007394:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	fb02 f303 	mul.w	r3, r2, r3
 800739e:	ee07 3a90 	vmov	s15, r3
 80073a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 80e1 	beq.w	8007574 <HAL_RCC_GetSysClockFreq+0x2b8>
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	f000 8083 	beq.w	80074c0 <HAL_RCC_GetSysClockFreq+0x204>
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b02      	cmp	r3, #2
 80073be:	f200 80a1 	bhi.w	8007504 <HAL_RCC_GetSysClockFreq+0x248>
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d003      	beq.n	80073d0 <HAL_RCC_GetSysClockFreq+0x114>
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d056      	beq.n	800747c <HAL_RCC_GetSysClockFreq+0x1c0>
 80073ce:	e099      	b.n	8007504 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073d0:	4b6f      	ldr	r3, [pc, #444]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0320 	and.w	r3, r3, #32
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d02d      	beq.n	8007438 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80073dc:	4b6c      	ldr	r3, [pc, #432]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	08db      	lsrs	r3, r3, #3
 80073e2:	f003 0303 	and.w	r3, r3, #3
 80073e6:	4a6b      	ldr	r2, [pc, #428]	; (8007594 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80073e8:	fa22 f303 	lsr.w	r3, r2, r3
 80073ec:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	ee07 3a90 	vmov	s15, r3
 80073f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	ee07 3a90 	vmov	s15, r3
 80073fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007406:	4b62      	ldr	r3, [pc, #392]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800740e:	ee07 3a90 	vmov	s15, r3
 8007412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007416:	ed97 6a02 	vldr	s12, [r7, #8]
 800741a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80075a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800741e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007426:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800742a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800742e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007432:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007436:	e087      	b.n	8007548 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	ee07 3a90 	vmov	s15, r3
 800743e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007442:	eddf 6a58 	vldr	s13, [pc, #352]	; 80075a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800744a:	4b51      	ldr	r3, [pc, #324]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800744c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007452:	ee07 3a90 	vmov	s15, r3
 8007456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800745a:	ed97 6a02 	vldr	s12, [r7, #8]
 800745e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80075a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800746a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800746e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800747a:	e065      	b.n	8007548 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	ee07 3a90 	vmov	s15, r3
 8007482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007486:	eddf 6a48 	vldr	s13, [pc, #288]	; 80075a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800748a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800748e:	4b40      	ldr	r3, [pc, #256]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007496:	ee07 3a90 	vmov	s15, r3
 800749a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800749e:	ed97 6a02 	vldr	s12, [r7, #8]
 80074a2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80075a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80074a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074be:	e043      	b.n	8007548 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ca:	eddf 6a38 	vldr	s13, [pc, #224]	; 80075ac <HAL_RCC_GetSysClockFreq+0x2f0>
 80074ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074d2:	4b2f      	ldr	r3, [pc, #188]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074da:	ee07 3a90 	vmov	s15, r3
 80074de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80074e6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80075a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80074ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007502:	e021      	b.n	8007548 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	ee07 3a90 	vmov	s15, r3
 800750a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800750e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80075a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007516:	4b1e      	ldr	r3, [pc, #120]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800751a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800751e:	ee07 3a90 	vmov	s15, r3
 8007522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007526:	ed97 6a02 	vldr	s12, [r7, #8]
 800752a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80075a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800752e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007536:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800753a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800753e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007542:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007546:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007548:	4b11      	ldr	r3, [pc, #68]	; (8007590 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800754a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754c:	0a5b      	lsrs	r3, r3, #9
 800754e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007552:	3301      	adds	r3, #1
 8007554:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	ee07 3a90 	vmov	s15, r3
 800755c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007560:	edd7 6a07 	vldr	s13, [r7, #28]
 8007564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007568:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800756c:	ee17 3a90 	vmov	r3, s15
 8007570:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007572:	e005      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007574:	2300      	movs	r3, #0
 8007576:	61bb      	str	r3, [r7, #24]
    break;
 8007578:	e002      	b.n	8007580 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800757a:	4b07      	ldr	r3, [pc, #28]	; (8007598 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800757c:	61bb      	str	r3, [r7, #24]
    break;
 800757e:	bf00      	nop
  }

  return sysclockfreq;
 8007580:	69bb      	ldr	r3, [r7, #24]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3724      	adds	r7, #36	; 0x24
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	58024400 	.word	0x58024400
 8007594:	03d09000 	.word	0x03d09000
 8007598:	003d0900 	.word	0x003d0900
 800759c:	017d7840 	.word	0x017d7840
 80075a0:	46000000 	.word	0x46000000
 80075a4:	4c742400 	.word	0x4c742400
 80075a8:	4a742400 	.word	0x4a742400
 80075ac:	4bbebc20 	.word	0x4bbebc20

080075b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80075b6:	f7ff fe81 	bl	80072bc <HAL_RCC_GetSysClockFreq>
 80075ba:	4602      	mov	r2, r0
 80075bc:	4b10      	ldr	r3, [pc, #64]	; (8007600 <HAL_RCC_GetHCLKFreq+0x50>)
 80075be:	699b      	ldr	r3, [r3, #24]
 80075c0:	0a1b      	lsrs	r3, r3, #8
 80075c2:	f003 030f 	and.w	r3, r3, #15
 80075c6:	490f      	ldr	r1, [pc, #60]	; (8007604 <HAL_RCC_GetHCLKFreq+0x54>)
 80075c8:	5ccb      	ldrb	r3, [r1, r3]
 80075ca:	f003 031f 	and.w	r3, r3, #31
 80075ce:	fa22 f303 	lsr.w	r3, r2, r3
 80075d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80075d4:	4b0a      	ldr	r3, [pc, #40]	; (8007600 <HAL_RCC_GetHCLKFreq+0x50>)
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	f003 030f 	and.w	r3, r3, #15
 80075dc:	4a09      	ldr	r2, [pc, #36]	; (8007604 <HAL_RCC_GetHCLKFreq+0x54>)
 80075de:	5cd3      	ldrb	r3, [r2, r3]
 80075e0:	f003 031f 	and.w	r3, r3, #31
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	fa22 f303 	lsr.w	r3, r2, r3
 80075ea:	4a07      	ldr	r2, [pc, #28]	; (8007608 <HAL_RCC_GetHCLKFreq+0x58>)
 80075ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80075ee:	4a07      	ldr	r2, [pc, #28]	; (800760c <HAL_RCC_GetHCLKFreq+0x5c>)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80075f4:	4b04      	ldr	r3, [pc, #16]	; (8007608 <HAL_RCC_GetHCLKFreq+0x58>)
 80075f6:	681b      	ldr	r3, [r3, #0]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	58024400 	.word	0x58024400
 8007604:	0800e268 	.word	0x0800e268
 8007608:	24000004 	.word	0x24000004
 800760c:	24000000 	.word	0x24000000

08007610 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007614:	f7ff ffcc 	bl	80075b0 <HAL_RCC_GetHCLKFreq>
 8007618:	4602      	mov	r2, r0
 800761a:	4b06      	ldr	r3, [pc, #24]	; (8007634 <HAL_RCC_GetPCLK1Freq+0x24>)
 800761c:	69db      	ldr	r3, [r3, #28]
 800761e:	091b      	lsrs	r3, r3, #4
 8007620:	f003 0307 	and.w	r3, r3, #7
 8007624:	4904      	ldr	r1, [pc, #16]	; (8007638 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007626:	5ccb      	ldrb	r3, [r1, r3]
 8007628:	f003 031f 	and.w	r3, r3, #31
 800762c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007630:	4618      	mov	r0, r3
 8007632:	bd80      	pop	{r7, pc}
 8007634:	58024400 	.word	0x58024400
 8007638:	0800e268 	.word	0x0800e268

0800763c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007640:	f7ff ffb6 	bl	80075b0 <HAL_RCC_GetHCLKFreq>
 8007644:	4602      	mov	r2, r0
 8007646:	4b06      	ldr	r3, [pc, #24]	; (8007660 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	0a1b      	lsrs	r3, r3, #8
 800764c:	f003 0307 	and.w	r3, r3, #7
 8007650:	4904      	ldr	r1, [pc, #16]	; (8007664 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007652:	5ccb      	ldrb	r3, [r1, r3]
 8007654:	f003 031f 	and.w	r3, r3, #31
 8007658:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800765c:	4618      	mov	r0, r3
 800765e:	bd80      	pop	{r7, pc}
 8007660:	58024400 	.word	0x58024400
 8007664:	0800e268 	.word	0x0800e268

08007668 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007670:	2300      	movs	r3, #0
 8007672:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007674:	2300      	movs	r3, #0
 8007676:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d03f      	beq.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007688:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800768c:	d02a      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800768e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007692:	d824      	bhi.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007694:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007698:	d018      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800769a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800769e:	d81e      	bhi.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 80076a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076a8:	d007      	beq.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80076aa:	e018      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076ac:	4ba3      	ldr	r3, [pc, #652]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b0:	4aa2      	ldr	r2, [pc, #648]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80076b8:	e015      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	3304      	adds	r3, #4
 80076be:	2102      	movs	r1, #2
 80076c0:	4618      	mov	r0, r3
 80076c2:	f001 fff9 	bl	80096b8 <RCCEx_PLL2_Config>
 80076c6:	4603      	mov	r3, r0
 80076c8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80076ca:	e00c      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	3324      	adds	r3, #36	; 0x24
 80076d0:	2102      	movs	r1, #2
 80076d2:	4618      	mov	r0, r3
 80076d4:	f002 f8a2 	bl	800981c <RCCEx_PLL3_Config>
 80076d8:	4603      	mov	r3, r0
 80076da:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80076dc:	e003      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	75fb      	strb	r3, [r7, #23]
      break;
 80076e2:	e000      	b.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80076e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076e6:	7dfb      	ldrb	r3, [r7, #23]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d109      	bne.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80076ec:	4b93      	ldr	r3, [pc, #588]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80076f8:	4990      	ldr	r1, [pc, #576]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	650b      	str	r3, [r1, #80]	; 0x50
 80076fe:	e001      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007700:	7dfb      	ldrb	r3, [r7, #23]
 8007702:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800770c:	2b00      	cmp	r3, #0
 800770e:	d03d      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007714:	2b04      	cmp	r3, #4
 8007716:	d826      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007718:	a201      	add	r2, pc, #4	; (adr r2, 8007720 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800771a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771e:	bf00      	nop
 8007720:	08007735 	.word	0x08007735
 8007724:	08007743 	.word	0x08007743
 8007728:	08007755 	.word	0x08007755
 800772c:	0800776d 	.word	0x0800776d
 8007730:	0800776d 	.word	0x0800776d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007734:	4b81      	ldr	r3, [pc, #516]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	4a80      	ldr	r2, [pc, #512]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800773a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800773e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007740:	e015      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	3304      	adds	r3, #4
 8007746:	2100      	movs	r1, #0
 8007748:	4618      	mov	r0, r3
 800774a:	f001 ffb5 	bl	80096b8 <RCCEx_PLL2_Config>
 800774e:	4603      	mov	r3, r0
 8007750:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007752:	e00c      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3324      	adds	r3, #36	; 0x24
 8007758:	2100      	movs	r1, #0
 800775a:	4618      	mov	r0, r3
 800775c:	f002 f85e 	bl	800981c <RCCEx_PLL3_Config>
 8007760:	4603      	mov	r3, r0
 8007762:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007764:	e003      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	75fb      	strb	r3, [r7, #23]
      break;
 800776a:	e000      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800776c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800776e:	7dfb      	ldrb	r3, [r7, #23]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d109      	bne.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007774:	4b71      	ldr	r3, [pc, #452]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007778:	f023 0207 	bic.w	r2, r3, #7
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007780:	496e      	ldr	r1, [pc, #440]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007782:	4313      	orrs	r3, r2
 8007784:	650b      	str	r3, [r1, #80]	; 0x50
 8007786:	e001      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007788:	7dfb      	ldrb	r3, [r7, #23]
 800778a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007794:	2b00      	cmp	r3, #0
 8007796:	d042      	beq.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800779c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077a0:	d02b      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x192>
 80077a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077a6:	d825      	bhi.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80077a8:	2bc0      	cmp	r3, #192	; 0xc0
 80077aa:	d028      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x196>
 80077ac:	2bc0      	cmp	r3, #192	; 0xc0
 80077ae:	d821      	bhi.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80077b0:	2b80      	cmp	r3, #128	; 0x80
 80077b2:	d016      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80077b4:	2b80      	cmp	r3, #128	; 0x80
 80077b6:	d81d      	bhi.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d002      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80077bc:	2b40      	cmp	r3, #64	; 0x40
 80077be:	d007      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80077c0:	e018      	b.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077c2:	4b5e      	ldr	r3, [pc, #376]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80077c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c6:	4a5d      	ldr	r2, [pc, #372]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80077c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80077ce:	e017      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	3304      	adds	r3, #4
 80077d4:	2100      	movs	r1, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f001 ff6e 	bl	80096b8 <RCCEx_PLL2_Config>
 80077dc:	4603      	mov	r3, r0
 80077de:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80077e0:	e00e      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	3324      	adds	r3, #36	; 0x24
 80077e6:	2100      	movs	r1, #0
 80077e8:	4618      	mov	r0, r3
 80077ea:	f002 f817 	bl	800981c <RCCEx_PLL3_Config>
 80077ee:	4603      	mov	r3, r0
 80077f0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80077f2:	e005      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	75fb      	strb	r3, [r7, #23]
      break;
 80077f8:	e002      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80077fa:	bf00      	nop
 80077fc:	e000      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80077fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007800:	7dfb      	ldrb	r3, [r7, #23]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d109      	bne.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007806:	4b4d      	ldr	r3, [pc, #308]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800780a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007812:	494a      	ldr	r1, [pc, #296]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007814:	4313      	orrs	r3, r2
 8007816:	650b      	str	r3, [r1, #80]	; 0x50
 8007818:	e001      	b.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781a:	7dfb      	ldrb	r3, [r7, #23]
 800781c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007826:	2b00      	cmp	r3, #0
 8007828:	d049      	beq.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007830:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007834:	d030      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007836:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800783a:	d82a      	bhi.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800783c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007840:	d02c      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8007842:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007846:	d824      	bhi.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007848:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800784c:	d018      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800784e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007852:	d81e      	bhi.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007854:	2b00      	cmp	r3, #0
 8007856:	d003      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007858:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800785c:	d007      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800785e:	e018      	b.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007860:	4b36      	ldr	r3, [pc, #216]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007864:	4a35      	ldr	r2, [pc, #212]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007866:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800786a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800786c:	e017      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	3304      	adds	r3, #4
 8007872:	2100      	movs	r1, #0
 8007874:	4618      	mov	r0, r3
 8007876:	f001 ff1f 	bl	80096b8 <RCCEx_PLL2_Config>
 800787a:	4603      	mov	r3, r0
 800787c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800787e:	e00e      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3324      	adds	r3, #36	; 0x24
 8007884:	2100      	movs	r1, #0
 8007886:	4618      	mov	r0, r3
 8007888:	f001 ffc8 	bl	800981c <RCCEx_PLL3_Config>
 800788c:	4603      	mov	r3, r0
 800788e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007890:	e005      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	75fb      	strb	r3, [r7, #23]
      break;
 8007896:	e002      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007898:	bf00      	nop
 800789a:	e000      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800789c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800789e:	7dfb      	ldrb	r3, [r7, #23]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10a      	bne.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80078a4:	4b25      	ldr	r3, [pc, #148]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80078a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80078b2:	4922      	ldr	r1, [pc, #136]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	658b      	str	r3, [r1, #88]	; 0x58
 80078b8:	e001      	b.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078ba:	7dfb      	ldrb	r3, [r7, #23]
 80078bc:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d04b      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80078d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078d4:	d030      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80078d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078da:	d82a      	bhi.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80078dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80078e0:	d02e      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80078e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80078e6:	d824      	bhi.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80078e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078ec:	d018      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80078ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078f2:	d81e      	bhi.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d003      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80078f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80078fc:	d007      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80078fe:	e018      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007900:	4b0e      	ldr	r3, [pc, #56]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007904:	4a0d      	ldr	r2, [pc, #52]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800790a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800790c:	e019      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	3304      	adds	r3, #4
 8007912:	2100      	movs	r1, #0
 8007914:	4618      	mov	r0, r3
 8007916:	f001 fecf 	bl	80096b8 <RCCEx_PLL2_Config>
 800791a:	4603      	mov	r3, r0
 800791c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800791e:	e010      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	3324      	adds	r3, #36	; 0x24
 8007924:	2100      	movs	r1, #0
 8007926:	4618      	mov	r0, r3
 8007928:	f001 ff78 	bl	800981c <RCCEx_PLL3_Config>
 800792c:	4603      	mov	r3, r0
 800792e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007930:	e007      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	75fb      	strb	r3, [r7, #23]
      break;
 8007936:	e004      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8007938:	bf00      	nop
 800793a:	e002      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800793c:	58024400 	.word	0x58024400
      break;
 8007940:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007942:	7dfb      	ldrb	r3, [r7, #23]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d10a      	bne.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007948:	4b99      	ldr	r3, [pc, #612]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800794a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800794c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007956:	4996      	ldr	r1, [pc, #600]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007958:	4313      	orrs	r3, r2
 800795a:	658b      	str	r3, [r1, #88]	; 0x58
 800795c:	e001      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795e:	7dfb      	ldrb	r3, [r7, #23]
 8007960:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d032      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007972:	2b30      	cmp	r3, #48	; 0x30
 8007974:	d01c      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8007976:	2b30      	cmp	r3, #48	; 0x30
 8007978:	d817      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x342>
 800797a:	2b20      	cmp	r3, #32
 800797c:	d00c      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800797e:	2b20      	cmp	r3, #32
 8007980:	d813      	bhi.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x342>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d016      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8007986:	2b10      	cmp	r3, #16
 8007988:	d10f      	bne.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800798a:	4b89      	ldr	r3, [pc, #548]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800798c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800798e:	4a88      	ldr	r2, [pc, #544]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007994:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007996:	e00e      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	3304      	adds	r3, #4
 800799c:	2102      	movs	r1, #2
 800799e:	4618      	mov	r0, r3
 80079a0:	f001 fe8a 	bl	80096b8 <RCCEx_PLL2_Config>
 80079a4:	4603      	mov	r3, r0
 80079a6:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80079a8:	e005      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	75fb      	strb	r3, [r7, #23]
      break;
 80079ae:	e002      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80079b0:	bf00      	nop
 80079b2:	e000      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80079b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079b6:	7dfb      	ldrb	r3, [r7, #23]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d109      	bne.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80079bc:	4b7c      	ldr	r3, [pc, #496]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80079be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079c8:	4979      	ldr	r1, [pc, #484]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80079ce:	e001      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d0:	7dfb      	ldrb	r3, [r7, #23]
 80079d2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d047      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079e8:	d030      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80079ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079ee:	d82a      	bhi.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80079f0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80079f4:	d02c      	beq.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80079f6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80079fa:	d824      	bhi.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80079fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a00:	d018      	beq.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8007a02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a06:	d81e      	bhi.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d003      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8007a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a10:	d007      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8007a12:	e018      	b.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a14:	4b66      	ldr	r3, [pc, #408]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a18:	4a65      	ldr	r2, [pc, #404]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a20:	e017      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	3304      	adds	r3, #4
 8007a26:	2100      	movs	r1, #0
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f001 fe45 	bl	80096b8 <RCCEx_PLL2_Config>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a32:	e00e      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	3324      	adds	r3, #36	; 0x24
 8007a38:	2100      	movs	r1, #0
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f001 feee 	bl	800981c <RCCEx_PLL3_Config>
 8007a40:	4603      	mov	r3, r0
 8007a42:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a44:	e005      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	75fb      	strb	r3, [r7, #23]
      break;
 8007a4a:	e002      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8007a4c:	bf00      	nop
 8007a4e:	e000      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8007a50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a52:	7dfb      	ldrb	r3, [r7, #23]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d109      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007a58:	4b55      	ldr	r3, [pc, #340]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a5c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a64:	4952      	ldr	r1, [pc, #328]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	650b      	str	r3, [r1, #80]	; 0x50
 8007a6a:	e001      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a6c:	7dfb      	ldrb	r3, [r7, #23]
 8007a6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d049      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a84:	d02e      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007a86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a8a:	d828      	bhi.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007a8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007a90:	d02a      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8007a92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007a96:	d822      	bhi.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007a98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007a9c:	d026      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x484>
 8007a9e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007aa2:	d81c      	bhi.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007aa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007aa8:	d010      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x464>
 8007aaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007aae:	d816      	bhi.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d01d      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8007ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ab8:	d111      	bne.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	3304      	adds	r3, #4
 8007abe:	2101      	movs	r1, #1
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f001 fdf9 	bl	80096b8 <RCCEx_PLL2_Config>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007aca:	e012      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	3324      	adds	r3, #36	; 0x24
 8007ad0:	2101      	movs	r1, #1
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f001 fea2 	bl	800981c <RCCEx_PLL3_Config>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007adc:	e009      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae2:	e006      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007ae4:	bf00      	nop
 8007ae6:	e004      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007ae8:	bf00      	nop
 8007aea:	e002      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007aec:	bf00      	nop
 8007aee:	e000      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007af0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d109      	bne.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007af8:	4b2d      	ldr	r3, [pc, #180]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007afc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b04:	492a      	ldr	r1, [pc, #168]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	650b      	str	r3, [r1, #80]	; 0x50
 8007b0a:	e001      	b.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b0c:	7dfb      	ldrb	r3, [r7, #23]
 8007b0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d04d      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007b22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b26:	d02e      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8007b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b2c:	d828      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b32:	d02a      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8007b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b38:	d822      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007b3a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b3e:	d026      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007b40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b44:	d81c      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007b46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b4a:	d010      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007b4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b50:	d816      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d01d      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8007b56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b5a:	d111      	bne.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	3304      	adds	r3, #4
 8007b60:	2101      	movs	r1, #1
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 fda8 	bl	80096b8 <RCCEx_PLL2_Config>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007b6c:	e012      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	3324      	adds	r3, #36	; 0x24
 8007b72:	2101      	movs	r1, #1
 8007b74:	4618      	mov	r0, r3
 8007b76:	f001 fe51 	bl	800981c <RCCEx_PLL3_Config>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007b7e:	e009      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	75fb      	strb	r3, [r7, #23]
      break;
 8007b84:	e006      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007b86:	bf00      	nop
 8007b88:	e004      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007b8a:	bf00      	nop
 8007b8c:	e002      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007b8e:	bf00      	nop
 8007b90:	e000      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007b92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b94:	7dfb      	ldrb	r3, [r7, #23]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10c      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007b9a:	4b05      	ldr	r3, [pc, #20]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b9e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007ba8:	4901      	ldr	r1, [pc, #4]	; (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	658b      	str	r3, [r1, #88]	; 0x58
 8007bae:	e003      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007bb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb4:	7dfb      	ldrb	r3, [r7, #23]
 8007bb6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d02f      	beq.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bcc:	d00e      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x584>
 8007bce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bd2:	d814      	bhi.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x596>
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d015      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8007bd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bdc:	d10f      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bde:	4baf      	ldr	r3, [pc, #700]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be2:	4aae      	ldr	r2, [pc, #696]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007be8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007bea:	e00c      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3304      	adds	r3, #4
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f001 fd60 	bl	80096b8 <RCCEx_PLL2_Config>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007bfc:	e003      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	75fb      	strb	r3, [r7, #23]
      break;
 8007c02:	e000      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8007c04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d109      	bne.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c0c:	4ba3      	ldr	r3, [pc, #652]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c10:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c18:	49a0      	ldr	r1, [pc, #640]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	650b      	str	r3, [r1, #80]	; 0x50
 8007c1e:	e001      	b.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c20:	7dfb      	ldrb	r3, [r7, #23]
 8007c22:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d032      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c34:	2b03      	cmp	r3, #3
 8007c36:	d81b      	bhi.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c38:	a201      	add	r2, pc, #4	; (adr r2, 8007c40 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8007c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c3e:	bf00      	nop
 8007c40:	08007c77 	.word	0x08007c77
 8007c44:	08007c51 	.word	0x08007c51
 8007c48:	08007c5f 	.word	0x08007c5f
 8007c4c:	08007c77 	.word	0x08007c77
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c50:	4b92      	ldr	r3, [pc, #584]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c54:	4a91      	ldr	r2, [pc, #580]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007c5c:	e00c      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	3304      	adds	r3, #4
 8007c62:	2102      	movs	r1, #2
 8007c64:	4618      	mov	r0, r3
 8007c66:	f001 fd27 	bl	80096b8 <RCCEx_PLL2_Config>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007c6e:	e003      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	75fb      	strb	r3, [r7, #23]
      break;
 8007c74:	e000      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007c76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c78:	7dfb      	ldrb	r3, [r7, #23]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d109      	bne.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007c7e:	4b87      	ldr	r3, [pc, #540]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c82:	f023 0203 	bic.w	r2, r3, #3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c8a:	4984      	ldr	r1, [pc, #528]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007c90:	e001      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
 8007c94:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f000 8086 	beq.w	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ca4:	4b7e      	ldr	r3, [pc, #504]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a7d      	ldr	r2, [pc, #500]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007cb0:	f7fb fe96 	bl	80039e0 <HAL_GetTick>
 8007cb4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cb6:	e009      	b.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cb8:	f7fb fe92 	bl	80039e0 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b64      	cmp	r3, #100	; 0x64
 8007cc4:	d902      	bls.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	75fb      	strb	r3, [r7, #23]
        break;
 8007cca:	e005      	b.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ccc:	4b74      	ldr	r3, [pc, #464]	; (8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d0ef      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007cd8:	7dfb      	ldrb	r3, [r7, #23]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d166      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007cde:	4b6f      	ldr	r3, [pc, #444]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007ce0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007ce8:	4053      	eors	r3, r2
 8007cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d013      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007cf2:	4b6a      	ldr	r3, [pc, #424]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cfa:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007cfc:	4b67      	ldr	r3, [pc, #412]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d00:	4a66      	ldr	r2, [pc, #408]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d06:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d08:	4b64      	ldr	r3, [pc, #400]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d0c:	4a63      	ldr	r2, [pc, #396]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d12:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007d14:	4a61      	ldr	r2, [pc, #388]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d24:	d115      	bne.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d26:	f7fb fe5b 	bl	80039e0 <HAL_GetTick>
 8007d2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d2c:	e00b      	b.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d2e:	f7fb fe57 	bl	80039e0 <HAL_GetTick>
 8007d32:	4602      	mov	r2, r0
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d902      	bls.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	75fb      	strb	r3, [r7, #23]
            break;
 8007d44:	e005      	b.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d46:	4b55      	ldr	r3, [pc, #340]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d0ed      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007d52:	7dfb      	ldrb	r3, [r7, #23]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d126      	bne.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d66:	d10d      	bne.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007d68:	4b4c      	ldr	r3, [pc, #304]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d76:	0919      	lsrs	r1, r3, #4
 8007d78:	4b4a      	ldr	r3, [pc, #296]	; (8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8007d7a:	400b      	ands	r3, r1
 8007d7c:	4947      	ldr	r1, [pc, #284]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	610b      	str	r3, [r1, #16]
 8007d82:	e005      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007d84:	4b45      	ldr	r3, [pc, #276]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	4a44      	ldr	r2, [pc, #272]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d8a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007d8e:	6113      	str	r3, [r2, #16]
 8007d90:	4b42      	ldr	r3, [pc, #264]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007d92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d9e:	493f      	ldr	r1, [pc, #252]	; (8007e9c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007da0:	4313      	orrs	r3, r2
 8007da2:	670b      	str	r3, [r1, #112]	; 0x70
 8007da4:	e004      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007da6:	7dfb      	ldrb	r3, [r7, #23]
 8007da8:	75bb      	strb	r3, [r7, #22]
 8007daa:	e001      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dac:	7dfb      	ldrb	r3, [r7, #23]
 8007dae:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0301 	and.w	r3, r3, #1
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8085 	beq.w	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dc2:	2b28      	cmp	r3, #40	; 0x28
 8007dc4:	d866      	bhi.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007dc6:	a201      	add	r2, pc, #4	; (adr r2, 8007dcc <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dcc:	08007ea9 	.word	0x08007ea9
 8007dd0:	08007e95 	.word	0x08007e95
 8007dd4:	08007e95 	.word	0x08007e95
 8007dd8:	08007e95 	.word	0x08007e95
 8007ddc:	08007e95 	.word	0x08007e95
 8007de0:	08007e95 	.word	0x08007e95
 8007de4:	08007e95 	.word	0x08007e95
 8007de8:	08007e95 	.word	0x08007e95
 8007dec:	08007e71 	.word	0x08007e71
 8007df0:	08007e95 	.word	0x08007e95
 8007df4:	08007e95 	.word	0x08007e95
 8007df8:	08007e95 	.word	0x08007e95
 8007dfc:	08007e95 	.word	0x08007e95
 8007e00:	08007e95 	.word	0x08007e95
 8007e04:	08007e95 	.word	0x08007e95
 8007e08:	08007e95 	.word	0x08007e95
 8007e0c:	08007e83 	.word	0x08007e83
 8007e10:	08007e95 	.word	0x08007e95
 8007e14:	08007e95 	.word	0x08007e95
 8007e18:	08007e95 	.word	0x08007e95
 8007e1c:	08007e95 	.word	0x08007e95
 8007e20:	08007e95 	.word	0x08007e95
 8007e24:	08007e95 	.word	0x08007e95
 8007e28:	08007e95 	.word	0x08007e95
 8007e2c:	08007ea9 	.word	0x08007ea9
 8007e30:	08007e95 	.word	0x08007e95
 8007e34:	08007e95 	.word	0x08007e95
 8007e38:	08007e95 	.word	0x08007e95
 8007e3c:	08007e95 	.word	0x08007e95
 8007e40:	08007e95 	.word	0x08007e95
 8007e44:	08007e95 	.word	0x08007e95
 8007e48:	08007e95 	.word	0x08007e95
 8007e4c:	08007ea9 	.word	0x08007ea9
 8007e50:	08007e95 	.word	0x08007e95
 8007e54:	08007e95 	.word	0x08007e95
 8007e58:	08007e95 	.word	0x08007e95
 8007e5c:	08007e95 	.word	0x08007e95
 8007e60:	08007e95 	.word	0x08007e95
 8007e64:	08007e95 	.word	0x08007e95
 8007e68:	08007e95 	.word	0x08007e95
 8007e6c:	08007ea9 	.word	0x08007ea9
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3304      	adds	r3, #4
 8007e74:	2101      	movs	r1, #1
 8007e76:	4618      	mov	r0, r3
 8007e78:	f001 fc1e 	bl	80096b8 <RCCEx_PLL2_Config>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007e80:	e013      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3324      	adds	r3, #36	; 0x24
 8007e86:	2101      	movs	r1, #1
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f001 fcc7 	bl	800981c <RCCEx_PLL3_Config>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007e92:	e00a      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	75fb      	strb	r3, [r7, #23]
      break;
 8007e98:	e007      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007e9a:	bf00      	nop
 8007e9c:	58024400 	.word	0x58024400
 8007ea0:	58024800 	.word	0x58024800
 8007ea4:	00ffffcf 	.word	0x00ffffcf
      break;
 8007ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007eaa:	7dfb      	ldrb	r3, [r7, #23]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d109      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007eb0:	4b96      	ldr	r3, [pc, #600]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ebc:	4993      	ldr	r1, [pc, #588]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	654b      	str	r3, [r1, #84]	; 0x54
 8007ec2:	e001      	b.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec4:	7dfb      	ldrb	r3, [r7, #23]
 8007ec6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 0302 	and.w	r3, r3, #2
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d038      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ed8:	2b05      	cmp	r3, #5
 8007eda:	d821      	bhi.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007edc:	a201      	add	r2, pc, #4	; (adr r2, 8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8007ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee2:	bf00      	nop
 8007ee4:	08007f27 	.word	0x08007f27
 8007ee8:	08007efd 	.word	0x08007efd
 8007eec:	08007f0f 	.word	0x08007f0f
 8007ef0:	08007f27 	.word	0x08007f27
 8007ef4:	08007f27 	.word	0x08007f27
 8007ef8:	08007f27 	.word	0x08007f27
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	3304      	adds	r3, #4
 8007f00:	2101      	movs	r1, #1
 8007f02:	4618      	mov	r0, r3
 8007f04:	f001 fbd8 	bl	80096b8 <RCCEx_PLL2_Config>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007f0c:	e00c      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	3324      	adds	r3, #36	; 0x24
 8007f12:	2101      	movs	r1, #1
 8007f14:	4618      	mov	r0, r3
 8007f16:	f001 fc81 	bl	800981c <RCCEx_PLL3_Config>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007f1e:	e003      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	75fb      	strb	r3, [r7, #23]
      break;
 8007f24:	e000      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8007f26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f28:	7dfb      	ldrb	r3, [r7, #23]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d109      	bne.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007f2e:	4b77      	ldr	r3, [pc, #476]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f32:	f023 0207 	bic.w	r2, r3, #7
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f3a:	4974      	ldr	r1, [pc, #464]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	654b      	str	r3, [r1, #84]	; 0x54
 8007f40:	e001      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
 8007f44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0304 	and.w	r3, r3, #4
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d03a      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f58:	2b05      	cmp	r3, #5
 8007f5a:	d821      	bhi.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8007f5c:	a201      	add	r2, pc, #4	; (adr r2, 8007f64 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8007f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f62:	bf00      	nop
 8007f64:	08007fa7 	.word	0x08007fa7
 8007f68:	08007f7d 	.word	0x08007f7d
 8007f6c:	08007f8f 	.word	0x08007f8f
 8007f70:	08007fa7 	.word	0x08007fa7
 8007f74:	08007fa7 	.word	0x08007fa7
 8007f78:	08007fa7 	.word	0x08007fa7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	3304      	adds	r3, #4
 8007f80:	2101      	movs	r1, #1
 8007f82:	4618      	mov	r0, r3
 8007f84:	f001 fb98 	bl	80096b8 <RCCEx_PLL2_Config>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007f8c:	e00c      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	3324      	adds	r3, #36	; 0x24
 8007f92:	2101      	movs	r1, #1
 8007f94:	4618      	mov	r0, r3
 8007f96:	f001 fc41 	bl	800981c <RCCEx_PLL3_Config>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007f9e:	e003      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	75fb      	strb	r3, [r7, #23]
      break;
 8007fa4:	e000      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8007fa6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007fa8:	7dfb      	ldrb	r3, [r7, #23]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10a      	bne.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fae:	4b57      	ldr	r3, [pc, #348]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb2:	f023 0207 	bic.w	r2, r3, #7
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fbc:	4953      	ldr	r1, [pc, #332]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	658b      	str	r3, [r1, #88]	; 0x58
 8007fc2:	e001      	b.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fc4:	7dfb      	ldrb	r3, [r7, #23]
 8007fc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 0320 	and.w	r3, r3, #32
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d04b      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fde:	d02e      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007fe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fe4:	d828      	bhi.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fea:	d02a      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8007fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ff0:	d822      	bhi.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007ff2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ff6:	d026      	beq.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007ff8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ffc:	d81c      	bhi.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007ffe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008002:	d010      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008004:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008008:	d816      	bhi.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800800a:	2b00      	cmp	r3, #0
 800800c:	d01d      	beq.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800800e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008012:	d111      	bne.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	3304      	adds	r3, #4
 8008018:	2100      	movs	r1, #0
 800801a:	4618      	mov	r0, r3
 800801c:	f001 fb4c 	bl	80096b8 <RCCEx_PLL2_Config>
 8008020:	4603      	mov	r3, r0
 8008022:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008024:	e012      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	3324      	adds	r3, #36	; 0x24
 800802a:	2102      	movs	r1, #2
 800802c:	4618      	mov	r0, r3
 800802e:	f001 fbf5 	bl	800981c <RCCEx_PLL3_Config>
 8008032:	4603      	mov	r3, r0
 8008034:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008036:	e009      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	75fb      	strb	r3, [r7, #23]
      break;
 800803c:	e006      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800803e:	bf00      	nop
 8008040:	e004      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008042:	bf00      	nop
 8008044:	e002      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008046:	bf00      	nop
 8008048:	e000      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800804a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800804c:	7dfb      	ldrb	r3, [r7, #23]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10a      	bne.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008052:	4b2e      	ldr	r3, [pc, #184]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008056:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008060:	492a      	ldr	r1, [pc, #168]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008062:	4313      	orrs	r3, r2
 8008064:	654b      	str	r3, [r1, #84]	; 0x54
 8008066:	e001      	b.n	800806c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008068:	7dfb      	ldrb	r3, [r7, #23]
 800806a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008074:	2b00      	cmp	r3, #0
 8008076:	d04d      	beq.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800807e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008082:	d02e      	beq.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008084:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008088:	d828      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800808a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800808e:	d02a      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008094:	d822      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008096:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800809a:	d026      	beq.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800809c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080a0:	d81c      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80080a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080a6:	d010      	beq.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80080a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080ac:	d816      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d01d      	beq.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0xa86>
 80080b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080b6:	d111      	bne.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	3304      	adds	r3, #4
 80080bc:	2100      	movs	r1, #0
 80080be:	4618      	mov	r0, r3
 80080c0:	f001 fafa 	bl	80096b8 <RCCEx_PLL2_Config>
 80080c4:	4603      	mov	r3, r0
 80080c6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80080c8:	e012      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	3324      	adds	r3, #36	; 0x24
 80080ce:	2102      	movs	r1, #2
 80080d0:	4618      	mov	r0, r3
 80080d2:	f001 fba3 	bl	800981c <RCCEx_PLL3_Config>
 80080d6:	4603      	mov	r3, r0
 80080d8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80080da:	e009      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	75fb      	strb	r3, [r7, #23]
      break;
 80080e0:	e006      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80080e2:	bf00      	nop
 80080e4:	e004      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80080e6:	bf00      	nop
 80080e8:	e002      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80080ea:	bf00      	nop
 80080ec:	e000      	b.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80080ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080f0:	7dfb      	ldrb	r3, [r7, #23]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10c      	bne.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80080f6:	4b05      	ldr	r3, [pc, #20]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80080f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080fa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008104:	4901      	ldr	r1, [pc, #4]	; (800810c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008106:	4313      	orrs	r3, r2
 8008108:	658b      	str	r3, [r1, #88]	; 0x58
 800810a:	e003      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800810c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008110:	7dfb      	ldrb	r3, [r7, #23]
 8008112:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800811c:	2b00      	cmp	r3, #0
 800811e:	d04b      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008126:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800812a:	d02e      	beq.n	800818a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800812c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008130:	d828      	bhi.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008136:	d02a      	beq.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800813c:	d822      	bhi.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800813e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008142:	d026      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8008144:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008148:	d81c      	bhi.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800814a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800814e:	d010      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8008150:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008154:	d816      	bhi.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008156:	2b00      	cmp	r3, #0
 8008158:	d01d      	beq.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800815a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800815e:	d111      	bne.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	3304      	adds	r3, #4
 8008164:	2100      	movs	r1, #0
 8008166:	4618      	mov	r0, r3
 8008168:	f001 faa6 	bl	80096b8 <RCCEx_PLL2_Config>
 800816c:	4603      	mov	r3, r0
 800816e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008170:	e012      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	3324      	adds	r3, #36	; 0x24
 8008176:	2102      	movs	r1, #2
 8008178:	4618      	mov	r0, r3
 800817a:	f001 fb4f 	bl	800981c <RCCEx_PLL3_Config>
 800817e:	4603      	mov	r3, r0
 8008180:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008182:	e009      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	75fb      	strb	r3, [r7, #23]
      break;
 8008188:	e006      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800818a:	bf00      	nop
 800818c:	e004      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800818e:	bf00      	nop
 8008190:	e002      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008192:	bf00      	nop
 8008194:	e000      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008196:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008198:	7dfb      	ldrb	r3, [r7, #23]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10a      	bne.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800819e:	4b9d      	ldr	r3, [pc, #628]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80081ac:	4999      	ldr	r1, [pc, #612]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	658b      	str	r3, [r1, #88]	; 0x58
 80081b2:	e001      	b.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
 80081b6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 0308 	and.w	r3, r3, #8
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d01a      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081ce:	d10a      	bne.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3324      	adds	r3, #36	; 0x24
 80081d4:	2102      	movs	r1, #2
 80081d6:	4618      	mov	r0, r3
 80081d8:	f001 fb20 	bl	800981c <RCCEx_PLL3_Config>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d001      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80081e6:	4b8b      	ldr	r3, [pc, #556]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081f4:	4987      	ldr	r1, [pc, #540]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0310 	and.w	r3, r3, #16
 8008202:	2b00      	cmp	r3, #0
 8008204:	d01a      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800820c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008210:	d10a      	bne.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	3324      	adds	r3, #36	; 0x24
 8008216:	2102      	movs	r1, #2
 8008218:	4618      	mov	r0, r3
 800821a:	f001 faff 	bl	800981c <RCCEx_PLL3_Config>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d001      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008228:	4b7a      	ldr	r3, [pc, #488]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800822a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800822c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008236:	4977      	ldr	r1, [pc, #476]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008238:	4313      	orrs	r3, r2
 800823a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d034      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800824e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008252:	d01d      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008254:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008258:	d817      	bhi.n	800828a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800825a:	2b00      	cmp	r3, #0
 800825c:	d003      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800825e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008262:	d009      	beq.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008264:	e011      	b.n	800828a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	3304      	adds	r3, #4
 800826a:	2100      	movs	r1, #0
 800826c:	4618      	mov	r0, r3
 800826e:	f001 fa23 	bl	80096b8 <RCCEx_PLL2_Config>
 8008272:	4603      	mov	r3, r0
 8008274:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008276:	e00c      	b.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	3324      	adds	r3, #36	; 0x24
 800827c:	2102      	movs	r1, #2
 800827e:	4618      	mov	r0, r3
 8008280:	f001 facc 	bl	800981c <RCCEx_PLL3_Config>
 8008284:	4603      	mov	r3, r0
 8008286:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008288:	e003      	b.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	75fb      	strb	r3, [r7, #23]
      break;
 800828e:	e000      	b.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008290:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008292:	7dfb      	ldrb	r3, [r7, #23]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d10a      	bne.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008298:	4b5e      	ldr	r3, [pc, #376]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800829a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800829c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80082a6:	495b      	ldr	r1, [pc, #364]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80082a8:	4313      	orrs	r3, r2
 80082aa:	658b      	str	r3, [r1, #88]	; 0x58
 80082ac:	e001      	b.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ae:	7dfb      	ldrb	r3, [r7, #23]
 80082b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d033      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80082c8:	d01c      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 80082ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80082ce:	d816      	bhi.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80082d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082d4:	d003      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80082d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80082da:	d007      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0xc84>
 80082dc:	e00f      	b.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082de:	4b4d      	ldr	r3, [pc, #308]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80082e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e2:	4a4c      	ldr	r2, [pc, #304]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80082e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80082e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80082ea:	e00c      	b.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	3324      	adds	r3, #36	; 0x24
 80082f0:	2101      	movs	r1, #1
 80082f2:	4618      	mov	r0, r3
 80082f4:	f001 fa92 	bl	800981c <RCCEx_PLL3_Config>
 80082f8:	4603      	mov	r3, r0
 80082fa:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80082fc:	e003      	b.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	75fb      	strb	r3, [r7, #23]
      break;
 8008302:	e000      	b.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8008304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008306:	7dfb      	ldrb	r3, [r7, #23]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800830c:	4b41      	ldr	r3, [pc, #260]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800830e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008310:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800831a:	493e      	ldr	r1, [pc, #248]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800831c:	4313      	orrs	r3, r2
 800831e:	654b      	str	r3, [r1, #84]	; 0x54
 8008320:	e001      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008322:	7dfb      	ldrb	r3, [r7, #23]
 8008324:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d029      	beq.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800833a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800833e:	d007      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8008340:	e00f      	b.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008342:	4b34      	ldr	r3, [pc, #208]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008346:	4a33      	ldr	r2, [pc, #204]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800834c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800834e:	e00b      	b.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	3304      	adds	r3, #4
 8008354:	2102      	movs	r1, #2
 8008356:	4618      	mov	r0, r3
 8008358:	f001 f9ae 	bl	80096b8 <RCCEx_PLL2_Config>
 800835c:	4603      	mov	r3, r0
 800835e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008360:	e002      	b.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	75fb      	strb	r3, [r7, #23]
      break;
 8008366:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008368:	7dfb      	ldrb	r3, [r7, #23]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d109      	bne.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800836e:	4b29      	ldr	r3, [pc, #164]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008372:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800837a:	4926      	ldr	r1, [pc, #152]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800837c:	4313      	orrs	r3, r2
 800837e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008380:	e001      	b.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008382:	7dfb      	ldrb	r3, [r7, #23]
 8008384:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	3324      	adds	r3, #36	; 0x24
 8008396:	2102      	movs	r1, #2
 8008398:	4618      	mov	r0, r3
 800839a:	f001 fa3f 	bl	800981c <RCCEx_PLL3_Config>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d033      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083bc:	d017      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80083be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083c2:	d811      	bhi.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80083c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083c8:	d013      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80083ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083ce:	d80b      	bhi.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d010      	beq.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80083d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083d8:	d106      	bne.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083da:	4b0e      	ldr	r3, [pc, #56]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80083dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083de:	4a0d      	ldr	r2, [pc, #52]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80083e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80083e6:	e007      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	75fb      	strb	r3, [r7, #23]
      break;
 80083ec:	e004      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80083ee:	bf00      	nop
 80083f0:	e002      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80083f2:	bf00      	nop
 80083f4:	e000      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80083f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083f8:	7dfb      	ldrb	r3, [r7, #23]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10c      	bne.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80083fe:	4b05      	ldr	r3, [pc, #20]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008402:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800840a:	4902      	ldr	r1, [pc, #8]	; (8008414 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800840c:	4313      	orrs	r3, r2
 800840e:	654b      	str	r3, [r1, #84]	; 0x54
 8008410:	e004      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8008412:	bf00      	nop
 8008414:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008418:	7dfb      	ldrb	r3, [r7, #23]
 800841a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008424:	2b00      	cmp	r3, #0
 8008426:	d008      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008428:	4b31      	ldr	r3, [pc, #196]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800842a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008434:	492e      	ldr	r1, [pc, #184]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008436:	4313      	orrs	r3, r2
 8008438:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d009      	beq.n	800845a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008446:	4b2a      	ldr	r3, [pc, #168]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008454:	4926      	ldr	r1, [pc, #152]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008456:	4313      	orrs	r3, r2
 8008458:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d008      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008466:	4b22      	ldr	r3, [pc, #136]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800846a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008472:	491f      	ldr	r1, [pc, #124]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008474:	4313      	orrs	r3, r2
 8008476:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00d      	beq.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008484:	4b1a      	ldr	r3, [pc, #104]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	4a19      	ldr	r2, [pc, #100]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800848a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800848e:	6113      	str	r3, [r2, #16]
 8008490:	4b17      	ldr	r3, [pc, #92]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008492:	691a      	ldr	r2, [r3, #16]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800849a:	4915      	ldr	r1, [pc, #84]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800849c:	4313      	orrs	r3, r2
 800849e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	da08      	bge.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80084a8:	4b11      	ldr	r3, [pc, #68]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80084aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084ac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b4:	490e      	ldr	r1, [pc, #56]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80084b6:	4313      	orrs	r3, r2
 80084b8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d009      	beq.n	80084da <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80084c6:	4b0a      	ldr	r3, [pc, #40]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80084c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084d4:	4906      	ldr	r1, [pc, #24]	; (80084f0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80084d6:	4313      	orrs	r3, r2
 80084d8:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80084da:	7dbb      	ldrb	r3, [r7, #22]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80084e0:	2300      	movs	r3, #0
 80084e2:	e000      	b.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80084e4:	2301      	movs	r3, #1
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3718      	adds	r7, #24
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	58024400 	.word	0x58024400

080084f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b090      	sub	sp, #64	; 0x40
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008502:	f040 8095 	bne.w	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8008506:	4b97      	ldr	r3, [pc, #604]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008508:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800850a:	f003 0307 	and.w	r3, r3, #7
 800850e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008512:	2b04      	cmp	r3, #4
 8008514:	f200 8088 	bhi.w	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008518:	a201      	add	r2, pc, #4	; (adr r2, 8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800851a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851e:	bf00      	nop
 8008520:	08008535 	.word	0x08008535
 8008524:	0800855d 	.word	0x0800855d
 8008528:	08008585 	.word	0x08008585
 800852c:	08008621 	.word	0x08008621
 8008530:	080085ad 	.word	0x080085ad
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008534:	4b8b      	ldr	r3, [pc, #556]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800853c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008540:	d108      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008546:	4618      	mov	r0, r3
 8008548:	f000 ff64 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800854c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008550:	f000 bc94 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008554:	2300      	movs	r3, #0
 8008556:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008558:	f000 bc90 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800855c:	4b81      	ldr	r3, [pc, #516]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008564:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008568:	d108      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800856a:	f107 0318 	add.w	r3, r7, #24
 800856e:	4618      	mov	r0, r3
 8008570:	f000 fca8 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008578:	f000 bc80 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008580:	f000 bc7c 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008584:	4b77      	ldr	r3, [pc, #476]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800858c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008590:	d108      	bne.n	80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008592:	f107 030c 	add.w	r3, r7, #12
 8008596:	4618      	mov	r0, r3
 8008598:	f000 fde8 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80085a0:	f000 bc6c 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80085a4:	2300      	movs	r3, #0
 80085a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085a8:	f000 bc68 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80085ac:	4b6d      	ldr	r3, [pc, #436]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80085b4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085b6:	4b6b      	ldr	r3, [pc, #428]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b04      	cmp	r3, #4
 80085c0:	d10c      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 80085c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d109      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80085c8:	4b66      	ldr	r3, [pc, #408]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	08db      	lsrs	r3, r3, #3
 80085ce:	f003 0303 	and.w	r3, r3, #3
 80085d2:	4a65      	ldr	r2, [pc, #404]	; (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80085d4:	fa22 f303 	lsr.w	r3, r2, r3
 80085d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085da:	e01f      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085dc:	4b61      	ldr	r3, [pc, #388]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085e8:	d106      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 80085ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085f0:	d102      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80085f2:	4b5e      	ldr	r3, [pc, #376]	; (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80085f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085f6:	e011      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085f8:	4b5a      	ldr	r3, [pc, #360]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008600:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008604:	d106      	bne.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8008606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008608:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800860c:	d102      	bne.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800860e:	4b58      	ldr	r3, [pc, #352]	; (8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008610:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008612:	e003      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008618:	f000 bc30 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800861c:	f000 bc2e 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008620:	4b54      	ldr	r3, [pc, #336]	; (8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8008622:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008624:	f000 bc2a 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8008628:	2300      	movs	r3, #0
 800862a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800862c:	f000 bc26 	b.w	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008636:	f040 809f 	bne.w	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800863a:	4b4a      	ldr	r3, [pc, #296]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800863c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800863e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8008642:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800864a:	d04d      	beq.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800864c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008652:	f200 8084 	bhi.w	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008658:	2bc0      	cmp	r3, #192	; 0xc0
 800865a:	d07d      	beq.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800865c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865e:	2bc0      	cmp	r3, #192	; 0xc0
 8008660:	d87d      	bhi.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008664:	2b80      	cmp	r3, #128	; 0x80
 8008666:	d02d      	beq.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8008668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866a:	2b80      	cmp	r3, #128	; 0x80
 800866c:	d877      	bhi.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800866e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008670:	2b00      	cmp	r3, #0
 8008672:	d003      	beq.n	800867c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8008674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008676:	2b40      	cmp	r3, #64	; 0x40
 8008678:	d012      	beq.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800867a:	e070      	b.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800867c:	4b39      	ldr	r3, [pc, #228]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008684:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008688:	d107      	bne.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800868a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800868e:	4618      	mov	r0, r3
 8008690:	f000 fec0 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008696:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008698:	e3f0      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800869a:	2300      	movs	r3, #0
 800869c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800869e:	e3ed      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086a0:	4b30      	ldr	r3, [pc, #192]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086ac:	d107      	bne.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086ae:	f107 0318 	add.w	r3, r7, #24
 80086b2:	4618      	mov	r0, r3
 80086b4:	f000 fc06 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80086bc:	e3de      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80086be:	2300      	movs	r3, #0
 80086c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086c2:	e3db      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086c4:	4b27      	ldr	r3, [pc, #156]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086d0:	d107      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086d2:	f107 030c 	add.w	r3, r7, #12
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 fd48 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80086e0:	e3cc      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80086e2:	2300      	movs	r3, #0
 80086e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086e6:	e3c9      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80086e8:	4b1e      	ldr	r3, [pc, #120]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80086f0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086f2:	4b1c      	ldr	r3, [pc, #112]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0304 	and.w	r3, r3, #4
 80086fa:	2b04      	cmp	r3, #4
 80086fc:	d10c      	bne.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 80086fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008700:	2b00      	cmp	r3, #0
 8008702:	d109      	bne.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008704:	4b17      	ldr	r3, [pc, #92]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	08db      	lsrs	r3, r3, #3
 800870a:	f003 0303 	and.w	r3, r3, #3
 800870e:	4a16      	ldr	r2, [pc, #88]	; (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008710:	fa22 f303 	lsr.w	r3, r2, r3
 8008714:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008716:	e01e      	b.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008718:	4b12      	ldr	r3, [pc, #72]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008720:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008724:	d106      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800872c:	d102      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800872e:	4b0f      	ldr	r3, [pc, #60]	; (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008730:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008732:	e010      	b.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008734:	4b0b      	ldr	r3, [pc, #44]	; (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800873c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008740:	d106      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8008742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008744:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008748:	d102      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800874a:	4b09      	ldr	r3, [pc, #36]	; (8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800874c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800874e:	e002      	b.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008754:	e392      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8008756:	e391      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008758:	4b06      	ldr	r3, [pc, #24]	; (8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800875a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800875c:	e38e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800875e:	2300      	movs	r3, #0
 8008760:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008762:	e38b      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8008764:	58024400 	.word	0x58024400
 8008768:	03d09000 	.word	0x03d09000
 800876c:	003d0900 	.word	0x003d0900
 8008770:	017d7840 	.word	0x017d7840
 8008774:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800877e:	f040 809c 	bne.w	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8008782:	4b9d      	ldr	r3, [pc, #628]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008786:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800878a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800878c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008792:	d054      	beq.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8008794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008796:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800879a:	f200 808b 	bhi.w	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800879e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80087a4:	f000 8083 	beq.w	80088ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80087a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087aa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80087ae:	f200 8081 	bhi.w	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80087b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087b8:	d02f      	beq.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 80087ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087c0:	d878      	bhi.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80087c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d004      	beq.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 80087c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80087ce:	d012      	beq.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 80087d0:	e070      	b.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087d2:	4b89      	ldr	r3, [pc, #548]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80087de:	d107      	bne.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087e4:	4618      	mov	r0, r3
 80087e6:	f000 fe15 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80087ee:	e345      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80087f0:	2300      	movs	r3, #0
 80087f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087f4:	e342      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087f6:	4b80      	ldr	r3, [pc, #512]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008802:	d107      	bne.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008804:	f107 0318 	add.w	r3, r7, #24
 8008808:	4618      	mov	r0, r3
 800880a:	f000 fb5b 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008812:	e333      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008814:	2300      	movs	r3, #0
 8008816:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008818:	e330      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800881a:	4b77      	ldr	r3, [pc, #476]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008822:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008826:	d107      	bne.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008828:	f107 030c 	add.w	r3, r7, #12
 800882c:	4618      	mov	r0, r3
 800882e:	f000 fc9d 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008836:	e321      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008838:	2300      	movs	r3, #0
 800883a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800883c:	e31e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800883e:	4b6e      	ldr	r3, [pc, #440]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008842:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008846:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008848:	4b6b      	ldr	r3, [pc, #428]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f003 0304 	and.w	r3, r3, #4
 8008850:	2b04      	cmp	r3, #4
 8008852:	d10c      	bne.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008856:	2b00      	cmp	r3, #0
 8008858:	d109      	bne.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800885a:	4b67      	ldr	r3, [pc, #412]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	08db      	lsrs	r3, r3, #3
 8008860:	f003 0303 	and.w	r3, r3, #3
 8008864:	4a65      	ldr	r2, [pc, #404]	; (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8008866:	fa22 f303 	lsr.w	r3, r2, r3
 800886a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800886c:	e01e      	b.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800886e:	4b62      	ldr	r3, [pc, #392]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800887a:	d106      	bne.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800887c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800887e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008882:	d102      	bne.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008884:	4b5e      	ldr	r3, [pc, #376]	; (8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8008886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008888:	e010      	b.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800888a:	4b5b      	ldr	r3, [pc, #364]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008892:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008896:	d106      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800889a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800889e:	d102      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80088a0:	4b58      	ldr	r3, [pc, #352]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80088a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088a4:	e002      	b.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80088a6:	2300      	movs	r3, #0
 80088a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80088aa:	e2e7      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80088ac:	e2e6      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80088ae:	4b56      	ldr	r3, [pc, #344]	; (8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80088b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088b2:	e2e3      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 80088b4:	2300      	movs	r3, #0
 80088b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80088b8:	e2e0      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088c0:	f040 80a7 	bne.w	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80088c4:	4b4c      	ldr	r3, [pc, #304]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80088c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c8:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80088cc:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80088ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80088d4:	d055      	beq.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 80088d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80088dc:	f200 8096 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 80088e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80088e6:	f000 8084 	beq.w	80089f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 80088ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80088f0:	f200 808c 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 80088f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80088fa:	d030      	beq.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80088fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008902:	f200 8083 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8008906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008908:	2b00      	cmp	r3, #0
 800890a:	d004      	beq.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800890c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008912:	d012      	beq.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8008914:	e07a      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008916:	4b38      	ldr	r3, [pc, #224]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800891e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008922:	d107      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008928:	4618      	mov	r0, r3
 800892a:	f000 fd73 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800892e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008930:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008932:	e2a3      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008938:	e2a0      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800893a:	4b2f      	ldr	r3, [pc, #188]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008942:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008946:	d107      	bne.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008948:	f107 0318 	add.w	r3, r7, #24
 800894c:	4618      	mov	r0, r3
 800894e:	f000 fab9 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8008956:	e291      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008958:	2300      	movs	r3, #0
 800895a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800895c:	e28e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800895e:	4b26      	ldr	r3, [pc, #152]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008966:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800896a:	d107      	bne.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800896c:	f107 030c 	add.w	r3, r7, #12
 8008970:	4618      	mov	r0, r3
 8008972:	f000 fbfb 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800897a:	e27f      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800897c:	2300      	movs	r3, #0
 800897e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008980:	e27c      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008982:	4b1d      	ldr	r3, [pc, #116]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008986:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800898a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800898c:	4b1a      	ldr	r3, [pc, #104]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b04      	cmp	r3, #4
 8008996:	d10c      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8008998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800899a:	2b00      	cmp	r3, #0
 800899c:	d109      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800899e:	4b16      	ldr	r3, [pc, #88]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	08db      	lsrs	r3, r3, #3
 80089a4:	f003 0303 	and.w	r3, r3, #3
 80089a8:	4a14      	ldr	r2, [pc, #80]	; (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80089aa:	fa22 f303 	lsr.w	r3, r2, r3
 80089ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089b0:	e01e      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089b2:	4b11      	ldr	r3, [pc, #68]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089be:	d106      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 80089c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80089c6:	d102      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80089c8:	4b0d      	ldr	r3, [pc, #52]	; (8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80089ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089cc:	e010      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089ce:	4b0a      	ldr	r3, [pc, #40]	; (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089da:	d106      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 80089dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089e2:	d102      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80089e4:	4b07      	ldr	r3, [pc, #28]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089e8:	e002      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80089ea:	2300      	movs	r3, #0
 80089ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80089ee:	e245      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80089f0:	e244      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80089f2:	4b05      	ldr	r3, [pc, #20]	; (8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80089f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089f6:	e241      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80089f8:	58024400 	.word	0x58024400
 80089fc:	03d09000 	.word	0x03d09000
 8008a00:	003d0900 	.word	0x003d0900
 8008a04:	017d7840 	.word	0x017d7840
 8008a08:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a10:	e234      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a18:	f040 809c 	bne.w	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008a1c:	4b9b      	ldr	r3, [pc, #620]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a20:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008a24:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a2c:	d054      	beq.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a34:	f200 808b 	bhi.w	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008a3e:	f000 8083 	beq.w	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008a48:	f200 8081 	bhi.w	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a52:	d02f      	beq.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8008a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a5a:	d878      	bhi.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8008a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d004      	beq.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8008a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a68:	d012      	beq.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8008a6a:	e070      	b.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a6c:	4b87      	ldr	r3, [pc, #540]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a78:	d107      	bne.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f000 fcc8 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a86:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008a88:	e1f8      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a8e:	e1f5      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a90:	4b7e      	ldr	r3, [pc, #504]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a9c:	d107      	bne.n	8008aae <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a9e:	f107 0318 	add.w	r3, r7, #24
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 fa0e 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008aac:	e1e6      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ab2:	e1e3      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ab4:	4b75      	ldr	r3, [pc, #468]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ac0:	d107      	bne.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ac2:	f107 030c 	add.w	r3, r7, #12
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 fb50 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008ad0:	e1d4      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ad6:	e1d1      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008ad8:	4b6c      	ldr	r3, [pc, #432]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008ada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008adc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008ae0:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ae2:	4b6a      	ldr	r3, [pc, #424]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0304 	and.w	r3, r3, #4
 8008aea:	2b04      	cmp	r3, #4
 8008aec:	d10c      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d109      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008af4:	4b65      	ldr	r3, [pc, #404]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	08db      	lsrs	r3, r3, #3
 8008afa:	f003 0303 	and.w	r3, r3, #3
 8008afe:	4a64      	ldr	r2, [pc, #400]	; (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8008b00:	fa22 f303 	lsr.w	r3, r2, r3
 8008b04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b06:	e01e      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b08:	4b60      	ldr	r3, [pc, #384]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b14:	d106      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8008b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b1c:	d102      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008b1e:	4b5d      	ldr	r3, [pc, #372]	; (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8008b20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b22:	e010      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b24:	4b59      	ldr	r3, [pc, #356]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b30:	d106      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b38:	d102      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008b3a:	4b57      	ldr	r3, [pc, #348]	; (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8008b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b3e:	e002      	b.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008b40:	2300      	movs	r3, #0
 8008b42:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008b44:	e19a      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8008b46:	e199      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008b48:	4b54      	ldr	r3, [pc, #336]	; (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b4c:	e196      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b52:	e193      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008b5a:	d173      	bne.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8008b5c:	4b4b      	ldr	r3, [pc, #300]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008b64:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b6c:	d02f      	beq.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8008b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b74:	d863      	bhi.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8008b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d004      	beq.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8008b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b82:	d012      	beq.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8008b84:	e05b      	b.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b86:	4b41      	ldr	r3, [pc, #260]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008b92:	d107      	bne.n	8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b94:	f107 0318 	add.w	r3, r7, #24
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f000 f993 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008ba2:	e16b      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ba8:	e168      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008baa:	4b38      	ldr	r3, [pc, #224]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008bb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008bb6:	d107      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bb8:	f107 030c 	add.w	r3, r7, #12
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f000 fad5 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008bc6:	e159      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008bcc:	e156      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008bce:	4b2f      	ldr	r3, [pc, #188]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008bd6:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bd8:	4b2c      	ldr	r3, [pc, #176]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0304 	and.w	r3, r3, #4
 8008be0:	2b04      	cmp	r3, #4
 8008be2:	d10c      	bne.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8008be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d109      	bne.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008bea:	4b28      	ldr	r3, [pc, #160]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	08db      	lsrs	r3, r3, #3
 8008bf0:	f003 0303 	and.w	r3, r3, #3
 8008bf4:	4a26      	ldr	r2, [pc, #152]	; (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8008bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bfc:	e01e      	b.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bfe:	4b23      	ldr	r3, [pc, #140]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c0a:	d106      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8008c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c12:	d102      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008c14:	4b1f      	ldr	r3, [pc, #124]	; (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8008c16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c18:	e010      	b.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c1a:	4b1c      	ldr	r3, [pc, #112]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c26:	d106      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8008c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008c2e:	d102      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008c30:	4b19      	ldr	r3, [pc, #100]	; (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8008c32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c34:	e002      	b.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008c3a:	e11f      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8008c3c:	e11e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008c42:	e11b      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c4a:	d13e      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8008c4c:	4b0f      	ldr	r3, [pc, #60]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c54:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d004      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c62:	d01d      	beq.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8008c64:	e02e      	b.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c66:	4b09      	ldr	r3, [pc, #36]	; (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c72:	d107      	bne.n	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f000 fbcb 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c80:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008c82:	e0fb      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008c84:	2300      	movs	r3, #0
 8008c86:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008c88:	e0f8      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8008c8a:	bf00      	nop
 8008c8c:	58024400 	.word	0x58024400
 8008c90:	03d09000 	.word	0x03d09000
 8008c94:	003d0900 	.word	0x003d0900
 8008c98:	017d7840 	.word	0x017d7840
 8008c9c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ca0:	4b79      	ldr	r3, [pc, #484]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ca8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008cac:	d107      	bne.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cae:	f107 0318 	add.w	r3, r7, #24
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f000 f906 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008cbc:	e0de      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008cc2:	e0db      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008cc8:	e0d8      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008cd0:	f040 8085 	bne.w	8008dde <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8008cd4:	4b6c      	ldr	r3, [pc, #432]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cd8:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008cdc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ce4:	d06b      	beq.n	8008dbe <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cec:	d874      	bhi.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8008cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cf4:	d056      	beq.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cfc:	d86c      	bhi.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8008cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d00:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008d04:	d03b      	beq.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8008d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008d0c:	d864      	bhi.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d14:	d021      	beq.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8008d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d1c:	d85c      	bhi.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d004      	beq.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008d2a:	d004      	beq.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8008d2c:	e054      	b.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008d2e:	f000 f8b3 	bl	8008e98 <HAL_RCCEx_GetD3PCLK1Freq>
 8008d32:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8008d34:	e0a2      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d36:	4b54      	ldr	r3, [pc, #336]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d42:	d107      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d44:	f107 0318 	add.w	r3, r7, #24
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f000 f8bb 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008d52:	e093      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008d54:	2300      	movs	r3, #0
 8008d56:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008d58:	e090      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d5a:	4b4b      	ldr	r3, [pc, #300]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008d62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d66:	d107      	bne.n	8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d68:	f107 030c 	add.w	r3, r7, #12
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f000 f9fd 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008d76:	e081      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008d7c:	e07e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d7e:	4b42      	ldr	r3, [pc, #264]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0304 	and.w	r3, r3, #4
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	d109      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008d8a:	4b3f      	ldr	r3, [pc, #252]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	08db      	lsrs	r3, r3, #3
 8008d90:	f003 0303 	and.w	r3, r3, #3
 8008d94:	4a3d      	ldr	r2, [pc, #244]	; (8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008d96:	fa22 f303 	lsr.w	r3, r2, r3
 8008d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008d9c:	e06e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008da2:	e06b      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008da4:	4b38      	ldr	r3, [pc, #224]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008db0:	d102      	bne.n	8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8008db2:	4b37      	ldr	r3, [pc, #220]	; (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008db4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008db6:	e061      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8008db8:	2300      	movs	r3, #0
 8008dba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008dbc:	e05e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008dbe:	4b32      	ldr	r3, [pc, #200]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008dca:	d102      	bne.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8008dcc:	4b31      	ldr	r3, [pc, #196]	; (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008dce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008dd0:	e054      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008dd6:	e051      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ddc:	e04e      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008de4:	d148      	bne.n	8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8008de6:	4b28      	ldr	r3, [pc, #160]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008dee:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008df6:	d02a      	beq.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8008df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008dfe:	d838      	bhi.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8008e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d004      	beq.n	8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8008e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e0c:	d00d      	beq.n	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8008e0e:	e030      	b.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008e10:	4b1d      	ldr	r3, [pc, #116]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e1c:	d102      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8008e1e:	4b1d      	ldr	r3, [pc, #116]	; (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008e20:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008e22:	e02b      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008e24:	2300      	movs	r3, #0
 8008e26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e28:	e028      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e2a:	4b17      	ldr	r3, [pc, #92]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008e36:	d107      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f000 fae9 	bl	8009414 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e44:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008e46:	e019      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e4c:	e016      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e4e:	4b0e      	ldr	r3, [pc, #56]	; (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008e5a:	d107      	bne.n	8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e5c:	f107 0318 	add.w	r3, r7, #24
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 f82f 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008e6a:	e007      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e70:	e004      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e76:	e001      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8008e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3740      	adds	r7, #64	; 0x40
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	58024400 	.word	0x58024400
 8008e8c:	03d09000 	.word	0x03d09000
 8008e90:	003d0900 	.word	0x003d0900
 8008e94:	017d7840 	.word	0x017d7840

08008e98 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e9c:	f7fe fb88 	bl	80075b0 <HAL_RCC_GetHCLKFreq>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	4b06      	ldr	r3, [pc, #24]	; (8008ebc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008ea4:	6a1b      	ldr	r3, [r3, #32]
 8008ea6:	091b      	lsrs	r3, r3, #4
 8008ea8:	f003 0307 	and.w	r3, r3, #7
 8008eac:	4904      	ldr	r1, [pc, #16]	; (8008ec0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008eae:	5ccb      	ldrb	r3, [r1, r3]
 8008eb0:	f003 031f 	and.w	r3, r3, #31
 8008eb4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	58024400 	.word	0x58024400
 8008ec0:	0800e268 	.word	0x0800e268

08008ec4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b089      	sub	sp, #36	; 0x24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ecc:	4ba1      	ldr	r3, [pc, #644]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed0:	f003 0303 	and.w	r3, r3, #3
 8008ed4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008ed6:	4b9f      	ldr	r3, [pc, #636]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eda:	0b1b      	lsrs	r3, r3, #12
 8008edc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ee0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008ee2:	4b9c      	ldr	r3, [pc, #624]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ee6:	091b      	lsrs	r3, r3, #4
 8008ee8:	f003 0301 	and.w	r3, r3, #1
 8008eec:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008eee:	4b99      	ldr	r3, [pc, #612]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ef2:	08db      	lsrs	r3, r3, #3
 8008ef4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	fb02 f303 	mul.w	r3, r2, r3
 8008efe:	ee07 3a90 	vmov	s15, r3
 8008f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	f000 8111 	beq.w	8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	f000 8083 	beq.w	8009020 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	f200 80a1 	bhi.w	8009064 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d003      	beq.n	8008f30 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d056      	beq.n	8008fdc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008f2e:	e099      	b.n	8009064 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f30:	4b88      	ldr	r3, [pc, #544]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f003 0320 	and.w	r3, r3, #32
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d02d      	beq.n	8008f98 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008f3c:	4b85      	ldr	r3, [pc, #532]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	08db      	lsrs	r3, r3, #3
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	4a84      	ldr	r2, [pc, #528]	; (8009158 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008f48:	fa22 f303 	lsr.w	r3, r2, r3
 8008f4c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	ee07 3a90 	vmov	s15, r3
 8008f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	ee07 3a90 	vmov	s15, r3
 8008f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f66:	4b7b      	ldr	r3, [pc, #492]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f6e:	ee07 3a90 	vmov	s15, r3
 8008f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f76:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f7a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800915c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f92:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008f96:	e087      	b.n	80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	ee07 3a90 	vmov	s15, r3
 8008f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fa2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009160 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008faa:	4b6a      	ldr	r3, [pc, #424]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fba:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fbe:	eddf 5a67 	vldr	s11, [pc, #412]	; 800915c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008fda:	e065      	b.n	80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	ee07 3a90 	vmov	s15, r3
 8008fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009164 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fee:	4b59      	ldr	r3, [pc, #356]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff6:	ee07 3a90 	vmov	s15, r3
 8008ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ffe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009002:	eddf 5a56 	vldr	s11, [pc, #344]	; 800915c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800900a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800900e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800901a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800901e:	e043      	b.n	80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	ee07 3a90 	vmov	s15, r3
 8009026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800902a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800902e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009032:	4b48      	ldr	r3, [pc, #288]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009042:	ed97 6a03 	vldr	s12, [r7, #12]
 8009046:	eddf 5a45 	vldr	s11, [pc, #276]	; 800915c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800904a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800904e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009052:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800905a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800905e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009062:	e021      	b.n	80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	ee07 3a90 	vmov	s15, r3
 800906a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800906e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009164 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009076:	4b37      	ldr	r3, [pc, #220]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800907a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800907e:	ee07 3a90 	vmov	s15, r3
 8009082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009086:	ed97 6a03 	vldr	s12, [r7, #12]
 800908a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800915c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800908e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800909a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800909e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80090a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80090a8:	4b2a      	ldr	r3, [pc, #168]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ac:	0a5b      	lsrs	r3, r3, #9
 80090ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090b2:	ee07 3a90 	vmov	s15, r3
 80090b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80090c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ce:	ee17 2a90 	vmov	r2, s15
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80090d6:	4b1f      	ldr	r3, [pc, #124]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090da:	0c1b      	lsrs	r3, r3, #16
 80090dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090e0:	ee07 3a90 	vmov	s15, r3
 80090e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80090ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80090f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090fc:	ee17 2a90 	vmov	r2, s15
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009104:	4b13      	ldr	r3, [pc, #76]	; (8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009108:	0e1b      	lsrs	r3, r3, #24
 800910a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800910e:	ee07 3a90 	vmov	s15, r3
 8009112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009116:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800911a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800911e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009122:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009126:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800912a:	ee17 2a90 	vmov	r2, s15
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009132:	e008      	b.n	8009146 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	609a      	str	r2, [r3, #8]
}
 8009146:	bf00      	nop
 8009148:	3724      	adds	r7, #36	; 0x24
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	58024400 	.word	0x58024400
 8009158:	03d09000 	.word	0x03d09000
 800915c:	46000000 	.word	0x46000000
 8009160:	4c742400 	.word	0x4c742400
 8009164:	4a742400 	.word	0x4a742400
 8009168:	4bbebc20 	.word	0x4bbebc20

0800916c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800916c:	b480      	push	{r7}
 800916e:	b089      	sub	sp, #36	; 0x24
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009174:	4ba1      	ldr	r3, [pc, #644]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009178:	f003 0303 	and.w	r3, r3, #3
 800917c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800917e:	4b9f      	ldr	r3, [pc, #636]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009182:	0d1b      	lsrs	r3, r3, #20
 8009184:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009188:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800918a:	4b9c      	ldr	r3, [pc, #624]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800918c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918e:	0a1b      	lsrs	r3, r3, #8
 8009190:	f003 0301 	and.w	r3, r3, #1
 8009194:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009196:	4b99      	ldr	r3, [pc, #612]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800919a:	08db      	lsrs	r3, r3, #3
 800919c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091a0:	693a      	ldr	r2, [r7, #16]
 80091a2:	fb02 f303 	mul.w	r3, r2, r3
 80091a6:	ee07 3a90 	vmov	s15, r3
 80091aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 8111 	beq.w	80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	2b02      	cmp	r3, #2
 80091be:	f000 8083 	beq.w	80092c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80091c2:	69bb      	ldr	r3, [r7, #24]
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	f200 80a1 	bhi.w	800930c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d056      	beq.n	8009284 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80091d6:	e099      	b.n	800930c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091d8:	4b88      	ldr	r3, [pc, #544]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f003 0320 	and.w	r3, r3, #32
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d02d      	beq.n	8009240 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091e4:	4b85      	ldr	r3, [pc, #532]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	08db      	lsrs	r3, r3, #3
 80091ea:	f003 0303 	and.w	r3, r3, #3
 80091ee:	4a84      	ldr	r2, [pc, #528]	; (8009400 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80091f0:	fa22 f303 	lsr.w	r3, r2, r3
 80091f4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	ee07 3a90 	vmov	s15, r3
 80091fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	ee07 3a90 	vmov	s15, r3
 8009206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800920a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800920e:	4b7b      	ldr	r3, [pc, #492]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009216:	ee07 3a90 	vmov	s15, r3
 800921a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800921e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009222:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009226:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800922a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800922e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009232:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800923a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800923e:	e087      	b.n	8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	ee07 3a90 	vmov	s15, r3
 8009246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800924a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009408 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800924e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009252:	4b6a      	ldr	r3, [pc, #424]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800925a:	ee07 3a90 	vmov	s15, r3
 800925e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009262:	ed97 6a03 	vldr	s12, [r7, #12]
 8009266:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800926a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800926e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009272:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800927a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800927e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009282:	e065      	b.n	8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800928e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800940c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009296:	4b59      	ldr	r3, [pc, #356]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800929a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800929e:	ee07 3a90 	vmov	s15, r3
 80092a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80092aa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80092c6:	e043      	b.n	8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	ee07 3a90 	vmov	s15, r3
 80092ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092d2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009410 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80092d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092da:	4b48      	ldr	r3, [pc, #288]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092e2:	ee07 3a90 	vmov	s15, r3
 80092e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80092ee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009306:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800930a:	e021      	b.n	8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	ee07 3a90 	vmov	s15, r3
 8009312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009316:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800940c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800931a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800931e:	4b37      	ldr	r3, [pc, #220]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009326:	ee07 3a90 	vmov	s15, r3
 800932a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800932e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009332:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009336:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800933a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800933e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800934a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800934e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009350:	4b2a      	ldr	r3, [pc, #168]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009354:	0a5b      	lsrs	r3, r3, #9
 8009356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800935a:	ee07 3a90 	vmov	s15, r3
 800935e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009362:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009366:	ee37 7a87 	vadd.f32	s14, s15, s14
 800936a:	edd7 6a07 	vldr	s13, [r7, #28]
 800936e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009376:	ee17 2a90 	vmov	r2, s15
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800937e:	4b1f      	ldr	r3, [pc, #124]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009382:	0c1b      	lsrs	r3, r3, #16
 8009384:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009388:	ee07 3a90 	vmov	s15, r3
 800938c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009390:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009394:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009398:	edd7 6a07 	vldr	s13, [r7, #28]
 800939c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093a4:	ee17 2a90 	vmov	r2, s15
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80093ac:	4b13      	ldr	r3, [pc, #76]	; (80093fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b0:	0e1b      	lsrs	r3, r3, #24
 80093b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093b6:	ee07 3a90 	vmov	s15, r3
 80093ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80093ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093d2:	ee17 2a90 	vmov	r2, s15
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80093da:	e008      	b.n	80093ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2200      	movs	r2, #0
 80093e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	609a      	str	r2, [r3, #8]
}
 80093ee:	bf00      	nop
 80093f0:	3724      	adds	r7, #36	; 0x24
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	58024400 	.word	0x58024400
 8009400:	03d09000 	.word	0x03d09000
 8009404:	46000000 	.word	0x46000000
 8009408:	4c742400 	.word	0x4c742400
 800940c:	4a742400 	.word	0x4a742400
 8009410:	4bbebc20 	.word	0x4bbebc20

08009414 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8009414:	b480      	push	{r7}
 8009416:	b089      	sub	sp, #36	; 0x24
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800941c:	4ba0      	ldr	r3, [pc, #640]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800941e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009420:	f003 0303 	and.w	r3, r3, #3
 8009424:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009426:	4b9e      	ldr	r3, [pc, #632]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800942a:	091b      	lsrs	r3, r3, #4
 800942c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009430:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009432:	4b9b      	ldr	r3, [pc, #620]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800943c:	4b98      	ldr	r3, [pc, #608]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800943e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009440:	08db      	lsrs	r3, r3, #3
 8009442:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009446:	693a      	ldr	r2, [r7, #16]
 8009448:	fb02 f303 	mul.w	r3, r2, r3
 800944c:	ee07 3a90 	vmov	s15, r3
 8009450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009454:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	2b00      	cmp	r3, #0
 800945c:	f000 8111 	beq.w	8009682 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	2b02      	cmp	r3, #2
 8009464:	f000 8083 	beq.w	800956e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	2b02      	cmp	r3, #2
 800946c:	f200 80a1 	bhi.w	80095b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d003      	beq.n	800947e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d056      	beq.n	800952a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800947c:	e099      	b.n	80095b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800947e:	4b88      	ldr	r3, [pc, #544]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 0320 	and.w	r3, r3, #32
 8009486:	2b00      	cmp	r3, #0
 8009488:	d02d      	beq.n	80094e6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800948a:	4b85      	ldr	r3, [pc, #532]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	08db      	lsrs	r3, r3, #3
 8009490:	f003 0303 	and.w	r3, r3, #3
 8009494:	4a83      	ldr	r2, [pc, #524]	; (80096a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009496:	fa22 f303 	lsr.w	r3, r2, r3
 800949a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	ee07 3a90 	vmov	s15, r3
 80094a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	ee07 3a90 	vmov	s15, r3
 80094ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094b4:	4b7a      	ldr	r3, [pc, #488]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094bc:	ee07 3a90 	vmov	s15, r3
 80094c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80094c8:	eddf 5a77 	vldr	s11, [pc, #476]	; 80096a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094e0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80094e4:	e087      	b.n	80095f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	ee07 3a90 	vmov	s15, r3
 80094ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094f0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80096ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094f8:	4b69      	ldr	r3, [pc, #420]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009500:	ee07 3a90 	vmov	s15, r3
 8009504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009508:	ed97 6a03 	vldr	s12, [r7, #12]
 800950c:	eddf 5a66 	vldr	s11, [pc, #408]	; 80096a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009510:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009514:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009518:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800951c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009524:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009528:	e065      	b.n	80095f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	ee07 3a90 	vmov	s15, r3
 8009530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009534:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80096b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800953c:	4b58      	ldr	r3, [pc, #352]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800953e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009540:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009544:	ee07 3a90 	vmov	s15, r3
 8009548:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800954c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009550:	eddf 5a55 	vldr	s11, [pc, #340]	; 80096a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009554:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009558:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800955c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009560:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009568:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800956c:	e043      	b.n	80095f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009578:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80096b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800957c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009580:	4b47      	ldr	r3, [pc, #284]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009588:	ee07 3a90 	vmov	s15, r3
 800958c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009590:	ed97 6a03 	vldr	s12, [r7, #12]
 8009594:	eddf 5a44 	vldr	s11, [pc, #272]	; 80096a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009598:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800959c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80095a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ac:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80095b0:	e021      	b.n	80095f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	ee07 3a90 	vmov	s15, r3
 80095b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095bc:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80096ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80095c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095c4:	4b36      	ldr	r3, [pc, #216]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095cc:	ee07 3a90 	vmov	s15, r3
 80095d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80095d8:	eddf 5a33 	vldr	s11, [pc, #204]	; 80096a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80095e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80095f4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80095f6:	4b2a      	ldr	r3, [pc, #168]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095fa:	0a5b      	lsrs	r3, r3, #9
 80095fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009600:	ee07 3a90 	vmov	s15, r3
 8009604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009608:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800960c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009610:	edd7 6a07 	vldr	s13, [r7, #28]
 8009614:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800961c:	ee17 2a90 	vmov	r2, s15
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009624:	4b1e      	ldr	r3, [pc, #120]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009628:	0c1b      	lsrs	r3, r3, #16
 800962a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800962e:	ee07 3a90 	vmov	s15, r3
 8009632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009636:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800963a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800963e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009642:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800964a:	ee17 2a90 	vmov	r2, s15
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009652:	4b13      	ldr	r3, [pc, #76]	; (80096a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009656:	0e1b      	lsrs	r3, r3, #24
 8009658:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800965c:	ee07 3a90 	vmov	s15, r3
 8009660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009664:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009668:	ee37 7a87 	vadd.f32	s14, s15, s14
 800966c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009674:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009678:	ee17 2a90 	vmov	r2, s15
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009680:	e008      	b.n	8009694 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	609a      	str	r2, [r3, #8]
}
 8009694:	bf00      	nop
 8009696:	3724      	adds	r7, #36	; 0x24
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr
 80096a0:	58024400 	.word	0x58024400
 80096a4:	03d09000 	.word	0x03d09000
 80096a8:	46000000 	.word	0x46000000
 80096ac:	4c742400 	.word	0x4c742400
 80096b0:	4a742400 	.word	0x4a742400
 80096b4:	4bbebc20 	.word	0x4bbebc20

080096b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80096c2:	2300      	movs	r3, #0
 80096c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80096c6:	4b53      	ldr	r3, [pc, #332]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80096c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096ca:	f003 0303 	and.w	r3, r3, #3
 80096ce:	2b03      	cmp	r3, #3
 80096d0:	d101      	bne.n	80096d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e099      	b.n	800980a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80096d6:	4b4f      	ldr	r3, [pc, #316]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a4e      	ldr	r2, [pc, #312]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80096dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80096e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096e2:	f7fa f97d 	bl	80039e0 <HAL_GetTick>
 80096e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096e8:	e008      	b.n	80096fc <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80096ea:	f7fa f979 	bl	80039e0 <HAL_GetTick>
 80096ee:	4602      	mov	r2, r0
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	1ad3      	subs	r3, r2, r3
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d901      	bls.n	80096fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e086      	b.n	800980a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096fc:	4b45      	ldr	r3, [pc, #276]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d1f0      	bne.n	80096ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009708:	4b42      	ldr	r3, [pc, #264]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 800970a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800970c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	031b      	lsls	r3, r3, #12
 8009716:	493f      	ldr	r1, [pc, #252]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009718:	4313      	orrs	r3, r2
 800971a:	628b      	str	r3, [r1, #40]	; 0x28
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	3b01      	subs	r3, #1
 8009722:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	3b01      	subs	r3, #1
 800972c:	025b      	lsls	r3, r3, #9
 800972e:	b29b      	uxth	r3, r3
 8009730:	431a      	orrs	r2, r3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	68db      	ldr	r3, [r3, #12]
 8009736:	3b01      	subs	r3, #1
 8009738:	041b      	lsls	r3, r3, #16
 800973a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800973e:	431a      	orrs	r2, r3
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	3b01      	subs	r3, #1
 8009746:	061b      	lsls	r3, r3, #24
 8009748:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800974c:	4931      	ldr	r1, [pc, #196]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 800974e:	4313      	orrs	r3, r2
 8009750:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009752:	4b30      	ldr	r3, [pc, #192]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009756:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	695b      	ldr	r3, [r3, #20]
 800975e:	492d      	ldr	r1, [pc, #180]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009760:	4313      	orrs	r3, r2
 8009762:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009764:	4b2b      	ldr	r3, [pc, #172]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009768:	f023 0220 	bic.w	r2, r3, #32
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	699b      	ldr	r3, [r3, #24]
 8009770:	4928      	ldr	r1, [pc, #160]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009772:	4313      	orrs	r3, r2
 8009774:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009776:	4b27      	ldr	r3, [pc, #156]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800977a:	4a26      	ldr	r2, [pc, #152]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 800977c:	f023 0310 	bic.w	r3, r3, #16
 8009780:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009782:	4b24      	ldr	r3, [pc, #144]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009784:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009786:	4b24      	ldr	r3, [pc, #144]	; (8009818 <RCCEx_PLL2_Config+0x160>)
 8009788:	4013      	ands	r3, r2
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	69d2      	ldr	r2, [r2, #28]
 800978e:	00d2      	lsls	r2, r2, #3
 8009790:	4920      	ldr	r1, [pc, #128]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009792:	4313      	orrs	r3, r2
 8009794:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009796:	4b1f      	ldr	r3, [pc, #124]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 8009798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979a:	4a1e      	ldr	r2, [pc, #120]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 800979c:	f043 0310 	orr.w	r3, r3, #16
 80097a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d106      	bne.n	80097b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80097a8:	4b1a      	ldr	r3, [pc, #104]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ac:	4a19      	ldr	r2, [pc, #100]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80097b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80097b4:	e00f      	b.n	80097d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d106      	bne.n	80097ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80097bc:	4b15      	ldr	r3, [pc, #84]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c0:	4a14      	ldr	r2, [pc, #80]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80097c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80097c8:	e005      	b.n	80097d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80097ca:	4b12      	ldr	r3, [pc, #72]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ce:	4a11      	ldr	r2, [pc, #68]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80097d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80097d6:	4b0f      	ldr	r3, [pc, #60]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a0e      	ldr	r2, [pc, #56]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80097e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097e2:	f7fa f8fd 	bl	80039e0 <HAL_GetTick>
 80097e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097e8:	e008      	b.n	80097fc <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80097ea:	f7fa f8f9 	bl	80039e0 <HAL_GetTick>
 80097ee:	4602      	mov	r2, r0
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	1ad3      	subs	r3, r2, r3
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d901      	bls.n	80097fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80097f8:	2303      	movs	r3, #3
 80097fa:	e006      	b.n	800980a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097fc:	4b05      	ldr	r3, [pc, #20]	; (8009814 <RCCEx_PLL2_Config+0x15c>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009804:	2b00      	cmp	r3, #0
 8009806:	d0f0      	beq.n	80097ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009808:	7bfb      	ldrb	r3, [r7, #15]
}
 800980a:	4618      	mov	r0, r3
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	58024400 	.word	0x58024400
 8009818:	ffff0007 	.word	0xffff0007

0800981c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b084      	sub	sp, #16
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009826:	2300      	movs	r3, #0
 8009828:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800982a:	4b53      	ldr	r3, [pc, #332]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800982c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800982e:	f003 0303 	and.w	r3, r3, #3
 8009832:	2b03      	cmp	r3, #3
 8009834:	d101      	bne.n	800983a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e099      	b.n	800996e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800983a:	4b4f      	ldr	r3, [pc, #316]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a4e      	ldr	r2, [pc, #312]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009844:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009846:	f7fa f8cb 	bl	80039e0 <HAL_GetTick>
 800984a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800984c:	e008      	b.n	8009860 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800984e:	f7fa f8c7 	bl	80039e0 <HAL_GetTick>
 8009852:	4602      	mov	r2, r0
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	1ad3      	subs	r3, r2, r3
 8009858:	2b02      	cmp	r3, #2
 800985a:	d901      	bls.n	8009860 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800985c:	2303      	movs	r3, #3
 800985e:	e086      	b.n	800996e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009860:	4b45      	ldr	r3, [pc, #276]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009868:	2b00      	cmp	r3, #0
 800986a:	d1f0      	bne.n	800984e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800986c:	4b42      	ldr	r3, [pc, #264]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800986e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009870:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	051b      	lsls	r3, r3, #20
 800987a:	493f      	ldr	r1, [pc, #252]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800987c:	4313      	orrs	r3, r2
 800987e:	628b      	str	r3, [r1, #40]	; 0x28
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	3b01      	subs	r3, #1
 8009886:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	3b01      	subs	r3, #1
 8009890:	025b      	lsls	r3, r3, #9
 8009892:	b29b      	uxth	r3, r3
 8009894:	431a      	orrs	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	3b01      	subs	r3, #1
 800989c:	041b      	lsls	r3, r3, #16
 800989e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80098a2:	431a      	orrs	r2, r3
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	691b      	ldr	r3, [r3, #16]
 80098a8:	3b01      	subs	r3, #1
 80098aa:	061b      	lsls	r3, r3, #24
 80098ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80098b0:	4931      	ldr	r1, [pc, #196]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098b2:	4313      	orrs	r3, r2
 80098b4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80098b6:	4b30      	ldr	r3, [pc, #192]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	492d      	ldr	r1, [pc, #180]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098c4:	4313      	orrs	r3, r2
 80098c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80098c8:	4b2b      	ldr	r3, [pc, #172]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098cc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	699b      	ldr	r3, [r3, #24]
 80098d4:	4928      	ldr	r1, [pc, #160]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80098da:	4b27      	ldr	r3, [pc, #156]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098de:	4a26      	ldr	r2, [pc, #152]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80098e6:	4b24      	ldr	r3, [pc, #144]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098ea:	4b24      	ldr	r3, [pc, #144]	; (800997c <RCCEx_PLL3_Config+0x160>)
 80098ec:	4013      	ands	r3, r2
 80098ee:	687a      	ldr	r2, [r7, #4]
 80098f0:	69d2      	ldr	r2, [r2, #28]
 80098f2:	00d2      	lsls	r2, r2, #3
 80098f4:	4920      	ldr	r1, [pc, #128]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098f6:	4313      	orrs	r3, r2
 80098f8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80098fa:	4b1f      	ldr	r3, [pc, #124]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 80098fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098fe:	4a1e      	ldr	r2, [pc, #120]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009904:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d106      	bne.n	800991a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800990c:	4b1a      	ldr	r3, [pc, #104]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800990e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009910:	4a19      	ldr	r2, [pc, #100]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009912:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009916:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009918:	e00f      	b.n	800993a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	2b01      	cmp	r3, #1
 800991e:	d106      	bne.n	800992e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009920:	4b15      	ldr	r3, [pc, #84]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009924:	4a14      	ldr	r2, [pc, #80]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009926:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800992a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800992c:	e005      	b.n	800993a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800992e:	4b12      	ldr	r3, [pc, #72]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009932:	4a11      	ldr	r2, [pc, #68]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009934:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009938:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800993a:	4b0f      	ldr	r3, [pc, #60]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a0e      	ldr	r2, [pc, #56]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009944:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009946:	f7fa f84b 	bl	80039e0 <HAL_GetTick>
 800994a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800994c:	e008      	b.n	8009960 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800994e:	f7fa f847 	bl	80039e0 <HAL_GetTick>
 8009952:	4602      	mov	r2, r0
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	2b02      	cmp	r3, #2
 800995a:	d901      	bls.n	8009960 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800995c:	2303      	movs	r3, #3
 800995e:	e006      	b.n	800996e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009960:	4b05      	ldr	r3, [pc, #20]	; (8009978 <RCCEx_PLL3_Config+0x15c>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009968:	2b00      	cmp	r3, #0
 800996a:	d0f0      	beq.n	800994e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800996c:	7bfb      	ldrb	r3, [r7, #15]
}
 800996e:	4618      	mov	r0, r3
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	58024400 	.word	0x58024400
 800997c:	ffff0007 	.word	0xffff0007

08009980 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b084      	sub	sp, #16
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d101      	bne.n	8009992 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e0f1      	b.n	8009b76 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a78      	ldr	r2, [pc, #480]	; (8009b80 <HAL_SPI_Init+0x200>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d00f      	beq.n	80099c2 <HAL_SPI_Init+0x42>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a77      	ldr	r2, [pc, #476]	; (8009b84 <HAL_SPI_Init+0x204>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d00a      	beq.n	80099c2 <HAL_SPI_Init+0x42>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a75      	ldr	r2, [pc, #468]	; (8009b88 <HAL_SPI_Init+0x208>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d005      	beq.n	80099c2 <HAL_SPI_Init+0x42>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	68db      	ldr	r3, [r3, #12]
 80099ba:	2b0f      	cmp	r3, #15
 80099bc:	d901      	bls.n	80099c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e0d9      	b.n	8009b76 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 ff66 	bl	800a894 <SPI_GetPacketSize>
 80099c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a6c      	ldr	r2, [pc, #432]	; (8009b80 <HAL_SPI_Init+0x200>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d00c      	beq.n	80099ee <HAL_SPI_Init+0x6e>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a6a      	ldr	r2, [pc, #424]	; (8009b84 <HAL_SPI_Init+0x204>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d007      	beq.n	80099ee <HAL_SPI_Init+0x6e>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a69      	ldr	r2, [pc, #420]	; (8009b88 <HAL_SPI_Init+0x208>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d002      	beq.n	80099ee <HAL_SPI_Init+0x6e>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b08      	cmp	r3, #8
 80099ec:	d811      	bhi.n	8009a12 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80099f2:	4a63      	ldr	r2, [pc, #396]	; (8009b80 <HAL_SPI_Init+0x200>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d009      	beq.n	8009a0c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a61      	ldr	r2, [pc, #388]	; (8009b84 <HAL_SPI_Init+0x204>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d004      	beq.n	8009a0c <HAL_SPI_Init+0x8c>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a60      	ldr	r2, [pc, #384]	; (8009b88 <HAL_SPI_Init+0x208>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d104      	bne.n	8009a16 <HAL_SPI_Init+0x96>
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2b10      	cmp	r3, #16
 8009a10:	d901      	bls.n	8009a16 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	e0af      	b.n	8009b76 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d106      	bne.n	8009a30 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f7f7 fa94 	bl	8000f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2202      	movs	r2, #2
 8009a34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f022 0201 	bic.w	r2, r2, #1
 8009a46:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8009a52:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009a5c:	d119      	bne.n	8009a92 <HAL_SPI_Init+0x112>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a66:	d103      	bne.n	8009a70 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d008      	beq.n	8009a82 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10c      	bne.n	8009a92 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009a7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009a80:	d107      	bne.n	8009a92 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a90:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	69da      	ldr	r2, [r3, #28]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a9a:	431a      	orrs	r2, r3
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	431a      	orrs	r2, r3
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa4:	ea42 0103 	orr.w	r1, r2, r3
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	68da      	ldr	r2, [r3, #12]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	430a      	orrs	r2, r1
 8009ab2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009abc:	431a      	orrs	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	699b      	ldr	r3, [r3, #24]
 8009ac8:	431a      	orrs	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	431a      	orrs	r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	431a      	orrs	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	431a      	orrs	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	431a      	orrs	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ae6:	431a      	orrs	r2, r3
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	431a      	orrs	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009af2:	ea42 0103 	orr.w	r1, r2, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	430a      	orrs	r2, r1
 8009b00:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d113      	bne.n	8009b32 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b1c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009b30:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f022 0201 	bic.w	r2, r2, #1
 8009b40:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d00a      	beq.n	8009b64 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	430a      	orrs	r2, r1
 8009b62:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	40013000 	.word	0x40013000
 8009b84:	40003800 	.word	0x40003800
 8009b88:	40003c00 	.word	0x40003c00

08009b8c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b08a      	sub	sp, #40	; 0x28
 8009b90:	af02      	add	r7, sp, #8
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	603b      	str	r3, [r7, #0]
 8009b98:	4613      	mov	r3, r2
 8009b9a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	3320      	adds	r3, #32
 8009ba2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d101      	bne.n	8009bb6 <HAL_SPI_Transmit+0x2a>
 8009bb2:	2302      	movs	r3, #2
 8009bb4:	e1d7      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2201      	movs	r2, #1
 8009bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009bbe:	f7f9 ff0f 	bl	80039e0 <HAL_GetTick>
 8009bc2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d007      	beq.n	8009be0 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8009bd0:	2302      	movs	r3, #2
 8009bd2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8009bdc:	7efb      	ldrb	r3, [r7, #27]
 8009bde:	e1c2      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d002      	beq.n	8009bec <HAL_SPI_Transmit+0x60>
 8009be6:	88fb      	ldrh	r3, [r7, #6]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d107      	bne.n	8009bfc <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8009bf8:	7efb      	ldrb	r3, [r7, #27]
 8009bfa:	e1b4      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2203      	movs	r2, #3
 8009c00:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	68ba      	ldr	r2, [r7, #8]
 8009c10:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	88fa      	ldrh	r2, [r7, #6]
 8009c16:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	88fa      	ldrh	r2, [r7, #6]
 8009c1e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2200      	movs	r2, #0
 8009c42:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8009c4c:	d107      	bne.n	8009c5e <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	685a      	ldr	r2, [r3, #4]
 8009c64:	4b96      	ldr	r3, [pc, #600]	; (8009ec0 <HAL_SPI_Transmit+0x334>)
 8009c66:	4013      	ands	r3, r2
 8009c68:	88f9      	ldrh	r1, [r7, #6]
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	6812      	ldr	r2, [r2, #0]
 8009c6e:	430b      	orrs	r3, r1
 8009c70:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f042 0201 	orr.w	r2, r2, #1
 8009c80:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c8a:	d107      	bne.n	8009c9c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	2b0f      	cmp	r3, #15
 8009ca2:	d947      	bls.n	8009d34 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009ca4:	e03f      	b.n	8009d26 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	f003 0302 	and.w	r3, r3, #2
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d114      	bne.n	8009cde <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	6812      	ldr	r2, [r2, #0]
 8009cbe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cc4:	1d1a      	adds	r2, r3, #4
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	3b01      	subs	r3, #1
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009cdc:	e023      	b.n	8009d26 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cde:	f7f9 fe7f 	bl	80039e0 <HAL_GetTick>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	683a      	ldr	r2, [r7, #0]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d803      	bhi.n	8009cf6 <HAL_SPI_Transmit+0x16a>
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cf4:	d102      	bne.n	8009cfc <HAL_SPI_Transmit+0x170>
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d114      	bne.n	8009d26 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 fcfb 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009d22:	2303      	movs	r3, #3
 8009d24:	e11f      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009d2c:	b29b      	uxth	r3, r3
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1b9      	bne.n	8009ca6 <HAL_SPI_Transmit+0x11a>
 8009d32:	e0f2      	b.n	8009f1a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	2b07      	cmp	r3, #7
 8009d3a:	f240 80e7 	bls.w	8009f0c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009d3e:	e05d      	b.n	8009dfc <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	f003 0302 	and.w	r3, r3, #2
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d132      	bne.n	8009db4 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009d54:	b29b      	uxth	r3, r3
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d918      	bls.n	8009d8c <HAL_SPI_Transmit+0x200>
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d014      	beq.n	8009d8c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	6812      	ldr	r2, [r2, #0]
 8009d6c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d72:	1d1a      	adds	r2, r3, #4
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	3b02      	subs	r3, #2
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009d8a:	e037      	b.n	8009dfc <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d90:	881a      	ldrh	r2, [r3, #0]
 8009d92:	69fb      	ldr	r3, [r7, #28]
 8009d94:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d9a:	1c9a      	adds	r2, r3, #2
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	3b01      	subs	r3, #1
 8009daa:	b29a      	uxth	r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009db2:	e023      	b.n	8009dfc <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009db4:	f7f9 fe14 	bl	80039e0 <HAL_GetTick>
 8009db8:	4602      	mov	r2, r0
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	1ad3      	subs	r3, r2, r3
 8009dbe:	683a      	ldr	r2, [r7, #0]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d803      	bhi.n	8009dcc <HAL_SPI_Transmit+0x240>
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dca:	d102      	bne.n	8009dd2 <HAL_SPI_Transmit+0x246>
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d114      	bne.n	8009dfc <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 fc90 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009de6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009df8:	2303      	movs	r3, #3
 8009dfa:	e0b4      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d19b      	bne.n	8009d40 <HAL_SPI_Transmit+0x1b4>
 8009e08:	e087      	b.n	8009f1a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	695b      	ldr	r3, [r3, #20]
 8009e10:	f003 0302 	and.w	r3, r3, #2
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d155      	bne.n	8009ec4 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009e1e:	b29b      	uxth	r3, r3
 8009e20:	2b03      	cmp	r3, #3
 8009e22:	d918      	bls.n	8009e56 <HAL_SPI_Transmit+0x2ca>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e28:	2b40      	cmp	r3, #64	; 0x40
 8009e2a:	d914      	bls.n	8009e56 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	6812      	ldr	r2, [r2, #0]
 8009e36:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e3c:	1d1a      	adds	r2, r3, #4
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	3b04      	subs	r3, #4
 8009e4c:	b29a      	uxth	r2, r3
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009e54:	e05a      	b.n	8009f0c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d917      	bls.n	8009e92 <HAL_SPI_Transmit+0x306>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d013      	beq.n	8009e92 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e6e:	881a      	ldrh	r2, [r3, #0]
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e78:	1c9a      	adds	r2, r3, #2
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	3b02      	subs	r3, #2
 8009e88:	b29a      	uxth	r2, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009e90:	e03c      	b.n	8009f0c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3320      	adds	r3, #32
 8009e9c:	7812      	ldrb	r2, [r2, #0]
 8009e9e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ea4:	1c5a      	adds	r2, r3, #1
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009eb0:	b29b      	uxth	r3, r3
 8009eb2:	3b01      	subs	r3, #1
 8009eb4:	b29a      	uxth	r2, r3
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009ebc:	e026      	b.n	8009f0c <HAL_SPI_Transmit+0x380>
 8009ebe:	bf00      	nop
 8009ec0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ec4:	f7f9 fd8c 	bl	80039e0 <HAL_GetTick>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	1ad3      	subs	r3, r2, r3
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d803      	bhi.n	8009edc <HAL_SPI_Transmit+0x350>
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eda:	d102      	bne.n	8009ee2 <HAL_SPI_Transmit+0x356>
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d114      	bne.n	8009f0c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009ee2:	68f8      	ldr	r0, [r7, #12]
 8009ee4:	f000 fc08 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ef6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009f08:	2303      	movs	r3, #3
 8009f0a:	e02c      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f47f af78 	bne.w	8009e0a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	2200      	movs	r2, #0
 8009f22:	2108      	movs	r1, #8
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f000 fc87 	bl	800a838 <SPI_WaitOnFlagUntilTimeout>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d007      	beq.n	8009f40 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f36:	f043 0220 	orr.w	r2, r3, #32
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f000 fbd9 	bl	800a6f8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e000      	b.n	8009f66 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 8009f64:	7efb      	ldrb	r3, [r7, #27]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3720      	adds	r7, #32
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop

08009f70 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b08a      	sub	sp, #40	; 0x28
 8009f74:	af02      	add	r7, sp, #8
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	603b      	str	r3, [r7, #0]
 8009f7c:	4613      	mov	r3, r2
 8009f7e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009f80:	2300      	movs	r3, #0
 8009f82:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	3330      	adds	r3, #48	; 0x30
 8009f8a:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009f94:	d112      	bne.n	8009fbc <HAL_SPI_Receive+0x4c>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10e      	bne.n	8009fbc <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2204      	movs	r2, #4
 8009fa2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009fa6:	88fa      	ldrh	r2, [r7, #6]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	9300      	str	r3, [sp, #0]
 8009fac:	4613      	mov	r3, r2
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	68b9      	ldr	r1, [r7, #8]
 8009fb2:	68f8      	ldr	r0, [r7, #12]
 8009fb4:	f000 f978 	bl	800a2a8 <HAL_SPI_TransmitReceive>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	e16f      	b.n	800a29c <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d101      	bne.n	8009fca <HAL_SPI_Receive+0x5a>
 8009fc6:	2302      	movs	r3, #2
 8009fc8:	e168      	b.n	800a29c <HAL_SPI_Receive+0x32c>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009fd2:	f7f9 fd05 	bl	80039e0 <HAL_GetTick>
 8009fd6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d007      	beq.n	8009ff4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8009ff0:	7ffb      	ldrb	r3, [r7, #31]
 8009ff2:	e153      	b.n	800a29c <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d002      	beq.n	800a000 <HAL_SPI_Receive+0x90>
 8009ffa:	88fb      	ldrh	r3, [r7, #6]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d107      	bne.n	800a010 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2200      	movs	r2, #0
 800a008:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a00c:	7ffb      	ldrb	r3, [r7, #31]
 800a00e:	e145      	b.n	800a29c <HAL_SPI_Receive+0x32c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2204      	movs	r2, #4
 800a014:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	88fa      	ldrh	r2, [r7, #6]
 800a02a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	88fa      	ldrh	r2, [r7, #6]
 800a032:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2200      	movs	r2, #0
 800a03a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2200      	movs	r2, #0
 800a050:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800a060:	d107      	bne.n	800a072 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a070:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	685a      	ldr	r2, [r3, #4]
 800a078:	4b8a      	ldr	r3, [pc, #552]	; (800a2a4 <HAL_SPI_Receive+0x334>)
 800a07a:	4013      	ands	r3, r2
 800a07c:	88f9      	ldrh	r1, [r7, #6]
 800a07e:	68fa      	ldr	r2, [r7, #12]
 800a080:	6812      	ldr	r2, [r2, #0]
 800a082:	430b      	orrs	r3, r1
 800a084:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f042 0201 	orr.w	r2, r2, #1
 800a094:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a09e:	d107      	bne.n	800a0b0 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	2b0f      	cmp	r3, #15
 800a0b6:	d948      	bls.n	800a14a <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a0b8:	e040      	b.n	800a13c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	695a      	ldr	r2, [r3, #20]
 800a0c0:	f248 0308 	movw	r3, #32776	; 0x8008
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d014      	beq.n	800a0f4 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a0d4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0da:	1d1a      	adds	r2, r3, #4
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	b29a      	uxth	r2, r3
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800a0f2:	e023      	b.n	800a13c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a0f4:	f7f9 fc74 	bl	80039e0 <HAL_GetTick>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	429a      	cmp	r2, r3
 800a102:	d803      	bhi.n	800a10c <HAL_SPI_Receive+0x19c>
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a10a:	d102      	bne.n	800a112 <HAL_SPI_Receive+0x1a2>
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d114      	bne.n	800a13c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f000 faf0 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a126:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a138:	2303      	movs	r3, #3
 800a13a:	e0af      	b.n	800a29c <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a142:	b29b      	uxth	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1b8      	bne.n	800a0ba <HAL_SPI_Receive+0x14a>
 800a148:	e095      	b.n	800a276 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	2b07      	cmp	r3, #7
 800a150:	f240 808b 	bls.w	800a26a <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a154:	e03f      	b.n	800a1d6 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	695b      	ldr	r3, [r3, #20]
 800a15c:	f003 0301 	and.w	r3, r3, #1
 800a160:	2b01      	cmp	r3, #1
 800a162:	d114      	bne.n	800a18e <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a168:	69ba      	ldr	r2, [r7, #24]
 800a16a:	8812      	ldrh	r2, [r2, #0]
 800a16c:	b292      	uxth	r2, r2
 800a16e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a174:	1c9a      	adds	r2, r3, #2
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a180:	b29b      	uxth	r3, r3
 800a182:	3b01      	subs	r3, #1
 800a184:	b29a      	uxth	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800a18c:	e023      	b.n	800a1d6 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a18e:	f7f9 fc27 	bl	80039e0 <HAL_GetTick>
 800a192:	4602      	mov	r2, r0
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d803      	bhi.n	800a1a6 <HAL_SPI_Receive+0x236>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a4:	d102      	bne.n	800a1ac <HAL_SPI_Receive+0x23c>
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d114      	bne.n	800a1d6 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f000 faa3 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a1d2:	2303      	movs	r3, #3
 800a1d4:	e062      	b.n	800a29c <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a1dc:	b29b      	uxth	r3, r3
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1b9      	bne.n	800a156 <HAL_SPI_Receive+0x1e6>
 800a1e2:	e048      	b.n	800a276 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	695b      	ldr	r3, [r3, #20]
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d117      	bne.n	800a222 <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a1fe:	7812      	ldrb	r2, [r2, #0]
 800a200:	b2d2      	uxtb	r2, r2
 800a202:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a208:	1c5a      	adds	r2, r3, #1
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a214:	b29b      	uxth	r3, r3
 800a216:	3b01      	subs	r3, #1
 800a218:	b29a      	uxth	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800a220:	e023      	b.n	800a26a <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a222:	f7f9 fbdd 	bl	80039e0 <HAL_GetTick>
 800a226:	4602      	mov	r2, r0
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	683a      	ldr	r2, [r7, #0]
 800a22e:	429a      	cmp	r2, r3
 800a230:	d803      	bhi.n	800a23a <HAL_SPI_Receive+0x2ca>
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a238:	d102      	bne.n	800a240 <HAL_SPI_Receive+0x2d0>
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d114      	bne.n	800a26a <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f000 fa59 	bl	800a6f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2200      	movs	r2, #0
 800a24a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a254:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2201      	movs	r2, #1
 800a262:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e018      	b.n	800a29c <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a270:	b29b      	uxth	r3, r3
 800a272:	2b00      	cmp	r3, #0
 800a274:	d1b6      	bne.n	800a1e4 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a276:	68f8      	ldr	r0, [r7, #12]
 800a278:	f000 fa3e 	bl	800a6f8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a292:	2b00      	cmp	r3, #0
 800a294:	d001      	beq.n	800a29a <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 800a296:	2301      	movs	r3, #1
 800a298:	e000      	b.n	800a29c <HAL_SPI_Receive+0x32c>
  }
  return errorcode;
 800a29a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3720      	adds	r7, #32
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	ffff0000 	.word	0xffff0000

0800a2a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b08e      	sub	sp, #56	; 0x38
 800a2ac:	af02      	add	r7, sp, #8
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	607a      	str	r2, [r7, #4]
 800a2b4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	3320      	adds	r3, #32
 800a2c2:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	3330      	adds	r3, #48	; 0x30
 800a2ca:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d101      	bne.n	800a2da <HAL_SPI_TransmitReceive+0x32>
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	e209      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a2e2:	f7f9 fb7d 	bl	80039e0 <HAL_GetTick>
 800a2e6:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800a2e8:	887b      	ldrh	r3, [r7, #2]
 800a2ea:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800a2ec:	887b      	ldrh	r3, [r7, #2]
 800a2ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a2f6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a2fe:	7efb      	ldrb	r3, [r7, #27]
 800a300:	2b01      	cmp	r3, #1
 800a302:	d014      	beq.n	800a32e <HAL_SPI_TransmitReceive+0x86>
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a30a:	d106      	bne.n	800a31a <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800a310:	2b00      	cmp	r3, #0
 800a312:	d102      	bne.n	800a31a <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800a314:	7efb      	ldrb	r3, [r7, #27]
 800a316:	2b04      	cmp	r3, #4
 800a318:	d009      	beq.n	800a32e <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800a31a:	2302      	movs	r3, #2
 800a31c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2200      	movs	r2, #0
 800a324:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a328:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a32c:	e1df      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d005      	beq.n	800a340 <HAL_SPI_TransmitReceive+0x98>
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d002      	beq.n	800a340 <HAL_SPI_TransmitReceive+0x98>
 800a33a:	887b      	ldrh	r3, [r7, #2]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d109      	bne.n	800a354 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2200      	movs	r2, #0
 800a34a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800a34e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a352:	e1cc      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	2b04      	cmp	r3, #4
 800a35e:	d003      	beq.n	800a368 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2205      	movs	r2, #5
 800a364:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	887a      	ldrh	r2, [r7, #2]
 800a37a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	887a      	ldrh	r2, [r7, #2]
 800a382:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	68ba      	ldr	r2, [r7, #8]
 800a38a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	887a      	ldrh	r2, [r7, #2]
 800a390:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	887a      	ldrh	r2, [r7, #2]
 800a398:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	685a      	ldr	r2, [r3, #4]
 800a3ae:	4b82      	ldr	r3, [pc, #520]	; (800a5b8 <HAL_SPI_TransmitReceive+0x310>)
 800a3b0:	4013      	ands	r3, r2
 800a3b2:	8879      	ldrh	r1, [r7, #2]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	6812      	ldr	r2, [r2, #0]
 800a3b8:	430b      	orrs	r3, r1
 800a3ba:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f042 0201 	orr.w	r2, r2, #1
 800a3ca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3d4:	d107      	bne.n	800a3e6 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a3e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	2b0f      	cmp	r3, #15
 800a3ec:	d970      	bls.n	800a4d0 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a3ee:	e068      	b.n	800a4c2 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d11a      	bne.n	800a434 <HAL_SPI_TransmitReceive+0x18c>
 800a3fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a400:	2b00      	cmp	r3, #0
 800a402:	d017      	beq.n	800a434 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	6812      	ldr	r2, [r2, #0]
 800a40e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a414:	1d1a      	adds	r2, r3, #4
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a420:	b29b      	uxth	r3, r3
 800a422:	3b01      	subs	r3, #1
 800a424:	b29a      	uxth	r2, r3
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a432:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	695a      	ldr	r2, [r3, #20]
 800a43a:	f248 0308 	movw	r3, #32776	; 0x8008
 800a43e:	4013      	ands	r3, r2
 800a440:	2b00      	cmp	r3, #0
 800a442:	d01a      	beq.n	800a47a <HAL_SPI_TransmitReceive+0x1d2>
 800a444:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a446:	2b00      	cmp	r3, #0
 800a448:	d017      	beq.n	800a47a <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681a      	ldr	r2, [r3, #0]
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a452:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a454:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a45a:	1d1a      	adds	r2, r3, #4
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a466:	b29b      	uxth	r3, r3
 800a468:	3b01      	subs	r3, #1
 800a46a:	b29a      	uxth	r2, r3
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a478:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a47a:	f7f9 fab1 	bl	80039e0 <HAL_GetTick>
 800a47e:	4602      	mov	r2, r0
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	1ad3      	subs	r3, r2, r3
 800a484:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a486:	429a      	cmp	r2, r3
 800a488:	d803      	bhi.n	800a492 <HAL_SPI_TransmitReceive+0x1ea>
 800a48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a48c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a490:	d102      	bne.n	800a498 <HAL_SPI_TransmitReceive+0x1f0>
 800a492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a494:	2b00      	cmp	r3, #0
 800a496:	d114      	bne.n	800a4c2 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f000 f92d 	bl	800a6f8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800a4be:	2303      	movs	r3, #3
 800a4c0:	e115      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a4c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d193      	bne.n	800a3f0 <HAL_SPI_TransmitReceive+0x148>
 800a4c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d190      	bne.n	800a3f0 <HAL_SPI_TransmitReceive+0x148>
 800a4ce:	e0e7      	b.n	800a6a0 <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	2b07      	cmp	r3, #7
 800a4d6:	f240 80dd 	bls.w	800a694 <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a4da:	e066      	b.n	800a5aa <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	f003 0302 	and.w	r3, r3, #2
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d119      	bne.n	800a51e <HAL_SPI_TransmitReceive+0x276>
 800a4ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d016      	beq.n	800a51e <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4f4:	881a      	ldrh	r2, [r3, #0]
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f8:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4fe:	1c9a      	adds	r2, r3, #2
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	3b01      	subs	r3, #1
 800a50e:	b29a      	uxth	r2, r3
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a51c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	695b      	ldr	r3, [r3, #20]
 800a524:	f003 0301 	and.w	r3, r3, #1
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d11a      	bne.n	800a562 <HAL_SPI_TransmitReceive+0x2ba>
 800a52c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d017      	beq.n	800a562 <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a536:	6a3a      	ldr	r2, [r7, #32]
 800a538:	8812      	ldrh	r2, [r2, #0]
 800a53a:	b292      	uxth	r2, r2
 800a53c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a542:	1c9a      	adds	r2, r3, #2
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a54e:	b29b      	uxth	r3, r3
 800a550:	3b01      	subs	r3, #1
 800a552:	b29a      	uxth	r2, r3
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a560:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a562:	f7f9 fa3d 	bl	80039e0 <HAL_GetTick>
 800a566:	4602      	mov	r2, r0
 800a568:	69fb      	ldr	r3, [r7, #28]
 800a56a:	1ad3      	subs	r3, r2, r3
 800a56c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a56e:	429a      	cmp	r2, r3
 800a570:	d803      	bhi.n	800a57a <HAL_SPI_TransmitReceive+0x2d2>
 800a572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a574:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a578:	d102      	bne.n	800a580 <HAL_SPI_TransmitReceive+0x2d8>
 800a57a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d114      	bne.n	800a5aa <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800a580:	68f8      	ldr	r0, [r7, #12]
 800a582:	f000 f8b9 	bl	800a6f8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2200      	movs	r2, #0
 800a58a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a594:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800a5a6:	2303      	movs	r3, #3
 800a5a8:	e0a1      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a5aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d195      	bne.n	800a4dc <HAL_SPI_TransmitReceive+0x234>
 800a5b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d192      	bne.n	800a4dc <HAL_SPI_TransmitReceive+0x234>
 800a5b6:	e073      	b.n	800a6a0 <HAL_SPI_TransmitReceive+0x3f8>
 800a5b8:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	695b      	ldr	r3, [r3, #20]
 800a5c2:	f003 0302 	and.w	r3, r3, #2
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d11b      	bne.n	800a602 <HAL_SPI_TransmitReceive+0x35a>
 800a5ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d018      	beq.n	800a602 <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	3320      	adds	r3, #32
 800a5da:	7812      	ldrb	r2, [r2, #0]
 800a5dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5e2:	1c5a      	adds	r2, r3, #1
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	b29a      	uxth	r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800a600:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	695b      	ldr	r3, [r3, #20]
 800a608:	f003 0301 	and.w	r3, r3, #1
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d11d      	bne.n	800a64c <HAL_SPI_TransmitReceive+0x3a4>
 800a610:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a612:	2b00      	cmp	r3, #0
 800a614:	d01a      	beq.n	800a64c <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a622:	7812      	ldrb	r2, [r2, #0]
 800a624:	b2d2      	uxtb	r2, r2
 800a626:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a62c:	1c5a      	adds	r2, r3, #1
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a638:	b29b      	uxth	r3, r3
 800a63a:	3b01      	subs	r3, #1
 800a63c:	b29a      	uxth	r2, r3
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a64a:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a64c:	f7f9 f9c8 	bl	80039e0 <HAL_GetTick>
 800a650:	4602      	mov	r2, r0
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	1ad3      	subs	r3, r2, r3
 800a656:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a658:	429a      	cmp	r2, r3
 800a65a:	d803      	bhi.n	800a664 <HAL_SPI_TransmitReceive+0x3bc>
 800a65c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a662:	d102      	bne.n	800a66a <HAL_SPI_TransmitReceive+0x3c2>
 800a664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a666:	2b00      	cmp	r3, #0
 800a668:	d114      	bne.n	800a694 <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f000 f844 	bl	800a6f8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2200      	movs	r2, #0
 800a674:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a67e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	2201      	movs	r2, #1
 800a68c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800a690:	2303      	movs	r3, #3
 800a692:	e02c      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a694:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a696:	2b00      	cmp	r3, #0
 800a698:	d190      	bne.n	800a5bc <HAL_SPI_TransmitReceive+0x314>
 800a69a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d18d      	bne.n	800a5bc <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800a6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a2:	9300      	str	r3, [sp, #0]
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	2108      	movs	r1, #8
 800a6aa:	68f8      	ldr	r0, [r7, #12]
 800a6ac:	f000 f8c4 	bl	800a838 <SPI_WaitOnFlagUntilTimeout>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d007      	beq.n	800a6c6 <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6bc:	f043 0220 	orr.w	r2, r3, #32
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f000 f816 	bl	800a6f8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d001      	beq.n	800a6ea <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e001      	b.n	800a6ee <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 800a6ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3730      	adds	r7, #48	; 0x30
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop

0800a6f8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	695b      	ldr	r3, [r3, #20]
 800a706:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	699a      	ldr	r2, [r3, #24]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f042 0208 	orr.w	r2, r2, #8
 800a716:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	699a      	ldr	r2, [r3, #24]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f042 0210 	orr.w	r2, r2, #16
 800a726:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f022 0201 	bic.w	r2, r2, #1
 800a736:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6919      	ldr	r1, [r3, #16]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	4b3c      	ldr	r3, [pc, #240]	; (800a834 <SPI_CloseTransfer+0x13c>)
 800a744:	400b      	ands	r3, r1
 800a746:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	689a      	ldr	r2, [r3, #8]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a756:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b04      	cmp	r3, #4
 800a762:	d014      	beq.n	800a78e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f003 0320 	and.w	r3, r3, #32
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d00f      	beq.n	800a78e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a774:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	699a      	ldr	r2, [r3, #24]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f042 0220 	orr.w	r2, r2, #32
 800a78c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a794:	b2db      	uxtb	r3, r3
 800a796:	2b03      	cmp	r3, #3
 800a798:	d014      	beq.n	800a7c4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00f      	beq.n	800a7c4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7aa:	f043 0204 	orr.w	r2, r3, #4
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	699a      	ldr	r2, [r3, #24]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7c2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d00f      	beq.n	800a7ee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7d4:	f043 0201 	orr.w	r2, r3, #1
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	699a      	ldr	r2, [r3, #24]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a7ec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d00f      	beq.n	800a818 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7fe:	f043 0208 	orr.w	r2, r3, #8
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	699a      	ldr	r2, [r3, #24]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a816:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800a828:	bf00      	nop
 800a82a:	3714      	adds	r7, #20
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr
 800a834:	fffffc90 	.word	0xfffffc90

0800a838 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	603b      	str	r3, [r7, #0]
 800a844:	4613      	mov	r3, r2
 800a846:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a848:	e010      	b.n	800a86c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a84a:	f7f9 f8c9 	bl	80039e0 <HAL_GetTick>
 800a84e:	4602      	mov	r2, r0
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	1ad3      	subs	r3, r2, r3
 800a854:	69ba      	ldr	r2, [r7, #24]
 800a856:	429a      	cmp	r2, r3
 800a858:	d803      	bhi.n	800a862 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a860:	d102      	bne.n	800a868 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a862:	69bb      	ldr	r3, [r7, #24]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a868:	2303      	movs	r3, #3
 800a86a:	e00f      	b.n	800a88c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	695a      	ldr	r2, [r3, #20]
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	4013      	ands	r3, r2
 800a876:	68ba      	ldr	r2, [r7, #8]
 800a878:	429a      	cmp	r2, r3
 800a87a:	bf0c      	ite	eq
 800a87c:	2301      	moveq	r3, #1
 800a87e:	2300      	movne	r3, #0
 800a880:	b2db      	uxtb	r3, r3
 800a882:	461a      	mov	r2, r3
 800a884:	79fb      	ldrb	r3, [r7, #7]
 800a886:	429a      	cmp	r2, r3
 800a888:	d0df      	beq.n	800a84a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800a894:	b480      	push	{r7}
 800a896:	b085      	sub	sp, #20
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8a0:	095b      	lsrs	r3, r3, #5
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	3307      	adds	r3, #7
 800a8b2:	08db      	lsrs	r3, r3, #3
 800a8b4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	68fa      	ldr	r2, [r7, #12]
 800a8ba:	fb02 f303 	mul.w	r3, r2, r3
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3714      	adds	r7, #20
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b082      	sub	sp, #8
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d101      	bne.n	800a8dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	e049      	b.n	800a970 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d106      	bne.n	800a8f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f7f6 fe35 	bl	8001560 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2202      	movs	r2, #2
 800a8fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	3304      	adds	r3, #4
 800a906:	4619      	mov	r1, r3
 800a908:	4610      	mov	r0, r2
 800a90a:	f000 fbb1 	bl	800b070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2201      	movs	r2, #1
 800a912:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2201      	movs	r2, #1
 800a91a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2201      	movs	r2, #1
 800a922:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2201      	movs	r2, #1
 800a92a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2201      	movs	r2, #1
 800a932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2201      	movs	r2, #1
 800a93a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2201      	movs	r2, #1
 800a942:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2201      	movs	r2, #1
 800a94a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2201      	movs	r2, #1
 800a952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2201      	movs	r2, #1
 800a95a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2201      	movs	r2, #1
 800a962:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2201      	movs	r2, #1
 800a96a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a96e:	2300      	movs	r3, #0
}
 800a970:	4618      	mov	r0, r3
 800a972:	3708      	adds	r7, #8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b082      	sub	sp, #8
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	e049      	b.n	800aa1e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a990:	b2db      	uxtb	r3, r3
 800a992:	2b00      	cmp	r3, #0
 800a994:	d106      	bne.n	800a9a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2200      	movs	r2, #0
 800a99a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 f841 	bl	800aa26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2202      	movs	r2, #2
 800a9a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	3304      	adds	r3, #4
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	4610      	mov	r0, r2
 800a9b8:	f000 fb5a 	bl	800b070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2201      	movs	r2, #1
 800a9e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2201      	movs	r2, #1
 800aa08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aa1c:	2300      	movs	r3, #0
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3708      	adds	r7, #8
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}

0800aa26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800aa26:	b480      	push	{r7}
 800aa28:	b083      	sub	sp, #12
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800aa2e:	bf00      	nop
 800aa30:	370c      	adds	r7, #12
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
	...

0800aa3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d109      	bne.n	800aa60 <HAL_TIM_PWM_Start+0x24>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	bf14      	ite	ne
 800aa58:	2301      	movne	r3, #1
 800aa5a:	2300      	moveq	r3, #0
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	e03c      	b.n	800aada <HAL_TIM_PWM_Start+0x9e>
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	2b04      	cmp	r3, #4
 800aa64:	d109      	bne.n	800aa7a <HAL_TIM_PWM_Start+0x3e>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800aa6c:	b2db      	uxtb	r3, r3
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	bf14      	ite	ne
 800aa72:	2301      	movne	r3, #1
 800aa74:	2300      	moveq	r3, #0
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	e02f      	b.n	800aada <HAL_TIM_PWM_Start+0x9e>
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	2b08      	cmp	r3, #8
 800aa7e:	d109      	bne.n	800aa94 <HAL_TIM_PWM_Start+0x58>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aa86:	b2db      	uxtb	r3, r3
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	bf14      	ite	ne
 800aa8c:	2301      	movne	r3, #1
 800aa8e:	2300      	moveq	r3, #0
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	e022      	b.n	800aada <HAL_TIM_PWM_Start+0x9e>
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	2b0c      	cmp	r3, #12
 800aa98:	d109      	bne.n	800aaae <HAL_TIM_PWM_Start+0x72>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	2b01      	cmp	r3, #1
 800aaa4:	bf14      	ite	ne
 800aaa6:	2301      	movne	r3, #1
 800aaa8:	2300      	moveq	r3, #0
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	e015      	b.n	800aada <HAL_TIM_PWM_Start+0x9e>
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2b10      	cmp	r3, #16
 800aab2:	d109      	bne.n	800aac8 <HAL_TIM_PWM_Start+0x8c>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800aaba:	b2db      	uxtb	r3, r3
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	bf14      	ite	ne
 800aac0:	2301      	movne	r3, #1
 800aac2:	2300      	moveq	r3, #0
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	e008      	b.n	800aada <HAL_TIM_PWM_Start+0x9e>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	bf14      	ite	ne
 800aad4:	2301      	movne	r3, #1
 800aad6:	2300      	moveq	r3, #0
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d001      	beq.n	800aae2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	e0a1      	b.n	800ac26 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d104      	bne.n	800aaf2 <HAL_TIM_PWM_Start+0xb6>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2202      	movs	r2, #2
 800aaec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aaf0:	e023      	b.n	800ab3a <HAL_TIM_PWM_Start+0xfe>
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	2b04      	cmp	r3, #4
 800aaf6:	d104      	bne.n	800ab02 <HAL_TIM_PWM_Start+0xc6>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2202      	movs	r2, #2
 800aafc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab00:	e01b      	b.n	800ab3a <HAL_TIM_PWM_Start+0xfe>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	2b08      	cmp	r3, #8
 800ab06:	d104      	bne.n	800ab12 <HAL_TIM_PWM_Start+0xd6>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2202      	movs	r2, #2
 800ab0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab10:	e013      	b.n	800ab3a <HAL_TIM_PWM_Start+0xfe>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	2b0c      	cmp	r3, #12
 800ab16:	d104      	bne.n	800ab22 <HAL_TIM_PWM_Start+0xe6>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2202      	movs	r2, #2
 800ab1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ab20:	e00b      	b.n	800ab3a <HAL_TIM_PWM_Start+0xfe>
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	2b10      	cmp	r3, #16
 800ab26:	d104      	bne.n	800ab32 <HAL_TIM_PWM_Start+0xf6>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2202      	movs	r2, #2
 800ab2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab30:	e003      	b.n	800ab3a <HAL_TIM_PWM_Start+0xfe>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2202      	movs	r2, #2
 800ab36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	6839      	ldr	r1, [r7, #0]
 800ab42:	4618      	mov	r0, r3
 800ab44:	f000 fea2 	bl	800b88c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a38      	ldr	r2, [pc, #224]	; (800ac30 <HAL_TIM_PWM_Start+0x1f4>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d013      	beq.n	800ab7a <HAL_TIM_PWM_Start+0x13e>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	4a37      	ldr	r2, [pc, #220]	; (800ac34 <HAL_TIM_PWM_Start+0x1f8>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d00e      	beq.n	800ab7a <HAL_TIM_PWM_Start+0x13e>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a35      	ldr	r2, [pc, #212]	; (800ac38 <HAL_TIM_PWM_Start+0x1fc>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d009      	beq.n	800ab7a <HAL_TIM_PWM_Start+0x13e>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a34      	ldr	r2, [pc, #208]	; (800ac3c <HAL_TIM_PWM_Start+0x200>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d004      	beq.n	800ab7a <HAL_TIM_PWM_Start+0x13e>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a32      	ldr	r2, [pc, #200]	; (800ac40 <HAL_TIM_PWM_Start+0x204>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d101      	bne.n	800ab7e <HAL_TIM_PWM_Start+0x142>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e000      	b.n	800ab80 <HAL_TIM_PWM_Start+0x144>
 800ab7e:	2300      	movs	r3, #0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d007      	beq.n	800ab94 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ab92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a25      	ldr	r2, [pc, #148]	; (800ac30 <HAL_TIM_PWM_Start+0x1f4>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d022      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aba6:	d01d      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a25      	ldr	r2, [pc, #148]	; (800ac44 <HAL_TIM_PWM_Start+0x208>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d018      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4a24      	ldr	r2, [pc, #144]	; (800ac48 <HAL_TIM_PWM_Start+0x20c>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d013      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a22      	ldr	r2, [pc, #136]	; (800ac4c <HAL_TIM_PWM_Start+0x210>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d00e      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4a1a      	ldr	r2, [pc, #104]	; (800ac34 <HAL_TIM_PWM_Start+0x1f8>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d009      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a1e      	ldr	r2, [pc, #120]	; (800ac50 <HAL_TIM_PWM_Start+0x214>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d004      	beq.n	800abe4 <HAL_TIM_PWM_Start+0x1a8>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a16      	ldr	r2, [pc, #88]	; (800ac38 <HAL_TIM_PWM_Start+0x1fc>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d115      	bne.n	800ac10 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	689a      	ldr	r2, [r3, #8]
 800abea:	4b1a      	ldr	r3, [pc, #104]	; (800ac54 <HAL_TIM_PWM_Start+0x218>)
 800abec:	4013      	ands	r3, r2
 800abee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	2b06      	cmp	r3, #6
 800abf4:	d015      	beq.n	800ac22 <HAL_TIM_PWM_Start+0x1e6>
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abfc:	d011      	beq.n	800ac22 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f042 0201 	orr.w	r2, r2, #1
 800ac0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac0e:	e008      	b.n	800ac22 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f042 0201 	orr.w	r2, r2, #1
 800ac1e:	601a      	str	r2, [r3, #0]
 800ac20:	e000      	b.n	800ac24 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	40010000 	.word	0x40010000
 800ac34:	40010400 	.word	0x40010400
 800ac38:	40014000 	.word	0x40014000
 800ac3c:	40014400 	.word	0x40014400
 800ac40:	40014800 	.word	0x40014800
 800ac44:	40000400 	.word	0x40000400
 800ac48:	40000800 	.word	0x40000800
 800ac4c:	40000c00 	.word	0x40000c00
 800ac50:	40001800 	.word	0x40001800
 800ac54:	00010007 	.word	0x00010007

0800ac58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b086      	sub	sp, #24
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	60b9      	str	r1, [r7, #8]
 800ac62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac64:	2300      	movs	r3, #0
 800ac66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d101      	bne.n	800ac76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ac72:	2302      	movs	r3, #2
 800ac74:	e0ff      	b.n	800ae76 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2b14      	cmp	r3, #20
 800ac82:	f200 80f0 	bhi.w	800ae66 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ac86:	a201      	add	r2, pc, #4	; (adr r2, 800ac8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ac88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac8c:	0800ace1 	.word	0x0800ace1
 800ac90:	0800ae67 	.word	0x0800ae67
 800ac94:	0800ae67 	.word	0x0800ae67
 800ac98:	0800ae67 	.word	0x0800ae67
 800ac9c:	0800ad21 	.word	0x0800ad21
 800aca0:	0800ae67 	.word	0x0800ae67
 800aca4:	0800ae67 	.word	0x0800ae67
 800aca8:	0800ae67 	.word	0x0800ae67
 800acac:	0800ad63 	.word	0x0800ad63
 800acb0:	0800ae67 	.word	0x0800ae67
 800acb4:	0800ae67 	.word	0x0800ae67
 800acb8:	0800ae67 	.word	0x0800ae67
 800acbc:	0800ada3 	.word	0x0800ada3
 800acc0:	0800ae67 	.word	0x0800ae67
 800acc4:	0800ae67 	.word	0x0800ae67
 800acc8:	0800ae67 	.word	0x0800ae67
 800accc:	0800ade5 	.word	0x0800ade5
 800acd0:	0800ae67 	.word	0x0800ae67
 800acd4:	0800ae67 	.word	0x0800ae67
 800acd8:	0800ae67 	.word	0x0800ae67
 800acdc:	0800ae25 	.word	0x0800ae25
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	68b9      	ldr	r1, [r7, #8]
 800ace6:	4618      	mov	r0, r3
 800ace8:	f000 fa5c 	bl	800b1a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	699a      	ldr	r2, [r3, #24]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f042 0208 	orr.w	r2, r2, #8
 800acfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	699a      	ldr	r2, [r3, #24]
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f022 0204 	bic.w	r2, r2, #4
 800ad0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6999      	ldr	r1, [r3, #24]
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	691a      	ldr	r2, [r3, #16]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	430a      	orrs	r2, r1
 800ad1c:	619a      	str	r2, [r3, #24]
      break;
 800ad1e:	e0a5      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	68b9      	ldr	r1, [r7, #8]
 800ad26:	4618      	mov	r0, r3
 800ad28:	f000 facc 	bl	800b2c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	699a      	ldr	r2, [r3, #24]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ad3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	699a      	ldr	r2, [r3, #24]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ad4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	6999      	ldr	r1, [r3, #24]
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	021a      	lsls	r2, r3, #8
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	430a      	orrs	r2, r1
 800ad5e:	619a      	str	r2, [r3, #24]
      break;
 800ad60:	e084      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	68b9      	ldr	r1, [r7, #8]
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 fb35 	bl	800b3d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	69da      	ldr	r2, [r3, #28]
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f042 0208 	orr.w	r2, r2, #8
 800ad7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	69da      	ldr	r2, [r3, #28]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f022 0204 	bic.w	r2, r2, #4
 800ad8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	69d9      	ldr	r1, [r3, #28]
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	691a      	ldr	r2, [r3, #16]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	430a      	orrs	r2, r1
 800ad9e:	61da      	str	r2, [r3, #28]
      break;
 800ada0:	e064      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	68b9      	ldr	r1, [r7, #8]
 800ada8:	4618      	mov	r0, r3
 800adaa:	f000 fb9d 	bl	800b4e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	69da      	ldr	r2, [r3, #28]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800adbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	69da      	ldr	r2, [r3, #28]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800adcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	69d9      	ldr	r1, [r3, #28]
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	691b      	ldr	r3, [r3, #16]
 800add8:	021a      	lsls	r2, r3, #8
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	430a      	orrs	r2, r1
 800ade0:	61da      	str	r2, [r3, #28]
      break;
 800ade2:	e043      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	68b9      	ldr	r1, [r7, #8]
 800adea:	4618      	mov	r0, r3
 800adec:	f000 fbe6 	bl	800b5bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f042 0208 	orr.w	r2, r2, #8
 800adfe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f022 0204 	bic.w	r2, r2, #4
 800ae0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	691a      	ldr	r2, [r3, #16]
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	430a      	orrs	r2, r1
 800ae20:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ae22:	e023      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68b9      	ldr	r1, [r7, #8]
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f000 fc2a 	bl	800b684 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ae3e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ae4e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	691b      	ldr	r3, [r3, #16]
 800ae5a:	021a      	lsls	r2, r3, #8
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ae64:	e002      	b.n	800ae6c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	75fb      	strb	r3, [r7, #23]
      break;
 800ae6a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2200      	movs	r2, #0
 800ae70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ae74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3718      	adds	r7, #24
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop

0800ae80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d101      	bne.n	800ae9c <HAL_TIM_ConfigClockSource+0x1c>
 800ae98:	2302      	movs	r3, #2
 800ae9a:	e0dc      	b.n	800b056 <HAL_TIM_ConfigClockSource+0x1d6>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2202      	movs	r2, #2
 800aea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	689b      	ldr	r3, [r3, #8]
 800aeb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aeb4:	68ba      	ldr	r2, [r7, #8]
 800aeb6:	4b6a      	ldr	r3, [pc, #424]	; (800b060 <HAL_TIM_ConfigClockSource+0x1e0>)
 800aeb8:	4013      	ands	r3, r2
 800aeba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aec2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	68ba      	ldr	r2, [r7, #8]
 800aeca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a64      	ldr	r2, [pc, #400]	; (800b064 <HAL_TIM_ConfigClockSource+0x1e4>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	f000 80a9 	beq.w	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800aed8:	4a62      	ldr	r2, [pc, #392]	; (800b064 <HAL_TIM_ConfigClockSource+0x1e4>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	f200 80ae 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800aee0:	4a61      	ldr	r2, [pc, #388]	; (800b068 <HAL_TIM_ConfigClockSource+0x1e8>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	f000 80a1 	beq.w	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800aee8:	4a5f      	ldr	r2, [pc, #380]	; (800b068 <HAL_TIM_ConfigClockSource+0x1e8>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	f200 80a6 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800aef0:	4a5e      	ldr	r2, [pc, #376]	; (800b06c <HAL_TIM_ConfigClockSource+0x1ec>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	f000 8099 	beq.w	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800aef8:	4a5c      	ldr	r2, [pc, #368]	; (800b06c <HAL_TIM_ConfigClockSource+0x1ec>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	f200 809e 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af00:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800af04:	f000 8091 	beq.w	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af08:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800af0c:	f200 8096 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af14:	f000 8089 	beq.w	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af1c:	f200 808e 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af24:	d03e      	beq.n	800afa4 <HAL_TIM_ConfigClockSource+0x124>
 800af26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af2a:	f200 8087 	bhi.w	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af32:	f000 8086 	beq.w	800b042 <HAL_TIM_ConfigClockSource+0x1c2>
 800af36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af3a:	d87f      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af3c:	2b70      	cmp	r3, #112	; 0x70
 800af3e:	d01a      	beq.n	800af76 <HAL_TIM_ConfigClockSource+0xf6>
 800af40:	2b70      	cmp	r3, #112	; 0x70
 800af42:	d87b      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af44:	2b60      	cmp	r3, #96	; 0x60
 800af46:	d050      	beq.n	800afea <HAL_TIM_ConfigClockSource+0x16a>
 800af48:	2b60      	cmp	r3, #96	; 0x60
 800af4a:	d877      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af4c:	2b50      	cmp	r3, #80	; 0x50
 800af4e:	d03c      	beq.n	800afca <HAL_TIM_ConfigClockSource+0x14a>
 800af50:	2b50      	cmp	r3, #80	; 0x50
 800af52:	d873      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af54:	2b40      	cmp	r3, #64	; 0x40
 800af56:	d058      	beq.n	800b00a <HAL_TIM_ConfigClockSource+0x18a>
 800af58:	2b40      	cmp	r3, #64	; 0x40
 800af5a:	d86f      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af5c:	2b30      	cmp	r3, #48	; 0x30
 800af5e:	d064      	beq.n	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af60:	2b30      	cmp	r3, #48	; 0x30
 800af62:	d86b      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af64:	2b20      	cmp	r3, #32
 800af66:	d060      	beq.n	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af68:	2b20      	cmp	r3, #32
 800af6a:	d867      	bhi.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d05c      	beq.n	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af70:	2b10      	cmp	r3, #16
 800af72:	d05a      	beq.n	800b02a <HAL_TIM_ConfigClockSource+0x1aa>
 800af74:	e062      	b.n	800b03c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6818      	ldr	r0, [r3, #0]
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	6899      	ldr	r1, [r3, #8]
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	f000 fc61 	bl	800b84c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800af98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	68ba      	ldr	r2, [r7, #8]
 800afa0:	609a      	str	r2, [r3, #8]
      break;
 800afa2:	e04f      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6818      	ldr	r0, [r3, #0]
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	6899      	ldr	r1, [r3, #8]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	685a      	ldr	r2, [r3, #4]
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	68db      	ldr	r3, [r3, #12]
 800afb4:	f000 fc4a 	bl	800b84c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	689a      	ldr	r2, [r3, #8]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800afc6:	609a      	str	r2, [r3, #8]
      break;
 800afc8:	e03c      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6818      	ldr	r0, [r3, #0]
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	6859      	ldr	r1, [r3, #4]
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	68db      	ldr	r3, [r3, #12]
 800afd6:	461a      	mov	r2, r3
 800afd8:	f000 fbba 	bl	800b750 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2150      	movs	r1, #80	; 0x50
 800afe2:	4618      	mov	r0, r3
 800afe4:	f000 fc14 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800afe8:	e02c      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6818      	ldr	r0, [r3, #0]
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	6859      	ldr	r1, [r3, #4]
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	461a      	mov	r2, r3
 800aff8:	f000 fbd9 	bl	800b7ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	2160      	movs	r1, #96	; 0x60
 800b002:	4618      	mov	r0, r3
 800b004:	f000 fc04 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b008:	e01c      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6818      	ldr	r0, [r3, #0]
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	6859      	ldr	r1, [r3, #4]
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	68db      	ldr	r3, [r3, #12]
 800b016:	461a      	mov	r2, r3
 800b018:	f000 fb9a 	bl	800b750 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2140      	movs	r1, #64	; 0x40
 800b022:	4618      	mov	r0, r3
 800b024:	f000 fbf4 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b028:	e00c      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4619      	mov	r1, r3
 800b034:	4610      	mov	r0, r2
 800b036:	f000 fbeb 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b03a:	e003      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b03c:	2301      	movs	r3, #1
 800b03e:	73fb      	strb	r3, [r7, #15]
      break;
 800b040:	e000      	b.n	800b044 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b054:	7bfb      	ldrb	r3, [r7, #15]
}
 800b056:	4618      	mov	r0, r3
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	ffceff88 	.word	0xffceff88
 800b064:	00100040 	.word	0x00100040
 800b068:	00100030 	.word	0x00100030
 800b06c:	00100020 	.word	0x00100020

0800b070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b070:	b480      	push	{r7}
 800b072:	b085      	sub	sp, #20
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	4a40      	ldr	r2, [pc, #256]	; (800b184 <TIM_Base_SetConfig+0x114>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d013      	beq.n	800b0b0 <TIM_Base_SetConfig+0x40>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b08e:	d00f      	beq.n	800b0b0 <TIM_Base_SetConfig+0x40>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a3d      	ldr	r2, [pc, #244]	; (800b188 <TIM_Base_SetConfig+0x118>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d00b      	beq.n	800b0b0 <TIM_Base_SetConfig+0x40>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a3c      	ldr	r2, [pc, #240]	; (800b18c <TIM_Base_SetConfig+0x11c>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d007      	beq.n	800b0b0 <TIM_Base_SetConfig+0x40>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4a3b      	ldr	r2, [pc, #236]	; (800b190 <TIM_Base_SetConfig+0x120>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d003      	beq.n	800b0b0 <TIM_Base_SetConfig+0x40>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a3a      	ldr	r2, [pc, #232]	; (800b194 <TIM_Base_SetConfig+0x124>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d108      	bne.n	800b0c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a2f      	ldr	r2, [pc, #188]	; (800b184 <TIM_Base_SetConfig+0x114>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d01f      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0d0:	d01b      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a2c      	ldr	r2, [pc, #176]	; (800b188 <TIM_Base_SetConfig+0x118>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d017      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a2b      	ldr	r2, [pc, #172]	; (800b18c <TIM_Base_SetConfig+0x11c>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d013      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a2a      	ldr	r2, [pc, #168]	; (800b190 <TIM_Base_SetConfig+0x120>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d00f      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a29      	ldr	r2, [pc, #164]	; (800b194 <TIM_Base_SetConfig+0x124>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d00b      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a28      	ldr	r2, [pc, #160]	; (800b198 <TIM_Base_SetConfig+0x128>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d007      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a27      	ldr	r2, [pc, #156]	; (800b19c <TIM_Base_SetConfig+0x12c>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d003      	beq.n	800b10a <TIM_Base_SetConfig+0x9a>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a26      	ldr	r2, [pc, #152]	; (800b1a0 <TIM_Base_SetConfig+0x130>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d108      	bne.n	800b11c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	68db      	ldr	r3, [r3, #12]
 800b116:	68fa      	ldr	r2, [r7, #12]
 800b118:	4313      	orrs	r3, r2
 800b11a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	695b      	ldr	r3, [r3, #20]
 800b126:	4313      	orrs	r3, r2
 800b128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	68fa      	ldr	r2, [r7, #12]
 800b12e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	689a      	ldr	r2, [r3, #8]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	4a10      	ldr	r2, [pc, #64]	; (800b184 <TIM_Base_SetConfig+0x114>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d00f      	beq.n	800b168 <TIM_Base_SetConfig+0xf8>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	4a12      	ldr	r2, [pc, #72]	; (800b194 <TIM_Base_SetConfig+0x124>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d00b      	beq.n	800b168 <TIM_Base_SetConfig+0xf8>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	4a11      	ldr	r2, [pc, #68]	; (800b198 <TIM_Base_SetConfig+0x128>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d007      	beq.n	800b168 <TIM_Base_SetConfig+0xf8>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4a10      	ldr	r2, [pc, #64]	; (800b19c <TIM_Base_SetConfig+0x12c>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d003      	beq.n	800b168 <TIM_Base_SetConfig+0xf8>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	4a0f      	ldr	r2, [pc, #60]	; (800b1a0 <TIM_Base_SetConfig+0x130>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d103      	bne.n	800b170 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	691a      	ldr	r2, [r3, #16]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	615a      	str	r2, [r3, #20]
}
 800b176:	bf00      	nop
 800b178:	3714      	adds	r7, #20
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
 800b182:	bf00      	nop
 800b184:	40010000 	.word	0x40010000
 800b188:	40000400 	.word	0x40000400
 800b18c:	40000800 	.word	0x40000800
 800b190:	40000c00 	.word	0x40000c00
 800b194:	40010400 	.word	0x40010400
 800b198:	40014000 	.word	0x40014000
 800b19c:	40014400 	.word	0x40014400
 800b1a0:	40014800 	.word	0x40014800

0800b1a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b087      	sub	sp, #28
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6a1b      	ldr	r3, [r3, #32]
 800b1b2:	f023 0201 	bic.w	r2, r3, #1
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6a1b      	ldr	r3, [r3, #32]
 800b1be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	699b      	ldr	r3, [r3, #24]
 800b1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4b37      	ldr	r3, [pc, #220]	; (800b2ac <TIM_OC1_SetConfig+0x108>)
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f023 0303 	bic.w	r3, r3, #3
 800b1da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	f023 0302 	bic.w	r3, r3, #2
 800b1ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	697a      	ldr	r2, [r7, #20]
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	4a2d      	ldr	r2, [pc, #180]	; (800b2b0 <TIM_OC1_SetConfig+0x10c>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d00f      	beq.n	800b220 <TIM_OC1_SetConfig+0x7c>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	4a2c      	ldr	r2, [pc, #176]	; (800b2b4 <TIM_OC1_SetConfig+0x110>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d00b      	beq.n	800b220 <TIM_OC1_SetConfig+0x7c>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	4a2b      	ldr	r2, [pc, #172]	; (800b2b8 <TIM_OC1_SetConfig+0x114>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d007      	beq.n	800b220 <TIM_OC1_SetConfig+0x7c>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	4a2a      	ldr	r2, [pc, #168]	; (800b2bc <TIM_OC1_SetConfig+0x118>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d003      	beq.n	800b220 <TIM_OC1_SetConfig+0x7c>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a29      	ldr	r2, [pc, #164]	; (800b2c0 <TIM_OC1_SetConfig+0x11c>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d10c      	bne.n	800b23a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	f023 0308 	bic.w	r3, r3, #8
 800b226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	68db      	ldr	r3, [r3, #12]
 800b22c:	697a      	ldr	r2, [r7, #20]
 800b22e:	4313      	orrs	r3, r2
 800b230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	f023 0304 	bic.w	r3, r3, #4
 800b238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a1c      	ldr	r2, [pc, #112]	; (800b2b0 <TIM_OC1_SetConfig+0x10c>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d00f      	beq.n	800b262 <TIM_OC1_SetConfig+0xbe>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4a1b      	ldr	r2, [pc, #108]	; (800b2b4 <TIM_OC1_SetConfig+0x110>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d00b      	beq.n	800b262 <TIM_OC1_SetConfig+0xbe>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4a1a      	ldr	r2, [pc, #104]	; (800b2b8 <TIM_OC1_SetConfig+0x114>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d007      	beq.n	800b262 <TIM_OC1_SetConfig+0xbe>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	4a19      	ldr	r2, [pc, #100]	; (800b2bc <TIM_OC1_SetConfig+0x118>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d003      	beq.n	800b262 <TIM_OC1_SetConfig+0xbe>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a18      	ldr	r2, [pc, #96]	; (800b2c0 <TIM_OC1_SetConfig+0x11c>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d111      	bne.n	800b286 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b262:	693b      	ldr	r3, [r7, #16]
 800b264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	695b      	ldr	r3, [r3, #20]
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	4313      	orrs	r3, r2
 800b27a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	699b      	ldr	r3, [r3, #24]
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	4313      	orrs	r3, r2
 800b284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	693a      	ldr	r2, [r7, #16]
 800b28a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	68fa      	ldr	r2, [r7, #12]
 800b290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	697a      	ldr	r2, [r7, #20]
 800b29e:	621a      	str	r2, [r3, #32]
}
 800b2a0:	bf00      	nop
 800b2a2:	371c      	adds	r7, #28
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr
 800b2ac:	fffeff8f 	.word	0xfffeff8f
 800b2b0:	40010000 	.word	0x40010000
 800b2b4:	40010400 	.word	0x40010400
 800b2b8:	40014000 	.word	0x40014000
 800b2bc:	40014400 	.word	0x40014400
 800b2c0:	40014800 	.word	0x40014800

0800b2c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b087      	sub	sp, #28
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6a1b      	ldr	r3, [r3, #32]
 800b2d2:	f023 0210 	bic.w	r2, r3, #16
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6a1b      	ldr	r3, [r3, #32]
 800b2de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	699b      	ldr	r3, [r3, #24]
 800b2ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b2ec:	68fa      	ldr	r2, [r7, #12]
 800b2ee:	4b34      	ldr	r3, [pc, #208]	; (800b3c0 <TIM_OC2_SetConfig+0xfc>)
 800b2f0:	4013      	ands	r3, r2
 800b2f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	021b      	lsls	r3, r3, #8
 800b302:	68fa      	ldr	r2, [r7, #12]
 800b304:	4313      	orrs	r3, r2
 800b306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	f023 0320 	bic.w	r3, r3, #32
 800b30e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	011b      	lsls	r3, r3, #4
 800b316:	697a      	ldr	r2, [r7, #20]
 800b318:	4313      	orrs	r3, r2
 800b31a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4a29      	ldr	r2, [pc, #164]	; (800b3c4 <TIM_OC2_SetConfig+0x100>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d003      	beq.n	800b32c <TIM_OC2_SetConfig+0x68>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	4a28      	ldr	r2, [pc, #160]	; (800b3c8 <TIM_OC2_SetConfig+0x104>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d10d      	bne.n	800b348 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	011b      	lsls	r3, r3, #4
 800b33a:	697a      	ldr	r2, [r7, #20]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b346:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a1e      	ldr	r2, [pc, #120]	; (800b3c4 <TIM_OC2_SetConfig+0x100>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d00f      	beq.n	800b370 <TIM_OC2_SetConfig+0xac>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a1d      	ldr	r2, [pc, #116]	; (800b3c8 <TIM_OC2_SetConfig+0x104>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d00b      	beq.n	800b370 <TIM_OC2_SetConfig+0xac>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a1c      	ldr	r2, [pc, #112]	; (800b3cc <TIM_OC2_SetConfig+0x108>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d007      	beq.n	800b370 <TIM_OC2_SetConfig+0xac>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a1b      	ldr	r2, [pc, #108]	; (800b3d0 <TIM_OC2_SetConfig+0x10c>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d003      	beq.n	800b370 <TIM_OC2_SetConfig+0xac>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a1a      	ldr	r2, [pc, #104]	; (800b3d4 <TIM_OC2_SetConfig+0x110>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d113      	bne.n	800b398 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b37e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	695b      	ldr	r3, [r3, #20]
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	693a      	ldr	r2, [r7, #16]
 800b388:	4313      	orrs	r3, r2
 800b38a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	699b      	ldr	r3, [r3, #24]
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	693a      	ldr	r2, [r7, #16]
 800b394:	4313      	orrs	r3, r2
 800b396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	68fa      	ldr	r2, [r7, #12]
 800b3a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	685a      	ldr	r2, [r3, #4]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	621a      	str	r2, [r3, #32]
}
 800b3b2:	bf00      	nop
 800b3b4:	371c      	adds	r7, #28
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	feff8fff 	.word	0xfeff8fff
 800b3c4:	40010000 	.word	0x40010000
 800b3c8:	40010400 	.word	0x40010400
 800b3cc:	40014000 	.word	0x40014000
 800b3d0:	40014400 	.word	0x40014400
 800b3d4:	40014800 	.word	0x40014800

0800b3d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b087      	sub	sp, #28
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a1b      	ldr	r3, [r3, #32]
 800b3e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a1b      	ldr	r3, [r3, #32]
 800b3f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	69db      	ldr	r3, [r3, #28]
 800b3fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	4b33      	ldr	r3, [pc, #204]	; (800b4d0 <TIM_OC3_SetConfig+0xf8>)
 800b404:	4013      	ands	r3, r2
 800b406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	f023 0303 	bic.w	r3, r3, #3
 800b40e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	68fa      	ldr	r2, [r7, #12]
 800b416:	4313      	orrs	r3, r2
 800b418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	021b      	lsls	r3, r3, #8
 800b428:	697a      	ldr	r2, [r7, #20]
 800b42a:	4313      	orrs	r3, r2
 800b42c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	4a28      	ldr	r2, [pc, #160]	; (800b4d4 <TIM_OC3_SetConfig+0xfc>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d003      	beq.n	800b43e <TIM_OC3_SetConfig+0x66>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	4a27      	ldr	r2, [pc, #156]	; (800b4d8 <TIM_OC3_SetConfig+0x100>)
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d10d      	bne.n	800b45a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	021b      	lsls	r3, r3, #8
 800b44c:	697a      	ldr	r2, [r7, #20]
 800b44e:	4313      	orrs	r3, r2
 800b450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	4a1d      	ldr	r2, [pc, #116]	; (800b4d4 <TIM_OC3_SetConfig+0xfc>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d00f      	beq.n	800b482 <TIM_OC3_SetConfig+0xaa>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4a1c      	ldr	r2, [pc, #112]	; (800b4d8 <TIM_OC3_SetConfig+0x100>)
 800b466:	4293      	cmp	r3, r2
 800b468:	d00b      	beq.n	800b482 <TIM_OC3_SetConfig+0xaa>
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4a1b      	ldr	r2, [pc, #108]	; (800b4dc <TIM_OC3_SetConfig+0x104>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d007      	beq.n	800b482 <TIM_OC3_SetConfig+0xaa>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4a1a      	ldr	r2, [pc, #104]	; (800b4e0 <TIM_OC3_SetConfig+0x108>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d003      	beq.n	800b482 <TIM_OC3_SetConfig+0xaa>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a19      	ldr	r2, [pc, #100]	; (800b4e4 <TIM_OC3_SetConfig+0x10c>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d113      	bne.n	800b4aa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	695b      	ldr	r3, [r3, #20]
 800b496:	011b      	lsls	r3, r3, #4
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	699b      	ldr	r3, [r3, #24]
 800b4a2:	011b      	lsls	r3, r3, #4
 800b4a4:	693a      	ldr	r2, [r7, #16]
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	693a      	ldr	r2, [r7, #16]
 800b4ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	685a      	ldr	r2, [r3, #4]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	697a      	ldr	r2, [r7, #20]
 800b4c2:	621a      	str	r2, [r3, #32]
}
 800b4c4:	bf00      	nop
 800b4c6:	371c      	adds	r7, #28
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	fffeff8f 	.word	0xfffeff8f
 800b4d4:	40010000 	.word	0x40010000
 800b4d8:	40010400 	.word	0x40010400
 800b4dc:	40014000 	.word	0x40014000
 800b4e0:	40014400 	.word	0x40014400
 800b4e4:	40014800 	.word	0x40014800

0800b4e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b087      	sub	sp, #28
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a1b      	ldr	r3, [r3, #32]
 800b4f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	685b      	ldr	r3, [r3, #4]
 800b508:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	69db      	ldr	r3, [r3, #28]
 800b50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	4b24      	ldr	r3, [pc, #144]	; (800b5a4 <TIM_OC4_SetConfig+0xbc>)
 800b514:	4013      	ands	r3, r2
 800b516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b51e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	021b      	lsls	r3, r3, #8
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	4313      	orrs	r3, r2
 800b52a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	031b      	lsls	r3, r3, #12
 800b53a:	693a      	ldr	r2, [r7, #16]
 800b53c:	4313      	orrs	r3, r2
 800b53e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	4a19      	ldr	r2, [pc, #100]	; (800b5a8 <TIM_OC4_SetConfig+0xc0>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d00f      	beq.n	800b568 <TIM_OC4_SetConfig+0x80>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4a18      	ldr	r2, [pc, #96]	; (800b5ac <TIM_OC4_SetConfig+0xc4>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d00b      	beq.n	800b568 <TIM_OC4_SetConfig+0x80>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	4a17      	ldr	r2, [pc, #92]	; (800b5b0 <TIM_OC4_SetConfig+0xc8>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d007      	beq.n	800b568 <TIM_OC4_SetConfig+0x80>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	4a16      	ldr	r2, [pc, #88]	; (800b5b4 <TIM_OC4_SetConfig+0xcc>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d003      	beq.n	800b568 <TIM_OC4_SetConfig+0x80>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	4a15      	ldr	r2, [pc, #84]	; (800b5b8 <TIM_OC4_SetConfig+0xd0>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d109      	bne.n	800b57c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b56e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	695b      	ldr	r3, [r3, #20]
 800b574:	019b      	lsls	r3, r3, #6
 800b576:	697a      	ldr	r2, [r7, #20]
 800b578:	4313      	orrs	r3, r2
 800b57a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	621a      	str	r2, [r3, #32]
}
 800b596:	bf00      	nop
 800b598:	371c      	adds	r7, #28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	feff8fff 	.word	0xfeff8fff
 800b5a8:	40010000 	.word	0x40010000
 800b5ac:	40010400 	.word	0x40010400
 800b5b0:	40014000 	.word	0x40014000
 800b5b4:	40014400 	.word	0x40014400
 800b5b8:	40014800 	.word	0x40014800

0800b5bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6a1b      	ldr	r3, [r3, #32]
 800b5ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6a1b      	ldr	r3, [r3, #32]
 800b5d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b5e4:	68fa      	ldr	r2, [r7, #12]
 800b5e6:	4b21      	ldr	r3, [pc, #132]	; (800b66c <TIM_OC5_SetConfig+0xb0>)
 800b5e8:	4013      	ands	r3, r2
 800b5ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b5fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	041b      	lsls	r3, r3, #16
 800b604:	693a      	ldr	r2, [r7, #16]
 800b606:	4313      	orrs	r3, r2
 800b608:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4a18      	ldr	r2, [pc, #96]	; (800b670 <TIM_OC5_SetConfig+0xb4>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d00f      	beq.n	800b632 <TIM_OC5_SetConfig+0x76>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	4a17      	ldr	r2, [pc, #92]	; (800b674 <TIM_OC5_SetConfig+0xb8>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d00b      	beq.n	800b632 <TIM_OC5_SetConfig+0x76>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	4a16      	ldr	r2, [pc, #88]	; (800b678 <TIM_OC5_SetConfig+0xbc>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d007      	beq.n	800b632 <TIM_OC5_SetConfig+0x76>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	4a15      	ldr	r2, [pc, #84]	; (800b67c <TIM_OC5_SetConfig+0xc0>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d003      	beq.n	800b632 <TIM_OC5_SetConfig+0x76>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4a14      	ldr	r2, [pc, #80]	; (800b680 <TIM_OC5_SetConfig+0xc4>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d109      	bne.n	800b646 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b638:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	695b      	ldr	r3, [r3, #20]
 800b63e:	021b      	lsls	r3, r3, #8
 800b640:	697a      	ldr	r2, [r7, #20]
 800b642:	4313      	orrs	r3, r2
 800b644:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	697a      	ldr	r2, [r7, #20]
 800b64a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	68fa      	ldr	r2, [r7, #12]
 800b650:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	685a      	ldr	r2, [r3, #4]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	693a      	ldr	r2, [r7, #16]
 800b65e:	621a      	str	r2, [r3, #32]
}
 800b660:	bf00      	nop
 800b662:	371c      	adds	r7, #28
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr
 800b66c:	fffeff8f 	.word	0xfffeff8f
 800b670:	40010000 	.word	0x40010000
 800b674:	40010400 	.word	0x40010400
 800b678:	40014000 	.word	0x40014000
 800b67c:	40014400 	.word	0x40014400
 800b680:	40014800 	.word	0x40014800

0800b684 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b684:	b480      	push	{r7}
 800b686:	b087      	sub	sp, #28
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a1b      	ldr	r3, [r3, #32]
 800b692:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a1b      	ldr	r3, [r3, #32]
 800b69e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	4b22      	ldr	r3, [pc, #136]	; (800b738 <TIM_OC6_SetConfig+0xb4>)
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	021b      	lsls	r3, r3, #8
 800b6ba:	68fa      	ldr	r2, [r7, #12]
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b6c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	051b      	lsls	r3, r3, #20
 800b6ce:	693a      	ldr	r2, [r7, #16]
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a19      	ldr	r2, [pc, #100]	; (800b73c <TIM_OC6_SetConfig+0xb8>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d00f      	beq.n	800b6fc <TIM_OC6_SetConfig+0x78>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a18      	ldr	r2, [pc, #96]	; (800b740 <TIM_OC6_SetConfig+0xbc>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d00b      	beq.n	800b6fc <TIM_OC6_SetConfig+0x78>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4a17      	ldr	r2, [pc, #92]	; (800b744 <TIM_OC6_SetConfig+0xc0>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d007      	beq.n	800b6fc <TIM_OC6_SetConfig+0x78>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	4a16      	ldr	r2, [pc, #88]	; (800b748 <TIM_OC6_SetConfig+0xc4>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d003      	beq.n	800b6fc <TIM_OC6_SetConfig+0x78>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4a15      	ldr	r2, [pc, #84]	; (800b74c <TIM_OC6_SetConfig+0xc8>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d109      	bne.n	800b710 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b702:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	695b      	ldr	r3, [r3, #20]
 800b708:	029b      	lsls	r3, r3, #10
 800b70a:	697a      	ldr	r2, [r7, #20]
 800b70c:	4313      	orrs	r3, r2
 800b70e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	697a      	ldr	r2, [r7, #20]
 800b714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	68fa      	ldr	r2, [r7, #12]
 800b71a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	685a      	ldr	r2, [r3, #4]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	693a      	ldr	r2, [r7, #16]
 800b728:	621a      	str	r2, [r3, #32]
}
 800b72a:	bf00      	nop
 800b72c:	371c      	adds	r7, #28
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	feff8fff 	.word	0xfeff8fff
 800b73c:	40010000 	.word	0x40010000
 800b740:	40010400 	.word	0x40010400
 800b744:	40014000 	.word	0x40014000
 800b748:	40014400 	.word	0x40014400
 800b74c:	40014800 	.word	0x40014800

0800b750 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b750:	b480      	push	{r7}
 800b752:	b087      	sub	sp, #28
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	6a1b      	ldr	r3, [r3, #32]
 800b760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	6a1b      	ldr	r3, [r3, #32]
 800b766:	f023 0201 	bic.w	r2, r3, #1
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	699b      	ldr	r3, [r3, #24]
 800b772:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b77a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	011b      	lsls	r3, r3, #4
 800b780:	693a      	ldr	r2, [r7, #16]
 800b782:	4313      	orrs	r3, r2
 800b784:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	f023 030a 	bic.w	r3, r3, #10
 800b78c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b78e:	697a      	ldr	r2, [r7, #20]
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	4313      	orrs	r3, r2
 800b794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	693a      	ldr	r2, [r7, #16]
 800b79a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	697a      	ldr	r2, [r7, #20]
 800b7a0:	621a      	str	r2, [r3, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	371c      	adds	r7, #28
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr

0800b7ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7ae:	b480      	push	{r7}
 800b7b0:	b087      	sub	sp, #28
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	60f8      	str	r0, [r7, #12]
 800b7b6:	60b9      	str	r1, [r7, #8]
 800b7b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	6a1b      	ldr	r3, [r3, #32]
 800b7be:	f023 0210 	bic.w	r2, r3, #16
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	699b      	ldr	r3, [r3, #24]
 800b7ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	6a1b      	ldr	r3, [r3, #32]
 800b7d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b7d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	031b      	lsls	r3, r3, #12
 800b7de:	697a      	ldr	r2, [r7, #20]
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b7ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	011b      	lsls	r3, r3, #4
 800b7f0:	693a      	ldr	r2, [r7, #16]
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	697a      	ldr	r2, [r7, #20]
 800b7fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	693a      	ldr	r2, [r7, #16]
 800b800:	621a      	str	r2, [r3, #32]
}
 800b802:	bf00      	nop
 800b804:	371c      	adds	r7, #28
 800b806:	46bd      	mov	sp, r7
 800b808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80c:	4770      	bx	lr
	...

0800b810 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b820:	68fa      	ldr	r2, [r7, #12]
 800b822:	4b09      	ldr	r3, [pc, #36]	; (800b848 <TIM_ITRx_SetConfig+0x38>)
 800b824:	4013      	ands	r3, r2
 800b826:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b828:	683a      	ldr	r2, [r7, #0]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	f043 0307 	orr.w	r3, r3, #7
 800b832:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	609a      	str	r2, [r3, #8]
}
 800b83a:	bf00      	nop
 800b83c:	3714      	adds	r7, #20
 800b83e:	46bd      	mov	sp, r7
 800b840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b844:	4770      	bx	lr
 800b846:	bf00      	nop
 800b848:	ffcfff8f 	.word	0xffcfff8f

0800b84c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b087      	sub	sp, #28
 800b850:	af00      	add	r7, sp, #0
 800b852:	60f8      	str	r0, [r7, #12]
 800b854:	60b9      	str	r1, [r7, #8]
 800b856:	607a      	str	r2, [r7, #4]
 800b858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	689b      	ldr	r3, [r3, #8]
 800b85e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	021a      	lsls	r2, r3, #8
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	431a      	orrs	r2, r3
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	4313      	orrs	r3, r2
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	4313      	orrs	r3, r2
 800b878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	697a      	ldr	r2, [r7, #20]
 800b87e:	609a      	str	r2, [r3, #8]
}
 800b880:	bf00      	nop
 800b882:	371c      	adds	r7, #28
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b087      	sub	sp, #28
 800b890:	af00      	add	r7, sp, #0
 800b892:	60f8      	str	r0, [r7, #12]
 800b894:	60b9      	str	r1, [r7, #8]
 800b896:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	f003 031f 	and.w	r3, r3, #31
 800b89e:	2201      	movs	r2, #1
 800b8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	6a1a      	ldr	r2, [r3, #32]
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	43db      	mvns	r3, r3
 800b8ae:	401a      	ands	r2, r3
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6a1a      	ldr	r2, [r3, #32]
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	f003 031f 	and.w	r3, r3, #31
 800b8be:	6879      	ldr	r1, [r7, #4]
 800b8c0:	fa01 f303 	lsl.w	r3, r1, r3
 800b8c4:	431a      	orrs	r2, r3
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	621a      	str	r2, [r3, #32]
}
 800b8ca:	bf00      	nop
 800b8cc:	371c      	adds	r7, #28
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d4:	4770      	bx	lr
	...

0800b8d8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b084      	sub	sp, #16
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d109      	bne.n	800b8fc <HAL_TIMEx_PWMN_Start+0x24>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	bf14      	ite	ne
 800b8f4:	2301      	movne	r3, #1
 800b8f6:	2300      	moveq	r3, #0
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	e022      	b.n	800b942 <HAL_TIMEx_PWMN_Start+0x6a>
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	2b04      	cmp	r3, #4
 800b900:	d109      	bne.n	800b916 <HAL_TIMEx_PWMN_Start+0x3e>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b908:	b2db      	uxtb	r3, r3
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	bf14      	ite	ne
 800b90e:	2301      	movne	r3, #1
 800b910:	2300      	moveq	r3, #0
 800b912:	b2db      	uxtb	r3, r3
 800b914:	e015      	b.n	800b942 <HAL_TIMEx_PWMN_Start+0x6a>
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	2b08      	cmp	r3, #8
 800b91a:	d109      	bne.n	800b930 <HAL_TIMEx_PWMN_Start+0x58>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b922:	b2db      	uxtb	r3, r3
 800b924:	2b01      	cmp	r3, #1
 800b926:	bf14      	ite	ne
 800b928:	2301      	movne	r3, #1
 800b92a:	2300      	moveq	r3, #0
 800b92c:	b2db      	uxtb	r3, r3
 800b92e:	e008      	b.n	800b942 <HAL_TIMEx_PWMN_Start+0x6a>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b936:	b2db      	uxtb	r3, r3
 800b938:	2b01      	cmp	r3, #1
 800b93a:	bf14      	ite	ne
 800b93c:	2301      	movne	r3, #1
 800b93e:	2300      	moveq	r3, #0
 800b940:	b2db      	uxtb	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d001      	beq.n	800b94a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	e073      	b.n	800ba32 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d104      	bne.n	800b95a <HAL_TIMEx_PWMN_Start+0x82>
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2202      	movs	r2, #2
 800b954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b958:	e013      	b.n	800b982 <HAL_TIMEx_PWMN_Start+0xaa>
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	2b04      	cmp	r3, #4
 800b95e:	d104      	bne.n	800b96a <HAL_TIMEx_PWMN_Start+0x92>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2202      	movs	r2, #2
 800b964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b968:	e00b      	b.n	800b982 <HAL_TIMEx_PWMN_Start+0xaa>
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	2b08      	cmp	r3, #8
 800b96e:	d104      	bne.n	800b97a <HAL_TIMEx_PWMN_Start+0xa2>
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b978:	e003      	b.n	800b982 <HAL_TIMEx_PWMN_Start+0xaa>
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2202      	movs	r2, #2
 800b97e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2204      	movs	r2, #4
 800b988:	6839      	ldr	r1, [r7, #0]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f000 f972 	bl	800bc74 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b99e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	4a25      	ldr	r2, [pc, #148]	; (800ba3c <HAL_TIMEx_PWMN_Start+0x164>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d022      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9b2:	d01d      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4a21      	ldr	r2, [pc, #132]	; (800ba40 <HAL_TIMEx_PWMN_Start+0x168>)
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d018      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	4a20      	ldr	r2, [pc, #128]	; (800ba44 <HAL_TIMEx_PWMN_Start+0x16c>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d013      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	4a1e      	ldr	r2, [pc, #120]	; (800ba48 <HAL_TIMEx_PWMN_Start+0x170>)
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	d00e      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	4a1d      	ldr	r2, [pc, #116]	; (800ba4c <HAL_TIMEx_PWMN_Start+0x174>)
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d009      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a1b      	ldr	r2, [pc, #108]	; (800ba50 <HAL_TIMEx_PWMN_Start+0x178>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d004      	beq.n	800b9f0 <HAL_TIMEx_PWMN_Start+0x118>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a1a      	ldr	r2, [pc, #104]	; (800ba54 <HAL_TIMEx_PWMN_Start+0x17c>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d115      	bne.n	800ba1c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	689a      	ldr	r2, [r3, #8]
 800b9f6:	4b18      	ldr	r3, [pc, #96]	; (800ba58 <HAL_TIMEx_PWMN_Start+0x180>)
 800b9f8:	4013      	ands	r3, r2
 800b9fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2b06      	cmp	r3, #6
 800ba00:	d015      	beq.n	800ba2e <HAL_TIMEx_PWMN_Start+0x156>
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba08:	d011      	beq.n	800ba2e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f042 0201 	orr.w	r2, r2, #1
 800ba18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba1a:	e008      	b.n	800ba2e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	681a      	ldr	r2, [r3, #0]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f042 0201 	orr.w	r2, r2, #1
 800ba2a:	601a      	str	r2, [r3, #0]
 800ba2c:	e000      	b.n	800ba30 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ba30:	2300      	movs	r3, #0
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3710      	adds	r7, #16
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	40010000 	.word	0x40010000
 800ba40:	40000400 	.word	0x40000400
 800ba44:	40000800 	.word	0x40000800
 800ba48:	40000c00 	.word	0x40000c00
 800ba4c:	40010400 	.word	0x40010400
 800ba50:	40001800 	.word	0x40001800
 800ba54:	40014000 	.word	0x40014000
 800ba58:	00010007 	.word	0x00010007

0800ba5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b085      	sub	sp, #20
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d101      	bne.n	800ba74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ba70:	2302      	movs	r3, #2
 800ba72:	e06d      	b.n	800bb50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2202      	movs	r2, #2
 800ba80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	689b      	ldr	r3, [r3, #8]
 800ba92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4a30      	ldr	r2, [pc, #192]	; (800bb5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d004      	beq.n	800baa8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	4a2f      	ldr	r2, [pc, #188]	; (800bb60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800baa4:	4293      	cmp	r3, r2
 800baa6:	d108      	bne.n	800baba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800baae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	68fa      	ldr	r2, [r7, #12]
 800bab6:	4313      	orrs	r3, r2
 800bab8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bac0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	68fa      	ldr	r2, [r7, #12]
 800bac8:	4313      	orrs	r3, r2
 800baca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68fa      	ldr	r2, [r7, #12]
 800bad2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a20      	ldr	r2, [pc, #128]	; (800bb5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d022      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bae6:	d01d      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a1d      	ldr	r2, [pc, #116]	; (800bb64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d018      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a1c      	ldr	r2, [pc, #112]	; (800bb68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d013      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a1a      	ldr	r2, [pc, #104]	; (800bb6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d00e      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	4a15      	ldr	r2, [pc, #84]	; (800bb60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d009      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	4a16      	ldr	r2, [pc, #88]	; (800bb70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d004      	beq.n	800bb24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	4a15      	ldr	r2, [pc, #84]	; (800bb74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d10c      	bne.n	800bb3e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	68ba      	ldr	r2, [r7, #8]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	68ba      	ldr	r2, [r7, #8]
 800bb3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2201      	movs	r2, #1
 800bb42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb4e:	2300      	movs	r3, #0
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3714      	adds	r7, #20
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	40010000 	.word	0x40010000
 800bb60:	40010400 	.word	0x40010400
 800bb64:	40000400 	.word	0x40000400
 800bb68:	40000800 	.word	0x40000800
 800bb6c:	40000c00 	.word	0x40000c00
 800bb70:	40001800 	.word	0x40001800
 800bb74:	40014000 	.word	0x40014000

0800bb78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d101      	bne.n	800bb94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bb90:	2302      	movs	r3, #2
 800bb92:	e065      	b.n	800bc60 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2201      	movs	r2, #1
 800bb98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	691b      	ldr	r3, [r3, #16]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	695b      	ldr	r3, [r3, #20]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	699b      	ldr	r3, [r3, #24]
 800bc08:	041b      	lsls	r3, r3, #16
 800bc0a:	4313      	orrs	r3, r2
 800bc0c:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a16      	ldr	r2, [pc, #88]	; (800bc6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d004      	beq.n	800bc22 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a14      	ldr	r2, [pc, #80]	; (800bc70 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d115      	bne.n	800bc4e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc2c:	051b      	lsls	r3, r3, #20
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	69db      	ldr	r3, [r3, #28]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	6a1b      	ldr	r3, [r3, #32]
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68fa      	ldr	r2, [r7, #12]
 800bc54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3714      	adds	r7, #20
 800bc64:	46bd      	mov	sp, r7
 800bc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6a:	4770      	bx	lr
 800bc6c:	40010000 	.word	0x40010000
 800bc70:	40010400 	.word	0x40010400

0800bc74 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b087      	sub	sp, #28
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	f003 031f 	and.w	r3, r3, #31
 800bc86:	2204      	movs	r2, #4
 800bc88:	fa02 f303 	lsl.w	r3, r2, r3
 800bc8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6a1a      	ldr	r2, [r3, #32]
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	43db      	mvns	r3, r3
 800bc96:	401a      	ands	r2, r3
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	6a1a      	ldr	r2, [r3, #32]
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	f003 031f 	and.w	r3, r3, #31
 800bca6:	6879      	ldr	r1, [r7, #4]
 800bca8:	fa01 f303 	lsl.w	r3, r1, r3
 800bcac:	431a      	orrs	r2, r3
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	621a      	str	r2, [r3, #32]
}
 800bcb2:	bf00      	nop
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr

0800bcbe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b082      	sub	sp, #8
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d101      	bne.n	800bcd0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e042      	b.n	800bd56 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d106      	bne.n	800bce8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f7f5 fd26 	bl	8001734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2224      	movs	r2, #36	; 0x24
 800bcec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	f022 0201 	bic.w	r2, r2, #1
 800bcfe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 f8c3 	bl	800be8c <UART_SetConfig>
 800bd06:	4603      	mov	r3, r0
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d101      	bne.n	800bd10 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	e022      	b.n	800bd56 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d002      	beq.n	800bd1e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fe1f 	bl	800c95c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	685a      	ldr	r2, [r3, #4]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bd2c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	689a      	ldr	r2, [r3, #8]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bd3c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	681a      	ldr	r2, [r3, #0]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f042 0201 	orr.w	r2, r2, #1
 800bd4c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f000 fea6 	bl	800caa0 <UART_CheckIdleState>
 800bd54:	4603      	mov	r3, r0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3708      	adds	r7, #8
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}

0800bd5e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd5e:	b580      	push	{r7, lr}
 800bd60:	b08a      	sub	sp, #40	; 0x28
 800bd62:	af02      	add	r7, sp, #8
 800bd64:	60f8      	str	r0, [r7, #12]
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	603b      	str	r3, [r7, #0]
 800bd6a:	4613      	mov	r3, r2
 800bd6c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bd74:	2b20      	cmp	r3, #32
 800bd76:	f040 8083 	bne.w	800be80 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d002      	beq.n	800bd86 <HAL_UART_Transmit+0x28>
 800bd80:	88fb      	ldrh	r3, [r7, #6]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d101      	bne.n	800bd8a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800bd86:	2301      	movs	r3, #1
 800bd88:	e07b      	b.n	800be82 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d101      	bne.n	800bd98 <HAL_UART_Transmit+0x3a>
 800bd94:	2302      	movs	r3, #2
 800bd96:	e074      	b.n	800be82 <HAL_UART_Transmit+0x124>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2200      	movs	r2, #0
 800bda4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	2221      	movs	r2, #33	; 0x21
 800bdac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bdb0:	f7f7 fe16 	bl	80039e0 <HAL_GetTick>
 800bdb4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	88fa      	ldrh	r2, [r7, #6]
 800bdba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	88fa      	ldrh	r2, [r7, #6]
 800bdc2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bdce:	d108      	bne.n	800bde2 <HAL_UART_Transmit+0x84>
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	691b      	ldr	r3, [r3, #16]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d104      	bne.n	800bde2 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	61bb      	str	r3, [r7, #24]
 800bde0:	e003      	b.n	800bdea <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bde6:	2300      	movs	r3, #0
 800bde8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800bdf2:	e02c      	b.n	800be4e <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	9300      	str	r3, [sp, #0]
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2180      	movs	r1, #128	; 0x80
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	f000 fe99 	bl	800cb36 <UART_WaitOnFlagUntilTimeout>
 800be04:	4603      	mov	r3, r0
 800be06:	2b00      	cmp	r3, #0
 800be08:	d001      	beq.n	800be0e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800be0a:	2303      	movs	r3, #3
 800be0c:	e039      	b.n	800be82 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10b      	bne.n	800be2c <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800be14:	69bb      	ldr	r3, [r7, #24]
 800be16:	881b      	ldrh	r3, [r3, #0]
 800be18:	461a      	mov	r2, r3
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800be22:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800be24:	69bb      	ldr	r3, [r7, #24]
 800be26:	3302      	adds	r3, #2
 800be28:	61bb      	str	r3, [r7, #24]
 800be2a:	e007      	b.n	800be3c <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	781a      	ldrb	r2, [r3, #0]
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800be36:	69fb      	ldr	r3, [r7, #28]
 800be38:	3301      	adds	r3, #1
 800be3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800be42:	b29b      	uxth	r3, r3
 800be44:	3b01      	subs	r3, #1
 800be46:	b29a      	uxth	r2, r3
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800be54:	b29b      	uxth	r3, r3
 800be56:	2b00      	cmp	r3, #0
 800be58:	d1cc      	bne.n	800bdf4 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	9300      	str	r3, [sp, #0]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	2200      	movs	r2, #0
 800be62:	2140      	movs	r1, #64	; 0x40
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f000 fe66 	bl	800cb36 <UART_WaitOnFlagUntilTimeout>
 800be6a:	4603      	mov	r3, r0
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d001      	beq.n	800be74 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800be70:	2303      	movs	r3, #3
 800be72:	e006      	b.n	800be82 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	2220      	movs	r2, #32
 800be78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800be7c:	2300      	movs	r3, #0
 800be7e:	e000      	b.n	800be82 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800be80:	2302      	movs	r3, #2
  }
}
 800be82:	4618      	mov	r0, r3
 800be84:	3720      	adds	r7, #32
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800be8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800be90:	b092      	sub	sp, #72	; 0x48
 800be92:	af00      	add	r7, sp, #0
 800be94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800be96:	2300      	movs	r3, #0
 800be98:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be9c:	697b      	ldr	r3, [r7, #20]
 800be9e:	689a      	ldr	r2, [r3, #8]
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	691b      	ldr	r3, [r3, #16]
 800bea4:	431a      	orrs	r2, r3
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	695b      	ldr	r3, [r3, #20]
 800beaa:	431a      	orrs	r2, r3
 800beac:	697b      	ldr	r3, [r7, #20]
 800beae:	69db      	ldr	r3, [r3, #28]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	4bbe      	ldr	r3, [pc, #760]	; (800c1b4 <UART_SetConfig+0x328>)
 800bebc:	4013      	ands	r3, r2
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	6812      	ldr	r2, [r2, #0]
 800bec2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bec4:	430b      	orrs	r3, r1
 800bec6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	68da      	ldr	r2, [r3, #12]
 800bed6:	697b      	ldr	r3, [r7, #20]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	430a      	orrs	r2, r1
 800bedc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	699b      	ldr	r3, [r3, #24]
 800bee2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	4ab3      	ldr	r2, [pc, #716]	; (800c1b8 <UART_SetConfig+0x32c>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d004      	beq.n	800bef8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	6a1b      	ldr	r3, [r3, #32]
 800bef2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bef4:	4313      	orrs	r3, r2
 800bef6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	689a      	ldr	r2, [r3, #8]
 800befe:	4baf      	ldr	r3, [pc, #700]	; (800c1bc <UART_SetConfig+0x330>)
 800bf00:	4013      	ands	r3, r2
 800bf02:	697a      	ldr	r2, [r7, #20]
 800bf04:	6812      	ldr	r2, [r2, #0]
 800bf06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bf08:	430b      	orrs	r3, r1
 800bf0a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf12:	f023 010f 	bic.w	r1, r3, #15
 800bf16:	697b      	ldr	r3, [r7, #20]
 800bf18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	430a      	orrs	r2, r1
 800bf20:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4aa6      	ldr	r2, [pc, #664]	; (800c1c0 <UART_SetConfig+0x334>)
 800bf28:	4293      	cmp	r3, r2
 800bf2a:	d177      	bne.n	800c01c <UART_SetConfig+0x190>
 800bf2c:	4ba5      	ldr	r3, [pc, #660]	; (800c1c4 <UART_SetConfig+0x338>)
 800bf2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bf34:	2b28      	cmp	r3, #40	; 0x28
 800bf36:	d86d      	bhi.n	800c014 <UART_SetConfig+0x188>
 800bf38:	a201      	add	r2, pc, #4	; (adr r2, 800bf40 <UART_SetConfig+0xb4>)
 800bf3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf3e:	bf00      	nop
 800bf40:	0800bfe5 	.word	0x0800bfe5
 800bf44:	0800c015 	.word	0x0800c015
 800bf48:	0800c015 	.word	0x0800c015
 800bf4c:	0800c015 	.word	0x0800c015
 800bf50:	0800c015 	.word	0x0800c015
 800bf54:	0800c015 	.word	0x0800c015
 800bf58:	0800c015 	.word	0x0800c015
 800bf5c:	0800c015 	.word	0x0800c015
 800bf60:	0800bfed 	.word	0x0800bfed
 800bf64:	0800c015 	.word	0x0800c015
 800bf68:	0800c015 	.word	0x0800c015
 800bf6c:	0800c015 	.word	0x0800c015
 800bf70:	0800c015 	.word	0x0800c015
 800bf74:	0800c015 	.word	0x0800c015
 800bf78:	0800c015 	.word	0x0800c015
 800bf7c:	0800c015 	.word	0x0800c015
 800bf80:	0800bff5 	.word	0x0800bff5
 800bf84:	0800c015 	.word	0x0800c015
 800bf88:	0800c015 	.word	0x0800c015
 800bf8c:	0800c015 	.word	0x0800c015
 800bf90:	0800c015 	.word	0x0800c015
 800bf94:	0800c015 	.word	0x0800c015
 800bf98:	0800c015 	.word	0x0800c015
 800bf9c:	0800c015 	.word	0x0800c015
 800bfa0:	0800bffd 	.word	0x0800bffd
 800bfa4:	0800c015 	.word	0x0800c015
 800bfa8:	0800c015 	.word	0x0800c015
 800bfac:	0800c015 	.word	0x0800c015
 800bfb0:	0800c015 	.word	0x0800c015
 800bfb4:	0800c015 	.word	0x0800c015
 800bfb8:	0800c015 	.word	0x0800c015
 800bfbc:	0800c015 	.word	0x0800c015
 800bfc0:	0800c005 	.word	0x0800c005
 800bfc4:	0800c015 	.word	0x0800c015
 800bfc8:	0800c015 	.word	0x0800c015
 800bfcc:	0800c015 	.word	0x0800c015
 800bfd0:	0800c015 	.word	0x0800c015
 800bfd4:	0800c015 	.word	0x0800c015
 800bfd8:	0800c015 	.word	0x0800c015
 800bfdc:	0800c015 	.word	0x0800c015
 800bfe0:	0800c00d 	.word	0x0800c00d
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bfea:	e222      	b.n	800c432 <UART_SetConfig+0x5a6>
 800bfec:	2304      	movs	r3, #4
 800bfee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bff2:	e21e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800bff4:	2308      	movs	r3, #8
 800bff6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800bffa:	e21a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800bffc:	2310      	movs	r3, #16
 800bffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c002:	e216      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c004:	2320      	movs	r3, #32
 800c006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c00a:	e212      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c00c:	2340      	movs	r3, #64	; 0x40
 800c00e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c012:	e20e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c014:	2380      	movs	r3, #128	; 0x80
 800c016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c01a:	e20a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a69      	ldr	r2, [pc, #420]	; (800c1c8 <UART_SetConfig+0x33c>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d130      	bne.n	800c088 <UART_SetConfig+0x1fc>
 800c026:	4b67      	ldr	r3, [pc, #412]	; (800c1c4 <UART_SetConfig+0x338>)
 800c028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c02a:	f003 0307 	and.w	r3, r3, #7
 800c02e:	2b05      	cmp	r3, #5
 800c030:	d826      	bhi.n	800c080 <UART_SetConfig+0x1f4>
 800c032:	a201      	add	r2, pc, #4	; (adr r2, 800c038 <UART_SetConfig+0x1ac>)
 800c034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c038:	0800c051 	.word	0x0800c051
 800c03c:	0800c059 	.word	0x0800c059
 800c040:	0800c061 	.word	0x0800c061
 800c044:	0800c069 	.word	0x0800c069
 800c048:	0800c071 	.word	0x0800c071
 800c04c:	0800c079 	.word	0x0800c079
 800c050:	2300      	movs	r3, #0
 800c052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c056:	e1ec      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c058:	2304      	movs	r3, #4
 800c05a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c05e:	e1e8      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c060:	2308      	movs	r3, #8
 800c062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c066:	e1e4      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c068:	2310      	movs	r3, #16
 800c06a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c06e:	e1e0      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c070:	2320      	movs	r3, #32
 800c072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c076:	e1dc      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c078:	2340      	movs	r3, #64	; 0x40
 800c07a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c07e:	e1d8      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c080:	2380      	movs	r3, #128	; 0x80
 800c082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c086:	e1d4      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	4a4f      	ldr	r2, [pc, #316]	; (800c1cc <UART_SetConfig+0x340>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d130      	bne.n	800c0f4 <UART_SetConfig+0x268>
 800c092:	4b4c      	ldr	r3, [pc, #304]	; (800c1c4 <UART_SetConfig+0x338>)
 800c094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c096:	f003 0307 	and.w	r3, r3, #7
 800c09a:	2b05      	cmp	r3, #5
 800c09c:	d826      	bhi.n	800c0ec <UART_SetConfig+0x260>
 800c09e:	a201      	add	r2, pc, #4	; (adr r2, 800c0a4 <UART_SetConfig+0x218>)
 800c0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a4:	0800c0bd 	.word	0x0800c0bd
 800c0a8:	0800c0c5 	.word	0x0800c0c5
 800c0ac:	0800c0cd 	.word	0x0800c0cd
 800c0b0:	0800c0d5 	.word	0x0800c0d5
 800c0b4:	0800c0dd 	.word	0x0800c0dd
 800c0b8:	0800c0e5 	.word	0x0800c0e5
 800c0bc:	2300      	movs	r3, #0
 800c0be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0c2:	e1b6      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0c4:	2304      	movs	r3, #4
 800c0c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0ca:	e1b2      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0cc:	2308      	movs	r3, #8
 800c0ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0d2:	e1ae      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0d4:	2310      	movs	r3, #16
 800c0d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0da:	e1aa      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0dc:	2320      	movs	r3, #32
 800c0de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0e2:	e1a6      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0e4:	2340      	movs	r3, #64	; 0x40
 800c0e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0ea:	e1a2      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0ec:	2380      	movs	r3, #128	; 0x80
 800c0ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0f2:	e19e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a35      	ldr	r2, [pc, #212]	; (800c1d0 <UART_SetConfig+0x344>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d130      	bne.n	800c160 <UART_SetConfig+0x2d4>
 800c0fe:	4b31      	ldr	r3, [pc, #196]	; (800c1c4 <UART_SetConfig+0x338>)
 800c100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c102:	f003 0307 	and.w	r3, r3, #7
 800c106:	2b05      	cmp	r3, #5
 800c108:	d826      	bhi.n	800c158 <UART_SetConfig+0x2cc>
 800c10a:	a201      	add	r2, pc, #4	; (adr r2, 800c110 <UART_SetConfig+0x284>)
 800c10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c110:	0800c129 	.word	0x0800c129
 800c114:	0800c131 	.word	0x0800c131
 800c118:	0800c139 	.word	0x0800c139
 800c11c:	0800c141 	.word	0x0800c141
 800c120:	0800c149 	.word	0x0800c149
 800c124:	0800c151 	.word	0x0800c151
 800c128:	2300      	movs	r3, #0
 800c12a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c12e:	e180      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c130:	2304      	movs	r3, #4
 800c132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c136:	e17c      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c138:	2308      	movs	r3, #8
 800c13a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c13e:	e178      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c140:	2310      	movs	r3, #16
 800c142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c146:	e174      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c148:	2320      	movs	r3, #32
 800c14a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c14e:	e170      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c150:	2340      	movs	r3, #64	; 0x40
 800c152:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c156:	e16c      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c158:	2380      	movs	r3, #128	; 0x80
 800c15a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c15e:	e168      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4a1b      	ldr	r2, [pc, #108]	; (800c1d4 <UART_SetConfig+0x348>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d142      	bne.n	800c1f0 <UART_SetConfig+0x364>
 800c16a:	4b16      	ldr	r3, [pc, #88]	; (800c1c4 <UART_SetConfig+0x338>)
 800c16c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c16e:	f003 0307 	and.w	r3, r3, #7
 800c172:	2b05      	cmp	r3, #5
 800c174:	d838      	bhi.n	800c1e8 <UART_SetConfig+0x35c>
 800c176:	a201      	add	r2, pc, #4	; (adr r2, 800c17c <UART_SetConfig+0x2f0>)
 800c178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c17c:	0800c195 	.word	0x0800c195
 800c180:	0800c19d 	.word	0x0800c19d
 800c184:	0800c1a5 	.word	0x0800c1a5
 800c188:	0800c1ad 	.word	0x0800c1ad
 800c18c:	0800c1d9 	.word	0x0800c1d9
 800c190:	0800c1e1 	.word	0x0800c1e1
 800c194:	2300      	movs	r3, #0
 800c196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c19a:	e14a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c19c:	2304      	movs	r3, #4
 800c19e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1a2:	e146      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1a4:	2308      	movs	r3, #8
 800c1a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1aa:	e142      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1ac:	2310      	movs	r3, #16
 800c1ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1b2:	e13e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1b4:	cfff69f3 	.word	0xcfff69f3
 800c1b8:	58000c00 	.word	0x58000c00
 800c1bc:	11fff4ff 	.word	0x11fff4ff
 800c1c0:	40011000 	.word	0x40011000
 800c1c4:	58024400 	.word	0x58024400
 800c1c8:	40004400 	.word	0x40004400
 800c1cc:	40004800 	.word	0x40004800
 800c1d0:	40004c00 	.word	0x40004c00
 800c1d4:	40005000 	.word	0x40005000
 800c1d8:	2320      	movs	r3, #32
 800c1da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1de:	e128      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1e0:	2340      	movs	r3, #64	; 0x40
 800c1e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1e6:	e124      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1e8:	2380      	movs	r3, #128	; 0x80
 800c1ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c1ee:	e120      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	4acb      	ldr	r2, [pc, #812]	; (800c524 <UART_SetConfig+0x698>)
 800c1f6:	4293      	cmp	r3, r2
 800c1f8:	d176      	bne.n	800c2e8 <UART_SetConfig+0x45c>
 800c1fa:	4bcb      	ldr	r3, [pc, #812]	; (800c528 <UART_SetConfig+0x69c>)
 800c1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c202:	2b28      	cmp	r3, #40	; 0x28
 800c204:	d86c      	bhi.n	800c2e0 <UART_SetConfig+0x454>
 800c206:	a201      	add	r2, pc, #4	; (adr r2, 800c20c <UART_SetConfig+0x380>)
 800c208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c20c:	0800c2b1 	.word	0x0800c2b1
 800c210:	0800c2e1 	.word	0x0800c2e1
 800c214:	0800c2e1 	.word	0x0800c2e1
 800c218:	0800c2e1 	.word	0x0800c2e1
 800c21c:	0800c2e1 	.word	0x0800c2e1
 800c220:	0800c2e1 	.word	0x0800c2e1
 800c224:	0800c2e1 	.word	0x0800c2e1
 800c228:	0800c2e1 	.word	0x0800c2e1
 800c22c:	0800c2b9 	.word	0x0800c2b9
 800c230:	0800c2e1 	.word	0x0800c2e1
 800c234:	0800c2e1 	.word	0x0800c2e1
 800c238:	0800c2e1 	.word	0x0800c2e1
 800c23c:	0800c2e1 	.word	0x0800c2e1
 800c240:	0800c2e1 	.word	0x0800c2e1
 800c244:	0800c2e1 	.word	0x0800c2e1
 800c248:	0800c2e1 	.word	0x0800c2e1
 800c24c:	0800c2c1 	.word	0x0800c2c1
 800c250:	0800c2e1 	.word	0x0800c2e1
 800c254:	0800c2e1 	.word	0x0800c2e1
 800c258:	0800c2e1 	.word	0x0800c2e1
 800c25c:	0800c2e1 	.word	0x0800c2e1
 800c260:	0800c2e1 	.word	0x0800c2e1
 800c264:	0800c2e1 	.word	0x0800c2e1
 800c268:	0800c2e1 	.word	0x0800c2e1
 800c26c:	0800c2c9 	.word	0x0800c2c9
 800c270:	0800c2e1 	.word	0x0800c2e1
 800c274:	0800c2e1 	.word	0x0800c2e1
 800c278:	0800c2e1 	.word	0x0800c2e1
 800c27c:	0800c2e1 	.word	0x0800c2e1
 800c280:	0800c2e1 	.word	0x0800c2e1
 800c284:	0800c2e1 	.word	0x0800c2e1
 800c288:	0800c2e1 	.word	0x0800c2e1
 800c28c:	0800c2d1 	.word	0x0800c2d1
 800c290:	0800c2e1 	.word	0x0800c2e1
 800c294:	0800c2e1 	.word	0x0800c2e1
 800c298:	0800c2e1 	.word	0x0800c2e1
 800c29c:	0800c2e1 	.word	0x0800c2e1
 800c2a0:	0800c2e1 	.word	0x0800c2e1
 800c2a4:	0800c2e1 	.word	0x0800c2e1
 800c2a8:	0800c2e1 	.word	0x0800c2e1
 800c2ac:	0800c2d9 	.word	0x0800c2d9
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2b6:	e0bc      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2b8:	2304      	movs	r3, #4
 800c2ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2be:	e0b8      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2c0:	2308      	movs	r3, #8
 800c2c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2c6:	e0b4      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2c8:	2310      	movs	r3, #16
 800c2ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2ce:	e0b0      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2d0:	2320      	movs	r3, #32
 800c2d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2d6:	e0ac      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2d8:	2340      	movs	r3, #64	; 0x40
 800c2da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2de:	e0a8      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2e0:	2380      	movs	r3, #128	; 0x80
 800c2e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2e6:	e0a4      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a8f      	ldr	r2, [pc, #572]	; (800c52c <UART_SetConfig+0x6a0>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d130      	bne.n	800c354 <UART_SetConfig+0x4c8>
 800c2f2:	4b8d      	ldr	r3, [pc, #564]	; (800c528 <UART_SetConfig+0x69c>)
 800c2f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f6:	f003 0307 	and.w	r3, r3, #7
 800c2fa:	2b05      	cmp	r3, #5
 800c2fc:	d826      	bhi.n	800c34c <UART_SetConfig+0x4c0>
 800c2fe:	a201      	add	r2, pc, #4	; (adr r2, 800c304 <UART_SetConfig+0x478>)
 800c300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c304:	0800c31d 	.word	0x0800c31d
 800c308:	0800c325 	.word	0x0800c325
 800c30c:	0800c32d 	.word	0x0800c32d
 800c310:	0800c335 	.word	0x0800c335
 800c314:	0800c33d 	.word	0x0800c33d
 800c318:	0800c345 	.word	0x0800c345
 800c31c:	2300      	movs	r3, #0
 800c31e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c322:	e086      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c324:	2304      	movs	r3, #4
 800c326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c32a:	e082      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c32c:	2308      	movs	r3, #8
 800c32e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c332:	e07e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c334:	2310      	movs	r3, #16
 800c336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c33a:	e07a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c33c:	2320      	movs	r3, #32
 800c33e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c342:	e076      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c344:	2340      	movs	r3, #64	; 0x40
 800c346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c34a:	e072      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c34c:	2380      	movs	r3, #128	; 0x80
 800c34e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c352:	e06e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4a75      	ldr	r2, [pc, #468]	; (800c530 <UART_SetConfig+0x6a4>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d130      	bne.n	800c3c0 <UART_SetConfig+0x534>
 800c35e:	4b72      	ldr	r3, [pc, #456]	; (800c528 <UART_SetConfig+0x69c>)
 800c360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c362:	f003 0307 	and.w	r3, r3, #7
 800c366:	2b05      	cmp	r3, #5
 800c368:	d826      	bhi.n	800c3b8 <UART_SetConfig+0x52c>
 800c36a:	a201      	add	r2, pc, #4	; (adr r2, 800c370 <UART_SetConfig+0x4e4>)
 800c36c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c370:	0800c389 	.word	0x0800c389
 800c374:	0800c391 	.word	0x0800c391
 800c378:	0800c399 	.word	0x0800c399
 800c37c:	0800c3a1 	.word	0x0800c3a1
 800c380:	0800c3a9 	.word	0x0800c3a9
 800c384:	0800c3b1 	.word	0x0800c3b1
 800c388:	2300      	movs	r3, #0
 800c38a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c38e:	e050      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c390:	2304      	movs	r3, #4
 800c392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c396:	e04c      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c398:	2308      	movs	r3, #8
 800c39a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c39e:	e048      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3a0:	2310      	movs	r3, #16
 800c3a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3a6:	e044      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3a8:	2320      	movs	r3, #32
 800c3aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3ae:	e040      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3b0:	2340      	movs	r3, #64	; 0x40
 800c3b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3b6:	e03c      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3b8:	2380      	movs	r3, #128	; 0x80
 800c3ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3be:	e038      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3c0:	697b      	ldr	r3, [r7, #20]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	4a5b      	ldr	r2, [pc, #364]	; (800c534 <UART_SetConfig+0x6a8>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d130      	bne.n	800c42c <UART_SetConfig+0x5a0>
 800c3ca:	4b57      	ldr	r3, [pc, #348]	; (800c528 <UART_SetConfig+0x69c>)
 800c3cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ce:	f003 0307 	and.w	r3, r3, #7
 800c3d2:	2b05      	cmp	r3, #5
 800c3d4:	d826      	bhi.n	800c424 <UART_SetConfig+0x598>
 800c3d6:	a201      	add	r2, pc, #4	; (adr r2, 800c3dc <UART_SetConfig+0x550>)
 800c3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3dc:	0800c3f5 	.word	0x0800c3f5
 800c3e0:	0800c3fd 	.word	0x0800c3fd
 800c3e4:	0800c405 	.word	0x0800c405
 800c3e8:	0800c40d 	.word	0x0800c40d
 800c3ec:	0800c415 	.word	0x0800c415
 800c3f0:	0800c41d 	.word	0x0800c41d
 800c3f4:	2302      	movs	r3, #2
 800c3f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3fa:	e01a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c3fc:	2304      	movs	r3, #4
 800c3fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c402:	e016      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c404:	2308      	movs	r3, #8
 800c406:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c40a:	e012      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c40c:	2310      	movs	r3, #16
 800c40e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c412:	e00e      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c414:	2320      	movs	r3, #32
 800c416:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c41a:	e00a      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c41c:	2340      	movs	r3, #64	; 0x40
 800c41e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c422:	e006      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c424:	2380      	movs	r3, #128	; 0x80
 800c426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c42a:	e002      	b.n	800c432 <UART_SetConfig+0x5a6>
 800c42c:	2380      	movs	r3, #128	; 0x80
 800c42e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	4a3f      	ldr	r2, [pc, #252]	; (800c534 <UART_SetConfig+0x6a8>)
 800c438:	4293      	cmp	r3, r2
 800c43a:	f040 80f8 	bne.w	800c62e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c43e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c442:	2b20      	cmp	r3, #32
 800c444:	dc46      	bgt.n	800c4d4 <UART_SetConfig+0x648>
 800c446:	2b02      	cmp	r3, #2
 800c448:	f2c0 8082 	blt.w	800c550 <UART_SetConfig+0x6c4>
 800c44c:	3b02      	subs	r3, #2
 800c44e:	2b1e      	cmp	r3, #30
 800c450:	d87e      	bhi.n	800c550 <UART_SetConfig+0x6c4>
 800c452:	a201      	add	r2, pc, #4	; (adr r2, 800c458 <UART_SetConfig+0x5cc>)
 800c454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c458:	0800c4db 	.word	0x0800c4db
 800c45c:	0800c551 	.word	0x0800c551
 800c460:	0800c4e3 	.word	0x0800c4e3
 800c464:	0800c551 	.word	0x0800c551
 800c468:	0800c551 	.word	0x0800c551
 800c46c:	0800c551 	.word	0x0800c551
 800c470:	0800c4f3 	.word	0x0800c4f3
 800c474:	0800c551 	.word	0x0800c551
 800c478:	0800c551 	.word	0x0800c551
 800c47c:	0800c551 	.word	0x0800c551
 800c480:	0800c551 	.word	0x0800c551
 800c484:	0800c551 	.word	0x0800c551
 800c488:	0800c551 	.word	0x0800c551
 800c48c:	0800c551 	.word	0x0800c551
 800c490:	0800c503 	.word	0x0800c503
 800c494:	0800c551 	.word	0x0800c551
 800c498:	0800c551 	.word	0x0800c551
 800c49c:	0800c551 	.word	0x0800c551
 800c4a0:	0800c551 	.word	0x0800c551
 800c4a4:	0800c551 	.word	0x0800c551
 800c4a8:	0800c551 	.word	0x0800c551
 800c4ac:	0800c551 	.word	0x0800c551
 800c4b0:	0800c551 	.word	0x0800c551
 800c4b4:	0800c551 	.word	0x0800c551
 800c4b8:	0800c551 	.word	0x0800c551
 800c4bc:	0800c551 	.word	0x0800c551
 800c4c0:	0800c551 	.word	0x0800c551
 800c4c4:	0800c551 	.word	0x0800c551
 800c4c8:	0800c551 	.word	0x0800c551
 800c4cc:	0800c551 	.word	0x0800c551
 800c4d0:	0800c543 	.word	0x0800c543
 800c4d4:	2b40      	cmp	r3, #64	; 0x40
 800c4d6:	d037      	beq.n	800c548 <UART_SetConfig+0x6bc>
 800c4d8:	e03a      	b.n	800c550 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c4da:	f7fc fcdd 	bl	8008e98 <HAL_RCCEx_GetD3PCLK1Freq>
 800c4de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c4e0:	e03c      	b.n	800c55c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7fc fcec 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c4ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4f0:	e034      	b.n	800c55c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4f2:	f107 0318 	add.w	r3, r7, #24
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f7fc fe38 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c500:	e02c      	b.n	800c55c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c502:	4b09      	ldr	r3, [pc, #36]	; (800c528 <UART_SetConfig+0x69c>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f003 0320 	and.w	r3, r3, #32
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d016      	beq.n	800c53c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c50e:	4b06      	ldr	r3, [pc, #24]	; (800c528 <UART_SetConfig+0x69c>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	08db      	lsrs	r3, r3, #3
 800c514:	f003 0303 	and.w	r3, r3, #3
 800c518:	4a07      	ldr	r2, [pc, #28]	; (800c538 <UART_SetConfig+0x6ac>)
 800c51a:	fa22 f303 	lsr.w	r3, r2, r3
 800c51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c520:	e01c      	b.n	800c55c <UART_SetConfig+0x6d0>
 800c522:	bf00      	nop
 800c524:	40011400 	.word	0x40011400
 800c528:	58024400 	.word	0x58024400
 800c52c:	40007800 	.word	0x40007800
 800c530:	40007c00 	.word	0x40007c00
 800c534:	58000c00 	.word	0x58000c00
 800c538:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c53c:	4b9d      	ldr	r3, [pc, #628]	; (800c7b4 <UART_SetConfig+0x928>)
 800c53e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c540:	e00c      	b.n	800c55c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c542:	4b9d      	ldr	r3, [pc, #628]	; (800c7b8 <UART_SetConfig+0x92c>)
 800c544:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c546:	e009      	b.n	800c55c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c548:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c54c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c54e:	e005      	b.n	800c55c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c550:	2300      	movs	r3, #0
 800c552:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c554:	2301      	movs	r3, #1
 800c556:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c55a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c55e:	2b00      	cmp	r3, #0
 800c560:	f000 81de 	beq.w	800c920 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c564:	697b      	ldr	r3, [r7, #20]
 800c566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c568:	4a94      	ldr	r2, [pc, #592]	; (800c7bc <UART_SetConfig+0x930>)
 800c56a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c56e:	461a      	mov	r2, r3
 800c570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c572:	fbb3 f3f2 	udiv	r3, r3, r2
 800c576:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	685a      	ldr	r2, [r3, #4]
 800c57c:	4613      	mov	r3, r2
 800c57e:	005b      	lsls	r3, r3, #1
 800c580:	4413      	add	r3, r2
 800c582:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c584:	429a      	cmp	r2, r3
 800c586:	d305      	bcc.n	800c594 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c58e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c590:	429a      	cmp	r2, r3
 800c592:	d903      	bls.n	800c59c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c594:	2301      	movs	r3, #1
 800c596:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c59a:	e1c1      	b.n	800c920 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c59c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c59e:	2200      	movs	r2, #0
 800c5a0:	60bb      	str	r3, [r7, #8]
 800c5a2:	60fa      	str	r2, [r7, #12]
 800c5a4:	697b      	ldr	r3, [r7, #20]
 800c5a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5a8:	4a84      	ldr	r2, [pc, #528]	; (800c7bc <UART_SetConfig+0x930>)
 800c5aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	603b      	str	r3, [r7, #0]
 800c5b4:	607a      	str	r2, [r7, #4]
 800c5b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c5be:	f7f3 fedf 	bl	8000380 <__aeabi_uldivmod>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	460b      	mov	r3, r1
 800c5c6:	4610      	mov	r0, r2
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	f04f 0200 	mov.w	r2, #0
 800c5ce:	f04f 0300 	mov.w	r3, #0
 800c5d2:	020b      	lsls	r3, r1, #8
 800c5d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c5d8:	0202      	lsls	r2, r0, #8
 800c5da:	6979      	ldr	r1, [r7, #20]
 800c5dc:	6849      	ldr	r1, [r1, #4]
 800c5de:	0849      	lsrs	r1, r1, #1
 800c5e0:	2000      	movs	r0, #0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	4605      	mov	r5, r0
 800c5e6:	eb12 0804 	adds.w	r8, r2, r4
 800c5ea:	eb43 0905 	adc.w	r9, r3, r5
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	685b      	ldr	r3, [r3, #4]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	469a      	mov	sl, r3
 800c5f6:	4693      	mov	fp, r2
 800c5f8:	4652      	mov	r2, sl
 800c5fa:	465b      	mov	r3, fp
 800c5fc:	4640      	mov	r0, r8
 800c5fe:	4649      	mov	r1, r9
 800c600:	f7f3 febe 	bl	8000380 <__aeabi_uldivmod>
 800c604:	4602      	mov	r2, r0
 800c606:	460b      	mov	r3, r1
 800c608:	4613      	mov	r3, r2
 800c60a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c60e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c612:	d308      	bcc.n	800c626 <UART_SetConfig+0x79a>
 800c614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c616:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c61a:	d204      	bcs.n	800c626 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c622:	60da      	str	r2, [r3, #12]
 800c624:	e17c      	b.n	800c920 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c626:	2301      	movs	r3, #1
 800c628:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c62c:	e178      	b.n	800c920 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	69db      	ldr	r3, [r3, #28]
 800c632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c636:	f040 80c5 	bne.w	800c7c4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c63a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c63e:	2b20      	cmp	r3, #32
 800c640:	dc48      	bgt.n	800c6d4 <UART_SetConfig+0x848>
 800c642:	2b00      	cmp	r3, #0
 800c644:	db7b      	blt.n	800c73e <UART_SetConfig+0x8b2>
 800c646:	2b20      	cmp	r3, #32
 800c648:	d879      	bhi.n	800c73e <UART_SetConfig+0x8b2>
 800c64a:	a201      	add	r2, pc, #4	; (adr r2, 800c650 <UART_SetConfig+0x7c4>)
 800c64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c650:	0800c6db 	.word	0x0800c6db
 800c654:	0800c6e3 	.word	0x0800c6e3
 800c658:	0800c73f 	.word	0x0800c73f
 800c65c:	0800c73f 	.word	0x0800c73f
 800c660:	0800c6eb 	.word	0x0800c6eb
 800c664:	0800c73f 	.word	0x0800c73f
 800c668:	0800c73f 	.word	0x0800c73f
 800c66c:	0800c73f 	.word	0x0800c73f
 800c670:	0800c6fb 	.word	0x0800c6fb
 800c674:	0800c73f 	.word	0x0800c73f
 800c678:	0800c73f 	.word	0x0800c73f
 800c67c:	0800c73f 	.word	0x0800c73f
 800c680:	0800c73f 	.word	0x0800c73f
 800c684:	0800c73f 	.word	0x0800c73f
 800c688:	0800c73f 	.word	0x0800c73f
 800c68c:	0800c73f 	.word	0x0800c73f
 800c690:	0800c70b 	.word	0x0800c70b
 800c694:	0800c73f 	.word	0x0800c73f
 800c698:	0800c73f 	.word	0x0800c73f
 800c69c:	0800c73f 	.word	0x0800c73f
 800c6a0:	0800c73f 	.word	0x0800c73f
 800c6a4:	0800c73f 	.word	0x0800c73f
 800c6a8:	0800c73f 	.word	0x0800c73f
 800c6ac:	0800c73f 	.word	0x0800c73f
 800c6b0:	0800c73f 	.word	0x0800c73f
 800c6b4:	0800c73f 	.word	0x0800c73f
 800c6b8:	0800c73f 	.word	0x0800c73f
 800c6bc:	0800c73f 	.word	0x0800c73f
 800c6c0:	0800c73f 	.word	0x0800c73f
 800c6c4:	0800c73f 	.word	0x0800c73f
 800c6c8:	0800c73f 	.word	0x0800c73f
 800c6cc:	0800c73f 	.word	0x0800c73f
 800c6d0:	0800c731 	.word	0x0800c731
 800c6d4:	2b40      	cmp	r3, #64	; 0x40
 800c6d6:	d02e      	beq.n	800c736 <UART_SetConfig+0x8aa>
 800c6d8:	e031      	b.n	800c73e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6da:	f7fa ff99 	bl	8007610 <HAL_RCC_GetPCLK1Freq>
 800c6de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c6e0:	e033      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c6e2:	f7fa ffab 	bl	800763c <HAL_RCC_GetPCLK2Freq>
 800c6e6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c6e8:	e02f      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7fc fbe8 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6f8:	e027      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6fa:	f107 0318 	add.w	r3, r7, #24
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7fc fd34 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c704:	69fb      	ldr	r3, [r7, #28]
 800c706:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c708:	e01f      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c70a:	4b2d      	ldr	r3, [pc, #180]	; (800c7c0 <UART_SetConfig+0x934>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f003 0320 	and.w	r3, r3, #32
 800c712:	2b00      	cmp	r3, #0
 800c714:	d009      	beq.n	800c72a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c716:	4b2a      	ldr	r3, [pc, #168]	; (800c7c0 <UART_SetConfig+0x934>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	08db      	lsrs	r3, r3, #3
 800c71c:	f003 0303 	and.w	r3, r3, #3
 800c720:	4a24      	ldr	r2, [pc, #144]	; (800c7b4 <UART_SetConfig+0x928>)
 800c722:	fa22 f303 	lsr.w	r3, r2, r3
 800c726:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c728:	e00f      	b.n	800c74a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c72a:	4b22      	ldr	r3, [pc, #136]	; (800c7b4 <UART_SetConfig+0x928>)
 800c72c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c72e:	e00c      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c730:	4b21      	ldr	r3, [pc, #132]	; (800c7b8 <UART_SetConfig+0x92c>)
 800c732:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c734:	e009      	b.n	800c74a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c73a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c73c:	e005      	b.n	800c74a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c73e:	2300      	movs	r3, #0
 800c740:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c748:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c74a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	f000 80e7 	beq.w	800c920 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c756:	4a19      	ldr	r2, [pc, #100]	; (800c7bc <UART_SetConfig+0x930>)
 800c758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c75c:	461a      	mov	r2, r3
 800c75e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c760:	fbb3 f3f2 	udiv	r3, r3, r2
 800c764:	005a      	lsls	r2, r3, #1
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	085b      	lsrs	r3, r3, #1
 800c76c:	441a      	add	r2, r3
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	685b      	ldr	r3, [r3, #4]
 800c772:	fbb2 f3f3 	udiv	r3, r2, r3
 800c776:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c77a:	2b0f      	cmp	r3, #15
 800c77c:	d916      	bls.n	800c7ac <UART_SetConfig+0x920>
 800c77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c784:	d212      	bcs.n	800c7ac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c788:	b29b      	uxth	r3, r3
 800c78a:	f023 030f 	bic.w	r3, r3, #15
 800c78e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c792:	085b      	lsrs	r3, r3, #1
 800c794:	b29b      	uxth	r3, r3
 800c796:	f003 0307 	and.w	r3, r3, #7
 800c79a:	b29a      	uxth	r2, r3
 800c79c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800c7a8:	60da      	str	r2, [r3, #12]
 800c7aa:	e0b9      	b.n	800c920 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c7b2:	e0b5      	b.n	800c920 <UART_SetConfig+0xa94>
 800c7b4:	03d09000 	.word	0x03d09000
 800c7b8:	003d0900 	.word	0x003d0900
 800c7bc:	08015130 	.word	0x08015130
 800c7c0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c7c4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c7c8:	2b20      	cmp	r3, #32
 800c7ca:	dc49      	bgt.n	800c860 <UART_SetConfig+0x9d4>
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	db7c      	blt.n	800c8ca <UART_SetConfig+0xa3e>
 800c7d0:	2b20      	cmp	r3, #32
 800c7d2:	d87a      	bhi.n	800c8ca <UART_SetConfig+0xa3e>
 800c7d4:	a201      	add	r2, pc, #4	; (adr r2, 800c7dc <UART_SetConfig+0x950>)
 800c7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7da:	bf00      	nop
 800c7dc:	0800c867 	.word	0x0800c867
 800c7e0:	0800c86f 	.word	0x0800c86f
 800c7e4:	0800c8cb 	.word	0x0800c8cb
 800c7e8:	0800c8cb 	.word	0x0800c8cb
 800c7ec:	0800c877 	.word	0x0800c877
 800c7f0:	0800c8cb 	.word	0x0800c8cb
 800c7f4:	0800c8cb 	.word	0x0800c8cb
 800c7f8:	0800c8cb 	.word	0x0800c8cb
 800c7fc:	0800c887 	.word	0x0800c887
 800c800:	0800c8cb 	.word	0x0800c8cb
 800c804:	0800c8cb 	.word	0x0800c8cb
 800c808:	0800c8cb 	.word	0x0800c8cb
 800c80c:	0800c8cb 	.word	0x0800c8cb
 800c810:	0800c8cb 	.word	0x0800c8cb
 800c814:	0800c8cb 	.word	0x0800c8cb
 800c818:	0800c8cb 	.word	0x0800c8cb
 800c81c:	0800c897 	.word	0x0800c897
 800c820:	0800c8cb 	.word	0x0800c8cb
 800c824:	0800c8cb 	.word	0x0800c8cb
 800c828:	0800c8cb 	.word	0x0800c8cb
 800c82c:	0800c8cb 	.word	0x0800c8cb
 800c830:	0800c8cb 	.word	0x0800c8cb
 800c834:	0800c8cb 	.word	0x0800c8cb
 800c838:	0800c8cb 	.word	0x0800c8cb
 800c83c:	0800c8cb 	.word	0x0800c8cb
 800c840:	0800c8cb 	.word	0x0800c8cb
 800c844:	0800c8cb 	.word	0x0800c8cb
 800c848:	0800c8cb 	.word	0x0800c8cb
 800c84c:	0800c8cb 	.word	0x0800c8cb
 800c850:	0800c8cb 	.word	0x0800c8cb
 800c854:	0800c8cb 	.word	0x0800c8cb
 800c858:	0800c8cb 	.word	0x0800c8cb
 800c85c:	0800c8bd 	.word	0x0800c8bd
 800c860:	2b40      	cmp	r3, #64	; 0x40
 800c862:	d02e      	beq.n	800c8c2 <UART_SetConfig+0xa36>
 800c864:	e031      	b.n	800c8ca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c866:	f7fa fed3 	bl	8007610 <HAL_RCC_GetPCLK1Freq>
 800c86a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c86c:	e033      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c86e:	f7fa fee5 	bl	800763c <HAL_RCC_GetPCLK2Freq>
 800c872:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c874:	e02f      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c876:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c87a:	4618      	mov	r0, r3
 800c87c:	f7fc fb22 	bl	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c882:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c884:	e027      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c886:	f107 0318 	add.w	r3, r7, #24
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7fc fc6e 	bl	800916c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c894:	e01f      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c896:	4b2d      	ldr	r3, [pc, #180]	; (800c94c <UART_SetConfig+0xac0>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f003 0320 	and.w	r3, r3, #32
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d009      	beq.n	800c8b6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c8a2:	4b2a      	ldr	r3, [pc, #168]	; (800c94c <UART_SetConfig+0xac0>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	08db      	lsrs	r3, r3, #3
 800c8a8:	f003 0303 	and.w	r3, r3, #3
 800c8ac:	4a28      	ldr	r2, [pc, #160]	; (800c950 <UART_SetConfig+0xac4>)
 800c8ae:	fa22 f303 	lsr.w	r3, r2, r3
 800c8b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c8b4:	e00f      	b.n	800c8d6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c8b6:	4b26      	ldr	r3, [pc, #152]	; (800c950 <UART_SetConfig+0xac4>)
 800c8b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8ba:	e00c      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c8bc:	4b25      	ldr	r3, [pc, #148]	; (800c954 <UART_SetConfig+0xac8>)
 800c8be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8c0:	e009      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8c8:	e005      	b.n	800c8d6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c8d4:	bf00      	nop
    }

    if (pclk != 0U)
 800c8d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d021      	beq.n	800c920 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8e0:	4a1d      	ldr	r2, [pc, #116]	; (800c958 <UART_SetConfig+0xacc>)
 800c8e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8ea:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	085b      	lsrs	r3, r3, #1
 800c8f4:	441a      	add	r2, r3
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	685b      	ldr	r3, [r3, #4]
 800c8fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8fe:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c902:	2b0f      	cmp	r3, #15
 800c904:	d909      	bls.n	800c91a <UART_SetConfig+0xa8e>
 800c906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c90c:	d205      	bcs.n	800c91a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c90e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c910:	b29a      	uxth	r2, r3
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	60da      	str	r2, [r3, #12]
 800c918:	e002      	b.n	800c920 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c91a:	2301      	movs	r3, #1
 800c91c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	2201      	movs	r2, #1
 800c924:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	2201      	movs	r2, #1
 800c92c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	2200      	movs	r2, #0
 800c934:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	2200      	movs	r2, #0
 800c93a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c93c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800c940:	4618      	mov	r0, r3
 800c942:	3748      	adds	r7, #72	; 0x48
 800c944:	46bd      	mov	sp, r7
 800c946:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c94a:	bf00      	nop
 800c94c:	58024400 	.word	0x58024400
 800c950:	03d09000 	.word	0x03d09000
 800c954:	003d0900 	.word	0x003d0900
 800c958:	08015130 	.word	0x08015130

0800c95c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c95c:	b480      	push	{r7}
 800c95e:	b083      	sub	sp, #12
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c968:	f003 0301 	and.w	r3, r3, #1
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d00a      	beq.n	800c986 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	685b      	ldr	r3, [r3, #4]
 800c976:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	430a      	orrs	r2, r1
 800c984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c98a:	f003 0302 	and.w	r3, r3, #2
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d00a      	beq.n	800c9a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	685b      	ldr	r3, [r3, #4]
 800c998:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	430a      	orrs	r2, r1
 800c9a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ac:	f003 0304 	and.w	r3, r3, #4
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d00a      	beq.n	800c9ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	685b      	ldr	r3, [r3, #4]
 800c9ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	430a      	orrs	r2, r1
 800c9c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ce:	f003 0308 	and.w	r3, r3, #8
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d00a      	beq.n	800c9ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	430a      	orrs	r2, r1
 800c9ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9f0:	f003 0310 	and.w	r3, r3, #16
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d00a      	beq.n	800ca0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	430a      	orrs	r2, r1
 800ca0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca12:	f003 0320 	and.w	r3, r3, #32
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d00a      	beq.n	800ca30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	689b      	ldr	r3, [r3, #8]
 800ca20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	430a      	orrs	r2, r1
 800ca2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d01a      	beq.n	800ca72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	685b      	ldr	r3, [r3, #4]
 800ca42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	430a      	orrs	r2, r1
 800ca50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca5a:	d10a      	bne.n	800ca72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	430a      	orrs	r2, r1
 800ca70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d00a      	beq.n	800ca94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	685b      	ldr	r3, [r3, #4]
 800ca84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	430a      	orrs	r2, r1
 800ca92:	605a      	str	r2, [r3, #4]
  }
}
 800ca94:	bf00      	nop
 800ca96:	370c      	adds	r7, #12
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9e:	4770      	bx	lr

0800caa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b086      	sub	sp, #24
 800caa4:	af02      	add	r7, sp, #8
 800caa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cab0:	f7f6 ff96 	bl	80039e0 <HAL_GetTick>
 800cab4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f003 0308 	and.w	r3, r3, #8
 800cac0:	2b08      	cmp	r3, #8
 800cac2:	d10e      	bne.n	800cae2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cac4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cac8:	9300      	str	r3, [sp, #0]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2200      	movs	r2, #0
 800cace:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f000 f82f 	bl	800cb36 <UART_WaitOnFlagUntilTimeout>
 800cad8:	4603      	mov	r3, r0
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d001      	beq.n	800cae2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cade:	2303      	movs	r3, #3
 800cae0:	e025      	b.n	800cb2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f003 0304 	and.w	r3, r3, #4
 800caec:	2b04      	cmp	r3, #4
 800caee:	d10e      	bne.n	800cb0e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800caf0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800caf4:	9300      	str	r3, [sp, #0]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2200      	movs	r2, #0
 800cafa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f000 f819 	bl	800cb36 <UART_WaitOnFlagUntilTimeout>
 800cb04:	4603      	mov	r3, r0
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d001      	beq.n	800cb0e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	e00f      	b.n	800cb2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2220      	movs	r2, #32
 800cb12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2220      	movs	r2, #32
 800cb1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	2200      	movs	r2, #0
 800cb22:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cb2c:	2300      	movs	r3, #0
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3710      	adds	r7, #16
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}

0800cb36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cb36:	b580      	push	{r7, lr}
 800cb38:	b09c      	sub	sp, #112	; 0x70
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	60f8      	str	r0, [r7, #12]
 800cb3e:	60b9      	str	r1, [r7, #8]
 800cb40:	603b      	str	r3, [r7, #0]
 800cb42:	4613      	mov	r3, r2
 800cb44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb46:	e0a9      	b.n	800cc9c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb4e:	f000 80a5 	beq.w	800cc9c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb52:	f7f6 ff45 	bl	80039e0 <HAL_GetTick>
 800cb56:	4602      	mov	r2, r0
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	1ad3      	subs	r3, r2, r3
 800cb5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d302      	bcc.n	800cb68 <UART_WaitOnFlagUntilTimeout+0x32>
 800cb62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d140      	bne.n	800cbea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb70:	e853 3f00 	ldrex	r3, [r3]
 800cb74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cb76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cb7c:	667b      	str	r3, [r7, #100]	; 0x64
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	461a      	mov	r2, r3
 800cb84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb86:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cb88:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cb8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cb8e:	e841 2300 	strex	r3, r2, [r1]
 800cb92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800cb94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d1e6      	bne.n	800cb68 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	3308      	adds	r3, #8
 800cba0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cba4:	e853 3f00 	ldrex	r3, [r3]
 800cba8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbac:	f023 0301 	bic.w	r3, r3, #1
 800cbb0:	663b      	str	r3, [r7, #96]	; 0x60
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	3308      	adds	r3, #8
 800cbb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cbba:	64ba      	str	r2, [r7, #72]	; 0x48
 800cbbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cbc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cbc2:	e841 2300 	strex	r3, r2, [r1]
 800cbc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cbc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1e5      	bne.n	800cb9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2220      	movs	r2, #32
 800cbd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2220      	movs	r2, #32
 800cbda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cbe6:	2303      	movs	r3, #3
 800cbe8:	e069      	b.n	800ccbe <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0304 	and.w	r3, r3, #4
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d051      	beq.n	800cc9c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	69db      	ldr	r3, [r3, #28]
 800cbfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cc02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc06:	d149      	bne.n	800cc9c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cc10:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc1a:	e853 3f00 	ldrex	r3, [r3]
 800cc1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cc20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cc26:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cc30:	637b      	str	r3, [r7, #52]	; 0x34
 800cc32:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cc36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc38:	e841 2300 	strex	r3, r2, [r1]
 800cc3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1e6      	bne.n	800cc12 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	3308      	adds	r3, #8
 800cc4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	e853 3f00 	ldrex	r3, [r3]
 800cc52:	613b      	str	r3, [r7, #16]
   return(result);
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	f023 0301 	bic.w	r3, r3, #1
 800cc5a:	66bb      	str	r3, [r7, #104]	; 0x68
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	3308      	adds	r3, #8
 800cc62:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cc64:	623a      	str	r2, [r7, #32]
 800cc66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc68:	69f9      	ldr	r1, [r7, #28]
 800cc6a:	6a3a      	ldr	r2, [r7, #32]
 800cc6c:	e841 2300 	strex	r3, r2, [r1]
 800cc70:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc72:	69bb      	ldr	r3, [r7, #24]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1e5      	bne.n	800cc44 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2220      	movs	r2, #32
 800cc7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2220      	movs	r2, #32
 800cc84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	2220      	movs	r2, #32
 800cc8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cc98:	2303      	movs	r3, #3
 800cc9a:	e010      	b.n	800ccbe <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	69da      	ldr	r2, [r3, #28]
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	4013      	ands	r3, r2
 800cca6:	68ba      	ldr	r2, [r7, #8]
 800cca8:	429a      	cmp	r2, r3
 800ccaa:	bf0c      	ite	eq
 800ccac:	2301      	moveq	r3, #1
 800ccae:	2300      	movne	r3, #0
 800ccb0:	b2db      	uxtb	r3, r3
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	79fb      	ldrb	r3, [r7, #7]
 800ccb6:	429a      	cmp	r2, r3
 800ccb8:	f43f af46 	beq.w	800cb48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ccbc:	2300      	movs	r3, #0
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3770      	adds	r7, #112	; 0x70
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}

0800ccc6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ccc6:	b480      	push	{r7}
 800ccc8:	b085      	sub	sp, #20
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	d101      	bne.n	800ccdc <HAL_UARTEx_DisableFifoMode+0x16>
 800ccd8:	2302      	movs	r3, #2
 800ccda:	e027      	b.n	800cd2c <HAL_UARTEx_DisableFifoMode+0x66>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2201      	movs	r2, #1
 800cce0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2224      	movs	r2, #36	; 0x24
 800cce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	681a      	ldr	r2, [r3, #0]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f022 0201 	bic.w	r2, r2, #1
 800cd02:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cd0a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	68fa      	ldr	r2, [r7, #12]
 800cd18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	2220      	movs	r2, #32
 800cd1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2200      	movs	r2, #0
 800cd26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd2a:	2300      	movs	r3, #0
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3714      	adds	r7, #20
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr

0800cd38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d101      	bne.n	800cd50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cd4c:	2302      	movs	r3, #2
 800cd4e:	e02d      	b.n	800cdac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2201      	movs	r2, #1
 800cd54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2224      	movs	r2, #36	; 0x24
 800cd5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	681a      	ldr	r2, [r3, #0]
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f022 0201 	bic.w	r2, r2, #1
 800cd76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	689b      	ldr	r3, [r3, #8]
 800cd7e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	683a      	ldr	r2, [r7, #0]
 800cd88:	430a      	orrs	r2, r1
 800cd8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 f84f 	bl	800ce30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	68fa      	ldr	r2, [r7, #12]
 800cd98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2220      	movs	r2, #32
 800cd9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cdaa:	2300      	movs	r3, #0
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3710      	adds	r7, #16
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b084      	sub	sp, #16
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
 800cdbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d101      	bne.n	800cdcc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cdc8:	2302      	movs	r3, #2
 800cdca:	e02d      	b.n	800ce28 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2224      	movs	r2, #36	; 0x24
 800cdd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	681a      	ldr	r2, [r3, #0]
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f022 0201 	bic.w	r2, r2, #1
 800cdf2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	683a      	ldr	r2, [r7, #0]
 800ce04:	430a      	orrs	r2, r1
 800ce06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f000 f811 	bl	800ce30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	68fa      	ldr	r2, [r7, #12]
 800ce14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2220      	movs	r2, #32
 800ce1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ce26:	2300      	movs	r3, #0
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3710      	adds	r7, #16
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}

0800ce30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b085      	sub	sp, #20
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d108      	bne.n	800ce52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ce50:	e031      	b.n	800ceb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ce52:	2310      	movs	r3, #16
 800ce54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ce56:	2310      	movs	r3, #16
 800ce58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	0e5b      	lsrs	r3, r3, #25
 800ce62:	b2db      	uxtb	r3, r3
 800ce64:	f003 0307 	and.w	r3, r3, #7
 800ce68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	0f5b      	lsrs	r3, r3, #29
 800ce72:	b2db      	uxtb	r3, r3
 800ce74:	f003 0307 	and.w	r3, r3, #7
 800ce78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce7a:	7bbb      	ldrb	r3, [r7, #14]
 800ce7c:	7b3a      	ldrb	r2, [r7, #12]
 800ce7e:	4911      	ldr	r1, [pc, #68]	; (800cec4 <UARTEx_SetNbDataToProcess+0x94>)
 800ce80:	5c8a      	ldrb	r2, [r1, r2]
 800ce82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ce86:	7b3a      	ldrb	r2, [r7, #12]
 800ce88:	490f      	ldr	r1, [pc, #60]	; (800cec8 <UARTEx_SetNbDataToProcess+0x98>)
 800ce8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce8c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce90:	b29a      	uxth	r2, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce98:	7bfb      	ldrb	r3, [r7, #15]
 800ce9a:	7b7a      	ldrb	r2, [r7, #13]
 800ce9c:	4909      	ldr	r1, [pc, #36]	; (800cec4 <UARTEx_SetNbDataToProcess+0x94>)
 800ce9e:	5c8a      	ldrb	r2, [r1, r2]
 800cea0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cea4:	7b7a      	ldrb	r2, [r7, #13]
 800cea6:	4908      	ldr	r1, [pc, #32]	; (800cec8 <UARTEx_SetNbDataToProcess+0x98>)
 800cea8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ceaa:	fb93 f3f2 	sdiv	r3, r3, r2
 800ceae:	b29a      	uxth	r2, r3
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ceb6:	bf00      	nop
 800ceb8:	3714      	adds	r7, #20
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	08015148 	.word	0x08015148
 800cec8:	08015150 	.word	0x08015150

0800cecc <__errno>:
 800cecc:	4b01      	ldr	r3, [pc, #4]	; (800ced4 <__errno+0x8>)
 800cece:	6818      	ldr	r0, [r3, #0]
 800ced0:	4770      	bx	lr
 800ced2:	bf00      	nop
 800ced4:	240000a0 	.word	0x240000a0

0800ced8 <__libc_init_array>:
 800ced8:	b570      	push	{r4, r5, r6, lr}
 800ceda:	4d0d      	ldr	r5, [pc, #52]	; (800cf10 <__libc_init_array+0x38>)
 800cedc:	4c0d      	ldr	r4, [pc, #52]	; (800cf14 <__libc_init_array+0x3c>)
 800cede:	1b64      	subs	r4, r4, r5
 800cee0:	10a4      	asrs	r4, r4, #2
 800cee2:	2600      	movs	r6, #0
 800cee4:	42a6      	cmp	r6, r4
 800cee6:	d109      	bne.n	800cefc <__libc_init_array+0x24>
 800cee8:	4d0b      	ldr	r5, [pc, #44]	; (800cf18 <__libc_init_array+0x40>)
 800ceea:	4c0c      	ldr	r4, [pc, #48]	; (800cf1c <__libc_init_array+0x44>)
 800ceec:	f001 f98a 	bl	800e204 <_init>
 800cef0:	1b64      	subs	r4, r4, r5
 800cef2:	10a4      	asrs	r4, r4, #2
 800cef4:	2600      	movs	r6, #0
 800cef6:	42a6      	cmp	r6, r4
 800cef8:	d105      	bne.n	800cf06 <__libc_init_array+0x2e>
 800cefa:	bd70      	pop	{r4, r5, r6, pc}
 800cefc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf00:	4798      	blx	r3
 800cf02:	3601      	adds	r6, #1
 800cf04:	e7ee      	b.n	800cee4 <__libc_init_array+0xc>
 800cf06:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf0a:	4798      	blx	r3
 800cf0c:	3601      	adds	r6, #1
 800cf0e:	e7f2      	b.n	800cef6 <__libc_init_array+0x1e>
 800cf10:	080151f8 	.word	0x080151f8
 800cf14:	080151f8 	.word	0x080151f8
 800cf18:	080151f8 	.word	0x080151f8
 800cf1c:	080151fc 	.word	0x080151fc

0800cf20 <memset>:
 800cf20:	4402      	add	r2, r0
 800cf22:	4603      	mov	r3, r0
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d100      	bne.n	800cf2a <memset+0xa>
 800cf28:	4770      	bx	lr
 800cf2a:	f803 1b01 	strb.w	r1, [r3], #1
 800cf2e:	e7f9      	b.n	800cf24 <memset+0x4>

0800cf30 <iprintf>:
 800cf30:	b40f      	push	{r0, r1, r2, r3}
 800cf32:	4b0a      	ldr	r3, [pc, #40]	; (800cf5c <iprintf+0x2c>)
 800cf34:	b513      	push	{r0, r1, r4, lr}
 800cf36:	681c      	ldr	r4, [r3, #0]
 800cf38:	b124      	cbz	r4, 800cf44 <iprintf+0x14>
 800cf3a:	69a3      	ldr	r3, [r4, #24]
 800cf3c:	b913      	cbnz	r3, 800cf44 <iprintf+0x14>
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f000 f886 	bl	800d050 <__sinit>
 800cf44:	ab05      	add	r3, sp, #20
 800cf46:	9a04      	ldr	r2, [sp, #16]
 800cf48:	68a1      	ldr	r1, [r4, #8]
 800cf4a:	9301      	str	r3, [sp, #4]
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	f000 fb39 	bl	800d5c4 <_vfiprintf_r>
 800cf52:	b002      	add	sp, #8
 800cf54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf58:	b004      	add	sp, #16
 800cf5a:	4770      	bx	lr
 800cf5c:	240000a0 	.word	0x240000a0

0800cf60 <siprintf>:
 800cf60:	b40e      	push	{r1, r2, r3}
 800cf62:	b500      	push	{lr}
 800cf64:	b09c      	sub	sp, #112	; 0x70
 800cf66:	ab1d      	add	r3, sp, #116	; 0x74
 800cf68:	9002      	str	r0, [sp, #8]
 800cf6a:	9006      	str	r0, [sp, #24]
 800cf6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cf70:	4809      	ldr	r0, [pc, #36]	; (800cf98 <siprintf+0x38>)
 800cf72:	9107      	str	r1, [sp, #28]
 800cf74:	9104      	str	r1, [sp, #16]
 800cf76:	4909      	ldr	r1, [pc, #36]	; (800cf9c <siprintf+0x3c>)
 800cf78:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf7c:	9105      	str	r1, [sp, #20]
 800cf7e:	6800      	ldr	r0, [r0, #0]
 800cf80:	9301      	str	r3, [sp, #4]
 800cf82:	a902      	add	r1, sp, #8
 800cf84:	f000 f9f4 	bl	800d370 <_svfiprintf_r>
 800cf88:	9b02      	ldr	r3, [sp, #8]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	701a      	strb	r2, [r3, #0]
 800cf8e:	b01c      	add	sp, #112	; 0x70
 800cf90:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf94:	b003      	add	sp, #12
 800cf96:	4770      	bx	lr
 800cf98:	240000a0 	.word	0x240000a0
 800cf9c:	ffff0208 	.word	0xffff0208

0800cfa0 <std>:
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	b510      	push	{r4, lr}
 800cfa4:	4604      	mov	r4, r0
 800cfa6:	e9c0 3300 	strd	r3, r3, [r0]
 800cfaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfae:	6083      	str	r3, [r0, #8]
 800cfb0:	8181      	strh	r1, [r0, #12]
 800cfb2:	6643      	str	r3, [r0, #100]	; 0x64
 800cfb4:	81c2      	strh	r2, [r0, #14]
 800cfb6:	6183      	str	r3, [r0, #24]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	2208      	movs	r2, #8
 800cfbc:	305c      	adds	r0, #92	; 0x5c
 800cfbe:	f7ff ffaf 	bl	800cf20 <memset>
 800cfc2:	4b05      	ldr	r3, [pc, #20]	; (800cfd8 <std+0x38>)
 800cfc4:	6263      	str	r3, [r4, #36]	; 0x24
 800cfc6:	4b05      	ldr	r3, [pc, #20]	; (800cfdc <std+0x3c>)
 800cfc8:	62a3      	str	r3, [r4, #40]	; 0x28
 800cfca:	4b05      	ldr	r3, [pc, #20]	; (800cfe0 <std+0x40>)
 800cfcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cfce:	4b05      	ldr	r3, [pc, #20]	; (800cfe4 <std+0x44>)
 800cfd0:	6224      	str	r4, [r4, #32]
 800cfd2:	6323      	str	r3, [r4, #48]	; 0x30
 800cfd4:	bd10      	pop	{r4, pc}
 800cfd6:	bf00      	nop
 800cfd8:	0800db6d 	.word	0x0800db6d
 800cfdc:	0800db8f 	.word	0x0800db8f
 800cfe0:	0800dbc7 	.word	0x0800dbc7
 800cfe4:	0800dbeb 	.word	0x0800dbeb

0800cfe8 <_cleanup_r>:
 800cfe8:	4901      	ldr	r1, [pc, #4]	; (800cff0 <_cleanup_r+0x8>)
 800cfea:	f000 b8af 	b.w	800d14c <_fwalk_reent>
 800cfee:	bf00      	nop
 800cff0:	0800dec5 	.word	0x0800dec5

0800cff4 <__sfmoreglue>:
 800cff4:	b570      	push	{r4, r5, r6, lr}
 800cff6:	2268      	movs	r2, #104	; 0x68
 800cff8:	1e4d      	subs	r5, r1, #1
 800cffa:	4355      	muls	r5, r2
 800cffc:	460e      	mov	r6, r1
 800cffe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d002:	f000 f8e5 	bl	800d1d0 <_malloc_r>
 800d006:	4604      	mov	r4, r0
 800d008:	b140      	cbz	r0, 800d01c <__sfmoreglue+0x28>
 800d00a:	2100      	movs	r1, #0
 800d00c:	e9c0 1600 	strd	r1, r6, [r0]
 800d010:	300c      	adds	r0, #12
 800d012:	60a0      	str	r0, [r4, #8]
 800d014:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d018:	f7ff ff82 	bl	800cf20 <memset>
 800d01c:	4620      	mov	r0, r4
 800d01e:	bd70      	pop	{r4, r5, r6, pc}

0800d020 <__sfp_lock_acquire>:
 800d020:	4801      	ldr	r0, [pc, #4]	; (800d028 <__sfp_lock_acquire+0x8>)
 800d022:	f000 b8b3 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800d026:	bf00      	nop
 800d028:	240009b5 	.word	0x240009b5

0800d02c <__sfp_lock_release>:
 800d02c:	4801      	ldr	r0, [pc, #4]	; (800d034 <__sfp_lock_release+0x8>)
 800d02e:	f000 b8ae 	b.w	800d18e <__retarget_lock_release_recursive>
 800d032:	bf00      	nop
 800d034:	240009b5 	.word	0x240009b5

0800d038 <__sinit_lock_acquire>:
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <__sinit_lock_acquire+0x8>)
 800d03a:	f000 b8a7 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800d03e:	bf00      	nop
 800d040:	240009b6 	.word	0x240009b6

0800d044 <__sinit_lock_release>:
 800d044:	4801      	ldr	r0, [pc, #4]	; (800d04c <__sinit_lock_release+0x8>)
 800d046:	f000 b8a2 	b.w	800d18e <__retarget_lock_release_recursive>
 800d04a:	bf00      	nop
 800d04c:	240009b6 	.word	0x240009b6

0800d050 <__sinit>:
 800d050:	b510      	push	{r4, lr}
 800d052:	4604      	mov	r4, r0
 800d054:	f7ff fff0 	bl	800d038 <__sinit_lock_acquire>
 800d058:	69a3      	ldr	r3, [r4, #24]
 800d05a:	b11b      	cbz	r3, 800d064 <__sinit+0x14>
 800d05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d060:	f7ff bff0 	b.w	800d044 <__sinit_lock_release>
 800d064:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d068:	6523      	str	r3, [r4, #80]	; 0x50
 800d06a:	4b13      	ldr	r3, [pc, #76]	; (800d0b8 <__sinit+0x68>)
 800d06c:	4a13      	ldr	r2, [pc, #76]	; (800d0bc <__sinit+0x6c>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	62a2      	str	r2, [r4, #40]	; 0x28
 800d072:	42a3      	cmp	r3, r4
 800d074:	bf04      	itt	eq
 800d076:	2301      	moveq	r3, #1
 800d078:	61a3      	streq	r3, [r4, #24]
 800d07a:	4620      	mov	r0, r4
 800d07c:	f000 f820 	bl	800d0c0 <__sfp>
 800d080:	6060      	str	r0, [r4, #4]
 800d082:	4620      	mov	r0, r4
 800d084:	f000 f81c 	bl	800d0c0 <__sfp>
 800d088:	60a0      	str	r0, [r4, #8]
 800d08a:	4620      	mov	r0, r4
 800d08c:	f000 f818 	bl	800d0c0 <__sfp>
 800d090:	2200      	movs	r2, #0
 800d092:	60e0      	str	r0, [r4, #12]
 800d094:	2104      	movs	r1, #4
 800d096:	6860      	ldr	r0, [r4, #4]
 800d098:	f7ff ff82 	bl	800cfa0 <std>
 800d09c:	68a0      	ldr	r0, [r4, #8]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	2109      	movs	r1, #9
 800d0a2:	f7ff ff7d 	bl	800cfa0 <std>
 800d0a6:	68e0      	ldr	r0, [r4, #12]
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	2112      	movs	r1, #18
 800d0ac:	f7ff ff78 	bl	800cfa0 <std>
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	61a3      	str	r3, [r4, #24]
 800d0b4:	e7d2      	b.n	800d05c <__sinit+0xc>
 800d0b6:	bf00      	nop
 800d0b8:	08015158 	.word	0x08015158
 800d0bc:	0800cfe9 	.word	0x0800cfe9

0800d0c0 <__sfp>:
 800d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c2:	4607      	mov	r7, r0
 800d0c4:	f7ff ffac 	bl	800d020 <__sfp_lock_acquire>
 800d0c8:	4b1e      	ldr	r3, [pc, #120]	; (800d144 <__sfp+0x84>)
 800d0ca:	681e      	ldr	r6, [r3, #0]
 800d0cc:	69b3      	ldr	r3, [r6, #24]
 800d0ce:	b913      	cbnz	r3, 800d0d6 <__sfp+0x16>
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	f7ff ffbd 	bl	800d050 <__sinit>
 800d0d6:	3648      	adds	r6, #72	; 0x48
 800d0d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d0dc:	3b01      	subs	r3, #1
 800d0de:	d503      	bpl.n	800d0e8 <__sfp+0x28>
 800d0e0:	6833      	ldr	r3, [r6, #0]
 800d0e2:	b30b      	cbz	r3, 800d128 <__sfp+0x68>
 800d0e4:	6836      	ldr	r6, [r6, #0]
 800d0e6:	e7f7      	b.n	800d0d8 <__sfp+0x18>
 800d0e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d0ec:	b9d5      	cbnz	r5, 800d124 <__sfp+0x64>
 800d0ee:	4b16      	ldr	r3, [pc, #88]	; (800d148 <__sfp+0x88>)
 800d0f0:	60e3      	str	r3, [r4, #12]
 800d0f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d0f6:	6665      	str	r5, [r4, #100]	; 0x64
 800d0f8:	f000 f847 	bl	800d18a <__retarget_lock_init_recursive>
 800d0fc:	f7ff ff96 	bl	800d02c <__sfp_lock_release>
 800d100:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d104:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d108:	6025      	str	r5, [r4, #0]
 800d10a:	61a5      	str	r5, [r4, #24]
 800d10c:	2208      	movs	r2, #8
 800d10e:	4629      	mov	r1, r5
 800d110:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d114:	f7ff ff04 	bl	800cf20 <memset>
 800d118:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d11c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d120:	4620      	mov	r0, r4
 800d122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d124:	3468      	adds	r4, #104	; 0x68
 800d126:	e7d9      	b.n	800d0dc <__sfp+0x1c>
 800d128:	2104      	movs	r1, #4
 800d12a:	4638      	mov	r0, r7
 800d12c:	f7ff ff62 	bl	800cff4 <__sfmoreglue>
 800d130:	4604      	mov	r4, r0
 800d132:	6030      	str	r0, [r6, #0]
 800d134:	2800      	cmp	r0, #0
 800d136:	d1d5      	bne.n	800d0e4 <__sfp+0x24>
 800d138:	f7ff ff78 	bl	800d02c <__sfp_lock_release>
 800d13c:	230c      	movs	r3, #12
 800d13e:	603b      	str	r3, [r7, #0]
 800d140:	e7ee      	b.n	800d120 <__sfp+0x60>
 800d142:	bf00      	nop
 800d144:	08015158 	.word	0x08015158
 800d148:	ffff0001 	.word	0xffff0001

0800d14c <_fwalk_reent>:
 800d14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d150:	4606      	mov	r6, r0
 800d152:	4688      	mov	r8, r1
 800d154:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d158:	2700      	movs	r7, #0
 800d15a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d15e:	f1b9 0901 	subs.w	r9, r9, #1
 800d162:	d505      	bpl.n	800d170 <_fwalk_reent+0x24>
 800d164:	6824      	ldr	r4, [r4, #0]
 800d166:	2c00      	cmp	r4, #0
 800d168:	d1f7      	bne.n	800d15a <_fwalk_reent+0xe>
 800d16a:	4638      	mov	r0, r7
 800d16c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d170:	89ab      	ldrh	r3, [r5, #12]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d907      	bls.n	800d186 <_fwalk_reent+0x3a>
 800d176:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d17a:	3301      	adds	r3, #1
 800d17c:	d003      	beq.n	800d186 <_fwalk_reent+0x3a>
 800d17e:	4629      	mov	r1, r5
 800d180:	4630      	mov	r0, r6
 800d182:	47c0      	blx	r8
 800d184:	4307      	orrs	r7, r0
 800d186:	3568      	adds	r5, #104	; 0x68
 800d188:	e7e9      	b.n	800d15e <_fwalk_reent+0x12>

0800d18a <__retarget_lock_init_recursive>:
 800d18a:	4770      	bx	lr

0800d18c <__retarget_lock_acquire_recursive>:
 800d18c:	4770      	bx	lr

0800d18e <__retarget_lock_release_recursive>:
 800d18e:	4770      	bx	lr

0800d190 <sbrk_aligned>:
 800d190:	b570      	push	{r4, r5, r6, lr}
 800d192:	4e0e      	ldr	r6, [pc, #56]	; (800d1cc <sbrk_aligned+0x3c>)
 800d194:	460c      	mov	r4, r1
 800d196:	6831      	ldr	r1, [r6, #0]
 800d198:	4605      	mov	r5, r0
 800d19a:	b911      	cbnz	r1, 800d1a2 <sbrk_aligned+0x12>
 800d19c:	f000 fcd6 	bl	800db4c <_sbrk_r>
 800d1a0:	6030      	str	r0, [r6, #0]
 800d1a2:	4621      	mov	r1, r4
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	f000 fcd1 	bl	800db4c <_sbrk_r>
 800d1aa:	1c43      	adds	r3, r0, #1
 800d1ac:	d00a      	beq.n	800d1c4 <sbrk_aligned+0x34>
 800d1ae:	1cc4      	adds	r4, r0, #3
 800d1b0:	f024 0403 	bic.w	r4, r4, #3
 800d1b4:	42a0      	cmp	r0, r4
 800d1b6:	d007      	beq.n	800d1c8 <sbrk_aligned+0x38>
 800d1b8:	1a21      	subs	r1, r4, r0
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	f000 fcc6 	bl	800db4c <_sbrk_r>
 800d1c0:	3001      	adds	r0, #1
 800d1c2:	d101      	bne.n	800d1c8 <sbrk_aligned+0x38>
 800d1c4:	f04f 34ff 	mov.w	r4, #4294967295
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	bd70      	pop	{r4, r5, r6, pc}
 800d1cc:	240009bc 	.word	0x240009bc

0800d1d0 <_malloc_r>:
 800d1d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1d4:	1ccd      	adds	r5, r1, #3
 800d1d6:	f025 0503 	bic.w	r5, r5, #3
 800d1da:	3508      	adds	r5, #8
 800d1dc:	2d0c      	cmp	r5, #12
 800d1de:	bf38      	it	cc
 800d1e0:	250c      	movcc	r5, #12
 800d1e2:	2d00      	cmp	r5, #0
 800d1e4:	4607      	mov	r7, r0
 800d1e6:	db01      	blt.n	800d1ec <_malloc_r+0x1c>
 800d1e8:	42a9      	cmp	r1, r5
 800d1ea:	d905      	bls.n	800d1f8 <_malloc_r+0x28>
 800d1ec:	230c      	movs	r3, #12
 800d1ee:	603b      	str	r3, [r7, #0]
 800d1f0:	2600      	movs	r6, #0
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1f8:	4e2e      	ldr	r6, [pc, #184]	; (800d2b4 <_malloc_r+0xe4>)
 800d1fa:	f000 ff3f 	bl	800e07c <__malloc_lock>
 800d1fe:	6833      	ldr	r3, [r6, #0]
 800d200:	461c      	mov	r4, r3
 800d202:	bb34      	cbnz	r4, 800d252 <_malloc_r+0x82>
 800d204:	4629      	mov	r1, r5
 800d206:	4638      	mov	r0, r7
 800d208:	f7ff ffc2 	bl	800d190 <sbrk_aligned>
 800d20c:	1c43      	adds	r3, r0, #1
 800d20e:	4604      	mov	r4, r0
 800d210:	d14d      	bne.n	800d2ae <_malloc_r+0xde>
 800d212:	6834      	ldr	r4, [r6, #0]
 800d214:	4626      	mov	r6, r4
 800d216:	2e00      	cmp	r6, #0
 800d218:	d140      	bne.n	800d29c <_malloc_r+0xcc>
 800d21a:	6823      	ldr	r3, [r4, #0]
 800d21c:	4631      	mov	r1, r6
 800d21e:	4638      	mov	r0, r7
 800d220:	eb04 0803 	add.w	r8, r4, r3
 800d224:	f000 fc92 	bl	800db4c <_sbrk_r>
 800d228:	4580      	cmp	r8, r0
 800d22a:	d13a      	bne.n	800d2a2 <_malloc_r+0xd2>
 800d22c:	6821      	ldr	r1, [r4, #0]
 800d22e:	3503      	adds	r5, #3
 800d230:	1a6d      	subs	r5, r5, r1
 800d232:	f025 0503 	bic.w	r5, r5, #3
 800d236:	3508      	adds	r5, #8
 800d238:	2d0c      	cmp	r5, #12
 800d23a:	bf38      	it	cc
 800d23c:	250c      	movcc	r5, #12
 800d23e:	4629      	mov	r1, r5
 800d240:	4638      	mov	r0, r7
 800d242:	f7ff ffa5 	bl	800d190 <sbrk_aligned>
 800d246:	3001      	adds	r0, #1
 800d248:	d02b      	beq.n	800d2a2 <_malloc_r+0xd2>
 800d24a:	6823      	ldr	r3, [r4, #0]
 800d24c:	442b      	add	r3, r5
 800d24e:	6023      	str	r3, [r4, #0]
 800d250:	e00e      	b.n	800d270 <_malloc_r+0xa0>
 800d252:	6822      	ldr	r2, [r4, #0]
 800d254:	1b52      	subs	r2, r2, r5
 800d256:	d41e      	bmi.n	800d296 <_malloc_r+0xc6>
 800d258:	2a0b      	cmp	r2, #11
 800d25a:	d916      	bls.n	800d28a <_malloc_r+0xba>
 800d25c:	1961      	adds	r1, r4, r5
 800d25e:	42a3      	cmp	r3, r4
 800d260:	6025      	str	r5, [r4, #0]
 800d262:	bf18      	it	ne
 800d264:	6059      	strne	r1, [r3, #4]
 800d266:	6863      	ldr	r3, [r4, #4]
 800d268:	bf08      	it	eq
 800d26a:	6031      	streq	r1, [r6, #0]
 800d26c:	5162      	str	r2, [r4, r5]
 800d26e:	604b      	str	r3, [r1, #4]
 800d270:	4638      	mov	r0, r7
 800d272:	f104 060b 	add.w	r6, r4, #11
 800d276:	f000 ff07 	bl	800e088 <__malloc_unlock>
 800d27a:	f026 0607 	bic.w	r6, r6, #7
 800d27e:	1d23      	adds	r3, r4, #4
 800d280:	1af2      	subs	r2, r6, r3
 800d282:	d0b6      	beq.n	800d1f2 <_malloc_r+0x22>
 800d284:	1b9b      	subs	r3, r3, r6
 800d286:	50a3      	str	r3, [r4, r2]
 800d288:	e7b3      	b.n	800d1f2 <_malloc_r+0x22>
 800d28a:	6862      	ldr	r2, [r4, #4]
 800d28c:	42a3      	cmp	r3, r4
 800d28e:	bf0c      	ite	eq
 800d290:	6032      	streq	r2, [r6, #0]
 800d292:	605a      	strne	r2, [r3, #4]
 800d294:	e7ec      	b.n	800d270 <_malloc_r+0xa0>
 800d296:	4623      	mov	r3, r4
 800d298:	6864      	ldr	r4, [r4, #4]
 800d29a:	e7b2      	b.n	800d202 <_malloc_r+0x32>
 800d29c:	4634      	mov	r4, r6
 800d29e:	6876      	ldr	r6, [r6, #4]
 800d2a0:	e7b9      	b.n	800d216 <_malloc_r+0x46>
 800d2a2:	230c      	movs	r3, #12
 800d2a4:	603b      	str	r3, [r7, #0]
 800d2a6:	4638      	mov	r0, r7
 800d2a8:	f000 feee 	bl	800e088 <__malloc_unlock>
 800d2ac:	e7a1      	b.n	800d1f2 <_malloc_r+0x22>
 800d2ae:	6025      	str	r5, [r4, #0]
 800d2b0:	e7de      	b.n	800d270 <_malloc_r+0xa0>
 800d2b2:	bf00      	nop
 800d2b4:	240009b8 	.word	0x240009b8

0800d2b8 <__ssputs_r>:
 800d2b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2bc:	688e      	ldr	r6, [r1, #8]
 800d2be:	429e      	cmp	r6, r3
 800d2c0:	4682      	mov	sl, r0
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	4690      	mov	r8, r2
 800d2c6:	461f      	mov	r7, r3
 800d2c8:	d838      	bhi.n	800d33c <__ssputs_r+0x84>
 800d2ca:	898a      	ldrh	r2, [r1, #12]
 800d2cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d2d0:	d032      	beq.n	800d338 <__ssputs_r+0x80>
 800d2d2:	6825      	ldr	r5, [r4, #0]
 800d2d4:	6909      	ldr	r1, [r1, #16]
 800d2d6:	eba5 0901 	sub.w	r9, r5, r1
 800d2da:	6965      	ldr	r5, [r4, #20]
 800d2dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d2e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	444b      	add	r3, r9
 800d2e8:	106d      	asrs	r5, r5, #1
 800d2ea:	429d      	cmp	r5, r3
 800d2ec:	bf38      	it	cc
 800d2ee:	461d      	movcc	r5, r3
 800d2f0:	0553      	lsls	r3, r2, #21
 800d2f2:	d531      	bpl.n	800d358 <__ssputs_r+0xa0>
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	f7ff ff6b 	bl	800d1d0 <_malloc_r>
 800d2fa:	4606      	mov	r6, r0
 800d2fc:	b950      	cbnz	r0, 800d314 <__ssputs_r+0x5c>
 800d2fe:	230c      	movs	r3, #12
 800d300:	f8ca 3000 	str.w	r3, [sl]
 800d304:	89a3      	ldrh	r3, [r4, #12]
 800d306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d30a:	81a3      	strh	r3, [r4, #12]
 800d30c:	f04f 30ff 	mov.w	r0, #4294967295
 800d310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d314:	6921      	ldr	r1, [r4, #16]
 800d316:	464a      	mov	r2, r9
 800d318:	f000 fe88 	bl	800e02c <memcpy>
 800d31c:	89a3      	ldrh	r3, [r4, #12]
 800d31e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d326:	81a3      	strh	r3, [r4, #12]
 800d328:	6126      	str	r6, [r4, #16]
 800d32a:	6165      	str	r5, [r4, #20]
 800d32c:	444e      	add	r6, r9
 800d32e:	eba5 0509 	sub.w	r5, r5, r9
 800d332:	6026      	str	r6, [r4, #0]
 800d334:	60a5      	str	r5, [r4, #8]
 800d336:	463e      	mov	r6, r7
 800d338:	42be      	cmp	r6, r7
 800d33a:	d900      	bls.n	800d33e <__ssputs_r+0x86>
 800d33c:	463e      	mov	r6, r7
 800d33e:	6820      	ldr	r0, [r4, #0]
 800d340:	4632      	mov	r2, r6
 800d342:	4641      	mov	r1, r8
 800d344:	f000 fe80 	bl	800e048 <memmove>
 800d348:	68a3      	ldr	r3, [r4, #8]
 800d34a:	1b9b      	subs	r3, r3, r6
 800d34c:	60a3      	str	r3, [r4, #8]
 800d34e:	6823      	ldr	r3, [r4, #0]
 800d350:	4433      	add	r3, r6
 800d352:	6023      	str	r3, [r4, #0]
 800d354:	2000      	movs	r0, #0
 800d356:	e7db      	b.n	800d310 <__ssputs_r+0x58>
 800d358:	462a      	mov	r2, r5
 800d35a:	f000 fee7 	bl	800e12c <_realloc_r>
 800d35e:	4606      	mov	r6, r0
 800d360:	2800      	cmp	r0, #0
 800d362:	d1e1      	bne.n	800d328 <__ssputs_r+0x70>
 800d364:	6921      	ldr	r1, [r4, #16]
 800d366:	4650      	mov	r0, sl
 800d368:	f000 fe94 	bl	800e094 <_free_r>
 800d36c:	e7c7      	b.n	800d2fe <__ssputs_r+0x46>
	...

0800d370 <_svfiprintf_r>:
 800d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	4698      	mov	r8, r3
 800d376:	898b      	ldrh	r3, [r1, #12]
 800d378:	061b      	lsls	r3, r3, #24
 800d37a:	b09d      	sub	sp, #116	; 0x74
 800d37c:	4607      	mov	r7, r0
 800d37e:	460d      	mov	r5, r1
 800d380:	4614      	mov	r4, r2
 800d382:	d50e      	bpl.n	800d3a2 <_svfiprintf_r+0x32>
 800d384:	690b      	ldr	r3, [r1, #16]
 800d386:	b963      	cbnz	r3, 800d3a2 <_svfiprintf_r+0x32>
 800d388:	2140      	movs	r1, #64	; 0x40
 800d38a:	f7ff ff21 	bl	800d1d0 <_malloc_r>
 800d38e:	6028      	str	r0, [r5, #0]
 800d390:	6128      	str	r0, [r5, #16]
 800d392:	b920      	cbnz	r0, 800d39e <_svfiprintf_r+0x2e>
 800d394:	230c      	movs	r3, #12
 800d396:	603b      	str	r3, [r7, #0]
 800d398:	f04f 30ff 	mov.w	r0, #4294967295
 800d39c:	e0d1      	b.n	800d542 <_svfiprintf_r+0x1d2>
 800d39e:	2340      	movs	r3, #64	; 0x40
 800d3a0:	616b      	str	r3, [r5, #20]
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800d3a6:	2320      	movs	r3, #32
 800d3a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3b0:	2330      	movs	r3, #48	; 0x30
 800d3b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d55c <_svfiprintf_r+0x1ec>
 800d3b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d3ba:	f04f 0901 	mov.w	r9, #1
 800d3be:	4623      	mov	r3, r4
 800d3c0:	469a      	mov	sl, r3
 800d3c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3c6:	b10a      	cbz	r2, 800d3cc <_svfiprintf_r+0x5c>
 800d3c8:	2a25      	cmp	r2, #37	; 0x25
 800d3ca:	d1f9      	bne.n	800d3c0 <_svfiprintf_r+0x50>
 800d3cc:	ebba 0b04 	subs.w	fp, sl, r4
 800d3d0:	d00b      	beq.n	800d3ea <_svfiprintf_r+0x7a>
 800d3d2:	465b      	mov	r3, fp
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	4629      	mov	r1, r5
 800d3d8:	4638      	mov	r0, r7
 800d3da:	f7ff ff6d 	bl	800d2b8 <__ssputs_r>
 800d3de:	3001      	adds	r0, #1
 800d3e0:	f000 80aa 	beq.w	800d538 <_svfiprintf_r+0x1c8>
 800d3e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3e6:	445a      	add	r2, fp
 800d3e8:	9209      	str	r2, [sp, #36]	; 0x24
 800d3ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	f000 80a2 	beq.w	800d538 <_svfiprintf_r+0x1c8>
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d3fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3fe:	f10a 0a01 	add.w	sl, sl, #1
 800d402:	9304      	str	r3, [sp, #16]
 800d404:	9307      	str	r3, [sp, #28]
 800d406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d40a:	931a      	str	r3, [sp, #104]	; 0x68
 800d40c:	4654      	mov	r4, sl
 800d40e:	2205      	movs	r2, #5
 800d410:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d414:	4851      	ldr	r0, [pc, #324]	; (800d55c <_svfiprintf_r+0x1ec>)
 800d416:	f7f2 ff63 	bl	80002e0 <memchr>
 800d41a:	9a04      	ldr	r2, [sp, #16]
 800d41c:	b9d8      	cbnz	r0, 800d456 <_svfiprintf_r+0xe6>
 800d41e:	06d0      	lsls	r0, r2, #27
 800d420:	bf44      	itt	mi
 800d422:	2320      	movmi	r3, #32
 800d424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d428:	0711      	lsls	r1, r2, #28
 800d42a:	bf44      	itt	mi
 800d42c:	232b      	movmi	r3, #43	; 0x2b
 800d42e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d432:	f89a 3000 	ldrb.w	r3, [sl]
 800d436:	2b2a      	cmp	r3, #42	; 0x2a
 800d438:	d015      	beq.n	800d466 <_svfiprintf_r+0xf6>
 800d43a:	9a07      	ldr	r2, [sp, #28]
 800d43c:	4654      	mov	r4, sl
 800d43e:	2000      	movs	r0, #0
 800d440:	f04f 0c0a 	mov.w	ip, #10
 800d444:	4621      	mov	r1, r4
 800d446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d44a:	3b30      	subs	r3, #48	; 0x30
 800d44c:	2b09      	cmp	r3, #9
 800d44e:	d94e      	bls.n	800d4ee <_svfiprintf_r+0x17e>
 800d450:	b1b0      	cbz	r0, 800d480 <_svfiprintf_r+0x110>
 800d452:	9207      	str	r2, [sp, #28]
 800d454:	e014      	b.n	800d480 <_svfiprintf_r+0x110>
 800d456:	eba0 0308 	sub.w	r3, r0, r8
 800d45a:	fa09 f303 	lsl.w	r3, r9, r3
 800d45e:	4313      	orrs	r3, r2
 800d460:	9304      	str	r3, [sp, #16]
 800d462:	46a2      	mov	sl, r4
 800d464:	e7d2      	b.n	800d40c <_svfiprintf_r+0x9c>
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	1d19      	adds	r1, r3, #4
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	9103      	str	r1, [sp, #12]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bfbb      	ittet	lt
 800d472:	425b      	neglt	r3, r3
 800d474:	f042 0202 	orrlt.w	r2, r2, #2
 800d478:	9307      	strge	r3, [sp, #28]
 800d47a:	9307      	strlt	r3, [sp, #28]
 800d47c:	bfb8      	it	lt
 800d47e:	9204      	strlt	r2, [sp, #16]
 800d480:	7823      	ldrb	r3, [r4, #0]
 800d482:	2b2e      	cmp	r3, #46	; 0x2e
 800d484:	d10c      	bne.n	800d4a0 <_svfiprintf_r+0x130>
 800d486:	7863      	ldrb	r3, [r4, #1]
 800d488:	2b2a      	cmp	r3, #42	; 0x2a
 800d48a:	d135      	bne.n	800d4f8 <_svfiprintf_r+0x188>
 800d48c:	9b03      	ldr	r3, [sp, #12]
 800d48e:	1d1a      	adds	r2, r3, #4
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	9203      	str	r2, [sp, #12]
 800d494:	2b00      	cmp	r3, #0
 800d496:	bfb8      	it	lt
 800d498:	f04f 33ff 	movlt.w	r3, #4294967295
 800d49c:	3402      	adds	r4, #2
 800d49e:	9305      	str	r3, [sp, #20]
 800d4a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d56c <_svfiprintf_r+0x1fc>
 800d4a4:	7821      	ldrb	r1, [r4, #0]
 800d4a6:	2203      	movs	r2, #3
 800d4a8:	4650      	mov	r0, sl
 800d4aa:	f7f2 ff19 	bl	80002e0 <memchr>
 800d4ae:	b140      	cbz	r0, 800d4c2 <_svfiprintf_r+0x152>
 800d4b0:	2340      	movs	r3, #64	; 0x40
 800d4b2:	eba0 000a 	sub.w	r0, r0, sl
 800d4b6:	fa03 f000 	lsl.w	r0, r3, r0
 800d4ba:	9b04      	ldr	r3, [sp, #16]
 800d4bc:	4303      	orrs	r3, r0
 800d4be:	3401      	adds	r4, #1
 800d4c0:	9304      	str	r3, [sp, #16]
 800d4c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4c6:	4826      	ldr	r0, [pc, #152]	; (800d560 <_svfiprintf_r+0x1f0>)
 800d4c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d4cc:	2206      	movs	r2, #6
 800d4ce:	f7f2 ff07 	bl	80002e0 <memchr>
 800d4d2:	2800      	cmp	r0, #0
 800d4d4:	d038      	beq.n	800d548 <_svfiprintf_r+0x1d8>
 800d4d6:	4b23      	ldr	r3, [pc, #140]	; (800d564 <_svfiprintf_r+0x1f4>)
 800d4d8:	bb1b      	cbnz	r3, 800d522 <_svfiprintf_r+0x1b2>
 800d4da:	9b03      	ldr	r3, [sp, #12]
 800d4dc:	3307      	adds	r3, #7
 800d4de:	f023 0307 	bic.w	r3, r3, #7
 800d4e2:	3308      	adds	r3, #8
 800d4e4:	9303      	str	r3, [sp, #12]
 800d4e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4e8:	4433      	add	r3, r6
 800d4ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d4ec:	e767      	b.n	800d3be <_svfiprintf_r+0x4e>
 800d4ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4f2:	460c      	mov	r4, r1
 800d4f4:	2001      	movs	r0, #1
 800d4f6:	e7a5      	b.n	800d444 <_svfiprintf_r+0xd4>
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	3401      	adds	r4, #1
 800d4fc:	9305      	str	r3, [sp, #20]
 800d4fe:	4619      	mov	r1, r3
 800d500:	f04f 0c0a 	mov.w	ip, #10
 800d504:	4620      	mov	r0, r4
 800d506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d50a:	3a30      	subs	r2, #48	; 0x30
 800d50c:	2a09      	cmp	r2, #9
 800d50e:	d903      	bls.n	800d518 <_svfiprintf_r+0x1a8>
 800d510:	2b00      	cmp	r3, #0
 800d512:	d0c5      	beq.n	800d4a0 <_svfiprintf_r+0x130>
 800d514:	9105      	str	r1, [sp, #20]
 800d516:	e7c3      	b.n	800d4a0 <_svfiprintf_r+0x130>
 800d518:	fb0c 2101 	mla	r1, ip, r1, r2
 800d51c:	4604      	mov	r4, r0
 800d51e:	2301      	movs	r3, #1
 800d520:	e7f0      	b.n	800d504 <_svfiprintf_r+0x194>
 800d522:	ab03      	add	r3, sp, #12
 800d524:	9300      	str	r3, [sp, #0]
 800d526:	462a      	mov	r2, r5
 800d528:	4b0f      	ldr	r3, [pc, #60]	; (800d568 <_svfiprintf_r+0x1f8>)
 800d52a:	a904      	add	r1, sp, #16
 800d52c:	4638      	mov	r0, r7
 800d52e:	f3af 8000 	nop.w
 800d532:	1c42      	adds	r2, r0, #1
 800d534:	4606      	mov	r6, r0
 800d536:	d1d6      	bne.n	800d4e6 <_svfiprintf_r+0x176>
 800d538:	89ab      	ldrh	r3, [r5, #12]
 800d53a:	065b      	lsls	r3, r3, #25
 800d53c:	f53f af2c 	bmi.w	800d398 <_svfiprintf_r+0x28>
 800d540:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d542:	b01d      	add	sp, #116	; 0x74
 800d544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d548:	ab03      	add	r3, sp, #12
 800d54a:	9300      	str	r3, [sp, #0]
 800d54c:	462a      	mov	r2, r5
 800d54e:	4b06      	ldr	r3, [pc, #24]	; (800d568 <_svfiprintf_r+0x1f8>)
 800d550:	a904      	add	r1, sp, #16
 800d552:	4638      	mov	r0, r7
 800d554:	f000 f9d4 	bl	800d900 <_printf_i>
 800d558:	e7eb      	b.n	800d532 <_svfiprintf_r+0x1c2>
 800d55a:	bf00      	nop
 800d55c:	080151bc 	.word	0x080151bc
 800d560:	080151c6 	.word	0x080151c6
 800d564:	00000000 	.word	0x00000000
 800d568:	0800d2b9 	.word	0x0800d2b9
 800d56c:	080151c2 	.word	0x080151c2

0800d570 <__sfputc_r>:
 800d570:	6893      	ldr	r3, [r2, #8]
 800d572:	3b01      	subs	r3, #1
 800d574:	2b00      	cmp	r3, #0
 800d576:	b410      	push	{r4}
 800d578:	6093      	str	r3, [r2, #8]
 800d57a:	da08      	bge.n	800d58e <__sfputc_r+0x1e>
 800d57c:	6994      	ldr	r4, [r2, #24]
 800d57e:	42a3      	cmp	r3, r4
 800d580:	db01      	blt.n	800d586 <__sfputc_r+0x16>
 800d582:	290a      	cmp	r1, #10
 800d584:	d103      	bne.n	800d58e <__sfputc_r+0x1e>
 800d586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d58a:	f000 bb33 	b.w	800dbf4 <__swbuf_r>
 800d58e:	6813      	ldr	r3, [r2, #0]
 800d590:	1c58      	adds	r0, r3, #1
 800d592:	6010      	str	r0, [r2, #0]
 800d594:	7019      	strb	r1, [r3, #0]
 800d596:	4608      	mov	r0, r1
 800d598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d59c:	4770      	bx	lr

0800d59e <__sfputs_r>:
 800d59e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a0:	4606      	mov	r6, r0
 800d5a2:	460f      	mov	r7, r1
 800d5a4:	4614      	mov	r4, r2
 800d5a6:	18d5      	adds	r5, r2, r3
 800d5a8:	42ac      	cmp	r4, r5
 800d5aa:	d101      	bne.n	800d5b0 <__sfputs_r+0x12>
 800d5ac:	2000      	movs	r0, #0
 800d5ae:	e007      	b.n	800d5c0 <__sfputs_r+0x22>
 800d5b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b4:	463a      	mov	r2, r7
 800d5b6:	4630      	mov	r0, r6
 800d5b8:	f7ff ffda 	bl	800d570 <__sfputc_r>
 800d5bc:	1c43      	adds	r3, r0, #1
 800d5be:	d1f3      	bne.n	800d5a8 <__sfputs_r+0xa>
 800d5c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d5c4 <_vfiprintf_r>:
 800d5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c8:	460d      	mov	r5, r1
 800d5ca:	b09d      	sub	sp, #116	; 0x74
 800d5cc:	4614      	mov	r4, r2
 800d5ce:	4698      	mov	r8, r3
 800d5d0:	4606      	mov	r6, r0
 800d5d2:	b118      	cbz	r0, 800d5dc <_vfiprintf_r+0x18>
 800d5d4:	6983      	ldr	r3, [r0, #24]
 800d5d6:	b90b      	cbnz	r3, 800d5dc <_vfiprintf_r+0x18>
 800d5d8:	f7ff fd3a 	bl	800d050 <__sinit>
 800d5dc:	4b89      	ldr	r3, [pc, #548]	; (800d804 <_vfiprintf_r+0x240>)
 800d5de:	429d      	cmp	r5, r3
 800d5e0:	d11b      	bne.n	800d61a <_vfiprintf_r+0x56>
 800d5e2:	6875      	ldr	r5, [r6, #4]
 800d5e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5e6:	07d9      	lsls	r1, r3, #31
 800d5e8:	d405      	bmi.n	800d5f6 <_vfiprintf_r+0x32>
 800d5ea:	89ab      	ldrh	r3, [r5, #12]
 800d5ec:	059a      	lsls	r2, r3, #22
 800d5ee:	d402      	bmi.n	800d5f6 <_vfiprintf_r+0x32>
 800d5f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5f2:	f7ff fdcb 	bl	800d18c <__retarget_lock_acquire_recursive>
 800d5f6:	89ab      	ldrh	r3, [r5, #12]
 800d5f8:	071b      	lsls	r3, r3, #28
 800d5fa:	d501      	bpl.n	800d600 <_vfiprintf_r+0x3c>
 800d5fc:	692b      	ldr	r3, [r5, #16]
 800d5fe:	b9eb      	cbnz	r3, 800d63c <_vfiprintf_r+0x78>
 800d600:	4629      	mov	r1, r5
 800d602:	4630      	mov	r0, r6
 800d604:	f000 fb5a 	bl	800dcbc <__swsetup_r>
 800d608:	b1c0      	cbz	r0, 800d63c <_vfiprintf_r+0x78>
 800d60a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d60c:	07dc      	lsls	r4, r3, #31
 800d60e:	d50e      	bpl.n	800d62e <_vfiprintf_r+0x6a>
 800d610:	f04f 30ff 	mov.w	r0, #4294967295
 800d614:	b01d      	add	sp, #116	; 0x74
 800d616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d61a:	4b7b      	ldr	r3, [pc, #492]	; (800d808 <_vfiprintf_r+0x244>)
 800d61c:	429d      	cmp	r5, r3
 800d61e:	d101      	bne.n	800d624 <_vfiprintf_r+0x60>
 800d620:	68b5      	ldr	r5, [r6, #8]
 800d622:	e7df      	b.n	800d5e4 <_vfiprintf_r+0x20>
 800d624:	4b79      	ldr	r3, [pc, #484]	; (800d80c <_vfiprintf_r+0x248>)
 800d626:	429d      	cmp	r5, r3
 800d628:	bf08      	it	eq
 800d62a:	68f5      	ldreq	r5, [r6, #12]
 800d62c:	e7da      	b.n	800d5e4 <_vfiprintf_r+0x20>
 800d62e:	89ab      	ldrh	r3, [r5, #12]
 800d630:	0598      	lsls	r0, r3, #22
 800d632:	d4ed      	bmi.n	800d610 <_vfiprintf_r+0x4c>
 800d634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d636:	f7ff fdaa 	bl	800d18e <__retarget_lock_release_recursive>
 800d63a:	e7e9      	b.n	800d610 <_vfiprintf_r+0x4c>
 800d63c:	2300      	movs	r3, #0
 800d63e:	9309      	str	r3, [sp, #36]	; 0x24
 800d640:	2320      	movs	r3, #32
 800d642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d646:	f8cd 800c 	str.w	r8, [sp, #12]
 800d64a:	2330      	movs	r3, #48	; 0x30
 800d64c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d810 <_vfiprintf_r+0x24c>
 800d650:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d654:	f04f 0901 	mov.w	r9, #1
 800d658:	4623      	mov	r3, r4
 800d65a:	469a      	mov	sl, r3
 800d65c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d660:	b10a      	cbz	r2, 800d666 <_vfiprintf_r+0xa2>
 800d662:	2a25      	cmp	r2, #37	; 0x25
 800d664:	d1f9      	bne.n	800d65a <_vfiprintf_r+0x96>
 800d666:	ebba 0b04 	subs.w	fp, sl, r4
 800d66a:	d00b      	beq.n	800d684 <_vfiprintf_r+0xc0>
 800d66c:	465b      	mov	r3, fp
 800d66e:	4622      	mov	r2, r4
 800d670:	4629      	mov	r1, r5
 800d672:	4630      	mov	r0, r6
 800d674:	f7ff ff93 	bl	800d59e <__sfputs_r>
 800d678:	3001      	adds	r0, #1
 800d67a:	f000 80aa 	beq.w	800d7d2 <_vfiprintf_r+0x20e>
 800d67e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d680:	445a      	add	r2, fp
 800d682:	9209      	str	r2, [sp, #36]	; 0x24
 800d684:	f89a 3000 	ldrb.w	r3, [sl]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	f000 80a2 	beq.w	800d7d2 <_vfiprintf_r+0x20e>
 800d68e:	2300      	movs	r3, #0
 800d690:	f04f 32ff 	mov.w	r2, #4294967295
 800d694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d698:	f10a 0a01 	add.w	sl, sl, #1
 800d69c:	9304      	str	r3, [sp, #16]
 800d69e:	9307      	str	r3, [sp, #28]
 800d6a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6a4:	931a      	str	r3, [sp, #104]	; 0x68
 800d6a6:	4654      	mov	r4, sl
 800d6a8:	2205      	movs	r2, #5
 800d6aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6ae:	4858      	ldr	r0, [pc, #352]	; (800d810 <_vfiprintf_r+0x24c>)
 800d6b0:	f7f2 fe16 	bl	80002e0 <memchr>
 800d6b4:	9a04      	ldr	r2, [sp, #16]
 800d6b6:	b9d8      	cbnz	r0, 800d6f0 <_vfiprintf_r+0x12c>
 800d6b8:	06d1      	lsls	r1, r2, #27
 800d6ba:	bf44      	itt	mi
 800d6bc:	2320      	movmi	r3, #32
 800d6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6c2:	0713      	lsls	r3, r2, #28
 800d6c4:	bf44      	itt	mi
 800d6c6:	232b      	movmi	r3, #43	; 0x2b
 800d6c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800d6d0:	2b2a      	cmp	r3, #42	; 0x2a
 800d6d2:	d015      	beq.n	800d700 <_vfiprintf_r+0x13c>
 800d6d4:	9a07      	ldr	r2, [sp, #28]
 800d6d6:	4654      	mov	r4, sl
 800d6d8:	2000      	movs	r0, #0
 800d6da:	f04f 0c0a 	mov.w	ip, #10
 800d6de:	4621      	mov	r1, r4
 800d6e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6e4:	3b30      	subs	r3, #48	; 0x30
 800d6e6:	2b09      	cmp	r3, #9
 800d6e8:	d94e      	bls.n	800d788 <_vfiprintf_r+0x1c4>
 800d6ea:	b1b0      	cbz	r0, 800d71a <_vfiprintf_r+0x156>
 800d6ec:	9207      	str	r2, [sp, #28]
 800d6ee:	e014      	b.n	800d71a <_vfiprintf_r+0x156>
 800d6f0:	eba0 0308 	sub.w	r3, r0, r8
 800d6f4:	fa09 f303 	lsl.w	r3, r9, r3
 800d6f8:	4313      	orrs	r3, r2
 800d6fa:	9304      	str	r3, [sp, #16]
 800d6fc:	46a2      	mov	sl, r4
 800d6fe:	e7d2      	b.n	800d6a6 <_vfiprintf_r+0xe2>
 800d700:	9b03      	ldr	r3, [sp, #12]
 800d702:	1d19      	adds	r1, r3, #4
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	9103      	str	r1, [sp, #12]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	bfbb      	ittet	lt
 800d70c:	425b      	neglt	r3, r3
 800d70e:	f042 0202 	orrlt.w	r2, r2, #2
 800d712:	9307      	strge	r3, [sp, #28]
 800d714:	9307      	strlt	r3, [sp, #28]
 800d716:	bfb8      	it	lt
 800d718:	9204      	strlt	r2, [sp, #16]
 800d71a:	7823      	ldrb	r3, [r4, #0]
 800d71c:	2b2e      	cmp	r3, #46	; 0x2e
 800d71e:	d10c      	bne.n	800d73a <_vfiprintf_r+0x176>
 800d720:	7863      	ldrb	r3, [r4, #1]
 800d722:	2b2a      	cmp	r3, #42	; 0x2a
 800d724:	d135      	bne.n	800d792 <_vfiprintf_r+0x1ce>
 800d726:	9b03      	ldr	r3, [sp, #12]
 800d728:	1d1a      	adds	r2, r3, #4
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	9203      	str	r2, [sp, #12]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	bfb8      	it	lt
 800d732:	f04f 33ff 	movlt.w	r3, #4294967295
 800d736:	3402      	adds	r4, #2
 800d738:	9305      	str	r3, [sp, #20]
 800d73a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d820 <_vfiprintf_r+0x25c>
 800d73e:	7821      	ldrb	r1, [r4, #0]
 800d740:	2203      	movs	r2, #3
 800d742:	4650      	mov	r0, sl
 800d744:	f7f2 fdcc 	bl	80002e0 <memchr>
 800d748:	b140      	cbz	r0, 800d75c <_vfiprintf_r+0x198>
 800d74a:	2340      	movs	r3, #64	; 0x40
 800d74c:	eba0 000a 	sub.w	r0, r0, sl
 800d750:	fa03 f000 	lsl.w	r0, r3, r0
 800d754:	9b04      	ldr	r3, [sp, #16]
 800d756:	4303      	orrs	r3, r0
 800d758:	3401      	adds	r4, #1
 800d75a:	9304      	str	r3, [sp, #16]
 800d75c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d760:	482c      	ldr	r0, [pc, #176]	; (800d814 <_vfiprintf_r+0x250>)
 800d762:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d766:	2206      	movs	r2, #6
 800d768:	f7f2 fdba 	bl	80002e0 <memchr>
 800d76c:	2800      	cmp	r0, #0
 800d76e:	d03f      	beq.n	800d7f0 <_vfiprintf_r+0x22c>
 800d770:	4b29      	ldr	r3, [pc, #164]	; (800d818 <_vfiprintf_r+0x254>)
 800d772:	bb1b      	cbnz	r3, 800d7bc <_vfiprintf_r+0x1f8>
 800d774:	9b03      	ldr	r3, [sp, #12]
 800d776:	3307      	adds	r3, #7
 800d778:	f023 0307 	bic.w	r3, r3, #7
 800d77c:	3308      	adds	r3, #8
 800d77e:	9303      	str	r3, [sp, #12]
 800d780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d782:	443b      	add	r3, r7
 800d784:	9309      	str	r3, [sp, #36]	; 0x24
 800d786:	e767      	b.n	800d658 <_vfiprintf_r+0x94>
 800d788:	fb0c 3202 	mla	r2, ip, r2, r3
 800d78c:	460c      	mov	r4, r1
 800d78e:	2001      	movs	r0, #1
 800d790:	e7a5      	b.n	800d6de <_vfiprintf_r+0x11a>
 800d792:	2300      	movs	r3, #0
 800d794:	3401      	adds	r4, #1
 800d796:	9305      	str	r3, [sp, #20]
 800d798:	4619      	mov	r1, r3
 800d79a:	f04f 0c0a 	mov.w	ip, #10
 800d79e:	4620      	mov	r0, r4
 800d7a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7a4:	3a30      	subs	r2, #48	; 0x30
 800d7a6:	2a09      	cmp	r2, #9
 800d7a8:	d903      	bls.n	800d7b2 <_vfiprintf_r+0x1ee>
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d0c5      	beq.n	800d73a <_vfiprintf_r+0x176>
 800d7ae:	9105      	str	r1, [sp, #20]
 800d7b0:	e7c3      	b.n	800d73a <_vfiprintf_r+0x176>
 800d7b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7b6:	4604      	mov	r4, r0
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e7f0      	b.n	800d79e <_vfiprintf_r+0x1da>
 800d7bc:	ab03      	add	r3, sp, #12
 800d7be:	9300      	str	r3, [sp, #0]
 800d7c0:	462a      	mov	r2, r5
 800d7c2:	4b16      	ldr	r3, [pc, #88]	; (800d81c <_vfiprintf_r+0x258>)
 800d7c4:	a904      	add	r1, sp, #16
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	f3af 8000 	nop.w
 800d7cc:	4607      	mov	r7, r0
 800d7ce:	1c78      	adds	r0, r7, #1
 800d7d0:	d1d6      	bne.n	800d780 <_vfiprintf_r+0x1bc>
 800d7d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7d4:	07d9      	lsls	r1, r3, #31
 800d7d6:	d405      	bmi.n	800d7e4 <_vfiprintf_r+0x220>
 800d7d8:	89ab      	ldrh	r3, [r5, #12]
 800d7da:	059a      	lsls	r2, r3, #22
 800d7dc:	d402      	bmi.n	800d7e4 <_vfiprintf_r+0x220>
 800d7de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7e0:	f7ff fcd5 	bl	800d18e <__retarget_lock_release_recursive>
 800d7e4:	89ab      	ldrh	r3, [r5, #12]
 800d7e6:	065b      	lsls	r3, r3, #25
 800d7e8:	f53f af12 	bmi.w	800d610 <_vfiprintf_r+0x4c>
 800d7ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d7ee:	e711      	b.n	800d614 <_vfiprintf_r+0x50>
 800d7f0:	ab03      	add	r3, sp, #12
 800d7f2:	9300      	str	r3, [sp, #0]
 800d7f4:	462a      	mov	r2, r5
 800d7f6:	4b09      	ldr	r3, [pc, #36]	; (800d81c <_vfiprintf_r+0x258>)
 800d7f8:	a904      	add	r1, sp, #16
 800d7fa:	4630      	mov	r0, r6
 800d7fc:	f000 f880 	bl	800d900 <_printf_i>
 800d800:	e7e4      	b.n	800d7cc <_vfiprintf_r+0x208>
 800d802:	bf00      	nop
 800d804:	0801517c 	.word	0x0801517c
 800d808:	0801519c 	.word	0x0801519c
 800d80c:	0801515c 	.word	0x0801515c
 800d810:	080151bc 	.word	0x080151bc
 800d814:	080151c6 	.word	0x080151c6
 800d818:	00000000 	.word	0x00000000
 800d81c:	0800d59f 	.word	0x0800d59f
 800d820:	080151c2 	.word	0x080151c2

0800d824 <_printf_common>:
 800d824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d828:	4616      	mov	r6, r2
 800d82a:	4699      	mov	r9, r3
 800d82c:	688a      	ldr	r2, [r1, #8]
 800d82e:	690b      	ldr	r3, [r1, #16]
 800d830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d834:	4293      	cmp	r3, r2
 800d836:	bfb8      	it	lt
 800d838:	4613      	movlt	r3, r2
 800d83a:	6033      	str	r3, [r6, #0]
 800d83c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d840:	4607      	mov	r7, r0
 800d842:	460c      	mov	r4, r1
 800d844:	b10a      	cbz	r2, 800d84a <_printf_common+0x26>
 800d846:	3301      	adds	r3, #1
 800d848:	6033      	str	r3, [r6, #0]
 800d84a:	6823      	ldr	r3, [r4, #0]
 800d84c:	0699      	lsls	r1, r3, #26
 800d84e:	bf42      	ittt	mi
 800d850:	6833      	ldrmi	r3, [r6, #0]
 800d852:	3302      	addmi	r3, #2
 800d854:	6033      	strmi	r3, [r6, #0]
 800d856:	6825      	ldr	r5, [r4, #0]
 800d858:	f015 0506 	ands.w	r5, r5, #6
 800d85c:	d106      	bne.n	800d86c <_printf_common+0x48>
 800d85e:	f104 0a19 	add.w	sl, r4, #25
 800d862:	68e3      	ldr	r3, [r4, #12]
 800d864:	6832      	ldr	r2, [r6, #0]
 800d866:	1a9b      	subs	r3, r3, r2
 800d868:	42ab      	cmp	r3, r5
 800d86a:	dc26      	bgt.n	800d8ba <_printf_common+0x96>
 800d86c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d870:	1e13      	subs	r3, r2, #0
 800d872:	6822      	ldr	r2, [r4, #0]
 800d874:	bf18      	it	ne
 800d876:	2301      	movne	r3, #1
 800d878:	0692      	lsls	r2, r2, #26
 800d87a:	d42b      	bmi.n	800d8d4 <_printf_common+0xb0>
 800d87c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d880:	4649      	mov	r1, r9
 800d882:	4638      	mov	r0, r7
 800d884:	47c0      	blx	r8
 800d886:	3001      	adds	r0, #1
 800d888:	d01e      	beq.n	800d8c8 <_printf_common+0xa4>
 800d88a:	6823      	ldr	r3, [r4, #0]
 800d88c:	68e5      	ldr	r5, [r4, #12]
 800d88e:	6832      	ldr	r2, [r6, #0]
 800d890:	f003 0306 	and.w	r3, r3, #6
 800d894:	2b04      	cmp	r3, #4
 800d896:	bf08      	it	eq
 800d898:	1aad      	subeq	r5, r5, r2
 800d89a:	68a3      	ldr	r3, [r4, #8]
 800d89c:	6922      	ldr	r2, [r4, #16]
 800d89e:	bf0c      	ite	eq
 800d8a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d8a4:	2500      	movne	r5, #0
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	bfc4      	itt	gt
 800d8aa:	1a9b      	subgt	r3, r3, r2
 800d8ac:	18ed      	addgt	r5, r5, r3
 800d8ae:	2600      	movs	r6, #0
 800d8b0:	341a      	adds	r4, #26
 800d8b2:	42b5      	cmp	r5, r6
 800d8b4:	d11a      	bne.n	800d8ec <_printf_common+0xc8>
 800d8b6:	2000      	movs	r0, #0
 800d8b8:	e008      	b.n	800d8cc <_printf_common+0xa8>
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	4652      	mov	r2, sl
 800d8be:	4649      	mov	r1, r9
 800d8c0:	4638      	mov	r0, r7
 800d8c2:	47c0      	blx	r8
 800d8c4:	3001      	adds	r0, #1
 800d8c6:	d103      	bne.n	800d8d0 <_printf_common+0xac>
 800d8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8d0:	3501      	adds	r5, #1
 800d8d2:	e7c6      	b.n	800d862 <_printf_common+0x3e>
 800d8d4:	18e1      	adds	r1, r4, r3
 800d8d6:	1c5a      	adds	r2, r3, #1
 800d8d8:	2030      	movs	r0, #48	; 0x30
 800d8da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d8de:	4422      	add	r2, r4
 800d8e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d8e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d8e8:	3302      	adds	r3, #2
 800d8ea:	e7c7      	b.n	800d87c <_printf_common+0x58>
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	4622      	mov	r2, r4
 800d8f0:	4649      	mov	r1, r9
 800d8f2:	4638      	mov	r0, r7
 800d8f4:	47c0      	blx	r8
 800d8f6:	3001      	adds	r0, #1
 800d8f8:	d0e6      	beq.n	800d8c8 <_printf_common+0xa4>
 800d8fa:	3601      	adds	r6, #1
 800d8fc:	e7d9      	b.n	800d8b2 <_printf_common+0x8e>
	...

0800d900 <_printf_i>:
 800d900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d904:	7e0f      	ldrb	r7, [r1, #24]
 800d906:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d908:	2f78      	cmp	r7, #120	; 0x78
 800d90a:	4691      	mov	r9, r2
 800d90c:	4680      	mov	r8, r0
 800d90e:	460c      	mov	r4, r1
 800d910:	469a      	mov	sl, r3
 800d912:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d916:	d807      	bhi.n	800d928 <_printf_i+0x28>
 800d918:	2f62      	cmp	r7, #98	; 0x62
 800d91a:	d80a      	bhi.n	800d932 <_printf_i+0x32>
 800d91c:	2f00      	cmp	r7, #0
 800d91e:	f000 80d8 	beq.w	800dad2 <_printf_i+0x1d2>
 800d922:	2f58      	cmp	r7, #88	; 0x58
 800d924:	f000 80a3 	beq.w	800da6e <_printf_i+0x16e>
 800d928:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d92c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d930:	e03a      	b.n	800d9a8 <_printf_i+0xa8>
 800d932:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d936:	2b15      	cmp	r3, #21
 800d938:	d8f6      	bhi.n	800d928 <_printf_i+0x28>
 800d93a:	a101      	add	r1, pc, #4	; (adr r1, 800d940 <_printf_i+0x40>)
 800d93c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d940:	0800d999 	.word	0x0800d999
 800d944:	0800d9ad 	.word	0x0800d9ad
 800d948:	0800d929 	.word	0x0800d929
 800d94c:	0800d929 	.word	0x0800d929
 800d950:	0800d929 	.word	0x0800d929
 800d954:	0800d929 	.word	0x0800d929
 800d958:	0800d9ad 	.word	0x0800d9ad
 800d95c:	0800d929 	.word	0x0800d929
 800d960:	0800d929 	.word	0x0800d929
 800d964:	0800d929 	.word	0x0800d929
 800d968:	0800d929 	.word	0x0800d929
 800d96c:	0800dab9 	.word	0x0800dab9
 800d970:	0800d9dd 	.word	0x0800d9dd
 800d974:	0800da9b 	.word	0x0800da9b
 800d978:	0800d929 	.word	0x0800d929
 800d97c:	0800d929 	.word	0x0800d929
 800d980:	0800dadb 	.word	0x0800dadb
 800d984:	0800d929 	.word	0x0800d929
 800d988:	0800d9dd 	.word	0x0800d9dd
 800d98c:	0800d929 	.word	0x0800d929
 800d990:	0800d929 	.word	0x0800d929
 800d994:	0800daa3 	.word	0x0800daa3
 800d998:	682b      	ldr	r3, [r5, #0]
 800d99a:	1d1a      	adds	r2, r3, #4
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	602a      	str	r2, [r5, #0]
 800d9a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d9a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	e0a3      	b.n	800daf4 <_printf_i+0x1f4>
 800d9ac:	6820      	ldr	r0, [r4, #0]
 800d9ae:	6829      	ldr	r1, [r5, #0]
 800d9b0:	0606      	lsls	r6, r0, #24
 800d9b2:	f101 0304 	add.w	r3, r1, #4
 800d9b6:	d50a      	bpl.n	800d9ce <_printf_i+0xce>
 800d9b8:	680e      	ldr	r6, [r1, #0]
 800d9ba:	602b      	str	r3, [r5, #0]
 800d9bc:	2e00      	cmp	r6, #0
 800d9be:	da03      	bge.n	800d9c8 <_printf_i+0xc8>
 800d9c0:	232d      	movs	r3, #45	; 0x2d
 800d9c2:	4276      	negs	r6, r6
 800d9c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d9c8:	485e      	ldr	r0, [pc, #376]	; (800db44 <_printf_i+0x244>)
 800d9ca:	230a      	movs	r3, #10
 800d9cc:	e019      	b.n	800da02 <_printf_i+0x102>
 800d9ce:	680e      	ldr	r6, [r1, #0]
 800d9d0:	602b      	str	r3, [r5, #0]
 800d9d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d9d6:	bf18      	it	ne
 800d9d8:	b236      	sxthne	r6, r6
 800d9da:	e7ef      	b.n	800d9bc <_printf_i+0xbc>
 800d9dc:	682b      	ldr	r3, [r5, #0]
 800d9de:	6820      	ldr	r0, [r4, #0]
 800d9e0:	1d19      	adds	r1, r3, #4
 800d9e2:	6029      	str	r1, [r5, #0]
 800d9e4:	0601      	lsls	r1, r0, #24
 800d9e6:	d501      	bpl.n	800d9ec <_printf_i+0xec>
 800d9e8:	681e      	ldr	r6, [r3, #0]
 800d9ea:	e002      	b.n	800d9f2 <_printf_i+0xf2>
 800d9ec:	0646      	lsls	r6, r0, #25
 800d9ee:	d5fb      	bpl.n	800d9e8 <_printf_i+0xe8>
 800d9f0:	881e      	ldrh	r6, [r3, #0]
 800d9f2:	4854      	ldr	r0, [pc, #336]	; (800db44 <_printf_i+0x244>)
 800d9f4:	2f6f      	cmp	r7, #111	; 0x6f
 800d9f6:	bf0c      	ite	eq
 800d9f8:	2308      	moveq	r3, #8
 800d9fa:	230a      	movne	r3, #10
 800d9fc:	2100      	movs	r1, #0
 800d9fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800da02:	6865      	ldr	r5, [r4, #4]
 800da04:	60a5      	str	r5, [r4, #8]
 800da06:	2d00      	cmp	r5, #0
 800da08:	bfa2      	ittt	ge
 800da0a:	6821      	ldrge	r1, [r4, #0]
 800da0c:	f021 0104 	bicge.w	r1, r1, #4
 800da10:	6021      	strge	r1, [r4, #0]
 800da12:	b90e      	cbnz	r6, 800da18 <_printf_i+0x118>
 800da14:	2d00      	cmp	r5, #0
 800da16:	d04d      	beq.n	800dab4 <_printf_i+0x1b4>
 800da18:	4615      	mov	r5, r2
 800da1a:	fbb6 f1f3 	udiv	r1, r6, r3
 800da1e:	fb03 6711 	mls	r7, r3, r1, r6
 800da22:	5dc7      	ldrb	r7, [r0, r7]
 800da24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800da28:	4637      	mov	r7, r6
 800da2a:	42bb      	cmp	r3, r7
 800da2c:	460e      	mov	r6, r1
 800da2e:	d9f4      	bls.n	800da1a <_printf_i+0x11a>
 800da30:	2b08      	cmp	r3, #8
 800da32:	d10b      	bne.n	800da4c <_printf_i+0x14c>
 800da34:	6823      	ldr	r3, [r4, #0]
 800da36:	07de      	lsls	r6, r3, #31
 800da38:	d508      	bpl.n	800da4c <_printf_i+0x14c>
 800da3a:	6923      	ldr	r3, [r4, #16]
 800da3c:	6861      	ldr	r1, [r4, #4]
 800da3e:	4299      	cmp	r1, r3
 800da40:	bfde      	ittt	le
 800da42:	2330      	movle	r3, #48	; 0x30
 800da44:	f805 3c01 	strble.w	r3, [r5, #-1]
 800da48:	f105 35ff 	addle.w	r5, r5, #4294967295
 800da4c:	1b52      	subs	r2, r2, r5
 800da4e:	6122      	str	r2, [r4, #16]
 800da50:	f8cd a000 	str.w	sl, [sp]
 800da54:	464b      	mov	r3, r9
 800da56:	aa03      	add	r2, sp, #12
 800da58:	4621      	mov	r1, r4
 800da5a:	4640      	mov	r0, r8
 800da5c:	f7ff fee2 	bl	800d824 <_printf_common>
 800da60:	3001      	adds	r0, #1
 800da62:	d14c      	bne.n	800dafe <_printf_i+0x1fe>
 800da64:	f04f 30ff 	mov.w	r0, #4294967295
 800da68:	b004      	add	sp, #16
 800da6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da6e:	4835      	ldr	r0, [pc, #212]	; (800db44 <_printf_i+0x244>)
 800da70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800da74:	6829      	ldr	r1, [r5, #0]
 800da76:	6823      	ldr	r3, [r4, #0]
 800da78:	f851 6b04 	ldr.w	r6, [r1], #4
 800da7c:	6029      	str	r1, [r5, #0]
 800da7e:	061d      	lsls	r5, r3, #24
 800da80:	d514      	bpl.n	800daac <_printf_i+0x1ac>
 800da82:	07df      	lsls	r7, r3, #31
 800da84:	bf44      	itt	mi
 800da86:	f043 0320 	orrmi.w	r3, r3, #32
 800da8a:	6023      	strmi	r3, [r4, #0]
 800da8c:	b91e      	cbnz	r6, 800da96 <_printf_i+0x196>
 800da8e:	6823      	ldr	r3, [r4, #0]
 800da90:	f023 0320 	bic.w	r3, r3, #32
 800da94:	6023      	str	r3, [r4, #0]
 800da96:	2310      	movs	r3, #16
 800da98:	e7b0      	b.n	800d9fc <_printf_i+0xfc>
 800da9a:	6823      	ldr	r3, [r4, #0]
 800da9c:	f043 0320 	orr.w	r3, r3, #32
 800daa0:	6023      	str	r3, [r4, #0]
 800daa2:	2378      	movs	r3, #120	; 0x78
 800daa4:	4828      	ldr	r0, [pc, #160]	; (800db48 <_printf_i+0x248>)
 800daa6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800daaa:	e7e3      	b.n	800da74 <_printf_i+0x174>
 800daac:	0659      	lsls	r1, r3, #25
 800daae:	bf48      	it	mi
 800dab0:	b2b6      	uxthmi	r6, r6
 800dab2:	e7e6      	b.n	800da82 <_printf_i+0x182>
 800dab4:	4615      	mov	r5, r2
 800dab6:	e7bb      	b.n	800da30 <_printf_i+0x130>
 800dab8:	682b      	ldr	r3, [r5, #0]
 800daba:	6826      	ldr	r6, [r4, #0]
 800dabc:	6961      	ldr	r1, [r4, #20]
 800dabe:	1d18      	adds	r0, r3, #4
 800dac0:	6028      	str	r0, [r5, #0]
 800dac2:	0635      	lsls	r5, r6, #24
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	d501      	bpl.n	800dacc <_printf_i+0x1cc>
 800dac8:	6019      	str	r1, [r3, #0]
 800daca:	e002      	b.n	800dad2 <_printf_i+0x1d2>
 800dacc:	0670      	lsls	r0, r6, #25
 800dace:	d5fb      	bpl.n	800dac8 <_printf_i+0x1c8>
 800dad0:	8019      	strh	r1, [r3, #0]
 800dad2:	2300      	movs	r3, #0
 800dad4:	6123      	str	r3, [r4, #16]
 800dad6:	4615      	mov	r5, r2
 800dad8:	e7ba      	b.n	800da50 <_printf_i+0x150>
 800dada:	682b      	ldr	r3, [r5, #0]
 800dadc:	1d1a      	adds	r2, r3, #4
 800dade:	602a      	str	r2, [r5, #0]
 800dae0:	681d      	ldr	r5, [r3, #0]
 800dae2:	6862      	ldr	r2, [r4, #4]
 800dae4:	2100      	movs	r1, #0
 800dae6:	4628      	mov	r0, r5
 800dae8:	f7f2 fbfa 	bl	80002e0 <memchr>
 800daec:	b108      	cbz	r0, 800daf2 <_printf_i+0x1f2>
 800daee:	1b40      	subs	r0, r0, r5
 800daf0:	6060      	str	r0, [r4, #4]
 800daf2:	6863      	ldr	r3, [r4, #4]
 800daf4:	6123      	str	r3, [r4, #16]
 800daf6:	2300      	movs	r3, #0
 800daf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dafc:	e7a8      	b.n	800da50 <_printf_i+0x150>
 800dafe:	6923      	ldr	r3, [r4, #16]
 800db00:	462a      	mov	r2, r5
 800db02:	4649      	mov	r1, r9
 800db04:	4640      	mov	r0, r8
 800db06:	47d0      	blx	sl
 800db08:	3001      	adds	r0, #1
 800db0a:	d0ab      	beq.n	800da64 <_printf_i+0x164>
 800db0c:	6823      	ldr	r3, [r4, #0]
 800db0e:	079b      	lsls	r3, r3, #30
 800db10:	d413      	bmi.n	800db3a <_printf_i+0x23a>
 800db12:	68e0      	ldr	r0, [r4, #12]
 800db14:	9b03      	ldr	r3, [sp, #12]
 800db16:	4298      	cmp	r0, r3
 800db18:	bfb8      	it	lt
 800db1a:	4618      	movlt	r0, r3
 800db1c:	e7a4      	b.n	800da68 <_printf_i+0x168>
 800db1e:	2301      	movs	r3, #1
 800db20:	4632      	mov	r2, r6
 800db22:	4649      	mov	r1, r9
 800db24:	4640      	mov	r0, r8
 800db26:	47d0      	blx	sl
 800db28:	3001      	adds	r0, #1
 800db2a:	d09b      	beq.n	800da64 <_printf_i+0x164>
 800db2c:	3501      	adds	r5, #1
 800db2e:	68e3      	ldr	r3, [r4, #12]
 800db30:	9903      	ldr	r1, [sp, #12]
 800db32:	1a5b      	subs	r3, r3, r1
 800db34:	42ab      	cmp	r3, r5
 800db36:	dcf2      	bgt.n	800db1e <_printf_i+0x21e>
 800db38:	e7eb      	b.n	800db12 <_printf_i+0x212>
 800db3a:	2500      	movs	r5, #0
 800db3c:	f104 0619 	add.w	r6, r4, #25
 800db40:	e7f5      	b.n	800db2e <_printf_i+0x22e>
 800db42:	bf00      	nop
 800db44:	080151cd 	.word	0x080151cd
 800db48:	080151de 	.word	0x080151de

0800db4c <_sbrk_r>:
 800db4c:	b538      	push	{r3, r4, r5, lr}
 800db4e:	4d06      	ldr	r5, [pc, #24]	; (800db68 <_sbrk_r+0x1c>)
 800db50:	2300      	movs	r3, #0
 800db52:	4604      	mov	r4, r0
 800db54:	4608      	mov	r0, r1
 800db56:	602b      	str	r3, [r5, #0]
 800db58:	f7f3 fb20 	bl	800119c <_sbrk>
 800db5c:	1c43      	adds	r3, r0, #1
 800db5e:	d102      	bne.n	800db66 <_sbrk_r+0x1a>
 800db60:	682b      	ldr	r3, [r5, #0]
 800db62:	b103      	cbz	r3, 800db66 <_sbrk_r+0x1a>
 800db64:	6023      	str	r3, [r4, #0]
 800db66:	bd38      	pop	{r3, r4, r5, pc}
 800db68:	240009c0 	.word	0x240009c0

0800db6c <__sread>:
 800db6c:	b510      	push	{r4, lr}
 800db6e:	460c      	mov	r4, r1
 800db70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db74:	f000 fb0a 	bl	800e18c <_read_r>
 800db78:	2800      	cmp	r0, #0
 800db7a:	bfab      	itete	ge
 800db7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800db7e:	89a3      	ldrhlt	r3, [r4, #12]
 800db80:	181b      	addge	r3, r3, r0
 800db82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800db86:	bfac      	ite	ge
 800db88:	6563      	strge	r3, [r4, #84]	; 0x54
 800db8a:	81a3      	strhlt	r3, [r4, #12]
 800db8c:	bd10      	pop	{r4, pc}

0800db8e <__swrite>:
 800db8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db92:	461f      	mov	r7, r3
 800db94:	898b      	ldrh	r3, [r1, #12]
 800db96:	05db      	lsls	r3, r3, #23
 800db98:	4605      	mov	r5, r0
 800db9a:	460c      	mov	r4, r1
 800db9c:	4616      	mov	r6, r2
 800db9e:	d505      	bpl.n	800dbac <__swrite+0x1e>
 800dba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dba4:	2302      	movs	r3, #2
 800dba6:	2200      	movs	r2, #0
 800dba8:	f000 f9c8 	bl	800df3c <_lseek_r>
 800dbac:	89a3      	ldrh	r3, [r4, #12]
 800dbae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dbb6:	81a3      	strh	r3, [r4, #12]
 800dbb8:	4632      	mov	r2, r6
 800dbba:	463b      	mov	r3, r7
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbc2:	f000 b869 	b.w	800dc98 <_write_r>

0800dbc6 <__sseek>:
 800dbc6:	b510      	push	{r4, lr}
 800dbc8:	460c      	mov	r4, r1
 800dbca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbce:	f000 f9b5 	bl	800df3c <_lseek_r>
 800dbd2:	1c43      	adds	r3, r0, #1
 800dbd4:	89a3      	ldrh	r3, [r4, #12]
 800dbd6:	bf15      	itete	ne
 800dbd8:	6560      	strne	r0, [r4, #84]	; 0x54
 800dbda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dbde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dbe2:	81a3      	strheq	r3, [r4, #12]
 800dbe4:	bf18      	it	ne
 800dbe6:	81a3      	strhne	r3, [r4, #12]
 800dbe8:	bd10      	pop	{r4, pc}

0800dbea <__sclose>:
 800dbea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbee:	f000 b8d3 	b.w	800dd98 <_close_r>
	...

0800dbf4 <__swbuf_r>:
 800dbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbf6:	460e      	mov	r6, r1
 800dbf8:	4614      	mov	r4, r2
 800dbfa:	4605      	mov	r5, r0
 800dbfc:	b118      	cbz	r0, 800dc06 <__swbuf_r+0x12>
 800dbfe:	6983      	ldr	r3, [r0, #24]
 800dc00:	b90b      	cbnz	r3, 800dc06 <__swbuf_r+0x12>
 800dc02:	f7ff fa25 	bl	800d050 <__sinit>
 800dc06:	4b21      	ldr	r3, [pc, #132]	; (800dc8c <__swbuf_r+0x98>)
 800dc08:	429c      	cmp	r4, r3
 800dc0a:	d12b      	bne.n	800dc64 <__swbuf_r+0x70>
 800dc0c:	686c      	ldr	r4, [r5, #4]
 800dc0e:	69a3      	ldr	r3, [r4, #24]
 800dc10:	60a3      	str	r3, [r4, #8]
 800dc12:	89a3      	ldrh	r3, [r4, #12]
 800dc14:	071a      	lsls	r2, r3, #28
 800dc16:	d52f      	bpl.n	800dc78 <__swbuf_r+0x84>
 800dc18:	6923      	ldr	r3, [r4, #16]
 800dc1a:	b36b      	cbz	r3, 800dc78 <__swbuf_r+0x84>
 800dc1c:	6923      	ldr	r3, [r4, #16]
 800dc1e:	6820      	ldr	r0, [r4, #0]
 800dc20:	1ac0      	subs	r0, r0, r3
 800dc22:	6963      	ldr	r3, [r4, #20]
 800dc24:	b2f6      	uxtb	r6, r6
 800dc26:	4283      	cmp	r3, r0
 800dc28:	4637      	mov	r7, r6
 800dc2a:	dc04      	bgt.n	800dc36 <__swbuf_r+0x42>
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	4628      	mov	r0, r5
 800dc30:	f000 f948 	bl	800dec4 <_fflush_r>
 800dc34:	bb30      	cbnz	r0, 800dc84 <__swbuf_r+0x90>
 800dc36:	68a3      	ldr	r3, [r4, #8]
 800dc38:	3b01      	subs	r3, #1
 800dc3a:	60a3      	str	r3, [r4, #8]
 800dc3c:	6823      	ldr	r3, [r4, #0]
 800dc3e:	1c5a      	adds	r2, r3, #1
 800dc40:	6022      	str	r2, [r4, #0]
 800dc42:	701e      	strb	r6, [r3, #0]
 800dc44:	6963      	ldr	r3, [r4, #20]
 800dc46:	3001      	adds	r0, #1
 800dc48:	4283      	cmp	r3, r0
 800dc4a:	d004      	beq.n	800dc56 <__swbuf_r+0x62>
 800dc4c:	89a3      	ldrh	r3, [r4, #12]
 800dc4e:	07db      	lsls	r3, r3, #31
 800dc50:	d506      	bpl.n	800dc60 <__swbuf_r+0x6c>
 800dc52:	2e0a      	cmp	r6, #10
 800dc54:	d104      	bne.n	800dc60 <__swbuf_r+0x6c>
 800dc56:	4621      	mov	r1, r4
 800dc58:	4628      	mov	r0, r5
 800dc5a:	f000 f933 	bl	800dec4 <_fflush_r>
 800dc5e:	b988      	cbnz	r0, 800dc84 <__swbuf_r+0x90>
 800dc60:	4638      	mov	r0, r7
 800dc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc64:	4b0a      	ldr	r3, [pc, #40]	; (800dc90 <__swbuf_r+0x9c>)
 800dc66:	429c      	cmp	r4, r3
 800dc68:	d101      	bne.n	800dc6e <__swbuf_r+0x7a>
 800dc6a:	68ac      	ldr	r4, [r5, #8]
 800dc6c:	e7cf      	b.n	800dc0e <__swbuf_r+0x1a>
 800dc6e:	4b09      	ldr	r3, [pc, #36]	; (800dc94 <__swbuf_r+0xa0>)
 800dc70:	429c      	cmp	r4, r3
 800dc72:	bf08      	it	eq
 800dc74:	68ec      	ldreq	r4, [r5, #12]
 800dc76:	e7ca      	b.n	800dc0e <__swbuf_r+0x1a>
 800dc78:	4621      	mov	r1, r4
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	f000 f81e 	bl	800dcbc <__swsetup_r>
 800dc80:	2800      	cmp	r0, #0
 800dc82:	d0cb      	beq.n	800dc1c <__swbuf_r+0x28>
 800dc84:	f04f 37ff 	mov.w	r7, #4294967295
 800dc88:	e7ea      	b.n	800dc60 <__swbuf_r+0x6c>
 800dc8a:	bf00      	nop
 800dc8c:	0801517c 	.word	0x0801517c
 800dc90:	0801519c 	.word	0x0801519c
 800dc94:	0801515c 	.word	0x0801515c

0800dc98 <_write_r>:
 800dc98:	b538      	push	{r3, r4, r5, lr}
 800dc9a:	4d07      	ldr	r5, [pc, #28]	; (800dcb8 <_write_r+0x20>)
 800dc9c:	4604      	mov	r4, r0
 800dc9e:	4608      	mov	r0, r1
 800dca0:	4611      	mov	r1, r2
 800dca2:	2200      	movs	r2, #0
 800dca4:	602a      	str	r2, [r5, #0]
 800dca6:	461a      	mov	r2, r3
 800dca8:	f7f3 fa27 	bl	80010fa <_write>
 800dcac:	1c43      	adds	r3, r0, #1
 800dcae:	d102      	bne.n	800dcb6 <_write_r+0x1e>
 800dcb0:	682b      	ldr	r3, [r5, #0]
 800dcb2:	b103      	cbz	r3, 800dcb6 <_write_r+0x1e>
 800dcb4:	6023      	str	r3, [r4, #0]
 800dcb6:	bd38      	pop	{r3, r4, r5, pc}
 800dcb8:	240009c0 	.word	0x240009c0

0800dcbc <__swsetup_r>:
 800dcbc:	4b32      	ldr	r3, [pc, #200]	; (800dd88 <__swsetup_r+0xcc>)
 800dcbe:	b570      	push	{r4, r5, r6, lr}
 800dcc0:	681d      	ldr	r5, [r3, #0]
 800dcc2:	4606      	mov	r6, r0
 800dcc4:	460c      	mov	r4, r1
 800dcc6:	b125      	cbz	r5, 800dcd2 <__swsetup_r+0x16>
 800dcc8:	69ab      	ldr	r3, [r5, #24]
 800dcca:	b913      	cbnz	r3, 800dcd2 <__swsetup_r+0x16>
 800dccc:	4628      	mov	r0, r5
 800dcce:	f7ff f9bf 	bl	800d050 <__sinit>
 800dcd2:	4b2e      	ldr	r3, [pc, #184]	; (800dd8c <__swsetup_r+0xd0>)
 800dcd4:	429c      	cmp	r4, r3
 800dcd6:	d10f      	bne.n	800dcf8 <__swsetup_r+0x3c>
 800dcd8:	686c      	ldr	r4, [r5, #4]
 800dcda:	89a3      	ldrh	r3, [r4, #12]
 800dcdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dce0:	0719      	lsls	r1, r3, #28
 800dce2:	d42c      	bmi.n	800dd3e <__swsetup_r+0x82>
 800dce4:	06dd      	lsls	r5, r3, #27
 800dce6:	d411      	bmi.n	800dd0c <__swsetup_r+0x50>
 800dce8:	2309      	movs	r3, #9
 800dcea:	6033      	str	r3, [r6, #0]
 800dcec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dcf0:	81a3      	strh	r3, [r4, #12]
 800dcf2:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf6:	e03e      	b.n	800dd76 <__swsetup_r+0xba>
 800dcf8:	4b25      	ldr	r3, [pc, #148]	; (800dd90 <__swsetup_r+0xd4>)
 800dcfa:	429c      	cmp	r4, r3
 800dcfc:	d101      	bne.n	800dd02 <__swsetup_r+0x46>
 800dcfe:	68ac      	ldr	r4, [r5, #8]
 800dd00:	e7eb      	b.n	800dcda <__swsetup_r+0x1e>
 800dd02:	4b24      	ldr	r3, [pc, #144]	; (800dd94 <__swsetup_r+0xd8>)
 800dd04:	429c      	cmp	r4, r3
 800dd06:	bf08      	it	eq
 800dd08:	68ec      	ldreq	r4, [r5, #12]
 800dd0a:	e7e6      	b.n	800dcda <__swsetup_r+0x1e>
 800dd0c:	0758      	lsls	r0, r3, #29
 800dd0e:	d512      	bpl.n	800dd36 <__swsetup_r+0x7a>
 800dd10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd12:	b141      	cbz	r1, 800dd26 <__swsetup_r+0x6a>
 800dd14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd18:	4299      	cmp	r1, r3
 800dd1a:	d002      	beq.n	800dd22 <__swsetup_r+0x66>
 800dd1c:	4630      	mov	r0, r6
 800dd1e:	f000 f9b9 	bl	800e094 <_free_r>
 800dd22:	2300      	movs	r3, #0
 800dd24:	6363      	str	r3, [r4, #52]	; 0x34
 800dd26:	89a3      	ldrh	r3, [r4, #12]
 800dd28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dd2c:	81a3      	strh	r3, [r4, #12]
 800dd2e:	2300      	movs	r3, #0
 800dd30:	6063      	str	r3, [r4, #4]
 800dd32:	6923      	ldr	r3, [r4, #16]
 800dd34:	6023      	str	r3, [r4, #0]
 800dd36:	89a3      	ldrh	r3, [r4, #12]
 800dd38:	f043 0308 	orr.w	r3, r3, #8
 800dd3c:	81a3      	strh	r3, [r4, #12]
 800dd3e:	6923      	ldr	r3, [r4, #16]
 800dd40:	b94b      	cbnz	r3, 800dd56 <__swsetup_r+0x9a>
 800dd42:	89a3      	ldrh	r3, [r4, #12]
 800dd44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dd48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd4c:	d003      	beq.n	800dd56 <__swsetup_r+0x9a>
 800dd4e:	4621      	mov	r1, r4
 800dd50:	4630      	mov	r0, r6
 800dd52:	f000 f92b 	bl	800dfac <__smakebuf_r>
 800dd56:	89a0      	ldrh	r0, [r4, #12]
 800dd58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd5c:	f010 0301 	ands.w	r3, r0, #1
 800dd60:	d00a      	beq.n	800dd78 <__swsetup_r+0xbc>
 800dd62:	2300      	movs	r3, #0
 800dd64:	60a3      	str	r3, [r4, #8]
 800dd66:	6963      	ldr	r3, [r4, #20]
 800dd68:	425b      	negs	r3, r3
 800dd6a:	61a3      	str	r3, [r4, #24]
 800dd6c:	6923      	ldr	r3, [r4, #16]
 800dd6e:	b943      	cbnz	r3, 800dd82 <__swsetup_r+0xc6>
 800dd70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd74:	d1ba      	bne.n	800dcec <__swsetup_r+0x30>
 800dd76:	bd70      	pop	{r4, r5, r6, pc}
 800dd78:	0781      	lsls	r1, r0, #30
 800dd7a:	bf58      	it	pl
 800dd7c:	6963      	ldrpl	r3, [r4, #20]
 800dd7e:	60a3      	str	r3, [r4, #8]
 800dd80:	e7f4      	b.n	800dd6c <__swsetup_r+0xb0>
 800dd82:	2000      	movs	r0, #0
 800dd84:	e7f7      	b.n	800dd76 <__swsetup_r+0xba>
 800dd86:	bf00      	nop
 800dd88:	240000a0 	.word	0x240000a0
 800dd8c:	0801517c 	.word	0x0801517c
 800dd90:	0801519c 	.word	0x0801519c
 800dd94:	0801515c 	.word	0x0801515c

0800dd98 <_close_r>:
 800dd98:	b538      	push	{r3, r4, r5, lr}
 800dd9a:	4d06      	ldr	r5, [pc, #24]	; (800ddb4 <_close_r+0x1c>)
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	4604      	mov	r4, r0
 800dda0:	4608      	mov	r0, r1
 800dda2:	602b      	str	r3, [r5, #0]
 800dda4:	f7f3 f9c5 	bl	8001132 <_close>
 800dda8:	1c43      	adds	r3, r0, #1
 800ddaa:	d102      	bne.n	800ddb2 <_close_r+0x1a>
 800ddac:	682b      	ldr	r3, [r5, #0]
 800ddae:	b103      	cbz	r3, 800ddb2 <_close_r+0x1a>
 800ddb0:	6023      	str	r3, [r4, #0]
 800ddb2:	bd38      	pop	{r3, r4, r5, pc}
 800ddb4:	240009c0 	.word	0x240009c0

0800ddb8 <__sflush_r>:
 800ddb8:	898a      	ldrh	r2, [r1, #12]
 800ddba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddbe:	4605      	mov	r5, r0
 800ddc0:	0710      	lsls	r0, r2, #28
 800ddc2:	460c      	mov	r4, r1
 800ddc4:	d458      	bmi.n	800de78 <__sflush_r+0xc0>
 800ddc6:	684b      	ldr	r3, [r1, #4]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	dc05      	bgt.n	800ddd8 <__sflush_r+0x20>
 800ddcc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	dc02      	bgt.n	800ddd8 <__sflush_r+0x20>
 800ddd2:	2000      	movs	r0, #0
 800ddd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ddda:	2e00      	cmp	r6, #0
 800dddc:	d0f9      	beq.n	800ddd2 <__sflush_r+0x1a>
 800ddde:	2300      	movs	r3, #0
 800dde0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dde4:	682f      	ldr	r7, [r5, #0]
 800dde6:	602b      	str	r3, [r5, #0]
 800dde8:	d032      	beq.n	800de50 <__sflush_r+0x98>
 800ddea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ddec:	89a3      	ldrh	r3, [r4, #12]
 800ddee:	075a      	lsls	r2, r3, #29
 800ddf0:	d505      	bpl.n	800ddfe <__sflush_r+0x46>
 800ddf2:	6863      	ldr	r3, [r4, #4]
 800ddf4:	1ac0      	subs	r0, r0, r3
 800ddf6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ddf8:	b10b      	cbz	r3, 800ddfe <__sflush_r+0x46>
 800ddfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ddfc:	1ac0      	subs	r0, r0, r3
 800ddfe:	2300      	movs	r3, #0
 800de00:	4602      	mov	r2, r0
 800de02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800de04:	6a21      	ldr	r1, [r4, #32]
 800de06:	4628      	mov	r0, r5
 800de08:	47b0      	blx	r6
 800de0a:	1c43      	adds	r3, r0, #1
 800de0c:	89a3      	ldrh	r3, [r4, #12]
 800de0e:	d106      	bne.n	800de1e <__sflush_r+0x66>
 800de10:	6829      	ldr	r1, [r5, #0]
 800de12:	291d      	cmp	r1, #29
 800de14:	d82c      	bhi.n	800de70 <__sflush_r+0xb8>
 800de16:	4a2a      	ldr	r2, [pc, #168]	; (800dec0 <__sflush_r+0x108>)
 800de18:	40ca      	lsrs	r2, r1
 800de1a:	07d6      	lsls	r6, r2, #31
 800de1c:	d528      	bpl.n	800de70 <__sflush_r+0xb8>
 800de1e:	2200      	movs	r2, #0
 800de20:	6062      	str	r2, [r4, #4]
 800de22:	04d9      	lsls	r1, r3, #19
 800de24:	6922      	ldr	r2, [r4, #16]
 800de26:	6022      	str	r2, [r4, #0]
 800de28:	d504      	bpl.n	800de34 <__sflush_r+0x7c>
 800de2a:	1c42      	adds	r2, r0, #1
 800de2c:	d101      	bne.n	800de32 <__sflush_r+0x7a>
 800de2e:	682b      	ldr	r3, [r5, #0]
 800de30:	b903      	cbnz	r3, 800de34 <__sflush_r+0x7c>
 800de32:	6560      	str	r0, [r4, #84]	; 0x54
 800de34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800de36:	602f      	str	r7, [r5, #0]
 800de38:	2900      	cmp	r1, #0
 800de3a:	d0ca      	beq.n	800ddd2 <__sflush_r+0x1a>
 800de3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800de40:	4299      	cmp	r1, r3
 800de42:	d002      	beq.n	800de4a <__sflush_r+0x92>
 800de44:	4628      	mov	r0, r5
 800de46:	f000 f925 	bl	800e094 <_free_r>
 800de4a:	2000      	movs	r0, #0
 800de4c:	6360      	str	r0, [r4, #52]	; 0x34
 800de4e:	e7c1      	b.n	800ddd4 <__sflush_r+0x1c>
 800de50:	6a21      	ldr	r1, [r4, #32]
 800de52:	2301      	movs	r3, #1
 800de54:	4628      	mov	r0, r5
 800de56:	47b0      	blx	r6
 800de58:	1c41      	adds	r1, r0, #1
 800de5a:	d1c7      	bne.n	800ddec <__sflush_r+0x34>
 800de5c:	682b      	ldr	r3, [r5, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d0c4      	beq.n	800ddec <__sflush_r+0x34>
 800de62:	2b1d      	cmp	r3, #29
 800de64:	d001      	beq.n	800de6a <__sflush_r+0xb2>
 800de66:	2b16      	cmp	r3, #22
 800de68:	d101      	bne.n	800de6e <__sflush_r+0xb6>
 800de6a:	602f      	str	r7, [r5, #0]
 800de6c:	e7b1      	b.n	800ddd2 <__sflush_r+0x1a>
 800de6e:	89a3      	ldrh	r3, [r4, #12]
 800de70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de74:	81a3      	strh	r3, [r4, #12]
 800de76:	e7ad      	b.n	800ddd4 <__sflush_r+0x1c>
 800de78:	690f      	ldr	r7, [r1, #16]
 800de7a:	2f00      	cmp	r7, #0
 800de7c:	d0a9      	beq.n	800ddd2 <__sflush_r+0x1a>
 800de7e:	0793      	lsls	r3, r2, #30
 800de80:	680e      	ldr	r6, [r1, #0]
 800de82:	bf08      	it	eq
 800de84:	694b      	ldreq	r3, [r1, #20]
 800de86:	600f      	str	r7, [r1, #0]
 800de88:	bf18      	it	ne
 800de8a:	2300      	movne	r3, #0
 800de8c:	eba6 0807 	sub.w	r8, r6, r7
 800de90:	608b      	str	r3, [r1, #8]
 800de92:	f1b8 0f00 	cmp.w	r8, #0
 800de96:	dd9c      	ble.n	800ddd2 <__sflush_r+0x1a>
 800de98:	6a21      	ldr	r1, [r4, #32]
 800de9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800de9c:	4643      	mov	r3, r8
 800de9e:	463a      	mov	r2, r7
 800dea0:	4628      	mov	r0, r5
 800dea2:	47b0      	blx	r6
 800dea4:	2800      	cmp	r0, #0
 800dea6:	dc06      	bgt.n	800deb6 <__sflush_r+0xfe>
 800dea8:	89a3      	ldrh	r3, [r4, #12]
 800deaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800deae:	81a3      	strh	r3, [r4, #12]
 800deb0:	f04f 30ff 	mov.w	r0, #4294967295
 800deb4:	e78e      	b.n	800ddd4 <__sflush_r+0x1c>
 800deb6:	4407      	add	r7, r0
 800deb8:	eba8 0800 	sub.w	r8, r8, r0
 800debc:	e7e9      	b.n	800de92 <__sflush_r+0xda>
 800debe:	bf00      	nop
 800dec0:	20400001 	.word	0x20400001

0800dec4 <_fflush_r>:
 800dec4:	b538      	push	{r3, r4, r5, lr}
 800dec6:	690b      	ldr	r3, [r1, #16]
 800dec8:	4605      	mov	r5, r0
 800deca:	460c      	mov	r4, r1
 800decc:	b913      	cbnz	r3, 800ded4 <_fflush_r+0x10>
 800dece:	2500      	movs	r5, #0
 800ded0:	4628      	mov	r0, r5
 800ded2:	bd38      	pop	{r3, r4, r5, pc}
 800ded4:	b118      	cbz	r0, 800dede <_fflush_r+0x1a>
 800ded6:	6983      	ldr	r3, [r0, #24]
 800ded8:	b90b      	cbnz	r3, 800dede <_fflush_r+0x1a>
 800deda:	f7ff f8b9 	bl	800d050 <__sinit>
 800dede:	4b14      	ldr	r3, [pc, #80]	; (800df30 <_fflush_r+0x6c>)
 800dee0:	429c      	cmp	r4, r3
 800dee2:	d11b      	bne.n	800df1c <_fflush_r+0x58>
 800dee4:	686c      	ldr	r4, [r5, #4]
 800dee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d0ef      	beq.n	800dece <_fflush_r+0xa>
 800deee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800def0:	07d0      	lsls	r0, r2, #31
 800def2:	d404      	bmi.n	800defe <_fflush_r+0x3a>
 800def4:	0599      	lsls	r1, r3, #22
 800def6:	d402      	bmi.n	800defe <_fflush_r+0x3a>
 800def8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800defa:	f7ff f947 	bl	800d18c <__retarget_lock_acquire_recursive>
 800defe:	4628      	mov	r0, r5
 800df00:	4621      	mov	r1, r4
 800df02:	f7ff ff59 	bl	800ddb8 <__sflush_r>
 800df06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df08:	07da      	lsls	r2, r3, #31
 800df0a:	4605      	mov	r5, r0
 800df0c:	d4e0      	bmi.n	800ded0 <_fflush_r+0xc>
 800df0e:	89a3      	ldrh	r3, [r4, #12]
 800df10:	059b      	lsls	r3, r3, #22
 800df12:	d4dd      	bmi.n	800ded0 <_fflush_r+0xc>
 800df14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df16:	f7ff f93a 	bl	800d18e <__retarget_lock_release_recursive>
 800df1a:	e7d9      	b.n	800ded0 <_fflush_r+0xc>
 800df1c:	4b05      	ldr	r3, [pc, #20]	; (800df34 <_fflush_r+0x70>)
 800df1e:	429c      	cmp	r4, r3
 800df20:	d101      	bne.n	800df26 <_fflush_r+0x62>
 800df22:	68ac      	ldr	r4, [r5, #8]
 800df24:	e7df      	b.n	800dee6 <_fflush_r+0x22>
 800df26:	4b04      	ldr	r3, [pc, #16]	; (800df38 <_fflush_r+0x74>)
 800df28:	429c      	cmp	r4, r3
 800df2a:	bf08      	it	eq
 800df2c:	68ec      	ldreq	r4, [r5, #12]
 800df2e:	e7da      	b.n	800dee6 <_fflush_r+0x22>
 800df30:	0801517c 	.word	0x0801517c
 800df34:	0801519c 	.word	0x0801519c
 800df38:	0801515c 	.word	0x0801515c

0800df3c <_lseek_r>:
 800df3c:	b538      	push	{r3, r4, r5, lr}
 800df3e:	4d07      	ldr	r5, [pc, #28]	; (800df5c <_lseek_r+0x20>)
 800df40:	4604      	mov	r4, r0
 800df42:	4608      	mov	r0, r1
 800df44:	4611      	mov	r1, r2
 800df46:	2200      	movs	r2, #0
 800df48:	602a      	str	r2, [r5, #0]
 800df4a:	461a      	mov	r2, r3
 800df4c:	f7f3 f918 	bl	8001180 <_lseek>
 800df50:	1c43      	adds	r3, r0, #1
 800df52:	d102      	bne.n	800df5a <_lseek_r+0x1e>
 800df54:	682b      	ldr	r3, [r5, #0]
 800df56:	b103      	cbz	r3, 800df5a <_lseek_r+0x1e>
 800df58:	6023      	str	r3, [r4, #0]
 800df5a:	bd38      	pop	{r3, r4, r5, pc}
 800df5c:	240009c0 	.word	0x240009c0

0800df60 <__swhatbuf_r>:
 800df60:	b570      	push	{r4, r5, r6, lr}
 800df62:	460e      	mov	r6, r1
 800df64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df68:	2900      	cmp	r1, #0
 800df6a:	b096      	sub	sp, #88	; 0x58
 800df6c:	4614      	mov	r4, r2
 800df6e:	461d      	mov	r5, r3
 800df70:	da08      	bge.n	800df84 <__swhatbuf_r+0x24>
 800df72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800df76:	2200      	movs	r2, #0
 800df78:	602a      	str	r2, [r5, #0]
 800df7a:	061a      	lsls	r2, r3, #24
 800df7c:	d410      	bmi.n	800dfa0 <__swhatbuf_r+0x40>
 800df7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800df82:	e00e      	b.n	800dfa2 <__swhatbuf_r+0x42>
 800df84:	466a      	mov	r2, sp
 800df86:	f000 f913 	bl	800e1b0 <_fstat_r>
 800df8a:	2800      	cmp	r0, #0
 800df8c:	dbf1      	blt.n	800df72 <__swhatbuf_r+0x12>
 800df8e:	9a01      	ldr	r2, [sp, #4]
 800df90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800df94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800df98:	425a      	negs	r2, r3
 800df9a:	415a      	adcs	r2, r3
 800df9c:	602a      	str	r2, [r5, #0]
 800df9e:	e7ee      	b.n	800df7e <__swhatbuf_r+0x1e>
 800dfa0:	2340      	movs	r3, #64	; 0x40
 800dfa2:	2000      	movs	r0, #0
 800dfa4:	6023      	str	r3, [r4, #0]
 800dfa6:	b016      	add	sp, #88	; 0x58
 800dfa8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dfac <__smakebuf_r>:
 800dfac:	898b      	ldrh	r3, [r1, #12]
 800dfae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dfb0:	079d      	lsls	r5, r3, #30
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	460c      	mov	r4, r1
 800dfb6:	d507      	bpl.n	800dfc8 <__smakebuf_r+0x1c>
 800dfb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dfbc:	6023      	str	r3, [r4, #0]
 800dfbe:	6123      	str	r3, [r4, #16]
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	6163      	str	r3, [r4, #20]
 800dfc4:	b002      	add	sp, #8
 800dfc6:	bd70      	pop	{r4, r5, r6, pc}
 800dfc8:	ab01      	add	r3, sp, #4
 800dfca:	466a      	mov	r2, sp
 800dfcc:	f7ff ffc8 	bl	800df60 <__swhatbuf_r>
 800dfd0:	9900      	ldr	r1, [sp, #0]
 800dfd2:	4605      	mov	r5, r0
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	f7ff f8fb 	bl	800d1d0 <_malloc_r>
 800dfda:	b948      	cbnz	r0, 800dff0 <__smakebuf_r+0x44>
 800dfdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfe0:	059a      	lsls	r2, r3, #22
 800dfe2:	d4ef      	bmi.n	800dfc4 <__smakebuf_r+0x18>
 800dfe4:	f023 0303 	bic.w	r3, r3, #3
 800dfe8:	f043 0302 	orr.w	r3, r3, #2
 800dfec:	81a3      	strh	r3, [r4, #12]
 800dfee:	e7e3      	b.n	800dfb8 <__smakebuf_r+0xc>
 800dff0:	4b0d      	ldr	r3, [pc, #52]	; (800e028 <__smakebuf_r+0x7c>)
 800dff2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dff4:	89a3      	ldrh	r3, [r4, #12]
 800dff6:	6020      	str	r0, [r4, #0]
 800dff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dffc:	81a3      	strh	r3, [r4, #12]
 800dffe:	9b00      	ldr	r3, [sp, #0]
 800e000:	6163      	str	r3, [r4, #20]
 800e002:	9b01      	ldr	r3, [sp, #4]
 800e004:	6120      	str	r0, [r4, #16]
 800e006:	b15b      	cbz	r3, 800e020 <__smakebuf_r+0x74>
 800e008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e00c:	4630      	mov	r0, r6
 800e00e:	f000 f8e1 	bl	800e1d4 <_isatty_r>
 800e012:	b128      	cbz	r0, 800e020 <__smakebuf_r+0x74>
 800e014:	89a3      	ldrh	r3, [r4, #12]
 800e016:	f023 0303 	bic.w	r3, r3, #3
 800e01a:	f043 0301 	orr.w	r3, r3, #1
 800e01e:	81a3      	strh	r3, [r4, #12]
 800e020:	89a0      	ldrh	r0, [r4, #12]
 800e022:	4305      	orrs	r5, r0
 800e024:	81a5      	strh	r5, [r4, #12]
 800e026:	e7cd      	b.n	800dfc4 <__smakebuf_r+0x18>
 800e028:	0800cfe9 	.word	0x0800cfe9

0800e02c <memcpy>:
 800e02c:	440a      	add	r2, r1
 800e02e:	4291      	cmp	r1, r2
 800e030:	f100 33ff 	add.w	r3, r0, #4294967295
 800e034:	d100      	bne.n	800e038 <memcpy+0xc>
 800e036:	4770      	bx	lr
 800e038:	b510      	push	{r4, lr}
 800e03a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e03e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e042:	4291      	cmp	r1, r2
 800e044:	d1f9      	bne.n	800e03a <memcpy+0xe>
 800e046:	bd10      	pop	{r4, pc}

0800e048 <memmove>:
 800e048:	4288      	cmp	r0, r1
 800e04a:	b510      	push	{r4, lr}
 800e04c:	eb01 0402 	add.w	r4, r1, r2
 800e050:	d902      	bls.n	800e058 <memmove+0x10>
 800e052:	4284      	cmp	r4, r0
 800e054:	4623      	mov	r3, r4
 800e056:	d807      	bhi.n	800e068 <memmove+0x20>
 800e058:	1e43      	subs	r3, r0, #1
 800e05a:	42a1      	cmp	r1, r4
 800e05c:	d008      	beq.n	800e070 <memmove+0x28>
 800e05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e062:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e066:	e7f8      	b.n	800e05a <memmove+0x12>
 800e068:	4402      	add	r2, r0
 800e06a:	4601      	mov	r1, r0
 800e06c:	428a      	cmp	r2, r1
 800e06e:	d100      	bne.n	800e072 <memmove+0x2a>
 800e070:	bd10      	pop	{r4, pc}
 800e072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e07a:	e7f7      	b.n	800e06c <memmove+0x24>

0800e07c <__malloc_lock>:
 800e07c:	4801      	ldr	r0, [pc, #4]	; (800e084 <__malloc_lock+0x8>)
 800e07e:	f7ff b885 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800e082:	bf00      	nop
 800e084:	240009b4 	.word	0x240009b4

0800e088 <__malloc_unlock>:
 800e088:	4801      	ldr	r0, [pc, #4]	; (800e090 <__malloc_unlock+0x8>)
 800e08a:	f7ff b880 	b.w	800d18e <__retarget_lock_release_recursive>
 800e08e:	bf00      	nop
 800e090:	240009b4 	.word	0x240009b4

0800e094 <_free_r>:
 800e094:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e096:	2900      	cmp	r1, #0
 800e098:	d044      	beq.n	800e124 <_free_r+0x90>
 800e09a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e09e:	9001      	str	r0, [sp, #4]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	f1a1 0404 	sub.w	r4, r1, #4
 800e0a6:	bfb8      	it	lt
 800e0a8:	18e4      	addlt	r4, r4, r3
 800e0aa:	f7ff ffe7 	bl	800e07c <__malloc_lock>
 800e0ae:	4a1e      	ldr	r2, [pc, #120]	; (800e128 <_free_r+0x94>)
 800e0b0:	9801      	ldr	r0, [sp, #4]
 800e0b2:	6813      	ldr	r3, [r2, #0]
 800e0b4:	b933      	cbnz	r3, 800e0c4 <_free_r+0x30>
 800e0b6:	6063      	str	r3, [r4, #4]
 800e0b8:	6014      	str	r4, [r2, #0]
 800e0ba:	b003      	add	sp, #12
 800e0bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0c0:	f7ff bfe2 	b.w	800e088 <__malloc_unlock>
 800e0c4:	42a3      	cmp	r3, r4
 800e0c6:	d908      	bls.n	800e0da <_free_r+0x46>
 800e0c8:	6825      	ldr	r5, [r4, #0]
 800e0ca:	1961      	adds	r1, r4, r5
 800e0cc:	428b      	cmp	r3, r1
 800e0ce:	bf01      	itttt	eq
 800e0d0:	6819      	ldreq	r1, [r3, #0]
 800e0d2:	685b      	ldreq	r3, [r3, #4]
 800e0d4:	1949      	addeq	r1, r1, r5
 800e0d6:	6021      	streq	r1, [r4, #0]
 800e0d8:	e7ed      	b.n	800e0b6 <_free_r+0x22>
 800e0da:	461a      	mov	r2, r3
 800e0dc:	685b      	ldr	r3, [r3, #4]
 800e0de:	b10b      	cbz	r3, 800e0e4 <_free_r+0x50>
 800e0e0:	42a3      	cmp	r3, r4
 800e0e2:	d9fa      	bls.n	800e0da <_free_r+0x46>
 800e0e4:	6811      	ldr	r1, [r2, #0]
 800e0e6:	1855      	adds	r5, r2, r1
 800e0e8:	42a5      	cmp	r5, r4
 800e0ea:	d10b      	bne.n	800e104 <_free_r+0x70>
 800e0ec:	6824      	ldr	r4, [r4, #0]
 800e0ee:	4421      	add	r1, r4
 800e0f0:	1854      	adds	r4, r2, r1
 800e0f2:	42a3      	cmp	r3, r4
 800e0f4:	6011      	str	r1, [r2, #0]
 800e0f6:	d1e0      	bne.n	800e0ba <_free_r+0x26>
 800e0f8:	681c      	ldr	r4, [r3, #0]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	6053      	str	r3, [r2, #4]
 800e0fe:	4421      	add	r1, r4
 800e100:	6011      	str	r1, [r2, #0]
 800e102:	e7da      	b.n	800e0ba <_free_r+0x26>
 800e104:	d902      	bls.n	800e10c <_free_r+0x78>
 800e106:	230c      	movs	r3, #12
 800e108:	6003      	str	r3, [r0, #0]
 800e10a:	e7d6      	b.n	800e0ba <_free_r+0x26>
 800e10c:	6825      	ldr	r5, [r4, #0]
 800e10e:	1961      	adds	r1, r4, r5
 800e110:	428b      	cmp	r3, r1
 800e112:	bf04      	itt	eq
 800e114:	6819      	ldreq	r1, [r3, #0]
 800e116:	685b      	ldreq	r3, [r3, #4]
 800e118:	6063      	str	r3, [r4, #4]
 800e11a:	bf04      	itt	eq
 800e11c:	1949      	addeq	r1, r1, r5
 800e11e:	6021      	streq	r1, [r4, #0]
 800e120:	6054      	str	r4, [r2, #4]
 800e122:	e7ca      	b.n	800e0ba <_free_r+0x26>
 800e124:	b003      	add	sp, #12
 800e126:	bd30      	pop	{r4, r5, pc}
 800e128:	240009b8 	.word	0x240009b8

0800e12c <_realloc_r>:
 800e12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e130:	4680      	mov	r8, r0
 800e132:	4614      	mov	r4, r2
 800e134:	460e      	mov	r6, r1
 800e136:	b921      	cbnz	r1, 800e142 <_realloc_r+0x16>
 800e138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e13c:	4611      	mov	r1, r2
 800e13e:	f7ff b847 	b.w	800d1d0 <_malloc_r>
 800e142:	b92a      	cbnz	r2, 800e150 <_realloc_r+0x24>
 800e144:	f7ff ffa6 	bl	800e094 <_free_r>
 800e148:	4625      	mov	r5, r4
 800e14a:	4628      	mov	r0, r5
 800e14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e150:	f000 f850 	bl	800e1f4 <_malloc_usable_size_r>
 800e154:	4284      	cmp	r4, r0
 800e156:	4607      	mov	r7, r0
 800e158:	d802      	bhi.n	800e160 <_realloc_r+0x34>
 800e15a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e15e:	d812      	bhi.n	800e186 <_realloc_r+0x5a>
 800e160:	4621      	mov	r1, r4
 800e162:	4640      	mov	r0, r8
 800e164:	f7ff f834 	bl	800d1d0 <_malloc_r>
 800e168:	4605      	mov	r5, r0
 800e16a:	2800      	cmp	r0, #0
 800e16c:	d0ed      	beq.n	800e14a <_realloc_r+0x1e>
 800e16e:	42bc      	cmp	r4, r7
 800e170:	4622      	mov	r2, r4
 800e172:	4631      	mov	r1, r6
 800e174:	bf28      	it	cs
 800e176:	463a      	movcs	r2, r7
 800e178:	f7ff ff58 	bl	800e02c <memcpy>
 800e17c:	4631      	mov	r1, r6
 800e17e:	4640      	mov	r0, r8
 800e180:	f7ff ff88 	bl	800e094 <_free_r>
 800e184:	e7e1      	b.n	800e14a <_realloc_r+0x1e>
 800e186:	4635      	mov	r5, r6
 800e188:	e7df      	b.n	800e14a <_realloc_r+0x1e>
	...

0800e18c <_read_r>:
 800e18c:	b538      	push	{r3, r4, r5, lr}
 800e18e:	4d07      	ldr	r5, [pc, #28]	; (800e1ac <_read_r+0x20>)
 800e190:	4604      	mov	r4, r0
 800e192:	4608      	mov	r0, r1
 800e194:	4611      	mov	r1, r2
 800e196:	2200      	movs	r2, #0
 800e198:	602a      	str	r2, [r5, #0]
 800e19a:	461a      	mov	r2, r3
 800e19c:	f7f2 ff90 	bl	80010c0 <_read>
 800e1a0:	1c43      	adds	r3, r0, #1
 800e1a2:	d102      	bne.n	800e1aa <_read_r+0x1e>
 800e1a4:	682b      	ldr	r3, [r5, #0]
 800e1a6:	b103      	cbz	r3, 800e1aa <_read_r+0x1e>
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	bd38      	pop	{r3, r4, r5, pc}
 800e1ac:	240009c0 	.word	0x240009c0

0800e1b0 <_fstat_r>:
 800e1b0:	b538      	push	{r3, r4, r5, lr}
 800e1b2:	4d07      	ldr	r5, [pc, #28]	; (800e1d0 <_fstat_r+0x20>)
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	4604      	mov	r4, r0
 800e1b8:	4608      	mov	r0, r1
 800e1ba:	4611      	mov	r1, r2
 800e1bc:	602b      	str	r3, [r5, #0]
 800e1be:	f7f2 ffc4 	bl	800114a <_fstat>
 800e1c2:	1c43      	adds	r3, r0, #1
 800e1c4:	d102      	bne.n	800e1cc <_fstat_r+0x1c>
 800e1c6:	682b      	ldr	r3, [r5, #0]
 800e1c8:	b103      	cbz	r3, 800e1cc <_fstat_r+0x1c>
 800e1ca:	6023      	str	r3, [r4, #0]
 800e1cc:	bd38      	pop	{r3, r4, r5, pc}
 800e1ce:	bf00      	nop
 800e1d0:	240009c0 	.word	0x240009c0

0800e1d4 <_isatty_r>:
 800e1d4:	b538      	push	{r3, r4, r5, lr}
 800e1d6:	4d06      	ldr	r5, [pc, #24]	; (800e1f0 <_isatty_r+0x1c>)
 800e1d8:	2300      	movs	r3, #0
 800e1da:	4604      	mov	r4, r0
 800e1dc:	4608      	mov	r0, r1
 800e1de:	602b      	str	r3, [r5, #0]
 800e1e0:	f7f2 ffc3 	bl	800116a <_isatty>
 800e1e4:	1c43      	adds	r3, r0, #1
 800e1e6:	d102      	bne.n	800e1ee <_isatty_r+0x1a>
 800e1e8:	682b      	ldr	r3, [r5, #0]
 800e1ea:	b103      	cbz	r3, 800e1ee <_isatty_r+0x1a>
 800e1ec:	6023      	str	r3, [r4, #0]
 800e1ee:	bd38      	pop	{r3, r4, r5, pc}
 800e1f0:	240009c0 	.word	0x240009c0

0800e1f4 <_malloc_usable_size_r>:
 800e1f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1f8:	1f18      	subs	r0, r3, #4
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	bfbc      	itt	lt
 800e1fe:	580b      	ldrlt	r3, [r1, r0]
 800e200:	18c0      	addlt	r0, r0, r3
 800e202:	4770      	bx	lr

0800e204 <_init>:
 800e204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e206:	bf00      	nop
 800e208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e20a:	bc08      	pop	{r3}
 800e20c:	469e      	mov	lr, r3
 800e20e:	4770      	bx	lr

0800e210 <_fini>:
 800e210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e212:	bf00      	nop
 800e214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e216:	bc08      	pop	{r3}
 800e218:	469e      	mov	lr, r3
 800e21a:	4770      	bx	lr
