-- generated by newgenasym Thu Feb 19 14:26:06 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity rj45 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	PAD1:      INOUT  STD_LOGIC;    
	PAD2:      INOUT  STD_LOGIC);
end rj45;
