// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toThreshold_Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_0_V_3_read,
        p_kernel_val_0_V_4_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_1_V_3_read,
        p_kernel_val_1_V_4_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_3_read,
        p_kernel_val_2_V_4_read,
        p_kernel_val_3_V_0_read,
        p_kernel_val_3_V_1_read,
        p_kernel_val_3_V_2_read,
        p_kernel_val_3_V_4_read,
        p_kernel_val_4_V_0_read,
        p_kernel_val_4_V_1_read,
        p_kernel_val_4_V_2_read,
        p_kernel_val_4_V_3_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st14_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv12_5 = 12'b101;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv12_FF5 = 12'b111111110101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [2:0] p_kernel_val_0_V_1_read;
input  [2:0] p_kernel_val_0_V_2_read;
input  [2:0] p_kernel_val_0_V_3_read;
input  [2:0] p_kernel_val_0_V_4_read;
input  [2:0] p_kernel_val_1_V_0_read;
input  [2:0] p_kernel_val_1_V_2_read;
input  [2:0] p_kernel_val_1_V_3_read;
input  [2:0] p_kernel_val_1_V_4_read;
input  [3:0] p_kernel_val_2_V_0_read;
input  [3:0] p_kernel_val_2_V_1_read;
input  [3:0] p_kernel_val_2_V_3_read;
input  [4:0] p_kernel_val_2_V_4_read;
input  [3:0] p_kernel_val_3_V_0_read;
input  [2:0] p_kernel_val_3_V_1_read;
input  [2:0] p_kernel_val_3_V_2_read;
input  [3:0] p_kernel_val_3_V_4_read;
input  [2:0] p_kernel_val_4_V_0_read;
input  [2:0] p_kernel_val_4_V_1_read;
input  [3:0] p_kernel_val_4_V_2_read;
input  [2:0] p_kernel_val_4_V_3_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [10:0] p_025_0_i_reg_619;
wire   [10:0] heightloop_fu_779_p2;
reg   [10:0] heightloop_reg_3118;
wire   [10:0] widthloop_fu_785_p2;
reg   [10:0] widthloop_reg_3123;
wire   [11:0] tmp_146_cast_fu_797_p1;
reg   [11:0] tmp_146_cast_reg_3128;
wire   [11:0] p_neg228_i_fu_801_p2;
reg   [11:0] p_neg228_i_reg_3133;
wire   [2:0] tmp_91_fu_807_p1;
reg   [2:0] tmp_91_reg_3138;
wire   [10:0] ref_fu_811_p2;
reg   [10:0] ref_reg_3144;
wire   [11:0] ref_cast_fu_817_p1;
reg   [11:0] ref_cast_reg_3149;
wire  signed [10:0] OP2_V_0_1_cast_fu_821_p1;
reg  signed [10:0] OP2_V_0_1_cast_reg_3154;
wire  signed [10:0] OP2_V_0_2_cast_fu_825_p1;
reg  signed [10:0] OP2_V_0_2_cast_reg_3159;
wire  signed [10:0] OP2_V_0_3_cast_fu_829_p1;
reg  signed [10:0] OP2_V_0_3_cast_reg_3164;
wire  signed [10:0] OP2_V_0_4_cast_fu_833_p1;
reg  signed [10:0] OP2_V_0_4_cast_reg_3169;
wire  signed [10:0] OP2_V_1_cast_fu_837_p1;
reg  signed [10:0] OP2_V_1_cast_reg_3174;
wire  signed [10:0] OP2_V_1_2_cast_fu_841_p1;
reg  signed [10:0] OP2_V_1_2_cast_reg_3179;
wire  signed [10:0] OP2_V_1_3_cast_fu_845_p1;
reg  signed [10:0] OP2_V_1_3_cast_reg_3184;
wire  signed [10:0] OP2_V_1_4_cast_fu_849_p1;
reg  signed [10:0] OP2_V_1_4_cast_reg_3189;
wire  signed [11:0] OP2_V_2_cast_fu_853_p1;
reg  signed [11:0] OP2_V_2_cast_reg_3194;
wire  signed [11:0] OP2_V_2_1_cast_fu_857_p1;
reg  signed [11:0] OP2_V_2_1_cast_reg_3199;
wire  signed [11:0] OP2_V_2_3_cast_fu_861_p1;
reg  signed [11:0] OP2_V_2_3_cast_reg_3204;
wire  signed [12:0] OP2_V_2_4_cast_fu_865_p1;
reg  signed [12:0] OP2_V_2_4_cast_reg_3209;
wire  signed [11:0] OP2_V_3_cast_fu_869_p1;
reg  signed [11:0] OP2_V_3_cast_reg_3214;
wire  signed [10:0] OP2_V_3_1_cast_fu_873_p1;
reg  signed [10:0] OP2_V_3_1_cast_reg_3219;
wire  signed [10:0] OP2_V_3_2_cast_fu_877_p1;
reg  signed [10:0] OP2_V_3_2_cast_reg_3224;
wire  signed [11:0] OP2_V_3_4_cast_fu_881_p1;
reg  signed [11:0] OP2_V_3_4_cast_reg_3229;
wire  signed [10:0] OP2_V_4_cast_fu_885_p1;
reg  signed [10:0] OP2_V_4_cast_reg_3234;
wire  signed [10:0] OP2_V_4_1_cast_fu_889_p1;
reg  signed [10:0] OP2_V_4_1_cast_reg_3239;
wire  signed [11:0] OP2_V_4_2_cast_fu_893_p1;
reg  signed [11:0] OP2_V_4_2_cast_reg_3244;
wire  signed [10:0] OP2_V_4_3_cast_fu_897_p1;
reg  signed [10:0] OP2_V_4_3_cast_reg_3249;
wire   [0:0] tmp_70_fu_905_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_127;
wire   [10:0] i_V_fu_910_p2;
reg   [10:0] i_V_reg_3258;
wire   [0:0] tmp_71_fu_916_p2;
reg   [0:0] tmp_71_reg_3263;
reg   [0:0] tmp_95_reg_3268;
wire   [2:0] tmp_96_fu_976_p1;
reg   [2:0] tmp_96_reg_3272;
wire   [12:0] ImagLoc_y_cast_cast_fu_980_p1;
reg   [12:0] ImagLoc_y_cast_cast_reg_3278;
wire  signed [12:0] y_2_cast_cast_fu_990_p1;
reg  signed [12:0] y_2_cast_cast_reg_3283;
wire   [2:0] tmp_97_fu_994_p1;
reg   [2:0] tmp_97_reg_3288;
wire  signed [12:0] y_2_1_cast_cast_fu_1004_p1;
reg  signed [12:0] y_2_1_cast_cast_reg_3299;
wire  signed [12:0] y_2_2_cast_cast_fu_1014_p1;
reg  signed [12:0] y_2_2_cast_cast_reg_3304;
wire  signed [12:0] y_2_3_cast_cast_fu_1024_p1;
reg  signed [12:0] y_2_3_cast_cast_reg_3309;
wire   [0:0] brmerge_fu_1028_p2;
reg   [0:0] brmerge_reg_3314;
wire   [0:0] tmp_74_fu_1038_p2;
reg   [0:0] tmp_74_reg_3318;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_162;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it3;
reg   [0:0] or_cond7_reg_3335;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3335_pp0_it3;
reg    ap_sig_bdd_185;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] or_cond221_i_reg_3327;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9;
reg    ap_sig_bdd_205;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_74_reg_3318_pp0_it7;
wire   [10:0] j_V_fu_1043_p2;
wire   [0:0] or_cond221_i_fu_1065_p2;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8;
wire   [0:0] tmp_77_fu_1099_p2;
reg   [0:0] tmp_77_reg_3331;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3331_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3331_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3331_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3331_pp0_it4;
wire   [0:0] or_cond7_fu_1104_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3335_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3335_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3335_pp0_it4;
reg   [0:0] tmp_102_reg_3339;
reg   [0:0] ap_reg_ppstg_tmp_102_reg_3339_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_102_reg_3339_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_102_reg_3339_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_102_reg_3339_pp0_it4;
wire   [0:0] tmp_78_fu_1118_p2;
reg   [0:0] tmp_78_reg_3343;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_3343_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_3343_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_3343_pp0_it3;
wire   [2:0] col_assign_fu_1123_p2;
reg   [2:0] col_assign_reg_3347;
reg   [2:0] ap_reg_ppstg_col_assign_reg_3347_pp0_it1;
reg   [2:0] ap_reg_ppstg_col_assign_reg_3347_pp0_it2;
reg   [2:0] ap_reg_ppstg_col_assign_reg_3347_pp0_it3;
wire   [2:0] tmp_108_fu_1133_p1;
reg   [2:0] tmp_108_reg_3355;
reg   [2:0] ap_reg_ppstg_tmp_108_reg_3355_pp0_it1;
reg   [2:0] ap_reg_ppstg_tmp_108_reg_3355_pp0_it2;
reg   [2:0] ap_reg_ppstg_tmp_108_reg_3355_pp0_it3;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_631_ap_return;
reg   [14:0] x_reg_3363;
wire   [2:0] tmp_100_fu_1137_p1;
reg   [2:0] tmp_100_reg_3368;
wire   [2:0] tmp_107_fu_1141_p1;
reg   [2:0] tmp_107_reg_3373;
reg   [10:0] k_buf_0_val_0_addr_reg_3378;
reg   [10:0] k_buf_0_val_1_addr_reg_3384;
reg   [10:0] k_buf_0_val_2_addr_reg_3390;
reg   [10:0] k_buf_0_val_3_addr_reg_3396;
reg   [10:0] k_buf_0_val_4_addr_reg_3402;
wire   [2:0] locy_4_t_fu_1157_p2;
reg   [2:0] locy_4_t_reg_3408;
reg   [2:0] ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4;
wire   [2:0] col_assign_4_fu_1161_p2;
reg   [2:0] col_assign_4_reg_3412;
reg   [2:0] ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_4_0_reg_3420;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_3_0_reg_3425;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3435;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3445;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] src_kernel_win_0_val_4_0_reg_3455;
wire   [2:0] tmp_103_fu_1170_p1;
reg   [2:0] tmp_103_reg_3464;
wire   [2:0] tmp_104_fu_1174_p1;
reg   [2:0] tmp_104_reg_3470;
wire   [2:0] tmp_105_fu_1178_p1;
reg   [2:0] tmp_105_reg_3476;
wire   [2:0] tmp_106_fu_1182_p1;
reg   [2:0] tmp_106_reg_3482;
reg   [7:0] src_kernel_win_0_val_0_1_12_reg_3488;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3494;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6;
reg   [7:0] src_kernel_win_0_val_2_1_12_reg_3500;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6;
reg   [7:0] src_kernel_win_0_val_4_1_26_reg_3506;
reg   [7:0] src_kernel_win_0_val_3_1_12_reg_3511;
wire  signed [10:0] p_Val2_0_1_fu_2094_p2;
reg  signed [10:0] p_Val2_0_1_reg_3517;
wire  signed [10:0] p_Val2_0_2_fu_2103_p2;
reg  signed [10:0] p_Val2_0_2_reg_3522;
reg   [7:0] src_kernel_win_0_val_4_4_2_reg_3527;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_3532;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8;
reg   [7:0] src_kernel_win_0_val_2_1_lo_reg_3537;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7;
reg   [7:0] src_kernel_win_0_val_3_2_lo_reg_3542;
reg   [7:0] src_kernel_win_0_val_3_3_lo_reg_3547;
wire  signed [12:0] p_Val2_3_0_3_fu_2216_p2;
reg  signed [12:0] p_Val2_3_0_3_reg_3552;
wire  signed [10:0] p_Val2_0_4_fu_2226_p2;
reg  signed [10:0] p_Val2_0_4_reg_3557;
wire  signed [10:0] p_Val2_s_74_fu_2235_p2;
reg  signed [10:0] p_Val2_s_74_reg_3562;
wire  signed [10:0] p_Val2_113_3_fu_2243_p2;
reg  signed [10:0] p_Val2_113_3_reg_3567;
wire  signed [10:0] p_Val2_113_4_fu_2252_p2;
reg  signed [10:0] p_Val2_113_4_reg_3572;
wire  signed [11:0] p_Val2_1_fu_2261_p2;
reg  signed [11:0] p_Val2_1_reg_3577;
wire  signed [10:0] p_Val2_314_1_fu_2270_p2;
reg  signed [10:0] p_Val2_314_1_reg_3582;
wire  signed [10:0] p_Val2_314_2_fu_2279_p2;
reg  signed [10:0] p_Val2_314_2_reg_3587;
wire  signed [11:0] p_Val2_314_4_fu_2288_p2;
reg  signed [11:0] p_Val2_314_4_reg_3592;
wire  signed [13:0] p_Val2_3_1_2_fu_2403_p2;
reg  signed [13:0] p_Val2_3_1_2_reg_3597;
wire  signed [11:0] tmp1_fu_2415_p2;
reg  signed [11:0] tmp1_reg_3602;
wire  signed [11:0] p_Val2_2_fu_2425_p2;
reg  signed [11:0] p_Val2_2_reg_3607;
wire  signed [11:0] p_Val2_2_1_fu_2434_p2;
reg  signed [11:0] p_Val2_2_1_reg_3612;
wire  signed [11:0] p_Val2_2_3_fu_2442_p2;
reg  signed [11:0] p_Val2_2_3_reg_3617;
wire  signed [13:0] tmp6_fu_2496_p2;
reg  signed [13:0] tmp6_reg_3622;
reg  signed [13:0] ap_reg_ppstg_tmp6_reg_3622_pp0_it8;
wire  signed [15:0] tmp3_cast_fu_2570_p1;
reg  signed [15:0] tmp3_cast_reg_3627;
wire  signed [13:0] tmp4_fu_2584_p2;
reg  signed [13:0] tmp4_reg_3632;
wire  signed [10:0] p_Val2_4_fu_2594_p2;
reg  signed [10:0] p_Val2_4_reg_3637;
wire  signed [10:0] p_Val2_4_1_fu_2603_p2;
reg  signed [10:0] p_Val2_4_1_reg_3642;
wire  signed [11:0] p_Val2_4_2_fu_2612_p2;
reg  signed [11:0] p_Val2_4_2_reg_3647;
wire  signed [10:0] p_Val2_4_3_fu_2620_p2;
reg  signed [10:0] p_Val2_4_3_reg_3652;
reg   [0:0] isneg_reg_3657;
wire   [7:0] p_Val2_8_fu_2731_p1;
reg   [7:0] p_Val2_8_reg_3663;
reg   [7:0] tmp_46_reg_3668;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
wire   [7:0] k_buf_0_val_4_d1;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_631_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_631_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_631_borderType;
reg    grp_toThreshold_borderInterpolate_fu_631_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_639_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_639_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_639_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_639_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_639_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_647_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_647_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_647_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_647_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_647_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_655_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_655_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_655_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_655_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_655_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_663_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_663_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_663_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_663_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_663_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_671_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_671_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_671_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_671_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_671_ap_ce;
reg   [10:0] p_012_0_i_reg_608;
reg    ap_sig_cseq_ST_st14_fsm_3;
reg    ap_sig_bdd_572;
wire   [63:0] tmp_76_fu_1148_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_184;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1630_p3;
wire   [7:0] col_buf_0_val_0_0_28_fu_1936_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_188;
reg   [7:0] src_kernel_win_0_val_0_3_fu_192;
reg   [7:0] src_kernel_win_0_val_0_4_fu_196;
reg   [7:0] col_buf_0_val_0_0_17_fu_200;
reg   [7:0] src_kernel_win_0_val_1_1_fu_204;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1688_p3;
wire   [7:0] right_border_buf_0_val_3_4_57_fu_1969_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_208;
reg   [7:0] src_kernel_win_0_val_1_3_fu_212;
reg   [7:0] src_kernel_win_0_val_1_4_fu_216;
reg   [7:0] col_buf_0_val_0_0_18_fu_220;
reg   [7:0] src_kernel_win_0_val_2_1_fu_224;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1746_p3;
wire   [7:0] right_border_buf_0_val_2_4_24_fu_2002_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_228;
reg   [7:0] src_kernel_win_0_val_2_3_fu_232;
reg   [7:0] src_kernel_win_0_val_2_4_fu_236;
reg   [7:0] col_buf_0_val_0_0_19_fu_240;
reg   [7:0] src_kernel_win_0_val_4_1_fu_244;
reg   [7:0] src_kernel_win_0_val_3_1_fu_248;
wire   [7:0] src_kernel_win_0_val_3_0_fu_1804_p3;
wire   [7:0] right_border_buf_0_val_1_4_57_fu_2035_p3;
reg   [7:0] src_kernel_win_0_val_3_2_fu_252;
reg   [7:0] src_kernel_win_0_val_3_3_fu_256;
reg   [7:0] src_kernel_win_0_val_3_4_fu_260;
reg   [7:0] col_buf_0_val_0_0_20_fu_264;
reg   [7:0] src_kernel_win_0_val_4_2_fu_268;
reg   [7:0] src_kernel_win_0_val_4_3_fu_272;
reg   [7:0] src_kernel_win_0_val_4_4_fu_276;
reg   [7:0] col_buf_0_val_0_0_21_fu_280;
reg   [7:0] right_border_buf_0_val_1_4_28_fu_284;
wire   [7:0] right_border_buf_0_val_1_4_56_fu_1354_p3;
reg   [7:0] right_border_buf_0_val_1_4_29_fu_288;
wire   [7:0] right_border_buf_0_val_1_4_55_fu_1345_p3;
reg   [7:0] right_border_buf_0_val_1_4_30_fu_292;
wire   [7:0] right_border_buf_0_val_1_4_53_fu_1328_p3;
reg   [7:0] right_border_buf_0_val_1_4_31_fu_296;
wire   [7:0] right_border_buf_0_val_1_4_50_fu_1303_p3;
reg   [7:0] right_border_buf_0_val_1_4_32_fu_300;
wire   [7:0] right_border_buf_0_val_1_4_40_fu_1270_p3;
reg   [7:0] right_border_buf_0_val_2_4_14_fu_304;
reg   [7:0] right_border_buf_0_val_2_4_15_fu_308;
reg   [7:0] right_border_buf_0_val_2_4_16_fu_312;
reg   [7:0] right_border_buf_0_val_2_4_17_fu_316;
reg   [7:0] right_border_buf_0_val_2_4_18_fu_320;
reg   [7:0] right_border_buf_0_val_3_4_28_fu_324;
wire   [7:0] right_border_buf_0_val_3_4_56_fu_1531_p3;
reg   [7:0] right_border_buf_0_val_3_4_29_fu_328;
wire   [7:0] right_border_buf_0_val_3_4_55_fu_1522_p3;
reg   [7:0] right_border_buf_0_val_3_4_30_fu_332;
wire   [7:0] right_border_buf_0_val_3_4_53_fu_1505_p3;
reg   [7:0] right_border_buf_0_val_3_4_31_fu_336;
wire   [7:0] right_border_buf_0_val_3_4_50_fu_1480_p3;
reg   [7:0] right_border_buf_0_val_3_4_32_fu_340;
wire   [7:0] right_border_buf_0_val_3_4_40_fu_1447_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_364;
reg   [7:0] right_border_buf_0_val_0_1_fu_368;
reg   [7:0] right_border_buf_0_val_0_2_fu_372;
reg   [7:0] right_border_buf_0_val_0_3_fu_376;
reg   [7:0] right_border_buf_0_val_0_4_fu_380;
reg   [7:0] col_buf_0_val_0_0_fu_384;
wire   [10:0] tmp_88_fu_771_p1;
wire   [10:0] tmp_89_fu_775_p1;
wire   [10:0] tmp_s_fu_791_p2;
wire   [11:0] tmp_147_cast_fu_901_p1;
wire   [11:0] ImagLoc_y_fu_922_p2;
wire   [9:0] tmp_94_fu_934_p4;
wire   [0:0] icmp_fu_944_p2;
wire   [0:0] tmp_73_fu_950_p2;
wire   [10:0] p_i_fu_969_p3;
wire   [11:0] y_2_fu_984_p2;
wire   [11:0] y_2_1_fu_998_p2;
wire   [11:0] y_2_2_fu_1008_p2;
wire   [11:0] y_2_3_fu_1018_p2;
wire   [0:0] tmp_72_fu_928_p2;
wire   [0:0] or_cond6_fu_955_p2;
wire   [8:0] tmp_98_fu_1049_p4;
wire   [0:0] icmp2_fu_1059_p2;
wire   [11:0] tmp_150_cast9_fu_1034_p1;
wire   [11:0] ImagLoc_x_fu_1070_p2;
wire   [0:0] tmp_101_fu_1085_p3;
wire   [0:0] rev_fu_1093_p2;
wire   [2:0] tmp_99_fu_1076_p1;
wire   [11:0] col_assign_9_2_fu_1128_p2;
wire  signed [31:0] x_2_fu_1145_p1;
wire   [0:0] sel_tmp61_fu_1226_p2;
wire   [0:0] sel_tmp62_fu_1239_p2;
wire   [7:0] right_border_buf_0_val_1_4_37_fu_1231_p3;
wire   [0:0] sel_tmp63_fu_1252_p2;
wire   [7:0] right_border_buf_0_val_1_4_38_fu_1244_p3;
wire   [0:0] sel_tmp65_fu_1265_p2;
wire   [7:0] right_border_buf_0_val_1_4_39_fu_1257_p3;
wire   [7:0] right_border_buf_0_val_1_4_41_fu_1279_p3;
wire   [7:0] right_border_buf_0_val_1_4_43_fu_1287_p3;
wire   [7:0] right_border_buf_0_val_1_4_49_fu_1295_p3;
wire   [7:0] right_border_buf_0_val_1_4_51_fu_1312_p3;
wire   [7:0] right_border_buf_0_val_1_4_52_fu_1320_p3;
wire   [7:0] right_border_buf_0_val_1_4_54_fu_1337_p3;
wire   [0:0] sel_tmp64_fu_1403_p2;
wire   [0:0] sel_tmp66_fu_1416_p2;
wire   [7:0] right_border_buf_0_val_3_4_37_fu_1408_p3;
wire   [0:0] sel_tmp67_fu_1429_p2;
wire   [7:0] right_border_buf_0_val_3_4_38_fu_1421_p3;
wire   [0:0] sel_tmp68_fu_1442_p2;
wire   [7:0] right_border_buf_0_val_3_4_39_fu_1434_p3;
wire   [7:0] right_border_buf_0_val_3_4_41_fu_1456_p3;
wire   [7:0] right_border_buf_0_val_3_4_43_fu_1464_p3;
wire   [7:0] right_border_buf_0_val_3_4_49_fu_1472_p3;
wire   [7:0] right_border_buf_0_val_3_4_51_fu_1489_p3;
wire   [7:0] right_border_buf_0_val_3_4_52_fu_1497_p3;
wire   [7:0] right_border_buf_0_val_3_4_54_fu_1514_p3;
wire   [0:0] sel_tmp32_fu_1587_p2;
wire   [2:0] locy_fu_1580_p2;
wire   [0:0] sel_tmp34_fu_1598_p2;
wire   [7:0] sel_tmp33_fu_1591_p3;
wire   [0:0] sel_tmp36_fu_1611_p2;
wire   [7:0] sel_tmp35_fu_1604_p3;
wire   [0:0] sel_tmp38_fu_1624_p2;
wire   [7:0] sel_tmp37_fu_1617_p3;
wire   [0:0] sel_tmp40_fu_1645_p2;
wire   [2:0] locy_1_t_fu_1638_p2;
wire   [0:0] sel_tmp42_fu_1656_p2;
wire   [7:0] sel_tmp41_fu_1649_p3;
wire   [0:0] sel_tmp44_fu_1669_p2;
wire   [7:0] sel_tmp43_fu_1662_p3;
wire   [0:0] sel_tmp46_fu_1682_p2;
wire   [7:0] sel_tmp45_fu_1675_p3;
wire   [0:0] sel_tmp47_fu_1703_p2;
wire   [2:0] locy_2_t_fu_1696_p2;
wire   [0:0] sel_tmp49_fu_1714_p2;
wire   [7:0] sel_tmp48_fu_1707_p3;
wire   [0:0] sel_tmp51_fu_1727_p2;
wire   [7:0] sel_tmp50_fu_1720_p3;
wire   [0:0] sel_tmp53_fu_1740_p2;
wire   [7:0] sel_tmp52_fu_1733_p3;
wire   [0:0] sel_tmp54_fu_1761_p2;
wire   [2:0] locy_3_t_fu_1754_p2;
wire   [0:0] sel_tmp56_fu_1772_p2;
wire   [7:0] sel_tmp55_fu_1765_p3;
wire   [0:0] sel_tmp58_fu_1785_p2;
wire   [7:0] sel_tmp57_fu_1778_p3;
wire   [0:0] sel_tmp60_fu_1798_p2;
wire   [7:0] sel_tmp59_fu_1791_p3;
wire   [0:0] sel_tmp_fu_1892_p2;
wire   [0:0] sel_tmp2_fu_1905_p2;
wire   [7:0] col_buf_0_val_0_0_8_fu_1897_p3;
wire   [0:0] sel_tmp4_fu_1918_p2;
wire   [7:0] col_buf_0_val_0_0_9_fu_1910_p3;
wire   [0:0] sel_tmp6_fu_1931_p2;
wire   [7:0] col_buf_0_val_0_0_22_fu_1923_p3;
wire   [7:0] right_border_buf_0_val_3_4_fu_1945_p3;
wire   [7:0] right_border_buf_0_val_3_4_33_fu_1953_p3;
wire   [7:0] right_border_buf_0_val_3_4_34_fu_1961_p3;
wire   [7:0] right_border_buf_0_val_2_4_fu_1978_p3;
wire   [7:0] right_border_buf_0_val_2_4_6_72_fu_1986_p3;
wire   [7:0] right_border_buf_0_val_2_4_7_73_fu_1994_p3;
wire   [7:0] right_border_buf_0_val_1_4_fu_2011_p3;
wire   [7:0] right_border_buf_0_val_1_4_33_fu_2019_p3;
wire   [7:0] right_border_buf_0_val_1_4_34_fu_2027_p3;
wire   [7:0] p_Val2_0_1_fu_2094_p0;
wire  signed [2:0] p_Val2_0_1_fu_2094_p1;
wire   [7:0] p_Val2_0_2_fu_2103_p0;
wire  signed [2:0] p_Val2_0_2_fu_2103_p1;
wire   [8:0] p_shl3_fu_2160_p3;
wire   [9:0] p_shl3_cast_fu_2168_p1;
wire   [9:0] p_Val2_s_fu_2172_p2;
wire  signed [11:0] tmp_320_0_1_cast_fu_2182_p1;
wire  signed [11:0] tmp_320_0_cast_fu_2178_p1;
wire  signed [11:0] p_Val2_3_0_1_fu_2185_p2;
wire  signed [12:0] p_Val2_3_0_1_cast_fu_2191_p1;
wire  signed [12:0] tmp_320_0_2_cast_fu_2195_p1;
wire   [7:0] p_Val2_0_3_fu_2207_p0;
wire  signed [2:0] p_Val2_0_3_fu_2207_p1;
wire  signed [10:0] p_Val2_0_3_fu_2207_p2;
wire  signed [12:0] p_Val2_3_0_2_fu_2198_p2;
wire  signed [12:0] tmp_320_0_3_cast_cast_fu_2212_p1;
wire   [7:0] p_Val2_0_4_fu_2226_p0;
wire  signed [2:0] p_Val2_0_4_fu_2226_p1;
wire   [7:0] p_Val2_s_74_fu_2235_p0;
wire  signed [2:0] p_Val2_s_74_fu_2235_p1;
wire   [7:0] p_Val2_113_3_fu_2243_p0;
wire  signed [2:0] p_Val2_113_3_fu_2243_p1;
wire   [7:0] p_Val2_113_4_fu_2252_p0;
wire  signed [2:0] p_Val2_113_4_fu_2252_p1;
wire   [7:0] p_Val2_1_fu_2261_p0;
wire  signed [3:0] p_Val2_1_fu_2261_p1;
wire   [7:0] p_Val2_314_1_fu_2270_p0;
wire  signed [2:0] p_Val2_314_1_fu_2270_p1;
wire   [7:0] p_Val2_314_2_fu_2279_p0;
wire  signed [2:0] p_Val2_314_2_fu_2279_p1;
wire   [7:0] p_Val2_314_4_fu_2288_p0;
wire  signed [3:0] p_Val2_314_4_fu_2288_p1;
wire  signed [13:0] p_Val2_3_0_3_cast_fu_2343_p1;
wire  signed [13:0] tmp_320_0_4_cast_cast_fu_2346_p1;
wire  signed [13:0] p_Val2_3_0_4_fu_2349_p2;
wire  signed [13:0] p_Val2_113_cast_cast_fu_2355_p1;
wire   [8:0] p_shl_fu_2364_p3;
wire   [9:0] p_shl_cast_fu_2371_p1;
wire   [9:0] p_Val2_113_1_fu_2375_p2;
wire  signed [13:0] p_Val2_3_1_fu_2358_p2;
wire  signed [13:0] tmp_320_1_1_cast_cast_fu_2381_p1;
wire   [7:0] p_Val2_113_2_fu_2394_p0;
wire  signed [2:0] p_Val2_113_2_fu_2394_p1;
wire  signed [10:0] p_Val2_113_2_fu_2394_p2;
wire  signed [13:0] p_Val2_3_1_1_fu_2385_p2;
wire  signed [13:0] tmp_320_1_2_cast_cast_fu_2399_p1;
wire  signed [11:0] tmp_320_1_3_cast_cast_fu_2409_p1;
wire  signed [11:0] tmp_320_1_4_cast_cast_fu_2412_p1;
wire   [7:0] p_Val2_2_fu_2425_p0;
wire  signed [3:0] p_Val2_2_fu_2425_p1;
wire   [7:0] p_Val2_2_1_fu_2434_p0;
wire  signed [3:0] p_Val2_2_1_fu_2434_p1;
wire   [7:0] p_Val2_2_3_fu_2442_p0;
wire  signed [3:0] p_Val2_2_3_fu_2442_p1;
wire   [8:0] p_Val2_314_3_fu_2456_p3;
wire  signed [12:0] tmp_320_3_cast_cast_fu_2447_p1;
wire  signed [12:0] tmp_320_3_4_cast_cast_fu_2467_p1;
wire  signed [12:0] tmp7_fu_2470_p2;
wire  signed [11:0] tmp_320_3_2_cast_cast_fu_2453_p1;
wire   [11:0] tmp_320_3_cast_cast_75_fu_2463_p1;
wire  signed [11:0] tmp9_fu_2480_p2;
wire  signed [11:0] tmp_320_3_1_cast_cast_fu_2450_p1;
wire  signed [11:0] tmp8_fu_2486_p2;
wire  signed [13:0] tmp8_cast_fu_2492_p1;
wire  signed [13:0] tmp7_cast_fu_2476_p1;
wire  signed [14:0] tmp1_cast_fu_2534_p1;
wire  signed [14:0] p_Val2_3_1_2_cast_cast_fu_2531_p1;
wire   [7:0] p_Val2_2_4_fu_2555_p0;
wire  signed [4:0] p_Val2_2_4_fu_2555_p1;
wire  signed [12:0] p_Val2_2_4_fu_2555_p2;
(* use_dsp48 = "no" *) wire  signed [14:0] p_Val2_3_1_4_fu_2537_p2;
wire  signed [14:0] tmp_320_2_4_cast_cast_fu_2560_p1;
wire  signed [14:0] tmp3_fu_2564_p2;
wire  signed [12:0] tmp_320_2_1_cast_cast_fu_2546_p1;
wire  signed [12:0] tmp_320_2_3_cast_cast_fu_2549_p1;
wire  signed [12:0] tmp5_fu_2574_p2;
wire  signed [13:0] tmp5_cast_fu_2580_p1;
wire  signed [13:0] tmp_320_2_cast_cast_fu_2543_p1;
wire   [7:0] p_Val2_4_fu_2594_p0;
wire  signed [2:0] p_Val2_4_fu_2594_p1;
wire   [7:0] p_Val2_4_1_fu_2603_p0;
wire  signed [2:0] p_Val2_4_1_fu_2603_p1;
wire   [7:0] p_Val2_4_2_fu_2612_p0;
wire  signed [3:0] p_Val2_4_2_fu_2612_p1;
wire   [7:0] p_Val2_4_3_fu_2620_p0;
wire  signed [2:0] p_Val2_4_3_fu_2620_p1;
wire  signed [15:0] tmp4_cast_fu_2645_p1;
wire  signed [15:0] tmp6_cast_fu_2653_p1;
(* use_dsp48 = "no" *) wire  signed [15:0] tmp2_fu_2648_p2;
wire   [8:0] p_Val2_4_4_fu_2674_p3;
wire  signed [12:0] tmp_320_4_2_cast_fu_2668_p1;
wire  signed [12:0] tmp_320_4_1_cast_fu_2665_p1;
wire  signed [12:0] tmp14_fu_2685_p2;
wire  signed [15:0] tmp14_cast_fu_2691_p1;
wire  signed [15:0] p_Val2_3_3_4_fu_2656_p2;
wire  signed [11:0] tmp_320_4_cast_fu_2662_p1;
wire   [11:0] tmp_320_4_cast_76_fu_2681_p1;
wire  signed [11:0] tmp16_fu_2701_p2;
wire  signed [11:0] tmp_320_4_3_cast_fu_2671_p1;
wire  signed [11:0] tmp15_fu_2707_p2;
wire  signed [15:0] tmp15_cast_fu_2713_p1;
wire  signed [15:0] tmp13_fu_2695_p2;
wire  signed [15:0] p_Val2_7_fu_2717_p2;
wire   [0:0] not_i_i_i_fu_2750_p2;
wire   [0:0] tmp_i_i_fu_2745_p2;
wire   [0:0] overflow_fu_2755_p2;
wire   [0:0] tmp_i_i_77_fu_2769_p2;
wire   [7:0] p_mux_i_i_cast_fu_2761_p3;
reg   [3:0] ap_NS_fsm;
wire   [10:0] p_Val2_0_1_fu_2094_p00;
wire   [10:0] p_Val2_0_2_fu_2103_p00;
wire   [10:0] p_Val2_0_3_fu_2207_p00;
wire   [10:0] p_Val2_0_4_fu_2226_p00;
wire   [10:0] p_Val2_113_2_fu_2394_p00;
wire   [10:0] p_Val2_113_3_fu_2243_p00;
wire   [10:0] p_Val2_113_4_fu_2252_p00;
wire   [11:0] p_Val2_1_fu_2261_p00;
wire   [11:0] p_Val2_2_1_fu_2434_p00;
wire   [11:0] p_Val2_2_3_fu_2442_p00;
wire   [12:0] p_Val2_2_4_fu_2555_p00;
wire   [11:0] p_Val2_2_fu_2425_p00;
wire   [10:0] p_Val2_314_1_fu_2270_p00;
wire   [10:0] p_Val2_314_2_fu_2279_p00;
wire   [11:0] p_Val2_314_4_fu_2288_p00;
wire   [10:0] p_Val2_4_1_fu_2603_p00;
wire   [11:0] p_Val2_4_2_fu_2612_p00;
wire   [10:0] p_Val2_4_3_fu_2620_p00;
wire   [10:0] p_Val2_4_fu_2594_p00;
wire   [10:0] p_Val2_s_74_fu_2235_p00;


toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_631(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_631_p ),
    .len( grp_toThreshold_borderInterpolate_fu_631_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_631_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_631_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_631_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_639(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_639_p ),
    .len( grp_toThreshold_borderInterpolate_fu_639_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_639_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_639_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_639_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_647(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_647_p ),
    .len( grp_toThreshold_borderInterpolate_fu_647_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_647_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_647_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_647_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_655(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_655_p ),
    .len( grp_toThreshold_borderInterpolate_fu_655_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_655_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_655_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_655_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_663(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_663_p ),
    .len( grp_toThreshold_borderInterpolate_fu_663_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_663_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_663_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_663_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_671(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_671_p ),
    .len( grp_toThreshold_borderInterpolate_fu_671_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_671_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_671_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_671_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_74_fu_1038_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_3)) begin
        p_012_0_i_reg_608 <= i_V_reg_3258;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_012_0_i_reg_608 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2))) begin
        p_025_0_i_reg_619 <= j_V_fu_1043_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
        p_025_0_i_reg_619 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4)))) begin
        src_kernel_win_0_val_0_1_fu_184 <= right_border_buf_0_val_4_0_reg_3420;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_184 <= col_buf_0_val_0_0_28_fu_1936_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_184 <= src_kernel_win_0_val_0_0_fu_1630_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4)))) begin
        src_kernel_win_0_val_1_1_fu_204 <= right_border_buf_0_val_3_0_reg_3425;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_204 <= right_border_buf_0_val_3_4_57_fu_1969_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_204 <= src_kernel_win_0_val_1_0_fu_1688_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4)))) begin
        src_kernel_win_0_val_2_1_fu_224 <= right_border_buf_0_val_2_0_reg_3435;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_224 <= right_border_buf_0_val_2_4_24_fu_2002_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_224 <= src_kernel_win_0_val_2_0_fu_1746_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4)))) begin
        src_kernel_win_0_val_3_1_fu_248 <= right_border_buf_0_val_1_0_reg_3445;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_248 <= right_border_buf_0_val_1_4_57_fu_2035_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_248 <= src_kernel_win_0_val_3_0_fu_1804_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_4_fu_380;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_0_fu_364;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_1_fu_368;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_2_fu_372;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) & (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_3_fu_376;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it4)))) begin
        src_kernel_win_0_val_4_1_fu_244 <= src_kernel_win_0_val_4_0_reg_3455;
    end else if (((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_244 <= col_buf_0_val_0_0_fu_384;
    end else if (((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_3_0_reg_3425;
    end else if (((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_2_0_reg_3435;
    end else if (((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_1_0_reg_3445;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
        ImagLoc_y_cast_cast_reg_3278[0] <= ImagLoc_y_cast_cast_fu_980_p1[0];
ImagLoc_y_cast_cast_reg_3278[1] <= ImagLoc_y_cast_cast_fu_980_p1[1];
ImagLoc_y_cast_cast_reg_3278[2] <= ImagLoc_y_cast_cast_fu_980_p1[2];
ImagLoc_y_cast_cast_reg_3278[3] <= ImagLoc_y_cast_cast_fu_980_p1[3];
ImagLoc_y_cast_cast_reg_3278[4] <= ImagLoc_y_cast_cast_fu_980_p1[4];
ImagLoc_y_cast_cast_reg_3278[5] <= ImagLoc_y_cast_cast_fu_980_p1[5];
ImagLoc_y_cast_cast_reg_3278[6] <= ImagLoc_y_cast_cast_fu_980_p1[6];
ImagLoc_y_cast_cast_reg_3278[7] <= ImagLoc_y_cast_cast_fu_980_p1[7];
ImagLoc_y_cast_cast_reg_3278[8] <= ImagLoc_y_cast_cast_fu_980_p1[8];
ImagLoc_y_cast_cast_reg_3278[9] <= ImagLoc_y_cast_cast_fu_980_p1[9];
ImagLoc_y_cast_cast_reg_3278[10] <= ImagLoc_y_cast_cast_fu_980_p1[10];
ImagLoc_y_cast_cast_reg_3278[11] <= ImagLoc_y_cast_cast_fu_980_p1[11];
        brmerge_reg_3314 <= brmerge_fu_1028_p2;
        tmp_71_reg_3263 <= tmp_71_fu_916_p2;
        tmp_95_reg_3268 <= ImagLoc_y_fu_922_p2[ap_const_lv32_B];
        tmp_96_reg_3272 <= tmp_96_fu_976_p1;
        tmp_97_reg_3288 <= tmp_97_fu_994_p1;
        y_2_1_cast_cast_reg_3299 <= y_2_1_cast_cast_fu_1004_p1;
        y_2_2_cast_cast_reg_3304 <= y_2_2_cast_cast_fu_1014_p1;
        y_2_3_cast_cast_reg_3309 <= y_2_3_cast_cast_fu_1024_p1;
        y_2_cast_cast_reg_3283 <= y_2_cast_cast_fu_990_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        OP2_V_0_1_cast_reg_3154 <= OP2_V_0_1_cast_fu_821_p1;
        OP2_V_0_2_cast_reg_3159 <= OP2_V_0_2_cast_fu_825_p1;
        OP2_V_0_3_cast_reg_3164 <= OP2_V_0_3_cast_fu_829_p1;
        OP2_V_0_4_cast_reg_3169 <= OP2_V_0_4_cast_fu_833_p1;
        OP2_V_1_2_cast_reg_3179 <= OP2_V_1_2_cast_fu_841_p1;
        OP2_V_1_3_cast_reg_3184 <= OP2_V_1_3_cast_fu_845_p1;
        OP2_V_1_4_cast_reg_3189 <= OP2_V_1_4_cast_fu_849_p1;
        OP2_V_1_cast_reg_3174 <= OP2_V_1_cast_fu_837_p1;
        OP2_V_2_1_cast_reg_3199 <= OP2_V_2_1_cast_fu_857_p1;
        OP2_V_2_3_cast_reg_3204 <= OP2_V_2_3_cast_fu_861_p1;
        OP2_V_2_4_cast_reg_3209 <= OP2_V_2_4_cast_fu_865_p1;
        OP2_V_2_cast_reg_3194 <= OP2_V_2_cast_fu_853_p1;
        OP2_V_3_1_cast_reg_3219 <= OP2_V_3_1_cast_fu_873_p1;
        OP2_V_3_2_cast_reg_3224 <= OP2_V_3_2_cast_fu_877_p1;
        OP2_V_3_4_cast_reg_3229 <= OP2_V_3_4_cast_fu_881_p1;
        OP2_V_3_cast_reg_3214 <= OP2_V_3_cast_fu_869_p1;
        OP2_V_4_1_cast_reg_3239 <= OP2_V_4_1_cast_fu_889_p1;
        OP2_V_4_2_cast_reg_3244 <= OP2_V_4_2_cast_fu_893_p1;
        OP2_V_4_3_cast_reg_3249 <= OP2_V_4_3_cast_fu_897_p1;
        OP2_V_4_cast_reg_3234 <= OP2_V_4_cast_fu_885_p1;
        heightloop_reg_3118 <= heightloop_fu_779_p2;
        p_neg228_i_reg_3133 <= p_neg228_i_fu_801_p2;
        ref_cast_reg_3149[0] <= ref_cast_fu_817_p1[0];
ref_cast_reg_3149[1] <= ref_cast_fu_817_p1[1];
ref_cast_reg_3149[2] <= ref_cast_fu_817_p1[2];
ref_cast_reg_3149[3] <= ref_cast_fu_817_p1[3];
ref_cast_reg_3149[4] <= ref_cast_fu_817_p1[4];
ref_cast_reg_3149[5] <= ref_cast_fu_817_p1[5];
ref_cast_reg_3149[6] <= ref_cast_fu_817_p1[6];
ref_cast_reg_3149[7] <= ref_cast_fu_817_p1[7];
ref_cast_reg_3149[8] <= ref_cast_fu_817_p1[8];
ref_cast_reg_3149[9] <= ref_cast_fu_817_p1[9];
ref_cast_reg_3149[10] <= ref_cast_fu_817_p1[10];
        ref_reg_3144 <= ref_fu_811_p2;
        tmp_146_cast_reg_3128[0] <= tmp_146_cast_fu_797_p1[0];
tmp_146_cast_reg_3128[1] <= tmp_146_cast_fu_797_p1[1];
tmp_146_cast_reg_3128[2] <= tmp_146_cast_fu_797_p1[2];
tmp_146_cast_reg_3128[3] <= tmp_146_cast_fu_797_p1[3];
tmp_146_cast_reg_3128[4] <= tmp_146_cast_fu_797_p1[4];
tmp_146_cast_reg_3128[5] <= tmp_146_cast_fu_797_p1[5];
tmp_146_cast_reg_3128[6] <= tmp_146_cast_fu_797_p1[6];
tmp_146_cast_reg_3128[7] <= tmp_146_cast_fu_797_p1[7];
tmp_146_cast_reg_3128[8] <= tmp_146_cast_fu_797_p1[8];
tmp_146_cast_reg_3128[9] <= tmp_146_cast_fu_797_p1[9];
tmp_146_cast_reg_3128[10] <= tmp_146_cast_fu_797_p1[10];
        tmp_91_reg_3138 <= tmp_91_fu_807_p1;
        widthloop_reg_3123 <= widthloop_fu_785_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
        ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 <= col_assign_4_reg_3412;
        ap_reg_ppstg_col_assign_reg_3347_pp0_it2 <= ap_reg_ppstg_col_assign_reg_3347_pp0_it1;
        ap_reg_ppstg_col_assign_reg_3347_pp0_it3 <= ap_reg_ppstg_col_assign_reg_3347_pp0_it2;
        ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 <= locy_4_t_reg_3408;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8;
        ap_reg_ppstg_or_cond7_reg_3335_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_3335_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6 <= src_kernel_win_0_val_0_1_12_reg_3488;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7 <= src_kernel_win_0_val_0_1_lo_reg_3532;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6 <= src_kernel_win_0_val_1_1_12_reg_3494;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6 <= src_kernel_win_0_val_2_1_12_reg_3500;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7 <= src_kernel_win_0_val_2_1_lo_reg_3537;
        ap_reg_ppstg_tmp6_reg_3622_pp0_it8 <= tmp6_reg_3622;
        ap_reg_ppstg_tmp_102_reg_3339_pp0_it2 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it1;
        ap_reg_ppstg_tmp_102_reg_3339_pp0_it3 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it2;
        ap_reg_ppstg_tmp_102_reg_3339_pp0_it4 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it3;
        ap_reg_ppstg_tmp_108_reg_3355_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_3355_pp0_it1;
        ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 <= ap_reg_ppstg_tmp_108_reg_3355_pp0_it2;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it2 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it1;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it2;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it4 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it3;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it5 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it4;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it6 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it5;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it7 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it6;
        ap_reg_ppstg_tmp_77_reg_3331_pp0_it2 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it1;
        ap_reg_ppstg_tmp_77_reg_3331_pp0_it3 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it2;
        ap_reg_ppstg_tmp_77_reg_3331_pp0_it4 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it3;
        ap_reg_ppstg_tmp_78_reg_3343_pp0_it2 <= ap_reg_ppstg_tmp_78_reg_3343_pp0_it1;
        ap_reg_ppstg_tmp_78_reg_3343_pp0_it3 <= ap_reg_ppstg_tmp_78_reg_3343_pp0_it2;
        src_kernel_win_0_val_0_1_12_reg_3488 <= src_kernel_win_0_val_0_1_fu_184;
        src_kernel_win_0_val_1_1_12_reg_3494 <= src_kernel_win_0_val_1_1_fu_204;
        src_kernel_win_0_val_2_1_12_reg_3500 <= src_kernel_win_0_val_2_1_fu_224;
        src_kernel_win_0_val_3_1_12_reg_3511 <= src_kernel_win_0_val_3_1_fu_248;
        src_kernel_win_0_val_4_1_26_reg_3506 <= src_kernel_win_0_val_4_1_fu_244;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_assign_reg_3347_pp0_it1 <= col_assign_reg_3347;
        ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1 <= or_cond221_i_reg_3327;
        ap_reg_ppstg_or_cond7_reg_3335_pp0_it1 <= or_cond7_reg_3335;
        ap_reg_ppstg_tmp_102_reg_3339_pp0_it1 <= tmp_102_reg_3339;
        ap_reg_ppstg_tmp_108_reg_3355_pp0_it1 <= tmp_108_reg_3355;
        ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 <= tmp_74_reg_3318;
        ap_reg_ppstg_tmp_77_reg_3331_pp0_it1 <= tmp_77_reg_3331;
        ap_reg_ppstg_tmp_78_reg_3343_pp0_it1 <= tmp_78_reg_3343;
        tmp_74_reg_3318 <= tmp_74_fu_1038_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_102_reg_3339_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3331_pp0_it2))) begin
        col_assign_4_reg_3412 <= col_assign_4_fu_1161_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1104_p2) & (ap_const_lv1_0 == tmp_78_fu_1118_p2))) begin
        col_assign_reg_3347 <= col_assign_fu_1123_p2;
        tmp_108_reg_3355 <= tmp_108_fu_1133_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_17_fu_200 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_3))) begin
        col_buf_0_val_0_0_18_fu_220 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_2))) begin
        col_buf_0_val_0_0_19_fu_240 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_1))) begin
        col_buf_0_val_0_0_20_fu_264 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_21_fu_280 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_buf_0_val_0_0_fu_384 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_3258 <= i_V_fu_910_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8))) begin
        isneg_reg_3657 <= p_Val2_7_fu_2717_p2[ap_const_lv32_F];
        p_Val2_8_reg_3663 <= p_Val2_8_fu_2731_p1;
        tmp_46_reg_3668 <= {{p_Val2_7_fu_2717_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) begin
        k_buf_0_val_0_addr_reg_3378 <= tmp_76_fu_1148_p1;
        k_buf_0_val_1_addr_reg_3384 <= tmp_76_fu_1148_p1;
        k_buf_0_val_2_addr_reg_3390 <= tmp_76_fu_1148_p1;
        k_buf_0_val_3_addr_reg_3396 <= tmp_76_fu_1148_p1;
        k_buf_0_val_4_addr_reg_3402 <= tmp_76_fu_1148_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) begin
        locy_4_t_reg_3408 <= locy_4_t_fu_1157_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2))) begin
        or_cond221_i_reg_3327 <= or_cond221_i_fu_1065_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2))) begin
        or_cond7_reg_3335 <= or_cond7_fu_1104_p2;
        tmp_77_reg_3331 <= tmp_77_fu_1099_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4))) begin
        p_Val2_0_1_reg_3517 <= p_Val2_0_1_fu_2094_p2;
        p_Val2_0_2_reg_3522 <= p_Val2_0_2_fu_2103_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5))) begin
        p_Val2_0_4_reg_3557 <= p_Val2_0_4_fu_2226_p2;
        p_Val2_113_3_reg_3567 <= p_Val2_113_3_fu_2243_p2;
        p_Val2_113_4_reg_3572 <= p_Val2_113_4_fu_2252_p2;
        p_Val2_1_reg_3577 <= p_Val2_1_fu_2261_p2;
        p_Val2_314_1_reg_3582 <= p_Val2_314_1_fu_2270_p2;
        p_Val2_314_2_reg_3587 <= p_Val2_314_2_fu_2279_p2;
        p_Val2_314_4_reg_3592 <= p_Val2_314_4_fu_2288_p2;
        p_Val2_3_0_3_reg_3552 <= p_Val2_3_0_3_fu_2216_p2;
        p_Val2_s_74_reg_3562 <= p_Val2_s_74_fu_2235_p2;
        src_kernel_win_0_val_0_1_lo_reg_3532 <= src_kernel_win_0_val_0_1_fu_184;
        src_kernel_win_0_val_2_1_lo_reg_3537 <= src_kernel_win_0_val_2_1_fu_224;
        src_kernel_win_0_val_3_2_lo_reg_3542 <= src_kernel_win_0_val_3_2_fu_252;
        src_kernel_win_0_val_3_3_lo_reg_3547 <= src_kernel_win_0_val_3_3_fu_256;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6))) begin
        p_Val2_2_1_reg_3612 <= p_Val2_2_1_fu_2434_p2;
        p_Val2_2_3_reg_3617 <= p_Val2_2_3_fu_2442_p2;
        p_Val2_2_reg_3607 <= p_Val2_2_fu_2425_p2;
        p_Val2_3_1_2_reg_3597 <= p_Val2_3_1_2_fu_2403_p2;
        tmp1_reg_3602 <= tmp1_fu_2415_p2;
        tmp6_reg_3622 <= tmp6_fu_2496_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7))) begin
        p_Val2_4_1_reg_3642 <= p_Val2_4_1_fu_2603_p2;
        p_Val2_4_2_reg_3647 <= p_Val2_4_2_fu_2612_p2;
        p_Val2_4_3_reg_3652 <= p_Val2_4_3_fu_2620_p2;
        p_Val2_4_reg_3637 <= p_Val2_4_fu_2594_p2;
        tmp3_cast_reg_3627 <= tmp3_cast_fu_2570_p1;
        tmp4_reg_3632 <= tmp4_fu_2584_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_0_fu_364 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_14_fu_304 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_1))) begin
        right_border_buf_0_val_0_1_fu_368 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_15_fu_308 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_2))) begin
        right_border_buf_0_val_0_2_fu_372 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_16_fu_312 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_3))) begin
        right_border_buf_0_val_0_3_fu_376 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_17_fu_316 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_4_fu_380 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_18_fu_320 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        right_border_buf_0_val_1_0_reg_3445 <= k_buf_0_val_3_q0;
        right_border_buf_0_val_2_0_reg_3435 <= k_buf_0_val_2_q0;
        right_border_buf_0_val_3_0_reg_3425 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_4_0_reg_3420 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_4_0_reg_3455 <= k_buf_0_val_4_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_1_4_28_fu_284 <= right_border_buf_0_val_1_4_56_fu_1354_p3;
        right_border_buf_0_val_1_4_29_fu_288 <= right_border_buf_0_val_1_4_55_fu_1345_p3;
        right_border_buf_0_val_1_4_30_fu_292 <= right_border_buf_0_val_1_4_53_fu_1328_p3;
        right_border_buf_0_val_1_4_31_fu_296 <= right_border_buf_0_val_1_4_50_fu_1303_p3;
        right_border_buf_0_val_1_4_32_fu_300 <= right_border_buf_0_val_1_4_40_fu_1270_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) & (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_3_4_28_fu_324 <= right_border_buf_0_val_3_4_56_fu_1531_p3;
        right_border_buf_0_val_3_4_29_fu_328 <= right_border_buf_0_val_3_4_55_fu_1522_p3;
        right_border_buf_0_val_3_4_30_fu_332 <= right_border_buf_0_val_3_4_53_fu_1505_p3;
        right_border_buf_0_val_3_4_31_fu_336 <= right_border_buf_0_val_3_4_50_fu_1480_p3;
        right_border_buf_0_val_3_4_32_fu_340 <= right_border_buf_0_val_3_4_40_fu_1447_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it7))) begin
        src_kernel_win_0_val_0_2_fu_188 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7;
        src_kernel_win_0_val_0_3_fu_192 <= src_kernel_win_0_val_0_2_fu_188;
        src_kernel_win_0_val_0_4_fu_196 <= src_kernel_win_0_val_0_3_fu_192;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it5))) begin
        src_kernel_win_0_val_1_2_fu_208 <= src_kernel_win_0_val_1_1_12_reg_3494;
        src_kernel_win_0_val_1_3_fu_212 <= src_kernel_win_0_val_1_2_fu_208;
        src_kernel_win_0_val_1_4_fu_216 <= src_kernel_win_0_val_1_3_fu_212;
        src_kernel_win_0_val_3_2_fu_252 <= src_kernel_win_0_val_3_1_12_reg_3511;
        src_kernel_win_0_val_3_3_fu_256 <= src_kernel_win_0_val_3_2_fu_252;
        src_kernel_win_0_val_3_4_fu_260 <= src_kernel_win_0_val_3_3_fu_256;
        src_kernel_win_0_val_4_4_fu_276 <= src_kernel_win_0_val_4_4_2_reg_3527;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it6))) begin
        src_kernel_win_0_val_2_2_fu_228 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6;
        src_kernel_win_0_val_2_3_fu_232 <= src_kernel_win_0_val_2_2_fu_228;
        src_kernel_win_0_val_2_4_fu_236 <= src_kernel_win_0_val_2_3_fu_232;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4))) begin
        src_kernel_win_0_val_4_2_fu_268 <= src_kernel_win_0_val_4_1_fu_244;
        src_kernel_win_0_val_4_3_fu_272 <= src_kernel_win_0_val_4_2_fu_268;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it4))) begin
        src_kernel_win_0_val_4_4_2_reg_3527 <= src_kernel_win_0_val_4_3_fu_272;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1))) begin
        tmp_100_reg_3368 <= tmp_100_fu_1137_p1;
        x_reg_3363 <= grp_toThreshold_borderInterpolate_fu_631_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2) & (ap_const_lv1_0 == or_cond7_fu_1104_p2))) begin
        tmp_102_reg_3339 <= ImagLoc_x_fu_1070_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_95_reg_3268))) begin
        tmp_103_reg_3464 <= tmp_103_fu_1170_p1;
        tmp_104_reg_3470 <= tmp_104_fu_1174_p1;
        tmp_105_reg_3476 <= tmp_105_fu_1178_p1;
        tmp_106_reg_3482 <= tmp_106_fu_1182_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268))) begin
        tmp_107_reg_3373 <= tmp_107_fu_1141_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1104_p2))) begin
        tmp_78_reg_3343 <= tmp_78_fu_1118_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_70_fu_905_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_70_fu_905_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_70_fu_905_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_70_fu_905_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_162)
begin
    if (ap_sig_bdd_162) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_3 assign process. ///
always @ (ap_sig_bdd_572)
begin
    if (ap_sig_bdd_572) begin
        ap_sig_cseq_ST_st14_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_127)
begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_631_ap_ce assign process. ///
always @ (tmp_74_fu_1038_p2 or tmp_74_reg_3318 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(ap_const_lv1_0 == tmp_74_fu_1038_p2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) | ~(ap_const_lv1_0 == tmp_74_reg_3318)))) begin
        grp_toThreshold_borderInterpolate_fu_631_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_631_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_639_ap_ce assign process. ///
always @ (tmp_95_reg_3268 or brmerge_reg_3314 or tmp_74_fu_1038_p2 or tmp_74_reg_3318 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == tmp_74_fu_1038_p2) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == tmp_74_reg_3318))))) begin
        grp_toThreshold_borderInterpolate_fu_639_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_639_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_647_ap_ce assign process. ///
always @ (tmp_95_reg_3268 or brmerge_reg_3314 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268))))) begin
        grp_toThreshold_borderInterpolate_fu_647_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_647_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_655_ap_ce assign process. ///
always @ (tmp_95_reg_3268 or brmerge_reg_3314 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268))))) begin
        grp_toThreshold_borderInterpolate_fu_655_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_655_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_663_ap_ce assign process. ///
always @ (tmp_95_reg_3268 or brmerge_reg_3314 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268))))) begin
        grp_toThreshold_borderInterpolate_fu_663_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_663_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_671_ap_ce assign process. ///
always @ (tmp_95_reg_3268 or brmerge_reg_3314 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it1) & (ap_const_lv1_0 == tmp_95_reg_3268)) | ((ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_3314) & (ap_const_lv1_0 == tmp_95_reg_3268))))) begin
        grp_toThreshold_borderInterpolate_fu_671_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_671_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_we1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_we1 assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_70_fu_905_p2 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_205 or ap_reg_ppiten_pp0_it10)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_70_fu_905_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_205 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st14_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_1070_p2 = ($signed(tmp_150_cast9_fu_1034_p1) + $signed(ap_const_lv12_FFE));
assign ImagLoc_y_cast_cast_fu_980_p1 = ImagLoc_y_fu_922_p2;
assign ImagLoc_y_fu_922_p2 = ($signed(tmp_147_cast_fu_901_p1) + $signed(ap_const_lv12_FF9));
assign OP2_V_0_1_cast_fu_821_p1 = $signed(p_kernel_val_0_V_1_read);
assign OP2_V_0_2_cast_fu_825_p1 = $signed(p_kernel_val_0_V_2_read);
assign OP2_V_0_3_cast_fu_829_p1 = $signed(p_kernel_val_0_V_3_read);
assign OP2_V_0_4_cast_fu_833_p1 = $signed(p_kernel_val_0_V_4_read);
assign OP2_V_1_2_cast_fu_841_p1 = $signed(p_kernel_val_1_V_2_read);
assign OP2_V_1_3_cast_fu_845_p1 = $signed(p_kernel_val_1_V_3_read);
assign OP2_V_1_4_cast_fu_849_p1 = $signed(p_kernel_val_1_V_4_read);
assign OP2_V_1_cast_fu_837_p1 = $signed(p_kernel_val_1_V_0_read);
assign OP2_V_2_1_cast_fu_857_p1 = $signed(p_kernel_val_2_V_1_read);
assign OP2_V_2_3_cast_fu_861_p1 = $signed(p_kernel_val_2_V_3_read);
assign OP2_V_2_4_cast_fu_865_p1 = $signed(p_kernel_val_2_V_4_read);
assign OP2_V_2_cast_fu_853_p1 = $signed(p_kernel_val_2_V_0_read);
assign OP2_V_3_1_cast_fu_873_p1 = $signed(p_kernel_val_3_V_1_read);
assign OP2_V_3_2_cast_fu_877_p1 = $signed(p_kernel_val_3_V_2_read);
assign OP2_V_3_4_cast_fu_881_p1 = $signed(p_kernel_val_3_V_4_read);
assign OP2_V_3_cast_fu_869_p1 = $signed(p_kernel_val_3_V_0_read);
assign OP2_V_4_1_cast_fu_889_p1 = $signed(p_kernel_val_4_V_1_read);
assign OP2_V_4_2_cast_fu_893_p1 = $signed(p_kernel_val_4_V_2_read);
assign OP2_V_4_3_cast_fu_897_p1 = $signed(p_kernel_val_4_V_3_read);
assign OP2_V_4_cast_fu_885_p1 = $signed(p_kernel_val_4_V_0_read);

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_162 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_162 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_185 assign process. ///
always @ (p_src_data_stream_V_empty_n or brmerge_reg_3314 or ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 or ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)
begin
    ap_sig_bdd_185 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_74_reg_3318_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_3314) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3335_pp0_it3));
end

/// ap_sig_bdd_205 assign process. ///
always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9)
begin
    ap_sig_bdd_205 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9));
end

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_572 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_572 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge_fu_1028_p2 = (tmp_72_fu_928_p2 | or_cond6_fu_955_p2);
assign col_assign_4_fu_1161_p2 = (tmp_100_reg_3368 + tmp_91_reg_3138);
assign col_assign_9_2_fu_1128_p2 = (ImagLoc_x_fu_1070_p2 + p_neg228_i_reg_3133);
assign col_assign_fu_1123_p2 = (tmp_99_fu_1076_p1 + tmp_91_reg_3138);
assign col_buf_0_val_0_0_22_fu_1923_p3 = ((sel_tmp4_fu_1918_p2)? col_buf_0_val_0_0_18_fu_220: col_buf_0_val_0_0_9_fu_1910_p3);
assign col_buf_0_val_0_0_28_fu_1936_p3 = ((sel_tmp6_fu_1931_p2)? col_buf_0_val_0_0_21_fu_280: col_buf_0_val_0_0_22_fu_1923_p3);
assign col_buf_0_val_0_0_8_fu_1897_p3 = ((sel_tmp_fu_1892_p2)? col_buf_0_val_0_0_20_fu_264: col_buf_0_val_0_0_17_fu_200);
assign col_buf_0_val_0_0_9_fu_1910_p3 = ((sel_tmp2_fu_1905_p2)? col_buf_0_val_0_0_19_fu_240: col_buf_0_val_0_0_8_fu_1897_p3);
assign grp_toThreshold_borderInterpolate_fu_631_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_631_len = p_src_cols_V_read;
assign grp_toThreshold_borderInterpolate_fu_631_p = $signed(ImagLoc_x_fu_1070_p2);
assign grp_toThreshold_borderInterpolate_fu_639_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_639_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_639_p = y_2_3_cast_cast_reg_3309;
assign grp_toThreshold_borderInterpolate_fu_647_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_647_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_647_p = ImagLoc_y_cast_cast_reg_3278;
assign grp_toThreshold_borderInterpolate_fu_655_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_655_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_655_p = y_2_cast_cast_reg_3283;
assign grp_toThreshold_borderInterpolate_fu_663_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_663_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_663_p = y_2_1_cast_cast_reg_3299;
assign grp_toThreshold_borderInterpolate_fu_671_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_671_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_671_p = y_2_2_cast_cast_reg_3304;
assign heightloop_fu_779_p2 = (tmp_88_fu_771_p1 + ap_const_lv11_9);
assign i_V_fu_910_p2 = (p_012_0_i_reg_608 + ap_const_lv11_1);
assign icmp2_fu_1059_p2 = (tmp_98_fu_1049_p4 != ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_944_p2 = ($signed(tmp_94_fu_934_p4) > $signed(10'b0000000000)? 1'b1: 1'b0);
assign j_V_fu_1043_p2 = (p_025_0_i_reg_619 + ap_const_lv11_1);
assign k_buf_0_val_0_address0 = tmp_76_fu_1148_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3378;
assign k_buf_0_val_0_d1 = p_src_data_stream_V_dout;
assign k_buf_0_val_1_address0 = tmp_76_fu_1148_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3384;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_76_fu_1148_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3390;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_0_val_3_address0 = tmp_76_fu_1148_p1;
assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_3396;
assign k_buf_0_val_3_d1 = k_buf_0_val_2_q0;
assign k_buf_0_val_4_address0 = tmp_76_fu_1148_p1;
assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_3402;
assign k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
assign locy_1_t_fu_1638_p2 = (tmp_97_reg_3288 - tmp_104_reg_3470);
assign locy_2_t_fu_1696_p2 = (tmp_97_reg_3288 - tmp_105_reg_3476);
assign locy_3_t_fu_1754_p2 = (tmp_97_reg_3288 - tmp_106_reg_3482);
assign locy_4_t_fu_1157_p2 = (tmp_97_reg_3288 - tmp_107_reg_3373);
assign locy_fu_1580_p2 = (tmp_96_reg_3272 - tmp_103_reg_3464);
assign not_i_i_i_fu_2750_p2 = (tmp_46_reg_3668 != ap_const_lv8_0? 1'b1: 1'b0);
assign or_cond221_i_fu_1065_p2 = (tmp_71_reg_3263 & icmp2_fu_1059_p2);
assign or_cond6_fu_955_p2 = (icmp_fu_944_p2 & tmp_73_fu_950_p2);
assign or_cond7_fu_1104_p2 = (tmp_77_fu_1099_p2 & rev_fu_1093_p2);
assign overflow_fu_2755_p2 = (not_i_i_i_fu_2750_p2 & tmp_i_i_fu_2745_p2);
assign p_Val2_0_1_fu_2094_p0 = p_Val2_0_1_fu_2094_p00;
assign p_Val2_0_1_fu_2094_p00 = src_kernel_win_0_val_4_3_fu_272;
assign p_Val2_0_1_fu_2094_p1 = OP2_V_0_1_cast_reg_3154;
assign p_Val2_0_1_fu_2094_p2 = ($signed({{1'b0}, {p_Val2_0_1_fu_2094_p0}}) * $signed(p_Val2_0_1_fu_2094_p1));
assign p_Val2_0_2_fu_2103_p0 = p_Val2_0_2_fu_2103_p00;
assign p_Val2_0_2_fu_2103_p00 = src_kernel_win_0_val_4_2_fu_268;
assign p_Val2_0_2_fu_2103_p1 = OP2_V_0_2_cast_reg_3159;
assign p_Val2_0_2_fu_2103_p2 = ($signed({{1'b0}, {p_Val2_0_2_fu_2103_p0}}) * $signed(p_Val2_0_2_fu_2103_p1));
assign p_Val2_0_3_fu_2207_p0 = p_Val2_0_3_fu_2207_p00;
assign p_Val2_0_3_fu_2207_p00 = src_kernel_win_0_val_4_1_26_reg_3506;
assign p_Val2_0_3_fu_2207_p1 = OP2_V_0_3_cast_reg_3164;
assign p_Val2_0_3_fu_2207_p2 = ($signed({{1'b0}, {p_Val2_0_3_fu_2207_p0}}) * $signed(p_Val2_0_3_fu_2207_p1));
assign p_Val2_0_4_fu_2226_p0 = p_Val2_0_4_fu_2226_p00;
assign p_Val2_0_4_fu_2226_p00 = src_kernel_win_0_val_4_1_fu_244;
assign p_Val2_0_4_fu_2226_p1 = OP2_V_0_4_cast_reg_3169;
assign p_Val2_0_4_fu_2226_p2 = ($signed({{1'b0}, {p_Val2_0_4_fu_2226_p0}}) * $signed(p_Val2_0_4_fu_2226_p1));
assign p_Val2_113_1_fu_2375_p2 = (ap_const_lv10_0 - p_shl_cast_fu_2371_p1);
assign p_Val2_113_2_fu_2394_p0 = p_Val2_113_2_fu_2394_p00;
assign p_Val2_113_2_fu_2394_p00 = src_kernel_win_0_val_3_2_lo_reg_3542;
assign p_Val2_113_2_fu_2394_p1 = OP2_V_1_2_cast_reg_3179;
assign p_Val2_113_2_fu_2394_p2 = ($signed({{1'b0}, {p_Val2_113_2_fu_2394_p0}}) * $signed(p_Val2_113_2_fu_2394_p1));
assign p_Val2_113_3_fu_2243_p0 = p_Val2_113_3_fu_2243_p00;
assign p_Val2_113_3_fu_2243_p00 = src_kernel_win_0_val_3_1_12_reg_3511;
assign p_Val2_113_3_fu_2243_p1 = OP2_V_1_3_cast_reg_3184;
assign p_Val2_113_3_fu_2243_p2 = ($signed({{1'b0}, {p_Val2_113_3_fu_2243_p0}}) * $signed(p_Val2_113_3_fu_2243_p1));
assign p_Val2_113_4_fu_2252_p0 = p_Val2_113_4_fu_2252_p00;
assign p_Val2_113_4_fu_2252_p00 = src_kernel_win_0_val_3_1_fu_248;
assign p_Val2_113_4_fu_2252_p1 = OP2_V_1_4_cast_reg_3189;
assign p_Val2_113_4_fu_2252_p2 = ($signed({{1'b0}, {p_Val2_113_4_fu_2252_p0}}) * $signed(p_Val2_113_4_fu_2252_p1));
assign p_Val2_113_cast_cast_fu_2355_p1 = p_Val2_s_74_reg_3562;
assign p_Val2_1_fu_2261_p0 = p_Val2_1_fu_2261_p00;
assign p_Val2_1_fu_2261_p00 = src_kernel_win_0_val_1_4_fu_216;
assign p_Val2_1_fu_2261_p1 = OP2_V_3_cast_reg_3214;
assign p_Val2_1_fu_2261_p2 = ($signed({{1'b0}, {p_Val2_1_fu_2261_p0}}) * $signed(p_Val2_1_fu_2261_p1));
assign p_Val2_2_1_fu_2434_p0 = p_Val2_2_1_fu_2434_p00;
assign p_Val2_2_1_fu_2434_p00 = src_kernel_win_0_val_2_3_fu_232;
assign p_Val2_2_1_fu_2434_p1 = OP2_V_2_1_cast_reg_3199;
assign p_Val2_2_1_fu_2434_p2 = ($signed({{1'b0}, {p_Val2_2_1_fu_2434_p0}}) * $signed(p_Val2_2_1_fu_2434_p1));
assign p_Val2_2_3_fu_2442_p0 = p_Val2_2_3_fu_2442_p00;
assign p_Val2_2_3_fu_2442_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6;
assign p_Val2_2_3_fu_2442_p1 = OP2_V_2_3_cast_reg_3204;
assign p_Val2_2_3_fu_2442_p2 = ($signed({{1'b0}, {p_Val2_2_3_fu_2442_p0}}) * $signed(p_Val2_2_3_fu_2442_p1));
assign p_Val2_2_4_fu_2555_p0 = p_Val2_2_4_fu_2555_p00;
assign p_Val2_2_4_fu_2555_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7;
assign p_Val2_2_4_fu_2555_p1 = OP2_V_2_4_cast_reg_3209;
assign p_Val2_2_4_fu_2555_p2 = ($signed({{1'b0}, {p_Val2_2_4_fu_2555_p0}}) * $signed(p_Val2_2_4_fu_2555_p1));
assign p_Val2_2_fu_2425_p0 = p_Val2_2_fu_2425_p00;
assign p_Val2_2_fu_2425_p00 = src_kernel_win_0_val_2_4_fu_236;
assign p_Val2_2_fu_2425_p1 = OP2_V_2_cast_reg_3194;
assign p_Val2_2_fu_2425_p2 = ($signed({{1'b0}, {p_Val2_2_fu_2425_p0}}) * $signed(p_Val2_2_fu_2425_p1));
assign p_Val2_314_1_fu_2270_p0 = p_Val2_314_1_fu_2270_p00;
assign p_Val2_314_1_fu_2270_p00 = src_kernel_win_0_val_1_3_fu_212;
assign p_Val2_314_1_fu_2270_p1 = OP2_V_3_1_cast_reg_3219;
assign p_Val2_314_1_fu_2270_p2 = ($signed({{1'b0}, {p_Val2_314_1_fu_2270_p0}}) * $signed(p_Val2_314_1_fu_2270_p1));
assign p_Val2_314_2_fu_2279_p0 = p_Val2_314_2_fu_2279_p00;
assign p_Val2_314_2_fu_2279_p00 = src_kernel_win_0_val_1_2_fu_208;
assign p_Val2_314_2_fu_2279_p1 = OP2_V_3_2_cast_reg_3224;
assign p_Val2_314_2_fu_2279_p2 = ($signed({{1'b0}, {p_Val2_314_2_fu_2279_p0}}) * $signed(p_Val2_314_2_fu_2279_p1));
assign p_Val2_314_3_fu_2456_p3 = {{ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6}, {ap_const_lv1_0}};
assign p_Val2_314_4_fu_2288_p0 = p_Val2_314_4_fu_2288_p00;
assign p_Val2_314_4_fu_2288_p00 = src_kernel_win_0_val_1_1_fu_204;
assign p_Val2_314_4_fu_2288_p1 = OP2_V_3_4_cast_reg_3229;
assign p_Val2_314_4_fu_2288_p2 = ($signed({{1'b0}, {p_Val2_314_4_fu_2288_p0}}) * $signed(p_Val2_314_4_fu_2288_p1));
assign p_Val2_3_0_1_cast_fu_2191_p1 = p_Val2_3_0_1_fu_2185_p2;
assign p_Val2_3_0_1_fu_2185_p2 = ($signed(tmp_320_0_1_cast_fu_2182_p1) + $signed(tmp_320_0_cast_fu_2178_p1));
assign p_Val2_3_0_2_fu_2198_p2 = ($signed(p_Val2_3_0_1_cast_fu_2191_p1) + $signed(tmp_320_0_2_cast_fu_2195_p1));
assign p_Val2_3_0_3_cast_fu_2343_p1 = p_Val2_3_0_3_reg_3552;
assign p_Val2_3_0_3_fu_2216_p2 = ($signed(p_Val2_3_0_2_fu_2198_p2) + $signed(tmp_320_0_3_cast_cast_fu_2212_p1));
assign p_Val2_3_0_4_fu_2349_p2 = ($signed(p_Val2_3_0_3_cast_fu_2343_p1) + $signed(tmp_320_0_4_cast_cast_fu_2346_p1));
assign p_Val2_3_1_1_fu_2385_p2 = ($signed(p_Val2_3_1_fu_2358_p2) + $signed(tmp_320_1_1_cast_cast_fu_2381_p1));
assign p_Val2_3_1_2_cast_cast_fu_2531_p1 = p_Val2_3_1_2_reg_3597;
assign p_Val2_3_1_2_fu_2403_p2 = ($signed(p_Val2_3_1_1_fu_2385_p2) + $signed(tmp_320_1_2_cast_cast_fu_2399_p1));
assign p_Val2_3_1_4_fu_2537_p2 = ($signed(tmp1_cast_fu_2534_p1) + $signed(p_Val2_3_1_2_cast_cast_fu_2531_p1));
assign p_Val2_3_1_fu_2358_p2 = ($signed(p_Val2_3_0_4_fu_2349_p2) + $signed(p_Val2_113_cast_cast_fu_2355_p1));
assign p_Val2_3_3_4_fu_2656_p2 = ($signed(tmp6_cast_fu_2653_p1) + $signed(tmp2_fu_2648_p2));
assign p_Val2_4_1_fu_2603_p0 = p_Val2_4_1_fu_2603_p00;
assign p_Val2_4_1_fu_2603_p00 = src_kernel_win_0_val_0_3_fu_192;
assign p_Val2_4_1_fu_2603_p1 = OP2_V_4_1_cast_reg_3239;
assign p_Val2_4_1_fu_2603_p2 = ($signed({{1'b0}, {p_Val2_4_1_fu_2603_p0}}) * $signed(p_Val2_4_1_fu_2603_p1));
assign p_Val2_4_2_fu_2612_p0 = p_Val2_4_2_fu_2612_p00;
assign p_Val2_4_2_fu_2612_p00 = src_kernel_win_0_val_0_2_fu_188;
assign p_Val2_4_2_fu_2612_p1 = OP2_V_4_2_cast_reg_3244;
assign p_Val2_4_2_fu_2612_p2 = ($signed({{1'b0}, {p_Val2_4_2_fu_2612_p0}}) * $signed(p_Val2_4_2_fu_2612_p1));
assign p_Val2_4_3_fu_2620_p0 = p_Val2_4_3_fu_2620_p00;
assign p_Val2_4_3_fu_2620_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7;
assign p_Val2_4_3_fu_2620_p1 = OP2_V_4_3_cast_reg_3249;
assign p_Val2_4_3_fu_2620_p2 = ($signed({{1'b0}, {p_Val2_4_3_fu_2620_p0}}) * $signed(p_Val2_4_3_fu_2620_p1));
assign p_Val2_4_4_fu_2674_p3 = {{ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8}, {ap_const_lv1_0}};
assign p_Val2_4_fu_2594_p0 = p_Val2_4_fu_2594_p00;
assign p_Val2_4_fu_2594_p00 = src_kernel_win_0_val_0_4_fu_196;
assign p_Val2_4_fu_2594_p1 = OP2_V_4_cast_reg_3234;
assign p_Val2_4_fu_2594_p2 = ($signed({{1'b0}, {p_Val2_4_fu_2594_p0}}) * $signed(p_Val2_4_fu_2594_p1));
assign p_Val2_7_fu_2717_p2 = ($signed(tmp15_cast_fu_2713_p1) + $signed(tmp13_fu_2695_p2));
assign p_Val2_8_fu_2731_p1 = p_Val2_7_fu_2717_p2[7:0];
assign p_Val2_s_74_fu_2235_p0 = p_Val2_s_74_fu_2235_p00;
assign p_Val2_s_74_fu_2235_p00 = src_kernel_win_0_val_3_4_fu_260;
assign p_Val2_s_74_fu_2235_p1 = OP2_V_1_cast_reg_3174;
assign p_Val2_s_74_fu_2235_p2 = ($signed({{1'b0}, {p_Val2_s_74_fu_2235_p0}}) * $signed(p_Val2_s_74_fu_2235_p1));
assign p_Val2_s_fu_2172_p2 = (ap_const_lv10_0 - p_shl3_cast_fu_2168_p1);
assign p_dst_data_stream_V_din = ((tmp_i_i_77_fu_2769_p2)? p_mux_i_i_cast_fu_2761_p3: p_Val2_8_reg_3663);
assign p_i_fu_969_p3 = ((tmp_73_fu_950_p2)? ap_const_lv11_4: ref_reg_3144);
assign p_mux_i_i_cast_fu_2761_p3 = ((tmp_i_i_fu_2745_p2)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_neg228_i_fu_801_p2 = (ap_const_lv12_5 - p_src_cols_V_read);
assign p_shl3_cast_fu_2168_p1 = p_shl3_fu_2160_p3;
assign p_shl3_fu_2160_p3 = {{src_kernel_win_0_val_4_4_fu_276}, {ap_const_lv1_0}};
assign p_shl_cast_fu_2371_p1 = p_shl_fu_2364_p3;
assign p_shl_fu_2364_p3 = {{src_kernel_win_0_val_3_3_lo_reg_3547}, {ap_const_lv1_0}};
assign ref_cast_fu_817_p1 = ref_fu_811_p2;
assign ref_fu_811_p2 = ($signed(tmp_88_fu_771_p1) + $signed(ap_const_lv11_7FF));
assign rev_fu_1093_p2 = (tmp_101_fu_1085_p3 ^ ap_const_lv1_1);
assign right_border_buf_0_val_1_4_33_fu_2019_p3 = ((sel_tmp2_fu_1905_p2)? right_border_buf_0_val_1_4_30_fu_292: right_border_buf_0_val_1_4_fu_2011_p3);
assign right_border_buf_0_val_1_4_34_fu_2027_p3 = ((sel_tmp4_fu_1918_p2)? right_border_buf_0_val_1_4_31_fu_296: right_border_buf_0_val_1_4_33_fu_2019_p3);
assign right_border_buf_0_val_1_4_37_fu_1231_p3 = ((sel_tmp61_fu_1226_p2)? right_border_buf_0_val_1_4_32_fu_300: k_buf_0_val_3_q0);
assign right_border_buf_0_val_1_4_38_fu_1244_p3 = ((sel_tmp62_fu_1239_p2)? right_border_buf_0_val_1_4_32_fu_300: right_border_buf_0_val_1_4_37_fu_1231_p3);
assign right_border_buf_0_val_1_4_39_fu_1257_p3 = ((sel_tmp63_fu_1252_p2)? right_border_buf_0_val_1_4_32_fu_300: right_border_buf_0_val_1_4_38_fu_1244_p3);
assign right_border_buf_0_val_1_4_40_fu_1270_p3 = ((sel_tmp65_fu_1265_p2)? right_border_buf_0_val_1_4_32_fu_300: right_border_buf_0_val_1_4_39_fu_1257_p3);
assign right_border_buf_0_val_1_4_41_fu_1279_p3 = ((sel_tmp61_fu_1226_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_31_fu_296);
assign right_border_buf_0_val_1_4_43_fu_1287_p3 = ((sel_tmp62_fu_1239_p2)? right_border_buf_0_val_1_4_31_fu_296: right_border_buf_0_val_1_4_41_fu_1279_p3);
assign right_border_buf_0_val_1_4_49_fu_1295_p3 = ((sel_tmp63_fu_1252_p2)? right_border_buf_0_val_1_4_31_fu_296: right_border_buf_0_val_1_4_43_fu_1287_p3);
assign right_border_buf_0_val_1_4_50_fu_1303_p3 = ((sel_tmp65_fu_1265_p2)? right_border_buf_0_val_1_4_31_fu_296: right_border_buf_0_val_1_4_49_fu_1295_p3);
assign right_border_buf_0_val_1_4_51_fu_1312_p3 = ((sel_tmp62_fu_1239_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_30_fu_292);
assign right_border_buf_0_val_1_4_52_fu_1320_p3 = ((sel_tmp63_fu_1252_p2)? right_border_buf_0_val_1_4_30_fu_292: right_border_buf_0_val_1_4_51_fu_1312_p3);
assign right_border_buf_0_val_1_4_53_fu_1328_p3 = ((sel_tmp65_fu_1265_p2)? right_border_buf_0_val_1_4_30_fu_292: right_border_buf_0_val_1_4_52_fu_1320_p3);
assign right_border_buf_0_val_1_4_54_fu_1337_p3 = ((sel_tmp63_fu_1252_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_29_fu_288);
assign right_border_buf_0_val_1_4_55_fu_1345_p3 = ((sel_tmp65_fu_1265_p2)? right_border_buf_0_val_1_4_29_fu_288: right_border_buf_0_val_1_4_54_fu_1337_p3);
assign right_border_buf_0_val_1_4_56_fu_1354_p3 = ((sel_tmp65_fu_1265_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_28_fu_284);
assign right_border_buf_0_val_1_4_57_fu_2035_p3 = ((sel_tmp6_fu_1931_p2)? right_border_buf_0_val_1_4_28_fu_284: right_border_buf_0_val_1_4_34_fu_2027_p3);
assign right_border_buf_0_val_1_4_fu_2011_p3 = ((sel_tmp_fu_1892_p2)? right_border_buf_0_val_1_4_29_fu_288: right_border_buf_0_val_1_4_32_fu_300);
assign right_border_buf_0_val_2_4_24_fu_2002_p3 = ((sel_tmp6_fu_1931_p2)? right_border_buf_0_val_2_4_14_fu_304: right_border_buf_0_val_2_4_7_73_fu_1994_p3);
assign right_border_buf_0_val_2_4_6_72_fu_1986_p3 = ((sel_tmp2_fu_1905_p2)? right_border_buf_0_val_2_4_16_fu_312: right_border_buf_0_val_2_4_fu_1978_p3);
assign right_border_buf_0_val_2_4_7_73_fu_1994_p3 = ((sel_tmp4_fu_1918_p2)? right_border_buf_0_val_2_4_17_fu_316: right_border_buf_0_val_2_4_6_72_fu_1986_p3);
assign right_border_buf_0_val_2_4_fu_1978_p3 = ((sel_tmp_fu_1892_p2)? right_border_buf_0_val_2_4_15_fu_308: right_border_buf_0_val_2_4_18_fu_320);
assign right_border_buf_0_val_3_4_33_fu_1953_p3 = ((sel_tmp2_fu_1905_p2)? right_border_buf_0_val_3_4_30_fu_332: right_border_buf_0_val_3_4_fu_1945_p3);
assign right_border_buf_0_val_3_4_34_fu_1961_p3 = ((sel_tmp4_fu_1918_p2)? right_border_buf_0_val_3_4_31_fu_336: right_border_buf_0_val_3_4_33_fu_1953_p3);
assign right_border_buf_0_val_3_4_37_fu_1408_p3 = ((sel_tmp64_fu_1403_p2)? right_border_buf_0_val_3_4_32_fu_340: k_buf_0_val_1_q0);
assign right_border_buf_0_val_3_4_38_fu_1421_p3 = ((sel_tmp66_fu_1416_p2)? right_border_buf_0_val_3_4_32_fu_340: right_border_buf_0_val_3_4_37_fu_1408_p3);
assign right_border_buf_0_val_3_4_39_fu_1434_p3 = ((sel_tmp67_fu_1429_p2)? right_border_buf_0_val_3_4_32_fu_340: right_border_buf_0_val_3_4_38_fu_1421_p3);
assign right_border_buf_0_val_3_4_40_fu_1447_p3 = ((sel_tmp68_fu_1442_p2)? right_border_buf_0_val_3_4_32_fu_340: right_border_buf_0_val_3_4_39_fu_1434_p3);
assign right_border_buf_0_val_3_4_41_fu_1456_p3 = ((sel_tmp64_fu_1403_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_31_fu_336);
assign right_border_buf_0_val_3_4_43_fu_1464_p3 = ((sel_tmp66_fu_1416_p2)? right_border_buf_0_val_3_4_31_fu_336: right_border_buf_0_val_3_4_41_fu_1456_p3);
assign right_border_buf_0_val_3_4_49_fu_1472_p3 = ((sel_tmp67_fu_1429_p2)? right_border_buf_0_val_3_4_31_fu_336: right_border_buf_0_val_3_4_43_fu_1464_p3);
assign right_border_buf_0_val_3_4_50_fu_1480_p3 = ((sel_tmp68_fu_1442_p2)? right_border_buf_0_val_3_4_31_fu_336: right_border_buf_0_val_3_4_49_fu_1472_p3);
assign right_border_buf_0_val_3_4_51_fu_1489_p3 = ((sel_tmp66_fu_1416_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_30_fu_332);
assign right_border_buf_0_val_3_4_52_fu_1497_p3 = ((sel_tmp67_fu_1429_p2)? right_border_buf_0_val_3_4_30_fu_332: right_border_buf_0_val_3_4_51_fu_1489_p3);
assign right_border_buf_0_val_3_4_53_fu_1505_p3 = ((sel_tmp68_fu_1442_p2)? right_border_buf_0_val_3_4_30_fu_332: right_border_buf_0_val_3_4_52_fu_1497_p3);
assign right_border_buf_0_val_3_4_54_fu_1514_p3 = ((sel_tmp67_fu_1429_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_29_fu_328);
assign right_border_buf_0_val_3_4_55_fu_1522_p3 = ((sel_tmp68_fu_1442_p2)? right_border_buf_0_val_3_4_29_fu_328: right_border_buf_0_val_3_4_54_fu_1514_p3);
assign right_border_buf_0_val_3_4_56_fu_1531_p3 = ((sel_tmp68_fu_1442_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_28_fu_324);
assign right_border_buf_0_val_3_4_57_fu_1969_p3 = ((sel_tmp6_fu_1931_p2)? right_border_buf_0_val_3_4_28_fu_324: right_border_buf_0_val_3_4_34_fu_1961_p3);
assign right_border_buf_0_val_3_4_fu_1945_p3 = ((sel_tmp_fu_1892_p2)? right_border_buf_0_val_3_4_29_fu_328: right_border_buf_0_val_3_4_32_fu_340);
assign sel_tmp2_fu_1905_p2 = (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp32_fu_1587_p2 = (tmp_96_reg_3272 == tmp_103_reg_3464? 1'b1: 1'b0);
assign sel_tmp33_fu_1591_p3 = ((sel_tmp32_fu_1587_p2)? col_buf_0_val_0_0_fu_384: src_kernel_win_0_val_4_0_reg_3455);
assign sel_tmp34_fu_1598_p2 = (locy_fu_1580_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp35_fu_1604_p3 = ((sel_tmp34_fu_1598_p2)? right_border_buf_0_val_2_0_reg_3435: sel_tmp33_fu_1591_p3);
assign sel_tmp36_fu_1611_p2 = (locy_fu_1580_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp37_fu_1617_p3 = ((sel_tmp36_fu_1611_p2)? right_border_buf_0_val_1_0_reg_3445: sel_tmp35_fu_1604_p3);
assign sel_tmp38_fu_1624_p2 = (locy_fu_1580_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp40_fu_1645_p2 = (tmp_97_reg_3288 == tmp_104_reg_3470? 1'b1: 1'b0);
assign sel_tmp41_fu_1649_p3 = ((sel_tmp40_fu_1645_p2)? col_buf_0_val_0_0_fu_384: src_kernel_win_0_val_4_0_reg_3455);
assign sel_tmp42_fu_1656_p2 = (locy_1_t_fu_1638_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp43_fu_1662_p3 = ((sel_tmp42_fu_1656_p2)? right_border_buf_0_val_2_0_reg_3435: sel_tmp41_fu_1649_p3);
assign sel_tmp44_fu_1669_p2 = (locy_1_t_fu_1638_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp45_fu_1675_p3 = ((sel_tmp44_fu_1669_p2)? right_border_buf_0_val_1_0_reg_3445: sel_tmp43_fu_1662_p3);
assign sel_tmp46_fu_1682_p2 = (locy_1_t_fu_1638_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp47_fu_1703_p2 = (tmp_97_reg_3288 == tmp_105_reg_3476? 1'b1: 1'b0);
assign sel_tmp48_fu_1707_p3 = ((sel_tmp47_fu_1703_p2)? col_buf_0_val_0_0_fu_384: src_kernel_win_0_val_4_0_reg_3455);
assign sel_tmp49_fu_1714_p2 = (locy_2_t_fu_1696_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp4_fu_1918_p2 = (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp50_fu_1720_p3 = ((sel_tmp49_fu_1714_p2)? right_border_buf_0_val_2_0_reg_3435: sel_tmp48_fu_1707_p3);
assign sel_tmp51_fu_1727_p2 = (locy_2_t_fu_1696_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp52_fu_1733_p3 = ((sel_tmp51_fu_1727_p2)? right_border_buf_0_val_1_0_reg_3445: sel_tmp50_fu_1720_p3);
assign sel_tmp53_fu_1740_p2 = (locy_2_t_fu_1696_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp54_fu_1761_p2 = (tmp_97_reg_3288 == tmp_106_reg_3482? 1'b1: 1'b0);
assign sel_tmp55_fu_1765_p3 = ((sel_tmp54_fu_1761_p2)? col_buf_0_val_0_0_fu_384: src_kernel_win_0_val_4_0_reg_3455);
assign sel_tmp56_fu_1772_p2 = (locy_3_t_fu_1754_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp57_fu_1778_p3 = ((sel_tmp56_fu_1772_p2)? right_border_buf_0_val_2_0_reg_3435: sel_tmp55_fu_1765_p3);
assign sel_tmp58_fu_1785_p2 = (locy_3_t_fu_1754_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp59_fu_1791_p3 = ((sel_tmp58_fu_1785_p2)? right_border_buf_0_val_1_0_reg_3445: sel_tmp57_fu_1778_p3);
assign sel_tmp60_fu_1798_p2 = (locy_3_t_fu_1754_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp61_fu_1226_p2 = (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp62_fu_1239_p2 = (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp63_fu_1252_p2 = (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp64_fu_1403_p2 = (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp65_fu_1265_p2 = (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp66_fu_1416_p2 = (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp67_fu_1429_p2 = (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp68_fu_1442_p2 = (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp6_fu_1931_p2 = (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp_fu_1892_p2 = (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 == ap_const_lv3_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_fu_1630_p3 = ((sel_tmp38_fu_1624_p2)? right_border_buf_0_val_3_0_reg_3425: sel_tmp37_fu_1617_p3);
assign src_kernel_win_0_val_1_0_fu_1688_p3 = ((sel_tmp46_fu_1682_p2)? right_border_buf_0_val_3_0_reg_3425: sel_tmp45_fu_1675_p3);
assign src_kernel_win_0_val_2_0_fu_1746_p3 = ((sel_tmp53_fu_1740_p2)? right_border_buf_0_val_3_0_reg_3425: sel_tmp52_fu_1733_p3);
assign src_kernel_win_0_val_3_0_fu_1804_p3 = ((sel_tmp60_fu_1798_p2)? right_border_buf_0_val_3_0_reg_3425: sel_tmp59_fu_1791_p3);
assign tmp13_fu_2695_p2 = ($signed(tmp14_cast_fu_2691_p1) + $signed(p_Val2_3_3_4_fu_2656_p2));
assign tmp14_cast_fu_2691_p1 = tmp14_fu_2685_p2;
assign tmp14_fu_2685_p2 = ($signed(tmp_320_4_2_cast_fu_2668_p1) + $signed(tmp_320_4_1_cast_fu_2665_p1));
assign tmp15_cast_fu_2713_p1 = tmp15_fu_2707_p2;
assign tmp15_fu_2707_p2 = ($signed(tmp16_fu_2701_p2) + $signed(tmp_320_4_3_cast_fu_2671_p1));
assign tmp16_fu_2701_p2 = ($signed(tmp_320_4_cast_fu_2662_p1) + $signed(tmp_320_4_cast_76_fu_2681_p1));
assign tmp1_cast_fu_2534_p1 = tmp1_reg_3602;
assign tmp1_fu_2415_p2 = ($signed(tmp_320_1_3_cast_cast_fu_2409_p1) + $signed(tmp_320_1_4_cast_cast_fu_2412_p1));
assign tmp2_fu_2648_p2 = ($signed(tmp4_cast_fu_2645_p1) + $signed(tmp3_cast_reg_3627));
assign tmp3_cast_fu_2570_p1 = tmp3_fu_2564_p2;
assign tmp3_fu_2564_p2 = ($signed(p_Val2_3_1_4_fu_2537_p2) + $signed(tmp_320_2_4_cast_cast_fu_2560_p1));
assign tmp4_cast_fu_2645_p1 = tmp4_reg_3632;
assign tmp4_fu_2584_p2 = ($signed(tmp5_cast_fu_2580_p1) + $signed(tmp_320_2_cast_cast_fu_2543_p1));
assign tmp5_cast_fu_2580_p1 = tmp5_fu_2574_p2;
assign tmp5_fu_2574_p2 = ($signed(tmp_320_2_1_cast_cast_fu_2546_p1) + $signed(tmp_320_2_3_cast_cast_fu_2549_p1));
assign tmp6_cast_fu_2653_p1 = ap_reg_ppstg_tmp6_reg_3622_pp0_it8;
assign tmp6_fu_2496_p2 = ($signed(tmp8_cast_fu_2492_p1) + $signed(tmp7_cast_fu_2476_p1));
assign tmp7_cast_fu_2476_p1 = tmp7_fu_2470_p2;
assign tmp7_fu_2470_p2 = ($signed(tmp_320_3_cast_cast_fu_2447_p1) + $signed(tmp_320_3_4_cast_cast_fu_2467_p1));
assign tmp8_cast_fu_2492_p1 = tmp8_fu_2486_p2;
assign tmp8_fu_2486_p2 = ($signed(tmp9_fu_2480_p2) + $signed(tmp_320_3_1_cast_cast_fu_2450_p1));
assign tmp9_fu_2480_p2 = ($signed(tmp_320_3_2_cast_cast_fu_2453_p1) + $signed(tmp_320_3_cast_cast_75_fu_2463_p1));
assign tmp_100_fu_1137_p1 = grp_toThreshold_borderInterpolate_fu_631_ap_return[2:0];
assign tmp_101_fu_1085_p3 = ImagLoc_x_fu_1070_p2[ap_const_lv32_B];
assign tmp_103_fu_1170_p1 = grp_toThreshold_borderInterpolate_fu_647_ap_return[2:0];
assign tmp_104_fu_1174_p1 = grp_toThreshold_borderInterpolate_fu_655_ap_return[2:0];
assign tmp_105_fu_1178_p1 = grp_toThreshold_borderInterpolate_fu_663_ap_return[2:0];
assign tmp_106_fu_1182_p1 = grp_toThreshold_borderInterpolate_fu_671_ap_return[2:0];
assign tmp_107_fu_1141_p1 = grp_toThreshold_borderInterpolate_fu_639_ap_return[2:0];
assign tmp_108_fu_1133_p1 = col_assign_9_2_fu_1128_p2[2:0];
assign tmp_146_cast_fu_797_p1 = tmp_s_fu_791_p2;
assign tmp_147_cast_fu_901_p1 = p_012_0_i_reg_608;
assign tmp_150_cast9_fu_1034_p1 = p_025_0_i_reg_619;
assign tmp_320_0_1_cast_fu_2182_p1 = p_Val2_0_1_reg_3517;
assign tmp_320_0_2_cast_fu_2195_p1 = p_Val2_0_2_reg_3522;
assign tmp_320_0_3_cast_cast_fu_2212_p1 = p_Val2_0_3_fu_2207_p2;
assign tmp_320_0_4_cast_cast_fu_2346_p1 = p_Val2_0_4_reg_3557;
assign tmp_320_0_cast_fu_2178_p1 = $signed(p_Val2_s_fu_2172_p2);
assign tmp_320_1_1_cast_cast_fu_2381_p1 = $signed(p_Val2_113_1_fu_2375_p2);
assign tmp_320_1_2_cast_cast_fu_2399_p1 = p_Val2_113_2_fu_2394_p2;
assign tmp_320_1_3_cast_cast_fu_2409_p1 = p_Val2_113_3_reg_3567;
assign tmp_320_1_4_cast_cast_fu_2412_p1 = p_Val2_113_4_reg_3572;
assign tmp_320_2_1_cast_cast_fu_2546_p1 = p_Val2_2_1_reg_3612;
assign tmp_320_2_3_cast_cast_fu_2549_p1 = p_Val2_2_3_reg_3617;
assign tmp_320_2_4_cast_cast_fu_2560_p1 = p_Val2_2_4_fu_2555_p2;
assign tmp_320_2_cast_cast_fu_2543_p1 = p_Val2_2_reg_3607;
assign tmp_320_3_1_cast_cast_fu_2450_p1 = p_Val2_314_1_reg_3582;
assign tmp_320_3_2_cast_cast_fu_2453_p1 = p_Val2_314_2_reg_3587;
assign tmp_320_3_4_cast_cast_fu_2467_p1 = p_Val2_314_4_reg_3592;
assign tmp_320_3_cast_cast_75_fu_2463_p1 = p_Val2_314_3_fu_2456_p3;
assign tmp_320_3_cast_cast_fu_2447_p1 = p_Val2_1_reg_3577;
assign tmp_320_4_1_cast_fu_2665_p1 = p_Val2_4_1_reg_3642;
assign tmp_320_4_2_cast_fu_2668_p1 = p_Val2_4_2_reg_3647;
assign tmp_320_4_3_cast_fu_2671_p1 = p_Val2_4_3_reg_3652;
assign tmp_320_4_cast_76_fu_2681_p1 = p_Val2_4_4_fu_2674_p3;
assign tmp_320_4_cast_fu_2662_p1 = p_Val2_4_reg_3637;
assign tmp_70_fu_905_p2 = (p_012_0_i_reg_608 < heightloop_reg_3118? 1'b1: 1'b0);
assign tmp_71_fu_916_p2 = (p_012_0_i_reg_608 > ap_const_lv11_8? 1'b1: 1'b0);
assign tmp_72_fu_928_p2 = ($signed(ImagLoc_y_fu_922_p2) < $signed(12'b111111111110)? 1'b1: 1'b0);
assign tmp_73_fu_950_p2 = ($signed(ImagLoc_y_fu_922_p2) < $signed(ref_cast_reg_3149)? 1'b1: 1'b0);
assign tmp_74_fu_1038_p2 = (p_025_0_i_reg_619 < widthloop_reg_3123? 1'b1: 1'b0);
assign tmp_76_fu_1148_p1 = $unsigned(x_2_fu_1145_p1);
assign tmp_77_fu_1099_p2 = ($signed(ImagLoc_x_fu_1070_p2) < $signed(p_src_cols_V_read)? 1'b1: 1'b0);
assign tmp_78_fu_1118_p2 = ($signed(ImagLoc_x_fu_1070_p2) < $signed(tmp_146_cast_reg_3128)? 1'b1: 1'b0);
assign tmp_88_fu_771_p1 = p_src_rows_V_read[10:0];
assign tmp_89_fu_775_p1 = p_src_cols_V_read[10:0];
assign tmp_91_fu_807_p1 = p_neg228_i_fu_801_p2[2:0];
assign tmp_94_fu_934_p4 = {{ImagLoc_y_fu_922_p2[ap_const_lv32_B : ap_const_lv32_2]}};
assign tmp_96_fu_976_p1 = p_i_fu_969_p3[2:0];
assign tmp_97_fu_994_p1 = p_i_fu_969_p3[2:0];
assign tmp_98_fu_1049_p4 = {{p_025_0_i_reg_619[ap_const_lv32_A : ap_const_lv32_2]}};
assign tmp_99_fu_1076_p1 = ImagLoc_x_fu_1070_p2[2:0];
assign tmp_i_i_77_fu_2769_p2 = (isneg_reg_3657 | overflow_fu_2755_p2);
assign tmp_i_i_fu_2745_p2 = (isneg_reg_3657 ^ ap_const_lv1_1);
assign tmp_s_fu_791_p2 = ($signed(tmp_89_fu_775_p1) + $signed(ap_const_lv11_7FB));
assign widthloop_fu_785_p2 = (tmp_89_fu_775_p1 + ap_const_lv11_4);
assign x_2_fu_1145_p1 = $signed(x_reg_3363);
assign y_2_1_cast_cast_fu_1004_p1 = $signed(y_2_1_fu_998_p2);
assign y_2_1_fu_998_p2 = ($signed(tmp_147_cast_fu_901_p1) + $signed(ap_const_lv12_FF7));
assign y_2_2_cast_cast_fu_1014_p1 = $signed(y_2_2_fu_1008_p2);
assign y_2_2_fu_1008_p2 = ($signed(tmp_147_cast_fu_901_p1) + $signed(ap_const_lv12_FF6));
assign y_2_3_cast_cast_fu_1024_p1 = $signed(y_2_3_fu_1018_p2);
assign y_2_3_fu_1018_p2 = ($signed(tmp_147_cast_fu_901_p1) + $signed(ap_const_lv12_FF5));
assign y_2_cast_cast_fu_990_p1 = $signed(y_2_fu_984_p2);
assign y_2_fu_984_p2 = ($signed(tmp_147_cast_fu_901_p1) + $signed(ap_const_lv12_FF8));
always @ (posedge ap_clk)
begin
    tmp_146_cast_reg_3128[11] <= 1'b0;
    ref_cast_reg_3149[11] <= 1'b0;
    ImagLoc_y_cast_cast_reg_3278[12] <= 1'b0;
end



endmodule //toThreshold_Filter2D_1

