QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 02:57:03 on Jul 02,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/corner_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 02:57:03 on Jul 02,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading E:/questaSim/main/tcl/vsim/pref.tcl

 10.6c

 vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=corner_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/corner_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/corner_test_c.ucdb; run -all; quit -f;" 
 Start time: 02:57:05 on Jul 02,2025
 ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
 //  Questa Sim-64
 //  Version 10.6c win64 Jul 26 2017
 //
 //  Copyright 1991-2017 Mentor Graphics Corporation
 //  All Rights Reserved.
 //
 //  QuestaSim and its associated documentation contain trade
 //  secrets and commercial or financial information that are the property of
 //  Mentor Graphics Corporation and are privileged, confidential,
 //  and exempt from disclosure under the Freedom of Information Act,
 //  5 U.S.C. Section 552. Furthermore, this information
 //  is prohibited from disclosure under the Trade Secrets Act,
 //  18 U.S.C. Section 1905.
 //
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
 Loading sv_std.std
 Loading work.cache_pkg
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
 Loading work.cache_if
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
 Loading mtiUvm.uvm_pkg
 Loading work.cache_units_pkg
 Loading work.cache_tests_pkg
 Loading work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
 Loading work.cache_mem_sv_unit
 Loading work.cache_mem
 Loading mtiUvm.questa_uvm_pkg
 Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
 ** Warning: (vsim-8634) Code was not compiled with coverage options.
 Sv_Seed = 1258791914
  coverage save -onexit cov_metrics/corner_test_c.ucdb
  run -all
 ----------------------------------------------------------------
 UVM-1.1d
 (C) 2007-2013 Mentor Graphics Corporation
 (C) 2007-2013 Cadence Design Systems, Inc.
 (C) 2006-2013 Synopsys, Inc.
 (C) 2011-2013 Cypress Semiconductor Corp.
 ----------------------------------------------------------------
 
   ***********       IMPORTANT RELEASE NOTES         ************
 
   You are using a version of the UVM library that has been compiled
   with `UVM_NO_DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
 
   You are using a version of the UVM library that has been compiled
   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
   See http://www.eda.org/svdb/view.php?id=3770 for more details.
 
       (Specify +UVM_NO_RELNOTES to turn off this notice)
 
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(394): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(506): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(533): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(534): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(535): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(536): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(543): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(544): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(715): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(735): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 hello from cache_mem_tb
 UVM_INFO @ 0: reporter [RNTST] Running test corner_test_c...
 ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(522): No condition is true in the unique/priority if/case statement.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(512): No condition is true in the unique/priority if/case statement.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-3881) ../lib/units/cache_cov_cdreq.svh(121): Sign-and-Width conversion applied in bin 'CB_WAY' for Coverpoint 'CP_WAY_COV'. Value '4' changed to '3 (maximum)' value.
    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
 ** Warning: (vsim-3882) ../lib/units/cache_cov_cdreq.svh(121): Out of bounds value range in bin 'CB_WAY' for Coverpoint 'CP_WAY_COV' converted to nearest valid bounded range of [0:3].
    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
 UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
 ----------------------------------------------------------------
 Name                       Type                      Size  Value
 ----------------------------------------------------------------
 uvm_test_top               corner_test_c             -     @471 
   env                      cache_env_c               -     @478 
     agt                    cache_agt_c               -     @486 
       drv                  cache_drv_c               -     @633 
         req_port           uvm_blocking_put_port     -     @671 
         rsp_imp            uvm_nonblocking_put_imp   -     @679 
         rsp_port           uvm_analysis_port         -     @648 
         seq_item_port      uvm_seq_item_pull_port    -     @640 
       drv_bfm              cache_drv_bfm_c           -     @656 
         req_imp            uvm_blocking_put_imp      -     @688 
         rsp_port           uvm_nonblocking_put_port  -     @696 
       mon                  cache_mon_c               -     @663 
         lookup_a_imp       uvm_analysis_imp          -     @721 
         txn_ap             uvm_analysis_port         -     @713 
         xfr_ap             uvm_analysis_port         -     @705 
       sqr                  cache_seqr_c              -     @524 
         rsp_export         uvm_analysis_export       -     @531 
         seq_item_export    uvm_seq_item_pull_imp     -     @625 
         arbitration_queue  array                     0     -    
         lock_queue         array                     0     -    
         num_last_reqs      integral                  32    'd1  
         num_last_rsps      integral                  32    'd1  
     cov                    cache_cov_c               -     @500 
       cov_cdreq            cache_cov_cdreq_c         -     @734 
         txn_a_imp          uvm_analysis_imp          -     @748 
       cov_sureq            cache_cov_sureq_c         -     @741 
         txn_a_imp          uvm_analysis_imp          -     @756 
       txn_a_imp            uvm_analysis_imp          -     @507 
       txn_ap               uvm_analysis_port         -     @515 
     sb                     cache_sb_c                -     @493 
       cache                cache_model_c             -     @781 
       m_lookup_ap          uvm_analysis_port         -     @773 
       m_xfr_a_imp          uvm_analysis_imp          -     @765 
 ----------------------------------------------------------------
 
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(506): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(533): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(534): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(535): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(536): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(543): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(544): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [corner_test_c] Start test
 UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
 UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
 UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 70: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=FILL_INV_BLK  ST=INVALID
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 130: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 130: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 140: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 140: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=INVALID(remain)  TAG=0x0(remain)  DATA=0x0(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 140: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 160: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 160: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x7eba764a2889e8cbf9193c4179297907db22e5e120ab7e6afbdb67b1ef1911f1252a4d38ebf8ef2b0bda94b4104ad1f749e4d67c2c1657e6cf020cedc2781e97  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 160: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=FILL_INV_BLK  ST=INVALID
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 200: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 200: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x7eba764a2889e8cbf9193c4179297907db22e5e120ab7e6afbdb67b1ef1911f1252a4d38ebf8ef2b0bda94b4104ad1f749e4d67c2c1657e6cf020cedc2781e97  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 210: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 210: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=INVALID(remain)  TAG=0x0(remain)  DATA=0x0(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 210: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 230: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 230: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 250: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 300: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 340: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 340: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  cursp_rsp=CURSP_OKAY  cursp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 350: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 350: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 350: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 370: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 370: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xd6c4009ab8e77a6487ecda7cd39b103b532075fde5bb7feff648de25b4c2490e8b6bfed521ff68622d6cb290d941d580f3d05594d7dab31f35544e509fe36f3  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 370: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 400: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 400: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xd6c4009ab8e77a6487ecda7cd39b103b532075fde5bb7feff648de25b4c2490e8b6bfed521ff68622d6cb290d941d580f3d05594d7dab31f35544e509fe36f3  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 410: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 410: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 410: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 430: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 430: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 430: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 460: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(89) @ 460: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 470: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 470: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: EXCLUSIVE(remain)  TAG: 0x4(remain)  DATA: 0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 470: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 490: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 490: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 530: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(89) @ 530: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 540: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 540: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 540: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 560: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 560: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x264d9543f4c051801cafa527fdeca6931f172b315ff21b39bdf72d648adc191e81676925dc51709a97732f3d16dee8e984b1964664c3f30d2e1cabd911ebdd02  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 560: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=SHARED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 620: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 620: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x264d9543f4c051801cafa527fdeca6931f172b315ff21b39bdf72d648adc191e81676925dc51709a97732f3d16dee8e984b1964664c3f30d2e1cabd911ebdd02  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 630: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 630: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 630: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 650: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 650: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 670: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 740: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 760: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 760: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 770: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 770: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 770: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 790: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 790: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 790: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_RD  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 840: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 840: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 850: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 850: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 850: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 870: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 870: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 870: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_RFO  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 890: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 890: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 900: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 900: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 920: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 920: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 920: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 980: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(89) @ 980: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 990: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 990: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: MIGRATED(remain)  TAG: 0x4(remain)  DATA: 0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 990: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1010: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1010: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1040: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1040: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1050: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae <-- 0x7f44057aaea767326c3eb30dae008eb3992193e01f3dad6960c6a69e352d46b3d5f9d574c287d0f580a5fdba87593c972b74a8bf203b198af5efb122d62765c9  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1050: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1070: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1070: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x68895a86d847b89e89ee9b1b1cf43762a2299f76666f6a1ce37abf6c38f7eed2f53889ef6521c429ed4c06146b6070c9fef099b7c306b3fefefc146a66d88994  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 1070: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1090: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1090: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x68895a86d847b89e89ee9b1b1cf43762a2299f76666f6a1ce37abf6c38f7eed2f53889ef6521c429ed4c06146b6070c9fef099b7c306b3fefefc146a66d88994  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1100: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1100: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1100: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 1120: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 1120: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 1120: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 1160: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(89) @ 1160: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1170: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 1170: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: MODIFIED(remain)  TAG: 0x4(remain)  DATA: 0x3ff914c2d707add15e83f87810129276e870407e99de6a7a5144b234adf420fd00cb7e6b131f01ca18f4fc0c655362084ac59a47b9a9132c880b8a91dca003ae(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 1170: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1190: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1190: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x2  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1210: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x2  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1280: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1300: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1300: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x2  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x2  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e  cursp_rsp=CURSP_OKAY  cursp_data=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1310: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1310: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1310: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1330: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1330: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x102  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1380: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x102  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1420: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x1a0e7c09223b51e03bb363ea17fc40744456e9332a4b83c456b10ec476226f4b9fbcb834d936149d5d0c4fb8e074f7756f4deea19e74b51d5c8105088dca36b7  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1460: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0e7c09223b51e03bb363ea17fc40744456e9332a4b83c456b10ec476226f4b9fbcb834d936149d5d0c4fb8e074f7756f4deea19e74b51d5c8105088dca36b7  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1460: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x102  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x102  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x1a0e7c09223b51e03bb363ea17fc40744456e9332a4b83c456b10ec476226f4b9fbcb834d936149d5d0c4fb8e074f7756f4deea19e74b51d5c8105088dca36b7  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0e7c09223b51e03bb363ea17fc40744456e9332a4b83c456b10ec476226f4b9fbcb834d936149d5d0c4fb8e074f7756f4deea19e74b51d5c8105088dca36b7  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1470: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1470: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0x1a0e7c09223b51e03bb363ea17fc40744456e9332a4b83c456b10ec476226f4b9fbcb834d936149d5d0c4fb8e074f7756f4deea19e74b51d5c8105088dca36b7 <-- 0x0  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1470: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1490: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1490: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x202  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1510: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x202  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1560: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xedb0f474ab337de09468ca93d351edbd1c8b84b22a8fb31af81a3b73c3e16915e9388db93ea781c2aac9051083843508e52d3cb3a50903e6c8d3d96131b904e3  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1630: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xedb0f474ab337de09468ca93d351edbd1c8b84b22a8fb31af81a3b73c3e16915e9388db93ea781c2aac9051083843508e52d3cb3a50903e6c8d3d96131b904e3  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1630: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x202  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x202  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xedb0f474ab337de09468ca93d351edbd1c8b84b22a8fb31af81a3b73c3e16915e9388db93ea781c2aac9051083843508e52d3cb3a50903e6c8d3d96131b904e3  cursp_rsp=CURSP_OKAY  cursp_data=0xedb0f474ab337de09468ca93d351edbd1c8b84b22a8fb31af81a3b73c3e16915e9388db93ea781c2aac9051083843508e52d3cb3a50903e6c8d3d96131b904e3  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1640: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1640: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0xedb0f474ab337de09468ca93d351edbd1c8b84b22a8fb31af81a3b73c3e16915e9388db93ea781c2aac9051083843508e52d3cb3a50903e6c8d3d96131b904e3 <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1640: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1660: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1660: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x302  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1700: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x302  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1750: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x7ee9ccd1790673b7c89f4d5efd96fe9ed3275fc1c44e3756bcdba50b784080de5e4f2d4f20320aa90c9218b4a33ad4387f042647b52085cc01cd3f723d6cadc  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7ee9ccd1790673b7c89f4d5efd96fe9ed3275fc1c44e3756bcdba50b784080de5e4f2d4f20320aa90c9218b4a33ad4387f042647b52085cc01cd3f723d6cadc  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x302  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x302  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x7ee9ccd1790673b7c89f4d5efd96fe9ed3275fc1c44e3756bcdba50b784080de5e4f2d4f20320aa90c9218b4a33ad4387f042647b52085cc01cd3f723d6cadc  cursp_rsp=CURSP_OKAY  cursp_data=0x7ee9ccd1790673b7c89f4d5efd96fe9ed3275fc1c44e3756bcdba50b784080de5e4f2d4f20320aa90c9218b4a33ad4387f042647b52085cc01cd3f723d6cadc  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x7ee9ccd1790673b7c89f4d5efd96fe9ed3275fc1c44e3756bcdba50b784080de5e4f2d4f20320aa90c9218b4a33ad4387f042647b52085cc01cd3f723d6cadc <-- 0x0  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1830: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x402  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x2  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 1850: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=EVICT_BLK  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1890: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1890: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x2  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x402  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1900: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1900: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1920: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1920: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x502  DAT=0xcc7ecf01911f7eb1f268daca2323a6f9e447a26be9ac4b70440598cd17fee9431c263542335779fbc97b714f8661ede30234cacd2428c42ef02491f7a85b5d35  Lookup=EVICT_BLK  Access to: IDX=0x2  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 1920: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=EVICT_BLK  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1990: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(145) @ 1990: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x2  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x502  cdreq_data=0xcc7ecf01911f7eb1f268daca2323a6f9e447a26be9ac4b70440598cd17fee9431c263542335779fbc97b714f8661ede30234cacd2428c42ef02491f7a85b5d35  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2000: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2000: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0x21aa4884d0e1389ed84500b577fac106d90e62278658bcbb9f685d3442107ee61139858088cdd211fba7665f253242d07a0cdf35e9cf1b3e616cb8812660c24e(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2000: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO .\\tests\cache_base_test.svh(72) @ 2045: uvm_test_top [corner_test_c] Complete test
 UVM_INFO ../lib/units/cache_sb_base.svh(178) @ 2045: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(166) @ 2045: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_MESI_COV=59.761905
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(167) @ 2045: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_CORNER_CASE_COV=100.000000
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(168) @ 2045: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_BLK_COV=33.756510
 UVM_INFO ../lib/units/cache_cov_sureq.svh(109) @ 2045: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] CG_SUREQ_MESI_COV=23.125000
 UVM_INFO ../lib/units/cache_cov_sureq.svh(110) @ 2045: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] CG_SUREQ_CONER_CASE_COV=100.000000
 
 --- UVM Report Summary ---
 
 ** Report counts by severity
 UVM_INFO :  167
 UVM_WARNING :   12
 UVM_ERROR :    0
 UVM_FATAL :    0
 ** Report counts by id
 [CACHE]     1
 [CDREQ_CORNER]     9
 [COV_CDREQ]    19
 [COV_SUREQ]     6
 [PASS_CDREQ]    16
 [PASS_SUREQ]     4
 [Questa UVM]     2
 [REC_CDREQ]    16
 [REC_SUREQ]     4
 [RNTST]     1
 [SB]    95
 [SUREQ_CORNER]     3
 [UVMTOP]     1
 [corner_test_c]     2
 ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
    Time: 2045 ns  Iteration: 97  Instance: /cache_mem_tb_top
 Saving coverage database on exit...
 End time: 02:57:11 on Jul 02,2025, Elapsed time: 0:00:06
 Errors: 0, Warnings: 69
