

================================================================
== Vivado HLS Report for 'polyt1_unpack'
================================================================
* Date:           Wed Mar 27 17:16:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.989|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  193|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  192|  192|         6|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_offset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %a_offset)"   --->   Operation 8 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %r_coeffs_offset)"   --->   Operation 9 'read' 'r_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "br label %1" [poly.c:490]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 7.98>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_17, %2 ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast9 = zext i6 %i to i9" [poly.c:490]   --->   Operation 12 'zext' 'i_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -32" [poly.c:490]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.60ns)   --->   "%i_17 = add i6 %i, 1" [poly.c:490]   --->   Operation 15 'add' 'i_17' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [poly.c:490]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i6 %i to i5" [poly.c:490]   --->   Operation 17 'trunc' 'tmp_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_65, i3 0)" [poly.c:491]   --->   Operation 18 'bitconcatenate' 'p_shl' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl_cast7 = zext i8 %p_shl to i9" [poly.c:491]   --->   Operation 19 'zext' 'p_shl_cast7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.71ns)   --->   "%tmp_s = add i9 %p_shl_cast7, %i_cast9" [poly.c:491]   --->   Operation 20 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i9 %tmp_s to i11" [poly.c:491]   --->   Operation 21 'zext' 'tmp_36_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "%sum = add i11 %a_offset_read, %tmp_36_cast" [poly.c:491]   --->   Operation 22 'add' 'sum' <Predicate = (!tmp)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sum_cast = zext i11 %sum to i64" [poly.c:491]   --->   Operation 23 'zext' 'sum_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1472 x i8]* %a, i64 0, i64 %sum_cast" [poly.c:491]   --->   Operation 24 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [poly.c:491]   --->   Operation 25 'load' 'a_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%tmp_35 = add i9 1, %tmp_s" [poly.c:491]   --->   Operation 26 'add' 'tmp_35' <Predicate = (!tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i9 %tmp_35 to i11" [poly.c:491]   --->   Operation 27 'zext' 'tmp_38_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%sum2 = add i11 %a_offset_read, %tmp_38_cast" [poly.c:491]   --->   Operation 28 'add' 'sum2' <Predicate = (!tmp)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sum2_cast = zext i11 %sum2 to i64" [poly.c:491]   --->   Operation 29 'zext' 'sum2_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum2_cast" [poly.c:491]   --->   Operation 30 'getelementptr' 'a_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [poly.c:491]   --->   Operation 31 'load' 'a_load_1' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [poly.c:500]   --->   Operation 32 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.27>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [poly.c:491]   --->   Operation 33 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [poly.c:491]   --->   Operation 34 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i8 %a_load_1 to i1" [poly.c:491]   --->   Operation 35 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_66, i8 %a_load)" [poly.c:491]   --->   Operation 36 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_36 = zext i9 %tmp_9 to i32" [poly.c:491]   --->   Operation 37 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i5.i3(i3 %r_coeffs_offset_read, i5 %tmp_65, i3 0)" [poly.c:490]   --->   Operation 38 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_68 = zext i11 %tmp_67 to i64" [poly.c:491]   --->   Operation 39 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_68" [poly.c:491]   --->   Operation 40 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.77ns)   --->   "store i32 %tmp_36, i32* %r_coeffs_addr, align 4" [poly.c:491]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_37 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_1, i32 1, i32 7)" [poly.c:492]   --->   Operation 42 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%tmp_38 = add i9 2, %tmp_s" [poly.c:492]   --->   Operation 43 'add' 'tmp_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i9 %tmp_38 to i11" [poly.c:492]   --->   Operation 44 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "%sum3 = add i11 %a_offset_read, %tmp_44_cast" [poly.c:492]   --->   Operation 45 'add' 'sum3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sum3_cast = zext i11 %sum3 to i64" [poly.c:492]   --->   Operation 46 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum3_cast" [poly.c:492]   --->   Operation 47 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [poly.c:492]   --->   Operation 48 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%tmp_42 = add i9 3, %tmp_s" [poly.c:493]   --->   Operation 49 'add' 'tmp_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i9 %tmp_42 to i11" [poly.c:493]   --->   Operation 50 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "%sum4 = add i11 %a_offset_read, %tmp_53_cast" [poly.c:493]   --->   Operation 51 'add' 'sum4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sum4_cast = zext i11 %sum4 to i64" [poly.c:493]   --->   Operation 52 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum4_cast" [poly.c:493]   --->   Operation 53 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [poly.c:493]   --->   Operation 54 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 55 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [poly.c:492]   --->   Operation 55 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i8 %a_load_2 to i2" [poly.c:492]   --->   Operation 56 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_39 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_69, i7 %tmp_37)" [poly.c:492]   --->   Operation 57 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i9 %tmp_39 to i32" [poly.c:492]   --->   Operation 58 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_40 = or i8 %p_shl, 1" [poly.c:492]   --->   Operation 59 'or' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_40)" [poly.c:492]   --->   Operation 60 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_71 = zext i11 %tmp_70 to i64" [poly.c:492]   --->   Operation 61 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_71" [poly.c:492]   --->   Operation 62 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.77ns)   --->   "store i32 %tmp_48_cast, i32* %r_coeffs_addr_1, align 4" [poly.c:492]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_2, i32 2, i32 7)" [poly.c:493]   --->   Operation 64 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [poly.c:493]   --->   Operation 65 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i8 %a_load_3 to i3" [poly.c:493]   --->   Operation 66 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_43 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_72, i6 %tmp_41)" [poly.c:493]   --->   Operation 67 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i9 %tmp_43 to i32" [poly.c:493]   --->   Operation 68 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_44 = or i8 %p_shl, 2" [poly.c:493]   --->   Operation 69 'or' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_73 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_44)" [poly.c:493]   --->   Operation 70 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_74 = zext i11 %tmp_73 to i64" [poly.c:493]   --->   Operation 71 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_74" [poly.c:493]   --->   Operation 72 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.77ns)   --->   "store i32 %tmp_57_cast, i32* %r_coeffs_addr_2, align 4" [poly.c:493]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_45 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_3, i32 3, i32 7)" [poly.c:494]   --->   Operation 74 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.73ns)   --->   "%tmp_46 = add i9 4, %tmp_s" [poly.c:494]   --->   Operation 75 'add' 'tmp_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i9 %tmp_46 to i11" [poly.c:494]   --->   Operation 76 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "%sum5 = add i11 %a_offset_read, %tmp_62_cast" [poly.c:494]   --->   Operation 77 'add' 'sum5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sum5_cast = zext i11 %sum5 to i64" [poly.c:494]   --->   Operation 78 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum5_cast" [poly.c:494]   --->   Operation 79 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [poly.c:494]   --->   Operation 80 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%tmp_50 = add i9 5, %tmp_s" [poly.c:495]   --->   Operation 81 'add' 'tmp_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i9 %tmp_50 to i11" [poly.c:495]   --->   Operation 82 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "%sum6 = add i11 %a_offset_read, %tmp_71_cast" [poly.c:495]   --->   Operation 83 'add' 'sum6' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sum6_cast = zext i11 %sum6 to i64" [poly.c:495]   --->   Operation 84 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum6_cast" [poly.c:495]   --->   Operation 85 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [poly.c:495]   --->   Operation 86 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 87 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [poly.c:494]   --->   Operation 87 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i8 %a_load_4 to i4" [poly.c:494]   --->   Operation 88 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_47 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_75, i5 %tmp_45)" [poly.c:494]   --->   Operation 89 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i9 %tmp_47 to i32" [poly.c:494]   --->   Operation 90 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_48 = or i8 %p_shl, 3" [poly.c:494]   --->   Operation 91 'or' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_76 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_48)" [poly.c:494]   --->   Operation 92 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_77 = zext i11 %tmp_76 to i64" [poly.c:494]   --->   Operation 93 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_77" [poly.c:494]   --->   Operation 94 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.77ns)   --->   "store i32 %tmp_66_cast, i32* %r_coeffs_addr_3, align 4" [poly.c:494]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_4, i32 4, i32 7)" [poly.c:495]   --->   Operation 96 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [poly.c:495]   --->   Operation 97 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i8 %a_load_5 to i5" [poly.c:495]   --->   Operation 98 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_51 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_78, i4 %tmp_49)" [poly.c:495]   --->   Operation 99 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i9 %tmp_51 to i32" [poly.c:495]   --->   Operation 100 'zext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_52 = or i8 %p_shl, 4" [poly.c:495]   --->   Operation 101 'or' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_79 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_52)" [poly.c:495]   --->   Operation 102 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_80 = zext i11 %tmp_79 to i64" [poly.c:495]   --->   Operation 103 'zext' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_80" [poly.c:495]   --->   Operation 104 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.77ns)   --->   "store i32 %tmp_75_cast, i32* %r_coeffs_addr_4, align 4" [poly.c:495]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_5, i32 5, i32 7)" [poly.c:496]   --->   Operation 106 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.73ns)   --->   "%tmp_54 = add i9 6, %tmp_s" [poly.c:496]   --->   Operation 107 'add' 'tmp_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i9 %tmp_54 to i11" [poly.c:496]   --->   Operation 108 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "%sum7 = add i11 %a_offset_read, %tmp_80_cast" [poly.c:496]   --->   Operation 109 'add' 'sum7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sum7_cast = zext i11 %sum7 to i64" [poly.c:496]   --->   Operation 110 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum7_cast" [poly.c:496]   --->   Operation 111 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [poly.c:496]   --->   Operation 112 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 113 [1/1] (1.73ns)   --->   "%tmp_58 = add i9 7, %tmp_s" [poly.c:497]   --->   Operation 113 'add' 'tmp_58' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i9 %tmp_58 to i11" [poly.c:497]   --->   Operation 114 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "%sum8 = add i11 %a_offset_read, %tmp_89_cast" [poly.c:497]   --->   Operation 115 'add' 'sum8' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sum8_cast = zext i11 %sum8 to i64" [poly.c:497]   --->   Operation 116 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum8_cast" [poly.c:497]   --->   Operation 117 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [poly.c:497]   --->   Operation 118 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_5 : Operation 119 [1/1] (1.73ns)   --->   "%tmp_62 = add i9 8, %tmp_s" [poly.c:498]   --->   Operation 119 'add' 'tmp_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i9 %tmp_62 to i11" [poly.c:498]   --->   Operation 120 'zext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.76ns)   --->   "%sum9 = add i11 %a_offset_read, %tmp_98_cast" [poly.c:498]   --->   Operation 121 'add' 'sum9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 122 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [poly.c:496]   --->   Operation 122 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i8 %a_load_6 to i6" [poly.c:496]   --->   Operation 123 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_81, i3 %tmp_53)" [poly.c:496]   --->   Operation 124 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i9 %tmp_55 to i32" [poly.c:496]   --->   Operation 125 'zext' 'tmp_84_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_56 = or i8 %p_shl, 5" [poly.c:496]   --->   Operation 126 'or' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_82 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_56)" [poly.c:496]   --->   Operation 127 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_83 = zext i11 %tmp_82 to i64" [poly.c:496]   --->   Operation 128 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_83" [poly.c:496]   --->   Operation 129 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.77ns)   --->   "store i32 %tmp_84_cast, i32* %r_coeffs_addr_5, align 4" [poly.c:496]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_6, i32 6, i32 7)" [poly.c:497]   --->   Operation 131 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [poly.c:497]   --->   Operation 132 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i8 %a_load_7 to i7" [poly.c:497]   --->   Operation 133 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_59 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_84, i2 %tmp_57)" [poly.c:497]   --->   Operation 134 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i9 %tmp_59 to i32" [poly.c:497]   --->   Operation 135 'zext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_60 = or i8 %p_shl, 6" [poly.c:497]   --->   Operation 136 'or' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_85 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_60)" [poly.c:497]   --->   Operation 137 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_86 = zext i11 %tmp_85 to i64" [poly.c:497]   --->   Operation 138 'zext' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_86" [poly.c:497]   --->   Operation 139 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.77ns)   --->   "store i32 %tmp_93_cast, i32* %r_coeffs_addr_6, align 4" [poly.c:497]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_7, i32 7)" [poly.c:498]   --->   Operation 141 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sum9_cast = zext i11 %sum9 to i64" [poly.c:498]   --->   Operation 142 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1472 x i8]* %a, i64 0, i64 %sum9_cast" [poly.c:498]   --->   Operation 143 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [poly.c:498]   --->   Operation 144 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 145 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [poly.c:498]   --->   Operation 145 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_8, i1 %tmp_87)" [poly.c:498]   --->   Operation 146 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i9 %tmp_63 to i32" [poly.c:498]   --->   Operation 147 'zext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_64 = or i8 %p_shl, 7" [poly.c:498]   --->   Operation 148 'or' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_88 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %tmp_64)" [poly.c:498]   --->   Operation 149 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_89 = zext i11 %tmp_88 to i64" [poly.c:498]   --->   Operation 150 'zext' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [1280 x i32]* %r_coeffs, i64 0, i64 %tmp_89" [poly.c:498]   --->   Operation 151 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.77ns)   --->   "store i32 %tmp_101_cast, i32* %r_coeffs_addr_7, align 4" [poly.c:498]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %1" [poly.c:490]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:490) [9]  (1.35 ns)

 <State 2>: 7.99ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:490) [9]  (0 ns)
	'add' operation ('tmp_s', poly.c:491) [19]  (1.72 ns)
	'add' operation ('tmp_35', poly.c:491) [25]  (1.73 ns)
	'add' operation ('sum2', poly.c:491) [27]  (1.76 ns)
	'getelementptr' operation ('a_addr_1', poly.c:491) [29]  (0 ns)
	'load' operation ('a_load_1', poly.c:491) on array 'a' [30]  (2.77 ns)

 <State 3>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_38', poly.c:492) [39]  (1.73 ns)
	'add' operation ('sum3', poly.c:492) [41]  (1.76 ns)
	'getelementptr' operation ('a_addr_2', poly.c:492) [43]  (0 ns)
	'load' operation ('a_load_2', poly.c:492) on array 'a' [44]  (2.77 ns)

 <State 4>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_46', poly.c:494) [69]  (1.73 ns)
	'add' operation ('sum5', poly.c:494) [71]  (1.76 ns)
	'getelementptr' operation ('a_addr_4', poly.c:494) [73]  (0 ns)
	'load' operation ('a_load_4', poly.c:494) on array 'a' [74]  (2.77 ns)

 <State 5>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_54', poly.c:496) [99]  (1.73 ns)
	'add' operation ('sum7', poly.c:496) [101]  (1.76 ns)
	'getelementptr' operation ('a_addr_6', poly.c:496) [103]  (0 ns)
	'load' operation ('a_load_6', poly.c:496) on array 'a' [104]  (2.77 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_6', poly.c:496) on array 'a' [104]  (2.77 ns)
	'store' operation (poly.c:496) of variable 'tmp_84_cast', poly.c:496 on array 'r_coeffs' [112]  (2.77 ns)

 <State 7>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_8', poly.c:498) on array 'a' [134]  (2.77 ns)
	'store' operation (poly.c:498) of variable 'tmp_101_cast', poly.c:498 on array 'r_coeffs' [141]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
