;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_Col1
Pin_Col1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_Col1__0__MASK EQU 0x40
Pin_Col1__0__PC EQU CYREG_PRT2_PC6
Pin_Col1__0__PORT EQU 2
Pin_Col1__0__SHIFT EQU 6
Pin_Col1__AG EQU CYREG_PRT2_AG
Pin_Col1__AMUX EQU CYREG_PRT2_AMUX
Pin_Col1__BIE EQU CYREG_PRT2_BIE
Pin_Col1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col1__BYP EQU CYREG_PRT2_BYP
Pin_Col1__CTL EQU CYREG_PRT2_CTL
Pin_Col1__DM0 EQU CYREG_PRT2_DM0
Pin_Col1__DM1 EQU CYREG_PRT2_DM1
Pin_Col1__DM2 EQU CYREG_PRT2_DM2
Pin_Col1__DR EQU CYREG_PRT2_DR
Pin_Col1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col1__MASK EQU 0x40
Pin_Col1__PORT EQU 2
Pin_Col1__PRT EQU CYREG_PRT2_PRT
Pin_Col1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col1__PS EQU CYREG_PRT2_PS
Pin_Col1__SHIFT EQU 6
Pin_Col1__SLW EQU CYREG_PRT2_SLW

; Pin_Col2
Pin_Col2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_Col2__0__MASK EQU 0x08
Pin_Col2__0__PC EQU CYREG_PRT2_PC3
Pin_Col2__0__PORT EQU 2
Pin_Col2__0__SHIFT EQU 3
Pin_Col2__AG EQU CYREG_PRT2_AG
Pin_Col2__AMUX EQU CYREG_PRT2_AMUX
Pin_Col2__BIE EQU CYREG_PRT2_BIE
Pin_Col2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col2__BYP EQU CYREG_PRT2_BYP
Pin_Col2__CTL EQU CYREG_PRT2_CTL
Pin_Col2__DM0 EQU CYREG_PRT2_DM0
Pin_Col2__DM1 EQU CYREG_PRT2_DM1
Pin_Col2__DM2 EQU CYREG_PRT2_DM2
Pin_Col2__DR EQU CYREG_PRT2_DR
Pin_Col2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col2__MASK EQU 0x08
Pin_Col2__PORT EQU 2
Pin_Col2__PRT EQU CYREG_PRT2_PRT
Pin_Col2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col2__PS EQU CYREG_PRT2_PS
Pin_Col2__SHIFT EQU 3
Pin_Col2__SLW EQU CYREG_PRT2_SLW

; Pin_Col3
Pin_Col3__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Col3__0__MASK EQU 0x01
Pin_Col3__0__PC EQU CYREG_PRT2_PC0
Pin_Col3__0__PORT EQU 2
Pin_Col3__0__SHIFT EQU 0
Pin_Col3__AG EQU CYREG_PRT2_AG
Pin_Col3__AMUX EQU CYREG_PRT2_AMUX
Pin_Col3__BIE EQU CYREG_PRT2_BIE
Pin_Col3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col3__BYP EQU CYREG_PRT2_BYP
Pin_Col3__CTL EQU CYREG_PRT2_CTL
Pin_Col3__DM0 EQU CYREG_PRT2_DM0
Pin_Col3__DM1 EQU CYREG_PRT2_DM1
Pin_Col3__DM2 EQU CYREG_PRT2_DM2
Pin_Col3__DR EQU CYREG_PRT2_DR
Pin_Col3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col3__MASK EQU 0x01
Pin_Col3__PORT EQU 2
Pin_Col3__PRT EQU CYREG_PRT2_PRT
Pin_Col3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col3__PS EQU CYREG_PRT2_PS
Pin_Col3__SHIFT EQU 0
Pin_Col3__SLW EQU CYREG_PRT2_SLW

; Pin_Col4
Pin_Col4__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_Col4__0__MASK EQU 0x04
Pin_Col4__0__PC EQU CYREG_PRT1_PC2
Pin_Col4__0__PORT EQU 1
Pin_Col4__0__SHIFT EQU 2
Pin_Col4__AG EQU CYREG_PRT1_AG
Pin_Col4__AMUX EQU CYREG_PRT1_AMUX
Pin_Col4__BIE EQU CYREG_PRT1_BIE
Pin_Col4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Col4__BYP EQU CYREG_PRT1_BYP
Pin_Col4__CTL EQU CYREG_PRT1_CTL
Pin_Col4__DM0 EQU CYREG_PRT1_DM0
Pin_Col4__DM1 EQU CYREG_PRT1_DM1
Pin_Col4__DM2 EQU CYREG_PRT1_DM2
Pin_Col4__DR EQU CYREG_PRT1_DR
Pin_Col4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Col4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Col4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Col4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Col4__MASK EQU 0x04
Pin_Col4__PORT EQU 1
Pin_Col4__PRT EQU CYREG_PRT1_PRT
Pin_Col4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Col4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Col4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Col4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Col4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Col4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Col4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Col4__PS EQU CYREG_PRT1_PS
Pin_Col4__SHIFT EQU 2
Pin_Col4__SLW EQU CYREG_PRT1_SLW

; Pin_Col5
Pin_Col5__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_Col5__0__MASK EQU 0x04
Pin_Col5__0__PC EQU CYREG_PRT12_PC2
Pin_Col5__0__PORT EQU 12
Pin_Col5__0__SHIFT EQU 2
Pin_Col5__AG EQU CYREG_PRT12_AG
Pin_Col5__BIE EQU CYREG_PRT12_BIE
Pin_Col5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Col5__BYP EQU CYREG_PRT12_BYP
Pin_Col5__DM0 EQU CYREG_PRT12_DM0
Pin_Col5__DM1 EQU CYREG_PRT12_DM1
Pin_Col5__DM2 EQU CYREG_PRT12_DM2
Pin_Col5__DR EQU CYREG_PRT12_DR
Pin_Col5__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Col5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Col5__MASK EQU 0x04
Pin_Col5__PORT EQU 12
Pin_Col5__PRT EQU CYREG_PRT12_PRT
Pin_Col5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Col5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Col5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Col5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Col5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Col5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Col5__PS EQU CYREG_PRT12_PS
Pin_Col5__SHIFT EQU 2
Pin_Col5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Col5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Col5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Col5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Col5__SLW EQU CYREG_PRT12_SLW

; Pin_Col6
Pin_Col6__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_Col6__0__MASK EQU 0x80
Pin_Col6__0__PC EQU CYREG_PRT2_PC7
Pin_Col6__0__PORT EQU 2
Pin_Col6__0__SHIFT EQU 7
Pin_Col6__AG EQU CYREG_PRT2_AG
Pin_Col6__AMUX EQU CYREG_PRT2_AMUX
Pin_Col6__BIE EQU CYREG_PRT2_BIE
Pin_Col6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col6__BYP EQU CYREG_PRT2_BYP
Pin_Col6__CTL EQU CYREG_PRT2_CTL
Pin_Col6__DM0 EQU CYREG_PRT2_DM0
Pin_Col6__DM1 EQU CYREG_PRT2_DM1
Pin_Col6__DM2 EQU CYREG_PRT2_DM2
Pin_Col6__DR EQU CYREG_PRT2_DR
Pin_Col6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col6__MASK EQU 0x80
Pin_Col6__PORT EQU 2
Pin_Col6__PRT EQU CYREG_PRT2_PRT
Pin_Col6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col6__PS EQU CYREG_PRT2_PS
Pin_Col6__SHIFT EQU 7
Pin_Col6__SLW EQU CYREG_PRT2_SLW

; Pin_Col7
Pin_Col7__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_Col7__0__MASK EQU 0x20
Pin_Col7__0__PC EQU CYREG_PRT2_PC5
Pin_Col7__0__PORT EQU 2
Pin_Col7__0__SHIFT EQU 5
Pin_Col7__AG EQU CYREG_PRT2_AG
Pin_Col7__AMUX EQU CYREG_PRT2_AMUX
Pin_Col7__BIE EQU CYREG_PRT2_BIE
Pin_Col7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col7__BYP EQU CYREG_PRT2_BYP
Pin_Col7__CTL EQU CYREG_PRT2_CTL
Pin_Col7__DM0 EQU CYREG_PRT2_DM0
Pin_Col7__DM1 EQU CYREG_PRT2_DM1
Pin_Col7__DM2 EQU CYREG_PRT2_DM2
Pin_Col7__DR EQU CYREG_PRT2_DR
Pin_Col7__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col7__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col7__MASK EQU 0x20
Pin_Col7__PORT EQU 2
Pin_Col7__PRT EQU CYREG_PRT2_PRT
Pin_Col7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col7__PS EQU CYREG_PRT2_PS
Pin_Col7__SHIFT EQU 5
Pin_Col7__SLW EQU CYREG_PRT2_SLW

; Pin_Col8
Pin_Col8__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_Col8__0__MASK EQU 0x10
Pin_Col8__0__PC EQU CYREG_PRT2_PC4
Pin_Col8__0__PORT EQU 2
Pin_Col8__0__SHIFT EQU 4
Pin_Col8__AG EQU CYREG_PRT2_AG
Pin_Col8__AMUX EQU CYREG_PRT2_AMUX
Pin_Col8__BIE EQU CYREG_PRT2_BIE
Pin_Col8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Col8__BYP EQU CYREG_PRT2_BYP
Pin_Col8__CTL EQU CYREG_PRT2_CTL
Pin_Col8__DM0 EQU CYREG_PRT2_DM0
Pin_Col8__DM1 EQU CYREG_PRT2_DM1
Pin_Col8__DM2 EQU CYREG_PRT2_DM2
Pin_Col8__DR EQU CYREG_PRT2_DR
Pin_Col8__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Col8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Col8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Col8__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Col8__MASK EQU 0x10
Pin_Col8__PORT EQU 2
Pin_Col8__PRT EQU CYREG_PRT2_PRT
Pin_Col8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Col8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Col8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Col8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Col8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Col8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Col8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Col8__PS EQU CYREG_PRT2_PS
Pin_Col8__SHIFT EQU 4
Pin_Col8__SLW EQU CYREG_PRT2_SLW

; Pin_Row1
Pin_Row1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_Row1__0__MASK EQU 0x08
Pin_Row1__0__PC EQU CYREG_PRT1_PC3
Pin_Row1__0__PORT EQU 1
Pin_Row1__0__SHIFT EQU 3
Pin_Row1__AG EQU CYREG_PRT1_AG
Pin_Row1__AMUX EQU CYREG_PRT1_AMUX
Pin_Row1__BIE EQU CYREG_PRT1_BIE
Pin_Row1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row1__BYP EQU CYREG_PRT1_BYP
Pin_Row1__CTL EQU CYREG_PRT1_CTL
Pin_Row1__DM0 EQU CYREG_PRT1_DM0
Pin_Row1__DM1 EQU CYREG_PRT1_DM1
Pin_Row1__DM2 EQU CYREG_PRT1_DM2
Pin_Row1__DR EQU CYREG_PRT1_DR
Pin_Row1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Row1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row1__MASK EQU 0x08
Pin_Row1__PORT EQU 1
Pin_Row1__PRT EQU CYREG_PRT1_PRT
Pin_Row1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row1__PS EQU CYREG_PRT1_PS
Pin_Row1__SHIFT EQU 3
Pin_Row1__SLW EQU CYREG_PRT1_SLW

; Pin_Row2
Pin_Row2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_Row2__0__MASK EQU 0x20
Pin_Row2__0__PC EQU CYREG_PRT1_PC5
Pin_Row2__0__PORT EQU 1
Pin_Row2__0__SHIFT EQU 5
Pin_Row2__AG EQU CYREG_PRT1_AG
Pin_Row2__AMUX EQU CYREG_PRT1_AMUX
Pin_Row2__BIE EQU CYREG_PRT1_BIE
Pin_Row2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row2__BYP EQU CYREG_PRT1_BYP
Pin_Row2__CTL EQU CYREG_PRT1_CTL
Pin_Row2__DM0 EQU CYREG_PRT1_DM0
Pin_Row2__DM1 EQU CYREG_PRT1_DM1
Pin_Row2__DM2 EQU CYREG_PRT1_DM2
Pin_Row2__DR EQU CYREG_PRT1_DR
Pin_Row2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Row2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row2__MASK EQU 0x20
Pin_Row2__PORT EQU 1
Pin_Row2__PRT EQU CYREG_PRT1_PRT
Pin_Row2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row2__PS EQU CYREG_PRT1_PS
Pin_Row2__SHIFT EQU 5
Pin_Row2__SLW EQU CYREG_PRT1_SLW

; Pin_Row3
Pin_Row3__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_Row3__0__MASK EQU 0x80
Pin_Row3__0__PC EQU CYREG_PRT3_PC7
Pin_Row3__0__PORT EQU 3
Pin_Row3__0__SHIFT EQU 7
Pin_Row3__AG EQU CYREG_PRT3_AG
Pin_Row3__AMUX EQU CYREG_PRT3_AMUX
Pin_Row3__BIE EQU CYREG_PRT3_BIE
Pin_Row3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Row3__BYP EQU CYREG_PRT3_BYP
Pin_Row3__CTL EQU CYREG_PRT3_CTL
Pin_Row3__DM0 EQU CYREG_PRT3_DM0
Pin_Row3__DM1 EQU CYREG_PRT3_DM1
Pin_Row3__DM2 EQU CYREG_PRT3_DM2
Pin_Row3__DR EQU CYREG_PRT3_DR
Pin_Row3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Row3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Row3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Row3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Row3__MASK EQU 0x80
Pin_Row3__PORT EQU 3
Pin_Row3__PRT EQU CYREG_PRT3_PRT
Pin_Row3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Row3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Row3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Row3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Row3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Row3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Row3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Row3__PS EQU CYREG_PRT3_PS
Pin_Row3__SHIFT EQU 7
Pin_Row3__SLW EQU CYREG_PRT3_SLW

; Pin_Row4
Pin_Row4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_Row4__0__MASK EQU 0x10
Pin_Row4__0__PC EQU CYREG_PRT1_PC4
Pin_Row4__0__PORT EQU 1
Pin_Row4__0__SHIFT EQU 4
Pin_Row4__AG EQU CYREG_PRT1_AG
Pin_Row4__AMUX EQU CYREG_PRT1_AMUX
Pin_Row4__BIE EQU CYREG_PRT1_BIE
Pin_Row4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row4__BYP EQU CYREG_PRT1_BYP
Pin_Row4__CTL EQU CYREG_PRT1_CTL
Pin_Row4__DM0 EQU CYREG_PRT1_DM0
Pin_Row4__DM1 EQU CYREG_PRT1_DM1
Pin_Row4__DM2 EQU CYREG_PRT1_DM2
Pin_Row4__DR EQU CYREG_PRT1_DR
Pin_Row4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Row4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row4__MASK EQU 0x10
Pin_Row4__PORT EQU 1
Pin_Row4__PRT EQU CYREG_PRT1_PRT
Pin_Row4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row4__PS EQU CYREG_PRT1_PS
Pin_Row4__SHIFT EQU 4
Pin_Row4__SLW EQU CYREG_PRT1_SLW

; Pin_Row5
Pin_Row5__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_Row5__0__MASK EQU 0x40
Pin_Row5__0__PC EQU CYREG_PRT1_PC6
Pin_Row5__0__PORT EQU 1
Pin_Row5__0__SHIFT EQU 6
Pin_Row5__AG EQU CYREG_PRT1_AG
Pin_Row5__AMUX EQU CYREG_PRT1_AMUX
Pin_Row5__BIE EQU CYREG_PRT1_BIE
Pin_Row5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row5__BYP EQU CYREG_PRT1_BYP
Pin_Row5__CTL EQU CYREG_PRT1_CTL
Pin_Row5__DM0 EQU CYREG_PRT1_DM0
Pin_Row5__DM1 EQU CYREG_PRT1_DM1
Pin_Row5__DM2 EQU CYREG_PRT1_DM2
Pin_Row5__DR EQU CYREG_PRT1_DR
Pin_Row5__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Row5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row5__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row5__MASK EQU 0x40
Pin_Row5__PORT EQU 1
Pin_Row5__PRT EQU CYREG_PRT1_PRT
Pin_Row5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row5__PS EQU CYREG_PRT1_PS
Pin_Row5__SHIFT EQU 6
Pin_Row5__SLW EQU CYREG_PRT1_SLW

; Pin_Row6
Pin_Row6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_Row6__0__MASK EQU 0x40
Pin_Row6__0__PC EQU CYREG_PRT3_PC6
Pin_Row6__0__PORT EQU 3
Pin_Row6__0__SHIFT EQU 6
Pin_Row6__AG EQU CYREG_PRT3_AG
Pin_Row6__AMUX EQU CYREG_PRT3_AMUX
Pin_Row6__BIE EQU CYREG_PRT3_BIE
Pin_Row6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Row6__BYP EQU CYREG_PRT3_BYP
Pin_Row6__CTL EQU CYREG_PRT3_CTL
Pin_Row6__DM0 EQU CYREG_PRT3_DM0
Pin_Row6__DM1 EQU CYREG_PRT3_DM1
Pin_Row6__DM2 EQU CYREG_PRT3_DM2
Pin_Row6__DR EQU CYREG_PRT3_DR
Pin_Row6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Row6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Row6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Row6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Row6__MASK EQU 0x40
Pin_Row6__PORT EQU 3
Pin_Row6__PRT EQU CYREG_PRT3_PRT
Pin_Row6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Row6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Row6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Row6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Row6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Row6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Row6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Row6__PS EQU CYREG_PRT3_PS
Pin_Row6__SHIFT EQU 6
Pin_Row6__SLW EQU CYREG_PRT3_SLW

; Pin_Row7
Pin_Row7__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Row7__0__MASK EQU 0x80
Pin_Row7__0__PC EQU CYREG_PRT1_PC7
Pin_Row7__0__PORT EQU 1
Pin_Row7__0__SHIFT EQU 7
Pin_Row7__AG EQU CYREG_PRT1_AG
Pin_Row7__AMUX EQU CYREG_PRT1_AMUX
Pin_Row7__BIE EQU CYREG_PRT1_BIE
Pin_Row7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Row7__BYP EQU CYREG_PRT1_BYP
Pin_Row7__CTL EQU CYREG_PRT1_CTL
Pin_Row7__DM0 EQU CYREG_PRT1_DM0
Pin_Row7__DM1 EQU CYREG_PRT1_DM1
Pin_Row7__DM2 EQU CYREG_PRT1_DM2
Pin_Row7__DR EQU CYREG_PRT1_DR
Pin_Row7__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Row7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Row7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Row7__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Row7__MASK EQU 0x80
Pin_Row7__PORT EQU 1
Pin_Row7__PRT EQU CYREG_PRT1_PRT
Pin_Row7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Row7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Row7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Row7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Row7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Row7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Row7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Row7__PS EQU CYREG_PRT1_PS
Pin_Row7__SHIFT EQU 7
Pin_Row7__SLW EQU CYREG_PRT1_SLW

; Pin_Row8
Pin_Row8__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_Row8__0__MASK EQU 0x10
Pin_Row8__0__PC EQU CYREG_PRT3_PC4
Pin_Row8__0__PORT EQU 3
Pin_Row8__0__SHIFT EQU 4
Pin_Row8__AG EQU CYREG_PRT3_AG
Pin_Row8__AMUX EQU CYREG_PRT3_AMUX
Pin_Row8__BIE EQU CYREG_PRT3_BIE
Pin_Row8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Row8__BYP EQU CYREG_PRT3_BYP
Pin_Row8__CTL EQU CYREG_PRT3_CTL
Pin_Row8__DM0 EQU CYREG_PRT3_DM0
Pin_Row8__DM1 EQU CYREG_PRT3_DM1
Pin_Row8__DM2 EQU CYREG_PRT3_DM2
Pin_Row8__DR EQU CYREG_PRT3_DR
Pin_Row8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Row8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Row8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Row8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Row8__MASK EQU 0x10
Pin_Row8__PORT EQU 3
Pin_Row8__PRT EQU CYREG_PRT3_PRT
Pin_Row8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Row8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Row8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Row8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Row8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Row8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Row8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Row8__PS EQU CYREG_PRT3_PS
Pin_Row8__SHIFT EQU 4
Pin_Row8__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
