<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterClassInfo.h source code [llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RegisterClassInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='RegisterClassInfo.h.html'>RegisterClassInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterClassInfo.h - Dynamic Register Class Info --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the RegisterClassInfo class which provides dynamic</i></td></tr>
<tr><th id="10">10</th><td><i>// information about target register classes. Callee saved and reserved</i></td></tr>
<tr><th id="11">11</th><td><i>// registers depends on calling conventions and other dynamic information, so</i></td></tr>
<tr><th id="12">12</th><td><i>// some things cannot be determined statically.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_REGISTERCLASSINFO_H">LLVM_CODEGEN_REGISTERCLASSINFO_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_REGISTERCLASSINFO_H" data-ref="_M/LLVM_CODEGEN_REGISTERCLASSINFO_H">LLVM_CODEGEN_REGISTERCLASSINFO_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type def" id="llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</dfn> {</td></tr>
<tr><th id="31">31</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</dfn> {</td></tr>
<tr><th id="32">32</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::Tag" title='llvm::RegisterClassInfo::RCInfo::Tag' data-ref="llvm::RegisterClassInfo::RCInfo::Tag">Tag</dfn> = <var>0</var>;</td></tr>
<tr><th id="33">33</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="34">34</th><td>    <em>bool</em> <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::ProperSubClass" title='llvm::RegisterClassInfo::RCInfo::ProperSubClass' data-ref="llvm::RegisterClassInfo::RCInfo::ProperSubClass">ProperSubClass</dfn> = <b>false</b>;</td></tr>
<tr><th id="35">35</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::MinCost" title='llvm::RegisterClassInfo::RCInfo::MinCost' data-ref="llvm::RegisterClassInfo::RCInfo::MinCost">MinCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="36">36</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::LastCostChange" title='llvm::RegisterClassInfo::RCInfo::LastCostChange' data-ref="llvm::RegisterClassInfo::RCInfo::LastCostChange">LastCostChange</dfn> = <var>0</var>;</td></tr>
<tr><th id="37">37</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>[]&gt; <dfn class="decl" id="llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>    <dfn class="decl" id="_ZN4llvm17RegisterClassInfo6RCInfoC1Ev" title='llvm::RegisterClassInfo::RCInfo::RCInfo' data-ref="_ZN4llvm17RegisterClassInfo6RCInfoC1Ev">RCInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>    <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo6RCInfocvNS_8ArrayRefItEEEv" title='llvm::RegisterClassInfo::RCInfo::operator ArrayRef' data-ref="_ZNK4llvm17RegisterClassInfo6RCInfocvNS_8ArrayRefItEEEv"><b>operator</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt;</dfn>() <em>const</em> {</td></tr>
<tr><th id="42">42</th><td>      <b>return</b> <a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="member" href="#llvm::RegisterClassInfo::RCInfo::Order" title='llvm::RegisterClassInfo::RCInfo::Order' data-ref="llvm::RegisterClassInfo::RCInfo::Order">Order</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(), <a class="member" href="#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a>);</td></tr>
<tr><th id="43">43</th><td>    }</td></tr>
<tr><th id="44">44</th><td>  };</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i>// Brief cached information for each register class.</i></td></tr>
<tr><th id="47">47</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</a>[]&gt; <dfn class="decl" id="llvm::RegisterClassInfo::RegClass" title='llvm::RegisterClassInfo::RegClass' data-ref="llvm::RegisterClassInfo::RegClass">RegClass</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i>// Tag changes whenever cached information needs to be recomputed. An RCInfo</i></td></tr>
<tr><th id="50">50</th><td><i>  // entry is valid when its tag matches.</i></td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegisterClassInfo::Tag" title='llvm::RegisterClassInfo::Tag' data-ref="llvm::RegisterClassInfo::Tag">Tag</dfn> = <var>0</var>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::RegisterClassInfo::MF" title='llvm::RegisterClassInfo::MF' data-ref="llvm::RegisterClassInfo::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::RegisterClassInfo::TRI" title='llvm::RegisterClassInfo::TRI' data-ref="llvm::RegisterClassInfo::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i>// Callee saved registers of last MF. Assumed to be valid until the next</i></td></tr>
<tr><th id="57">57</th><td><i>  // runOnFunction() call.</i></td></tr>
<tr><th id="58">58</th><td><i>  // Used only to determine if an update was made to CalleeSavedAliases.</i></td></tr>
<tr><th id="59">59</th><td>  <em>const</em> <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="llvm::RegisterClassInfo::CalleeSavedRegs" title='llvm::RegisterClassInfo::CalleeSavedRegs' data-ref="llvm::RegisterClassInfo::CalleeSavedRegs">CalleeSavedRegs</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i>// Map register alias to the callee saved Register.</i></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i>// Reserved registers in the current MF.</i></td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::RegisterClassInfo::Reserved" title='llvm::RegisterClassInfo::Reserved' data-ref="llvm::RegisterClassInfo::Reserved">Reserved</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>unsigned</em>[]&gt; <dfn class="decl" id="llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// Compute all information about RC.</i></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::compute' data-ref="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE">compute</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="3089RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3089RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i>// Return an up-to-date RCInfo for RC.</i></td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="3090RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3090RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterClassInfo::RCInfo" title='llvm::RegisterClassInfo::RCInfo' data-ref="llvm::RegisterClassInfo::RCInfo">RCInfo</a> &amp;<dfn class="local col1 decl" id="3091RCI" title='RCI' data-type='const llvm::RegisterClassInfo::RCInfo &amp;' data-ref="3091RCI">RCI</dfn> = <a class="member" href="#llvm::RegisterClassInfo::RegClass" title='llvm::RegisterClassInfo::RegClass' data-ref="llvm::RegisterClassInfo::RegClass">RegClass</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col0 ref" href="#3090RC" title='RC' data-ref="3090RC">RC</a>-&gt;<a class="ref" href="TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a>;</td></tr>
<tr><th id="75">75</th><td>    <b>if</b> (<a class="member" href="#llvm::RegisterClassInfo::Tag" title='llvm::RegisterClassInfo::Tag' data-ref="llvm::RegisterClassInfo::Tag">Tag</a> != <a class="local col1 ref" href="#3091RCI" title='RCI' data-ref="3091RCI">RCI</a>.<a class="ref" href="#llvm::RegisterClassInfo::RCInfo::Tag" title='llvm::RegisterClassInfo::RCInfo::Tag' data-ref="llvm::RegisterClassInfo::RCInfo::Tag">Tag</a>)</td></tr>
<tr><th id="76">76</th><td>      <a class="member" href="#_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::compute' data-ref="_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE">compute</a>(<a class="local col0 ref" href="#3090RC" title='RC' data-ref="3090RC">RC</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <a class="local col1 ref" href="#3091RCI" title='RCI' data-ref="3091RCI">RCI</a>;</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>public</b>:</td></tr>
<tr><th id="81">81</th><td>  <dfn class="decl" id="_ZN4llvm17RegisterClassInfoC1Ev" title='llvm::RegisterClassInfo::RegisterClassInfo' data-ref="_ZN4llvm17RegisterClassInfoC1Ev">RegisterClassInfo</dfn>();</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// runOnFunction - Prepare to answer questions about MF. This must be called</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// before any other methods are used.</i></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="3092MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3092MF">MF</dfn>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i class="doc">/// getNumAllocatableRegs - Returns the number of actually allocatable</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// registers in RC in the current function.</i></td></tr>
<tr><th id="89">89</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="3093RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3093RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</a>(<a class="local col3 ref" href="#3093RC" title='RC' data-ref="3093RC">RC</a>).<a class="ref" href="#llvm::RegisterClassInfo::RCInfo::NumRegs" title='llvm::RegisterClassInfo::RCInfo::NumRegs' data-ref="llvm::RegisterClassInfo::RCInfo::NumRegs">NumRegs</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// getOrder - Returns the preferred allocation order for RC. The order</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// contains no reserved registers, and registers that alias callee saved</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// registers come last.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="3094RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3094RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <a class="ref fake" href="#_ZNK4llvm17RegisterClassInfo6RCInfocvNS_8ArrayRefItEEEv" title='llvm::RegisterClassInfo::RCInfo::operator ArrayRef' data-ref="_ZNK4llvm17RegisterClassInfo6RCInfocvNS_8ArrayRefItEEEv"></a><a class="member" href="#_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</a>(<a class="local col4 ref" href="#3094RC" title='RC' data-ref="3094RC">RC</a>);</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i class="doc">/// isProperSubClass - Returns true if RC has a legal super-class with more</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// allocatable registers.</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// Register classes like GR32_NOSP are not proper sub-classes because %esp</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// is not allocatable.  Similarly, tGPR is not a proper sub-class in Thumb</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// mode because the GPR super-class is not legal.</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::isProperSubClass' data-ref="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE">isProperSubClass</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="3095RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3095RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</a>(<a class="local col5 ref" href="#3095RC" title='RC' data-ref="3095RC">RC</a>).<a class="ref" href="#llvm::RegisterClassInfo::RCInfo::ProperSubClass" title='llvm::RegisterClassInfo::RCInfo::ProperSubClass' data-ref="llvm::RegisterClassInfo::RCInfo::ProperSubClass">ProperSubClass</a>;</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// getLastCalleeSavedAlias - Returns the last callee saved register that</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// overlaps PhysReg, or 0 if Reg doesn't overlap a CalleeSavedAliases.</i></td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj" title='llvm::RegisterClassInfo::getLastCalleeSavedAlias' data-ref="_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj">getLastCalleeSavedAlias</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3096PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3096PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(PhysReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(PhysReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterClassInfo.h&quot;, 113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#3096PhysReg" title='PhysReg' data-ref="3096PhysReg">PhysReg</a>));</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (<a class="local col6 ref" href="#3096PhysReg" title='PhysReg' data-ref="3096PhysReg">PhysReg</a> &lt; <a class="member" href="#llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="115">115</th><td>      <b>return</b> <a class="member" href="#llvm::RegisterClassInfo::CalleeSavedAliases" title='llvm::RegisterClassInfo::CalleeSavedAliases' data-ref="llvm::RegisterClassInfo::CalleeSavedAliases">CalleeSavedAliases</a><a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#3096PhysReg" title='PhysReg' data-ref="3096PhysReg">PhysReg</a>]</a>;</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i class="doc">/// Get the minimum register cost in RC's allocation order.</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// This is the smallest value returned by TRI-&gt;getCostPerUse(Reg) for all</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// the registers in getOrder(RC).</i></td></tr>
<tr><th id="122">122</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17RegisterClassInfo10getMinCostEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getMinCost' data-ref="_ZN4llvm17RegisterClassInfo10getMinCostEPKNS_19TargetRegisterClassE">getMinCost</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="3097RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3097RC">RC</dfn>) {</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</a>(<a class="local col7 ref" href="#3097RC" title='RC' data-ref="3097RC">RC</a>).<a class="ref" href="#llvm::RegisterClassInfo::RCInfo::MinCost" title='llvm::RegisterClassInfo::RCInfo::MinCost' data-ref="llvm::RegisterClassInfo::RCInfo::MinCost">MinCost</a>;</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i class="doc">/// Get the position of the last cost change in getOrder(RC).</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// same cost according to TRI-&gt;getCostPerUse().</i></td></tr>
<tr><th id="130">130</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17RegisterClassInfo17getLastCostChangeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getLastCostChange' data-ref="_ZN4llvm17RegisterClassInfo17getLastCostChangeEPKNS_19TargetRegisterClassE">getLastCostChange</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="3098RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3098RC">RC</dfn>) {</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::get' data-ref="_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE">get</a>(<a class="local col8 ref" href="#3098RC" title='RC' data-ref="3098RC">RC</a>).<a class="ref" href="#llvm::RegisterClassInfo::RCInfo::LastCostChange" title='llvm::RegisterClassInfo::RCInfo::LastCostChange' data-ref="llvm::RegisterClassInfo::RCInfo::LastCostChange">LastCostChange</a>;</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Get the register unit limit for the given pressure set index.</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// RegisterClassInfo adjusts this limit for reserved registers.</i></td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3099Idx" title='Idx' data-type='unsigned int' data-ref="3099Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="138">138</th><td>    <b>if</b> (!<a class="member" href="#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#3099Idx" title='Idx' data-ref="3099Idx">Idx</a>]</a>)</td></tr>
<tr><th id="139">139</th><td>      <a class="member" href="#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#3099Idx" title='Idx' data-ref="3099Idx">Idx</a>]</a> = <a class="member" href="#_ZNK4llvm17RegisterClassInfo16computePSetLimitEj" title='llvm::RegisterClassInfo::computePSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo16computePSetLimitEj">computePSetLimit</a>(<a class="local col9 ref" href="#3099Idx" title='Idx' data-ref="3099Idx">Idx</a>);</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <a class="member" href="#llvm::RegisterClassInfo::PSetLimits" title='llvm::RegisterClassInfo::PSetLimits' data-ref="llvm::RegisterClassInfo::PSetLimits">PSetLimits</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#3099Idx" title='Idx' data-ref="3099Idx">Idx</a>]</a>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><b>protected</b>:</td></tr>
<tr><th id="144">144</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17RegisterClassInfo16computePSetLimitEj" title='llvm::RegisterClassInfo::computePSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo16computePSetLimitEj">computePSetLimit</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3100Idx" title='Idx' data-type='unsigned int' data-ref="3100Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="145">145</th><td>};</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_CODEGEN_REGISTERCLASSINFO_H</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
