{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542654690123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542654690124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:11:29 2018 " "Processing started: Mon Nov 19 17:11:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542654690124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654690124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654690125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542654690366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542654690366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.v 2 2 " "Found 2 design units, including 2 entities, in source file LCD_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702265 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702265 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "outputPC.v " "Can't analyze file -- file outputPC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542654702265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBios.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBios " "Found entity 1: MuxBios" {  } { { "MuxBios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/MuxBios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardDisk.v 1 1 " "Found 1 design units, including 1 entities, in source file HardDisk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardDisk " "Found entity 1: HardDisk" {  } { { "HardDisk.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/HardDisk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ConvertAddr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ConvertAddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConvertAddr " "Found entity 1: ConvertAddr" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrRREG ConvertAddr.v(15) " "Verilog HDL Implicit Net warning at ConvertAddr.v(15): created implicit net for \"addrRREG\"" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrWREG ConvertAddr.v(16) " "Verilog HDL Implicit Net warning at ConvertAddr.v(16): created implicit net for \"addrWREG\"" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702268 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(161) " "Verilog HDL Module Instantiation warning at CPU.v(161): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542654702374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CPU.v 1 1 " "Using design file CPU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654702375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataOutIn CPU.v(255) " "Verilog HDL Implicit Net warning at CPU.v(255): created implicit net for \"dataOutIn\"" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702375 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(102) " "Verilog HDL Instantiation warning at CPU.v(102): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(129) " "Verilog HDL Instantiation warning at CPU.v(129): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(138) " "Verilog HDL Instantiation warning at CPU.v(138): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(150) " "Verilog HDL Instantiation warning at CPU.v(150): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(161) " "Verilog HDL Instantiation warning at CPU.v(161): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 161 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(171) " "Verilog HDL Instantiation warning at CPU.v(171): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 171 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(178) " "Verilog HDL Instantiation warning at CPU.v(178): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(185) " "Verilog HDL Instantiation warning at CPU.v(185): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(198) " "Verilog HDL Instantiation warning at CPU.v(198): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 198 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(208) " "Verilog HDL Instantiation warning at CPU.v(208): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 208 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(218) " "Verilog HDL Instantiation warning at CPU.v(218): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(227) " "Verilog HDL Instantiation warning at CPU.v(227): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(248) " "Verilog HDL Instantiation warning at CPU.v(248): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 248 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(256) " "Verilog HDL Instantiation warning at CPU.v(256): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 256 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(266) " "Verilog HDL Instantiation warning at CPU.v(266): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 266 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(273) " "Verilog HDL Instantiation warning at CPU.v(273): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 273 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(297) " "Verilog HDL Instantiation warning at CPU.v(297): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 297 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542654702376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542654702379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtrilha CPU.v(70) " "Verilog HDL or VHDL warning at CPU.v(70): object \"rtrilha\" assigned a value but never read" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wtrilha CPU.v(72) " "Verilog HDL or VHDL warning at CPU.v(72): object \"wtrilha\" assigned a value but never read" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waddr CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"waddr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raddr1 CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"raddr1\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raddr2 CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"raddr2\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rsetor CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"rsetor\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wsetor CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"wsetor\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outLine CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"outLine\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCAddress CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"PCAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operandoA CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"operandoA\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_16 CPU.v(305) " "Verilog HDL Always Construct warning at CPU.v(305): inferring latch(es) for variable \"in_16\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[0\] CPU.v(305) " "Inferred latch for \"in_16\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[1\] CPU.v(305) " "Inferred latch for \"in_16\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[2\] CPU.v(305) " "Inferred latch for \"in_16\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[3\] CPU.v(305) " "Inferred latch for \"in_16\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[4\] CPU.v(305) " "Inferred latch for \"in_16\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[5\] CPU.v(305) " "Inferred latch for \"in_16\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[6\] CPU.v(305) " "Inferred latch for \"in_16\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702384 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[7\] CPU.v(305) " "Inferred latch for \"in_16\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[8\] CPU.v(305) " "Inferred latch for \"in_16\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[9\] CPU.v(305) " "Inferred latch for \"in_16\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[10\] CPU.v(305) " "Inferred latch for \"in_16\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[11\] CPU.v(305) " "Inferred latch for \"in_16\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[12\] CPU.v(305) " "Inferred latch for \"in_16\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[13\] CPU.v(305) " "Inferred latch for \"in_16\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[14\] CPU.v(305) " "Inferred latch for \"in_16\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[15\] CPU.v(305) " "Inferred latch for \"in_16\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] CPU.v(305) " "Inferred latch for \"address\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] CPU.v(305) " "Inferred latch for \"address\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] CPU.v(305) " "Inferred latch for \"address\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] CPU.v(305) " "Inferred latch for \"address\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] CPU.v(305) " "Inferred latch for \"address\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] CPU.v(305) " "Inferred latch for \"address\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] CPU.v(305) " "Inferred latch for \"address\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] CPU.v(305) " "Inferred latch for \"address\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] CPU.v(305) " "Inferred latch for \"address\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] CPU.v(305) " "Inferred latch for \"address\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] CPU.v(305) " "Inferred latch for \"address\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] CPU.v(305) " "Inferred latch for \"address\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] CPU.v(305) " "Inferred latch for \"address\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] CPU.v(305) " "Inferred latch for \"address\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] CPU.v(305) " "Inferred latch for \"address\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] CPU.v(305) " "Inferred latch for \"address\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] CPU.v(305) " "Inferred latch for \"address\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] CPU.v(305) " "Inferred latch for \"address\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] CPU.v(305) " "Inferred latch for \"address\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] CPU.v(305) " "Inferred latch for \"address\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[20\] CPU.v(305) " "Inferred latch for \"address\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[21\] CPU.v(305) " "Inferred latch for \"address\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[22\] CPU.v(305) " "Inferred latch for \"address\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[23\] CPU.v(305) " "Inferred latch for \"address\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[24\] CPU.v(305) " "Inferred latch for \"address\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[25\] CPU.v(305) " "Inferred latch for \"address\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[26\] CPU.v(305) " "Inferred latch for \"address\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[27\] CPU.v(305) " "Inferred latch for \"address\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702385 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[28\] CPU.v(305) " "Inferred latch for \"address\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[29\] CPU.v(305) " "Inferred latch for \"address\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[30\] CPU.v(305) " "Inferred latch for \"address\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[31\] CPU.v(305) " "Inferred latch for \"address\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[0\] CPU.v(305) " "Inferred latch for \"operandoA\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[1\] CPU.v(305) " "Inferred latch for \"operandoA\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[2\] CPU.v(305) " "Inferred latch for \"operandoA\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[3\] CPU.v(305) " "Inferred latch for \"operandoA\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[4\] CPU.v(305) " "Inferred latch for \"operandoA\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[5\] CPU.v(305) " "Inferred latch for \"operandoA\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[6\] CPU.v(305) " "Inferred latch for \"operandoA\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[7\] CPU.v(305) " "Inferred latch for \"operandoA\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[8\] CPU.v(305) " "Inferred latch for \"operandoA\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[9\] CPU.v(305) " "Inferred latch for \"operandoA\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[10\] CPU.v(305) " "Inferred latch for \"operandoA\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[11\] CPU.v(305) " "Inferred latch for \"operandoA\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[12\] CPU.v(305) " "Inferred latch for \"operandoA\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[13\] CPU.v(305) " "Inferred latch for \"operandoA\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[14\] CPU.v(305) " "Inferred latch for \"operandoA\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[15\] CPU.v(305) " "Inferred latch for \"operandoA\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[16\] CPU.v(305) " "Inferred latch for \"operandoA\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[17\] CPU.v(305) " "Inferred latch for \"operandoA\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[18\] CPU.v(305) " "Inferred latch for \"operandoA\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[19\] CPU.v(305) " "Inferred latch for \"operandoA\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[20\] CPU.v(305) " "Inferred latch for \"operandoA\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[21\] CPU.v(305) " "Inferred latch for \"operandoA\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[22\] CPU.v(305) " "Inferred latch for \"operandoA\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[23\] CPU.v(305) " "Inferred latch for \"operandoA\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[24\] CPU.v(305) " "Inferred latch for \"operandoA\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[25\] CPU.v(305) " "Inferred latch for \"operandoA\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[26\] CPU.v(305) " "Inferred latch for \"operandoA\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[27\] CPU.v(305) " "Inferred latch for \"operandoA\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[28\] CPU.v(305) " "Inferred latch for \"operandoA\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[29\] CPU.v(305) " "Inferred latch for \"operandoA\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[30\] CPU.v(305) " "Inferred latch for \"operandoA\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[31\] CPU.v(305) " "Inferred latch for \"operandoA\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] CPU.v(305) " "Inferred latch for \"aluOp\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] CPU.v(305) " "Inferred latch for \"aluOp\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] CPU.v(305) " "Inferred latch for \"aluOp\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] CPU.v(305) " "Inferred latch for \"aluOp\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[4\] CPU.v(305) " "Inferred latch for \"aluOp\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702386 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[0\] CPU.v(305) " "Inferred latch for \"PCAddress\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[1\] CPU.v(305) " "Inferred latch for \"PCAddress\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[2\] CPU.v(305) " "Inferred latch for \"PCAddress\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[3\] CPU.v(305) " "Inferred latch for \"PCAddress\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[4\] CPU.v(305) " "Inferred latch for \"PCAddress\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[5\] CPU.v(305) " "Inferred latch for \"PCAddress\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[6\] CPU.v(305) " "Inferred latch for \"PCAddress\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[7\] CPU.v(305) " "Inferred latch for \"PCAddress\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[8\] CPU.v(305) " "Inferred latch for \"PCAddress\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[9\] CPU.v(305) " "Inferred latch for \"PCAddress\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[10\] CPU.v(305) " "Inferred latch for \"PCAddress\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[11\] CPU.v(305) " "Inferred latch for \"PCAddress\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[12\] CPU.v(305) " "Inferred latch for \"PCAddress\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[13\] CPU.v(305) " "Inferred latch for \"PCAddress\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[14\] CPU.v(305) " "Inferred latch for \"PCAddress\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[15\] CPU.v(305) " "Inferred latch for \"PCAddress\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[16\] CPU.v(305) " "Inferred latch for \"PCAddress\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[17\] CPU.v(305) " "Inferred latch for \"PCAddress\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[18\] CPU.v(305) " "Inferred latch for \"PCAddress\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[19\] CPU.v(305) " "Inferred latch for \"PCAddress\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[20\] CPU.v(305) " "Inferred latch for \"PCAddress\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[21\] CPU.v(305) " "Inferred latch for \"PCAddress\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[22\] CPU.v(305) " "Inferred latch for \"PCAddress\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[23\] CPU.v(305) " "Inferred latch for \"PCAddress\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[24\] CPU.v(305) " "Inferred latch for \"PCAddress\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[25\] CPU.v(305) " "Inferred latch for \"PCAddress\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[26\] CPU.v(305) " "Inferred latch for \"PCAddress\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[27\] CPU.v(305) " "Inferred latch for \"PCAddress\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[28\] CPU.v(305) " "Inferred latch for \"PCAddress\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[29\] CPU.v(305) " "Inferred latch for \"PCAddress\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[30\] CPU.v(305) " "Inferred latch for \"PCAddress\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[31\] CPU.v(305) " "Inferred latch for \"PCAddress\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[0\] CPU.v(305) " "Inferred latch for \"outLine\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[1\] CPU.v(305) " "Inferred latch for \"outLine\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[2\] CPU.v(305) " "Inferred latch for \"outLine\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[3\] CPU.v(305) " "Inferred latch for \"outLine\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[4\] CPU.v(305) " "Inferred latch for \"outLine\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[5\] CPU.v(305) " "Inferred latch for \"outLine\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[6\] CPU.v(305) " "Inferred latch for \"outLine\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[7\] CPU.v(305) " "Inferred latch for \"outLine\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702387 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[8\] CPU.v(305) " "Inferred latch for \"outLine\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[9\] CPU.v(305) " "Inferred latch for \"outLine\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[10\] CPU.v(305) " "Inferred latch for \"outLine\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[11\] CPU.v(305) " "Inferred latch for \"outLine\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[12\] CPU.v(305) " "Inferred latch for \"outLine\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[13\] CPU.v(305) " "Inferred latch for \"outLine\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[14\] CPU.v(305) " "Inferred latch for \"outLine\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[15\] CPU.v(305) " "Inferred latch for \"outLine\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[16\] CPU.v(305) " "Inferred latch for \"outLine\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[17\] CPU.v(305) " "Inferred latch for \"outLine\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[18\] CPU.v(305) " "Inferred latch for \"outLine\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[19\] CPU.v(305) " "Inferred latch for \"outLine\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[20\] CPU.v(305) " "Inferred latch for \"outLine\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[21\] CPU.v(305) " "Inferred latch for \"outLine\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[22\] CPU.v(305) " "Inferred latch for \"outLine\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[23\] CPU.v(305) " "Inferred latch for \"outLine\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[24\] CPU.v(305) " "Inferred latch for \"outLine\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[25\] CPU.v(305) " "Inferred latch for \"outLine\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[26\] CPU.v(305) " "Inferred latch for \"outLine\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[27\] CPU.v(305) " "Inferred latch for \"outLine\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[28\] CPU.v(305) " "Inferred latch for \"outLine\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[29\] CPU.v(305) " "Inferred latch for \"outLine\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[30\] CPU.v(305) " "Inferred latch for \"outLine\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[31\] CPU.v(305) " "Inferred latch for \"outLine\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[0\] CPU.v(305) " "Inferred latch for \"wsetor\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[1\] CPU.v(305) " "Inferred latch for \"wsetor\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[2\] CPU.v(305) " "Inferred latch for \"wsetor\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[3\] CPU.v(305) " "Inferred latch for \"wsetor\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[4\] CPU.v(305) " "Inferred latch for \"wsetor\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[5\] CPU.v(305) " "Inferred latch for \"wsetor\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[6\] CPU.v(305) " "Inferred latch for \"wsetor\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[7\] CPU.v(305) " "Inferred latch for \"wsetor\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[8\] CPU.v(305) " "Inferred latch for \"wsetor\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[9\] CPU.v(305) " "Inferred latch for \"wsetor\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[10\] CPU.v(305) " "Inferred latch for \"wsetor\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[11\] CPU.v(305) " "Inferred latch for \"wsetor\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[12\] CPU.v(305) " "Inferred latch for \"wsetor\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[13\] CPU.v(305) " "Inferred latch for \"wsetor\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702388 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[14\] CPU.v(305) " "Inferred latch for \"wsetor\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[15\] CPU.v(305) " "Inferred latch for \"wsetor\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[16\] CPU.v(305) " "Inferred latch for \"wsetor\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[17\] CPU.v(305) " "Inferred latch for \"wsetor\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[18\] CPU.v(305) " "Inferred latch for \"wsetor\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[19\] CPU.v(305) " "Inferred latch for \"wsetor\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[20\] CPU.v(305) " "Inferred latch for \"wsetor\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[21\] CPU.v(305) " "Inferred latch for \"wsetor\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[22\] CPU.v(305) " "Inferred latch for \"wsetor\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[23\] CPU.v(305) " "Inferred latch for \"wsetor\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[24\] CPU.v(305) " "Inferred latch for \"wsetor\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[25\] CPU.v(305) " "Inferred latch for \"wsetor\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[26\] CPU.v(305) " "Inferred latch for \"wsetor\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[27\] CPU.v(305) " "Inferred latch for \"wsetor\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[28\] CPU.v(305) " "Inferred latch for \"wsetor\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[29\] CPU.v(305) " "Inferred latch for \"wsetor\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[30\] CPU.v(305) " "Inferred latch for \"wsetor\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[31\] CPU.v(305) " "Inferred latch for \"wsetor\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[32\] CPU.v(305) " "Inferred latch for \"wsetor\[32\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[0\] CPU.v(305) " "Inferred latch for \"rsetor\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[1\] CPU.v(305) " "Inferred latch for \"rsetor\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[2\] CPU.v(305) " "Inferred latch for \"rsetor\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[3\] CPU.v(305) " "Inferred latch for \"rsetor\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[4\] CPU.v(305) " "Inferred latch for \"rsetor\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[5\] CPU.v(305) " "Inferred latch for \"rsetor\[5\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[6\] CPU.v(305) " "Inferred latch for \"rsetor\[6\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[7\] CPU.v(305) " "Inferred latch for \"rsetor\[7\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[8\] CPU.v(305) " "Inferred latch for \"rsetor\[8\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[9\] CPU.v(305) " "Inferred latch for \"rsetor\[9\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[10\] CPU.v(305) " "Inferred latch for \"rsetor\[10\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[11\] CPU.v(305) " "Inferred latch for \"rsetor\[11\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[12\] CPU.v(305) " "Inferred latch for \"rsetor\[12\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[13\] CPU.v(305) " "Inferred latch for \"rsetor\[13\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[14\] CPU.v(305) " "Inferred latch for \"rsetor\[14\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[15\] CPU.v(305) " "Inferred latch for \"rsetor\[15\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[16\] CPU.v(305) " "Inferred latch for \"rsetor\[16\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[17\] CPU.v(305) " "Inferred latch for \"rsetor\[17\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[18\] CPU.v(305) " "Inferred latch for \"rsetor\[18\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[19\] CPU.v(305) " "Inferred latch for \"rsetor\[19\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[20\] CPU.v(305) " "Inferred latch for \"rsetor\[20\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[21\] CPU.v(305) " "Inferred latch for \"rsetor\[21\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702389 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[22\] CPU.v(305) " "Inferred latch for \"rsetor\[22\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[23\] CPU.v(305) " "Inferred latch for \"rsetor\[23\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[24\] CPU.v(305) " "Inferred latch for \"rsetor\[24\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[25\] CPU.v(305) " "Inferred latch for \"rsetor\[25\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[26\] CPU.v(305) " "Inferred latch for \"rsetor\[26\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[27\] CPU.v(305) " "Inferred latch for \"rsetor\[27\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[28\] CPU.v(305) " "Inferred latch for \"rsetor\[28\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[29\] CPU.v(305) " "Inferred latch for \"rsetor\[29\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[30\] CPU.v(305) " "Inferred latch for \"rsetor\[30\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[31\] CPU.v(305) " "Inferred latch for \"rsetor\[31\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[32\] CPU.v(305) " "Inferred latch for \"rsetor\[32\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[0\] CPU.v(305) " "Inferred latch for \"raddr2\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[1\] CPU.v(305) " "Inferred latch for \"raddr2\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[2\] CPU.v(305) " "Inferred latch for \"raddr2\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[3\] CPU.v(305) " "Inferred latch for \"raddr2\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[4\] CPU.v(305) " "Inferred latch for \"raddr2\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[0\] CPU.v(305) " "Inferred latch for \"raddr1\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[1\] CPU.v(305) " "Inferred latch for \"raddr1\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[2\] CPU.v(305) " "Inferred latch for \"raddr1\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[3\] CPU.v(305) " "Inferred latch for \"raddr1\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[4\] CPU.v(305) " "Inferred latch for \"raddr1\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[0\] CPU.v(305) " "Inferred latch for \"waddr\[0\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[1\] CPU.v(305) " "Inferred latch for \"waddr\[1\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[2\] CPU.v(305) " "Inferred latch for \"waddr\[2\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[3\] CPU.v(305) " "Inferred latch for \"waddr\[3\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[4\] CPU.v(305) " "Inferred latch for \"waddr\[4\]\" at CPU.v(305)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654702390 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "Temporizador.v 1 1 " "Using design file Temporizador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654702393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:comb_3 " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Temporizador.v(11) " "Verilog HDL assignment warning at Temporizador.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654702394 "|CPU|Temporizador:comb_3"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(51) " "Verilog HDL warning at ControlUnit.v(51): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(203) " "Verilog HDL warning at ControlUnit.v(203): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(213) " "Verilog HDL warning at ControlUnit.v(213): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(258) " "Verilog HDL warning at ControlUnit.v(258): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 258 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(267) " "Verilog HDL warning at ControlUnit.v(267): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(281) " "Verilog HDL warning at ControlUnit.v(281): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 281 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(290) " "Verilog HDL warning at ControlUnit.v(290): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(345) " "Verilog HDL warning at ControlUnit.v(345): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(355) " "Verilog HDL warning at ControlUnit.v(355): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 355 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(375) " "Verilog HDL warning at ControlUnit.v(375): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(387) " "Verilog HDL warning at ControlUnit.v(387): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(409) " "Verilog HDL warning at ControlUnit.v(409): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(421) " "Verilog HDL warning at ControlUnit.v(421): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654702403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.v 1 1 " "Using design file ControlUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654702403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_4 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(24) " "Verilog HDL information at PC.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542654702408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PC.v 1 1 " "Using design file PC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654702408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_5 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_5\"" {  } { { "CPU.v" "comb_5" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "InstructionMemory.v 1 1 " "Using design file InstructionMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/InstructionMemory.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654702411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654702411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:comb_6 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:comb_6\"" {  } { { "CPU.v" "comb_6" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvertAddr ConvertAddr:comb_7 " "Elaborating entity \"ConvertAddr\" for hierarchy \"ConvertAddr:comb_7\"" {  } { { "CPU.v" "comb_7" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrRREG ConvertAddr.v(15) " "Verilog HDL or VHDL warning at ConvertAddr.v(15): object \"addrRREG\" assigned a value but never read" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrWREG ConvertAddr.v(16) " "Verilog HDL or VHDL warning at ConvertAddr.v(16): object \"addrWREG\" assigned a value but never read" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ConvertAddr.v(15) " "Verilog HDL assignment warning at ConvertAddr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ConvertAddr.v(16) " "Verilog HDL assignment warning at ConvertAddr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addrRReg ConvertAddr.v(6) " "Output port \"addrRReg\" at ConvertAddr.v(6) has no driver" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addrWReg ConvertAddr.v(7) " "Output port \"addrWReg\" at ConvertAddr.v(7) has no driver" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 "|CPU|ConvertAddr:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardDisk HardDisk:comb_8 " "Elaborating entity \"HardDisk\" for hierarchy \"HardDisk:comb_8\"" {  } { { "CPU.v" "comb_8" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654702414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios bios:comb_9 " "Elaborating entity \"bios\" for hierarchy \"bios:comb_9\"" {  } { { "CPU.v" "comb_9" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705323 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.data_a 0 bios.v(10) " "Net \"instructionRAM.data_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542654705323 "|CPU|bios:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.waddr_a 0 bios.v(10) " "Net \"instructionRAM.waddr_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542654705323 "|CPU|bios:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.we_a 0 bios.v(10) " "Net \"instructionRAM.we_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542654705323 "|CPU|bios:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxBios MuxBios:comb_10 " "Elaborating entity \"MuxBios\" for hierarchy \"MuxBios:comb_10\"" {  } { { "CPU.v" "comb_10" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerFile.v 1 1 " "Using design file registerFile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:comb_11 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:comb_11\"" {  } { { "CPU.v" "comb_11" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DataMemory.v 1 1 " "Using design file DataMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:comb_12 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:comb_12\"" {  } { { "CPU.v" "comb_12" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705335 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.v(19) " "Verilog HDL warning at Mux.v(19): extended using \"x\" or \"z\"" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654705338 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1542654705338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Mux.v 1 1 " "Using design file Mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:comb_13 " "Elaborating entity \"Mux\" for hierarchy \"Mux:comb_13\"" {  } { { "CPU.v" "comb_13" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705339 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Mux.v(18) " "Verilog HDL Case Statement warning at Mux.v(18): case item expression never matches the case expression" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1542654705339 "|CPU|Mux:comb_13"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Alusrc.v(15) " "Verilog HDL warning at Alusrc.v(15): extended using \"x\" or \"z\"" {  } { { "Alusrc.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654705341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Alusrc.v 1 1 " "Using design file Alusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alusrc " "Found entity 1: Alusrc" {  } { { "Alusrc.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alusrc Alusrc:comb_14 " "Elaborating entity \"Alusrc\" for hierarchy \"Alusrc:comb_14\"" {  } { { "CPU.v" "comb_14" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitextend.v 1 1 " "Using design file bitextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bitextend " "Found entity 1: bitextend" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextend bitextend:A " "Elaborating entity \"bitextend\" for hierarchy \"bitextend:A\"" {  } { { "CPU.v" "A" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705344 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_32 bitextend.v(13) " "Verilog HDL Always Construct warning at bitextend.v(13): inferring latch(es) for variable \"out_32\", which holds its previous value in one or more paths through the always construct" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[0\] bitextend.v(13) " "Inferred latch for \"out_32\[0\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[1\] bitextend.v(13) " "Inferred latch for \"out_32\[1\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[2\] bitextend.v(13) " "Inferred latch for \"out_32\[2\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[3\] bitextend.v(13) " "Inferred latch for \"out_32\[3\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[4\] bitextend.v(13) " "Inferred latch for \"out_32\[4\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[5\] bitextend.v(13) " "Inferred latch for \"out_32\[5\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[6\] bitextend.v(13) " "Inferred latch for \"out_32\[6\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[7\] bitextend.v(13) " "Inferred latch for \"out_32\[7\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[8\] bitextend.v(13) " "Inferred latch for \"out_32\[8\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[9\] bitextend.v(13) " "Inferred latch for \"out_32\[9\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[10\] bitextend.v(13) " "Inferred latch for \"out_32\[10\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[11\] bitextend.v(13) " "Inferred latch for \"out_32\[11\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[12\] bitextend.v(13) " "Inferred latch for \"out_32\[12\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[13\] bitextend.v(13) " "Inferred latch for \"out_32\[13\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[14\] bitextend.v(13) " "Inferred latch for \"out_32\[14\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[15\] bitextend.v(13) " "Inferred latch for \"out_32\[15\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[16\] bitextend.v(13) " "Inferred latch for \"out_32\[16\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[17\] bitextend.v(13) " "Inferred latch for \"out_32\[17\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[18\] bitextend.v(13) " "Inferred latch for \"out_32\[18\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[19\] bitextend.v(13) " "Inferred latch for \"out_32\[19\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[20\] bitextend.v(13) " "Inferred latch for \"out_32\[20\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[21\] bitextend.v(13) " "Inferred latch for \"out_32\[21\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[22\] bitextend.v(13) " "Inferred latch for \"out_32\[22\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[23\] bitextend.v(13) " "Inferred latch for \"out_32\[23\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[24\] bitextend.v(13) " "Inferred latch for \"out_32\[24\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[25\] bitextend.v(13) " "Inferred latch for \"out_32\[25\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[26\] bitextend.v(13) " "Inferred latch for \"out_32\[26\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705345 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[27\] bitextend.v(13) " "Inferred latch for \"out_32\[27\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705346 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[28\] bitextend.v(13) " "Inferred latch for \"out_32\[28\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705346 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[29\] bitextend.v(13) " "Inferred latch for \"out_32\[29\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705346 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[30\] bitextend.v(13) " "Inferred latch for \"out_32\[30\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705346 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[31\] bitextend.v(13) " "Inferred latch for \"out_32\[31\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705346 "|CPU|bitextend:A"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(30) " "Verilog HDL warning at alu.v(30): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542654705348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_15 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_15\"" {  } { { "CPU.v" "comb_15" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Input.v 1 1 " "Using design file Input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input Input:comb_16 " "Elaborating entity \"Input\" for hierarchy \"Input:comb_16\"" {  } { { "CPU.v" "comb_16" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Output.v 1 1 " "Using design file Output.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_17 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_17\"" {  } { { "CPU.v" "comb_17" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705355 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exibirFlag Output.v(22) " "Verilog HDL Always Construct warning at Output.v(22): variable \"exibirFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(43) " "Verilog HDL assignment warning at Output.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(41) " "Verilog HDL assignment warning at Output.v(41): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(39) " "Verilog HDL assignment warning at Output.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Hundreds Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Hundreds\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tens Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Tens\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ones Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Ones\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[0\] Output.v(22) " "Inferred latch for \"Ones\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[1\] Output.v(22) " "Inferred latch for \"Ones\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[2\] Output.v(22) " "Inferred latch for \"Ones\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[3\] Output.v(22) " "Inferred latch for \"Ones\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[0\] Output.v(22) " "Inferred latch for \"Tens\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[1\] Output.v(22) " "Inferred latch for \"Tens\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[2\] Output.v(22) " "Inferred latch for \"Tens\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[3\] Output.v(22) " "Inferred latch for \"Tens\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[0\] Output.v(22) " "Inferred latch for \"Hundreds\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[1\] Output.v(22) " "Inferred latch for \"Hundreds\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[2\] Output.v(22) " "Inferred latch for \"Hundreds\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[3\] Output.v(22) " "Inferred latch for \"Hundreds\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654705356 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Display Display.v(5) " "Verilog Module Declaration warning at Display.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Display\"" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Display.v 1 1 " "Using design file Display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Output:comb_17\|Display:S " "Elaborating entity \"Display\" for hierarchy \"Output:comb_17\|Display:S\"" {  } { { "Output.v" "S" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "six Six OutputPC.v(9) " "Verilog HDL Declaration information at OutputPC.v(9): object \"six\" differs only in case from object \"Six\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542654705362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "five Five OutputPC.v(10) " "Verilog HDL Declaration information at OutputPC.v(10): object \"five\" differs only in case from object \"Five\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542654705362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "four Four OutputPC.v(11) " "Verilog HDL Declaration information at OutputPC.v(11): object \"four\" differs only in case from object \"Four\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542654705362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OutputPC.v 1 1 " "Using design file OutputPC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OutputPC " "Found entity 1: OutputPC" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654705363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542654705363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputPC OutputPC:comb_18 " "Elaborating entity \"OutputPC\" for hierarchy \"OutputPC:comb_18\"" {  } { { "CPU.v" "comb_18" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data OutputPC.v(13) " "Verilog HDL or VHDL warning at OutputPC.v(13): object \"data\" assigned a value but never read" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654705364 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(33) " "Verilog HDL assignment warning at OutputPC.v(33): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705364 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(31) " "Verilog HDL assignment warning at OutputPC.v(31): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705364 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(29) " "Verilog HDL assignment warning at OutputPC.v(29): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542654705364 "|CPU|OutputPC:comb_18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdlab3 lcdlab3:comb_19 " "Elaborating entity \"lcdlab3\" for hierarchy \"lcdlab3:comb_19\"" {  } { { "CPU.v" "comb_19" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR lcdlab3.v(25) " "Verilog HDL or VHDL warning at lcdlab3.v(25): object \"LEDR\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654705366 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_0 lcdlab3.v(26) " "Verilog HDL or VHDL warning at lcdlab3.v(26): object \"GPIO_0\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654705366 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_1 lcdlab3.v(26) " "Verilog HDL or VHDL warning at lcdlab3.v(26): object \"GPIO_1\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654705366 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST lcdlab3.v(34) " "Verilog HDL or VHDL warning at lcdlab3.v(34): object \"RST\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542654705366 "|CPU|lcdlab3:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay lcdlab3:comb_19\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"lcdlab3:comb_19\|Reset_Delay:r0\"" {  } { { "lcdlab3.v" "r0" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display lcdlab3:comb_19\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"lcdlab3:comb_19\|LCD_Display:u1\"" {  } { { "lcdlab3.v" "u1" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string lcdlab3:comb_19\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"lcdlab3:comb_19\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654705369 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[15\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[15\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[14\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[14\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[13\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[13\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[12\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[12\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[11\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[11\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[10\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[10\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[9\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[9\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[8\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[8\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[7\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[7\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[6\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[6\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[5\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[5\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[4\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[4\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[3\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[3\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[2\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[2\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[1\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[1\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[0\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[0\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[16\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[16\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[17\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[17\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[18\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[18\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[19\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[19\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[20\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[20\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[21\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[21\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[22\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[22\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[23\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[23\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[24\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[24\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[25\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[25\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[26\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[26\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[27\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[27\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[28\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[28\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[29\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[29\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[30\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[30\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[31\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[31\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542654705777 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1542654705777 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 201 /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (201) in the Memory Initialization File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1542654706128 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542654706133 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMemory:comb_6\|instructionRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMemory:comb_6\|instructionRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HardDisk:comb_8\|HD_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HardDisk:comb_8\|HD_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:comb_12\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:comb_12\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542654707231 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542654707231 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542654707231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0 " "Elaborated megafunction instantiation \"InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654707293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0 " "Instantiated megafunction \"InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707293 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542654707293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654707348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654707348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HardDisk:comb_8\|altsyncram:HD_rtl_0 " "Elaborated megafunction instantiation \"HardDisk:comb_8\|altsyncram:HD_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654707356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HardDisk:comb_8\|altsyncram:HD_rtl_0 " "Instantiated megafunction \"HardDisk:comb_8\|altsyncram:HD_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542654707357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhl1 " "Found entity 1: altsyncram_dhl1" {  } { { "db/altsyncram_dhl1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_dhl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654707401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654707401 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542654707467 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542654707473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:comb_12\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:comb_12\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654707667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:comb_12\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:comb_12\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654707667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542654707667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_rd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542654707709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654707709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542654708039 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bitextend:A\|out_32\[15\] bitextend:A\|out_32\[16\] " "Duplicate LATCH primitive \"bitextend:A\|out_32\[15\]\" merged with LATCH primitive \"bitextend:A\|out_32\[16\]\"" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654708074 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bitextend:B\|out_32\[15\] bitextend:B\|out_32\[16\] " "Duplicate LATCH primitive \"bitextend:B\|out_32\[15\]\" merged with LATCH primitive \"bitextend:B\|out_32\[16\]\"" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542654708074 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542654708074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[0\] " "Latch PCAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708076 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[1\] " "Latch aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708076 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[1\] " "Latch raddr2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708077 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[0\] " "Latch raddr2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708077 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[3\] " "Latch raddr2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708077 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[2\] " "Latch raddr2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708077 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[4\] " "Latch raddr2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708077 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[0\] " "Latch aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[2\] " "Latch aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[3\] " "Latch aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[4\] " "Latch aluOp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[1\] " "Latch PCAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[2\] " "Latch PCAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[3\] " "Latch PCAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[4\] " "Latch PCAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[5\] " "Latch PCAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[6\] " "Latch PCAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[7\] " "Latch PCAddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708078 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[8\] " "Latch PCAddress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[9\] " "Latch PCAddress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[1\] " "Latch raddr1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[0\] " "Latch raddr1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[3\] " "Latch raddr1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[2\] " "Latch raddr1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[4\] " "Latch raddr1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[3\] " "Latch waddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[4\] " "Latch waddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708079 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[0\] " "Latch waddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[1\] " "Latch waddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[2\] " "Latch waddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[15\] " "Latch in_16\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[14\] " "Latch in_16\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[13\] " "Latch in_16\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[12\] " "Latch in_16\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[11\] " "Latch in_16\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[10\] " "Latch in_16\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[9\] " "Latch in_16\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[8\] " "Latch in_16\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708080 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[7\] " "Latch in_16\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[6\] " "Latch in_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[5\] " "Latch in_16\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[4\] " "Latch in_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[3\] " "Latch in_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[2\] " "Latch in_16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[1\] " "Latch in_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[0\] " "Latch in_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[10\] " "Latch PCAddress\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[11\] " "Latch PCAddress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708081 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[12\] " "Latch PCAddress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[13\] " "Latch PCAddress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[14\] " "Latch PCAddress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[15\] " "Latch PCAddress\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[16\] " "Latch PCAddress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[17\] " "Latch PCAddress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[18\] " "Latch PCAddress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[19\] " "Latch PCAddress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[20\] " "Latch PCAddress\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[21\] " "Latch PCAddress\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[22\] " "Latch PCAddress\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[23\] " "Latch PCAddress\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708082 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[24\] " "Latch PCAddress\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[25\] " "Latch PCAddress\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[26\] " "Latch PCAddress\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[27\] " "Latch PCAddress\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[28\] " "Latch PCAddress\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[29\] " "Latch PCAddress\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[30\] " "Latch PCAddress\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[31\] " "Latch PCAddress\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[0\] " "Latch address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[1\] " "Latch address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[2\] " "Latch address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[3\] " "Latch address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708083 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[4\] " "Latch address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708084 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[5\] " "Latch address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708084 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[6\] " "Latch address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708084 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[7\] " "Latch address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542654708084 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542654708084 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654709810 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542654709810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "signDsp\[0\] VCC " "Pin \"signDsp\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542654709811 "|CPU|signDsp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542654709811 "|CPU|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542654709811 "|CPU|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542654709811 "|CPU|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542654709811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542654710033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542654713506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg " "Generated suppressed messages file /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654713645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542654713911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542654713911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542654714190 "|CPU|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542654714190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3824 " "Implemented 3824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542654714191 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542654714191 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542654714191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3645 " "Implemented 3645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542654714191 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542654714191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542654714191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542654714217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:11:54 2018 " "Processing ended: Mon Nov 19 17:11:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542654714217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542654714217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542654714217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542654714217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542654715266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542654715266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:11:54 2018 " "Processing started: Mon Nov 19 17:11:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542654715266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542654715266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542654715267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1542654715301 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1542654715301 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1542654715302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542654715386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542654715386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542654715454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542654715520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542654715520 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542654715945 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1542654715975 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542654716061 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542654716061 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542654716074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542654716074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542654716074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542654716074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542654716074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542654716074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542654716077 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542654716935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717892 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Temporizador:comb_3\|clock  " "Automatically promoted node Temporizador:comb_3\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~output " "Destination node clk~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542654717892 ""}  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr19~1  " "Automatically promoted node WideOr19~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Selector1~3  " "Automatically promoted node ControlUnit:comb_4\|Selector1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr10~1  " "Automatically promoted node WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26~0  " "Automatically promoted node WideOr26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Decoder1~4  " "Automatically promoted node ControlUnit:comb_4\|Decoder1~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rsetor~0  " "Automatically promoted node rsetor~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|OutputSign~0  " "Automatically promoted node ControlUnit:comb_4\|OutputSign~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[6\]~output " "Destination node signDsp\[6\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[5\]~output " "Destination node signDsp\[5\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[4\]~output " "Destination node signDsp\[4\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[3\]~output " "Destination node signDsp\[3\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[2\]~output " "Destination node signDsp\[2\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[1\]~output " "Destination node signDsp\[1\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Decoder1~1  " "Automatically promoted node ControlUnit:comb_4\|Decoder1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:comb_4\|OutputSign~0 " "Destination node ControlUnit:comb_4\|OutputSign~0" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[0\]~0 " "Destination node Output:comb_17\|Display:A\|outNumber\[0\]~0" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[1\]~1 " "Destination node Output:comb_17\|Display:A\|outNumber\[1\]~1" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[2\]~2 " "Destination node Output:comb_17\|Display:A\|outNumber\[2\]~2" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[3\]~3 " "Destination node Output:comb_17\|Display:A\|outNumber\[3\]~3" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[4\]~4 " "Destination node Output:comb_17\|Display:A\|outNumber\[4\]~4" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[5\]~5 " "Destination node Output:comb_17\|Display:A\|outNumber\[5\]~5" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[6\]~6 " "Destination node Output:comb_17\|Display:A\|outNumber\[6\]~6" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:B\|outNumber\[0\]~0 " "Destination node Output:comb_17\|Display:B\|outNumber\[0\]~0" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:B\|outNumber\[1\]~1 " "Destination node Output:comb_17\|Display:B\|outNumber\[1\]~1" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542654717893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542654717893 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr25~3  " "Automatically promoted node WideOr25~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717894 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr1~2  " "Automatically promoted node WideOr1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717894 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr3~5  " "Automatically promoted node WideOr3~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717894 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6~4  " "Automatically promoted node WideOr6~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717894 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 305 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:comb_19\|Reset_Delay:r0\|oRESET  " "Automatically promoted node lcdlab3:comb_19\|Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|LCD_RS " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|LCD_RS" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[0\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[0\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[1\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[1\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[2\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[2\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[3\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[4\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[4\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|LCD_E~0 " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|LCD_E~0" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|next_command.Print_String " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|next_command.Print_String" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[0\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[0\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[1\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[1\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542654717894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542654717894 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542654717894 ""}  } { { "Reset_Delay.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542654717894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542654717955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542654717962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542654717985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542654717993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542654718004 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1542654718004 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542654718016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542654718016 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542654718022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542654718075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542654718081 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542654718081 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542654719027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542654719036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542654721290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542654721828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542654721886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542654722716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542654722716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542654722737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542654727709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542654727709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542654729273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542654729400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542654729412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542654730082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "189 " "TimeQuest Timing Analyzer is analyzing 189 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542654730195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542654730199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542654730199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\] " "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr10~0  from: dataa  to: combout " "Cell: WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~1  from: datad  to: combout " "Cell: WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr3~2  from: datad  to: combout " "Cell: WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~2  from: datac  to: combout " "Cell: WideOr6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr8~0  from: datac  to: combout " "Cell: WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout " "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout " "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout " "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout " "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout " "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout " "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout " "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout " "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout " "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout " "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout " "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout " "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout " "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout " "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout " "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout " "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout " "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~0  from: datad  to: combout " "Cell: comb_15\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~10  from: datab  to: combout " "Cell: comb_15\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~11  from: datad  to: combout " "Cell: comb_15\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~12  from: datad  to: combout " "Cell: comb_15\|Add0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~13  from: datab  to: combout " "Cell: comb_15\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~14  from: datac  to: combout " "Cell: comb_15\|Add0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~15  from: dataa  to: combout " "Cell: comb_15\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~16  from: dataa  to: combout " "Cell: comb_15\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~17  from: datac  to: combout " "Cell: comb_15\|Add0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~18  from: dataa  to: combout " "Cell: comb_15\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~19  from: datab  to: combout " "Cell: comb_15\|Add0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~1  from: datab  to: combout " "Cell: comb_15\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~20  from: datac  to: combout " "Cell: comb_15\|Add0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~21  from: datac  to: combout " "Cell: comb_15\|Add0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~22  from: datad  to: combout " "Cell: comb_15\|Add0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~23  from: datab  to: combout " "Cell: comb_15\|Add0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~24  from: datab  to: combout " "Cell: comb_15\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~25  from: datad  to: combout " "Cell: comb_15\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~26  from: datac  to: combout " "Cell: comb_15\|Add0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~27  from: dataa  to: combout " "Cell: comb_15\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~28  from: datac  to: combout " "Cell: comb_15\|Add0~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~29  from: dataa  to: combout " "Cell: comb_15\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~2  from: datac  to: combout " "Cell: comb_15\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~31  from: dataa  to: combout " "Cell: comb_15\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~34  from: dataa  to: combout " "Cell: comb_15\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: cin  to: combout " "Cell: comb_15\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: datab  to: combout " "Cell: comb_15\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: cin  to: combout " "Cell: comb_15\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: dataa  to: combout " "Cell: comb_15\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~3  from: datad  to: combout " "Cell: comb_15\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: cin  to: combout " "Cell: comb_15\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: datab  to: combout " "Cell: comb_15\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: cin  to: combout " "Cell: comb_15\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: dataa  to: combout " "Cell: comb_15\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: cin  to: combout " "Cell: comb_15\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: dataa  to: combout " "Cell: comb_15\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: cin  to: combout " "Cell: comb_15\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: dataa  to: combout " "Cell: comb_15\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: cin  to: combout " "Cell: comb_15\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: datab  to: combout " "Cell: comb_15\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~4  from: datab  to: combout " "Cell: comb_15\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: cin  to: combout " "Cell: comb_15\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: datab  to: combout " "Cell: comb_15\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: cin  to: combout " "Cell: comb_15\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: dataa  to: combout " "Cell: comb_15\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: cin  to: combout " "Cell: comb_15\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: dataa  to: combout " "Cell: comb_15\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: cin  to: combout " "Cell: comb_15\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: dataa  to: combout " "Cell: comb_15\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: cin  to: combout " "Cell: comb_15\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: dataa  to: combout " "Cell: comb_15\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~5  from: datad  to: combout " "Cell: comb_15\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: cin  to: combout " "Cell: comb_15\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: datab  to: combout " "Cell: comb_15\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: cin  to: combout " "Cell: comb_15\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: dataa  to: combout " "Cell: comb_15\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: cin  to: combout " "Cell: comb_15\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: datab  to: combout " "Cell: comb_15\|Add0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: cin  to: combout " "Cell: comb_15\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: datab  to: combout " "Cell: comb_15\|Add0~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: cin  to: combout " "Cell: comb_15\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: datab  to: combout " "Cell: comb_15\|Add0~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~6  from: datad  to: combout " "Cell: comb_15\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: cin  to: combout " "Cell: comb_15\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: datab  to: combout " "Cell: comb_15\|Add0~70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: cin  to: combout " "Cell: comb_15\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: datab  to: combout " "Cell: comb_15\|Add0~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: cin  to: combout " "Cell: comb_15\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: dataa  to: combout " "Cell: comb_15\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: cin  to: combout " "Cell: comb_15\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: datab  to: combout " "Cell: comb_15\|Add0~76  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: cin  to: combout " "Cell: comb_15\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: datab  to: combout " "Cell: comb_15\|Add0~78  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~7  from: datad  to: combout " "Cell: comb_15\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: cin  to: combout " "Cell: comb_15\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: datab  to: combout " "Cell: comb_15\|Add0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: cin  to: combout " "Cell: comb_15\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: dataa  to: combout " "Cell: comb_15\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: cin  to: combout " "Cell: comb_15\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: dataa  to: combout " "Cell: comb_15\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: cin  to: combout " "Cell: comb_15\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: dataa  to: combout " "Cell: comb_15\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: cin  to: combout " "Cell: comb_15\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: datab  to: combout " "Cell: comb_15\|Add0~88  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~8  from: datad  to: combout " "Cell: comb_15\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: cin  to: combout " "Cell: comb_15\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: datab  to: combout " "Cell: comb_15\|Add0~90  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: cin  to: combout " "Cell: comb_15\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: datab  to: combout " "Cell: comb_15\|Add0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: cin  to: combout " "Cell: comb_15\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: dataa  to: combout " "Cell: comb_15\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~97  from: datad  to: combout " "Cell: comb_15\|Add0~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: cin  to: combout " "Cell: comb_15\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: dataa  to: combout " "Cell: comb_15\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~9  from: datac  to: combout " "Cell: comb_15\|Add0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datab  to: combout " "Cell: comb_15\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datad  to: combout " "Cell: comb_15\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux0~2  from: datac  to: combout " "Cell: comb_15\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux10~2  from: datac  to: combout " "Cell: comb_15\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux11~2  from: datab  to: combout " "Cell: comb_15\|Mux11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux12~2  from: datab  to: combout " "Cell: comb_15\|Mux12~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux13~2  from: datac  to: combout " "Cell: comb_15\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux14~2  from: datad  to: combout " "Cell: comb_15\|Mux14~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: dataa  to: combout " "Cell: comb_15\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: datad  to: combout " "Cell: comb_15\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~1  from: datab  to: combout " "Cell: comb_15\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~2  from: datac  to: combout " "Cell: comb_15\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~3  from: dataa  to: combout " "Cell: comb_15\|Mux15~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~7  from: dataa  to: combout " "Cell: comb_15\|Mux15~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux16~1  from: datab  to: combout " "Cell: comb_15\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux17~2  from: dataa  to: combout " "Cell: comb_15\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux18~2  from: datab  to: combout " "Cell: comb_15\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux19~2  from: datad  to: combout " "Cell: comb_15\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux1~2  from: datab  to: combout " "Cell: comb_15\|Mux1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux20~2  from: datab  to: combout " "Cell: comb_15\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux21~2  from: datad  to: combout " "Cell: comb_15\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux22~2  from: dataa  to: combout " "Cell: comb_15\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux23~2  from: datac  to: combout " "Cell: comb_15\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux24~2  from: datad  to: combout " "Cell: comb_15\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux25~2  from: datad  to: combout " "Cell: comb_15\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux26~2  from: datac  to: combout " "Cell: comb_15\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux27~2  from: datac  to: combout " "Cell: comb_15\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux28~2  from: datac  to: combout " "Cell: comb_15\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux29~1  from: dataa  to: combout " "Cell: comb_15\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux2~2  from: datad  to: combout " "Cell: comb_15\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux30~4  from: datad  to: combout " "Cell: comb_15\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux31~6  from: datac  to: combout " "Cell: comb_15\|Mux31~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux3~2  from: datab  to: combout " "Cell: comb_15\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux4~2  from: datab  to: combout " "Cell: comb_15\|Mux4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux5~2  from: dataa  to: combout " "Cell: comb_15\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux6~2  from: dataa  to: combout " "Cell: comb_15\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux7~1  from: datad  to: combout " "Cell: comb_15\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux8~2  from: datac  to: combout " "Cell: comb_15\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux9~2  from: dataa  to: combout " "Cell: comb_15\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~0  from: dataa  to: combout " "Cell: comb_15\|aluOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~10  from: datab  to: combout " "Cell: comb_15\|aluOut~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~11  from: dataa  to: combout " "Cell: comb_15\|aluOut~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~12  from: datab  to: combout " "Cell: comb_15\|aluOut~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~13  from: datab  to: combout " "Cell: comb_15\|aluOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~14  from: datac  to: combout " "Cell: comb_15\|aluOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~15  from: dataa  to: combout " "Cell: comb_15\|aluOut~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~16  from: datab  to: combout " "Cell: comb_15\|aluOut~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~17  from: datad  to: combout " "Cell: comb_15\|aluOut~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~18  from: datab  to: combout " "Cell: comb_15\|aluOut~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~19  from: datab  to: combout " "Cell: comb_15\|aluOut~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~1  from: datab  to: combout " "Cell: comb_15\|aluOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~20  from: datac  to: combout " "Cell: comb_15\|aluOut~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~21  from: datac  to: combout " "Cell: comb_15\|aluOut~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~22  from: datab  to: combout " "Cell: comb_15\|aluOut~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~23  from: dataa  to: combout " "Cell: comb_15\|aluOut~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~24  from: datac  to: combout " "Cell: comb_15\|aluOut~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~25  from: datab  to: combout " "Cell: comb_15\|aluOut~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~26  from: datad  to: combout " "Cell: comb_15\|aluOut~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~27  from: datac  to: combout " "Cell: comb_15\|aluOut~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~28  from: datad  to: combout " "Cell: comb_15\|aluOut~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~29  from: datac  to: combout " "Cell: comb_15\|aluOut~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~2  from: datad  to: combout " "Cell: comb_15\|aluOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~30  from: datad  to: combout " "Cell: comb_15\|aluOut~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~3  from: dataa  to: combout " "Cell: comb_15\|aluOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~4  from: datab  to: combout " "Cell: comb_15\|aluOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~5  from: datad  to: combout " "Cell: comb_15\|aluOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~6  from: datac  to: combout " "Cell: comb_15\|aluOut~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~7  from: datad  to: combout " "Cell: comb_15\|aluOut~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~8  from: dataa  to: combout " "Cell: comb_15\|aluOut~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~9  from: dataa  to: combout " "Cell: comb_15\|aluOut~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Selector1~2  from: datac  to: combout " "Cell: comb_4\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|WideOr10~2  from: datab  to: combout " "Cell: comb_4\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654730240 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542654730240 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542654730259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542654730260 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1542654730262 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1542654730262 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clk50 " "   1.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " "   1.000 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " "   1.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Temporizador:comb_3\|clock " "   1.000 Temporizador:comb_3\|clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542654730262 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542654730262 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542654730464 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542654731724 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542654731724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.fit.smsg " "Generated suppressed messages file /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542654732042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1535 " "Peak virtual memory: 1535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542654732437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:12:12 2018 " "Processing ended: Mon Nov 19 17:12:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542654732437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542654732437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542654732437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542654732437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542654733622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542654733623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:12:13 2018 " "Processing started: Mon Nov 19 17:12:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542654733623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542654733623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542654733623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542654733910 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542654736998 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542654737117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542654737409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:12:17 2018 " "Processing ended: Mon Nov 19 17:12:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542654737409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542654737409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542654737409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542654737409 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542654737550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542654738426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542654738426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:12:18 2018 " "Processing started: Mon Nov 19 17:12:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542654738426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738426 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1542654738475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654738746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654739844 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "189 " "TimeQuest Timing Analyzer is analyzing 189 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740206 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Temporizador:comb_3\|clock Temporizador:comb_3\|clock " "create_clock -period 1.000 -name Temporizador:comb_3\|clock Temporizador:comb_3\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542654740226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542654740226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " "create_clock -period 1.000 -name InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542654740226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " "create_clock -period 1.000 -name lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542654740226 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740226 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\] " "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr10~0  from: dataa  to: combout " "Cell: WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~1  from: datad  to: combout " "Cell: WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr3~2  from: datad  to: combout " "Cell: WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~2  from: datac  to: combout " "Cell: WideOr6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr8~0  from: datac  to: combout " "Cell: WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout " "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout " "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout " "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout " "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout " "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout " "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout " "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout " "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout " "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout " "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout " "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout " "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout " "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout " "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout " "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout " "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout " "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~0  from: datad  to: combout " "Cell: comb_15\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~10  from: datab  to: combout " "Cell: comb_15\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~11  from: datad  to: combout " "Cell: comb_15\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~12  from: datad  to: combout " "Cell: comb_15\|Add0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~13  from: datab  to: combout " "Cell: comb_15\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~14  from: datac  to: combout " "Cell: comb_15\|Add0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~15  from: dataa  to: combout " "Cell: comb_15\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~16  from: dataa  to: combout " "Cell: comb_15\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~17  from: datac  to: combout " "Cell: comb_15\|Add0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~18  from: dataa  to: combout " "Cell: comb_15\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~19  from: datab  to: combout " "Cell: comb_15\|Add0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~1  from: datab  to: combout " "Cell: comb_15\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~20  from: datac  to: combout " "Cell: comb_15\|Add0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~21  from: datac  to: combout " "Cell: comb_15\|Add0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~22  from: datad  to: combout " "Cell: comb_15\|Add0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~23  from: datab  to: combout " "Cell: comb_15\|Add0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~24  from: datab  to: combout " "Cell: comb_15\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~25  from: datad  to: combout " "Cell: comb_15\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~26  from: datac  to: combout " "Cell: comb_15\|Add0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~27  from: dataa  to: combout " "Cell: comb_15\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~28  from: datac  to: combout " "Cell: comb_15\|Add0~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~29  from: dataa  to: combout " "Cell: comb_15\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~2  from: datac  to: combout " "Cell: comb_15\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~31  from: dataa  to: combout " "Cell: comb_15\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~34  from: dataa  to: combout " "Cell: comb_15\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: cin  to: combout " "Cell: comb_15\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: datab  to: combout " "Cell: comb_15\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: cin  to: combout " "Cell: comb_15\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: dataa  to: combout " "Cell: comb_15\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~3  from: datad  to: combout " "Cell: comb_15\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: cin  to: combout " "Cell: comb_15\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: datab  to: combout " "Cell: comb_15\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: cin  to: combout " "Cell: comb_15\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: dataa  to: combout " "Cell: comb_15\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: cin  to: combout " "Cell: comb_15\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: dataa  to: combout " "Cell: comb_15\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: cin  to: combout " "Cell: comb_15\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: dataa  to: combout " "Cell: comb_15\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: cin  to: combout " "Cell: comb_15\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: datab  to: combout " "Cell: comb_15\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~4  from: datab  to: combout " "Cell: comb_15\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: cin  to: combout " "Cell: comb_15\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: datab  to: combout " "Cell: comb_15\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: cin  to: combout " "Cell: comb_15\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: dataa  to: combout " "Cell: comb_15\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: cin  to: combout " "Cell: comb_15\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: dataa  to: combout " "Cell: comb_15\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: cin  to: combout " "Cell: comb_15\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: dataa  to: combout " "Cell: comb_15\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: cin  to: combout " "Cell: comb_15\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: dataa  to: combout " "Cell: comb_15\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~5  from: datad  to: combout " "Cell: comb_15\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: cin  to: combout " "Cell: comb_15\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: datab  to: combout " "Cell: comb_15\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: cin  to: combout " "Cell: comb_15\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: dataa  to: combout " "Cell: comb_15\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: cin  to: combout " "Cell: comb_15\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: datab  to: combout " "Cell: comb_15\|Add0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: cin  to: combout " "Cell: comb_15\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: datab  to: combout " "Cell: comb_15\|Add0~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: cin  to: combout " "Cell: comb_15\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: datab  to: combout " "Cell: comb_15\|Add0~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~6  from: datad  to: combout " "Cell: comb_15\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: cin  to: combout " "Cell: comb_15\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: datab  to: combout " "Cell: comb_15\|Add0~70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: cin  to: combout " "Cell: comb_15\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: datab  to: combout " "Cell: comb_15\|Add0~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: cin  to: combout " "Cell: comb_15\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: dataa  to: combout " "Cell: comb_15\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: cin  to: combout " "Cell: comb_15\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: datab  to: combout " "Cell: comb_15\|Add0~76  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: cin  to: combout " "Cell: comb_15\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: datab  to: combout " "Cell: comb_15\|Add0~78  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~7  from: datad  to: combout " "Cell: comb_15\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: cin  to: combout " "Cell: comb_15\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: datab  to: combout " "Cell: comb_15\|Add0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: cin  to: combout " "Cell: comb_15\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: dataa  to: combout " "Cell: comb_15\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: cin  to: combout " "Cell: comb_15\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: dataa  to: combout " "Cell: comb_15\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: cin  to: combout " "Cell: comb_15\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: dataa  to: combout " "Cell: comb_15\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: cin  to: combout " "Cell: comb_15\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: datab  to: combout " "Cell: comb_15\|Add0~88  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~8  from: datad  to: combout " "Cell: comb_15\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: cin  to: combout " "Cell: comb_15\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: datab  to: combout " "Cell: comb_15\|Add0~90  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: cin  to: combout " "Cell: comb_15\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: datab  to: combout " "Cell: comb_15\|Add0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: cin  to: combout " "Cell: comb_15\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: dataa  to: combout " "Cell: comb_15\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~97  from: datad  to: combout " "Cell: comb_15\|Add0~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: cin  to: combout " "Cell: comb_15\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: dataa  to: combout " "Cell: comb_15\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~9  from: datac  to: combout " "Cell: comb_15\|Add0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datab  to: combout " "Cell: comb_15\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datad  to: combout " "Cell: comb_15\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux0~2  from: datac  to: combout " "Cell: comb_15\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux10~2  from: datac  to: combout " "Cell: comb_15\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux11~2  from: datab  to: combout " "Cell: comb_15\|Mux11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux12~2  from: datab  to: combout " "Cell: comb_15\|Mux12~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux13~2  from: datac  to: combout " "Cell: comb_15\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux14~2  from: datad  to: combout " "Cell: comb_15\|Mux14~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: dataa  to: combout " "Cell: comb_15\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: datad  to: combout " "Cell: comb_15\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~1  from: datab  to: combout " "Cell: comb_15\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~2  from: datac  to: combout " "Cell: comb_15\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~3  from: dataa  to: combout " "Cell: comb_15\|Mux15~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~7  from: dataa  to: combout " "Cell: comb_15\|Mux15~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux16~1  from: datab  to: combout " "Cell: comb_15\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux17~2  from: dataa  to: combout " "Cell: comb_15\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux18~2  from: datab  to: combout " "Cell: comb_15\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux19~2  from: datad  to: combout " "Cell: comb_15\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux1~2  from: datab  to: combout " "Cell: comb_15\|Mux1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux20~2  from: datab  to: combout " "Cell: comb_15\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux21~2  from: datad  to: combout " "Cell: comb_15\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux22~2  from: dataa  to: combout " "Cell: comb_15\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux23~2  from: datac  to: combout " "Cell: comb_15\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux24~2  from: datad  to: combout " "Cell: comb_15\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux25~2  from: datad  to: combout " "Cell: comb_15\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux26~2  from: datac  to: combout " "Cell: comb_15\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux27~2  from: datac  to: combout " "Cell: comb_15\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux28~2  from: datac  to: combout " "Cell: comb_15\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux29~1  from: dataa  to: combout " "Cell: comb_15\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux2~2  from: datad  to: combout " "Cell: comb_15\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux30~4  from: datad  to: combout " "Cell: comb_15\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux31~6  from: datac  to: combout " "Cell: comb_15\|Mux31~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux3~2  from: datab  to: combout " "Cell: comb_15\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux4~2  from: datab  to: combout " "Cell: comb_15\|Mux4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux5~2  from: dataa  to: combout " "Cell: comb_15\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux6~2  from: dataa  to: combout " "Cell: comb_15\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux7~1  from: datad  to: combout " "Cell: comb_15\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux8~2  from: datac  to: combout " "Cell: comb_15\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux9~2  from: dataa  to: combout " "Cell: comb_15\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~0  from: dataa  to: combout " "Cell: comb_15\|aluOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~10  from: datab  to: combout " "Cell: comb_15\|aluOut~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~11  from: dataa  to: combout " "Cell: comb_15\|aluOut~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~12  from: datab  to: combout " "Cell: comb_15\|aluOut~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~13  from: datab  to: combout " "Cell: comb_15\|aluOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~14  from: datac  to: combout " "Cell: comb_15\|aluOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~15  from: dataa  to: combout " "Cell: comb_15\|aluOut~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~16  from: datab  to: combout " "Cell: comb_15\|aluOut~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~17  from: datad  to: combout " "Cell: comb_15\|aluOut~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~18  from: datab  to: combout " "Cell: comb_15\|aluOut~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~19  from: datab  to: combout " "Cell: comb_15\|aluOut~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~1  from: datab  to: combout " "Cell: comb_15\|aluOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~20  from: datac  to: combout " "Cell: comb_15\|aluOut~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~21  from: datac  to: combout " "Cell: comb_15\|aluOut~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~22  from: datab  to: combout " "Cell: comb_15\|aluOut~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~23  from: dataa  to: combout " "Cell: comb_15\|aluOut~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~24  from: datac  to: combout " "Cell: comb_15\|aluOut~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~25  from: datab  to: combout " "Cell: comb_15\|aluOut~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~26  from: datad  to: combout " "Cell: comb_15\|aluOut~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~27  from: datac  to: combout " "Cell: comb_15\|aluOut~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~28  from: datad  to: combout " "Cell: comb_15\|aluOut~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~29  from: datac  to: combout " "Cell: comb_15\|aluOut~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~2  from: datad  to: combout " "Cell: comb_15\|aluOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~30  from: datad  to: combout " "Cell: comb_15\|aluOut~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~3  from: dataa  to: combout " "Cell: comb_15\|aluOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~4  from: datab  to: combout " "Cell: comb_15\|aluOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~5  from: datad  to: combout " "Cell: comb_15\|aluOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~6  from: datac  to: combout " "Cell: comb_15\|aluOut~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~7  from: datad  to: combout " "Cell: comb_15\|aluOut~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~8  from: dataa  to: combout " "Cell: comb_15\|aluOut~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~9  from: dataa  to: combout " "Cell: comb_15\|aluOut~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Selector1~2  from: datac  to: combout " "Cell: comb_4\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|WideOr10~2  from: datab  to: combout " "Cell: comb_4\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654740246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654740257 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1542654740258 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542654740269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542654741470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.988 " "Worst-case setup slack is -42.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.988          -37987.817 Temporizador:comb_3\|clock  " "  -42.988          -37987.817 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.668           -3051.951 clk50  " "  -19.668           -3051.951 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.870           -1320.125 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -14.870           -1320.125 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -48.524 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -3.394             -48.524 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.921 " "Worst-case hold slack is -18.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.921            -880.084 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -18.921            -880.084 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850              -2.850 clk50  " "   -2.850              -2.850 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Temporizador:comb_3\|clock  " "    0.402               0.000 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    0.403               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.290 " "Worst-case recovery slack is -3.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290             -42.770 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -3.290             -42.770 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -66.937 clk50  " "   -3.188             -66.937 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.588 " "Worst-case removal slack is 3.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.588               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    3.588               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.612               0.000 clk50  " "    3.612               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.693 " "Worst-case minimum pulse width slack is -17.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.693          -10315.144 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -17.693          -10315.144 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -789.521 clk50  " "   -3.000            -789.521 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1362.100 Temporizador:comb_3\|clock  " "   -1.285           -1362.100 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654741516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542654741803 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542654741810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654741841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\] " "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr10~0  from: dataa  to: combout " "Cell: WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~1  from: datad  to: combout " "Cell: WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr3~2  from: datad  to: combout " "Cell: WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~2  from: datac  to: combout " "Cell: WideOr6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr8~0  from: datac  to: combout " "Cell: WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout " "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout " "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout " "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout " "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout " "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout " "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout " "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout " "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout " "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout " "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout " "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout " "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout " "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout " "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout " "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout " "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout " "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~0  from: datad  to: combout " "Cell: comb_15\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~10  from: datab  to: combout " "Cell: comb_15\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~11  from: datad  to: combout " "Cell: comb_15\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~12  from: datad  to: combout " "Cell: comb_15\|Add0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~13  from: datab  to: combout " "Cell: comb_15\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~14  from: datac  to: combout " "Cell: comb_15\|Add0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~15  from: dataa  to: combout " "Cell: comb_15\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~16  from: dataa  to: combout " "Cell: comb_15\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~17  from: datac  to: combout " "Cell: comb_15\|Add0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~18  from: dataa  to: combout " "Cell: comb_15\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~19  from: datab  to: combout " "Cell: comb_15\|Add0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~1  from: datab  to: combout " "Cell: comb_15\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~20  from: datac  to: combout " "Cell: comb_15\|Add0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~21  from: datac  to: combout " "Cell: comb_15\|Add0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~22  from: datad  to: combout " "Cell: comb_15\|Add0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~23  from: datab  to: combout " "Cell: comb_15\|Add0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~24  from: datab  to: combout " "Cell: comb_15\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~25  from: datad  to: combout " "Cell: comb_15\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~26  from: datac  to: combout " "Cell: comb_15\|Add0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~27  from: dataa  to: combout " "Cell: comb_15\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~28  from: datac  to: combout " "Cell: comb_15\|Add0~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~29  from: dataa  to: combout " "Cell: comb_15\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~2  from: datac  to: combout " "Cell: comb_15\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~31  from: dataa  to: combout " "Cell: comb_15\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~34  from: dataa  to: combout " "Cell: comb_15\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: cin  to: combout " "Cell: comb_15\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: datab  to: combout " "Cell: comb_15\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: cin  to: combout " "Cell: comb_15\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: dataa  to: combout " "Cell: comb_15\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~3  from: datad  to: combout " "Cell: comb_15\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: cin  to: combout " "Cell: comb_15\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: datab  to: combout " "Cell: comb_15\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: cin  to: combout " "Cell: comb_15\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: dataa  to: combout " "Cell: comb_15\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: cin  to: combout " "Cell: comb_15\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: dataa  to: combout " "Cell: comb_15\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: cin  to: combout " "Cell: comb_15\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: dataa  to: combout " "Cell: comb_15\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: cin  to: combout " "Cell: comb_15\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: datab  to: combout " "Cell: comb_15\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~4  from: datab  to: combout " "Cell: comb_15\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: cin  to: combout " "Cell: comb_15\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: datab  to: combout " "Cell: comb_15\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: cin  to: combout " "Cell: comb_15\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: dataa  to: combout " "Cell: comb_15\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: cin  to: combout " "Cell: comb_15\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: dataa  to: combout " "Cell: comb_15\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: cin  to: combout " "Cell: comb_15\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: dataa  to: combout " "Cell: comb_15\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: cin  to: combout " "Cell: comb_15\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: dataa  to: combout " "Cell: comb_15\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~5  from: datad  to: combout " "Cell: comb_15\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: cin  to: combout " "Cell: comb_15\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: datab  to: combout " "Cell: comb_15\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: cin  to: combout " "Cell: comb_15\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: dataa  to: combout " "Cell: comb_15\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: cin  to: combout " "Cell: comb_15\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: datab  to: combout " "Cell: comb_15\|Add0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: cin  to: combout " "Cell: comb_15\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: datab  to: combout " "Cell: comb_15\|Add0~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: cin  to: combout " "Cell: comb_15\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: datab  to: combout " "Cell: comb_15\|Add0~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~6  from: datad  to: combout " "Cell: comb_15\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: cin  to: combout " "Cell: comb_15\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: datab  to: combout " "Cell: comb_15\|Add0~70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: cin  to: combout " "Cell: comb_15\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: datab  to: combout " "Cell: comb_15\|Add0~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: cin  to: combout " "Cell: comb_15\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: dataa  to: combout " "Cell: comb_15\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: cin  to: combout " "Cell: comb_15\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: datab  to: combout " "Cell: comb_15\|Add0~76  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: cin  to: combout " "Cell: comb_15\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: datab  to: combout " "Cell: comb_15\|Add0~78  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~7  from: datad  to: combout " "Cell: comb_15\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: cin  to: combout " "Cell: comb_15\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: datab  to: combout " "Cell: comb_15\|Add0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: cin  to: combout " "Cell: comb_15\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: dataa  to: combout " "Cell: comb_15\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: cin  to: combout " "Cell: comb_15\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: dataa  to: combout " "Cell: comb_15\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: cin  to: combout " "Cell: comb_15\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: dataa  to: combout " "Cell: comb_15\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: cin  to: combout " "Cell: comb_15\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: datab  to: combout " "Cell: comb_15\|Add0~88  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~8  from: datad  to: combout " "Cell: comb_15\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: cin  to: combout " "Cell: comb_15\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: datab  to: combout " "Cell: comb_15\|Add0~90  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: cin  to: combout " "Cell: comb_15\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: datab  to: combout " "Cell: comb_15\|Add0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: cin  to: combout " "Cell: comb_15\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: dataa  to: combout " "Cell: comb_15\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~97  from: datad  to: combout " "Cell: comb_15\|Add0~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: cin  to: combout " "Cell: comb_15\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: dataa  to: combout " "Cell: comb_15\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~9  from: datac  to: combout " "Cell: comb_15\|Add0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datab  to: combout " "Cell: comb_15\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datad  to: combout " "Cell: comb_15\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux0~2  from: datac  to: combout " "Cell: comb_15\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux10~2  from: datac  to: combout " "Cell: comb_15\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux11~2  from: datab  to: combout " "Cell: comb_15\|Mux11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux12~2  from: datab  to: combout " "Cell: comb_15\|Mux12~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux13~2  from: datac  to: combout " "Cell: comb_15\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux14~2  from: datad  to: combout " "Cell: comb_15\|Mux14~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: dataa  to: combout " "Cell: comb_15\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: datad  to: combout " "Cell: comb_15\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~1  from: datab  to: combout " "Cell: comb_15\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~2  from: datac  to: combout " "Cell: comb_15\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~3  from: dataa  to: combout " "Cell: comb_15\|Mux15~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~7  from: dataa  to: combout " "Cell: comb_15\|Mux15~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux16~1  from: datab  to: combout " "Cell: comb_15\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux17~2  from: dataa  to: combout " "Cell: comb_15\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux18~2  from: datab  to: combout " "Cell: comb_15\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux19~2  from: datad  to: combout " "Cell: comb_15\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux1~2  from: datab  to: combout " "Cell: comb_15\|Mux1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux20~2  from: datab  to: combout " "Cell: comb_15\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux21~2  from: datad  to: combout " "Cell: comb_15\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux22~2  from: dataa  to: combout " "Cell: comb_15\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux23~2  from: datac  to: combout " "Cell: comb_15\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux24~2  from: datad  to: combout " "Cell: comb_15\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux25~2  from: datad  to: combout " "Cell: comb_15\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux26~2  from: datac  to: combout " "Cell: comb_15\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux27~2  from: datac  to: combout " "Cell: comb_15\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux28~2  from: datac  to: combout " "Cell: comb_15\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux29~1  from: dataa  to: combout " "Cell: comb_15\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux2~2  from: datad  to: combout " "Cell: comb_15\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux30~4  from: datad  to: combout " "Cell: comb_15\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux31~6  from: datac  to: combout " "Cell: comb_15\|Mux31~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux3~2  from: datab  to: combout " "Cell: comb_15\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux4~2  from: datab  to: combout " "Cell: comb_15\|Mux4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux5~2  from: dataa  to: combout " "Cell: comb_15\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux6~2  from: dataa  to: combout " "Cell: comb_15\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux7~1  from: datad  to: combout " "Cell: comb_15\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux8~2  from: datac  to: combout " "Cell: comb_15\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux9~2  from: dataa  to: combout " "Cell: comb_15\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~0  from: dataa  to: combout " "Cell: comb_15\|aluOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~10  from: datab  to: combout " "Cell: comb_15\|aluOut~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~11  from: dataa  to: combout " "Cell: comb_15\|aluOut~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~12  from: datab  to: combout " "Cell: comb_15\|aluOut~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~13  from: datab  to: combout " "Cell: comb_15\|aluOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~14  from: datac  to: combout " "Cell: comb_15\|aluOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~15  from: dataa  to: combout " "Cell: comb_15\|aluOut~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~16  from: datab  to: combout " "Cell: comb_15\|aluOut~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~17  from: datad  to: combout " "Cell: comb_15\|aluOut~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~18  from: datab  to: combout " "Cell: comb_15\|aluOut~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~19  from: datab  to: combout " "Cell: comb_15\|aluOut~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~1  from: datab  to: combout " "Cell: comb_15\|aluOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~20  from: datac  to: combout " "Cell: comb_15\|aluOut~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~21  from: datac  to: combout " "Cell: comb_15\|aluOut~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~22  from: datab  to: combout " "Cell: comb_15\|aluOut~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~23  from: dataa  to: combout " "Cell: comb_15\|aluOut~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~24  from: datac  to: combout " "Cell: comb_15\|aluOut~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~25  from: datab  to: combout " "Cell: comb_15\|aluOut~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~26  from: datad  to: combout " "Cell: comb_15\|aluOut~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~27  from: datac  to: combout " "Cell: comb_15\|aluOut~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~28  from: datad  to: combout " "Cell: comb_15\|aluOut~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~29  from: datac  to: combout " "Cell: comb_15\|aluOut~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~2  from: datad  to: combout " "Cell: comb_15\|aluOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~30  from: datad  to: combout " "Cell: comb_15\|aluOut~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~3  from: dataa  to: combout " "Cell: comb_15\|aluOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~4  from: datab  to: combout " "Cell: comb_15\|aluOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~5  from: datad  to: combout " "Cell: comb_15\|aluOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~6  from: datac  to: combout " "Cell: comb_15\|aluOut~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~7  from: datad  to: combout " "Cell: comb_15\|aluOut~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~8  from: dataa  to: combout " "Cell: comb_15\|aluOut~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~9  from: dataa  to: combout " "Cell: comb_15\|aluOut~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Selector1~2  from: datac  to: combout " "Cell: comb_4\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|WideOr10~2  from: datab  to: combout " "Cell: comb_4\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654742704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542654742775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.016 " "Worst-case setup slack is -39.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.016          -34357.190 Temporizador:comb_3\|clock  " "  -39.016          -34357.190 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.953           -2761.275 clk50  " "  -17.953           -2761.275 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.828           -1202.505 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -13.828           -1202.505 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982             -41.429 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -2.982             -41.429 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -17.109 " "Worst-case hold slack is -17.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.109            -792.607 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -17.109            -792.607 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596              -2.596 clk50  " "   -2.596              -2.596 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Temporizador:comb_3\|clock  " "    0.353               0.000 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    0.354               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.908 " "Worst-case recovery slack is -2.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908             -37.803 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -2.908             -37.803 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787             -58.527 clk50  " "   -2.787             -58.527 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.227 " "Worst-case removal slack is 3.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.227               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    3.227               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.229               0.000 clk50  " "    3.229               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -16.218 " "Worst-case minimum pulse width slack is -16.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.218           -9302.971 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "  -16.218           -9302.971 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -777.993 clk50  " "   -3.000            -777.993 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1362.100 Temporizador:comb_3\|clock  " "   -1.285           -1362.100 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654742839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654742839 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542654743170 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654743170 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542654743179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654743288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654743962 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\] " "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr10~0  from: dataa  to: combout " "Cell: WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~1  from: datad  to: combout " "Cell: WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr3~2  from: datad  to: combout " "Cell: WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~2  from: datac  to: combout " "Cell: WideOr6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr8~0  from: datac  to: combout " "Cell: WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout " "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout " "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout " "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout " "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout " "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout " "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout " "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout " "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout " "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout " "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout " "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout " "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout " "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout " "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout " "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout " "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout " "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~0  from: datad  to: combout " "Cell: comb_15\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~10  from: datab  to: combout " "Cell: comb_15\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~11  from: datad  to: combout " "Cell: comb_15\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~12  from: datad  to: combout " "Cell: comb_15\|Add0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~13  from: datab  to: combout " "Cell: comb_15\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~14  from: datac  to: combout " "Cell: comb_15\|Add0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~15  from: dataa  to: combout " "Cell: comb_15\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~16  from: dataa  to: combout " "Cell: comb_15\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~17  from: datac  to: combout " "Cell: comb_15\|Add0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~18  from: dataa  to: combout " "Cell: comb_15\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~19  from: datab  to: combout " "Cell: comb_15\|Add0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~1  from: datab  to: combout " "Cell: comb_15\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~20  from: datac  to: combout " "Cell: comb_15\|Add0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~21  from: datac  to: combout " "Cell: comb_15\|Add0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~22  from: datad  to: combout " "Cell: comb_15\|Add0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~23  from: datab  to: combout " "Cell: comb_15\|Add0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~24  from: datab  to: combout " "Cell: comb_15\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~25  from: datad  to: combout " "Cell: comb_15\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~26  from: datac  to: combout " "Cell: comb_15\|Add0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~27  from: dataa  to: combout " "Cell: comb_15\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~28  from: datac  to: combout " "Cell: comb_15\|Add0~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~29  from: dataa  to: combout " "Cell: comb_15\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~2  from: datac  to: combout " "Cell: comb_15\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~31  from: dataa  to: combout " "Cell: comb_15\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~34  from: dataa  to: combout " "Cell: comb_15\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: cin  to: combout " "Cell: comb_15\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: datab  to: combout " "Cell: comb_15\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: cin  to: combout " "Cell: comb_15\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: dataa  to: combout " "Cell: comb_15\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~3  from: datad  to: combout " "Cell: comb_15\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: cin  to: combout " "Cell: comb_15\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: datab  to: combout " "Cell: comb_15\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: cin  to: combout " "Cell: comb_15\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: dataa  to: combout " "Cell: comb_15\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: cin  to: combout " "Cell: comb_15\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: dataa  to: combout " "Cell: comb_15\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: cin  to: combout " "Cell: comb_15\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: dataa  to: combout " "Cell: comb_15\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: cin  to: combout " "Cell: comb_15\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: datab  to: combout " "Cell: comb_15\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~4  from: datab  to: combout " "Cell: comb_15\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: cin  to: combout " "Cell: comb_15\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: datab  to: combout " "Cell: comb_15\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: cin  to: combout " "Cell: comb_15\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: dataa  to: combout " "Cell: comb_15\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: cin  to: combout " "Cell: comb_15\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: dataa  to: combout " "Cell: comb_15\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: cin  to: combout " "Cell: comb_15\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: dataa  to: combout " "Cell: comb_15\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: cin  to: combout " "Cell: comb_15\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: dataa  to: combout " "Cell: comb_15\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~5  from: datad  to: combout " "Cell: comb_15\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: cin  to: combout " "Cell: comb_15\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: datab  to: combout " "Cell: comb_15\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: cin  to: combout " "Cell: comb_15\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: dataa  to: combout " "Cell: comb_15\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: cin  to: combout " "Cell: comb_15\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: datab  to: combout " "Cell: comb_15\|Add0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: cin  to: combout " "Cell: comb_15\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: datab  to: combout " "Cell: comb_15\|Add0~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: cin  to: combout " "Cell: comb_15\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: datab  to: combout " "Cell: comb_15\|Add0~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~6  from: datad  to: combout " "Cell: comb_15\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: cin  to: combout " "Cell: comb_15\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: datab  to: combout " "Cell: comb_15\|Add0~70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: cin  to: combout " "Cell: comb_15\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: datab  to: combout " "Cell: comb_15\|Add0~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: cin  to: combout " "Cell: comb_15\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: dataa  to: combout " "Cell: comb_15\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: cin  to: combout " "Cell: comb_15\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: datab  to: combout " "Cell: comb_15\|Add0~76  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: cin  to: combout " "Cell: comb_15\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: datab  to: combout " "Cell: comb_15\|Add0~78  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~7  from: datad  to: combout " "Cell: comb_15\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: cin  to: combout " "Cell: comb_15\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: datab  to: combout " "Cell: comb_15\|Add0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: cin  to: combout " "Cell: comb_15\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: dataa  to: combout " "Cell: comb_15\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: cin  to: combout " "Cell: comb_15\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: dataa  to: combout " "Cell: comb_15\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: cin  to: combout " "Cell: comb_15\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: dataa  to: combout " "Cell: comb_15\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: cin  to: combout " "Cell: comb_15\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: datab  to: combout " "Cell: comb_15\|Add0~88  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~8  from: datad  to: combout " "Cell: comb_15\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: cin  to: combout " "Cell: comb_15\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: datab  to: combout " "Cell: comb_15\|Add0~90  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: cin  to: combout " "Cell: comb_15\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: datab  to: combout " "Cell: comb_15\|Add0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: cin  to: combout " "Cell: comb_15\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: dataa  to: combout " "Cell: comb_15\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~97  from: datad  to: combout " "Cell: comb_15\|Add0~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: cin  to: combout " "Cell: comb_15\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: dataa  to: combout " "Cell: comb_15\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~9  from: datac  to: combout " "Cell: comb_15\|Add0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datab  to: combout " "Cell: comb_15\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datad  to: combout " "Cell: comb_15\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux0~2  from: datac  to: combout " "Cell: comb_15\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux10~2  from: datac  to: combout " "Cell: comb_15\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux11~2  from: datab  to: combout " "Cell: comb_15\|Mux11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux12~2  from: datab  to: combout " "Cell: comb_15\|Mux12~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux13~2  from: datac  to: combout " "Cell: comb_15\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux14~2  from: datad  to: combout " "Cell: comb_15\|Mux14~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: dataa  to: combout " "Cell: comb_15\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: datad  to: combout " "Cell: comb_15\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~1  from: datab  to: combout " "Cell: comb_15\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~2  from: datac  to: combout " "Cell: comb_15\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~3  from: dataa  to: combout " "Cell: comb_15\|Mux15~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~7  from: dataa  to: combout " "Cell: comb_15\|Mux15~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux16~1  from: datab  to: combout " "Cell: comb_15\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux17~2  from: dataa  to: combout " "Cell: comb_15\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux18~2  from: datab  to: combout " "Cell: comb_15\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux19~2  from: datad  to: combout " "Cell: comb_15\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux1~2  from: datab  to: combout " "Cell: comb_15\|Mux1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux20~2  from: datab  to: combout " "Cell: comb_15\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux21~2  from: datad  to: combout " "Cell: comb_15\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux22~2  from: dataa  to: combout " "Cell: comb_15\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux23~2  from: datac  to: combout " "Cell: comb_15\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux24~2  from: datad  to: combout " "Cell: comb_15\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux25~2  from: datad  to: combout " "Cell: comb_15\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux26~2  from: datac  to: combout " "Cell: comb_15\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux27~2  from: datac  to: combout " "Cell: comb_15\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux28~2  from: datac  to: combout " "Cell: comb_15\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux29~1  from: dataa  to: combout " "Cell: comb_15\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux2~2  from: datad  to: combout " "Cell: comb_15\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux30~4  from: datad  to: combout " "Cell: comb_15\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux31~6  from: datac  to: combout " "Cell: comb_15\|Mux31~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux3~2  from: datab  to: combout " "Cell: comb_15\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux4~2  from: datab  to: combout " "Cell: comb_15\|Mux4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux5~2  from: dataa  to: combout " "Cell: comb_15\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux6~2  from: dataa  to: combout " "Cell: comb_15\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux7~1  from: datad  to: combout " "Cell: comb_15\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux8~2  from: datac  to: combout " "Cell: comb_15\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux9~2  from: dataa  to: combout " "Cell: comb_15\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~0  from: dataa  to: combout " "Cell: comb_15\|aluOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~10  from: datab  to: combout " "Cell: comb_15\|aluOut~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~11  from: dataa  to: combout " "Cell: comb_15\|aluOut~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~12  from: datab  to: combout " "Cell: comb_15\|aluOut~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~13  from: datab  to: combout " "Cell: comb_15\|aluOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~14  from: datac  to: combout " "Cell: comb_15\|aluOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~15  from: dataa  to: combout " "Cell: comb_15\|aluOut~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~16  from: datab  to: combout " "Cell: comb_15\|aluOut~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~17  from: datad  to: combout " "Cell: comb_15\|aluOut~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~18  from: datab  to: combout " "Cell: comb_15\|aluOut~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~19  from: datab  to: combout " "Cell: comb_15\|aluOut~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~1  from: datab  to: combout " "Cell: comb_15\|aluOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~20  from: datac  to: combout " "Cell: comb_15\|aluOut~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~21  from: datac  to: combout " "Cell: comb_15\|aluOut~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~22  from: datab  to: combout " "Cell: comb_15\|aluOut~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~23  from: dataa  to: combout " "Cell: comb_15\|aluOut~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~24  from: datac  to: combout " "Cell: comb_15\|aluOut~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~25  from: datab  to: combout " "Cell: comb_15\|aluOut~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~26  from: datad  to: combout " "Cell: comb_15\|aluOut~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~27  from: datac  to: combout " "Cell: comb_15\|aluOut~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~28  from: datad  to: combout " "Cell: comb_15\|aluOut~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~29  from: datac  to: combout " "Cell: comb_15\|aluOut~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~2  from: datad  to: combout " "Cell: comb_15\|aluOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~30  from: datad  to: combout " "Cell: comb_15\|aluOut~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~3  from: dataa  to: combout " "Cell: comb_15\|aluOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~4  from: datab  to: combout " "Cell: comb_15\|aluOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~5  from: datad  to: combout " "Cell: comb_15\|aluOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~6  from: datac  to: combout " "Cell: comb_15\|aluOut~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~7  from: datad  to: combout " "Cell: comb_15\|aluOut~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~8  from: dataa  to: combout " "Cell: comb_15\|aluOut~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~9  from: dataa  to: combout " "Cell: comb_15\|aluOut~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Selector1~2  from: datac  to: combout " "Cell: comb_4\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|WideOr10~2  from: datab  to: combout " "Cell: comb_4\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542654744166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542654744209 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.988 " "Worst-case setup slack is -21.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.988          -19179.833 Temporizador:comb_3\|clock  " "  -21.988          -19179.833 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.601           -1404.438 clk50  " "   -9.601           -1404.438 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.425            -639.734 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "   -7.425            -639.734 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162              -9.973 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -1.162              -9.973 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.739 " "Worst-case hold slack is -9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.739            -459.459 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "   -9.739            -459.459 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559              -1.559 clk50  " "   -1.559              -1.559 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 Temporizador:comb_3\|clock  " "    0.054               0.000 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    0.182               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.349 " "Worst-case recovery slack is -1.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -17.532 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -1.349             -17.532 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250             -26.240 clk50  " "   -1.250             -26.240 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.852 " "Worst-case removal slack is 1.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.852               0.000 clk50  " "    1.852               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.860               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "    1.860               0.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.930 " "Worst-case minimum pulse width slack is -8.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.930           -4821.899 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  " "   -8.930           -4821.899 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.608 clk50  " "   -3.000            -364.608 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1060.000 Temporizador:comb_3\|clock  " "   -1.000           -1060.000 Temporizador:comb_3\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "   -1.000             -38.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542654744283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542654744637 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654744637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654745033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654745035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542654745152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:12:25 2018 " "Processing ended: Mon Nov 19 17:12:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542654745152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542654745152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542654745152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654745152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 301 s " "Quartus Prime Full Compilation was successful. 0 errors, 301 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542654745360 ""}
