{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@117:127@HdlIdDef", "\nlocalparam PCORE_VERSION = 'h00040461;\n\n// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@132:142", "\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@116:126", ");\n\nlocalparam PCORE_VERSION = 'h00040461;\n\n// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@118:128", "localparam PCORE_VERSION = 'h00040461;\n\n// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@108:118", ");\n\n  // internal registers\n  reg up_wack = 1'b0;\n  reg up_rack = 1'b0;\n  reg [31:0] up_rdata = 32'h00;\n  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@125:135", "localparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\n"]], "Diff Content": {"Delete": [[122, "reg up_wack = 1'b0;\n"]], "Add": []}}