// Seed: 119872609
module module_0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    inout supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5
);
  module_0();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
  assign module_2 = id_4 >> 1;
endmodule
