#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov  8 23:55:17 2021
# Process ID: 22594
# Current directory: /home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1
# Command line: vivado -log vga_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller.tcl
# Log file: /home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1/vga_controller.vds
# Journal file: /home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vga_controller.tcl -notrace
Command: synth_design -top vga_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22631
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.242 ; gain = 0.000 ; free physical = 19592 ; free virtual = 29440
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller' [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd:37]
	Parameter pixel_data_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-22594-Aaron-Linux/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_manager_instance' of component 'clk_wiz_0' [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd:85]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-22594-Aaron-Linux/realtime/clk_wiz_0_stub.vhdl:13]
WARNING: [Synth 8-614] signal 'display_active_flag' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (1#1) [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/sources_1/new/vga_controller.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.242 ; gain = 0.000 ; free physical = 19581 ; free virtual = 29470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.969 ; gain = 17.727 ; free physical = 20272 ; free virtual = 30161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.969 ; gain = 17.727 ; free physical = 20272 ; free virtual = 30161
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.969 ; gain = 0.000 ; free physical = 20312 ; free virtual = 30201
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_manager_instance'
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_manager_instance'
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.srcs/constrs_1/new/zybo_z720_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.750 ; gain = 0.000 ; free physical = 20207 ; free virtual = 30115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.750 ; gain = 0.000 ; free physical = 20207 ; free virtual = 30115
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20275 ; free virtual = 30185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20275 ; free virtual = 30185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  /home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_manager_instance. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20275 ; free virtual = 30185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20255 ; free virtual = 30169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20237 ; free virtual = 30152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20159 ; free virtual = 30043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20104 ; free virtual = 30030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20103 ; free virtual = 30029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    40|
|3     |LUT1           |     5|
|4     |LUT2           |   129|
|5     |LUT4           |    10|
|6     |LUT5           |     3|
|7     |LUT6           |     9|
|8     |FDRE           |    74|
|9     |IBUF           |     4|
|10    |OBUF           |    18|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20102 ; free virtual = 30019
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.750 ; gain = 17.727 ; free physical = 20156 ; free virtual = 30073
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.750 ; gain = 170.508 ; free physical = 20156 ; free virtual = 30073
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.750 ; gain = 0.000 ; free physical = 20236 ; free virtual = 30160
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.719 ; gain = 0.000 ; free physical = 20155 ; free virtual = 30098
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.719 ; gain = 173.562 ; free physical = 20298 ; free virtual = 30242
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.runs/synth_1/vga_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_utilization_synth.rpt -pb vga_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 23:55:39 2021...
