#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1584e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1585010 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x157b5d0 .functor NOT 1, L_0x15b3760, C4<0>, C4<0>, C4<0>;
L_0x15b34c0 .functor XOR 1, L_0x15b3360, L_0x15b3420, C4<0>, C4<0>;
L_0x15b3650 .functor XOR 1, L_0x15b34c0, L_0x15b3580, C4<0>, C4<0>;
v0x15b0e60_0 .net *"_ivl_10", 0 0, L_0x15b3580;  1 drivers
v0x15b0f60_0 .net *"_ivl_12", 0 0, L_0x15b3650;  1 drivers
v0x15b1040_0 .net *"_ivl_2", 0 0, L_0x15b32c0;  1 drivers
v0x15b1100_0 .net *"_ivl_4", 0 0, L_0x15b3360;  1 drivers
v0x15b11e0_0 .net *"_ivl_6", 0 0, L_0x15b3420;  1 drivers
v0x15b1310_0 .net *"_ivl_8", 0 0, L_0x15b34c0;  1 drivers
v0x15b13f0_0 .net "a", 0 0, v0x15aefd0_0;  1 drivers
v0x15b1490_0 .net "b", 0 0, v0x15af070_0;  1 drivers
v0x15b1530_0 .net "c", 0 0, v0x15af110_0;  1 drivers
v0x15b15d0_0 .var "clk", 0 0;
v0x15b1670_0 .net "d", 0 0, v0x15af250_0;  1 drivers
v0x15b1710_0 .net "q_dut", 0 0, L_0x15b30c0;  1 drivers
v0x15b17b0_0 .net "q_ref", 0 0, L_0x157b640;  1 drivers
v0x15b1850_0 .var/2u "stats1", 159 0;
v0x15b18f0_0 .var/2u "strobe", 0 0;
v0x15b1990_0 .net "tb_match", 0 0, L_0x15b3760;  1 drivers
v0x15b1a50_0 .net "tb_mismatch", 0 0, L_0x157b5d0;  1 drivers
v0x15b1c20_0 .net "wavedrom_enable", 0 0, v0x15af340_0;  1 drivers
v0x15b1cc0_0 .net "wavedrom_title", 511 0, v0x15af3e0_0;  1 drivers
L_0x15b32c0 .concat [ 1 0 0 0], L_0x157b640;
L_0x15b3360 .concat [ 1 0 0 0], L_0x157b640;
L_0x15b3420 .concat [ 1 0 0 0], L_0x15b30c0;
L_0x15b3580 .concat [ 1 0 0 0], L_0x157b640;
L_0x15b3760 .cmp/eeq 1, L_0x15b32c0, L_0x15b3650;
S_0x15851a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1585010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1571ea0 .functor OR 1, v0x15aefd0_0, v0x15af070_0, C4<0>, C4<0>;
L_0x1585900 .functor OR 1, v0x15af110_0, v0x15af250_0, C4<0>, C4<0>;
L_0x157b640 .functor AND 1, L_0x1571ea0, L_0x1585900, C4<1>, C4<1>;
v0x157b840_0 .net *"_ivl_0", 0 0, L_0x1571ea0;  1 drivers
v0x157b8e0_0 .net *"_ivl_2", 0 0, L_0x1585900;  1 drivers
v0x1571ff0_0 .net "a", 0 0, v0x15aefd0_0;  alias, 1 drivers
v0x1572090_0 .net "b", 0 0, v0x15af070_0;  alias, 1 drivers
v0x15ae450_0 .net "c", 0 0, v0x15af110_0;  alias, 1 drivers
v0x15ae560_0 .net "d", 0 0, v0x15af250_0;  alias, 1 drivers
v0x15ae620_0 .net "q", 0 0, L_0x157b640;  alias, 1 drivers
S_0x15ae780 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1585010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x15aefd0_0 .var "a", 0 0;
v0x15af070_0 .var "b", 0 0;
v0x15af110_0 .var "c", 0 0;
v0x15af1b0_0 .net "clk", 0 0, v0x15b15d0_0;  1 drivers
v0x15af250_0 .var "d", 0 0;
v0x15af340_0 .var "wavedrom_enable", 0 0;
v0x15af3e0_0 .var "wavedrom_title", 511 0;
E_0x157fe20/0 .event negedge, v0x15af1b0_0;
E_0x157fe20/1 .event posedge, v0x15af1b0_0;
E_0x157fe20 .event/or E_0x157fe20/0, E_0x157fe20/1;
E_0x1580070 .event posedge, v0x15af1b0_0;
E_0x156a9f0 .event negedge, v0x15af1b0_0;
S_0x15aead0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x15ae780;
 .timescale -12 -12;
v0x15aecd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15aedd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x15ae780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15af540 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1585010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x15b1ff0 .functor NOT 1, v0x15af110_0, C4<0>, C4<0>, C4<0>;
L_0x15b2080 .functor AND 1, v0x15af070_0, L_0x15b1ff0, C4<1>, C4<1>;
L_0x15b2110 .functor NOT 1, v0x15af250_0, C4<0>, C4<0>, C4<0>;
L_0x15b2180 .functor AND 1, L_0x15b2080, L_0x15b2110, C4<1>, C4<1>;
L_0x15b2270 .functor NOT 1, v0x15af070_0, C4<0>, C4<0>, C4<0>;
L_0x15b22e0 .functor AND 1, L_0x15b2270, v0x15af110_0, C4<1>, C4<1>;
L_0x15b23e0 .functor NOT 1, v0x15af250_0, C4<0>, C4<0>, C4<0>;
L_0x15b2450 .functor AND 1, L_0x15b22e0, L_0x15b23e0, C4<1>, C4<1>;
L_0x15b25b0 .functor OR 1, L_0x15b2180, L_0x15b2450, C4<0>, C4<0>;
L_0x15b26c0 .functor NOT 1, v0x15af070_0, C4<0>, C4<0>, C4<0>;
L_0x15b2790 .functor NOT 1, v0x15af110_0, C4<0>, C4<0>, C4<0>;
L_0x15b2800 .functor AND 1, L_0x15b26c0, L_0x15b2790, C4<1>, C4<1>;
L_0x15b2930 .functor AND 1, L_0x15b2800, v0x15af250_0, C4<1>, C4<1>;
L_0x15b29f0 .functor OR 1, L_0x15b25b0, L_0x15b2930, C4<0>, C4<0>;
L_0x15b28c0 .functor AND 1, v0x15aefd0_0, v0x15af070_0, C4<1>, C4<1>;
L_0x15b2c90 .functor AND 1, L_0x15b28c0, v0x15af110_0, C4<1>, C4<1>;
L_0x15b2ef0 .functor AND 1, L_0x15b2c90, v0x15af250_0, C4<1>, C4<1>;
L_0x15b30c0 .functor OR 1, L_0x15b29f0, L_0x15b2ef0, C4<0>, C4<0>;
v0x15af830_0 .net *"_ivl_0", 0 0, L_0x15b1ff0;  1 drivers
v0x15af910_0 .net *"_ivl_10", 0 0, L_0x15b22e0;  1 drivers
v0x15af9f0_0 .net *"_ivl_12", 0 0, L_0x15b23e0;  1 drivers
v0x15afae0_0 .net *"_ivl_14", 0 0, L_0x15b2450;  1 drivers
v0x15afbc0_0 .net *"_ivl_16", 0 0, L_0x15b25b0;  1 drivers
v0x15afcf0_0 .net *"_ivl_18", 0 0, L_0x15b26c0;  1 drivers
v0x15afdd0_0 .net *"_ivl_2", 0 0, L_0x15b2080;  1 drivers
v0x15afeb0_0 .net *"_ivl_20", 0 0, L_0x15b2790;  1 drivers
v0x15aff90_0 .net *"_ivl_22", 0 0, L_0x15b2800;  1 drivers
v0x15b0070_0 .net *"_ivl_24", 0 0, L_0x15b2930;  1 drivers
v0x15b0150_0 .net *"_ivl_26", 0 0, L_0x15b29f0;  1 drivers
v0x15b0230_0 .net *"_ivl_28", 0 0, L_0x15b28c0;  1 drivers
v0x15b0310_0 .net *"_ivl_30", 0 0, L_0x15b2c90;  1 drivers
v0x15b03f0_0 .net *"_ivl_32", 0 0, L_0x15b2ef0;  1 drivers
v0x15b04d0_0 .net *"_ivl_4", 0 0, L_0x15b2110;  1 drivers
v0x15b05b0_0 .net *"_ivl_6", 0 0, L_0x15b2180;  1 drivers
v0x15b0690_0 .net *"_ivl_8", 0 0, L_0x15b2270;  1 drivers
v0x15b0770_0 .net "a", 0 0, v0x15aefd0_0;  alias, 1 drivers
v0x15b0810_0 .net "b", 0 0, v0x15af070_0;  alias, 1 drivers
v0x15b0900_0 .net "c", 0 0, v0x15af110_0;  alias, 1 drivers
v0x15b09f0_0 .net "d", 0 0, v0x15af250_0;  alias, 1 drivers
v0x15b0ae0_0 .net "q", 0 0, L_0x15b30c0;  alias, 1 drivers
S_0x15b0c40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1585010;
 .timescale -12 -12;
E_0x157fbc0 .event anyedge, v0x15b18f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15b18f0_0;
    %nor/r;
    %assign/vec4 v0x15b18f0_0, 0;
    %wait E_0x157fbc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15ae780;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15af250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af070_0, 0;
    %assign/vec4 v0x15aefd0_0, 0;
    %wait E_0x156a9f0;
    %wait E_0x1580070;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15af250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af070_0, 0;
    %assign/vec4 v0x15aefd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x157fe20;
    %load/vec4 v0x15aefd0_0;
    %load/vec4 v0x15af070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15af110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15af250_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15af250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af070_0, 0;
    %assign/vec4 v0x15aefd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15aedd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x157fe20;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x15af250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15af070_0, 0;
    %assign/vec4 v0x15aefd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1585010;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b15d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b18f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1585010;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x15b15d0_0;
    %inv;
    %store/vec4 v0x15b15d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1585010;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15af1b0_0, v0x15b1a50_0, v0x15b13f0_0, v0x15b1490_0, v0x15b1530_0, v0x15b1670_0, v0x15b17b0_0, v0x15b1710_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1585010;
T_7 ;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1585010;
T_8 ;
    %wait E_0x157fe20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15b1850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15b1850_0, 4, 32;
    %load/vec4 v0x15b1990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15b1850_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15b1850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15b1850_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x15b17b0_0;
    %load/vec4 v0x15b17b0_0;
    %load/vec4 v0x15b1710_0;
    %xor;
    %load/vec4 v0x15b17b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15b1850_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x15b1850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15b1850_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit3/iter0/response1/top_module.sv";
