{"vcs1":{"timestamp_begin":1700298567.884886806, "rt":9.64, "ut":8.74, "st":0.49}}
{"vcselab":{"timestamp_begin":1700298577.597714334, "rt":1.17, "ut":0.34, "st":0.17}}
{"link":{"timestamp_begin":1700298578.834956267, "rt":0.53, "ut":0.12, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700298567.134771686}
{"VCS_COMP_START_TIME": 1700298567.134771686}
{"VCS_COMP_END_TIME": 1700298588.740051830}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370228}}
{"stitch_vcselab": {"peak_mem": 240020}}
