#!/bin/bash -f
#**********************************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# Script generated by Vivado on Thu May 01 14:32:50 +0530 2025
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : rasterizer_ee712.sh
# Simulator    : Synopsys Verilog Compiler Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : rasterizer_ee712.sh
#                rasterizer_ee712.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                rasterizer_ee712.sh [-reset_run]
#                rasterizer_ee712.sh [-reset_log]
#                rasterizer_ee712.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the AMD simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'rasterizer_ee712.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set vhdlan compile options
vhdlan_opts="-full64 -l .tmp_log"

# set vlogan compile options
vlogan_opts="-full64 -l .tmp_log"

# set vcs elaboration options
vcs_elab_opts="-full64 -t ps -licqueue -l elaborate.log"

# set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# set design libraries
design_libs=(xilinx_vip xpm axi_infrastructure_v1_1_0 axi_vip_v1_1_15 processing_system7_vip_v1_0_17 xil_defaultlib lib_cdc_v1_0_2 proc_sys_reset_v5_0_14 xlconstant_v1_1_8 smartconnect_v1_0 axi_register_slice_v2_1_29 axi_lite_ipif_v3_0_4 interrupt_control_v3_1_5 axi_gpio_v2_0_31 v_tc_v6_2_7 v_tc_v6_1_13 v_vid_in_axi4s_v4_0_11 v_axi4s_vid_out_v4_0_17)

# simulation root library directory
sim_lib_dir="vcs_lib"

# script info
echo -e "rasterizer_ee712.sh - Script generated by export_simulation (Vivado v2023.2 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./rasterizer_ee712.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee compile.log; cat .tmp_log > vlogan.log 2>/dev/null

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xpm $vhdlan_opts \
  "D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > vhdlan.log 2>/dev/null

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_vip_v1_1_15 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work processing_system7_vip_v1_0_17 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_processing_system7_0_0/sim/rasterizer_ee712_processing_system7_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work proc_sys_reset_v5_0_14 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/sim/rasterizer_ee712_proc_sys_reset_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/sim/bd_d303.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlconstant_v1_1_8 $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_d303_one_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_d303_psr_aclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/bd53/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_d303_arinsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_d303_rinsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_d303_awinsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_d303_winsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_d303_binsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_d303_aroutsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_d303_routsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_d303_awoutsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_d303_woutsw_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_d303_boutsw_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_d303_arni_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_d303_rni_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_d303_awni_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_d303_wni_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_d303_bni_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c6b2/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_d303_s00mmu_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/abb8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_d303_s00tr_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/7827/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_d303_s00sic_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/79ce/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_d303_s00a2s_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_d303_sarn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_d303_srn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_d303_sawn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_d303_swn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_d303_sbn_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ebf7/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_d303_m00s2a_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_d303_m00arn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_d303_m00rn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_d303_m00awn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_d303_m00wn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_d303_m00bn_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_d303_m00e_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_d303_m01s2a_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_d303_m01arn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_d303_m01rn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_d303_m01awn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_d303_m01wn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_d303_m01bn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_d303_m01e_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_d303_m02s2a_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_d303_m02arn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_d303_m02rn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_d303_m02awn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_d303_m02wn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_d303_m02bn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_d303_m02e_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_d303_m03s2a_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_d303_m03arn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_d303_m03rn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_d303_m03awn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_d303_m03wn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_d303_m03bn_0.sv" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_d303_m03e_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_register_slice_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/sim/rasterizer_ee712_smartconnect_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work interrupt_control_v3_1_5 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_gpio_v2_0_31 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/sim/rasterizer_ee712_axi_gpio_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_mmcm_pll_drp.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_conv_funs_pkg.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_proc_common_pkg.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_ipif_pkg.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_family_support.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_family.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_soft_reset.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_pselect_f.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_address_decoder.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_slave_attachment.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/rasterizer_ee712_clk_wiz_0_0_axi_lite_ipif.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_clk_wiz_drp.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_axi_clk_config.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work v_tc_v6_2_7 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/0e63/hdl/v_tc_v6_2_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_v_tc_0_0/sim/rasterizer_ee712_v_tc_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_xlconstant_0_0/sim/rasterizer_ee712_xlconstant_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/sim/rasterizer_ee712_proc_sys_reset_1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work v_tc_v6_1_13 $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work v_vid_in_axi4s_v4_0_11 $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work v_axi4s_vid_out_v4_0_17 $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/b7a6/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_v_axi4s_vid_out_0_0/sim/rasterizer_ee712_v_axi4s_vid_out_0_0.v" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_xlconstant_1_0/sim/rasterizer_ee712_xlconstant_1_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/ClockGen.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/SyncAsync.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/SyncAsyncReset.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/DVI_Constants.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/OutputSERDES.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/TMDS_Encoder.vhd" \
  "../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/d57c/src/rgb2dvi.vhd" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/sim/rasterizer_ee712_rgb2dvi_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/ec67/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/6b2b/hdl" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/f0b6/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/35de/hdl/verilog" +incdir+"../../../../rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ipshared/c2c6" +incdir+"D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/rasterizer_ee712/sim/rasterizer_ee712.v" \
  "../../../bd/rasterizer_ee712/ipshared/4951/rast20t.v" \
  "../../../bd/rasterizer_ee712/ip/rasterizer_ee712_rasterizer20_1_0/sim/rasterizer_ee712_rasterizer20_1_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.rasterizer_ee712 xil_defaultlib.glbl -o rasterizer_ee712_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./rasterizer_ee712_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file


  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key rasterizer_ee712_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log lib_sc.so 64 AN.DB csrc rasterizer_ee712_simv.daidir vcs_lib c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./rasterizer_ee712.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: rasterizer_ee712.sh [-help]\n\
Usage: rasterizer_ee712.sh [-step]\n\
Usage: rasterizer_ee712.sh [-lib_map_path]\n\
Usage: rasterizer_ee712.sh [-reset_run]\n\
Usage: rasterizer_ee712.sh [-reset_log]\n\
Usage: rasterizer_ee712.sh [-keep_index]\n\
Usage: rasterizer_ee712.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
