Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 20:18:12 2024
| Host         : GDESK-28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.577        0.000                      0                   21        0.225        0.000                      0                   21        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.577        0.000                      0                   21        0.225        0.000                      0                   21        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.696ns (68.640%)  route 0.775ns (31.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.782 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.782    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.688ns (68.538%)  route 0.775ns (31.462%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.774 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.774    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.612ns (67.536%)  route 0.775ns (32.464%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.698 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.698    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.592ns (67.262%)  route 0.775ns (32.738%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.678    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.579ns (67.081%)  route 0.775ns (32.919%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.665 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.665    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.571ns (66.969%)  route 0.775ns (33.031%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.657 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.657    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.495ns (65.863%)  route 0.775ns (34.137%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.581 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.581    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.475ns (65.560%)  route 0.775ns (34.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.561    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    15.009    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_D)        0.109    15.359    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.462ns (65.359%)  route 0.775ns (34.641%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.548 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.548    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    15.010    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)        0.109    15.360    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.454ns (65.235%)  route 0.775ns (34.765%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.775     6.604    DIV_CLK_reg_n_0_[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.108 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.225 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.540 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.540    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    15.010    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)        0.109    15.360    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dc/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.430%)  route 0.137ns (39.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    dc/ClkPort_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  dc/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  dc/pulse_reg/Q
                         net (fo=2, routed)           0.137     1.818    dc/pulse
    SLICE_X2Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  dc/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.863    dc/pulse_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  dc/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    dc/ClkPort_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  dc/pulse_reg/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121     1.638    dc/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.796    DIV_CLK_reg_n_0_[10]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.795    DIV_CLK_reg_n_0_[14]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    DIV_CLK_reg_n_0_[6]
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    ClkPort_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y101         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[18]/Q
                         net (fo=7, routed)           0.139     1.819    DIV_CLK_reg_n_0_[18]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.929    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.796    DIV_CLK_reg_n_0_[10]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    ClkPort_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.795    DIV_CLK_reg_n_0_[14]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.941 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    ClkPort_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    DIV_CLK_reg_n_0_[6]
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    ClkPort_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y101         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.845    DIV_CLK_reg_n_0_[0]
    SLICE_X6Y100         LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.890    DIV_CLK[0]_i_2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.960 r  DIV_CLK_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    DIV_CLK_reg[0]_i_1_n_7
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.034    ClkPort_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DIV_CLK_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[18]/Q
                         net (fo=7, routed)           0.139     1.819    DIV_CLK_reg_n_0_[18]
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.965 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    ClkPort_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y100    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y104    DIV_CLK_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y101    DIV_CLK_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y101    DIV_CLK_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y101    DIV_CLK_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y101    DIV_CLK_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103    DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103    DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103    DIV_CLK_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103    DIV_CLK_reg[13]/C



