$date
  Wed Jul 23 23:24:52 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_seq_rec_mealy $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var reg 1 $ z $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' x $end
$var reg 1 ( z $end
$comment state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
1&
0'
0(
#5000000
1!
1%
#10000000
0!
0%
#15000000
1!
1%
#20000000
0!
0"
1#
0%
0&
1'
#25000000
1!
1%
#30000000
0!
0%
#35000000
1!
1%
#40000000
0!
0#
0%
0'
#45000000
1!
1%
#50000000
0!
1#
1$
0%
1'
1(
#55000000
1!
0$
1%
0(
#60000000
0!
0#
0%
0'
#65000000
1!
1%
#70000000
0!
1#
0%
1'
#75000000
1!
1%
#80000000
0!
0#
0%
0'
#85000000
1!
1%
#90000000
0!
1#
0%
1'
#95000000
1!
1%
#100000000
0!
0%
#105000000
1!
1%
#110000000
0!
0%
#115000000
1!
1%
#120000000
0!
0%
#125000000
1!
1%
#130000000
0!
0%
#135000000
1!
1%
#140000000
0!
0%
#145000000
1!
1%
