// Seed: 625544665
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  assign module_1.id_10 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd8
) (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    output wire id_5,
    input tri _id_6,
    input tri id_7,
    output wor id_8,
    output supply0 id_9,
    output tri1 id_10,
    input tri id_11
);
  logic id_13;
  ;
  assign id_13 = id_11;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  logic [-1  &  1  ^  -1 : 1  +  id_6] id_14 = ~-1;
endmodule
