module idle ( 
    output out[11][6] 
   ) { 
 
 
   always { 
    out[0] = b111111; 
    out[1] = b100011; 
    out[2] = b100011; 
    out[3] = b100011; 
    out[4] = b111111; 
    out[5] = b000001; 
    out[6] = b111111; 
    out[7] = b100001; 
    out[8] = b111111; 
    out[9] = b000011; 
    out[10] = b111111; 
  } 
} 
