// Seed: 3723873348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_12;
  wire [-1 : 1 'b0] id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output supply0 id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  parameter id_7 = 1;
  wire id_8;
  assign id_4 = (1);
  assign id_3[1] = id_6;
  logic id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_4,
      id_5,
      id_9,
      id_1,
      id_6
  );
endmodule
