// Seed: 4124453397
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    output id_13,
    output id_14,
    output id_15
);
  always @(posedge (1) or(1)) begin
    id_15 = id_3;
  end
  logic id_16 = id_9;
  assign id_12 = id_6;
  assign id_8  = 1;
  type_0 id_17 (
      .id_0(id_7),
      .id_1(1),
      .id_2(id_7),
      .id_3(1),
      .id_4(id_15),
      .id_5(1),
      .id_6(id_2),
      .id_7(),
      .id_8(id_14)
  );
endmodule
