============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:15:29 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     282   1893.066  1562.601     3455.667 
  CSKIP1              skip4                   36    223.965   118.433      342.398 
    FA1               full_adder               6     40.038    15.228       55.267 
    FA2               full_adder_100          10     56.304    33.763       90.067 
    FA3               full_adder_99            6     37.536    13.575       51.111 
    FA4               full_adder_98            6     35.034    13.575       48.609 
  skip_loop[1].CSKIP2 skip4_107               31    202.694    96.591      299.286 
    FA1               full_adder_97            6     37.536    13.575       51.111 
    FA2               full_adder_96            6     37.536    13.575       51.111 
    FA3               full_adder_95            6     35.034    13.575       48.609 
    FA4               full_adder_94            5     37.536    13.575       51.111 
  skip_loop[2].CSKIP2 skip4_106               28    205.197    93.197      298.394 
    FA1               full_adder_93            5     40.038    13.575       53.613 
    FA2               full_adder_92            5     40.038    13.575       53.613 
    FA3               full_adder_91            6     37.536    13.575       51.111 
    FA4               full_adder_90            4     32.531    10.181       42.712 
  skip_loop[3].CSKIP2 skip4_105               27    208.950    93.197      302.148 
    FA1               full_adder_89            5     37.536    13.575       51.111 
    FA2               full_adder_88            5     43.792    13.575       57.367 
    FA3               full_adder_87            5     40.038    13.575       53.613 
    FA4               full_adder_86            4     32.531    10.181       42.712 
  skip_loop[4].CSKIP2 skip4_104               27    212.704    93.197      305.901 
    FA1               full_adder_85            5     37.536    13.575       51.111 
    FA2               full_adder_84            5     43.792    13.575       57.367 
    FA3               full_adder_83            5     40.038    13.575       53.613 
    FA4               full_adder_82            4     36.285    10.181       46.466 
  skip_loop[5].CSKIP2 skip4_103               29    212.704    99.985      312.689 
    FA1               full_adder_81            5     37.536    13.575       51.111 
    FA2               full_adder_80            5     37.536    13.575       51.111 
    FA3               full_adder_79            5     41.290    13.575       54.865 
    FA4               full_adder_78            6     41.290    16.969       58.258 
  skip_loop[6].CSKIP2 skip4_102               26    211.453    76.229      287.681 
    FA1               full_adder_77            6     40.038    13.575       53.613 
    FA2               full_adder_76            5     43.792    10.181       53.973 
    FA3               full_adder_75            5     41.290    10.181       51.471 
    FA4               full_adder_74            2     31.280     0.000       31.280 
  skip_loop[7].CSKIP2 skip4_101               29    231.472    89.717      321.189 
    FA1               full_adder_73            5     40.038    10.181       50.220 
    FA2               full_adder_72            5     42.541    10.181       52.722 
    FA3               full_adder_71            5     42.541    10.181       52.722 
    FA4               full_adder_70            6     46.294    15.228       61.523 
