{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555003521190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555003521190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 12:25:20 2019 " "Processing started: Thu Apr 11 12:25:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555003521190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555003521190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555003521190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555003521517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_xmit.v 1 1 " "Found 1 design units, including 1 entities, in source file u_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_xmit " "Found entity 1: u_xmit" {  } { { "u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_xmit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file u_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_rec " "Found entity 1: u_rec" {  } { { "u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_rec.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115.v(300) " "Verilog HDL Module Instantiation warning at DE2_115.v(300): ignored dangling comma in List of Port Connections" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 300 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1555003521580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmitdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmitdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XmitData-XD_Arch " "Found design unit 1: XmitData-XD_Arch" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521970 ""} { "Info" "ISGN_ENTITY_NAME" "1 XmitData " "Found entity 1: XmitData" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_controller-behavior " "Found design unit 1: main_controller-behavior" {  } { { "main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/main_controller.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/main_controller.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsb_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsb_main-behave " "Found design unit 1: lsb_main-behave" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsb_main " "Found entity 1: lsb_main" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsb_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsb_counter-behave " "Found design unit 1: lsb_counter-behave" {  } { { "lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_counter.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsb_counter " "Found entity 1: lsb_counter" {  } { { "lsb_counter.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_control-CD_Arch " "Found design unit 1: input_control-CD_Arch" {  } { { "input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/input_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Found entity 1: input_control" {  } { { "input_control.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/input_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_test_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut_test_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dut_test_code-behave " "Found design unit 1: dut_test_code-behave" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 335 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 dut_test_code " "Found entity 1: dut_test_code" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_12bit-rtl " "Found design unit 1: count_12bit-rtl" {  } { { "count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/count_12bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_12bit " "Found entity 1: count_12bit" {  } { { "count_12bit.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/count_12bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdownfpga_out_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdownfpga_out_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDownFPGA_out_clock-CD_Arch " "Found design unit 1: ClockDownFPGA_out_clock-CD_Arch" {  } { { "ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/ClockDownFPGA_out_clock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDownFPGA_out_clock " "Found entity 1: ClockDownFPGA_out_clock" {  } { { "ClockDownFPGA_out_clock.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/ClockDownFPGA_out_clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003521985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDown-CD_Arch " "Found design unit 1: ClockDown-CD_Arch" {  } { { "ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/ClockDown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003522001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDown " "Found entity 1: ClockDown" {  } { { "ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/ClockDown.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555003522001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555003522001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555003522032 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115.v(79) " "Output port \"LEDG\" at DE2_115.v(79) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115.v(80) " "Output port \"LEDR\" at DE2_115.v(80) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115.v(89) " "Output port \"HEX0\" at DE2_115.v(89) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115.v(90) " "Output port \"HEX1\" at DE2_115.v(90) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115.v(91) " "Output port \"HEX2\" at DE2_115.v(91) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115.v(92) " "Output port \"HEX3\" at DE2_115.v(92) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522032 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115.v(93) " "Output port \"HEX4\" at DE2_115.v(93) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115.v(94) " "Output port \"HEX5\" at DE2_115.v(94) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115.v(95) " "Output port \"HEX6\" at DE2_115.v(95) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115.v(96) " "Output port \"HEX7\" at DE2_115.v(96) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.v(99) " "Output port \"UART_CTS\" at DE2_115.v(99) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(105) " "Output port \"I2C_SCLK\" at DE2_115.v(105) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dut_test_code dut_test_code:inst_dut_test " "Elaborating entity \"dut_test_code\" for hierarchy \"dut_test_code:inst_dut_test\"" {  } { { "DE2_115.v" "inst_dut_test" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data dut_test_code.vhd(342) " "Verilog HDL or VHDL warning at dut_test_code.vhd(342): object \"data\" assigned a value but never read" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk dut_test_code.vhd(343) " "Verilog HDL or VHDL warning at dut_test_code.vhd(343): object \"clk\" assigned a value but never read" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sr dut_test_code.vhd(344) " "Verilog HDL or VHDL warning at dut_test_code.vhd(344): object \"sr\" assigned a value but never read" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_clk_prev dut_test_code.vhd(352) " "VHDL Signal Declaration warning at dut_test_code.vhd(352): used implicit default value for signal \"fpga_clk_prev\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 352 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data1010 dut_test_code.vhd(346) " "Using initial value X (don't care) for net \"data1010\" at dut_test_code.vhd(346)" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 346 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data1100 dut_test_code.vhd(346) " "Using initial value X (don't care) for net \"data1100\" at dut_test_code.vhd(346)" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 346 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data1k dut_test_code.vhd(346) " "Using initial value X (don't care) for net \"data1k\" at dut_test_code.vhd(346)" {  } { { "dut_test_code.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 346 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555003522048 "|DE2_115|dut_test_code:inst_dut_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDownFPGA_out_clock dut_test_code:inst_dut_test\|ClockDownFPGA_out_clock:clkDiv1 " "Elaborating entity \"ClockDownFPGA_out_clock\" for hierarchy \"dut_test_code:inst_dut_test\|ClockDownFPGA_out_clock:clkDiv1\"" {  } { { "dut_test_code.vhd" "clkDiv1" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/dut_test_code.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsb_main lsb_main:lsb_main_test " "Elaborating entity \"lsb_main\" for hierarchy \"lsb_main:lsb_main_test\"" {  } { { "DE2_115.v" "lsb_main_test" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ascii_rx lsb_main.vhd(101) " "Verilog HDL or VHDL warning at lsb_main.vhd(101): object \"ascii_rx\" assigned a value but never read" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555003522063 "|DE2_115|lsb_main:lsb_main_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_rec_ready lsb_main.vhd(103) " "Verilog HDL or VHDL warning at lsb_main.vhd(103): object \"u_rec_ready\" assigned a value but never read" {  } { { "lsb_main.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555003522063 "|DE2_115|lsb_main:lsb_main_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsb_counter lsb_main:lsb_main_test\|lsb_counter:lsb_counter1 " "Elaborating entity \"lsb_counter\" for hierarchy \"lsb_main:lsb_main_test\|lsb_counter:lsb_counter1\"" {  } { { "lsb_main.vhd" "lsb_counter1" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_12bit lsb_main:lsb_main_test\|lsb_counter:lsb_counter1\|count_12bit:count1 " "Elaborating entity \"count_12bit\" for hierarchy \"lsb_main:lsb_main_test\|lsb_counter:lsb_counter1\|count_12bit:count1\"" {  } { { "lsb_counter.vhd" "count1" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_counter.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller lsb_main:lsb_main_test\|main_controller:main_controller1 " "Elaborating entity \"main_controller\" for hierarchy \"lsb_main:lsb_main_test\|main_controller:main_controller1\"" {  } { { "lsb_main.vhd" "main_controller1" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XmitData lsb_main:lsb_main_test\|XmitData:uxd " "Elaborating entity \"XmitData\" for hierarchy \"lsb_main:lsb_main_test\|XmitData:uxd\"" {  } { { "lsb_main.vhd" "uxd" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset XmitData.vhd(48) " "VHDL Process Statement warning at XmitData.vhd(48): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|XmitData:uxd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_start XmitData.vhd(54) " "VHDL Process Statement warning at XmitData.vhd(54): signal \"write_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|XmitData:uxd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_start_prev XmitData.vhd(54) " "VHDL Process Statement warning at XmitData.vhd(54): signal \"write_start_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|XmitData:uxd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Write_mode XmitData.vhd(54) " "VHDL Process Statement warning at XmitData.vhd(54): signal \"Write_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|XmitData:uxd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Write_mode XmitData.vhd(61) " "VHDL Process Statement warning at XmitData.vhd(61): signal \"Write_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XmitData.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/XmitData.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|XmitData:uxd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_xmit lsb_main:lsb_main_test\|u_xmit:uutx " "Elaborating entity \"u_xmit\" for hierarchy \"lsb_main:lsb_main_test\|u_xmit:uutx\"" {  } { { "lsb_main.vhd" "uutx" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 u_xmit.v(71) " "Verilog HDL assignment warning at u_xmit.v(71): truncated value with size 32 to match size of target (5)" {  } { { "u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_xmit.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|u_xmit:uutx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 u_xmit.v(98) " "Verilog HDL assignment warning at u_xmit.v(98): truncated value with size 32 to match size of target (4)" {  } { { "u_xmit.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_xmit.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|u_xmit:uutx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_rec lsb_main:lsb_main_test\|u_rec:uurx " "Elaborating entity \"u_rec\" for hierarchy \"lsb_main:lsb_main_test\|u_rec:uurx\"" {  } { { "lsb_main.vhd" "uurx" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 u_rec.v(86) " "Verilog HDL assignment warning at u_rec.v(86): truncated value with size 32 to match size of target (4)" {  } { { "u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_rec.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555003522094 "|DE2_115|lsb_main:lsb_main_test|u_rec:uurx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 u_rec.v(106) " "Verilog HDL assignment warning at u_rec.v(106): truncated value with size 32 to match size of target (4)" {  } { { "u_rec.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/u_rec.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555003522110 "|DE2_115|lsb_main:lsb_main_test|u_rec:uurx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDown lsb_main:lsb_main_test\|ClockDown:uslow " "Elaborating entity \"ClockDown\" for hierarchy \"lsb_main:lsb_main_test\|ClockDown:uslow\"" {  } { { "lsb_main.vhd" "uslow" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/lsb_main.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555003522110 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lsb_main:lsb_main_test\|main_controller:main_controller1\|queue " "RAM logic \"lsb_main:lsb_main_test\|main_controller:main_controller1\|queue\" is uninferred due to asynchronous read logic" {  } { { "main_controller.vhd" "queue" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/main_controller.vhd" 140 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1555003522750 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1555003522750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1555003524091 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_RX_D_N\[9\] " "Inserted always-enabled tri-state buffer between \"HSMC_RX_D_N\[9\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_RX_D_P\[0\] " "Inserted always-enabled tri-state buffer between \"HSMC_RX_D_P\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_N\[0\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_N\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_N\[1\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_N\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_N\[2\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_N\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_N\[11\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_N\[11\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_P\[0\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_P\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_P\[1\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_P\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HSMC_TX_D_P\[2\] " "Inserted always-enabled tri-state buffer between \"HSMC_TX_D_P\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1555003524185 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1555003524185 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N2 " "Bidir \"HSMC_CLKOUT_N2\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P2 " "Bidir \"HSMC_CLKOUT_P2\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 120 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "Bidir \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "Bidir \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "Bidir \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "Bidir \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "Bidir \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "Bidir \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "Bidir \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "Bidir \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "Bidir \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "Bidir \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "Bidir \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "Bidir \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "Bidir \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "Bidir \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "Bidir \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "Bidir \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "Bidir \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "Bidir \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "Bidir \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "Bidir \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "Bidir \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "Bidir \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "Bidir \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 106 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N1 " "Bidir \"HSMC_CLKOUT_N1\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 117 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P1 " "Bidir \"HSMC_CLKOUT_P1\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT0 " "Bidir \"HSMC_CLKOUT0\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "Bidir \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "Bidir \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "Bidir \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "Bidir \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "Bidir \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "Bidir \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "Bidir \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "Bidir \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "Bidir \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "Bidir \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "Bidir \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "Bidir \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "Bidir \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "Bidir \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "Bidir \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "Bidir \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "Bidir \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "Bidir \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "Bidir \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "Bidir \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "Bidir \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "Bidir \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "Bidir \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "Bidir \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "Bidir \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "Bidir \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "Bidir \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "Bidir \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1555003524185 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1555003524185 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_RX_D_N\[0\] GND pin " "The pin \"HSMC_RX_D_N\[0\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_RX_D_P\[1\] GND pin " "The pin \"HSMC_RX_D_P\[1\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_RX_D_P\[9\] GND pin " "The pin \"HSMC_RX_D_P\[9\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_TX_D_N\[9\] GND pin " "The pin \"HSMC_TX_D_N\[9\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_TX_D_N\[10\] VCC pin " "The pin \"HSMC_TX_D_N\[10\]\" is fed by VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_TX_D_P\[9\] GND pin " "The pin \"HSMC_TX_D_P\[9\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_TX_D_P\[10\] GND pin " "The pin \"HSMC_TX_D_P\[10\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HSMC_TX_D_P\[11\] GND pin " "The pin \"HSMC_TX_D_P\[11\]\" is fed by GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1555003524185 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1555003524185 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_RX_D_N\[9\]~synth " "Node \"HSMC_RX_D_N\[9\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_RX_D_P\[0\]~synth " "Node \"HSMC_RX_D_P\[0\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_N\[0\]~synth " "Node \"HSMC_TX_D_N\[0\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_N\[1\]~synth " "Node \"HSMC_TX_D_N\[1\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_N\[2\]~synth " "Node \"HSMC_TX_D_N\[2\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_N\[10\]~synth " "Node \"HSMC_TX_D_N\[10\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_N\[11\]~synth " "Node \"HSMC_TX_D_N\[11\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_P\[0\]~synth " "Node \"HSMC_TX_D_P\[0\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_P\[1\]~synth " "Node \"HSMC_TX_D_P\[1\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HSMC_TX_D_P\[2\]~synth " "Node \"HSMC_TX_D_P\[2\]~synth\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003524980 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1555003524980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555003524980 "|DE2_115|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555003524980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555003525308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555003526572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555003527024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555003527430 "|DE2_115|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555003527430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3476 " "Implemented 3476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555003527430 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555003527430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "114 " "Implemented 114 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1555003527430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3244 " "Implemented 3244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555003527430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555003527430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 268 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555003527461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 12:25:27 2019 " "Processing ended: Thu Apr 11 12:25:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555003527461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555003527461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555003527461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555003527461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555003529489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555003529489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 12:25:28 2019 " "Processing started: Thu Apr 11 12:25:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555003529489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555003529489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555003529489 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555003529551 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1555003529551 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1555003529551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1555003529676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555003529957 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1555003530035 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1555003530035 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555003530253 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555003530830 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555003530830 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 5282 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555003530846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 5284 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555003530846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 5286 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555003530846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 5288 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555003530846 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555003530846 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555003530846 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.sdc " "Synopsys Design Constraints File file not found: 'DE2_115.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555003533682 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555003533682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555003533729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555003533729 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555003533729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555003533963 ""}  } { { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 74 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 5268 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555003533963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "Automatically promoted node lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555003533963 ""}  } { { "ClockDown.vhd" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/ClockDown.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lsb_main:lsb_main_test|ClockDown:uslow|sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555003533963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555003534962 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555003534962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555003534962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555003534977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555003534993 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555003534993 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555003534993 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555003535008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555003535164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555003535180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555003535180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555003535710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555003540063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555003541358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555003541389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555003548752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555003548752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555003549797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555003555881 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555003555881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555003564399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555003564414 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555003564414 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.99 " "Total time spent on timing analysis during the Fitter is 3.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555003564524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555003564602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555003565522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555003565600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555003566505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555003567737 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 75 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 101 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 74 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555003569609 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1555003569609 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "114 " "Following 114 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N1 a permanently disabled " "Pin HSMC_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 117 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P1 a permanently disabled " "Pin HSMC_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 119 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT0 a permanently disabled " "Pin HSMC_CLKOUT0 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N2 a permanently disabled " "Pin HSMC_CLKOUT_N2 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 118 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_N2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P2 a permanently disabled " "Pin HSMC_CLKOUT_P2 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 120 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently enabled " "Pin HSMC_RX_D_N\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently enabled " "Pin HSMC_RX_D_N\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently enabled " "Pin HSMC_RX_D_P\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently enabled " "Pin HSMC_RX_D_P\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently enabled " "Pin HSMC_RX_D_P\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently enabled " "Pin HSMC_TX_D_N\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently enabled " "Pin HSMC_TX_D_N\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently enabled " "Pin HSMC_TX_D_N\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently enabled " "Pin HSMC_TX_D_N\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently enabled " "Pin HSMC_TX_D_N\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently enabled " "Pin HSMC_TX_D_N\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 125 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently enabled " "Pin HSMC_TX_D_P\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently enabled " "Pin HSMC_TX_D_P\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently enabled " "Pin HSMC_TX_D_P\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently enabled " "Pin HSMC_TX_D_P\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently enabled " "Pin HSMC_TX_D_P\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently enabled " "Pin HSMC_TX_D_P\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115.v" "" { Text "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.v" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555003569625 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1555003569609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm_freq/DE2_115/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555003569999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555003570904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 12:26:10 2019 " "Processing ended: Thu Apr 11 12:26:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555003570904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555003570904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555003570904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555003570904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555003572745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555003572745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 12:26:12 2019 " "Processing started: Thu Apr 11 12:26:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555003572745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555003572745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555003572745 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555003576941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555003577066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555003578486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 12:26:18 2019 " "Processing ended: Thu Apr 11 12:26:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555003578486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555003578486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555003578486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555003578486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555003579141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555003580498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555003580498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 12:26:19 2019 " "Processing started: Thu Apr 11 12:26:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555003580498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555003580498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555003580498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555003580560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555003580779 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1555003580841 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1555003580841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.sdc " "Synopsys Design Constraints File file not found: 'DE2_115.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555003581496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555003581496 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " "create_clock -period 1.000 -name lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555003581512 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555003581512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555003581512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555003581980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555003581980 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555003581980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555003581996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555003582323 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555003582323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.514 " "Worst-case setup slack is -5.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.514           -7099.029 CLOCK_50  " "   -5.514           -7099.029 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.098            -312.685 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -4.098            -312.685 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003582323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "    0.164               0.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003582339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003582339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003582354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2327.565 CLOCK_50  " "   -3.000           -2327.565 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -133.640 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -1.285            -133.640 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003582354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003582354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555003582604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555003582651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555003583712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555003583977 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555003583977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.003 " "Worst-case setup slack is -5.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.003           -6374.295 CLOCK_50  " "   -5.003           -6374.295 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674            -276.686 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -3.674            -276.686 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003583977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "    0.111               0.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003583992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003583992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003584008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003584008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2327.565 CLOCK_50  " "   -3.000           -2327.565 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -133.640 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -1.285            -133.640 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003584008 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555003584289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555003584679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555003584679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.368 " "Worst-case setup slack is -2.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368           -2732.606 CLOCK_50  " "   -2.368           -2732.606 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444             -99.856 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -1.444             -99.856 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003584679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.090 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -0.036              -0.090 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003584710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003584710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555003584726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2389.115 CLOCK_50  " "   -3.000           -2389.115 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -104.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk  " "   -1.000            -104.000 lsb_main:lsb_main_test\|ClockDown:uslow\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555003584726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555003584726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555003585693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555003585693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555003585880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 12:26:25 2019 " "Processing ended: Thu Apr 11 12:26:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555003585880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555003585880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555003585880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555003585880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 276 s " "Quartus II Full Compilation was successful. 0 errors, 276 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555003586691 ""}
