Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: InstrFetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "InstrFetch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "InstrFetch"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : InstrFetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\PC_incrementor.v" into library work
Parsing module <PC_incrementor>.
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\MUX_2x1.v" into library work
Parsing module <MUX_2x1>.
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\blk_mem_gen_v7_3.v" into library work
Parsing module <blk_mem_gen_v7_3>.
Analyzing Verilog file "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v" into library work
Parsing module <InstrFetch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v" Line 37: Port wea is not connected to this instance

Elaborating module <InstrFetch>.

Elaborating module <MUX_2x1>.
WARNING:HDLCompiler:189 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v" Line 33: Size mismatch in connection of port <in1>. Formal port size is 32-bit while actual signal size is 8-bit.

Elaborating module <PC>.

Elaborating module <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:1499 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\blk_mem_gen_v7_3.v" Line 39: Empty module <blk_mem_gen_v7_3> remains a black box.

Elaborating module <IF_ID>.

Elaborating module <PC_incrementor>.
WARNING:HDLCompiler:634 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v" Line 39: Net <reset> does not have a driver.
WARNING:HDLCompiler:552 - "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v" Line 37: Input port wea[0] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <InstrFetch>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\InstrFetch.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <InstrFetch> synthesized.

Synthesizing Unit <MUX_2x1>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\MUX_2x1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_2x1> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\PC.v".
    Found 8-bit register for signal <pc_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\IF_ID.v".
    Found 8-bit register for signal <NPCOut>.
    Found 32-bit register for signal <instOut>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <PC_incrementor>.
    Related source file is "D:\My Study Folder\3rd Year\Sem 5\COA\Lab\Assignment 10\KGP_RISC\ipcore_dir\PC_incrementor.v".
    Found 8-bit adder for signal <pc_out> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_incrementor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 3
 32-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <blk_mem_gen_v7_3.ngc>.
Loading core <blk_mem_gen_v7_3> for timing and area information for instance <blk_ram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PC> ...

Optimizing unit <IF_ID> ...

Optimizing unit <InstrFetch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block InstrFetch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : InstrFetch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 3
#      VCC                         : 1
# FlipFlops/Latches                : 48
#      FD                          : 48
# RAMS                             : 16
#      RAMB18E1                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 9
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  126800     0%  
 Number of Slice LUTs:                   17  out of  63400     0%  
    Number used as Logic:                17  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:       1  out of     49     2%  
   Number with an unused LUT:            32  out of     49    65%  
   Number of fully used LUT-FF pairs:    16  out of     49    32%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  50  out of    210    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    135     5%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.133ns (Maximum Frequency: 468.757MHz)
   Minimum input arrival time before clock: 0.831ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.133ns (frequency: 468.757MHz)
  Total number of paths / destination ports: 232 / 176
-------------------------------------------------------------------------
Delay:               2.133ns (Levels of Logic = 1)
  Source:            blk_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       if_id/instOut_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blk_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to if_id/instOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO1    1   1.846   0.279  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (douta<31>)
     end scope: 'blk_ram:douta<31>'
     FD:D                      0.008          if_id/instOut_31
    ----------------------------------------
    Total                      2.133ns (1.854ns logic, 0.279ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              0.831ns (Levels of Logic = 2)
  Source:            PC_select (PAD)
  Destination:       P1/pc_out_3 (FF)
  Destination Clock: clk rising

  Data Path: PC_select to P1/pc_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.725  PC_select_IBUF (PC_select_IBUF)
     LUT6:I0->O            1   0.097   0.000  M/Mmux_out41 (n0005<3>)
     FD:D                      0.008          P1/pc_out_3
    ----------------------------------------
    Total                      0.831ns (0.106ns logic, 0.725ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            if_id/instOut_31 (FF)
  Destination:       instr<31> (PAD)
  Source Clock:      clk rising

  Data Path: if_id/instOut_31 to instr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  if_id/instOut_31 (if_id/instOut_31)
     OBUF:I->O                 0.000          instr_31_OBUF (instr<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.133|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.69 secs
 
--> 

Total memory usage is 4626180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

