D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\synlog\report\CDC3FF_premap.xml -merge_inferred_clocks 0  -top_level_module  CDC3FF  -implementation  synthesis  -ovm  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\CDC3FF.vm  -conchk_prepass  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\CDC3FF_cck.rpt   -freq 100.000   -tcl  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\designer\CDC3FF\synthesis.fdc  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\synwork\CDC3FF_mult.srs  -flow prepass  -gcc_prepass  -osrd  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\synwork\CDC3FF_prem.srd  -qsap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\CDC3FF.sap  -devicelib  D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\syntmp\CDC3FF.plg  -osyn  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\synwork\CDC3FF_prem.srd  -prjdir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\  -prjname  CDC3FF_syn  -log  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1a\HW5_1a\synthesis\synlog\CDC3FF_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\CDC3FF_premap.xml -merge_inferred_clocks 0 -top_level_module CDC3FF -implementation synthesis -ovm ..\CDC3FF.vm -conchk_prepass ..\CDC3FF_cck.rpt -freq 100.000 -tcl ..\..\designer\CDC3FF\synthesis.fdc ..\synwork\CDC3FF_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\CDC3FF_prem.srd -qsap ..\CDC3FF.sap -devicelib D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam CDC3FF.plg -osyn ..\synwork\CDC3FF_prem.srd -prjdir ..\ -prjname CDC3FF_syn -log ..\synlog\CDC3FF_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1701214559|size:2402|exec:0|csum:
file:..\CDC3FF.vm|io:o|time:1701216894|size:2518|exec:0|csum:
file:..\CDC3FF_cck.rpt|io:o|time:1701217202|size:2645|exec:0|csum:
file:..\..\designer\CDC3FF\synthesis.fdc|io:i|time:1701217199|size:498|exec:0|csum:E39F6856B62417A3DB3D0793F395C037
file:..\synwork\CDC3FF_mult.srs|io:i|time:1701214562|size:1460|exec:0|csum:82A321473FA6DF2CD3C4D0AA0DBD8F6E
file:..\synwork\CDC3FF_prem.srd|io:o|time:1701217201|size:3162|exec:0|csum:
file:..\CDC3FF.sap|io:o|time:1701217202|size:399|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:CDC3FF.plg|io:o|time:1701217201|size:0|exec:0|csum:
file:..\synwork\CDC3FF_prem.srd|io:o|time:1701217201|size:3162|exec:0|csum:
file:..\synlog\CDC3FF_premap.srr|io:o|time:1701217202|size:4632|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
