-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Tue Feb 20 16:10:48 2024
-- Host        : Blessing running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               d:/Xilinx/Project/200t/Fir_pass/Fir_pass.gen/sources_1/ip/PLL_ADC_DAC/PLL_ADC_DAC_stub.vhdl
-- Design      : PLL_ADC_DAC
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a200tfbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity PLL_ADC_DAC is
  Port ( 
    adc_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    clk_50M : in STD_LOGIC
  );

end PLL_ADC_DAC;

architecture stub of PLL_ADC_DAC is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "adc_clk,dac_clk,clk_50M";
begin
end;
