module mod12_counter(out,clk,reset);

output reg [3:0] out = 4'b0000;
input clk,reset;

and A0(reset,out[3],out[2],!out[1],!out[0]);

always @(posedge clk, posedge reset, out)begin
    if(clk == 1'b1)
        out = out + 1;
    else if( reset == 1'b1)
        out = 4'b0000;
    else
        out = out;
end

endmodule