
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Mon Dec  5 22:45:37 2022
// Netlist written on Mon Dec  5 22:45:45 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( pll_outcore_o, HSYNC, continCLK, latch, pll_in_clock, data, rgb, 
             delete_me, VSYNC );
  input  pll_in_clock, data;
  output pll_outcore_o, HSYNC, continCLK, latch;
  output [5:0] rgb;
  output [2:0] delete_me;
  output VSYNC;
  wire   \NES_inst.n85[4] , \NES_inst.n85[3] , \NES_inst.n6541 , 
         \NES_inst.n16 , \NES_inst.n3947 , \NES_inst.n17 , CLK, 
         \NES_inst.n3949 , \NES_inst.n85[19] , \NES_inst.n6565 , 
         \NES_inst.n3963 , \NES_inst.NEScount[11] , \NES_inst.n85[18] , 
         \NES_inst.n85[17] , \NES_inst.n6562 , \NES_inst.NEScount[10] , 
         \NES_inst.n3961 , \NES_inst.NEScount[9] , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n6538 , \NES_inst.n18 , \NES_inst.n3945 , 
         \NES_inst.n19 , \NES_inst.n85[16] , \NES_inst.n85[15] , 
         \NES_inst.n6559 , \NES_inst.NEScount[8] , \NES_inst.n3959 , 
         \NES_inst.NEScount[7] , \NES_inst.n85[0] , \NES_inst.n6514 , 
         \NES_inst.n20 , VCC_net, \NES_inst.n85[14] , \NES_inst.n85[13] , 
         \NES_inst.n6556 , \NES_inst.NEScount[6] , \NES_inst.n3957 , 
         \NES_inst.NEScount[5] , \NES_inst.n85[12] , \NES_inst.n85[11] , 
         \NES_inst.n6553 , \NES_inst.NEScount[4] , \NES_inst.n3955 , 
         \NES_inst.NEScount[3] , \NES_inst.n85[10] , \NES_inst.n85[9] , 
         \NES_inst.n6550 , \NES_inst.NEScount[2] , \NES_inst.n3953 , 
         \NES_inst.NEScount[1] , \NES_inst.n85[8] , \NES_inst.n85[7] , 
         \NES_inst.n6547 , \NES_inst.NEScount[0] , \NES_inst.n3951 , 
         \NES_inst.NESclk , \NES_inst.n85[6] , \NES_inst.n85[5] , 
         \NES_inst.n6544 , \NES_inst.n14 , \NES_inst.n15 , 
         \display_inst.vga_init.n45[8] , \display_inst.vga_init.n45[7] , 
         \display_inst.vga_init.n6733 , \column_cnt[8] , 
         \display_inst.vga_init.n3979 , \column_cnt[7] , 
         \display_inst.vga_init.n2547 , \display_inst.clk , 
         \display_inst.vga_init.n3981 , \display_inst.vga_init.n45[6] , 
         \display_inst.vga_init.n45[5] , \display_inst.vga_init.n6730 , 
         \column_cnt[6] , \display_inst.vga_init.n3977 , \column_cnt[5] , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n6727 , \column_cnt[4] , 
         \display_inst.vga_init.n3975 , \display_inst.column_cnt[3]_2 , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n6568 , \column_cnt[2] , 
         \display_inst.vga_init.n3973 , \column_cnt[1] , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n6517 , 
         \column_cnt[0] , \display_inst.vga_init.n35[9] , 
         \display_inst.vga_init.n6535 , \display_inst.vga_init.n3942 , 
         \row_cnt[9] , \display_inst.vga_init.n3771 , 
         \display_inst.vga_init.n35[8] , \display_inst.vga_init.n35[7] , 
         \display_inst.vga_init.n6532 , \row_cnt[8] , 
         \display_inst.vga_init.n3940 , \row_cnt[7] , 
         \display_inst.vga_init.n35[6] , \display_inst.vga_init.n35[5] , 
         \display_inst.vga_init.n6529 , \row_cnt[6] , 
         \display_inst.vga_init.n3938 , \row_cnt[5] , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n6526 , \row_cnt[4] , 
         \display_inst.vga_init.n3936 , \row_cnt[3] , 
         \display_inst.vga_init.n45[9] , \display_inst.vga_init.n6736 , 
         \column_cnt[9] , \display_inst.vga_init.n35[2] , 
         \display_inst.vga_init.n35[1] , \display_inst.vga_init.n6523 , 
         \row_cnt[2] , \display_inst.vga_init.n3934 , \row_cnt[1] , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n6520 , 
         \row_cnt[0] , \display_inst.pattern_gen_initial.n6673 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n4037 , 
         \display_inst.pattern_gen_initial.n488_adj_106 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n4039 , 
         \display_inst.pattern_gen_initial.n6670 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n4035 , 
         \display_inst.pattern_gen_initial.n490 , 
         \display_inst.pattern_gen_initial.n508[5] , 
         \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n6661 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n4033 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n6598 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n4000 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n1106[4] , 
         \display_inst.pattern_gen_initial.n1106[5] , 
         \display_inst.pattern_gen_initial.n4002 , 
         \display_inst.pattern_gen_initial.n6703 , 
         \display_inst.pattern_gen_initial.n146[2] , n351, 
         \display_inst.pattern_gen_initial.n3966 , 
         \display_inst.pattern_gen_initial.n6658 , 
         \display_inst.pattern_gen_initial.n47[0] , 
         \display_inst.pattern_gen_initial.n508[2] , 
         \display_inst.pattern_gen_initial.n6655 , 
         \display_inst.pattern_gen_initial.n4030 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n1285[9] , 
         \display_inst.pattern_gen_initial.n6595 , 
         \display_inst.pattern_gen_initial.n456 , 
         \display_inst.pattern_gen_initial.n1106[3] , 
         \display_inst.pattern_gen_initial.n6622 , 
         \display_inst.pattern_gen_initial.n3997 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508_adj_151[9] , 
         \display_inst.pattern_gen_initial.n6652 , 
         \display_inst.pattern_gen_initial.n412_adj_109 , 
         \display_inst.pattern_gen_initial.n4028 , 
         \display_inst.pattern_gen_initial.n413_adj_108 , 
         \display_inst.pattern_gen_initial.n1285[7] , 
         \display_inst.pattern_gen_initial.n1285[8] , 
         \display_inst.pattern_gen_initial.n6643 , 
         \display_inst.pattern_gen_initial.n5191 , 
         \display_inst.pattern_gen_initial.n4026 , 
         \display_inst.pattern_gen_initial.n2382 , 
         \display_inst.pattern_gen_initial.n1285[5] , 
         \display_inst.pattern_gen_initial.n1285[6] , 
         \display_inst.pattern_gen_initial.n6640 , 
         \display_inst.pattern_gen_initial.n47[2] , 
         \display_inst.pattern_gen_initial.n1285[4] , 
         \display_inst.pattern_gen_initial.n6637 , 
         \display_inst.pattern_gen_initial.n4023 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n6634 , 
         \display_inst.pattern_gen_initial.n4021 , 
         \display_inst.pattern_gen_initial.n47[5] , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n6631 , 
         \display_inst.pattern_gen_initial.n4019 , 
         \display_inst.pattern_gen_initial.n47[3] , 
         \display_inst.pattern_gen_initial.n47[4] , 
         \display_inst.pattern_gen_initial.n6712 , 
         \display_inst.pattern_gen_initial.n146[8] , 
         \display_inst.pattern_gen_initial.n3970 , 
         \display_inst.pattern_gen_initial.n146[7] , n346, n345, n354, 
         \display_inst.pattern_gen_initial.n6628 , 
         \display_inst.pattern_gen_initial.n4017 , 
         \display_inst.pattern_gen_initial.n47[1] , 
         \display_inst.pattern_gen_initial.n6619 , 
         \display_inst.pattern_gen_initial.n487_adj_114 , 
         \display_inst.pattern_gen_initial.n3995 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508_adj_151[7] , 
         \display_inst.pattern_gen_initial.n508_adj_151[8] , 
         \display_inst.pattern_gen_initial.n6616 , 
         \display_inst.pattern_gen_initial.n489_adj_120 , 
         \display_inst.pattern_gen_initial.n3993 , 
         \display_inst.pattern_gen_initial.n490_adj_119 , 
         \display_inst.pattern_gen_initial.n508_adj_151[5] , 
         \display_inst.pattern_gen_initial.n508_adj_151[6] , 
         \display_inst.pattern_gen_initial.n6667 , 
         \display_inst.pattern_gen_initial.n450_adj_124 , 
         \display_inst.pattern_gen_initial.n4053 , 
         \display_inst.pattern_gen_initial.n451_adj_123 , 
         \display_inst.pattern_gen_initial.n1297[8] , 
         \display_inst.pattern_gen_initial.n1297[9] , 
         \display_inst.pattern_gen_initial.n6664 , 
         \display_inst.pattern_gen_initial.n452_adj_125 , 
         \display_inst.pattern_gen_initial.n4051 , 
         \display_inst.pattern_gen_initial.n453_adj_117 , 
         \display_inst.pattern_gen_initial.n1297[6] , 
         \display_inst.pattern_gen_initial.n1297[7] , 
         \display_inst.pattern_gen_initial.n6625 , 
         \display_inst.pattern_gen_initial.n6583 , 
         \display_inst.pattern_gen_initial.n4014 , 
         \display_inst.pattern_gen_initial.n324 , 
         \display_inst.pattern_gen_initial.n6610 , 
         \display_inst.pattern_gen_initial.n491_adj_127 , 
         \display_inst.pattern_gen_initial.n3991 , 
         \display_inst.pattern_gen_initial.n492_adj_126 , 
         \display_inst.pattern_gen_initial.n508_adj_151[3] , 
         \display_inst.pattern_gen_initial.n508_adj_151[4] , 
         \display_inst.pattern_gen_initial.n6649 , 
         \display_inst.pattern_gen_initial.n454_adj_118 , 
         \display_inst.pattern_gen_initial.n4049 , 
         \display_inst.pattern_gen_initial.n455_adj_110 , 
         \display_inst.pattern_gen_initial.n1297[4] , 
         \display_inst.pattern_gen_initial.n1297[5] , 
         \display_inst.pattern_gen_initial.n6607 , 
         \display_inst.pattern_gen_initial.n493 , 
         \display_inst.pattern_gen_initial.n508_adj_151[2] , 
         \display_inst.pattern_gen_initial.n6646 , 
         \display_inst.pattern_gen_initial.n1297[3] , 
         \display_inst.pattern_gen_initial.n6604 , 
         \display_inst.pattern_gen_initial.n4046 , 
         \display_inst.pattern_gen_initial.n411_adj_107 , 
         \display_inst.pattern_gen_initial.n1118[9] , 
         \display_inst.pattern_gen_initial.n6724 , 
         \display_inst.pattern_gen_initial.n3988 , n335, n334, n343, 
         \display_inst.pattern_gen_initial.n6580 , 
         \display_inst.pattern_gen_initial.n4012 , 
         \display_inst.pattern_gen_initial.n326 , 
         \display_inst.pattern_gen_initial.n277 , 
         \display_inst.pattern_gen_initial.n6592 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n4044 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n1118[7] , 
         \display_inst.pattern_gen_initial.n1118[8] , 
         \display_inst.pattern_gen_initial.n6589 , 
         \display_inst.pattern_gen_initial.n5197 , 
         \display_inst.pattern_gen_initial.n4042 , 
         \display_inst.pattern_gen_initial.n2394 , 
         \display_inst.pattern_gen_initial.n1118[5] , 
         \display_inst.pattern_gen_initial.n1118[6] , 
         \display_inst.pattern_gen_initial.n6577 , 
         \display_inst.pattern_gen_initial.n4010 , 
         \display_inst.pattern_gen_initial.n58 , 
         \display_inst.pattern_gen_initial.n327 , 
         \display_inst.pattern_gen_initial.n6574 , 
         \display_inst.pattern_gen_initial.n4008 , 
         \display_inst.pattern_gen_initial.n59 , 
         \display_inst.pattern_gen_initial.n6709 , 
         \display_inst.pattern_gen_initial.n146[6] , 
         \display_inst.pattern_gen_initial.n3968 , 
         \display_inst.pattern_gen_initial.n146[5] , n348, n347, 
         \display_inst.pattern_gen_initial.n6706 , 
         \display_inst.pattern_gen_initial.n146[4] , 
         \display_inst.pattern_gen_initial.n146[3] , n350, n349, 
         \display_inst.pattern_gen_initial.n6586 , 
         \display_inst.pattern_gen_initial.n1118[4] , 
         \display_inst.pattern_gen_initial.n6721 , 
         \display_inst.pattern_gen_initial.n3986 , n337, n336, 
         \display_inst.pattern_gen_initial.n6571 , 
         \display_inst.pattern_gen_initial.n6613 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n4004 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n1106[8] , 
         \display_inst.pattern_gen_initial.n1106[9] , 
         \display_inst.pattern_gen_initial.n6718 , 
         \display_inst.pattern_gen_initial.n3984 , n339, n338, 
         \display_inst.pattern_gen_initial.n6715 , n340, 
         \display_inst.pattern_gen_initial.n6676 , 
         \display_inst.pattern_gen_initial.n486_adj_135 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n6601 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n1106[6] , 
         \display_inst.pattern_gen_initial.n1106[7] , 
         \NES_inst.output[1].sig_001.FeedThruLUT , 
         \NES_inst.output[0].sig_000.FeedThruLUT , \NES_inst.output[1] , 
         \NES_inst.output[0] , \NES_inst.output_7__N_35 , \NES_inst.output[2] , 
         \NES_inst.output[3].sig_003.FeedThruLUT , 
         \NES_inst.output[2].sig_002.FeedThruLUT , \NES_inst.output[3] , 
         \NES_inst.output[4] , \NES_inst.output[5].sig_005.FeedThruLUT , 
         \NES_inst.output[4].sig_004.FeedThruLUT , \NES_inst.output[5] , 
         \NES_inst.output[6] , \NES_inst.output[6].sig_006.FeedThruLUT , 
         \NES_inst.output[7] , \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n371_adj_112 , 
         \display_inst.pattern_gen_initial.n4552 , 
         \display_inst.pattern_gen_initial.n1602 , 
         \display_inst.pattern_gen_initial.n4587 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n14_adj_131 , 
         \display_inst.pattern_gen_initial.n380_adj_113 , 
         \display_inst.pattern_gen_initial.n4598 , 
         \display_inst.pattern_gen_initial.n335_adj_133 , \digital[4] , 
         \NES_inst.n4959 , \digital[5] , delete_me_c_0, delete_me_c_2, 
         \digital[6] , n5219, \digital[3] , n5195, apple_8__N_1, delete_me_c_1, 
         \digital[7] , n93, n14_adj_162, n12_adj_163, n94, n16_adj_161, 
         n18_adj_160, n2339, n92, n374, n3780, n5478, n95, n12_adj_157, n14, 
         n6270, n16, \display_inst.vga_init.n3772 , 
         \display_inst.vga_init.n13 , \display_inst.vga_init.n9 , 
         \display_inst.vga_init.n5486 , \display_inst.vga_init.n5488 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n3331 , 
         \display_inst.pattern_gen_initial.n5201 , 
         \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n14 , 
         \display_inst.pattern_gen_initial.n3370 , 
         \display_inst.pattern_gen_initial.n1234 , 
         \display_inst.pattern_gen_initial.n461_adj_111 , 
         \display_inst.pattern_gen_initial.n6_adj_134 , 
         \display_inst.pattern_gen_initial.n3283 , 
         \display_inst.pattern_gen_initial.n497 , 
         \display_inst.pattern_gen_initial.n3 , 
         \display_inst.pattern_gen_initial.n10_adj_144 , 
         \display_inst.pattern_gen_initial.n3299 , 
         \display_inst.pattern_gen_initial.n6_adj_136 , 
         \display_inst.pattern_gen_initial.n497_adj_137 , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n9_adj_141 , 
         \display_inst.pattern_gen_initial.n6_adj_138 , 
         \display_inst.pattern_gen_initial.n12 , 
         \display_inst.pattern_gen_initial.n10_adj_140 , 
         \display_inst.pattern_gen_initial.n11 , 
         \display_inst.pattern_gen_initial.n4558 , 
         \display_inst.pattern_gen_initial.n10 , 
         \display_inst.pattern_gen_initial.n12_adj_143 , 
         \display_inst.pattern_gen_initial.n4_c , 
         \display_inst.pattern_gen_initial.n9_adj_146 , 
         \display_inst.pattern_gen_initial.n9 , 
         \display_inst.pattern_gen_initial.n7 , 
         \display_inst.pattern_gen_initial.n9_adj_142 , 
         \display_inst.pattern_gen_initial.n11_adj_145 , \NES_inst.n2470 , 
         \NES_inst.n4958 , \NES_inst.n33 , continCLK_c, \NES_inst.n10 , 
         latch_c, n3764, n6, n8, n10, n12, n14_adj_155, n16_adj_154, n18, n377, 
         n6_adj_168, n8_adj_167, n10_adj_166, n12_adj_165, n14_adj_164, 
         n16_adj_159, n18_adj_158, \display_inst.n4941 , n379, n91, 
         n18_adj_156, n575, n568, n371, \display_inst.valid , 
         \display_inst.pattern_gen_initial.rgb_5__N_94[4] , rgb_c_4, 
         \display_inst.n4 , \display_inst.pattern_gen_initial.n4560 , 
         \display_inst.pattern_gen_initial.n4556 , 
         \display_inst.pattern_gen_initial.n2452 , 
         \display_inst.pattern_gen_initial.n2454 , \display_inst.vga_init.n6 , 
         \display_inst.n2415 , \display_inst.pattern_gen_initial.n2494 , 
         \display_inst.vga_init.n5 , \display_inst.n3774 , 
         \display_inst.n4950 , \display_inst.n51 , \display_inst.n4524 , 
         \display_inst.n2504 , \display_inst.pattern_gen_initial.n6 , 
         \display_inst.vga_init.n3762 , \display_inst.vga_init.n12 , 
         \display_inst.pattern_gen_initial.n4955 , 
         \display_inst.pattern_gen_initial.n4532 , \display_inst.n4520 , 
         \display_inst.pattern_gen_initial.n3779 , 
         \display_inst.pattern_gen_initial.n5_adj_148 , \display_inst.n8 , 
         \display_inst.vga_init.n131 , \display_inst.vga_init.n4_adj_152 , 
         \display_inst.vga_init.HSYNC_N_84 , 
         \display_inst.pattern_gen_initial.n6_adj_149 , 
         \display_inst.vga_init.VSYNC_N_87 , 
         \display_inst.pattern_gen_initial.n3120 , 
         \display_inst.pattern_gen_initial.n4957 , 
         \display_inst.pattern_gen_initial.n1249 , 
         \display_inst.pattern_gen_initial.n371_adj_132 , 
         \display_inst.pattern_gen_initial.n370_adj_150 , 
         \display_inst.pattern_gen_initial.n3311 , 
         \display_inst.pattern_gen_initial.n2475 , 
         \display_inst.pattern_gen_initial.n4867 , 
         \display_inst.pattern_gen_initial.n82 , rgb_c_3, 
         \display_inst.vga_init.VSYNC_N_86 , \display_inst.vga_init.n3356 , 
         VSYNC_c, \display_inst.vga_init.HSYNC_N_83 , 
         \display_inst.vga_init.n109 , HSYNC_c, GND_net, 
         \display_inst.vga_init.valid_N_78 , data_c, pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c;

  NES_inst_SLICE_0 \NES_inst.SLICE_0 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n6541 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n3947 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n3947 ), .CIN1(\NES_inst.n6541 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n3949 ), .COUT0(\NES_inst.n6541 ));
  NES_inst_SLICE_1 \NES_inst.SLICE_1 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n6565 ), .D0(\NES_inst.n3963 ), .C0(\NES_inst.NEScount[11] ), 
    .CLK(CLK), .CIN0(\NES_inst.n3963 ), .CIN1(\NES_inst.n6565 ), 
    .Q0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n85[19] ), 
    .COUT0(\NES_inst.n6565 ));
  NES_inst_SLICE_2 \NES_inst.SLICE_2 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n6562 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n3961 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n3961 ), 
    .CIN1(\NES_inst.n6562 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n3963 ), 
    .COUT0(\NES_inst.n6562 ));
  NES_inst_SLICE_3 \NES_inst.SLICE_3 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n6538 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n3945 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n3945 ), .CIN1(\NES_inst.n6538 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n3947 ), .COUT0(\NES_inst.n6538 ));
  NES_inst_SLICE_4 \NES_inst.SLICE_4 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n6559 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n3959 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n3959 ), 
    .CIN1(\NES_inst.n6559 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n3961 ), 
    .COUT0(\NES_inst.n6559 ));
  NES_inst_SLICE_5 \NES_inst.SLICE_5 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n6514 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n6514 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n3945 ), .COUT0(\NES_inst.n6514 ));
  NES_inst_SLICE_6 \NES_inst.SLICE_6 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n6556 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n3957 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n3957 ), 
    .CIN1(\NES_inst.n6556 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n3959 ), 
    .COUT0(\NES_inst.n6556 ));
  NES_inst_SLICE_7 \NES_inst.SLICE_7 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n6553 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n3955 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n3955 ), 
    .CIN1(\NES_inst.n6553 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n3957 ), 
    .COUT0(\NES_inst.n6553 ));
  NES_inst_SLICE_8 \NES_inst.SLICE_8 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n6550 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n3953 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n3953 ), 
    .CIN1(\NES_inst.n6550 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n3955 ), 
    .COUT0(\NES_inst.n6550 ));
  NES_inst_SLICE_9 \NES_inst.SLICE_9 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n6547 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n3951 ), .C0(\NES_inst.NESclk ), 
    .CLK(CLK), .CIN0(\NES_inst.n3951 ), .CIN1(\NES_inst.n6547 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n3953 ), 
    .COUT0(\NES_inst.n6547 ));
  NES_inst_SLICE_10 \NES_inst.SLICE_10 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n6544 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n3949 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n3949 ), .CIN1(\NES_inst.n6544 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n3951 ), .COUT0(\NES_inst.n6544 ));
  display_inst_vga_init_SLICE_11 \display_inst.vga_init.SLICE_11 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n6733 ), .C1(\column_cnt[8] ), 
    .D0(\display_inst.vga_init.n3979 ), .C0(\column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n2547 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3979 ), .CIN1(\display_inst.vga_init.n6733 ), 
    .Q0(\column_cnt[7] ), .Q1(\column_cnt[8] ), 
    .F0(\display_inst.vga_init.n45[7] ), .F1(\display_inst.vga_init.n45[8] ), 
    .COUT1(\display_inst.vga_init.n3981 ), 
    .COUT0(\display_inst.vga_init.n6733 ));
  display_inst_vga_init_SLICE_12 \display_inst.vga_init.SLICE_12 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n6730 ), .C1(\column_cnt[6] ), 
    .D0(\display_inst.vga_init.n3977 ), .C0(\column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n2547 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3977 ), .CIN1(\display_inst.vga_init.n6730 ), 
    .Q0(\column_cnt[5] ), .Q1(\column_cnt[6] ), 
    .F0(\display_inst.vga_init.n45[5] ), .F1(\display_inst.vga_init.n45[6] ), 
    .COUT1(\display_inst.vga_init.n3979 ), 
    .COUT0(\display_inst.vga_init.n6730 ));
  display_inst_vga_init_SLICE_13 \display_inst.vga_init.SLICE_13 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n6727 ), .C1(\column_cnt[4] ), 
    .D0(\display_inst.vga_init.n3975 ), .C0(\display_inst.column_cnt[3]_2 ), 
    .LSR(\display_inst.vga_init.n2547 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3975 ), .CIN1(\display_inst.vga_init.n6727 ), 
    .Q0(\display_inst.column_cnt[3]_2 ), .Q1(\column_cnt[4] ), 
    .F0(\display_inst.vga_init.n45[3] ), .F1(\display_inst.vga_init.n45[4] ), 
    .COUT1(\display_inst.vga_init.n3977 ), 
    .COUT0(\display_inst.vga_init.n6727 ));
  display_inst_vga_init_SLICE_14 \display_inst.vga_init.SLICE_14 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n6568 ), .C1(\column_cnt[2] ), 
    .D0(\display_inst.vga_init.n3973 ), .C0(\column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n2547 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3973 ), .CIN1(\display_inst.vga_init.n6568 ), 
    .Q0(\column_cnt[1] ), .Q1(\column_cnt[2] ), 
    .F0(\display_inst.vga_init.n45[1] ), .F1(\display_inst.vga_init.n45[2] ), 
    .COUT1(\display_inst.vga_init.n3975 ), 
    .COUT0(\display_inst.vga_init.n6568 ));
  display_inst_vga_init_SLICE_15 \display_inst.vga_init.SLICE_15 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n6517 ), 
    .C1(\column_cnt[0] ), .B1(VCC_net), .LSR(\display_inst.vga_init.n2547 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n6517 ), 
    .Q1(\column_cnt[0] ), .F1(\display_inst.vga_init.n45[0] ), 
    .COUT1(\display_inst.vga_init.n3973 ), 
    .COUT0(\display_inst.vga_init.n6517 ));
  display_inst_vga_init_SLICE_16 \display_inst.vga_init.SLICE_16 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n6535 ), 
    .D0(\display_inst.vga_init.n3942 ), .C0(\row_cnt[9] ), 
    .CE(\display_inst.vga_init.n2547 ), .LSR(\display_inst.vga_init.n3771 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n3942 ), 
    .CIN1(\display_inst.vga_init.n6535 ), .Q0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), .COUT0(\display_inst.vga_init.n6535 ));
  display_inst_vga_init_SLICE_17 \display_inst.vga_init.SLICE_17 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n6532 ), .C1(\row_cnt[8] ), 
    .D0(\display_inst.vga_init.n3940 ), .C0(\row_cnt[7] ), 
    .CE(\display_inst.vga_init.n2547 ), .LSR(\display_inst.vga_init.n3771 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n3940 ), 
    .CIN1(\display_inst.vga_init.n6532 ), .Q0(\row_cnt[7] ), .Q1(\row_cnt[8] ), 
    .F0(\display_inst.vga_init.n35[7] ), .F1(\display_inst.vga_init.n35[8] ), 
    .COUT1(\display_inst.vga_init.n3942 ), 
    .COUT0(\display_inst.vga_init.n6532 ));
  display_inst_vga_init_SLICE_18 \display_inst.vga_init.SLICE_18 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n6529 ), .C1(\row_cnt[6] ), 
    .D0(\display_inst.vga_init.n3938 ), .C0(\row_cnt[5] ), 
    .CE(\display_inst.vga_init.n2547 ), .LSR(\display_inst.vga_init.n3771 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n3938 ), 
    .CIN1(\display_inst.vga_init.n6529 ), .Q0(\row_cnt[5] ), .Q1(\row_cnt[6] ), 
    .F0(\display_inst.vga_init.n35[5] ), .F1(\display_inst.vga_init.n35[6] ), 
    .COUT1(\display_inst.vga_init.n3940 ), 
    .COUT0(\display_inst.vga_init.n6529 ));
  display_inst_vga_init_SLICE_19 \display_inst.vga_init.SLICE_19 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n6526 ), .C1(\row_cnt[4] ), 
    .D0(\display_inst.vga_init.n3936 ), .C0(\row_cnt[3] ), 
    .CE(\display_inst.vga_init.n2547 ), .LSR(\display_inst.vga_init.n3771 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n3936 ), 
    .CIN1(\display_inst.vga_init.n6526 ), .Q0(\row_cnt[3] ), .Q1(\row_cnt[4] ), 
    .F0(\display_inst.vga_init.n35[3] ), .F1(\display_inst.vga_init.n35[4] ), 
    .COUT1(\display_inst.vga_init.n3938 ), 
    .COUT0(\display_inst.vga_init.n6526 ));
  display_inst_vga_init_SLICE_20 \display_inst.vga_init.SLICE_20 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n6736 ), 
    .D0(\display_inst.vga_init.n3981 ), .C0(\column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n2547 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n3981 ), .CIN1(\display_inst.vga_init.n6736 ), 
    .Q0(\column_cnt[9] ), .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n6736 ));
  display_inst_vga_init_SLICE_21 \display_inst.vga_init.SLICE_21 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n6523 ), .C1(\row_cnt[2] ), 
    .D0(\display_inst.vga_init.n3934 ), .C0(\row_cnt[1] ), 
    .CE(\display_inst.vga_init.n2547 ), .LSR(\display_inst.vga_init.n3771 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n3934 ), 
    .CIN1(\display_inst.vga_init.n6523 ), .Q0(\row_cnt[1] ), .Q1(\row_cnt[2] ), 
    .F0(\display_inst.vga_init.n35[1] ), .F1(\display_inst.vga_init.n35[2] ), 
    .COUT1(\display_inst.vga_init.n3936 ), 
    .COUT0(\display_inst.vga_init.n6523 ));
  display_inst_vga_init_SLICE_22 \display_inst.vga_init.SLICE_22 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n6520 ), 
    .C1(\row_cnt[0] ), .B1(VCC_net), .CE(\display_inst.vga_init.n2547 ), 
    .LSR(\display_inst.vga_init.n3771 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n6520 ), .Q1(\row_cnt[0] ), 
    .F1(\display_inst.vga_init.n35[0] ), .COUT1(\display_inst.vga_init.n3934 ), 
    .COUT0(\display_inst.vga_init.n6520 ));
  display_inst_pattern_gen_initial_SLICE_23 
    \display_inst.pattern_gen_initial.SLICE_23 ( 
    .D1(\display_inst.pattern_gen_initial.n6673 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n4037 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488_adj_106 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4037 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6673 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4039 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6673 ));
  display_inst_pattern_gen_initial_SLICE_24 
    \display_inst.pattern_gen_initial.SLICE_24 ( 
    .D1(\display_inst.pattern_gen_initial.n6670 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n4035 ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4035 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6670 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4037 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6670 ));
  display_inst_pattern_gen_initial_SLICE_25 
    \display_inst.pattern_gen_initial.SLICE_25 ( 
    .D1(\display_inst.pattern_gen_initial.n6661 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n4033 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4033 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6661 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4035 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6661 ));
  display_inst_pattern_gen_initial_SLICE_26 
    \display_inst.pattern_gen_initial.SLICE_26 ( 
    .D1(\display_inst.pattern_gen_initial.n6598 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n4000 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4000 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6598 ), 
    .F0(\display_inst.pattern_gen_initial.n1106[4] ), 
    .F1(\display_inst.pattern_gen_initial.n1106[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4002 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6598 ));
  display_inst_pattern_gen_initial_SLICE_27 
    \display_inst.pattern_gen_initial.SLICE_27 ( 
    .D1(\display_inst.pattern_gen_initial.n6703 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n6703 ), .F1(n351), 
    .COUT1(\display_inst.pattern_gen_initial.n3966 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6703 ));
  display_inst_pattern_gen_initial_SLICE_28 
    \display_inst.pattern_gen_initial.SLICE_28 ( 
    .D1(\display_inst.pattern_gen_initial.n6658 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[0] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6658 ), 
    .F1(\display_inst.pattern_gen_initial.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4033 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6658 ));
  display_inst_pattern_gen_initial_SLICE_29 
    \display_inst.pattern_gen_initial.SLICE_29 ( 
    .D1(\display_inst.pattern_gen_initial.n6655 ), 
    .D0(\display_inst.pattern_gen_initial.n4030 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4030 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6655 ), 
    .F0(\display_inst.pattern_gen_initial.n1285[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6655 ));
  display_inst_pattern_gen_initial_SLICE_30 
    \display_inst.pattern_gen_initial.SLICE_30 ( 
    .D1(\display_inst.pattern_gen_initial.n6595 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n456 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6595 ), 
    .F1(\display_inst.pattern_gen_initial.n1106[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4000 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6595 ));
  display_inst_pattern_gen_initial_SLICE_31 
    \display_inst.pattern_gen_initial.SLICE_31 ( 
    .D1(\display_inst.pattern_gen_initial.n6622 ), 
    .D0(\display_inst.pattern_gen_initial.n3997 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n3997 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6622 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_151[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6622 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n6652 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_109 ), 
    .D0(\display_inst.pattern_gen_initial.n4028 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_108 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4028 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6652 ), 
    .F0(\display_inst.pattern_gen_initial.n1285[7] ), 
    .F1(\display_inst.pattern_gen_initial.n1285[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4030 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6652 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n6643 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n5191 ), 
    .D0(\display_inst.pattern_gen_initial.n4026 ), 
    .B0(\display_inst.pattern_gen_initial.n2382 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4026 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6643 ), 
    .F0(\display_inst.pattern_gen_initial.n1285[5] ), 
    .F1(\display_inst.pattern_gen_initial.n1285[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4028 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6643 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n6640 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6640 ), 
    .F1(\display_inst.pattern_gen_initial.n1285[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4026 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6640 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n6637 ), 
    .D0(\display_inst.pattern_gen_initial.n4023 ), .C0(VCC_net), 
    .B0(\row_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n4023 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6637 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6637 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n6634 ), .C1(VCC_net), 
    .B1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n4021 ), 
    .C0(VCC_net), .B0(\row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4021 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6634 ), 
    .F0(\display_inst.pattern_gen_initial.n47[5] ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4023 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6634 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n6631 ), .C1(VCC_net), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n4019 ), 
    .C0(VCC_net), .B0(\row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4019 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6631 ), 
    .F0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F1(\display_inst.pattern_gen_initial.n47[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4021 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6631 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n6712 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n3970 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n3970 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6712 ), .F0(n346), .F1(n345), 
    .COUT1(n354), .COUT0(\display_inst.pattern_gen_initial.n6712 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n6628 ), .B1(\row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n4017 ), .C0(VCC_net), 
    .B0(\row_cnt[3] ), .CIN0(\display_inst.pattern_gen_initial.n4017 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6628 ), 
    .F0(\display_inst.pattern_gen_initial.n47[1] ), 
    .F1(\display_inst.pattern_gen_initial.n47[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4019 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6628 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n6619 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_114 ), 
    .D0(\display_inst.pattern_gen_initial.n3995 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n3995 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6619 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_151[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_151[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n3997 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6619 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n6616 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_120 ), 
    .D0(\display_inst.pattern_gen_initial.n3993 ), 
    .B0(\display_inst.pattern_gen_initial.n490_adj_119 ), 
    .CIN0(\display_inst.pattern_gen_initial.n3993 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6616 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_151[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_151[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n3995 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6616 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n6667 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_124 ), 
    .D0(\display_inst.pattern_gen_initial.n4053 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_123 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4053 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6667 ), 
    .F0(\display_inst.pattern_gen_initial.n1297[8] ), 
    .F1(\display_inst.pattern_gen_initial.n1297[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6667 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n6664 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_125 ), 
    .D0(\display_inst.pattern_gen_initial.n4051 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_117 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4051 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6664 ), 
    .F0(\display_inst.pattern_gen_initial.n1297[6] ), 
    .F1(\display_inst.pattern_gen_initial.n1297[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4053 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6664 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n6625 ), .C1(VCC_net), 
    .B1(\row_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n6625 ), 
    .F1(\display_inst.pattern_gen_initial.n47[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4017 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6625 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n6583 ), 
    .D0(\display_inst.pattern_gen_initial.n4014 ), .C0(VCC_net), 
    .B0(\column_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n4014 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6583 ), 
    .F0(\display_inst.pattern_gen_initial.n324 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6583 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n6610 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_127 ), 
    .D0(\display_inst.pattern_gen_initial.n3991 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_126 ), 
    .CIN0(\display_inst.pattern_gen_initial.n3991 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6610 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_151[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_151[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n3993 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6610 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n6649 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_118 ), 
    .D0(\display_inst.pattern_gen_initial.n4049 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_110 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4049 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6649 ), 
    .F0(\display_inst.pattern_gen_initial.n1297[4] ), 
    .F1(\display_inst.pattern_gen_initial.n1297[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4051 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6649 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n6607 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n493 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6607 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_151[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n3991 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6607 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n6646 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .CIN1(\display_inst.pattern_gen_initial.n6646 ), 
    .F1(\display_inst.pattern_gen_initial.n1297[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4049 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6646 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n6604 ), 
    .D0(\display_inst.pattern_gen_initial.n4046 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_107 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4046 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6604 ), 
    .F0(\display_inst.pattern_gen_initial.n1118[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6604 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n6724 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n3988 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n3988 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6724 ), .F0(n335), .F1(n334), 
    .COUT1(n343), .COUT0(\display_inst.pattern_gen_initial.n6724 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n6580 ), .C1(VCC_net), 
    .B1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n4012 ), 
    .C0(VCC_net), .B0(\column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4012 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6580 ), 
    .F0(\display_inst.pattern_gen_initial.n326 ), 
    .F1(\display_inst.pattern_gen_initial.n277 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4014 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6580 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n6592 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n4044 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4044 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6592 ), 
    .F0(\display_inst.pattern_gen_initial.n1118[7] ), 
    .F1(\display_inst.pattern_gen_initial.n1118[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4046 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6592 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n6589 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n5197 ), 
    .D0(\display_inst.pattern_gen_initial.n4042 ), 
    .B0(\display_inst.pattern_gen_initial.n2394 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4042 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6589 ), 
    .F0(\display_inst.pattern_gen_initial.n1118[5] ), 
    .F1(\display_inst.pattern_gen_initial.n1118[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4044 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6589 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n6577 ), .B1(\column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n4010 ), .B0(\column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n4010 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6577 ), 
    .F0(\display_inst.pattern_gen_initial.n58 ), 
    .F1(\display_inst.pattern_gen_initial.n327 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4012 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6577 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n6574 ), .C1(VCC_net), 
    .B1(\column_cnt[4] ), .D0(\display_inst.pattern_gen_initial.n4008 ), 
    .C0(VCC_net), .B0(\display_inst.column_cnt[3]_2 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4008 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6574 ), 
    .F0(\display_inst.pattern_gen_initial.n456 ), 
    .F1(\display_inst.pattern_gen_initial.n59 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4010 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6574 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n6709 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n3968 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n3968 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6709 ), .F0(n348), .F1(n347), 
    .COUT1(\display_inst.pattern_gen_initial.n3970 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6709 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n6706 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n3966 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n3966 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6706 ), .F0(n350), .F1(n349), 
    .COUT1(\display_inst.pattern_gen_initial.n3968 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6706 ));
  display_inst_pattern_gen_initial_SLICE_59 
    \display_inst.pattern_gen_initial.SLICE_59 ( 
    .D1(\display_inst.pattern_gen_initial.n6586 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n59 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6586 ), 
    .F1(\display_inst.pattern_gen_initial.n1118[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4042 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6586 ));
  display_inst_pattern_gen_initial_SLICE_60 
    \display_inst.pattern_gen_initial.SLICE_60 ( 
    .D1(\display_inst.pattern_gen_initial.n6721 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n3986 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n3986 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6721 ), .F0(n337), .F1(n336), 
    .COUT1(\display_inst.pattern_gen_initial.n3988 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6721 ));
  display_inst_pattern_gen_initial_SLICE_61 
    \display_inst.pattern_gen_initial.SLICE_61 ( 
    .D1(\display_inst.pattern_gen_initial.n6571 ), .C1(VCC_net), 
    .B1(\column_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n6571 ), 
    .F1(\display_inst.pattern_gen_initial.n493 ), 
    .COUT1(\display_inst.pattern_gen_initial.n4008 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6571 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n6613 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n4004 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4004 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6613 ), 
    .F0(\display_inst.pattern_gen_initial.n1106[8] ), 
    .F1(\display_inst.pattern_gen_initial.n1106[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6613 ));
  display_inst_pattern_gen_initial_SLICE_63 
    \display_inst.pattern_gen_initial.SLICE_63 ( 
    .D1(\display_inst.pattern_gen_initial.n6718 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n3984 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n3984 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6718 ), .F0(n339), .F1(n338), 
    .COUT1(\display_inst.pattern_gen_initial.n3986 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6718 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n6715 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n6715 ), .F1(n340), 
    .COUT1(\display_inst.pattern_gen_initial.n3984 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6715 ));
  display_inst_pattern_gen_initial_SLICE_65 
    \display_inst.pattern_gen_initial.SLICE_65 ( 
    .D1(\display_inst.pattern_gen_initial.n6676 ), 
    .D0(\display_inst.pattern_gen_initial.n4039 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_135 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4039 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6676 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n6676 ));
  display_inst_pattern_gen_initial_SLICE_66 
    \display_inst.pattern_gen_initial.SLICE_66 ( 
    .D1(\display_inst.pattern_gen_initial.n6601 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n4002 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n4002 ), 
    .CIN1(\display_inst.pattern_gen_initial.n6601 ), 
    .F0(\display_inst.pattern_gen_initial.n1106[6] ), 
    .F1(\display_inst.pattern_gen_initial.n1106[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n4004 ), 
    .COUT0(\display_inst.pattern_gen_initial.n6601 ));
  NES_inst_SLICE_67 \NES_inst.SLICE_67 ( 
    .DI1(\NES_inst.output[1].sig_001.FeedThruLUT ), 
    .DI0(\NES_inst.output[0].sig_000.FeedThruLUT ), .D1(\NES_inst.output[1] ), 
    .D0(\NES_inst.output[0] ), .CE(\NES_inst.output_7__N_35 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[1] ), 
    .Q1(\NES_inst.output[2] ), .F0(\NES_inst.output[0].sig_000.FeedThruLUT ), 
    .F1(\NES_inst.output[1].sig_001.FeedThruLUT ));
  NES_inst_SLICE_69 \NES_inst.SLICE_69 ( 
    .DI1(\NES_inst.output[3].sig_003.FeedThruLUT ), 
    .DI0(\NES_inst.output[2].sig_002.FeedThruLUT ), .D1(\NES_inst.output[3] ), 
    .D0(\NES_inst.output[2] ), .CE(\NES_inst.output_7__N_35 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[3] ), 
    .Q1(\NES_inst.output[4] ), .F0(\NES_inst.output[2].sig_002.FeedThruLUT ), 
    .F1(\NES_inst.output[3].sig_003.FeedThruLUT ));
  NES_inst_SLICE_71 \NES_inst.SLICE_71 ( 
    .DI1(\NES_inst.output[5].sig_005.FeedThruLUT ), 
    .DI0(\NES_inst.output[4].sig_004.FeedThruLUT ), .D1(\NES_inst.output[5] ), 
    .D0(\NES_inst.output[4] ), .CE(\NES_inst.output_7__N_35 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[5] ), 
    .Q1(\NES_inst.output[6] ), .F0(\NES_inst.output[4].sig_004.FeedThruLUT ), 
    .F1(\NES_inst.output[5].sig_005.FeedThruLUT ));
  NES_inst_SLICE_73 \NES_inst.SLICE_73 ( 
    .DI0(\NES_inst.output[6].sig_006.FeedThruLUT ), .D0(\NES_inst.output[6] ), 
    .CE(\NES_inst.output_7__N_35 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output[7] ), .F0(\NES_inst.output[6].sig_006.FeedThruLUT ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n370 ), 
    .C1(\display_inst.pattern_gen_initial.n371_adj_112 ), 
    .B1(\display_inst.pattern_gen_initial.n58 ), 
    .A1(\display_inst.pattern_gen_initial.n4552 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n277 ), 
    .B0(\display_inst.pattern_gen_initial.n326 ), 
    .A0(\display_inst.pattern_gen_initial.n324 ), 
    .F0(\display_inst.pattern_gen_initial.n371_adj_112 ), 
    .F1(\display_inst.pattern_gen_initial.n1602 ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n1118[6] ), 
    .C1(\display_inst.pattern_gen_initial.n5197 ), 
    .B1(\display_inst.pattern_gen_initial.n4587 ), 
    .D0(\display_inst.pattern_gen_initial.n1602 ), 
    .C0(\display_inst.pattern_gen_initial.n369 ), 
    .B0(\display_inst.pattern_gen_initial.n58 ), 
    .A0(\display_inst.pattern_gen_initial.n4552 ), 
    .F0(\display_inst.pattern_gen_initial.n5197 ), 
    .F1(\display_inst.pattern_gen_initial.n453 ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D1(\display_inst.pattern_gen_initial.n412_adj_109 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_131 ), 
    .B1(\display_inst.pattern_gen_initial.n411 ), 
    .A1(\display_inst.pattern_gen_initial.n413_adj_108 ), 
    .D0(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .C0(\display_inst.pattern_gen_initial.n5191 ), 
    .B0(\display_inst.pattern_gen_initial.n47[2] ), 
    .A0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_131 ), 
    .F1(\display_inst.pattern_gen_initial.n4598 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D1(\display_inst.pattern_gen_initial.n47[3] ), 
    .C1(\display_inst.pattern_gen_initial.n335_adj_133 ), 
    .B1(\display_inst.pattern_gen_initial.n47[4] ), 
    .A1(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n47[5] ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n335_adj_133 ), 
    .F1(\display_inst.pattern_gen_initial.n5191 ));
  NES_inst_SLICE_81 \NES_inst.SLICE_81 ( .D1(\digital[4] ), 
    .C1(\NES_inst.output[4] ), .B1(\NES_inst.n4959 ), .D0(\digital[5] ), 
    .C0(\NES_inst.n4959 ), .A0(\NES_inst.output[5] ), .F0(\digital[5] ), 
    .F1(\digital[4] ));
  SLICE_82 SLICE_82( .D1(delete_me_c_0), .C1(delete_me_c_2), .B1(\digital[6] ), 
    .A1(\digital[5] ), .D0(delete_me_c_2), .C0(\NES_inst.n4959 ), 
    .A0(\NES_inst.output[2] ), .F0(delete_me_c_2), .F1(n5219));
  SLICE_84 SLICE_84( .D1(n5219), .C1(\digital[3] ), .B1(\digital[4] ), 
    .A1(n5195), .D0(\digital[3] ), .C0(\NES_inst.n4959 ), 
    .B0(\NES_inst.output[3] ), .F0(\digital[3] ), .F1(apple_8__N_1));
  NES_inst_SLICE_85 \NES_inst.SLICE_85 ( .D1(delete_me_c_1), .C1(\digital[7] ), 
    .D0(\digital[7] ), .C0(\NES_inst.output[7] ), .A0(\NES_inst.n4959 ), 
    .F0(\digital[7] ), .F1(n5195));
  SLICE_87 SLICE_87( .D1(n93), .C1(n14_adj_162), .B1(\column_cnt[7] ), 
    .D0(\column_cnt[6] ), .C0(n12_adj_163), .A0(n94), .F0(n14_adj_162), 
    .F1(n16_adj_161));
  SLICE_88 SLICE_88( .D1(\column_cnt[9] ), .C1(n18_adj_160), .A1(n2339), 
    .D0(\column_cnt[8] ), .C0(n16_adj_161), .B0(n92), .A0(n93), 
    .F0(n18_adj_160), .F1(n374));
  SLICE_89 SLICE_89( .D1(n3780), .C1(n5478), .B1(\column_cnt[5] ), .A1(n95), 
    .D0(\column_cnt[1] ), .C0(\column_cnt[0] ), .B0(\column_cnt[2] ), 
    .F0(n5478), .F1(n12_adj_157));
  SLICE_90 SLICE_90( .D1(n93), .C1(n14), .B1(\column_cnt[7] ), .A1(n6270), 
    .D0(\column_cnt[6] ), .C0(n12_adj_157), .B0(n95), .A0(n94), .F0(n14), 
    .F1(n16));
  display_inst_vga_init_SLICE_91 \display_inst.vga_init.SLICE_91 ( 
    .D1(\display_inst.vga_init.n3772 ), .C1(\display_inst.vga_init.n13 ), 
    .B1(\column_cnt[1] ), .A1(\display_inst.vga_init.n9 ), 
    .D0(\display_inst.column_cnt[3]_2 ), .C0(\column_cnt[2] ), 
    .B0(\column_cnt[4] ), .F0(\display_inst.vga_init.n13 ), 
    .F1(\display_inst.vga_init.n5486 ));
  display_inst_vga_init_SLICE_92 \display_inst.vga_init.SLICE_92 ( 
    .D0(\column_cnt[8] ), .C0(\display_inst.vga_init.n5486 ), 
    .B0(\display_inst.vga_init.n9 ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.vga_init.n5488 ));
  display_inst_pattern_gen_initial_SLICE_93 
    \display_inst.pattern_gen_initial.SLICE_93 ( 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n452 ), 
    .B0(\display_inst.pattern_gen_initial.n1106[7] ), 
    .F0(\display_inst.pattern_gen_initial.n488 ));
  display_inst_pattern_gen_initial_SLICE_94 
    \display_inst.pattern_gen_initial.SLICE_94 ( 
    .D1(\display_inst.pattern_gen_initial.n450 ), 
    .C1(\display_inst.pattern_gen_initial.n3331 ), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .A1(\display_inst.pattern_gen_initial.n451 ), 
    .D0(\display_inst.pattern_gen_initial.n454 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n456 ), 
    .A0(\display_inst.pattern_gen_initial.n453 ), 
    .F0(\display_inst.pattern_gen_initial.n3331 ), 
    .F1(\display_inst.pattern_gen_initial.n461 ));
  display_inst_pattern_gen_initial_SLICE_95 
    \display_inst.pattern_gen_initial.SLICE_95 ( 
    .D1(\display_inst.pattern_gen_initial.n4587 ), 
    .C1(\display_inst.pattern_gen_initial.n412 ), 
    .B1(\display_inst.pattern_gen_initial.n1118[8] ), 
    .D0(\display_inst.pattern_gen_initial.n370 ), 
    .C0(\display_inst.pattern_gen_initial.n5201 ), 
    .B0(\display_inst.pattern_gen_initial.n380 ), 
    .A0(\display_inst.pattern_gen_initial.n371_adj_112 ), 
    .F0(\display_inst.pattern_gen_initial.n412 ), 
    .F1(\display_inst.pattern_gen_initial.n451 ));
  display_inst_pattern_gen_initial_SLICE_96 
    \display_inst.pattern_gen_initial.SLICE_96 ( 
    .D1(\display_inst.pattern_gen_initial.n1118[4] ), 
    .C1(\display_inst.pattern_gen_initial.n4587 ), 
    .B1(\display_inst.pattern_gen_initial.n59 ), 
    .D0(\display_inst.pattern_gen_initial.n411_adj_107 ), 
    .C0(\display_inst.pattern_gen_initial.n14 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .A0(\display_inst.pattern_gen_initial.n412 ), 
    .F0(\display_inst.pattern_gen_initial.n4587 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  display_inst_pattern_gen_initial_SLICE_97 
    \display_inst.pattern_gen_initial.SLICE_97 ( 
    .D1(\display_inst.pattern_gen_initial.n226 ), 
    .C1(\display_inst.pattern_gen_initial.n47[5] ), 
    .B1(\display_inst.pattern_gen_initial.n47[4] ), 
    .D0(\display_inst.pattern_gen_initial.n47[3] ), 
    .C0(\display_inst.pattern_gen_initial.n225 ), 
    .B0(\display_inst.pattern_gen_initial.n3370 ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n1234 ), 
    .F1(\display_inst.pattern_gen_initial.n3370 ));
  display_inst_pattern_gen_initial_SLICE_100 
    \display_inst.pattern_gen_initial.SLICE_100 ( 
    .D1(\display_inst.pattern_gen_initial.n1297[8] ), 
    .C1(\display_inst.pattern_gen_initial.n451_adj_123 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .D0(\display_inst.pattern_gen_initial.n4598 ), 
    .C0(\display_inst.pattern_gen_initial.n412_adj_109 ), 
    .B0(\display_inst.pattern_gen_initial.n1285[8] ), 
    .F0(\display_inst.pattern_gen_initial.n451_adj_123 ), 
    .F1(\display_inst.pattern_gen_initial.n487 ));
  display_inst_pattern_gen_initial_SLICE_101 
    \display_inst.pattern_gen_initial.SLICE_101 ( 
    .D1(\display_inst.pattern_gen_initial.n486_adj_135 ), 
    .C1(\display_inst.pattern_gen_initial.n6_adj_134 ), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .A1(\display_inst.pattern_gen_initial.n488_adj_106 ), 
    .D0(\display_inst.pattern_gen_initial.n491 ), 
    .C0(\display_inst.pattern_gen_initial.n3283 ), 
    .B0(\display_inst.pattern_gen_initial.n489 ), 
    .A0(\display_inst.pattern_gen_initial.n490 ), 
    .F0(\display_inst.pattern_gen_initial.n6_adj_134 ), 
    .F1(\display_inst.pattern_gen_initial.n497 ));
  display_inst_pattern_gen_initial_SLICE_102 
    \display_inst.pattern_gen_initial.SLICE_102 ( 
    .D1(\display_inst.pattern_gen_initial.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n3 ), 
    .B1(\display_inst.pattern_gen_initial.n508[7] ), 
    .A1(\display_inst.pattern_gen_initial.n488_adj_106 ), 
    .D0(\display_inst.pattern_gen_initial.n47[0] ), 
    .C0(\display_inst.pattern_gen_initial.n497 ), 
    .B0(\display_inst.pattern_gen_initial.n508[2] ), 
    .F0(\display_inst.pattern_gen_initial.n3 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_144 ));
  display_inst_pattern_gen_initial_SLICE_103 
    \display_inst.pattern_gen_initial.SLICE_103 ( 
    .D1(\display_inst.pattern_gen_initial.n1297[9] ), 
    .C1(\display_inst.pattern_gen_initial.n450_adj_124 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .D0(\display_inst.pattern_gen_initial.n4598 ), 
    .C0(\display_inst.pattern_gen_initial.n411 ), 
    .B0(\display_inst.pattern_gen_initial.n1285[9] ), 
    .F0(\display_inst.pattern_gen_initial.n450_adj_124 ), 
    .F1(\display_inst.pattern_gen_initial.n486_adj_135 ));
  display_inst_pattern_gen_initial_SLICE_104 
    \display_inst.pattern_gen_initial.SLICE_104 ( 
    .D1(\display_inst.pattern_gen_initial.n47[1] ), 
    .C1(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .B1(\display_inst.pattern_gen_initial.n47[0] ), 
    .A1(\display_inst.pattern_gen_initial.n1297[3] ), 
    .D0(\display_inst.pattern_gen_initial.n452_adj_125 ), 
    .C0(\display_inst.pattern_gen_initial.n3299 ), 
    .B0(\display_inst.pattern_gen_initial.n450_adj_124 ), 
    .A0(\display_inst.pattern_gen_initial.n451_adj_123 ), 
    .F0(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .F1(\display_inst.pattern_gen_initial.n3283 ));
  display_inst_pattern_gen_initial_SLICE_105 
    \display_inst.pattern_gen_initial.SLICE_105 ( 
    .D0(\display_inst.pattern_gen_initial.n487_adj_114 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_136 ), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .A0(\display_inst.pattern_gen_initial.n488 ), 
    .F0(\display_inst.pattern_gen_initial.n497_adj_137 ));
  display_inst_pattern_gen_initial_SLICE_106 
    \display_inst.pattern_gen_initial.SLICE_106 ( 
    .D0(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .C0(\display_inst.pattern_gen_initial.n5 ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_151[7] ), 
    .A0(\display_inst.pattern_gen_initial.n488 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_141 ));
  display_inst_pattern_gen_initial_SLICE_107 
    \display_inst.pattern_gen_initial.SLICE_107 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .C1(\display_inst.pattern_gen_initial.n490_adj_119 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_151[5] ), 
    .D0(\display_inst.pattern_gen_initial.n1106[5] ), 
    .C0(\display_inst.pattern_gen_initial.n454 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n490_adj_119 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_138 ));
  display_inst_pattern_gen_initial_SLICE_108 
    \display_inst.pattern_gen_initial.SLICE_108 ( 
    .D1(\display_inst.pattern_gen_initial.n9_adj_141 ), 
    .C1(\display_inst.pattern_gen_initial.n12 ), 
    .B1(\display_inst.pattern_gen_initial.n10_adj_140 ), 
    .A1(\display_inst.pattern_gen_initial.n11 ), 
    .D0(\display_inst.pattern_gen_initial.n508_adj_151[2] ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_138 ), 
    .B0(\display_inst.pattern_gen_initial.n493 ), 
    .A0(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .F0(\display_inst.pattern_gen_initial.n12 ), 
    .F1(\display_inst.pattern_gen_initial.n4558 ));
  display_inst_pattern_gen_initial_SLICE_109 
    \display_inst.pattern_gen_initial.SLICE_109 ( 
    .D1(\display_inst.pattern_gen_initial.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n10 ), 
    .B1(\display_inst.pattern_gen_initial.n508[6] ), 
    .A1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n508[9] ), 
    .C0(\display_inst.pattern_gen_initial.n486_adj_135 ), 
    .A0(\display_inst.pattern_gen_initial.n497 ), 
    .F0(\display_inst.pattern_gen_initial.n10 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_143 ));
  display_inst_pattern_gen_initial_SLICE_111 
    \display_inst.pattern_gen_initial.SLICE_111 ( 
    .D1(\display_inst.pattern_gen_initial.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n492 ), 
    .B1(\display_inst.pattern_gen_initial.n508[3] ), 
    .D0(\display_inst.pattern_gen_initial.n47[1] ), 
    .C0(\display_inst.pattern_gen_initial.n1297[3] ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .F0(\display_inst.pattern_gen_initial.n492 ), 
    .F1(\display_inst.pattern_gen_initial.n4_c ));
  display_inst_pattern_gen_initial_SLICE_112 
    \display_inst.pattern_gen_initial.SLICE_112 ( 
    .D0(\display_inst.pattern_gen_initial.n508[5] ), 
    .C0(\display_inst.pattern_gen_initial.n4_c ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .A0(\display_inst.pattern_gen_initial.n497 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_146 ));
  display_inst_pattern_gen_initial_SLICE_113 
    \display_inst.pattern_gen_initial.SLICE_113 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .C1(\display_inst.pattern_gen_initial.n487_adj_114 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_151[8] ), 
    .D0(\display_inst.pattern_gen_initial.n1106[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n487_adj_114 ), 
    .F1(\display_inst.pattern_gen_initial.n9 ));
  display_inst_pattern_gen_initial_SLICE_114 
    \display_inst.pattern_gen_initial.SLICE_114 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_151[9] ), 
    .C0(\display_inst.pattern_gen_initial.n9 ), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .A0(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .F0(\display_inst.pattern_gen_initial.n11 ));
  display_inst_pattern_gen_initial_SLICE_115 
    \display_inst.pattern_gen_initial.SLICE_115 ( 
    .D1(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .C1(\display_inst.pattern_gen_initial.n489_adj_120 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_151[6] ), 
    .D0(\display_inst.pattern_gen_initial.n1106[6] ), 
    .C0(\display_inst.pattern_gen_initial.n453 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n489_adj_120 ), 
    .F1(\display_inst.pattern_gen_initial.n7 ));
  display_inst_pattern_gen_initial_SLICE_116 
    \display_inst.pattern_gen_initial.SLICE_116 ( 
    .D1(\display_inst.pattern_gen_initial.n7 ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_126 ), 
    .B1(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .A1(\display_inst.pattern_gen_initial.n508_adj_151[3] ), 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n1106[3] ), 
    .B0(\display_inst.pattern_gen_initial.n456 ), 
    .F0(\display_inst.pattern_gen_initial.n492_adj_126 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_140 ));
  display_inst_pattern_gen_initial_SLICE_117 
    \display_inst.pattern_gen_initial.SLICE_117 ( 
    .D1(\display_inst.pattern_gen_initial.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n9_adj_142 ), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .A1(\display_inst.pattern_gen_initial.n508[4] ), 
    .D0(\display_inst.pattern_gen_initial.n508[8] ), 
    .C0(\display_inst.pattern_gen_initial.n487 ), 
    .A0(\display_inst.pattern_gen_initial.n497 ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_142 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_145 ));
  NES_inst_SLICE_119 \NES_inst.SLICE_119 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n2470 ), .B1(\NES_inst.n4958 ), .D0(\NES_inst.output[6] ), 
    .C0(\digital[6] ), .B0(\NES_inst.n4959 ), .F0(\digital[6] ), 
    .F1(\NES_inst.n4959 ));
  NES_inst_SLICE_121 \NES_inst.SLICE_121 ( .C1(\NES_inst.n4958 ), 
    .B1(\NES_inst.n33 ), .D0(\NES_inst.NEScount[5] ), 
    .C0(\NES_inst.NEScount[4] ), .B0(\NES_inst.NEScount[7] ), 
    .A0(\NES_inst.NEScount[6] ), .F0(\NES_inst.n4958 ), 
    .F1(\NES_inst.output_7__N_35 ));
  NES_inst_SLICE_122 \NES_inst.SLICE_122 ( .D0(\NES_inst.NESclk ), 
    .C0(\NES_inst.NEScount[3] ), .B0(\NES_inst.n4958 ), .A0(\NES_inst.n33 ), 
    .F0(continCLK_c));
  NES_inst_SLICE_123 \NES_inst.SLICE_123 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n33 ), .B1(\NES_inst.NEScount[2] ), 
    .A1(\NES_inst.NEScount[1] ), .D0(\NES_inst.NEScount[11] ), 
    .C0(\NES_inst.NEScount[8] ), .B0(\NES_inst.NEScount[10] ), 
    .A0(\NES_inst.NEScount[9] ), .F0(\NES_inst.n33 ), .F1(\NES_inst.n2470 ));
  NES_inst_SLICE_125 \NES_inst.SLICE_125 ( .D1(\NES_inst.NEScount[4] ), 
    .C1(\NES_inst.n10 ), .A1(\NES_inst.NEScount[5] ), 
    .D0(\NES_inst.NEScount[7] ), .C0(\NES_inst.NEScount[3] ), 
    .B0(\NES_inst.n2470 ), .A0(\NES_inst.NEScount[6] ), .F0(\NES_inst.n10 ), 
    .F1(latch_c));
  SLICE_127 SLICE_127( .D1(n95), .C1(n3764), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[5] ), .D0(\display_inst.column_cnt[3]_2 ), 
    .C0(\column_cnt[0] ), .B0(\column_cnt[2] ), .A0(\column_cnt[1] ), 
    .F0(n3764), .F1(n12_adj_163));
  SLICE_129 SLICE_129( .D1(n339), .C1(n6), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[2] ), .C0(n340), .A0(\row_cnt[1] ), .F0(n6), .F1(n8));
  SLICE_131 SLICE_131( .D1(n337), .C1(n10), .B1(\row_cnt[5] ), .D0(n338), 
    .C0(n8), .B0(\row_cnt[4] ), .F0(n10), .F1(n12));
  SLICE_133 SLICE_133( .D1(n335), .C1(n14_adj_155), .A1(\row_cnt[7] ), 
    .D0(n336), .C0(n12), .B0(\row_cnt[6] ), .F0(n14_adj_155), .F1(n16_adj_154));
  SLICE_135 SLICE_135( .D0(n334), .C0(n16_adj_154), .B0(\row_cnt[8] ), 
    .F0(n18));
  SLICE_136 SLICE_136( .D0(n343), .C0(\row_cnt[9] ), .A0(n18), .F0(n377));
  SLICE_137 SLICE_137( .D1(n350), .C1(n6_adj_168), .B1(\row_cnt[3] ), 
    .D0(\row_cnt[1] ), .C0(n351), .B0(\row_cnt[2] ), .A0(\row_cnt[0] ), 
    .F0(n6_adj_168), .F1(n8_adj_167));
  SLICE_139 SLICE_139( .D1(n348), .C1(n10_adj_166), .B1(\row_cnt[5] ), 
    .D0(n349), .C0(n8_adj_167), .A0(\row_cnt[4] ), .F0(n10_adj_166), 
    .F1(n12_adj_165));
  SLICE_141 SLICE_141( .D1(n346), .C1(n14_adj_164), .B1(\row_cnt[7] ), 
    .D0(n347), .C0(n12_adj_165), .A0(\row_cnt[6] ), .F0(n14_adj_164), 
    .F1(n16_adj_159));
  SLICE_143 SLICE_143( .D1(\row_cnt[6] ), .C1(\row_cnt[8] ), .B1(\row_cnt[7] ), 
    .D0(n345), .C0(n16_adj_159), .A0(\row_cnt[8] ), .F0(n18_adj_158), 
    .F1(\display_inst.n4941 ));
  SLICE_144 SLICE_144( .D0(n354), .C0(\row_cnt[9] ), .A0(n18_adj_158), 
    .F0(n379));
  display_inst_pattern_gen_initial_SLICE_146 
    \display_inst.pattern_gen_initial.SLICE_146 ( 
    .D1(\display_inst.column_cnt[3]_2 ), .B1(\column_cnt[4] ), .D0(n94), 
    .C0(n95), .F0(n6270), .F1(n3780));
  SLICE_147 SLICE_147( .D1(n91), .C1(n18_adj_156), .B1(\column_cnt[9] ), 
    .A1(n575), .D0(n568), .C0(n16), .B0(\column_cnt[8] ), .A0(n92), 
    .F0(n18_adj_156), .F1(n371));
  display_inst_pattern_gen_initial_SLICE_148 
    \display_inst.pattern_gen_initial.SLICE_148 ( .D1(n93), .C1(n95), .B1(n92), 
    .A1(n94), .D0(n95), .C0(n94), .A0(n93), .F0(n568), .F1(n575));
  display_inst_pattern_gen_initial_SLICE_150 
    \display_inst.pattern_gen_initial.SLICE_150 ( .D1(\display_inst.valid ), 
    .C1(\display_inst.pattern_gen_initial.rgb_5__N_94[4] ), .D0(n371), 
    .C0(n374), .B0(n377), .A0(n379), 
    .F0(\display_inst.pattern_gen_initial.rgb_5__N_94[4] ), .F1(rgb_c_4));
  display_inst_vga_init_SLICE_153 \display_inst.vga_init.SLICE_153 ( 
    .D0(\row_cnt[0] ), .B0(\row_cnt[1] ), .F0(\display_inst.n4 ));
  display_inst_pattern_gen_initial_SLICE_154 
    \display_inst.pattern_gen_initial.SLICE_154 ( 
    .D1(\display_inst.pattern_gen_initial.n4560 ), 
    .C1(\display_inst.pattern_gen_initial.n4556 ), 
    .B1(\display_inst.pattern_gen_initial.n2452 ), .A1(\display_inst.n4 ), 
    .D0(\display_inst.pattern_gen_initial.n9_adj_146 ), 
    .C0(\display_inst.pattern_gen_initial.n12_adj_143 ), 
    .B0(\display_inst.pattern_gen_initial.n10_adj_144 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_145 ), 
    .F0(\display_inst.pattern_gen_initial.n4556 ), 
    .F1(\display_inst.pattern_gen_initial.n2454 ));
  display_inst_vga_init_SLICE_155 \display_inst.vga_init.SLICE_155 ( 
    .D1(\display_inst.n4 ), .C1(\display_inst.vga_init.n6 ), 
    .B1(\display_inst.n2415 ), .A1(\row_cnt[9] ), .D0(\row_cnt[3] ), 
    .C0(\display_inst.vga_init.n2547 ), .B0(\row_cnt[2] ), 
    .F0(\display_inst.vga_init.n6 ), .F1(\display_inst.vga_init.n3771 ));
  display_inst_pattern_gen_initial_SLICE_156 
    \display_inst.pattern_gen_initial.SLICE_156 ( 
    .D0(\display_inst.pattern_gen_initial.n2494 ), .B0(\row_cnt[4] ), 
    .F0(\display_inst.n2415 ));
  display_inst_vga_init_SLICE_157 \display_inst.vga_init.SLICE_157 ( 
    .D1(\display_inst.vga_init.n5 ), .C1(\display_inst.n3774 ), 
    .B1(\column_cnt[9] ), .A1(\column_cnt[4] ), .D0(\column_cnt[6] ), 
    .C0(\column_cnt[8] ), .B0(\column_cnt[7] ), .A0(\column_cnt[5] ), 
    .F0(\display_inst.n3774 ), .F1(\display_inst.n4950 ));
  display_inst_pattern_gen_initial_SLICE_158 
    \display_inst.pattern_gen_initial.SLICE_158 ( .D1(\column_cnt[9] ), 
    .C1(\display_inst.n51 ), .B1(\display_inst.n3774 ), 
    .A1(\display_inst.n4524 ), .D0(\display_inst.n2504 ), 
    .C0(\display_inst.vga_init.n13 ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[5] ), .F0(\display_inst.n51 ), 
    .F1(\display_inst.pattern_gen_initial.n2452 ));
  display_inst_vga_init_SLICE_159 \display_inst.vga_init.SLICE_159 ( 
    .D1(\display_inst.column_cnt[3]_2 ), .C1(\column_cnt[2] ), 
    .B1(\column_cnt[1] ), .A1(\column_cnt[4] ), .D0(\column_cnt[2] ), 
    .C0(\display_inst.column_cnt[3]_2 ), .B0(\column_cnt[0] ), 
    .A0(\column_cnt[1] ), .F0(\display_inst.vga_init.n5 ), 
    .F1(\display_inst.pattern_gen_initial.n6 ));
  display_inst_vga_init_SLICE_163 \display_inst.vga_init.SLICE_163 ( 
    .D1(\column_cnt[0] ), .C1(\display_inst.vga_init.n3762 ), 
    .B1(\column_cnt[4] ), .A1(\column_cnt[1] ), 
    .D0(\display_inst.column_cnt[3]_2 ), .B0(\column_cnt[2] ), 
    .F0(\display_inst.vga_init.n3762 ), .F1(\display_inst.n4524 ));
  display_inst_vga_init_SLICE_165 \display_inst.vga_init.SLICE_165 ( 
    .D1(\column_cnt[6] ), .C1(\display_inst.vga_init.n12 ), 
    .B1(\column_cnt[9] ), .A1(\column_cnt[5] ), .D0(\column_cnt[4] ), 
    .C0(\column_cnt[7] ), .B0(n3764), .A0(\column_cnt[8] ), 
    .F0(\display_inst.vga_init.n12 ), .F1(\display_inst.vga_init.n2547 ));
  display_inst_pattern_gen_initial_SLICE_168 
    \display_inst.pattern_gen_initial.SLICE_168 ( 
    .D1(\display_inst.pattern_gen_initial.n4955 ), 
    .C1(\display_inst.pattern_gen_initial.n4532 ), .B1(\display_inst.n4941 ), 
    .A1(\display_inst.n4520 ), .D0(\display_inst.pattern_gen_initial.n2454 ), 
    .C0(\display_inst.pattern_gen_initial.n3779 ), .B0(\display_inst.n4950 ), 
    .F0(\display_inst.pattern_gen_initial.n4532 ), 
    .F1(\display_inst.pattern_gen_initial.n5_adj_148 ));
  display_inst_vga_init_SLICE_169 \display_inst.vga_init.SLICE_169 ( 
    .D1(\display_inst.n8 ), .C1(\display_inst.vga_init.n131 ), 
    .B1(\row_cnt[4] ), .A1(\row_cnt[1] ), .D0(\row_cnt[8] ), .C0(\row_cnt[7] ), 
    .B0(\row_cnt[6] ), .A0(\row_cnt[5] ), .F0(\display_inst.vga_init.n131 ), 
    .F1(\display_inst.vga_init.n9 ));
  display_inst_vga_init_SLICE_171 \display_inst.vga_init.SLICE_171 ( 
    .D1(\column_cnt[9] ), .C1(\display_inst.vga_init.n4_adj_152 ), 
    .B1(\column_cnt[8] ), .A1(\column_cnt[7] ), .D0(\column_cnt[6] ), 
    .C0(\column_cnt[5] ), .B0(\column_cnt[4] ), 
    .F0(\display_inst.vga_init.n4_adj_152 ), 
    .F1(\display_inst.vga_init.HSYNC_N_84 ));
  display_inst_vga_init_SLICE_173 \display_inst.vga_init.SLICE_173 ( 
    .D1(\column_cnt[5] ), .C1(\display_inst.n2504 ), .B1(\column_cnt[6] ), 
    .A1(\display_inst.pattern_gen_initial.n6 ), .D0(\column_cnt[9] ), 
    .C0(\column_cnt[8] ), .B0(\column_cnt[7] ), .F0(\display_inst.n2504 ), 
    .F1(\display_inst.pattern_gen_initial.n3779 ));
  display_inst_pattern_gen_initial_SLICE_175 
    \display_inst.pattern_gen_initial.SLICE_175 ( 
    .D1(\display_inst.pattern_gen_initial.n1118[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413 ), 
    .B1(\display_inst.pattern_gen_initial.n4587 ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_112 ), 
    .C0(\display_inst.pattern_gen_initial.n4552 ), 
    .B0(\display_inst.pattern_gen_initial.n58 ), 
    .A0(\display_inst.pattern_gen_initial.n380 ), 
    .F0(\display_inst.pattern_gen_initial.n413 ), 
    .F1(\display_inst.pattern_gen_initial.n452 ));
  display_inst_pattern_gen_initial_SLICE_181 
    \display_inst.pattern_gen_initial.SLICE_181 ( 
    .D1(\display_inst.pattern_gen_initial.n1106[9] ), 
    .C1(\display_inst.pattern_gen_initial.n450 ), 
    .A1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n1118[9] ), 
    .C0(\display_inst.pattern_gen_initial.n1602 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n4587 ), 
    .F0(\display_inst.pattern_gen_initial.n450 ), 
    .F1(\display_inst.pattern_gen_initial.n486 ));
  display_inst_pattern_gen_initial_SLICE_183 
    \display_inst.pattern_gen_initial.SLICE_183 ( 
    .D1(\display_inst.pattern_gen_initial.n59 ), 
    .C1(\display_inst.pattern_gen_initial.n380 ), 
    .B1(\display_inst.pattern_gen_initial.n58 ), 
    .A1(\display_inst.pattern_gen_initial.n5197 ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n1602 ), 
    .F0(\display_inst.pattern_gen_initial.n380 ), 
    .F1(\display_inst.pattern_gen_initial.n14 ));
  display_inst_pattern_gen_initial_SLICE_185 
    \display_inst.pattern_gen_initial.SLICE_185 ( 
    .D1(\display_inst.pattern_gen_initial.n58 ), 
    .C1(\display_inst.pattern_gen_initial.n4552 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n326 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n324 ), 
    .F0(\display_inst.pattern_gen_initial.n4552 ), 
    .F1(\display_inst.pattern_gen_initial.n5201 ));
  display_inst_pattern_gen_initial_SLICE_187 
    \display_inst.pattern_gen_initial.SLICE_187 ( 
    .D1(\display_inst.pattern_gen_initial.n1602 ), 
    .C1(\display_inst.pattern_gen_initial.n369 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n277 ), 
    .B0(\display_inst.pattern_gen_initial.n326 ), 
    .A0(\display_inst.pattern_gen_initial.n324 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ), 
    .F1(\display_inst.pattern_gen_initial.n411_adj_107 ));
  display_inst_pattern_gen_initial_SLICE_189 
    \display_inst.pattern_gen_initial.SLICE_189 ( 
    .D1(\display_inst.pattern_gen_initial.n4587 ), 
    .C1(\display_inst.pattern_gen_initial.n2394 ), 
    .A1(\display_inst.pattern_gen_initial.n1118[5] ), 
    .D0(\display_inst.pattern_gen_initial.n58 ), 
    .C0(\display_inst.pattern_gen_initial.n369 ), 
    .B0(\display_inst.pattern_gen_initial.n1602 ), 
    .F0(\display_inst.pattern_gen_initial.n2394 ), 
    .F1(\display_inst.pattern_gen_initial.n454 ));
  display_inst_pattern_gen_initial_SLICE_191 
    \display_inst.pattern_gen_initial.SLICE_191 ( 
    .D1(\display_inst.pattern_gen_initial.n453_adj_117 ), 
    .C1(\display_inst.pattern_gen_initial.n455_adj_110 ), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .A1(\display_inst.pattern_gen_initial.n454_adj_118 ), 
    .D0(\display_inst.pattern_gen_initial.n47[2] ), 
    .C0(\display_inst.pattern_gen_initial.n4598 ), 
    .A0(\display_inst.pattern_gen_initial.n1285[4] ), 
    .F0(\display_inst.pattern_gen_initial.n455_adj_110 ), 
    .F1(\display_inst.pattern_gen_initial.n3299 ));
  display_inst_pattern_gen_initial_SLICE_193 
    \display_inst.pattern_gen_initial.SLICE_193 ( 
    .D1(\display_inst.pattern_gen_initial.n1297[7] ), 
    .C1(\display_inst.pattern_gen_initial.n452_adj_125 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .D0(\display_inst.pattern_gen_initial.n1297[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_110 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n488_adj_106 ));
  display_inst_pattern_gen_initial_SLICE_195 
    \display_inst.pattern_gen_initial.SLICE_195 ( .D1(\display_inst.n8 ), 
    .C1(\display_inst.pattern_gen_initial.n2494 ), .B1(\row_cnt[9] ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[7] ), .C0(\row_cnt[8] ), .B0(\row_cnt[6] ), 
    .A0(\row_cnt[5] ), .F0(\display_inst.pattern_gen_initial.n2494 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_149 ));
  display_inst_vga_init_SLICE_196 \display_inst.vga_init.SLICE_196 ( 
    .D1(\row_cnt[4] ), .C1(\display_inst.n4520 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.pattern_gen_initial.n2494 ), .D0(\row_cnt[0] ), 
    .C0(\row_cnt[3] ), .B0(\row_cnt[2] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.n4520 ), .F1(\display_inst.vga_init.VSYNC_N_87 ));
  display_inst_pattern_gen_initial_SLICE_197 
    \display_inst.pattern_gen_initial.SLICE_197 ( .D1(\row_cnt[3] ), 
    .B1(\row_cnt[2] ), .C0(\row_cnt[3] ), .A0(\row_cnt[2] ), 
    .F0(\display_inst.pattern_gen_initial.n3120 ), .F1(\display_inst.n8 ));
  display_inst_pattern_gen_initial_SLICE_198 
    \display_inst.pattern_gen_initial.SLICE_198 ( 
    .D1(\display_inst.pattern_gen_initial.n3120 ), 
    .C1(\display_inst.pattern_gen_initial.n4955 ), .B1(\display_inst.n4941 ), 
    .A1(\row_cnt[9] ), .D0(\row_cnt[5] ), .B0(\row_cnt[4] ), 
    .F0(\display_inst.pattern_gen_initial.n4955 ), 
    .F1(\display_inst.pattern_gen_initial.n4957 ));
  display_inst_pattern_gen_initial_SLICE_199 
    \display_inst.pattern_gen_initial.SLICE_199 ( 
    .D1(\display_inst.pattern_gen_initial.n1297[6] ), 
    .C1(\display_inst.pattern_gen_initial.n453_adj_117 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .D0(\display_inst.pattern_gen_initial.n4598 ), 
    .C0(\display_inst.pattern_gen_initial.n5191 ), 
    .B0(\display_inst.pattern_gen_initial.n1285[6] ), 
    .F0(\display_inst.pattern_gen_initial.n453_adj_117 ), 
    .F1(\display_inst.pattern_gen_initial.n489 ));
  display_inst_pattern_gen_initial_SLICE_201 
    \display_inst.pattern_gen_initial.SLICE_201 ( 
    .D0(\display_inst.pattern_gen_initial.n1297[5] ), 
    .C0(\display_inst.pattern_gen_initial.n454_adj_118 ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_111 ), 
    .F0(\display_inst.pattern_gen_initial.n490 ));
  display_inst_pattern_gen_initial_SLICE_202 
    \display_inst.pattern_gen_initial.SLICE_202 ( 
    .D1(\display_inst.pattern_gen_initial.n4598 ), 
    .C1(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .B1(\display_inst.pattern_gen_initial.n47[3] ), 
    .A1(\display_inst.pattern_gen_initial.n1285[5] ), 
    .D0(\display_inst.pattern_gen_initial.n1249 ), 
    .C0(\display_inst.pattern_gen_initial.n225 ), 
    .B0(\display_inst.pattern_gen_initial.n3370 ), 
    .F0(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .F1(\display_inst.pattern_gen_initial.n454_adj_118 ));
  display_inst_pattern_gen_initial_SLICE_205 
    \display_inst.pattern_gen_initial.SLICE_205 ( 
    .D1(\display_inst.pattern_gen_initial.n4598 ), 
    .C1(\display_inst.pattern_gen_initial.n413_adj_108 ), 
    .A1(\display_inst.pattern_gen_initial.n1285[7] ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_132 ), 
    .C0(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .A0(\display_inst.pattern_gen_initial.n1234 ), 
    .F0(\display_inst.pattern_gen_initial.n413_adj_108 ), 
    .F1(\display_inst.pattern_gen_initial.n452_adj_125 ));
  display_inst_pattern_gen_initial_SLICE_206 
    \display_inst.pattern_gen_initial.SLICE_206 ( 
    .D1(\display_inst.pattern_gen_initial.n1234 ), 
    .C1(\display_inst.pattern_gen_initial.n371_adj_132 ), 
    .B1(\display_inst.pattern_gen_initial.n380_adj_113 ), 
    .A1(\display_inst.pattern_gen_initial.n370_adj_150 ), 
    .D0(\display_inst.pattern_gen_initial.n47[4] ), 
    .C0(\display_inst.pattern_gen_initial.n47[5] ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n226 ), 
    .F0(\display_inst.pattern_gen_initial.n371_adj_132 ), 
    .F1(\display_inst.pattern_gen_initial.n412_adj_109 ));
  display_inst_pattern_gen_initial_SLICE_207 
    \display_inst.pattern_gen_initial.SLICE_207 ( 
    .D1(\display_inst.pattern_gen_initial.n491_adj_127 ), 
    .C1(\display_inst.pattern_gen_initial.n3311 ), 
    .B1(\display_inst.pattern_gen_initial.n490_adj_119 ), 
    .A1(\display_inst.pattern_gen_initial.n489_adj_120 ), 
    .D0(\display_inst.pattern_gen_initial.n493 ), 
    .C0(\display_inst.pattern_gen_initial.n461 ), 
    .B0(\display_inst.pattern_gen_initial.n456 ), 
    .A0(\display_inst.pattern_gen_initial.n1106[3] ), 
    .F0(\display_inst.pattern_gen_initial.n3311 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_136 ));
  display_inst_pattern_gen_initial_SLICE_211 
    \display_inst.pattern_gen_initial.SLICE_211 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_151[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491_adj_127 ), 
    .A1(\display_inst.pattern_gen_initial.n497_adj_137 ), 
    .D0(\display_inst.pattern_gen_initial.n1106[4] ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_127 ), 
    .F1(\display_inst.pattern_gen_initial.n5 ));
  display_inst_pattern_gen_initial_SLICE_214 
    \display_inst.pattern_gen_initial.SLICE_214 ( .D0(\column_cnt[1] ), 
    .C0(\display_inst.pattern_gen_initial.n4558 ), .A0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n4560 ));
  display_inst_pattern_gen_initial_SLICE_215 
    \display_inst.pattern_gen_initial.SLICE_215 ( 
    .D1(\display_inst.pattern_gen_initial.n4957 ), 
    .C1(\display_inst.pattern_gen_initial.n2475 ), .B1(\row_cnt[0] ), 
    .A1(\row_cnt[1] ), .D0(\row_cnt[4] ), .C0(\display_inst.n8 ), 
    .B0(\row_cnt[9] ), .A0(\display_inst.pattern_gen_initial.n2494 ), 
    .F0(\display_inst.pattern_gen_initial.n2475 ), 
    .F1(\display_inst.pattern_gen_initial.n4867 ));
  display_inst_pattern_gen_initial_SLICE_217 
    \display_inst.pattern_gen_initial.SLICE_217 ( .D1(\display_inst.valid ), 
    .C1(\display_inst.pattern_gen_initial.n82 ), 
    .A1(\display_inst.pattern_gen_initial.rgb_5__N_94[4] ), 
    .D0(\display_inst.pattern_gen_initial.n5_adj_148 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_149 ), 
    .B0(\display_inst.pattern_gen_initial.n4867 ), 
    .A0(\display_inst.pattern_gen_initial.n2452 ), 
    .F0(\display_inst.pattern_gen_initial.n82 ), .F1(rgb_c_3));
  display_inst_pattern_gen_initial_SLICE_220 
    \display_inst.pattern_gen_initial.SLICE_220 ( 
    .D1(\display_inst.pattern_gen_initial.n225 ), 
    .C1(\display_inst.pattern_gen_initial.n1249 ), 
    .A1(\display_inst.pattern_gen_initial.n3370 ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_150 ), 
    .C0(\display_inst.pattern_gen_initial.n371_adj_132 ), 
    .B0(\display_inst.pattern_gen_initial.n1234 ), 
    .F0(\display_inst.pattern_gen_initial.n1249 ), 
    .F1(\display_inst.pattern_gen_initial.n411 ));
  display_inst_pattern_gen_initial_SLICE_221 
    \display_inst.pattern_gen_initial.SLICE_221 ( 
    .D1(\display_inst.pattern_gen_initial.n225 ), 
    .C1(\display_inst.pattern_gen_initial.n1249 ), 
    .B1(\display_inst.pattern_gen_initial.n47[3] ), 
    .A1(\display_inst.pattern_gen_initial.n3370 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n47[5] ), 
    .B0(\display_inst.pattern_gen_initial.n47[4] ), 
    .A0(\display_inst.pattern_gen_initial.n225 ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_150 ), 
    .F1(\display_inst.pattern_gen_initial.n2382 ));
  display_inst_pattern_gen_initial_SLICE_225 
    \display_inst.pattern_gen_initial.SLICE_225 ( 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n277 ), 
    .B0(\display_inst.pattern_gen_initial.n326 ), 
    .A0(\display_inst.pattern_gen_initial.n324 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ));
  display_inst_vga_init_SLICE_227 \display_inst.vga_init.SLICE_227 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_86 ), .D1(\row_cnt[9] ), 
    .C1(\display_inst.vga_init.n3356 ), .B1(\row_cnt[4] ), 
    .A1(\display_inst.vga_init.n131 ), .D0(\row_cnt[2] ), .C0(\row_cnt[3] ), 
    .B0(\row_cnt[1] ), .LSR(\display_inst.vga_init.VSYNC_N_87 ), 
    .CLK(\display_inst.clk ), .Q1(VSYNC_c), .F0(\display_inst.vga_init.n3356 ), 
    .F1(\display_inst.vga_init.VSYNC_N_86 ));
  NES_inst_SLICE_234 \NES_inst.SLICE_234 ( .D1(delete_me_c_1), 
    .C1(\NES_inst.output[1] ), .B1(\NES_inst.n4959 ), .D0(delete_me_c_0), 
    .C0(\NES_inst.output[0] ), .A0(\NES_inst.n4959 ), .F0(delete_me_c_0), 
    .F1(delete_me_c_1));
  display_inst_vga_init_SLICE_244 \display_inst.vga_init.SLICE_244 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_83 ), .D1(\column_cnt[9] ), 
    .C1(\display_inst.vga_init.n109 ), .B1(\column_cnt[8] ), 
    .A1(\column_cnt[7] ), .D0(\column_cnt[6] ), .C0(\column_cnt[5] ), 
    .B0(\column_cnt[4] ), .LSR(\display_inst.vga_init.HSYNC_N_84 ), 
    .CLK(\display_inst.clk ), .Q1(HSYNC_c), .F0(\display_inst.vga_init.n109 ), 
    .F1(\display_inst.vga_init.HSYNC_N_83 ));
  SLICE_249 SLICE_249( .F0(VCC_net));
  SLICE_251 SLICE_251( .F0(GND_net));
  display_inst_vga_init_SLICE_253 \display_inst.vga_init.SLICE_253 ( 
    .DI1(\display_inst.vga_init.valid_N_78 ), 
    .D1(\display_inst.vga_init.n5488 ), .C1(\display_inst.vga_init.n9 ), 
    .B1(\row_cnt[9] ), .A1(\column_cnt[9] ), .D0(\column_cnt[6] ), 
    .B0(\column_cnt[5] ), .CLK(\display_inst.clk ), .Q1(\display_inst.valid ), 
    .F0(\display_inst.vga_init.n3772 ), 
    .F1(\display_inst.vga_init.valid_N_78 ));
  display_inst_pattern_gen_initial_SLICE_255 
    \display_inst.pattern_gen_initial.SLICE_255 ( .D0(n91), .C0(n92), .B0(n93), 
    .F0(n2339));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_35 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  display_inst_pattern_gen_initial_mult_114 
    \display_inst.pattern_gen_initial.mult_114 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B0(apple_8__N_1), .O4(n91), .O3(n92), .O2(n93), .O1(n94), 
    .O0(n95));
  display_inst_pattern_gen_initial_mult_111 
    \display_inst.pattern_gen_initial.mult_111 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(VCC_net), .B1(VCC_net), .B0(VCC_net), 
    .O6(\display_inst.pattern_gen_initial.n146[8] ), 
    .O5(\display_inst.pattern_gen_initial.n146[7] ), 
    .O4(\display_inst.pattern_gen_initial.n146[6] ), 
    .O3(\display_inst.pattern_gen_initial.n146[5] ), 
    .O2(\display_inst.pattern_gen_initial.n146[4] ), 
    .O1(\display_inst.pattern_gen_initial.n146[3] ), 
    .O0(\display_inst.pattern_gen_initial.n146[2] ));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(GND_net), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(GND_net), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_3), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_4), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(delete_me_c_0), 
    .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(delete_me_c_1), 
    .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(delete_me_c_2), 
    .deleteme2(delete_me[2]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
endmodule

module NES_inst_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module NES_inst_SLICE_1 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_198_277_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_5 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_198_277_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module NES_inst_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_198_277_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_198_277__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_198_277__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_200__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_200__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_200__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_200__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_200__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_200__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_200__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_200__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_15 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_200__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_16 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_199__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_199__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_199__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_199__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_199__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_199__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_199__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_20 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_200_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_200__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_199__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_199__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_22 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_199_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_199__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_23 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_24 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_25 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_26 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_595_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_27 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_167_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_28 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_29 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_686_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_30 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_595_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_31 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_686_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_686_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_686_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_167_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_687_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_687_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_687_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_687_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_596_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_166_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_596_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_596_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_167_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_167_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_59 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_596_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_60 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_166_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_61 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_595_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_63 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_166_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_166_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_65 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_66 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_595_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_67 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \NES_inst.SLICE_67_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \NES_inst.SLICE_67_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_69 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \NES_inst.SLICE_69_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \NES_inst.SLICE_69_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_71 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \NES_inst.SLICE_71_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \NES_inst.SLICE_71_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_73 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 \NES_inst.SLICE_73_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40002 \display_inst/pattern_gen_initial/i974_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \display_inst/pattern_gen_initial/i4327_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \display_inst/pattern_gen_initial/i4328_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40006 \display_inst/pattern_gen_initial/i2_4_lut_adj_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \display_inst/pattern_gen_initial/i2500_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0B07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40008 \display_inst/pattern_gen_initial/i4330_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \display_inst.pattern_gen_initial.i2649_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_81 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \NES_inst/digital_7__I_0_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \NES_inst/digital_7__I_0_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 i4120_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \NES_inst/digital_7__I_0_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 i4499_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \NES_inst/digital_7__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_85 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40015 i4097_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \NES_inst/digital_7__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 LessThan_179_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 LessThan_179_i14_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x30F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 LessThan_179_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 LessThan_179_i18_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x60F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40021 LessThan_176_i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 i4316_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 LessThan_176_i16_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 LessThan_176_i14_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE8D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40025 \display_inst/vga_init/i4326_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \display_inst/vga_init/i1_2_lut_3_lut_adj_30 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_92 ( input D0, C0, B0, A0, output F0 );

  lut40027 \display_inst/vga_init/i4319_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_93 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40028 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_94 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40029 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \display_inst/pattern_gen_initial/i2608_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_95 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \display_inst/pattern_gen_initial/mod_4_i282_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_96 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_97 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \display_inst/pattern_gen_initial/i2647_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \display_inst/pattern_gen_initial/i658_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x6A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_100 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40037 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_101 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40039 \display_inst/pattern_gen_initial/i4_4_lut_adj_9 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40040 \display_inst/pattern_gen_initial/i1_4_lut_adj_8 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_102 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \display_inst/pattern_gen_initial/i2_4_lut_adj_18 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40042 \display_inst/pattern_gen_initial/mod_7_i363_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_103 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40037 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \display_inst/pattern_gen_initial/mod_7_i308_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_104 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40043 \display_inst.pattern_gen_initial.i2561_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40044 \display_inst/pattern_gen_initial/i3_4_lut_adj_10 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_105 ( input D0, C0, B0, A0, 
    output F0 );

  lut40045 \display_inst/pattern_gen_initial/i4_4_lut_adj_12 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_106 ( input D0, C0, B0, A0, 
    output F0 );

  lut40046 \display_inst/pattern_gen_initial/i1_4_lut_adj_16 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_107 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40047 \display_inst/pattern_gen_initial/mod_4_i360_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_108 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40049 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40050 \display_inst/pattern_gen_initial/i4_4_lut_adj_13 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_109 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \display_inst/pattern_gen_initial/i4_4_lut_adj_17 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/pattern_gen_initial/mod_7_i356_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_111 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40047 \display_inst/pattern_gen_initial/mod_7_i362_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_112 ( input D0, C0, B0, A0, 
    output F0 );

  lut40050 \display_inst/pattern_gen_initial/i1_4_lut_adj_20 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_113 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40047 \display_inst/pattern_gen_initial/mod_4_i357_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_114 ( input D0, C0, B0, A0, 
    output F0 );

  lut40050 \display_inst/pattern_gen_initial/i3_4_lut_adj_15 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_115 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40047 \display_inst/pattern_gen_initial/mod_4_i359_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_116 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \display_inst/pattern_gen_initial/i2_4_lut_adj_14 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40054 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_117 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \display_inst/pattern_gen_initial/i3_4_lut_adj_19 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/pattern_gen_initial/mod_7_i357_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_119 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \NES_inst/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \NES_inst/digital_7__I_0_i7_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_121 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \NES_inst/i4495_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \NES_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x0303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_122 ( input D0, C0, B0, A0, output F0 );

  lut40060 \NES_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \NES_inst/i1_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \NES_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_125 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \NES_inst/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \NES_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 LessThan_179_i12_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \display_inst/vga_init/i1_3_lut_4_lut_adj_34 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x5701") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 LessThan_182_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 LessThan_182_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 LessThan_182_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 LessThan_182_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40019 LessThan_182_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 LessThan_182_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40069 LessThan_182_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40070 LessThan_182_i20_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 LessThan_184_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 LessThan_184_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x71F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 LessThan_184_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 LessThan_184_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_141 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 LessThan_184_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 LessThan_184_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \display_inst/vga_init/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 LessThan_184_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40068 LessThan_184_i20_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_146 ( input D1, B1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40075 \display_inst/vga_init/i1_2_lut_adj_33 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \display_inst/pattern_gen_initial/i340_rep_25_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 LessThan_176_i20_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 LessThan_176_i18_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xE8D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_148 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \display_inst/pattern_gen_initial/i354_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40079 \display_inst/pattern_gen_initial/i347_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_150 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40015 \display_inst/pattern_gen_initial/i2482_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \display_inst/pattern_gen_initial/i3_4_lut_adj_5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_153 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40081 \display_inst/vga_init/i240_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_154 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40082 \display_inst/pattern_gen_initial/i1_4_lut_adj_23 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40045 \display_inst/pattern_gen_initial/i7_4_lut_adj_21 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x04CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40083 \display_inst/vga_init/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \display_inst/vga_init/i1_2_lut_3_lut_adj_35 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_156 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40085 \display_inst/pattern_gen_initial/i1_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40086 \display_inst/vga_init/i1_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \display_inst/vga_init/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_158 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40088 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \display_inst/vga_init/i1_3_lut_4_lut_adj_38 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x10F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40090 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_163 ( input D1, C1, B1, A1, D0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40092 \display_inst/vga_init/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40094 \display_inst/vga_init/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \display_inst/vga_init/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_168 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \display_inst/pattern_gen_initial/i1_4_lut_adj_26 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40097 \display_inst/pattern_gen_initial/i3_4_lut_adj_24 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40098 \display_inst/vga_init/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \display_inst.vga_init.i1_2_lut_adj_31 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40100 \display_inst/vga_init/i248_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40101 \display_inst/vga_init/i1_2_lut_3_lut_adj_37 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40102 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40103 \display_inst/vga_init/i1_2_lut_3_lut_adj_39 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_175 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \display_inst/pattern_gen_initial/mod_4_i283_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_181 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \display_inst/pattern_gen_initial/mod_4_i308_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_183 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40107 \display_inst/pattern_gen_initial/i2516_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \display_inst/pattern_gen_initial/i4138_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x4155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_185 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40109 \display_inst/pattern_gen_initial/i4102_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_29 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x5788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_187 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40109 \display_inst/pattern_gen_initial/i4143_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x020A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_189 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40112 \display_inst/pattern_gen_initial/mod_4_i312_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \display_inst/pattern_gen_initial/i1_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_191 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \display_inst/pattern_gen_initial/i2577_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_193 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40037 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_195 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40116 \display_inst/pattern_gen_initial/i2_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40117 \display_inst/pattern_gen_initial/i3_4_lut_adj_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x3230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40118 \display_inst.vga_init.i298_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \display_inst/pattern_gen_initial/i2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_197 ( input D1, B1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40075 \display_inst/pattern_gen_initial/i285_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \display_inst/pattern_gen_initial/i2398_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_198 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40121 \display_inst/pattern_gen_initial/i2_4_lut_adj_22 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40085 \display_inst/pattern_gen_initial/i1_2_lut_adj_7 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_199 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40037 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_201 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40048 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_202 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \display_inst/pattern_gen_initial/mod_7_i312_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \display_inst/pattern_gen_initial/i4140_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_205 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40112 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \display_inst/pattern_gen_initial/mod_7_i283_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_206 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40125 \display_inst/pattern_gen_initial/mod_7_i282_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \display_inst.pattern_gen_initial.i4329_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x38F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_207 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40127 \display_inst/pattern_gen_initial/i1_4_lut_adj_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40128 \display_inst.pattern_gen_initial.i2589_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_211 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40105 \display_inst/pattern_gen_initial/mod_4_i361_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_214 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40129 \display_inst/pattern_gen_initial/i1_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_215 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40130 \display_inst/pattern_gen_initial/i1_4_lut_adj_25 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40131 \display_inst/pattern_gen_initial/i2_3_lut_4_lut_adj_28 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0A6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_217 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \display_inst/pattern_gen_initial/i1_3_lut_adj_27 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \display_inst/pattern_gen_initial/i42_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_220 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40134 \display_inst.pattern_gen_initial.i4141_3_lut_4_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \display_inst/pattern_gen_initial/i673_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_221 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40136 \display_inst.pattern_gen_initial.i1_2_lut_adj_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40137 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x393C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xD500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_225 ( input D0, C0, B0, A0, 
    output F0 );

  lut40138 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xD050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_227 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40139 \display_inst/vga_init/i4507_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \display_inst/vga_init/i2633_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20141 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x0057") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20141 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module NES_inst_SLICE_234 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \NES_inst/digital_7__I_0_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \NES_inst/digital_7__I_0_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_244 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40142 \display_inst/vga_init/i4492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \display_inst/vga_init/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20141 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x13FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( output F0 );
  wire   GNDI;

  lut40144 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( output F0 );
  wire   GNDI;

  lut40145 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_253 ( input DI1, D1, C1, B1, A1, D0, B0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40146 \display_inst/vga_init/i4502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \display_inst/vga_init/i1_2_lut_adj_32 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_255 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40147 \display_inst/pattern_gen_initial/i321_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module display_inst_pattern_gen_initial_mult_114 ( input A3, A1, A0, B0, 
    output O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_114 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(GNDI), .B1(GNDI), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(), .O6(), .O5(), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), 
    .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module display_inst_pattern_gen_initial_mult_111 ( input A3, A1, A0, B2, B1, 
    B0, output O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_111 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
