// Seed: 4113265392
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    output tri1 id_0,
    input  wor  id_1,
    output tri0 _id_2,
    input  wire id_3,
    output tri0 id_4
);
  assign id_2 = id_1;
  tri1  id_6;
  logic id_7;
  ;
  wire [-1 'b0 : id_2] id_8;
  wire id_9;
  logic id_10;
  ;
  int [1 'd0 : 1  ==  -1] id_11;
  assign id_11 = id_8;
  logic id_12 = "";
  wire  id_13;
  parameter id_14 = 1;
  id_15 :
  assert property (@(posedge id_8) id_6)
  else $unsigned(id_2);
  ;
  assign id_11 = -1;
  module_0 modCall_1 ();
  assign id_11 = id_3;
  parameter id_16 = id_14;
  wire id_17;
  assign id_6 = 1;
  localparam id_18 = 1;
endmodule
