Analysis & Synthesis report for Janus
Mon Aug 21 20:52:45 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Aug 21 20:52:45 2006        ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition ;
; Revision Name               ; Janus                                        ;
; Top-level Entity Name       ; Janus                                        ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 1                                            ;
; Total pins                  ; 45                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EPM240T100C5       ;                    ;
; Top-level entity name                                              ; Janus              ; Janus              ;
; Family name                                                        ; MAX II             ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- MAX II                                   ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+
; Janus.v                          ; yes             ; User Verilog HDL File  ; E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Total logic elements                        ; 1          ;
;     -- Combinational with no register       ; 0          ;
;     -- Register only                        ; 0          ;
;     -- Combinational with a register        ; 1          ;
;                                             ;            ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- 2 input functions                    ; 0          ;
;     -- 1 input functions                    ; 1          ;
;     -- 0 input functions                    ; 0          ;
;         -- Combinational cells for routing  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1          ;
;     -- arithmetic mode                      ; 0          ;
;     -- qfbk mode                            ; 0          ;
;     -- register cascade mode                ; 0          ;
;     -- synchronous clear/load mode          ; 0          ;
;     -- asynchronous clear/load mode         ; 0          ;
;                                             ;            ;
; Total registers                             ; 1          ;
; I/O pins                                    ; 45         ;
; Maximum fan-out node                        ; clock_by_2 ;
; Maximum fan-out                             ; 3          ;
; Total fan-out                               ; 19         ;
; Average fan-out                             ; 0.41       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; |Janus                     ; 1 (1)       ; 1            ; 0          ; 45   ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Janus              ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 21 20:52:43 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus
Info: Found 1 design units, including 1 entities, in source file Janus.v
    Info: Found entity 1: Janus
Info: Elaborating entity "Janus" for the top level hierarchy
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus C15~0 that it feeds
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "C15~1"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "CMODE" stuck at GND
    Warning: Pin "EXP1" stuck at GND
    Warning: Pin "EXP2" stuck at GND
    Warning: Pin "EXP3" stuck at GND
    Warning: Pin "EXP4" stuck at GND
    Warning: Pin "HPF" stuck at VCC
    Warning: Pin "nCS" stuck at GND
    Warning: Pin "SMODE1" stuck at VCC
    Warning: Pin "SMODE2" stuck at VCC
    Warning: Pin "ZCAL" stuck at VCC
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "CAL"
    Warning: No output dependent on input pin "FSYNC"
    Warning: No output dependent on input pin "SSCK"
    Warning: No output dependent on input pin "MOSI"
Info: Implemented 46 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 26 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 1 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Processing ended: Mon Aug 21 20:52:45 2006
    Info: Elapsed time: 00:00:03


