{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "SELFPRGEN": {
                    "description": "Self Programming enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 223,
              "children": {
                "fields": {
                  "DWEN": {
                    "description": "Debug Wire enable",
                    "offset": 7,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enable",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watch-dog Timer always on",
                    "offset": 4,
                    "size": 1
                  },
                  "BODLEVEL": {
                    "description": "Brown-out Detector trigger level",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_EESAVE_BODLEVEL"
                  },
                  "RSTDISBL": {
                    "description": "External reset disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 98,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTD2",
                    "offset": 6,
                    "size": 1
                  },
                  "SUT_CKSEL": {
                    "description": "Select Clock Source",
                    "offset": 0,
                    "size": 6,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_SUT_CKSEL"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_14CK_0MS": {
                    "description": "Ext. Clock; Start-up time: 14 CK + 0   ms",
                    "value": 0
                  },
                  "EXTCLK_14CK_4MS1": {
                    "description": "Ext. Clock; Start-up time: 14 CK + 4.1 ms",
                    "value": 16
                  },
                  "EXTCLK_14CK_65MS": {
                    "description": "Ext. Clock; Start-up time: 14 CK + 65  ms",
                    "value": 32
                  },
                  "INTRCOSC_4MHZ_14CK_0MS": {
                    "description": "Int. RC Osc. 4 MHz; Start-up time: 14 CK + 0   ms",
                    "value": 2
                  },
                  "INTRCOSC_4MHZ_14CK_4MS1": {
                    "description": "Int. RC Osc. 4 MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 18
                  },
                  "INTRCOSC_4MHZ_14CK_65MS": {
                    "description": "Int. RC Osc. 4 MHz; Start-up time: 14 CK + 65  ms",
                    "value": 34
                  },
                  "INTRCOSC_8MHZ_14CK_0MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time: 14 CK + 0   ms",
                    "value": 4
                  },
                  "INTRCOSC_8MHZ_14CK_4MS1": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 20
                  },
                  "INTRCOSC_8MHZ_14CK_65MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time: 14 CK + 65  ms",
                    "value": 36
                  },
                  "INTRCOSC_128KHZ_14CK_0MS": {
                    "description": "Int. RC Osc. 128 kHz; Start-up time: 14 CK + 0 ms",
                    "value": 6
                  },
                  "INTRCOSC_128KHZ_14CK_4MS": {
                    "description": "Int. RC Osc. 128 kHz; Start-up time: 14 CK + 4 ms",
                    "value": 22
                  },
                  "INTRCOSC_128KHZ_14CK_64MS": {
                    "description": "Int. RC Osc. 128 kHz; Start-up time: 14 CK + 64 ms",
                    "value": 38
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 41
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 14 CK + 65 ms",
                    "value": 57
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 14 CK + 0 ms",
                    "value": 25
                  },
                  "EXTXOSC_0MHZ9_3MHZ_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 43
                  },
                  "EXTXOSC_0MHZ9_3MHZ_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 14 CK + 65 ms",
                    "value": 59
                  },
                  "EXTXOSC_0MHZ9_3MHZ_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 14 CK + 0 ms",
                    "value": 27
                  },
                  "EXTXOSC_3MHZ_8MHZ_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 45
                  },
                  "EXTXOSC_3MHZ_8MHZ_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 14 CK + 65 ms",
                    "value": 61
                  },
                  "EXTXOSC_3MHZ_8MHZ_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 14 CK + 0 ms",
                    "value": 29
                  },
                  "EXTXOSC_8MHZ_XX_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 14 CK + 4.1 ms",
                    "value": 47
                  },
                  "EXTXOSC_8MHZ_XX_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 14 CK + 65 ms",
                    "value": 63
                  },
                  "EXTXOSC_8MHZ_XX_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 14 CK + 0 ms",
                    "value": 31
                  }
                }
              }
            },
            "ENUM_EESAVE_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "4V3": {
                    "description": "Brown-out detection at VCC=4.3 V",
                    "value": 4
                  },
                  "2V7": {
                    "description": "Brown-out detection at VCC=2.7 V",
                    "value": 5
                  },
                  "1V8": {
                    "description": "Brown-out detection at VCC=1.8 V",
                    "value": 6
                  },
                  "DISABLED": {
                    "description": "Brown-out detection disabled",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Port B Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTD": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTD": {
                    "description": "Data Register, Port D",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRD": {
                    "description": "Data Direction Register, Port D",
                    "offset": 1,
                    "size": 8
                  },
                  "PIND": {
                    "description": "Input Pins, Port D",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTA": {
                    "description": "Port A Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Port A Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Port A Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TC8": {
        "description": "Timer/Counter, 8-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit",
              "children": {
                "registers": {
                  "TIMSK": {
                    "description": "Timer/Counter Interrupt Mask Register",
                    "offset": 9,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0B": {
                          "description": "Timer/Counter0 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR": {
                    "description": "Timer/Counter Interrupt Flag register",
                    "offset": 8,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0B": {
                          "description": "Timer/Counter0 Output Compare Flag 0B",
                          "offset": 2,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer/Counter0 Output Compare Flag 0A",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 12,
                    "size": 8
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 6,
                    "size": 8
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter  Control Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Match Output A Mode",
                          "offset": 6,
                          "size": 2
                        },
                        "COM0B": {
                          "description": "Compare Match Output B Mode",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0",
                    "offset": 2,
                    "size": 8
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter Control Register B",
                    "offset": 3,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare B",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM02": {
                          "offset": 3,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TIMSK": {
                    "description": "Timer/Counter Interrupt Mask Register",
                    "offset": 23,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output CompareA Match Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output CompareB Match Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR": {
                    "description": "Timer/Counter Interrupt Flag register",
                    "offset": 22,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 7,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Output Compare Flag 1A",
                          "offset": 6,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Output Compare Flag 1B",
                          "offset": 5,
                          "size": 1
                        },
                        "ICF1": {
                          "description": "Input Capture Flag 1",
                          "offset": 3,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 13,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode 1A, bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM1B": {
                          "description": "Compare Output Mode 1B, bits",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM1": {
                          "description": "Pulse Width Modulator Select Bits",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 12,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode Bits",
                          "offset": 3,
                          "size": 2
                        },
                        "CS1": {
                          "description": "Clock Select1 bits",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter1 Control Register C",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1  Bytes",
                    "offset": 10,
                    "size": 16
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register  Bytes",
                    "offset": 8,
                    "size": 16
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register  Bytes",
                    "offset": 6,
                    "size": 16
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register  Bytes",
                    "offset": 2,
                    "size": 16
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCR": {
              "description": "Watchdog Timer Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timeout Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timeout Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDCE": {
                    "description": "Watchdog Change Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "USART": {
        "description": "USART",
        "children": {
          "registers": {
            "UDR": {
              "description": "USART I/O Data Register",
              "offset": 10,
              "size": 8
            },
            "UCSRA": {
              "description": "USART Control and Status Register A",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "RXC": {
                    "description": "USART Receive Complete",
                    "offset": 7,
                    "size": 1
                  },
                  "TXC": {
                    "description": "USART Transmitt Complete",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRE": {
                    "description": "USART Data Register Empty",
                    "offset": 5,
                    "size": 1
                  },
                  "FE": {
                    "description": "Framing Error",
                    "offset": 4,
                    "size": 1
                  },
                  "DOR": {
                    "description": "Data overRun",
                    "offset": 3,
                    "size": 1
                  },
                  "UPE": {
                    "description": "USART Parity Error",
                    "offset": 2,
                    "size": 1
                  },
                  "U2X": {
                    "description": "Double the USART Transmission Speed",
                    "offset": 1,
                    "size": 1
                  },
                  "MPCM": {
                    "description": "Multi-processor Communication Mode",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRB": {
              "description": "USART Control and Status Register B",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "RXCIE": {
                    "description": "RX Complete Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TXCIE": {
                    "description": "TX Complete Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "UDRIE": {
                    "description": "USART Data register Empty Interrupt Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RXEN": {
                    "description": "Receiver Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TXEN": {
                    "description": "Transmitter Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "UCSZ2": {
                    "description": "Character Size",
                    "offset": 2,
                    "size": 1
                  },
                  "RXB8": {
                    "description": "Receive Data Bit 8",
                    "offset": 1,
                    "size": 1
                  },
                  "TXB8": {
                    "description": "Transmit Data Bit 8",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UCSRC": {
              "description": "USART Control and Status Register C",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "UMSEL": {
                    "description": "USART Mode Select",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE"
                  },
                  "UPM": {
                    "description": "Parity Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                  },
                  "USBS": {
                    "description": "Stop Bit Select",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                  },
                  "UCSZ": {
                    "description": "Character Size Bits",
                    "offset": 1,
                    "size": 2
                  },
                  "UCPOL": {
                    "description": "Clock Polarity",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UBRRH": {
              "description": "USART Baud Rate Register High Byte",
              "offset": 0,
              "size": 8
            },
            "UBRRL": {
              "description": "USART Baud Rate Register Low Byte",
              "offset": 7,
              "size": 8
            }
          },
          "enums": {
            "COMM_USART_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ASYNCHRONOUS_OPERATION": {
                    "description": "Asynchronous Operation",
                    "value": 0
                  },
                  "SYNCHRONOUS_OPERATION": {
                    "description": "Synchronous Operation",
                    "value": 1
                  },
                  "MASTER_SPI": {
                    "description": "Master SPI",
                    "value": 3
                  }
                }
              }
            },
            "COMM_UPM_PARITY_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Disabled",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "ENABLED_EVEN_PARITY": {
                    "description": "Enabled, Even Parity",
                    "value": 2
                  },
                  "ENABLED_ODD_PARITY": {
                    "description": "Enabled, Odd Parity",
                    "value": 3
                  }
                }
              }
            },
            "COMM_STOP_BIT_SEL": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "1_BIT": {
                    "description": "1-bit",
                    "value": 0
                  },
                  "2_BIT": {
                    "description": "2-bit",
                    "value": 1
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ACSR": {
              "description": "Analog Comparator Control And Status Register",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACBG": {
                    "description": "Analog Comparator Bandgap Select",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            },
            "DIDR": {
              "description": "Digital Input Disable Register 1",
              "offset": 0,
              "size": 8
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Read/Write Access",
              "offset": 2,
              "size": 8
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE"
                  },
                  "EERIE": {
                    "description": "EEProm Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMPE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEPE": {
                    "description": "EEPROM Write Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION": {
                    "description": "Erase and Write in one operation",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase Only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write Only",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "USI": {
        "description": "Universal Serial Interface",
        "children": {
          "registers": {
            "USIDR": {
              "description": "USI Data Register",
              "offset": 2,
              "size": 8
            },
            "USISR": {
              "description": "USI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "USISIF": {
                    "description": "Start Condition Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "USIOIF": {
                    "description": "Counter Overflow Interrupt Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "USIPF": {
                    "description": "Stop Condition Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "USIDC": {
                    "description": "Data Output Collision",
                    "offset": 4,
                    "size": 1
                  },
                  "USICNT": {
                    "description": "USI Counter Value Bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "USICR": {
              "description": "USI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "USISIE": {
                    "description": "Start Condition Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "USIOIE": {
                    "description": "Counter Overflow Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "USIWM": {
                    "description": "USI Wire Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.USI.children.enums.COMM_USI_OP"
                  },
                  "USICS": {
                    "description": "USI Clock Source Select Bits",
                    "offset": 2,
                    "size": 2
                  },
                  "USICLK": {
                    "description": "Clock Strobe",
                    "offset": 1,
                    "size": 1
                  },
                  "USITC": {
                    "description": "Toggle Clock Port Pin",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_USI_OP": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_OPERATION": {
                    "description": "Normal Operation",
                    "value": 0
                  },
                  "THREE_WIRE_MODE": {
                    "description": "Three-Wire Mode",
                    "value": 1
                  },
                  "TWO_WIRE_MODE": {
                    "description": "Two-Wire Mode",
                    "value": 2
                  },
                  "TWO_WIRE_MODE_HELD_LOW": {
                    "description": "Two-Wire Mode Held Low",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "GIMSK": {
              "description": "General Interrupt Mask Register",
              "offset": 55,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request 1 Enable",
                    "offset": 6,
                    "size": 2
                  },
                  "PCIE": {
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "GIFR": {
              "description": "General Interrupt Flag Register",
              "offset": 54,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flags",
                    "offset": 6,
                    "size": 2
                  },
                  "PCIF": {
                    "description": "Pin Change Interrupt Flags",
                    "offset": 3,
                    "size": 3
                  }
                }
              }
            },
            "PCMSK2": {
              "description": "Pin Change Interrupt Mask Register 2",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Interrupt Masks",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Interrupt Mask Register 1",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Interrupt Masks",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Interrupt Mask Register 0",
              "offset": 28,
              "size": 8
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "SREG": {
              "description": "Status Register",
              "offset": 57,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPL": {
              "description": "Stack Pointer Low Byte",
              "offset": 55,
              "size": 8
            },
            "SPMCSR": {
              "description": "Store Program Memory Control and Status register",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "CTPB": {
                    "description": "Clear Temporary Page Buffer",
                    "offset": 4,
                    "size": 1
                  },
                  "RFLB": {
                    "description": "Read Fuse and Lock Bits",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "PUD": {
                    "description": "Pull-up Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "SM_bit0": {
                    "description": "Sleep Mode Select Bits",
                    "offset": 4,
                    "size": 1
                  },
                  "SM_bit1": {
                    "description": "Sleep Mode Select Bits",
                    "offset": 6,
                    "size": 1
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ISC1": {
                    "description": "Interrupt Sense Control 1 bits",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.INTERRUPT_SENSE_CONTROL2"
                  },
                  "ISC0": {
                    "description": "Interrupt Sense Control 0 bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.INTERRUPT_SENSE_CONTROL2"
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status register",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-On Reset Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Register",
              "offset": 43,
              "size": 8,
              "children": {
                "fields": {
                  "OSCCAL": {
                    "description": "Oscillator Calibration ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CLKPR": {
              "description": "Clock Prescale Register",
              "offset": 32,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPCE": {
                    "description": "Clock Prescaler Change Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CLKPS": {
                    "description": "Clock Prescaler Select Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "GTCCR": {
              "description": "General Timer Counter Control Register",
              "offset": 29,
              "size": 8,
              "children": {
                "fields": {
                  "PSR10": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "GPIOR2": {
              "description": "General Purpose I/O Register 2",
              "offset": 15,
              "size": 8
            },
            "GPIOR1": {
              "description": "General Purpose I/O Register 1",
              "offset": 14,
              "size": 8
            },
            "GPIOR0": {
              "description": "General Purpose I/O Register 0",
              "offset": 13,
              "size": 8
            },
            "PRR": {
              "description": "Power reduction register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PRTIM": {
                    "offset": 2,
                    "size": 2
                  },
                  "PRUSI": {
                    "offset": 1,
                    "size": 1
                  },
                  "PRUSART": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BODCR": {
              "description": "BOD control register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "BPDS": {
                    "offset": 1,
                    "size": 1
                  },
                  "BPDSE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LOW_LEVEL_OF_INTX": {
                    "description": "Low Level of INTX",
                    "value": 0
                  },
                  "ANY_LOGICAL_CHANGE_IN_INTX": {
                    "description": "Any Logical Change in INTX",
                    "value": 1
                  },
                  "FALLING_EDGE_OF_INTX": {
                    "description": "Falling Edge of INTX",
                    "value": 2
                  },
                  "RISING_EDGE_OF_INTX": {
                    "description": "Rising Edge of INTX",
                    "value": 3
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 1,
              "children": {
                "enum_fields": {
                  "8_MHz": {
                    "description": "8 MHz",
                    "value": 0
                  },
                  "4_MHz": {
                    "description": "4 MHz",
                    "value": 1
                  }
                }
              }
            },
            "CPU_SLEEP_MODE_2BITS": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "PDOWN2": {
                    "description": "Power Down",
                    "value": 1
                  },
                  "STDBY": {
                    "description": "Standby",
                    "value": 4
                  },
                  "PDOWN": {
                    "description": "Power Down ",
                    "value": 5
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATtiny2313A": {
      "arch": "avr8",
      "properties": {
        "family": "tinyAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Reset, Power-on Reset and Watchdog Reset"
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 2,
            "description": "External Interrupt Request 1"
          },
          "TIMER1_CAPT": {
            "index": 3,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 4,
            "description": "Timer/Counter1 Compare Match A"
          },
          "TIMER1_OVF": {
            "index": 5,
            "description": "Timer/Counter1 Overflow"
          },
          "TIMER0_OVF": {
            "index": 6,
            "description": "Timer/Counter0 Overflow"
          },
          "USART_RX": {
            "index": 7,
            "description": "USART, Rx Complete"
          },
          "USART_UDRE": {
            "index": 8,
            "description": "USART Data Register Empty"
          },
          "USART_TX": {
            "index": 9,
            "description": "USART, Tx Complete"
          },
          "ANA_COMP": {
            "index": 10,
            "description": "Analog Comparator"
          },
          "PCINT_B": {
            "index": 11,
            "description": "Pin Change Interrupt Request B"
          },
          "TIMER1_COMPB": {
            "index": 12
          },
          "TIMER0_COMPA": {
            "index": 13
          },
          "TIMER0_COMPB": {
            "index": 14
          },
          "USI_START": {
            "index": 15,
            "description": "USI Start Condition"
          },
          "USI_OVERFLOW": {
            "index": 16,
            "description": "USI Overflow"
          },
          "EEPROM_Ready": {
            "index": 17
          },
          "WDT_OVERFLOW": {
            "index": 18,
            "description": "Watchdog Timer Overflow"
          },
          "PCINT_A": {
            "index": 19,
            "description": "Pin Change Interrupt Request A"
          },
          "PCINT_D": {
            "index": 20,
            "description": "Pin Change Interrupt Request D"
          }
        },
        "peripheral_instances": {
          "PORTB": {
            "description": "I/O Port",
            "offset": 54,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "PORTD": {
            "description": "I/O Port",
            "offset": 48,
            "type": "types.peripherals.PORT.children.register_groups.PORTD"
          },
          "PORTA": {
            "description": "I/O Port",
            "offset": 57,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit",
            "offset": 80,
            "type": "types.peripherals.TC8.children.register_groups.TC0"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 66,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 65,
            "type": "types.peripherals.WDT"
          },
          "USART": {
            "description": "USART",
            "offset": 34,
            "type": "types.peripherals.USART"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 33,
            "type": "types.peripherals.AC"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 60,
            "type": "types.peripherals.EEPROM"
          },
          "USI": {
            "description": "Universal Serial Interface",
            "offset": 45,
            "type": "types.peripherals.USI"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 36,
            "type": "types.peripherals.EXINT"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 38,
            "type": "types.peripherals.CPU"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}