  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Project/FIR_v2/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.38 seconds; current allocated memory: 273.082 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (C:/AMD/Vitis/2024.2/common/technology/autopilot\ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.089 seconds; current allocated memory: 275.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,549 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,113 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,950 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,951 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,735 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (FIR_HLS.cpp:13:19) in function 'FIR_HLS' completely with a factor of 392 (FIR_HLS.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.277 seconds; current allocated memory: 277.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 277.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 284.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 287.336 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_HLS' (FIR_HLS.cpp:6:45)...199 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 310.660 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.231 seconds; current allocated memory: 341.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_HLS'.
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_s', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_1', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_2', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_3', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_129', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_192', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_224', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_240', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_248', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_252', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_254', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_255', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'FIR_HLS': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'FIR_HLS'.
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_s', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_1', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_2', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_3', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_129', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_192', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_224', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_240', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_248', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_252', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_254', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FIR_HLS' (function 'FIR_HLS'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_255', FIR_HLS.cpp:14) and 'memshiftread' operation 16 bit ('p_0776_0_0_0', FIR_HLS.cpp:11).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'FIR_HLS': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.28 seconds; current allocated memory: 351.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 353.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_12ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_7ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_17s_8s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_18s_5ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_18s_6ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16s_16s_13ns_18s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_30s_30_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_30s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_5ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_25s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_19s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_25s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_18s_6ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_7ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_8ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_18s_6ns_26ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_19s_16s_5ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_19s_16s_6ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_4ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_4ns_23s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_19s_16s_5ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_6ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_7ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.451 seconds; current allocated memory: 373.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 8.001 seconds; current allocated memory: 405.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 411.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
INFO: [HLS 200-789] **** Estimated Fmax: 151.22 MHz
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 6 seconds. Total elapsed time: 56.262 seconds; peak allocated memory: 411.324 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 3s
