{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635054170198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635054170198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:42:50 2021 " "Processing started: Sun Oct 24 13:42:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635054170198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635054170198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_top_1 -c clock_top_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_top_1 -c clock_top_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635054170198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1635054170406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_top_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_top_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_top_1-cml " "Found design unit 1: clock_top_1-cml" {  } { { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170786 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_top_1 " "Found entity 1: clock_top_1" {  } { { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635054170786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_top_1 " "Elaborating entity \"clock_top_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635054170812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diver.vhd 2 1 " "Using design file diver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diver-a " "Found design unit 1: diver-a" {  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170839 ""} { "Info" "ISGN_ENTITY_NAME" "1 diver " "Found entity 1: diver" {  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diver diver:U1 " "Elaborating entity \"diver\" for hierarchy \"diver:U1\"" {  } { { "clock_top_1.vhd" "U1" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count_sec.vhd 2 1 " "Using design file count_sec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_sec-a " "Found design unit 1: count_sec-a" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170849 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_sec " "Found entity 1: count_sec" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_sec count_sec:U2 " "Elaborating entity \"count_sec\" for hierarchy \"count_sec:U2\"" {  } { { "clock_top_1.vhd" "U2" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_sec.vhd(27) " "VHDL Process Statement warning at count_sec.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635054170851 "|clock_top_1|count_sec:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "count_min.vhd 2 1 " "Using design file count_min.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_min-a " "Found design unit 1: count_min-a" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170859 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_min " "Found entity 1: count_min" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_min count_min:U3 " "Elaborating entity \"count_min\" for hierarchy \"count_min:U3\"" {  } { { "clock_top_1.vhd" "U3" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_min.vhd(27) " "VHDL Process Statement warning at count_min.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635054170862 "|clock_top_1|count_min:U3"}
{ "Warning" "WSGN_SEARCH_FILE" "count_hour.vhd 2 1 " "Using design file count_hour.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_hour-a " "Found design unit 1: count_hour-a" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170872 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_hour " "Found entity 1: count_hour" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_hour count_hour:U4 " "Elaborating entity \"count_hour\" for hierarchy \"count_hour:U4\"" {  } { { "clock_top_1.vhd" "U4" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_hour.vhd(27) " "VHDL Process Statement warning at count_hour.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635054170875 "|clock_top_1|count_hour:U4"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21a.vhd 2 1 " "Using design file mux21a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21a-one " "Found design unit 1: mux21a-one" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170886 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21a " "Found entity 1: mux21a" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21a mux21a:U5 " "Elaborating entity \"mux21a\" for hierarchy \"mux21a:U5\"" {  } { { "clock_top_1.vhd" "U5" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baoshi.vhd 2 1 " "Using design file baoshi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baoshi-cml " "Found design unit 1: baoshi-cml" {  } { { "baoshi.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/baoshi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170898 ""} { "Info" "ISGN_ENTITY_NAME" "1 baoshi " "Found entity 1: baoshi" {  } { { "baoshi.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/baoshi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshi baoshi:U7 " "Elaborating entity \"baoshi\" for hierarchy \"baoshi:U7\"" {  } { { "clock_top_1.vhd" "U7" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-a " "Found design unit 1: switch-a" {  } { { "switch.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/switch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170908 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/switch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:U8 " "Elaborating entity \"switch\" for hierarchy \"switch:U8\"" {  } { { "clock_top_1.vhd" "U8" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mmux21a.vhd 2 1 " "Using design file mmux21a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmux21a-one " "Found design unit 1: mmux21a-one" {  } { { "mmux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mmux21a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170921 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmux21a " "Found entity 1: mmux21a" {  } { { "mmux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mmux21a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmux21a mmux21a:U11 " "Elaborating entity \"mmux21a\" for hierarchy \"mmux21a:U11\"" {  } { { "clock_top_1.vhd" "U11" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarm.vhd 2 1 " "Using design file alarm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-a " "Found design unit 1: alarm-a" {  } { { "alarm.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/alarm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170936 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/alarm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:U20 " "Elaborating entity \"alarm\" for hierarchy \"alarm:U20\"" {  } { { "clock_top_1.vhd" "U20" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.vhd 2 1 " "Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-bhv " "Found design unit 1: trigger-bhv" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170945 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635054170945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635054170945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:U21 " "Elaborating entity \"trigger\" for hierarchy \"trigger:U21\"" {  } { { "clock_top_1.vhd" "U21" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635054170946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp trigger.vhd(23) " "VHDL Process Statement warning at trigger.vhd(23): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635054170946 "|clock_top_1|trigger:U21"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux21a:U6\|y " "Found clock multiplexer mux21a:U6\|y" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1635054171015 "|clock_top_1|mux21a:U6|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux21a:U5\|y " "Found clock multiplexer mux21a:U5\|y" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1635054171015 "|clock_top_1|mux21a:U5|y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1635054171015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635054171594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635054171594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635054171738 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635054171738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1635054171738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635054171738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635054171752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:42:51 2021 " "Processing ended: Sun Oct 24 13:42:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635054171752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635054171752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635054171752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635054171752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635054172803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635054172804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:42:52 2021 " "Processing started: Sun Oct 24 13:42:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635054172804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635054172804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635054172804 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635054172858 ""}
{ "Info" "0" "" "Project  = clock_top_1" {  } {  } 0 0 "Project  = clock_top_1" 0 0 "Fitter" 0 0 1635054172859 ""}
{ "Info" "0" "" "Revision = clock_top_1" {  } {  } 0 0 "Revision = clock_top_1" 0 0 "Fitter" 0 0 1635054172859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1635054172945 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "clock_top_1 EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design clock_top_1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1635054173024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635054173200 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1635054173451 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635054173451 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635054173466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635054173466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635054173466 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635054173466 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec0\[0\] " "Pin sec0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec0[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec0\[1\] " "Pin sec0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec0[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec0\[2\] " "Pin sec0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec0[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec0\[3\] " "Pin sec0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec0[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec1\[0\] " "Pin sec1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec1[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec1\[1\] " "Pin sec1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec1[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec1\[2\] " "Pin sec1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec1[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec1\[3\] " "Pin sec1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sec1[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[0\] " "Pin min0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min0[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[1\] " "Pin min0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min0[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[2\] " "Pin min0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min0[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min0\[3\] " "Pin min0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min0[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[0\] " "Pin min1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min1[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[1\] " "Pin min1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min1[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[2\] " "Pin min1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min1[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min1\[3\] " "Pin min1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { min1[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour0\[0\] " "Pin hour0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour0[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour0\[1\] " "Pin hour0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour0[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour0\[2\] " "Pin hour0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour0[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour0\[3\] " "Pin hour0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour0[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour1\[0\] " "Pin hour1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour1[0] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour1\[1\] " "Pin hour1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour1[1] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour1\[2\] " "Pin hour1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour1[2] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour1\[3\] " "Pin hour1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hour1[3] } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "speak " "Pin speak not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { speak } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speak } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_sec " "Pin key_sec not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_sec } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_sec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_shift " "Pin key_shift not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_shift } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_shift } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 8 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_min " "Pin key_min not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_min } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_hour " "Pin key_hour not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key_hour } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_hour } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635054173553 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1635054173553 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_top_1.sdc " "Synopsys Design Constraints File file not found: 'clock_top_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635054173687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1635054173688 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1635054173700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635054173717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "trigger:U21\|temp " "Destination node trigger:U21\|temp" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trigger:U21|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635054173717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635054173717 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 8 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635054173717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "diver:U1\|m_clk1  " "Automatically promoted node diver:U1\|m_clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635054173718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21a:U5\|y " "Destination node mux21a:U5\|y" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 6 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux21a:U5|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635054173718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux21a:U6\|y " "Destination node mux21a:U6\|y" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 6 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux21a:U6|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635054173718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diver:U1\|m_clk1~0 " "Destination node diver:U1\|m_clk1~0" {  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 28 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { diver:U1|m_clk1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635054173718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635054173718 ""}  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 28 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { diver:U1|m_clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635054173718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux21a:U6\|y  " "Automatically promoted node mux21a:U6\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635054173718 ""}  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 6 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux21a:U6|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635054173718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635054173778 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635054173778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635054173779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635054173779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635054173780 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1635054173781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1635054173781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635054173781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635054173781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1635054173782 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635054173782 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 4 25 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 4 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1635054173784 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1635054173784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1635054173784 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635054173784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635054173784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635054173784 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635054173784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1635054173784 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1635054173784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635054173796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635054174094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635054174172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635054174181 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635054174590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635054174590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635054174639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1635054175039 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635054175039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635054175269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1635054175270 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635054175270 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1635054175277 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635054175280 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec0\[0\] 0 " "Pin \"sec0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec0\[1\] 0 " "Pin \"sec0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec0\[2\] 0 " "Pin \"sec0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec0\[3\] 0 " "Pin \"sec0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec1\[0\] 0 " "Pin \"sec1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec1\[1\] 0 " "Pin \"sec1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec1\[2\] 0 " "Pin \"sec1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sec1\[3\] 0 " "Pin \"sec1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min0\[0\] 0 " "Pin \"min0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min0\[1\] 0 " "Pin \"min0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min0\[2\] 0 " "Pin \"min0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min0\[3\] 0 " "Pin \"min0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min1\[0\] 0 " "Pin \"min1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min1\[1\] 0 " "Pin \"min1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min1\[2\] 0 " "Pin \"min1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "min1\[3\] 0 " "Pin \"min1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour0\[0\] 0 " "Pin \"hour0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour0\[1\] 0 " "Pin \"hour0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour0\[2\] 0 " "Pin \"hour0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour0\[3\] 0 " "Pin \"hour0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour1\[0\] 0 " "Pin \"hour1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour1\[1\] 0 " "Pin \"hour1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour1\[2\] 0 " "Pin \"hour1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hour1\[3\] 0 " "Pin \"hour1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "speak 0 " "Pin \"speak\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635054175284 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1635054175284 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635054175316 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635054175330 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635054175375 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635054175487 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1635054175510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/output_files/clock_top_1.fit.smsg " "Generated suppressed messages file E:/2019-2023_GDUT/2021bVHDL/clock_top_3/output_files/clock_top_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635054175560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5238 " "Peak virtual memory: 5238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635054175656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:42:55 2021 " "Processing ended: Sun Oct 24 13:42:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635054175656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635054175656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635054175656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635054175656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635054176682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635054176682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:42:56 2021 " "Processing started: Sun Oct 24 13:42:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635054176682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1635054176682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1635054176682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1635054177045 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1635054177059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635054177293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:42:57 2021 " "Processing ended: Sun Oct 24 13:42:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635054177293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635054177293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635054177293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1635054177293 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1635054177985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1635054178420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:42:58 2021 " "Processing started: Sun Oct 24 13:42:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635054178420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635054178420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock_top_1 -c clock_top_1 " "Command: quartus_sta clock_top_1 -c clock_top_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635054178420 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1635054178472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1635054178561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_top_1.sdc " "Synopsys Design Constraints File file not found: 'clock_top_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1635054178643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1635054178643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name diver:U1\|m_clk1 diver:U1\|m_clk1 " "create_clock -period 1.000 -name diver:U1\|m_clk1 diver:U1\|m_clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name diver:U1\|m_clk0 diver:U1\|m_clk0 " "create_clock -period 1.000 -name diver:U1\|m_clk0 diver:U1\|m_clk0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178644 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178644 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1635054178647 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1635054178652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1635054178660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.398 " "Worst-case setup slack is -1.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398       -28.479 diver:U1\|m_clk1  " "   -1.398       -28.479 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197        -5.094 diver:U1\|m_clk0  " "   -1.197        -5.094 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035        -0.035 clk  " "   -0.035        -0.035 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.213 " "Worst-case hold slack is -2.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.213        -4.411 clk  " "   -2.213        -4.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711        -5.145 diver:U1\|m_clk1  " "   -0.711        -5.145 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 diver:U1\|m_clk0  " "    0.391         0.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.012 " "Worst-case recovery slack is -3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012       -22.736 diver:U1\|m_clk0  " "   -3.012       -22.736 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.510 " "Worst-case removal slack is 3.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.510         0.000 diver:U1\|m_clk0  " "    3.510         0.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 clk  " "   -1.380        -6.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 diver:U1\|m_clk1  " "   -0.500       -40.000 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 diver:U1\|m_clk0  " "   -0.500        -8.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178672 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1635054178744 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1635054178745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1635054178759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.181 " "Worst-case setup slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -1.720 diver:U1\|m_clk1  " "   -0.181        -1.720 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.231 diver:U1\|m_clk0  " "   -0.077        -0.231 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516         0.000 clk  " "    0.516         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.351 " "Worst-case hold slack is -1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351        -2.687 clk  " "   -1.351        -2.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230        -0.411 diver:U1\|m_clk1  " "   -0.230        -0.411 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 diver:U1\|m_clk0  " "    0.215         0.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.348 " "Worst-case recovery slack is -1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348       -10.219 diver:U1\|m_clk0  " "   -1.348       -10.219 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.115 " "Worst-case removal slack is 2.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.115         0.000 diver:U1\|m_clk0  " "    2.115         0.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 clk  " "   -1.380        -6.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 diver:U1\|m_clk1  " "   -0.500       -40.000 diver:U1\|m_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 diver:U1\|m_clk0  " "   -0.500        -8.000 diver:U1\|m_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635054178779 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1635054178858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1635054178882 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1635054178882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635054178932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:42:58 2021 " "Processing ended: Sun Oct 24 13:42:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635054178932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635054178932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635054178932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635054178932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635054179853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635054179854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 13:42:59 2021 " "Processing started: Sun Oct 24 13:42:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635054179854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635054179854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock_top_1 -c clock_top_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635054179854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_top_1.vo E:/2019-2023_GDUT/2021bVHDL/clock_top_3/simulation/modelsim/ simulation " "Generated file clock_top_1.vo in folder \"E:/2019-2023_GDUT/2021bVHDL/clock_top_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1635054180149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635054180172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 13:43:00 2021 " "Processing ended: Sun Oct 24 13:43:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635054180172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635054180172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635054180172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635054180172 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635054180754 ""}
