Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jan 25 15:25:27 2026

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   INSTANCE_REGFILE/Mram_x11_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x12_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x13_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x14_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x15_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x2_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x3_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x4_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x5_RAMD_D1_O
   INSTANCE_REGFILE/Mram_x6_RAMD_D1_O


