// This is a code snippet in VERILOG language
// It is a calculator module that performs arithmetic operations on two inputs

module calculator (
    input [7:0] operand1, // first input operand
    input [7:0] operand2, // second input operand
    input op, // operation selection (0 for addition, 1 for subtraction, 2 for multiplication)
    output [7:0] result // output of the operation
);

    reg [8:0] temp; // temporary variable for storing the result

    always @(*) begin
        case(op) // case statement for different operations
            0: temp = operand1 + operand2; // addition operation
            1: temp = operand1 - operand2; // subtraction operation
            2: temp = operand1 * operand2; // multiplication operation
            default: temp = 8'b0; // default case for invalid operation
        endcase
    end

    assign result = temp[7:0]; // assigning result to the lower 8 bits of temp

endmodule