# Note
Create a BRAM block from the IP Core generator and change you bram name in UART_Rx file.

The designed bram block properties are:
* Simple Dual Port
* Width : 8bit
* Depth: 784
* No Common Clock
