// Seed: 3096600118
module module_0 (
    input wire id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    output id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    input logic id_13,
    output logic id_14
);
  logic id_15;
  assign id_4 = id_1 - id_1;
  type_30(
      id_11, 1, 1
  );
  logic id_16;
  logic id_17;
  logic id_18;
  logic id_19;
  always @(id_10 or posedge id_17) id_6.id_0[1][1] <= id_12[(1)];
endmodule
