// Seed: 1627565771
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
);
  logic id_5 = 1;
  assign id_5 = 1;
  initial {1'h0, 1, 1} = 1;
  logic id_6;
  logic id_7 = ~id_4;
endmodule
