!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
.DEFAULT_GOAL	Makefile	/^.DEFAULT_GOAL = all$/;"	m
ACTION_DEBUG_EXCEPTION	repo/riscv/triggers.h	/^  ACTION_DEBUG_EXCEPTION = MCONTROL_ACTION_DEBUG_EXCEPTION,$/;"	e	enum:triggers::__anon87
ACTION_DEBUG_MODE	repo/riscv/triggers.h	/^  ACTION_DEBUG_MODE = MCONTROL_ACTION_DEBUG_MODE,$/;"	e	enum:triggers::__anon87
ACTION_MAXVAL	repo/riscv/triggers.h	/^  ACTION_MAXVAL = MCONTROL_ACTION_TRACE_EMIT$/;"	e	enum:triggers::__anon87
ACTION_TRACE_EMIT	repo/riscv/triggers.h	/^  ACTION_TRACE_EMIT = MCONTROL_ACTION_TRACE_EMIT,$/;"	e	enum:triggers::__anon87
ACTION_TRACE_START	repo/riscv/triggers.h	/^  ACTION_TRACE_START = MCONTROL_ACTION_TRACE_START,$/;"	e	enum:triggers::__anon87
ACTION_TRACE_STOP	repo/riscv/triggers.h	/^  ACTION_TRACE_STOP = MCONTROL_ACTION_TRACE_STOP,$/;"	e	enum:triggers::__anon87
AC_ACCESS_MEMORY_AAMPOSTINCREMENT	repo/riscv/debug_defines.h	2933;"	d
AC_ACCESS_MEMORY_AAMPOSTINCREMENT_LENGTH	repo/riscv/debug_defines.h	2932;"	d
AC_ACCESS_MEMORY_AAMPOSTINCREMENT_OFFSET	repo/riscv/debug_defines.h	2931;"	d
AC_ACCESS_MEMORY_AAMSIZE	repo/riscv/debug_defines.h	2902;"	d
AC_ACCESS_MEMORY_AAMSIZE_128BIT	repo/riscv/debug_defines.h	2922;"	d
AC_ACCESS_MEMORY_AAMSIZE_16BIT	repo/riscv/debug_defines.h	2910;"	d
AC_ACCESS_MEMORY_AAMSIZE_32BIT	repo/riscv/debug_defines.h	2914;"	d
AC_ACCESS_MEMORY_AAMSIZE_64BIT	repo/riscv/debug_defines.h	2918;"	d
AC_ACCESS_MEMORY_AAMSIZE_8BIT	repo/riscv/debug_defines.h	2906;"	d
AC_ACCESS_MEMORY_AAMSIZE_LENGTH	repo/riscv/debug_defines.h	2901;"	d
AC_ACCESS_MEMORY_AAMSIZE_OFFSET	repo/riscv/debug_defines.h	2900;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL	repo/riscv/debug_defines.h	2885;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_LENGTH	repo/riscv/debug_defines.h	2884;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_OFFSET	repo/riscv/debug_defines.h	2883;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_PHYSICAL	repo/riscv/debug_defines.h	2889;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_VIRTUAL	repo/riscv/debug_defines.h	2894;"	d
AC_ACCESS_MEMORY_CMDTYPE	repo/riscv/debug_defines.h	2877;"	d
AC_ACCESS_MEMORY_CMDTYPE_LENGTH	repo/riscv/debug_defines.h	2876;"	d
AC_ACCESS_MEMORY_CMDTYPE_OFFSET	repo/riscv/debug_defines.h	2875;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC	repo/riscv/debug_defines.h	2953;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC_LENGTH	repo/riscv/debug_defines.h	2952;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC_OFFSET	repo/riscv/debug_defines.h	2951;"	d
AC_ACCESS_MEMORY_WRITE	repo/riscv/debug_defines.h	2936;"	d
AC_ACCESS_MEMORY_WRITE_ARG0	repo/riscv/debug_defines.h	2942;"	d
AC_ACCESS_MEMORY_WRITE_LENGTH	repo/riscv/debug_defines.h	2935;"	d
AC_ACCESS_MEMORY_WRITE_MEMORY	repo/riscv/debug_defines.h	2947;"	d
AC_ACCESS_MEMORY_WRITE_OFFSET	repo/riscv/debug_defines.h	2934;"	d
AC_ACCESS_REGISTER	repo/fesvr/debug_defines.h	1346;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT	repo/riscv/debug_defines.h	2799;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_DISABLED	repo/riscv/debug_defines.h	2803;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_ENABLED	repo/riscv/debug_defines.h	2811;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_LENGTH	repo/riscv/debug_defines.h	2798;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_OFFSET	repo/riscv/debug_defines.h	2797;"	d
AC_ACCESS_REGISTER_AARSIZE	repo/riscv/debug_defines.h	2774;"	d
AC_ACCESS_REGISTER_AARSIZE_128BIT	repo/riscv/debug_defines.h	2786;"	d
AC_ACCESS_REGISTER_AARSIZE_32BIT	repo/riscv/debug_defines.h	2778;"	d
AC_ACCESS_REGISTER_AARSIZE_64BIT	repo/riscv/debug_defines.h	2782;"	d
AC_ACCESS_REGISTER_AARSIZE_LENGTH	repo/riscv/debug_defines.h	2773;"	d
AC_ACCESS_REGISTER_AARSIZE_OFFSET	repo/riscv/debug_defines.h	2772;"	d
AC_ACCESS_REGISTER_CMDTYPE	repo/fesvr/debug_defines.h	1352;"	d
AC_ACCESS_REGISTER_CMDTYPE	repo/riscv/debug_defines.h	2771;"	d
AC_ACCESS_REGISTER_CMDTYPE_LENGTH	repo/fesvr/debug_defines.h	1351;"	d
AC_ACCESS_REGISTER_CMDTYPE_LENGTH	repo/riscv/debug_defines.h	2770;"	d
AC_ACCESS_REGISTER_CMDTYPE_OFFSET	repo/fesvr/debug_defines.h	1350;"	d
AC_ACCESS_REGISTER_CMDTYPE_OFFSET	repo/riscv/debug_defines.h	2769;"	d
AC_ACCESS_REGISTER_POSTEXEC	repo/fesvr/debug_defines.h	1373;"	d
AC_ACCESS_REGISTER_POSTEXEC	repo/riscv/debug_defines.h	2814;"	d
AC_ACCESS_REGISTER_POSTEXEC_DISABLED	repo/riscv/debug_defines.h	2819;"	d
AC_ACCESS_REGISTER_POSTEXEC_ENABLED	repo/riscv/debug_defines.h	2825;"	d
AC_ACCESS_REGISTER_POSTEXEC_LENGTH	repo/fesvr/debug_defines.h	1372;"	d
AC_ACCESS_REGISTER_POSTEXEC_LENGTH	repo/riscv/debug_defines.h	2813;"	d
AC_ACCESS_REGISTER_POSTEXEC_OFFSET	repo/fesvr/debug_defines.h	1371;"	d
AC_ACCESS_REGISTER_POSTEXEC_OFFSET	repo/riscv/debug_defines.h	2812;"	d
AC_ACCESS_REGISTER_REGNO	repo/fesvr/debug_defines.h	1401;"	d
AC_ACCESS_REGISTER_REGNO	repo/riscv/debug_defines.h	2865;"	d
AC_ACCESS_REGISTER_REGNO_LENGTH	repo/fesvr/debug_defines.h	1400;"	d
AC_ACCESS_REGISTER_REGNO_LENGTH	repo/riscv/debug_defines.h	2864;"	d
AC_ACCESS_REGISTER_REGNO_OFFSET	repo/fesvr/debug_defines.h	1399;"	d
AC_ACCESS_REGISTER_REGNO_OFFSET	repo/riscv/debug_defines.h	2863;"	d
AC_ACCESS_REGISTER_SIZE	repo/fesvr/debug_defines.h	1366;"	d
AC_ACCESS_REGISTER_SIZE_LENGTH	repo/fesvr/debug_defines.h	1365;"	d
AC_ACCESS_REGISTER_SIZE_OFFSET	repo/fesvr/debug_defines.h	1364;"	d
AC_ACCESS_REGISTER_TRANSFER	repo/fesvr/debug_defines.h	1381;"	d
AC_ACCESS_REGISTER_TRANSFER	repo/riscv/debug_defines.h	2828;"	d
AC_ACCESS_REGISTER_TRANSFER_DISABLED	repo/riscv/debug_defines.h	2832;"	d
AC_ACCESS_REGISTER_TRANSFER_ENABLED	repo/riscv/debug_defines.h	2836;"	d
AC_ACCESS_REGISTER_TRANSFER_LENGTH	repo/fesvr/debug_defines.h	1380;"	d
AC_ACCESS_REGISTER_TRANSFER_LENGTH	repo/riscv/debug_defines.h	2827;"	d
AC_ACCESS_REGISTER_TRANSFER_OFFSET	repo/fesvr/debug_defines.h	1379;"	d
AC_ACCESS_REGISTER_TRANSFER_OFFSET	repo/riscv/debug_defines.h	2826;"	d
AC_ACCESS_REGISTER_WRITE	repo/fesvr/debug_defines.h	1392;"	d
AC_ACCESS_REGISTER_WRITE	repo/riscv/debug_defines.h	2846;"	d
AC_ACCESS_REGISTER_WRITE_ARG0	repo/riscv/debug_defines.h	2851;"	d
AC_ACCESS_REGISTER_WRITE_LENGTH	repo/fesvr/debug_defines.h	1391;"	d
AC_ACCESS_REGISTER_WRITE_LENGTH	repo/riscv/debug_defines.h	2845;"	d
AC_ACCESS_REGISTER_WRITE_OFFSET	repo/fesvr/debug_defines.h	1390;"	d
AC_ACCESS_REGISTER_WRITE_OFFSET	repo/riscv/debug_defines.h	2844;"	d
AC_ACCESS_REGISTER_WRITE_REGISTER	repo/riscv/debug_defines.h	2856;"	d
AC_AR_REGNO	repo/fesvr/dtm.cc	39;"	d	file:
AC_AR_SIZE	repo/fesvr/dtm.cc	40;"	d	file:
AC_QUICK_ACCESS	repo/fesvr/debug_defines.h	1402;"	d
AC_QUICK_ACCESS_CMDTYPE	repo/fesvr/debug_defines.h	1408;"	d
AC_QUICK_ACCESS_CMDTYPE	repo/riscv/debug_defines.h	2871;"	d
AC_QUICK_ACCESS_CMDTYPE_LENGTH	repo/fesvr/debug_defines.h	1407;"	d
AC_QUICK_ACCESS_CMDTYPE_LENGTH	repo/riscv/debug_defines.h	2870;"	d
AC_QUICK_ACCESS_CMDTYPE_OFFSET	repo/fesvr/debug_defines.h	1406;"	d
AC_QUICK_ACCESS_CMDTYPE_OFFSET	repo/riscv/debug_defines.h	2869;"	d
ADDI	repo/fesvr/dtm.cc	31;"	d	file:
AES_DEC_SBOX	repo/riscv/insns/aes_common.h	/^static uint8_t UNUSED AES_DEC_SBOX[] = {$/;"	v
AES_ENC_SBOX	repo/riscv/insns/aes_common.h	/^static uint8_t UNUSED AES_ENC_SBOX[]= {$/;"	v
AES_GFMUL	repo/riscv/insns/aes_common.h	99;"	d
AES_INVMIXBYTE	repo/riscv/insns/aes_common.h	143;"	d
AES_INVMIXCOLUMN	repo/riscv/insns/aes_common.h	150;"	d
AES_INVSHIFROWS_LO	repo/riscv/insns/aes_common.h	117;"	d
AES_MIXBYTE	repo/riscv/insns/aes_common.h	128;"	d
AES_MIXCOLUMN	repo/riscv/insns/aes_common.h	135;"	d
AES_PACK_BYTES	repo/riscv/insns/aes_common.h	78;"	d
AES_RSBOX	repo/riscv/insns/aes_common.h	90;"	d
AES_SBOX	repo/riscv/insns/aes_common.h	84;"	d
AES_SHIFROWS_LO	repo/riscv/insns/aes_common.h	107;"	d
AES_UNPACK_BYTES	repo/riscv/insns/aes_common.h	72;"	d
AES_XTIME	repo/riscv/insns/aes_common.h	96;"	d
ALIGNMENT	repo/arch_test_target/spike/model_test.h	5;"	d
ALIGNMENT	repo/arch_test_target/spike/model_test.h	7;"	d
ALWAYS_INLINE	repo/riscv/common.h	11;"	d
ALWAYS_INLINE	repo/riscv/common.h	18;"	d
AR	repo/build/Makefile	/^AR            := ar$/;"	m
ASIDMAX	repo/riscv/triggers.cc	6;"	d	file:
AT_SYSCALL	repo/fesvr/syscall.cc	330;"	d	file:
BINARY	Makefile	/^BINARY = $(BUILD_DIR)\/$(NAME)$/;"	m
BITS_PER_CHAR	repo/riscv/interactive.cc	32;"	d	file:
BNE	repo/fesvr/dtm.cc	30;"	d	file:
BRANCH_TARGET	repo/riscv/decode_macros.h	116;"	d
BRANCH_TARGET	repo/riscv/insns/beq.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	repo/riscv/insns/bge.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	repo/riscv/insns/bgeu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	repo/riscv/insns/blt.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	repo/riscv/insns/bltu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	repo/riscv/insns/bne.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BUILD_DIR	Makefile	/^BUILD_DIR = .\/build$/;"	m
BY	repo/riscv/insns/aes_common.h	105;"	d
CAPTURE_DR	repo/riscv/jtag_dtm.h	/^  CAPTURE_DR,$/;"	e	enum:__anon75
CAPTURE_IR	repo/riscv/jtag_dtm.h	/^  CAPTURE_IR,$/;"	e	enum:__anon75
CAUSE_BREAKPOINT	repo/riscv/encoding.h	3332;"	d
CAUSE_FETCH_ACCESS	repo/riscv/encoding.h	3330;"	d
CAUSE_FETCH_GUEST_PAGE_FAULT	repo/riscv/encoding.h	3344;"	d
CAUSE_FETCH_PAGE_FAULT	repo/riscv/encoding.h	3341;"	d
CAUSE_ILLEGAL_INSTRUCTION	repo/riscv/encoding.h	3331;"	d
CAUSE_LOAD_ACCESS	repo/riscv/encoding.h	3334;"	d
CAUSE_LOAD_GUEST_PAGE_FAULT	repo/riscv/encoding.h	3345;"	d
CAUSE_LOAD_PAGE_FAULT	repo/riscv/encoding.h	3342;"	d
CAUSE_MACHINE_ECALL	repo/riscv/encoding.h	3340;"	d
CAUSE_MISALIGNED_FETCH	repo/riscv/encoding.h	3329;"	d
CAUSE_MISALIGNED_LOAD	repo/riscv/encoding.h	3333;"	d
CAUSE_MISALIGNED_STORE	repo/riscv/encoding.h	3335;"	d
CAUSE_STORE_ACCESS	repo/riscv/encoding.h	3336;"	d
CAUSE_STORE_GUEST_PAGE_FAULT	repo/riscv/encoding.h	3347;"	d
CAUSE_STORE_PAGE_FAULT	repo/riscv/encoding.h	3343;"	d
CAUSE_SUPERVISOR_ECALL	repo/riscv/encoding.h	3338;"	d
CAUSE_USER_ECALL	repo/riscv/encoding.h	3337;"	d
CAUSE_VIRTUAL_INSTRUCTION	repo/riscv/encoding.h	3346;"	d
CAUSE_VIRTUAL_SUPERVISOR_ECALL	repo/riscv/encoding.h	3339;"	d
CBCFE	repo/riscv/insns/cbo_clean.h	/^DECLARE_XENVCFG_VARS(CBCFE);$/;"	v
CBCFE	repo/riscv/insns/cbo_clean.h	/^require_envcfg(CBCFE);$/;"	v
CBCFE	repo/riscv/insns/cbo_flush.h	/^DECLARE_XENVCFG_VARS(CBCFE);$/;"	v
CBCFE	repo/riscv/insns/cbo_flush.h	/^require_envcfg(CBCFE);$/;"	v
CBIE	repo/riscv/insns/cbo_inval.h	/^DECLARE_XENVCFG_VARS(CBIE);$/;"	v
CBIE	repo/riscv/insns/cbo_inval.h	/^require_envcfg(CBIE);$/;"	v
CBZE	repo/riscv/insns/cbo_zero.h	/^DECLARE_XENVCFG_VARS(CBZE);$/;"	v
CBZE	repo/riscv/insns/cbo_zero.h	/^require_envcfg(CBZE);$/;"	v
CC	repo/build/Makefile	/^CC            := gcc$/;"	m
CC	repo/debug_rom/Makefile	/^CC = $(RISCV)\/bin\/riscv64-unknown-elf-gcc$/;"	m
CHECK_REG	repo/build/add.cc	51;"	d	file:
CHECK_REG	repo/build/add.cc	52;"	d	file:
CHECK_REG	repo/build/addi.cc	51;"	d	file:
CHECK_REG	repo/build/addi.cc	52;"	d	file:
CHECK_REG	repo/build/addiw.cc	51;"	d	file:
CHECK_REG	repo/build/addiw.cc	52;"	d	file:
CHECK_REG	repo/build/addw.cc	51;"	d	file:
CHECK_REG	repo/build/addw.cc	52;"	d	file:
CHECK_REG	repo/build/amoadd_d.cc	51;"	d	file:
CHECK_REG	repo/build/amoadd_d.cc	52;"	d	file:
CHECK_REG	repo/build/amoadd_w.cc	51;"	d	file:
CHECK_REG	repo/build/amoadd_w.cc	52;"	d	file:
CHECK_REG	repo/build/amoand_d.cc	51;"	d	file:
CHECK_REG	repo/build/amoand_d.cc	52;"	d	file:
CHECK_REG	repo/build/amoand_w.cc	51;"	d	file:
CHECK_REG	repo/build/amoand_w.cc	52;"	d	file:
CHECK_REG	repo/build/amomax_d.cc	51;"	d	file:
CHECK_REG	repo/build/amomax_d.cc	52;"	d	file:
CHECK_REG	repo/build/amomax_w.cc	51;"	d	file:
CHECK_REG	repo/build/amomax_w.cc	52;"	d	file:
CHECK_REG	repo/build/amomaxu_d.cc	51;"	d	file:
CHECK_REG	repo/build/amomaxu_d.cc	52;"	d	file:
CHECK_REG	repo/build/amomaxu_w.cc	51;"	d	file:
CHECK_REG	repo/build/amomaxu_w.cc	52;"	d	file:
CHECK_REG	repo/build/amomin_d.cc	51;"	d	file:
CHECK_REG	repo/build/amomin_d.cc	52;"	d	file:
CHECK_REG	repo/build/amomin_w.cc	51;"	d	file:
CHECK_REG	repo/build/amomin_w.cc	52;"	d	file:
CHECK_REG	repo/build/amominu_d.cc	51;"	d	file:
CHECK_REG	repo/build/amominu_d.cc	52;"	d	file:
CHECK_REG	repo/build/amominu_w.cc	51;"	d	file:
CHECK_REG	repo/build/amominu_w.cc	52;"	d	file:
CHECK_REG	repo/build/amoor_d.cc	51;"	d	file:
CHECK_REG	repo/build/amoor_d.cc	52;"	d	file:
CHECK_REG	repo/build/amoor_w.cc	51;"	d	file:
CHECK_REG	repo/build/amoor_w.cc	52;"	d	file:
CHECK_REG	repo/build/amoswap_d.cc	51;"	d	file:
CHECK_REG	repo/build/amoswap_d.cc	52;"	d	file:
CHECK_REG	repo/build/amoswap_w.cc	51;"	d	file:
CHECK_REG	repo/build/amoswap_w.cc	52;"	d	file:
CHECK_REG	repo/build/amoxor_d.cc	51;"	d	file:
CHECK_REG	repo/build/amoxor_d.cc	52;"	d	file:
CHECK_REG	repo/build/amoxor_w.cc	51;"	d	file:
CHECK_REG	repo/build/amoxor_w.cc	52;"	d	file:
CHECK_REG	repo/build/and.cc	51;"	d	file:
CHECK_REG	repo/build/and.cc	52;"	d	file:
CHECK_REG	repo/build/andi.cc	51;"	d	file:
CHECK_REG	repo/build/andi.cc	52;"	d	file:
CHECK_REG	repo/build/auipc.cc	51;"	d	file:
CHECK_REG	repo/build/auipc.cc	52;"	d	file:
CHECK_REG	repo/build/beq.cc	51;"	d	file:
CHECK_REG	repo/build/beq.cc	52;"	d	file:
CHECK_REG	repo/build/bge.cc	51;"	d	file:
CHECK_REG	repo/build/bge.cc	52;"	d	file:
CHECK_REG	repo/build/bgeu.cc	51;"	d	file:
CHECK_REG	repo/build/bgeu.cc	52;"	d	file:
CHECK_REG	repo/build/blt.cc	51;"	d	file:
CHECK_REG	repo/build/blt.cc	52;"	d	file:
CHECK_REG	repo/build/bltu.cc	51;"	d	file:
CHECK_REG	repo/build/bltu.cc	52;"	d	file:
CHECK_REG	repo/build/bne.cc	51;"	d	file:
CHECK_REG	repo/build/bne.cc	52;"	d	file:
CHECK_REG	repo/build/c_add.cc	51;"	d	file:
CHECK_REG	repo/build/c_add.cc	52;"	d	file:
CHECK_REG	repo/build/c_addi.cc	51;"	d	file:
CHECK_REG	repo/build/c_addi.cc	52;"	d	file:
CHECK_REG	repo/build/c_addi4spn.cc	51;"	d	file:
CHECK_REG	repo/build/c_addi4spn.cc	52;"	d	file:
CHECK_REG	repo/build/c_addw.cc	51;"	d	file:
CHECK_REG	repo/build/c_addw.cc	52;"	d	file:
CHECK_REG	repo/build/c_and.cc	51;"	d	file:
CHECK_REG	repo/build/c_and.cc	52;"	d	file:
CHECK_REG	repo/build/c_andi.cc	51;"	d	file:
CHECK_REG	repo/build/c_andi.cc	52;"	d	file:
CHECK_REG	repo/build/c_beqz.cc	51;"	d	file:
CHECK_REG	repo/build/c_beqz.cc	52;"	d	file:
CHECK_REG	repo/build/c_bnez.cc	51;"	d	file:
CHECK_REG	repo/build/c_bnez.cc	52;"	d	file:
CHECK_REG	repo/build/c_ebreak.cc	51;"	d	file:
CHECK_REG	repo/build/c_ebreak.cc	52;"	d	file:
CHECK_REG	repo/build/c_fld.cc	51;"	d	file:
CHECK_REG	repo/build/c_fld.cc	52;"	d	file:
CHECK_REG	repo/build/c_fldsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_fldsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_flw.cc	51;"	d	file:
CHECK_REG	repo/build/c_flw.cc	52;"	d	file:
CHECK_REG	repo/build/c_flwsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_flwsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_fsd.cc	51;"	d	file:
CHECK_REG	repo/build/c_fsd.cc	52;"	d	file:
CHECK_REG	repo/build/c_fsdsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_fsdsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_fsw.cc	51;"	d	file:
CHECK_REG	repo/build/c_fsw.cc	52;"	d	file:
CHECK_REG	repo/build/c_fswsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_fswsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_j.cc	51;"	d	file:
CHECK_REG	repo/build/c_j.cc	52;"	d	file:
CHECK_REG	repo/build/c_jal.cc	51;"	d	file:
CHECK_REG	repo/build/c_jal.cc	52;"	d	file:
CHECK_REG	repo/build/c_jalr.cc	51;"	d	file:
CHECK_REG	repo/build/c_jalr.cc	52;"	d	file:
CHECK_REG	repo/build/c_jr.cc	51;"	d	file:
CHECK_REG	repo/build/c_jr.cc	52;"	d	file:
CHECK_REG	repo/build/c_li.cc	51;"	d	file:
CHECK_REG	repo/build/c_li.cc	52;"	d	file:
CHECK_REG	repo/build/c_lui.cc	51;"	d	file:
CHECK_REG	repo/build/c_lui.cc	52;"	d	file:
CHECK_REG	repo/build/c_lw.cc	51;"	d	file:
CHECK_REG	repo/build/c_lw.cc	52;"	d	file:
CHECK_REG	repo/build/c_lwsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_lwsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_mv.cc	51;"	d	file:
CHECK_REG	repo/build/c_mv.cc	52;"	d	file:
CHECK_REG	repo/build/c_or.cc	51;"	d	file:
CHECK_REG	repo/build/c_or.cc	52;"	d	file:
CHECK_REG	repo/build/c_slli.cc	51;"	d	file:
CHECK_REG	repo/build/c_slli.cc	52;"	d	file:
CHECK_REG	repo/build/c_srai.cc	51;"	d	file:
CHECK_REG	repo/build/c_srai.cc	52;"	d	file:
CHECK_REG	repo/build/c_srli.cc	51;"	d	file:
CHECK_REG	repo/build/c_srli.cc	52;"	d	file:
CHECK_REG	repo/build/c_sub.cc	51;"	d	file:
CHECK_REG	repo/build/c_sub.cc	52;"	d	file:
CHECK_REG	repo/build/c_subw.cc	51;"	d	file:
CHECK_REG	repo/build/c_subw.cc	52;"	d	file:
CHECK_REG	repo/build/c_sw.cc	51;"	d	file:
CHECK_REG	repo/build/c_sw.cc	52;"	d	file:
CHECK_REG	repo/build/c_swsp.cc	51;"	d	file:
CHECK_REG	repo/build/c_swsp.cc	52;"	d	file:
CHECK_REG	repo/build/c_xor.cc	51;"	d	file:
CHECK_REG	repo/build/c_xor.cc	52;"	d	file:
CHECK_REG	repo/build/csrrc.cc	51;"	d	file:
CHECK_REG	repo/build/csrrc.cc	52;"	d	file:
CHECK_REG	repo/build/csrrci.cc	51;"	d	file:
CHECK_REG	repo/build/csrrci.cc	52;"	d	file:
CHECK_REG	repo/build/csrrs.cc	51;"	d	file:
CHECK_REG	repo/build/csrrs.cc	52;"	d	file:
CHECK_REG	repo/build/csrrsi.cc	51;"	d	file:
CHECK_REG	repo/build/csrrsi.cc	52;"	d	file:
CHECK_REG	repo/build/csrrw.cc	51;"	d	file:
CHECK_REG	repo/build/csrrw.cc	52;"	d	file:
CHECK_REG	repo/build/csrrwi.cc	51;"	d	file:
CHECK_REG	repo/build/csrrwi.cc	52;"	d	file:
CHECK_REG	repo/build/div.cc	51;"	d	file:
CHECK_REG	repo/build/div.cc	52;"	d	file:
CHECK_REG	repo/build/divu.cc	51;"	d	file:
CHECK_REG	repo/build/divu.cc	52;"	d	file:
CHECK_REG	repo/build/divuw.cc	51;"	d	file:
CHECK_REG	repo/build/divuw.cc	52;"	d	file:
CHECK_REG	repo/build/divw.cc	51;"	d	file:
CHECK_REG	repo/build/divw.cc	52;"	d	file:
CHECK_REG	repo/build/dret.cc	51;"	d	file:
CHECK_REG	repo/build/dret.cc	52;"	d	file:
CHECK_REG	repo/build/ebreak.cc	51;"	d	file:
CHECK_REG	repo/build/ebreak.cc	52;"	d	file:
CHECK_REG	repo/build/ecall.cc	51;"	d	file:
CHECK_REG	repo/build/ecall.cc	52;"	d	file:
CHECK_REG	repo/build/fence.cc	51;"	d	file:
CHECK_REG	repo/build/fence.cc	52;"	d	file:
CHECK_REG	repo/build/fence_i.cc	51;"	d	file:
CHECK_REG	repo/build/fence_i.cc	52;"	d	file:
CHECK_REG	repo/build/jal.cc	51;"	d	file:
CHECK_REG	repo/build/jal.cc	52;"	d	file:
CHECK_REG	repo/build/jalr.cc	51;"	d	file:
CHECK_REG	repo/build/jalr.cc	52;"	d	file:
CHECK_REG	repo/build/lb.cc	51;"	d	file:
CHECK_REG	repo/build/lb.cc	52;"	d	file:
CHECK_REG	repo/build/lbu.cc	51;"	d	file:
CHECK_REG	repo/build/lbu.cc	52;"	d	file:
CHECK_REG	repo/build/ld.cc	51;"	d	file:
CHECK_REG	repo/build/ld.cc	52;"	d	file:
CHECK_REG	repo/build/lh.cc	51;"	d	file:
CHECK_REG	repo/build/lh.cc	52;"	d	file:
CHECK_REG	repo/build/lhu.cc	51;"	d	file:
CHECK_REG	repo/build/lhu.cc	52;"	d	file:
CHECK_REG	repo/build/lr_d.cc	51;"	d	file:
CHECK_REG	repo/build/lr_d.cc	52;"	d	file:
CHECK_REG	repo/build/lr_w.cc	51;"	d	file:
CHECK_REG	repo/build/lr_w.cc	52;"	d	file:
CHECK_REG	repo/build/lui.cc	51;"	d	file:
CHECK_REG	repo/build/lui.cc	52;"	d	file:
CHECK_REG	repo/build/lw.cc	51;"	d	file:
CHECK_REG	repo/build/lw.cc	52;"	d	file:
CHECK_REG	repo/build/lwu.cc	51;"	d	file:
CHECK_REG	repo/build/lwu.cc	52;"	d	file:
CHECK_REG	repo/build/mret.cc	51;"	d	file:
CHECK_REG	repo/build/mret.cc	52;"	d	file:
CHECK_REG	repo/build/mul.cc	51;"	d	file:
CHECK_REG	repo/build/mul.cc	52;"	d	file:
CHECK_REG	repo/build/mulh.cc	51;"	d	file:
CHECK_REG	repo/build/mulh.cc	52;"	d	file:
CHECK_REG	repo/build/mulhsu.cc	51;"	d	file:
CHECK_REG	repo/build/mulhsu.cc	52;"	d	file:
CHECK_REG	repo/build/mulhu.cc	51;"	d	file:
CHECK_REG	repo/build/mulhu.cc	52;"	d	file:
CHECK_REG	repo/build/mulw.cc	51;"	d	file:
CHECK_REG	repo/build/mulw.cc	52;"	d	file:
CHECK_REG	repo/build/or.cc	51;"	d	file:
CHECK_REG	repo/build/or.cc	52;"	d	file:
CHECK_REG	repo/build/ori.cc	51;"	d	file:
CHECK_REG	repo/build/ori.cc	52;"	d	file:
CHECK_REG	repo/build/rem.cc	51;"	d	file:
CHECK_REG	repo/build/rem.cc	52;"	d	file:
CHECK_REG	repo/build/remu.cc	51;"	d	file:
CHECK_REG	repo/build/remu.cc	52;"	d	file:
CHECK_REG	repo/build/remuw.cc	51;"	d	file:
CHECK_REG	repo/build/remuw.cc	52;"	d	file:
CHECK_REG	repo/build/remw.cc	51;"	d	file:
CHECK_REG	repo/build/remw.cc	52;"	d	file:
CHECK_REG	repo/build/sb.cc	51;"	d	file:
CHECK_REG	repo/build/sb.cc	52;"	d	file:
CHECK_REG	repo/build/sc_d.cc	51;"	d	file:
CHECK_REG	repo/build/sc_d.cc	52;"	d	file:
CHECK_REG	repo/build/sc_w.cc	51;"	d	file:
CHECK_REG	repo/build/sc_w.cc	52;"	d	file:
CHECK_REG	repo/build/sd.cc	51;"	d	file:
CHECK_REG	repo/build/sd.cc	52;"	d	file:
CHECK_REG	repo/build/sfence_vma.cc	51;"	d	file:
CHECK_REG	repo/build/sfence_vma.cc	52;"	d	file:
CHECK_REG	repo/build/sh.cc	51;"	d	file:
CHECK_REG	repo/build/sh.cc	52;"	d	file:
CHECK_REG	repo/build/sll.cc	51;"	d	file:
CHECK_REG	repo/build/sll.cc	52;"	d	file:
CHECK_REG	repo/build/slli.cc	51;"	d	file:
CHECK_REG	repo/build/slli.cc	52;"	d	file:
CHECK_REG	repo/build/slliw.cc	51;"	d	file:
CHECK_REG	repo/build/slliw.cc	52;"	d	file:
CHECK_REG	repo/build/sllw.cc	51;"	d	file:
CHECK_REG	repo/build/sllw.cc	52;"	d	file:
CHECK_REG	repo/build/slt.cc	51;"	d	file:
CHECK_REG	repo/build/slt.cc	52;"	d	file:
CHECK_REG	repo/build/slti.cc	51;"	d	file:
CHECK_REG	repo/build/slti.cc	52;"	d	file:
CHECK_REG	repo/build/sltiu.cc	51;"	d	file:
CHECK_REG	repo/build/sltiu.cc	52;"	d	file:
CHECK_REG	repo/build/sltu.cc	51;"	d	file:
CHECK_REG	repo/build/sltu.cc	52;"	d	file:
CHECK_REG	repo/build/sra.cc	51;"	d	file:
CHECK_REG	repo/build/sra.cc	52;"	d	file:
CHECK_REG	repo/build/srai.cc	51;"	d	file:
CHECK_REG	repo/build/srai.cc	52;"	d	file:
CHECK_REG	repo/build/sraiw.cc	51;"	d	file:
CHECK_REG	repo/build/sraiw.cc	52;"	d	file:
CHECK_REG	repo/build/sraw.cc	51;"	d	file:
CHECK_REG	repo/build/sraw.cc	52;"	d	file:
CHECK_REG	repo/build/sret.cc	51;"	d	file:
CHECK_REG	repo/build/sret.cc	52;"	d	file:
CHECK_REG	repo/build/srl.cc	51;"	d	file:
CHECK_REG	repo/build/srl.cc	52;"	d	file:
CHECK_REG	repo/build/srli.cc	51;"	d	file:
CHECK_REG	repo/build/srli.cc	52;"	d	file:
CHECK_REG	repo/build/srliw.cc	51;"	d	file:
CHECK_REG	repo/build/srliw.cc	52;"	d	file:
CHECK_REG	repo/build/srlw.cc	51;"	d	file:
CHECK_REG	repo/build/srlw.cc	52;"	d	file:
CHECK_REG	repo/build/sub.cc	51;"	d	file:
CHECK_REG	repo/build/sub.cc	52;"	d	file:
CHECK_REG	repo/build/subw.cc	51;"	d	file:
CHECK_REG	repo/build/subw.cc	52;"	d	file:
CHECK_REG	repo/build/sw.cc	51;"	d	file:
CHECK_REG	repo/build/sw.cc	52;"	d	file:
CHECK_REG	repo/build/wfi.cc	51;"	d	file:
CHECK_REG	repo/build/wfi.cc	52;"	d	file:
CHECK_REG	repo/build/xor.cc	51;"	d	file:
CHECK_REG	repo/build/xor.cc	52;"	d	file:
CHECK_REG	repo/build/xori.cc	51;"	d	file:
CHECK_REG	repo/build/xori.cc	52;"	d	file:
CHECK_REG	repo/riscv/decode_macros.h	17;"	d
CHECK_REG	repo/riscv/insn_template.cc	51;"	d	file:
CHECK_REG	repo/riscv/insn_template.cc	52;"	d	file:
CLEAR	repo/fesvr/dtm.cc	44;"	d	file:
CLINT_BASE	repo/riscv/platform.h	7;"	d
CLINT_SIZE	repo/riscv/platform.h	8;"	d
CMDERR_BUSY	repo/riscv/debug_module.h	/^  CMDERR_BUSY = 1,$/;"	e	enum:cmderr
CMDERR_EXCEPTION	repo/riscv/debug_module.h	/^  CMDERR_EXCEPTION = 3,$/;"	e	enum:cmderr
CMDERR_HALTRESUME	repo/riscv/debug_module.h	/^  CMDERR_HALTRESUME = 4,$/;"	e	enum:cmderr
CMDERR_NONE	repo/riscv/debug_module.h	/^  CMDERR_NONE = 0,$/;"	e	enum:cmderr
CMDERR_NOTSUP	repo/riscv/debug_module.h	/^  CMDERR_NOTSUP = 2,$/;"	e	enum:cmderr
CMDERR_OTHER	repo/riscv/debug_module.h	/^  CMDERR_OTHER = 7$/;"	e	enum:cmderr
COMPARE_MAX	repo/softfloat/fall_maxmin.c	45;"	d	file:
COMPARE_MIN	repo/softfloat/fall_maxmin.c	60;"	d	file:
COMPILE	repo/build/Makefile	/^COMPILE       := $(CXX) -MMD -MP $(all-cxx-flags) $(sprojs_include) -I\/include\/boost-0$/;"	m
COMPILE	repo/debug_rom/Makefile	/^COMPILE = $(CC) -nostdlib -nostartfiles -I.. -Tlink.ld$/;"	m
COMPILE_C	repo/build/Makefile	/^COMPILE_C     := $(CC) -MMD -MP $(all-c-flags) $(sprojs_include)$/;"	m
CONTEXT_BASE	repo/riscv/plic.cc	63;"	d	file:
CONTEXT_CLAIM	repo/riscv/plic.cc	66;"	d	file:
CONTEXT_PER_HART	repo/riscv/plic.cc	64;"	d	file:
CONTEXT_THRESHOLD	repo/riscv/plic.cc	65;"	d	file:
CPU_HZ	repo/riscv/sim.h	/^  static const size_t CPU_HZ = 1000000000; \/\/ 1GHz CPU$/;"	m	class:sim_t
CPU_TO_FDT16	repo/fdt/libfdt_env.h	29;"	d
CPU_TO_FDT16	repo/fdt/libfdt_env.h	65;"	d
CPU_TO_FDT32	repo/fdt/libfdt_env.h	30;"	d
CPU_TO_FDT32	repo/fdt/libfdt_env.h	64;"	d
CPU_TO_FDT64	repo/fdt/libfdt_env.h	32;"	d
CPU_TO_FDT64	repo/fdt/libfdt_env.h	63;"	d
CSRRx	repo/fesvr/dtm.cc	45;"	d	file:
CSR_CYCLE	repo/riscv/encoding.h	2908;"	d
CSR_CYCLEH	repo/riscv/encoding.h	3220;"	d
CSR_DCSR	repo/fesvr/debug_defines.h	155;"	d
CSR_DCSR	repo/riscv/debug_defines.h	179;"	d
CSR_DCSR	repo/riscv/encoding.h	3133;"	d
CSR_DCSR_CAUSE	repo/fesvr/debug_defines.h	233;"	d
CSR_DCSR_CAUSE	repo/riscv/debug_defines.h	329;"	d
CSR_DCSR_CAUSE_EBREAK	repo/riscv/debug_defines.h	333;"	d
CSR_DCSR_CAUSE_GROUP	repo/riscv/debug_defines.h	355;"	d
CSR_DCSR_CAUSE_HALTREQ	repo/riscv/debug_defines.h	341;"	d
CSR_DCSR_CAUSE_LENGTH	repo/fesvr/debug_defines.h	232;"	d
CSR_DCSR_CAUSE_LENGTH	repo/riscv/debug_defines.h	328;"	d
CSR_DCSR_CAUSE_OFFSET	repo/fesvr/debug_defines.h	231;"	d
CSR_DCSR_CAUSE_OFFSET	repo/riscv/debug_defines.h	327;"	d
CSR_DCSR_CAUSE_RESETHALTREQ	repo/riscv/debug_defines.h	350;"	d
CSR_DCSR_CAUSE_STEP	repo/riscv/debug_defines.h	345;"	d
CSR_DCSR_CAUSE_TRIGGER	repo/riscv/debug_defines.h	337;"	d
CSR_DCSR_DEBUGVER	repo/riscv/debug_defines.h	182;"	d
CSR_DCSR_DEBUGVER_1_0	repo/riscv/debug_defines.h	190;"	d
CSR_DCSR_DEBUGVER_CUSTOM	repo/riscv/debug_defines.h	195;"	d
CSR_DCSR_DEBUGVER_LENGTH	repo/riscv/debug_defines.h	181;"	d
CSR_DCSR_DEBUGVER_NONE	repo/riscv/debug_defines.h	186;"	d
CSR_DCSR_DEBUGVER_OFFSET	repo/riscv/debug_defines.h	180;"	d
CSR_DCSR_EBREAKH	repo/fesvr/debug_defines.h	175;"	d
CSR_DCSR_EBREAKH_LENGTH	repo/fesvr/debug_defines.h	174;"	d
CSR_DCSR_EBREAKH_OFFSET	repo/fesvr/debug_defines.h	173;"	d
CSR_DCSR_EBREAKM	repo/fesvr/debug_defines.h	169;"	d
CSR_DCSR_EBREAKM	repo/riscv/debug_defines.h	228;"	d
CSR_DCSR_EBREAKM_DEBUG_MODE	repo/riscv/debug_defines.h	237;"	d
CSR_DCSR_EBREAKM_EXCEPTION	repo/riscv/debug_defines.h	233;"	d
CSR_DCSR_EBREAKM_LENGTH	repo/fesvr/debug_defines.h	168;"	d
CSR_DCSR_EBREAKM_LENGTH	repo/riscv/debug_defines.h	227;"	d
CSR_DCSR_EBREAKM_OFFSET	repo/fesvr/debug_defines.h	167;"	d
CSR_DCSR_EBREAKM_OFFSET	repo/riscv/debug_defines.h	226;"	d
CSR_DCSR_EBREAKS	repo/fesvr/debug_defines.h	181;"	d
CSR_DCSR_EBREAKS	repo/riscv/debug_defines.h	240;"	d
CSR_DCSR_EBREAKS_DEBUG_MODE	repo/riscv/debug_defines.h	249;"	d
CSR_DCSR_EBREAKS_EXCEPTION	repo/riscv/debug_defines.h	245;"	d
CSR_DCSR_EBREAKS_LENGTH	repo/fesvr/debug_defines.h	180;"	d
CSR_DCSR_EBREAKS_LENGTH	repo/riscv/debug_defines.h	239;"	d
CSR_DCSR_EBREAKS_OFFSET	repo/fesvr/debug_defines.h	179;"	d
CSR_DCSR_EBREAKS_OFFSET	repo/riscv/debug_defines.h	238;"	d
CSR_DCSR_EBREAKU	repo/fesvr/debug_defines.h	188;"	d
CSR_DCSR_EBREAKU	repo/riscv/debug_defines.h	255;"	d
CSR_DCSR_EBREAKU_DEBUG_MODE	repo/riscv/debug_defines.h	264;"	d
CSR_DCSR_EBREAKU_EXCEPTION	repo/riscv/debug_defines.h	260;"	d
CSR_DCSR_EBREAKU_LENGTH	repo/fesvr/debug_defines.h	187;"	d
CSR_DCSR_EBREAKU_LENGTH	repo/riscv/debug_defines.h	254;"	d
CSR_DCSR_EBREAKU_OFFSET	repo/fesvr/debug_defines.h	186;"	d
CSR_DCSR_EBREAKU_OFFSET	repo/riscv/debug_defines.h	253;"	d
CSR_DCSR_EBREAKVS	repo/riscv/debug_defines.h	198;"	d
CSR_DCSR_EBREAKVS_DEBUG_MODE	repo/riscv/debug_defines.h	207;"	d
CSR_DCSR_EBREAKVS_EXCEPTION	repo/riscv/debug_defines.h	203;"	d
CSR_DCSR_EBREAKVS_LENGTH	repo/riscv/debug_defines.h	197;"	d
CSR_DCSR_EBREAKVS_OFFSET	repo/riscv/debug_defines.h	196;"	d
CSR_DCSR_EBREAKVU	repo/riscv/debug_defines.h	213;"	d
CSR_DCSR_EBREAKVU_DEBUG_MODE	repo/riscv/debug_defines.h	222;"	d
CSR_DCSR_EBREAKVU_EXCEPTION	repo/riscv/debug_defines.h	218;"	d
CSR_DCSR_EBREAKVU_LENGTH	repo/riscv/debug_defines.h	212;"	d
CSR_DCSR_EBREAKVU_OFFSET	repo/riscv/debug_defines.h	211;"	d
CSR_DCSR_MPRVEN	repo/riscv/debug_defines.h	372;"	d
CSR_DCSR_MPRVEN_DISABLED	repo/riscv/debug_defines.h	376;"	d
CSR_DCSR_MPRVEN_ENABLED	repo/riscv/debug_defines.h	380;"	d
CSR_DCSR_MPRVEN_LENGTH	repo/riscv/debug_defines.h	371;"	d
CSR_DCSR_MPRVEN_OFFSET	repo/riscv/debug_defines.h	370;"	d
CSR_DCSR_NMIP	repo/riscv/debug_defines.h	393;"	d
CSR_DCSR_NMIP_LENGTH	repo/riscv/debug_defines.h	392;"	d
CSR_DCSR_NMIP_OFFSET	repo/riscv/debug_defines.h	391;"	d
CSR_DCSR_PRV	repo/fesvr/debug_defines.h	257;"	d
CSR_DCSR_PRV	repo/riscv/debug_defines.h	417;"	d
CSR_DCSR_PRV_LENGTH	repo/fesvr/debug_defines.h	256;"	d
CSR_DCSR_PRV_LENGTH	repo/riscv/debug_defines.h	416;"	d
CSR_DCSR_PRV_OFFSET	repo/fesvr/debug_defines.h	255;"	d
CSR_DCSR_PRV_OFFSET	repo/riscv/debug_defines.h	415;"	d
CSR_DCSR_STEP	repo/fesvr/debug_defines.h	244;"	d
CSR_DCSR_STEP	repo/riscv/debug_defines.h	404;"	d
CSR_DCSR_STEPIE	repo/riscv/debug_defines.h	270;"	d
CSR_DCSR_STEPIE_INTERRUPTS_DISABLED	repo/riscv/debug_defines.h	274;"	d
CSR_DCSR_STEPIE_INTERRUPTS_ENABLED	repo/riscv/debug_defines.h	278;"	d
CSR_DCSR_STEPIE_LENGTH	repo/riscv/debug_defines.h	269;"	d
CSR_DCSR_STEPIE_OFFSET	repo/riscv/debug_defines.h	268;"	d
CSR_DCSR_STEP_LENGTH	repo/fesvr/debug_defines.h	243;"	d
CSR_DCSR_STEP_LENGTH	repo/riscv/debug_defines.h	403;"	d
CSR_DCSR_STEP_OFFSET	repo/fesvr/debug_defines.h	242;"	d
CSR_DCSR_STEP_OFFSET	repo/riscv/debug_defines.h	402;"	d
CSR_DCSR_STOPCOUNT	repo/fesvr/debug_defines.h	202;"	d
CSR_DCSR_STOPCOUNT	repo/riscv/debug_defines.h	288;"	d
CSR_DCSR_STOPCOUNT_FREEZE	repo/riscv/debug_defines.h	300;"	d
CSR_DCSR_STOPCOUNT_LENGTH	repo/fesvr/debug_defines.h	201;"	d
CSR_DCSR_STOPCOUNT_LENGTH	repo/riscv/debug_defines.h	287;"	d
CSR_DCSR_STOPCOUNT_NORMAL	repo/riscv/debug_defines.h	292;"	d
CSR_DCSR_STOPCOUNT_OFFSET	repo/fesvr/debug_defines.h	200;"	d
CSR_DCSR_STOPCOUNT_OFFSET	repo/riscv/debug_defines.h	286;"	d
CSR_DCSR_STOPTIME	repo/fesvr/debug_defines.h	214;"	d
CSR_DCSR_STOPTIME	repo/riscv/debug_defines.h	306;"	d
CSR_DCSR_STOPTIME_FREEZE	repo/riscv/debug_defines.h	316;"	d
CSR_DCSR_STOPTIME_LENGTH	repo/fesvr/debug_defines.h	213;"	d
CSR_DCSR_STOPTIME_LENGTH	repo/riscv/debug_defines.h	305;"	d
CSR_DCSR_STOPTIME_NORMAL	repo/riscv/debug_defines.h	310;"	d
CSR_DCSR_STOPTIME_OFFSET	repo/fesvr/debug_defines.h	212;"	d
CSR_DCSR_STOPTIME_OFFSET	repo/riscv/debug_defines.h	304;"	d
CSR_DCSR_V	repo/riscv/debug_defines.h	369;"	d
CSR_DCSR_V_LENGTH	repo/riscv/debug_defines.h	368;"	d
CSR_DCSR_V_OFFSET	repo/riscv/debug_defines.h	367;"	d
CSR_DCSR_XDEBUGVER	repo/fesvr/debug_defines.h	163;"	d
CSR_DCSR_XDEBUGVER_LENGTH	repo/fesvr/debug_defines.h	162;"	d
CSR_DCSR_XDEBUGVER_OFFSET	repo/fesvr/debug_defines.h	161;"	d
CSR_DPC	repo/fesvr/debug_defines.h	258;"	d
CSR_DPC	repo/riscv/debug_defines.h	418;"	d
CSR_DPC	repo/riscv/encoding.h	3134;"	d
CSR_DPC_DPC	repo/fesvr/debug_defines.h	261;"	d
CSR_DPC_DPC	repo/riscv/debug_defines.h	421;"	d
CSR_DPC_DPC_LENGTH	repo/fesvr/debug_defines.h	260;"	d
CSR_DPC_DPC_LENGTH	repo/riscv/debug_defines.h	420;"	d
CSR_DPC_DPC_OFFSET	repo/fesvr/debug_defines.h	259;"	d
CSR_DPC_DPC_OFFSET	repo/riscv/debug_defines.h	419;"	d
CSR_DSCRATCH0	repo/fesvr/debug_defines.h	262;"	d
CSR_DSCRATCH0	repo/riscv/debug_defines.h	422;"	d
CSR_DSCRATCH0	repo/riscv/encoding.h	3135;"	d
CSR_DSCRATCH1	repo/fesvr/debug_defines.h	263;"	d
CSR_DSCRATCH1	repo/riscv/debug_defines.h	423;"	d
CSR_DSCRATCH1	repo/riscv/encoding.h	3136;"	d
CSR_ETRIGGER	repo/riscv/debug_defines.h	1514;"	d
CSR_ETRIGGER_ACTION	repo/riscv/debug_defines.h	1580;"	d
CSR_ETRIGGER_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	1584;"	d
CSR_ETRIGGER_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	1588;"	d
CSR_ETRIGGER_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	1604;"	d
CSR_ETRIGGER_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	1608;"	d
CSR_ETRIGGER_ACTION_LENGTH	repo/riscv/debug_defines.h	1579;"	d
CSR_ETRIGGER_ACTION_OFFSET	repo/riscv/debug_defines.h	1578;"	d
CSR_ETRIGGER_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	1600;"	d
CSR_ETRIGGER_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	1596;"	d
CSR_ETRIGGER_ACTION_TRACE_ON	repo/riscv/debug_defines.h	1592;"	d
CSR_ETRIGGER_DMODE	repo/riscv/debug_defines.h	1520;"	d
CSR_ETRIGGER_DMODE_LENGTH	repo/riscv/debug_defines.h	1519;"	d
CSR_ETRIGGER_DMODE_OFFSET	repo/riscv/debug_defines.h	1518;"	d
CSR_ETRIGGER_HIT	repo/riscv/debug_defines.h	1530;"	d
CSR_ETRIGGER_HIT_LENGTH	repo/riscv/debug_defines.h	1529;"	d
CSR_ETRIGGER_HIT_OFFSET	repo/riscv/debug_defines.h	1528;"	d
CSR_ETRIGGER_M	repo/riscv/debug_defines.h	1555;"	d
CSR_ETRIGGER_M_LENGTH	repo/riscv/debug_defines.h	1554;"	d
CSR_ETRIGGER_M_OFFSET	repo/riscv/debug_defines.h	1553;"	d
CSR_ETRIGGER_S	repo/riscv/debug_defines.h	1564;"	d
CSR_ETRIGGER_S_LENGTH	repo/riscv/debug_defines.h	1563;"	d
CSR_ETRIGGER_S_OFFSET	repo/riscv/debug_defines.h	1562;"	d
CSR_ETRIGGER_TYPE	repo/riscv/debug_defines.h	1517;"	d
CSR_ETRIGGER_TYPE_LENGTH	repo/riscv/debug_defines.h	1516;"	d
CSR_ETRIGGER_TYPE_OFFSET	repo/riscv/debug_defines.h	1515;"	d
CSR_ETRIGGER_U	repo/riscv/debug_defines.h	1573;"	d
CSR_ETRIGGER_U_LENGTH	repo/riscv/debug_defines.h	1572;"	d
CSR_ETRIGGER_U_OFFSET	repo/riscv/debug_defines.h	1571;"	d
CSR_ETRIGGER_VS	repo/riscv/debug_defines.h	1539;"	d
CSR_ETRIGGER_VS_LENGTH	repo/riscv/debug_defines.h	1538;"	d
CSR_ETRIGGER_VS_OFFSET	repo/riscv/debug_defines.h	1537;"	d
CSR_ETRIGGER_VU	repo/riscv/debug_defines.h	1548;"	d
CSR_ETRIGGER_VU_LENGTH	repo/riscv/debug_defines.h	1547;"	d
CSR_ETRIGGER_VU_OFFSET	repo/riscv/debug_defines.h	1546;"	d
CSR_FCSR	repo/riscv/encoding.h	2901;"	d
CSR_FFLAGS	repo/riscv/encoding.h	2899;"	d
CSR_FRM	repo/riscv/encoding.h	2900;"	d
CSR_HCONTEXT	repo/riscv/debug_defines.h	572;"	d
CSR_HCONTEXT	repo/riscv/encoding.h	2999;"	d
CSR_HCONTEXT_HCONTEXT	repo/riscv/debug_defines.h	587;"	d
CSR_HCONTEXT_HCONTEXT_LENGTH	repo/riscv/debug_defines.h	586;"	d
CSR_HCONTEXT_HCONTEXT_OFFSET	repo/riscv/debug_defines.h	585;"	d
CSR_HCOUNTEREN	repo/riscv/encoding.h	2983;"	d
CSR_HEDELEG	repo/riscv/encoding.h	2979;"	d
CSR_HENVCFG	repo/riscv/encoding.h	2987;"	d
CSR_HENVCFGH	repo/riscv/encoding.h	3212;"	d
CSR_HGATP	repo/riscv/encoding.h	2998;"	d
CSR_HGEIE	repo/riscv/encoding.h	2984;"	d
CSR_HGEIP	repo/riscv/encoding.h	3000;"	d
CSR_HIDELEG	repo/riscv/encoding.h	2980;"	d
CSR_HIDELEGH	repo/riscv/encoding.h	3210;"	d
CSR_HIE	repo/riscv/encoding.h	2981;"	d
CSR_HIP	repo/riscv/encoding.h	2993;"	d
CSR_HPMCOUNTER10	repo/riscv/encoding.h	2918;"	d
CSR_HPMCOUNTER10H	repo/riscv/encoding.h	3230;"	d
CSR_HPMCOUNTER11	repo/riscv/encoding.h	2919;"	d
CSR_HPMCOUNTER11H	repo/riscv/encoding.h	3231;"	d
CSR_HPMCOUNTER12	repo/riscv/encoding.h	2920;"	d
CSR_HPMCOUNTER12H	repo/riscv/encoding.h	3232;"	d
CSR_HPMCOUNTER13	repo/riscv/encoding.h	2921;"	d
CSR_HPMCOUNTER13H	repo/riscv/encoding.h	3233;"	d
CSR_HPMCOUNTER14	repo/riscv/encoding.h	2922;"	d
CSR_HPMCOUNTER14H	repo/riscv/encoding.h	3234;"	d
CSR_HPMCOUNTER15	repo/riscv/encoding.h	2923;"	d
CSR_HPMCOUNTER15H	repo/riscv/encoding.h	3235;"	d
CSR_HPMCOUNTER16	repo/riscv/encoding.h	2924;"	d
CSR_HPMCOUNTER16H	repo/riscv/encoding.h	3236;"	d
CSR_HPMCOUNTER17	repo/riscv/encoding.h	2925;"	d
CSR_HPMCOUNTER17H	repo/riscv/encoding.h	3237;"	d
CSR_HPMCOUNTER18	repo/riscv/encoding.h	2926;"	d
CSR_HPMCOUNTER18H	repo/riscv/encoding.h	3238;"	d
CSR_HPMCOUNTER19	repo/riscv/encoding.h	2927;"	d
CSR_HPMCOUNTER19H	repo/riscv/encoding.h	3239;"	d
CSR_HPMCOUNTER20	repo/riscv/encoding.h	2928;"	d
CSR_HPMCOUNTER20H	repo/riscv/encoding.h	3240;"	d
CSR_HPMCOUNTER21	repo/riscv/encoding.h	2929;"	d
CSR_HPMCOUNTER21H	repo/riscv/encoding.h	3241;"	d
CSR_HPMCOUNTER22	repo/riscv/encoding.h	2930;"	d
CSR_HPMCOUNTER22H	repo/riscv/encoding.h	3242;"	d
CSR_HPMCOUNTER23	repo/riscv/encoding.h	2931;"	d
CSR_HPMCOUNTER23H	repo/riscv/encoding.h	3243;"	d
CSR_HPMCOUNTER24	repo/riscv/encoding.h	2932;"	d
CSR_HPMCOUNTER24H	repo/riscv/encoding.h	3244;"	d
CSR_HPMCOUNTER25	repo/riscv/encoding.h	2933;"	d
CSR_HPMCOUNTER25H	repo/riscv/encoding.h	3245;"	d
CSR_HPMCOUNTER26	repo/riscv/encoding.h	2934;"	d
CSR_HPMCOUNTER26H	repo/riscv/encoding.h	3246;"	d
CSR_HPMCOUNTER27	repo/riscv/encoding.h	2935;"	d
CSR_HPMCOUNTER27H	repo/riscv/encoding.h	3247;"	d
CSR_HPMCOUNTER28	repo/riscv/encoding.h	2936;"	d
CSR_HPMCOUNTER28H	repo/riscv/encoding.h	3248;"	d
CSR_HPMCOUNTER29	repo/riscv/encoding.h	2937;"	d
CSR_HPMCOUNTER29H	repo/riscv/encoding.h	3249;"	d
CSR_HPMCOUNTER3	repo/riscv/encoding.h	2911;"	d
CSR_HPMCOUNTER30	repo/riscv/encoding.h	2938;"	d
CSR_HPMCOUNTER30H	repo/riscv/encoding.h	3250;"	d
CSR_HPMCOUNTER31	repo/riscv/encoding.h	2939;"	d
CSR_HPMCOUNTER31H	repo/riscv/encoding.h	3251;"	d
CSR_HPMCOUNTER3H	repo/riscv/encoding.h	3223;"	d
CSR_HPMCOUNTER4	repo/riscv/encoding.h	2912;"	d
CSR_HPMCOUNTER4H	repo/riscv/encoding.h	3224;"	d
CSR_HPMCOUNTER5	repo/riscv/encoding.h	2913;"	d
CSR_HPMCOUNTER5H	repo/riscv/encoding.h	3225;"	d
CSR_HPMCOUNTER6	repo/riscv/encoding.h	2914;"	d
CSR_HPMCOUNTER6H	repo/riscv/encoding.h	3226;"	d
CSR_HPMCOUNTER7	repo/riscv/encoding.h	2915;"	d
CSR_HPMCOUNTER7H	repo/riscv/encoding.h	3227;"	d
CSR_HPMCOUNTER8	repo/riscv/encoding.h	2916;"	d
CSR_HPMCOUNTER8H	repo/riscv/encoding.h	3228;"	d
CSR_HPMCOUNTER9	repo/riscv/encoding.h	2917;"	d
CSR_HPMCOUNTER9H	repo/riscv/encoding.h	3229;"	d
CSR_HSTATEEN0	repo/riscv/encoding.h	2988;"	d
CSR_HSTATEEN0H	repo/riscv/encoding.h	3216;"	d
CSR_HSTATEEN1	repo/riscv/encoding.h	2989;"	d
CSR_HSTATEEN1H	repo/riscv/encoding.h	3217;"	d
CSR_HSTATEEN2	repo/riscv/encoding.h	2990;"	d
CSR_HSTATEEN2H	repo/riscv/encoding.h	3218;"	d
CSR_HSTATEEN3	repo/riscv/encoding.h	2991;"	d
CSR_HSTATEEN3H	repo/riscv/encoding.h	3219;"	d
CSR_HSTATUS	repo/riscv/encoding.h	2978;"	d
CSR_HTIMEDELTA	repo/riscv/encoding.h	2982;"	d
CSR_HTIMEDELTAH	repo/riscv/encoding.h	3209;"	d
CSR_HTINST	repo/riscv/encoding.h	2997;"	d
CSR_HTVAL	repo/riscv/encoding.h	2992;"	d
CSR_HVICTL	repo/riscv/encoding.h	2986;"	d
CSR_HVIEN	repo/riscv/encoding.h	2985;"	d
CSR_HVIENH	repo/riscv/encoding.h	3211;"	d
CSR_HVIP	repo/riscv/encoding.h	2994;"	d
CSR_HVIPH	repo/riscv/encoding.h	3213;"	d
CSR_HVIPRIO1	repo/riscv/encoding.h	2995;"	d
CSR_HVIPRIO1H	repo/riscv/encoding.h	3214;"	d
CSR_HVIPRIO2	repo/riscv/encoding.h	2996;"	d
CSR_HVIPRIO2H	repo/riscv/encoding.h	3215;"	d
CSR_ICOUNT	repo/fesvr/debug_defines.h	467;"	d
CSR_ICOUNT	repo/riscv/debug_defines.h	1307;"	d
CSR_ICOUNT_ACTION	repo/fesvr/debug_defines.h	531;"	d
CSR_ICOUNT_ACTION	repo/riscv/debug_defines.h	1383;"	d
CSR_ICOUNT_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	1387;"	d
CSR_ICOUNT_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	1391;"	d
CSR_ICOUNT_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	1407;"	d
CSR_ICOUNT_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	1411;"	d
CSR_ICOUNT_ACTION_LENGTH	repo/fesvr/debug_defines.h	530;"	d
CSR_ICOUNT_ACTION_LENGTH	repo/riscv/debug_defines.h	1382;"	d
CSR_ICOUNT_ACTION_OFFSET	repo/fesvr/debug_defines.h	529;"	d
CSR_ICOUNT_ACTION_OFFSET	repo/riscv/debug_defines.h	1381;"	d
CSR_ICOUNT_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	1403;"	d
CSR_ICOUNT_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	1399;"	d
CSR_ICOUNT_ACTION_TRACE_ON	repo/riscv/debug_defines.h	1395;"	d
CSR_ICOUNT_COUNT	repo/fesvr/debug_defines.h	482;"	d
CSR_ICOUNT_COUNT	repo/riscv/debug_defines.h	1346;"	d
CSR_ICOUNT_COUNT_LENGTH	repo/fesvr/debug_defines.h	481;"	d
CSR_ICOUNT_COUNT_LENGTH	repo/riscv/debug_defines.h	1345;"	d
CSR_ICOUNT_COUNT_OFFSET	repo/fesvr/debug_defines.h	480;"	d
CSR_ICOUNT_COUNT_OFFSET	repo/riscv/debug_defines.h	1344;"	d
CSR_ICOUNT_DMODE	repo/fesvr/debug_defines.h	473;"	d
CSR_ICOUNT_DMODE	repo/riscv/debug_defines.h	1313;"	d
CSR_ICOUNT_DMODE_LENGTH	repo/fesvr/debug_defines.h	472;"	d
CSR_ICOUNT_DMODE_LENGTH	repo/riscv/debug_defines.h	1312;"	d
CSR_ICOUNT_DMODE_OFFSET	repo/fesvr/debug_defines.h	471;"	d
CSR_ICOUNT_DMODE_OFFSET	repo/riscv/debug_defines.h	1311;"	d
CSR_ICOUNT_H	repo/fesvr/debug_defines.h	496;"	d
CSR_ICOUNT_HIT	repo/riscv/debug_defines.h	1339;"	d
CSR_ICOUNT_HIT_LENGTH	repo/riscv/debug_defines.h	1338;"	d
CSR_ICOUNT_HIT_OFFSET	repo/riscv/debug_defines.h	1337;"	d
CSR_ICOUNT_H_LENGTH	repo/fesvr/debug_defines.h	495;"	d
CSR_ICOUNT_H_OFFSET	repo/fesvr/debug_defines.h	494;"	d
CSR_ICOUNT_M	repo/fesvr/debug_defines.h	489;"	d
CSR_ICOUNT_M	repo/riscv/debug_defines.h	1352;"	d
CSR_ICOUNT_M_LENGTH	repo/fesvr/debug_defines.h	488;"	d
CSR_ICOUNT_M_LENGTH	repo/riscv/debug_defines.h	1351;"	d
CSR_ICOUNT_M_OFFSET	repo/fesvr/debug_defines.h	487;"	d
CSR_ICOUNT_M_OFFSET	repo/riscv/debug_defines.h	1350;"	d
CSR_ICOUNT_PENDING	repo/riscv/debug_defines.h	1360;"	d
CSR_ICOUNT_PENDING_LENGTH	repo/riscv/debug_defines.h	1359;"	d
CSR_ICOUNT_PENDING_OFFSET	repo/riscv/debug_defines.h	1358;"	d
CSR_ICOUNT_S	repo/fesvr/debug_defines.h	503;"	d
CSR_ICOUNT_S	repo/riscv/debug_defines.h	1368;"	d
CSR_ICOUNT_S_LENGTH	repo/fesvr/debug_defines.h	502;"	d
CSR_ICOUNT_S_LENGTH	repo/riscv/debug_defines.h	1367;"	d
CSR_ICOUNT_S_OFFSET	repo/fesvr/debug_defines.h	501;"	d
CSR_ICOUNT_S_OFFSET	repo/riscv/debug_defines.h	1366;"	d
CSR_ICOUNT_TYPE	repo/fesvr/debug_defines.h	470;"	d
CSR_ICOUNT_TYPE	repo/riscv/debug_defines.h	1310;"	d
CSR_ICOUNT_TYPE_LENGTH	repo/fesvr/debug_defines.h	469;"	d
CSR_ICOUNT_TYPE_LENGTH	repo/riscv/debug_defines.h	1309;"	d
CSR_ICOUNT_TYPE_OFFSET	repo/fesvr/debug_defines.h	468;"	d
CSR_ICOUNT_TYPE_OFFSET	repo/riscv/debug_defines.h	1308;"	d
CSR_ICOUNT_U	repo/fesvr/debug_defines.h	510;"	d
CSR_ICOUNT_U	repo/riscv/debug_defines.h	1376;"	d
CSR_ICOUNT_U_LENGTH	repo/fesvr/debug_defines.h	509;"	d
CSR_ICOUNT_U_LENGTH	repo/riscv/debug_defines.h	1375;"	d
CSR_ICOUNT_U_OFFSET	repo/fesvr/debug_defines.h	508;"	d
CSR_ICOUNT_U_OFFSET	repo/riscv/debug_defines.h	1374;"	d
CSR_ICOUNT_VS	repo/riscv/debug_defines.h	1321;"	d
CSR_ICOUNT_VS_LENGTH	repo/riscv/debug_defines.h	1320;"	d
CSR_ICOUNT_VS_OFFSET	repo/riscv/debug_defines.h	1319;"	d
CSR_ICOUNT_VU	repo/riscv/debug_defines.h	1329;"	d
CSR_ICOUNT_VU_LENGTH	repo/riscv/debug_defines.h	1328;"	d
CSR_ICOUNT_VU_OFFSET	repo/riscv/debug_defines.h	1327;"	d
CSR_INSTRET	repo/riscv/encoding.h	2910;"	d
CSR_INSTRETH	repo/riscv/encoding.h	3222;"	d
CSR_ITRIGGER	repo/riscv/debug_defines.h	1412;"	d
CSR_ITRIGGER_ACTION	repo/riscv/debug_defines.h	1485;"	d
CSR_ITRIGGER_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	1489;"	d
CSR_ITRIGGER_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	1493;"	d
CSR_ITRIGGER_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	1509;"	d
CSR_ITRIGGER_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	1513;"	d
CSR_ITRIGGER_ACTION_LENGTH	repo/riscv/debug_defines.h	1484;"	d
CSR_ITRIGGER_ACTION_OFFSET	repo/riscv/debug_defines.h	1483;"	d
CSR_ITRIGGER_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	1505;"	d
CSR_ITRIGGER_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	1501;"	d
CSR_ITRIGGER_ACTION_TRACE_ON	repo/riscv/debug_defines.h	1497;"	d
CSR_ITRIGGER_DMODE	repo/riscv/debug_defines.h	1418;"	d
CSR_ITRIGGER_DMODE_LENGTH	repo/riscv/debug_defines.h	1417;"	d
CSR_ITRIGGER_DMODE_OFFSET	repo/riscv/debug_defines.h	1416;"	d
CSR_ITRIGGER_HIT	repo/riscv/debug_defines.h	1428;"	d
CSR_ITRIGGER_HIT_LENGTH	repo/riscv/debug_defines.h	1427;"	d
CSR_ITRIGGER_HIT_OFFSET	repo/riscv/debug_defines.h	1426;"	d
CSR_ITRIGGER_M	repo/riscv/debug_defines.h	1460;"	d
CSR_ITRIGGER_M_LENGTH	repo/riscv/debug_defines.h	1459;"	d
CSR_ITRIGGER_M_OFFSET	repo/riscv/debug_defines.h	1458;"	d
CSR_ITRIGGER_NMI	repo/riscv/debug_defines.h	1453;"	d
CSR_ITRIGGER_NMI_LENGTH	repo/riscv/debug_defines.h	1452;"	d
CSR_ITRIGGER_NMI_OFFSET	repo/riscv/debug_defines.h	1451;"	d
CSR_ITRIGGER_S	repo/riscv/debug_defines.h	1469;"	d
CSR_ITRIGGER_S_LENGTH	repo/riscv/debug_defines.h	1468;"	d
CSR_ITRIGGER_S_OFFSET	repo/riscv/debug_defines.h	1467;"	d
CSR_ITRIGGER_TYPE	repo/riscv/debug_defines.h	1415;"	d
CSR_ITRIGGER_TYPE_LENGTH	repo/riscv/debug_defines.h	1414;"	d
CSR_ITRIGGER_TYPE_OFFSET	repo/riscv/debug_defines.h	1413;"	d
CSR_ITRIGGER_U	repo/riscv/debug_defines.h	1478;"	d
CSR_ITRIGGER_U_LENGTH	repo/riscv/debug_defines.h	1477;"	d
CSR_ITRIGGER_U_OFFSET	repo/riscv/debug_defines.h	1476;"	d
CSR_ITRIGGER_VS	repo/riscv/debug_defines.h	1437;"	d
CSR_ITRIGGER_VS_LENGTH	repo/riscv/debug_defines.h	1436;"	d
CSR_ITRIGGER_VS_OFFSET	repo/riscv/debug_defines.h	1435;"	d
CSR_ITRIGGER_VU	repo/riscv/debug_defines.h	1446;"	d
CSR_ITRIGGER_VU_LENGTH	repo/riscv/debug_defines.h	1445;"	d
CSR_ITRIGGER_VU_OFFSET	repo/riscv/debug_defines.h	1444;"	d
CSR_JVT	repo/riscv/encoding.h	2907;"	d
CSR_MARCHID	repo/riscv/encoding.h	3198;"	d
CSR_MCAUSE	repo/riscv/encoding.h	3036;"	d
CSR_MCONFIGPTR	repo/riscv/encoding.h	3201;"	d
CSR_MCONTEXT	repo/riscv/debug_defines.h	601;"	d
CSR_MCONTEXT	repo/riscv/encoding.h	3131;"	d
CSR_MCONTROL	repo/fesvr/debug_defines.h	315;"	d
CSR_MCONTROL	repo/riscv/debug_defines.h	603;"	d
CSR_MCONTROL6	repo/riscv/debug_defines.h	958;"	d
CSR_MCONTROL6_ACTION	repo/riscv/debug_defines.h	1131;"	d
CSR_MCONTROL6_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	1135;"	d
CSR_MCONTROL6_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	1139;"	d
CSR_MCONTROL6_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	1155;"	d
CSR_MCONTROL6_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	1159;"	d
CSR_MCONTROL6_ACTION_LENGTH	repo/riscv/debug_defines.h	1130;"	d
CSR_MCONTROL6_ACTION_OFFSET	repo/riscv/debug_defines.h	1129;"	d
CSR_MCONTROL6_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	1151;"	d
CSR_MCONTROL6_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	1147;"	d
CSR_MCONTROL6_ACTION_TRACE_ON	repo/riscv/debug_defines.h	1143;"	d
CSR_MCONTROL6_CHAIN	repo/riscv/debug_defines.h	1162;"	d
CSR_MCONTROL6_CHAIN_DISABLED	repo/riscv/debug_defines.h	1166;"	d
CSR_MCONTROL6_CHAIN_ENABLED	repo/riscv/debug_defines.h	1171;"	d
CSR_MCONTROL6_CHAIN_LENGTH	repo/riscv/debug_defines.h	1161;"	d
CSR_MCONTROL6_CHAIN_OFFSET	repo/riscv/debug_defines.h	1160;"	d
CSR_MCONTROL6_DMODE	repo/riscv/debug_defines.h	964;"	d
CSR_MCONTROL6_DMODE_LENGTH	repo/riscv/debug_defines.h	963;"	d
CSR_MCONTROL6_DMODE_OFFSET	repo/riscv/debug_defines.h	962;"	d
CSR_MCONTROL6_EXECUTE	repo/riscv/debug_defines.h	1292;"	d
CSR_MCONTROL6_EXECUTE_LENGTH	repo/riscv/debug_defines.h	1291;"	d
CSR_MCONTROL6_EXECUTE_OFFSET	repo/riscv/debug_defines.h	1290;"	d
CSR_MCONTROL6_HIT	repo/riscv/debug_defines.h	991;"	d
CSR_MCONTROL6_HIT_LENGTH	repo/riscv/debug_defines.h	990;"	d
CSR_MCONTROL6_HIT_OFFSET	repo/riscv/debug_defines.h	989;"	d
CSR_MCONTROL6_LOAD	repo/riscv/debug_defines.h	1306;"	d
CSR_MCONTROL6_LOAD_LENGTH	repo/riscv/debug_defines.h	1305;"	d
CSR_MCONTROL6_LOAD_OFFSET	repo/riscv/debug_defines.h	1304;"	d
CSR_MCONTROL6_M	repo/riscv/debug_defines.h	1269;"	d
CSR_MCONTROL6_MATCH	repo/riscv/debug_defines.h	1198;"	d
CSR_MCONTROL6_MATCH_EQUAL	repo/riscv/debug_defines.h	1202;"	d
CSR_MCONTROL6_MATCH_GE	repo/riscv/debug_defines.h	1219;"	d
CSR_MCONTROL6_MATCH_LENGTH	repo/riscv/debug_defines.h	1197;"	d
CSR_MCONTROL6_MATCH_LT	repo/riscv/debug_defines.h	1224;"	d
CSR_MCONTROL6_MATCH_MASK_HIGH	repo/riscv/debug_defines.h	1238;"	d
CSR_MCONTROL6_MATCH_MASK_LOW	repo/riscv/debug_defines.h	1231;"	d
CSR_MCONTROL6_MATCH_NAPOT	repo/riscv/debug_defines.h	1214;"	d
CSR_MCONTROL6_MATCH_NOT_EQUAL	repo/riscv/debug_defines.h	1242;"	d
CSR_MCONTROL6_MATCH_NOT_MASK_HIGH	repo/riscv/debug_defines.h	1254;"	d
CSR_MCONTROL6_MATCH_NOT_MASK_LOW	repo/riscv/debug_defines.h	1250;"	d
CSR_MCONTROL6_MATCH_NOT_NAPOT	repo/riscv/debug_defines.h	1246;"	d
CSR_MCONTROL6_MATCH_OFFSET	repo/riscv/debug_defines.h	1196;"	d
CSR_MCONTROL6_M_LENGTH	repo/riscv/debug_defines.h	1268;"	d
CSR_MCONTROL6_M_OFFSET	repo/riscv/debug_defines.h	1267;"	d
CSR_MCONTROL6_S	repo/riscv/debug_defines.h	1277;"	d
CSR_MCONTROL6_SELECT	repo/riscv/debug_defines.h	997;"	d
CSR_MCONTROL6_SELECT_ADDRESS	repo/riscv/debug_defines.h	1006;"	d
CSR_MCONTROL6_SELECT_DATA	repo/riscv/debug_defines.h	1012;"	d
CSR_MCONTROL6_SELECT_LENGTH	repo/riscv/debug_defines.h	996;"	d
CSR_MCONTROL6_SELECT_OFFSET	repo/riscv/debug_defines.h	995;"	d
CSR_MCONTROL6_SIZE	repo/riscv/debug_defines.h	1060;"	d
CSR_MCONTROL6_SIZE_112BIT	repo/riscv/debug_defines.h	1101;"	d
CSR_MCONTROL6_SIZE_128BIT	repo/riscv/debug_defines.h	1106;"	d
CSR_MCONTROL6_SIZE_16BIT	repo/riscv/debug_defines.h	1075;"	d
CSR_MCONTROL6_SIZE_32BIT	repo/riscv/debug_defines.h	1080;"	d
CSR_MCONTROL6_SIZE_48BIT	repo/riscv/debug_defines.h	1084;"	d
CSR_MCONTROL6_SIZE_64BIT	repo/riscv/debug_defines.h	1089;"	d
CSR_MCONTROL6_SIZE_80BIT	repo/riscv/debug_defines.h	1093;"	d
CSR_MCONTROL6_SIZE_8BIT	repo/riscv/debug_defines.h	1070;"	d
CSR_MCONTROL6_SIZE_96BIT	repo/riscv/debug_defines.h	1097;"	d
CSR_MCONTROL6_SIZE_ANY	repo/riscv/debug_defines.h	1066;"	d
CSR_MCONTROL6_SIZE_LENGTH	repo/riscv/debug_defines.h	1059;"	d
CSR_MCONTROL6_SIZE_OFFSET	repo/riscv/debug_defines.h	1058;"	d
CSR_MCONTROL6_STORE	repo/riscv/debug_defines.h	1299;"	d
CSR_MCONTROL6_STORE_LENGTH	repo/riscv/debug_defines.h	1298;"	d
CSR_MCONTROL6_STORE_OFFSET	repo/riscv/debug_defines.h	1297;"	d
CSR_MCONTROL6_S_LENGTH	repo/riscv/debug_defines.h	1276;"	d
CSR_MCONTROL6_S_OFFSET	repo/riscv/debug_defines.h	1275;"	d
CSR_MCONTROL6_TIMING	repo/riscv/debug_defines.h	1015;"	d
CSR_MCONTROL6_TIMING_AFTER	repo/riscv/debug_defines.h	1040;"	d
CSR_MCONTROL6_TIMING_BEFORE	repo/riscv/debug_defines.h	1030;"	d
CSR_MCONTROL6_TIMING_LENGTH	repo/riscv/debug_defines.h	1014;"	d
CSR_MCONTROL6_TIMING_OFFSET	repo/riscv/debug_defines.h	1013;"	d
CSR_MCONTROL6_TYPE	repo/riscv/debug_defines.h	961;"	d
CSR_MCONTROL6_TYPE_LENGTH	repo/riscv/debug_defines.h	960;"	d
CSR_MCONTROL6_TYPE_OFFSET	repo/riscv/debug_defines.h	959;"	d
CSR_MCONTROL6_U	repo/riscv/debug_defines.h	1285;"	d
CSR_MCONTROL6_U_LENGTH	repo/riscv/debug_defines.h	1284;"	d
CSR_MCONTROL6_U_OFFSET	repo/riscv/debug_defines.h	1283;"	d
CSR_MCONTROL6_VS	repo/riscv/debug_defines.h	972;"	d
CSR_MCONTROL6_VS_LENGTH	repo/riscv/debug_defines.h	971;"	d
CSR_MCONTROL6_VS_OFFSET	repo/riscv/debug_defines.h	970;"	d
CSR_MCONTROL6_VU	repo/riscv/debug_defines.h	980;"	d
CSR_MCONTROL6_VU_LENGTH	repo/riscv/debug_defines.h	979;"	d
CSR_MCONTROL6_VU_OFFSET	repo/riscv/debug_defines.h	978;"	d
CSR_MCONTROL_ACTION	repo/fesvr/debug_defines.h	390;"	d
CSR_MCONTROL_ACTION	repo/riscv/debug_defines.h	784;"	d
CSR_MCONTROL_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	788;"	d
CSR_MCONTROL_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	792;"	d
CSR_MCONTROL_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	808;"	d
CSR_MCONTROL_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	812;"	d
CSR_MCONTROL_ACTION_LENGTH	repo/fesvr/debug_defines.h	389;"	d
CSR_MCONTROL_ACTION_LENGTH	repo/riscv/debug_defines.h	783;"	d
CSR_MCONTROL_ACTION_OFFSET	repo/fesvr/debug_defines.h	388;"	d
CSR_MCONTROL_ACTION_OFFSET	repo/riscv/debug_defines.h	782;"	d
CSR_MCONTROL_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	804;"	d
CSR_MCONTROL_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	800;"	d
CSR_MCONTROL_ACTION_TRACE_ON	repo/riscv/debug_defines.h	796;"	d
CSR_MCONTROL_CHAIN	repo/fesvr/debug_defines.h	399;"	d
CSR_MCONTROL_CHAIN	repo/riscv/debug_defines.h	815;"	d
CSR_MCONTROL_CHAIN_DISABLED	repo/riscv/debug_defines.h	819;"	d
CSR_MCONTROL_CHAIN_ENABLED	repo/riscv/debug_defines.h	824;"	d
CSR_MCONTROL_CHAIN_LENGTH	repo/fesvr/debug_defines.h	398;"	d
CSR_MCONTROL_CHAIN_LENGTH	repo/riscv/debug_defines.h	814;"	d
CSR_MCONTROL_CHAIN_OFFSET	repo/fesvr/debug_defines.h	397;"	d
CSR_MCONTROL_CHAIN_OFFSET	repo/riscv/debug_defines.h	813;"	d
CSR_MCONTROL_DMODE	repo/fesvr/debug_defines.h	321;"	d
CSR_MCONTROL_DMODE	repo/riscv/debug_defines.h	609;"	d
CSR_MCONTROL_DMODE_LENGTH	repo/fesvr/debug_defines.h	320;"	d
CSR_MCONTROL_DMODE_LENGTH	repo/riscv/debug_defines.h	608;"	d
CSR_MCONTROL_DMODE_OFFSET	repo/fesvr/debug_defines.h	319;"	d
CSR_MCONTROL_DMODE_OFFSET	repo/riscv/debug_defines.h	607;"	d
CSR_MCONTROL_EXECUTE	repo/fesvr/debug_defines.h	454;"	d
CSR_MCONTROL_EXECUTE	repo/riscv/debug_defines.h	943;"	d
CSR_MCONTROL_EXECUTE_LENGTH	repo/fesvr/debug_defines.h	453;"	d
CSR_MCONTROL_EXECUTE_LENGTH	repo/riscv/debug_defines.h	942;"	d
CSR_MCONTROL_EXECUTE_OFFSET	repo/fesvr/debug_defines.h	452;"	d
CSR_MCONTROL_EXECUTE_OFFSET	repo/riscv/debug_defines.h	941;"	d
CSR_MCONTROL_H	repo/fesvr/debug_defines.h	435;"	d
CSR_MCONTROL_HIT	repo/riscv/debug_defines.h	640;"	d
CSR_MCONTROL_HIT_LENGTH	repo/riscv/debug_defines.h	639;"	d
CSR_MCONTROL_HIT_OFFSET	repo/riscv/debug_defines.h	638;"	d
CSR_MCONTROL_H_LENGTH	repo/fesvr/debug_defines.h	434;"	d
CSR_MCONTROL_H_OFFSET	repo/fesvr/debug_defines.h	433;"	d
CSR_MCONTROL_LOAD	repo/fesvr/debug_defines.h	466;"	d
CSR_MCONTROL_LOAD	repo/riscv/debug_defines.h	957;"	d
CSR_MCONTROL_LOAD_LENGTH	repo/fesvr/debug_defines.h	465;"	d
CSR_MCONTROL_LOAD_LENGTH	repo/riscv/debug_defines.h	956;"	d
CSR_MCONTROL_LOAD_OFFSET	repo/fesvr/debug_defines.h	464;"	d
CSR_MCONTROL_LOAD_OFFSET	repo/riscv/debug_defines.h	955;"	d
CSR_MCONTROL_M	repo/fesvr/debug_defines.h	429;"	d
CSR_MCONTROL_M	repo/riscv/debug_defines.h	920;"	d
CSR_MCONTROL_MASKMAX	repo/fesvr/debug_defines.h	332;"	d
CSR_MCONTROL_MASKMAX	repo/riscv/debug_defines.h	620;"	d
CSR_MCONTROL_MASKMAX_LENGTH	repo/fesvr/debug_defines.h	331;"	d
CSR_MCONTROL_MASKMAX_LENGTH	repo/riscv/debug_defines.h	619;"	d
CSR_MCONTROL_MASKMAX_OFFSET	repo/fesvr/debug_defines.h	330;"	d
CSR_MCONTROL_MASKMAX_OFFSET	repo/riscv/debug_defines.h	618;"	d
CSR_MCONTROL_MATCH	repo/fesvr/debug_defines.h	423;"	d
CSR_MCONTROL_MATCH	repo/riscv/debug_defines.h	851;"	d
CSR_MCONTROL_MATCH_EQUAL	repo/riscv/debug_defines.h	855;"	d
CSR_MCONTROL_MATCH_GE	repo/riscv/debug_defines.h	870;"	d
CSR_MCONTROL_MATCH_LENGTH	repo/fesvr/debug_defines.h	422;"	d
CSR_MCONTROL_MATCH_LENGTH	repo/riscv/debug_defines.h	850;"	d
CSR_MCONTROL_MATCH_LT	repo/riscv/debug_defines.h	875;"	d
CSR_MCONTROL_MATCH_MASK_HIGH	repo/riscv/debug_defines.h	889;"	d
CSR_MCONTROL_MATCH_MASK_LOW	repo/riscv/debug_defines.h	882;"	d
CSR_MCONTROL_MATCH_NAPOT	repo/riscv/debug_defines.h	865;"	d
CSR_MCONTROL_MATCH_NOT_EQUAL	repo/riscv/debug_defines.h	893;"	d
CSR_MCONTROL_MATCH_NOT_MASK_HIGH	repo/riscv/debug_defines.h	905;"	d
CSR_MCONTROL_MATCH_NOT_MASK_LOW	repo/riscv/debug_defines.h	901;"	d
CSR_MCONTROL_MATCH_NOT_NAPOT	repo/riscv/debug_defines.h	897;"	d
CSR_MCONTROL_MATCH_OFFSET	repo/fesvr/debug_defines.h	421;"	d
CSR_MCONTROL_MATCH_OFFSET	repo/riscv/debug_defines.h	849;"	d
CSR_MCONTROL_M_LENGTH	repo/fesvr/debug_defines.h	428;"	d
CSR_MCONTROL_M_LENGTH	repo/riscv/debug_defines.h	919;"	d
CSR_MCONTROL_M_OFFSET	repo/fesvr/debug_defines.h	427;"	d
CSR_MCONTROL_M_OFFSET	repo/riscv/debug_defines.h	918;"	d
CSR_MCONTROL_S	repo/fesvr/debug_defines.h	441;"	d
CSR_MCONTROL_S	repo/riscv/debug_defines.h	928;"	d
CSR_MCONTROL_SELECT	repo/fesvr/debug_defines.h	341;"	d
CSR_MCONTROL_SELECT	repo/riscv/debug_defines.h	646;"	d
CSR_MCONTROL_SELECT_ADDRESS	repo/riscv/debug_defines.h	655;"	d
CSR_MCONTROL_SELECT_DATA	repo/riscv/debug_defines.h	661;"	d
CSR_MCONTROL_SELECT_LENGTH	repo/fesvr/debug_defines.h	340;"	d
CSR_MCONTROL_SELECT_LENGTH	repo/riscv/debug_defines.h	645;"	d
CSR_MCONTROL_SELECT_OFFSET	repo/fesvr/debug_defines.h	339;"	d
CSR_MCONTROL_SELECT_OFFSET	repo/riscv/debug_defines.h	644;"	d
CSR_MCONTROL_SIZEHI	repo/riscv/debug_defines.h	629;"	d
CSR_MCONTROL_SIZEHI_LENGTH	repo/riscv/debug_defines.h	628;"	d
CSR_MCONTROL_SIZEHI_OFFSET	repo/riscv/debug_defines.h	627;"	d
CSR_MCONTROL_SIZELO	repo/riscv/debug_defines.h	713;"	d
CSR_MCONTROL_SIZELO_112BIT	repo/riscv/debug_defines.h	754;"	d
CSR_MCONTROL_SIZELO_128BIT	repo/riscv/debug_defines.h	759;"	d
CSR_MCONTROL_SIZELO_16BIT	repo/riscv/debug_defines.h	728;"	d
CSR_MCONTROL_SIZELO_32BIT	repo/riscv/debug_defines.h	733;"	d
CSR_MCONTROL_SIZELO_48BIT	repo/riscv/debug_defines.h	737;"	d
CSR_MCONTROL_SIZELO_64BIT	repo/riscv/debug_defines.h	742;"	d
CSR_MCONTROL_SIZELO_80BIT	repo/riscv/debug_defines.h	746;"	d
CSR_MCONTROL_SIZELO_8BIT	repo/riscv/debug_defines.h	723;"	d
CSR_MCONTROL_SIZELO_96BIT	repo/riscv/debug_defines.h	750;"	d
CSR_MCONTROL_SIZELO_ANY	repo/riscv/debug_defines.h	719;"	d
CSR_MCONTROL_SIZELO_LENGTH	repo/riscv/debug_defines.h	712;"	d
CSR_MCONTROL_SIZELO_OFFSET	repo/riscv/debug_defines.h	711;"	d
CSR_MCONTROL_STORE	repo/fesvr/debug_defines.h	460;"	d
CSR_MCONTROL_STORE	repo/riscv/debug_defines.h	950;"	d
CSR_MCONTROL_STORE_LENGTH	repo/fesvr/debug_defines.h	459;"	d
CSR_MCONTROL_STORE_LENGTH	repo/riscv/debug_defines.h	949;"	d
CSR_MCONTROL_STORE_OFFSET	repo/fesvr/debug_defines.h	458;"	d
CSR_MCONTROL_STORE_OFFSET	repo/riscv/debug_defines.h	948;"	d
CSR_MCONTROL_S_LENGTH	repo/fesvr/debug_defines.h	440;"	d
CSR_MCONTROL_S_LENGTH	repo/riscv/debug_defines.h	927;"	d
CSR_MCONTROL_S_OFFSET	repo/fesvr/debug_defines.h	439;"	d
CSR_MCONTROL_S_OFFSET	repo/riscv/debug_defines.h	926;"	d
CSR_MCONTROL_TIMING	repo/fesvr/debug_defines.h	369;"	d
CSR_MCONTROL_TIMING	repo/riscv/debug_defines.h	664;"	d
CSR_MCONTROL_TIMING_AFTER	repo/riscv/debug_defines.h	689;"	d
CSR_MCONTROL_TIMING_BEFORE	repo/riscv/debug_defines.h	679;"	d
CSR_MCONTROL_TIMING_LENGTH	repo/fesvr/debug_defines.h	368;"	d
CSR_MCONTROL_TIMING_LENGTH	repo/riscv/debug_defines.h	663;"	d
CSR_MCONTROL_TIMING_OFFSET	repo/fesvr/debug_defines.h	367;"	d
CSR_MCONTROL_TIMING_OFFSET	repo/riscv/debug_defines.h	662;"	d
CSR_MCONTROL_TYPE	repo/fesvr/debug_defines.h	318;"	d
CSR_MCONTROL_TYPE	repo/riscv/debug_defines.h	606;"	d
CSR_MCONTROL_TYPE_LENGTH	repo/fesvr/debug_defines.h	317;"	d
CSR_MCONTROL_TYPE_LENGTH	repo/riscv/debug_defines.h	605;"	d
CSR_MCONTROL_TYPE_OFFSET	repo/fesvr/debug_defines.h	316;"	d
CSR_MCONTROL_TYPE_OFFSET	repo/riscv/debug_defines.h	604;"	d
CSR_MCONTROL_U	repo/fesvr/debug_defines.h	447;"	d
CSR_MCONTROL_U	repo/riscv/debug_defines.h	936;"	d
CSR_MCONTROL_U_LENGTH	repo/fesvr/debug_defines.h	446;"	d
CSR_MCONTROL_U_LENGTH	repo/riscv/debug_defines.h	935;"	d
CSR_MCONTROL_U_OFFSET	repo/fesvr/debug_defines.h	445;"	d
CSR_MCONTROL_U_OFFSET	repo/riscv/debug_defines.h	934;"	d
CSR_MCOUNTEREN	repo/riscv/encoding.h	3025;"	d
CSR_MCOUNTINHIBIT	repo/riscv/encoding.h	3033;"	d
CSR_MCYCLE	repo/riscv/encoding.h	3137;"	d
CSR_MCYCLEH	repo/riscv/encoding.h	3297;"	d
CSR_MEDELEG	repo/riscv/encoding.h	3021;"	d
CSR_MENVCFG	repo/riscv/encoding.h	3028;"	d
CSR_MENVCFGH	repo/riscv/encoding.h	3257;"	d
CSR_MEPC	repo/riscv/encoding.h	3035;"	d
CSR_MHARTID	repo/riscv/encoding.h	3200;"	d
CSR_MHPMCOUNTER10	repo/riscv/encoding.h	3146;"	d
CSR_MHPMCOUNTER10H	repo/riscv/encoding.h	3306;"	d
CSR_MHPMCOUNTER11	repo/riscv/encoding.h	3147;"	d
CSR_MHPMCOUNTER11H	repo/riscv/encoding.h	3307;"	d
CSR_MHPMCOUNTER12	repo/riscv/encoding.h	3148;"	d
CSR_MHPMCOUNTER12H	repo/riscv/encoding.h	3308;"	d
CSR_MHPMCOUNTER13	repo/riscv/encoding.h	3149;"	d
CSR_MHPMCOUNTER13H	repo/riscv/encoding.h	3309;"	d
CSR_MHPMCOUNTER14	repo/riscv/encoding.h	3150;"	d
CSR_MHPMCOUNTER14H	repo/riscv/encoding.h	3310;"	d
CSR_MHPMCOUNTER15	repo/riscv/encoding.h	3151;"	d
CSR_MHPMCOUNTER15H	repo/riscv/encoding.h	3311;"	d
CSR_MHPMCOUNTER16	repo/riscv/encoding.h	3152;"	d
CSR_MHPMCOUNTER16H	repo/riscv/encoding.h	3312;"	d
CSR_MHPMCOUNTER17	repo/riscv/encoding.h	3153;"	d
CSR_MHPMCOUNTER17H	repo/riscv/encoding.h	3313;"	d
CSR_MHPMCOUNTER18	repo/riscv/encoding.h	3154;"	d
CSR_MHPMCOUNTER18H	repo/riscv/encoding.h	3314;"	d
CSR_MHPMCOUNTER19	repo/riscv/encoding.h	3155;"	d
CSR_MHPMCOUNTER19H	repo/riscv/encoding.h	3315;"	d
CSR_MHPMCOUNTER20	repo/riscv/encoding.h	3156;"	d
CSR_MHPMCOUNTER20H	repo/riscv/encoding.h	3316;"	d
CSR_MHPMCOUNTER21	repo/riscv/encoding.h	3157;"	d
CSR_MHPMCOUNTER21H	repo/riscv/encoding.h	3317;"	d
CSR_MHPMCOUNTER22	repo/riscv/encoding.h	3158;"	d
CSR_MHPMCOUNTER22H	repo/riscv/encoding.h	3318;"	d
CSR_MHPMCOUNTER23	repo/riscv/encoding.h	3159;"	d
CSR_MHPMCOUNTER23H	repo/riscv/encoding.h	3319;"	d
CSR_MHPMCOUNTER24	repo/riscv/encoding.h	3160;"	d
CSR_MHPMCOUNTER24H	repo/riscv/encoding.h	3320;"	d
CSR_MHPMCOUNTER25	repo/riscv/encoding.h	3161;"	d
CSR_MHPMCOUNTER25H	repo/riscv/encoding.h	3321;"	d
CSR_MHPMCOUNTER26	repo/riscv/encoding.h	3162;"	d
CSR_MHPMCOUNTER26H	repo/riscv/encoding.h	3322;"	d
CSR_MHPMCOUNTER27	repo/riscv/encoding.h	3163;"	d
CSR_MHPMCOUNTER27H	repo/riscv/encoding.h	3323;"	d
CSR_MHPMCOUNTER28	repo/riscv/encoding.h	3164;"	d
CSR_MHPMCOUNTER28H	repo/riscv/encoding.h	3324;"	d
CSR_MHPMCOUNTER29	repo/riscv/encoding.h	3165;"	d
CSR_MHPMCOUNTER29H	repo/riscv/encoding.h	3325;"	d
CSR_MHPMCOUNTER3	repo/riscv/encoding.h	3139;"	d
CSR_MHPMCOUNTER30	repo/riscv/encoding.h	3166;"	d
CSR_MHPMCOUNTER30H	repo/riscv/encoding.h	3326;"	d
CSR_MHPMCOUNTER31	repo/riscv/encoding.h	3167;"	d
CSR_MHPMCOUNTER31H	repo/riscv/encoding.h	3327;"	d
CSR_MHPMCOUNTER3H	repo/riscv/encoding.h	3299;"	d
CSR_MHPMCOUNTER4	repo/riscv/encoding.h	3140;"	d
CSR_MHPMCOUNTER4H	repo/riscv/encoding.h	3300;"	d
CSR_MHPMCOUNTER5	repo/riscv/encoding.h	3141;"	d
CSR_MHPMCOUNTER5H	repo/riscv/encoding.h	3301;"	d
CSR_MHPMCOUNTER6	repo/riscv/encoding.h	3142;"	d
CSR_MHPMCOUNTER6H	repo/riscv/encoding.h	3302;"	d
CSR_MHPMCOUNTER7	repo/riscv/encoding.h	3143;"	d
CSR_MHPMCOUNTER7H	repo/riscv/encoding.h	3303;"	d
CSR_MHPMCOUNTER8	repo/riscv/encoding.h	3144;"	d
CSR_MHPMCOUNTER8H	repo/riscv/encoding.h	3304;"	d
CSR_MHPMCOUNTER9	repo/riscv/encoding.h	3145;"	d
CSR_MHPMCOUNTER9H	repo/riscv/encoding.h	3305;"	d
CSR_MHPMEVENT10	repo/riscv/encoding.h	3175;"	d
CSR_MHPMEVENT10H	repo/riscv/encoding.h	3270;"	d
CSR_MHPMEVENT11	repo/riscv/encoding.h	3176;"	d
CSR_MHPMEVENT11H	repo/riscv/encoding.h	3271;"	d
CSR_MHPMEVENT12	repo/riscv/encoding.h	3177;"	d
CSR_MHPMEVENT12H	repo/riscv/encoding.h	3272;"	d
CSR_MHPMEVENT13	repo/riscv/encoding.h	3178;"	d
CSR_MHPMEVENT13H	repo/riscv/encoding.h	3273;"	d
CSR_MHPMEVENT14	repo/riscv/encoding.h	3179;"	d
CSR_MHPMEVENT14H	repo/riscv/encoding.h	3274;"	d
CSR_MHPMEVENT15	repo/riscv/encoding.h	3180;"	d
CSR_MHPMEVENT15H	repo/riscv/encoding.h	3275;"	d
CSR_MHPMEVENT16	repo/riscv/encoding.h	3181;"	d
CSR_MHPMEVENT16H	repo/riscv/encoding.h	3276;"	d
CSR_MHPMEVENT17	repo/riscv/encoding.h	3182;"	d
CSR_MHPMEVENT17H	repo/riscv/encoding.h	3277;"	d
CSR_MHPMEVENT18	repo/riscv/encoding.h	3183;"	d
CSR_MHPMEVENT18H	repo/riscv/encoding.h	3278;"	d
CSR_MHPMEVENT19	repo/riscv/encoding.h	3184;"	d
CSR_MHPMEVENT19H	repo/riscv/encoding.h	3279;"	d
CSR_MHPMEVENT20	repo/riscv/encoding.h	3185;"	d
CSR_MHPMEVENT20H	repo/riscv/encoding.h	3280;"	d
CSR_MHPMEVENT21	repo/riscv/encoding.h	3186;"	d
CSR_MHPMEVENT21H	repo/riscv/encoding.h	3281;"	d
CSR_MHPMEVENT22	repo/riscv/encoding.h	3187;"	d
CSR_MHPMEVENT22H	repo/riscv/encoding.h	3282;"	d
CSR_MHPMEVENT23	repo/riscv/encoding.h	3188;"	d
CSR_MHPMEVENT23H	repo/riscv/encoding.h	3283;"	d
CSR_MHPMEVENT24	repo/riscv/encoding.h	3189;"	d
CSR_MHPMEVENT24H	repo/riscv/encoding.h	3284;"	d
CSR_MHPMEVENT25	repo/riscv/encoding.h	3190;"	d
CSR_MHPMEVENT25H	repo/riscv/encoding.h	3285;"	d
CSR_MHPMEVENT26	repo/riscv/encoding.h	3191;"	d
CSR_MHPMEVENT26H	repo/riscv/encoding.h	3286;"	d
CSR_MHPMEVENT27	repo/riscv/encoding.h	3192;"	d
CSR_MHPMEVENT27H	repo/riscv/encoding.h	3287;"	d
CSR_MHPMEVENT28	repo/riscv/encoding.h	3193;"	d
CSR_MHPMEVENT28H	repo/riscv/encoding.h	3288;"	d
CSR_MHPMEVENT29	repo/riscv/encoding.h	3194;"	d
CSR_MHPMEVENT29H	repo/riscv/encoding.h	3289;"	d
CSR_MHPMEVENT3	repo/riscv/encoding.h	3168;"	d
CSR_MHPMEVENT30	repo/riscv/encoding.h	3195;"	d
CSR_MHPMEVENT30H	repo/riscv/encoding.h	3290;"	d
CSR_MHPMEVENT31	repo/riscv/encoding.h	3196;"	d
CSR_MHPMEVENT31H	repo/riscv/encoding.h	3291;"	d
CSR_MHPMEVENT3H	repo/riscv/encoding.h	3263;"	d
CSR_MHPMEVENT4	repo/riscv/encoding.h	3169;"	d
CSR_MHPMEVENT4H	repo/riscv/encoding.h	3264;"	d
CSR_MHPMEVENT5	repo/riscv/encoding.h	3170;"	d
CSR_MHPMEVENT5H	repo/riscv/encoding.h	3265;"	d
CSR_MHPMEVENT6	repo/riscv/encoding.h	3171;"	d
CSR_MHPMEVENT6H	repo/riscv/encoding.h	3266;"	d
CSR_MHPMEVENT7	repo/riscv/encoding.h	3172;"	d
CSR_MHPMEVENT7H	repo/riscv/encoding.h	3267;"	d
CSR_MHPMEVENT8	repo/riscv/encoding.h	3173;"	d
CSR_MHPMEVENT8H	repo/riscv/encoding.h	3268;"	d
CSR_MHPMEVENT9	repo/riscv/encoding.h	3174;"	d
CSR_MHPMEVENT9H	repo/riscv/encoding.h	3269;"	d
CSR_MIDELEG	repo/riscv/encoding.h	3022;"	d
CSR_MIDELEGH	repo/riscv/encoding.h	3253;"	d
CSR_MIE	repo/riscv/encoding.h	3023;"	d
CSR_MIEH	repo/riscv/encoding.h	3254;"	d
CSR_MIMPID	repo/riscv/encoding.h	3199;"	d
CSR_MINSTRET	repo/riscv/encoding.h	3138;"	d
CSR_MINSTRETH	repo/riscv/encoding.h	3298;"	d
CSR_MINTSTATUS	repo/riscv/encoding.h	3016;"	d
CSR_MIP	repo/riscv/encoding.h	3038;"	d
CSR_MIPH	repo/riscv/encoding.h	3262;"	d
CSR_MIREG	repo/riscv/encoding.h	3042;"	d
CSR_MISA	repo/riscv/encoding.h	3020;"	d
CSR_MISELECT	repo/riscv/encoding.h	3041;"	d
CSR_MNCAUSE	repo/riscv/encoding.h	3294;"	d
CSR_MNEPC	repo/riscv/encoding.h	3293;"	d
CSR_MNSCRATCH	repo/riscv/encoding.h	3292;"	d
CSR_MNSTATUS	repo/riscv/encoding.h	3295;"	d
CSR_MNXTI	repo/riscv/encoding.h	3015;"	d
CSR_MSCONTEXT	repo/riscv/debug_defines.h	602;"	d
CSR_MSCONTEXT	repo/riscv/encoding.h	3132;"	d
CSR_MSCRATCH	repo/riscv/encoding.h	3034;"	d
CSR_MSCRATCHCSW	repo/riscv/encoding.h	3017;"	d
CSR_MSCRATCHCSWL	repo/riscv/encoding.h	3018;"	d
CSR_MSECCFG	repo/riscv/encoding.h	3124;"	d
CSR_MSECCFGH	repo/riscv/encoding.h	3296;"	d
CSR_MSTATEEN0	repo/riscv/encoding.h	3029;"	d
CSR_MSTATEEN0H	repo/riscv/encoding.h	3258;"	d
CSR_MSTATEEN1	repo/riscv/encoding.h	3030;"	d
CSR_MSTATEEN1H	repo/riscv/encoding.h	3259;"	d
CSR_MSTATEEN2	repo/riscv/encoding.h	3031;"	d
CSR_MSTATEEN2H	repo/riscv/encoding.h	3260;"	d
CSR_MSTATEEN3	repo/riscv/encoding.h	3032;"	d
CSR_MSTATEEN3H	repo/riscv/encoding.h	3261;"	d
CSR_MSTATUS	repo/riscv/encoding.h	3019;"	d
CSR_MSTATUSH	repo/riscv/encoding.h	3252;"	d
CSR_MTINST	repo/riscv/encoding.h	3039;"	d
CSR_MTOPEI	repo/riscv/encoding.h	3043;"	d
CSR_MTOPI	repo/riscv/encoding.h	3202;"	d
CSR_MTVAL	repo/riscv/encoding.h	3037;"	d
CSR_MTVAL2	repo/riscv/encoding.h	3040;"	d
CSR_MTVEC	repo/riscv/encoding.h	3024;"	d
CSR_MTVT	repo/riscv/encoding.h	3014;"	d
CSR_MVENDORID	repo/riscv/encoding.h	3197;"	d
CSR_MVIEN	repo/riscv/encoding.h	3026;"	d
CSR_MVIENH	repo/riscv/encoding.h	3255;"	d
CSR_MVIP	repo/riscv/encoding.h	3027;"	d
CSR_MVIPH	repo/riscv/encoding.h	3256;"	d
CSR_PMPADDR0	repo/riscv/encoding.h	3060;"	d
CSR_PMPADDR1	repo/riscv/encoding.h	3061;"	d
CSR_PMPADDR10	repo/riscv/encoding.h	3070;"	d
CSR_PMPADDR11	repo/riscv/encoding.h	3071;"	d
CSR_PMPADDR12	repo/riscv/encoding.h	3072;"	d
CSR_PMPADDR13	repo/riscv/encoding.h	3073;"	d
CSR_PMPADDR14	repo/riscv/encoding.h	3074;"	d
CSR_PMPADDR15	repo/riscv/encoding.h	3075;"	d
CSR_PMPADDR16	repo/riscv/encoding.h	3076;"	d
CSR_PMPADDR17	repo/riscv/encoding.h	3077;"	d
CSR_PMPADDR18	repo/riscv/encoding.h	3078;"	d
CSR_PMPADDR19	repo/riscv/encoding.h	3079;"	d
CSR_PMPADDR2	repo/riscv/encoding.h	3062;"	d
CSR_PMPADDR20	repo/riscv/encoding.h	3080;"	d
CSR_PMPADDR21	repo/riscv/encoding.h	3081;"	d
CSR_PMPADDR22	repo/riscv/encoding.h	3082;"	d
CSR_PMPADDR23	repo/riscv/encoding.h	3083;"	d
CSR_PMPADDR24	repo/riscv/encoding.h	3084;"	d
CSR_PMPADDR25	repo/riscv/encoding.h	3085;"	d
CSR_PMPADDR26	repo/riscv/encoding.h	3086;"	d
CSR_PMPADDR27	repo/riscv/encoding.h	3087;"	d
CSR_PMPADDR28	repo/riscv/encoding.h	3088;"	d
CSR_PMPADDR29	repo/riscv/encoding.h	3089;"	d
CSR_PMPADDR3	repo/riscv/encoding.h	3063;"	d
CSR_PMPADDR30	repo/riscv/encoding.h	3090;"	d
CSR_PMPADDR31	repo/riscv/encoding.h	3091;"	d
CSR_PMPADDR32	repo/riscv/encoding.h	3092;"	d
CSR_PMPADDR33	repo/riscv/encoding.h	3093;"	d
CSR_PMPADDR34	repo/riscv/encoding.h	3094;"	d
CSR_PMPADDR35	repo/riscv/encoding.h	3095;"	d
CSR_PMPADDR36	repo/riscv/encoding.h	3096;"	d
CSR_PMPADDR37	repo/riscv/encoding.h	3097;"	d
CSR_PMPADDR38	repo/riscv/encoding.h	3098;"	d
CSR_PMPADDR39	repo/riscv/encoding.h	3099;"	d
CSR_PMPADDR4	repo/riscv/encoding.h	3064;"	d
CSR_PMPADDR40	repo/riscv/encoding.h	3100;"	d
CSR_PMPADDR41	repo/riscv/encoding.h	3101;"	d
CSR_PMPADDR42	repo/riscv/encoding.h	3102;"	d
CSR_PMPADDR43	repo/riscv/encoding.h	3103;"	d
CSR_PMPADDR44	repo/riscv/encoding.h	3104;"	d
CSR_PMPADDR45	repo/riscv/encoding.h	3105;"	d
CSR_PMPADDR46	repo/riscv/encoding.h	3106;"	d
CSR_PMPADDR47	repo/riscv/encoding.h	3107;"	d
CSR_PMPADDR48	repo/riscv/encoding.h	3108;"	d
CSR_PMPADDR49	repo/riscv/encoding.h	3109;"	d
CSR_PMPADDR5	repo/riscv/encoding.h	3065;"	d
CSR_PMPADDR50	repo/riscv/encoding.h	3110;"	d
CSR_PMPADDR51	repo/riscv/encoding.h	3111;"	d
CSR_PMPADDR52	repo/riscv/encoding.h	3112;"	d
CSR_PMPADDR53	repo/riscv/encoding.h	3113;"	d
CSR_PMPADDR54	repo/riscv/encoding.h	3114;"	d
CSR_PMPADDR55	repo/riscv/encoding.h	3115;"	d
CSR_PMPADDR56	repo/riscv/encoding.h	3116;"	d
CSR_PMPADDR57	repo/riscv/encoding.h	3117;"	d
CSR_PMPADDR58	repo/riscv/encoding.h	3118;"	d
CSR_PMPADDR59	repo/riscv/encoding.h	3119;"	d
CSR_PMPADDR6	repo/riscv/encoding.h	3066;"	d
CSR_PMPADDR60	repo/riscv/encoding.h	3120;"	d
CSR_PMPADDR61	repo/riscv/encoding.h	3121;"	d
CSR_PMPADDR62	repo/riscv/encoding.h	3122;"	d
CSR_PMPADDR63	repo/riscv/encoding.h	3123;"	d
CSR_PMPADDR7	repo/riscv/encoding.h	3067;"	d
CSR_PMPADDR8	repo/riscv/encoding.h	3068;"	d
CSR_PMPADDR9	repo/riscv/encoding.h	3069;"	d
CSR_PMPCFG0	repo/riscv/encoding.h	3044;"	d
CSR_PMPCFG1	repo/riscv/encoding.h	3045;"	d
CSR_PMPCFG10	repo/riscv/encoding.h	3054;"	d
CSR_PMPCFG11	repo/riscv/encoding.h	3055;"	d
CSR_PMPCFG12	repo/riscv/encoding.h	3056;"	d
CSR_PMPCFG13	repo/riscv/encoding.h	3057;"	d
CSR_PMPCFG14	repo/riscv/encoding.h	3058;"	d
CSR_PMPCFG15	repo/riscv/encoding.h	3059;"	d
CSR_PMPCFG2	repo/riscv/encoding.h	3046;"	d
CSR_PMPCFG3	repo/riscv/encoding.h	3047;"	d
CSR_PMPCFG4	repo/riscv/encoding.h	3048;"	d
CSR_PMPCFG5	repo/riscv/encoding.h	3049;"	d
CSR_PMPCFG6	repo/riscv/encoding.h	3050;"	d
CSR_PMPCFG7	repo/riscv/encoding.h	3051;"	d
CSR_PMPCFG8	repo/riscv/encoding.h	3052;"	d
CSR_PMPCFG9	repo/riscv/encoding.h	3053;"	d
CSR_SATP	repo/riscv/encoding.h	2963;"	d
CSR_SCAUSE	repo/riscv/encoding.h	2956;"	d
CSR_SCONTEXT	repo/riscv/debug_defines.h	588;"	d
CSR_SCONTEXT	repo/riscv/encoding.h	2964;"	d
CSR_SCONTEXT_DATA	repo/riscv/debug_defines.h	600;"	d
CSR_SCONTEXT_DATA_LENGTH	repo/riscv/debug_defines.h	599;"	d
CSR_SCONTEXT_DATA_OFFSET	repo/riscv/debug_defines.h	598;"	d
CSR_SCOUNTEREN	repo/riscv/encoding.h	2948;"	d
CSR_SCOUNTOVF	repo/riscv/encoding.h	3002;"	d
CSR_SEDELEG	repo/riscv/encoding.h	2944;"	d
CSR_SEED	repo/riscv/encoding.h	2906;"	d
CSR_SENVCFG	repo/riscv/encoding.h	2949;"	d
CSR_SEPC	repo/riscv/encoding.h	2955;"	d
CSR_SIDELEG	repo/riscv/encoding.h	2945;"	d
CSR_SIE	repo/riscv/encoding.h	2946;"	d
CSR_SIEH	repo/riscv/encoding.h	3203;"	d
CSR_SINTSTATUS	repo/riscv/encoding.h	3011;"	d
CSR_SIP	repo/riscv/encoding.h	2958;"	d
CSR_SIPH	repo/riscv/encoding.h	3204;"	d
CSR_SIREG	repo/riscv/encoding.h	2961;"	d
CSR_SISELECT	repo/riscv/encoding.h	2960;"	d
CSR_SNXTI	repo/riscv/encoding.h	3010;"	d
CSR_SSCRATCH	repo/riscv/encoding.h	2954;"	d
CSR_SSCRATCHCSW	repo/riscv/encoding.h	3012;"	d
CSR_SSCRATCHCSWL	repo/riscv/encoding.h	3013;"	d
CSR_SSTATEEN0	repo/riscv/encoding.h	2950;"	d
CSR_SSTATEEN1	repo/riscv/encoding.h	2951;"	d
CSR_SSTATEEN2	repo/riscv/encoding.h	2952;"	d
CSR_SSTATEEN3	repo/riscv/encoding.h	2953;"	d
CSR_SSTATUS	repo/riscv/encoding.h	2943;"	d
CSR_STIMECMP	repo/riscv/encoding.h	2959;"	d
CSR_STIMECMPH	repo/riscv/encoding.h	3205;"	d
CSR_STOPEI	repo/riscv/encoding.h	2962;"	d
CSR_STOPI	repo/riscv/encoding.h	3003;"	d
CSR_STVAL	repo/riscv/encoding.h	2957;"	d
CSR_STVEC	repo/riscv/encoding.h	2947;"	d
CSR_STVT	repo/riscv/encoding.h	3009;"	d
CSR_TCONTROL	repo/riscv/debug_defines.h	540;"	d
CSR_TCONTROL	repo/riscv/encoding.h	3130;"	d
CSR_TCONTROL_MPTE	repo/riscv/debug_defines.h	553;"	d
CSR_TCONTROL_MPTE_LENGTH	repo/riscv/debug_defines.h	552;"	d
CSR_TCONTROL_MPTE_OFFSET	repo/riscv/debug_defines.h	551;"	d
CSR_TCONTROL_MTE	repo/riscv/debug_defines.h	559;"	d
CSR_TCONTROL_MTE_DISABLED	repo/riscv/debug_defines.h	563;"	d
CSR_TCONTROL_MTE_ENABLED	repo/riscv/debug_defines.h	567;"	d
CSR_TCONTROL_MTE_LENGTH	repo/riscv/debug_defines.h	558;"	d
CSR_TCONTROL_MTE_OFFSET	repo/riscv/debug_defines.h	557;"	d
CSR_TDATA1	repo/fesvr/debug_defines.h	268;"	d
CSR_TDATA1	repo/riscv/debug_defines.h	428;"	d
CSR_TDATA1	repo/riscv/encoding.h	3126;"	d
CSR_TDATA1_DATA	repo/fesvr/debug_defines.h	306;"	d
CSR_TDATA1_DATA	repo/riscv/debug_defines.h	519;"	d
CSR_TDATA1_DATA_LENGTH	repo/fesvr/debug_defines.h	305;"	d
CSR_TDATA1_DATA_LENGTH	repo/riscv/debug_defines.h	518;"	d
CSR_TDATA1_DATA_OFFSET	repo/fesvr/debug_defines.h	304;"	d
CSR_TDATA1_DATA_OFFSET	repo/riscv/debug_defines.h	517;"	d
CSR_TDATA1_DMODE	repo/riscv/debug_defines.h	493;"	d
CSR_TDATA1_DMODE_BOTH	repo/riscv/debug_defines.h	498;"	d
CSR_TDATA1_DMODE_DMODE	repo/riscv/debug_defines.h	503;"	d
CSR_TDATA1_DMODE_LENGTH	repo/riscv/debug_defines.h	492;"	d
CSR_TDATA1_DMODE_OFFSET	repo/riscv/debug_defines.h	491;"	d
CSR_TDATA1_HMODE	repo/fesvr/debug_defines.h	300;"	d
CSR_TDATA1_HMODE_LENGTH	repo/fesvr/debug_defines.h	299;"	d
CSR_TDATA1_HMODE_OFFSET	repo/fesvr/debug_defines.h	298;"	d
CSR_TDATA1_TYPE	repo/fesvr/debug_defines.h	288;"	d
CSR_TDATA1_TYPE	repo/riscv/debug_defines.h	431;"	d
CSR_TDATA1_TYPE_CUSTOM_HIGH	repo/riscv/debug_defines.h	477;"	d
CSR_TDATA1_TYPE_CUSTOM_LOW	repo/riscv/debug_defines.h	476;"	d
CSR_TDATA1_TYPE_DISABLED	repo/riscv/debug_defines.h	484;"	d
CSR_TDATA1_TYPE_ETRIGGER	repo/riscv/debug_defines.h	460;"	d
CSR_TDATA1_TYPE_ICOUNT	repo/riscv/debug_defines.h	450;"	d
CSR_TDATA1_TYPE_ITRIGGER	repo/riscv/debug_defines.h	455;"	d
CSR_TDATA1_TYPE_LEGACY	repo/riscv/debug_defines.h	440;"	d
CSR_TDATA1_TYPE_LENGTH	repo/fesvr/debug_defines.h	287;"	d
CSR_TDATA1_TYPE_LENGTH	repo/riscv/debug_defines.h	430;"	d
CSR_TDATA1_TYPE_MCONTROL	repo/riscv/debug_defines.h	445;"	d
CSR_TDATA1_TYPE_MCONTROL6	repo/riscv/debug_defines.h	467;"	d
CSR_TDATA1_TYPE_NONE	repo/riscv/debug_defines.h	435;"	d
CSR_TDATA1_TYPE_OFFSET	repo/fesvr/debug_defines.h	286;"	d
CSR_TDATA1_TYPE_OFFSET	repo/riscv/debug_defines.h	429;"	d
CSR_TDATA1_TYPE_TMEXTTRIGGER	repo/riscv/debug_defines.h	472;"	d
CSR_TDATA2	repo/fesvr/debug_defines.h	307;"	d
CSR_TDATA2	repo/riscv/debug_defines.h	520;"	d
CSR_TDATA2	repo/riscv/encoding.h	3127;"	d
CSR_TDATA2_DATA	repo/fesvr/debug_defines.h	310;"	d
CSR_TDATA2_DATA	repo/riscv/debug_defines.h	523;"	d
CSR_TDATA2_DATA_LENGTH	repo/fesvr/debug_defines.h	309;"	d
CSR_TDATA2_DATA_LENGTH	repo/riscv/debug_defines.h	522;"	d
CSR_TDATA2_DATA_OFFSET	repo/fesvr/debug_defines.h	308;"	d
CSR_TDATA2_DATA_OFFSET	repo/riscv/debug_defines.h	521;"	d
CSR_TDATA3	repo/fesvr/debug_defines.h	311;"	d
CSR_TDATA3	repo/riscv/debug_defines.h	524;"	d
CSR_TDATA3	repo/riscv/encoding.h	3128;"	d
CSR_TDATA3_DATA	repo/fesvr/debug_defines.h	314;"	d
CSR_TDATA3_DATA	repo/riscv/debug_defines.h	527;"	d
CSR_TDATA3_DATA_LENGTH	repo/fesvr/debug_defines.h	313;"	d
CSR_TDATA3_DATA_LENGTH	repo/riscv/debug_defines.h	526;"	d
CSR_TDATA3_DATA_OFFSET	repo/fesvr/debug_defines.h	312;"	d
CSR_TDATA3_DATA_OFFSET	repo/riscv/debug_defines.h	525;"	d
CSR_TEXTRA32	repo/riscv/debug_defines.h	1675;"	d
CSR_TEXTRA32_MHSELECT	repo/riscv/debug_defines.h	1684;"	d
CSR_TEXTRA32_MHSELECT_IGNORE	repo/riscv/debug_defines.h	1688;"	d
CSR_TEXTRA32_MHSELECT_LENGTH	repo/riscv/debug_defines.h	1683;"	d
CSR_TEXTRA32_MHSELECT_MCONTEXT	repo/riscv/debug_defines.h	1693;"	d
CSR_TEXTRA32_MHSELECT_OFFSET	repo/riscv/debug_defines.h	1682;"	d
CSR_TEXTRA32_MHVALUE	repo/riscv/debug_defines.h	1681;"	d
CSR_TEXTRA32_MHVALUE_LENGTH	repo/riscv/debug_defines.h	1680;"	d
CSR_TEXTRA32_MHVALUE_OFFSET	repo/riscv/debug_defines.h	1679;"	d
CSR_TEXTRA32_SBYTEMASK	repo/riscv/debug_defines.h	1713;"	d
CSR_TEXTRA32_SBYTEMASK_LENGTH	repo/riscv/debug_defines.h	1712;"	d
CSR_TEXTRA32_SBYTEMASK_OFFSET	repo/riscv/debug_defines.h	1711;"	d
CSR_TEXTRA32_SSELECT	repo/riscv/debug_defines.h	1724;"	d
CSR_TEXTRA32_SSELECT_ASID	repo/riscv/debug_defines.h	1745;"	d
CSR_TEXTRA32_SSELECT_IGNORE	repo/riscv/debug_defines.h	1728;"	d
CSR_TEXTRA32_SSELECT_LENGTH	repo/riscv/debug_defines.h	1723;"	d
CSR_TEXTRA32_SSELECT_OFFSET	repo/riscv/debug_defines.h	1722;"	d
CSR_TEXTRA32_SSELECT_SCONTEXT	repo/riscv/debug_defines.h	1733;"	d
CSR_TEXTRA32_SVALUE	repo/riscv/debug_defines.h	1721;"	d
CSR_TEXTRA32_SVALUE_LENGTH	repo/riscv/debug_defines.h	1720;"	d
CSR_TEXTRA32_SVALUE_OFFSET	repo/riscv/debug_defines.h	1719;"	d
CSR_TEXTRA64	repo/riscv/debug_defines.h	1749;"	d
CSR_TEXTRA64_MHSELECT	repo/riscv/debug_defines.h	1755;"	d
CSR_TEXTRA64_MHSELECT_LENGTH	repo/riscv/debug_defines.h	1754;"	d
CSR_TEXTRA64_MHSELECT_OFFSET	repo/riscv/debug_defines.h	1753;"	d
CSR_TEXTRA64_MHVALUE	repo/riscv/debug_defines.h	1752;"	d
CSR_TEXTRA64_MHVALUE_LENGTH	repo/riscv/debug_defines.h	1751;"	d
CSR_TEXTRA64_MHVALUE_OFFSET	repo/riscv/debug_defines.h	1750;"	d
CSR_TEXTRA64_SBYTEMASK	repo/riscv/debug_defines.h	1766;"	d
CSR_TEXTRA64_SBYTEMASK_LENGTH	repo/riscv/debug_defines.h	1765;"	d
CSR_TEXTRA64_SBYTEMASK_OFFSET	repo/riscv/debug_defines.h	1764;"	d
CSR_TEXTRA64_SSELECT	repo/riscv/debug_defines.h	1772;"	d
CSR_TEXTRA64_SSELECT_LENGTH	repo/riscv/debug_defines.h	1771;"	d
CSR_TEXTRA64_SSELECT_OFFSET	repo/riscv/debug_defines.h	1770;"	d
CSR_TEXTRA64_SVALUE	repo/riscv/debug_defines.h	1769;"	d
CSR_TEXTRA64_SVALUE_LENGTH	repo/riscv/debug_defines.h	1768;"	d
CSR_TEXTRA64_SVALUE_OFFSET	repo/riscv/debug_defines.h	1767;"	d
CSR_TEXTRA_MHSELECT	repo/riscv/triggers.cc	13;"	d	file:
CSR_TEXTRA_MHVALUE	repo/riscv/triggers.cc	12;"	d	file:
CSR_TEXTRA_MHVALUE_LENGTH	repo/riscv/triggers.cc	11;"	d	file:
CSR_TEXTRA_SBYTEMASK	repo/riscv/triggers.cc	14;"	d	file:
CSR_TEXTRA_SSELECT	repo/riscv/triggers.cc	16;"	d	file:
CSR_TEXTRA_SVALUE	repo/riscv/triggers.cc	15;"	d	file:
CSR_TIME	repo/riscv/encoding.h	2909;"	d
CSR_TIMEH	repo/riscv/encoding.h	3221;"	d
CSR_TINFO	repo/riscv/debug_defines.h	528;"	d
CSR_TINFO	repo/riscv/encoding.h	3129;"	d
CSR_TINFO_INFO	repo/riscv/debug_defines.h	539;"	d
CSR_TINFO_INFO_LENGTH	repo/riscv/debug_defines.h	538;"	d
CSR_TINFO_INFO_OFFSET	repo/riscv/debug_defines.h	537;"	d
CSR_TMEXTTRIGGER	repo/riscv/debug_defines.h	1609;"	d
CSR_TMEXTTRIGGER_ACTION	repo/riscv/debug_defines.h	1646;"	d
CSR_TMEXTTRIGGER_ACTION_BREAKPOINT	repo/riscv/debug_defines.h	1650;"	d
CSR_TMEXTTRIGGER_ACTION_DEBUG_MODE	repo/riscv/debug_defines.h	1654;"	d
CSR_TMEXTTRIGGER_ACTION_EXTERNAL0	repo/riscv/debug_defines.h	1670;"	d
CSR_TMEXTTRIGGER_ACTION_EXTERNAL1	repo/riscv/debug_defines.h	1674;"	d
CSR_TMEXTTRIGGER_ACTION_LENGTH	repo/riscv/debug_defines.h	1645;"	d
CSR_TMEXTTRIGGER_ACTION_OFFSET	repo/riscv/debug_defines.h	1644;"	d
CSR_TMEXTTRIGGER_ACTION_TRACE_NOTIFY	repo/riscv/debug_defines.h	1666;"	d
CSR_TMEXTTRIGGER_ACTION_TRACE_OFF	repo/riscv/debug_defines.h	1662;"	d
CSR_TMEXTTRIGGER_ACTION_TRACE_ON	repo/riscv/debug_defines.h	1658;"	d
CSR_TMEXTTRIGGER_DMODE	repo/riscv/debug_defines.h	1615;"	d
CSR_TMEXTTRIGGER_DMODE_LENGTH	repo/riscv/debug_defines.h	1614;"	d
CSR_TMEXTTRIGGER_DMODE_OFFSET	repo/riscv/debug_defines.h	1613;"	d
CSR_TMEXTTRIGGER_HIT	repo/riscv/debug_defines.h	1625;"	d
CSR_TMEXTTRIGGER_HIT_LENGTH	repo/riscv/debug_defines.h	1624;"	d
CSR_TMEXTTRIGGER_HIT_OFFSET	repo/riscv/debug_defines.h	1623;"	d
CSR_TMEXTTRIGGER_INTCTL	repo/riscv/debug_defines.h	1632;"	d
CSR_TMEXTTRIGGER_INTCTL_LENGTH	repo/riscv/debug_defines.h	1631;"	d
CSR_TMEXTTRIGGER_INTCTL_OFFSET	repo/riscv/debug_defines.h	1630;"	d
CSR_TMEXTTRIGGER_SELECT	repo/riscv/debug_defines.h	1639;"	d
CSR_TMEXTTRIGGER_SELECT_LENGTH	repo/riscv/debug_defines.h	1638;"	d
CSR_TMEXTTRIGGER_SELECT_OFFSET	repo/riscv/debug_defines.h	1637;"	d
CSR_TMEXTTRIGGER_TYPE	repo/riscv/debug_defines.h	1612;"	d
CSR_TMEXTTRIGGER_TYPE_LENGTH	repo/riscv/debug_defines.h	1611;"	d
CSR_TMEXTTRIGGER_TYPE_OFFSET	repo/riscv/debug_defines.h	1610;"	d
CSR_TSELECT	repo/fesvr/debug_defines.h	264;"	d
CSR_TSELECT	repo/riscv/debug_defines.h	424;"	d
CSR_TSELECT	repo/riscv/encoding.h	3125;"	d
CSR_TSELECT_INDEX	repo/fesvr/debug_defines.h	267;"	d
CSR_TSELECT_INDEX	repo/riscv/debug_defines.h	427;"	d
CSR_TSELECT_INDEX_LENGTH	repo/fesvr/debug_defines.h	266;"	d
CSR_TSELECT_INDEX_LENGTH	repo/riscv/debug_defines.h	426;"	d
CSR_TSELECT_INDEX_OFFSET	repo/fesvr/debug_defines.h	265;"	d
CSR_TSELECT_INDEX_OFFSET	repo/riscv/debug_defines.h	425;"	d
CSR_UINTSTATUS	repo/riscv/encoding.h	3006;"	d
CSR_UNXTI	repo/riscv/encoding.h	3005;"	d
CSR_USCRATCHCSW	repo/riscv/encoding.h	3007;"	d
CSR_USCRATCHCSWL	repo/riscv/encoding.h	3008;"	d
CSR_UTVT	repo/riscv/encoding.h	3004;"	d
CSR_VCSR	repo/riscv/encoding.h	2905;"	d
CSR_VL	repo/riscv/encoding.h	2940;"	d
CSR_VLENB	repo/riscv/encoding.h	2942;"	d
CSR_VSATP	repo/riscv/encoding.h	2977;"	d
CSR_VSCAUSE	repo/riscv/encoding.h	2970;"	d
CSR_VSEPC	repo/riscv/encoding.h	2969;"	d
CSR_VSIE	repo/riscv/encoding.h	2966;"	d
CSR_VSIEH	repo/riscv/encoding.h	3206;"	d
CSR_VSIP	repo/riscv/encoding.h	2972;"	d
CSR_VSIPH	repo/riscv/encoding.h	3207;"	d
CSR_VSIREG	repo/riscv/encoding.h	2975;"	d
CSR_VSISELECT	repo/riscv/encoding.h	2974;"	d
CSR_VSSCRATCH	repo/riscv/encoding.h	2968;"	d
CSR_VSSTATUS	repo/riscv/encoding.h	2965;"	d
CSR_VSTART	repo/riscv/encoding.h	2902;"	d
CSR_VSTIMECMP	repo/riscv/encoding.h	2973;"	d
CSR_VSTIMECMPH	repo/riscv/encoding.h	3208;"	d
CSR_VSTOPEI	repo/riscv/encoding.h	2976;"	d
CSR_VSTOPI	repo/riscv/encoding.h	3001;"	d
CSR_VSTVAL	repo/riscv/encoding.h	2971;"	d
CSR_VSTVEC	repo/riscv/encoding.h	2967;"	d
CSR_VTYPE	repo/riscv/encoding.h	2941;"	d
CSR_VXRM	repo/riscv/encoding.h	2904;"	d
CSR_VXSAT	repo/riscv/encoding.h	2903;"	d
CUSTOMEXT_ENABLED	repo/build/config.h	8;"	d
CVT_FP_TO_FP_PARAMS	repo/riscv/v_ext_macros.h	455;"	d
CVT_FP_TO_INT_PARAMS	repo/riscv/v_ext_macros.h	463;"	d
CVT_INT_TO_FP_PARAMS	repo/riscv/v_ext_macros.h	459;"	d
CXX	repo/build/Makefile	/^CXX           := g++$/;"	m
D	repo/riscv/debug_module.cc	16;"	d	file:
D	repo/riscv/jtag_dtm.cc	11;"	d	file:
D	repo/riscv/remote_bitbang.cc	22;"	d	file:
D	repo/riscv/remote_bitbang.cc	24;"	d	file:
DCSR_CAUSE	repo/riscv/encoding.h	88;"	d
DCSR_CAUSE_DEBUGINT	repo/riscv/encoding.h	97;"	d
DCSR_CAUSE_GROUP	repo/riscv/encoding.h	100;"	d
DCSR_CAUSE_HALT	repo/riscv/encoding.h	99;"	d
DCSR_CAUSE_HWBP	repo/riscv/encoding.h	96;"	d
DCSR_CAUSE_NONE	repo/riscv/encoding.h	94;"	d
DCSR_CAUSE_STEP	repo/riscv/encoding.h	98;"	d
DCSR_CAUSE_SWBP	repo/riscv/encoding.h	95;"	d
DCSR_DEBUGINT	repo/riscv/encoding.h	89;"	d
DCSR_EBREAKH	repo/riscv/encoding.h	83;"	d
DCSR_EBREAKM	repo/riscv/encoding.h	82;"	d
DCSR_EBREAKS	repo/riscv/encoding.h	84;"	d
DCSR_EBREAKU	repo/riscv/encoding.h	85;"	d
DCSR_FULLRESET	repo/riscv/encoding.h	81;"	d
DCSR_HALT	repo/riscv/encoding.h	90;"	d
DCSR_NDRESET	repo/riscv/encoding.h	80;"	d
DCSR_PRV	repo/riscv/encoding.h	92;"	d
DCSR_STEP	repo/riscv/encoding.h	91;"	d
DCSR_STOPCYCLE	repo/riscv/encoding.h	86;"	d
DCSR_STOPTIME	repo/riscv/encoding.h	87;"	d
DCSR_XDEBUGVER	repo/riscv/encoding.h	79;"	d
DEBUG_END	repo/riscv/decode.h	241;"	d
DEBUG_ROM_DEFINES_H	repo/riscv/debug_rom_defines.h	4;"	d
DEBUG_ROM_ENTRY	repo/riscv/debug_rom_defines.h	20;"	d
DEBUG_ROM_EXCEPTION	repo/riscv/debug_rom_defines.h	10;"	d
DEBUG_ROM_FLAGS	repo/riscv/debug_rom_defines.h	14;"	d
DEBUG_ROM_FLAG_GO	repo/riscv/debug_rom_defines.h	15;"	d
DEBUG_ROM_FLAG_RESUME	repo/riscv/debug_rom_defines.h	16;"	d
DEBUG_ROM_GOING	repo/riscv/debug_rom_defines.h	8;"	d
DEBUG_ROM_HALTED	repo/riscv/debug_rom_defines.h	7;"	d
DEBUG_ROM_RESUMING	repo/riscv/debug_rom_defines.h	9;"	d
DEBUG_ROM_TVEC	repo/riscv/debug_rom_defines.h	21;"	d
DEBUG_ROM_WHERETO	repo/riscv/debug_rom_defines.h	19;"	d
DEBUG_RVV	repo/riscv/decode_macros.h	289;"	d
DEBUG_RVV_FMA_VF	repo/riscv/decode_macros.h	298;"	d
DEBUG_RVV_FMA_VF	repo/riscv/decode_macros.h	304;"	d
DEBUG_RVV_FMA_VV	repo/riscv/decode_macros.h	296;"	d
DEBUG_RVV_FMA_VV	repo/riscv/decode_macros.h	303;"	d
DEBUG_RVV_FP_VF	repo/riscv/decode_macros.h	294;"	d
DEBUG_RVV_FP_VF	repo/riscv/decode_macros.h	302;"	d
DEBUG_RVV_FP_VV	repo/riscv/decode_macros.h	292;"	d
DEBUG_RVV_FP_VV	repo/riscv/decode_macros.h	301;"	d
DEBUG_START	repo/riscv/decode.h	240;"	d
DECLARE_CSR	repo/disasm/disasm.cc	151;"	d	file:
DECLARE_CSR	repo/disasm/disasm.cc	153;"	d	file:
DECLARE_CSR	repo/disasm/regnames.cc	28;"	d	file:
DECLARE_CSR	repo/disasm/regnames.cc	30;"	d	file:
DECLARE_CSR	repo/riscv/interactive.cc	473;"	d	file:
DECLARE_CSR	repo/riscv/interactive.cc	476;"	d	file:
DECLARE_INSN	repo/disasm/disasm.cc	696;"	d	file:
DECLARE_INSN	repo/disasm/disasm.cc	699;"	d	file:
DECLARE_INSN	repo/disasm/disasm.cc	720;"	d	file:
DECLARE_INSN	repo/disasm/disasm.cc	724;"	d	file:
DECLARE_INSN	repo/riscv/processor.cc	1063;"	d	file:
DECLARE_INSN	repo/riscv/processor.cc	1068;"	d	file:
DECLARE_INST_TRAP	repo/riscv/trap.h	79;"	d
DECLARE_INST_WITH_GVA_TRAP	repo/riscv/trap.h	85;"	d
DECLARE_MEM_GVA_TRAP	repo/riscv/trap.h	97;"	d
DECLARE_MEM_TRAP	repo/riscv/trap.h	91;"	d
DECLARE_OVERLAP_INSN	repo/riscv/processor.cc	1070;"	d	file:
DECLARE_OVERLAP_INSN	repo/riscv/processor.cc	1072;"	d	file:
DECLARE_TRAP	repo/riscv/trap.h	73;"	d
DECLARE_XENVCFG_VARS	repo/riscv/decode_macros.h	307;"	d
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/add.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addiw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/addw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoadd_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoand_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomax_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomaxu_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amomin_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amominu_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoor_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoswap_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/amoxor_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/and.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/andi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/auipc.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/beq.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bge.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bgeu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/blt.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bltu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/bne.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_add.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addi4spn.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_addw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_and.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_andi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_beqz.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_bnez.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_ebreak.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fld.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fldsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_flwsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsd.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsdsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fsw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_fswsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_j.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jal.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jalr.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_jr.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_li.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lui.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_lwsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_mv.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_or.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_slli.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srai.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_srli.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sub.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_subw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_sw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_swsp.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/c_xor.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrc.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrci.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrs.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrsi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/csrrwi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/div.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divuw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/divw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/dret.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ebreak.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ecall.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/fence_i.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jal.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/jalr.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lb.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lbu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ld.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lh.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lhu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lr_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lui.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/lwu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mret.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mul.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulh.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhsu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulhu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/mulw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/or.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/ori.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/rem.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remuw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/remw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sb.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_d.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sc_w.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sd.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sfence_vma.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sh.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sll.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slli.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slliw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sllw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slt.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/slti.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltiu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sltu.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sra.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srai.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraiw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sraw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sret.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srl.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srli.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srliw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/srlw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sub.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/subw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/sw.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/wfi.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xor.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/build/xori.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	28;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	29;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	54;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	55;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	6;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	77;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/insn_template.cc	78;"	d	file:
DECODE_MACRO_USAGE_LOGGED	repo/riscv/rocc.cc	3;"	d	file:
DEFAULT_ISA	difftest.cc	6;"	d	file:
DEFAULT_ISA	difftest.cc	7;"	d	file:
DEFAULT_ISA	repo/build/config.h	11;"	d
DEFAULT_KERNEL_BOOTARGS	repo/riscv/platform.h	5;"	d
DEFAULT_PRIV	repo/build/config.h	14;"	d
DEFAULT_RSTVEC	repo/riscv/platform.h	6;"	d
DEFAULT_VARCH	repo/build/config.h	17;"	d
DEFINE_B1TYPE	repo/disasm/disasm.cc	741;"	d	file:
DEFINE_BTYPE	repo/disasm/disasm.cc	740;"	d	file:
DEFINE_FLOAD	repo/disasm/disasm.cc	747;"	d	file:
DEFINE_FR1TYPE	repo/disasm/disasm.cc	750;"	d	file:
DEFINE_FR3TYPE	repo/disasm/disasm.cc	751;"	d	file:
DEFINE_FRTYPE	repo/disasm/disasm.cc	749;"	d	file:
DEFINE_FSTORE	repo/disasm/disasm.cc	748;"	d	file:
DEFINE_FX2TYPE	repo/disasm/disasm.cc	753;"	d	file:
DEFINE_FXTYPE	repo/disasm/disasm.cc	752;"	d	file:
DEFINE_I0TYPE	repo/disasm/disasm.cc	735;"	d	file:
DEFINE_I1TYPE	repo/disasm/disasm.cc	736;"	d	file:
DEFINE_I2TYPE	repo/disasm/disasm.cc	737;"	d	file:
DEFINE_INSN	repo/riscv/processor.cc	1074;"	d	file:
DEFINE_INSN	repo/riscv/processor.cc	1097;"	d	file:
DEFINE_ITYPE	repo/disasm/disasm.cc	733;"	d	file:
DEFINE_ITYPE_SHIFT	repo/disasm/disasm.cc	734;"	d	file:
DEFINE_LTYPE	repo/disasm/disasm.cc	739;"	d	file:
DEFINE_NOARG	repo/disasm/disasm.cc	729;"	d	file:
DEFINE_PI3TYPE	repo/disasm/disasm.cc	1790;"	d	file:
DEFINE_PI4TYPE	repo/disasm/disasm.cc	1791;"	d	file:
DEFINE_PI5TYPE	repo/disasm/disasm.cc	1792;"	d	file:
DEFINE_PI6TYPE	repo/disasm/disasm.cc	1793;"	d	file:
DEFINE_PREFETCH	repo/disasm/disasm.cc	738;"	d	file:
DEFINE_R1TYPE	repo/disasm/disasm.cc	731;"	d	file:
DEFINE_R3TYPE	repo/disasm/disasm.cc	732;"	d	file:
DEFINE_RTYPE	repo/disasm/disasm.cc	730;"	d	file:
DEFINE_SFENCE_TYPE	repo/disasm/disasm.cc	755;"	d	file:
DEFINE_VECTOR_V	repo/disasm/disasm.cc	1441;"	d	file:
DEFINE_VECTOR_VF	repo/disasm/disasm.cc	1444;"	d	file:
DEFINE_VECTOR_VI	repo/disasm/disasm.cc	1445;"	d	file:
DEFINE_VECTOR_VIM	repo/disasm/disasm.cc	1485;"	d	file:
DEFINE_VECTOR_VIU	repo/disasm/disasm.cc	1446;"	d	file:
DEFINE_VECTOR_VV	repo/disasm/disasm.cc	1442;"	d	file:
DEFINE_VECTOR_VVM	repo/disasm/disasm.cc	1479;"	d	file:
DEFINE_VECTOR_VX	repo/disasm/disasm.cc	1443;"	d	file:
DEFINE_VECTOR_VXM	repo/disasm/disasm.cc	1482;"	d	file:
DEFINE_XAMO	repo/disasm/disasm.cc	744;"	d	file:
DEFINE_XFTYPE	repo/disasm/disasm.cc	754;"	d	file:
DEFINE_XLOAD	repo/disasm/disasm.cc	742;"	d	file:
DEFINE_XLOAD_BASE	repo/disasm/disasm.cc	745;"	d	file:
DEFINE_XSTORE	repo/disasm/disasm.cc	743;"	d	file:
DEFINE_XSTORE_BASE	repo/disasm/disasm.cc	746;"	d	file:
DEPS	repo/debug_rom/Makefile	/^DEPS = debug_rom.S link.ld ..\/riscv\/debug_rom_defines.h ..\/riscv\/encoding.h$/;"	m
DIRTY	repo/riscv/cachesim.h	/^  static const uint64_t DIRTY = 1ULL << 62;$/;"	m	class:cache_sim_t
DISASM_8_AND_16_PIINSN	repo/disasm/disasm.cc	1803;"	d	file:
DISASM_8_AND_16_PIINSN_ROUND	repo/disasm/disasm.cc	1807;"	d	file:
DISASM_8_AND_16_RINSN	repo/disasm/disasm.cc	1795;"	d	file:
DISASM_8_AND_16_RINSN_ROUND	repo/disasm/disasm.cc	1799;"	d	file:
DISASM_ENABLED	repo/build/config.h	20;"	d
DISASM_INSN	repo/disasm/disasm.cc	727;"	d	file:
DISASM_OPIV_M___INSN	repo/disasm/disasm.cc	1475;"	d	file:
DISASM_OPIV_M___INSN	repo/disasm/disasm.cc	1650;"	d	file:
DISASM_OPIV_S__INSN	repo/disasm/disasm.cc	1663;"	d	file:
DISASM_OPIV_S__INSN	repo/disasm/disasm.cc	1750;"	d	file:
DISASM_OPIV_S___INSN	repo/disasm/disasm.cc	1469;"	d	file:
DISASM_OPIV_S___INSN	repo/disasm/disasm.cc	1648;"	d	file:
DISASM_OPIV_VF_INSN	repo/disasm/disasm.cc	1655;"	d	file:
DISASM_OPIV_VF_INSN	repo/disasm/disasm.cc	1748;"	d	file:
DISASM_OPIV_VXIM_INSN	repo/disasm/disasm.cc	1488;"	d	file:
DISASM_OPIV_VXIM_INSN	repo/disasm/disasm.cc	1652;"	d	file:
DISASM_OPIV_VXI_INSN	repo/disasm/disasm.cc	1448;"	d	file:
DISASM_OPIV_VXI_INSN	repo/disasm/disasm.cc	1644;"	d	file:
DISASM_OPIV_VX_M_INSN	repo/disasm/disasm.cc	1493;"	d	file:
DISASM_OPIV_VX_M_INSN	repo/disasm/disasm.cc	1653;"	d	file:
DISASM_OPIV_VX__INSN	repo/disasm/disasm.cc	1456;"	d	file:
DISASM_OPIV_VX__INSN	repo/disasm/disasm.cc	1645;"	d	file:
DISASM_OPIV_V___INSN	repo/disasm/disasm.cc	1467;"	d	file:
DISASM_OPIV_V___INSN	repo/disasm/disasm.cc	1647;"	d	file:
DISASM_OPIV_WF_INSN	repo/disasm/disasm.cc	1659;"	d	file:
DISASM_OPIV_W__INSN	repo/disasm/disasm.cc	1751;"	d	file:
DISASM_OPIV_W___INSN	repo/disasm/disasm.cc	1471;"	d	file:
DISASM_OPIV_W___INSN	repo/disasm/disasm.cc	1649;"	d	file:
DISASM_OPIV__F_INSN	repo/disasm/disasm.cc	1666;"	d	file:
DISASM_OPIV__F_INSN	repo/disasm/disasm.cc	1749;"	d	file:
DISASM_OPIV__XI_INSN	repo/disasm/disasm.cc	1460;"	d	file:
DISASM_OPIV__XI_INSN	repo/disasm/disasm.cc	1646;"	d	file:
DISASM_OPIV__X__INSN	repo/disasm/disasm.cc	1477;"	d	file:
DISASM_OPIV__X__INSN	repo/disasm/disasm.cc	1651;"	d	file:
DISASM_RINSN_AND_ROUND	repo/disasm/disasm.cc	1811;"	d	file:
DISASM_ST_WHOLE_INSN	repo/disasm/disasm.cc	1430;"	d	file:
DISASM_ST_WHOLE_INSN	repo/disasm/disasm.cc	1439;"	d	file:
DISASM_VFUNARY0_INSN	repo/disasm/disasm.cc	1669;"	d	file:
DISASM_VFUNARY0_INSN	repo/disasm/disasm.cc	1752;"	d	file:
DMI_ABSTRACTAUTO	repo/fesvr/debug_defines.h	937;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA	repo/fesvr/debug_defines.h	951;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_LENGTH	repo/fesvr/debug_defines.h	950;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_OFFSET	repo/fesvr/debug_defines.h	949;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF	repo/fesvr/debug_defines.h	944;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_LENGTH	repo/fesvr/debug_defines.h	943;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_OFFSET	repo/fesvr/debug_defines.h	942;"	d
DMI_ABSTRACTCS	repo/fesvr/debug_defines.h	870;"	d
DMI_ABSTRACTCS_BUSY	repo/fesvr/debug_defines.h	888;"	d
DMI_ABSTRACTCS_BUSY_LENGTH	repo/fesvr/debug_defines.h	887;"	d
DMI_ABSTRACTCS_BUSY_OFFSET	repo/fesvr/debug_defines.h	886;"	d
DMI_ABSTRACTCS_CMDERR	repo/fesvr/debug_defines.h	914;"	d
DMI_ABSTRACTCS_CMDERR_LENGTH	repo/fesvr/debug_defines.h	913;"	d
DMI_ABSTRACTCS_CMDERR_OFFSET	repo/fesvr/debug_defines.h	912;"	d
DMI_ABSTRACTCS_DATACOUNT	repo/fesvr/debug_defines.h	921;"	d
DMI_ABSTRACTCS_DATACOUNT_LENGTH	repo/fesvr/debug_defines.h	920;"	d
DMI_ABSTRACTCS_DATACOUNT_OFFSET	repo/fesvr/debug_defines.h	919;"	d
DMI_ABSTRACTCS_PROGSIZE	repo/fesvr/debug_defines.h	879;"	d
DMI_ABSTRACTCS_PROGSIZE_LENGTH	repo/fesvr/debug_defines.h	878;"	d
DMI_ABSTRACTCS_PROGSIZE_OFFSET	repo/fesvr/debug_defines.h	877;"	d
DMI_ADDRESS	repo/riscv/jtag_dtm.cc	30;"	d	file:
DMI_AUTHDATA	repo/fesvr/debug_defines.h	969;"	d
DMI_AUTHDATA_DATA	repo/fesvr/debug_defines.h	972;"	d
DMI_AUTHDATA_DATA_LENGTH	repo/fesvr/debug_defines.h	971;"	d
DMI_AUTHDATA_DATA_OFFSET	repo/fesvr/debug_defines.h	970;"	d
DMI_CFGSTRADDR0	repo/fesvr/debug_defines.h	952;"	d
DMI_CFGSTRADDR0_ADDR	repo/fesvr/debug_defines.h	955;"	d
DMI_CFGSTRADDR0_ADDR_LENGTH	repo/fesvr/debug_defines.h	954;"	d
DMI_CFGSTRADDR0_ADDR_OFFSET	repo/fesvr/debug_defines.h	953;"	d
DMI_CFGSTRADDR1	repo/fesvr/debug_defines.h	956;"	d
DMI_CFGSTRADDR2	repo/fesvr/debug_defines.h	957;"	d
DMI_CFGSTRADDR3	repo/fesvr/debug_defines.h	958;"	d
DMI_COMMAND	repo/fesvr/debug_defines.h	922;"	d
DMI_COMMAND_CMDTYPE	repo/fesvr/debug_defines.h	929;"	d
DMI_COMMAND_CMDTYPE_LENGTH	repo/fesvr/debug_defines.h	928;"	d
DMI_COMMAND_CMDTYPE_OFFSET	repo/fesvr/debug_defines.h	927;"	d
DMI_COMMAND_CONTROL	repo/fesvr/debug_defines.h	936;"	d
DMI_COMMAND_CONTROL_LENGTH	repo/fesvr/debug_defines.h	935;"	d
DMI_COMMAND_CONTROL_OFFSET	repo/fesvr/debug_defines.h	934;"	d
DMI_DATA	repo/riscv/jtag_dtm.cc	29;"	d	file:
DMI_DATA0	repo/fesvr/debug_defines.h	959;"	d
DMI_DATA0_DATA	repo/fesvr/debug_defines.h	962;"	d
DMI_DATA0_DATA_LENGTH	repo/fesvr/debug_defines.h	961;"	d
DMI_DATA0_DATA_OFFSET	repo/fesvr/debug_defines.h	960;"	d
DMI_DATA11	repo/fesvr/debug_defines.h	963;"	d
DMI_DMCONTROL	repo/fesvr/debug_defines.h	629;"	d
DMI_DMCONTROL_DMACTIVE	repo/fesvr/debug_defines.h	723;"	d
DMI_DMCONTROL_DMACTIVE_LENGTH	repo/fesvr/debug_defines.h	722;"	d
DMI_DMCONTROL_DMACTIVE_OFFSET	repo/fesvr/debug_defines.h	721;"	d
DMI_DMCONTROL_HALTREQ	repo/fesvr/debug_defines.h	642;"	d
DMI_DMCONTROL_HALTREQ_LENGTH	repo/fesvr/debug_defines.h	641;"	d
DMI_DMCONTROL_HALTREQ_OFFSET	repo/fesvr/debug_defines.h	640;"	d
DMI_DMCONTROL_HARTRESET	repo/fesvr/debug_defines.h	666;"	d
DMI_DMCONTROL_HARTRESET_LENGTH	repo/fesvr/debug_defines.h	665;"	d
DMI_DMCONTROL_HARTRESET_OFFSET	repo/fesvr/debug_defines.h	664;"	d
DMI_DMCONTROL_HARTSEL	repo/fesvr/debug_defines.h	689;"	d
DMI_DMCONTROL_HARTSEL_LENGTH	repo/fesvr/debug_defines.h	688;"	d
DMI_DMCONTROL_HARTSEL_OFFSET	repo/fesvr/debug_defines.h	687;"	d
DMI_DMCONTROL_HASEL	repo/fesvr/debug_defines.h	682;"	d
DMI_DMCONTROL_HASEL_LENGTH	repo/fesvr/debug_defines.h	681;"	d
DMI_DMCONTROL_HASEL_OFFSET	repo/fesvr/debug_defines.h	680;"	d
DMI_DMCONTROL_NDMRESET	repo/fesvr/debug_defines.h	700;"	d
DMI_DMCONTROL_NDMRESET_LENGTH	repo/fesvr/debug_defines.h	699;"	d
DMI_DMCONTROL_NDMRESET_OFFSET	repo/fesvr/debug_defines.h	698;"	d
DMI_DMCONTROL_RESUMEREQ	repo/fesvr/debug_defines.h	652;"	d
DMI_DMCONTROL_RESUMEREQ_LENGTH	repo/fesvr/debug_defines.h	651;"	d
DMI_DMCONTROL_RESUMEREQ_OFFSET	repo/fesvr/debug_defines.h	650;"	d
DMI_DMSTATUS	repo/fesvr/debug_defines.h	532;"	d
DMI_DMSTATUS_ALLHALTED	repo/fesvr/debug_defines.h	586;"	d
DMI_DMSTATUS_ALLHALTED_LENGTH	repo/fesvr/debug_defines.h	585;"	d
DMI_DMSTATUS_ALLHALTED_OFFSET	repo/fesvr/debug_defines.h	584;"	d
DMI_DMSTATUS_ALLNONEXISTENT	repo/fesvr/debug_defines.h	550;"	d
DMI_DMSTATUS_ALLNONEXISTENT_LENGTH	repo/fesvr/debug_defines.h	549;"	d
DMI_DMSTATUS_ALLNONEXISTENT_OFFSET	repo/fesvr/debug_defines.h	548;"	d
DMI_DMSTATUS_ALLRESUMEACK	repo/fesvr/debug_defines.h	538;"	d
DMI_DMSTATUS_ALLRESUMEACK_LENGTH	repo/fesvr/debug_defines.h	537;"	d
DMI_DMSTATUS_ALLRESUMEACK_OFFSET	repo/fesvr/debug_defines.h	536;"	d
DMI_DMSTATUS_ALLRUNNING	repo/fesvr/debug_defines.h	574;"	d
DMI_DMSTATUS_ALLRUNNING_LENGTH	repo/fesvr/debug_defines.h	573;"	d
DMI_DMSTATUS_ALLRUNNING_OFFSET	repo/fesvr/debug_defines.h	572;"	d
DMI_DMSTATUS_ALLUNAVAIL	repo/fesvr/debug_defines.h	562;"	d
DMI_DMSTATUS_ALLUNAVAIL_LENGTH	repo/fesvr/debug_defines.h	561;"	d
DMI_DMSTATUS_ALLUNAVAIL_OFFSET	repo/fesvr/debug_defines.h	560;"	d
DMI_DMSTATUS_ANYHALTED	repo/fesvr/debug_defines.h	592;"	d
DMI_DMSTATUS_ANYHALTED_LENGTH	repo/fesvr/debug_defines.h	591;"	d
DMI_DMSTATUS_ANYHALTED_OFFSET	repo/fesvr/debug_defines.h	590;"	d
DMI_DMSTATUS_ANYNONEXISTENT	repo/fesvr/debug_defines.h	556;"	d
DMI_DMSTATUS_ANYNONEXISTENT_LENGTH	repo/fesvr/debug_defines.h	555;"	d
DMI_DMSTATUS_ANYNONEXISTENT_OFFSET	repo/fesvr/debug_defines.h	554;"	d
DMI_DMSTATUS_ANYRESUMEACK	repo/fesvr/debug_defines.h	544;"	d
DMI_DMSTATUS_ANYRESUMEACK_LENGTH	repo/fesvr/debug_defines.h	543;"	d
DMI_DMSTATUS_ANYRESUMEACK_OFFSET	repo/fesvr/debug_defines.h	542;"	d
DMI_DMSTATUS_ANYRUNNING	repo/fesvr/debug_defines.h	580;"	d
DMI_DMSTATUS_ANYRUNNING_LENGTH	repo/fesvr/debug_defines.h	579;"	d
DMI_DMSTATUS_ANYRUNNING_OFFSET	repo/fesvr/debug_defines.h	578;"	d
DMI_DMSTATUS_ANYUNAVAIL	repo/fesvr/debug_defines.h	568;"	d
DMI_DMSTATUS_ANYUNAVAIL_LENGTH	repo/fesvr/debug_defines.h	567;"	d
DMI_DMSTATUS_ANYUNAVAIL_OFFSET	repo/fesvr/debug_defines.h	566;"	d
DMI_DMSTATUS_AUTHBUSY	repo/fesvr/debug_defines.h	613;"	d
DMI_DMSTATUS_AUTHBUSY_LENGTH	repo/fesvr/debug_defines.h	612;"	d
DMI_DMSTATUS_AUTHBUSY_OFFSET	repo/fesvr/debug_defines.h	611;"	d
DMI_DMSTATUS_AUTHENTICATED	repo/fesvr/debug_defines.h	600;"	d
DMI_DMSTATUS_AUTHENTICATED_LENGTH	repo/fesvr/debug_defines.h	599;"	d
DMI_DMSTATUS_AUTHENTICATED_OFFSET	repo/fesvr/debug_defines.h	598;"	d
DMI_DMSTATUS_CFGSTRVALID	repo/fesvr/debug_defines.h	616;"	d
DMI_DMSTATUS_CFGSTRVALID_LENGTH	repo/fesvr/debug_defines.h	615;"	d
DMI_DMSTATUS_CFGSTRVALID_OFFSET	repo/fesvr/debug_defines.h	614;"	d
DMI_DMSTATUS_VERSION	repo/fesvr/debug_defines.h	628;"	d
DMI_DMSTATUS_VERSION_LENGTH	repo/fesvr/debug_defines.h	627;"	d
DMI_DMSTATUS_VERSION_OFFSET	repo/fesvr/debug_defines.h	626;"	d
DMI_HALTSUM	repo/fesvr/debug_defines.h	765;"	d
DMI_HALTSUM_HALT1023_992	repo/fesvr/debug_defines.h	768;"	d
DMI_HALTSUM_HALT1023_992_LENGTH	repo/fesvr/debug_defines.h	767;"	d
DMI_HALTSUM_HALT1023_992_OFFSET	repo/fesvr/debug_defines.h	766;"	d
DMI_HALTSUM_HALT127_96	repo/fesvr/debug_defines.h	852;"	d
DMI_HALTSUM_HALT127_96_LENGTH	repo/fesvr/debug_defines.h	851;"	d
DMI_HALTSUM_HALT127_96_OFFSET	repo/fesvr/debug_defines.h	850;"	d
DMI_HALTSUM_HALT159_128	repo/fesvr/debug_defines.h	849;"	d
DMI_HALTSUM_HALT159_128_LENGTH	repo/fesvr/debug_defines.h	848;"	d
DMI_HALTSUM_HALT159_128_OFFSET	repo/fesvr/debug_defines.h	847;"	d
DMI_HALTSUM_HALT191_160	repo/fesvr/debug_defines.h	846;"	d
DMI_HALTSUM_HALT191_160_LENGTH	repo/fesvr/debug_defines.h	845;"	d
DMI_HALTSUM_HALT191_160_OFFSET	repo/fesvr/debug_defines.h	844;"	d
DMI_HALTSUM_HALT223_192	repo/fesvr/debug_defines.h	843;"	d
DMI_HALTSUM_HALT223_192_LENGTH	repo/fesvr/debug_defines.h	842;"	d
DMI_HALTSUM_HALT223_192_OFFSET	repo/fesvr/debug_defines.h	841;"	d
DMI_HALTSUM_HALT255_224	repo/fesvr/debug_defines.h	840;"	d
DMI_HALTSUM_HALT255_224_LENGTH	repo/fesvr/debug_defines.h	839;"	d
DMI_HALTSUM_HALT255_224_OFFSET	repo/fesvr/debug_defines.h	838;"	d
DMI_HALTSUM_HALT287_256	repo/fesvr/debug_defines.h	837;"	d
DMI_HALTSUM_HALT287_256_LENGTH	repo/fesvr/debug_defines.h	836;"	d
DMI_HALTSUM_HALT287_256_OFFSET	repo/fesvr/debug_defines.h	835;"	d
DMI_HALTSUM_HALT319_288	repo/fesvr/debug_defines.h	834;"	d
DMI_HALTSUM_HALT319_288_LENGTH	repo/fesvr/debug_defines.h	833;"	d
DMI_HALTSUM_HALT319_288_OFFSET	repo/fesvr/debug_defines.h	832;"	d
DMI_HALTSUM_HALT31_0	repo/fesvr/debug_defines.h	861;"	d
DMI_HALTSUM_HALT31_0_LENGTH	repo/fesvr/debug_defines.h	860;"	d
DMI_HALTSUM_HALT31_0_OFFSET	repo/fesvr/debug_defines.h	859;"	d
DMI_HALTSUM_HALT351_320	repo/fesvr/debug_defines.h	831;"	d
DMI_HALTSUM_HALT351_320_LENGTH	repo/fesvr/debug_defines.h	830;"	d
DMI_HALTSUM_HALT351_320_OFFSET	repo/fesvr/debug_defines.h	829;"	d
DMI_HALTSUM_HALT383_352	repo/fesvr/debug_defines.h	828;"	d
DMI_HALTSUM_HALT383_352_LENGTH	repo/fesvr/debug_defines.h	827;"	d
DMI_HALTSUM_HALT383_352_OFFSET	repo/fesvr/debug_defines.h	826;"	d
DMI_HALTSUM_HALT415_384	repo/fesvr/debug_defines.h	825;"	d
DMI_HALTSUM_HALT415_384_LENGTH	repo/fesvr/debug_defines.h	824;"	d
DMI_HALTSUM_HALT415_384_OFFSET	repo/fesvr/debug_defines.h	823;"	d
DMI_HALTSUM_HALT447_416	repo/fesvr/debug_defines.h	822;"	d
DMI_HALTSUM_HALT447_416_LENGTH	repo/fesvr/debug_defines.h	821;"	d
DMI_HALTSUM_HALT447_416_OFFSET	repo/fesvr/debug_defines.h	820;"	d
DMI_HALTSUM_HALT479_448	repo/fesvr/debug_defines.h	819;"	d
DMI_HALTSUM_HALT479_448_LENGTH	repo/fesvr/debug_defines.h	818;"	d
DMI_HALTSUM_HALT479_448_OFFSET	repo/fesvr/debug_defines.h	817;"	d
DMI_HALTSUM_HALT511_480	repo/fesvr/debug_defines.h	816;"	d
DMI_HALTSUM_HALT511_480_LENGTH	repo/fesvr/debug_defines.h	815;"	d
DMI_HALTSUM_HALT511_480_OFFSET	repo/fesvr/debug_defines.h	814;"	d
DMI_HALTSUM_HALT543_512	repo/fesvr/debug_defines.h	813;"	d
DMI_HALTSUM_HALT543_512_LENGTH	repo/fesvr/debug_defines.h	812;"	d
DMI_HALTSUM_HALT543_512_OFFSET	repo/fesvr/debug_defines.h	811;"	d
DMI_HALTSUM_HALT575_544	repo/fesvr/debug_defines.h	810;"	d
DMI_HALTSUM_HALT575_544_LENGTH	repo/fesvr/debug_defines.h	809;"	d
DMI_HALTSUM_HALT575_544_OFFSET	repo/fesvr/debug_defines.h	808;"	d
DMI_HALTSUM_HALT607_576	repo/fesvr/debug_defines.h	807;"	d
DMI_HALTSUM_HALT607_576_LENGTH	repo/fesvr/debug_defines.h	806;"	d
DMI_HALTSUM_HALT607_576_OFFSET	repo/fesvr/debug_defines.h	805;"	d
DMI_HALTSUM_HALT639_608	repo/fesvr/debug_defines.h	804;"	d
DMI_HALTSUM_HALT639_608_LENGTH	repo/fesvr/debug_defines.h	803;"	d
DMI_HALTSUM_HALT639_608_OFFSET	repo/fesvr/debug_defines.h	802;"	d
DMI_HALTSUM_HALT63_32	repo/fesvr/debug_defines.h	858;"	d
DMI_HALTSUM_HALT63_32_LENGTH	repo/fesvr/debug_defines.h	857;"	d
DMI_HALTSUM_HALT63_32_OFFSET	repo/fesvr/debug_defines.h	856;"	d
DMI_HALTSUM_HALT671_640	repo/fesvr/debug_defines.h	801;"	d
DMI_HALTSUM_HALT671_640_LENGTH	repo/fesvr/debug_defines.h	800;"	d
DMI_HALTSUM_HALT671_640_OFFSET	repo/fesvr/debug_defines.h	799;"	d
DMI_HALTSUM_HALT703_672	repo/fesvr/debug_defines.h	798;"	d
DMI_HALTSUM_HALT703_672_LENGTH	repo/fesvr/debug_defines.h	797;"	d
DMI_HALTSUM_HALT703_672_OFFSET	repo/fesvr/debug_defines.h	796;"	d
DMI_HALTSUM_HALT735_704	repo/fesvr/debug_defines.h	795;"	d
DMI_HALTSUM_HALT735_704_LENGTH	repo/fesvr/debug_defines.h	794;"	d
DMI_HALTSUM_HALT735_704_OFFSET	repo/fesvr/debug_defines.h	793;"	d
DMI_HALTSUM_HALT767_736	repo/fesvr/debug_defines.h	792;"	d
DMI_HALTSUM_HALT767_736_LENGTH	repo/fesvr/debug_defines.h	791;"	d
DMI_HALTSUM_HALT767_736_OFFSET	repo/fesvr/debug_defines.h	790;"	d
DMI_HALTSUM_HALT799_768	repo/fesvr/debug_defines.h	789;"	d
DMI_HALTSUM_HALT799_768_LENGTH	repo/fesvr/debug_defines.h	788;"	d
DMI_HALTSUM_HALT799_768_OFFSET	repo/fesvr/debug_defines.h	787;"	d
DMI_HALTSUM_HALT831_800	repo/fesvr/debug_defines.h	786;"	d
DMI_HALTSUM_HALT831_800_LENGTH	repo/fesvr/debug_defines.h	785;"	d
DMI_HALTSUM_HALT831_800_OFFSET	repo/fesvr/debug_defines.h	784;"	d
DMI_HALTSUM_HALT863_832	repo/fesvr/debug_defines.h	783;"	d
DMI_HALTSUM_HALT863_832_LENGTH	repo/fesvr/debug_defines.h	782;"	d
DMI_HALTSUM_HALT863_832_OFFSET	repo/fesvr/debug_defines.h	781;"	d
DMI_HALTSUM_HALT895_864	repo/fesvr/debug_defines.h	780;"	d
DMI_HALTSUM_HALT895_864_LENGTH	repo/fesvr/debug_defines.h	779;"	d
DMI_HALTSUM_HALT895_864_OFFSET	repo/fesvr/debug_defines.h	778;"	d
DMI_HALTSUM_HALT927_896	repo/fesvr/debug_defines.h	777;"	d
DMI_HALTSUM_HALT927_896_LENGTH	repo/fesvr/debug_defines.h	776;"	d
DMI_HALTSUM_HALT927_896_OFFSET	repo/fesvr/debug_defines.h	775;"	d
DMI_HALTSUM_HALT959_928	repo/fesvr/debug_defines.h	774;"	d
DMI_HALTSUM_HALT959_928_LENGTH	repo/fesvr/debug_defines.h	773;"	d
DMI_HALTSUM_HALT959_928_OFFSET	repo/fesvr/debug_defines.h	772;"	d
DMI_HALTSUM_HALT95_64	repo/fesvr/debug_defines.h	855;"	d
DMI_HALTSUM_HALT95_64_LENGTH	repo/fesvr/debug_defines.h	854;"	d
DMI_HALTSUM_HALT95_64_OFFSET	repo/fesvr/debug_defines.h	853;"	d
DMI_HALTSUM_HALT991_960	repo/fesvr/debug_defines.h	771;"	d
DMI_HALTSUM_HALT991_960_LENGTH	repo/fesvr/debug_defines.h	770;"	d
DMI_HALTSUM_HALT991_960_OFFSET	repo/fesvr/debug_defines.h	769;"	d
DMI_HARTINFO	repo/fesvr/debug_defines.h	724;"	d
DMI_HARTINFO_DATAACCESS	repo/fesvr/debug_defines.h	744;"	d
DMI_HARTINFO_DATAACCESS_LENGTH	repo/fesvr/debug_defines.h	743;"	d
DMI_HARTINFO_DATAACCESS_OFFSET	repo/fesvr/debug_defines.h	742;"	d
DMI_HARTINFO_DATAADDR	repo/fesvr/debug_defines.h	764;"	d
DMI_HARTINFO_DATAADDR_LENGTH	repo/fesvr/debug_defines.h	763;"	d
DMI_HARTINFO_DATAADDR_OFFSET	repo/fesvr/debug_defines.h	762;"	d
DMI_HARTINFO_DATASIZE	repo/fesvr/debug_defines.h	754;"	d
DMI_HARTINFO_DATASIZE_LENGTH	repo/fesvr/debug_defines.h	753;"	d
DMI_HARTINFO_DATASIZE_OFFSET	repo/fesvr/debug_defines.h	752;"	d
DMI_HARTINFO_NSCRATCH	repo/fesvr/debug_defines.h	733;"	d
DMI_HARTINFO_NSCRATCH_LENGTH	repo/fesvr/debug_defines.h	732;"	d
DMI_HARTINFO_NSCRATCH_OFFSET	repo/fesvr/debug_defines.h	731;"	d
DMI_HAWINDOW	repo/fesvr/debug_defines.h	866;"	d
DMI_HAWINDOWSEL	repo/fesvr/debug_defines.h	862;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL	repo/fesvr/debug_defines.h	865;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_LENGTH	repo/fesvr/debug_defines.h	864;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_OFFSET	repo/fesvr/debug_defines.h	863;"	d
DMI_HAWINDOW_MASKDATA	repo/fesvr/debug_defines.h	869;"	d
DMI_HAWINDOW_MASKDATA_LENGTH	repo/fesvr/debug_defines.h	868;"	d
DMI_HAWINDOW_MASKDATA_OFFSET	repo/fesvr/debug_defines.h	867;"	d
DMI_OP	repo/riscv/jtag_dtm.cc	28;"	d	file:
DMI_OP_NOP	repo/riscv/jtag_dtm.cc	37;"	d	file:
DMI_OP_READ	repo/riscv/jtag_dtm.cc	38;"	d	file:
DMI_OP_RESERVED	repo/riscv/jtag_dtm.cc	40;"	d	file:
DMI_OP_STATUS_BUSY	repo/riscv/jtag_dtm.cc	35;"	d	file:
DMI_OP_STATUS_FAILED	repo/riscv/jtag_dtm.cc	34;"	d	file:
DMI_OP_STATUS_RESERVED	repo/riscv/jtag_dtm.cc	33;"	d	file:
DMI_OP_STATUS_SUCCESS	repo/riscv/jtag_dtm.cc	32;"	d	file:
DMI_OP_WRITE	repo/riscv/jtag_dtm.cc	39;"	d	file:
DMI_PROGBUF0	repo/fesvr/debug_defines.h	964;"	d
DMI_PROGBUF0_DATA	repo/fesvr/debug_defines.h	967;"	d
DMI_PROGBUF0_DATA_LENGTH	repo/fesvr/debug_defines.h	966;"	d
DMI_PROGBUF0_DATA_OFFSET	repo/fesvr/debug_defines.h	965;"	d
DMI_PROGBUF15	repo/fesvr/debug_defines.h	968;"	d
DMI_SBADDRESS0	repo/fesvr/debug_defines.h	1181;"	d
DMI_SBADDRESS0_ADDRESS	repo/fesvr/debug_defines.h	1187;"	d
DMI_SBADDRESS0_ADDRESS_LENGTH	repo/fesvr/debug_defines.h	1186;"	d
DMI_SBADDRESS0_ADDRESS_OFFSET	repo/fesvr/debug_defines.h	1185;"	d
DMI_SBADDRESS1	repo/fesvr/debug_defines.h	1188;"	d
DMI_SBADDRESS1_ADDRESS	repo/fesvr/debug_defines.h	1195;"	d
DMI_SBADDRESS1_ADDRESS_LENGTH	repo/fesvr/debug_defines.h	1194;"	d
DMI_SBADDRESS1_ADDRESS_OFFSET	repo/fesvr/debug_defines.h	1193;"	d
DMI_SBADDRESS2	repo/fesvr/debug_defines.h	1196;"	d
DMI_SBADDRESS2_ADDRESS	repo/fesvr/debug_defines.h	1203;"	d
DMI_SBADDRESS2_ADDRESS_LENGTH	repo/fesvr/debug_defines.h	1202;"	d
DMI_SBADDRESS2_ADDRESS_OFFSET	repo/fesvr/debug_defines.h	1201;"	d
DMI_SBCS	repo/fesvr/debug_defines.h	1077;"	d
DMI_SBCS_SBACCESS	repo/fesvr/debug_defines.h	1105;"	d
DMI_SBCS_SBACCESS128	repo/fesvr/debug_defines.h	1156;"	d
DMI_SBCS_SBACCESS128_LENGTH	repo/fesvr/debug_defines.h	1155;"	d
DMI_SBCS_SBACCESS128_OFFSET	repo/fesvr/debug_defines.h	1154;"	d
DMI_SBCS_SBACCESS16	repo/fesvr/debug_defines.h	1174;"	d
DMI_SBCS_SBACCESS16_LENGTH	repo/fesvr/debug_defines.h	1173;"	d
DMI_SBCS_SBACCESS16_OFFSET	repo/fesvr/debug_defines.h	1172;"	d
DMI_SBCS_SBACCESS32	repo/fesvr/debug_defines.h	1168;"	d
DMI_SBCS_SBACCESS32_LENGTH	repo/fesvr/debug_defines.h	1167;"	d
DMI_SBCS_SBACCESS32_OFFSET	repo/fesvr/debug_defines.h	1166;"	d
DMI_SBCS_SBACCESS64	repo/fesvr/debug_defines.h	1162;"	d
DMI_SBCS_SBACCESS64_LENGTH	repo/fesvr/debug_defines.h	1161;"	d
DMI_SBCS_SBACCESS64_OFFSET	repo/fesvr/debug_defines.h	1160;"	d
DMI_SBCS_SBACCESS8	repo/fesvr/debug_defines.h	1180;"	d
DMI_SBCS_SBACCESS8_LENGTH	repo/fesvr/debug_defines.h	1179;"	d
DMI_SBCS_SBACCESS8_OFFSET	repo/fesvr/debug_defines.h	1178;"	d
DMI_SBCS_SBACCESS_LENGTH	repo/fesvr/debug_defines.h	1104;"	d
DMI_SBCS_SBACCESS_OFFSET	repo/fesvr/debug_defines.h	1103;"	d
DMI_SBCS_SBASIZE	repo/fesvr/debug_defines.h	1150;"	d
DMI_SBCS_SBASIZE_LENGTH	repo/fesvr/debug_defines.h	1149;"	d
DMI_SBCS_SBASIZE_OFFSET	repo/fesvr/debug_defines.h	1148;"	d
DMI_SBCS_SBAUTOINCREMENT	repo/fesvr/debug_defines.h	1113;"	d
DMI_SBCS_SBAUTOINCREMENT_LENGTH	repo/fesvr/debug_defines.h	1112;"	d
DMI_SBCS_SBAUTOINCREMENT_OFFSET	repo/fesvr/debug_defines.h	1111;"	d
DMI_SBCS_SBAUTOREAD	repo/fesvr/debug_defines.h	1120;"	d
DMI_SBCS_SBAUTOREAD_LENGTH	repo/fesvr/debug_defines.h	1119;"	d
DMI_SBCS_SBAUTOREAD_OFFSET	repo/fesvr/debug_defines.h	1118;"	d
DMI_SBCS_SBERROR	repo/fesvr/debug_defines.h	1143;"	d
DMI_SBCS_SBERROR_LENGTH	repo/fesvr/debug_defines.h	1142;"	d
DMI_SBCS_SBERROR_OFFSET	repo/fesvr/debug_defines.h	1141;"	d
DMI_SBCS_SBSINGLEREAD	repo/fesvr/debug_defines.h	1084;"	d
DMI_SBCS_SBSINGLEREAD_LENGTH	repo/fesvr/debug_defines.h	1083;"	d
DMI_SBCS_SBSINGLEREAD_OFFSET	repo/fesvr/debug_defines.h	1082;"	d
DMI_SBDATA0	repo/fesvr/debug_defines.h	1204;"	d
DMI_SBDATA0_DATA	repo/fesvr/debug_defines.h	1210;"	d
DMI_SBDATA0_DATA_LENGTH	repo/fesvr/debug_defines.h	1209;"	d
DMI_SBDATA0_DATA_OFFSET	repo/fesvr/debug_defines.h	1208;"	d
DMI_SBDATA1	repo/fesvr/debug_defines.h	1211;"	d
DMI_SBDATA1_DATA	repo/fesvr/debug_defines.h	1218;"	d
DMI_SBDATA1_DATA_LENGTH	repo/fesvr/debug_defines.h	1217;"	d
DMI_SBDATA1_DATA_OFFSET	repo/fesvr/debug_defines.h	1216;"	d
DMI_SBDATA2	repo/fesvr/debug_defines.h	1219;"	d
DMI_SBDATA2_DATA	repo/fesvr/debug_defines.h	1226;"	d
DMI_SBDATA2_DATA_LENGTH	repo/fesvr/debug_defines.h	1225;"	d
DMI_SBDATA2_DATA_OFFSET	repo/fesvr/debug_defines.h	1224;"	d
DMI_SBDATA3	repo/fesvr/debug_defines.h	1227;"	d
DMI_SBDATA3_DATA	repo/fesvr/debug_defines.h	1234;"	d
DMI_SBDATA3_DATA_LENGTH	repo/fesvr/debug_defines.h	1233;"	d
DMI_SBDATA3_DATA_OFFSET	repo/fesvr/debug_defines.h	1232;"	d
DMI_SERCS	repo/fesvr/debug_defines.h	973;"	d
DMI_SERCS	repo/riscv/debug_defines.h	2975;"	d
DMI_SERCS_ERROR0	repo/fesvr/debug_defines.h	1056;"	d
DMI_SERCS_ERROR0	repo/riscv/debug_defines.h	3058;"	d
DMI_SERCS_ERROR0_LENGTH	repo/fesvr/debug_defines.h	1055;"	d
DMI_SERCS_ERROR0_LENGTH	repo/riscv/debug_defines.h	3057;"	d
DMI_SERCS_ERROR0_OFFSET	repo/fesvr/debug_defines.h	1054;"	d
DMI_SERCS_ERROR0_OFFSET	repo/riscv/debug_defines.h	3056;"	d
DMI_SERCS_ERROR1	repo/fesvr/debug_defines.h	1042;"	d
DMI_SERCS_ERROR1	repo/riscv/debug_defines.h	3044;"	d
DMI_SERCS_ERROR1_LENGTH	repo/fesvr/debug_defines.h	1041;"	d
DMI_SERCS_ERROR1_LENGTH	repo/riscv/debug_defines.h	3043;"	d
DMI_SERCS_ERROR1_OFFSET	repo/fesvr/debug_defines.h	1040;"	d
DMI_SERCS_ERROR1_OFFSET	repo/riscv/debug_defines.h	3042;"	d
DMI_SERCS_ERROR2	repo/fesvr/debug_defines.h	1033;"	d
DMI_SERCS_ERROR2	repo/riscv/debug_defines.h	3035;"	d
DMI_SERCS_ERROR2_LENGTH	repo/fesvr/debug_defines.h	1032;"	d
DMI_SERCS_ERROR2_LENGTH	repo/riscv/debug_defines.h	3034;"	d
DMI_SERCS_ERROR2_OFFSET	repo/fesvr/debug_defines.h	1031;"	d
DMI_SERCS_ERROR2_OFFSET	repo/riscv/debug_defines.h	3033;"	d
DMI_SERCS_ERROR3	repo/fesvr/debug_defines.h	1024;"	d
DMI_SERCS_ERROR3	repo/riscv/debug_defines.h	3026;"	d
DMI_SERCS_ERROR3_LENGTH	repo/fesvr/debug_defines.h	1023;"	d
DMI_SERCS_ERROR3_LENGTH	repo/riscv/debug_defines.h	3025;"	d
DMI_SERCS_ERROR3_OFFSET	repo/fesvr/debug_defines.h	1022;"	d
DMI_SERCS_ERROR3_OFFSET	repo/riscv/debug_defines.h	3024;"	d
DMI_SERCS_ERROR4	repo/fesvr/debug_defines.h	1015;"	d
DMI_SERCS_ERROR4	repo/riscv/debug_defines.h	3017;"	d
DMI_SERCS_ERROR4_LENGTH	repo/fesvr/debug_defines.h	1014;"	d
DMI_SERCS_ERROR4_LENGTH	repo/riscv/debug_defines.h	3016;"	d
DMI_SERCS_ERROR4_OFFSET	repo/fesvr/debug_defines.h	1013;"	d
DMI_SERCS_ERROR4_OFFSET	repo/riscv/debug_defines.h	3015;"	d
DMI_SERCS_ERROR5	repo/fesvr/debug_defines.h	1006;"	d
DMI_SERCS_ERROR5	repo/riscv/debug_defines.h	3008;"	d
DMI_SERCS_ERROR5_LENGTH	repo/fesvr/debug_defines.h	1005;"	d
DMI_SERCS_ERROR5_LENGTH	repo/riscv/debug_defines.h	3007;"	d
DMI_SERCS_ERROR5_OFFSET	repo/fesvr/debug_defines.h	1004;"	d
DMI_SERCS_ERROR5_OFFSET	repo/riscv/debug_defines.h	3006;"	d
DMI_SERCS_ERROR6	repo/fesvr/debug_defines.h	997;"	d
DMI_SERCS_ERROR6	repo/riscv/debug_defines.h	2999;"	d
DMI_SERCS_ERROR6_LENGTH	repo/fesvr/debug_defines.h	996;"	d
DMI_SERCS_ERROR6_LENGTH	repo/riscv/debug_defines.h	2998;"	d
DMI_SERCS_ERROR6_OFFSET	repo/fesvr/debug_defines.h	995;"	d
DMI_SERCS_ERROR6_OFFSET	repo/riscv/debug_defines.h	2997;"	d
DMI_SERCS_ERROR7	repo/fesvr/debug_defines.h	988;"	d
DMI_SERCS_ERROR7	repo/riscv/debug_defines.h	2990;"	d
DMI_SERCS_ERROR7_LENGTH	repo/fesvr/debug_defines.h	987;"	d
DMI_SERCS_ERROR7_LENGTH	repo/riscv/debug_defines.h	2989;"	d
DMI_SERCS_ERROR7_OFFSET	repo/fesvr/debug_defines.h	986;"	d
DMI_SERCS_ERROR7_OFFSET	repo/riscv/debug_defines.h	2988;"	d
DMI_SERCS_FULL0	repo/fesvr/debug_defines.h	1068;"	d
DMI_SERCS_FULL0	repo/riscv/debug_defines.h	3070;"	d
DMI_SERCS_FULL0_LENGTH	repo/fesvr/debug_defines.h	1067;"	d
DMI_SERCS_FULL0_LENGTH	repo/riscv/debug_defines.h	3069;"	d
DMI_SERCS_FULL0_OFFSET	repo/fesvr/debug_defines.h	1066;"	d
DMI_SERCS_FULL0_OFFSET	repo/riscv/debug_defines.h	3068;"	d
DMI_SERCS_FULL1	repo/fesvr/debug_defines.h	1048;"	d
DMI_SERCS_FULL1	repo/riscv/debug_defines.h	3050;"	d
DMI_SERCS_FULL1_LENGTH	repo/fesvr/debug_defines.h	1047;"	d
DMI_SERCS_FULL1_LENGTH	repo/riscv/debug_defines.h	3049;"	d
DMI_SERCS_FULL1_OFFSET	repo/fesvr/debug_defines.h	1046;"	d
DMI_SERCS_FULL1_OFFSET	repo/riscv/debug_defines.h	3048;"	d
DMI_SERCS_FULL2	repo/fesvr/debug_defines.h	1039;"	d
DMI_SERCS_FULL2	repo/riscv/debug_defines.h	3041;"	d
DMI_SERCS_FULL2_LENGTH	repo/fesvr/debug_defines.h	1038;"	d
DMI_SERCS_FULL2_LENGTH	repo/riscv/debug_defines.h	3040;"	d
DMI_SERCS_FULL2_OFFSET	repo/fesvr/debug_defines.h	1037;"	d
DMI_SERCS_FULL2_OFFSET	repo/riscv/debug_defines.h	3039;"	d
DMI_SERCS_FULL3	repo/fesvr/debug_defines.h	1030;"	d
DMI_SERCS_FULL3	repo/riscv/debug_defines.h	3032;"	d
DMI_SERCS_FULL3_LENGTH	repo/fesvr/debug_defines.h	1029;"	d
DMI_SERCS_FULL3_LENGTH	repo/riscv/debug_defines.h	3031;"	d
DMI_SERCS_FULL3_OFFSET	repo/fesvr/debug_defines.h	1028;"	d
DMI_SERCS_FULL3_OFFSET	repo/riscv/debug_defines.h	3030;"	d
DMI_SERCS_FULL4	repo/fesvr/debug_defines.h	1021;"	d
DMI_SERCS_FULL4	repo/riscv/debug_defines.h	3023;"	d
DMI_SERCS_FULL4_LENGTH	repo/fesvr/debug_defines.h	1020;"	d
DMI_SERCS_FULL4_LENGTH	repo/riscv/debug_defines.h	3022;"	d
DMI_SERCS_FULL4_OFFSET	repo/fesvr/debug_defines.h	1019;"	d
DMI_SERCS_FULL4_OFFSET	repo/riscv/debug_defines.h	3021;"	d
DMI_SERCS_FULL5	repo/fesvr/debug_defines.h	1012;"	d
DMI_SERCS_FULL5	repo/riscv/debug_defines.h	3014;"	d
DMI_SERCS_FULL5_LENGTH	repo/fesvr/debug_defines.h	1011;"	d
DMI_SERCS_FULL5_LENGTH	repo/riscv/debug_defines.h	3013;"	d
DMI_SERCS_FULL5_OFFSET	repo/fesvr/debug_defines.h	1010;"	d
DMI_SERCS_FULL5_OFFSET	repo/riscv/debug_defines.h	3012;"	d
DMI_SERCS_FULL6	repo/fesvr/debug_defines.h	1003;"	d
DMI_SERCS_FULL6	repo/riscv/debug_defines.h	3005;"	d
DMI_SERCS_FULL6_LENGTH	repo/fesvr/debug_defines.h	1002;"	d
DMI_SERCS_FULL6_LENGTH	repo/riscv/debug_defines.h	3004;"	d
DMI_SERCS_FULL6_OFFSET	repo/fesvr/debug_defines.h	1001;"	d
DMI_SERCS_FULL6_OFFSET	repo/riscv/debug_defines.h	3003;"	d
DMI_SERCS_FULL7	repo/fesvr/debug_defines.h	994;"	d
DMI_SERCS_FULL7	repo/riscv/debug_defines.h	2996;"	d
DMI_SERCS_FULL7_LENGTH	repo/fesvr/debug_defines.h	993;"	d
DMI_SERCS_FULL7_LENGTH	repo/riscv/debug_defines.h	2995;"	d
DMI_SERCS_FULL7_OFFSET	repo/fesvr/debug_defines.h	992;"	d
DMI_SERCS_FULL7_OFFSET	repo/riscv/debug_defines.h	2994;"	d
DMI_SERCS_SERIAL	repo/fesvr/debug_defines.h	985;"	d
DMI_SERCS_SERIAL	repo/riscv/debug_defines.h	2987;"	d
DMI_SERCS_SERIALCOUNT	repo/fesvr/debug_defines.h	979;"	d
DMI_SERCS_SERIALCOUNT	repo/riscv/debug_defines.h	2981;"	d
DMI_SERCS_SERIALCOUNT_LENGTH	repo/fesvr/debug_defines.h	978;"	d
DMI_SERCS_SERIALCOUNT_LENGTH	repo/riscv/debug_defines.h	2980;"	d
DMI_SERCS_SERIALCOUNT_OFFSET	repo/fesvr/debug_defines.h	977;"	d
DMI_SERCS_SERIALCOUNT_OFFSET	repo/riscv/debug_defines.h	2979;"	d
DMI_SERCS_SERIAL_LENGTH	repo/fesvr/debug_defines.h	984;"	d
DMI_SERCS_SERIAL_LENGTH	repo/riscv/debug_defines.h	2986;"	d
DMI_SERCS_SERIAL_OFFSET	repo/fesvr/debug_defines.h	983;"	d
DMI_SERCS_SERIAL_OFFSET	repo/riscv/debug_defines.h	2985;"	d
DMI_SERCS_VALID0	repo/fesvr/debug_defines.h	1062;"	d
DMI_SERCS_VALID0	repo/riscv/debug_defines.h	3064;"	d
DMI_SERCS_VALID0_LENGTH	repo/fesvr/debug_defines.h	1061;"	d
DMI_SERCS_VALID0_LENGTH	repo/riscv/debug_defines.h	3063;"	d
DMI_SERCS_VALID0_OFFSET	repo/fesvr/debug_defines.h	1060;"	d
DMI_SERCS_VALID0_OFFSET	repo/riscv/debug_defines.h	3062;"	d
DMI_SERCS_VALID1	repo/fesvr/debug_defines.h	1045;"	d
DMI_SERCS_VALID1	repo/riscv/debug_defines.h	3047;"	d
DMI_SERCS_VALID1_LENGTH	repo/fesvr/debug_defines.h	1044;"	d
DMI_SERCS_VALID1_LENGTH	repo/riscv/debug_defines.h	3046;"	d
DMI_SERCS_VALID1_OFFSET	repo/fesvr/debug_defines.h	1043;"	d
DMI_SERCS_VALID1_OFFSET	repo/riscv/debug_defines.h	3045;"	d
DMI_SERCS_VALID2	repo/fesvr/debug_defines.h	1036;"	d
DMI_SERCS_VALID2	repo/riscv/debug_defines.h	3038;"	d
DMI_SERCS_VALID2_LENGTH	repo/fesvr/debug_defines.h	1035;"	d
DMI_SERCS_VALID2_LENGTH	repo/riscv/debug_defines.h	3037;"	d
DMI_SERCS_VALID2_OFFSET	repo/fesvr/debug_defines.h	1034;"	d
DMI_SERCS_VALID2_OFFSET	repo/riscv/debug_defines.h	3036;"	d
DMI_SERCS_VALID3	repo/fesvr/debug_defines.h	1027;"	d
DMI_SERCS_VALID3	repo/riscv/debug_defines.h	3029;"	d
DMI_SERCS_VALID3_LENGTH	repo/fesvr/debug_defines.h	1026;"	d
DMI_SERCS_VALID3_LENGTH	repo/riscv/debug_defines.h	3028;"	d
DMI_SERCS_VALID3_OFFSET	repo/fesvr/debug_defines.h	1025;"	d
DMI_SERCS_VALID3_OFFSET	repo/riscv/debug_defines.h	3027;"	d
DMI_SERCS_VALID4	repo/fesvr/debug_defines.h	1018;"	d
DMI_SERCS_VALID4	repo/riscv/debug_defines.h	3020;"	d
DMI_SERCS_VALID4_LENGTH	repo/fesvr/debug_defines.h	1017;"	d
DMI_SERCS_VALID4_LENGTH	repo/riscv/debug_defines.h	3019;"	d
DMI_SERCS_VALID4_OFFSET	repo/fesvr/debug_defines.h	1016;"	d
DMI_SERCS_VALID4_OFFSET	repo/riscv/debug_defines.h	3018;"	d
DMI_SERCS_VALID5	repo/fesvr/debug_defines.h	1009;"	d
DMI_SERCS_VALID5	repo/riscv/debug_defines.h	3011;"	d
DMI_SERCS_VALID5_LENGTH	repo/fesvr/debug_defines.h	1008;"	d
DMI_SERCS_VALID5_LENGTH	repo/riscv/debug_defines.h	3010;"	d
DMI_SERCS_VALID5_OFFSET	repo/fesvr/debug_defines.h	1007;"	d
DMI_SERCS_VALID5_OFFSET	repo/riscv/debug_defines.h	3009;"	d
DMI_SERCS_VALID6	repo/fesvr/debug_defines.h	1000;"	d
DMI_SERCS_VALID6	repo/riscv/debug_defines.h	3002;"	d
DMI_SERCS_VALID6_LENGTH	repo/fesvr/debug_defines.h	999;"	d
DMI_SERCS_VALID6_LENGTH	repo/riscv/debug_defines.h	3001;"	d
DMI_SERCS_VALID6_OFFSET	repo/fesvr/debug_defines.h	998;"	d
DMI_SERCS_VALID6_OFFSET	repo/riscv/debug_defines.h	3000;"	d
DMI_SERCS_VALID7	repo/fesvr/debug_defines.h	991;"	d
DMI_SERCS_VALID7	repo/riscv/debug_defines.h	2993;"	d
DMI_SERCS_VALID7_LENGTH	repo/fesvr/debug_defines.h	990;"	d
DMI_SERCS_VALID7_LENGTH	repo/riscv/debug_defines.h	2992;"	d
DMI_SERCS_VALID7_OFFSET	repo/fesvr/debug_defines.h	989;"	d
DMI_SERCS_VALID7_OFFSET	repo/riscv/debug_defines.h	2991;"	d
DMI_SERRX	repo/fesvr/debug_defines.h	1073;"	d
DMI_SERRX	repo/riscv/debug_defines.h	3075;"	d
DMI_SERRX_DATA	repo/fesvr/debug_defines.h	1076;"	d
DMI_SERRX_DATA	repo/riscv/debug_defines.h	3078;"	d
DMI_SERRX_DATA_LENGTH	repo/fesvr/debug_defines.h	1075;"	d
DMI_SERRX_DATA_LENGTH	repo/riscv/debug_defines.h	3077;"	d
DMI_SERRX_DATA_OFFSET	repo/fesvr/debug_defines.h	1074;"	d
DMI_SERRX_DATA_OFFSET	repo/riscv/debug_defines.h	3076;"	d
DMI_SERTX	repo/fesvr/debug_defines.h	1069;"	d
DMI_SERTX	repo/riscv/debug_defines.h	3071;"	d
DMI_SERTX_DATA	repo/fesvr/debug_defines.h	1072;"	d
DMI_SERTX_DATA	repo/riscv/debug_defines.h	3074;"	d
DMI_SERTX_DATA_LENGTH	repo/fesvr/debug_defines.h	1071;"	d
DMI_SERTX_DATA_LENGTH	repo/riscv/debug_defines.h	3073;"	d
DMI_SERTX_DATA_OFFSET	repo/fesvr/debug_defines.h	1070;"	d
DMI_SERTX_DATA_OFFSET	repo/riscv/debug_defines.h	3072;"	d
DM_ABSTRACTAUTO	repo/riscv/debug_defines.h	2349;"	d
DM_ABSTRACTAUTO_AUTOEXECDATA	repo/riscv/debug_defines.h	2367;"	d
DM_ABSTRACTAUTO_AUTOEXECDATA_LENGTH	repo/riscv/debug_defines.h	2366;"	d
DM_ABSTRACTAUTO_AUTOEXECDATA_OFFSET	repo/riscv/debug_defines.h	2365;"	d
DM_ABSTRACTAUTO_AUTOEXECPROGBUF	repo/riscv/debug_defines.h	2358;"	d
DM_ABSTRACTAUTO_AUTOEXECPROGBUF_LENGTH	repo/riscv/debug_defines.h	2357;"	d
DM_ABSTRACTAUTO_AUTOEXECPROGBUF_OFFSET	repo/riscv/debug_defines.h	2356;"	d
DM_ABSTRACTCS	repo/riscv/debug_defines.h	2235;"	d
DM_ABSTRACTCS_BUSY	repo/riscv/debug_defines.h	2244;"	d
DM_ABSTRACTCS_BUSY_BUSY	repo/riscv/debug_defines.h	2252;"	d
DM_ABSTRACTCS_BUSY_LENGTH	repo/riscv/debug_defines.h	2243;"	d
DM_ABSTRACTCS_BUSY_OFFSET	repo/riscv/debug_defines.h	2242;"	d
DM_ABSTRACTCS_BUSY_READY	repo/riscv/debug_defines.h	2248;"	d
DM_ABSTRACTCS_CMDERR	repo/riscv/debug_defines.h	2285;"	d
DM_ABSTRACTCS_CMDERR_BUS	repo/riscv/debug_defines.h	2318;"	d
DM_ABSTRACTCS_CMDERR_BUSY	repo/riscv/debug_defines.h	2296;"	d
DM_ABSTRACTCS_CMDERR_EXCEPTION	repo/riscv/debug_defines.h	2308;"	d
DM_ABSTRACTCS_CMDERR_HALT_RESUME	repo/riscv/debug_defines.h	2313;"	d
DM_ABSTRACTCS_CMDERR_LENGTH	repo/riscv/debug_defines.h	2284;"	d
DM_ABSTRACTCS_CMDERR_NONE	repo/riscv/debug_defines.h	2289;"	d
DM_ABSTRACTCS_CMDERR_NOT_SUPPORTED	repo/riscv/debug_defines.h	2303;"	d
DM_ABSTRACTCS_CMDERR_OFFSET	repo/riscv/debug_defines.h	2283;"	d
DM_ABSTRACTCS_CMDERR_OTHER	repo/riscv/debug_defines.h	2326;"	d
DM_ABSTRACTCS_CMDERR_RESERVED	repo/riscv/debug_defines.h	2322;"	d
DM_ABSTRACTCS_DATACOUNT	repo/riscv/debug_defines.h	2333;"	d
DM_ABSTRACTCS_DATACOUNT_LENGTH	repo/riscv/debug_defines.h	2332;"	d
DM_ABSTRACTCS_DATACOUNT_OFFSET	repo/riscv/debug_defines.h	2331;"	d
DM_ABSTRACTCS_PROGBUFSIZE	repo/riscv/debug_defines.h	2241;"	d
DM_ABSTRACTCS_PROGBUFSIZE_LENGTH	repo/riscv/debug_defines.h	2240;"	d
DM_ABSTRACTCS_PROGBUFSIZE_OFFSET	repo/riscv/debug_defines.h	2239;"	d
DM_ABSTRACTCS_RELAXEDPRIV	repo/riscv/debug_defines.h	2267;"	d
DM_ABSTRACTCS_RELAXEDPRIV_FULL_CHECKS	repo/riscv/debug_defines.h	2271;"	d
DM_ABSTRACTCS_RELAXEDPRIV_LENGTH	repo/riscv/debug_defines.h	2266;"	d
DM_ABSTRACTCS_RELAXEDPRIV_OFFSET	repo/riscv/debug_defines.h	2265;"	d
DM_ABSTRACTCS_RELAXEDPRIV_RELAXED_CHECKS	repo/riscv/debug_defines.h	2275;"	d
DM_AUTHDATA	repo/riscv/debug_defines.h	2422;"	d
DM_AUTHDATA_DATA	repo/riscv/debug_defines.h	2425;"	d
DM_AUTHDATA_DATA_LENGTH	repo/riscv/debug_defines.h	2424;"	d
DM_AUTHDATA_DATA_OFFSET	repo/riscv/debug_defines.h	2423;"	d
DM_COMMAND	repo/riscv/debug_defines.h	2334;"	d
DM_COMMAND_CMDTYPE	repo/riscv/debug_defines.h	2341;"	d
DM_COMMAND_CMDTYPE_LENGTH	repo/riscv/debug_defines.h	2340;"	d
DM_COMMAND_CMDTYPE_OFFSET	repo/riscv/debug_defines.h	2339;"	d
DM_COMMAND_CONTROL	repo/riscv/debug_defines.h	2348;"	d
DM_COMMAND_CONTROL_LENGTH	repo/riscv/debug_defines.h	2347;"	d
DM_COMMAND_CONTROL_OFFSET	repo/riscv/debug_defines.h	2346;"	d
DM_CONFSTRPTR0	repo/riscv/debug_defines.h	2368;"	d
DM_CONFSTRPTR0_ADDR	repo/riscv/debug_defines.h	2371;"	d
DM_CONFSTRPTR0_ADDR_LENGTH	repo/riscv/debug_defines.h	2370;"	d
DM_CONFSTRPTR0_ADDR_OFFSET	repo/riscv/debug_defines.h	2369;"	d
DM_CONFSTRPTR1	repo/riscv/debug_defines.h	2372;"	d
DM_CONFSTRPTR1_ADDR	repo/riscv/debug_defines.h	2375;"	d
DM_CONFSTRPTR1_ADDR_LENGTH	repo/riscv/debug_defines.h	2374;"	d
DM_CONFSTRPTR1_ADDR_OFFSET	repo/riscv/debug_defines.h	2373;"	d
DM_CONFSTRPTR2	repo/riscv/debug_defines.h	2376;"	d
DM_CONFSTRPTR2_ADDR	repo/riscv/debug_defines.h	2379;"	d
DM_CONFSTRPTR2_ADDR_LENGTH	repo/riscv/debug_defines.h	2378;"	d
DM_CONFSTRPTR2_ADDR_OFFSET	repo/riscv/debug_defines.h	2377;"	d
DM_CONFSTRPTR3	repo/riscv/debug_defines.h	2380;"	d
DM_CONFSTRPTR3_ADDR	repo/riscv/debug_defines.h	2383;"	d
DM_CONFSTRPTR3_ADDR_LENGTH	repo/riscv/debug_defines.h	2382;"	d
DM_CONFSTRPTR3_ADDR_OFFSET	repo/riscv/debug_defines.h	2381;"	d
DM_CUSTOM	repo/riscv/debug_defines.h	2742;"	d
DM_CUSTOM0	repo/riscv/debug_defines.h	2743;"	d
DM_CUSTOM1	repo/riscv/debug_defines.h	2744;"	d
DM_CUSTOM10	repo/riscv/debug_defines.h	2753;"	d
DM_CUSTOM11	repo/riscv/debug_defines.h	2754;"	d
DM_CUSTOM12	repo/riscv/debug_defines.h	2755;"	d
DM_CUSTOM13	repo/riscv/debug_defines.h	2756;"	d
DM_CUSTOM14	repo/riscv/debug_defines.h	2757;"	d
DM_CUSTOM15	repo/riscv/debug_defines.h	2758;"	d
DM_CUSTOM2	repo/riscv/debug_defines.h	2745;"	d
DM_CUSTOM3	repo/riscv/debug_defines.h	2746;"	d
DM_CUSTOM4	repo/riscv/debug_defines.h	2747;"	d
DM_CUSTOM5	repo/riscv/debug_defines.h	2748;"	d
DM_CUSTOM6	repo/riscv/debug_defines.h	2749;"	d
DM_CUSTOM7	repo/riscv/debug_defines.h	2750;"	d
DM_CUSTOM8	repo/riscv/debug_defines.h	2751;"	d
DM_CUSTOM9	repo/riscv/debug_defines.h	2752;"	d
DM_DATA0	repo/riscv/debug_defines.h	2388;"	d
DM_DATA0_DATA	repo/riscv/debug_defines.h	2391;"	d
DM_DATA0_DATA_LENGTH	repo/riscv/debug_defines.h	2390;"	d
DM_DATA0_DATA_OFFSET	repo/riscv/debug_defines.h	2389;"	d
DM_DATA1	repo/riscv/debug_defines.h	2392;"	d
DM_DATA10	repo/riscv/debug_defines.h	2401;"	d
DM_DATA11	repo/riscv/debug_defines.h	2402;"	d
DM_DATA2	repo/riscv/debug_defines.h	2393;"	d
DM_DATA3	repo/riscv/debug_defines.h	2394;"	d
DM_DATA4	repo/riscv/debug_defines.h	2395;"	d
DM_DATA5	repo/riscv/debug_defines.h	2396;"	d
DM_DATA6	repo/riscv/debug_defines.h	2397;"	d
DM_DATA7	repo/riscv/debug_defines.h	2398;"	d
DM_DATA8	repo/riscv/debug_defines.h	2399;"	d
DM_DATA9	repo/riscv/debug_defines.h	2400;"	d
DM_DMCONTROL	repo/riscv/debug_defines.h	1971;"	d
DM_DMCONTROL_ACKHAVERESET	repo/riscv/debug_defines.h	2016;"	d
DM_DMCONTROL_ACKHAVERESET_ACK	repo/riscv/debug_defines.h	2024;"	d
DM_DMCONTROL_ACKHAVERESET_LENGTH	repo/riscv/debug_defines.h	2015;"	d
DM_DMCONTROL_ACKHAVERESET_NOP	repo/riscv/debug_defines.h	2020;"	d
DM_DMCONTROL_ACKHAVERESET_OFFSET	repo/riscv/debug_defines.h	2014;"	d
DM_DMCONTROL_ACKUNAVAIL	repo/riscv/debug_defines.h	2030;"	d
DM_DMCONTROL_ACKUNAVAIL_ACK	repo/riscv/debug_defines.h	2038;"	d
DM_DMCONTROL_ACKUNAVAIL_LENGTH	repo/riscv/debug_defines.h	2029;"	d
DM_DMCONTROL_ACKUNAVAIL_NOP	repo/riscv/debug_defines.h	2034;"	d
DM_DMCONTROL_ACKUNAVAIL_OFFSET	repo/riscv/debug_defines.h	2028;"	d
DM_DMCONTROL_CLRKEEPALIVE	repo/riscv/debug_defines.h	2096;"	d
DM_DMCONTROL_CLRKEEPALIVE_LENGTH	repo/riscv/debug_defines.h	2095;"	d
DM_DMCONTROL_CLRKEEPALIVE_OFFSET	repo/riscv/debug_defines.h	2094;"	d
DM_DMCONTROL_CLRRESETHALTREQ	repo/riscv/debug_defines.h	2120;"	d
DM_DMCONTROL_CLRRESETHALTREQ_LENGTH	repo/riscv/debug_defines.h	2119;"	d
DM_DMCONTROL_CLRRESETHALTREQ_OFFSET	repo/riscv/debug_defines.h	2118;"	d
DM_DMCONTROL_DMACTIVE	repo/riscv/debug_defines.h	2144;"	d
DM_DMCONTROL_DMACTIVE_ACTIVE	repo/riscv/debug_defines.h	2156;"	d
DM_DMCONTROL_DMACTIVE_INACTIVE	repo/riscv/debug_defines.h	2152;"	d
DM_DMCONTROL_DMACTIVE_LENGTH	repo/riscv/debug_defines.h	2143;"	d
DM_DMCONTROL_DMACTIVE_OFFSET	repo/riscv/debug_defines.h	2142;"	d
DM_DMCONTROL_HALTREQ	repo/riscv/debug_defines.h	1984;"	d
DM_DMCONTROL_HALTREQ_LENGTH	repo/riscv/debug_defines.h	1983;"	d
DM_DMCONTROL_HALTREQ_OFFSET	repo/riscv/debug_defines.h	1982;"	d
DM_DMCONTROL_HARTRESET	repo/riscv/debug_defines.h	2013;"	d
DM_DMCONTROL_HARTRESET_LENGTH	repo/riscv/debug_defines.h	2012;"	d
DM_DMCONTROL_HARTRESET_OFFSET	repo/riscv/debug_defines.h	2011;"	d
DM_DMCONTROL_HARTSELHI	repo/riscv/debug_defines.h	2077;"	d
DM_DMCONTROL_HARTSELHI_LENGTH	repo/riscv/debug_defines.h	2076;"	d
DM_DMCONTROL_HARTSELHI_OFFSET	repo/riscv/debug_defines.h	2075;"	d
DM_DMCONTROL_HARTSELLO	repo/riscv/debug_defines.h	2070;"	d
DM_DMCONTROL_HARTSELLO_LENGTH	repo/riscv/debug_defines.h	2069;"	d
DM_DMCONTROL_HARTSELLO_OFFSET	repo/riscv/debug_defines.h	2068;"	d
DM_DMCONTROL_HASEL	repo/riscv/debug_defines.h	2047;"	d
DM_DMCONTROL_HASEL_LENGTH	repo/riscv/debug_defines.h	2046;"	d
DM_DMCONTROL_HASEL_MULTIPLE	repo/riscv/debug_defines.h	2057;"	d
DM_DMCONTROL_HASEL_OFFSET	repo/riscv/debug_defines.h	2045;"	d
DM_DMCONTROL_HASEL_SINGLE	repo/riscv/debug_defines.h	2051;"	d
DM_DMCONTROL_NDMRESET	repo/riscv/debug_defines.h	2132;"	d
DM_DMCONTROL_NDMRESET_LENGTH	repo/riscv/debug_defines.h	2131;"	d
DM_DMCONTROL_NDMRESET_OFFSET	repo/riscv/debug_defines.h	2130;"	d
DM_DMCONTROL_RESUMEREQ	repo/riscv/debug_defines.h	1996;"	d
DM_DMCONTROL_RESUMEREQ_LENGTH	repo/riscv/debug_defines.h	1995;"	d
DM_DMCONTROL_RESUMEREQ_OFFSET	repo/riscv/debug_defines.h	1994;"	d
DM_DMCONTROL_SETKEEPALIVE	repo/riscv/debug_defines.h	2087;"	d
DM_DMCONTROL_SETKEEPALIVE_LENGTH	repo/riscv/debug_defines.h	2086;"	d
DM_DMCONTROL_SETKEEPALIVE_OFFSET	repo/riscv/debug_defines.h	2085;"	d
DM_DMCONTROL_SETRESETHALTREQ	repo/riscv/debug_defines.h	2111;"	d
DM_DMCONTROL_SETRESETHALTREQ_LENGTH	repo/riscv/debug_defines.h	2110;"	d
DM_DMCONTROL_SETRESETHALTREQ_OFFSET	repo/riscv/debug_defines.h	2109;"	d
DM_DMCS2	repo/riscv/debug_defines.h	2426;"	d
DM_DMCS2_DMEXTTRIGGER	repo/riscv/debug_defines.h	2446;"	d
DM_DMCS2_DMEXTTRIGGER_LENGTH	repo/riscv/debug_defines.h	2445;"	d
DM_DMCS2_DMEXTTRIGGER_OFFSET	repo/riscv/debug_defines.h	2444;"	d
DM_DMCS2_GROUP	repo/riscv/debug_defines.h	2466;"	d
DM_DMCS2_GROUPTYPE	repo/riscv/debug_defines.h	2429;"	d
DM_DMCS2_GROUPTYPE_HALT	repo/riscv/debug_defines.h	2433;"	d
DM_DMCS2_GROUPTYPE_LENGTH	repo/riscv/debug_defines.h	2428;"	d
DM_DMCS2_GROUPTYPE_OFFSET	repo/riscv/debug_defines.h	2427;"	d
DM_DMCS2_GROUPTYPE_RESUME	repo/riscv/debug_defines.h	2437;"	d
DM_DMCS2_GROUP_LENGTH	repo/riscv/debug_defines.h	2465;"	d
DM_DMCS2_GROUP_OFFSET	repo/riscv/debug_defines.h	2464;"	d
DM_DMCS2_HGSELECT	repo/riscv/debug_defines.h	2487;"	d
DM_DMCS2_HGSELECT_HARTS	repo/riscv/debug_defines.h	2491;"	d
DM_DMCS2_HGSELECT_LENGTH	repo/riscv/debug_defines.h	2486;"	d
DM_DMCS2_HGSELECT_OFFSET	repo/riscv/debug_defines.h	2485;"	d
DM_DMCS2_HGSELECT_TRIGGERS	repo/riscv/debug_defines.h	2495;"	d
DM_DMCS2_HGWRITE	repo/riscv/debug_defines.h	2484;"	d
DM_DMCS2_HGWRITE_LENGTH	repo/riscv/debug_defines.h	2483;"	d
DM_DMCS2_HGWRITE_OFFSET	repo/riscv/debug_defines.h	2482;"	d
DM_DMSTATUS	repo/riscv/debug_defines.h	1773;"	d
DM_DMSTATUS_ALLHALTED	repo/riscv/debug_defines.h	1884;"	d
DM_DMSTATUS_ALLHALTED_LENGTH	repo/riscv/debug_defines.h	1883;"	d
DM_DMSTATUS_ALLHALTED_OFFSET	repo/riscv/debug_defines.h	1882;"	d
DM_DMSTATUS_ALLHAVERESET	repo/riscv/debug_defines.h	1815;"	d
DM_DMSTATUS_ALLHAVERESET_LENGTH	repo/riscv/debug_defines.h	1814;"	d
DM_DMSTATUS_ALLHAVERESET_OFFSET	repo/riscv/debug_defines.h	1813;"	d
DM_DMSTATUS_ALLNONEXISTENT	repo/riscv/debug_defines.h	1843;"	d
DM_DMSTATUS_ALLNONEXISTENT_LENGTH	repo/riscv/debug_defines.h	1842;"	d
DM_DMSTATUS_ALLNONEXISTENT_OFFSET	repo/riscv/debug_defines.h	1841;"	d
DM_DMSTATUS_ALLRESUMEACK	repo/riscv/debug_defines.h	1829;"	d
DM_DMSTATUS_ALLRESUMEACK_LENGTH	repo/riscv/debug_defines.h	1828;"	d
DM_DMSTATUS_ALLRESUMEACK_OFFSET	repo/riscv/debug_defines.h	1827;"	d
DM_DMSTATUS_ALLRUNNING	repo/riscv/debug_defines.h	1872;"	d
DM_DMSTATUS_ALLRUNNING_LENGTH	repo/riscv/debug_defines.h	1871;"	d
DM_DMSTATUS_ALLRUNNING_OFFSET	repo/riscv/debug_defines.h	1870;"	d
DM_DMSTATUS_ALLUNAVAIL	repo/riscv/debug_defines.h	1858;"	d
DM_DMSTATUS_ALLUNAVAIL_LENGTH	repo/riscv/debug_defines.h	1857;"	d
DM_DMSTATUS_ALLUNAVAIL_OFFSET	repo/riscv/debug_defines.h	1856;"	d
DM_DMSTATUS_ANYHALTED	repo/riscv/debug_defines.h	1890;"	d
DM_DMSTATUS_ANYHALTED_LENGTH	repo/riscv/debug_defines.h	1889;"	d
DM_DMSTATUS_ANYHALTED_OFFSET	repo/riscv/debug_defines.h	1888;"	d
DM_DMSTATUS_ANYHAVERESET	repo/riscv/debug_defines.h	1822;"	d
DM_DMSTATUS_ANYHAVERESET_LENGTH	repo/riscv/debug_defines.h	1821;"	d
DM_DMSTATUS_ANYHAVERESET_OFFSET	repo/riscv/debug_defines.h	1820;"	d
DM_DMSTATUS_ANYNONEXISTENT	repo/riscv/debug_defines.h	1850;"	d
DM_DMSTATUS_ANYNONEXISTENT_LENGTH	repo/riscv/debug_defines.h	1849;"	d
DM_DMSTATUS_ANYNONEXISTENT_OFFSET	repo/riscv/debug_defines.h	1848;"	d
DM_DMSTATUS_ANYRESUMEACK	repo/riscv/debug_defines.h	1836;"	d
DM_DMSTATUS_ANYRESUMEACK_LENGTH	repo/riscv/debug_defines.h	1835;"	d
DM_DMSTATUS_ANYRESUMEACK_OFFSET	repo/riscv/debug_defines.h	1834;"	d
DM_DMSTATUS_ANYRUNNING	repo/riscv/debug_defines.h	1878;"	d
DM_DMSTATUS_ANYRUNNING_LENGTH	repo/riscv/debug_defines.h	1877;"	d
DM_DMSTATUS_ANYRUNNING_OFFSET	repo/riscv/debug_defines.h	1876;"	d
DM_DMSTATUS_ANYUNAVAIL	repo/riscv/debug_defines.h	1866;"	d
DM_DMSTATUS_ANYUNAVAIL_LENGTH	repo/riscv/debug_defines.h	1865;"	d
DM_DMSTATUS_ANYUNAVAIL_OFFSET	repo/riscv/debug_defines.h	1864;"	d
DM_DMSTATUS_AUTHBUSY	repo/riscv/debug_defines.h	1908;"	d
DM_DMSTATUS_AUTHBUSY_BUSY	repo/riscv/debug_defines.h	1918;"	d
DM_DMSTATUS_AUTHBUSY_LENGTH	repo/riscv/debug_defines.h	1907;"	d
DM_DMSTATUS_AUTHBUSY_OFFSET	repo/riscv/debug_defines.h	1906;"	d
DM_DMSTATUS_AUTHBUSY_READY	repo/riscv/debug_defines.h	1913;"	d
DM_DMSTATUS_AUTHENTICATED	repo/riscv/debug_defines.h	1893;"	d
DM_DMSTATUS_AUTHENTICATED_FALSE	repo/riscv/debug_defines.h	1897;"	d
DM_DMSTATUS_AUTHENTICATED_LENGTH	repo/riscv/debug_defines.h	1892;"	d
DM_DMSTATUS_AUTHENTICATED_OFFSET	repo/riscv/debug_defines.h	1891;"	d
DM_DMSTATUS_AUTHENTICATED_TRUE	repo/riscv/debug_defines.h	1901;"	d
DM_DMSTATUS_CONFSTRPTRVALID	repo/riscv/debug_defines.h	1933;"	d
DM_DMSTATUS_CONFSTRPTRVALID_INVALID	repo/riscv/debug_defines.h	1938;"	d
DM_DMSTATUS_CONFSTRPTRVALID_LENGTH	repo/riscv/debug_defines.h	1932;"	d
DM_DMSTATUS_CONFSTRPTRVALID_OFFSET	repo/riscv/debug_defines.h	1931;"	d
DM_DMSTATUS_CONFSTRPTRVALID_VALID	repo/riscv/debug_defines.h	1943;"	d
DM_DMSTATUS_HASRESETHALTREQ	repo/riscv/debug_defines.h	1930;"	d
DM_DMSTATUS_HASRESETHALTREQ_LENGTH	repo/riscv/debug_defines.h	1929;"	d
DM_DMSTATUS_HASRESETHALTREQ_OFFSET	repo/riscv/debug_defines.h	1928;"	d
DM_DMSTATUS_IMPEBREAK	repo/riscv/debug_defines.h	1808;"	d
DM_DMSTATUS_IMPEBREAK_LENGTH	repo/riscv/debug_defines.h	1807;"	d
DM_DMSTATUS_IMPEBREAK_OFFSET	repo/riscv/debug_defines.h	1806;"	d
DM_DMSTATUS_NDMRESETPENDING	repo/riscv/debug_defines.h	1776;"	d
DM_DMSTATUS_NDMRESETPENDING_FALSE	repo/riscv/debug_defines.h	1781;"	d
DM_DMSTATUS_NDMRESETPENDING_LENGTH	repo/riscv/debug_defines.h	1775;"	d
DM_DMSTATUS_NDMRESETPENDING_OFFSET	repo/riscv/debug_defines.h	1774;"	d
DM_DMSTATUS_NDMRESETPENDING_TRUE	repo/riscv/debug_defines.h	1785;"	d
DM_DMSTATUS_STICKYUNAVAIL	repo/riscv/debug_defines.h	1788;"	d
DM_DMSTATUS_STICKYUNAVAIL_CURRENT	repo/riscv/debug_defines.h	1792;"	d
DM_DMSTATUS_STICKYUNAVAIL_LENGTH	repo/riscv/debug_defines.h	1787;"	d
DM_DMSTATUS_STICKYUNAVAIL_OFFSET	repo/riscv/debug_defines.h	1786;"	d
DM_DMSTATUS_STICKYUNAVAIL_STICKY	repo/riscv/debug_defines.h	1797;"	d
DM_DMSTATUS_VERSION	repo/riscv/debug_defines.h	1946;"	d
DM_DMSTATUS_VERSION_0_11	repo/riscv/debug_defines.h	1955;"	d
DM_DMSTATUS_VERSION_0_13	repo/riscv/debug_defines.h	1960;"	d
DM_DMSTATUS_VERSION_1_0	repo/riscv/debug_defines.h	1965;"	d
DM_DMSTATUS_VERSION_CUSTOM	repo/riscv/debug_defines.h	1970;"	d
DM_DMSTATUS_VERSION_LENGTH	repo/riscv/debug_defines.h	1945;"	d
DM_DMSTATUS_VERSION_NONE	repo/riscv/debug_defines.h	1950;"	d
DM_DMSTATUS_VERSION_OFFSET	repo/riscv/debug_defines.h	1944;"	d
DM_HALTSUM0	repo/riscv/debug_defines.h	2499;"	d
DM_HALTSUM0_HALTSUM0	repo/riscv/debug_defines.h	2502;"	d
DM_HALTSUM0_HALTSUM0_LENGTH	repo/riscv/debug_defines.h	2501;"	d
DM_HALTSUM0_HALTSUM0_OFFSET	repo/riscv/debug_defines.h	2500;"	d
DM_HALTSUM1	repo/riscv/debug_defines.h	2503;"	d
DM_HALTSUM1_HALTSUM1	repo/riscv/debug_defines.h	2506;"	d
DM_HALTSUM1_HALTSUM1_LENGTH	repo/riscv/debug_defines.h	2505;"	d
DM_HALTSUM1_HALTSUM1_OFFSET	repo/riscv/debug_defines.h	2504;"	d
DM_HALTSUM2	repo/riscv/debug_defines.h	2507;"	d
DM_HALTSUM2_HALTSUM2	repo/riscv/debug_defines.h	2510;"	d
DM_HALTSUM2_HALTSUM2_LENGTH	repo/riscv/debug_defines.h	2509;"	d
DM_HALTSUM2_HALTSUM2_OFFSET	repo/riscv/debug_defines.h	2508;"	d
DM_HALTSUM3	repo/riscv/debug_defines.h	2511;"	d
DM_HALTSUM3_HALTSUM3	repo/riscv/debug_defines.h	2514;"	d
DM_HALTSUM3_HALTSUM3_LENGTH	repo/riscv/debug_defines.h	2513;"	d
DM_HALTSUM3_HALTSUM3_OFFSET	repo/riscv/debug_defines.h	2512;"	d
DM_HARTINFO	repo/riscv/debug_defines.h	2169;"	d
DM_HARTINFO_DATAACCESS	repo/riscv/debug_defines.h	2181;"	d
DM_HARTINFO_DATAACCESS_CSR	repo/riscv/debug_defines.h	2187;"	d
DM_HARTINFO_DATAACCESS_LENGTH	repo/riscv/debug_defines.h	2180;"	d
DM_HARTINFO_DATAACCESS_MEMORY	repo/riscv/debug_defines.h	2192;"	d
DM_HARTINFO_DATAACCESS_OFFSET	repo/riscv/debug_defines.h	2179;"	d
DM_HARTINFO_DATAADDR	repo/riscv/debug_defines.h	2221;"	d
DM_HARTINFO_DATAADDR_LENGTH	repo/riscv/debug_defines.h	2220;"	d
DM_HARTINFO_DATAADDR_OFFSET	repo/riscv/debug_defines.h	2219;"	d
DM_HARTINFO_DATASIZE	repo/riscv/debug_defines.h	2209;"	d
DM_HARTINFO_DATASIZE_LENGTH	repo/riscv/debug_defines.h	2208;"	d
DM_HARTINFO_DATASIZE_OFFSET	repo/riscv/debug_defines.h	2207;"	d
DM_HARTINFO_NSCRATCH	repo/riscv/debug_defines.h	2178;"	d
DM_HARTINFO_NSCRATCH_LENGTH	repo/riscv/debug_defines.h	2177;"	d
DM_HARTINFO_NSCRATCH_OFFSET	repo/riscv/debug_defines.h	2176;"	d
DM_HAWINDOW	repo/riscv/debug_defines.h	2231;"	d
DM_HAWINDOWSEL	repo/riscv/debug_defines.h	2222;"	d
DM_HAWINDOWSEL_HAWINDOWSEL	repo/riscv/debug_defines.h	2230;"	d
DM_HAWINDOWSEL_HAWINDOWSEL_LENGTH	repo/riscv/debug_defines.h	2229;"	d
DM_HAWINDOWSEL_HAWINDOWSEL_OFFSET	repo/riscv/debug_defines.h	2228;"	d
DM_HAWINDOW_MASKDATA	repo/riscv/debug_defines.h	2234;"	d
DM_HAWINDOW_MASKDATA_LENGTH	repo/riscv/debug_defines.h	2233;"	d
DM_HAWINDOW_MASKDATA_OFFSET	repo/riscv/debug_defines.h	2232;"	d
DM_NEXTDM	repo/riscv/debug_defines.h	2384;"	d
DM_NEXTDM_ADDR	repo/riscv/debug_defines.h	2387;"	d
DM_NEXTDM_ADDR_LENGTH	repo/riscv/debug_defines.h	2386;"	d
DM_NEXTDM_ADDR_OFFSET	repo/riscv/debug_defines.h	2385;"	d
DM_PROGBUF0	repo/riscv/debug_defines.h	2403;"	d
DM_PROGBUF0_DATA	repo/riscv/debug_defines.h	2406;"	d
DM_PROGBUF0_DATA_LENGTH	repo/riscv/debug_defines.h	2405;"	d
DM_PROGBUF0_DATA_OFFSET	repo/riscv/debug_defines.h	2404;"	d
DM_PROGBUF1	repo/riscv/debug_defines.h	2407;"	d
DM_PROGBUF10	repo/riscv/debug_defines.h	2416;"	d
DM_PROGBUF11	repo/riscv/debug_defines.h	2417;"	d
DM_PROGBUF12	repo/riscv/debug_defines.h	2418;"	d
DM_PROGBUF13	repo/riscv/debug_defines.h	2419;"	d
DM_PROGBUF14	repo/riscv/debug_defines.h	2420;"	d
DM_PROGBUF15	repo/riscv/debug_defines.h	2421;"	d
DM_PROGBUF2	repo/riscv/debug_defines.h	2408;"	d
DM_PROGBUF3	repo/riscv/debug_defines.h	2409;"	d
DM_PROGBUF4	repo/riscv/debug_defines.h	2410;"	d
DM_PROGBUF5	repo/riscv/debug_defines.h	2411;"	d
DM_PROGBUF6	repo/riscv/debug_defines.h	2412;"	d
DM_PROGBUF7	repo/riscv/debug_defines.h	2413;"	d
DM_PROGBUF8	repo/riscv/debug_defines.h	2414;"	d
DM_PROGBUF9	repo/riscv/debug_defines.h	2415;"	d
DM_SBADDRESS0	repo/riscv/debug_defines.h	2680;"	d
DM_SBADDRESS0_ADDRESS	repo/riscv/debug_defines.h	2686;"	d
DM_SBADDRESS0_ADDRESS_LENGTH	repo/riscv/debug_defines.h	2685;"	d
DM_SBADDRESS0_ADDRESS_OFFSET	repo/riscv/debug_defines.h	2684;"	d
DM_SBADDRESS1	repo/riscv/debug_defines.h	2687;"	d
DM_SBADDRESS1_ADDRESS	repo/riscv/debug_defines.h	2694;"	d
DM_SBADDRESS1_ADDRESS_LENGTH	repo/riscv/debug_defines.h	2693;"	d
DM_SBADDRESS1_ADDRESS_OFFSET	repo/riscv/debug_defines.h	2692;"	d
DM_SBADDRESS2	repo/riscv/debug_defines.h	2695;"	d
DM_SBADDRESS2_ADDRESS	repo/riscv/debug_defines.h	2702;"	d
DM_SBADDRESS2_ADDRESS_LENGTH	repo/riscv/debug_defines.h	2701;"	d
DM_SBADDRESS2_ADDRESS_OFFSET	repo/riscv/debug_defines.h	2700;"	d
DM_SBADDRESS3	repo/riscv/debug_defines.h	2703;"	d
DM_SBADDRESS3_ADDRESS	repo/riscv/debug_defines.h	2710;"	d
DM_SBADDRESS3_ADDRESS_LENGTH	repo/riscv/debug_defines.h	2709;"	d
DM_SBADDRESS3_ADDRESS_OFFSET	repo/riscv/debug_defines.h	2708;"	d
DM_SBCS	repo/riscv/debug_defines.h	2515;"	d
DM_SBCS_SBACCESS	repo/riscv/debug_defines.h	2568;"	d
DM_SBCS_SBACCESS128	repo/riscv/debug_defines.h	2655;"	d
DM_SBCS_SBACCESS128_LENGTH	repo/riscv/debug_defines.h	2654;"	d
DM_SBCS_SBACCESS128_OFFSET	repo/riscv/debug_defines.h	2653;"	d
DM_SBCS_SBACCESS16	repo/riscv/debug_defines.h	2673;"	d
DM_SBCS_SBACCESS16_LENGTH	repo/riscv/debug_defines.h	2672;"	d
DM_SBCS_SBACCESS16_OFFSET	repo/riscv/debug_defines.h	2671;"	d
DM_SBCS_SBACCESS32	repo/riscv/debug_defines.h	2667;"	d
DM_SBCS_SBACCESS32_LENGTH	repo/riscv/debug_defines.h	2666;"	d
DM_SBCS_SBACCESS32_OFFSET	repo/riscv/debug_defines.h	2665;"	d
DM_SBCS_SBACCESS64	repo/riscv/debug_defines.h	2661;"	d
DM_SBCS_SBACCESS64_LENGTH	repo/riscv/debug_defines.h	2660;"	d
DM_SBCS_SBACCESS64_OFFSET	repo/riscv/debug_defines.h	2659;"	d
DM_SBCS_SBACCESS8	repo/riscv/debug_defines.h	2679;"	d
DM_SBCS_SBACCESS8_LENGTH	repo/riscv/debug_defines.h	2678;"	d
DM_SBCS_SBACCESS8_OFFSET	repo/riscv/debug_defines.h	2677;"	d
DM_SBCS_SBACCESS_128BIT	repo/riscv/debug_defines.h	2588;"	d
DM_SBCS_SBACCESS_16BIT	repo/riscv/debug_defines.h	2576;"	d
DM_SBCS_SBACCESS_32BIT	repo/riscv/debug_defines.h	2580;"	d
DM_SBCS_SBACCESS_64BIT	repo/riscv/debug_defines.h	2584;"	d
DM_SBCS_SBACCESS_8BIT	repo/riscv/debug_defines.h	2572;"	d
DM_SBCS_SBACCESS_LENGTH	repo/riscv/debug_defines.h	2567;"	d
DM_SBCS_SBACCESS_OFFSET	repo/riscv/debug_defines.h	2566;"	d
DM_SBCS_SBASIZE	repo/riscv/debug_defines.h	2649;"	d
DM_SBCS_SBASIZE_LENGTH	repo/riscv/debug_defines.h	2648;"	d
DM_SBCS_SBASIZE_OFFSET	repo/riscv/debug_defines.h	2647;"	d
DM_SBCS_SBAUTOINCREMENT	repo/riscv/debug_defines.h	2599;"	d
DM_SBCS_SBAUTOINCREMENT_LENGTH	repo/riscv/debug_defines.h	2598;"	d
DM_SBCS_SBAUTOINCREMENT_OFFSET	repo/riscv/debug_defines.h	2597;"	d
DM_SBCS_SBBUSY	repo/riscv/debug_defines.h	2555;"	d
DM_SBCS_SBBUSYERROR	repo/riscv/debug_defines.h	2542;"	d
DM_SBCS_SBBUSYERROR_LENGTH	repo/riscv/debug_defines.h	2541;"	d
DM_SBCS_SBBUSYERROR_OFFSET	repo/riscv/debug_defines.h	2540;"	d
DM_SBCS_SBBUSY_LENGTH	repo/riscv/debug_defines.h	2554;"	d
DM_SBCS_SBBUSY_OFFSET	repo/riscv/debug_defines.h	2553;"	d
DM_SBCS_SBERROR	repo/riscv/debug_defines.h	2618;"	d
DM_SBCS_SBERROR_ADDRESS	repo/riscv/debug_defines.h	2630;"	d
DM_SBCS_SBERROR_ALIGNMENT	repo/riscv/debug_defines.h	2634;"	d
DM_SBCS_SBERROR_LENGTH	repo/riscv/debug_defines.h	2617;"	d
DM_SBCS_SBERROR_NONE	repo/riscv/debug_defines.h	2622;"	d
DM_SBCS_SBERROR_OFFSET	repo/riscv/debug_defines.h	2616;"	d
DM_SBCS_SBERROR_OTHER	repo/riscv/debug_defines.h	2642;"	d
DM_SBCS_SBERROR_SIZE	repo/riscv/debug_defines.h	2638;"	d
DM_SBCS_SBERROR_TIMEOUT	repo/riscv/debug_defines.h	2626;"	d
DM_SBCS_SBREADONADDR	repo/riscv/debug_defines.h	2562;"	d
DM_SBCS_SBREADONADDR_LENGTH	repo/riscv/debug_defines.h	2561;"	d
DM_SBCS_SBREADONADDR_OFFSET	repo/riscv/debug_defines.h	2560;"	d
DM_SBCS_SBREADONDATA	repo/riscv/debug_defines.h	2606;"	d
DM_SBCS_SBREADONDATA_LENGTH	repo/riscv/debug_defines.h	2605;"	d
DM_SBCS_SBREADONDATA_OFFSET	repo/riscv/debug_defines.h	2604;"	d
DM_SBCS_SBVERSION	repo/riscv/debug_defines.h	2518;"	d
DM_SBCS_SBVERSION_1_0	repo/riscv/debug_defines.h	2527;"	d
DM_SBCS_SBVERSION_LEGACY	repo/riscv/debug_defines.h	2523;"	d
DM_SBCS_SBVERSION_LENGTH	repo/riscv/debug_defines.h	2517;"	d
DM_SBCS_SBVERSION_OFFSET	repo/riscv/debug_defines.h	2516;"	d
DM_SBDATA0	repo/riscv/debug_defines.h	2711;"	d
DM_SBDATA0_DATA	repo/riscv/debug_defines.h	2717;"	d
DM_SBDATA0_DATA_LENGTH	repo/riscv/debug_defines.h	2716;"	d
DM_SBDATA0_DATA_OFFSET	repo/riscv/debug_defines.h	2715;"	d
DM_SBDATA1	repo/riscv/debug_defines.h	2718;"	d
DM_SBDATA1_DATA	repo/riscv/debug_defines.h	2725;"	d
DM_SBDATA1_DATA_LENGTH	repo/riscv/debug_defines.h	2724;"	d
DM_SBDATA1_DATA_OFFSET	repo/riscv/debug_defines.h	2723;"	d
DM_SBDATA2	repo/riscv/debug_defines.h	2726;"	d
DM_SBDATA2_DATA	repo/riscv/debug_defines.h	2733;"	d
DM_SBDATA2_DATA_LENGTH	repo/riscv/debug_defines.h	2732;"	d
DM_SBDATA2_DATA_OFFSET	repo/riscv/debug_defines.h	2731;"	d
DM_SBDATA3	repo/riscv/debug_defines.h	2734;"	d
DM_SBDATA3_DATA	repo/riscv/debug_defines.h	2741;"	d
DM_SBDATA3_DATA_LENGTH	repo/riscv/debug_defines.h	2740;"	d
DM_SBDATA3_DATA_OFFSET	repo/riscv/debug_defines.h	2739;"	d
DO_WRITE_FREG	repo/riscv/decode_macros.h	83;"	d
DRAM_BASE	repo/riscv/platform.h	19;"	d
DTC	repo/build/config.h	23;"	d
DTMCONTROL_ABITS	repo/riscv/jtag_dtm.cc	22;"	d	file:
DTMCONTROL_DMIHARDRESET	repo/riscv/jtag_dtm.cc	26;"	d	file:
DTMCONTROL_DMIRESET	repo/riscv/jtag_dtm.cc	25;"	d	file:
DTMCONTROL_DMISTAT	repo/riscv/jtag_dtm.cc	23;"	d	file:
DTMCONTROL_IDLE	repo/riscv/jtag_dtm.cc	24;"	d	file:
DTMCONTROL_VERSION	repo/riscv/jtag_dtm.cc	21;"	d	file:
DTM_DMI	repo/fesvr/debug_defines.h	95;"	d
DTM_DMI	repo/riscv/debug_defines.h	97;"	d
DTM_DMI_ADDRESS	repo/fesvr/debug_defines.h	102;"	d
DTM_DMI_ADDRESS	repo/riscv/debug_defines.h	104;"	d
DTM_DMI_ADDRESS_LENGTH	repo/fesvr/debug_defines.h	101;"	d
DTM_DMI_ADDRESS_LENGTH	repo/riscv/debug_defines.h	103;"	d
DTM_DMI_ADDRESS_OFFSET	repo/fesvr/debug_defines.h	100;"	d
DTM_DMI_ADDRESS_OFFSET	repo/riscv/debug_defines.h	102;"	d
DTM_DMI_DATA	repo/fesvr/debug_defines.h	109;"	d
DTM_DMI_DATA	repo/riscv/debug_defines.h	111;"	d
DTM_DMI_DATA_LENGTH	repo/fesvr/debug_defines.h	108;"	d
DTM_DMI_DATA_LENGTH	repo/riscv/debug_defines.h	110;"	d
DTM_DMI_DATA_OFFSET	repo/fesvr/debug_defines.h	107;"	d
DTM_DMI_DATA_OFFSET	repo/riscv/debug_defines.h	109;"	d
DTM_DMI_OP	repo/fesvr/debug_defines.h	154;"	d
DTM_DMI_OP	repo/riscv/debug_defines.h	117;"	d
DTM_DMI_OP_BUSY	repo/riscv/debug_defines.h	178;"	d
DTM_DMI_OP_FAILED	repo/riscv/debug_defines.h	168;"	d
DTM_DMI_OP_LENGTH	repo/fesvr/debug_defines.h	153;"	d
DTM_DMI_OP_LENGTH	repo/riscv/debug_defines.h	116;"	d
DTM_DMI_OP_NOP	repo/riscv/debug_defines.h	129;"	d
DTM_DMI_OP_OFFSET	repo/fesvr/debug_defines.h	152;"	d
DTM_DMI_OP_OFFSET	repo/riscv/debug_defines.h	115;"	d
DTM_DMI_OP_READ	repo/riscv/debug_defines.h	137;"	d
DTM_DMI_OP_SUCCESS	repo/riscv/debug_defines.h	154;"	d
DTM_DMI_OP_WRITE	repo/riscv/debug_defines.h	144;"	d
DTM_DTMCS	repo/fesvr/debug_defines.h	27;"	d
DTM_DTMCS	repo/riscv/debug_defines.h	32;"	d
DTM_DTMCS_ABITS	repo/fesvr/debug_defines.h	83;"	d
DTM_DTMCS_ABITS	repo/riscv/debug_defines.h	81;"	d
DTM_DTMCS_ABITS_LENGTH	repo/fesvr/debug_defines.h	82;"	d
DTM_DTMCS_ABITS_LENGTH	repo/riscv/debug_defines.h	80;"	d
DTM_DTMCS_ABITS_OFFSET	repo/fesvr/debug_defines.h	81;"	d
DTM_DTMCS_ABITS_OFFSET	repo/riscv/debug_defines.h	79;"	d
DTM_DTMCS_DMIHARDRESET	repo/fesvr/debug_defines.h	38;"	d
DTM_DTMCS_DMIHARDRESET	repo/riscv/debug_defines.h	44;"	d
DTM_DTMCS_DMIHARDRESET_LENGTH	repo/fesvr/debug_defines.h	37;"	d
DTM_DTMCS_DMIHARDRESET_LENGTH	repo/riscv/debug_defines.h	43;"	d
DTM_DTMCS_DMIHARDRESET_OFFSET	repo/fesvr/debug_defines.h	36;"	d
DTM_DTMCS_DMIHARDRESET_OFFSET	repo/riscv/debug_defines.h	42;"	d
DTM_DTMCS_DMIRESET	repo/fesvr/debug_defines.h	46;"	d
DTM_DTMCS_DMIRESET	repo/riscv/debug_defines.h	51;"	d
DTM_DTMCS_DMIRESET_LENGTH	repo/fesvr/debug_defines.h	45;"	d
DTM_DTMCS_DMIRESET_LENGTH	repo/riscv/debug_defines.h	50;"	d
DTM_DTMCS_DMIRESET_OFFSET	repo/fesvr/debug_defines.h	44;"	d
DTM_DTMCS_DMIRESET_OFFSET	repo/riscv/debug_defines.h	49;"	d
DTM_DTMCS_DMISTAT	repo/fesvr/debug_defines.h	77;"	d
DTM_DTMCS_DMISTAT	repo/riscv/debug_defines.h	75;"	d
DTM_DTMCS_DMISTAT_LENGTH	repo/fesvr/debug_defines.h	76;"	d
DTM_DTMCS_DMISTAT_LENGTH	repo/riscv/debug_defines.h	74;"	d
DTM_DTMCS_DMISTAT_OFFSET	repo/fesvr/debug_defines.h	75;"	d
DTM_DTMCS_DMISTAT_OFFSET	repo/riscv/debug_defines.h	73;"	d
DTM_DTMCS_IDLE	repo/fesvr/debug_defines.h	64;"	d
DTM_DTMCS_IDLE	repo/riscv/debug_defines.h	69;"	d
DTM_DTMCS_IDLE_LENGTH	repo/fesvr/debug_defines.h	63;"	d
DTM_DTMCS_IDLE_LENGTH	repo/riscv/debug_defines.h	68;"	d
DTM_DTMCS_IDLE_OFFSET	repo/fesvr/debug_defines.h	62;"	d
DTM_DTMCS_IDLE_OFFSET	repo/riscv/debug_defines.h	67;"	d
DTM_DTMCS_VERSION	repo/fesvr/debug_defines.h	94;"	d
DTM_DTMCS_VERSION	repo/riscv/debug_defines.h	84;"	d
DTM_DTMCS_VERSION_0_11	repo/riscv/debug_defines.h	88;"	d
DTM_DTMCS_VERSION_1_0	repo/riscv/debug_defines.h	92;"	d
DTM_DTMCS_VERSION_CUSTOM	repo/riscv/debug_defines.h	96;"	d
DTM_DTMCS_VERSION_LENGTH	repo/fesvr/debug_defines.h	93;"	d
DTM_DTMCS_VERSION_LENGTH	repo/riscv/debug_defines.h	83;"	d
DTM_DTMCS_VERSION_OFFSET	repo/fesvr/debug_defines.h	92;"	d
DTM_DTMCS_VERSION_OFFSET	repo/riscv/debug_defines.h	82;"	d
DTM_IDCODE	repo/fesvr/debug_defines.h	1;"	d
DTM_IDCODE	repo/riscv/debug_defines.h	6;"	d
DTM_IDCODE_1	repo/fesvr/debug_defines.h	26;"	d
DTM_IDCODE_1	repo/riscv/debug_defines.h	31;"	d
DTM_IDCODE_1_LENGTH	repo/fesvr/debug_defines.h	25;"	d
DTM_IDCODE_1_LENGTH	repo/riscv/debug_defines.h	30;"	d
DTM_IDCODE_1_OFFSET	repo/fesvr/debug_defines.h	24;"	d
DTM_IDCODE_1_OFFSET	repo/riscv/debug_defines.h	29;"	d
DTM_IDCODE_MANUFID	repo/fesvr/debug_defines.h	23;"	d
DTM_IDCODE_MANUFID	repo/riscv/debug_defines.h	28;"	d
DTM_IDCODE_MANUFID_LENGTH	repo/fesvr/debug_defines.h	22;"	d
DTM_IDCODE_MANUFID_LENGTH	repo/riscv/debug_defines.h	27;"	d
DTM_IDCODE_MANUFID_OFFSET	repo/fesvr/debug_defines.h	21;"	d
DTM_IDCODE_MANUFID_OFFSET	repo/riscv/debug_defines.h	26;"	d
DTM_IDCODE_PARTNUMBER	repo/fesvr/debug_defines.h	13;"	d
DTM_IDCODE_PARTNUMBER	repo/riscv/debug_defines.h	18;"	d
DTM_IDCODE_PARTNUMBER_LENGTH	repo/fesvr/debug_defines.h	12;"	d
DTM_IDCODE_PARTNUMBER_LENGTH	repo/riscv/debug_defines.h	17;"	d
DTM_IDCODE_PARTNUMBER_OFFSET	repo/fesvr/debug_defines.h	11;"	d
DTM_IDCODE_PARTNUMBER_OFFSET	repo/riscv/debug_defines.h	16;"	d
DTM_IDCODE_VERSION	repo/fesvr/debug_defines.h	7;"	d
DTM_IDCODE_VERSION	repo/riscv/debug_defines.h	12;"	d
DTM_IDCODE_VERSION_LENGTH	repo/fesvr/debug_defines.h	6;"	d
DTM_IDCODE_VERSION_LENGTH	repo/riscv/debug_defines.h	11;"	d
DTM_IDCODE_VERSION_OFFSET	repo/fesvr/debug_defines.h	5;"	d
DTM_IDCODE_VERSION_OFFSET	repo/riscv/debug_defines.h	10;"	d
EBREAK	repo/fesvr/dtm.cc	34;"	d	file:
ELEN	repo/riscv/vector_unit.h	/^  reg_t ELEN, VLEN;$/;"	m	class:vectorUnit_t
ELFS	repo/debug_rom/Makefile	/^ELFS = debug_rom$/;"	m
ELF_SWAP	repo/fesvr/elf.h	17;"	d
EM_NONE	repo/fesvr/elf.h	10;"	d
EM_RISCV	repo/fesvr/elf.h	9;"	d
ENABLE_BASE	repo/riscv/plic.cc	55;"	d	file:
ENABLE_PER_HART	repo/riscv/plic.cc	56;"	d	file:
ENCODE_ITYPE_IMM	repo/fesvr/dtm.cc	12;"	d	file:
ENCODE_SBTYPE_IMM	repo/fesvr/dtm.cc	16;"	d	file:
ENCODE_STYPE_IMM	repo/fesvr/dtm.cc	14;"	d	file:
ENCODE_UJTYPE_IMM	repo/fesvr/dtm.cc	20;"	d	file:
ENCODE_UTYPE_IMM	repo/fesvr/dtm.cc	18;"	d	file:
ET_EXEC	repo/fesvr/elf.h	8;"	d
EV_CURRENT	repo/fesvr/elf.h	11;"	d
EXIT1_DR	repo/riscv/jtag_dtm.h	/^  EXIT1_DR,$/;"	e	enum:__anon75
EXIT1_IR	repo/riscv/jtag_dtm.h	/^  EXIT1_IR,$/;"	e	enum:__anon75
EXIT2_DR	repo/riscv/jtag_dtm.h	/^  EXIT2_DR,$/;"	e	enum:__anon75
EXIT2_IR	repo/riscv/jtag_dtm.h	/^  EXIT2_IR,$/;"	e	enum:__anon75
EXTRACT_BYTE	repo/fdt/libfdt_env.h	28;"	d
EXTRACT_BYTE	repo/fdt/libfdt_env.h	66;"	d
EXT_IO_BASE	repo/riscv/platform.h	18;"	d
EXT_SMEPMP	repo/riscv/isa_parser.h	/^  EXT_SMEPMP,$/;"	e	enum:__anon76
EXT_SMRNMI	repo/riscv/insns/mnret.h	/^require_extension(EXT_SMRNMI);$/;"	v
EXT_SMRNMI	repo/riscv/isa_parser.h	/^  EXT_SMRNMI,$/;"	e	enum:__anon76
EXT_SMSTATEEN	repo/riscv/isa_parser.h	/^  EXT_SMSTATEEN,$/;"	e	enum:__anon76
EXT_SSCOFPMF	repo/riscv/isa_parser.h	/^  EXT_SSCOFPMF,$/;"	e	enum:__anon76
EXT_SSTC	repo/riscv/isa_parser.h	/^  EXT_SSTC,$/;"	e	enum:__anon76
EXT_SVADU	repo/riscv/isa_parser.h	/^  EXT_SVADU,$/;"	e	enum:__anon76
EXT_SVINVAL	repo/riscv/insns/hinval_gvma.h	/^require_extension(EXT_SVINVAL);$/;"	v
EXT_SVINVAL	repo/riscv/insns/hinval_vvma.h	/^require_extension(EXT_SVINVAL);$/;"	v
EXT_SVINVAL	repo/riscv/insns/sfence_inval_ir.h	/^require_extension(EXT_SVINVAL);$/;"	v
EXT_SVINVAL	repo/riscv/insns/sinval_vma.h	/^require_extension(EXT_SVINVAL);$/;"	v
EXT_SVINVAL	repo/riscv/isa_parser.h	/^  EXT_SVINVAL,$/;"	e	enum:__anon76
EXT_SVNAPOT	repo/riscv/isa_parser.h	/^  EXT_SVNAPOT,$/;"	e	enum:__anon76
EXT_SVPBMT	repo/riscv/isa_parser.h	/^  EXT_SVPBMT,$/;"	e	enum:__anon76
EXT_XZBC	repo/riscv/insns/clmulhw.h	/^require_extension(EXT_XZBC);$/;"	v
EXT_XZBC	repo/riscv/insns/clmulrw.h	/^require_extension(EXT_XZBC);$/;"	v
EXT_XZBC	repo/riscv/insns/clmulw.h	/^require_extension(EXT_XZBC);$/;"	v
EXT_XZBC	repo/riscv/isa_parser.h	/^  EXT_XZBC,$/;"	e	enum:__anon76
EXT_XZBE	repo/riscv/insns/bcompress.h	/^require_extension(EXT_XZBE);$/;"	v
EXT_XZBE	repo/riscv/insns/bcompressw.h	/^require_extension(EXT_XZBE);$/;"	v
EXT_XZBE	repo/riscv/insns/bdecompress.h	/^require_extension(EXT_XZBE);$/;"	v
EXT_XZBE	repo/riscv/insns/bdecompressw.h	/^require_extension(EXT_XZBE);$/;"	v
EXT_XZBE	repo/riscv/isa_parser.h	/^  EXT_XZBE,$/;"	e	enum:__anon76
EXT_XZBF	repo/riscv/insns/bfp.h	/^require_extension(EXT_XZBF);$/;"	v
EXT_XZBF	repo/riscv/insns/bfpw.h	/^require_extension(EXT_XZBF);$/;"	v
EXT_XZBF	repo/riscv/isa_parser.h	/^  EXT_XZBF,$/;"	e	enum:__anon76
EXT_XZBM	repo/riscv/insns/bmatflip.h	/^require_extension(EXT_XZBM);$/;"	v
EXT_XZBM	repo/riscv/insns/bmator.h	/^require_extension(EXT_XZBM);$/;"	v
EXT_XZBM	repo/riscv/insns/bmatxor.h	/^require_extension(EXT_XZBM);$/;"	v
EXT_XZBM	repo/riscv/isa_parser.h	/^  EXT_XZBM,$/;"	e	enum:__anon76
EXT_XZBP	repo/riscv/insns/gorc.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/gorciw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/gorcw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/grev.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/greviw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/grevw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/packuw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/shfl.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/shflw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/slo.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/sloiw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/slow.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/sro.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/sroiw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/srow.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/unshfl.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/unshflw.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/xperm16.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/insns/xperm32.h	/^require_extension(EXT_XZBP);$/;"	v
EXT_XZBP	repo/riscv/isa_parser.h	/^  EXT_XZBP,$/;"	e	enum:__anon76
EXT_XZBR	repo/riscv/insns/crc32_b.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32_d.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32_h.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32_w.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32c_b.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32c_d.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32c_h.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/insns/crc32c_w.h	/^require_extension(EXT_XZBR);$/;"	v
EXT_XZBR	repo/riscv/isa_parser.h	/^  EXT_XZBR,$/;"	e	enum:__anon76
EXT_XZBS	repo/riscv/isa_parser.h	/^  EXT_XZBS,$/;"	e	enum:__anon76
EXT_XZBT	repo/riscv/insns/cmov.h	/^require_extension(EXT_XZBT);$/;"	v
EXT_XZBT	repo/riscv/insns/fsl.h	/^require_extension(EXT_XZBT);$/;"	v
EXT_XZBT	repo/riscv/insns/fslw.h	/^require_extension(EXT_XZBT);$/;"	v
EXT_XZBT	repo/riscv/insns/fsriw.h	/^require_extension(EXT_XZBT);$/;"	v
EXT_XZBT	repo/riscv/isa_parser.h	/^  EXT_XZBT,$/;"	e	enum:__anon76
EXT_ZBA	repo/riscv/insns/add_uw.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/c_zext_w.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh1add.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh1add_uw.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh2add.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh2add_uw.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh3add.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/sh3add_uw.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/insns/slli_uw.h	/^require_extension(EXT_ZBA);$/;"	v
EXT_ZBA	repo/riscv/isa_parser.h	/^  EXT_ZBA,$/;"	e	enum:__anon76
EXT_ZBB	repo/riscv/insns/c_sext_b.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/c_sext_h.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/c_zext_h.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/clzw.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/cpop.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/cpopw.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/ctz.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/ctzw.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/maxu.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/minu.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/sext_b.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/insns/sext_h.h	/^require_extension(EXT_ZBB);$/;"	v
EXT_ZBB	repo/riscv/isa_parser.h	/^  EXT_ZBB,$/;"	e	enum:__anon76
EXT_ZBC	repo/riscv/insns/clmulr.h	/^require_extension(EXT_ZBC);$/;"	v
EXT_ZBC	repo/riscv/isa_parser.h	/^  EXT_ZBC,$/;"	e	enum:__anon76
EXT_ZBKB	repo/riscv/isa_parser.h	/^  EXT_ZBKB,$/;"	e	enum:__anon76
EXT_ZBKC	repo/riscv/isa_parser.h	/^  EXT_ZBKC,$/;"	e	enum:__anon76
EXT_ZBKX	repo/riscv/isa_parser.h	/^  EXT_ZBKX,$/;"	e	enum:__anon76
EXT_ZBPBO	repo/riscv/isa_parser.h	/^  EXT_ZBPBO,$/;"	e	enum:__anon76
EXT_ZBS	repo/riscv/insns/bclr.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/bclri.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/bext.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/bexti.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/binv.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/binvi.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/bset.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/insns/bseti.h	/^require_extension(EXT_ZBS);$/;"	v
EXT_ZBS	repo/riscv/isa_parser.h	/^  EXT_ZBS,$/;"	e	enum:__anon76
EXT_ZCA	repo/riscv/insns/c_add.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_addi.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_addi4spn.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_addw.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_and.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_andi.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_beqz.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_bnez.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_ebreak.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_j.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_jal.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_jalr.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_jr.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_li.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_lui.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_lw.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_lwsp.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_mv.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_or.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_slli.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_srai.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_srli.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_sub.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_subw.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_sw.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_swsp.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/insns/c_xor.h	/^require_extension(EXT_ZCA);$/;"	v
EXT_ZCA	repo/riscv/isa_parser.h	/^  EXT_ZCA,$/;"	e	enum:__anon76
EXT_ZCB	repo/riscv/insns/c_lbu.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_lh.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_lhu.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_mul.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_not.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_sb.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_sext_b.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_sext_h.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_sh.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_zext_b.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_zext_h.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/insns/c_zext_w.h	/^require_extension(EXT_ZCB);$/;"	v
EXT_ZCB	repo/riscv/isa_parser.h	/^  EXT_ZCB,$/;"	e	enum:__anon76
EXT_ZCD	repo/riscv/insns/c_fld.h	/^require_extension(EXT_ZCD);$/;"	v
EXT_ZCD	repo/riscv/insns/c_fldsp.h	/^require_extension(EXT_ZCD);$/;"	v
EXT_ZCD	repo/riscv/insns/c_fsd.h	/^require_extension(EXT_ZCD);$/;"	v
EXT_ZCD	repo/riscv/insns/c_fsdsp.h	/^require_extension(EXT_ZCD);$/;"	v
EXT_ZCD	repo/riscv/isa_parser.h	/^  EXT_ZCD,$/;"	e	enum:__anon76
EXT_ZCF	repo/riscv/isa_parser.h	/^  EXT_ZCF,$/;"	e	enum:__anon76
EXT_ZCMP	repo/riscv/insns/cm_mva01s.h	/^require_extension(EXT_ZCMP);$/;"	v
EXT_ZCMP	repo/riscv/insns/cm_mvsa01.h	/^require_extension(EXT_ZCMP);$/;"	v
EXT_ZCMP	repo/riscv/isa_parser.h	/^  EXT_ZCMP,$/;"	e	enum:__anon76
EXT_ZCMT	repo/riscv/insns/cm_jalt.h	/^require_extension(EXT_ZCMT);$/;"	v
EXT_ZCMT	repo/riscv/isa_parser.h	/^  EXT_ZCMT,$/;"	e	enum:__anon76
EXT_ZDINX	repo/riscv/isa_parser.h	/^  EXT_ZDINX,$/;"	e	enum:__anon76
EXT_ZFA	repo/riscv/insns/fcvtmod_w_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fleq_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fleq_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fleq_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fleq_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fli_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fli_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fli_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fli_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fltq_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fltq_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fltq_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fltq_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmaxm_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmaxm_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmaxm_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmaxm_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fminm_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fminm_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fminm_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fminm_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmvh_x_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmvh_x_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmvp_d_x.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fmvp_q_x.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fround_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fround_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fround_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/fround_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/froundnx_d.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/froundnx_h.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/froundnx_q.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/insns/froundnx_s.h	/^require_extension(EXT_ZFA);$/;"	v
EXT_ZFA	repo/riscv/isa_parser.h	/^  EXT_ZFA,$/;"	e	enum:__anon76
EXT_ZFH	repo/riscv/insns/fleq_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/fli_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/fltq_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/fmaxm_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/fminm_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/fround_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/insns/froundnx_h.h	/^require_extension(EXT_ZFH);$/;"	v
EXT_ZFH	repo/riscv/isa_parser.h	/^  EXT_ZFH = 'Z' + 1,$/;"	e	enum:__anon76
EXT_ZFHMIN	repo/riscv/insns/fcvt_h_q.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/insns/fcvt_q_h.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/insns/flh.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/insns/fmv_h_x.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/insns/fmv_x_h.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/insns/fsh.h	/^require_extension(EXT_ZFHMIN);$/;"	v
EXT_ZFHMIN	repo/riscv/isa_parser.h	/^  EXT_ZFHMIN,$/;"	e	enum:__anon76
EXT_ZFINX	repo/riscv/isa_parser.h	/^  EXT_ZFINX,$/;"	e	enum:__anon76
EXT_ZHINX	repo/riscv/isa_parser.h	/^  EXT_ZHINX,$/;"	e	enum:__anon76
EXT_ZHINXMIN	repo/riscv/isa_parser.h	/^  EXT_ZHINXMIN,$/;"	e	enum:__anon76
EXT_ZICBOM	repo/riscv/insns/cbo_clean.h	/^require_extension(EXT_ZICBOM);$/;"	v
EXT_ZICBOM	repo/riscv/insns/cbo_flush.h	/^require_extension(EXT_ZICBOM);$/;"	v
EXT_ZICBOM	repo/riscv/insns/cbo_inval.h	/^require_extension(EXT_ZICBOM);$/;"	v
EXT_ZICBOM	repo/riscv/isa_parser.h	/^  EXT_ZICBOM,$/;"	e	enum:__anon76
EXT_ZICBOZ	repo/riscv/insns/cbo_zero.h	/^require_extension(EXT_ZICBOZ);$/;"	v
EXT_ZICBOZ	repo/riscv/isa_parser.h	/^  EXT_ZICBOZ,$/;"	e	enum:__anon76
EXT_ZICNTR	repo/riscv/isa_parser.h	/^  EXT_ZICNTR,$/;"	e	enum:__anon76
EXT_ZICOND	repo/riscv/insns/czero_eqz.h	/^require_extension(EXT_ZICOND);$/;"	v
EXT_ZICOND	repo/riscv/insns/czero_nez.h	/^require_extension(EXT_ZICOND);$/;"	v
EXT_ZICOND	repo/riscv/isa_parser.h	/^  EXT_ZICOND,$/;"	e	enum:__anon76
EXT_ZIHPM	repo/riscv/isa_parser.h	/^  EXT_ZIHPM,$/;"	e	enum:__anon76
EXT_ZKND	repo/riscv/insns/aes32dsi.h	/^require_extension(EXT_ZKND);$/;"	v
EXT_ZKND	repo/riscv/insns/aes32dsmi.h	/^require_extension(EXT_ZKND);$/;"	v
EXT_ZKND	repo/riscv/insns/aes64ds.h	/^require_extension(EXT_ZKND);$/;"	v
EXT_ZKND	repo/riscv/insns/aes64dsm.h	/^require_extension(EXT_ZKND);$/;"	v
EXT_ZKND	repo/riscv/insns/aes64im.h	/^require_extension(EXT_ZKND);$/;"	v
EXT_ZKND	repo/riscv/isa_parser.h	/^  EXT_ZKND,$/;"	e	enum:__anon76
EXT_ZKNE	repo/riscv/insns/aes32esi.h	/^require_extension(EXT_ZKNE);$/;"	v
EXT_ZKNE	repo/riscv/insns/aes32esmi.h	/^require_extension(EXT_ZKNE);$/;"	v
EXT_ZKNE	repo/riscv/insns/aes64es.h	/^require_extension(EXT_ZKNE);$/;"	v
EXT_ZKNE	repo/riscv/insns/aes64esm.h	/^require_extension(EXT_ZKNE);$/;"	v
EXT_ZKNE	repo/riscv/isa_parser.h	/^  EXT_ZKNE,$/;"	e	enum:__anon76
EXT_ZKNH	repo/riscv/insns/sha256sig0.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha256sig1.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha256sum0.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha256sum1.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig0.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig0h.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig0l.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig1.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig1h.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sig1l.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sum0.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sum0r.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sum1.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/insns/sha512sum1r.h	/^require_extension(EXT_ZKNH);$/;"	v
EXT_ZKNH	repo/riscv/isa_parser.h	/^  EXT_ZKNH,$/;"	e	enum:__anon76
EXT_ZKR	repo/riscv/isa_parser.h	/^  EXT_ZKR,$/;"	e	enum:__anon76
EXT_ZKSED	repo/riscv/insns/sm4ed.h	/^require_extension(EXT_ZKSED);$/;"	v
EXT_ZKSED	repo/riscv/insns/sm4ks.h	/^require_extension(EXT_ZKSED);$/;"	v
EXT_ZKSED	repo/riscv/isa_parser.h	/^  EXT_ZKSED,$/;"	e	enum:__anon76
EXT_ZKSH	repo/riscv/insns/sm3p0.h	/^require_extension(EXT_ZKSH);$/;"	v
EXT_ZKSH	repo/riscv/insns/sm3p1.h	/^require_extension(EXT_ZKSH);$/;"	v
EXT_ZKSH	repo/riscv/isa_parser.h	/^  EXT_ZKSH,$/;"	e	enum:__anon76
EXT_ZMMUL	repo/riscv/isa_parser.h	/^  EXT_ZMMUL,$/;"	e	enum:__anon76
EXT_ZPN	repo/riscv/insns/ave.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/insb.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kabsw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kaddh.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kaddw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmabb.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmabt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmatt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmbb.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmbt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kdmtt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/khmbb.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/khmbt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/khmtt.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmabb32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmabt32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmadrs32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmads32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmatt32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmaxda32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmaxds32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmda32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmsda32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmsxda32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kmxda32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kslliw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ksllw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kslraw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/kslraw_u.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ksubh.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ksubw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/maddr32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/msubr32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/raddw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/rsubw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/smbt32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/smdrs32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/smds32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/smtt32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/smxds32.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/sra_u.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/srai_u.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/sraiw_u.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ukaddh.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ukaddw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/uksubh.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/uksubw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/uraddw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/insns/ursubw.h	/^require_extension(EXT_ZPN);$/;"	v
EXT_ZPN	repo/riscv/isa_parser.h	/^  EXT_ZPN,$/;"	e	enum:__anon76
EXT_ZPSFOPERAND	repo/riscv/insns/mulr64.h	/^require_extension(EXT_ZPSFOPERAND);$/;"	v
EXT_ZPSFOPERAND	repo/riscv/insns/mulsr64.h	/^require_extension(EXT_ZPSFOPERAND);$/;"	v
EXT_ZPSFOPERAND	repo/riscv/insns/smal.h	/^require_extension(EXT_ZPSFOPERAND);$/;"	v
EXT_ZPSFOPERAND	repo/riscv/isa_parser.h	/^  EXT_ZPSFOPERAND,$/;"	e	enum:__anon76
EXT_ZVFH	repo/riscv/isa_parser.h	/^  EXT_ZVFH,$/;"	e	enum:__anon76
EXT_ZVFHMIN	repo/riscv/isa_parser.h	/^  EXT_ZVFHMIN,$/;"	e	enum:__anon76
EbreakTest	repo/tests/ebreak.py	/^class EbreakTest(unittest.TestCase):$/;"	c
Elf32_Ehdr	repo/fesvr/elf.h	/^} Elf32_Ehdr;$/;"	t	typeref:struct:__anon67
Elf32_Phdr	repo/fesvr/elf.h	/^} Elf32_Phdr;$/;"	t	typeref:struct:__anon69
Elf32_Shdr	repo/fesvr/elf.h	/^} Elf32_Shdr;$/;"	t	typeref:struct:__anon68
Elf32_Sym	repo/fesvr/elf.h	/^} Elf32_Sym;$/;"	t	typeref:struct:__anon70
Elf64_Ehdr	repo/fesvr/elf.h	/^} Elf64_Ehdr;$/;"	t	typeref:struct:__anon71
Elf64_Phdr	repo/fesvr/elf.h	/^} Elf64_Phdr;$/;"	t	typeref:struct:__anon73
Elf64_Shdr	repo/fesvr/elf.h	/^} Elf64_Shdr;$/;"	t	typeref:struct:__anon72
Elf64_Sym	repo/fesvr/elf.h	/^} Elf64_Sym;$/;"	t	typeref:struct:__anon74
F16_SIGN	repo/riscv/decode_macros.h	236;"	d
F32_SIGN	repo/riscv/decode_macros.h	237;"	d
F64_SIGN	repo/riscv/decode_macros.h	238;"	d
FB_ALIGN	repo/fesvr/rfb.h	/^  static const int FB_ALIGN = 256;$/;"	m	class:rfb_t
FDT_ALIGN	repo/fdt/libfdt_internal.h	10;"	d
FDT_BEGIN_NODE	repo/fdt/fdt.h	53;"	d
FDT_BITWISE	repo/fdt/libfdt_env.h	18;"	d
FDT_BITWISE	repo/fdt/libfdt_env.h	21;"	d
FDT_CREATE_FLAGS_ALL	repo/fdt/libfdt.h	1400;"	d
FDT_CREATE_FLAG_NO_NAME_DEDUP	repo/fdt/libfdt.h	1395;"	d
FDT_ENABLED	repo/build/config.h	26;"	d
FDT_END	repo/fdt/fdt.h	58;"	d
FDT_END_NODE	repo/fdt/fdt.h	54;"	d
FDT_ERRTABENT	repo/fdt/fdt_strerror.c	18;"	d	file:
FDT_ERRTABSIZE	repo/fdt/fdt_strerror.c	43;"	d	file:
FDT_ERR_BADFLAGS	repo/fdt/libfdt.h	96;"	d
FDT_ERR_BADLAYOUT	repo/fdt/libfdt.h	64;"	d
FDT_ERR_BADMAGIC	repo/fdt/libfdt.h	51;"	d
FDT_ERR_BADNCELLS	repo/fdt/libfdt.h	78;"	d
FDT_ERR_BADOFFSET	repo/fdt/libfdt.h	28;"	d
FDT_ERR_BADOVERLAY	repo/fdt/libfdt.h	87;"	d
FDT_ERR_BADPATH	repo/fdt/libfdt.h	32;"	d
FDT_ERR_BADPHANDLE	repo/fdt/libfdt.h	36;"	d
FDT_ERR_BADSTATE	repo/fdt/libfdt.h	41;"	d
FDT_ERR_BADSTRUCTURE	repo/fdt/libfdt.h	60;"	d
FDT_ERR_BADVALUE	repo/fdt/libfdt.h	82;"	d
FDT_ERR_BADVERSION	repo/fdt/libfdt.h	55;"	d
FDT_ERR_EXISTS	repo/fdt/libfdt.h	18;"	d
FDT_ERR_INTERNAL	repo/fdt/libfdt.h	72;"	d
FDT_ERR_MAX	repo/fdt/libfdt.h	100;"	d
FDT_ERR_NOPHANDLES	repo/fdt/libfdt.h	92;"	d
FDT_ERR_NOSPACE	repo/fdt/libfdt.h	21;"	d
FDT_ERR_NOTFOUND	repo/fdt/libfdt.h	16;"	d
FDT_ERR_TRUNCATED	repo/fdt/libfdt.h	47;"	d
FDT_FIRST_SUPPORTED_VERSION	repo/fdt/libfdt.h	12;"	d
FDT_FORCE	repo/fdt/libfdt_env.h	17;"	d
FDT_FORCE	repo/fdt/libfdt_env.h	20;"	d
FDT_H	repo/fdt/fdt.h	3;"	d
FDT_LAST_SUPPORTED_VERSION	repo/fdt/libfdt.h	13;"	d
FDT_MAGIC	repo/fdt/fdt.h	50;"	d
FDT_MAX_NCELLS	repo/fdt/libfdt.h	1155;"	d
FDT_MAX_PHANDLE	repo/fdt/libfdt.h	103;"	d
FDT_NOP	repo/fdt/fdt.h	57;"	d
FDT_PROP	repo/fdt/fdt.h	55;"	d
FDT_RO_PROBE	repo/fdt/libfdt_internal.h	14;"	d
FDT_RW_PROBE	repo/fdt/fdt_rw.c	40;"	d	file:
FDT_SW_MAGIC	repo/fdt/libfdt_internal.h	49;"	d
FDT_SW_PROBE	repo/fdt/fdt_sw.c	22;"	d	file:
FDT_SW_PROBE_MEMRSV	repo/fdt/fdt_sw.c	46;"	d	file:
FDT_SW_PROBE_STRUCT	repo/fdt/fdt_sw.c	72;"	d	file:
FDT_TAGALIGN	repo/fdt/libfdt_internal.h	11;"	d
FDT_TAGSIZE	repo/fdt/fdt.h	51;"	d
FDT_V16_SIZE	repo/fdt/fdt.h	63;"	d
FDT_V17_SIZE	repo/fdt/fdt.h	64;"	d
FDT_V1_SIZE	repo/fdt/fdt.h	60;"	d
FDT_V2_SIZE	repo/fdt/fdt.h	61;"	d
FDT_V3_SIZE	repo/fdt/fdt.h	62;"	d
FENCE_I	repo/fesvr/dtm.cc	33;"	d	file:
FESVR_ENABLED	repo/build/config.h	29;"	d
FETCH	repo/riscv/memtracer.h	/^  FETCH,$/;"	e	enum:access_type
FLEN	repo/riscv/decode_macros.h	16;"	d
FPEXC_DZ	repo/riscv/decode.h	57;"	d
FPEXC_NV	repo/riscv/decode.h	58;"	d
FPEXC_NX	repo/riscv/decode.h	54;"	d
FPEXC_OF	repo/riscv/decode.h	56;"	d
FPEXC_UF	repo/riscv/decode.h	55;"	d
FPR	repo/riscv/processor.h	/^  regfile_t<freg_t, NFPR, false> FPR;$/;"	m	struct:state_t
FP_RD_0	repo/riscv/decode.h	46;"	d
FP_RD_DN	repo/riscv/decode.h	47;"	d
FP_RD_NE	repo/riscv/decode.h	45;"	d
FP_RD_NMM	repo/riscv/decode.h	49;"	d
FP_RD_UP	repo/riscv/decode.h	48;"	d
FRS1	repo/riscv/decode_macros.h	68;"	d
FRS1_D	repo/riscv/decode_macros.h	73;"	d
FRS1_F	repo/riscv/decode_macros.h	72;"	d
FRS1_H	repo/riscv/decode_macros.h	71;"	d
FRS2	repo/riscv/decode_macros.h	69;"	d
FRS2	repo/riscv/insns/fmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	repo/riscv/insns/fmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	repo/riscv/insns/fnmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	repo/riscv/insns/fnmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128(FRS3)));$/;"	v
FRS2_D	repo/riscv/decode_macros.h	76;"	d
FRS2_D	repo/riscv/insns/fsgnj_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), false, false));$/;"	v
FRS2_D	repo/riscv/insns/fsgnjn_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), true, false));$/;"	v
FRS2_D	repo/riscv/insns/fsgnjx_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), false, true));$/;"	v
FRS2_F	repo/riscv/decode_macros.h	75;"	d
FRS2_F	repo/riscv/insns/fsgnj_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), false, false));$/;"	v
FRS2_F	repo/riscv/insns/fsgnjn_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), true, false));$/;"	v
FRS2_F	repo/riscv/insns/fsgnjx_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), false, true));$/;"	v
FRS2_H	repo/riscv/decode_macros.h	74;"	d
FRS2_H	repo/riscv/insns/fsgnj_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), false, false));$/;"	v
FRS2_H	repo/riscv/insns/fsgnjn_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), true, false));/;"	v
FRS2_H	repo/riscv/insns/fsgnjx_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), false, true));$/;"	v
FRS3	repo/riscv/decode_macros.h	70;"	d
FRS3_D	repo/riscv/decode_macros.h	79;"	d
FRS3_F	repo/riscv/decode_macros.h	78;"	d
FRS3_H	repo/riscv/decode_macros.h	77;"	d
FSR_AEXC	repo/riscv/decode.h	66;"	d
FSR_AEXC_SHIFT	repo/riscv/decode.h	60;"	d
FSR_DZA	repo/riscv/decode.h	64;"	d
FSR_NVA	repo/riscv/decode.h	61;"	d
FSR_NXA	repo/riscv/decode.h	65;"	d
FSR_OFA	repo/riscv/decode.h	62;"	d
FSR_RD	repo/riscv/decode.h	52;"	d
FSR_RD_SHIFT	repo/riscv/decode.h	51;"	d
FSR_UFA	repo/riscv/decode.h	63;"	d
GLIBC_64BIT_PTR_BUG	repo/fesvr/context.h	17;"	d
Gdb	repo/tests/testlib.py	/^class Gdb(object):$/;"	c
HASH_SIZE	repo/riscv/disasm.h	/^  static const int HASH_SIZE = 255;$/;"	m	class:disassembler_t
HAVE_CLANG_PCH	repo/build/Makefile	/^HAVE_CLANG_PCH := $/;"	m
HAVE_DLOPEN	repo/build/Makefile	/^HAVE_DLOPEN := yes$/;"	m
HAVE_DLOPEN	repo/build/config.h	41;"	d
HAVE_INT128	repo/build/Makefile	/^HAVE_INT128 := yes$/;"	m
HAVE_INTTYPES_H	repo/build/config.h	44;"	d
HAVE_LIBPTHREAD	repo/build/config.h	53;"	d
HAVE_MEMORY_H	repo/build/config.h	56;"	d
HAVE_STATX	repo/build/config.h	59;"	d
HAVE_STATX_MNT_ID	repo/build/config.h	62;"	d
HAVE_STDINT_H	repo/build/config.h	65;"	d
HAVE_STDLIB_H	repo/build/config.h	68;"	d
HAVE_STRINGS_H	repo/build/config.h	71;"	d
HAVE_STRING_H	repo/build/config.h	74;"	d
HAVE_SYS_STAT_H	repo/build/config.h	77;"	d
HAVE_SYS_TYPES_H	repo/build/config.h	80;"	d
HAVE_UNISTD_H	repo/build/config.h	83;"	d
HENVCFGH_HADE	repo/riscv/encoding.h	204;"	d
HENVCFGH_PBMTE	repo/riscv/encoding.h	205;"	d
HENVCFGH_STCE	repo/riscv/encoding.h	206;"	d
HENVCFG_CBCFE	repo/riscv/encoding.h	198;"	d
HENVCFG_CBIE	repo/riscv/encoding.h	197;"	d
HENVCFG_CBZE	repo/riscv/encoding.h	199;"	d
HENVCFG_FIOM	repo/riscv/encoding.h	196;"	d
HENVCFG_HADE	repo/riscv/encoding.h	200;"	d
HENVCFG_PBMTE	repo/riscv/encoding.h	201;"	d
HENVCFG_STCE	repo/riscv/encoding.h	202;"	d
HGATP32_MODE	repo/riscv/encoding.h	258;"	d
HGATP32_PPN	repo/riscv/encoding.h	260;"	d
HGATP32_VMID	repo/riscv/encoding.h	259;"	d
HGATP64_MODE	repo/riscv/encoding.h	262;"	d
HGATP64_PPN	repo/riscv/encoding.h	264;"	d
HGATP64_VMID	repo/riscv/encoding.h	263;"	d
HGATP_MODE_OFF	repo/riscv/encoding.h	266;"	d
HGATP_MODE_SV32X4	repo/riscv/encoding.h	267;"	d
HGATP_MODE_SV39X4	repo/riscv/encoding.h	268;"	d
HGATP_MODE_SV48X4	repo/riscv/encoding.h	269;"	d
HGATP_MODE_SV57X4	repo/riscv/encoding.h	270;"	d
HGATP_VMID	repo/riscv/triggers.cc	9;"	d	file:
HIDELEG	repo/riscv/csrs.h	/^  enum mask_mode_t { NONE, MIDELEG, HIDELEG };$/;"	e	enum:generic_int_accessor_t::mask_mode_t
HR_GROUP	repo/riscv/processor.h	/^    HR_GROUP    \/* Halt requested due to halt group. *\/$/;"	e	enum:processor_t::__anon96
HR_NONE	repo/riscv/processor.h	/^    HR_NONE,    \/* Halt request is inactive. *\/$/;"	e	enum:processor_t::__anon96
HR_REGULAR	repo/riscv/processor.h	/^    HR_REGULAR, \/* Regular halt request\/debug interrupt. *\/$/;"	e	enum:processor_t::__anon96
HSTATEEN0H_SCONTEXT	repo/riscv/encoding.h	215;"	d
HSTATEEN0H_SENVCFG	repo/riscv/encoding.h	216;"	d
HSTATEEN0_CS	repo/riscv/encoding.h	208;"	d
HSTATEEN0_FCSR	repo/riscv/encoding.h	209;"	d
HSTATEEN0_JVT	repo/riscv/encoding.h	210;"	d
HSTATEEN0_SCONTEXT	repo/riscv/encoding.h	211;"	d
HSTATEEN0_SENVCFG	repo/riscv/encoding.h	212;"	d
HSTATEENH_SSTATEEN	repo/riscv/encoding.h	217;"	d
HSTATEEN_SSTATEEN	repo/riscv/encoding.h	213;"	d
HSTATUS_GVA	repo/riscv/encoding.h	69;"	d
HSTATUS_HU	repo/riscv/encoding.h	66;"	d
HSTATUS_SPV	repo/riscv/encoding.h	68;"	d
HSTATUS_SPVP	repo/riscv/encoding.h	67;"	d
HSTATUS_VGEIN	repo/riscv/encoding.h	65;"	d
HSTATUS_VSBE	repo/riscv/encoding.h	70;"	d
HSTATUS_VSXL	repo/riscv/encoding.h	61;"	d
HSTATUS_VTSR	repo/riscv/encoding.h	62;"	d
HSTATUS_VTVM	repo/riscv/encoding.h	64;"	d
HSTATUS_VTW	repo/riscv/encoding.h	63;"	d
HTIF_LONG_OPTIONS	repo/fesvr/htif.h	143;"	d
HTIF_LONG_OPTIONS_OPTIND	repo/fesvr/htif.h	142;"	d
HTIF_USAGE_OPTIONS	repo/fesvr/htif.h	113;"	d
ICACHE_ENTRIES	repo/riscv/mmu.h	/^  static const reg_t ICACHE_ENTRIES = 1024;$/;"	m	class:mmu_t
IDENTITY_SIZE	repo/fesvr/device.h	/^  static const size_t IDENTITY_SIZE = 64;$/;"	m	class:device_t
ILLEGAL_INSN_FUNC	repo/riscv/rocc.h	60;"	d
IMPL_MMU	repo/riscv/insns/sfence_inval_ir.h	/^require_impl(IMPL_MMU);$/;"	v
IMPL_MMU	repo/riscv/insns/sfence_vma.h	/^require_impl(IMPL_MMU);$/;"	v
IMPL_MMU	repo/riscv/isa_parser.h	/^  IMPL_MMU,$/;"	e	enum:__anon77
IMPL_MMU_ASID	repo/riscv/isa_parser.h	/^  IMPL_MMU_ASID,$/;"	e	enum:__anon77
IMPL_MMU_SBARE	repo/riscv/isa_parser.h	/^  IMPL_MMU_SBARE,$/;"	e	enum:__anon77
IMPL_MMU_SV32	repo/riscv/isa_parser.h	/^  IMPL_MMU_SV32,$/;"	e	enum:__anon77
IMPL_MMU_SV39	repo/riscv/isa_parser.h	/^  IMPL_MMU_SV39,$/;"	e	enum:__anon77
IMPL_MMU_SV48	repo/riscv/isa_parser.h	/^  IMPL_MMU_SV48,$/;"	e	enum:__anon77
IMPL_MMU_SV57	repo/riscv/isa_parser.h	/^  IMPL_MMU_SV57,$/;"	e	enum:__anon77
IMPL_MMU_VMID	repo/riscv/isa_parser.h	/^  IMPL_MMU_VMID,$/;"	e	enum:__anon77
INC_LIBS	Makefile	/^INC_LIBS  = $(addprefix $(REPO_PATH)\/build\/, $(lib_dependencies))$/;"	m
INC_PATH	Makefile	/^INC_PATH  = -I$(REPO_PATH) $(addprefix -I$(REPO_PATH)\/, $(inc_dependencies))$/;"	m
INIT_UINTM4	repo/softfloat/primitiveTypes.h	71;"	d
INIT_UINTM4	repo/softfloat/primitiveTypes.h	82;"	d
INLINE	repo/softfloat/platform.h	51;"	d
INLINE_LEVEL	repo/softfloat/platform.h	44;"	d
INSNS_BASE	repo/riscv/v_ext_macros.h	471;"	d
INSNS_PER_RTC_TICK	repo/riscv/sim.h	/^  static const size_t INSNS_PER_RTC_TICK = 100; \/\/ 10 MHz clock for 1 BIPS core$/;"	m	class:sim_t
INSN_FIELD_AMOOP	repo/riscv/encoding.h	3392;"	d
INSN_FIELD_AQ	repo/riscv/encoding.h	3355;"	d
INSN_FIELD_AQRL	repo/riscv/encoding.h	3354;"	d
INSN_FIELD_BIMM12HI	repo/riscv/encoding.h	3368;"	d
INSN_FIELD_BIMM12LO	repo/riscv/encoding.h	3370;"	d
INSN_FIELD_BS	repo/riscv/encoding.h	3376;"	d
INSN_FIELD_CSR	repo/riscv/encoding.h	3366;"	d
INSN_FIELD_C_BIMM9HI	repo/riscv/encoding.h	3414;"	d
INSN_FIELD_C_BIMM9LO	repo/riscv/encoding.h	3413;"	d
INSN_FIELD_C_IMM12	repo/riscv/encoding.h	3412;"	d
INSN_FIELD_C_IMM6HI	repo/riscv/encoding.h	3407;"	d
INSN_FIELD_C_IMM6LO	repo/riscv/encoding.h	3406;"	d
INSN_FIELD_C_INDEX	repo/riscv/encoding.h	3431;"	d
INSN_FIELD_C_NZIMM10HI	repo/riscv/encoding.h	3408;"	d
INSN_FIELD_C_NZIMM10LO	repo/riscv/encoding.h	3409;"	d
INSN_FIELD_C_NZIMM18HI	repo/riscv/encoding.h	3410;"	d
INSN_FIELD_C_NZIMM18LO	repo/riscv/encoding.h	3411;"	d
INSN_FIELD_C_NZIMM6HI	repo/riscv/encoding.h	3405;"	d
INSN_FIELD_C_NZIMM6LO	repo/riscv/encoding.h	3404;"	d
INSN_FIELD_C_NZUIMM10	repo/riscv/encoding.h	3397;"	d
INSN_FIELD_C_NZUIMM5	repo/riscv/encoding.h	3415;"	d
INSN_FIELD_C_NZUIMM6HI	repo/riscv/encoding.h	3417;"	d
INSN_FIELD_C_NZUIMM6LO	repo/riscv/encoding.h	3416;"	d
INSN_FIELD_C_RLIST	repo/riscv/encoding.h	3429;"	d
INSN_FIELD_C_RS1_N0	repo/riscv/encoding.h	3442;"	d
INSN_FIELD_C_RS2	repo/riscv/encoding.h	3443;"	d
INSN_FIELD_C_RS2_N0	repo/riscv/encoding.h	3441;"	d
INSN_FIELD_C_SPIMM	repo/riscv/encoding.h	3430;"	d
INSN_FIELD_C_SREG1	repo/riscv/encoding.h	3444;"	d
INSN_FIELD_C_SREG2	repo/riscv/encoding.h	3445;"	d
INSN_FIELD_C_UIMM1	repo/riscv/encoding.h	3428;"	d
INSN_FIELD_C_UIMM10SPHI	repo/riscv/encoding.h	3422;"	d
INSN_FIELD_C_UIMM10SPLO	repo/riscv/encoding.h	3421;"	d
INSN_FIELD_C_UIMM10SP_S	repo/riscv/encoding.h	3425;"	d
INSN_FIELD_C_UIMM2	repo/riscv/encoding.h	3427;"	d
INSN_FIELD_C_UIMM7HI	repo/riscv/encoding.h	3399;"	d
INSN_FIELD_C_UIMM7LO	repo/riscv/encoding.h	3398;"	d
INSN_FIELD_C_UIMM8HI	repo/riscv/encoding.h	3401;"	d
INSN_FIELD_C_UIMM8LO	repo/riscv/encoding.h	3400;"	d
INSN_FIELD_C_UIMM8SPHI	repo/riscv/encoding.h	3419;"	d
INSN_FIELD_C_UIMM8SPLO	repo/riscv/encoding.h	3418;"	d
INSN_FIELD_C_UIMM8SP_S	repo/riscv/encoding.h	3420;"	d
INSN_FIELD_C_UIMM9HI	repo/riscv/encoding.h	3403;"	d
INSN_FIELD_C_UIMM9LO	repo/riscv/encoding.h	3402;"	d
INSN_FIELD_C_UIMM9SPHI	repo/riscv/encoding.h	3424;"	d
INSN_FIELD_C_UIMM9SPLO	repo/riscv/encoding.h	3423;"	d
INSN_FIELD_C_UIMM9SP_S	repo/riscv/encoding.h	3426;"	d
INSN_FIELD_FM	repo/riscv/encoding.h	3357;"	d
INSN_FIELD_FUNCT2	repo/riscv/encoding.h	3362;"	d
INSN_FIELD_FUNCT3	repo/riscv/encoding.h	3361;"	d
INSN_FIELD_FUNCT7	repo/riscv/encoding.h	3385;"	d
INSN_FIELD_IMM12	repo/riscv/encoding.h	3365;"	d
INSN_FIELD_IMM12HI	repo/riscv/encoding.h	3367;"	d
INSN_FIELD_IMM12LO	repo/riscv/encoding.h	3369;"	d
INSN_FIELD_IMM2	repo/riscv/encoding.h	3379;"	d
INSN_FIELD_IMM20	repo/riscv/encoding.h	3363;"	d
INSN_FIELD_IMM3	repo/riscv/encoding.h	3380;"	d
INSN_FIELD_IMM4	repo/riscv/encoding.h	3381;"	d
INSN_FIELD_IMM5	repo/riscv/encoding.h	3382;"	d
INSN_FIELD_IMM6	repo/riscv/encoding.h	3383;"	d
INSN_FIELD_JIMM20	repo/riscv/encoding.h	3364;"	d
INSN_FIELD_NF	repo/riscv/encoding.h	3393;"	d
INSN_FIELD_OPCODE	repo/riscv/encoding.h	3384;"	d
INSN_FIELD_PRED	repo/riscv/encoding.h	3358;"	d
INSN_FIELD_RC	repo/riscv/encoding.h	3378;"	d
INSN_FIELD_RD	repo/riscv/encoding.h	3349;"	d
INSN_FIELD_RD_N0	repo/riscv/encoding.h	3439;"	d
INSN_FIELD_RD_N2	repo/riscv/encoding.h	3438;"	d
INSN_FIELD_RD_P	repo/riscv/encoding.h	3434;"	d
INSN_FIELD_RD_RS1	repo/riscv/encoding.h	3437;"	d
INSN_FIELD_RD_RS1_N0	repo/riscv/encoding.h	3435;"	d
INSN_FIELD_RD_RS1_P	repo/riscv/encoding.h	3436;"	d
INSN_FIELD_RL	repo/riscv/encoding.h	3356;"	d
INSN_FIELD_RM	repo/riscv/encoding.h	3360;"	d
INSN_FIELD_RNUM	repo/riscv/encoding.h	3377;"	d
INSN_FIELD_RS1	repo/riscv/encoding.h	3351;"	d
INSN_FIELD_RS1_N0	repo/riscv/encoding.h	3440;"	d
INSN_FIELD_RS1_P	repo/riscv/encoding.h	3432;"	d
INSN_FIELD_RS2	repo/riscv/encoding.h	3352;"	d
INSN_FIELD_RS2_P	repo/riscv/encoding.h	3433;"	d
INSN_FIELD_RS3	repo/riscv/encoding.h	3353;"	d
INSN_FIELD_RT	repo/riscv/encoding.h	3350;"	d
INSN_FIELD_SHAMTD	repo/riscv/encoding.h	3375;"	d
INSN_FIELD_SHAMTQ	repo/riscv/encoding.h	3372;"	d
INSN_FIELD_SHAMTW	repo/riscv/encoding.h	3373;"	d
INSN_FIELD_SHAMTW4	repo/riscv/encoding.h	3374;"	d
INSN_FIELD_SIMM5	repo/riscv/encoding.h	3394;"	d
INSN_FIELD_SUCC	repo/riscv/encoding.h	3359;"	d
INSN_FIELD_VD	repo/riscv/encoding.h	3386;"	d
INSN_FIELD_VM	repo/riscv/encoding.h	3390;"	d
INSN_FIELD_VS1	repo/riscv/encoding.h	3388;"	d
INSN_FIELD_VS2	repo/riscv/encoding.h	3389;"	d
INSN_FIELD_VS3	repo/riscv/encoding.h	3387;"	d
INSN_FIELD_WD	repo/riscv/encoding.h	3391;"	d
INSN_FIELD_ZIMM	repo/riscv/encoding.h	3371;"	d
INSN_FIELD_ZIMM10	repo/riscv/encoding.h	3395;"	d
INSN_FIELD_ZIMM11	repo/riscv/encoding.h	3396;"	d
INSTALL	repo/build/Makefile	/^INSTALL       := \/usr\/bin\/install -c$/;"	m
INSTALLDIR	repo/build/Makefile	/^INSTALLDIR ?= $(DESTDIR)$(prefix)$/;"	m
INSTALL_EXE	repo/build/Makefile	/^INSTALL_EXE   := $(INSTALL) -m 755$/;"	m
INSTALL_HDR	repo/build/Makefile	/^INSTALL_HDR   := $(INSTALL) -m 644$/;"	m
INSTALL_LIB	repo/build/Makefile	/^INSTALL_LIB   := $(INSTALL) -m 644$/;"	m
INTERLEAVE	repo/riscv/sim.cc	/^const size_t sim_t::INTERLEAVE;$/;"	m	class:sim_t	file:
INTERLEAVE	repo/riscv/sim.h	/^  static const size_t INTERLEAVE = 5000;$/;"	m	class:sim_t
INT_ROUNDING	repo/riscv/v_ext_macros.h	295;"	d
INVALID_RM	repo/riscv/vector_unit.h	/^  INVALID_RM$/;"	e	enum:VRM
IRQ_COP	repo/riscv/encoding.h	296;"	d
IRQ_LCOF	repo/riscv/encoding.h	297;"	d
IRQ_M_EXT	repo/riscv/encoding.h	294;"	d
IRQ_M_SOFT	repo/riscv/encoding.h	286;"	d
IRQ_M_TIMER	repo/riscv/encoding.h	290;"	d
IRQ_S_EXT	repo/riscv/encoding.h	292;"	d
IRQ_S_GEXT	repo/riscv/encoding.h	295;"	d
IRQ_S_SOFT	repo/riscv/encoding.h	284;"	d
IRQ_S_TIMER	repo/riscv/encoding.h	288;"	d
IRQ_U_EXT	repo/riscv/encoding.h	291;"	d
IRQ_U_SOFT	repo/riscv/encoding.h	283;"	d
IRQ_U_TIMER	repo/riscv/encoding.h	287;"	d
IRQ_VS_EXT	repo/riscv/encoding.h	293;"	d
IRQ_VS_SOFT	repo/riscv/encoding.h	285;"	d
IRQ_VS_TIMER	repo/riscv/encoding.h	289;"	d
IR_BYPASS	repo/riscv/jtag_dtm.cc	/^  IR_BYPASS=0x1f$/;"	e	enum:__anon94	file:
IR_DBUS	repo/riscv/jtag_dtm.cc	/^  IR_DBUS=0x11,$/;"	e	enum:__anon94	file:
IR_DTMCONTROL	repo/riscv/jtag_dtm.cc	/^  IR_DTMCONTROL=0x10,$/;"	e	enum:__anon94	file:
IR_IDCODE	repo/riscv/jtag_dtm.cc	/^  IR_IDCODE=1,$/;"	e	enum:__anon94	file:
IS_ELF	repo/fesvr/elf.h	13;"	d
IS_ELF32	repo/fesvr/elf.h	19;"	d
IS_ELF64	repo/fesvr/elf.h	20;"	d
IS_ELFBE	repo/fesvr/elf.h	22;"	d
IS_ELFLE	repo/fesvr/elf.h	21;"	d
IS_ELF_EM_NONE	repo/fesvr/elf.h	25;"	d
IS_ELF_EXEC	repo/fesvr/elf.h	23;"	d
IS_ELF_RISCV	repo/fesvr/elf.h	24;"	d
IS_ELF_VCURRENT	repo/fesvr/elf.h	26;"	d
JTAG_DTM_H	repo/riscv/jtag_dtm.h	2;"	d
JUMP	repo/fesvr/dtm.cc	29;"	d	file:
JUMP_TARGET	repo/riscv/decode_macros.h	117;"	d
JUMP_TARGET	repo/riscv/insns/jal.h	/^set_pc(JUMP_TARGET);$/;"	v
JVT_BASE	repo/riscv/encoding.h	236;"	d
JVT_MODE	repo/riscv/encoding.h	235;"	d
KEYCODE	repo/riscv/interactive.cc	/^enum KEYCODE$/;"	g	file:
KEYCODE_BACKSPACE0	repo/riscv/interactive.cc	/^    KEYCODE_BACKSPACE0 = 0x8,$/;"	e	enum:KEYCODE	file:
KEYCODE_BACKSPACE1_0	repo/riscv/interactive.cc	/^    KEYCODE_BACKSPACE1_0 = 0x1b5b33,$/;"	e	enum:KEYCODE	file:
KEYCODE_BACKSPACE1_1	repo/riscv/interactive.cc	/^    KEYCODE_BACKSPACE1_1 = 0x1b5b337e,$/;"	e	enum:KEYCODE	file:
KEYCODE_BACKSPACE2	repo/riscv/interactive.cc	/^    KEYCODE_BACKSPACE2 = 0x7f,$/;"	e	enum:KEYCODE	file:
KEYCODE_DOWN	repo/riscv/interactive.cc	/^    KEYCODE_DOWN = 0x1b5b42,$/;"	e	enum:KEYCODE	file:
KEYCODE_END0	repo/riscv/interactive.cc	/^    KEYCODE_END0 = 0x1b5b46,$/;"	e	enum:KEYCODE	file:
KEYCODE_END1_0	repo/riscv/interactive.cc	/^    KEYCODE_END1_0 = 0x1b5b34,$/;"	e	enum:KEYCODE	file:
KEYCODE_END1_1	repo/riscv/interactive.cc	/^    KEYCODE_END1_1 = 0x1b5b347e,$/;"	e	enum:KEYCODE	file:
KEYCODE_ENTER	repo/riscv/interactive.cc	/^    KEYCODE_ENTER = '\\n',$/;"	e	enum:KEYCODE	file:
KEYCODE_HEADER0	repo/riscv/interactive.cc	/^    KEYCODE_HEADER0 = 0x1b,$/;"	e	enum:KEYCODE	file:
KEYCODE_HEADER1	repo/riscv/interactive.cc	/^    KEYCODE_HEADER1 = 0x1b5b,$/;"	e	enum:KEYCODE	file:
KEYCODE_HOME0	repo/riscv/interactive.cc	/^    KEYCODE_HOME0 = 0x1b5b48,$/;"	e	enum:KEYCODE	file:
KEYCODE_HOME1_0	repo/riscv/interactive.cc	/^    KEYCODE_HOME1_0 = 0x1b5b31,$/;"	e	enum:KEYCODE	file:
KEYCODE_HOME1_1	repo/riscv/interactive.cc	/^    KEYCODE_HOME1_1 = 0x1b5b317e,$/;"	e	enum:KEYCODE	file:
KEYCODE_LEFT	repo/riscv/interactive.cc	/^    KEYCODE_LEFT = 0x1b5b44,$/;"	e	enum:KEYCODE	file:
KEYCODE_RIGHT	repo/riscv/interactive.cc	/^    KEYCODE_RIGHT = 0x1b5b43,$/;"	e	enum:KEYCODE	file:
KEYCODE_UP	repo/riscv/interactive.cc	/^    KEYCODE_UP = 0x1b5b41,$/;"	e	enum:KEYCODE	file:
LD	repo/build/Makefile	/^LD            := $(CXX)$/;"	m
LIBFDT_ENV_H	repo/fdt/libfdt_env.h	3;"	d
LIBFDT_H	repo/fdt/libfdt.h	3;"	d
LIBFDT_INTERNAL_H	repo/fdt/libfdt_internal.h	3;"	d
LIBS	repo/build/Makefile	/^LIBS          := -lpthread -lpthread   $/;"	m
LINK	repo/build/Makefile	/^LINK          := $(LD) -L. $(all-link-flags) -Wl,-rpath,$(install_libs_dir) $(patsubst -L%,-Wl$(comma)-rpath$(comma)%,$(filter -L%,$(LDFLAGS)))$/;"	m
LITTLEENDIAN	repo/softfloat/platform.h	41;"	d
LOAD	repo/fesvr/dtm.cc	23;"	d	file:
LOAD	repo/riscv/memtracer.h	/^  LOAD,$/;"	e	enum:access_type
LOAD_ELF	repo/fesvr/elfloader.cc	50;"	d	file:
MASK1	repo/riscv/disasm.h	/^  static const unsigned int MASK1 = 0x7f;$/;"	m	class:disassembler_t
MASK2	repo/riscv/disasm.h	/^  static const unsigned int MASK2 = 0xe003;$/;"	m	class:disassembler_t
MASK_ADD	repo/riscv/encoding.h	373;"	d
MASK_ADD16	repo/riscv/encoding.h	375;"	d
MASK_ADD32	repo/riscv/encoding.h	377;"	d
MASK_ADD64	repo/riscv/encoding.h	379;"	d
MASK_ADD8	repo/riscv/encoding.h	381;"	d
MASK_ADDD	repo/riscv/encoding.h	385;"	d
MASK_ADDI	repo/riscv/encoding.h	387;"	d
MASK_ADDID	repo/riscv/encoding.h	389;"	d
MASK_ADDIW	repo/riscv/encoding.h	391;"	d
MASK_ADDW	repo/riscv/encoding.h	393;"	d
MASK_ADD_UW	repo/riscv/encoding.h	383;"	d
MASK_AES32DSI	repo/riscv/encoding.h	395;"	d
MASK_AES32DSMI	repo/riscv/encoding.h	397;"	d
MASK_AES32ESI	repo/riscv/encoding.h	399;"	d
MASK_AES32ESMI	repo/riscv/encoding.h	401;"	d
MASK_AES64DS	repo/riscv/encoding.h	403;"	d
MASK_AES64DSM	repo/riscv/encoding.h	405;"	d
MASK_AES64ES	repo/riscv/encoding.h	407;"	d
MASK_AES64ESM	repo/riscv/encoding.h	409;"	d
MASK_AES64IM	repo/riscv/encoding.h	411;"	d
MASK_AES64KS1I	repo/riscv/encoding.h	413;"	d
MASK_AES64KS2	repo/riscv/encoding.h	415;"	d
MASK_AMOADD_D	repo/riscv/encoding.h	417;"	d
MASK_AMOADD_W	repo/riscv/encoding.h	419;"	d
MASK_AMOAND_D	repo/riscv/encoding.h	421;"	d
MASK_AMOAND_W	repo/riscv/encoding.h	423;"	d
MASK_AMOMAXU_D	repo/riscv/encoding.h	429;"	d
MASK_AMOMAXU_W	repo/riscv/encoding.h	431;"	d
MASK_AMOMAX_D	repo/riscv/encoding.h	425;"	d
MASK_AMOMAX_W	repo/riscv/encoding.h	427;"	d
MASK_AMOMINU_D	repo/riscv/encoding.h	437;"	d
MASK_AMOMINU_W	repo/riscv/encoding.h	439;"	d
MASK_AMOMIN_D	repo/riscv/encoding.h	433;"	d
MASK_AMOMIN_W	repo/riscv/encoding.h	435;"	d
MASK_AMOOR_D	repo/riscv/encoding.h	441;"	d
MASK_AMOOR_W	repo/riscv/encoding.h	443;"	d
MASK_AMOSWAP_D	repo/riscv/encoding.h	445;"	d
MASK_AMOSWAP_W	repo/riscv/encoding.h	447;"	d
MASK_AMOXOR_D	repo/riscv/encoding.h	449;"	d
MASK_AMOXOR_W	repo/riscv/encoding.h	451;"	d
MASK_AND	repo/riscv/encoding.h	453;"	d
MASK_ANDI	repo/riscv/encoding.h	455;"	d
MASK_ANDN	repo/riscv/encoding.h	457;"	d
MASK_AUIPC	repo/riscv/encoding.h	459;"	d
MASK_AVE	repo/riscv/encoding.h	461;"	d
MASK_BCLR	repo/riscv/encoding.h	463;"	d
MASK_BCLRI	repo/riscv/encoding.h	465;"	d
MASK_BCOMPRESS	repo/riscv/encoding.h	467;"	d
MASK_BCOMPRESSW	repo/riscv/encoding.h	469;"	d
MASK_BDECOMPRESS	repo/riscv/encoding.h	471;"	d
MASK_BDECOMPRESSW	repo/riscv/encoding.h	473;"	d
MASK_BEQ	repo/riscv/encoding.h	475;"	d
MASK_BEXT	repo/riscv/encoding.h	477;"	d
MASK_BEXTI	repo/riscv/encoding.h	479;"	d
MASK_BFP	repo/riscv/encoding.h	481;"	d
MASK_BFPW	repo/riscv/encoding.h	483;"	d
MASK_BGE	repo/riscv/encoding.h	485;"	d
MASK_BGEU	repo/riscv/encoding.h	487;"	d
MASK_BINV	repo/riscv/encoding.h	489;"	d
MASK_BINVI	repo/riscv/encoding.h	491;"	d
MASK_BLT	repo/riscv/encoding.h	493;"	d
MASK_BLTU	repo/riscv/encoding.h	495;"	d
MASK_BMATFLIP	repo/riscv/encoding.h	497;"	d
MASK_BMATOR	repo/riscv/encoding.h	499;"	d
MASK_BMATXOR	repo/riscv/encoding.h	501;"	d
MASK_BNE	repo/riscv/encoding.h	503;"	d
MASK_BSET	repo/riscv/encoding.h	505;"	d
MASK_BSETI	repo/riscv/encoding.h	507;"	d
MASK_CBO_CLEAN	repo/riscv/encoding.h	625;"	d
MASK_CBO_FLUSH	repo/riscv/encoding.h	627;"	d
MASK_CBO_INVAL	repo/riscv/encoding.h	629;"	d
MASK_CBO_ZERO	repo/riscv/encoding.h	631;"	d
MASK_CLMUL	repo/riscv/encoding.h	633;"	d
MASK_CLMULH	repo/riscv/encoding.h	635;"	d
MASK_CLMULR	repo/riscv/encoding.h	637;"	d
MASK_CLRS16	repo/riscv/encoding.h	639;"	d
MASK_CLRS32	repo/riscv/encoding.h	641;"	d
MASK_CLRS8	repo/riscv/encoding.h	643;"	d
MASK_CLZ	repo/riscv/encoding.h	645;"	d
MASK_CLZ16	repo/riscv/encoding.h	647;"	d
MASK_CLZ32	repo/riscv/encoding.h	649;"	d
MASK_CLZ8	repo/riscv/encoding.h	651;"	d
MASK_CLZW	repo/riscv/encoding.h	653;"	d
MASK_CMIX	repo/riscv/encoding.h	669;"	d
MASK_CMOV	repo/riscv/encoding.h	671;"	d
MASK_CMPEQ16	repo/riscv/encoding.h	673;"	d
MASK_CMPEQ8	repo/riscv/encoding.h	675;"	d
MASK_CM_JALT	repo/riscv/encoding.h	655;"	d
MASK_CM_MVA01S	repo/riscv/encoding.h	657;"	d
MASK_CM_MVSA01	repo/riscv/encoding.h	659;"	d
MASK_CM_POP	repo/riscv/encoding.h	661;"	d
MASK_CM_POPRET	repo/riscv/encoding.h	663;"	d
MASK_CM_POPRETZ	repo/riscv/encoding.h	665;"	d
MASK_CM_PUSH	repo/riscv/encoding.h	667;"	d
MASK_CPOP	repo/riscv/encoding.h	677;"	d
MASK_CPOPW	repo/riscv/encoding.h	679;"	d
MASK_CRAS16	repo/riscv/encoding.h	681;"	d
MASK_CRAS32	repo/riscv/encoding.h	683;"	d
MASK_CRC32C_B	repo/riscv/encoding.h	693;"	d
MASK_CRC32C_D	repo/riscv/encoding.h	695;"	d
MASK_CRC32C_H	repo/riscv/encoding.h	697;"	d
MASK_CRC32C_W	repo/riscv/encoding.h	699;"	d
MASK_CRC32_B	repo/riscv/encoding.h	685;"	d
MASK_CRC32_D	repo/riscv/encoding.h	687;"	d
MASK_CRC32_H	repo/riscv/encoding.h	689;"	d
MASK_CRC32_W	repo/riscv/encoding.h	691;"	d
MASK_CRSA16	repo/riscv/encoding.h	701;"	d
MASK_CRSA32	repo/riscv/encoding.h	703;"	d
MASK_CSRRC	repo/riscv/encoding.h	705;"	d
MASK_CSRRCI	repo/riscv/encoding.h	707;"	d
MASK_CSRRS	repo/riscv/encoding.h	709;"	d
MASK_CSRRSI	repo/riscv/encoding.h	711;"	d
MASK_CSRRW	repo/riscv/encoding.h	713;"	d
MASK_CSRRWI	repo/riscv/encoding.h	715;"	d
MASK_CTZ	repo/riscv/encoding.h	717;"	d
MASK_CTZW	repo/riscv/encoding.h	719;"	d
MASK_CZERO_EQZ	repo/riscv/encoding.h	721;"	d
MASK_CZERO_NEZ	repo/riscv/encoding.h	723;"	d
MASK_C_ADD	repo/riscv/encoding.h	509;"	d
MASK_C_ADDI	repo/riscv/encoding.h	511;"	d
MASK_C_ADDI16SP	repo/riscv/encoding.h	513;"	d
MASK_C_ADDI4SPN	repo/riscv/encoding.h	515;"	d
MASK_C_ADDIW	repo/riscv/encoding.h	517;"	d
MASK_C_ADDW	repo/riscv/encoding.h	519;"	d
MASK_C_AND	repo/riscv/encoding.h	521;"	d
MASK_C_ANDI	repo/riscv/encoding.h	523;"	d
MASK_C_BEQZ	repo/riscv/encoding.h	525;"	d
MASK_C_BNEZ	repo/riscv/encoding.h	527;"	d
MASK_C_EBREAK	repo/riscv/encoding.h	529;"	d
MASK_C_FLD	repo/riscv/encoding.h	531;"	d
MASK_C_FLDSP	repo/riscv/encoding.h	533;"	d
MASK_C_FLW	repo/riscv/encoding.h	535;"	d
MASK_C_FLWSP	repo/riscv/encoding.h	537;"	d
MASK_C_FSD	repo/riscv/encoding.h	539;"	d
MASK_C_FSDSP	repo/riscv/encoding.h	541;"	d
MASK_C_FSW	repo/riscv/encoding.h	543;"	d
MASK_C_FSWSP	repo/riscv/encoding.h	545;"	d
MASK_C_J	repo/riscv/encoding.h	547;"	d
MASK_C_JAL	repo/riscv/encoding.h	549;"	d
MASK_C_JALR	repo/riscv/encoding.h	551;"	d
MASK_C_JR	repo/riscv/encoding.h	553;"	d
MASK_C_LBU	repo/riscv/encoding.h	555;"	d
MASK_C_LD	repo/riscv/encoding.h	557;"	d
MASK_C_LDSP	repo/riscv/encoding.h	559;"	d
MASK_C_LH	repo/riscv/encoding.h	561;"	d
MASK_C_LHU	repo/riscv/encoding.h	563;"	d
MASK_C_LI	repo/riscv/encoding.h	565;"	d
MASK_C_LQ	repo/riscv/encoding.h	567;"	d
MASK_C_LQSP	repo/riscv/encoding.h	569;"	d
MASK_C_LUI	repo/riscv/encoding.h	571;"	d
MASK_C_LW	repo/riscv/encoding.h	573;"	d
MASK_C_LWSP	repo/riscv/encoding.h	575;"	d
MASK_C_MUL	repo/riscv/encoding.h	577;"	d
MASK_C_MV	repo/riscv/encoding.h	579;"	d
MASK_C_NOP	repo/riscv/encoding.h	581;"	d
MASK_C_NOT	repo/riscv/encoding.h	583;"	d
MASK_C_OR	repo/riscv/encoding.h	585;"	d
MASK_C_SB	repo/riscv/encoding.h	587;"	d
MASK_C_SD	repo/riscv/encoding.h	589;"	d
MASK_C_SDSP	repo/riscv/encoding.h	591;"	d
MASK_C_SEXT_B	repo/riscv/encoding.h	593;"	d
MASK_C_SEXT_H	repo/riscv/encoding.h	595;"	d
MASK_C_SH	repo/riscv/encoding.h	597;"	d
MASK_C_SLLI	repo/riscv/encoding.h	599;"	d
MASK_C_SQ	repo/riscv/encoding.h	601;"	d
MASK_C_SQSP	repo/riscv/encoding.h	603;"	d
MASK_C_SRAI	repo/riscv/encoding.h	605;"	d
MASK_C_SRLI	repo/riscv/encoding.h	607;"	d
MASK_C_SUB	repo/riscv/encoding.h	609;"	d
MASK_C_SUBW	repo/riscv/encoding.h	611;"	d
MASK_C_SW	repo/riscv/encoding.h	613;"	d
MASK_C_SWSP	repo/riscv/encoding.h	615;"	d
MASK_C_XOR	repo/riscv/encoding.h	617;"	d
MASK_C_ZEXT_B	repo/riscv/encoding.h	619;"	d
MASK_C_ZEXT_H	repo/riscv/encoding.h	621;"	d
MASK_C_ZEXT_W	repo/riscv/encoding.h	623;"	d
MASK_DIV	repo/riscv/encoding.h	725;"	d
MASK_DIVU	repo/riscv/encoding.h	727;"	d
MASK_DIVUW	repo/riscv/encoding.h	729;"	d
MASK_DIVW	repo/riscv/encoding.h	731;"	d
MASK_DRET	repo/riscv/encoding.h	733;"	d
MASK_EBREAK	repo/riscv/encoding.h	735;"	d
MASK_ECALL	repo/riscv/encoding.h	737;"	d
MASK_FADD_D	repo/riscv/encoding.h	739;"	d
MASK_FADD_H	repo/riscv/encoding.h	741;"	d
MASK_FADD_Q	repo/riscv/encoding.h	743;"	d
MASK_FADD_S	repo/riscv/encoding.h	745;"	d
MASK_FCLASS_D	repo/riscv/encoding.h	747;"	d
MASK_FCLASS_H	repo/riscv/encoding.h	749;"	d
MASK_FCLASS_Q	repo/riscv/encoding.h	751;"	d
MASK_FCLASS_S	repo/riscv/encoding.h	753;"	d
MASK_FCVTMOD_W_D	repo/riscv/encoding.h	843;"	d
MASK_FCVT_D_H	repo/riscv/encoding.h	755;"	d
MASK_FCVT_D_L	repo/riscv/encoding.h	757;"	d
MASK_FCVT_D_LU	repo/riscv/encoding.h	759;"	d
MASK_FCVT_D_Q	repo/riscv/encoding.h	761;"	d
MASK_FCVT_D_S	repo/riscv/encoding.h	763;"	d
MASK_FCVT_D_W	repo/riscv/encoding.h	765;"	d
MASK_FCVT_D_WU	repo/riscv/encoding.h	767;"	d
MASK_FCVT_H_D	repo/riscv/encoding.h	769;"	d
MASK_FCVT_H_L	repo/riscv/encoding.h	771;"	d
MASK_FCVT_H_LU	repo/riscv/encoding.h	773;"	d
MASK_FCVT_H_Q	repo/riscv/encoding.h	775;"	d
MASK_FCVT_H_S	repo/riscv/encoding.h	777;"	d
MASK_FCVT_H_W	repo/riscv/encoding.h	779;"	d
MASK_FCVT_H_WU	repo/riscv/encoding.h	781;"	d
MASK_FCVT_LU_D	repo/riscv/encoding.h	791;"	d
MASK_FCVT_LU_H	repo/riscv/encoding.h	793;"	d
MASK_FCVT_LU_Q	repo/riscv/encoding.h	795;"	d
MASK_FCVT_LU_S	repo/riscv/encoding.h	797;"	d
MASK_FCVT_L_D	repo/riscv/encoding.h	783;"	d
MASK_FCVT_L_H	repo/riscv/encoding.h	785;"	d
MASK_FCVT_L_Q	repo/riscv/encoding.h	787;"	d
MASK_FCVT_L_S	repo/riscv/encoding.h	789;"	d
MASK_FCVT_Q_D	repo/riscv/encoding.h	799;"	d
MASK_FCVT_Q_H	repo/riscv/encoding.h	801;"	d
MASK_FCVT_Q_L	repo/riscv/encoding.h	803;"	d
MASK_FCVT_Q_LU	repo/riscv/encoding.h	805;"	d
MASK_FCVT_Q_S	repo/riscv/encoding.h	807;"	d
MASK_FCVT_Q_W	repo/riscv/encoding.h	809;"	d
MASK_FCVT_Q_WU	repo/riscv/encoding.h	811;"	d
MASK_FCVT_S_D	repo/riscv/encoding.h	813;"	d
MASK_FCVT_S_H	repo/riscv/encoding.h	815;"	d
MASK_FCVT_S_L	repo/riscv/encoding.h	817;"	d
MASK_FCVT_S_LU	repo/riscv/encoding.h	819;"	d
MASK_FCVT_S_Q	repo/riscv/encoding.h	821;"	d
MASK_FCVT_S_W	repo/riscv/encoding.h	823;"	d
MASK_FCVT_S_WU	repo/riscv/encoding.h	825;"	d
MASK_FCVT_WU_D	repo/riscv/encoding.h	835;"	d
MASK_FCVT_WU_H	repo/riscv/encoding.h	837;"	d
MASK_FCVT_WU_Q	repo/riscv/encoding.h	839;"	d
MASK_FCVT_WU_S	repo/riscv/encoding.h	841;"	d
MASK_FCVT_W_D	repo/riscv/encoding.h	827;"	d
MASK_FCVT_W_H	repo/riscv/encoding.h	829;"	d
MASK_FCVT_W_Q	repo/riscv/encoding.h	831;"	d
MASK_FCVT_W_S	repo/riscv/encoding.h	833;"	d
MASK_FDIV_D	repo/riscv/encoding.h	845;"	d
MASK_FDIV_H	repo/riscv/encoding.h	847;"	d
MASK_FDIV_Q	repo/riscv/encoding.h	849;"	d
MASK_FDIV_S	repo/riscv/encoding.h	851;"	d
MASK_FENCE	repo/riscv/encoding.h	853;"	d
MASK_FENCE_I	repo/riscv/encoding.h	855;"	d
MASK_FEQ_D	repo/riscv/encoding.h	857;"	d
MASK_FEQ_H	repo/riscv/encoding.h	859;"	d
MASK_FEQ_Q	repo/riscv/encoding.h	861;"	d
MASK_FEQ_S	repo/riscv/encoding.h	863;"	d
MASK_FLD	repo/riscv/encoding.h	865;"	d
MASK_FLEQ_D	repo/riscv/encoding.h	875;"	d
MASK_FLEQ_H	repo/riscv/encoding.h	877;"	d
MASK_FLEQ_Q	repo/riscv/encoding.h	879;"	d
MASK_FLEQ_S	repo/riscv/encoding.h	881;"	d
MASK_FLE_D	repo/riscv/encoding.h	867;"	d
MASK_FLE_H	repo/riscv/encoding.h	869;"	d
MASK_FLE_Q	repo/riscv/encoding.h	871;"	d
MASK_FLE_S	repo/riscv/encoding.h	873;"	d
MASK_FLH	repo/riscv/encoding.h	883;"	d
MASK_FLI_D	repo/riscv/encoding.h	885;"	d
MASK_FLI_H	repo/riscv/encoding.h	887;"	d
MASK_FLI_Q	repo/riscv/encoding.h	889;"	d
MASK_FLI_S	repo/riscv/encoding.h	891;"	d
MASK_FLQ	repo/riscv/encoding.h	893;"	d
MASK_FLTQ_D	repo/riscv/encoding.h	903;"	d
MASK_FLTQ_H	repo/riscv/encoding.h	905;"	d
MASK_FLTQ_Q	repo/riscv/encoding.h	907;"	d
MASK_FLTQ_S	repo/riscv/encoding.h	909;"	d
MASK_FLT_D	repo/riscv/encoding.h	895;"	d
MASK_FLT_H	repo/riscv/encoding.h	897;"	d
MASK_FLT_Q	repo/riscv/encoding.h	899;"	d
MASK_FLT_S	repo/riscv/encoding.h	901;"	d
MASK_FLW	repo/riscv/encoding.h	911;"	d
MASK_FMADD_D	repo/riscv/encoding.h	913;"	d
MASK_FMADD_H	repo/riscv/encoding.h	915;"	d
MASK_FMADD_Q	repo/riscv/encoding.h	917;"	d
MASK_FMADD_S	repo/riscv/encoding.h	919;"	d
MASK_FMAXM_D	repo/riscv/encoding.h	929;"	d
MASK_FMAXM_H	repo/riscv/encoding.h	931;"	d
MASK_FMAXM_Q	repo/riscv/encoding.h	933;"	d
MASK_FMAXM_S	repo/riscv/encoding.h	935;"	d
MASK_FMAX_D	repo/riscv/encoding.h	921;"	d
MASK_FMAX_H	repo/riscv/encoding.h	923;"	d
MASK_FMAX_Q	repo/riscv/encoding.h	925;"	d
MASK_FMAX_S	repo/riscv/encoding.h	927;"	d
MASK_FMINM_D	repo/riscv/encoding.h	945;"	d
MASK_FMINM_H	repo/riscv/encoding.h	947;"	d
MASK_FMINM_Q	repo/riscv/encoding.h	949;"	d
MASK_FMINM_S	repo/riscv/encoding.h	951;"	d
MASK_FMIN_D	repo/riscv/encoding.h	937;"	d
MASK_FMIN_H	repo/riscv/encoding.h	939;"	d
MASK_FMIN_Q	repo/riscv/encoding.h	941;"	d
MASK_FMIN_S	repo/riscv/encoding.h	943;"	d
MASK_FMSUB_D	repo/riscv/encoding.h	953;"	d
MASK_FMSUB_H	repo/riscv/encoding.h	955;"	d
MASK_FMSUB_Q	repo/riscv/encoding.h	957;"	d
MASK_FMSUB_S	repo/riscv/encoding.h	959;"	d
MASK_FMUL_D	repo/riscv/encoding.h	961;"	d
MASK_FMUL_H	repo/riscv/encoding.h	963;"	d
MASK_FMUL_Q	repo/riscv/encoding.h	965;"	d
MASK_FMUL_S	repo/riscv/encoding.h	967;"	d
MASK_FMVH_X_D	repo/riscv/encoding.h	981;"	d
MASK_FMVH_X_Q	repo/riscv/encoding.h	983;"	d
MASK_FMVP_D_X	repo/riscv/encoding.h	985;"	d
MASK_FMVP_Q_X	repo/riscv/encoding.h	987;"	d
MASK_FMV_D_X	repo/riscv/encoding.h	969;"	d
MASK_FMV_H_X	repo/riscv/encoding.h	971;"	d
MASK_FMV_W_X	repo/riscv/encoding.h	973;"	d
MASK_FMV_X_D	repo/riscv/encoding.h	975;"	d
MASK_FMV_X_H	repo/riscv/encoding.h	977;"	d
MASK_FMV_X_W	repo/riscv/encoding.h	979;"	d
MASK_FNMADD_D	repo/riscv/encoding.h	989;"	d
MASK_FNMADD_H	repo/riscv/encoding.h	991;"	d
MASK_FNMADD_Q	repo/riscv/encoding.h	993;"	d
MASK_FNMADD_S	repo/riscv/encoding.h	995;"	d
MASK_FNMSUB_D	repo/riscv/encoding.h	997;"	d
MASK_FNMSUB_H	repo/riscv/encoding.h	999;"	d
MASK_FNMSUB_Q	repo/riscv/encoding.h	1001;"	d
MASK_FNMSUB_S	repo/riscv/encoding.h	1003;"	d
MASK_FROUNDNX_D	repo/riscv/encoding.h	1013;"	d
MASK_FROUNDNX_H	repo/riscv/encoding.h	1015;"	d
MASK_FROUNDNX_Q	repo/riscv/encoding.h	1017;"	d
MASK_FROUNDNX_S	repo/riscv/encoding.h	1019;"	d
MASK_FROUND_D	repo/riscv/encoding.h	1005;"	d
MASK_FROUND_H	repo/riscv/encoding.h	1007;"	d
MASK_FROUND_Q	repo/riscv/encoding.h	1009;"	d
MASK_FROUND_S	repo/riscv/encoding.h	1011;"	d
MASK_FSD	repo/riscv/encoding.h	1021;"	d
MASK_FSGNJN_D	repo/riscv/encoding.h	1031;"	d
MASK_FSGNJN_H	repo/riscv/encoding.h	1033;"	d
MASK_FSGNJN_Q	repo/riscv/encoding.h	1035;"	d
MASK_FSGNJN_S	repo/riscv/encoding.h	1037;"	d
MASK_FSGNJX_D	repo/riscv/encoding.h	1039;"	d
MASK_FSGNJX_H	repo/riscv/encoding.h	1041;"	d
MASK_FSGNJX_Q	repo/riscv/encoding.h	1043;"	d
MASK_FSGNJX_S	repo/riscv/encoding.h	1045;"	d
MASK_FSGNJ_D	repo/riscv/encoding.h	1023;"	d
MASK_FSGNJ_H	repo/riscv/encoding.h	1025;"	d
MASK_FSGNJ_Q	repo/riscv/encoding.h	1027;"	d
MASK_FSGNJ_S	repo/riscv/encoding.h	1029;"	d
MASK_FSH	repo/riscv/encoding.h	1047;"	d
MASK_FSL	repo/riscv/encoding.h	1049;"	d
MASK_FSLW	repo/riscv/encoding.h	1051;"	d
MASK_FSQ	repo/riscv/encoding.h	1053;"	d
MASK_FSQRT_D	repo/riscv/encoding.h	1055;"	d
MASK_FSQRT_H	repo/riscv/encoding.h	1057;"	d
MASK_FSQRT_Q	repo/riscv/encoding.h	1059;"	d
MASK_FSQRT_S	repo/riscv/encoding.h	1061;"	d
MASK_FSR	repo/riscv/encoding.h	1063;"	d
MASK_FSRI	repo/riscv/encoding.h	1065;"	d
MASK_FSRIW	repo/riscv/encoding.h	1067;"	d
MASK_FSRW	repo/riscv/encoding.h	1069;"	d
MASK_FSUB_D	repo/riscv/encoding.h	1071;"	d
MASK_FSUB_H	repo/riscv/encoding.h	1073;"	d
MASK_FSUB_Q	repo/riscv/encoding.h	1075;"	d
MASK_FSUB_S	repo/riscv/encoding.h	1077;"	d
MASK_FSW	repo/riscv/encoding.h	1079;"	d
MASK_GORC	repo/riscv/encoding.h	1081;"	d
MASK_GORCI	repo/riscv/encoding.h	1083;"	d
MASK_GORCIW	repo/riscv/encoding.h	1085;"	d
MASK_GORCW	repo/riscv/encoding.h	1087;"	d
MASK_GREV	repo/riscv/encoding.h	1089;"	d
MASK_GREVI	repo/riscv/encoding.h	1091;"	d
MASK_GREVIW	repo/riscv/encoding.h	1093;"	d
MASK_GREVW	repo/riscv/encoding.h	1095;"	d
MASK_HFENCE_GVMA	repo/riscv/encoding.h	1097;"	d
MASK_HFENCE_VVMA	repo/riscv/encoding.h	1099;"	d
MASK_HINVAL_GVMA	repo/riscv/encoding.h	1101;"	d
MASK_HINVAL_VVMA	repo/riscv/encoding.h	1103;"	d
MASK_HLVX_HU	repo/riscv/encoding.h	1119;"	d
MASK_HLVX_WU	repo/riscv/encoding.h	1121;"	d
MASK_HLV_B	repo/riscv/encoding.h	1105;"	d
MASK_HLV_BU	repo/riscv/encoding.h	1107;"	d
MASK_HLV_D	repo/riscv/encoding.h	1109;"	d
MASK_HLV_H	repo/riscv/encoding.h	1111;"	d
MASK_HLV_HU	repo/riscv/encoding.h	1113;"	d
MASK_HLV_W	repo/riscv/encoding.h	1115;"	d
MASK_HLV_WU	repo/riscv/encoding.h	1117;"	d
MASK_HSV_B	repo/riscv/encoding.h	1123;"	d
MASK_HSV_D	repo/riscv/encoding.h	1125;"	d
MASK_HSV_H	repo/riscv/encoding.h	1127;"	d
MASK_HSV_W	repo/riscv/encoding.h	1129;"	d
MASK_INSB	repo/riscv/encoding.h	1131;"	d
MASK_JAL	repo/riscv/encoding.h	1133;"	d
MASK_JALR	repo/riscv/encoding.h	1135;"	d
MASK_KABS16	repo/riscv/encoding.h	1137;"	d
MASK_KABS32	repo/riscv/encoding.h	1139;"	d
MASK_KABS8	repo/riscv/encoding.h	1141;"	d
MASK_KABSW	repo/riscv/encoding.h	1143;"	d
MASK_KADD16	repo/riscv/encoding.h	1145;"	d
MASK_KADD32	repo/riscv/encoding.h	1147;"	d
MASK_KADD64	repo/riscv/encoding.h	1149;"	d
MASK_KADD8	repo/riscv/encoding.h	1151;"	d
MASK_KADDH	repo/riscv/encoding.h	1153;"	d
MASK_KADDW	repo/riscv/encoding.h	1155;"	d
MASK_KCRAS16	repo/riscv/encoding.h	1157;"	d
MASK_KCRAS32	repo/riscv/encoding.h	1159;"	d
MASK_KCRSA16	repo/riscv/encoding.h	1161;"	d
MASK_KCRSA32	repo/riscv/encoding.h	1163;"	d
MASK_KDMABB	repo/riscv/encoding.h	1165;"	d
MASK_KDMABB16	repo/riscv/encoding.h	1167;"	d
MASK_KDMABT	repo/riscv/encoding.h	1169;"	d
MASK_KDMABT16	repo/riscv/encoding.h	1171;"	d
MASK_KDMATT	repo/riscv/encoding.h	1173;"	d
MASK_KDMATT16	repo/riscv/encoding.h	1175;"	d
MASK_KDMBB	repo/riscv/encoding.h	1177;"	d
MASK_KDMBB16	repo/riscv/encoding.h	1179;"	d
MASK_KDMBT	repo/riscv/encoding.h	1181;"	d
MASK_KDMBT16	repo/riscv/encoding.h	1183;"	d
MASK_KDMTT	repo/riscv/encoding.h	1185;"	d
MASK_KDMTT16	repo/riscv/encoding.h	1187;"	d
MASK_KHM16	repo/riscv/encoding.h	1189;"	d
MASK_KHM8	repo/riscv/encoding.h	1191;"	d
MASK_KHMBB	repo/riscv/encoding.h	1193;"	d
MASK_KHMBB16	repo/riscv/encoding.h	1195;"	d
MASK_KHMBT	repo/riscv/encoding.h	1197;"	d
MASK_KHMBT16	repo/riscv/encoding.h	1199;"	d
MASK_KHMTT	repo/riscv/encoding.h	1201;"	d
MASK_KHMTT16	repo/riscv/encoding.h	1203;"	d
MASK_KHMX16	repo/riscv/encoding.h	1205;"	d
MASK_KHMX8	repo/riscv/encoding.h	1207;"	d
MASK_KMABB	repo/riscv/encoding.h	1209;"	d
MASK_KMABB32	repo/riscv/encoding.h	1211;"	d
MASK_KMABT	repo/riscv/encoding.h	1213;"	d
MASK_KMABT32	repo/riscv/encoding.h	1215;"	d
MASK_KMADA	repo/riscv/encoding.h	1217;"	d
MASK_KMADRS	repo/riscv/encoding.h	1219;"	d
MASK_KMADRS32	repo/riscv/encoding.h	1221;"	d
MASK_KMADS	repo/riscv/encoding.h	1223;"	d
MASK_KMADS32	repo/riscv/encoding.h	1225;"	d
MASK_KMAR64	repo/riscv/encoding.h	1227;"	d
MASK_KMATT	repo/riscv/encoding.h	1229;"	d
MASK_KMATT32	repo/riscv/encoding.h	1231;"	d
MASK_KMAXDA	repo/riscv/encoding.h	1233;"	d
MASK_KMAXDA32	repo/riscv/encoding.h	1235;"	d
MASK_KMAXDS	repo/riscv/encoding.h	1237;"	d
MASK_KMAXDS32	repo/riscv/encoding.h	1239;"	d
MASK_KMDA	repo/riscv/encoding.h	1241;"	d
MASK_KMDA32	repo/riscv/encoding.h	1243;"	d
MASK_KMMAC	repo/riscv/encoding.h	1245;"	d
MASK_KMMAC_U	repo/riscv/encoding.h	1247;"	d
MASK_KMMAWB	repo/riscv/encoding.h	1249;"	d
MASK_KMMAWB2	repo/riscv/encoding.h	1251;"	d
MASK_KMMAWB2_U	repo/riscv/encoding.h	1253;"	d
MASK_KMMAWB_U	repo/riscv/encoding.h	1255;"	d
MASK_KMMAWT	repo/riscv/encoding.h	1257;"	d
MASK_KMMAWT2	repo/riscv/encoding.h	1259;"	d
MASK_KMMAWT2_U	repo/riscv/encoding.h	1261;"	d
MASK_KMMAWT_U	repo/riscv/encoding.h	1263;"	d
MASK_KMMSB	repo/riscv/encoding.h	1265;"	d
MASK_KMMSB_U	repo/riscv/encoding.h	1267;"	d
MASK_KMMWB2	repo/riscv/encoding.h	1269;"	d
MASK_KMMWB2_U	repo/riscv/encoding.h	1271;"	d
MASK_KMMWT2	repo/riscv/encoding.h	1273;"	d
MASK_KMMWT2_U	repo/riscv/encoding.h	1275;"	d
MASK_KMSDA	repo/riscv/encoding.h	1277;"	d
MASK_KMSDA32	repo/riscv/encoding.h	1279;"	d
MASK_KMSR64	repo/riscv/encoding.h	1281;"	d
MASK_KMSXDA	repo/riscv/encoding.h	1283;"	d
MASK_KMSXDA32	repo/riscv/encoding.h	1285;"	d
MASK_KMXDA	repo/riscv/encoding.h	1287;"	d
MASK_KMXDA32	repo/riscv/encoding.h	1289;"	d
MASK_KSLL16	repo/riscv/encoding.h	1291;"	d
MASK_KSLL32	repo/riscv/encoding.h	1293;"	d
MASK_KSLL8	repo/riscv/encoding.h	1295;"	d
MASK_KSLLI16	repo/riscv/encoding.h	1297;"	d
MASK_KSLLI32	repo/riscv/encoding.h	1299;"	d
MASK_KSLLI8	repo/riscv/encoding.h	1301;"	d
MASK_KSLLIW	repo/riscv/encoding.h	1303;"	d
MASK_KSLLW	repo/riscv/encoding.h	1305;"	d
MASK_KSLRA16	repo/riscv/encoding.h	1307;"	d
MASK_KSLRA16_U	repo/riscv/encoding.h	1309;"	d
MASK_KSLRA32	repo/riscv/encoding.h	1311;"	d
MASK_KSLRA32_U	repo/riscv/encoding.h	1313;"	d
MASK_KSLRA8	repo/riscv/encoding.h	1315;"	d
MASK_KSLRA8_U	repo/riscv/encoding.h	1317;"	d
MASK_KSLRAW	repo/riscv/encoding.h	1319;"	d
MASK_KSLRAW_U	repo/riscv/encoding.h	1321;"	d
MASK_KSTAS16	repo/riscv/encoding.h	1323;"	d
MASK_KSTAS32	repo/riscv/encoding.h	1325;"	d
MASK_KSTSA16	repo/riscv/encoding.h	1327;"	d
MASK_KSTSA32	repo/riscv/encoding.h	1329;"	d
MASK_KSUB16	repo/riscv/encoding.h	1331;"	d
MASK_KSUB32	repo/riscv/encoding.h	1333;"	d
MASK_KSUB64	repo/riscv/encoding.h	1335;"	d
MASK_KSUB8	repo/riscv/encoding.h	1337;"	d
MASK_KSUBH	repo/riscv/encoding.h	1339;"	d
MASK_KSUBW	repo/riscv/encoding.h	1341;"	d
MASK_KWMMUL	repo/riscv/encoding.h	1343;"	d
MASK_KWMMUL_U	repo/riscv/encoding.h	1345;"	d
MASK_LB	repo/riscv/encoding.h	1347;"	d
MASK_LBU	repo/riscv/encoding.h	1349;"	d
MASK_LD	repo/riscv/encoding.h	1351;"	d
MASK_LDU	repo/riscv/encoding.h	1353;"	d
MASK_LH	repo/riscv/encoding.h	1355;"	d
MASK_LHU	repo/riscv/encoding.h	1357;"	d
MASK_LQ	repo/riscv/encoding.h	1359;"	d
MASK_LR_D	repo/riscv/encoding.h	1361;"	d
MASK_LR_W	repo/riscv/encoding.h	1363;"	d
MASK_LUI	repo/riscv/encoding.h	1365;"	d
MASK_LW	repo/riscv/encoding.h	1367;"	d
MASK_LWU	repo/riscv/encoding.h	1369;"	d
MASK_MADDR32	repo/riscv/encoding.h	1371;"	d
MASK_MAX	repo/riscv/encoding.h	1373;"	d
MASK_MAXU	repo/riscv/encoding.h	1375;"	d
MASK_MIN	repo/riscv/encoding.h	1377;"	d
MASK_MINU	repo/riscv/encoding.h	1379;"	d
MASK_MNRET	repo/riscv/encoding.h	1381;"	d
MASK_MRET	repo/riscv/encoding.h	1383;"	d
MASK_MSUBR32	repo/riscv/encoding.h	1385;"	d
MASK_MUL	repo/riscv/encoding.h	1387;"	d
MASK_MULH	repo/riscv/encoding.h	1389;"	d
MASK_MULHSU	repo/riscv/encoding.h	1391;"	d
MASK_MULHU	repo/riscv/encoding.h	1393;"	d
MASK_MULR64	repo/riscv/encoding.h	1395;"	d
MASK_MULSR64	repo/riscv/encoding.h	1397;"	d
MASK_MULW	repo/riscv/encoding.h	1399;"	d
MASK_OR	repo/riscv/encoding.h	1401;"	d
MASK_ORI	repo/riscv/encoding.h	1403;"	d
MASK_ORN	repo/riscv/encoding.h	1405;"	d
MASK_PACK	repo/riscv/encoding.h	1407;"	d
MASK_PACKH	repo/riscv/encoding.h	1409;"	d
MASK_PACKU	repo/riscv/encoding.h	1411;"	d
MASK_PACKUW	repo/riscv/encoding.h	1413;"	d
MASK_PACKW	repo/riscv/encoding.h	1415;"	d
MASK_PAUSE	repo/riscv/encoding.h	1417;"	d
MASK_PBSAD	repo/riscv/encoding.h	1419;"	d
MASK_PBSADA	repo/riscv/encoding.h	1421;"	d
MASK_PKBB16	repo/riscv/encoding.h	1423;"	d
MASK_PKBT16	repo/riscv/encoding.h	1425;"	d
MASK_PKBT32	repo/riscv/encoding.h	1427;"	d
MASK_PKTB16	repo/riscv/encoding.h	1429;"	d
MASK_PKTB32	repo/riscv/encoding.h	1431;"	d
MASK_PKTT16	repo/riscv/encoding.h	1433;"	d
MASK_PREFETCH_I	repo/riscv/encoding.h	1435;"	d
MASK_PREFETCH_R	repo/riscv/encoding.h	1437;"	d
MASK_PREFETCH_W	repo/riscv/encoding.h	1439;"	d
MASK_RADD16	repo/riscv/encoding.h	1441;"	d
MASK_RADD32	repo/riscv/encoding.h	1443;"	d
MASK_RADD64	repo/riscv/encoding.h	1445;"	d
MASK_RADD8	repo/riscv/encoding.h	1447;"	d
MASK_RADDW	repo/riscv/encoding.h	1449;"	d
MASK_RCRAS16	repo/riscv/encoding.h	1451;"	d
MASK_RCRAS32	repo/riscv/encoding.h	1453;"	d
MASK_RCRSA16	repo/riscv/encoding.h	1455;"	d
MASK_RCRSA32	repo/riscv/encoding.h	1457;"	d
MASK_REM	repo/riscv/encoding.h	1459;"	d
MASK_REMU	repo/riscv/encoding.h	1461;"	d
MASK_REMUW	repo/riscv/encoding.h	1463;"	d
MASK_REMW	repo/riscv/encoding.h	1465;"	d
MASK_ROL	repo/riscv/encoding.h	1467;"	d
MASK_ROLW	repo/riscv/encoding.h	1469;"	d
MASK_ROR	repo/riscv/encoding.h	1471;"	d
MASK_RORI	repo/riscv/encoding.h	1473;"	d
MASK_RORIW	repo/riscv/encoding.h	1475;"	d
MASK_RORW	repo/riscv/encoding.h	1477;"	d
MASK_RSTAS16	repo/riscv/encoding.h	1479;"	d
MASK_RSTAS32	repo/riscv/encoding.h	1481;"	d
MASK_RSTSA16	repo/riscv/encoding.h	1483;"	d
MASK_RSTSA32	repo/riscv/encoding.h	1485;"	d
MASK_RSUB16	repo/riscv/encoding.h	1487;"	d
MASK_RSUB32	repo/riscv/encoding.h	1489;"	d
MASK_RSUB64	repo/riscv/encoding.h	1491;"	d
MASK_RSUB8	repo/riscv/encoding.h	1493;"	d
MASK_RSUBW	repo/riscv/encoding.h	1495;"	d
MASK_SB	repo/riscv/encoding.h	1497;"	d
MASK_SCLIP16	repo/riscv/encoding.h	1503;"	d
MASK_SCLIP32	repo/riscv/encoding.h	1505;"	d
MASK_SCLIP8	repo/riscv/encoding.h	1507;"	d
MASK_SCMPLE16	repo/riscv/encoding.h	1509;"	d
MASK_SCMPLE8	repo/riscv/encoding.h	1511;"	d
MASK_SCMPLT16	repo/riscv/encoding.h	1513;"	d
MASK_SCMPLT8	repo/riscv/encoding.h	1515;"	d
MASK_SC_D	repo/riscv/encoding.h	1499;"	d
MASK_SC_W	repo/riscv/encoding.h	1501;"	d
MASK_SD	repo/riscv/encoding.h	1517;"	d
MASK_SEXT_B	repo/riscv/encoding.h	1519;"	d
MASK_SEXT_H	repo/riscv/encoding.h	1521;"	d
MASK_SFENCE_INVAL_IR	repo/riscv/encoding.h	1523;"	d
MASK_SFENCE_VMA	repo/riscv/encoding.h	1525;"	d
MASK_SFENCE_W_INVAL	repo/riscv/encoding.h	1527;"	d
MASK_SH	repo/riscv/encoding.h	1529;"	d
MASK_SH1ADD	repo/riscv/encoding.h	1531;"	d
MASK_SH1ADD_UW	repo/riscv/encoding.h	1533;"	d
MASK_SH2ADD	repo/riscv/encoding.h	1535;"	d
MASK_SH2ADD_UW	repo/riscv/encoding.h	1537;"	d
MASK_SH3ADD	repo/riscv/encoding.h	1539;"	d
MASK_SH3ADD_UW	repo/riscv/encoding.h	1541;"	d
MASK_SHA256SIG0	repo/riscv/encoding.h	1543;"	d
MASK_SHA256SIG1	repo/riscv/encoding.h	1545;"	d
MASK_SHA256SUM0	repo/riscv/encoding.h	1547;"	d
MASK_SHA256SUM1	repo/riscv/encoding.h	1549;"	d
MASK_SHA512SIG0	repo/riscv/encoding.h	1551;"	d
MASK_SHA512SIG0H	repo/riscv/encoding.h	1553;"	d
MASK_SHA512SIG0L	repo/riscv/encoding.h	1555;"	d
MASK_SHA512SIG1	repo/riscv/encoding.h	1557;"	d
MASK_SHA512SIG1H	repo/riscv/encoding.h	1559;"	d
MASK_SHA512SIG1L	repo/riscv/encoding.h	1561;"	d
MASK_SHA512SUM0	repo/riscv/encoding.h	1563;"	d
MASK_SHA512SUM0R	repo/riscv/encoding.h	1565;"	d
MASK_SHA512SUM1	repo/riscv/encoding.h	1567;"	d
MASK_SHA512SUM1R	repo/riscv/encoding.h	1569;"	d
MASK_SHFL	repo/riscv/encoding.h	1571;"	d
MASK_SHFLI	repo/riscv/encoding.h	1573;"	d
MASK_SHFLW	repo/riscv/encoding.h	1575;"	d
MASK_SINVAL_VMA	repo/riscv/encoding.h	1577;"	d
MASK_SLL	repo/riscv/encoding.h	1579;"	d
MASK_SLL16	repo/riscv/encoding.h	1581;"	d
MASK_SLL32	repo/riscv/encoding.h	1583;"	d
MASK_SLL8	repo/riscv/encoding.h	1585;"	d
MASK_SLLD	repo/riscv/encoding.h	1587;"	d
MASK_SLLI	repo/riscv/encoding.h	1589;"	d
MASK_SLLI16	repo/riscv/encoding.h	1591;"	d
MASK_SLLI32	repo/riscv/encoding.h	1593;"	d
MASK_SLLI8	repo/riscv/encoding.h	1595;"	d
MASK_SLLID	repo/riscv/encoding.h	1603;"	d
MASK_SLLIW	repo/riscv/encoding.h	1605;"	d
MASK_SLLI_RV128	repo/riscv/encoding.h	1597;"	d
MASK_SLLI_RV32	repo/riscv/encoding.h	1599;"	d
MASK_SLLI_UW	repo/riscv/encoding.h	1601;"	d
MASK_SLLW	repo/riscv/encoding.h	1607;"	d
MASK_SLO	repo/riscv/encoding.h	1609;"	d
MASK_SLOI	repo/riscv/encoding.h	1611;"	d
MASK_SLOIW	repo/riscv/encoding.h	1613;"	d
MASK_SLOW	repo/riscv/encoding.h	1615;"	d
MASK_SLT	repo/riscv/encoding.h	1617;"	d
MASK_SLTI	repo/riscv/encoding.h	1619;"	d
MASK_SLTIU	repo/riscv/encoding.h	1621;"	d
MASK_SLTU	repo/riscv/encoding.h	1623;"	d
MASK_SM3P0	repo/riscv/encoding.h	1625;"	d
MASK_SM3P1	repo/riscv/encoding.h	1627;"	d
MASK_SM4ED	repo/riscv/encoding.h	1629;"	d
MASK_SM4KS	repo/riscv/encoding.h	1631;"	d
MASK_SMAL	repo/riscv/encoding.h	1633;"	d
MASK_SMALBB	repo/riscv/encoding.h	1635;"	d
MASK_SMALBT	repo/riscv/encoding.h	1637;"	d
MASK_SMALDA	repo/riscv/encoding.h	1639;"	d
MASK_SMALDRS	repo/riscv/encoding.h	1641;"	d
MASK_SMALDS	repo/riscv/encoding.h	1643;"	d
MASK_SMALTT	repo/riscv/encoding.h	1645;"	d
MASK_SMALXDA	repo/riscv/encoding.h	1647;"	d
MASK_SMALXDS	repo/riscv/encoding.h	1649;"	d
MASK_SMAQA	repo/riscv/encoding.h	1651;"	d
MASK_SMAQA_SU	repo/riscv/encoding.h	1653;"	d
MASK_SMAR64	repo/riscv/encoding.h	1655;"	d
MASK_SMAX16	repo/riscv/encoding.h	1657;"	d
MASK_SMAX32	repo/riscv/encoding.h	1659;"	d
MASK_SMAX8	repo/riscv/encoding.h	1661;"	d
MASK_SMBB16	repo/riscv/encoding.h	1663;"	d
MASK_SMBT16	repo/riscv/encoding.h	1665;"	d
MASK_SMBT32	repo/riscv/encoding.h	1667;"	d
MASK_SMDRS	repo/riscv/encoding.h	1669;"	d
MASK_SMDRS32	repo/riscv/encoding.h	1671;"	d
MASK_SMDS	repo/riscv/encoding.h	1673;"	d
MASK_SMDS32	repo/riscv/encoding.h	1675;"	d
MASK_SMIN16	repo/riscv/encoding.h	1677;"	d
MASK_SMIN32	repo/riscv/encoding.h	1679;"	d
MASK_SMIN8	repo/riscv/encoding.h	1681;"	d
MASK_SMMUL	repo/riscv/encoding.h	1683;"	d
MASK_SMMUL_U	repo/riscv/encoding.h	1685;"	d
MASK_SMMWB	repo/riscv/encoding.h	1687;"	d
MASK_SMMWB_U	repo/riscv/encoding.h	1689;"	d
MASK_SMMWT	repo/riscv/encoding.h	1691;"	d
MASK_SMMWT_U	repo/riscv/encoding.h	1693;"	d
MASK_SMSLDA	repo/riscv/encoding.h	1695;"	d
MASK_SMSLXDA	repo/riscv/encoding.h	1697;"	d
MASK_SMSR64	repo/riscv/encoding.h	1699;"	d
MASK_SMTT16	repo/riscv/encoding.h	1701;"	d
MASK_SMTT32	repo/riscv/encoding.h	1703;"	d
MASK_SMUL16	repo/riscv/encoding.h	1705;"	d
MASK_SMUL8	repo/riscv/encoding.h	1707;"	d
MASK_SMULX16	repo/riscv/encoding.h	1709;"	d
MASK_SMULX8	repo/riscv/encoding.h	1711;"	d
MASK_SMXDS	repo/riscv/encoding.h	1713;"	d
MASK_SMXDS32	repo/riscv/encoding.h	1715;"	d
MASK_SQ	repo/riscv/encoding.h	1717;"	d
MASK_SRA	repo/riscv/encoding.h	1719;"	d
MASK_SRA16	repo/riscv/encoding.h	1721;"	d
MASK_SRA16_U	repo/riscv/encoding.h	1723;"	d
MASK_SRA32	repo/riscv/encoding.h	1725;"	d
MASK_SRA32_U	repo/riscv/encoding.h	1727;"	d
MASK_SRA8	repo/riscv/encoding.h	1729;"	d
MASK_SRA8_U	repo/riscv/encoding.h	1731;"	d
MASK_SRAD	repo/riscv/encoding.h	1735;"	d
MASK_SRAI	repo/riscv/encoding.h	1737;"	d
MASK_SRAI16	repo/riscv/encoding.h	1739;"	d
MASK_SRAI16_U	repo/riscv/encoding.h	1741;"	d
MASK_SRAI32	repo/riscv/encoding.h	1743;"	d
MASK_SRAI32_U	repo/riscv/encoding.h	1745;"	d
MASK_SRAI8	repo/riscv/encoding.h	1747;"	d
MASK_SRAI8_U	repo/riscv/encoding.h	1749;"	d
MASK_SRAID	repo/riscv/encoding.h	1757;"	d
MASK_SRAIW	repo/riscv/encoding.h	1759;"	d
MASK_SRAIW_U	repo/riscv/encoding.h	1761;"	d
MASK_SRAI_RV128	repo/riscv/encoding.h	1751;"	d
MASK_SRAI_RV32	repo/riscv/encoding.h	1753;"	d
MASK_SRAI_U	repo/riscv/encoding.h	1755;"	d
MASK_SRAW	repo/riscv/encoding.h	1763;"	d
MASK_SRA_U	repo/riscv/encoding.h	1733;"	d
MASK_SRET	repo/riscv/encoding.h	1765;"	d
MASK_SRL	repo/riscv/encoding.h	1767;"	d
MASK_SRL16	repo/riscv/encoding.h	1769;"	d
MASK_SRL16_U	repo/riscv/encoding.h	1771;"	d
MASK_SRL32	repo/riscv/encoding.h	1773;"	d
MASK_SRL32_U	repo/riscv/encoding.h	1775;"	d
MASK_SRL8	repo/riscv/encoding.h	1777;"	d
MASK_SRL8_U	repo/riscv/encoding.h	1779;"	d
MASK_SRLD	repo/riscv/encoding.h	1781;"	d
MASK_SRLI	repo/riscv/encoding.h	1783;"	d
MASK_SRLI16	repo/riscv/encoding.h	1785;"	d
MASK_SRLI16_U	repo/riscv/encoding.h	1787;"	d
MASK_SRLI32	repo/riscv/encoding.h	1789;"	d
MASK_SRLI32_U	repo/riscv/encoding.h	1791;"	d
MASK_SRLI8	repo/riscv/encoding.h	1793;"	d
MASK_SRLI8_U	repo/riscv/encoding.h	1795;"	d
MASK_SRLID	repo/riscv/encoding.h	1801;"	d
MASK_SRLIW	repo/riscv/encoding.h	1803;"	d
MASK_SRLI_RV128	repo/riscv/encoding.h	1797;"	d
MASK_SRLI_RV32	repo/riscv/encoding.h	1799;"	d
MASK_SRLW	repo/riscv/encoding.h	1805;"	d
MASK_SRO	repo/riscv/encoding.h	1807;"	d
MASK_SROI	repo/riscv/encoding.h	1809;"	d
MASK_SROIW	repo/riscv/encoding.h	1811;"	d
MASK_SROW	repo/riscv/encoding.h	1813;"	d
MASK_STAS16	repo/riscv/encoding.h	1815;"	d
MASK_STAS32	repo/riscv/encoding.h	1817;"	d
MASK_STSA16	repo/riscv/encoding.h	1819;"	d
MASK_STSA32	repo/riscv/encoding.h	1821;"	d
MASK_SUB	repo/riscv/encoding.h	1823;"	d
MASK_SUB16	repo/riscv/encoding.h	1825;"	d
MASK_SUB32	repo/riscv/encoding.h	1827;"	d
MASK_SUB64	repo/riscv/encoding.h	1829;"	d
MASK_SUB8	repo/riscv/encoding.h	1831;"	d
MASK_SUBD	repo/riscv/encoding.h	1833;"	d
MASK_SUBW	repo/riscv/encoding.h	1835;"	d
MASK_SUNPKD810	repo/riscv/encoding.h	1837;"	d
MASK_SUNPKD820	repo/riscv/encoding.h	1839;"	d
MASK_SUNPKD830	repo/riscv/encoding.h	1841;"	d
MASK_SUNPKD831	repo/riscv/encoding.h	1843;"	d
MASK_SUNPKD832	repo/riscv/encoding.h	1845;"	d
MASK_SW	repo/riscv/encoding.h	1847;"	d
MASK_UCLIP16	repo/riscv/encoding.h	1849;"	d
MASK_UCLIP32	repo/riscv/encoding.h	1851;"	d
MASK_UCLIP8	repo/riscv/encoding.h	1853;"	d
MASK_UCMPLE16	repo/riscv/encoding.h	1855;"	d
MASK_UCMPLE8	repo/riscv/encoding.h	1857;"	d
MASK_UCMPLT16	repo/riscv/encoding.h	1859;"	d
MASK_UCMPLT8	repo/riscv/encoding.h	1861;"	d
MASK_UKADD16	repo/riscv/encoding.h	1863;"	d
MASK_UKADD32	repo/riscv/encoding.h	1865;"	d
MASK_UKADD64	repo/riscv/encoding.h	1867;"	d
MASK_UKADD8	repo/riscv/encoding.h	1869;"	d
MASK_UKADDH	repo/riscv/encoding.h	1871;"	d
MASK_UKADDW	repo/riscv/encoding.h	1873;"	d
MASK_UKCRAS16	repo/riscv/encoding.h	1875;"	d
MASK_UKCRAS32	repo/riscv/encoding.h	1877;"	d
MASK_UKCRSA16	repo/riscv/encoding.h	1879;"	d
MASK_UKCRSA32	repo/riscv/encoding.h	1881;"	d
MASK_UKMAR64	repo/riscv/encoding.h	1883;"	d
MASK_UKMSR64	repo/riscv/encoding.h	1885;"	d
MASK_UKSTAS16	repo/riscv/encoding.h	1887;"	d
MASK_UKSTAS32	repo/riscv/encoding.h	1889;"	d
MASK_UKSTSA16	repo/riscv/encoding.h	1891;"	d
MASK_UKSTSA32	repo/riscv/encoding.h	1893;"	d
MASK_UKSUB16	repo/riscv/encoding.h	1895;"	d
MASK_UKSUB32	repo/riscv/encoding.h	1897;"	d
MASK_UKSUB64	repo/riscv/encoding.h	1899;"	d
MASK_UKSUB8	repo/riscv/encoding.h	1901;"	d
MASK_UKSUBH	repo/riscv/encoding.h	1903;"	d
MASK_UKSUBW	repo/riscv/encoding.h	1905;"	d
MASK_UMAQA	repo/riscv/encoding.h	1907;"	d
MASK_UMAR64	repo/riscv/encoding.h	1909;"	d
MASK_UMAX16	repo/riscv/encoding.h	1911;"	d
MASK_UMAX32	repo/riscv/encoding.h	1913;"	d
MASK_UMAX8	repo/riscv/encoding.h	1915;"	d
MASK_UMIN16	repo/riscv/encoding.h	1917;"	d
MASK_UMIN32	repo/riscv/encoding.h	1919;"	d
MASK_UMIN8	repo/riscv/encoding.h	1921;"	d
MASK_UMSR64	repo/riscv/encoding.h	1923;"	d
MASK_UMUL16	repo/riscv/encoding.h	1925;"	d
MASK_UMUL8	repo/riscv/encoding.h	1927;"	d
MASK_UMULX16	repo/riscv/encoding.h	1929;"	d
MASK_UMULX8	repo/riscv/encoding.h	1931;"	d
MASK_UNSHFL	repo/riscv/encoding.h	1933;"	d
MASK_UNSHFLI	repo/riscv/encoding.h	1935;"	d
MASK_UNSHFLW	repo/riscv/encoding.h	1937;"	d
MASK_URADD16	repo/riscv/encoding.h	1939;"	d
MASK_URADD32	repo/riscv/encoding.h	1941;"	d
MASK_URADD64	repo/riscv/encoding.h	1943;"	d
MASK_URADD8	repo/riscv/encoding.h	1945;"	d
MASK_URADDW	repo/riscv/encoding.h	1947;"	d
MASK_URCRAS16	repo/riscv/encoding.h	1949;"	d
MASK_URCRAS32	repo/riscv/encoding.h	1951;"	d
MASK_URCRSA16	repo/riscv/encoding.h	1953;"	d
MASK_URCRSA32	repo/riscv/encoding.h	1955;"	d
MASK_URSTAS16	repo/riscv/encoding.h	1957;"	d
MASK_URSTAS32	repo/riscv/encoding.h	1959;"	d
MASK_URSTSA16	repo/riscv/encoding.h	1961;"	d
MASK_URSTSA32	repo/riscv/encoding.h	1963;"	d
MASK_URSUB16	repo/riscv/encoding.h	1965;"	d
MASK_URSUB32	repo/riscv/encoding.h	1967;"	d
MASK_URSUB64	repo/riscv/encoding.h	1969;"	d
MASK_URSUB8	repo/riscv/encoding.h	1971;"	d
MASK_URSUBW	repo/riscv/encoding.h	1973;"	d
MASK_VAADDU_VV	repo/riscv/encoding.h	1979;"	d
MASK_VAADDU_VX	repo/riscv/encoding.h	1981;"	d
MASK_VAADD_VV	repo/riscv/encoding.h	1975;"	d
MASK_VAADD_VX	repo/riscv/encoding.h	1977;"	d
MASK_VADC_VIM	repo/riscv/encoding.h	1983;"	d
MASK_VADC_VVM	repo/riscv/encoding.h	1985;"	d
MASK_VADC_VXM	repo/riscv/encoding.h	1987;"	d
MASK_VADD_VI	repo/riscv/encoding.h	1989;"	d
MASK_VADD_VV	repo/riscv/encoding.h	1991;"	d
MASK_VADD_VX	repo/riscv/encoding.h	1993;"	d
MASK_VAMOADDEI16_V	repo/riscv/encoding.h	1995;"	d
MASK_VAMOADDEI32_V	repo/riscv/encoding.h	1997;"	d
MASK_VAMOADDEI64_V	repo/riscv/encoding.h	1999;"	d
MASK_VAMOADDEI8_V	repo/riscv/encoding.h	2001;"	d
MASK_VAMOANDEI16_V	repo/riscv/encoding.h	2003;"	d
MASK_VAMOANDEI32_V	repo/riscv/encoding.h	2005;"	d
MASK_VAMOANDEI64_V	repo/riscv/encoding.h	2007;"	d
MASK_VAMOANDEI8_V	repo/riscv/encoding.h	2009;"	d
MASK_VAMOMAXEI16_V	repo/riscv/encoding.h	2011;"	d
MASK_VAMOMAXEI32_V	repo/riscv/encoding.h	2013;"	d
MASK_VAMOMAXEI64_V	repo/riscv/encoding.h	2015;"	d
MASK_VAMOMAXEI8_V	repo/riscv/encoding.h	2017;"	d
MASK_VAMOMAXUEI16_V	repo/riscv/encoding.h	2019;"	d
MASK_VAMOMAXUEI32_V	repo/riscv/encoding.h	2021;"	d
MASK_VAMOMAXUEI64_V	repo/riscv/encoding.h	2023;"	d
MASK_VAMOMAXUEI8_V	repo/riscv/encoding.h	2025;"	d
MASK_VAMOMINEI16_V	repo/riscv/encoding.h	2027;"	d
MASK_VAMOMINEI32_V	repo/riscv/encoding.h	2029;"	d
MASK_VAMOMINEI64_V	repo/riscv/encoding.h	2031;"	d
MASK_VAMOMINEI8_V	repo/riscv/encoding.h	2033;"	d
MASK_VAMOMINUEI16_V	repo/riscv/encoding.h	2035;"	d
MASK_VAMOMINUEI32_V	repo/riscv/encoding.h	2037;"	d
MASK_VAMOMINUEI64_V	repo/riscv/encoding.h	2039;"	d
MASK_VAMOMINUEI8_V	repo/riscv/encoding.h	2041;"	d
MASK_VAMOOREI16_V	repo/riscv/encoding.h	2043;"	d
MASK_VAMOOREI32_V	repo/riscv/encoding.h	2045;"	d
MASK_VAMOOREI64_V	repo/riscv/encoding.h	2047;"	d
MASK_VAMOOREI8_V	repo/riscv/encoding.h	2049;"	d
MASK_VAMOSWAPEI16_V	repo/riscv/encoding.h	2051;"	d
MASK_VAMOSWAPEI32_V	repo/riscv/encoding.h	2053;"	d
MASK_VAMOSWAPEI64_V	repo/riscv/encoding.h	2055;"	d
MASK_VAMOSWAPEI8_V	repo/riscv/encoding.h	2057;"	d
MASK_VAMOXOREI16_V	repo/riscv/encoding.h	2059;"	d
MASK_VAMOXOREI32_V	repo/riscv/encoding.h	2061;"	d
MASK_VAMOXOREI64_V	repo/riscv/encoding.h	2063;"	d
MASK_VAMOXOREI8_V	repo/riscv/encoding.h	2065;"	d
MASK_VAND_VI	repo/riscv/encoding.h	2067;"	d
MASK_VAND_VV	repo/riscv/encoding.h	2069;"	d
MASK_VAND_VX	repo/riscv/encoding.h	2071;"	d
MASK_VASUBU_VV	repo/riscv/encoding.h	2077;"	d
MASK_VASUBU_VX	repo/riscv/encoding.h	2079;"	d
MASK_VASUB_VV	repo/riscv/encoding.h	2073;"	d
MASK_VASUB_VX	repo/riscv/encoding.h	2075;"	d
MASK_VCOMPRESS_VM	repo/riscv/encoding.h	2081;"	d
MASK_VCPOP_M	repo/riscv/encoding.h	2083;"	d
MASK_VDIVU_VV	repo/riscv/encoding.h	2089;"	d
MASK_VDIVU_VX	repo/riscv/encoding.h	2091;"	d
MASK_VDIV_VV	repo/riscv/encoding.h	2085;"	d
MASK_VDIV_VX	repo/riscv/encoding.h	2087;"	d
MASK_VFADD_VF	repo/riscv/encoding.h	2093;"	d
MASK_VFADD_VV	repo/riscv/encoding.h	2095;"	d
MASK_VFCLASS_V	repo/riscv/encoding.h	2097;"	d
MASK_VFCVT_F_XU_V	repo/riscv/encoding.h	2101;"	d
MASK_VFCVT_F_X_V	repo/riscv/encoding.h	2099;"	d
MASK_VFCVT_RTZ_XU_F_V	repo/riscv/encoding.h	2105;"	d
MASK_VFCVT_RTZ_X_F_V	repo/riscv/encoding.h	2103;"	d
MASK_VFCVT_XU_F_V	repo/riscv/encoding.h	2109;"	d
MASK_VFCVT_X_F_V	repo/riscv/encoding.h	2107;"	d
MASK_VFDIV_VF	repo/riscv/encoding.h	2111;"	d
MASK_VFDIV_VV	repo/riscv/encoding.h	2113;"	d
MASK_VFIRST_M	repo/riscv/encoding.h	2115;"	d
MASK_VFMACC_VF	repo/riscv/encoding.h	2117;"	d
MASK_VFMACC_VV	repo/riscv/encoding.h	2119;"	d
MASK_VFMADD_VF	repo/riscv/encoding.h	2121;"	d
MASK_VFMADD_VV	repo/riscv/encoding.h	2123;"	d
MASK_VFMAX_VF	repo/riscv/encoding.h	2125;"	d
MASK_VFMAX_VV	repo/riscv/encoding.h	2127;"	d
MASK_VFMERGE_VFM	repo/riscv/encoding.h	2129;"	d
MASK_VFMIN_VF	repo/riscv/encoding.h	2131;"	d
MASK_VFMIN_VV	repo/riscv/encoding.h	2133;"	d
MASK_VFMSAC_VF	repo/riscv/encoding.h	2135;"	d
MASK_VFMSAC_VV	repo/riscv/encoding.h	2137;"	d
MASK_VFMSUB_VF	repo/riscv/encoding.h	2139;"	d
MASK_VFMSUB_VV	repo/riscv/encoding.h	2141;"	d
MASK_VFMUL_VF	repo/riscv/encoding.h	2143;"	d
MASK_VFMUL_VV	repo/riscv/encoding.h	2145;"	d
MASK_VFMV_F_S	repo/riscv/encoding.h	2147;"	d
MASK_VFMV_S_F	repo/riscv/encoding.h	2149;"	d
MASK_VFMV_V_F	repo/riscv/encoding.h	2151;"	d
MASK_VFNCVT_F_F_W	repo/riscv/encoding.h	2153;"	d
MASK_VFNCVT_F_XU_W	repo/riscv/encoding.h	2157;"	d
MASK_VFNCVT_F_X_W	repo/riscv/encoding.h	2155;"	d
MASK_VFNCVT_ROD_F_F_W	repo/riscv/encoding.h	2159;"	d
MASK_VFNCVT_RTZ_XU_F_W	repo/riscv/encoding.h	2163;"	d
MASK_VFNCVT_RTZ_X_F_W	repo/riscv/encoding.h	2161;"	d
MASK_VFNCVT_XU_F_W	repo/riscv/encoding.h	2167;"	d
MASK_VFNCVT_X_F_W	repo/riscv/encoding.h	2165;"	d
MASK_VFNMACC_VF	repo/riscv/encoding.h	2169;"	d
MASK_VFNMACC_VV	repo/riscv/encoding.h	2171;"	d
MASK_VFNMADD_VF	repo/riscv/encoding.h	2173;"	d
MASK_VFNMADD_VV	repo/riscv/encoding.h	2175;"	d
MASK_VFNMSAC_VF	repo/riscv/encoding.h	2177;"	d
MASK_VFNMSAC_VV	repo/riscv/encoding.h	2179;"	d
MASK_VFNMSUB_VF	repo/riscv/encoding.h	2181;"	d
MASK_VFNMSUB_VV	repo/riscv/encoding.h	2183;"	d
MASK_VFRDIV_VF	repo/riscv/encoding.h	2185;"	d
MASK_VFREC7_V	repo/riscv/encoding.h	2187;"	d
MASK_VFREDMAX_VS	repo/riscv/encoding.h	2189;"	d
MASK_VFREDMIN_VS	repo/riscv/encoding.h	2191;"	d
MASK_VFREDOSUM_VS	repo/riscv/encoding.h	2193;"	d
MASK_VFREDUSUM_VS	repo/riscv/encoding.h	2195;"	d
MASK_VFRSQRT7_V	repo/riscv/encoding.h	2197;"	d
MASK_VFRSUB_VF	repo/riscv/encoding.h	2199;"	d
MASK_VFSGNJN_VF	repo/riscv/encoding.h	2205;"	d
MASK_VFSGNJN_VV	repo/riscv/encoding.h	2207;"	d
MASK_VFSGNJX_VF	repo/riscv/encoding.h	2209;"	d
MASK_VFSGNJX_VV	repo/riscv/encoding.h	2211;"	d
MASK_VFSGNJ_VF	repo/riscv/encoding.h	2201;"	d
MASK_VFSGNJ_VV	repo/riscv/encoding.h	2203;"	d
MASK_VFSLIDE1DOWN_VF	repo/riscv/encoding.h	2213;"	d
MASK_VFSLIDE1UP_VF	repo/riscv/encoding.h	2215;"	d
MASK_VFSQRT_V	repo/riscv/encoding.h	2217;"	d
MASK_VFSUB_VF	repo/riscv/encoding.h	2219;"	d
MASK_VFSUB_VV	repo/riscv/encoding.h	2221;"	d
MASK_VFWADD_VF	repo/riscv/encoding.h	2223;"	d
MASK_VFWADD_VV	repo/riscv/encoding.h	2225;"	d
MASK_VFWADD_WF	repo/riscv/encoding.h	2227;"	d
MASK_VFWADD_WV	repo/riscv/encoding.h	2229;"	d
MASK_VFWCVT_F_F_V	repo/riscv/encoding.h	2231;"	d
MASK_VFWCVT_F_XU_V	repo/riscv/encoding.h	2235;"	d
MASK_VFWCVT_F_X_V	repo/riscv/encoding.h	2233;"	d
MASK_VFWCVT_RTZ_XU_F_V	repo/riscv/encoding.h	2239;"	d
MASK_VFWCVT_RTZ_X_F_V	repo/riscv/encoding.h	2237;"	d
MASK_VFWCVT_XU_F_V	repo/riscv/encoding.h	2243;"	d
MASK_VFWCVT_X_F_V	repo/riscv/encoding.h	2241;"	d
MASK_VFWMACC_VF	repo/riscv/encoding.h	2245;"	d
MASK_VFWMACC_VV	repo/riscv/encoding.h	2247;"	d
MASK_VFWMSAC_VF	repo/riscv/encoding.h	2249;"	d
MASK_VFWMSAC_VV	repo/riscv/encoding.h	2251;"	d
MASK_VFWMUL_VF	repo/riscv/encoding.h	2253;"	d
MASK_VFWMUL_VV	repo/riscv/encoding.h	2255;"	d
MASK_VFWNMACC_VF	repo/riscv/encoding.h	2257;"	d
MASK_VFWNMACC_VV	repo/riscv/encoding.h	2259;"	d
MASK_VFWNMSAC_VF	repo/riscv/encoding.h	2261;"	d
MASK_VFWNMSAC_VV	repo/riscv/encoding.h	2263;"	d
MASK_VFWREDOSUM_VS	repo/riscv/encoding.h	2265;"	d
MASK_VFWREDUSUM_VS	repo/riscv/encoding.h	2267;"	d
MASK_VFWSUB_VF	repo/riscv/encoding.h	2269;"	d
MASK_VFWSUB_VV	repo/riscv/encoding.h	2271;"	d
MASK_VFWSUB_WF	repo/riscv/encoding.h	2273;"	d
MASK_VFWSUB_WV	repo/riscv/encoding.h	2275;"	d
MASK_VID_V	repo/riscv/encoding.h	2277;"	d
MASK_VIOTA_M	repo/riscv/encoding.h	2279;"	d
MASK_VL1RE16_V	repo/riscv/encoding.h	2281;"	d
MASK_VL1RE32_V	repo/riscv/encoding.h	2283;"	d
MASK_VL1RE64_V	repo/riscv/encoding.h	2285;"	d
MASK_VL1RE8_V	repo/riscv/encoding.h	2287;"	d
MASK_VL2RE16_V	repo/riscv/encoding.h	2289;"	d
MASK_VL2RE32_V	repo/riscv/encoding.h	2291;"	d
MASK_VL2RE64_V	repo/riscv/encoding.h	2293;"	d
MASK_VL2RE8_V	repo/riscv/encoding.h	2295;"	d
MASK_VL4RE16_V	repo/riscv/encoding.h	2297;"	d
MASK_VL4RE32_V	repo/riscv/encoding.h	2299;"	d
MASK_VL4RE64_V	repo/riscv/encoding.h	2301;"	d
MASK_VL4RE8_V	repo/riscv/encoding.h	2303;"	d
MASK_VL8RE16_V	repo/riscv/encoding.h	2305;"	d
MASK_VL8RE32_V	repo/riscv/encoding.h	2307;"	d
MASK_VL8RE64_V	repo/riscv/encoding.h	2309;"	d
MASK_VL8RE8_V	repo/riscv/encoding.h	2311;"	d
MASK_VLE1024FF_V	repo/riscv/encoding.h	2315;"	d
MASK_VLE1024_V	repo/riscv/encoding.h	2313;"	d
MASK_VLE128FF_V	repo/riscv/encoding.h	2319;"	d
MASK_VLE128_V	repo/riscv/encoding.h	2317;"	d
MASK_VLE16FF_V	repo/riscv/encoding.h	2323;"	d
MASK_VLE16_V	repo/riscv/encoding.h	2321;"	d
MASK_VLE256FF_V	repo/riscv/encoding.h	2327;"	d
MASK_VLE256_V	repo/riscv/encoding.h	2325;"	d
MASK_VLE32FF_V	repo/riscv/encoding.h	2331;"	d
MASK_VLE32_V	repo/riscv/encoding.h	2329;"	d
MASK_VLE512FF_V	repo/riscv/encoding.h	2335;"	d
MASK_VLE512_V	repo/riscv/encoding.h	2333;"	d
MASK_VLE64FF_V	repo/riscv/encoding.h	2339;"	d
MASK_VLE64_V	repo/riscv/encoding.h	2337;"	d
MASK_VLE8FF_V	repo/riscv/encoding.h	2343;"	d
MASK_VLE8_V	repo/riscv/encoding.h	2341;"	d
MASK_VLM_V	repo/riscv/encoding.h	2345;"	d
MASK_VLOXEI1024_V	repo/riscv/encoding.h	2347;"	d
MASK_VLOXEI128_V	repo/riscv/encoding.h	2349;"	d
MASK_VLOXEI16_V	repo/riscv/encoding.h	2351;"	d
MASK_VLOXEI256_V	repo/riscv/encoding.h	2353;"	d
MASK_VLOXEI32_V	repo/riscv/encoding.h	2355;"	d
MASK_VLOXEI512_V	repo/riscv/encoding.h	2357;"	d
MASK_VLOXEI64_V	repo/riscv/encoding.h	2359;"	d
MASK_VLOXEI8_V	repo/riscv/encoding.h	2361;"	d
MASK_VLSE1024_V	repo/riscv/encoding.h	2363;"	d
MASK_VLSE128_V	repo/riscv/encoding.h	2365;"	d
MASK_VLSE16_V	repo/riscv/encoding.h	2367;"	d
MASK_VLSE256_V	repo/riscv/encoding.h	2369;"	d
MASK_VLSE32_V	repo/riscv/encoding.h	2371;"	d
MASK_VLSE512_V	repo/riscv/encoding.h	2373;"	d
MASK_VLSE64_V	repo/riscv/encoding.h	2375;"	d
MASK_VLSE8_V	repo/riscv/encoding.h	2377;"	d
MASK_VLUXEI1024_V	repo/riscv/encoding.h	2379;"	d
MASK_VLUXEI128_V	repo/riscv/encoding.h	2381;"	d
MASK_VLUXEI16_V	repo/riscv/encoding.h	2383;"	d
MASK_VLUXEI256_V	repo/riscv/encoding.h	2385;"	d
MASK_VLUXEI32_V	repo/riscv/encoding.h	2387;"	d
MASK_VLUXEI512_V	repo/riscv/encoding.h	2389;"	d
MASK_VLUXEI64_V	repo/riscv/encoding.h	2391;"	d
MASK_VLUXEI8_V	repo/riscv/encoding.h	2393;"	d
MASK_VMACC_VV	repo/riscv/encoding.h	2395;"	d
MASK_VMACC_VX	repo/riscv/encoding.h	2397;"	d
MASK_VMADC_VI	repo/riscv/encoding.h	2399;"	d
MASK_VMADC_VIM	repo/riscv/encoding.h	2401;"	d
MASK_VMADC_VV	repo/riscv/encoding.h	2403;"	d
MASK_VMADC_VVM	repo/riscv/encoding.h	2405;"	d
MASK_VMADC_VX	repo/riscv/encoding.h	2407;"	d
MASK_VMADC_VXM	repo/riscv/encoding.h	2409;"	d
MASK_VMADD_VV	repo/riscv/encoding.h	2411;"	d
MASK_VMADD_VX	repo/riscv/encoding.h	2413;"	d
MASK_VMANDN_MM	repo/riscv/encoding.h	2417;"	d
MASK_VMAND_MM	repo/riscv/encoding.h	2415;"	d
MASK_VMAXU_VV	repo/riscv/encoding.h	2423;"	d
MASK_VMAXU_VX	repo/riscv/encoding.h	2425;"	d
MASK_VMAX_VV	repo/riscv/encoding.h	2419;"	d
MASK_VMAX_VX	repo/riscv/encoding.h	2421;"	d
MASK_VMERGE_VIM	repo/riscv/encoding.h	2427;"	d
MASK_VMERGE_VVM	repo/riscv/encoding.h	2429;"	d
MASK_VMERGE_VXM	repo/riscv/encoding.h	2431;"	d
MASK_VMFEQ_VF	repo/riscv/encoding.h	2433;"	d
MASK_VMFEQ_VV	repo/riscv/encoding.h	2435;"	d
MASK_VMFGE_VF	repo/riscv/encoding.h	2437;"	d
MASK_VMFGT_VF	repo/riscv/encoding.h	2439;"	d
MASK_VMFLE_VF	repo/riscv/encoding.h	2441;"	d
MASK_VMFLE_VV	repo/riscv/encoding.h	2443;"	d
MASK_VMFLT_VF	repo/riscv/encoding.h	2445;"	d
MASK_VMFLT_VV	repo/riscv/encoding.h	2447;"	d
MASK_VMFNE_VF	repo/riscv/encoding.h	2449;"	d
MASK_VMFNE_VV	repo/riscv/encoding.h	2451;"	d
MASK_VMINU_VV	repo/riscv/encoding.h	2457;"	d
MASK_VMINU_VX	repo/riscv/encoding.h	2459;"	d
MASK_VMIN_VV	repo/riscv/encoding.h	2453;"	d
MASK_VMIN_VX	repo/riscv/encoding.h	2455;"	d
MASK_VMNAND_MM	repo/riscv/encoding.h	2461;"	d
MASK_VMNOR_MM	repo/riscv/encoding.h	2463;"	d
MASK_VMORN_MM	repo/riscv/encoding.h	2467;"	d
MASK_VMOR_MM	repo/riscv/encoding.h	2465;"	d
MASK_VMSBC_VV	repo/riscv/encoding.h	2469;"	d
MASK_VMSBC_VVM	repo/riscv/encoding.h	2471;"	d
MASK_VMSBC_VX	repo/riscv/encoding.h	2473;"	d
MASK_VMSBC_VXM	repo/riscv/encoding.h	2475;"	d
MASK_VMSBF_M	repo/riscv/encoding.h	2477;"	d
MASK_VMSEQ_VI	repo/riscv/encoding.h	2479;"	d
MASK_VMSEQ_VV	repo/riscv/encoding.h	2481;"	d
MASK_VMSEQ_VX	repo/riscv/encoding.h	2483;"	d
MASK_VMSGTU_VI	repo/riscv/encoding.h	2489;"	d
MASK_VMSGTU_VX	repo/riscv/encoding.h	2491;"	d
MASK_VMSGT_VI	repo/riscv/encoding.h	2485;"	d
MASK_VMSGT_VX	repo/riscv/encoding.h	2487;"	d
MASK_VMSIF_M	repo/riscv/encoding.h	2493;"	d
MASK_VMSLEU_VI	repo/riscv/encoding.h	2501;"	d
MASK_VMSLEU_VV	repo/riscv/encoding.h	2503;"	d
MASK_VMSLEU_VX	repo/riscv/encoding.h	2505;"	d
MASK_VMSLE_VI	repo/riscv/encoding.h	2495;"	d
MASK_VMSLE_VV	repo/riscv/encoding.h	2497;"	d
MASK_VMSLE_VX	repo/riscv/encoding.h	2499;"	d
MASK_VMSLTU_VV	repo/riscv/encoding.h	2511;"	d
MASK_VMSLTU_VX	repo/riscv/encoding.h	2513;"	d
MASK_VMSLT_VV	repo/riscv/encoding.h	2507;"	d
MASK_VMSLT_VX	repo/riscv/encoding.h	2509;"	d
MASK_VMSNE_VI	repo/riscv/encoding.h	2515;"	d
MASK_VMSNE_VV	repo/riscv/encoding.h	2517;"	d
MASK_VMSNE_VX	repo/riscv/encoding.h	2519;"	d
MASK_VMSOF_M	repo/riscv/encoding.h	2521;"	d
MASK_VMULHSU_VV	repo/riscv/encoding.h	2531;"	d
MASK_VMULHSU_VX	repo/riscv/encoding.h	2533;"	d
MASK_VMULHU_VV	repo/riscv/encoding.h	2535;"	d
MASK_VMULHU_VX	repo/riscv/encoding.h	2537;"	d
MASK_VMULH_VV	repo/riscv/encoding.h	2527;"	d
MASK_VMULH_VX	repo/riscv/encoding.h	2529;"	d
MASK_VMUL_VV	repo/riscv/encoding.h	2523;"	d
MASK_VMUL_VX	repo/riscv/encoding.h	2525;"	d
MASK_VMV1R_V	repo/riscv/encoding.h	2539;"	d
MASK_VMV2R_V	repo/riscv/encoding.h	2541;"	d
MASK_VMV4R_V	repo/riscv/encoding.h	2543;"	d
MASK_VMV8R_V	repo/riscv/encoding.h	2545;"	d
MASK_VMV_S_X	repo/riscv/encoding.h	2547;"	d
MASK_VMV_V_I	repo/riscv/encoding.h	2549;"	d
MASK_VMV_V_V	repo/riscv/encoding.h	2551;"	d
MASK_VMV_V_X	repo/riscv/encoding.h	2553;"	d
MASK_VMV_X_S	repo/riscv/encoding.h	2555;"	d
MASK_VMXNOR_MM	repo/riscv/encoding.h	2557;"	d
MASK_VMXOR_MM	repo/riscv/encoding.h	2559;"	d
MASK_VNCLIPU_WI	repo/riscv/encoding.h	2567;"	d
MASK_VNCLIPU_WV	repo/riscv/encoding.h	2569;"	d
MASK_VNCLIPU_WX	repo/riscv/encoding.h	2571;"	d
MASK_VNCLIP_WI	repo/riscv/encoding.h	2561;"	d
MASK_VNCLIP_WV	repo/riscv/encoding.h	2563;"	d
MASK_VNCLIP_WX	repo/riscv/encoding.h	2565;"	d
MASK_VNMSAC_VV	repo/riscv/encoding.h	2573;"	d
MASK_VNMSAC_VX	repo/riscv/encoding.h	2575;"	d
MASK_VNMSUB_VV	repo/riscv/encoding.h	2577;"	d
MASK_VNMSUB_VX	repo/riscv/encoding.h	2579;"	d
MASK_VNSRA_WI	repo/riscv/encoding.h	2581;"	d
MASK_VNSRA_WV	repo/riscv/encoding.h	2583;"	d
MASK_VNSRA_WX	repo/riscv/encoding.h	2585;"	d
MASK_VNSRL_WI	repo/riscv/encoding.h	2587;"	d
MASK_VNSRL_WV	repo/riscv/encoding.h	2589;"	d
MASK_VNSRL_WX	repo/riscv/encoding.h	2591;"	d
MASK_VOR_VI	repo/riscv/encoding.h	2593;"	d
MASK_VOR_VV	repo/riscv/encoding.h	2595;"	d
MASK_VOR_VX	repo/riscv/encoding.h	2597;"	d
MASK_VREDAND_VS	repo/riscv/encoding.h	2599;"	d
MASK_VREDMAXU_VS	repo/riscv/encoding.h	2603;"	d
MASK_VREDMAX_VS	repo/riscv/encoding.h	2601;"	d
MASK_VREDMINU_VS	repo/riscv/encoding.h	2607;"	d
MASK_VREDMIN_VS	repo/riscv/encoding.h	2605;"	d
MASK_VREDOR_VS	repo/riscv/encoding.h	2609;"	d
MASK_VREDSUM_VS	repo/riscv/encoding.h	2611;"	d
MASK_VREDXOR_VS	repo/riscv/encoding.h	2613;"	d
MASK_VREMU_VV	repo/riscv/encoding.h	2619;"	d
MASK_VREMU_VX	repo/riscv/encoding.h	2621;"	d
MASK_VREM_VV	repo/riscv/encoding.h	2615;"	d
MASK_VREM_VX	repo/riscv/encoding.h	2617;"	d
MASK_VRGATHEREI16_VV	repo/riscv/encoding.h	2629;"	d
MASK_VRGATHER_VI	repo/riscv/encoding.h	2623;"	d
MASK_VRGATHER_VV	repo/riscv/encoding.h	2625;"	d
MASK_VRGATHER_VX	repo/riscv/encoding.h	2627;"	d
MASK_VRSUB_VI	repo/riscv/encoding.h	2631;"	d
MASK_VRSUB_VX	repo/riscv/encoding.h	2633;"	d
MASK_VS1R_V	repo/riscv/encoding.h	2635;"	d
MASK_VS2R_V	repo/riscv/encoding.h	2637;"	d
MASK_VS4R_V	repo/riscv/encoding.h	2639;"	d
MASK_VS8R_V	repo/riscv/encoding.h	2641;"	d
MASK_VSADDU_VI	repo/riscv/encoding.h	2649;"	d
MASK_VSADDU_VV	repo/riscv/encoding.h	2651;"	d
MASK_VSADDU_VX	repo/riscv/encoding.h	2653;"	d
MASK_VSADD_VI	repo/riscv/encoding.h	2643;"	d
MASK_VSADD_VV	repo/riscv/encoding.h	2645;"	d
MASK_VSADD_VX	repo/riscv/encoding.h	2647;"	d
MASK_VSBC_VVM	repo/riscv/encoding.h	2655;"	d
MASK_VSBC_VXM	repo/riscv/encoding.h	2657;"	d
MASK_VSE1024_V	repo/riscv/encoding.h	2659;"	d
MASK_VSE128_V	repo/riscv/encoding.h	2661;"	d
MASK_VSE16_V	repo/riscv/encoding.h	2663;"	d
MASK_VSE256_V	repo/riscv/encoding.h	2665;"	d
MASK_VSE32_V	repo/riscv/encoding.h	2667;"	d
MASK_VSE512_V	repo/riscv/encoding.h	2669;"	d
MASK_VSE64_V	repo/riscv/encoding.h	2671;"	d
MASK_VSE8_V	repo/riscv/encoding.h	2673;"	d
MASK_VSETIVLI	repo/riscv/encoding.h	2675;"	d
MASK_VSETVL	repo/riscv/encoding.h	2677;"	d
MASK_VSETVLI	repo/riscv/encoding.h	2679;"	d
MASK_VSEXT_VF2	repo/riscv/encoding.h	2681;"	d
MASK_VSEXT_VF4	repo/riscv/encoding.h	2683;"	d
MASK_VSEXT_VF8	repo/riscv/encoding.h	2685;"	d
MASK_VSLIDE1DOWN_VX	repo/riscv/encoding.h	2687;"	d
MASK_VSLIDE1UP_VX	repo/riscv/encoding.h	2689;"	d
MASK_VSLIDEDOWN_VI	repo/riscv/encoding.h	2691;"	d
MASK_VSLIDEDOWN_VX	repo/riscv/encoding.h	2693;"	d
MASK_VSLIDEUP_VI	repo/riscv/encoding.h	2695;"	d
MASK_VSLIDEUP_VX	repo/riscv/encoding.h	2697;"	d
MASK_VSLL_VI	repo/riscv/encoding.h	2699;"	d
MASK_VSLL_VV	repo/riscv/encoding.h	2701;"	d
MASK_VSLL_VX	repo/riscv/encoding.h	2703;"	d
MASK_VSMUL_VV	repo/riscv/encoding.h	2707;"	d
MASK_VSMUL_VX	repo/riscv/encoding.h	2709;"	d
MASK_VSM_V	repo/riscv/encoding.h	2705;"	d
MASK_VSOXEI1024_V	repo/riscv/encoding.h	2711;"	d
MASK_VSOXEI128_V	repo/riscv/encoding.h	2713;"	d
MASK_VSOXEI16_V	repo/riscv/encoding.h	2715;"	d
MASK_VSOXEI256_V	repo/riscv/encoding.h	2717;"	d
MASK_VSOXEI32_V	repo/riscv/encoding.h	2719;"	d
MASK_VSOXEI512_V	repo/riscv/encoding.h	2721;"	d
MASK_VSOXEI64_V	repo/riscv/encoding.h	2723;"	d
MASK_VSOXEI8_V	repo/riscv/encoding.h	2725;"	d
MASK_VSRA_VI	repo/riscv/encoding.h	2727;"	d
MASK_VSRA_VV	repo/riscv/encoding.h	2729;"	d
MASK_VSRA_VX	repo/riscv/encoding.h	2731;"	d
MASK_VSRL_VI	repo/riscv/encoding.h	2733;"	d
MASK_VSRL_VV	repo/riscv/encoding.h	2735;"	d
MASK_VSRL_VX	repo/riscv/encoding.h	2737;"	d
MASK_VSSE1024_V	repo/riscv/encoding.h	2739;"	d
MASK_VSSE128_V	repo/riscv/encoding.h	2741;"	d
MASK_VSSE16_V	repo/riscv/encoding.h	2743;"	d
MASK_VSSE256_V	repo/riscv/encoding.h	2745;"	d
MASK_VSSE32_V	repo/riscv/encoding.h	2747;"	d
MASK_VSSE512_V	repo/riscv/encoding.h	2749;"	d
MASK_VSSE64_V	repo/riscv/encoding.h	2751;"	d
MASK_VSSE8_V	repo/riscv/encoding.h	2753;"	d
MASK_VSSRA_VI	repo/riscv/encoding.h	2755;"	d
MASK_VSSRA_VV	repo/riscv/encoding.h	2757;"	d
MASK_VSSRA_VX	repo/riscv/encoding.h	2759;"	d
MASK_VSSRL_VI	repo/riscv/encoding.h	2761;"	d
MASK_VSSRL_VV	repo/riscv/encoding.h	2763;"	d
MASK_VSSRL_VX	repo/riscv/encoding.h	2765;"	d
MASK_VSSUBU_VV	repo/riscv/encoding.h	2771;"	d
MASK_VSSUBU_VX	repo/riscv/encoding.h	2773;"	d
MASK_VSSUB_VV	repo/riscv/encoding.h	2767;"	d
MASK_VSSUB_VX	repo/riscv/encoding.h	2769;"	d
MASK_VSUB_VV	repo/riscv/encoding.h	2775;"	d
MASK_VSUB_VX	repo/riscv/encoding.h	2777;"	d
MASK_VSUXEI1024_V	repo/riscv/encoding.h	2779;"	d
MASK_VSUXEI128_V	repo/riscv/encoding.h	2781;"	d
MASK_VSUXEI16_V	repo/riscv/encoding.h	2783;"	d
MASK_VSUXEI256_V	repo/riscv/encoding.h	2785;"	d
MASK_VSUXEI32_V	repo/riscv/encoding.h	2787;"	d
MASK_VSUXEI512_V	repo/riscv/encoding.h	2789;"	d
MASK_VSUXEI64_V	repo/riscv/encoding.h	2791;"	d
MASK_VSUXEI8_V	repo/riscv/encoding.h	2793;"	d
MASK_VWADDU_VV	repo/riscv/encoding.h	2803;"	d
MASK_VWADDU_VX	repo/riscv/encoding.h	2805;"	d
MASK_VWADDU_WV	repo/riscv/encoding.h	2807;"	d
MASK_VWADDU_WX	repo/riscv/encoding.h	2809;"	d
MASK_VWADD_VV	repo/riscv/encoding.h	2795;"	d
MASK_VWADD_VX	repo/riscv/encoding.h	2797;"	d
MASK_VWADD_WV	repo/riscv/encoding.h	2799;"	d
MASK_VWADD_WX	repo/riscv/encoding.h	2801;"	d
MASK_VWMACCSU_VV	repo/riscv/encoding.h	2815;"	d
MASK_VWMACCSU_VX	repo/riscv/encoding.h	2817;"	d
MASK_VWMACCUS_VX	repo/riscv/encoding.h	2823;"	d
MASK_VWMACCU_VV	repo/riscv/encoding.h	2819;"	d
MASK_VWMACCU_VX	repo/riscv/encoding.h	2821;"	d
MASK_VWMACC_VV	repo/riscv/encoding.h	2811;"	d
MASK_VWMACC_VX	repo/riscv/encoding.h	2813;"	d
MASK_VWMULSU_VV	repo/riscv/encoding.h	2829;"	d
MASK_VWMULSU_VX	repo/riscv/encoding.h	2831;"	d
MASK_VWMULU_VV	repo/riscv/encoding.h	2833;"	d
MASK_VWMULU_VX	repo/riscv/encoding.h	2835;"	d
MASK_VWMUL_VV	repo/riscv/encoding.h	2825;"	d
MASK_VWMUL_VX	repo/riscv/encoding.h	2827;"	d
MASK_VWREDSUMU_VS	repo/riscv/encoding.h	2839;"	d
MASK_VWREDSUM_VS	repo/riscv/encoding.h	2837;"	d
MASK_VWSUBU_VV	repo/riscv/encoding.h	2849;"	d
MASK_VWSUBU_VX	repo/riscv/encoding.h	2851;"	d
MASK_VWSUBU_WV	repo/riscv/encoding.h	2853;"	d
MASK_VWSUBU_WX	repo/riscv/encoding.h	2855;"	d
MASK_VWSUB_VV	repo/riscv/encoding.h	2841;"	d
MASK_VWSUB_VX	repo/riscv/encoding.h	2843;"	d
MASK_VWSUB_WV	repo/riscv/encoding.h	2845;"	d
MASK_VWSUB_WX	repo/riscv/encoding.h	2847;"	d
MASK_VXOR_VI	repo/riscv/encoding.h	2857;"	d
MASK_VXOR_VV	repo/riscv/encoding.h	2859;"	d
MASK_VXOR_VX	repo/riscv/encoding.h	2861;"	d
MASK_VZEXT_VF2	repo/riscv/encoding.h	2863;"	d
MASK_VZEXT_VF4	repo/riscv/encoding.h	2865;"	d
MASK_VZEXT_VF8	repo/riscv/encoding.h	2867;"	d
MASK_WFI	repo/riscv/encoding.h	2869;"	d
MASK_WRS_NTO	repo/riscv/encoding.h	2871;"	d
MASK_WRS_STO	repo/riscv/encoding.h	2873;"	d
MASK_XNOR	repo/riscv/encoding.h	2875;"	d
MASK_XOR	repo/riscv/encoding.h	2877;"	d
MASK_XORI	repo/riscv/encoding.h	2879;"	d
MASK_XPERM16	repo/riscv/encoding.h	2881;"	d
MASK_XPERM32	repo/riscv/encoding.h	2883;"	d
MASK_XPERM4	repo/riscv/encoding.h	2885;"	d
MASK_XPERM8	repo/riscv/encoding.h	2887;"	d
MASK_ZUNPKD810	repo/riscv/encoding.h	2889;"	d
MASK_ZUNPKD820	repo/riscv/encoding.h	2891;"	d
MASK_ZUNPKD830	repo/riscv/encoding.h	2893;"	d
MASK_ZUNPKD831	repo/riscv/encoding.h	2895;"	d
MASK_ZUNPKD832	repo/riscv/encoding.h	2897;"	d
MATCH_ADD	repo/riscv/encoding.h	372;"	d
MATCH_ADD16	repo/riscv/encoding.h	374;"	d
MATCH_ADD32	repo/riscv/encoding.h	376;"	d
MATCH_ADD64	repo/riscv/encoding.h	378;"	d
MATCH_ADD8	repo/riscv/encoding.h	380;"	d
MATCH_ADDD	repo/riscv/encoding.h	384;"	d
MATCH_ADDI	repo/riscv/encoding.h	386;"	d
MATCH_ADDID	repo/riscv/encoding.h	388;"	d
MATCH_ADDIW	repo/riscv/encoding.h	390;"	d
MATCH_ADDW	repo/riscv/encoding.h	392;"	d
MATCH_ADD_UW	repo/riscv/encoding.h	382;"	d
MATCH_AES32DSI	repo/riscv/encoding.h	394;"	d
MATCH_AES32DSMI	repo/riscv/encoding.h	396;"	d
MATCH_AES32ESI	repo/riscv/encoding.h	398;"	d
MATCH_AES32ESMI	repo/riscv/encoding.h	400;"	d
MATCH_AES64DS	repo/riscv/encoding.h	402;"	d
MATCH_AES64DSM	repo/riscv/encoding.h	404;"	d
MATCH_AES64ES	repo/riscv/encoding.h	406;"	d
MATCH_AES64ESM	repo/riscv/encoding.h	408;"	d
MATCH_AES64IM	repo/riscv/encoding.h	410;"	d
MATCH_AES64KS1I	repo/riscv/encoding.h	412;"	d
MATCH_AES64KS2	repo/riscv/encoding.h	414;"	d
MATCH_AMOADD_D	repo/riscv/encoding.h	416;"	d
MATCH_AMOADD_W	repo/riscv/encoding.h	418;"	d
MATCH_AMOAND_D	repo/riscv/encoding.h	420;"	d
MATCH_AMOAND_W	repo/riscv/encoding.h	422;"	d
MATCH_AMOMAXU_D	repo/riscv/encoding.h	428;"	d
MATCH_AMOMAXU_W	repo/riscv/encoding.h	430;"	d
MATCH_AMOMAX_D	repo/riscv/encoding.h	424;"	d
MATCH_AMOMAX_W	repo/riscv/encoding.h	426;"	d
MATCH_AMOMINU_D	repo/riscv/encoding.h	436;"	d
MATCH_AMOMINU_W	repo/riscv/encoding.h	438;"	d
MATCH_AMOMIN_D	repo/riscv/encoding.h	432;"	d
MATCH_AMOMIN_W	repo/riscv/encoding.h	434;"	d
MATCH_AMOOR_D	repo/riscv/encoding.h	440;"	d
MATCH_AMOOR_W	repo/riscv/encoding.h	442;"	d
MATCH_AMOSWAP_D	repo/riscv/encoding.h	444;"	d
MATCH_AMOSWAP_W	repo/riscv/encoding.h	446;"	d
MATCH_AMOXOR_D	repo/riscv/encoding.h	448;"	d
MATCH_AMOXOR_W	repo/riscv/encoding.h	450;"	d
MATCH_AND	repo/riscv/encoding.h	452;"	d
MATCH_ANDI	repo/riscv/encoding.h	454;"	d
MATCH_ANDN	repo/riscv/encoding.h	456;"	d
MATCH_AUIPC	repo/riscv/encoding.h	458;"	d
MATCH_AVE	repo/riscv/encoding.h	460;"	d
MATCH_BCLR	repo/riscv/encoding.h	462;"	d
MATCH_BCLRI	repo/riscv/encoding.h	464;"	d
MATCH_BCOMPRESS	repo/riscv/encoding.h	466;"	d
MATCH_BCOMPRESSW	repo/riscv/encoding.h	468;"	d
MATCH_BDECOMPRESS	repo/riscv/encoding.h	470;"	d
MATCH_BDECOMPRESSW	repo/riscv/encoding.h	472;"	d
MATCH_BEQ	repo/riscv/encoding.h	474;"	d
MATCH_BEXT	repo/riscv/encoding.h	476;"	d
MATCH_BEXTI	repo/riscv/encoding.h	478;"	d
MATCH_BFP	repo/riscv/encoding.h	480;"	d
MATCH_BFPW	repo/riscv/encoding.h	482;"	d
MATCH_BGE	repo/riscv/encoding.h	484;"	d
MATCH_BGEU	repo/riscv/encoding.h	486;"	d
MATCH_BINV	repo/riscv/encoding.h	488;"	d
MATCH_BINVI	repo/riscv/encoding.h	490;"	d
MATCH_BLT	repo/riscv/encoding.h	492;"	d
MATCH_BLTU	repo/riscv/encoding.h	494;"	d
MATCH_BMATFLIP	repo/riscv/encoding.h	496;"	d
MATCH_BMATOR	repo/riscv/encoding.h	498;"	d
MATCH_BMATXOR	repo/riscv/encoding.h	500;"	d
MATCH_BNE	repo/riscv/encoding.h	502;"	d
MATCH_BSET	repo/riscv/encoding.h	504;"	d
MATCH_BSETI	repo/riscv/encoding.h	506;"	d
MATCH_CBO_CLEAN	repo/riscv/encoding.h	624;"	d
MATCH_CBO_FLUSH	repo/riscv/encoding.h	626;"	d
MATCH_CBO_INVAL	repo/riscv/encoding.h	628;"	d
MATCH_CBO_ZERO	repo/riscv/encoding.h	630;"	d
MATCH_CLMUL	repo/riscv/encoding.h	632;"	d
MATCH_CLMULH	repo/riscv/encoding.h	634;"	d
MATCH_CLMULR	repo/riscv/encoding.h	636;"	d
MATCH_CLRS16	repo/riscv/encoding.h	638;"	d
MATCH_CLRS32	repo/riscv/encoding.h	640;"	d
MATCH_CLRS8	repo/riscv/encoding.h	642;"	d
MATCH_CLZ	repo/riscv/encoding.h	644;"	d
MATCH_CLZ16	repo/riscv/encoding.h	646;"	d
MATCH_CLZ32	repo/riscv/encoding.h	648;"	d
MATCH_CLZ8	repo/riscv/encoding.h	650;"	d
MATCH_CLZW	repo/riscv/encoding.h	652;"	d
MATCH_CMIX	repo/riscv/encoding.h	668;"	d
MATCH_CMOV	repo/riscv/encoding.h	670;"	d
MATCH_CMPEQ16	repo/riscv/encoding.h	672;"	d
MATCH_CMPEQ8	repo/riscv/encoding.h	674;"	d
MATCH_CM_JALT	repo/riscv/encoding.h	654;"	d
MATCH_CM_MVA01S	repo/riscv/encoding.h	656;"	d
MATCH_CM_MVSA01	repo/riscv/encoding.h	658;"	d
MATCH_CM_POP	repo/riscv/encoding.h	660;"	d
MATCH_CM_POPRET	repo/riscv/encoding.h	662;"	d
MATCH_CM_POPRETZ	repo/riscv/encoding.h	664;"	d
MATCH_CM_PUSH	repo/riscv/encoding.h	666;"	d
MATCH_CPOP	repo/riscv/encoding.h	676;"	d
MATCH_CPOPW	repo/riscv/encoding.h	678;"	d
MATCH_CRAS16	repo/riscv/encoding.h	680;"	d
MATCH_CRAS32	repo/riscv/encoding.h	682;"	d
MATCH_CRC32C_B	repo/riscv/encoding.h	692;"	d
MATCH_CRC32C_D	repo/riscv/encoding.h	694;"	d
MATCH_CRC32C_H	repo/riscv/encoding.h	696;"	d
MATCH_CRC32C_W	repo/riscv/encoding.h	698;"	d
MATCH_CRC32_B	repo/riscv/encoding.h	684;"	d
MATCH_CRC32_D	repo/riscv/encoding.h	686;"	d
MATCH_CRC32_H	repo/riscv/encoding.h	688;"	d
MATCH_CRC32_W	repo/riscv/encoding.h	690;"	d
MATCH_CRSA16	repo/riscv/encoding.h	700;"	d
MATCH_CRSA32	repo/riscv/encoding.h	702;"	d
MATCH_CSRRC	repo/riscv/encoding.h	704;"	d
MATCH_CSRRCI	repo/riscv/encoding.h	706;"	d
MATCH_CSRRS	repo/riscv/encoding.h	708;"	d
MATCH_CSRRSI	repo/riscv/encoding.h	710;"	d
MATCH_CSRRW	repo/riscv/encoding.h	712;"	d
MATCH_CSRRWI	repo/riscv/encoding.h	714;"	d
MATCH_CTZ	repo/riscv/encoding.h	716;"	d
MATCH_CTZW	repo/riscv/encoding.h	718;"	d
MATCH_CZERO_EQZ	repo/riscv/encoding.h	720;"	d
MATCH_CZERO_NEZ	repo/riscv/encoding.h	722;"	d
MATCH_C_ADD	repo/riscv/encoding.h	508;"	d
MATCH_C_ADDI	repo/riscv/encoding.h	510;"	d
MATCH_C_ADDI16SP	repo/riscv/encoding.h	512;"	d
MATCH_C_ADDI4SPN	repo/riscv/encoding.h	514;"	d
MATCH_C_ADDIW	repo/riscv/encoding.h	516;"	d
MATCH_C_ADDW	repo/riscv/encoding.h	518;"	d
MATCH_C_AND	repo/riscv/encoding.h	520;"	d
MATCH_C_ANDI	repo/riscv/encoding.h	522;"	d
MATCH_C_BEQZ	repo/riscv/encoding.h	524;"	d
MATCH_C_BNEZ	repo/riscv/encoding.h	526;"	d
MATCH_C_EBREAK	repo/riscv/encoding.h	528;"	d
MATCH_C_FLD	repo/riscv/encoding.h	530;"	d
MATCH_C_FLDSP	repo/riscv/encoding.h	532;"	d
MATCH_C_FLW	repo/riscv/encoding.h	534;"	d
MATCH_C_FLWSP	repo/riscv/encoding.h	536;"	d
MATCH_C_FSD	repo/riscv/encoding.h	538;"	d
MATCH_C_FSDSP	repo/riscv/encoding.h	540;"	d
MATCH_C_FSW	repo/riscv/encoding.h	542;"	d
MATCH_C_FSWSP	repo/riscv/encoding.h	544;"	d
MATCH_C_J	repo/riscv/encoding.h	546;"	d
MATCH_C_JAL	repo/riscv/encoding.h	548;"	d
MATCH_C_JALR	repo/riscv/encoding.h	550;"	d
MATCH_C_JR	repo/riscv/encoding.h	552;"	d
MATCH_C_LBU	repo/riscv/encoding.h	554;"	d
MATCH_C_LD	repo/riscv/encoding.h	556;"	d
MATCH_C_LDSP	repo/riscv/encoding.h	558;"	d
MATCH_C_LH	repo/riscv/encoding.h	560;"	d
MATCH_C_LHU	repo/riscv/encoding.h	562;"	d
MATCH_C_LI	repo/riscv/encoding.h	564;"	d
MATCH_C_LQ	repo/riscv/encoding.h	566;"	d
MATCH_C_LQSP	repo/riscv/encoding.h	568;"	d
MATCH_C_LUI	repo/riscv/encoding.h	570;"	d
MATCH_C_LW	repo/riscv/encoding.h	572;"	d
MATCH_C_LWSP	repo/riscv/encoding.h	574;"	d
MATCH_C_MUL	repo/riscv/encoding.h	576;"	d
MATCH_C_MV	repo/riscv/encoding.h	578;"	d
MATCH_C_NOP	repo/riscv/encoding.h	580;"	d
MATCH_C_NOT	repo/riscv/encoding.h	582;"	d
MATCH_C_OR	repo/riscv/encoding.h	584;"	d
MATCH_C_SB	repo/riscv/encoding.h	586;"	d
MATCH_C_SD	repo/riscv/encoding.h	588;"	d
MATCH_C_SDSP	repo/riscv/encoding.h	590;"	d
MATCH_C_SEXT_B	repo/riscv/encoding.h	592;"	d
MATCH_C_SEXT_H	repo/riscv/encoding.h	594;"	d
MATCH_C_SH	repo/riscv/encoding.h	596;"	d
MATCH_C_SLLI	repo/riscv/encoding.h	598;"	d
MATCH_C_SQ	repo/riscv/encoding.h	600;"	d
MATCH_C_SQSP	repo/riscv/encoding.h	602;"	d
MATCH_C_SRAI	repo/riscv/encoding.h	604;"	d
MATCH_C_SRLI	repo/riscv/encoding.h	606;"	d
MATCH_C_SUB	repo/riscv/encoding.h	608;"	d
MATCH_C_SUBW	repo/riscv/encoding.h	610;"	d
MATCH_C_SW	repo/riscv/encoding.h	612;"	d
MATCH_C_SWSP	repo/riscv/encoding.h	614;"	d
MATCH_C_XOR	repo/riscv/encoding.h	616;"	d
MATCH_C_ZEXT_B	repo/riscv/encoding.h	618;"	d
MATCH_C_ZEXT_H	repo/riscv/encoding.h	620;"	d
MATCH_C_ZEXT_W	repo/riscv/encoding.h	622;"	d
MATCH_DIV	repo/riscv/encoding.h	724;"	d
MATCH_DIVU	repo/riscv/encoding.h	726;"	d
MATCH_DIVUW	repo/riscv/encoding.h	728;"	d
MATCH_DIVW	repo/riscv/encoding.h	730;"	d
MATCH_DRET	repo/riscv/encoding.h	732;"	d
MATCH_EBREAK	repo/riscv/encoding.h	734;"	d
MATCH_ECALL	repo/riscv/encoding.h	736;"	d
MATCH_EQUAL	repo/riscv/triggers.h	/^    MATCH_EQUAL = MCONTROL_MATCH_EQUAL,$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_FADD_D	repo/riscv/encoding.h	738;"	d
MATCH_FADD_H	repo/riscv/encoding.h	740;"	d
MATCH_FADD_Q	repo/riscv/encoding.h	742;"	d
MATCH_FADD_S	repo/riscv/encoding.h	744;"	d
MATCH_FCLASS_D	repo/riscv/encoding.h	746;"	d
MATCH_FCLASS_H	repo/riscv/encoding.h	748;"	d
MATCH_FCLASS_Q	repo/riscv/encoding.h	750;"	d
MATCH_FCLASS_S	repo/riscv/encoding.h	752;"	d
MATCH_FCVTMOD_W_D	repo/riscv/encoding.h	842;"	d
MATCH_FCVT_D_H	repo/riscv/encoding.h	754;"	d
MATCH_FCVT_D_L	repo/riscv/encoding.h	756;"	d
MATCH_FCVT_D_LU	repo/riscv/encoding.h	758;"	d
MATCH_FCVT_D_Q	repo/riscv/encoding.h	760;"	d
MATCH_FCVT_D_S	repo/riscv/encoding.h	762;"	d
MATCH_FCVT_D_W	repo/riscv/encoding.h	764;"	d
MATCH_FCVT_D_WU	repo/riscv/encoding.h	766;"	d
MATCH_FCVT_H_D	repo/riscv/encoding.h	768;"	d
MATCH_FCVT_H_L	repo/riscv/encoding.h	770;"	d
MATCH_FCVT_H_LU	repo/riscv/encoding.h	772;"	d
MATCH_FCVT_H_Q	repo/riscv/encoding.h	774;"	d
MATCH_FCVT_H_S	repo/riscv/encoding.h	776;"	d
MATCH_FCVT_H_W	repo/riscv/encoding.h	778;"	d
MATCH_FCVT_H_WU	repo/riscv/encoding.h	780;"	d
MATCH_FCVT_LU_D	repo/riscv/encoding.h	790;"	d
MATCH_FCVT_LU_H	repo/riscv/encoding.h	792;"	d
MATCH_FCVT_LU_Q	repo/riscv/encoding.h	794;"	d
MATCH_FCVT_LU_S	repo/riscv/encoding.h	796;"	d
MATCH_FCVT_L_D	repo/riscv/encoding.h	782;"	d
MATCH_FCVT_L_H	repo/riscv/encoding.h	784;"	d
MATCH_FCVT_L_Q	repo/riscv/encoding.h	786;"	d
MATCH_FCVT_L_S	repo/riscv/encoding.h	788;"	d
MATCH_FCVT_Q_D	repo/riscv/encoding.h	798;"	d
MATCH_FCVT_Q_H	repo/riscv/encoding.h	800;"	d
MATCH_FCVT_Q_L	repo/riscv/encoding.h	802;"	d
MATCH_FCVT_Q_LU	repo/riscv/encoding.h	804;"	d
MATCH_FCVT_Q_S	repo/riscv/encoding.h	806;"	d
MATCH_FCVT_Q_W	repo/riscv/encoding.h	808;"	d
MATCH_FCVT_Q_WU	repo/riscv/encoding.h	810;"	d
MATCH_FCVT_S_D	repo/riscv/encoding.h	812;"	d
MATCH_FCVT_S_H	repo/riscv/encoding.h	814;"	d
MATCH_FCVT_S_L	repo/riscv/encoding.h	816;"	d
MATCH_FCVT_S_LU	repo/riscv/encoding.h	818;"	d
MATCH_FCVT_S_Q	repo/riscv/encoding.h	820;"	d
MATCH_FCVT_S_W	repo/riscv/encoding.h	822;"	d
MATCH_FCVT_S_WU	repo/riscv/encoding.h	824;"	d
MATCH_FCVT_WU_D	repo/riscv/encoding.h	834;"	d
MATCH_FCVT_WU_H	repo/riscv/encoding.h	836;"	d
MATCH_FCVT_WU_Q	repo/riscv/encoding.h	838;"	d
MATCH_FCVT_WU_S	repo/riscv/encoding.h	840;"	d
MATCH_FCVT_W_D	repo/riscv/encoding.h	826;"	d
MATCH_FCVT_W_H	repo/riscv/encoding.h	828;"	d
MATCH_FCVT_W_Q	repo/riscv/encoding.h	830;"	d
MATCH_FCVT_W_S	repo/riscv/encoding.h	832;"	d
MATCH_FDIV_D	repo/riscv/encoding.h	844;"	d
MATCH_FDIV_H	repo/riscv/encoding.h	846;"	d
MATCH_FDIV_Q	repo/riscv/encoding.h	848;"	d
MATCH_FDIV_S	repo/riscv/encoding.h	850;"	d
MATCH_FENCE	repo/riscv/encoding.h	852;"	d
MATCH_FENCE_I	repo/riscv/encoding.h	854;"	d
MATCH_FEQ_D	repo/riscv/encoding.h	856;"	d
MATCH_FEQ_H	repo/riscv/encoding.h	858;"	d
MATCH_FEQ_Q	repo/riscv/encoding.h	860;"	d
MATCH_FEQ_S	repo/riscv/encoding.h	862;"	d
MATCH_FLD	repo/riscv/encoding.h	864;"	d
MATCH_FLEQ_D	repo/riscv/encoding.h	874;"	d
MATCH_FLEQ_H	repo/riscv/encoding.h	876;"	d
MATCH_FLEQ_Q	repo/riscv/encoding.h	878;"	d
MATCH_FLEQ_S	repo/riscv/encoding.h	880;"	d
MATCH_FLE_D	repo/riscv/encoding.h	866;"	d
MATCH_FLE_H	repo/riscv/encoding.h	868;"	d
MATCH_FLE_Q	repo/riscv/encoding.h	870;"	d
MATCH_FLE_S	repo/riscv/encoding.h	872;"	d
MATCH_FLH	repo/riscv/encoding.h	882;"	d
MATCH_FLI_D	repo/riscv/encoding.h	884;"	d
MATCH_FLI_H	repo/riscv/encoding.h	886;"	d
MATCH_FLI_Q	repo/riscv/encoding.h	888;"	d
MATCH_FLI_S	repo/riscv/encoding.h	890;"	d
MATCH_FLQ	repo/riscv/encoding.h	892;"	d
MATCH_FLTQ_D	repo/riscv/encoding.h	902;"	d
MATCH_FLTQ_H	repo/riscv/encoding.h	904;"	d
MATCH_FLTQ_Q	repo/riscv/encoding.h	906;"	d
MATCH_FLTQ_S	repo/riscv/encoding.h	908;"	d
MATCH_FLT_D	repo/riscv/encoding.h	894;"	d
MATCH_FLT_H	repo/riscv/encoding.h	896;"	d
MATCH_FLT_Q	repo/riscv/encoding.h	898;"	d
MATCH_FLT_S	repo/riscv/encoding.h	900;"	d
MATCH_FLW	repo/riscv/encoding.h	910;"	d
MATCH_FMADD_D	repo/riscv/encoding.h	912;"	d
MATCH_FMADD_H	repo/riscv/encoding.h	914;"	d
MATCH_FMADD_Q	repo/riscv/encoding.h	916;"	d
MATCH_FMADD_S	repo/riscv/encoding.h	918;"	d
MATCH_FMAXM_D	repo/riscv/encoding.h	928;"	d
MATCH_FMAXM_H	repo/riscv/encoding.h	930;"	d
MATCH_FMAXM_Q	repo/riscv/encoding.h	932;"	d
MATCH_FMAXM_S	repo/riscv/encoding.h	934;"	d
MATCH_FMAX_D	repo/riscv/encoding.h	920;"	d
MATCH_FMAX_H	repo/riscv/encoding.h	922;"	d
MATCH_FMAX_Q	repo/riscv/encoding.h	924;"	d
MATCH_FMAX_S	repo/riscv/encoding.h	926;"	d
MATCH_FMINM_D	repo/riscv/encoding.h	944;"	d
MATCH_FMINM_H	repo/riscv/encoding.h	946;"	d
MATCH_FMINM_Q	repo/riscv/encoding.h	948;"	d
MATCH_FMINM_S	repo/riscv/encoding.h	950;"	d
MATCH_FMIN_D	repo/riscv/encoding.h	936;"	d
MATCH_FMIN_H	repo/riscv/encoding.h	938;"	d
MATCH_FMIN_Q	repo/riscv/encoding.h	940;"	d
MATCH_FMIN_S	repo/riscv/encoding.h	942;"	d
MATCH_FMSUB_D	repo/riscv/encoding.h	952;"	d
MATCH_FMSUB_H	repo/riscv/encoding.h	954;"	d
MATCH_FMSUB_Q	repo/riscv/encoding.h	956;"	d
MATCH_FMSUB_S	repo/riscv/encoding.h	958;"	d
MATCH_FMUL_D	repo/riscv/encoding.h	960;"	d
MATCH_FMUL_H	repo/riscv/encoding.h	962;"	d
MATCH_FMUL_Q	repo/riscv/encoding.h	964;"	d
MATCH_FMUL_S	repo/riscv/encoding.h	966;"	d
MATCH_FMVH_X_D	repo/riscv/encoding.h	980;"	d
MATCH_FMVH_X_Q	repo/riscv/encoding.h	982;"	d
MATCH_FMVP_D_X	repo/riscv/encoding.h	984;"	d
MATCH_FMVP_Q_X	repo/riscv/encoding.h	986;"	d
MATCH_FMV_D_X	repo/riscv/encoding.h	968;"	d
MATCH_FMV_H_X	repo/riscv/encoding.h	970;"	d
MATCH_FMV_W_X	repo/riscv/encoding.h	972;"	d
MATCH_FMV_X_D	repo/riscv/encoding.h	974;"	d
MATCH_FMV_X_H	repo/riscv/encoding.h	976;"	d
MATCH_FMV_X_W	repo/riscv/encoding.h	978;"	d
MATCH_FNMADD_D	repo/riscv/encoding.h	988;"	d
MATCH_FNMADD_H	repo/riscv/encoding.h	990;"	d
MATCH_FNMADD_Q	repo/riscv/encoding.h	992;"	d
MATCH_FNMADD_S	repo/riscv/encoding.h	994;"	d
MATCH_FNMSUB_D	repo/riscv/encoding.h	996;"	d
MATCH_FNMSUB_H	repo/riscv/encoding.h	998;"	d
MATCH_FNMSUB_Q	repo/riscv/encoding.h	1000;"	d
MATCH_FNMSUB_S	repo/riscv/encoding.h	1002;"	d
MATCH_FROUNDNX_D	repo/riscv/encoding.h	1012;"	d
MATCH_FROUNDNX_H	repo/riscv/encoding.h	1014;"	d
MATCH_FROUNDNX_Q	repo/riscv/encoding.h	1016;"	d
MATCH_FROUNDNX_S	repo/riscv/encoding.h	1018;"	d
MATCH_FROUND_D	repo/riscv/encoding.h	1004;"	d
MATCH_FROUND_H	repo/riscv/encoding.h	1006;"	d
MATCH_FROUND_Q	repo/riscv/encoding.h	1008;"	d
MATCH_FROUND_S	repo/riscv/encoding.h	1010;"	d
MATCH_FSD	repo/riscv/encoding.h	1020;"	d
MATCH_FSGNJN_D	repo/riscv/encoding.h	1030;"	d
MATCH_FSGNJN_H	repo/riscv/encoding.h	1032;"	d
MATCH_FSGNJN_Q	repo/riscv/encoding.h	1034;"	d
MATCH_FSGNJN_S	repo/riscv/encoding.h	1036;"	d
MATCH_FSGNJX_D	repo/riscv/encoding.h	1038;"	d
MATCH_FSGNJX_H	repo/riscv/encoding.h	1040;"	d
MATCH_FSGNJX_Q	repo/riscv/encoding.h	1042;"	d
MATCH_FSGNJX_S	repo/riscv/encoding.h	1044;"	d
MATCH_FSGNJ_D	repo/riscv/encoding.h	1022;"	d
MATCH_FSGNJ_H	repo/riscv/encoding.h	1024;"	d
MATCH_FSGNJ_Q	repo/riscv/encoding.h	1026;"	d
MATCH_FSGNJ_S	repo/riscv/encoding.h	1028;"	d
MATCH_FSH	repo/riscv/encoding.h	1046;"	d
MATCH_FSL	repo/riscv/encoding.h	1048;"	d
MATCH_FSLW	repo/riscv/encoding.h	1050;"	d
MATCH_FSQ	repo/riscv/encoding.h	1052;"	d
MATCH_FSQRT_D	repo/riscv/encoding.h	1054;"	d
MATCH_FSQRT_H	repo/riscv/encoding.h	1056;"	d
MATCH_FSQRT_Q	repo/riscv/encoding.h	1058;"	d
MATCH_FSQRT_S	repo/riscv/encoding.h	1060;"	d
MATCH_FSR	repo/riscv/encoding.h	1062;"	d
MATCH_FSRI	repo/riscv/encoding.h	1064;"	d
MATCH_FSRIW	repo/riscv/encoding.h	1066;"	d
MATCH_FSRW	repo/riscv/encoding.h	1068;"	d
MATCH_FSUB_D	repo/riscv/encoding.h	1070;"	d
MATCH_FSUB_H	repo/riscv/encoding.h	1072;"	d
MATCH_FSUB_Q	repo/riscv/encoding.h	1074;"	d
MATCH_FSUB_S	repo/riscv/encoding.h	1076;"	d
MATCH_FSW	repo/riscv/encoding.h	1078;"	d
MATCH_GE	repo/riscv/triggers.h	/^    MATCH_GE = MCONTROL_MATCH_GE,$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_GORC	repo/riscv/encoding.h	1080;"	d
MATCH_GORCI	repo/riscv/encoding.h	1082;"	d
MATCH_GORCIW	repo/riscv/encoding.h	1084;"	d
MATCH_GORCW	repo/riscv/encoding.h	1086;"	d
MATCH_GREV	repo/riscv/encoding.h	1088;"	d
MATCH_GREVI	repo/riscv/encoding.h	1090;"	d
MATCH_GREVIW	repo/riscv/encoding.h	1092;"	d
MATCH_GREVW	repo/riscv/encoding.h	1094;"	d
MATCH_HFENCE_GVMA	repo/riscv/encoding.h	1096;"	d
MATCH_HFENCE_VVMA	repo/riscv/encoding.h	1098;"	d
MATCH_HINVAL_GVMA	repo/riscv/encoding.h	1100;"	d
MATCH_HINVAL_VVMA	repo/riscv/encoding.h	1102;"	d
MATCH_HLVX_HU	repo/riscv/encoding.h	1118;"	d
MATCH_HLVX_WU	repo/riscv/encoding.h	1120;"	d
MATCH_HLV_B	repo/riscv/encoding.h	1104;"	d
MATCH_HLV_BU	repo/riscv/encoding.h	1106;"	d
MATCH_HLV_D	repo/riscv/encoding.h	1108;"	d
MATCH_HLV_H	repo/riscv/encoding.h	1110;"	d
MATCH_HLV_HU	repo/riscv/encoding.h	1112;"	d
MATCH_HLV_W	repo/riscv/encoding.h	1114;"	d
MATCH_HLV_WU	repo/riscv/encoding.h	1116;"	d
MATCH_HSV_B	repo/riscv/encoding.h	1122;"	d
MATCH_HSV_D	repo/riscv/encoding.h	1124;"	d
MATCH_HSV_H	repo/riscv/encoding.h	1126;"	d
MATCH_HSV_W	repo/riscv/encoding.h	1128;"	d
MATCH_INSB	repo/riscv/encoding.h	1130;"	d
MATCH_JAL	repo/riscv/encoding.h	1132;"	d
MATCH_JALR	repo/riscv/encoding.h	1134;"	d
MATCH_KABS16	repo/riscv/encoding.h	1136;"	d
MATCH_KABS32	repo/riscv/encoding.h	1138;"	d
MATCH_KABS8	repo/riscv/encoding.h	1140;"	d
MATCH_KABSW	repo/riscv/encoding.h	1142;"	d
MATCH_KADD16	repo/riscv/encoding.h	1144;"	d
MATCH_KADD32	repo/riscv/encoding.h	1146;"	d
MATCH_KADD64	repo/riscv/encoding.h	1148;"	d
MATCH_KADD8	repo/riscv/encoding.h	1150;"	d
MATCH_KADDH	repo/riscv/encoding.h	1152;"	d
MATCH_KADDW	repo/riscv/encoding.h	1154;"	d
MATCH_KCRAS16	repo/riscv/encoding.h	1156;"	d
MATCH_KCRAS32	repo/riscv/encoding.h	1158;"	d
MATCH_KCRSA16	repo/riscv/encoding.h	1160;"	d
MATCH_KCRSA32	repo/riscv/encoding.h	1162;"	d
MATCH_KDMABB	repo/riscv/encoding.h	1164;"	d
MATCH_KDMABB16	repo/riscv/encoding.h	1166;"	d
MATCH_KDMABT	repo/riscv/encoding.h	1168;"	d
MATCH_KDMABT16	repo/riscv/encoding.h	1170;"	d
MATCH_KDMATT	repo/riscv/encoding.h	1172;"	d
MATCH_KDMATT16	repo/riscv/encoding.h	1174;"	d
MATCH_KDMBB	repo/riscv/encoding.h	1176;"	d
MATCH_KDMBB16	repo/riscv/encoding.h	1178;"	d
MATCH_KDMBT	repo/riscv/encoding.h	1180;"	d
MATCH_KDMBT16	repo/riscv/encoding.h	1182;"	d
MATCH_KDMTT	repo/riscv/encoding.h	1184;"	d
MATCH_KDMTT16	repo/riscv/encoding.h	1186;"	d
MATCH_KHM16	repo/riscv/encoding.h	1188;"	d
MATCH_KHM8	repo/riscv/encoding.h	1190;"	d
MATCH_KHMBB	repo/riscv/encoding.h	1192;"	d
MATCH_KHMBB16	repo/riscv/encoding.h	1194;"	d
MATCH_KHMBT	repo/riscv/encoding.h	1196;"	d
MATCH_KHMBT16	repo/riscv/encoding.h	1198;"	d
MATCH_KHMTT	repo/riscv/encoding.h	1200;"	d
MATCH_KHMTT16	repo/riscv/encoding.h	1202;"	d
MATCH_KHMX16	repo/riscv/encoding.h	1204;"	d
MATCH_KHMX8	repo/riscv/encoding.h	1206;"	d
MATCH_KMABB	repo/riscv/encoding.h	1208;"	d
MATCH_KMABB32	repo/riscv/encoding.h	1210;"	d
MATCH_KMABT	repo/riscv/encoding.h	1212;"	d
MATCH_KMABT32	repo/riscv/encoding.h	1214;"	d
MATCH_KMADA	repo/riscv/encoding.h	1216;"	d
MATCH_KMADRS	repo/riscv/encoding.h	1218;"	d
MATCH_KMADRS32	repo/riscv/encoding.h	1220;"	d
MATCH_KMADS	repo/riscv/encoding.h	1222;"	d
MATCH_KMADS32	repo/riscv/encoding.h	1224;"	d
MATCH_KMAR64	repo/riscv/encoding.h	1226;"	d
MATCH_KMATT	repo/riscv/encoding.h	1228;"	d
MATCH_KMATT32	repo/riscv/encoding.h	1230;"	d
MATCH_KMAXDA	repo/riscv/encoding.h	1232;"	d
MATCH_KMAXDA32	repo/riscv/encoding.h	1234;"	d
MATCH_KMAXDS	repo/riscv/encoding.h	1236;"	d
MATCH_KMAXDS32	repo/riscv/encoding.h	1238;"	d
MATCH_KMDA	repo/riscv/encoding.h	1240;"	d
MATCH_KMDA32	repo/riscv/encoding.h	1242;"	d
MATCH_KMMAC	repo/riscv/encoding.h	1244;"	d
MATCH_KMMAC_U	repo/riscv/encoding.h	1246;"	d
MATCH_KMMAWB	repo/riscv/encoding.h	1248;"	d
MATCH_KMMAWB2	repo/riscv/encoding.h	1250;"	d
MATCH_KMMAWB2_U	repo/riscv/encoding.h	1252;"	d
MATCH_KMMAWB_U	repo/riscv/encoding.h	1254;"	d
MATCH_KMMAWT	repo/riscv/encoding.h	1256;"	d
MATCH_KMMAWT2	repo/riscv/encoding.h	1258;"	d
MATCH_KMMAWT2_U	repo/riscv/encoding.h	1260;"	d
MATCH_KMMAWT_U	repo/riscv/encoding.h	1262;"	d
MATCH_KMMSB	repo/riscv/encoding.h	1264;"	d
MATCH_KMMSB_U	repo/riscv/encoding.h	1266;"	d
MATCH_KMMWB2	repo/riscv/encoding.h	1268;"	d
MATCH_KMMWB2_U	repo/riscv/encoding.h	1270;"	d
MATCH_KMMWT2	repo/riscv/encoding.h	1272;"	d
MATCH_KMMWT2_U	repo/riscv/encoding.h	1274;"	d
MATCH_KMSDA	repo/riscv/encoding.h	1276;"	d
MATCH_KMSDA32	repo/riscv/encoding.h	1278;"	d
MATCH_KMSR64	repo/riscv/encoding.h	1280;"	d
MATCH_KMSXDA	repo/riscv/encoding.h	1282;"	d
MATCH_KMSXDA32	repo/riscv/encoding.h	1284;"	d
MATCH_KMXDA	repo/riscv/encoding.h	1286;"	d
MATCH_KMXDA32	repo/riscv/encoding.h	1288;"	d
MATCH_KSLL16	repo/riscv/encoding.h	1290;"	d
MATCH_KSLL32	repo/riscv/encoding.h	1292;"	d
MATCH_KSLL8	repo/riscv/encoding.h	1294;"	d
MATCH_KSLLI16	repo/riscv/encoding.h	1296;"	d
MATCH_KSLLI32	repo/riscv/encoding.h	1298;"	d
MATCH_KSLLI8	repo/riscv/encoding.h	1300;"	d
MATCH_KSLLIW	repo/riscv/encoding.h	1302;"	d
MATCH_KSLLW	repo/riscv/encoding.h	1304;"	d
MATCH_KSLRA16	repo/riscv/encoding.h	1306;"	d
MATCH_KSLRA16_U	repo/riscv/encoding.h	1308;"	d
MATCH_KSLRA32	repo/riscv/encoding.h	1310;"	d
MATCH_KSLRA32_U	repo/riscv/encoding.h	1312;"	d
MATCH_KSLRA8	repo/riscv/encoding.h	1314;"	d
MATCH_KSLRA8_U	repo/riscv/encoding.h	1316;"	d
MATCH_KSLRAW	repo/riscv/encoding.h	1318;"	d
MATCH_KSLRAW_U	repo/riscv/encoding.h	1320;"	d
MATCH_KSTAS16	repo/riscv/encoding.h	1322;"	d
MATCH_KSTAS32	repo/riscv/encoding.h	1324;"	d
MATCH_KSTSA16	repo/riscv/encoding.h	1326;"	d
MATCH_KSTSA32	repo/riscv/encoding.h	1328;"	d
MATCH_KSUB16	repo/riscv/encoding.h	1330;"	d
MATCH_KSUB32	repo/riscv/encoding.h	1332;"	d
MATCH_KSUB64	repo/riscv/encoding.h	1334;"	d
MATCH_KSUB8	repo/riscv/encoding.h	1336;"	d
MATCH_KSUBH	repo/riscv/encoding.h	1338;"	d
MATCH_KSUBW	repo/riscv/encoding.h	1340;"	d
MATCH_KWMMUL	repo/riscv/encoding.h	1342;"	d
MATCH_KWMMUL_U	repo/riscv/encoding.h	1344;"	d
MATCH_LB	repo/riscv/encoding.h	1346;"	d
MATCH_LBU	repo/riscv/encoding.h	1348;"	d
MATCH_LD	repo/riscv/encoding.h	1350;"	d
MATCH_LDU	repo/riscv/encoding.h	1352;"	d
MATCH_LH	repo/riscv/encoding.h	1354;"	d
MATCH_LHU	repo/riscv/encoding.h	1356;"	d
MATCH_LQ	repo/riscv/encoding.h	1358;"	d
MATCH_LR_D	repo/riscv/encoding.h	1360;"	d
MATCH_LR_W	repo/riscv/encoding.h	1362;"	d
MATCH_LT	repo/riscv/triggers.h	/^    MATCH_LT = MCONTROL_MATCH_LT,$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_LUI	repo/riscv/encoding.h	1364;"	d
MATCH_LW	repo/riscv/encoding.h	1366;"	d
MATCH_LWU	repo/riscv/encoding.h	1368;"	d
MATCH_MADDR32	repo/riscv/encoding.h	1370;"	d
MATCH_MASK_HIGH	repo/riscv/triggers.h	/^    MATCH_MASK_HIGH = MCONTROL_MATCH_MASK_HIGH$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_MASK_LOW	repo/riscv/triggers.h	/^    MATCH_MASK_LOW = MCONTROL_MATCH_MASK_LOW,$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_MAX	repo/riscv/encoding.h	1372;"	d
MATCH_MAXU	repo/riscv/encoding.h	1374;"	d
MATCH_MIN	repo/riscv/encoding.h	1376;"	d
MATCH_MINU	repo/riscv/encoding.h	1378;"	d
MATCH_MNRET	repo/riscv/encoding.h	1380;"	d
MATCH_MRET	repo/riscv/encoding.h	1382;"	d
MATCH_MSUBR32	repo/riscv/encoding.h	1384;"	d
MATCH_MUL	repo/riscv/encoding.h	1386;"	d
MATCH_MULH	repo/riscv/encoding.h	1388;"	d
MATCH_MULHSU	repo/riscv/encoding.h	1390;"	d
MATCH_MULHU	repo/riscv/encoding.h	1392;"	d
MATCH_MULR64	repo/riscv/encoding.h	1394;"	d
MATCH_MULSR64	repo/riscv/encoding.h	1396;"	d
MATCH_MULW	repo/riscv/encoding.h	1398;"	d
MATCH_NAPOT	repo/riscv/triggers.h	/^    MATCH_NAPOT = MCONTROL_MATCH_NAPOT,$/;"	e	enum:triggers::mcontrol_common_t::__anon91
MATCH_OR	repo/riscv/encoding.h	1400;"	d
MATCH_ORI	repo/riscv/encoding.h	1402;"	d
MATCH_ORN	repo/riscv/encoding.h	1404;"	d
MATCH_PACK	repo/riscv/encoding.h	1406;"	d
MATCH_PACKH	repo/riscv/encoding.h	1408;"	d
MATCH_PACKU	repo/riscv/encoding.h	1410;"	d
MATCH_PACKUW	repo/riscv/encoding.h	1412;"	d
MATCH_PACKW	repo/riscv/encoding.h	1414;"	d
MATCH_PAUSE	repo/riscv/encoding.h	1416;"	d
MATCH_PBSAD	repo/riscv/encoding.h	1418;"	d
MATCH_PBSADA	repo/riscv/encoding.h	1420;"	d
MATCH_PKBB16	repo/riscv/encoding.h	1422;"	d
MATCH_PKBT16	repo/riscv/encoding.h	1424;"	d
MATCH_PKBT32	repo/riscv/encoding.h	1426;"	d
MATCH_PKTB16	repo/riscv/encoding.h	1428;"	d
MATCH_PKTB32	repo/riscv/encoding.h	1430;"	d
MATCH_PKTT16	repo/riscv/encoding.h	1432;"	d
MATCH_PREFETCH_I	repo/riscv/encoding.h	1434;"	d
MATCH_PREFETCH_R	repo/riscv/encoding.h	1436;"	d
MATCH_PREFETCH_W	repo/riscv/encoding.h	1438;"	d
MATCH_RADD16	repo/riscv/encoding.h	1440;"	d
MATCH_RADD32	repo/riscv/encoding.h	1442;"	d
MATCH_RADD64	repo/riscv/encoding.h	1444;"	d
MATCH_RADD8	repo/riscv/encoding.h	1446;"	d
MATCH_RADDW	repo/riscv/encoding.h	1448;"	d
MATCH_RCRAS16	repo/riscv/encoding.h	1450;"	d
MATCH_RCRAS32	repo/riscv/encoding.h	1452;"	d
MATCH_RCRSA16	repo/riscv/encoding.h	1454;"	d
MATCH_RCRSA32	repo/riscv/encoding.h	1456;"	d
MATCH_REM	repo/riscv/encoding.h	1458;"	d
MATCH_REMU	repo/riscv/encoding.h	1460;"	d
MATCH_REMUW	repo/riscv/encoding.h	1462;"	d
MATCH_REMW	repo/riscv/encoding.h	1464;"	d
MATCH_ROL	repo/riscv/encoding.h	1466;"	d
MATCH_ROLW	repo/riscv/encoding.h	1468;"	d
MATCH_ROR	repo/riscv/encoding.h	1470;"	d
MATCH_RORI	repo/riscv/encoding.h	1472;"	d
MATCH_RORIW	repo/riscv/encoding.h	1474;"	d
MATCH_RORW	repo/riscv/encoding.h	1476;"	d
MATCH_RSTAS16	repo/riscv/encoding.h	1478;"	d
MATCH_RSTAS32	repo/riscv/encoding.h	1480;"	d
MATCH_RSTSA16	repo/riscv/encoding.h	1482;"	d
MATCH_RSTSA32	repo/riscv/encoding.h	1484;"	d
MATCH_RSUB16	repo/riscv/encoding.h	1486;"	d
MATCH_RSUB32	repo/riscv/encoding.h	1488;"	d
MATCH_RSUB64	repo/riscv/encoding.h	1490;"	d
MATCH_RSUB8	repo/riscv/encoding.h	1492;"	d
MATCH_RSUBW	repo/riscv/encoding.h	1494;"	d
MATCH_SB	repo/riscv/encoding.h	1496;"	d
MATCH_SCLIP16	repo/riscv/encoding.h	1502;"	d
MATCH_SCLIP32	repo/riscv/encoding.h	1504;"	d
MATCH_SCLIP8	repo/riscv/encoding.h	1506;"	d
MATCH_SCMPLE16	repo/riscv/encoding.h	1508;"	d
MATCH_SCMPLE8	repo/riscv/encoding.h	1510;"	d
MATCH_SCMPLT16	repo/riscv/encoding.h	1512;"	d
MATCH_SCMPLT8	repo/riscv/encoding.h	1514;"	d
MATCH_SC_D	repo/riscv/encoding.h	1498;"	d
MATCH_SC_W	repo/riscv/encoding.h	1500;"	d
MATCH_SD	repo/riscv/encoding.h	1516;"	d
MATCH_SEXT_B	repo/riscv/encoding.h	1518;"	d
MATCH_SEXT_H	repo/riscv/encoding.h	1520;"	d
MATCH_SFENCE_INVAL_IR	repo/riscv/encoding.h	1522;"	d
MATCH_SFENCE_VMA	repo/riscv/encoding.h	1524;"	d
MATCH_SFENCE_W_INVAL	repo/riscv/encoding.h	1526;"	d
MATCH_SH	repo/riscv/encoding.h	1528;"	d
MATCH_SH1ADD	repo/riscv/encoding.h	1530;"	d
MATCH_SH1ADD_UW	repo/riscv/encoding.h	1532;"	d
MATCH_SH2ADD	repo/riscv/encoding.h	1534;"	d
MATCH_SH2ADD_UW	repo/riscv/encoding.h	1536;"	d
MATCH_SH3ADD	repo/riscv/encoding.h	1538;"	d
MATCH_SH3ADD_UW	repo/riscv/encoding.h	1540;"	d
MATCH_SHA256SIG0	repo/riscv/encoding.h	1542;"	d
MATCH_SHA256SIG1	repo/riscv/encoding.h	1544;"	d
MATCH_SHA256SUM0	repo/riscv/encoding.h	1546;"	d
MATCH_SHA256SUM1	repo/riscv/encoding.h	1548;"	d
MATCH_SHA512SIG0	repo/riscv/encoding.h	1550;"	d
MATCH_SHA512SIG0H	repo/riscv/encoding.h	1552;"	d
MATCH_SHA512SIG0L	repo/riscv/encoding.h	1554;"	d
MATCH_SHA512SIG1	repo/riscv/encoding.h	1556;"	d
MATCH_SHA512SIG1H	repo/riscv/encoding.h	1558;"	d
MATCH_SHA512SIG1L	repo/riscv/encoding.h	1560;"	d
MATCH_SHA512SUM0	repo/riscv/encoding.h	1562;"	d
MATCH_SHA512SUM0R	repo/riscv/encoding.h	1564;"	d
MATCH_SHA512SUM1	repo/riscv/encoding.h	1566;"	d
MATCH_SHA512SUM1R	repo/riscv/encoding.h	1568;"	d
MATCH_SHFL	repo/riscv/encoding.h	1570;"	d
MATCH_SHFLI	repo/riscv/encoding.h	1572;"	d
MATCH_SHFLW	repo/riscv/encoding.h	1574;"	d
MATCH_SINVAL_VMA	repo/riscv/encoding.h	1576;"	d
MATCH_SLL	repo/riscv/encoding.h	1578;"	d
MATCH_SLL16	repo/riscv/encoding.h	1580;"	d
MATCH_SLL32	repo/riscv/encoding.h	1582;"	d
MATCH_SLL8	repo/riscv/encoding.h	1584;"	d
MATCH_SLLD	repo/riscv/encoding.h	1586;"	d
MATCH_SLLI	repo/riscv/encoding.h	1588;"	d
MATCH_SLLI16	repo/riscv/encoding.h	1590;"	d
MATCH_SLLI32	repo/riscv/encoding.h	1592;"	d
MATCH_SLLI8	repo/riscv/encoding.h	1594;"	d
MATCH_SLLID	repo/riscv/encoding.h	1602;"	d
MATCH_SLLIW	repo/riscv/encoding.h	1604;"	d
MATCH_SLLI_RV128	repo/riscv/encoding.h	1596;"	d
MATCH_SLLI_RV32	repo/riscv/encoding.h	1598;"	d
MATCH_SLLI_UW	repo/riscv/encoding.h	1600;"	d
MATCH_SLLW	repo/riscv/encoding.h	1606;"	d
MATCH_SLO	repo/riscv/encoding.h	1608;"	d
MATCH_SLOI	repo/riscv/encoding.h	1610;"	d
MATCH_SLOIW	repo/riscv/encoding.h	1612;"	d
MATCH_SLOW	repo/riscv/encoding.h	1614;"	d
MATCH_SLT	repo/riscv/encoding.h	1616;"	d
MATCH_SLTI	repo/riscv/encoding.h	1618;"	d
MATCH_SLTIU	repo/riscv/encoding.h	1620;"	d
MATCH_SLTU	repo/riscv/encoding.h	1622;"	d
MATCH_SM3P0	repo/riscv/encoding.h	1624;"	d
MATCH_SM3P1	repo/riscv/encoding.h	1626;"	d
MATCH_SM4ED	repo/riscv/encoding.h	1628;"	d
MATCH_SM4KS	repo/riscv/encoding.h	1630;"	d
MATCH_SMAL	repo/riscv/encoding.h	1632;"	d
MATCH_SMALBB	repo/riscv/encoding.h	1634;"	d
MATCH_SMALBT	repo/riscv/encoding.h	1636;"	d
MATCH_SMALDA	repo/riscv/encoding.h	1638;"	d
MATCH_SMALDRS	repo/riscv/encoding.h	1640;"	d
MATCH_SMALDS	repo/riscv/encoding.h	1642;"	d
MATCH_SMALTT	repo/riscv/encoding.h	1644;"	d
MATCH_SMALXDA	repo/riscv/encoding.h	1646;"	d
MATCH_SMALXDS	repo/riscv/encoding.h	1648;"	d
MATCH_SMAQA	repo/riscv/encoding.h	1650;"	d
MATCH_SMAQA_SU	repo/riscv/encoding.h	1652;"	d
MATCH_SMAR64	repo/riscv/encoding.h	1654;"	d
MATCH_SMAX16	repo/riscv/encoding.h	1656;"	d
MATCH_SMAX32	repo/riscv/encoding.h	1658;"	d
MATCH_SMAX8	repo/riscv/encoding.h	1660;"	d
MATCH_SMBB16	repo/riscv/encoding.h	1662;"	d
MATCH_SMBT16	repo/riscv/encoding.h	1664;"	d
MATCH_SMBT32	repo/riscv/encoding.h	1666;"	d
MATCH_SMDRS	repo/riscv/encoding.h	1668;"	d
MATCH_SMDRS32	repo/riscv/encoding.h	1670;"	d
MATCH_SMDS	repo/riscv/encoding.h	1672;"	d
MATCH_SMDS32	repo/riscv/encoding.h	1674;"	d
MATCH_SMIN16	repo/riscv/encoding.h	1676;"	d
MATCH_SMIN32	repo/riscv/encoding.h	1678;"	d
MATCH_SMIN8	repo/riscv/encoding.h	1680;"	d
MATCH_SMMUL	repo/riscv/encoding.h	1682;"	d
MATCH_SMMUL_U	repo/riscv/encoding.h	1684;"	d
MATCH_SMMWB	repo/riscv/encoding.h	1686;"	d
MATCH_SMMWB_U	repo/riscv/encoding.h	1688;"	d
MATCH_SMMWT	repo/riscv/encoding.h	1690;"	d
MATCH_SMMWT_U	repo/riscv/encoding.h	1692;"	d
MATCH_SMSLDA	repo/riscv/encoding.h	1694;"	d
MATCH_SMSLXDA	repo/riscv/encoding.h	1696;"	d
MATCH_SMSR64	repo/riscv/encoding.h	1698;"	d
MATCH_SMTT16	repo/riscv/encoding.h	1700;"	d
MATCH_SMTT32	repo/riscv/encoding.h	1702;"	d
MATCH_SMUL16	repo/riscv/encoding.h	1704;"	d
MATCH_SMUL8	repo/riscv/encoding.h	1706;"	d
MATCH_SMULX16	repo/riscv/encoding.h	1708;"	d
MATCH_SMULX8	repo/riscv/encoding.h	1710;"	d
MATCH_SMXDS	repo/riscv/encoding.h	1712;"	d
MATCH_SMXDS32	repo/riscv/encoding.h	1714;"	d
MATCH_SQ	repo/riscv/encoding.h	1716;"	d
MATCH_SRA	repo/riscv/encoding.h	1718;"	d
MATCH_SRA16	repo/riscv/encoding.h	1720;"	d
MATCH_SRA16_U	repo/riscv/encoding.h	1722;"	d
MATCH_SRA32	repo/riscv/encoding.h	1724;"	d
MATCH_SRA32_U	repo/riscv/encoding.h	1726;"	d
MATCH_SRA8	repo/riscv/encoding.h	1728;"	d
MATCH_SRA8_U	repo/riscv/encoding.h	1730;"	d
MATCH_SRAD	repo/riscv/encoding.h	1734;"	d
MATCH_SRAI	repo/riscv/encoding.h	1736;"	d
MATCH_SRAI16	repo/riscv/encoding.h	1738;"	d
MATCH_SRAI16_U	repo/riscv/encoding.h	1740;"	d
MATCH_SRAI32	repo/riscv/encoding.h	1742;"	d
MATCH_SRAI32_U	repo/riscv/encoding.h	1744;"	d
MATCH_SRAI8	repo/riscv/encoding.h	1746;"	d
MATCH_SRAI8_U	repo/riscv/encoding.h	1748;"	d
MATCH_SRAID	repo/riscv/encoding.h	1756;"	d
MATCH_SRAIW	repo/riscv/encoding.h	1758;"	d
MATCH_SRAIW_U	repo/riscv/encoding.h	1760;"	d
MATCH_SRAI_RV128	repo/riscv/encoding.h	1750;"	d
MATCH_SRAI_RV32	repo/riscv/encoding.h	1752;"	d
MATCH_SRAI_U	repo/riscv/encoding.h	1754;"	d
MATCH_SRAW	repo/riscv/encoding.h	1762;"	d
MATCH_SRA_U	repo/riscv/encoding.h	1732;"	d
MATCH_SRET	repo/riscv/encoding.h	1764;"	d
MATCH_SRL	repo/riscv/encoding.h	1766;"	d
MATCH_SRL16	repo/riscv/encoding.h	1768;"	d
MATCH_SRL16_U	repo/riscv/encoding.h	1770;"	d
MATCH_SRL32	repo/riscv/encoding.h	1772;"	d
MATCH_SRL32_U	repo/riscv/encoding.h	1774;"	d
MATCH_SRL8	repo/riscv/encoding.h	1776;"	d
MATCH_SRL8_U	repo/riscv/encoding.h	1778;"	d
MATCH_SRLD	repo/riscv/encoding.h	1780;"	d
MATCH_SRLI	repo/riscv/encoding.h	1782;"	d
MATCH_SRLI16	repo/riscv/encoding.h	1784;"	d
MATCH_SRLI16_U	repo/riscv/encoding.h	1786;"	d
MATCH_SRLI32	repo/riscv/encoding.h	1788;"	d
MATCH_SRLI32_U	repo/riscv/encoding.h	1790;"	d
MATCH_SRLI8	repo/riscv/encoding.h	1792;"	d
MATCH_SRLI8_U	repo/riscv/encoding.h	1794;"	d
MATCH_SRLID	repo/riscv/encoding.h	1800;"	d
MATCH_SRLIW	repo/riscv/encoding.h	1802;"	d
MATCH_SRLI_RV128	repo/riscv/encoding.h	1796;"	d
MATCH_SRLI_RV32	repo/riscv/encoding.h	1798;"	d
MATCH_SRLW	repo/riscv/encoding.h	1804;"	d
MATCH_SRO	repo/riscv/encoding.h	1806;"	d
MATCH_SROI	repo/riscv/encoding.h	1808;"	d
MATCH_SROIW	repo/riscv/encoding.h	1810;"	d
MATCH_SROW	repo/riscv/encoding.h	1812;"	d
MATCH_STAS16	repo/riscv/encoding.h	1814;"	d
MATCH_STAS32	repo/riscv/encoding.h	1816;"	d
MATCH_STSA16	repo/riscv/encoding.h	1818;"	d
MATCH_STSA32	repo/riscv/encoding.h	1820;"	d
MATCH_SUB	repo/riscv/encoding.h	1822;"	d
MATCH_SUB16	repo/riscv/encoding.h	1824;"	d
MATCH_SUB32	repo/riscv/encoding.h	1826;"	d
MATCH_SUB64	repo/riscv/encoding.h	1828;"	d
MATCH_SUB8	repo/riscv/encoding.h	1830;"	d
MATCH_SUBD	repo/riscv/encoding.h	1832;"	d
MATCH_SUBW	repo/riscv/encoding.h	1834;"	d
MATCH_SUNPKD810	repo/riscv/encoding.h	1836;"	d
MATCH_SUNPKD820	repo/riscv/encoding.h	1838;"	d
MATCH_SUNPKD830	repo/riscv/encoding.h	1840;"	d
MATCH_SUNPKD831	repo/riscv/encoding.h	1842;"	d
MATCH_SUNPKD832	repo/riscv/encoding.h	1844;"	d
MATCH_SW	repo/riscv/encoding.h	1846;"	d
MATCH_UCLIP16	repo/riscv/encoding.h	1848;"	d
MATCH_UCLIP32	repo/riscv/encoding.h	1850;"	d
MATCH_UCLIP8	repo/riscv/encoding.h	1852;"	d
MATCH_UCMPLE16	repo/riscv/encoding.h	1854;"	d
MATCH_UCMPLE8	repo/riscv/encoding.h	1856;"	d
MATCH_UCMPLT16	repo/riscv/encoding.h	1858;"	d
MATCH_UCMPLT8	repo/riscv/encoding.h	1860;"	d
MATCH_UKADD16	repo/riscv/encoding.h	1862;"	d
MATCH_UKADD32	repo/riscv/encoding.h	1864;"	d
MATCH_UKADD64	repo/riscv/encoding.h	1866;"	d
MATCH_UKADD8	repo/riscv/encoding.h	1868;"	d
MATCH_UKADDH	repo/riscv/encoding.h	1870;"	d
MATCH_UKADDW	repo/riscv/encoding.h	1872;"	d
MATCH_UKCRAS16	repo/riscv/encoding.h	1874;"	d
MATCH_UKCRAS32	repo/riscv/encoding.h	1876;"	d
MATCH_UKCRSA16	repo/riscv/encoding.h	1878;"	d
MATCH_UKCRSA32	repo/riscv/encoding.h	1880;"	d
MATCH_UKMAR64	repo/riscv/encoding.h	1882;"	d
MATCH_UKMSR64	repo/riscv/encoding.h	1884;"	d
MATCH_UKSTAS16	repo/riscv/encoding.h	1886;"	d
MATCH_UKSTAS32	repo/riscv/encoding.h	1888;"	d
MATCH_UKSTSA16	repo/riscv/encoding.h	1890;"	d
MATCH_UKSTSA32	repo/riscv/encoding.h	1892;"	d
MATCH_UKSUB16	repo/riscv/encoding.h	1894;"	d
MATCH_UKSUB32	repo/riscv/encoding.h	1896;"	d
MATCH_UKSUB64	repo/riscv/encoding.h	1898;"	d
MATCH_UKSUB8	repo/riscv/encoding.h	1900;"	d
MATCH_UKSUBH	repo/riscv/encoding.h	1902;"	d
MATCH_UKSUBW	repo/riscv/encoding.h	1904;"	d
MATCH_UMAQA	repo/riscv/encoding.h	1906;"	d
MATCH_UMAR64	repo/riscv/encoding.h	1908;"	d
MATCH_UMAX16	repo/riscv/encoding.h	1910;"	d
MATCH_UMAX32	repo/riscv/encoding.h	1912;"	d
MATCH_UMAX8	repo/riscv/encoding.h	1914;"	d
MATCH_UMIN16	repo/riscv/encoding.h	1916;"	d
MATCH_UMIN32	repo/riscv/encoding.h	1918;"	d
MATCH_UMIN8	repo/riscv/encoding.h	1920;"	d
MATCH_UMSR64	repo/riscv/encoding.h	1922;"	d
MATCH_UMUL16	repo/riscv/encoding.h	1924;"	d
MATCH_UMUL8	repo/riscv/encoding.h	1926;"	d
MATCH_UMULX16	repo/riscv/encoding.h	1928;"	d
MATCH_UMULX8	repo/riscv/encoding.h	1930;"	d
MATCH_UNSHFL	repo/riscv/encoding.h	1932;"	d
MATCH_UNSHFLI	repo/riscv/encoding.h	1934;"	d
MATCH_UNSHFLW	repo/riscv/encoding.h	1936;"	d
MATCH_URADD16	repo/riscv/encoding.h	1938;"	d
MATCH_URADD32	repo/riscv/encoding.h	1940;"	d
MATCH_URADD64	repo/riscv/encoding.h	1942;"	d
MATCH_URADD8	repo/riscv/encoding.h	1944;"	d
MATCH_URADDW	repo/riscv/encoding.h	1946;"	d
MATCH_URCRAS16	repo/riscv/encoding.h	1948;"	d
MATCH_URCRAS32	repo/riscv/encoding.h	1950;"	d
MATCH_URCRSA16	repo/riscv/encoding.h	1952;"	d
MATCH_URCRSA32	repo/riscv/encoding.h	1954;"	d
MATCH_URSTAS16	repo/riscv/encoding.h	1956;"	d
MATCH_URSTAS32	repo/riscv/encoding.h	1958;"	d
MATCH_URSTSA16	repo/riscv/encoding.h	1960;"	d
MATCH_URSTSA32	repo/riscv/encoding.h	1962;"	d
MATCH_URSUB16	repo/riscv/encoding.h	1964;"	d
MATCH_URSUB32	repo/riscv/encoding.h	1966;"	d
MATCH_URSUB64	repo/riscv/encoding.h	1968;"	d
MATCH_URSUB8	repo/riscv/encoding.h	1970;"	d
MATCH_URSUBW	repo/riscv/encoding.h	1972;"	d
MATCH_VAADDU_VV	repo/riscv/encoding.h	1978;"	d
MATCH_VAADDU_VX	repo/riscv/encoding.h	1980;"	d
MATCH_VAADD_VV	repo/riscv/encoding.h	1974;"	d
MATCH_VAADD_VX	repo/riscv/encoding.h	1976;"	d
MATCH_VADC_VIM	repo/riscv/encoding.h	1982;"	d
MATCH_VADC_VVM	repo/riscv/encoding.h	1984;"	d
MATCH_VADC_VXM	repo/riscv/encoding.h	1986;"	d
MATCH_VADD_VI	repo/riscv/encoding.h	1988;"	d
MATCH_VADD_VV	repo/riscv/encoding.h	1990;"	d
MATCH_VADD_VX	repo/riscv/encoding.h	1992;"	d
MATCH_VAMOADDEI16_V	repo/riscv/encoding.h	1994;"	d
MATCH_VAMOADDEI32_V	repo/riscv/encoding.h	1996;"	d
MATCH_VAMOADDEI64_V	repo/riscv/encoding.h	1998;"	d
MATCH_VAMOADDEI8_V	repo/riscv/encoding.h	2000;"	d
MATCH_VAMOANDEI16_V	repo/riscv/encoding.h	2002;"	d
MATCH_VAMOANDEI32_V	repo/riscv/encoding.h	2004;"	d
MATCH_VAMOANDEI64_V	repo/riscv/encoding.h	2006;"	d
MATCH_VAMOANDEI8_V	repo/riscv/encoding.h	2008;"	d
MATCH_VAMOMAXEI16_V	repo/riscv/encoding.h	2010;"	d
MATCH_VAMOMAXEI32_V	repo/riscv/encoding.h	2012;"	d
MATCH_VAMOMAXEI64_V	repo/riscv/encoding.h	2014;"	d
MATCH_VAMOMAXEI8_V	repo/riscv/encoding.h	2016;"	d
MATCH_VAMOMAXUEI16_V	repo/riscv/encoding.h	2018;"	d
MATCH_VAMOMAXUEI32_V	repo/riscv/encoding.h	2020;"	d
MATCH_VAMOMAXUEI64_V	repo/riscv/encoding.h	2022;"	d
MATCH_VAMOMAXUEI8_V	repo/riscv/encoding.h	2024;"	d
MATCH_VAMOMINEI16_V	repo/riscv/encoding.h	2026;"	d
MATCH_VAMOMINEI32_V	repo/riscv/encoding.h	2028;"	d
MATCH_VAMOMINEI64_V	repo/riscv/encoding.h	2030;"	d
MATCH_VAMOMINEI8_V	repo/riscv/encoding.h	2032;"	d
MATCH_VAMOMINUEI16_V	repo/riscv/encoding.h	2034;"	d
MATCH_VAMOMINUEI32_V	repo/riscv/encoding.h	2036;"	d
MATCH_VAMOMINUEI64_V	repo/riscv/encoding.h	2038;"	d
MATCH_VAMOMINUEI8_V	repo/riscv/encoding.h	2040;"	d
MATCH_VAMOOREI16_V	repo/riscv/encoding.h	2042;"	d
MATCH_VAMOOREI32_V	repo/riscv/encoding.h	2044;"	d
MATCH_VAMOOREI64_V	repo/riscv/encoding.h	2046;"	d
MATCH_VAMOOREI8_V	repo/riscv/encoding.h	2048;"	d
MATCH_VAMOSWAPEI16_V	repo/riscv/encoding.h	2050;"	d
MATCH_VAMOSWAPEI32_V	repo/riscv/encoding.h	2052;"	d
MATCH_VAMOSWAPEI64_V	repo/riscv/encoding.h	2054;"	d
MATCH_VAMOSWAPEI8_V	repo/riscv/encoding.h	2056;"	d
MATCH_VAMOXOREI16_V	repo/riscv/encoding.h	2058;"	d
MATCH_VAMOXOREI32_V	repo/riscv/encoding.h	2060;"	d
MATCH_VAMOXOREI64_V	repo/riscv/encoding.h	2062;"	d
MATCH_VAMOXOREI8_V	repo/riscv/encoding.h	2064;"	d
MATCH_VAND_VI	repo/riscv/encoding.h	2066;"	d
MATCH_VAND_VV	repo/riscv/encoding.h	2068;"	d
MATCH_VAND_VX	repo/riscv/encoding.h	2070;"	d
MATCH_VASUBU_VV	repo/riscv/encoding.h	2076;"	d
MATCH_VASUBU_VX	repo/riscv/encoding.h	2078;"	d
MATCH_VASUB_VV	repo/riscv/encoding.h	2072;"	d
MATCH_VASUB_VX	repo/riscv/encoding.h	2074;"	d
MATCH_VCOMPRESS_VM	repo/riscv/encoding.h	2080;"	d
MATCH_VCPOP_M	repo/riscv/encoding.h	2082;"	d
MATCH_VDIVU_VV	repo/riscv/encoding.h	2088;"	d
MATCH_VDIVU_VX	repo/riscv/encoding.h	2090;"	d
MATCH_VDIV_VV	repo/riscv/encoding.h	2084;"	d
MATCH_VDIV_VX	repo/riscv/encoding.h	2086;"	d
MATCH_VFADD_VF	repo/riscv/encoding.h	2092;"	d
MATCH_VFADD_VV	repo/riscv/encoding.h	2094;"	d
MATCH_VFCLASS_V	repo/riscv/encoding.h	2096;"	d
MATCH_VFCVT_F_XU_V	repo/riscv/encoding.h	2100;"	d
MATCH_VFCVT_F_X_V	repo/riscv/encoding.h	2098;"	d
MATCH_VFCVT_RTZ_XU_F_V	repo/riscv/encoding.h	2104;"	d
MATCH_VFCVT_RTZ_X_F_V	repo/riscv/encoding.h	2102;"	d
MATCH_VFCVT_XU_F_V	repo/riscv/encoding.h	2108;"	d
MATCH_VFCVT_X_F_V	repo/riscv/encoding.h	2106;"	d
MATCH_VFDIV_VF	repo/riscv/encoding.h	2110;"	d
MATCH_VFDIV_VV	repo/riscv/encoding.h	2112;"	d
MATCH_VFIRST_M	repo/riscv/encoding.h	2114;"	d
MATCH_VFMACC_VF	repo/riscv/encoding.h	2116;"	d
MATCH_VFMACC_VV	repo/riscv/encoding.h	2118;"	d
MATCH_VFMADD_VF	repo/riscv/encoding.h	2120;"	d
MATCH_VFMADD_VV	repo/riscv/encoding.h	2122;"	d
MATCH_VFMAX_VF	repo/riscv/encoding.h	2124;"	d
MATCH_VFMAX_VV	repo/riscv/encoding.h	2126;"	d
MATCH_VFMERGE_VFM	repo/riscv/encoding.h	2128;"	d
MATCH_VFMIN_VF	repo/riscv/encoding.h	2130;"	d
MATCH_VFMIN_VV	repo/riscv/encoding.h	2132;"	d
MATCH_VFMSAC_VF	repo/riscv/encoding.h	2134;"	d
MATCH_VFMSAC_VV	repo/riscv/encoding.h	2136;"	d
MATCH_VFMSUB_VF	repo/riscv/encoding.h	2138;"	d
MATCH_VFMSUB_VV	repo/riscv/encoding.h	2140;"	d
MATCH_VFMUL_VF	repo/riscv/encoding.h	2142;"	d
MATCH_VFMUL_VV	repo/riscv/encoding.h	2144;"	d
MATCH_VFMV_F_S	repo/riscv/encoding.h	2146;"	d
MATCH_VFMV_S_F	repo/riscv/encoding.h	2148;"	d
MATCH_VFMV_V_F	repo/riscv/encoding.h	2150;"	d
MATCH_VFNCVT_F_F_W	repo/riscv/encoding.h	2152;"	d
MATCH_VFNCVT_F_XU_W	repo/riscv/encoding.h	2156;"	d
MATCH_VFNCVT_F_X_W	repo/riscv/encoding.h	2154;"	d
MATCH_VFNCVT_ROD_F_F_W	repo/riscv/encoding.h	2158;"	d
MATCH_VFNCVT_RTZ_XU_F_W	repo/riscv/encoding.h	2162;"	d
MATCH_VFNCVT_RTZ_X_F_W	repo/riscv/encoding.h	2160;"	d
MATCH_VFNCVT_XU_F_W	repo/riscv/encoding.h	2166;"	d
MATCH_VFNCVT_X_F_W	repo/riscv/encoding.h	2164;"	d
MATCH_VFNMACC_VF	repo/riscv/encoding.h	2168;"	d
MATCH_VFNMACC_VV	repo/riscv/encoding.h	2170;"	d
MATCH_VFNMADD_VF	repo/riscv/encoding.h	2172;"	d
MATCH_VFNMADD_VV	repo/riscv/encoding.h	2174;"	d
MATCH_VFNMSAC_VF	repo/riscv/encoding.h	2176;"	d
MATCH_VFNMSAC_VV	repo/riscv/encoding.h	2178;"	d
MATCH_VFNMSUB_VF	repo/riscv/encoding.h	2180;"	d
MATCH_VFNMSUB_VV	repo/riscv/encoding.h	2182;"	d
MATCH_VFRDIV_VF	repo/riscv/encoding.h	2184;"	d
MATCH_VFREC7_V	repo/riscv/encoding.h	2186;"	d
MATCH_VFREDMAX_VS	repo/riscv/encoding.h	2188;"	d
MATCH_VFREDMIN_VS	repo/riscv/encoding.h	2190;"	d
MATCH_VFREDOSUM_VS	repo/riscv/encoding.h	2192;"	d
MATCH_VFREDUSUM_VS	repo/riscv/encoding.h	2194;"	d
MATCH_VFRSQRT7_V	repo/riscv/encoding.h	2196;"	d
MATCH_VFRSUB_VF	repo/riscv/encoding.h	2198;"	d
MATCH_VFSGNJN_VF	repo/riscv/encoding.h	2204;"	d
MATCH_VFSGNJN_VV	repo/riscv/encoding.h	2206;"	d
MATCH_VFSGNJX_VF	repo/riscv/encoding.h	2208;"	d
MATCH_VFSGNJX_VV	repo/riscv/encoding.h	2210;"	d
MATCH_VFSGNJ_VF	repo/riscv/encoding.h	2200;"	d
MATCH_VFSGNJ_VV	repo/riscv/encoding.h	2202;"	d
MATCH_VFSLIDE1DOWN_VF	repo/riscv/encoding.h	2212;"	d
MATCH_VFSLIDE1UP_VF	repo/riscv/encoding.h	2214;"	d
MATCH_VFSQRT_V	repo/riscv/encoding.h	2216;"	d
MATCH_VFSUB_VF	repo/riscv/encoding.h	2218;"	d
MATCH_VFSUB_VV	repo/riscv/encoding.h	2220;"	d
MATCH_VFWADD_VF	repo/riscv/encoding.h	2222;"	d
MATCH_VFWADD_VV	repo/riscv/encoding.h	2224;"	d
MATCH_VFWADD_WF	repo/riscv/encoding.h	2226;"	d
MATCH_VFWADD_WV	repo/riscv/encoding.h	2228;"	d
MATCH_VFWCVT_F_F_V	repo/riscv/encoding.h	2230;"	d
MATCH_VFWCVT_F_XU_V	repo/riscv/encoding.h	2234;"	d
MATCH_VFWCVT_F_X_V	repo/riscv/encoding.h	2232;"	d
MATCH_VFWCVT_RTZ_XU_F_V	repo/riscv/encoding.h	2238;"	d
MATCH_VFWCVT_RTZ_X_F_V	repo/riscv/encoding.h	2236;"	d
MATCH_VFWCVT_XU_F_V	repo/riscv/encoding.h	2242;"	d
MATCH_VFWCVT_X_F_V	repo/riscv/encoding.h	2240;"	d
MATCH_VFWMACC_VF	repo/riscv/encoding.h	2244;"	d
MATCH_VFWMACC_VV	repo/riscv/encoding.h	2246;"	d
MATCH_VFWMSAC_VF	repo/riscv/encoding.h	2248;"	d
MATCH_VFWMSAC_VV	repo/riscv/encoding.h	2250;"	d
MATCH_VFWMUL_VF	repo/riscv/encoding.h	2252;"	d
MATCH_VFWMUL_VV	repo/riscv/encoding.h	2254;"	d
MATCH_VFWNMACC_VF	repo/riscv/encoding.h	2256;"	d
MATCH_VFWNMACC_VV	repo/riscv/encoding.h	2258;"	d
MATCH_VFWNMSAC_VF	repo/riscv/encoding.h	2260;"	d
MATCH_VFWNMSAC_VV	repo/riscv/encoding.h	2262;"	d
MATCH_VFWREDOSUM_VS	repo/riscv/encoding.h	2264;"	d
MATCH_VFWREDUSUM_VS	repo/riscv/encoding.h	2266;"	d
MATCH_VFWSUB_VF	repo/riscv/encoding.h	2268;"	d
MATCH_VFWSUB_VV	repo/riscv/encoding.h	2270;"	d
MATCH_VFWSUB_WF	repo/riscv/encoding.h	2272;"	d
MATCH_VFWSUB_WV	repo/riscv/encoding.h	2274;"	d
MATCH_VID_V	repo/riscv/encoding.h	2276;"	d
MATCH_VIOTA_M	repo/riscv/encoding.h	2278;"	d
MATCH_VL1RE16_V	repo/riscv/encoding.h	2280;"	d
MATCH_VL1RE32_V	repo/riscv/encoding.h	2282;"	d
MATCH_VL1RE64_V	repo/riscv/encoding.h	2284;"	d
MATCH_VL1RE8_V	repo/riscv/encoding.h	2286;"	d
MATCH_VL2RE16_V	repo/riscv/encoding.h	2288;"	d
MATCH_VL2RE32_V	repo/riscv/encoding.h	2290;"	d
MATCH_VL2RE64_V	repo/riscv/encoding.h	2292;"	d
MATCH_VL2RE8_V	repo/riscv/encoding.h	2294;"	d
MATCH_VL4RE16_V	repo/riscv/encoding.h	2296;"	d
MATCH_VL4RE32_V	repo/riscv/encoding.h	2298;"	d
MATCH_VL4RE64_V	repo/riscv/encoding.h	2300;"	d
MATCH_VL4RE8_V	repo/riscv/encoding.h	2302;"	d
MATCH_VL8RE16_V	repo/riscv/encoding.h	2304;"	d
MATCH_VL8RE32_V	repo/riscv/encoding.h	2306;"	d
MATCH_VL8RE64_V	repo/riscv/encoding.h	2308;"	d
MATCH_VL8RE8_V	repo/riscv/encoding.h	2310;"	d
MATCH_VLE1024FF_V	repo/riscv/encoding.h	2314;"	d
MATCH_VLE1024_V	repo/riscv/encoding.h	2312;"	d
MATCH_VLE128FF_V	repo/riscv/encoding.h	2318;"	d
MATCH_VLE128_V	repo/riscv/encoding.h	2316;"	d
MATCH_VLE16FF_V	repo/riscv/encoding.h	2322;"	d
MATCH_VLE16_V	repo/riscv/encoding.h	2320;"	d
MATCH_VLE256FF_V	repo/riscv/encoding.h	2326;"	d
MATCH_VLE256_V	repo/riscv/encoding.h	2324;"	d
MATCH_VLE32FF_V	repo/riscv/encoding.h	2330;"	d
MATCH_VLE32_V	repo/riscv/encoding.h	2328;"	d
MATCH_VLE512FF_V	repo/riscv/encoding.h	2334;"	d
MATCH_VLE512_V	repo/riscv/encoding.h	2332;"	d
MATCH_VLE64FF_V	repo/riscv/encoding.h	2338;"	d
MATCH_VLE64_V	repo/riscv/encoding.h	2336;"	d
MATCH_VLE8FF_V	repo/riscv/encoding.h	2342;"	d
MATCH_VLE8_V	repo/riscv/encoding.h	2340;"	d
MATCH_VLM_V	repo/riscv/encoding.h	2344;"	d
MATCH_VLOXEI1024_V	repo/riscv/encoding.h	2346;"	d
MATCH_VLOXEI128_V	repo/riscv/encoding.h	2348;"	d
MATCH_VLOXEI16_V	repo/riscv/encoding.h	2350;"	d
MATCH_VLOXEI256_V	repo/riscv/encoding.h	2352;"	d
MATCH_VLOXEI32_V	repo/riscv/encoding.h	2354;"	d
MATCH_VLOXEI512_V	repo/riscv/encoding.h	2356;"	d
MATCH_VLOXEI64_V	repo/riscv/encoding.h	2358;"	d
MATCH_VLOXEI8_V	repo/riscv/encoding.h	2360;"	d
MATCH_VLSE1024_V	repo/riscv/encoding.h	2362;"	d
MATCH_VLSE128_V	repo/riscv/encoding.h	2364;"	d
MATCH_VLSE16_V	repo/riscv/encoding.h	2366;"	d
MATCH_VLSE256_V	repo/riscv/encoding.h	2368;"	d
MATCH_VLSE32_V	repo/riscv/encoding.h	2370;"	d
MATCH_VLSE512_V	repo/riscv/encoding.h	2372;"	d
MATCH_VLSE64_V	repo/riscv/encoding.h	2374;"	d
MATCH_VLSE8_V	repo/riscv/encoding.h	2376;"	d
MATCH_VLUXEI1024_V	repo/riscv/encoding.h	2378;"	d
MATCH_VLUXEI128_V	repo/riscv/encoding.h	2380;"	d
MATCH_VLUXEI16_V	repo/riscv/encoding.h	2382;"	d
MATCH_VLUXEI256_V	repo/riscv/encoding.h	2384;"	d
MATCH_VLUXEI32_V	repo/riscv/encoding.h	2386;"	d
MATCH_VLUXEI512_V	repo/riscv/encoding.h	2388;"	d
MATCH_VLUXEI64_V	repo/riscv/encoding.h	2390;"	d
MATCH_VLUXEI8_V	repo/riscv/encoding.h	2392;"	d
MATCH_VMACC_VV	repo/riscv/encoding.h	2394;"	d
MATCH_VMACC_VX	repo/riscv/encoding.h	2396;"	d
MATCH_VMADC_VI	repo/riscv/encoding.h	2398;"	d
MATCH_VMADC_VIM	repo/riscv/encoding.h	2400;"	d
MATCH_VMADC_VV	repo/riscv/encoding.h	2402;"	d
MATCH_VMADC_VVM	repo/riscv/encoding.h	2404;"	d
MATCH_VMADC_VX	repo/riscv/encoding.h	2406;"	d
MATCH_VMADC_VXM	repo/riscv/encoding.h	2408;"	d
MATCH_VMADD_VV	repo/riscv/encoding.h	2410;"	d
MATCH_VMADD_VX	repo/riscv/encoding.h	2412;"	d
MATCH_VMANDN_MM	repo/riscv/encoding.h	2416;"	d
MATCH_VMAND_MM	repo/riscv/encoding.h	2414;"	d
MATCH_VMAXU_VV	repo/riscv/encoding.h	2422;"	d
MATCH_VMAXU_VX	repo/riscv/encoding.h	2424;"	d
MATCH_VMAX_VV	repo/riscv/encoding.h	2418;"	d
MATCH_VMAX_VX	repo/riscv/encoding.h	2420;"	d
MATCH_VMERGE_VIM	repo/riscv/encoding.h	2426;"	d
MATCH_VMERGE_VVM	repo/riscv/encoding.h	2428;"	d
MATCH_VMERGE_VXM	repo/riscv/encoding.h	2430;"	d
MATCH_VMFEQ_VF	repo/riscv/encoding.h	2432;"	d
MATCH_VMFEQ_VV	repo/riscv/encoding.h	2434;"	d
MATCH_VMFGE_VF	repo/riscv/encoding.h	2436;"	d
MATCH_VMFGT_VF	repo/riscv/encoding.h	2438;"	d
MATCH_VMFLE_VF	repo/riscv/encoding.h	2440;"	d
MATCH_VMFLE_VV	repo/riscv/encoding.h	2442;"	d
MATCH_VMFLT_VF	repo/riscv/encoding.h	2444;"	d
MATCH_VMFLT_VV	repo/riscv/encoding.h	2446;"	d
MATCH_VMFNE_VF	repo/riscv/encoding.h	2448;"	d
MATCH_VMFNE_VV	repo/riscv/encoding.h	2450;"	d
MATCH_VMINU_VV	repo/riscv/encoding.h	2456;"	d
MATCH_VMINU_VX	repo/riscv/encoding.h	2458;"	d
MATCH_VMIN_VV	repo/riscv/encoding.h	2452;"	d
MATCH_VMIN_VX	repo/riscv/encoding.h	2454;"	d
MATCH_VMNAND_MM	repo/riscv/encoding.h	2460;"	d
MATCH_VMNOR_MM	repo/riscv/encoding.h	2462;"	d
MATCH_VMORN_MM	repo/riscv/encoding.h	2466;"	d
MATCH_VMOR_MM	repo/riscv/encoding.h	2464;"	d
MATCH_VMSBC_VV	repo/riscv/encoding.h	2468;"	d
MATCH_VMSBC_VVM	repo/riscv/encoding.h	2470;"	d
MATCH_VMSBC_VX	repo/riscv/encoding.h	2472;"	d
MATCH_VMSBC_VXM	repo/riscv/encoding.h	2474;"	d
MATCH_VMSBF_M	repo/riscv/encoding.h	2476;"	d
MATCH_VMSEQ_VI	repo/riscv/encoding.h	2478;"	d
MATCH_VMSEQ_VV	repo/riscv/encoding.h	2480;"	d
MATCH_VMSEQ_VX	repo/riscv/encoding.h	2482;"	d
MATCH_VMSGTU_VI	repo/riscv/encoding.h	2488;"	d
MATCH_VMSGTU_VX	repo/riscv/encoding.h	2490;"	d
MATCH_VMSGT_VI	repo/riscv/encoding.h	2484;"	d
MATCH_VMSGT_VX	repo/riscv/encoding.h	2486;"	d
MATCH_VMSIF_M	repo/riscv/encoding.h	2492;"	d
MATCH_VMSLEU_VI	repo/riscv/encoding.h	2500;"	d
MATCH_VMSLEU_VV	repo/riscv/encoding.h	2502;"	d
MATCH_VMSLEU_VX	repo/riscv/encoding.h	2504;"	d
MATCH_VMSLE_VI	repo/riscv/encoding.h	2494;"	d
MATCH_VMSLE_VV	repo/riscv/encoding.h	2496;"	d
MATCH_VMSLE_VX	repo/riscv/encoding.h	2498;"	d
MATCH_VMSLTU_VV	repo/riscv/encoding.h	2510;"	d
MATCH_VMSLTU_VX	repo/riscv/encoding.h	2512;"	d
MATCH_VMSLT_VV	repo/riscv/encoding.h	2506;"	d
MATCH_VMSLT_VX	repo/riscv/encoding.h	2508;"	d
MATCH_VMSNE_VI	repo/riscv/encoding.h	2514;"	d
MATCH_VMSNE_VV	repo/riscv/encoding.h	2516;"	d
MATCH_VMSNE_VX	repo/riscv/encoding.h	2518;"	d
MATCH_VMSOF_M	repo/riscv/encoding.h	2520;"	d
MATCH_VMULHSU_VV	repo/riscv/encoding.h	2530;"	d
MATCH_VMULHSU_VX	repo/riscv/encoding.h	2532;"	d
MATCH_VMULHU_VV	repo/riscv/encoding.h	2534;"	d
MATCH_VMULHU_VX	repo/riscv/encoding.h	2536;"	d
MATCH_VMULH_VV	repo/riscv/encoding.h	2526;"	d
MATCH_VMULH_VX	repo/riscv/encoding.h	2528;"	d
MATCH_VMUL_VV	repo/riscv/encoding.h	2522;"	d
MATCH_VMUL_VX	repo/riscv/encoding.h	2524;"	d
MATCH_VMV1R_V	repo/riscv/encoding.h	2538;"	d
MATCH_VMV2R_V	repo/riscv/encoding.h	2540;"	d
MATCH_VMV4R_V	repo/riscv/encoding.h	2542;"	d
MATCH_VMV8R_V	repo/riscv/encoding.h	2544;"	d
MATCH_VMV_S_X	repo/riscv/encoding.h	2546;"	d
MATCH_VMV_V_I	repo/riscv/encoding.h	2548;"	d
MATCH_VMV_V_V	repo/riscv/encoding.h	2550;"	d
MATCH_VMV_V_X	repo/riscv/encoding.h	2552;"	d
MATCH_VMV_X_S	repo/riscv/encoding.h	2554;"	d
MATCH_VMXNOR_MM	repo/riscv/encoding.h	2556;"	d
MATCH_VMXOR_MM	repo/riscv/encoding.h	2558;"	d
MATCH_VNCLIPU_WI	repo/riscv/encoding.h	2566;"	d
MATCH_VNCLIPU_WV	repo/riscv/encoding.h	2568;"	d
MATCH_VNCLIPU_WX	repo/riscv/encoding.h	2570;"	d
MATCH_VNCLIP_WI	repo/riscv/encoding.h	2560;"	d
MATCH_VNCLIP_WV	repo/riscv/encoding.h	2562;"	d
MATCH_VNCLIP_WX	repo/riscv/encoding.h	2564;"	d
MATCH_VNMSAC_VV	repo/riscv/encoding.h	2572;"	d
MATCH_VNMSAC_VX	repo/riscv/encoding.h	2574;"	d
MATCH_VNMSUB_VV	repo/riscv/encoding.h	2576;"	d
MATCH_VNMSUB_VX	repo/riscv/encoding.h	2578;"	d
MATCH_VNSRA_WI	repo/riscv/encoding.h	2580;"	d
MATCH_VNSRA_WV	repo/riscv/encoding.h	2582;"	d
MATCH_VNSRA_WX	repo/riscv/encoding.h	2584;"	d
MATCH_VNSRL_WI	repo/riscv/encoding.h	2586;"	d
MATCH_VNSRL_WV	repo/riscv/encoding.h	2588;"	d
MATCH_VNSRL_WX	repo/riscv/encoding.h	2590;"	d
MATCH_VOR_VI	repo/riscv/encoding.h	2592;"	d
MATCH_VOR_VV	repo/riscv/encoding.h	2594;"	d
MATCH_VOR_VX	repo/riscv/encoding.h	2596;"	d
MATCH_VREDAND_VS	repo/riscv/encoding.h	2598;"	d
MATCH_VREDMAXU_VS	repo/riscv/encoding.h	2602;"	d
MATCH_VREDMAX_VS	repo/riscv/encoding.h	2600;"	d
MATCH_VREDMINU_VS	repo/riscv/encoding.h	2606;"	d
MATCH_VREDMIN_VS	repo/riscv/encoding.h	2604;"	d
MATCH_VREDOR_VS	repo/riscv/encoding.h	2608;"	d
MATCH_VREDSUM_VS	repo/riscv/encoding.h	2610;"	d
MATCH_VREDXOR_VS	repo/riscv/encoding.h	2612;"	d
MATCH_VREMU_VV	repo/riscv/encoding.h	2618;"	d
MATCH_VREMU_VX	repo/riscv/encoding.h	2620;"	d
MATCH_VREM_VV	repo/riscv/encoding.h	2614;"	d
MATCH_VREM_VX	repo/riscv/encoding.h	2616;"	d
MATCH_VRGATHEREI16_VV	repo/riscv/encoding.h	2628;"	d
MATCH_VRGATHER_VI	repo/riscv/encoding.h	2622;"	d
MATCH_VRGATHER_VV	repo/riscv/encoding.h	2624;"	d
MATCH_VRGATHER_VX	repo/riscv/encoding.h	2626;"	d
MATCH_VRSUB_VI	repo/riscv/encoding.h	2630;"	d
MATCH_VRSUB_VX	repo/riscv/encoding.h	2632;"	d
MATCH_VS1R_V	repo/riscv/encoding.h	2634;"	d
MATCH_VS2R_V	repo/riscv/encoding.h	2636;"	d
MATCH_VS4R_V	repo/riscv/encoding.h	2638;"	d
MATCH_VS8R_V	repo/riscv/encoding.h	2640;"	d
MATCH_VSADDU_VI	repo/riscv/encoding.h	2648;"	d
MATCH_VSADDU_VV	repo/riscv/encoding.h	2650;"	d
MATCH_VSADDU_VX	repo/riscv/encoding.h	2652;"	d
MATCH_VSADD_VI	repo/riscv/encoding.h	2642;"	d
MATCH_VSADD_VV	repo/riscv/encoding.h	2644;"	d
MATCH_VSADD_VX	repo/riscv/encoding.h	2646;"	d
MATCH_VSBC_VVM	repo/riscv/encoding.h	2654;"	d
MATCH_VSBC_VXM	repo/riscv/encoding.h	2656;"	d
MATCH_VSE1024_V	repo/riscv/encoding.h	2658;"	d
MATCH_VSE128_V	repo/riscv/encoding.h	2660;"	d
MATCH_VSE16_V	repo/riscv/encoding.h	2662;"	d
MATCH_VSE256_V	repo/riscv/encoding.h	2664;"	d
MATCH_VSE32_V	repo/riscv/encoding.h	2666;"	d
MATCH_VSE512_V	repo/riscv/encoding.h	2668;"	d
MATCH_VSE64_V	repo/riscv/encoding.h	2670;"	d
MATCH_VSE8_V	repo/riscv/encoding.h	2672;"	d
MATCH_VSETIVLI	repo/riscv/encoding.h	2674;"	d
MATCH_VSETVL	repo/riscv/encoding.h	2676;"	d
MATCH_VSETVLI	repo/riscv/encoding.h	2678;"	d
MATCH_VSEXT_VF2	repo/riscv/encoding.h	2680;"	d
MATCH_VSEXT_VF4	repo/riscv/encoding.h	2682;"	d
MATCH_VSEXT_VF8	repo/riscv/encoding.h	2684;"	d
MATCH_VSLIDE1DOWN_VX	repo/riscv/encoding.h	2686;"	d
MATCH_VSLIDE1UP_VX	repo/riscv/encoding.h	2688;"	d
MATCH_VSLIDEDOWN_VI	repo/riscv/encoding.h	2690;"	d
MATCH_VSLIDEDOWN_VX	repo/riscv/encoding.h	2692;"	d
MATCH_VSLIDEUP_VI	repo/riscv/encoding.h	2694;"	d
MATCH_VSLIDEUP_VX	repo/riscv/encoding.h	2696;"	d
MATCH_VSLL_VI	repo/riscv/encoding.h	2698;"	d
MATCH_VSLL_VV	repo/riscv/encoding.h	2700;"	d
MATCH_VSLL_VX	repo/riscv/encoding.h	2702;"	d
MATCH_VSMUL_VV	repo/riscv/encoding.h	2706;"	d
MATCH_VSMUL_VX	repo/riscv/encoding.h	2708;"	d
MATCH_VSM_V	repo/riscv/encoding.h	2704;"	d
MATCH_VSOXEI1024_V	repo/riscv/encoding.h	2710;"	d
MATCH_VSOXEI128_V	repo/riscv/encoding.h	2712;"	d
MATCH_VSOXEI16_V	repo/riscv/encoding.h	2714;"	d
MATCH_VSOXEI256_V	repo/riscv/encoding.h	2716;"	d
MATCH_VSOXEI32_V	repo/riscv/encoding.h	2718;"	d
MATCH_VSOXEI512_V	repo/riscv/encoding.h	2720;"	d
MATCH_VSOXEI64_V	repo/riscv/encoding.h	2722;"	d
MATCH_VSOXEI8_V	repo/riscv/encoding.h	2724;"	d
MATCH_VSRA_VI	repo/riscv/encoding.h	2726;"	d
MATCH_VSRA_VV	repo/riscv/encoding.h	2728;"	d
MATCH_VSRA_VX	repo/riscv/encoding.h	2730;"	d
MATCH_VSRL_VI	repo/riscv/encoding.h	2732;"	d
MATCH_VSRL_VV	repo/riscv/encoding.h	2734;"	d
MATCH_VSRL_VX	repo/riscv/encoding.h	2736;"	d
MATCH_VSSE1024_V	repo/riscv/encoding.h	2738;"	d
MATCH_VSSE128_V	repo/riscv/encoding.h	2740;"	d
MATCH_VSSE16_V	repo/riscv/encoding.h	2742;"	d
MATCH_VSSE256_V	repo/riscv/encoding.h	2744;"	d
MATCH_VSSE32_V	repo/riscv/encoding.h	2746;"	d
MATCH_VSSE512_V	repo/riscv/encoding.h	2748;"	d
MATCH_VSSE64_V	repo/riscv/encoding.h	2750;"	d
MATCH_VSSE8_V	repo/riscv/encoding.h	2752;"	d
MATCH_VSSRA_VI	repo/riscv/encoding.h	2754;"	d
MATCH_VSSRA_VV	repo/riscv/encoding.h	2756;"	d
MATCH_VSSRA_VX	repo/riscv/encoding.h	2758;"	d
MATCH_VSSRL_VI	repo/riscv/encoding.h	2760;"	d
MATCH_VSSRL_VV	repo/riscv/encoding.h	2762;"	d
MATCH_VSSRL_VX	repo/riscv/encoding.h	2764;"	d
MATCH_VSSUBU_VV	repo/riscv/encoding.h	2770;"	d
MATCH_VSSUBU_VX	repo/riscv/encoding.h	2772;"	d
MATCH_VSSUB_VV	repo/riscv/encoding.h	2766;"	d
MATCH_VSSUB_VX	repo/riscv/encoding.h	2768;"	d
MATCH_VSUB_VV	repo/riscv/encoding.h	2774;"	d
MATCH_VSUB_VX	repo/riscv/encoding.h	2776;"	d
MATCH_VSUXEI1024_V	repo/riscv/encoding.h	2778;"	d
MATCH_VSUXEI128_V	repo/riscv/encoding.h	2780;"	d
MATCH_VSUXEI16_V	repo/riscv/encoding.h	2782;"	d
MATCH_VSUXEI256_V	repo/riscv/encoding.h	2784;"	d
MATCH_VSUXEI32_V	repo/riscv/encoding.h	2786;"	d
MATCH_VSUXEI512_V	repo/riscv/encoding.h	2788;"	d
MATCH_VSUXEI64_V	repo/riscv/encoding.h	2790;"	d
MATCH_VSUXEI8_V	repo/riscv/encoding.h	2792;"	d
MATCH_VWADDU_VV	repo/riscv/encoding.h	2802;"	d
MATCH_VWADDU_VX	repo/riscv/encoding.h	2804;"	d
MATCH_VWADDU_WV	repo/riscv/encoding.h	2806;"	d
MATCH_VWADDU_WX	repo/riscv/encoding.h	2808;"	d
MATCH_VWADD_VV	repo/riscv/encoding.h	2794;"	d
MATCH_VWADD_VX	repo/riscv/encoding.h	2796;"	d
MATCH_VWADD_WV	repo/riscv/encoding.h	2798;"	d
MATCH_VWADD_WX	repo/riscv/encoding.h	2800;"	d
MATCH_VWMACCSU_VV	repo/riscv/encoding.h	2814;"	d
MATCH_VWMACCSU_VX	repo/riscv/encoding.h	2816;"	d
MATCH_VWMACCUS_VX	repo/riscv/encoding.h	2822;"	d
MATCH_VWMACCU_VV	repo/riscv/encoding.h	2818;"	d
MATCH_VWMACCU_VX	repo/riscv/encoding.h	2820;"	d
MATCH_VWMACC_VV	repo/riscv/encoding.h	2810;"	d
MATCH_VWMACC_VX	repo/riscv/encoding.h	2812;"	d
MATCH_VWMULSU_VV	repo/riscv/encoding.h	2828;"	d
MATCH_VWMULSU_VX	repo/riscv/encoding.h	2830;"	d
MATCH_VWMULU_VV	repo/riscv/encoding.h	2832;"	d
MATCH_VWMULU_VX	repo/riscv/encoding.h	2834;"	d
MATCH_VWMUL_VV	repo/riscv/encoding.h	2824;"	d
MATCH_VWMUL_VX	repo/riscv/encoding.h	2826;"	d
MATCH_VWREDSUMU_VS	repo/riscv/encoding.h	2838;"	d
MATCH_VWREDSUM_VS	repo/riscv/encoding.h	2836;"	d
MATCH_VWSUBU_VV	repo/riscv/encoding.h	2848;"	d
MATCH_VWSUBU_VX	repo/riscv/encoding.h	2850;"	d
MATCH_VWSUBU_WV	repo/riscv/encoding.h	2852;"	d
MATCH_VWSUBU_WX	repo/riscv/encoding.h	2854;"	d
MATCH_VWSUB_VV	repo/riscv/encoding.h	2840;"	d
MATCH_VWSUB_VX	repo/riscv/encoding.h	2842;"	d
MATCH_VWSUB_WV	repo/riscv/encoding.h	2844;"	d
MATCH_VWSUB_WX	repo/riscv/encoding.h	2846;"	d
MATCH_VXOR_VI	repo/riscv/encoding.h	2856;"	d
MATCH_VXOR_VV	repo/riscv/encoding.h	2858;"	d
MATCH_VXOR_VX	repo/riscv/encoding.h	2860;"	d
MATCH_VZEXT_VF2	repo/riscv/encoding.h	2862;"	d
MATCH_VZEXT_VF4	repo/riscv/encoding.h	2864;"	d
MATCH_VZEXT_VF8	repo/riscv/encoding.h	2866;"	d
MATCH_WFI	repo/riscv/encoding.h	2868;"	d
MATCH_WRS_NTO	repo/riscv/encoding.h	2870;"	d
MATCH_WRS_STO	repo/riscv/encoding.h	2872;"	d
MATCH_XNOR	repo/riscv/encoding.h	2874;"	d
MATCH_XOR	repo/riscv/encoding.h	2876;"	d
MATCH_XORI	repo/riscv/encoding.h	2878;"	d
MATCH_XPERM16	repo/riscv/encoding.h	2880;"	d
MATCH_XPERM32	repo/riscv/encoding.h	2882;"	d
MATCH_XPERM4	repo/riscv/encoding.h	2884;"	d
MATCH_XPERM8	repo/riscv/encoding.h	2886;"	d
MATCH_ZUNPKD810	repo/riscv/encoding.h	2888;"	d
MATCH_ZUNPKD820	repo/riscv/encoding.h	2890;"	d
MATCH_ZUNPKD830	repo/riscv/encoding.h	2892;"	d
MATCH_ZUNPKD831	repo/riscv/encoding.h	2894;"	d
MATCH_ZUNPKD832	repo/riscv/encoding.h	2896;"	d
MAX_BACKOFF	repo/riscv/devices.h	/^  static const int MAX_BACKOFF = 16;$/;"	m	class:ns16550_t
MAX_CMD_STR	repo/riscv/interactive.cc	31;"	d	file:
MAX_COMMANDS	repo/fesvr/device.h	/^  static const size_t MAX_COMMANDS = 256;$/;"	m	class:command_t
MAX_DEVICES	repo/fesvr/device.h	/^  static const size_t MAX_DEVICES = 256;$/;"	m	class:command_t
MAX_INSN_LENGTH	repo/riscv/decode.h	73;"	d
MAX_PADDR_BITS	repo/riscv/mmu.h	22;"	d
MCONTROL_ACTION	repo/riscv/encoding.h	108;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	repo/riscv/encoding.h	122;"	d
MCONTROL_ACTION_DEBUG_MODE	repo/riscv/encoding.h	123;"	d
MCONTROL_ACTION_TRACE_EMIT	repo/riscv/encoding.h	126;"	d
MCONTROL_ACTION_TRACE_START	repo/riscv/encoding.h	124;"	d
MCONTROL_ACTION_TRACE_STOP	repo/riscv/encoding.h	125;"	d
MCONTROL_CHAIN	repo/riscv/encoding.h	109;"	d
MCONTROL_DMODE	repo/riscv/encoding.h	103;"	d
MCONTROL_EXECUTE	repo/riscv/encoding.h	115;"	d
MCONTROL_H	repo/riscv/encoding.h	112;"	d
MCONTROL_LOAD	repo/riscv/encoding.h	117;"	d
MCONTROL_M	repo/riscv/encoding.h	111;"	d
MCONTROL_MASKMAX	repo/riscv/encoding.h	104;"	d
MCONTROL_MATCH	repo/riscv/encoding.h	110;"	d
MCONTROL_MATCH_EQUAL	repo/riscv/encoding.h	128;"	d
MCONTROL_MATCH_GE	repo/riscv/encoding.h	130;"	d
MCONTROL_MATCH_LT	repo/riscv/encoding.h	131;"	d
MCONTROL_MATCH_MASK_HIGH	repo/riscv/encoding.h	133;"	d
MCONTROL_MATCH_MASK_LOW	repo/riscv/encoding.h	132;"	d
MCONTROL_MATCH_NAPOT	repo/riscv/encoding.h	129;"	d
MCONTROL_S	repo/riscv/encoding.h	113;"	d
MCONTROL_SELECT	repo/riscv/encoding.h	106;"	d
MCONTROL_STORE	repo/riscv/encoding.h	116;"	d
MCONTROL_TIMING	repo/riscv/encoding.h	107;"	d
MCONTROL_TYPE	repo/riscv/encoding.h	102;"	d
MCONTROL_TYPE_MATCH	repo/riscv/encoding.h	120;"	d
MCONTROL_TYPE_NONE	repo/riscv/encoding.h	119;"	d
MCONTROL_U	repo/riscv/encoding.h	114;"	d
MEMIF_READ_FUNC	repo/fesvr/memif.cc	86;"	d	file:
MEMIF_WRITE_FUNC	repo/fesvr/memif.cc	92;"	d	file:
MENVCFGH_HADE	repo/riscv/encoding.h	167;"	d
MENVCFGH_PBMTE	repo/riscv/encoding.h	168;"	d
MENVCFGH_STCE	repo/riscv/encoding.h	169;"	d
MENVCFG_CBCFE	repo/riscv/encoding.h	161;"	d
MENVCFG_CBIE	repo/riscv/encoding.h	160;"	d
MENVCFG_CBZE	repo/riscv/encoding.h	162;"	d
MENVCFG_FIOM	repo/riscv/encoding.h	159;"	d
MENVCFG_HADE	repo/riscv/encoding.h	163;"	d
MENVCFG_PBMTE	repo/riscv/encoding.h	164;"	d
MENVCFG_STCE	repo/riscv/encoding.h	165;"	d
MHPMEVENTH_MINH	repo/riscv/encoding.h	193;"	d
MHPMEVENTH_OF	repo/riscv/encoding.h	194;"	d
MHPMEVENTH_SINH	repo/riscv/encoding.h	192;"	d
MHPMEVENTH_UINH	repo/riscv/encoding.h	191;"	d
MHPMEVENTH_VSINH	repo/riscv/encoding.h	190;"	d
MHPMEVENTH_VUINH	repo/riscv/encoding.h	189;"	d
MHPMEVENT_MINH	repo/riscv/encoding.h	186;"	d
MHPMEVENT_OF	repo/riscv/encoding.h	187;"	d
MHPMEVENT_SINH	repo/riscv/encoding.h	185;"	d
MHPMEVENT_UINH	repo/riscv/encoding.h	184;"	d
MHPMEVENT_VSINH	repo/riscv/encoding.h	183;"	d
MHPMEVENT_VUINH	repo/riscv/encoding.h	182;"	d
MHSELECT_MODE_IGNORE	repo/riscv/triggers.h	/^  MHSELECT_MODE_IGNORE,$/;"	e	enum:triggers::__anon90
MHSELECT_MODE_MCONTEXT	repo/riscv/triggers.h	/^  MHSELECT_MODE_MCONTEXT,$/;"	e	enum:triggers::__anon90
MHSELECT_MODE_VMID	repo/riscv/triggers.h	/^  MHSELECT_MODE_VMID,$/;"	e	enum:triggers::__anon90
MIDELEG	repo/riscv/csrs.h	/^  enum mask_mode_t { NONE, MIDELEG, HIDELEG };$/;"	e	enum:generic_int_accessor_t::mask_mode_t
MIDELEG_FORCED_MASK	repo/riscv/encoding.h	154;"	d
MIP_HS_MASK	repo/riscv/encoding.h	152;"	d
MIP_LCOFIP	repo/riscv/encoding.h	148;"	d
MIP_MEIP	repo/riscv/encoding.h	146;"	d
MIP_MSIP	repo/riscv/encoding.h	138;"	d
MIP_MTIP	repo/riscv/encoding.h	142;"	d
MIP_SEIP	repo/riscv/encoding.h	144;"	d
MIP_SGEIP	repo/riscv/encoding.h	147;"	d
MIP_SSIP	repo/riscv/encoding.h	136;"	d
MIP_STIP	repo/riscv/encoding.h	140;"	d
MIP_S_MASK	repo/riscv/encoding.h	150;"	d
MIP_UEIP	repo/riscv/encoding.h	143;"	d
MIP_USIP	repo/riscv/encoding.h	135;"	d
MIP_UTIP	repo/riscv/encoding.h	139;"	d
MIP_VSEIP	repo/riscv/encoding.h	145;"	d
MIP_VSSIP	repo/riscv/encoding.h	137;"	d
MIP_VSTIP	repo/riscv/encoding.h	141;"	d
MIP_VS_MASK	repo/riscv/encoding.h	151;"	d
MKINSTALLDIRS	repo/build/Makefile	/^MKINSTALLDIRS := $(scripts_dir)\/mk-install-dirs.sh$/;"	m
MMU	repo/riscv/decode_macros.h	14;"	d
MNSTATUS_MNPP	repo/riscv/encoding.h	76;"	d
MNSTATUS_MNPV	repo/riscv/encoding.h	77;"	d
MNSTATUS_NMIE	repo/riscv/encoding.h	75;"	d
MSECCFG_MML	repo/riscv/encoding.h	228;"	d
MSECCFG_MMWP	repo/riscv/encoding.h	229;"	d
MSECCFG_RLB	repo/riscv/encoding.h	230;"	d
MSECCFG_SSEED	repo/riscv/encoding.h	232;"	d
MSECCFG_USEED	repo/riscv/encoding.h	231;"	d
MSIP_BASE	repo/fesvr/tsi.cc	26;"	d	file:
MSIP_BASE	repo/riscv/clint.cc	28;"	d	file:
MSTATEEN0H_HCONTEXT	repo/riscv/encoding.h	178;"	d
MSTATEEN0H_HENVCFG	repo/riscv/encoding.h	179;"	d
MSTATEEN0_CS	repo/riscv/encoding.h	171;"	d
MSTATEEN0_FCSR	repo/riscv/encoding.h	172;"	d
MSTATEEN0_HCONTEXT	repo/riscv/encoding.h	174;"	d
MSTATEEN0_HENVCFG	repo/riscv/encoding.h	175;"	d
MSTATEEN0_JVT	repo/riscv/encoding.h	173;"	d
MSTATEENH_HSTATEEN	repo/riscv/encoding.h	180;"	d
MSTATEEN_HSTATEEN	repo/riscv/encoding.h	176;"	d
MSTATUS32_SD	repo/riscv/encoding.h	32;"	d
MSTATUS64_SD	repo/riscv/encoding.h	39;"	d
MSTATUSH_GVA	repo/riscv/encoding.h	43;"	d
MSTATUSH_MBE	repo/riscv/encoding.h	42;"	d
MSTATUSH_MPV	repo/riscv/encoding.h	44;"	d
MSTATUSH_SBE	repo/riscv/encoding.h	41;"	d
MSTATUS_FS	repo/riscv/encoding.h	24;"	d
MSTATUS_GVA	repo/riscv/encoding.h	37;"	d
MSTATUS_HIE	repo/riscv/encoding.h	15;"	d
MSTATUS_MBE	repo/riscv/encoding.h	36;"	d
MSTATUS_MIE	repo/riscv/encoding.h	16;"	d
MSTATUS_MPIE	repo/riscv/encoding.h	20;"	d
MSTATUS_MPP	repo/riscv/encoding.h	23;"	d
MSTATUS_MPRV	repo/riscv/encoding.h	26;"	d
MSTATUS_MPV	repo/riscv/encoding.h	38;"	d
MSTATUS_MXR	repo/riscv/encoding.h	28;"	d
MSTATUS_SBE	repo/riscv/encoding.h	35;"	d
MSTATUS_SD	repo/riscv/encoding.h	321;"	d
MSTATUS_SD	repo/riscv/encoding.h	326;"	d
MSTATUS_SIE	repo/riscv/encoding.h	14;"	d
MSTATUS_SPIE	repo/riscv/encoding.h	18;"	d
MSTATUS_SPP	repo/riscv/encoding.h	21;"	d
MSTATUS_SUM	repo/riscv/encoding.h	27;"	d
MSTATUS_SXL	repo/riscv/encoding.h	34;"	d
MSTATUS_TSR	repo/riscv/encoding.h	31;"	d
MSTATUS_TVM	repo/riscv/encoding.h	29;"	d
MSTATUS_TW	repo/riscv/encoding.h	30;"	d
MSTATUS_UBE	repo/riscv/encoding.h	19;"	d
MSTATUS_UIE	repo/riscv/encoding.h	13;"	d
MSTATUS_UPIE	repo/riscv/encoding.h	17;"	d
MSTATUS_UXL	repo/riscv/encoding.h	33;"	d
MSTATUS_VS	repo/riscv/encoding.h	22;"	d
MSTATUS_XS	repo/riscv/encoding.h	25;"	d
MTIMECMP_BASE	repo/riscv/clint.cc	29;"	d	file:
MTIME_BASE	repo/riscv/clint.cc	30;"	d	file:
NAME	Makefile	/^NAME = $(GUEST_ISA)-spike-so$/;"	m
NCSR	repo/riscv/decode.h	/^const int NCSR = 4096;$/;"	v
NFPR	repo/riscv/decode.h	/^const int NFPR = 32;$/;"	v
NHARTS_MAX	repo/fesvr/tsi.cc	5;"	d	file:
NOINLINE	repo/riscv/common.h	16;"	d
NOINLINE	repo/riscv/common.h	9;"	d
NONE	repo/riscv/csrs.h	/^  enum mask_mode_t { NONE, MIDELEG, HIDELEG };$/;"	e	enum:generic_int_accessor_t::mask_mode_t
NORETURN	repo/riscv/common.h	10;"	d
NORETURN	repo/riscv/common.h	17;"	d
NS16550_BASE	repo/riscv/platform.h	13;"	d
NS16550_INTERRUPT_ID	repo/riscv/platform.h	17;"	d
NS16550_REG_IO_WIDTH	repo/riscv/platform.h	16;"	d
NS16550_REG_SHIFT	repo/riscv/platform.h	15;"	d
NS16550_SIZE	repo/riscv/platform.h	14;"	d
NUM_ISA_EXTENSIONS	repo/riscv/isa_parser.h	/^  NUM_ISA_EXTENSIONS$/;"	e	enum:__anon76
NVPR	repo/riscv/decode.h	/^const int NVPR = 32;$/;"	v
NXPR	repo/riscv/decode.h	/^const int NXPR = 32;$/;"	v
N_HPMCOUNTERS	repo/riscv/processor.h	21;"	d
OBJCOPY	repo/debug_rom/Makefile	/^OBJCOPY = $(RISCV)\/bin\/riscv64-unknown-elf-objcopy$/;"	m
OPCODE_CACHE_SIZE	repo/riscv/processor.h	/^  static const size_t OPCODE_CACHE_SIZE = 8191;$/;"	m	class:processor_t
OPERATION_EXECUTE	repo/riscv/triggers.h	/^  OPERATION_EXECUTE,$/;"	e	enum:triggers::__anon86
OPERATION_LOAD	repo/riscv/triggers.h	/^  OPERATION_LOAD,$/;"	e	enum:triggers::__anon86
OPERATION_STORE	repo/riscv/triggers.h	/^  OPERATION_STORE,$/;"	e	enum:triggers::__anon86
OPST_BIST	repo/riscv/entropy_source.h	/^  static const uint32_t OPST_BIST = 0x0 << 30;$/;"	m	class:entropy_source
OPST_DEAD	repo/riscv/entropy_source.h	/^  static const uint32_t OPST_DEAD = 0x3 << 30;$/;"	m	class:entropy_source
OPST_ES16	repo/riscv/entropy_source.h	/^  static const uint32_t OPST_ES16 = 0x2 << 30;$/;"	m	class:entropy_source
OPST_WAIT	repo/riscv/entropy_source.h	/^  static const uint32_t OPST_WAIT = 0x1 << 30;$/;"	m	class:entropy_source
P	repo/riscv/insn_macros.h	5;"	d
PACKAGE_BUGREPORT	repo/build/config.h	86;"	d
PACKAGE_NAME	repo/build/config.h	89;"	d
PACKAGE_STRING	repo/build/config.h	92;"	d
PACKAGE_TARNAME	repo/build/config.h	95;"	d
PACKAGE_URL	repo/build/config.h	98;"	d
PACKAGE_VERSION	repo/build/config.h	101;"	d
PAUSE_DR	repo/riscv/jtag_dtm.h	/^  PAUSE_DR,$/;"	e	enum:__anon75
PAUSE_IR	repo/riscv/jtag_dtm.h	/^  PAUSE_IR,$/;"	e	enum:__anon75
PC_ALIGN	repo/riscv/decode.h	74;"	d
PC_SERIALIZE_AFTER	repo/riscv/decode_macros.h	215;"	d
PC_SERIALIZE_BEFORE	repo/riscv/decode_macros.h	214;"	d
PGMASK	repo/riscv/mmu.h	/^const reg_t PGMASK = ~(PGSIZE-1);$/;"	v
PGSHIFT	repo/riscv/mmu.h	19;"	d
PGSIZE	repo/riscv/mmu.h	/^const reg_t PGSIZE = 1 << PGSHIFT;$/;"	v
PLIC_BASE	repo/riscv/platform.h	9;"	d
PLIC_MAX_CONTEXTS	repo/riscv/plic.cc	6;"	d	file:
PLIC_MAX_DEVICES	repo/riscv/devices.h	81;"	d
PLIC_NDEV	repo/riscv/platform.h	11;"	d
PLIC_PRIO_BITS	repo/riscv/platform.h	12;"	d
PLIC_SIZE	repo/riscv/platform.h	10;"	d
PMP_A	repo/riscv/encoding.h	275;"	d
PMP_L	repo/riscv/encoding.h	276;"	d
PMP_NA4	repo/riscv/encoding.h	280;"	d
PMP_NAPOT	repo/riscv/encoding.h	281;"	d
PMP_R	repo/riscv/encoding.h	272;"	d
PMP_SHIFT	repo/riscv/encoding.h	277;"	d
PMP_TOR	repo/riscv/encoding.h	279;"	d
PMP_W	repo/riscv/encoding.h	273;"	d
PMP_X	repo/riscv/encoding.h	274;"	d
PREFIX	repo/fesvr/htif.cc	27;"	d	file:
PRIORITY_BASE	repo/riscv/plic.cc	48;"	d	file:
PRIORITY_PER_ID	repo/riscv/plic.cc	49;"	d	file:
PRV_HS	repo/riscv/encoding.h	242;"	d
PRV_M	repo/riscv/encoding.h	240;"	d
PRV_M	repo/riscv/insns/mnret.h	/^require_privilege(PRV_M);$/;"	v
PRV_M	repo/riscv/insns/mret.h	/^require_privilege(PRV_M);$/;"	v
PRV_S	repo/riscv/encoding.h	239;"	d
PRV_S	repo/riscv/insns/hfence_gvma.h	/^require_privilege(get_field(STATE.mstatus->read(), MSTATUS_TVM) ? PRV_M : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hfence_vvma.h	/^require_privilege(PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_b.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_bu.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_d.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_h.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_hu.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_w.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlv_wu.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlvx_hu.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hlvx_wu.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hsv_b.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hsv_d.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hsv_h.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/hsv_w.h	/^require_privilege(get_field(STATE.hstatus->read(), HSTATUS_HU) ? PRV_U : PRV_S);$/;"	v
PRV_S	repo/riscv/insns/sfence_inval_ir.h	/^require_privilege_hs_qualified(PRV_S);$/;"	v
PRV_U	repo/riscv/encoding.h	238;"	d
PTE_A	repo/riscv/encoding.h	306;"	d
PTE_ATTR	repo/riscv/encoding.h	312;"	d
PTE_D	repo/riscv/encoding.h	307;"	d
PTE_G	repo/riscv/encoding.h	305;"	d
PTE_N	repo/riscv/encoding.h	311;"	d
PTE_PBMT	repo/riscv/encoding.h	310;"	d
PTE_PPN_SHIFT	repo/riscv/encoding.h	314;"	d
PTE_R	repo/riscv/encoding.h	301;"	d
PTE_RSVD	repo/riscv/encoding.h	309;"	d
PTE_SOFT	repo/riscv/encoding.h	308;"	d
PTE_TABLE	repo/riscv/encoding.h	316;"	d
PTE_U	repo/riscv/encoding.h	304;"	d
PTE_V	repo/riscv/encoding.h	300;"	d
PTE_W	repo/riscv/encoding.h	302;"	d
PTE_X	repo/riscv/encoding.h	303;"	d
PT_LOAD	repo/fesvr/elf.h	28;"	d
P_64_PROFILE	repo/riscv/p_ext_macros.h	467;"	d
P_64_PROFILE_BASE	repo/riscv/p_ext_macros.h	448;"	d
P_64_PROFILE_END	repo/riscv/p_ext_macros.h	499;"	d
P_64_PROFILE_PARAM	repo/riscv/p_ext_macros.h	456;"	d
P_64_PROFILE_REDUCTION	repo/riscv/p_ext_macros.h	479;"	d
P_64_UPROFILE	repo/riscv/p_ext_macros.h	473;"	d
P_64_UPROFILE_BASE	repo/riscv/p_ext_macros.h	452;"	d
P_64_UPROFILE_REDUCTION	repo/riscv/p_ext_macros.h	489;"	d
P_B	repo/riscv/p_ext_macros.h	15;"	d
P_CORSS_PARAMS	repo/riscv/p_ext_macros.h	141;"	d
P_CORSS_UPARAMS	repo/riscv/p_ext_macros.h	146;"	d
P_CROSS_LOOP	repo/riscv/p_ext_macros.h	274;"	d
P_CROSS_LOOP_BODY	repo/riscv/p_ext_macros.h	217;"	d
P_CROSS_ULOOP	repo/riscv/p_ext_macros.h	286;"	d
P_CROSS_ULOOP_BODY	repo/riscv/p_ext_macros.h	223;"	d
P_FIELD	repo/riscv/p_ext_macros.h	9;"	d
P_H	repo/riscv/p_ext_macros.h	16;"	d
P_I_LOOP	repo/riscv/p_ext_macros.h	317;"	d
P_I_LOOP_BASE	repo/riscv/p_ext_macros.h	79;"	d
P_I_ULOOP	repo/riscv/p_ext_macros.h	322;"	d
P_LOOP	repo/riscv/p_ext_macros.h	259;"	d
P_LOOP_BASE	repo/riscv/p_ext_macros.h	62;"	d
P_LOOP_BODY	repo/riscv/p_ext_macros.h	199;"	d
P_LOOP_END	repo/riscv/p_ext_macros.h	371;"	d
P_MUL_CROSS_LOOP	repo/riscv/p_ext_macros.h	337;"	d
P_MUL_CROSS_LOOP_BODY	repo/riscv/p_ext_macros.h	247;"	d
P_MUL_CROSS_PARAMS	repo/riscv/p_ext_macros.h	173;"	d
P_MUL_CROSS_ULOOP	repo/riscv/p_ext_macros.h	342;"	d
P_MUL_CROSS_ULOOP_BODY	repo/riscv/p_ext_macros.h	253;"	d
P_MUL_CROSS_UPARAMS	repo/riscv/p_ext_macros.h	178;"	d
P_MUL_LOOP	repo/riscv/p_ext_macros.h	327;"	d
P_MUL_LOOP_BASE	repo/riscv/p_ext_macros.h	98;"	d
P_MUL_LOOP_BODY	repo/riscv/p_ext_macros.h	235;"	d
P_MUL_PARAMS	repo/riscv/p_ext_macros.h	163;"	d
P_MUL_ULOOP	repo/riscv/p_ext_macros.h	332;"	d
P_MUL_ULOOP_BODY	repo/riscv/p_ext_macros.h	241;"	d
P_MUL_UPARAMS	repo/riscv/p_ext_macros.h	168;"	d
P_ONE_LOOP	repo/riscv/p_ext_macros.h	264;"	d
P_ONE_LOOP_BASE	repo/riscv/p_ext_macros.h	71;"	d
P_ONE_LOOP_BODY	repo/riscv/p_ext_macros.h	211;"	d
P_ONE_PARAMS	repo/riscv/p_ext_macros.h	151;"	d
P_ONE_SUPARAMS	repo/riscv/p_ext_macros.h	159;"	d
P_ONE_ULOOP_BODY	repo/riscv/p_ext_macros.h	229;"	d
P_ONE_UPARAMS	repo/riscv/p_ext_macros.h	155;"	d
P_PAIR_LOOP_END	repo/riscv/p_ext_macros.h	375;"	d
P_PARAMS	repo/riscv/p_ext_macros.h	131;"	d
P_PK	repo/riscv/p_ext_macros.h	436;"	d
P_REDUCTION_CROSS_LOOP	repo/riscv/p_ext_macros.h	365;"	d
P_REDUCTION_CROSS_PARAMS	repo/riscv/p_ext_macros.h	195;"	d
P_REDUCTION_LOOP	repo/riscv/p_ext_macros.h	347;"	d
P_REDUCTION_LOOP_BASE	repo/riscv/p_ext_macros.h	107;"	d
P_REDUCTION_LOOP_END	repo/riscv/p_ext_macros.h	384;"	d
P_REDUCTION_PARAMS	repo/riscv/p_ext_macros.h	183;"	d
P_REDUCTION_SULOOP	repo/riscv/p_ext_macros.h	359;"	d
P_REDUCTION_SUPARAMS	repo/riscv/p_ext_macros.h	191;"	d
P_REDUCTION_ULOOP	repo/riscv/p_ext_macros.h	353;"	d
P_REDUCTION_ULOOP_BASE	repo/riscv/p_ext_macros.h	119;"	d
P_REDUCTION_ULOOP_END	repo/riscv/p_ext_macros.h	394;"	d
P_REDUCTION_UPARAMS	repo/riscv/p_ext_macros.h	187;"	d
P_SAT	repo/riscv/p_ext_macros.h	44;"	d
P_SATU	repo/riscv/p_ext_macros.h	53;"	d
P_SB	repo/riscv/p_ext_macros.h	18;"	d
P_SET_OV	repo/riscv/p_ext_macros.h	41;"	d
P_SH	repo/riscv/p_ext_macros.h	19;"	d
P_STRAIGHT_LOOP	repo/riscv/p_ext_macros.h	293;"	d
P_STRAIGHT_ULOOP	repo/riscv/p_ext_macros.h	300;"	d
P_SUNPKD8	repo/riscv/p_ext_macros.h	404;"	d
P_SW	repo/riscv/p_ext_macros.h	20;"	d
P_UFIELD	repo/riscv/p_ext_macros.h	12;"	d
P_ULOOP	repo/riscv/p_ext_macros.h	269;"	d
P_ULOOP_BODY	repo/riscv/p_ext_macros.h	205;"	d
P_UPARAMS	repo/riscv/p_ext_macros.h	136;"	d
P_W	repo/riscv/p_ext_macros.h	17;"	d
P_X_LOOP	repo/riscv/p_ext_macros.h	307;"	d
P_X_LOOP_BASE	repo/riscv/p_ext_macros.h	88;"	d
P_X_ULOOP	repo/riscv/p_ext_macros.h	312;"	d
P_ZUNPKD8	repo/riscv/p_ext_macros.h	420;"	d
RA	repo/riscv/decode_macros.h	61;"	d
RA	repo/riscv/insns/cm_popret.h	/^set_pc(RA);$/;"	v
RANLIB	repo/build/Makefile	/^RANLIB        := ranlib$/;"	m
RD	repo/riscv/decode_macros.h	20;"	d
RDN	repo/riscv/vector_unit.h	/^  RDN,$/;"	e	enum:VRM
RD_PAIR	repo/riscv/p_ext_macros.h	29;"	d
READ_FREG	repo/riscv/decode_macros.h	19;"	d
READ_FREG_D	repo/riscv/decode_macros.h	67;"	d
READ_FREG_F	repo/riscv/decode_macros.h	66;"	d
READ_FREG_H	repo/riscv/decode_macros.h	65;"	d
READ_REG	repo/riscv/decode_macros.h	18;"	d
READ_REG_PAIR	repo/riscv/p_ext_macros.h	22;"	d
READ_ZDINX_REG	repo/riscv/decode_macros.h	64;"	d
REDUCTION_LOOP	repo/riscv/v_ext_macros.h	609;"	d
REDUCTION_ULOOP	repo/riscv/v_ext_macros.h	640;"	d
REGISTER_EXTENSION	repo/riscv/extension.h	33;"	d
REG_SIZE	repo/riscv/plic.cc	68;"	d	file:
REMOTE_BITBANG_H	repo/riscv/remote_bitbang.h	2;"	d
REPO_BUILD_PATH	Makefile	/^REPO_BUILD_PATH = $(REPO_PATH)\/build$/;"	m
REPO_MAKEFILE	Makefile	/^REPO_MAKEFILE = $(REPO_BUILD_PATH)\/Makefile$/;"	m
REPO_PATH	Makefile	/^REPO_PATH = repo$/;"	m
RISCV_AT_FDCWD	repo/fesvr/syscall.cc	19;"	d	file:
RISCV_CSR_ENCODING_H	repo/riscv/encoding.h	11;"	d
RISCV_ENABLED	repo/build/config.h	104;"	d
RISCV_ENCODING_H	repo/riscv/encoding.h	371;"	d
RISCV_PGLEVEL_BITS	repo/riscv/encoding.h	323;"	d
RISCV_PGLEVEL_BITS	repo/riscv/encoding.h	328;"	d
RISCV_PGSHIFT	repo/riscv/encoding.h	331;"	d
RISCV_PGSIZE	repo/riscv/encoding.h	332;"	d
RISCV_XLATE_LR	repo/riscv/mmu.h	56;"	d
RISCV_XLATE_VIRT	repo/riscv/mmu.h	54;"	d
RISCV_XLATE_VIRT_HLVX	repo/riscv/mmu.h	55;"	d
RM	repo/riscv/decode_macros.h	118;"	d
RNE	repo/riscv/vector_unit.h	/^  RNE,$/;"	e	enum:VRM
RNU	repo/riscv/vector_unit.h	/^  RNU = 0,$/;"	e	enum:VRM
ROCC_OPCODE0	repo/riscv/rocc.h	62;"	d
ROCC_OPCODE1	repo/riscv/rocc.h	63;"	d
ROCC_OPCODE2	repo/riscv/rocc.h	64;"	d
ROCC_OPCODE3	repo/riscv/rocc.h	65;"	d
ROCC_OPCODE_MASK	repo/riscv/rocc.h	67;"	d
ROD	repo/riscv/vector_unit.h	/^  ROD,$/;"	e	enum:VRM
ROL32	repo/riscv/insns/sm3p0.h	13;"	d
ROL32	repo/riscv/insns/sm3p0.h	4;"	d
ROL32	repo/riscv/insns/sm3p1.h	13;"	d
ROL32	repo/riscv/insns/sm3p1.h	4;"	d
ROR32	repo/riscv/insns/sha256sig0.h	12;"	d
ROR32	repo/riscv/insns/sha256sig0.h	4;"	d
ROR32	repo/riscv/insns/sha256sig1.h	12;"	d
ROR32	repo/riscv/insns/sha256sig1.h	4;"	d
ROR32	repo/riscv/insns/sha256sum0.h	12;"	d
ROR32	repo/riscv/insns/sha256sum0.h	4;"	d
ROR32	repo/riscv/insns/sha256sum1.h	12;"	d
ROR32	repo/riscv/insns/sha256sum1.h	4;"	d
ROR64	repo/riscv/insns/sha512sig0.h	12;"	d
ROR64	repo/riscv/insns/sha512sig0.h	4;"	d
ROR64	repo/riscv/insns/sha512sig1.h	12;"	d
ROR64	repo/riscv/insns/sha512sig1.h	4;"	d
ROR64	repo/riscv/insns/sha512sum0.h	12;"	d
ROR64	repo/riscv/insns/sha512sum0.h	4;"	d
ROR64	repo/riscv/insns/sha512sum1.h	12;"	d
ROR64	repo/riscv/insns/sha512sum1.h	4;"	d
RS1	repo/riscv/decode_macros.h	21;"	d
RS1_PAIR	repo/riscv/p_ext_macros.h	27;"	d
RS2	repo/riscv/decode_macros.h	22;"	d
RS2	repo/riscv/insns/and.h	/^WRITE_RD(RS1 & RS2);$/;"	v
RS2	repo/riscv/insns/max.h	/^WRITE_RD(sext_xlen(sreg_t(RS1) > sreg_t(RS2) ? RS1 : RS2));$/;"	v
RS2	repo/riscv/insns/min.h	/^WRITE_RD(sext_xlen(sreg_t(RS1) < sreg_t(RS2) ? RS1 : RS2));$/;"	v
RS2_PAIR	repo/riscv/p_ext_macros.h	28;"	d
RS3	repo/riscv/decode_macros.h	23;"	d
RUN	repo/build/Makefile	/^RUN           := @RUN@$/;"	m
RUNFLAGS	repo/build/Makefile	/^RUNFLAGS      := @RUNFLAGS@$/;"	m
RUN_AC_OR_DIE	repo/fesvr/dtm.cc	47;"	d	file:
RUN_TEST_IDLE	repo/riscv/jtag_dtm.h	/^  RUN_TEST_IDLE,$/;"	e	enum:__anon75
RVC_FRS2	repo/riscv/decode_macros.h	53;"	d
RVC_FRS2S	repo/riscv/decode_macros.h	54;"	d
RVC_R1S	repo/riscv/decode_macros.h	58;"	d
RVC_R2S	repo/riscv/decode_macros.h	59;"	d
RVC_RS1	repo/riscv/decode_macros.h	49;"	d
RVC_RS1S	repo/riscv/decode_macros.h	51;"	d
RVC_RS2	repo/riscv/decode_macros.h	50;"	d
RVC_RS2	repo/riscv/insns/c_mv.h	/^WRITE_RD(RVC_RS2);$/;"	v
RVC_RS2S	repo/riscv/decode_macros.h	52;"	d
RVC_RS2S	repo/riscv/insns/c_and.h	/^WRITE_RVC_RS1S(RVC_RS1S & RVC_RS2S);$/;"	v
RVC_SP	repo/riscv/decode_macros.h	55;"	d
RVMODEL_BOOT	repo/arch_test_target/spike/model_test.h	28;"	d
RVMODEL_CLEAR_MEXT_INT	repo/arch_test_target/spike/model_test.h	63;"	d
RVMODEL_CLEAR_MSW_INT	repo/arch_test_target/spike/model_test.h	57;"	d
RVMODEL_CLEAR_MTIMER_INT	repo/arch_test_target/spike/model_test.h	61;"	d
RVMODEL_DATA_BEGIN	repo/arch_test_target/spike/model_test.h	31;"	d
RVMODEL_DATA_END	repo/arch_test_target/spike/model_test.h	35;"	d
RVMODEL_DATA_SECTION	repo/arch_test_target/spike/model_test.h	10;"	d
RVMODEL_HALT	repo/arch_test_target/spike/model_test.h	21;"	d
RVMODEL_IO_ASSERT_DFPR_EQ	repo/arch_test_target/spike/model_test.h	50;"	d
RVMODEL_IO_ASSERT_GPR_EQ	repo/arch_test_target/spike/model_test.h	46;"	d
RVMODEL_IO_ASSERT_SFPR_EQ	repo/arch_test_target/spike/model_test.h	48;"	d
RVMODEL_IO_CHECK	repo/arch_test_target/spike/model_test.h	44;"	d
RVMODEL_IO_INIT	repo/arch_test_target/spike/model_test.h	40;"	d
RVMODEL_IO_WRITE_STR	repo/arch_test_target/spike/model_test.h	42;"	d
RVMODEL_SET_MSW_INT	repo/arch_test_target/spike/model_test.h	52;"	d
RV_X	repo/fesvr/dtm.cc	10;"	d	file:
S0	repo/fesvr/dtm.cc	36;"	d	file:
S0	repo/riscv/opcodes.h	5;"	d
S1	repo/fesvr/dtm.cc	37;"	d	file:
S1	repo/riscv/opcodes.h	6;"	d
SAI_ADDR_CHUNKS	repo/fesvr/tsi.h	15;"	d
SAI_CMD_READ	repo/fesvr/tsi.h	12;"	d
SAI_CMD_WRITE	repo/fesvr/tsi.h	13;"	d
SAI_LEN_CHUNKS	repo/fesvr/tsi.h	16;"	d
SATP32_ASID	repo/riscv/encoding.h	245;"	d
SATP32_MODE	repo/riscv/encoding.h	244;"	d
SATP32_PPN	repo/riscv/encoding.h	246;"	d
SATP64_ASID	repo/riscv/encoding.h	248;"	d
SATP64_MODE	repo/riscv/encoding.h	247;"	d
SATP64_PPN	repo/riscv/encoding.h	249;"	d
SATP_ASID	repo/riscv/triggers.cc	7;"	d	file:
SATP_MODE	repo/riscv/encoding.h	324;"	d
SATP_MODE	repo/riscv/encoding.h	329;"	d
SATP_MODE_OFF	repo/riscv/encoding.h	251;"	d
SATP_MODE_SV32	repo/riscv/encoding.h	252;"	d
SATP_MODE_SV39	repo/riscv/encoding.h	253;"	d
SATP_MODE_SV48	repo/riscv/encoding.h	254;"	d
SATP_MODE_SV57	repo/riscv/encoding.h	255;"	d
SATP_MODE_SV64	repo/riscv/encoding.h	256;"	d
SELECT_DR_SCAN	repo/riscv/jtag_dtm.h	/^  SELECT_DR_SCAN,$/;"	e	enum:__anon75
SELECT_IR_SCAN	repo/riscv/jtag_dtm.h	/^  SELECT_IR_SCAN,$/;"	e	enum:__anon75
SENVCFG_CBCFE	repo/riscv/encoding.h	221;"	d
SENVCFG_CBIE	repo/riscv/encoding.h	220;"	d
SENVCFG_CBZE	repo/riscv/encoding.h	222;"	d
SENVCFG_FIOM	repo/riscv/encoding.h	219;"	d
SET	repo/fesvr/dtm.cc	43;"	d	file:
SHAMT	repo/riscv/decode_macros.h	115;"	d
SHIFT_DR	repo/riscv/jtag_dtm.h	/^  SHIFT_DR,$/;"	e	enum:__anon75
SHIFT_IR	repo/riscv/jtag_dtm.h	/^  SHIFT_IR,$/;"	e	enum:__anon75
SHORTNAME	repo/fesvr/debug_defines.h	1339;"	d
SHORTNAME	repo/riscv/debug_defines.h	2759;"	d
SHORTNAME_FIELD	repo/fesvr/debug_defines.h	1345;"	d
SHORTNAME_FIELD	repo/riscv/debug_defines.h	2765;"	d
SHORTNAME_FIELD_LENGTH	repo/fesvr/debug_defines.h	1344;"	d
SHORTNAME_FIELD_LENGTH	repo/riscv/debug_defines.h	2764;"	d
SHORTNAME_FIELD_OFFSET	repo/fesvr/debug_defines.h	1343;"	d
SHORTNAME_FIELD_OFFSET	repo/riscv/debug_defines.h	2763;"	d
SHT_NOBITS	repo/fesvr/elf.h	30;"	d
SIP_SSIP	repo/riscv/encoding.h	156;"	d
SIP_STIP	repo/riscv/encoding.h	157;"	d
SOFTFLOAT_ENABLED	repo/build/config.h	110;"	d
SOFTFLOAT_FAST_DIV64TO32	repo/softfloat/platform.h	46;"	d
SOFTFLOAT_FAST_INT64	repo/softfloat/platform.h	45;"	d
SOFTFLOAT_ROUND_ODD	repo/softfloat/platform.h	47;"	d
SP	repo/riscv/decode_macros.h	60;"	d
SPIKE	Makefile	/^SPIKE = $(REPO_BUILD_PATH)\/spike$/;"	m
SPIKE_DASM_ENABLED	repo/build/config.h	113;"	d
SPIKE_MAIN_ENABLED	repo/build/config.h	116;"	d
SRCS	Makefile	/^SRCS = difftest.cc$/;"	m
SRL	repo/fesvr/dtm.cc	32;"	d	file:
SSELECT_ASID	repo/riscv/triggers.h	/^  SSELECT_ASID = 2,$/;"	e	enum:triggers::__anon89
SSELECT_IGNORE	repo/riscv/triggers.h	/^  SSELECT_IGNORE = 0,$/;"	e	enum:triggers::__anon89
SSELECT_MAXVAL	repo/riscv/triggers.h	/^  SSELECT_MAXVAL = 2$/;"	e	enum:triggers::__anon89
SSELECT_SCONTEXT	repo/riscv/triggers.h	/^  SSELECT_SCONTEXT = 1,$/;"	e	enum:triggers::__anon89
SSTATEEN0_CS	repo/riscv/encoding.h	224;"	d
SSTATEEN0_FCSR	repo/riscv/encoding.h	225;"	d
SSTATEEN0_JVT	repo/riscv/encoding.h	226;"	d
SSTATUS32_SD	repo/riscv/encoding.h	57;"	d
SSTATUS64_SD	repo/riscv/encoding.h	59;"	d
SSTATUS_FS	repo/riscv/encoding.h	53;"	d
SSTATUS_MXR	repo/riscv/encoding.h	56;"	d
SSTATUS_SD	repo/riscv/encoding.h	322;"	d
SSTATUS_SD	repo/riscv/encoding.h	327;"	d
SSTATUS_SIE	repo/riscv/encoding.h	47;"	d
SSTATUS_SPIE	repo/riscv/encoding.h	49;"	d
SSTATUS_SPP	repo/riscv/encoding.h	51;"	d
SSTATUS_SUM	repo/riscv/encoding.h	55;"	d
SSTATUS_UBE	repo/riscv/encoding.h	50;"	d
SSTATUS_UIE	repo/riscv/encoding.h	46;"	d
SSTATUS_UPIE	repo/riscv/encoding.h	48;"	d
SSTATUS_UXL	repo/riscv/encoding.h	58;"	d
SSTATUS_VS	repo/riscv/encoding.h	52;"	d
SSTATUS_XS	repo/riscv/encoding.h	54;"	d
STATE	repo/riscv/csrs.cc	18;"	d	file:
STATE	repo/riscv/csrs.cc	19;"	d	file:
STATE	repo/riscv/decode_macros.h	15;"	d
STATE	repo/riscv/processor.cc	29;"	d	file:
STATE	repo/riscv/processor.cc	30;"	d	file:
STDC_HEADERS	repo/build/config.h	119;"	d
STEP_NONE	repo/riscv/processor.h	/^      STEP_NONE,$/;"	e	enum:state_t::__anon95
STEP_STEPPED	repo/riscv/processor.h	/^      STEP_STEPPED$/;"	e	enum:state_t::__anon95
STEP_STEPPING	repo/riscv/processor.h	/^      STEP_STEPPING,$/;"	e	enum:state_t::__anon95
STORE	repo/fesvr/dtm.cc	26;"	d	file:
STORE	repo/riscv/memtracer.h	/^  STORE,$/;"	e	enum:access_type
STOW	repo/build/Makefile	/^STOW          := @stow@$/;"	m
STR	repo/riscv/interactive.cc	35;"	d	file:
STR_	repo/riscv/interactive.cc	34;"	d	file:
Sn	repo/riscv/decode.h	76;"	d
Spike	repo/tests/testlib.py	/^class Spike(object):$/;"	c
T0	repo/riscv/opcodes.h	4;"	d
TARGET_ARCH	repo/build/config.h	122;"	d
TARGET_ARCH	repo/fesvr/htif.cc	31;"	d	file:
TARGET_DIR	repo/fesvr/htif.cc	35;"	d	file:
TBUFEND	repo/fesvr/debug_defines.h	1337;"	d
TBUFSTART	repo/fesvr/debug_defines.h	1336;"	d
TBUFWRITE	repo/fesvr/debug_defines.h	1338;"	d
TEST_LOGIC_RESET	repo/riscv/jtag_dtm.h	/^  TEST_LOGIC_RESET,$/;"	e	enum:__anon75
THREAD_LOCAL	repo/softfloat/softfloat.h	54;"	d
THREAD_LOCAL	repo/softfloat/softfloat_state.c	44;"	d	file:
TIMING_AFTER	repo/riscv/triggers.h	/^  TIMING_AFTER = 1$/;"	e	enum:triggers::__anon88
TIMING_BEFORE	repo/riscv/triggers.h	/^  TIMING_BEFORE = 0,$/;"	e	enum:triggers::__anon88
TLB_CHECK_TRIGGERS	repo/riscv/mmu.h	/^  static const reg_t TLB_CHECK_TRIGGERS = reg_t(1) << 63;$/;"	m	class:mmu_t
TLB_ENTRIES	repo/riscv/mmu.h	/^  static const reg_t TLB_ENTRIES = 256;$/;"	m	class:mmu_t
TM	repo/riscv/processor.h	/^  triggers::module_t TM;$/;"	m	class:processor_t
TRACE	repo/fesvr/debug_defines.h	1235;"	d
TRACE_DESTINATION	repo/fesvr/debug_defines.h	1315;"	d
TRACE_DESTINATION_LENGTH	repo/fesvr/debug_defines.h	1314;"	d
TRACE_DESTINATION_OFFSET	repo/fesvr/debug_defines.h	1313;"	d
TRACE_DISCARD	repo/fesvr/debug_defines.h	1332;"	d
TRACE_DISCARD_LENGTH	repo/fesvr/debug_defines.h	1331;"	d
TRACE_DISCARD_OFFSET	repo/fesvr/debug_defines.h	1330;"	d
TRACE_EMITBRANCH	repo/fesvr/debug_defines.h	1284;"	d
TRACE_EMITBRANCH_LENGTH	repo/fesvr/debug_defines.h	1283;"	d
TRACE_EMITBRANCH_OFFSET	repo/fesvr/debug_defines.h	1282;"	d
TRACE_EMITLOADADDR	repo/fesvr/debug_defines.h	1272;"	d
TRACE_EMITLOADADDR_LENGTH	repo/fesvr/debug_defines.h	1271;"	d
TRACE_EMITLOADADDR_OFFSET	repo/fesvr/debug_defines.h	1270;"	d
TRACE_EMITLOADDATA	repo/fesvr/debug_defines.h	1260;"	d
TRACE_EMITLOADDATA_LENGTH	repo/fesvr/debug_defines.h	1259;"	d
TRACE_EMITLOADDATA_OFFSET	repo/fesvr/debug_defines.h	1258;"	d
TRACE_EMITPC	repo/fesvr/debug_defines.h	1290;"	d
TRACE_EMITPC_LENGTH	repo/fesvr/debug_defines.h	1289;"	d
TRACE_EMITPC_OFFSET	repo/fesvr/debug_defines.h	1288;"	d
TRACE_EMITPRIV	repo/fesvr/debug_defines.h	1278;"	d
TRACE_EMITPRIV_LENGTH	repo/fesvr/debug_defines.h	1277;"	d
TRACE_EMITPRIV_OFFSET	repo/fesvr/debug_defines.h	1276;"	d
TRACE_EMITSTOREADDR	repo/fesvr/debug_defines.h	1266;"	d
TRACE_EMITSTOREADDR_LENGTH	repo/fesvr/debug_defines.h	1265;"	d
TRACE_EMITSTOREADDR_OFFSET	repo/fesvr/debug_defines.h	1264;"	d
TRACE_EMITSTOREDATA	repo/fesvr/debug_defines.h	1254;"	d
TRACE_EMITSTOREDATA_LENGTH	repo/fesvr/debug_defines.h	1253;"	d
TRACE_EMITSTOREDATA_OFFSET	repo/fesvr/debug_defines.h	1252;"	d
TRACE_EMITTIMESTAMP	repo/fesvr/debug_defines.h	1248;"	d
TRACE_EMITTIMESTAMP_LENGTH	repo/fesvr/debug_defines.h	1247;"	d
TRACE_EMITTIMESTAMP_OFFSET	repo/fesvr/debug_defines.h	1246;"	d
TRACE_FULLACTION	repo/fesvr/debug_defines.h	1298;"	d
TRACE_FULLACTION_LENGTH	repo/fesvr/debug_defines.h	1297;"	d
TRACE_FULLACTION_OFFSET	repo/fesvr/debug_defines.h	1296;"	d
TRACE_STALL	repo/fesvr/debug_defines.h	1323;"	d
TRACE_STALL_LENGTH	repo/fesvr/debug_defines.h	1322;"	d
TRACE_STALL_OFFSET	repo/fesvr/debug_defines.h	1321;"	d
TRACE_SUPPORTED	repo/fesvr/debug_defines.h	1335;"	d
TRACE_SUPPORTED_LENGTH	repo/fesvr/debug_defines.h	1334;"	d
TRACE_SUPPORTED_OFFSET	repo/fesvr/debug_defines.h	1333;"	d
TRACE_WRAPPED	repo/fesvr/debug_defines.h	1242;"	d
TRACE_WRAPPED_LENGTH	repo/fesvr/debug_defines.h	1241;"	d
TRACE_WRAPPED_OFFSET	repo/fesvr/debug_defines.h	1240;"	d
UART_FCR	repo/riscv/ns16550.cc	27;"	d	file:
UART_FCR_CLEAR_RCVR	repo/riscv/ns16550.cc	29;"	d	file:
UART_FCR_CLEAR_XMIT	repo/riscv/ns16550.cc	30;"	d	file:
UART_FCR_DMA_SELECT	repo/riscv/ns16550.cc	31;"	d	file:
UART_FCR_ENABLE_FIFO	repo/riscv/ns16550.cc	28;"	d	file:
UART_IER	repo/riscv/ns16550.cc	11;"	d	file:
UART_IER_MSI	repo/riscv/ns16550.cc	12;"	d	file:
UART_IER_RDI	repo/riscv/ns16550.cc	15;"	d	file:
UART_IER_RLSI	repo/riscv/ns16550.cc	13;"	d	file:
UART_IER_THRI	repo/riscv/ns16550.cc	14;"	d	file:
UART_IIR	repo/riscv/ns16550.cc	17;"	d	file:
UART_IIR_ID	repo/riscv/ns16550.cc	19;"	d	file:
UART_IIR_MSI	repo/riscv/ns16550.cc	20;"	d	file:
UART_IIR_NO_INT	repo/riscv/ns16550.cc	18;"	d	file:
UART_IIR_RDI	repo/riscv/ns16550.cc	22;"	d	file:
UART_IIR_RLSI	repo/riscv/ns16550.cc	23;"	d	file:
UART_IIR_THRI	repo/riscv/ns16550.cc	21;"	d	file:
UART_IIR_TYPE_BITS	repo/riscv/ns16550.cc	25;"	d	file:
UART_LCR	repo/riscv/ns16550.cc	33;"	d	file:
UART_LCR_DLAB	repo/riscv/ns16550.cc	34;"	d	file:
UART_LCR_EPAR	repo/riscv/ns16550.cc	37;"	d	file:
UART_LCR_PARITY	repo/riscv/ns16550.cc	38;"	d	file:
UART_LCR_SBC	repo/riscv/ns16550.cc	35;"	d	file:
UART_LCR_SPAR	repo/riscv/ns16550.cc	36;"	d	file:
UART_LCR_STOP	repo/riscv/ns16550.cc	39;"	d	file:
UART_LSR	repo/riscv/ns16550.cc	48;"	d	file:
UART_LSR_BI	repo/riscv/ns16550.cc	52;"	d	file:
UART_LSR_BRK_ERROR_BITS	repo/riscv/ns16550.cc	57;"	d	file:
UART_LSR_DR	repo/riscv/ns16550.cc	56;"	d	file:
UART_LSR_FE	repo/riscv/ns16550.cc	53;"	d	file:
UART_LSR_FIFOE	repo/riscv/ns16550.cc	49;"	d	file:
UART_LSR_OE	repo/riscv/ns16550.cc	55;"	d	file:
UART_LSR_PE	repo/riscv/ns16550.cc	54;"	d	file:
UART_LSR_TEMT	repo/riscv/ns16550.cc	50;"	d	file:
UART_LSR_THRE	repo/riscv/ns16550.cc	51;"	d	file:
UART_MCR	repo/riscv/ns16550.cc	41;"	d	file:
UART_MCR_DTR	repo/riscv/ns16550.cc	46;"	d	file:
UART_MCR_LOOP	repo/riscv/ns16550.cc	42;"	d	file:
UART_MCR_OUT1	repo/riscv/ns16550.cc	44;"	d	file:
UART_MCR_OUT2	repo/riscv/ns16550.cc	43;"	d	file:
UART_MCR_RTS	repo/riscv/ns16550.cc	45;"	d	file:
UART_MSR	repo/riscv/ns16550.cc	59;"	d	file:
UART_MSR_ANY_DELTA	repo/riscv/ns16550.cc	68;"	d	file:
UART_MSR_CTS	repo/riscv/ns16550.cc	63;"	d	file:
UART_MSR_DCD	repo/riscv/ns16550.cc	60;"	d	file:
UART_MSR_DCTS	repo/riscv/ns16550.cc	67;"	d	file:
UART_MSR_DDCD	repo/riscv/ns16550.cc	64;"	d	file:
UART_MSR_DDSR	repo/riscv/ns16550.cc	66;"	d	file:
UART_MSR_DSR	repo/riscv/ns16550.cc	62;"	d	file:
UART_MSR_RI	repo/riscv/ns16550.cc	61;"	d	file:
UART_MSR_TERI	repo/riscv/ns16550.cc	65;"	d	file:
UART_QUEUE_SIZE	repo/riscv/ns16550.cc	6;"	d	file:
UART_RX	repo/riscv/ns16550.cc	8;"	d	file:
UART_SCR	repo/riscv/ns16550.cc	70;"	d	file:
UART_TX	repo/riscv/ns16550.cc	9;"	d	file:
UINT64_MAX	repo/riscv/insns/div.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	repo/riscv/insns/divu.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	repo/riscv/insns/divuw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	repo/riscv/insns/divw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UNUSED	repo/riscv/common.h	12;"	d
UNUSED	repo/riscv/common.h	19;"	d
UPDATE_DR	repo/riscv/jtag_dtm.h	/^  UPDATE_DR,$/;"	e	enum:__anon75
UPDATE_IR	repo/riscv/jtag_dtm.h	/^  UPDATE_IR$/;"	e	enum:__anon75
USE_UCONTEXT	repo/fesvr/context.h	10;"	d
USE_UCONTEXT	repo/fesvr/context.h	9;"	d
USTATUS_UIE	repo/riscv/encoding.h	72;"	d
USTATUS_UPIE	repo/riscv/encoding.h	73;"	d
VALID	repo/riscv/cachesim.h	/^  static const uint64_t VALID = 1ULL << 63;$/;"	m	class:cache_sim_t
VCSR_VXRM	repo/riscv/decode.h	40;"	d
VCSR_VXRM_SHIFT	repo/riscv/decode.h	39;"	d
VCSR_VXSAT	repo/riscv/decode.h	43;"	d
VCSR_VXSAT_SHIFT	repo/riscv/decode.h	42;"	d
VFP_VF_PARAMS	repo/riscv/v_ext_macros.h	450;"	d
VFP_VV_PARAMS	repo/riscv/v_ext_macros.h	445;"	d
VFP_V_PARAMS	repo/riscv/v_ext_macros.h	441;"	d
VIRT_PRIV	repo/fesvr/debug_defines.h	1409;"	d
VIRT_PRIV	repo/riscv/debug_defines.h	2954;"	d
VIRT_PRIV_PRV	repo/fesvr/debug_defines.h	1418;"	d
VIRT_PRIV_PRV	repo/riscv/debug_defines.h	2974;"	d
VIRT_PRIV_PRV_LENGTH	repo/fesvr/debug_defines.h	1417;"	d
VIRT_PRIV_PRV_LENGTH	repo/riscv/debug_defines.h	2973;"	d
VIRT_PRIV_PRV_OFFSET	repo/fesvr/debug_defines.h	1416;"	d
VIRT_PRIV_PRV_OFFSET	repo/riscv/debug_defines.h	2972;"	d
VIRT_PRIV_V	repo/riscv/debug_defines.h	2964;"	d
VIRT_PRIV_V_LENGTH	repo/riscv/debug_defines.h	2963;"	d
VIRT_PRIV_V_OFFSET	repo/riscv/debug_defines.h	2962;"	d
VI_AMO	repo/riscv/v_ext_macros.h	1382;"	d
VI_CHECK_DDS	repo/riscv/v_ext_macros.h	172;"	d
VI_CHECK_DSS	repo/riscv/v_ext_macros.h	155;"	d
VI_CHECK_LD_INDEX	repo/riscv/v_ext_macros.h	99;"	d
VI_CHECK_LOAD	repo/riscv/v_ext_macros.h	151;"	d
VI_CHECK_MSS	repo/riscv/v_ext_macros.h	120;"	d
VI_CHECK_REDUCTION	repo/riscv/v_ext_macros.h	191;"	d
VI_CHECK_SDS	repo/riscv/v_ext_macros.h	184;"	d
VI_CHECK_SLIDE	repo/riscv/v_ext_macros.h	199;"	d
VI_CHECK_SSS	repo/riscv/v_ext_macros.h	130;"	d
VI_CHECK_STORE	repo/riscv/v_ext_macros.h	140;"	d
VI_CHECK_ST_INDEX	repo/riscv/v_ext_macros.h	87;"	d
VI_CMP_PARAMS	repo/riscv/v_ext_macros.h	391;"	d
VI_DUPLICATE_VREG	repo/riscv/v_ext_macros.h	1158;"	d
VI_ELEMENT_SKIP	repo/riscv/v_ext_macros.h	25;"	d
VI_GENERAL_LOOP_BASE	repo/riscv/v_ext_macros.h	209;"	d
VI_LD	repo/riscv/v_ext_macros.h	1177;"	d
VI_LDST_FF	repo/riscv/v_ext_macros.h	1285;"	d
VI_LD_INDEX	repo/riscv/v_ext_macros.h	1195;"	d
VI_LD_WHOLE	repo/riscv/v_ext_macros.h	1318;"	d
VI_LOOP_BASE	repo/riscv/v_ext_macros.h	219;"	d
VI_LOOP_CARRY_BASE	repo/riscv/v_ext_macros.h	234;"	d
VI_LOOP_CARRY_END	repo/riscv/v_ext_macros.h	244;"	d
VI_LOOP_CMP_BASE	repo/riscv/v_ext_macros.h	255;"	d
VI_LOOP_CMP_BODY	repo/riscv/v_ext_macros.h	487;"	d
VI_LOOP_CMP_END	repo/riscv/v_ext_macros.h	269;"	d
VI_LOOP_ELEMENT_SKIP	repo/riscv/v_ext_macros.h	15;"	d
VI_LOOP_END	repo/riscv/v_ext_macros.h	223;"	d
VI_LOOP_MASK	repo/riscv/v_ext_macros.h	274;"	d
VI_LOOP_NSHIFT_BASE	repo/riscv/v_ext_macros.h	289;"	d
VI_LOOP_REDUCTION_BASE	repo/riscv/v_ext_macros.h	597;"	d
VI_LOOP_REDUCTION_END	repo/riscv/v_ext_macros.h	227;"	d
VI_LOOP_WIDE_REDUCTION_BASE	repo/riscv/v_ext_macros.h	991;"	d
VI_LOOP_WITH_CARRY_BASE	repo/riscv/v_ext_macros.h	248;"	d
VI_MASK_VARS	repo/riscv/v_ext_macros.h	11;"	d
VI_MERGE_LOOP_BASE	repo/riscv/v_ext_macros.h	521;"	d
VI_MERGE_VARS	repo/riscv/v_ext_macros.h	517;"	d
VI_NARROW_CHECK_COMMON	repo/riscv/v_ext_macros.h	72;"	d
VI_NARROW_PARAMS	repo/riscv/v_ext_macros.h	403;"	d
VI_PARAMS	repo/riscv/v_ext_macros.h	353;"	d
VI_ST	repo/riscv/v_ext_macros.h	1231;"	d
VI_STRIP	repo/riscv/v_ext_macros.h	1155;"	d
VI_ST_INDEX	repo/riscv/v_ext_macros.h	1249;"	d
VI_ST_WHOLE	repo/riscv/v_ext_macros.h	1350;"	d
VI_UCMP_PARAMS	repo/riscv/v_ext_macros.h	380;"	d
VI_ULOOP_REDUCTION_BASE	repo/riscv/v_ext_macros.h	628;"	d
VI_ULOOP_WIDE_REDUCTION_BASE	repo/riscv/v_ext_macros.h	1019;"	d
VI_U_PARAMS	repo/riscv/v_ext_macros.h	338;"	d
VI_VFP_COMMON	repo/riscv/v_ext_macros.h	1477;"	d
VI_VFP_CVT_FP_TO_INT	repo/riscv/v_ext_macros.h	1943;"	d
VI_VFP_CVT_INT_TO_FP	repo/riscv/v_ext_macros.h	1919;"	d
VI_VFP_CVT_LOOP	repo/riscv/v_ext_macros.h	1911;"	d
VI_VFP_LOOP_BASE	repo/riscv/v_ext_macros.h	1490;"	d
VI_VFP_LOOP_CMP_BASE	repo/riscv/v_ext_macros.h	1495;"	d
VI_VFP_LOOP_CMP_END	repo/riscv/v_ext_macros.h	1574;"	d
VI_VFP_LOOP_END	repo/riscv/v_ext_macros.h	1519;"	d
VI_VFP_LOOP_REDUCTION_BASE	repo/riscv/v_ext_macros.h	1503;"	d
VI_VFP_LOOP_REDUCTION_END	repo/riscv/v_ext_macros.h	1523;"	d
VI_VFP_LOOP_SCALE_BASE	repo/riscv/v_ext_macros.h	1899;"	d
VI_VFP_LOOP_WIDE_REDUCTION_BASE	repo/riscv/v_ext_macros.h	1513;"	d
VI_VFP_NCVT_FP_TO_FP	repo/riscv/v_ext_macros.h	2017;"	d
VI_VFP_NCVT_FP_TO_INT	repo/riscv/v_ext_macros.h	2048;"	d
VI_VFP_NCVT_INT_TO_FP	repo/riscv/v_ext_macros.h	2032;"	d
VI_VFP_VF_LOOP	repo/riscv/v_ext_macros.h	1708;"	d
VI_VFP_VF_LOOP_CMP	repo/riscv/v_ext_macros.h	1765;"	d
VI_VFP_VF_LOOP_WIDE	repo/riscv/v_ext_macros.h	1793;"	d
VI_VFP_VV_LOOP	repo/riscv/v_ext_macros.h	1589;"	d
VI_VFP_VV_LOOP_CMP	repo/riscv/v_ext_macros.h	1737;"	d
VI_VFP_VV_LOOP_REDUCTION	repo/riscv/v_ext_macros.h	1644;"	d
VI_VFP_VV_LOOP_WIDE	repo/riscv/v_ext_macros.h	1820;"	d
VI_VFP_VV_LOOP_WIDE_REDUCTION	repo/riscv/v_ext_macros.h	1674;"	d
VI_VFP_V_LOOP	repo/riscv/v_ext_macros.h	1618;"	d
VI_VFP_WCVT_FP_TO_FP	repo/riscv/v_ext_macros.h	1967;"	d
VI_VFP_WCVT_FP_TO_INT	repo/riscv/v_ext_macros.h	2001;"	d
VI_VFP_WCVT_INT_TO_FP	repo/riscv/v_ext_macros.h	1982;"	d
VI_VFP_WF_LOOP_WIDE	repo/riscv/v_ext_macros.h	1847;"	d
VI_VFP_WV_LOOP_WIDE	repo/riscv/v_ext_macros.h	1873;"	d
VI_VF_MERGE_LOOP	repo/riscv/v_ext_macros.h	579;"	d
VI_VI_LOOP	repo/riscv/v_ext_macros.h	749;"	d
VI_VI_LOOP_CMP	repo/riscv/v_ext_macros.h	500;"	d
VI_VI_LOOP_NARROW	repo/riscv/v_ext_macros.h	835;"	d
VI_VI_LOOP_NSHIFT	repo/riscv/v_ext_macros.h	850;"	d
VI_VI_MERGE_LOOP	repo/riscv/v_ext_macros.h	561;"	d
VI_VI_ULOOP	repo/riscv/v_ext_macros.h	731;"	d
VI_VI_ULOOP_CMP	repo/riscv/v_ext_macros.h	512;"	d
VI_VV_EXT	repo/riscv/v_ext_macros.h	1434;"	d
VI_VV_LOOP	repo/riscv/v_ext_macros.h	677;"	d
VI_VV_LOOP_AVG	repo/riscv/v_ext_macros.h	1120;"	d
VI_VV_LOOP_CARRY	repo/riscv/v_ext_macros.h	1047;"	d
VI_VV_LOOP_CMP	repo/riscv/v_ext_macros.h	492;"	d
VI_VV_LOOP_NARROW	repo/riscv/v_ext_macros.h	805;"	d
VI_VV_LOOP_NSHIFT	repo/riscv/v_ext_macros.h	880;"	d
VI_VV_LOOP_REDUCTION	repo/riscv/v_ext_macros.h	614;"	d
VI_VV_LOOP_WIDEN	repo/riscv/v_ext_macros.h	896;"	d
VI_VV_LOOP_WIDE_REDUCTION	repo/riscv/v_ext_macros.h	1007;"	d
VI_VV_LOOP_WITH_CARRY	repo/riscv/v_ext_macros.h	1083;"	d
VI_VV_MERGE_LOOP	repo/riscv/v_ext_macros.h	525;"	d
VI_VV_SU_LOOP	repo/riscv/v_ext_macros.h	768;"	d
VI_VV_ULOOP	repo/riscv/v_ext_macros.h	659;"	d
VI_VV_ULOOP_AVG	repo/riscv/v_ext_macros.h	1136;"	d
VI_VV_ULOOP_CMP	repo/riscv/v_ext_macros.h	504;"	d
VI_VV_ULOOP_REDUCTION	repo/riscv/v_ext_macros.h	645;"	d
VI_VV_ULOOP_WIDE_REDUCTION	repo/riscv/v_ext_macros.h	1035;"	d
VI_VX_LOOP	repo/riscv/v_ext_macros.h	713;"	d
VI_VX_LOOP_AVG	repo/riscv/v_ext_macros.h	1128;"	d
VI_VX_LOOP_CMP	repo/riscv/v_ext_macros.h	496;"	d
VI_VX_LOOP_NARROW	repo/riscv/v_ext_macros.h	820;"	d
VI_VX_LOOP_NSHIFT	repo/riscv/v_ext_macros.h	865;"	d
VI_VX_LOOP_WIDEN	repo/riscv/v_ext_macros.h	910;"	d
VI_VX_MERGE_LOOP	repo/riscv/v_ext_macros.h	543;"	d
VI_VX_SU_LOOP	repo/riscv/v_ext_macros.h	786;"	d
VI_VX_ULOOP	repo/riscv/v_ext_macros.h	695;"	d
VI_VX_ULOOP_AVG	repo/riscv/v_ext_macros.h	1144;"	d
VI_VX_ULOOP_CMP	repo/riscv/v_ext_macros.h	508;"	d
VI_WIDE_CHECK_COMMON	repo/riscv/v_ext_macros.h	80;"	d
VI_WIDE_OP_AND_ASSIGN	repo/riscv/v_ext_macros.h	924;"	d
VI_WIDE_OP_AND_ASSIGN_MIX	repo/riscv/v_ext_macros.h	946;"	d
VI_WIDE_WVX_OP	repo/riscv/v_ext_macros.h	968;"	d
VI_XI_LOOP_CARRY	repo/riscv/v_ext_macros.h	1065;"	d
VI_XI_LOOP_WITH_CARRY	repo/riscv/v_ext_macros.h	1101;"	d
VI_XI_SLIDEDOWN_PARAMS	repo/riscv/v_ext_macros.h	395;"	d
VI_XI_SLIDEUP_PARAMS	repo/riscv/v_ext_macros.h	399;"	d
VLEN	repo/riscv/vector_unit.h	/^  reg_t ELEN, VLEN;$/;"	m	class:vectorUnit_t
VMIDMAX	repo/riscv/triggers.cc	8;"	d	file:
VPATH	repo/build/Makefile	/^VPATH := $(addprefix $(src_dir)\/, $(sprojs_enabled))$/;"	m
VRM	repo/riscv/vector_unit.h	/^enum VRM{$/;"	g
VU	repo/riscv/processor.h	/^  vectorUnit_t VU;$/;"	m	class:processor_t
VV_CARRY_PARAMS	repo/riscv/v_ext_macros.h	426;"	d
VV_CMP_PARAMS	repo/riscv/v_ext_macros.h	383;"	d
VV_NARROW_PARAMS	repo/riscv/v_ext_macros.h	415;"	d
VV_PARAMS	repo/riscv/v_ext_macros.h	343;"	d
VV_SU_PARAMS	repo/riscv/v_ext_macros.h	362;"	d
VV_UCMP_PARAMS	repo/riscv/v_ext_macros.h	372;"	d
VV_U_PARAMS	repo/riscv/v_ext_macros.h	328;"	d
VV_WITH_CARRY_PARAMS	repo/riscv/v_ext_macros.h	436;"	d
VXI_PARAMS	repo/riscv/v_ext_macros.h	321;"	d
VX_CMP_PARAMS	repo/riscv/v_ext_macros.h	387;"	d
VX_NARROW_PARAMS	repo/riscv/v_ext_macros.h	409;"	d
VX_PARAMS	repo/riscv/v_ext_macros.h	348;"	d
VX_SU_PARAMS	repo/riscv/v_ext_macros.h	367;"	d
VX_UCMP_PARAMS	repo/riscv/v_ext_macros.h	376;"	d
VX_U_PARAMS	repo/riscv/v_ext_macros.h	333;"	d
WIDE_REDUCTION_LOOP	repo/riscv/v_ext_macros.h	1002;"	d
WIDE_REDUCTION_ULOOP	repo/riscv/v_ext_macros.h	1030;"	d
WORDS_BIGENDIAN	repo/build/config.h	128;"	d
WRITE	repo/fesvr/dtm.cc	42;"	d	file:
WRITE_FRD	repo/riscv/decode_macros.h	84;"	d
WRITE_FRD_D	repo/riscv/decode_macros.h	101;"	d
WRITE_FRD_F	repo/riscv/decode_macros.h	93;"	d
WRITE_FRD_H	repo/riscv/decode_macros.h	85;"	d
WRITE_FREG	repo/riscv/decode_macros.h	38;"	d
WRITE_PD	repo/riscv/p_ext_macros.h	31;"	d
WRITE_RD	repo/riscv/decode_macros.h	24;"	d
WRITE_RD_PAIR	repo/riscv/p_ext_macros.h	34;"	d
WRITE_REG	repo/riscv/decode_macros.h	32;"	d
WRITE_RVC_FRS2S	repo/riscv/decode_macros.h	48;"	d
WRITE_RVC_RS1S	repo/riscv/decode_macros.h	46;"	d
WRITE_RVC_RS2S	repo/riscv/decode_macros.h	47;"	d
WRITE_VSTATUS	repo/riscv/decode_macros.h	43;"	d
X0	repo/fesvr/dtm.cc	35;"	d	file:
XI_CARRY_PARAMS	repo/riscv/v_ext_macros.h	421;"	d
XI_WITH_CARRY_PARAMS	repo/riscv/v_ext_macros.h	430;"	d
XPR	repo/riscv/processor.h	/^  regfile_t<reg_t, NXPR, true> XPR;$/;"	m	struct:state_t
XV_PARAMS	repo/riscv/v_ext_macros.h	358;"	d
X_A0	repo/riscv/decode.h	35;"	d
X_A1	repo/riscv/decode.h	36;"	d
X_RA	repo/riscv/decode.h	32;"	d
X_S0	repo/riscv/decode.h	34;"	d
X_SP	repo/riscv/decode.h	33;"	d
X_Sn	repo/riscv/decode.h	37;"	d
ZERO	repo/riscv/opcodes.h	3;"	d
_COMPLIANCE_MODEL_H	repo/arch_test_target/spike/model_test.h	2;"	d
_DEVICE_H	repo/fesvr/device.h	2;"	d
_ELFLOADER_H	repo/fesvr/elfloader.h	4;"	d
_ELF_H	repo/fesvr/elf.h	4;"	d
_HTIF_CONTEXT_H	repo/fesvr/context.h	2;"	d
_HTIF_PTHREAD_H	repo/fesvr/htif_pthread.h	4;"	d
_MEMTRACER_H	repo/riscv/memtracer.h	4;"	d
_OPTION_PARSER_H	repo/fesvr/option_parser.h	4;"	d
_RFB_H	repo/fesvr/rfb.h	2;"	d
_RISCV_ABSTRACT_DEVICE_H	repo/riscv/abstract_device.h	2;"	d
_RISCV_ABSTRACT_INTERRUPT_CONTROLLER_H	repo/riscv/abstract_interrupt_controller.h	2;"	d
_RISCV_ARITH_H	repo/riscv/arith.h	4;"	d
_RISCV_BYTEORDER_H	repo/fesvr/byteorder.h	4;"	d
_RISCV_CACHE_SIM_H	repo/riscv/cachesim.h	4;"	d
_RISCV_CFG_H	repo/riscv/cfg.h	3;"	d
_RISCV_COMMON_H	repo/riscv/common.h	4;"	d
_RISCV_COPROCESSOR_H	repo/riscv/extension.h	4;"	d
_RISCV_CSRS_H	repo/riscv/csrs.h	3;"	d
_RISCV_DEBUG_MODULE_H	repo/riscv/debug_module.h	3;"	d
_RISCV_DECODE_H	repo/riscv/decode.h	4;"	d
_RISCV_DECODE_MACROS_H	repo/riscv/decode_macros.h	4;"	d
_RISCV_DEVICES_H	repo/riscv/devices.h	2;"	d
_RISCV_DISASM_H	repo/riscv/disasm.h	4;"	d
_RISCV_DTS_H	repo/riscv/dts.h	3;"	d
_RISCV_INSN_MACROS_H	repo/riscv/insn_macros.h	2;"	d
_RISCV_ISA_PARSER_H	repo/riscv/isa_parser.h	3;"	d
_RISCV_LOGFILE_H	repo/riscv/log_file.h	3;"	d
_RISCV_MMIO_PLUGIN_H	repo/riscv/mmio_plugin.h	2;"	d
_RISCV_MMU_H	repo/riscv/mmu.h	4;"	d
_RISCV_PLATFORM_H	repo/riscv/platform.h	3;"	d
_RISCV_PROCESSOR_H	repo/riscv/processor.h	3;"	d
_RISCV_P_EXT_MACROS_H	repo/riscv/p_ext_macros.h	4;"	d
_RISCV_ROCC_H	repo/riscv/rocc.h	2;"	d
_RISCV_SIMIF_H	repo/riscv/simif.h	4;"	d
_RISCV_SIM_H	repo/riscv/sim.h	4;"	d
_RISCV_SOCKETIF_H	repo/riscv/socketif.h	4;"	d
_RISCV_TRACER_H	repo/riscv/tracer.h	4;"	d
_RISCV_TRAP_H	repo/riscv/trap.h	4;"	d
_RISCV_TRIGGERS_H	repo/riscv/triggers.h	2;"	d
_RISCV_VECTOR_UNIT_H	repo/riscv/vector_unit.h	3;"	d
_RISCV_V_EXT_MACROS_H	repo/riscv/v_ext_macros.h	4;"	d
_ROCKET_DTM_H	repo/fesvr/dtm.h	2;"	d
_TERM_H	repo/fesvr/term.h	2;"	d
__HTIF_H	repo/fesvr/htif.h	4;"	d
__HTIF_HEXWRITER_H	repo/fesvr/htif_hexwriter.h	4;"	d
__MEMIF_H	repo/fesvr/memif.h	4;"	d
__SAI_H	repo/fesvr/tsi.h	2;"	d
__SYSCALL_H	repo/fesvr/syscall.h	4;"	d
__del__	repo/tests/testlib.py	/^    def __del__(self):$/;"	m	class:Spike	file:
__init__	repo/tests/testlib.py	/^    def __init__(self):$/;"	m	class:Gdb
__init__	repo/tests/testlib.py	/^    def __init__(self, binary, halted=False, with_gdb=True, timeout=None):$/;"	m	class:Spike
__pad1	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> __pad1;$/;"	m	struct:riscv_stat	file:
__pad2	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> __pad2;$/;"	m	struct:riscv_stat	file:
__pad3	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> __pad3;$/;"	m	struct:riscv_stat	file:
__pad4	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> __pad4;$/;"	m	struct:riscv_stat	file:
__pad5	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> __pad5;$/;"	m	struct:riscv_stat	file:
__reserved	repo/fesvr/syscall.cc	/^    target_endian<int32_t>  __reserved;$/;"	m	struct:riscv_statx_timestamp	file:
__spare0	repo/fesvr/syscall.cc	/^    target_endian<uint16_t> __spare0[1];$/;"	m	struct:riscv_statx	file:
__spare2	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> __spare2;$/;"	m	struct:riscv_statx	file:
__spare2	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> __spare2[14];$/;"	m	struct:riscv_statx	file:
__spare3	repo/fesvr/syscall.cc	/^      __spare2(), __spare3()$/;"	f	struct:riscv_statx
__spare3	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> __spare3[12];$/;"	m	struct:riscv_statx	file:
__unused4	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> __unused4;$/;"	m	struct:riscv_stat	file:
__unused5	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> __unused5;$/;"	m	struct:riscv_stat	file:
_entry	repo/debug_rom/debug_rom.S	/^_entry:$/;"	l
_exception	repo/debug_rom/debug_rom.S	/^_exception:$/;"	l
_memif	repo/fesvr/device.h	/^  memif_t& _memif;$/;"	m	class:command_t
_resume	repo/debug_rom/debug_rom.S	/^_resume:$/;"	l
_spike_main	repo/build/_spike_main.cc	/^int _spike_main( int arg ) { return arg; }$/;"	f
_state	repo/riscv/jtag_dtm.h	/^    jtag_state_t _state;$/;"	m	class:jtag_dtm_t
_tck	repo/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdi	repo/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdo	repo/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tms	repo/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_unused	repo/softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	m	struct:commonNaN
a	repo/riscv/insns/clmul.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
a	repo/riscv/insns/clmulh.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
a	repo/riscv/insns/clmulhw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
a	repo/riscv/insns/clmulr.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
a	repo/riscv/insns/clmulrw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
a	repo/riscv/insns/clmulw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
a	repo/riscv/insns/fcvtmod_w_d.h	/^uint64_t a = FRS1_D.v;$/;"	v
a	repo/riscv/insns/fsl.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/fslw.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/fsr.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/fsri.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/fsriw.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/fsrw.h	/^reg_t a = RS1, b = RS3;$/;"	v
a	repo/riscv/insns/sha256sig0.h	/^uint32_t a = RS1;$/;"	v
a	repo/riscv/insns/sha256sig1.h	/^uint32_t a = RS1;$/;"	v
a	repo/riscv/insns/sha256sum0.h	/^uint32_t a = RS1;$/;"	v
a	repo/riscv/insns/sha256sum1.h	/^uint32_t a = RS1;$/;"	v
a	repo/riscv/insns/sha512sig0.h	/^uint64_t a = RS1;$/;"	v
a	repo/riscv/insns/sha512sig1.h	/^uint64_t a = RS1;$/;"	v
a	repo/riscv/insns/sha512sum0.h	/^uint64_t a = RS1;$/;"	v
a	repo/riscv/insns/sha512sum1.h	/^uint64_t a = RS1;$/;"	v
abits	repo/riscv/jtag_dtm.h	/^    const unsigned abits = 6;$/;"	m	class:jtag_dtm_t
abstract_command_completed	repo/riscv/debug_module.h	/^    bool abstract_command_completed;$/;"	m	class:debug_module_t
abstract_device_t	repo/riscv/abstract_device.h	/^class abstract_device_t {$/;"	c
abstract_interrupt_controller_t	repo/riscv/abstract_interrupt_controller.h	/^class abstract_interrupt_controller_t {$/;"	c
abstract_rti	repo/riscv/debug_module.h	/^  unsigned abstract_rti;$/;"	m	struct:__anon79
abstractauto	repo/riscv/debug_module.h	/^    abstractauto_t abstractauto;$/;"	m	class:debug_module_t
abstractauto_t	repo/riscv/debug_module.h	/^} abstractauto_t;$/;"	t	typeref:struct:__anon83
abstractcs	repo/riscv/debug_module.h	/^    abstractcs_t abstractcs;$/;"	m	class:debug_module_t
abstractcs_t	repo/riscv/debug_module.h	/^} abstractcs_t;$/;"	t	typeref:struct:__anon82
ac_fn_c_try_compile	repo/configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_cxx_check_header_compile	repo/configure	/^ac_fn_cxx_check_header_compile ()$/;"	f
ac_fn_cxx_check_member	repo/configure	/^ac_fn_cxx_check_member ()$/;"	f
ac_fn_cxx_check_type	repo/configure	/^ac_fn_cxx_check_type ()$/;"	f
ac_fn_cxx_try_compile	repo/configure	/^ac_fn_cxx_try_compile ()$/;"	f
ac_fn_cxx_try_cpp	repo/configure	/^ac_fn_cxx_try_cpp ()$/;"	f
ac_fn_cxx_try_link	repo/configure	/^ac_fn_cxx_try_link ()$/;"	f
ac_fn_cxx_try_run	repo/configure	/^ac_fn_cxx_try_run ()$/;"	f
acc	repo/customext/dummy_rocc.cc	/^  reg_t acc[num_acc];$/;"	m	class:dummy_rocc_t	file:
accept	repo/riscv/remote_bitbang.cc	/^void remote_bitbang_t::accept()$/;"	f	class:remote_bitbang_t
acceptor_ptr	repo/riscv/socketif.h	/^  boost::asio::ip::tcp::acceptor *acceptor_ptr;$/;"	m	class:socketif_t
access	repo/riscv/cachesim.cc	/^void cache_sim_t::access(uint64_t addr, size_t bytes, bool store)$/;"	f	class:cache_sim_t
access128	repo/riscv/debug_module.h	/^  bool access128;$/;"	m	struct:__anon84
access16	repo/riscv/debug_module.h	/^  bool access16;$/;"	m	struct:__anon84
access32	repo/riscv/debug_module.h	/^  bool access32;$/;"	m	struct:__anon84
access64	repo/riscv/debug_module.h	/^  bool access64;$/;"	m	struct:__anon84
access8	repo/riscv/debug_module.h	/^  bool access8;$/;"	m	struct:__anon84
access_icache	repo/riscv/mmu.h	/^  inline icache_entry_t* access_icache(reg_t addr)$/;"	f	class:mmu_t
access_type	repo/riscv/memtracer.h	/^enum access_type {$/;"	g
accr	repo/riscv/csrs.h	/^  generic_int_accessor_t_p accr;$/;"	m	class:mie_proxy_csr_t
accr	repo/riscv/csrs.h	/^  generic_int_accessor_t_p accr;$/;"	m	class:mip_proxy_csr_t
action	repo/riscv/triggers.h	/^    action_t action;$/;"	m	class:triggers::matched_t
action	repo/riscv/triggers.h	/^  action_t action = (action_t)0;$/;"	m	class:triggers::icount_t
action	repo/riscv/triggers.h	/^  action_t action = ACTION_DEBUG_EXCEPTION;$/;"	m	class:triggers::mcontrol_common_t
action	repo/riscv/triggers.h	/^  action_t action;$/;"	m	class:triggers::trap_common_t
action	repo/riscv/triggers.h	/^  action_t action;$/;"	m	struct:triggers::match_result_t
action_t	repo/riscv/triggers.h	/^} action_t;$/;"	t	namespace:triggers	typeref:enum:triggers::__anon87
actual_xlen	repo/fesvr/memif.h	/^  const unsigned actual_xlen;$/;"	m	class:incompat_xlen
add_b1type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_b1type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_btype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_btype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_device	repo/riscv/debug_module.cc	/^void debug_module_t::add_device(bus_t *bus) {$/;"	f	class:debug_module_t
add_device	repo/riscv/devices.cc	/^void bus_t::add_device(reg_t addr, abstract_device_t* dev)$/;"	f	class:bus_t
add_fload_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fload_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_fr1type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fr1type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_fr3type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fr3type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_frtype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_frtype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_fstore_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fstore_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_fx2type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fx2type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_fxtype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_fxtype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_insn	repo/disasm/disasm.cc	/^void NOINLINE disassembler_t::add_insn(disasm_insn_t* insn)$/;"	f	class:disassembler_t
add_instructions	repo/disasm/disasm.cc	/^void disassembler_t::add_instructions(const isa_parser_t* isa)$/;"	f	class:disassembler_t
add_itype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_itype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_itype_shift_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_itype_shift_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_noarg_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_noarg_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_pitype3_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_pitype3_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_pitype4_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_pitype4_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_pitype5_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_pitype5_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_pitype6_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_pitype6_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_r1type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_r1type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_r3type_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_r3type_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_rtype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_rtype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_sfence_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_sfence_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_unknown_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_unknown_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_unknown_insns	repo/disasm/disasm.cc	/^static void NOINLINE add_unknown_insns(disassembler_t* d)$/;"	f	file:
add_vector_v_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_v_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vf_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vf_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vi_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vi_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vim_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vim_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_viu_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_viu_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vv_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vv_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vvm_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vvm_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vx_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vx_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_vector_vxm_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_vector_vxm_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xamo_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xamo_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xftype_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xftype_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xload_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xload_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xlr_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xlr_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xst_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xst_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
add_xstore_insn	repo/disasm/disasm.cc	/^static void NOINLINE add_xstore_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)$/;"	f	file:
addi	repo/riscv/opcodes.h	/^static uint32_t addi(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
addr	repo/fesvr/device.h	/^    uint64_t addr;$/;"	m	struct:disk_t::request_t
addr	repo/fesvr/dtm.h	/^    uint32_t addr;$/;"	m	struct:dtm_t::req
addr	repo/fesvr/rfb.h	/^  reg_t addr;$/;"	m	class:rfb_t
addr	repo/riscv/insns/cm_pop.h	/^auto addr = new_sp;$/;"	v
addr	repo/riscv/insns/cm_push.h	/^auto addr = SP;$/;"	v
addr2symbol	repo/fesvr/htif.h	/^  std::map<uint64_t, std::string> addr2symbol;$/;"	m	class:htif_t
addr_t	repo/fesvr/memif.h	/^typedef reg_t addr_t;$/;"	t
addr_tbl	repo/riscv/mmu.h	/^  std::vector<std::pair<reg_t, reg_t >> addr_tbl;$/;"	m	class:mmu_t
addr_to_mem	repo/riscv/sim.cc	/^char* sim_t::addr_to_mem(reg_t paddr) {$/;"	f	class:sim_t
address	repo/fdt/fdt.h	/^	fdt64_t address;$/;"	m	struct:fdt_reserve_entry
address	repo/riscv/csrs.h	/^  const reg_t address;$/;"	m	class:csr_t
address	repo/riscv/triggers.h	/^    reg_t address;$/;"	m	class:triggers::matched_t
advance_pc	repo/riscv/execute.cc	230;"	d	file:
afd	repo/fesvr/rfb.h	/^  int afd;$/;"	m	class:rfb_t
all-c-flags	repo/build/Makefile	/^all-c-flags := \\$/;"	m
all-cxx-flags	repo/build/Makefile	/^all-cxx-flags := \\$/;"	m
all-link-flags	repo/build/Makefile	/^all-link-flags := $(mcppbs-LDFLAGS) $(LDFLAGS)$/;"	m
all_ones	repo/fesvr/byteorder.h	/^  static const target_endian all_ones;$/;"	m	class:target_endian
all_ones	repo/fesvr/byteorder.h	/^template<typename T> const target_endian<T> target_endian<T>::all_ones = target_endian(~T(0));$/;"	m	class:target_endian
allhalted	repo/riscv/debug_module.h	/^  bool allhalted;$/;"	m	struct:__anon81
allhavereset	repo/riscv/debug_module.h	/^  bool allhavereset;$/;"	m	struct:__anon81
allnonexistant	repo/riscv/debug_module.h	/^  bool allnonexistant;$/;"	m	struct:__anon81
alloc	repo/fesvr/syscall.cc	/^reg_t fds_t::alloc(int fd)$/;"	f	class:fds_t
alloc	repo/riscv/mmio_plugin.h	/^  static void* alloc(const char* args)$/;"	f	struct:mmio_plugin_registration_t
alloc	repo/riscv/mmio_plugin.h	/^  void* (*alloc)(const char*);$/;"	m	struct:__anon78
alloc_cache	repo/riscv/mmu.h	/^  std::map<reg_t, reg_t> alloc_cache;$/;"	m	class:mmu_t
allresumeack	repo/riscv/debug_module.h	/^  bool allresumeack;$/;"	m	struct:__anon81
allrunning	repo/riscv/debug_module.h	/^  bool allrunning;$/;"	m	struct:__anon81
allunavail	repo/riscv/debug_module.h	/^  bool allunavail;$/;"	m	struct:__anon81
amo	repo/riscv/mmu.h	/^  T amo(reg_t addr, op f) {$/;"	f	class:mmu_t
any_custom_extensions	repo/riscv/processor.h	/^  bool any_custom_extensions() const {$/;"	f	class:processor_t
anyhalted	repo/riscv/debug_module.h	/^  bool anyhalted;$/;"	m	struct:__anon81
anyhavereset	repo/riscv/debug_module.h	/^  bool anyhavereset;$/;"	m	struct:__anon81
anynonexistant	repo/riscv/debug_module.h	/^  bool anynonexistant;$/;"	m	struct:__anon81
anyresumeack	repo/riscv/debug_module.h	/^  bool anyresumeack;$/;"	m	struct:__anon81
anyrunning	repo/riscv/debug_module.h	/^  bool anyrunning;$/;"	m	struct:__anon81
anyunavail	repo/riscv/debug_module.h	/^  bool anyunavail;$/;"	m	struct:__anon81
aop	repo/riscv/insns/kdmabb.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/kdmabt.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/kdmatt.h	/^sreg_t aop = P_SH(RS1, 1);$/;"	v
aop	repo/riscv/insns/kdmbb.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/kdmbt.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/kdmtt.h	/^sreg_t aop = P_SH(RS1, 1);$/;"	v
aop	repo/riscv/insns/khmbb.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/khmbt.h	/^sreg_t aop = P_SH(RS1, 0);$/;"	v
aop	repo/riscv/insns/khmtt.h	/^sreg_t aop = P_SH(RS1, 1);$/;"	v
arg	repo/disasm/disasm.cc	/^  std::vector<const arg_t*>& arg;$/;"	m	struct:__anon66	file:
arg	repo/fesvr/context.h	/^  void* arg;$/;"	m	class:context_t
arg	repo/fesvr/option_parser.h	/^    int arg;$/;"	m	struct:option_parser_t::option_t
arg_t	repo/riscv/disasm.h	/^class arg_t$/;"	c
args	repo/riscv/disasm.h	/^  std::vector<const arg_t*> args;$/;"	m	class:disasm_insn_t
as_fn_append	repo/build/config.status	/^  as_fn_append ()$/;"	f
as_fn_append	repo/configure	/^  as_fn_append ()$/;"	f
as_fn_arith	repo/build/config.status	/^  as_fn_arith ()$/;"	f
as_fn_arith	repo/configure	/^  as_fn_arith ()$/;"	f
as_fn_error	repo/build/config.status	/^as_fn_error ()$/;"	f
as_fn_error	repo/configure	/^as_fn_error ()$/;"	f
as_fn_executable_p	repo/build/config.status	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	repo/configure	/^as_fn_executable_p ()$/;"	f
as_fn_exit	repo/build/config.status	/^as_fn_exit ()$/;"	f
as_fn_exit	repo/configure	/^as_fn_exit ()$/;"	f
as_fn_failure	repo/configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_mkdir_p	repo/build/config.status	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	repo/configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_ret_failure	repo/configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_success	repo/configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_set_status	repo/build/config.status	/^as_fn_set_status ()$/;"	f
as_fn_set_status	repo/configure	/^as_fn_set_status ()$/;"	f
as_fn_success	repo/configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_unset	repo/build/config.status	/^as_fn_unset ()$/;"	f
as_fn_unset	repo/configure	/^as_fn_unset ()$/;"	f
asize	repo/riscv/debug_module.h	/^  unsigned asize;$/;"	m	struct:__anon84
atime	repo/fesvr/syscall.cc	/^    struct riscv_statx_timestamp atime;$/;"	m	struct:riscv_statx	typeref:struct:riscv_statx::riscv_statx_timestamp	file:
atime	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> atime;$/;"	m	struct:riscv_stat	file:
atoul_nonzero_safe	repo/spike_main/spike.cc	/^static unsigned long atoul_nonzero_safe(const char* s)$/;"	f	file:
atoul_safe	repo/spike_main/spike.cc	/^static unsigned long atoul_safe(const char* s)$/;"	f	file:
attributes	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> attributes;$/;"	m	struct:riscv_statx	file:
attributes_mask	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> attributes_mask;$/;"	m	struct:riscv_statx	file:
authbusy	repo/riscv/debug_module.h	/^  bool authbusy;$/;"	m	struct:__anon81
authenticated	repo/riscv/debug_module.h	/^  bool authenticated;$/;"	m	struct:__anon81
autoexecdata	repo/riscv/debug_module.h	/^  unsigned autoexecdata;$/;"	m	struct:__anon83
autoexecprogbuf	repo/riscv/debug_module.h	/^  unsigned autoexecprogbuf;$/;"	m	struct:__anon83
autoincrement	repo/riscv/debug_module.h	/^  bool autoincrement;$/;"	m	struct:__anon84
b	repo/riscv/decode.h	/^  insn_bits_t b;$/;"	m	class:insn_t
b	repo/riscv/insns/clmul.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
b	repo/riscv/insns/clmulh.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
b	repo/riscv/insns/clmulhw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
b	repo/riscv/insns/clmulr.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
b	repo/riscv/insns/clmulrw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
b	repo/riscv/insns/clmulw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
b	repo/riscv/insns/fsl.h	/^reg_t a = RS1, b = RS3;$/;"	v
b	repo/riscv/insns/fslw.h	/^reg_t a = RS1, b = RS3;$/;"	v
b	repo/riscv/insns/fsr.h	/^reg_t a = RS1, b = RS3;$/;"	v
b	repo/riscv/insns/fsri.h	/^reg_t a = RS1, b = RS3;$/;"	v
b	repo/riscv/insns/fsriw.h	/^reg_t a = RS1, b = RS3;$/;"	v
b	repo/riscv/insns/fsrw.h	/^reg_t a = RS1, b = RS3;$/;"	v
backoff_counter	repo/riscv/devices.h	/^  int backoff_counter;$/;"	m	class:ns16550_t
bad_address	repo/fesvr/htif.cc	/^static void bad_address(const std::string& situation, reg_t addr)$/;"	f	file:
bad_isa_string	repo/riscv/isa_parser.cc	/^static void bad_isa_string(const char* isa, const char* msg)$/;"	f	file:
bad_option_string	repo/riscv/isa_parser.cc	/^static void bad_option_string(const char *option, const char *value,$/;"	f	file:
bad_option_string	repo/riscv/processor.cc	/^static void bad_option_string(const char *option, const char *value,$/;"	f	file:
bad_priv_string	repo/riscv/isa_parser.cc	/^static void bad_priv_string(const char* priv)$/;"	f	file:
bad_varch_string	repo/riscv/processor.cc	/^static void bad_varch_string(const char* varch, const char *msg)$/;"	f	file:
base	repo/fesvr/htif_hexwriter.h	/^  size_t base;$/;"	m	class:htif_hexwriter_t
base	repo/riscv/cfg.h	/^  reg_t base;$/;"	m	class:mem_cfg_t
base	repo/riscv/insns/cm_jalt.h	/^reg_t base = jvt & JVT_BASE;$/;"	v
base_atp_csr_t	repo/riscv/csrs.cc	/^base_atp_csr_t::base_atp_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:base_atp_csr_t
base_atp_csr_t	repo/riscv/csrs.h	/^class base_atp_csr_t: public basic_csr_t {$/;"	c
base_endian	repo/fesvr/byteorder.h	/^  base_endian() : value(0) {}$/;"	f	class:base_endian
base_endian	repo/fesvr/byteorder.h	/^  base_endian(T n) : value(n) {}$/;"	f	class:base_endian
base_endian	repo/fesvr/byteorder.h	/^template<typename T> class base_endian {$/;"	c
base_only_address	repo/disasm/disasm.cc	/^} base_only_address;$/;"	v	typeref:struct:__anon5
base_status_csr_t	repo/riscv/csrs.cc	/^base_status_csr_t::base_status_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:base_status_csr_t
base_status_csr_t	repo/riscv/csrs.h	/^class base_status_csr_t: public csr_t {$/;"	c
base_status_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<base_status_csr_t> base_status_csr_t_p;$/;"	t
basic_csr_t	repo/riscv/csrs.cc	/^basic_csr_t::basic_csr_t(processor_t* const proc, const reg_t addr, const reg_t init):$/;"	f	class:basic_csr_t
basic_csr_t	repo/riscv/csrs.h	/^class basic_csr_t: public csr_t {$/;"	c
bcd	repo/fesvr/htif.h	/^  bcd_t bcd;$/;"	m	class:htif_t
bcd_t	repo/fesvr/device.cc	/^bcd_t::bcd_t()$/;"	f	class:bcd_t
bcd_t	repo/fesvr/device.h	/^class bcd_t : public device_t$/;"	c
bigimm	repo/disasm/disasm.cc	/^} bigimm;$/;"	v	typeref:struct:__anon23
bintest_outs	repo/build/Makefile	/^bintest_outs = $(bintests:=.out)$/;"	m
bintests	repo/build/Makefile	/^bintests = $(src_dir)\/tests\/ebreak.py$/;"	m
bit	repo/riscv/opcodes.h	/^static uint32_t bit(uint32_t value, unsigned int b) {$/;"	f
bits	repo/riscv/decode.h	/^  insn_bits_t bits() { return b; }$/;"	f	class:insn_t
bits	repo/riscv/opcodes.h	/^static uint32_t bits(uint32_t value, unsigned int hi, unsigned int lo) {$/;"	f
blksize	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> blksize;$/;"	m	struct:riscv_statx	file:
blksize	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> blksize;$/;"	m	struct:riscv_stat	file:
blocks	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> blocks;$/;"	m	struct:riscv_statx	file:
blocks	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> blocks;$/;"	m	struct:riscv_stat	file:
blocksz	repo/riscv/mmu.h	/^  reg_t blocksz;$/;"	m	class:mmu_t
boot_cpuid_phys	repo/fdt/fdt.h	/^	fdt32_t boot_cpuid_phys;	 \/* Which physical CPU id we're$/;"	m	struct:fdt_header
boot_cpuid_phys	repo/fdt/libfdt.h	/^fdt_set_hdr_(boot_cpuid_phys);$/;"	v
boot_rom	repo/riscv/sim.h	/^  std::unique_ptr<rom_device_t> boot_rom;$/;"	m	class:sim_t
bootargs	repo/riscv/cfg.h	/^  cfg_arg_t<const char *>            bootargs;$/;"	m	class:cfg_t
bop	repo/riscv/insns/kdmabb.h	/^sreg_t bop = P_SH(RS2, 0);$/;"	v
bop	repo/riscv/insns/kdmabt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bop	repo/riscv/insns/kdmatt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bop	repo/riscv/insns/kdmbb.h	/^sreg_t bop = P_SH(RS2, 0);$/;"	v
bop	repo/riscv/insns/kdmbt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bop	repo/riscv/insns/kdmtt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bop	repo/riscv/insns/khmbb.h	/^sreg_t bop = P_SH(RS2, 0);$/;"	v
bop	repo/riscv/insns/khmbt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bop	repo/riscv/insns/khmtt.h	/^sreg_t bop = P_SH(RS2, 1);$/;"	v
bout	repo/riscv/socketif.h	/^  boost::asio::streambuf bout;$/;"	m	class:socketif_t
bpos	repo/riscv/insns/insb.h	/^reg_t bpos = insn.p_imm3();$/;"	v
bpp	repo/fesvr/rfb.h	/^  uint16_t bpp;$/;"	m	class:rfb_t
branch_target	repo/disasm/disasm.cc	/^} branch_target;$/;"	v	typeref:struct:__anon25
bs	repo/disasm/disasm.cc	/^} bs;$/;"	v	typeref:struct:__anon64
bs	repo/riscv/decode.h	/^  uint64_t bs() { return x(30, 2); } \/\/ Crypto ISE - SM4\/AES32 byte select.$/;"	f	class:insn_t
bs	repo/riscv/insns/aes32dsi.h	/^uint8_t     bs = insn.bs();$/;"	v
bs	repo/riscv/insns/aes32dsmi.h	/^uint8_t     bs = insn.bs();$/;"	v
bs	repo/riscv/insns/aes32esi.h	/^uint8_t     bs = insn.bs();$/;"	v
bs	repo/riscv/insns/aes32esmi.h	/^uint8_t     bs = insn.bs();$/;"	v
bs	repo/riscv/insns/sm4ed.h	/^uint8_t  bs     = insn.bs();$/;"	v
bs	repo/riscv/insns/sm4ks.h	/^uint8_t  bs     = insn.bs();$/;"	v
btime	repo/fesvr/syscall.cc	/^    struct riscv_statx_timestamp btime;$/;"	m	struct:riscv_statx	typeref:struct:riscv_statx::riscv_statx_timestamp	file:
buf_size	repo/riscv/remote_bitbang.h	/^  static const ssize_t buf_size = 64 * 1024;$/;"	m	class:remote_bitbang_t
build_opcode_map	repo/riscv/processor.cc	/^void processor_t::build_opcode_map()$/;"	f	class:processor_t
bus	repo/riscv/devices.h	/^  class bus_t *bus;$/;"	m	class:ns16550_t	typeref:class:ns16550_t::bus_t
bus	repo/riscv/sim.h	/^  bus_t bus;$/;"	m	class:sim_t
bus_t	repo/riscv/devices.h	/^class bus_t : public abstract_device_t {$/;"	c
busy	repo/riscv/debug_module.h	/^  bool busy;$/;"	m	struct:__anon82
busy_stuck	repo/riscv/jtag_dtm.h	/^    bool busy_stuck;$/;"	m	class:jtag_dtm_t
bypass	repo/riscv/jtag_dtm.h	/^    unsigned bypass;$/;"	m	class:jtag_dtm_t
bytes_read	repo/riscv/cachesim.h	/^  uint64_t bytes_read;$/;"	m	class:cache_sim_t
bytes_written	repo/riscv/cachesim.h	/^  uint64_t bytes_written;$/;"	m	class:cache_sim_t
c	repo/riscv/insns/bcompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
c	repo/riscv/insns/bcompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
c	repo/riscv/insns/bdecompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
c	repo/riscv/insns/bdecompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
c	repo/tests/testlib.py	/^    def c(self, wait=True):$/;"	m	class:Gdb
cache	repo/riscv/cachesim.h	/^  cache_sim_t* cache;$/;"	m	class:cache_memtracer_t
cache_memtracer_t	repo/riscv/cachesim.h	/^  cache_memtracer_t(const char* config, const char* name)$/;"	f	class:cache_memtracer_t
cache_memtracer_t	repo/riscv/cachesim.h	/^class cache_memtracer_t : public memtracer_t$/;"	c
cache_sim_t	repo/riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(const cache_sim_t& rhs)$/;"	f	class:cache_sim_t
cache_sim_t	repo/riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(size_t _sets, size_t _ways, size_t _linesz, const char* _name)$/;"	f	class:cache_sim_t
cache_sim_t	repo/riscv/cachesim.h	/^class cache_sim_t$/;"	c
callback_t	repo/fesvr/device.h	/^  typedef std::function<void(uint64_t)> callback_t;$/;"	t	class:command_t
canonical_terminal_t	repo/fesvr/term.h	/^class canonical_terminal_t$/;"	c
canonical_termios_t	repo/fesvr/term.cc	/^  canonical_termios_t()$/;"	f	class:canonical_termios_t
canonical_termios_t	repo/fesvr/term.cc	/^class canonical_termios_t$/;"	c	file:
capture_dr	repo/riscv/jtag_dtm.cc	/^void jtag_dtm_t::capture_dr()$/;"	f	class:jtag_dtm_t
carry	repo/riscv/insns/ave.h	/^sreg_t carry = (rs1 & 1) | (rs2 & 1);$/;"	v
cause	repo/riscv/csrs.h	/^  uint8_t cause;$/;"	m	class:dcsr_csr_t
cause	repo/riscv/trap.h	/^  reg_t cause() const { return which; }$/;"	f	class:trap_t
cause_csr_t	repo/riscv/csrs.cc	/^cause_csr_t::cause_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:cause_csr_t
cause_csr_t	repo/riscv/csrs.h	/^class cause_csr_t: public basic_csr_t {$/;"	c
cb	repo/fesvr/device.h	/^  callback_t cb;$/;"	m	class:command_t
cbo_zero	repo/riscv/mmu.h	/^  void cbo_zero(reg_t addr) {$/;"	f	class:mmu_t
cfg	repo/riscv/csrs.h	/^  uint8_t cfg;$/;"	m	class:pmpaddr_csr_t
cfg	repo/riscv/insns/bfp.h	/^reg_t cfg = RS2 >> (xlen\/2);$/;"	v
cfg	repo/riscv/insns/bfpw.h	/^reg_t cfg = RS2 >> 16;$/;"	v
cfg	repo/riscv/processor.h	/^  const cfg_t * const cfg;$/;"	m	class:processor_t
cfg	repo/riscv/sim.h	/^  const cfg_t * const cfg;$/;"	m	class:sim_t
cfg_arg_t	repo/riscv/cfg.h	/^  cfg_arg_t(T default_val)$/;"	f	class:cfg_arg_t
cfg_arg_t	repo/riscv/cfg.h	/^class cfg_arg_t {$/;"	c
cfg_t	repo/riscv/cfg.h	/^  cfg_t(std::pair<reg_t, reg_t> default_initrd_bounds,$/;"	f	class:cfg_t
cfg_t	repo/riscv/cfg.h	/^class cfg_t$/;"	c
cfgstrvalid	repo/riscv/debug_module.h	/^  bool cfgstrvalid;$/;"	m	struct:__anon81
cflush_t	repo/customext/cflush.cc	/^  cflush_t() {}$/;"	f	class:cflush_t
cflush_t	repo/customext/cflush.cc	/^class cflush_t : public extension_t$/;"	c	file:
chain	repo/riscv/disasm.h	/^  std::vector<const disasm_insn_t*> chain[HASH_SIZE+1];$/;"	m	class:disassembler_t
chain	repo/riscv/triggers.h	/^  bool chain = false;$/;"	m	class:triggers::mcontrol_common_t
challenge	repo/riscv/debug_module.h	/^    uint32_t challenge;$/;"	m	class:debug_module_t
check_block_	repo/fdt/fdt.c	/^static int check_block_(uint32_t hdrsize, uint32_t totalsize,$/;"	f	file:
check_cpu_node	repo/riscv/dts.cc	/^static int check_cpu_node(void *fdt, int cpu_offset)$/;"	f	file:
check_file_exists	repo/spike_main/spike.cc	/^static bool check_file_exists(const char *fileName)$/;"	f	file:
check_if_merge_covers_64bit_space	repo/spike_main/spike.cc	/^static bool check_if_merge_covers_64bit_space(const mem_cfg_t& L,$/;"	f	file:
check_if_supported	repo/riscv/cfg.cc	/^bool mem_cfg_t::check_if_supported(reg_t base, reg_t size)$/;"	f	class:mem_cfg_t
check_load_reservation	repo/riscv/mmu.h	/^  inline bool check_load_reservation(reg_t vaddr, size_t size)$/;"	f	class:mmu_t
check_mem_overlap	repo/spike_main/spike.cc	/^static bool check_mem_overlap(const mem_cfg_t& L, const mem_cfg_t& R)$/;"	f	file:
check_off_	repo/fdt/fdt.c	/^static int check_off_(uint32_t hdrsize, uint32_t totalsize, uint32_t off)$/;"	f	file:
check_pc_alignment	repo/riscv/processor.h	/^  void check_pc_alignment(reg_t pc) {$/;"	f	class:processor_t
check_pow2	repo/riscv/processor.cc	/^static bool check_pow2(int val)$/;"	f	file:
check_tag	repo/riscv/cachesim.cc	/^uint64_t* cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:cache_sim_t
check_tag	repo/riscv/cachesim.cc	/^uint64_t* fa_cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:fa_cache_sim_t
check_triggers	repo/riscv/mmu.cc	/^void mmu_t::check_triggers(triggers::operation_t operation, reg_t address, std::optional<reg_t> data)$/;"	f	class:mmu_t
check_triggers_fetch	repo/riscv/mmu.h	/^  bool check_triggers_fetch;$/;"	m	class:mmu_t
check_triggers_icount	repo/riscv/processor.h	/^  bool check_triggers_icount;$/;"	m	class:processor_t
check_triggers_load	repo/riscv/mmu.h	/^  bool check_triggers_load;$/;"	m	class:mmu_t
check_triggers_store	repo/riscv/mmu.h	/^  bool check_triggers_store;$/;"	m	class:mmu_t
chr	repo/fesvr/option_parser.h	/^    char chr;$/;"	m	struct:option_parser_t::option_t
chroot	repo/fesvr/syscall.h	/^  std::string chroot;$/;"	m	class:syscall_t
chunk_align	repo/fesvr/dtm.cc	/^size_t dtm_t::chunk_align()$/;"	f	class:dtm_t
chunk_align	repo/fesvr/htif_hexwriter.h	/^  size_t chunk_align() { return width; }$/;"	f	class:htif_hexwriter_t
chunk_align	repo/fesvr/htif_pthread.h	/^  virtual size_t chunk_align() { return 64; }$/;"	f	class:htif_pthread_t
chunk_max_size	repo/fesvr/dtm.cc	/^size_t dtm_t::chunk_max_size()$/;"	f	class:dtm_t
chunk_max_size	repo/fesvr/htif_hexwriter.h	/^  size_t chunk_max_size() { return width; }$/;"	f	class:htif_hexwriter_t
chunk_max_size	repo/fesvr/htif_pthread.h	/^  virtual size_t chunk_max_size() { return 1024; }$/;"	f	class:htif_pthread_t
chunked_memif_t	repo/fesvr/memif.h	/^class chunked_memif_t$/;"	c
clean_inval	repo/riscv/mmu.h	/^  void clean_inval(reg_t addr, bool clean, bool inval) {$/;"	f	class:mmu_t
clean_invalidate	repo/riscv/cachesim.cc	/^void cache_sim_t::clean_invalidate(uint64_t addr, size_t bytes, bool clean, bool inval)$/;"	f	class:cache_sim_t
clean_invalidate	repo/riscv/cachesim.h	/^  void clean_invalidate(uint64_t addr, size_t bytes, bool clean, bool inval)$/;"	f	class:cache_memtracer_t
clean_invalidate	repo/riscv/memtracer.h	/^  void clean_invalidate(uint64_t addr, size_t bytes, bool clean, bool inval)$/;"	f	class:memtracer_list_t
clear_chunk	repo/fesvr/dtm.cc	/^void dtm_t::clear_chunk(uint64_t taddr, size_t len)$/;"	f	class:dtm_t
clear_chunk	repo/fesvr/htif.cc	/^void htif_t::clear_chunk(addr_t taddr, size_t len)$/;"	f	class:htif_t
clear_chunk	repo/fesvr/htif_hexwriter.h	/^  void clear_chunk(addr_t, size_t) {}$/;"	f	class:htif_hexwriter_t
clear_csr	repo/fesvr/dtm.cc	/^uint64_t dtm_t::clear_csr(unsigned which, uint64_t data)$/;"	f	class:dtm_t
clear_csr	repo/riscv/encoding.h	353;"	d
clear_interrupt	repo/riscv/extension.cc	/^void extension_t::clear_interrupt()$/;"	f	class:extension_t
clear_str	repo/riscv/interactive.cc	/^static void clear_str(bool noncanonical, int fd, std::string target_str)$/;"	f	file:
client_fd	repo/riscv/remote_bitbang.h	/^  int client_fd;$/;"	m	class:remote_bitbang_t
clint	repo/riscv/sim.h	/^  std::unique_ptr<clint_t> clint;$/;"	m	class:sim_t
clint_t	repo/riscv/clint.cc	/^clint_t::clint_t(simif_t* sim, uint64_t freq_hz, bool real_time)$/;"	f	class:clint_t
clint_t	repo/riscv/devices.h	/^class clint_t : public abstract_device_t {$/;"	c
clz	repo/riscv/arith.h	/^static inline int clz(uint64_t val)$/;"	f
cmd	repo/fesvr/device.h	/^  uint8_t cmd() { return tohost >> 48; }$/;"	f	class:command_t
cmd_file	repo/riscv/sim.h	/^  FILE *cmd_file; \/\/ pointer to debug command input file$/;"	m	class:sim_t
cmderr	repo/riscv/debug_module.h	/^  cmderr_t cmderr;$/;"	m	struct:__anon82
cmderr	repo/riscv/debug_module.h	/^typedef enum cmderr {$/;"	g
cmderr_t	repo/riscv/debug_module.h	/^} cmderr_t;$/;"	t	typeref:enum:cmderr
cmemif	repo/fesvr/memif.h	/^  chunked_memif_t* cmemif;$/;"	m	class:memif_t
cnt	repo/riscv/insns/viota_m.h	/^int cnt = 0;$/;"	v
col_0	repo/riscv/insns/aes64dsm.h	/^uint32_t col_0 = temp & 0xFFFFFFFF;$/;"	v
col_0	repo/riscv/insns/aes64esm.h	/^uint32_t col_0 = temp & 0xFFFFFFFF;$/;"	v
col_0	repo/riscv/insns/aes64im.h	/^uint32_t col_0 = RS1 & 0xFFFFFFFF;$/;"	v
col_1	repo/riscv/insns/aes64dsm.h	/^uint32_t col_1 = temp >> 32       ;$/;"	v
col_1	repo/riscv/insns/aes64esm.h	/^uint32_t col_1 = temp >> 32       ;$/;"	v
col_1	repo/riscv/insns/aes64im.h	/^uint32_t col_1 = RS1 >> 32       ;$/;"	v
comma	repo/build/Makefile	/^comma := ,$/;"	m
command	repo/riscv/debug_module.h	/^    uint32_t command;$/;"	m	class:debug_module_t
command	repo/tests/testlib.py	/^    def command(self, command, timeout=-1):$/;"	m	class:Gdb
command_func_t	repo/fesvr/device.h	/^  typedef std::function<void(command_t)> command_func_t;$/;"	t	class:device_t
command_handlers	repo/fesvr/device.h	/^  std::vector<command_func_t> command_handlers;$/;"	m	class:device_t
command_names	repo/fesvr/device.h	/^  std::vector<std::string> command_names;$/;"	m	class:device_t
command_t	repo/fesvr/device.h	/^  command_t(memif_t& memif, uint64_t tohost, callback_t cb)$/;"	f	class:command_t
command_t	repo/fesvr/device.h	/^class command_t$/;"	c
commit_log_mem_t	repo/riscv/processor.h	/^typedef std::vector<std::tuple<reg_t, uint64_t, uint8_t>> commit_log_mem_t;$/;"	t
commit_log_print_insn	repo/riscv/execute.cc	/^static void commit_log_print_insn(processor_t *p, reg_t pc, insn_t insn)$/;"	f	file:
commit_log_print_value	repo/riscv/execute.cc	/^static void commit_log_print_value(FILE *log_file, int width, const void *data)$/;"	f	file:
commit_log_print_value	repo/riscv/execute.cc	/^static void commit_log_print_value(FILE *log_file, int width, uint64_t val)$/;"	f	file:
commit_log_reg_t	repo/riscv/processor.h	/^typedef std::unordered_map<reg_t, freg_t> commit_log_reg_t;$/;"	t
commit_log_reset	repo/riscv/execute.cc	/^static void commit_log_reset(processor_t* p)$/;"	f	file:
commit_log_stash_privilege	repo/riscv/execute.cc	/^static void commit_log_stash_privilege(processor_t* p)$/;"	f	file:
commonNaN	repo/softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	s
compare_val	repo/riscv/triggers.h	/^    unsigned compare_val(const unsigned mhvalue) const {$/;"	f	struct:triggers::trigger_t::mhselect_interpretation
compile	repo/tests/testlib.py	/^def compile(*args):$/;"	f
composite_csr_t	repo/riscv/csrs.cc	/^composite_csr_t::composite_csr_t(processor_t* const proc, const reg_t addr, csr_t_p upper_csr, csr_t_p lower_csr, const unsigned upper_lsb):$/;"	f	class:composite_csr_t
composite_csr_t	repo/riscv/csrs.h	/^class composite_csr_t: public csr_t {$/;"	c
cond	repo/fesvr/context.h	/^  pthread_cond_t cond;$/;"	m	class:context_t
config	repo/riscv/debug_module.h	/^    debug_module_config_t config;$/;"	m	class:debug_module_t
configure_log	repo/riscv/sim.cc	/^void sim_t::configure_log(bool enable_log, bool enable_commitlog)$/;"	f	class:sim_t
const_csr_t	repo/riscv/csrs.cc	/^const_csr_t::const_csr_t(processor_t* const proc, const reg_t addr, reg_t val):$/;"	f	class:const_csr_t
const_csr_t	repo/riscv/csrs.h	/^class const_csr_t: public csr_t {$/;"	c
construct	repo/riscv/cachesim.cc	/^cache_sim_t* cache_sim_t::construct(const char* config, const char* name)$/;"	f	class:cache_sim_t
contents	repo/riscv/devices.cc	/^char* mem_t::contents(reg_t addr) {$/;"	f	class:mem_t
contents	repo/riscv/devices.h	/^  const std::vector<char>& contents() { return data; }$/;"	f	class:rom_device_t
context	repo/fesvr/context.h	/^  std::unique_ptr<ucontext_t> context;$/;"	m	class:context_t
context_best_pending	repo/riscv/plic.cc	/^uint32_t plic_t::context_best_pending(const plic_context_t *c)$/;"	f	class:plic_t
context_claim	repo/riscv/plic.cc	/^uint32_t plic_t::context_claim(plic_context_t *c)$/;"	f	class:plic_t
context_enable_read	repo/riscv/plic.cc	/^bool plic_t::context_enable_read(const plic_context_t *c,$/;"	f	class:plic_t
context_enable_write	repo/riscv/plic.cc	/^bool plic_t::context_enable_write(plic_context_t *c,$/;"	f	class:plic_t
context_read	repo/riscv/plic.cc	/^bool plic_t::context_read(plic_context_t *c,$/;"	f	class:plic_t
context_t	repo/fesvr/context.cc	/^context_t::context_t()$/;"	f	class:context_t
context_t	repo/fesvr/context.h	/^class context_t$/;"	c
context_update	repo/riscv/plic.cc	/^void plic_t::context_update(const plic_context_t *c)$/;"	f	class:plic_t
context_write	repo/riscv/plic.cc	/^bool plic_t::context_write(plic_context_t *c,$/;"	f	class:plic_t
contexts	repo/riscv/devices.h	/^  std::vector<plic_context_t> contexts;$/;"	m	class:plic_t
continue	repo/riscv/insns/vslideup_vi.h	/^  continue;$/;"	v
continue	repo/riscv/insns/vslideup_vx.h	/^  continue;$/;"	v
convert_load_traps_to_store_traps	repo/riscv/mmu.h	115;"	d
count	repo/riscv/triggers.h	/^  unsigned count = 1, count_read_value = 1;$/;"	m	class:triggers::icount_t
count	repo/riscv/triggers.h	/^  unsigned count() const { return triggers.size(); }$/;"	f	class:triggers::module_t
count_read_value	repo/riscv/triggers.h	/^  unsigned count = 1, count_read_value = 1;$/;"	m	class:triggers::icount_t
counter_proxy_csr_t	repo/riscv/csrs.cc	/^counter_proxy_csr_t::counter_proxy_csr_t(processor_t* const proc, const reg_t addr, csr_t_p delegate):$/;"	f	class:counter_proxy_csr_t
counter_proxy_csr_t	repo/riscv/csrs.h	/^class counter_proxy_csr_t: public proxy_csr_t {$/;"	c
cpu_to_fdt16	repo/fdt/libfdt_env.h	/^static inline fdt16_t cpu_to_fdt16(uint16_t x)$/;"	f
cpu_to_fdt32	repo/fdt/libfdt_env.h	/^static inline fdt32_t cpu_to_fdt32(uint32_t x)$/;"	f
cpu_to_fdt64	repo/fdt/libfdt_env.h	/^static inline fdt64_t cpu_to_fdt64(uint64_t x)$/;"	f
creator	repo/fesvr/context.h	/^  context_t* creator;$/;"	m	class:context_t
csr	repo/disasm/disasm.cc	/^} csr;$/;"	v	typeref:struct:__anon20
csr	repo/riscv/decode.h	/^  uint64_t csr() { return x(20, 12); }$/;"	f	class:insn_t
csr	repo/riscv/insns/csrrc.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	repo/riscv/insns/csrrci.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	repo/riscv/insns/csrrs.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	repo/riscv/insns/csrrsi.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	repo/riscv/insns/csrrw.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	repo/riscv/insns/csrrwi.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr_name	repo/disasm/regnames.cc	/^const char* csr_name(int which) {$/;"	f
csr_priv	repo/riscv/csrs.h	/^  const unsigned csr_priv;$/;"	m	class:csr_t
csr_read_only	repo/riscv/csrs.h	/^  const bool csr_read_only;$/;"	m	class:csr_t
csr_t	repo/riscv/csrs.cc	/^csr_t::csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:csr_t
csr_t	repo/riscv/csrs.h	/^class csr_t {$/;"	c
csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<csr_t> csr_t_p;$/;"	t
csrmap	repo/riscv/processor.h	/^  std::unordered_map<reg_t, csr_t_p> csrmap;$/;"	m	struct:state_t
csrr	repo/riscv/opcodes.h	/^static uint32_t csrr(unsigned int rd, unsigned int csr) {$/;"	f
csrrs	repo/riscv/opcodes.h	/^static uint32_t csrrs(unsigned int rd, unsigned int rs1, unsigned int csr) {$/;"	f
csrsi	repo/riscv/opcodes.h	/^static uint32_t csrsi(unsigned int csr, uint16_t imm) {$/;"	f
csrw	repo/riscv/opcodes.h	/^static uint32_t csrw(unsigned int source, unsigned int csr) {$/;"	f
ctime	repo/fesvr/syscall.cc	/^    struct riscv_statx_timestamp ctime;$/;"	m	struct:riscv_statx	typeref:struct:riscv_statx::riscv_statx_timestamp	file:
ctime	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> ctime;$/;"	m	struct:riscv_stat	file:
cto	repo/riscv/arith.h	/^static inline int cto(uint64_t val)$/;"	f
ctrlc_pressed	repo/riscv/sim.cc	/^volatile bool ctrlc_pressed = false;$/;"	v
ctz	repo/riscv/arith.h	/^static inline int ctz(uint64_t val)$/;"	f
cur	repo/fesvr/context.cc	/^static __thread context_t* cur;$/;"	v	file:
current	repo/fesvr/context.cc	/^context_t* context_t::current()$/;"	f	class:context_t
current_hart	repo/fesvr/dtm.h	/^  int current_hart;$/;"	m	class:dtm_t
current_proc	repo/riscv/sim.h	/^  size_t current_proc;$/;"	m	class:sim_t
current_step	repo/riscv/sim.h	/^  size_t current_step;$/;"	m	class:sim_t
custom0	repo/customext/dummy_rocc.cc	/^  reg_t custom0(rocc_insn_t insn, reg_t xs1, reg_t UNUSED xs2)$/;"	f	class:dummy_rocc_t
customX	repo/riscv/rocc.cc	9;"	d	file:
custom_base	repo/riscv/debug_module.h	/^    unsigned custom_base;$/;"	m	class:debug_module_t
custom_cflush	repo/customext/cflush.cc	/^static reg_t custom_cflush(processor_t* p, insn_t insn, reg_t pc)$/;"	f	file:
custom_extensions	repo/riscv/processor.h	/^  std::unordered_map<std::string, extension_t*> custom_extensions;$/;"	m	class:processor_t
custom_fmt_t	repo/disasm/disasm.cc	/^} custom_fmt_t;$/;"	t	typeref:struct:__anon66	file:
customext_install_shared_lib	repo/build/customext.mk	/^customext_install_shared_lib = yes$/;"	m
customext_srcs	repo/build/customext.mk	/^customext_srcs = \\$/;"	m
customext_subproject_deps	repo/build/customext.mk	/^customext_subproject_deps = \\$/;"	m
d	repo/riscv/interactive.cc	/^  double d;$/;"	m	union:fpr	file:
data	repo/fdt/fdt.h	/^	char data[0];$/;"	m	struct:fdt_property
data	repo/fesvr/dtm.h	/^    uint32_t data;$/;"	m	struct:dtm_t::req
data	repo/fesvr/dtm.h	/^    uint32_t data;$/;"	m	struct:dtm_t::resp
data	repo/riscv/decode.h	/^  T data[N];$/;"	m	class:regfile_t
data	repo/riscv/devices.h	/^  std::vector<char> data;$/;"	m	class:rom_device_t
data	repo/riscv/insns/bcompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
data	repo/riscv/insns/bcompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
data	repo/riscv/insns/bdecompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
data	repo/riscv/insns/bdecompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
data	repo/riscv/insns/bfp.h	/^reg_t data = RS2 << off;$/;"	v
data	repo/riscv/insns/bfpw.h	/^reg_t data = RS2 << off;$/;"	v
data	repo/riscv/mmu.h	/^  insn_fetch_t data;$/;"	m	struct:icache_entry_t
data_available	repo/fesvr/tsi.cc	/^bool tsi_t::data_available(void)$/;"	f	class:tsi_t
data_base	repo/fesvr/dtm.h	/^  uint32_t data_base;$/;"	m	class:dtm_t
data_words	repo/fesvr/dtm.h	/^  size_t data_words;$/;"	m	class:dtm_t
datacount	repo/riscv/debug_module.h	/^  unsigned datacount;$/;"	m	struct:__anon82
datasize	repo/riscv/debug_module.h	/^    static const unsigned datasize = 2;$/;"	m	class:debug_module_t
dcache_sim_t	repo/riscv/cachesim.h	/^  dcache_sim_t(const char* config, const char* name = "D$")$/;"	f	class:dcache_sim_t
dcache_sim_t	repo/riscv/cachesim.h	/^class dcache_sim_t : public cache_memtracer_t$/;"	c
dcsr	repo/riscv/processor.h	/^  dcsr_csr_t_p dcsr;$/;"	m	struct:state_t
dcsr_csr_t	repo/riscv/csrs.cc	/^dcsr_csr_t::dcsr_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:dcsr_csr_t
dcsr_csr_t	repo/riscv/csrs.h	/^class dcsr_csr_t: public csr_t {$/;"	c
dcsr_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<dcsr_csr_t> dcsr_csr_t_p;$/;"	t
dealloc	repo/fesvr/syscall.cc	/^void fds_t::dealloc(reg_t fd)$/;"	f	class:fds_t
dealloc	repo/riscv/mmio_plugin.h	/^  static void dealloc(void* self)$/;"	f	struct:mmio_plugin_registration_t
dealloc	repo/riscv/mmio_plugin.h	/^  void (*dealloc)(void*);$/;"	m	struct:__anon78
debug	repo/riscv/processor.h	/^  bool debug;$/;"	m	class:processor_t
debug	repo/riscv/sim.h	/^  bool debug;$/;"	m	class:sim_t
debug_abstract	repo/riscv/debug_module.h	/^    uint8_t debug_abstract[debug_abstract_size * 4];$/;"	m	class:debug_module_t
debug_abstract_size	repo/riscv/debug_module.h	/^    static const unsigned debug_abstract_size = 12;$/;"	m	class:debug_module_t
debug_abstract_start	repo/riscv/debug_module.h	/^    unsigned debug_abstract_start;$/;"	m	class:debug_module_t
debug_data_start	repo/riscv/debug_module.h	/^    static const unsigned debug_data_start = 0x380;$/;"	m	class:debug_module_t
debug_mmu	repo/riscv/simif.h	/^  mmu_t* debug_mmu;  \/\/ debug port into main memory, for use by debug_module$/;"	m	class:simif_t
debug_mode	repo/riscv/processor.h	/^  bool debug_mode;$/;"	m	struct:state_t
debug_mode_csr_t	repo/riscv/csrs.cc	/^debug_mode_csr_t::debug_mode_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:debug_mode_csr_t
debug_mode_csr_t	repo/riscv/csrs.h	/^class debug_mode_csr_t: public basic_csr_t {$/;"	c
debug_module	repo/riscv/sim.h	/^  debug_module_t debug_module;$/;"	m	class:sim_t
debug_module_config_t	repo/riscv/debug_module.h	/^} debug_module_config_t;$/;"	t	typeref:struct:__anon79
debug_module_t	repo/riscv/debug_module.cc	/^debug_module_t::debug_module_t(simif_t *sim, const debug_module_config_t &config) :$/;"	f	class:debug_module_t
debug_module_t	repo/riscv/debug_module.h	/^class debug_module_t : public abstract_device_t$/;"	c
debug_output_log	repo/riscv/processor.cc	/^void processor_t::debug_output_log(std::stringstream *s)$/;"	f	class:processor_t
debug_progbuf_start	repo/riscv/debug_module.h	/^    unsigned debug_progbuf_start;$/;"	m	class:debug_module_t
debug_rom_flags	repo/riscv/debug_module.h	/^    uint8_t debug_rom_flags[1024];$/;"	m	class:debug_module_t
debug_rom_raw	repo/debug_rom/debug_rom.h	/^static const unsigned char debug_rom_raw[] = {$/;"	v
debug_rom_raw_len	repo/debug_rom/debug_rom.h	/^static const unsigned int debug_rom_raw_len = 116;$/;"	v
debug_rom_whereto	repo/riscv/debug_module.h	/^    uint8_t debug_rom_whereto[4];$/;"	m	class:debug_module_t
decode_insn	repo/riscv/processor.cc	/^insn_func_t processor_t::decode_insn(insn_t insn)$/;"	f	class:processor_t
decode_vm_info	repo/riscv/mmu.h	/^inline vm_info decode_vm_info(int xlen, bool stage2, reg_t prv, reg_t satp)$/;"	f
default-CFLAGS	repo/build/Makefile	/^default-CFLAGS   := -DPREFIX=\\"$(prefix)\\" -Wall -Wno-unused -Wno-nonportable-include-path -O2 -fPIC$/;"	m
default-CXXFLAGS	repo/build/Makefile	/^default-CXXFLAGS := $(default-CFLAGS) -std=c++17$/;"	m
defaultNaNExtF80UI0	repo/softfloat/specialize.h	205;"	d
defaultNaNExtF80UI64	repo/softfloat/specialize.h	204;"	d
defaultNaNF128	repo/riscv/decode_macros.h	/^inline float128_t defaultNaNF128()$/;"	f
defaultNaNF128UI0	repo/softfloat/specialize.h	273;"	d
defaultNaNF128UI0	repo/softfloat/specialize.h	383;"	d
defaultNaNF128UI32	repo/softfloat/specialize.h	382;"	d
defaultNaNF128UI64	repo/softfloat/specialize.h	272;"	d
defaultNaNF128UI64	repo/softfloat/specialize.h	381;"	d
defaultNaNF128UI96	repo/softfloat/specialize.h	380;"	d
defaultNaNF16UI	repo/softfloat/specialize.h	99;"	d
defaultNaNF32UI	repo/softfloat/specialize.h	134;"	d
defaultNaNF64UI	repo/softfloat/specialize.h	169;"	d
define_custom_func	repo/riscv/rocc.h	35;"	d
deleg_mask	repo/riscv/csrs.cc	/^reg_t generic_int_accessor_t::deleg_mask() const {$/;"	f	class:generic_int_accessor_t
delegate	repo/riscv/csrs.h	/^  csr_t_p delegate;$/;"	m	class:proxy_csr_t
depth	repo/fesvr/htif_hexwriter.h	/^  size_t depth;$/;"	m	class:htif_hexwriter_t
detect_icount_match	repo/riscv/triggers.h	/^  virtual std::optional<match_result_t> detect_icount_match(processor_t UNUSED * const proc) { return std::nullopt; }$/;"	f	class:triggers::trigger_t
dev	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> dev;$/;"	m	struct:riscv_stat	file:
dev_major	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> dev_major;$/;"	m	struct:riscv_statx	file:
dev_minor	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> dev_minor;$/;"	m	struct:riscv_statx	file:
device	repo/fesvr/device.h	/^  uint8_t device() { return tohost >> 56; }$/;"	f	class:command_t
device_list	repo/fesvr/htif.h	/^  device_list_t device_list;$/;"	m	class:htif_t
device_list_t	repo/fesvr/device.cc	/^device_list_t::device_list_t()$/;"	f	class:device_list_t
device_list_t	repo/fesvr/device.h	/^class device_list_t$/;"	c
device_t	repo/fesvr/device.cc	/^device_t::device_t()$/;"	f	class:device_t
device_t	repo/fesvr/device.h	/^class device_t$/;"	c
devices	repo/fesvr/device.h	/^  std::vector<device_t*> devices;$/;"	m	class:device_list_t
devices	repo/riscv/devices.h	/^  std::map<reg_t, abstract_device_t*> devices;$/;"	m	class:bus_t
die	repo/fesvr/dtm.cc	/^void dtm_t::die(uint32_t cmderr)$/;"	f	class:dtm_t
diff_context_t	difftest.cc	/^struct diff_context_t {$/;"	s	file:
diff_get_regs	difftest.cc	/^void sim_t::diff_get_regs(void* diff_context) {$/;"	f	class:sim_t
diff_init	difftest.cc	/^void sim_t::diff_init(int port) {$/;"	f	class:sim_t
diff_memcpy	difftest.cc	/^void sim_t::diff_memcpy(reg_t dest, void* src, size_t n) {$/;"	f	class:sim_t
diff_set_regs	difftest.cc	/^void sim_t::diff_set_regs(void* diff_context) {$/;"	f	class:sim_t
diff_step	difftest.cc	/^void sim_t::diff_step(uint64_t n) {$/;"	f	class:sim_t
difftest_dm_config	difftest.cc	/^static debug_module_config_t difftest_dm_config = {$/;"	v	file:
difftest_exec	difftest.cc	/^void difftest_exec(uint64_t n) {$/;"	f
difftest_hartids	difftest.cc	/^static std::vector<int> difftest_hartids;$/;"	v	file:
difftest_htif_args	difftest.cc	/^static std::vector<std::string> difftest_htif_args;$/;"	v	file:
difftest_init	difftest.cc	/^void difftest_init(int port) {$/;"	f
difftest_memcpy	difftest.cc	/^void difftest_memcpy(paddr_t addr, void *buf, size_t n, bool direction) {$/;"	f
difftest_plugin_devices	difftest.cc	/^static std::vector<std::pair<reg_t, abstract_device_t*>> difftest_plugin_devices;$/;"	v	file:
difftest_raise_intr	difftest.cc	/^void difftest_raise_intr(uint64_t NO) {$/;"	f
difftest_regcpy	difftest.cc	/^void difftest_regcpy(void* dut, bool direction) {$/;"	f
dirty	repo/riscv/csrs.cc	/^void sstatus_csr_t::dirty(const reg_t dirties) {$/;"	f	class:sstatus_csr_t
dirty_ext_state	repo/riscv/decode_macros.h	81;"	d
dirty_fp_state	repo/riscv/decode_macros.h	80;"	d
dirty_vs_state	repo/riscv/decode_macros.h	82;"	d
disabled_trigger_t	repo/riscv/triggers.h	/^class disabled_trigger_t : public trigger_t {$/;"	c	namespace:triggers
disasm	repo/riscv/processor.cc	/^void processor_t::disasm(insn_t insn)$/;"	f	class:processor_t
disasm_insn_t	repo/riscv/disasm.h	/^  NOINLINE disasm_insn_t(const char* name_, uint32_t match, uint32_t mask,$/;"	f	class:disasm_insn_t
disasm_insn_t	repo/riscv/disasm.h	/^class disasm_insn_t$/;"	c
disasm_install_lib	repo/build/disasm.mk	/^disasm_install_lib = yes$/;"	m
disasm_srcs	repo/build/disasm.mk	/^disasm_srcs = \\$/;"	m
disassemble	repo/disasm/disasm.cc	/^std::string disassembler_t::disassemble(insn_t insn) const$/;"	f	class:disassembler_t
disassembler	repo/riscv/processor.h	/^  disassembler_t* disassembler;$/;"	m	class:processor_t
disassembler_t	repo/disasm/disasm.cc	/^disassembler_t::disassembler_t(const isa_parser_t *isa)$/;"	f	class:disassembler_t
disassembler_t	repo/riscv/disasm.h	/^class disassembler_t$/;"	c
disk_t	repo/fesvr/device.cc	/^disk_t::disk_t(const char* fn)$/;"	f	class:disk_t
disk_t	repo/fesvr/device.h	/^class disk_t : public device_t$/;"	c
dispatch	repo/fesvr/syscall.cc	/^void syscall_t::dispatch(reg_t mm)$/;"	f	class:syscall_t
display	repo/fesvr/rfb.h	/^  int display;$/;"	m	class:rfb_t
dist_dir	repo/build/Makefile	/^dist_dir := $(project_name)-$(project_ver)$/;"	m
dist_files	repo/build/Makefile	/^dist_files = \\$/;"	m
dist_tgz	repo/build/Makefile	/^dist_tgz := $(project_name)-$(project_ver).tar.gz$/;"	m
dll	repo/riscv/devices.h	/^  uint8_t dll;$/;"	m	class:ns16550_t
dlm	repo/riscv/devices.h	/^  uint8_t dlm;$/;"	m	class:ns16550_t
dm	repo/riscv/jtag_dtm.h	/^    debug_module_t *dm;$/;"	m	class:jtag_dtm_t
dmactive	repo/riscv/debug_module.h	/^  bool dmactive;$/;"	m	struct:__anon80
dmcontrol	repo/riscv/debug_module.h	/^    dmcontrol_t dmcontrol;$/;"	m	class:debug_module_t
dmcontrol_t	repo/riscv/debug_module.h	/^} dmcontrol_t;$/;"	t	typeref:struct:__anon80
dmdata	repo/riscv/debug_module.h	/^    uint8_t dmdata[datasize * 4];$/;"	m	class:debug_module_t
dmi	repo/riscv/jtag_dtm.h	/^    uint64_t dmi;$/;"	m	class:jtag_dtm_t
dmi_read	repo/riscv/debug_module.cc	/^bool debug_module_t::dmi_read(unsigned address, uint32_t *value)$/;"	f	class:debug_module_t
dmi_write	repo/riscv/debug_module.cc	/^bool debug_module_t::dmi_write(unsigned address, uint32_t value)$/;"	f	class:debug_module_t
dmode	repo/riscv/triggers.h	/^  bool dmode = false;$/;"	m	class:triggers::icount_t
dmode	repo/riscv/triggers.h	/^  bool dmode = false;$/;"	m	class:triggers::mcontrol_common_t
dmode	repo/riscv/triggers.h	/^  bool dmode;$/;"	m	class:triggers::disabled_trigger_t
dmode	repo/riscv/triggers.h	/^  bool dmode;$/;"	m	class:triggers::trap_common_t
dmstatus	repo/riscv/debug_module.h	/^    dmstatus_t dmstatus;$/;"	m	class:debug_module_t
dmstatus_t	repo/riscv/debug_module.h	/^} dmstatus_t;$/;"	t	typeref:struct:__anon81
do_chroot	repo/fesvr/syscall.cc	/^std::string syscall_t::do_chroot(const char* fn)$/;"	f	class:syscall_t
do_command	repo/fesvr/dtm.cc	/^uint32_t dtm_t::do_command(dtm_t::req r)$/;"	f	class:dtm_t
do_mask	repo/riscv/insns/vcompress_vm.h	/^  bool do_mask = (P.VU.elt<uint64_t>(rs1_num, midx) >> mpos) & 0x1;$/;"	v
done	repo/fesvr/htif.cc	/^bool htif_t::done()$/;"	f	class:htif_t
dpc	repo/riscv/processor.h	/^  csr_t_p dpc;$/;"	m	struct:state_t
dpc_csr_t	repo/riscv/csrs.cc	/^dpc_csr_t::dpc_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:dpc_csr_t
dpc_csr_t	repo/riscv/csrs.h	/^class dpc_csr_t: public epc_csr_t {$/;"	c
dr	repo/riscv/jtag_dtm.h	/^    uint64_t dr;$/;"	m	class:jtag_dtm_t
dr_length	repo/riscv/jtag_dtm.h	/^    unsigned dr_length;$/;"	m	class:jtag_dtm_t
dret	repo/riscv/opcodes.h	/^static uint32_t dret(void) { return MATCH_DRET; }$/;"	f
dtb	repo/riscv/sim.h	/^  std::string dtb;$/;"	m	class:sim_t
dtb_enabled	repo/riscv/sim.h	/^  bool dtb_enabled;$/;"	m	class:sim_t
dtm_t	repo/fesvr/dtm.cc	/^dtm_t::dtm_t(int argc, char** argv)$/;"	f	class:dtm_t
dtm_t	repo/fesvr/dtm.h	/^class dtm_t : public htif_t$/;"	c
dtmcontrol	repo/riscv/jtag_dtm.h	/^    uint32_t dtmcontrol;$/;"	m	class:jtag_dtm_t
dts	repo/riscv/sim.h	/^  std::string dts;$/;"	m	class:sim_t
dts_compile	repo/riscv/dts.cc	/^std::string dts_compile(const std::string& dts)$/;"	f
dummy_rocc_t	repo/customext/dummy_rocc.cc	/^  dummy_rocc_t()$/;"	f	class:dummy_rocc_t
dummy_rocc_t	repo/customext/dummy_rocc.cc	/^class dummy_rocc_t : public rocc_t$/;"	c	file:
dump	repo/riscv/devices.cc	/^void mem_t::dump(std::ostream& o) {$/;"	f	class:mem_t
dynamic_devices	repo/fesvr/htif.h	/^  std::vector<device_t*> dynamic_devices;$/;"	m	class:htif_t
e1024	repo/riscv/decode_macros.h	284;"	d
e128	repo/riscv/decode_macros.h	281;"	d
e16	repo/riscv/decode_macros.h	278;"	d
e256	repo/riscv/decode_macros.h	282;"	d
e32	repo/riscv/decode_macros.h	279;"	d
e512	repo/riscv/decode_macros.h	283;"	d
e64	repo/riscv/decode_macros.h	280;"	d
e8	repo/riscv/decode_macros.h	277;"	d
e_ehsize	repo/fesvr/elf.h	/^  uint16_t e_ehsize;$/;"	m	struct:__anon67
e_ehsize	repo/fesvr/elf.h	/^  uint16_t e_ehsize;$/;"	m	struct:__anon71
e_entry	repo/fesvr/elf.h	/^  uint32_t e_entry;$/;"	m	struct:__anon67
e_entry	repo/fesvr/elf.h	/^  uint64_t e_entry;$/;"	m	struct:__anon71
e_flags	repo/fesvr/elf.h	/^  uint32_t e_flags;$/;"	m	struct:__anon67
e_flags	repo/fesvr/elf.h	/^  uint32_t e_flags;$/;"	m	struct:__anon71
e_ident	repo/fesvr/elf.h	/^  uint8_t  e_ident[16];$/;"	m	struct:__anon67
e_ident	repo/fesvr/elf.h	/^  uint8_t  e_ident[16];$/;"	m	struct:__anon71
e_machine	repo/fesvr/elf.h	/^  uint16_t e_machine;$/;"	m	struct:__anon67
e_machine	repo/fesvr/elf.h	/^  uint16_t e_machine;$/;"	m	struct:__anon71
e_phentsize	repo/fesvr/elf.h	/^  uint16_t e_phentsize;$/;"	m	struct:__anon67
e_phentsize	repo/fesvr/elf.h	/^  uint16_t e_phentsize;$/;"	m	struct:__anon71
e_phnum	repo/fesvr/elf.h	/^  uint16_t e_phnum;$/;"	m	struct:__anon67
e_phnum	repo/fesvr/elf.h	/^  uint16_t e_phnum;$/;"	m	struct:__anon71
e_phoff	repo/fesvr/elf.h	/^  uint32_t e_phoff;$/;"	m	struct:__anon67
e_phoff	repo/fesvr/elf.h	/^  uint64_t e_phoff;$/;"	m	struct:__anon71
e_shentsize	repo/fesvr/elf.h	/^  uint16_t e_shentsize;$/;"	m	struct:__anon67
e_shentsize	repo/fesvr/elf.h	/^  uint16_t e_shentsize;$/;"	m	struct:__anon71
e_shnum	repo/fesvr/elf.h	/^  uint16_t e_shnum;$/;"	m	struct:__anon67
e_shnum	repo/fesvr/elf.h	/^  uint16_t e_shnum;$/;"	m	struct:__anon71
e_shoff	repo/fesvr/elf.h	/^  uint32_t e_shoff;$/;"	m	struct:__anon67
e_shoff	repo/fesvr/elf.h	/^  uint64_t e_shoff;$/;"	m	struct:__anon71
e_shstrndx	repo/fesvr/elf.h	/^  uint16_t e_shstrndx;$/;"	m	struct:__anon67
e_shstrndx	repo/fesvr/elf.h	/^  uint16_t e_shstrndx;$/;"	m	struct:__anon71
e_type	repo/fesvr/elf.h	/^  uint16_t e_type;$/;"	m	struct:__anon67
e_type	repo/fesvr/elf.h	/^  uint16_t e_type;$/;"	m	struct:__anon71
e_version	repo/fesvr/elf.h	/^  uint32_t e_version;$/;"	m	struct:__anon67
e_version	repo/fesvr/elf.h	/^  uint32_t e_version;$/;"	m	struct:__anon71
ebreak	repo/riscv/opcodes.h	/^static uint32_t ebreak(void) { return MATCH_EBREAK; }$/;"	f
ebreak_c	repo/riscv/opcodes.h	/^static uint32_t ebreak_c(void) { return MATCH_C_EBREAK; }$/;"	f
ebreakh	repo/riscv/csrs.h	/^  bool ebreakh;$/;"	m	class:dcsr_csr_t
ebreakm	repo/riscv/csrs.h	/^  bool ebreakm;$/;"	m	class:dcsr_csr_t
ebreaks	repo/riscv/csrs.h	/^  bool ebreaks;$/;"	m	class:dcsr_csr_t
ebreaku	repo/riscv/csrs.h	/^  bool ebreaku;$/;"	m	class:dcsr_csr_t
elt	repo/riscv/vector_unit.cc	/^template<class T> T& vectorUnit_t::elt(reg_t vReg, reg_t n, bool UNUSED is_write) {$/;"	f	class:vectorUnit_t
empty	repo/riscv/memtracer.h	/^  bool empty() { return list.empty(); }$/;"	f	class:memtracer_list_t
enable_log_commits	repo/riscv/processor.cc	/^void processor_t::enable_log_commits()$/;"	f	class:processor_t
enabled	repo/riscv/csrs.cc	/^bool sstatus_csr_t::enabled(const reg_t which) {$/;"	f	class:sstatus_csr_t
enc_rcon	repo/riscv/insns/aes64ks1i.h	/^uint8_t     enc_rcon          = insn.rcon() ;$/;"	v
endianness	repo/riscv/cfg.h	/^  endianness_t                       endianness;$/;"	m	class:cfg_t
endianness_big	repo/riscv/cfg.h	/^  endianness_big$/;"	e	enum:__anon92
endianness_little	repo/riscv/cfg.h	/^  endianness_little,$/;"	e	enum:__anon92
endianness_t	repo/riscv/cfg.h	/^} endianness_t;$/;"	t	typeref:enum:__anon92
enter_debug_mode	repo/riscv/processor.cc	/^void processor_t::enter_debug_mode(uint8_t cause)$/;"	f	class:processor_t
entropy_source	repo/riscv/entropy_source.h	/^class entropy_source {$/;"	c
entry	repo/debug_rom/debug_rom.S	/^entry:$/;"	l
entry	repo/fesvr/htif.h	/^  reg_t entry;$/;"	m	class:htif_t
entry_loop	repo/debug_rom/debug_rom.S	/^entry_loop:$/;"	l
enumerate_harts	repo/fesvr/dtm.cc	/^int dtm_t::enumerate_harts() {$/;"	f	class:dtm_t
epc_csr_t	repo/riscv/csrs.cc	/^epc_csr_t::epc_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:epc_csr_t
epc_csr_t	repo/riscv/csrs.h	/^class epc_csr_t: public csr_t {$/;"	c
error	repo/fesvr/option_parser.cc	/^void option_parser_t::error(const char* msg, const char* argv0, const char* arg)$/;"	f	class:option_parser_t
error	repo/riscv/debug_module.h	/^  unsigned error;$/;"	m	struct:__anon84
error	repo/spike_dasm/spike_dasm_option_parser.cc	/^void option_parser_t::error(const char* msg, const char* argv0, const char* arg)$/;"	f	class:option_parser_t
es	repo/riscv/processor.h	/^  entropy_source es; \/\/ Crypto ISE Entropy source.$/;"	m	class:processor_t
etrigger_t	repo/riscv/triggers.h	/^class etrigger_t : public trap_common_t {$/;"	c	namespace:triggers
exception	repo/debug_rom/debug_rom.S	/^exception:$/;"	l
execute	repo/riscv/triggers.h	/^  bool execute = false;$/;"	m	class:triggers::mcontrol_common_t
execute_commands	repo/riscv/remote_bitbang.cc	/^void remote_bitbang_t::execute_commands()$/;"	f	class:remote_bitbang_t
execute_insn_fast	repo/riscv/execute.cc	/^static inline reg_t execute_insn_fast(processor_t* p, reg_t pc, insn_fetch_t fetch) {$/;"	f	file:
execute_insn_logged	repo/riscv/execute.cc	/^static inline reg_t execute_insn_logged(processor_t* p, reg_t pc, insn_fetch_t fetch)$/;"	f	file:
executions	repo/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
exit_code	repo/fesvr/htif.cc	/^int htif_t::exit_code()$/;"	f	class:htif_t
exitcode	repo/fesvr/htif.h	/^  int exitcode;$/;"	m	class:htif_t
exp	repo/riscv/insns/fcvtmod_w_d.h	/^uint32_t exp  = expF64UI(a);$/;"	v
exp	repo/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
exp	repo/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
exp	repo/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128
exp	repo/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
exp	repo/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
exp16_sig32	repo/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	s
exp16_sig64	repo/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	s
exp32_sig128	repo/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	s
exp32_sig64	repo/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	s
exp8_sig16	repo/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	s
expExtF80UI64	repo/softfloat/internals.h	151;"	d
expF128UI64	repo/softfloat/internals.h	181;"	d
expF128UI96	repo/softfloat/internals.h	252;"	d
expF16UI	repo/softfloat/internals.h	88;"	d
expF32UI	repo/softfloat/internals.h	109;"	d
expF64UI	repo/softfloat/internals.h	130;"	d
expected_xlen	repo/fesvr/htif.h	/^  unsigned int expected_xlen = 0;$/;"	m	class:htif_t
expected_xlen	repo/fesvr/memif.h	/^  const unsigned expected_xlen;$/;"	m	class:incompat_xlen
explicit_hartids	repo/riscv/cfg.h	/^  bool                               explicit_hartids;$/;"	m	class:cfg_t
extF80M_extF80	repo/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	u
extF80_roundingPrecision	repo/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t extF80_roundingPrecision = 80;$/;"	v
extFloat80M	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	s
extFloat80M	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	s
extFloat80_t	repo/softfloat/softfloat_types.h	/^typedef struct extFloat80M extFloat80_t;$/;"	t	typeref:struct:extFloat80M
extension_assumed_const	repo/riscv/processor.h	/^  mutable std::bitset<NUM_ISA_EXTENSIONS> extension_assumed_const;$/;"	m	class:processor_t
extension_dynamic	repo/riscv/processor.h	/^  std::bitset<NUM_ISA_EXTENSIONS> extension_dynamic;$/;"	m	class:processor_t
extension_enable_table	repo/riscv/processor.h	/^  std::bitset<NUM_ISA_EXTENSIONS> extension_enable_table;$/;"	m	class:processor_t
extension_enabled	repo/riscv/isa_parser.h	/^  bool extension_enabled(isa_extension_t ext) const {$/;"	f	class:isa_parser_t
extension_enabled	repo/riscv/isa_parser.h	/^  bool extension_enabled(unsigned char ext) const {$/;"	f	class:isa_parser_t
extension_enabled	repo/riscv/processor.h	/^  bool extension_enabled(isa_extension_t ext) const {$/;"	f	class:processor_t
extension_enabled	repo/riscv/processor.h	/^  bool extension_enabled(unsigned char ext) const {$/;"	f	class:processor_t
extension_enabled_const	repo/riscv/processor.h	/^  bool extension_enabled_const(isa_extension_t ext) const {$/;"	f	class:processor_t
extension_enabled_const	repo/riscv/processor.h	/^  bool extension_enabled_const(unsigned char ext) const {$/;"	f	class:processor_t
extension_t	repo/riscv/extension.h	/^class extension_t$/;"	c
extension_table	repo/riscv/isa_parser.h	/^  std::bitset<NUM_ISA_EXTENSIONS> extension_table;$/;"	m	class:isa_parser_t
extensions	repo/riscv/extensions.cc	/^static std::map<std::string, std::function<extension_t*()>>& extensions()$/;"	f	file:
extensions	repo/riscv/isa_parser.h	/^  std::unordered_map<std::string, extension_t*> extensions;$/;"	m	class:isa_parser_t
extra	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra
extra	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra
extra	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
extra	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
extract64	repo/riscv/arith.h	/^static inline uint64_t extract64(uint64_t val, int pos, int len)$/;"	f
extract64	repo/softfloat/fall_reciprocal.c	/^static inline uint64_t extract64(uint64_t val, int pos, int len)$/;"	f	file:
f	repo/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80
f	repo/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128
f	repo/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
f	repo/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
f	repo/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
f128	repo/riscv/decode_macros.h	/^inline float128_t f128(freg_t r) { return r; }$/;"	f
f128_add	repo/softfloat/f128_add.c	/^float128_t f128_add( float128_t a, float128_t b )$/;"	f
f128_classify	repo/softfloat/f128_classify.c	/^uint_fast16_t f128_classify( float128_t a )$/;"	f
f128_div	repo/softfloat/f128_div.c	/^float128_t f128_div( float128_t a, float128_t b )$/;"	f
f128_eq	repo/softfloat/f128_eq.c	/^bool f128_eq( float128_t a, float128_t b )$/;"	f
f128_eq_signaling	repo/softfloat/f128_eq_signaling.c	/^bool f128_eq_signaling( float128_t a, float128_t b )$/;"	f
f128_isSignalingNaN	repo/softfloat/f128_isSignalingNaN.c	/^bool f128_isSignalingNaN( float128_t a )$/;"	f
f128_le	repo/softfloat/f128_le.c	/^bool f128_le( float128_t a, float128_t b )$/;"	f
f128_le_quiet	repo/softfloat/f128_le_quiet.c	/^bool f128_le_quiet( float128_t a, float128_t b )$/;"	f
f128_lt	repo/softfloat/f128_lt.c	/^bool f128_lt( float128_t a, float128_t b )$/;"	f
f128_lt_quiet	repo/softfloat/f128_lt_quiet.c	/^bool f128_lt_quiet( float128_t a, float128_t b )$/;"	f
f128_mul	repo/softfloat/f128_mul.c	/^float128_t f128_mul( float128_t a, float128_t b )$/;"	f
f128_mulAdd	repo/softfloat/f128_mulAdd.c	/^float128_t f128_mulAdd( float128_t a, float128_t b, float128_t c )$/;"	f
f128_negate	repo/riscv/decode_macros.h	/^inline freg_t f128_negate(freg_t a)$/;"	f
f128_rem	repo/softfloat/f128_rem.c	/^float128_t f128_rem( float128_t a, float128_t b )$/;"	f
f128_roundToInt	repo/softfloat/f128_roundToInt.c	/^ f128_roundToInt( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_sqrt	repo/softfloat/f128_sqrt.c	/^float128_t f128_sqrt( float128_t a )$/;"	f
f128_sub	repo/softfloat/f128_sub.c	/^float128_t f128_sub( float128_t a, float128_t b )$/;"	f
f128_to_f16	repo/softfloat/f128_to_f16.c	/^float16_t f128_to_f16( float128_t a )$/;"	f
f128_to_f32	repo/softfloat/f128_to_f32.c	/^float32_t f128_to_f32( float128_t a )$/;"	f
f128_to_f64	repo/softfloat/f128_to_f64.c	/^float64_t f128_to_f64( float128_t a )$/;"	f
f128_to_i32	repo/softfloat/f128_to_i32.c	/^int_fast32_t f128_to_i32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i32_r_minMag	repo/softfloat/f128_to_i32_r_minMag.c	/^int_fast32_t f128_to_i32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_i64	repo/softfloat/f128_to_i64.c	/^int_fast64_t f128_to_i64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i64_r_minMag	repo/softfloat/f128_to_i64_r_minMag.c	/^int_fast64_t f128_to_i64_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui32	repo/softfloat/f128_to_ui32.c	/^ f128_to_ui32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui32_r_minMag	repo/softfloat/f128_to_ui32_r_minMag.c	/^uint_fast32_t f128_to_ui32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui64	repo/softfloat/f128_to_ui64.c	/^ f128_to_ui64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui64_r_minMag	repo/softfloat/f128_to_ui64_r_minMag.c	/^uint_fast64_t f128_to_ui64_r_minMag( float128_t a, bool exact )$/;"	f
f16	repo/riscv/decode_macros.h	/^inline float16_t f16(freg_t r) { return f16(unboxF16(r)); }$/;"	f
f16	repo/riscv/decode_macros.h	/^inline float16_t f16(uint16_t v) { return { v }; }$/;"	f
f16_add	repo/softfloat/f16_add.c	/^float16_t f16_add( float16_t a, float16_t b )$/;"	f
f16_classify	repo/softfloat/f16_classify.c	/^uint_fast16_t f16_classify( float16_t a )$/;"	f
f16_div	repo/softfloat/f16_div.c	/^float16_t f16_div( float16_t a, float16_t b )$/;"	f
f16_eq	repo/softfloat/f16_eq.c	/^bool f16_eq( float16_t a, float16_t b )$/;"	f
f16_eq_signaling	repo/softfloat/f16_eq_signaling.c	/^bool f16_eq_signaling( float16_t a, float16_t b )$/;"	f
f16_isSignalingNaN	repo/softfloat/f16_isSignalingNaN.c	/^bool f16_isSignalingNaN( float16_t a )$/;"	f
f16_le	repo/softfloat/f16_le.c	/^bool f16_le( float16_t a, float16_t b )$/;"	f
f16_le_quiet	repo/softfloat/f16_le_quiet.c	/^bool f16_le_quiet( float16_t a, float16_t b )$/;"	f
f16_lt	repo/softfloat/f16_lt.c	/^bool f16_lt( float16_t a, float16_t b )$/;"	f
f16_lt_quiet	repo/softfloat/f16_lt_quiet.c	/^bool f16_lt_quiet( float16_t a, float16_t b )$/;"	f
f16_mul	repo/softfloat/f16_mul.c	/^float16_t f16_mul( float16_t a, float16_t b )$/;"	f
f16_mulAdd	repo/softfloat/f16_mulAdd.c	/^float16_t f16_mulAdd( float16_t a, float16_t b, float16_t c )$/;"	f
f16_recip7	repo/softfloat/fall_reciprocal.c	/^float16_t f16_recip7(float16_t in)$/;"	f
f16_rem	repo/softfloat/f16_rem.c	/^float16_t f16_rem( float16_t a, float16_t b )$/;"	f
f16_roundToInt	repo/softfloat/f16_roundToInt.c	/^float16_t f16_roundToInt( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_rsqrte7	repo/softfloat/fall_reciprocal.c	/^float16_t f16_rsqrte7(float16_t in)$/;"	f
f16_sqrt	repo/softfloat/f16_sqrt.c	/^float16_t f16_sqrt( float16_t a )$/;"	f
f16_sub	repo/softfloat/f16_sub.c	/^float16_t f16_sub( float16_t a, float16_t b )$/;"	f
f16_to_f128	repo/softfloat/f16_to_f128.c	/^float128_t f16_to_f128( float16_t a )$/;"	f
f16_to_f32	repo/softfloat/dummy_for_pa.c	/^float32_t f16_to_f32( float16_t a ) {$/;"	f
f16_to_f32	repo/softfloat/f16_to_f32.c	/^float32_t f16_to_f32( float16_t a )$/;"	f
f16_to_f64	repo/softfloat/f16_to_f64.c	/^float64_t f16_to_f64( float16_t a )$/;"	f
f16_to_i16	repo/softfloat/f16_to_i16.c	/^int_fast16_t f16_to_i16( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i32	repo/softfloat/f16_to_i32.c	/^int_fast32_t f16_to_i32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i32_r_minMag	repo/softfloat/f16_to_i32_r_minMag.c	/^int_fast32_t f16_to_i32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_i64	repo/softfloat/f16_to_i64.c	/^int_fast64_t f16_to_i64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i64_r_minMag	repo/softfloat/f16_to_i64_r_minMag.c	/^int_fast64_t f16_to_i64_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_i8	repo/softfloat/f16_to_i8.c	/^int_fast8_t f16_to_i8( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui16	repo/softfloat/f16_to_ui16.c	/^uint_fast16_t f16_to_ui16( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui32	repo/softfloat/f16_to_ui32.c	/^uint_fast32_t f16_to_ui32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui32_r_minMag	repo/softfloat/f16_to_ui32_r_minMag.c	/^uint_fast32_t f16_to_ui32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui64	repo/softfloat/f16_to_ui64.c	/^uint_fast64_t f16_to_ui64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui64_r_minMag	repo/softfloat/f16_to_ui64_r_minMag.c	/^uint_fast64_t f16_to_ui64_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui8	repo/softfloat/f16_to_ui8.c	/^uint_fast8_t f16_to_ui8( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32	repo/riscv/decode_macros.h	/^inline float32_t f32(freg_t r) { return f32(unboxF32(r)); }$/;"	f
f32	repo/riscv/decode_macros.h	/^inline float32_t f32(uint32_t v) { return { v }; }$/;"	f
f32_add	repo/softfloat/f32_add.c	/^float32_t f32_add( float32_t a, float32_t b )$/;"	f
f32_classify	repo/softfloat/f32_classify.c	/^uint_fast16_t f32_classify( float32_t a )$/;"	f
f32_div	repo/softfloat/f32_div.c	/^float32_t f32_div( float32_t a, float32_t b )$/;"	f
f32_eq	repo/softfloat/f32_eq.c	/^bool f32_eq( float32_t a, float32_t b )$/;"	f
f32_eq_signaling	repo/softfloat/f32_eq_signaling.c	/^bool f32_eq_signaling( float32_t a, float32_t b )$/;"	f
f32_isSignalingNaN	repo/softfloat/f32_isSignalingNaN.c	/^bool f32_isSignalingNaN( float32_t a )$/;"	f
f32_le	repo/softfloat/f32_le.c	/^bool f32_le( float32_t a, float32_t b )$/;"	f
f32_le_quiet	repo/softfloat/f32_le_quiet.c	/^bool f32_le_quiet( float32_t a, float32_t b )$/;"	f
f32_lt	repo/softfloat/f32_lt.c	/^bool f32_lt( float32_t a, float32_t b )$/;"	f
f32_lt_quiet	repo/softfloat/f32_lt_quiet.c	/^bool f32_lt_quiet( float32_t a, float32_t b )$/;"	f
f32_mul	repo/softfloat/f32_mul.c	/^float32_t f32_mul( float32_t a, float32_t b )$/;"	f
f32_mulAdd	repo/softfloat/f32_mulAdd.c	/^float32_t f32_mulAdd( float32_t a, float32_t b, float32_t c )$/;"	f
f32_recip7	repo/softfloat/fall_reciprocal.c	/^float32_t f32_recip7(float32_t in)$/;"	f
f32_rem	repo/softfloat/f32_rem.c	/^float32_t f32_rem( float32_t a, float32_t b )$/;"	f
f32_roundToInt	repo/softfloat/f32_roundToInt.c	/^float32_t f32_roundToInt( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_rsqrte7	repo/softfloat/fall_reciprocal.c	/^float32_t f32_rsqrte7(float32_t in)$/;"	f
f32_sqrt	repo/softfloat/f32_sqrt.c	/^float32_t f32_sqrt( float32_t a )$/;"	f
f32_sub	repo/softfloat/f32_sub.c	/^float32_t f32_sub( float32_t a, float32_t b )$/;"	f
f32_to_f128	repo/softfloat/f32_to_f128.c	/^float128_t f32_to_f128( float32_t a )$/;"	f
f32_to_f16	repo/softfloat/f32_to_f16.c	/^float16_t f32_to_f16( float32_t a )$/;"	f
f32_to_f64	repo/softfloat/f32_to_f64.c	/^float64_t f32_to_f64( float32_t a )$/;"	f
f32_to_i16	repo/softfloat/f32_to_i16.c	/^int_fast16_t f32_to_i16( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i32	repo/softfloat/f32_to_i32.c	/^int_fast32_t f32_to_i32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i32_r_minMag	repo/softfloat/f32_to_i32_r_minMag.c	/^int_fast32_t f32_to_i32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_i64	repo/softfloat/f32_to_i64.c	/^int_fast64_t f32_to_i64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i64_r_minMag	repo/softfloat/f32_to_i64_r_minMag.c	/^int_fast64_t f32_to_i64_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui16	repo/softfloat/f32_to_ui16.c	/^uint_fast16_t f32_to_ui16( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui32	repo/softfloat/f32_to_ui32.c	/^uint_fast32_t f32_to_ui32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui32_r_minMag	repo/softfloat/f32_to_ui32_r_minMag.c	/^uint_fast32_t f32_to_ui32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui64	repo/softfloat/f32_to_ui64.c	/^uint_fast64_t f32_to_ui64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui64_r_minMag	repo/softfloat/f32_to_ui64_r_minMag.c	/^uint_fast64_t f32_to_ui64_r_minMag( float32_t a, bool exact )$/;"	f
f64	repo/riscv/decode_macros.h	/^inline float64_t f64(freg_t r) { return f64(unboxF64(r)); }$/;"	f
f64	repo/riscv/decode_macros.h	/^inline float64_t f64(uint64_t v) { return { v }; }$/;"	f
f64_add	repo/softfloat/f64_add.c	/^float64_t f64_add( float64_t a, float64_t b )$/;"	f
f64_classify	repo/softfloat/f64_classify.c	/^uint_fast16_t f64_classify( float64_t a )$/;"	f
f64_div	repo/softfloat/f64_div.c	/^float64_t f64_div( float64_t a, float64_t b )$/;"	f
f64_eq	repo/softfloat/f64_eq.c	/^bool f64_eq( float64_t a, float64_t b )$/;"	f
f64_eq_signaling	repo/softfloat/f64_eq_signaling.c	/^bool f64_eq_signaling( float64_t a, float64_t b )$/;"	f
f64_isSignalingNaN	repo/softfloat/f64_isSignalingNaN.c	/^bool f64_isSignalingNaN( float64_t a )$/;"	f
f64_le	repo/softfloat/f64_le.c	/^bool f64_le( float64_t a, float64_t b )$/;"	f
f64_le_quiet	repo/softfloat/f64_le_quiet.c	/^bool f64_le_quiet( float64_t a, float64_t b )$/;"	f
f64_lt	repo/softfloat/f64_lt.c	/^bool f64_lt( float64_t a, float64_t b )$/;"	f
f64_lt_quiet	repo/softfloat/f64_lt_quiet.c	/^bool f64_lt_quiet( float64_t a, float64_t b )$/;"	f
f64_mul	repo/softfloat/f64_mul.c	/^float64_t f64_mul( float64_t a, float64_t b )$/;"	f
f64_mulAdd	repo/softfloat/f64_mulAdd.c	/^float64_t f64_mulAdd( float64_t a, float64_t b, float64_t c )$/;"	f
f64_recip7	repo/softfloat/fall_reciprocal.c	/^float64_t f64_recip7(float64_t in)$/;"	f
f64_rem	repo/softfloat/f64_rem.c	/^float64_t f64_rem( float64_t a, float64_t b )$/;"	f
f64_roundToInt	repo/softfloat/f64_roundToInt.c	/^float64_t f64_roundToInt( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_rsqrte7	repo/softfloat/fall_reciprocal.c	/^float64_t f64_rsqrte7(float64_t in)$/;"	f
f64_sqrt	repo/softfloat/f64_sqrt.c	/^float64_t f64_sqrt( float64_t a )$/;"	f
f64_sub	repo/softfloat/f64_sub.c	/^float64_t f64_sub( float64_t a, float64_t b )$/;"	f
f64_to_f128	repo/softfloat/f64_to_f128.c	/^float128_t f64_to_f128( float64_t a )$/;"	f
f64_to_f16	repo/softfloat/f64_to_f16.c	/^float16_t f64_to_f16( float64_t a )$/;"	f
f64_to_f32	repo/softfloat/f64_to_f32.c	/^float32_t f64_to_f32( float64_t a )$/;"	f
f64_to_i32	repo/softfloat/f64_to_i32.c	/^int_fast32_t f64_to_i32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i32_r_minMag	repo/softfloat/f64_to_i32_r_minMag.c	/^int_fast32_t f64_to_i32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_i64	repo/softfloat/f64_to_i64.c	/^int_fast64_t f64_to_i64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i64_r_minMag	repo/softfloat/f64_to_i64_r_minMag.c	/^int_fast64_t f64_to_i64_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui32	repo/softfloat/f64_to_ui32.c	/^uint_fast32_t f64_to_ui32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui32_r_minMag	repo/softfloat/f64_to_ui32_r_minMag.c	/^uint_fast32_t f64_to_ui32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui64	repo/softfloat/f64_to_ui64.c	/^uint_fast64_t f64_to_ui64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui64_r_minMag	repo/softfloat/f64_to_ui64_r_minMag.c	/^uint_fast64_t f64_to_ui64_r_minMag( float64_t a, bool exact )$/;"	f
fM	repo/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80	typeref:struct:extF80M_extF80::extFloat80M
fa_cache_sim_t	repo/riscv/cachesim.cc	/^fa_cache_sim_t::fa_cache_sim_t(size_t ways, size_t linesz, const char* name)$/;"	f	class:fa_cache_sim_t
fa_cache_sim_t	repo/riscv/cachesim.h	/^class fa_cache_sim_t : public cache_sim_t$/;"	c
false	repo/riscv/insns/fsgnj_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), false, false));$/;"	v
false	repo/riscv/insns/fsgnj_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), false, false));$/;"	v
false	repo/riscv/insns/fsgnj_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), false, false));$/;"	v
false	repo/riscv/insns/fsgnjn_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), true, false));$/;"	v
false	repo/riscv/insns/fsgnjn_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), true, false));/;"	v
false	repo/riscv/insns/fsgnjn_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), true, false));$/;"	v
false	repo/riscv/insns/fsgnjx_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), false, true));$/;"	v
false	repo/riscv/insns/fsgnjx_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), false, true));$/;"	v
false	repo/riscv/insns/fsgnjx_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), false, true));$/;"	v
false	repo/riscv/insns/vfslide1down_vf.h	/^VI_CHECK_SLIDE(false);$/;"	v
false	repo/riscv/insns/vsadd_vi.h	/^VI_CHECK_SSS(false);$/;"	v
false	repo/riscv/insns/vsadd_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	repo/riscv/insns/vsetivli.h	/^require_vector_novtype(false);$/;"	v
false	repo/riscv/insns/vsetvl.h	/^require_vector_novtype(false);$/;"	v
false	repo/riscv/insns/vsetvli.h	/^require_vector_novtype(false);$/;"	v
false	repo/riscv/insns/vslide1down_vx.h	/^VI_CHECK_SLIDE(false);$/;"	v
false	repo/riscv/insns/vslidedown_vi.h	/^VI_CHECK_SLIDE(false);$/;"	v
false	repo/riscv/insns/vslidedown_vx.h	/^VI_CHECK_SLIDE(false);$/;"	v
false	repo/riscv/insns/vssub_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	repo/riscv/insns/vssubu_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	repo/riscv/insns/vwadd_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwadd_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	repo/riscv/insns/vwaddu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwaddu_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	repo/riscv/insns/vwmacc_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmaccsu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmaccu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmaccus_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmul_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmulsu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwmulu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwsub_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwsub_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	repo/riscv/insns/vwsubu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	repo/riscv/insns/vwsubu_wx.h	/^VI_CHECK_DDS(false);$/;"	v
fast_rv32e	repo/riscv/processor.h	/^  insn_func_t fast_rv32e;$/;"	m	struct:insn_desc_t
fast_rv32e_NAME	repo/riscv/insn_template.cc	/^reg_t fast_rv32e_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_add	repo/build/add.cc	/^reg_t fast_rv32e_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_addi	repo/build/addi.cc	/^reg_t fast_rv32e_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_addiw	repo/build/addiw.cc	/^reg_t fast_rv32e_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_addw	repo/build/addw.cc	/^reg_t fast_rv32e_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoadd_d	repo/build/amoadd_d.cc	/^reg_t fast_rv32e_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoadd_w	repo/build/amoadd_w.cc	/^reg_t fast_rv32e_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoand_d	repo/build/amoand_d.cc	/^reg_t fast_rv32e_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoand_w	repo/build/amoand_w.cc	/^reg_t fast_rv32e_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomax_d	repo/build/amomax_d.cc	/^reg_t fast_rv32e_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomax_w	repo/build/amomax_w.cc	/^reg_t fast_rv32e_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t fast_rv32e_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t fast_rv32e_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomin_d	repo/build/amomin_d.cc	/^reg_t fast_rv32e_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amomin_w	repo/build/amomin_w.cc	/^reg_t fast_rv32e_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amominu_d	repo/build/amominu_d.cc	/^reg_t fast_rv32e_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amominu_w	repo/build/amominu_w.cc	/^reg_t fast_rv32e_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoor_d	repo/build/amoor_d.cc	/^reg_t fast_rv32e_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoor_w	repo/build/amoor_w.cc	/^reg_t fast_rv32e_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoswap_d	repo/build/amoswap_d.cc	/^reg_t fast_rv32e_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoswap_w	repo/build/amoswap_w.cc	/^reg_t fast_rv32e_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoxor_d	repo/build/amoxor_d.cc	/^reg_t fast_rv32e_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_amoxor_w	repo/build/amoxor_w.cc	/^reg_t fast_rv32e_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_and	repo/build/and.cc	/^reg_t fast_rv32e_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_andi	repo/build/andi.cc	/^reg_t fast_rv32e_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_auipc	repo/build/auipc.cc	/^reg_t fast_rv32e_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_beq	repo/build/beq.cc	/^reg_t fast_rv32e_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_bge	repo/build/bge.cc	/^reg_t fast_rv32e_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_bgeu	repo/build/bgeu.cc	/^reg_t fast_rv32e_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_blt	repo/build/blt.cc	/^reg_t fast_rv32e_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_bltu	repo/build/bltu.cc	/^reg_t fast_rv32e_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_bne	repo/build/bne.cc	/^reg_t fast_rv32e_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_add	repo/build/c_add.cc	/^reg_t fast_rv32e_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_addi	repo/build/c_addi.cc	/^reg_t fast_rv32e_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t fast_rv32e_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_addw	repo/build/c_addw.cc	/^reg_t fast_rv32e_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_and	repo/build/c_and.cc	/^reg_t fast_rv32e_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_andi	repo/build/c_andi.cc	/^reg_t fast_rv32e_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_beqz	repo/build/c_beqz.cc	/^reg_t fast_rv32e_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_bnez	repo/build/c_bnez.cc	/^reg_t fast_rv32e_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_ebreak	repo/build/c_ebreak.cc	/^reg_t fast_rv32e_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fld	repo/build/c_fld.cc	/^reg_t fast_rv32e_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fldsp	repo/build/c_fldsp.cc	/^reg_t fast_rv32e_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_flw	repo/build/c_flw.cc	/^reg_t fast_rv32e_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_flwsp	repo/build/c_flwsp.cc	/^reg_t fast_rv32e_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fsd	repo/build/c_fsd.cc	/^reg_t fast_rv32e_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t fast_rv32e_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fsw	repo/build/c_fsw.cc	/^reg_t fast_rv32e_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_fswsp	repo/build/c_fswsp.cc	/^reg_t fast_rv32e_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_j	repo/build/c_j.cc	/^reg_t fast_rv32e_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_jal	repo/build/c_jal.cc	/^reg_t fast_rv32e_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_jalr	repo/build/c_jalr.cc	/^reg_t fast_rv32e_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_jr	repo/build/c_jr.cc	/^reg_t fast_rv32e_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_li	repo/build/c_li.cc	/^reg_t fast_rv32e_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_lui	repo/build/c_lui.cc	/^reg_t fast_rv32e_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_lw	repo/build/c_lw.cc	/^reg_t fast_rv32e_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_lwsp	repo/build/c_lwsp.cc	/^reg_t fast_rv32e_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_mv	repo/build/c_mv.cc	/^reg_t fast_rv32e_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_or	repo/build/c_or.cc	/^reg_t fast_rv32e_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_slli	repo/build/c_slli.cc	/^reg_t fast_rv32e_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_srai	repo/build/c_srai.cc	/^reg_t fast_rv32e_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_srli	repo/build/c_srli.cc	/^reg_t fast_rv32e_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_sub	repo/build/c_sub.cc	/^reg_t fast_rv32e_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_subw	repo/build/c_subw.cc	/^reg_t fast_rv32e_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_sw	repo/build/c_sw.cc	/^reg_t fast_rv32e_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_swsp	repo/build/c_swsp.cc	/^reg_t fast_rv32e_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_c_xor	repo/build/c_xor.cc	/^reg_t fast_rv32e_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrc	repo/build/csrrc.cc	/^reg_t fast_rv32e_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrci	repo/build/csrrci.cc	/^reg_t fast_rv32e_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrs	repo/build/csrrs.cc	/^reg_t fast_rv32e_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrsi	repo/build/csrrsi.cc	/^reg_t fast_rv32e_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrw	repo/build/csrrw.cc	/^reg_t fast_rv32e_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_csrrwi	repo/build/csrrwi.cc	/^reg_t fast_rv32e_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_div	repo/build/div.cc	/^reg_t fast_rv32e_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_divu	repo/build/divu.cc	/^reg_t fast_rv32e_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_divuw	repo/build/divuw.cc	/^reg_t fast_rv32e_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_divw	repo/build/divw.cc	/^reg_t fast_rv32e_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_dret	repo/build/dret.cc	/^reg_t fast_rv32e_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_ebreak	repo/build/ebreak.cc	/^reg_t fast_rv32e_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_ecall	repo/build/ecall.cc	/^reg_t fast_rv32e_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_fence	repo/build/fence.cc	/^reg_t fast_rv32e_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_fence_i	repo/build/fence_i.cc	/^reg_t fast_rv32e_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_jal	repo/build/jal.cc	/^reg_t fast_rv32e_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_jalr	repo/build/jalr.cc	/^reg_t fast_rv32e_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lb	repo/build/lb.cc	/^reg_t fast_rv32e_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lbu	repo/build/lbu.cc	/^reg_t fast_rv32e_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_ld	repo/build/ld.cc	/^reg_t fast_rv32e_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lh	repo/build/lh.cc	/^reg_t fast_rv32e_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lhu	repo/build/lhu.cc	/^reg_t fast_rv32e_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lr_d	repo/build/lr_d.cc	/^reg_t fast_rv32e_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lr_w	repo/build/lr_w.cc	/^reg_t fast_rv32e_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lui	repo/build/lui.cc	/^reg_t fast_rv32e_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lw	repo/build/lw.cc	/^reg_t fast_rv32e_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_lwu	repo/build/lwu.cc	/^reg_t fast_rv32e_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mret	repo/build/mret.cc	/^reg_t fast_rv32e_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mul	repo/build/mul.cc	/^reg_t fast_rv32e_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mulh	repo/build/mulh.cc	/^reg_t fast_rv32e_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mulhsu	repo/build/mulhsu.cc	/^reg_t fast_rv32e_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mulhu	repo/build/mulhu.cc	/^reg_t fast_rv32e_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_mulw	repo/build/mulw.cc	/^reg_t fast_rv32e_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_or	repo/build/or.cc	/^reg_t fast_rv32e_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_ori	repo/build/ori.cc	/^reg_t fast_rv32e_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_rem	repo/build/rem.cc	/^reg_t fast_rv32e_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_remu	repo/build/remu.cc	/^reg_t fast_rv32e_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_remuw	repo/build/remuw.cc	/^reg_t fast_rv32e_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_remw	repo/build/remw.cc	/^reg_t fast_rv32e_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sb	repo/build/sb.cc	/^reg_t fast_rv32e_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sc_d	repo/build/sc_d.cc	/^reg_t fast_rv32e_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sc_w	repo/build/sc_w.cc	/^reg_t fast_rv32e_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sd	repo/build/sd.cc	/^reg_t fast_rv32e_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sfence_vma	repo/build/sfence_vma.cc	/^reg_t fast_rv32e_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sh	repo/build/sh.cc	/^reg_t fast_rv32e_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sll	repo/build/sll.cc	/^reg_t fast_rv32e_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_slli	repo/build/slli.cc	/^reg_t fast_rv32e_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_slliw	repo/build/slliw.cc	/^reg_t fast_rv32e_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sllw	repo/build/sllw.cc	/^reg_t fast_rv32e_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_slt	repo/build/slt.cc	/^reg_t fast_rv32e_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_slti	repo/build/slti.cc	/^reg_t fast_rv32e_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sltiu	repo/build/sltiu.cc	/^reg_t fast_rv32e_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sltu	repo/build/sltu.cc	/^reg_t fast_rv32e_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sra	repo/build/sra.cc	/^reg_t fast_rv32e_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_srai	repo/build/srai.cc	/^reg_t fast_rv32e_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sraiw	repo/build/sraiw.cc	/^reg_t fast_rv32e_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sraw	repo/build/sraw.cc	/^reg_t fast_rv32e_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sret	repo/build/sret.cc	/^reg_t fast_rv32e_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_srl	repo/build/srl.cc	/^reg_t fast_rv32e_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_srli	repo/build/srli.cc	/^reg_t fast_rv32e_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_srliw	repo/build/srliw.cc	/^reg_t fast_rv32e_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_srlw	repo/build/srlw.cc	/^reg_t fast_rv32e_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sub	repo/build/sub.cc	/^reg_t fast_rv32e_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_subw	repo/build/subw.cc	/^reg_t fast_rv32e_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_sw	repo/build/sw.cc	/^reg_t fast_rv32e_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_wfi	repo/build/wfi.cc	/^reg_t fast_rv32e_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_xor	repo/build/xor.cc	/^reg_t fast_rv32e_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32e_xori	repo/build/xori.cc	/^reg_t fast_rv32e_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i	repo/riscv/processor.h	/^  insn_func_t fast_rv32i;$/;"	m	struct:insn_desc_t
fast_rv32i_NAME	repo/riscv/insn_template.cc	/^reg_t fast_rv32i_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_add	repo/build/add.cc	/^reg_t fast_rv32i_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_addi	repo/build/addi.cc	/^reg_t fast_rv32i_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_addiw	repo/build/addiw.cc	/^reg_t fast_rv32i_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_addw	repo/build/addw.cc	/^reg_t fast_rv32i_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoadd_d	repo/build/amoadd_d.cc	/^reg_t fast_rv32i_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoadd_w	repo/build/amoadd_w.cc	/^reg_t fast_rv32i_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoand_d	repo/build/amoand_d.cc	/^reg_t fast_rv32i_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoand_w	repo/build/amoand_w.cc	/^reg_t fast_rv32i_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomax_d	repo/build/amomax_d.cc	/^reg_t fast_rv32i_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomax_w	repo/build/amomax_w.cc	/^reg_t fast_rv32i_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t fast_rv32i_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t fast_rv32i_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomin_d	repo/build/amomin_d.cc	/^reg_t fast_rv32i_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amomin_w	repo/build/amomin_w.cc	/^reg_t fast_rv32i_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amominu_d	repo/build/amominu_d.cc	/^reg_t fast_rv32i_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amominu_w	repo/build/amominu_w.cc	/^reg_t fast_rv32i_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoor_d	repo/build/amoor_d.cc	/^reg_t fast_rv32i_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoor_w	repo/build/amoor_w.cc	/^reg_t fast_rv32i_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoswap_d	repo/build/amoswap_d.cc	/^reg_t fast_rv32i_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoswap_w	repo/build/amoswap_w.cc	/^reg_t fast_rv32i_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoxor_d	repo/build/amoxor_d.cc	/^reg_t fast_rv32i_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_amoxor_w	repo/build/amoxor_w.cc	/^reg_t fast_rv32i_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_and	repo/build/and.cc	/^reg_t fast_rv32i_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_andi	repo/build/andi.cc	/^reg_t fast_rv32i_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_auipc	repo/build/auipc.cc	/^reg_t fast_rv32i_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_beq	repo/build/beq.cc	/^reg_t fast_rv32i_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_bge	repo/build/bge.cc	/^reg_t fast_rv32i_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_bgeu	repo/build/bgeu.cc	/^reg_t fast_rv32i_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_blt	repo/build/blt.cc	/^reg_t fast_rv32i_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_bltu	repo/build/bltu.cc	/^reg_t fast_rv32i_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_bne	repo/build/bne.cc	/^reg_t fast_rv32i_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_add	repo/build/c_add.cc	/^reg_t fast_rv32i_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_addi	repo/build/c_addi.cc	/^reg_t fast_rv32i_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t fast_rv32i_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_addw	repo/build/c_addw.cc	/^reg_t fast_rv32i_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_and	repo/build/c_and.cc	/^reg_t fast_rv32i_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_andi	repo/build/c_andi.cc	/^reg_t fast_rv32i_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_beqz	repo/build/c_beqz.cc	/^reg_t fast_rv32i_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_bnez	repo/build/c_bnez.cc	/^reg_t fast_rv32i_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_ebreak	repo/build/c_ebreak.cc	/^reg_t fast_rv32i_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fld	repo/build/c_fld.cc	/^reg_t fast_rv32i_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fldsp	repo/build/c_fldsp.cc	/^reg_t fast_rv32i_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_flw	repo/build/c_flw.cc	/^reg_t fast_rv32i_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_flwsp	repo/build/c_flwsp.cc	/^reg_t fast_rv32i_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fsd	repo/build/c_fsd.cc	/^reg_t fast_rv32i_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t fast_rv32i_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fsw	repo/build/c_fsw.cc	/^reg_t fast_rv32i_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_fswsp	repo/build/c_fswsp.cc	/^reg_t fast_rv32i_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_j	repo/build/c_j.cc	/^reg_t fast_rv32i_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_jal	repo/build/c_jal.cc	/^reg_t fast_rv32i_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_jalr	repo/build/c_jalr.cc	/^reg_t fast_rv32i_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_jr	repo/build/c_jr.cc	/^reg_t fast_rv32i_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_li	repo/build/c_li.cc	/^reg_t fast_rv32i_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_lui	repo/build/c_lui.cc	/^reg_t fast_rv32i_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_lw	repo/build/c_lw.cc	/^reg_t fast_rv32i_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_lwsp	repo/build/c_lwsp.cc	/^reg_t fast_rv32i_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_mv	repo/build/c_mv.cc	/^reg_t fast_rv32i_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_or	repo/build/c_or.cc	/^reg_t fast_rv32i_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_slli	repo/build/c_slli.cc	/^reg_t fast_rv32i_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_srai	repo/build/c_srai.cc	/^reg_t fast_rv32i_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_srli	repo/build/c_srli.cc	/^reg_t fast_rv32i_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_sub	repo/build/c_sub.cc	/^reg_t fast_rv32i_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_subw	repo/build/c_subw.cc	/^reg_t fast_rv32i_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_sw	repo/build/c_sw.cc	/^reg_t fast_rv32i_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_swsp	repo/build/c_swsp.cc	/^reg_t fast_rv32i_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_c_xor	repo/build/c_xor.cc	/^reg_t fast_rv32i_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrc	repo/build/csrrc.cc	/^reg_t fast_rv32i_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrci	repo/build/csrrci.cc	/^reg_t fast_rv32i_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrs	repo/build/csrrs.cc	/^reg_t fast_rv32i_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrsi	repo/build/csrrsi.cc	/^reg_t fast_rv32i_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrw	repo/build/csrrw.cc	/^reg_t fast_rv32i_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_csrrwi	repo/build/csrrwi.cc	/^reg_t fast_rv32i_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_div	repo/build/div.cc	/^reg_t fast_rv32i_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_divu	repo/build/divu.cc	/^reg_t fast_rv32i_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_divuw	repo/build/divuw.cc	/^reg_t fast_rv32i_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_divw	repo/build/divw.cc	/^reg_t fast_rv32i_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_dret	repo/build/dret.cc	/^reg_t fast_rv32i_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_ebreak	repo/build/ebreak.cc	/^reg_t fast_rv32i_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_ecall	repo/build/ecall.cc	/^reg_t fast_rv32i_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_fence	repo/build/fence.cc	/^reg_t fast_rv32i_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_fence_i	repo/build/fence_i.cc	/^reg_t fast_rv32i_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_jal	repo/build/jal.cc	/^reg_t fast_rv32i_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_jalr	repo/build/jalr.cc	/^reg_t fast_rv32i_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lb	repo/build/lb.cc	/^reg_t fast_rv32i_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lbu	repo/build/lbu.cc	/^reg_t fast_rv32i_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_ld	repo/build/ld.cc	/^reg_t fast_rv32i_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lh	repo/build/lh.cc	/^reg_t fast_rv32i_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lhu	repo/build/lhu.cc	/^reg_t fast_rv32i_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lr_d	repo/build/lr_d.cc	/^reg_t fast_rv32i_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lr_w	repo/build/lr_w.cc	/^reg_t fast_rv32i_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lui	repo/build/lui.cc	/^reg_t fast_rv32i_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lw	repo/build/lw.cc	/^reg_t fast_rv32i_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_lwu	repo/build/lwu.cc	/^reg_t fast_rv32i_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mret	repo/build/mret.cc	/^reg_t fast_rv32i_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mul	repo/build/mul.cc	/^reg_t fast_rv32i_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mulh	repo/build/mulh.cc	/^reg_t fast_rv32i_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mulhsu	repo/build/mulhsu.cc	/^reg_t fast_rv32i_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mulhu	repo/build/mulhu.cc	/^reg_t fast_rv32i_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_mulw	repo/build/mulw.cc	/^reg_t fast_rv32i_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_or	repo/build/or.cc	/^reg_t fast_rv32i_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_ori	repo/build/ori.cc	/^reg_t fast_rv32i_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_rem	repo/build/rem.cc	/^reg_t fast_rv32i_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_remu	repo/build/remu.cc	/^reg_t fast_rv32i_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_remuw	repo/build/remuw.cc	/^reg_t fast_rv32i_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_remw	repo/build/remw.cc	/^reg_t fast_rv32i_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sb	repo/build/sb.cc	/^reg_t fast_rv32i_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sc_d	repo/build/sc_d.cc	/^reg_t fast_rv32i_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sc_w	repo/build/sc_w.cc	/^reg_t fast_rv32i_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sd	repo/build/sd.cc	/^reg_t fast_rv32i_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sfence_vma	repo/build/sfence_vma.cc	/^reg_t fast_rv32i_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sh	repo/build/sh.cc	/^reg_t fast_rv32i_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sll	repo/build/sll.cc	/^reg_t fast_rv32i_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_slli	repo/build/slli.cc	/^reg_t fast_rv32i_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_slliw	repo/build/slliw.cc	/^reg_t fast_rv32i_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sllw	repo/build/sllw.cc	/^reg_t fast_rv32i_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_slt	repo/build/slt.cc	/^reg_t fast_rv32i_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_slti	repo/build/slti.cc	/^reg_t fast_rv32i_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sltiu	repo/build/sltiu.cc	/^reg_t fast_rv32i_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sltu	repo/build/sltu.cc	/^reg_t fast_rv32i_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sra	repo/build/sra.cc	/^reg_t fast_rv32i_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_srai	repo/build/srai.cc	/^reg_t fast_rv32i_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sraiw	repo/build/sraiw.cc	/^reg_t fast_rv32i_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sraw	repo/build/sraw.cc	/^reg_t fast_rv32i_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sret	repo/build/sret.cc	/^reg_t fast_rv32i_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_srl	repo/build/srl.cc	/^reg_t fast_rv32i_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_srli	repo/build/srli.cc	/^reg_t fast_rv32i_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_srliw	repo/build/srliw.cc	/^reg_t fast_rv32i_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_srlw	repo/build/srlw.cc	/^reg_t fast_rv32i_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sub	repo/build/sub.cc	/^reg_t fast_rv32i_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_subw	repo/build/subw.cc	/^reg_t fast_rv32i_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_sw	repo/build/sw.cc	/^reg_t fast_rv32i_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_wfi	repo/build/wfi.cc	/^reg_t fast_rv32i_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_xor	repo/build/xor.cc	/^reg_t fast_rv32i_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv32i_xori	repo/build/xori.cc	/^reg_t fast_rv32i_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e	repo/riscv/processor.h	/^  insn_func_t fast_rv64e;$/;"	m	struct:insn_desc_t
fast_rv64e_NAME	repo/riscv/insn_template.cc	/^reg_t fast_rv64e_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_add	repo/build/add.cc	/^reg_t fast_rv64e_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_addi	repo/build/addi.cc	/^reg_t fast_rv64e_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_addiw	repo/build/addiw.cc	/^reg_t fast_rv64e_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_addw	repo/build/addw.cc	/^reg_t fast_rv64e_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoadd_d	repo/build/amoadd_d.cc	/^reg_t fast_rv64e_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoadd_w	repo/build/amoadd_w.cc	/^reg_t fast_rv64e_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoand_d	repo/build/amoand_d.cc	/^reg_t fast_rv64e_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoand_w	repo/build/amoand_w.cc	/^reg_t fast_rv64e_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomax_d	repo/build/amomax_d.cc	/^reg_t fast_rv64e_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomax_w	repo/build/amomax_w.cc	/^reg_t fast_rv64e_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t fast_rv64e_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t fast_rv64e_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomin_d	repo/build/amomin_d.cc	/^reg_t fast_rv64e_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amomin_w	repo/build/amomin_w.cc	/^reg_t fast_rv64e_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amominu_d	repo/build/amominu_d.cc	/^reg_t fast_rv64e_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amominu_w	repo/build/amominu_w.cc	/^reg_t fast_rv64e_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoor_d	repo/build/amoor_d.cc	/^reg_t fast_rv64e_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoor_w	repo/build/amoor_w.cc	/^reg_t fast_rv64e_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoswap_d	repo/build/amoswap_d.cc	/^reg_t fast_rv64e_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoswap_w	repo/build/amoswap_w.cc	/^reg_t fast_rv64e_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoxor_d	repo/build/amoxor_d.cc	/^reg_t fast_rv64e_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_amoxor_w	repo/build/amoxor_w.cc	/^reg_t fast_rv64e_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_and	repo/build/and.cc	/^reg_t fast_rv64e_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_andi	repo/build/andi.cc	/^reg_t fast_rv64e_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_auipc	repo/build/auipc.cc	/^reg_t fast_rv64e_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_beq	repo/build/beq.cc	/^reg_t fast_rv64e_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_bge	repo/build/bge.cc	/^reg_t fast_rv64e_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_bgeu	repo/build/bgeu.cc	/^reg_t fast_rv64e_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_blt	repo/build/blt.cc	/^reg_t fast_rv64e_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_bltu	repo/build/bltu.cc	/^reg_t fast_rv64e_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_bne	repo/build/bne.cc	/^reg_t fast_rv64e_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_add	repo/build/c_add.cc	/^reg_t fast_rv64e_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_addi	repo/build/c_addi.cc	/^reg_t fast_rv64e_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t fast_rv64e_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_addw	repo/build/c_addw.cc	/^reg_t fast_rv64e_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_and	repo/build/c_and.cc	/^reg_t fast_rv64e_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_andi	repo/build/c_andi.cc	/^reg_t fast_rv64e_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_beqz	repo/build/c_beqz.cc	/^reg_t fast_rv64e_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_bnez	repo/build/c_bnez.cc	/^reg_t fast_rv64e_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_ebreak	repo/build/c_ebreak.cc	/^reg_t fast_rv64e_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fld	repo/build/c_fld.cc	/^reg_t fast_rv64e_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fldsp	repo/build/c_fldsp.cc	/^reg_t fast_rv64e_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_flw	repo/build/c_flw.cc	/^reg_t fast_rv64e_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_flwsp	repo/build/c_flwsp.cc	/^reg_t fast_rv64e_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fsd	repo/build/c_fsd.cc	/^reg_t fast_rv64e_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t fast_rv64e_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fsw	repo/build/c_fsw.cc	/^reg_t fast_rv64e_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_fswsp	repo/build/c_fswsp.cc	/^reg_t fast_rv64e_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_j	repo/build/c_j.cc	/^reg_t fast_rv64e_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_jal	repo/build/c_jal.cc	/^reg_t fast_rv64e_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_jalr	repo/build/c_jalr.cc	/^reg_t fast_rv64e_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_jr	repo/build/c_jr.cc	/^reg_t fast_rv64e_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_li	repo/build/c_li.cc	/^reg_t fast_rv64e_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_lui	repo/build/c_lui.cc	/^reg_t fast_rv64e_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_lw	repo/build/c_lw.cc	/^reg_t fast_rv64e_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_lwsp	repo/build/c_lwsp.cc	/^reg_t fast_rv64e_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_mv	repo/build/c_mv.cc	/^reg_t fast_rv64e_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_or	repo/build/c_or.cc	/^reg_t fast_rv64e_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_slli	repo/build/c_slli.cc	/^reg_t fast_rv64e_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_srai	repo/build/c_srai.cc	/^reg_t fast_rv64e_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_srli	repo/build/c_srli.cc	/^reg_t fast_rv64e_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_sub	repo/build/c_sub.cc	/^reg_t fast_rv64e_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_subw	repo/build/c_subw.cc	/^reg_t fast_rv64e_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_sw	repo/build/c_sw.cc	/^reg_t fast_rv64e_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_swsp	repo/build/c_swsp.cc	/^reg_t fast_rv64e_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_c_xor	repo/build/c_xor.cc	/^reg_t fast_rv64e_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrc	repo/build/csrrc.cc	/^reg_t fast_rv64e_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrci	repo/build/csrrci.cc	/^reg_t fast_rv64e_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrs	repo/build/csrrs.cc	/^reg_t fast_rv64e_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrsi	repo/build/csrrsi.cc	/^reg_t fast_rv64e_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrw	repo/build/csrrw.cc	/^reg_t fast_rv64e_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_csrrwi	repo/build/csrrwi.cc	/^reg_t fast_rv64e_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_div	repo/build/div.cc	/^reg_t fast_rv64e_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_divu	repo/build/divu.cc	/^reg_t fast_rv64e_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_divuw	repo/build/divuw.cc	/^reg_t fast_rv64e_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_divw	repo/build/divw.cc	/^reg_t fast_rv64e_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_dret	repo/build/dret.cc	/^reg_t fast_rv64e_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_ebreak	repo/build/ebreak.cc	/^reg_t fast_rv64e_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_ecall	repo/build/ecall.cc	/^reg_t fast_rv64e_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_fence	repo/build/fence.cc	/^reg_t fast_rv64e_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_fence_i	repo/build/fence_i.cc	/^reg_t fast_rv64e_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_jal	repo/build/jal.cc	/^reg_t fast_rv64e_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_jalr	repo/build/jalr.cc	/^reg_t fast_rv64e_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lb	repo/build/lb.cc	/^reg_t fast_rv64e_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lbu	repo/build/lbu.cc	/^reg_t fast_rv64e_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_ld	repo/build/ld.cc	/^reg_t fast_rv64e_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lh	repo/build/lh.cc	/^reg_t fast_rv64e_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lhu	repo/build/lhu.cc	/^reg_t fast_rv64e_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lr_d	repo/build/lr_d.cc	/^reg_t fast_rv64e_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lr_w	repo/build/lr_w.cc	/^reg_t fast_rv64e_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lui	repo/build/lui.cc	/^reg_t fast_rv64e_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lw	repo/build/lw.cc	/^reg_t fast_rv64e_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_lwu	repo/build/lwu.cc	/^reg_t fast_rv64e_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mret	repo/build/mret.cc	/^reg_t fast_rv64e_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mul	repo/build/mul.cc	/^reg_t fast_rv64e_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mulh	repo/build/mulh.cc	/^reg_t fast_rv64e_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mulhsu	repo/build/mulhsu.cc	/^reg_t fast_rv64e_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mulhu	repo/build/mulhu.cc	/^reg_t fast_rv64e_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_mulw	repo/build/mulw.cc	/^reg_t fast_rv64e_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_or	repo/build/or.cc	/^reg_t fast_rv64e_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_ori	repo/build/ori.cc	/^reg_t fast_rv64e_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_rem	repo/build/rem.cc	/^reg_t fast_rv64e_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_remu	repo/build/remu.cc	/^reg_t fast_rv64e_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_remuw	repo/build/remuw.cc	/^reg_t fast_rv64e_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_remw	repo/build/remw.cc	/^reg_t fast_rv64e_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sb	repo/build/sb.cc	/^reg_t fast_rv64e_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sc_d	repo/build/sc_d.cc	/^reg_t fast_rv64e_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sc_w	repo/build/sc_w.cc	/^reg_t fast_rv64e_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sd	repo/build/sd.cc	/^reg_t fast_rv64e_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sfence_vma	repo/build/sfence_vma.cc	/^reg_t fast_rv64e_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sh	repo/build/sh.cc	/^reg_t fast_rv64e_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sll	repo/build/sll.cc	/^reg_t fast_rv64e_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_slli	repo/build/slli.cc	/^reg_t fast_rv64e_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_slliw	repo/build/slliw.cc	/^reg_t fast_rv64e_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sllw	repo/build/sllw.cc	/^reg_t fast_rv64e_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_slt	repo/build/slt.cc	/^reg_t fast_rv64e_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_slti	repo/build/slti.cc	/^reg_t fast_rv64e_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sltiu	repo/build/sltiu.cc	/^reg_t fast_rv64e_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sltu	repo/build/sltu.cc	/^reg_t fast_rv64e_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sra	repo/build/sra.cc	/^reg_t fast_rv64e_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_srai	repo/build/srai.cc	/^reg_t fast_rv64e_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sraiw	repo/build/sraiw.cc	/^reg_t fast_rv64e_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sraw	repo/build/sraw.cc	/^reg_t fast_rv64e_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sret	repo/build/sret.cc	/^reg_t fast_rv64e_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_srl	repo/build/srl.cc	/^reg_t fast_rv64e_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_srli	repo/build/srli.cc	/^reg_t fast_rv64e_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_srliw	repo/build/srliw.cc	/^reg_t fast_rv64e_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_srlw	repo/build/srlw.cc	/^reg_t fast_rv64e_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sub	repo/build/sub.cc	/^reg_t fast_rv64e_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_subw	repo/build/subw.cc	/^reg_t fast_rv64e_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_sw	repo/build/sw.cc	/^reg_t fast_rv64e_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_wfi	repo/build/wfi.cc	/^reg_t fast_rv64e_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_xor	repo/build/xor.cc	/^reg_t fast_rv64e_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64e_xori	repo/build/xori.cc	/^reg_t fast_rv64e_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i	repo/riscv/processor.h	/^  insn_func_t fast_rv64i;$/;"	m	struct:insn_desc_t
fast_rv64i_NAME	repo/riscv/insn_template.cc	/^reg_t fast_rv64i_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_add	repo/build/add.cc	/^reg_t fast_rv64i_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_addi	repo/build/addi.cc	/^reg_t fast_rv64i_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_addiw	repo/build/addiw.cc	/^reg_t fast_rv64i_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_addw	repo/build/addw.cc	/^reg_t fast_rv64i_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoadd_d	repo/build/amoadd_d.cc	/^reg_t fast_rv64i_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoadd_w	repo/build/amoadd_w.cc	/^reg_t fast_rv64i_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoand_d	repo/build/amoand_d.cc	/^reg_t fast_rv64i_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoand_w	repo/build/amoand_w.cc	/^reg_t fast_rv64i_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomax_d	repo/build/amomax_d.cc	/^reg_t fast_rv64i_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomax_w	repo/build/amomax_w.cc	/^reg_t fast_rv64i_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t fast_rv64i_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t fast_rv64i_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomin_d	repo/build/amomin_d.cc	/^reg_t fast_rv64i_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amomin_w	repo/build/amomin_w.cc	/^reg_t fast_rv64i_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amominu_d	repo/build/amominu_d.cc	/^reg_t fast_rv64i_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amominu_w	repo/build/amominu_w.cc	/^reg_t fast_rv64i_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoor_d	repo/build/amoor_d.cc	/^reg_t fast_rv64i_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoor_w	repo/build/amoor_w.cc	/^reg_t fast_rv64i_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoswap_d	repo/build/amoswap_d.cc	/^reg_t fast_rv64i_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoswap_w	repo/build/amoswap_w.cc	/^reg_t fast_rv64i_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoxor_d	repo/build/amoxor_d.cc	/^reg_t fast_rv64i_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_amoxor_w	repo/build/amoxor_w.cc	/^reg_t fast_rv64i_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_and	repo/build/and.cc	/^reg_t fast_rv64i_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_andi	repo/build/andi.cc	/^reg_t fast_rv64i_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_auipc	repo/build/auipc.cc	/^reg_t fast_rv64i_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_beq	repo/build/beq.cc	/^reg_t fast_rv64i_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_bge	repo/build/bge.cc	/^reg_t fast_rv64i_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_bgeu	repo/build/bgeu.cc	/^reg_t fast_rv64i_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_blt	repo/build/blt.cc	/^reg_t fast_rv64i_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_bltu	repo/build/bltu.cc	/^reg_t fast_rv64i_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_bne	repo/build/bne.cc	/^reg_t fast_rv64i_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_add	repo/build/c_add.cc	/^reg_t fast_rv64i_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_addi	repo/build/c_addi.cc	/^reg_t fast_rv64i_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t fast_rv64i_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_addw	repo/build/c_addw.cc	/^reg_t fast_rv64i_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_and	repo/build/c_and.cc	/^reg_t fast_rv64i_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_andi	repo/build/c_andi.cc	/^reg_t fast_rv64i_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_beqz	repo/build/c_beqz.cc	/^reg_t fast_rv64i_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_bnez	repo/build/c_bnez.cc	/^reg_t fast_rv64i_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_ebreak	repo/build/c_ebreak.cc	/^reg_t fast_rv64i_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fld	repo/build/c_fld.cc	/^reg_t fast_rv64i_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fldsp	repo/build/c_fldsp.cc	/^reg_t fast_rv64i_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_flw	repo/build/c_flw.cc	/^reg_t fast_rv64i_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_flwsp	repo/build/c_flwsp.cc	/^reg_t fast_rv64i_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fsd	repo/build/c_fsd.cc	/^reg_t fast_rv64i_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t fast_rv64i_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fsw	repo/build/c_fsw.cc	/^reg_t fast_rv64i_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_fswsp	repo/build/c_fswsp.cc	/^reg_t fast_rv64i_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_j	repo/build/c_j.cc	/^reg_t fast_rv64i_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_jal	repo/build/c_jal.cc	/^reg_t fast_rv64i_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_jalr	repo/build/c_jalr.cc	/^reg_t fast_rv64i_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_jr	repo/build/c_jr.cc	/^reg_t fast_rv64i_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_li	repo/build/c_li.cc	/^reg_t fast_rv64i_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_lui	repo/build/c_lui.cc	/^reg_t fast_rv64i_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_lw	repo/build/c_lw.cc	/^reg_t fast_rv64i_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_lwsp	repo/build/c_lwsp.cc	/^reg_t fast_rv64i_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_mv	repo/build/c_mv.cc	/^reg_t fast_rv64i_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_or	repo/build/c_or.cc	/^reg_t fast_rv64i_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_slli	repo/build/c_slli.cc	/^reg_t fast_rv64i_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_srai	repo/build/c_srai.cc	/^reg_t fast_rv64i_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_srli	repo/build/c_srli.cc	/^reg_t fast_rv64i_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_sub	repo/build/c_sub.cc	/^reg_t fast_rv64i_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_subw	repo/build/c_subw.cc	/^reg_t fast_rv64i_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_sw	repo/build/c_sw.cc	/^reg_t fast_rv64i_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_swsp	repo/build/c_swsp.cc	/^reg_t fast_rv64i_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_c_xor	repo/build/c_xor.cc	/^reg_t fast_rv64i_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrc	repo/build/csrrc.cc	/^reg_t fast_rv64i_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrci	repo/build/csrrci.cc	/^reg_t fast_rv64i_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrs	repo/build/csrrs.cc	/^reg_t fast_rv64i_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrsi	repo/build/csrrsi.cc	/^reg_t fast_rv64i_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrw	repo/build/csrrw.cc	/^reg_t fast_rv64i_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_csrrwi	repo/build/csrrwi.cc	/^reg_t fast_rv64i_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_div	repo/build/div.cc	/^reg_t fast_rv64i_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_divu	repo/build/divu.cc	/^reg_t fast_rv64i_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_divuw	repo/build/divuw.cc	/^reg_t fast_rv64i_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_divw	repo/build/divw.cc	/^reg_t fast_rv64i_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_dret	repo/build/dret.cc	/^reg_t fast_rv64i_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_ebreak	repo/build/ebreak.cc	/^reg_t fast_rv64i_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_ecall	repo/build/ecall.cc	/^reg_t fast_rv64i_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_fence	repo/build/fence.cc	/^reg_t fast_rv64i_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_fence_i	repo/build/fence_i.cc	/^reg_t fast_rv64i_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_jal	repo/build/jal.cc	/^reg_t fast_rv64i_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_jalr	repo/build/jalr.cc	/^reg_t fast_rv64i_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lb	repo/build/lb.cc	/^reg_t fast_rv64i_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lbu	repo/build/lbu.cc	/^reg_t fast_rv64i_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_ld	repo/build/ld.cc	/^reg_t fast_rv64i_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lh	repo/build/lh.cc	/^reg_t fast_rv64i_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lhu	repo/build/lhu.cc	/^reg_t fast_rv64i_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lr_d	repo/build/lr_d.cc	/^reg_t fast_rv64i_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lr_w	repo/build/lr_w.cc	/^reg_t fast_rv64i_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lui	repo/build/lui.cc	/^reg_t fast_rv64i_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lw	repo/build/lw.cc	/^reg_t fast_rv64i_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_lwu	repo/build/lwu.cc	/^reg_t fast_rv64i_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mret	repo/build/mret.cc	/^reg_t fast_rv64i_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mul	repo/build/mul.cc	/^reg_t fast_rv64i_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mulh	repo/build/mulh.cc	/^reg_t fast_rv64i_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mulhsu	repo/build/mulhsu.cc	/^reg_t fast_rv64i_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mulhu	repo/build/mulhu.cc	/^reg_t fast_rv64i_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_mulw	repo/build/mulw.cc	/^reg_t fast_rv64i_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_or	repo/build/or.cc	/^reg_t fast_rv64i_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_ori	repo/build/ori.cc	/^reg_t fast_rv64i_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_rem	repo/build/rem.cc	/^reg_t fast_rv64i_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_remu	repo/build/remu.cc	/^reg_t fast_rv64i_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_remuw	repo/build/remuw.cc	/^reg_t fast_rv64i_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_remw	repo/build/remw.cc	/^reg_t fast_rv64i_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sb	repo/build/sb.cc	/^reg_t fast_rv64i_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sc_d	repo/build/sc_d.cc	/^reg_t fast_rv64i_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sc_w	repo/build/sc_w.cc	/^reg_t fast_rv64i_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sd	repo/build/sd.cc	/^reg_t fast_rv64i_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sfence_vma	repo/build/sfence_vma.cc	/^reg_t fast_rv64i_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sh	repo/build/sh.cc	/^reg_t fast_rv64i_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sll	repo/build/sll.cc	/^reg_t fast_rv64i_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_slli	repo/build/slli.cc	/^reg_t fast_rv64i_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_slliw	repo/build/slliw.cc	/^reg_t fast_rv64i_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sllw	repo/build/sllw.cc	/^reg_t fast_rv64i_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_slt	repo/build/slt.cc	/^reg_t fast_rv64i_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_slti	repo/build/slti.cc	/^reg_t fast_rv64i_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sltiu	repo/build/sltiu.cc	/^reg_t fast_rv64i_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sltu	repo/build/sltu.cc	/^reg_t fast_rv64i_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sra	repo/build/sra.cc	/^reg_t fast_rv64i_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_srai	repo/build/srai.cc	/^reg_t fast_rv64i_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sraiw	repo/build/sraiw.cc	/^reg_t fast_rv64i_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sraw	repo/build/sraw.cc	/^reg_t fast_rv64i_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sret	repo/build/sret.cc	/^reg_t fast_rv64i_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_srl	repo/build/srl.cc	/^reg_t fast_rv64i_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_srli	repo/build/srli.cc	/^reg_t fast_rv64i_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_srliw	repo/build/srliw.cc	/^reg_t fast_rv64i_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_srlw	repo/build/srlw.cc	/^reg_t fast_rv64i_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sub	repo/build/sub.cc	/^reg_t fast_rv64i_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_subw	repo/build/subw.cc	/^reg_t fast_rv64i_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_sw	repo/build/sw.cc	/^reg_t fast_rv64i_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_wfi	repo/build/wfi.cc	/^reg_t fast_rv64i_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_xor	repo/build/xor.cc	/^reg_t fast_rv64i_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fast_rv64i_xori	repo/build/xori.cc	/^reg_t fast_rv64i_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
fb1	repo/fesvr/rfb.h	/^  volatile char* volatile fb1;$/;"	m	class:rfb_t
fb2	repo/fesvr/rfb.h	/^  volatile char* volatile fb2;$/;"	m	class:rfb_t
fb_bytes	repo/fesvr/rfb.h	/^  size_t fb_bytes() { return size_t(width) * height * bpp\/8; }$/;"	f	class:rfb_t
fb_update	repo/fesvr/rfb.cc	/^void rfb_t::fb_update()$/;"	f	class:rfb_t
fcr	repo/riscv/devices.h	/^  uint8_t fcr;$/;"	m	class:ns16550_t
fd	repo/fesvr/device.h	/^  int fd;$/;"	m	class:disk_t
fds	repo/fesvr/syscall.h	/^  fds_t fds;$/;"	m	class:syscall_t
fds	repo/fesvr/syscall.h	/^  std::vector<int> fds;$/;"	m	class:fds_t
fds_t	repo/fesvr/syscall.h	/^class fds_t$/;"	c
fdt16_t	repo/fdt/libfdt_env.h	/^typedef uint16_t FDT_BITWISE fdt16_t;$/;"	t
fdt16_to_cpu	repo/fdt/libfdt_env.h	/^static inline uint16_t fdt16_to_cpu(fdt16_t x)$/;"	f
fdt32_ld	repo/fdt/libfdt.h	/^static inline uint32_t fdt32_ld(const fdt32_t *p)$/;"	f
fdt32_st	repo/fdt/libfdt.h	/^static inline void fdt32_st(void *property, uint32_t value)$/;"	f
fdt32_t	repo/fdt/libfdt_env.h	/^typedef uint32_t FDT_BITWISE fdt32_t;$/;"	t
fdt32_to_cpu	repo/fdt/libfdt_env.h	/^static inline uint32_t fdt32_to_cpu(fdt32_t x)$/;"	f
fdt64_ld	repo/fdt/libfdt.h	/^static inline uint64_t fdt64_ld(const fdt64_t *p)$/;"	f
fdt64_st	repo/fdt/libfdt.h	/^static inline void fdt64_st(void *property, uint64_t value)$/;"	f
fdt64_t	repo/fdt/libfdt_env.h	/^typedef uint64_t FDT_BITWISE fdt64_t;$/;"	t
fdt64_to_cpu	repo/fdt/libfdt_env.h	/^static inline uint64_t fdt64_to_cpu(fdt64_t x)$/;"	f
fdt_add_mem_rsv	repo/fdt/fdt_rw.c	/^int fdt_add_mem_rsv(void *fdt, uint64_t address, uint64_t size)$/;"	f
fdt_add_property_	repo/fdt/fdt_rw.c	/^static int fdt_add_property_(void *fdt, int nodeoffset, const char *name,$/;"	f	file:
fdt_add_reservemap_entry	repo/fdt/fdt_sw.c	/^int fdt_add_reservemap_entry(void *fdt, uint64_t addr, uint64_t size)$/;"	f
fdt_add_string_	repo/fdt/fdt_sw.c	/^static int fdt_add_string_(void *fdt, const char *s)$/;"	f	file:
fdt_add_subnode	repo/fdt/fdt_rw.c	/^int fdt_add_subnode(void *fdt, int parentoffset, const char *name)$/;"	f
fdt_add_subnode_namelen	repo/fdt/fdt_rw.c	/^int fdt_add_subnode_namelen(void *fdt, int parentoffset,$/;"	f
fdt_address_cells	repo/fdt/fdt_addresses.c	/^int fdt_address_cells(const void *fdt, int nodeoffset)$/;"	f
fdt_appendprop	repo/fdt/fdt_rw.c	/^int fdt_appendprop(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_appendprop_addrrange	repo/fdt/fdt_addresses.c	/^int fdt_appendprop_addrrange(void *fdt, int parent, int nodeoffset,$/;"	f
fdt_appendprop_cell	repo/fdt/libfdt.h	/^static inline int fdt_appendprop_cell(void *fdt, int nodeoffset,$/;"	f
fdt_appendprop_string	repo/fdt/libfdt.h	1900;"	d
fdt_appendprop_u32	repo/fdt/libfdt.h	/^static inline int fdt_appendprop_u32(void *fdt, int nodeoffset,$/;"	f
fdt_appendprop_u64	repo/fdt/libfdt.h	/^static inline int fdt_appendprop_u64(void *fdt, int nodeoffset,$/;"	f
fdt_begin_node	repo/fdt/fdt_sw.c	/^int fdt_begin_node(void *fdt, const char *name)$/;"	f
fdt_blocks_misordered_	repo/fdt/fdt_rw.c	/^static int fdt_blocks_misordered_(const void *fdt,$/;"	f	file:
fdt_boot_cpuid_phys	repo/fdt/libfdt.h	246;"	d
fdt_c_srcs	repo/build/fdt.mk	/^fdt_c_srcs = \\$/;"	m
fdt_cells	repo/fdt/fdt_addresses.c	/^static int fdt_cells(const void *fdt, int nodeoffset, const char *name)$/;"	f	file:
fdt_check_full	repo/fdt/fdt_ro.c	/^int fdt_check_full(const void *fdt, size_t bufsize)$/;"	f
fdt_check_header	repo/fdt/fdt.c	/^int fdt_check_header(const void *fdt)$/;"	f
fdt_check_node_offset_	repo/fdt/fdt.c	/^int fdt_check_node_offset_(const void *fdt, int offset)$/;"	f
fdt_check_prop_offset_	repo/fdt/fdt.c	/^int fdt_check_prop_offset_(const void *fdt, int offset)$/;"	f
fdt_create	repo/fdt/fdt_sw.c	/^int fdt_create(void *buf, int bufsize)$/;"	f
fdt_create_empty_tree	repo/fdt/fdt_empty_tree.c	/^int fdt_create_empty_tree(void *buf, int bufsize)$/;"	f
fdt_create_with_flags	repo/fdt/fdt_sw.c	/^int fdt_create_with_flags(void *buf, int bufsize, uint32_t flags)$/;"	f
fdt_data_size_	repo/fdt/fdt_rw.c	/^static inline int fdt_data_size_(void *fdt)$/;"	f	file:
fdt_del_last_string_	repo/fdt/fdt_rw.c	/^static void fdt_del_last_string_(void *fdt, const char *s)$/;"	f	file:
fdt_del_last_string_	repo/fdt/fdt_sw.c	/^static void fdt_del_last_string_(void *fdt, const char *s)$/;"	f	file:
fdt_del_mem_rsv	repo/fdt/fdt_rw.c	/^int fdt_del_mem_rsv(void *fdt, int n)$/;"	f
fdt_del_node	repo/fdt/fdt_rw.c	/^int fdt_del_node(void *fdt, int nodeoffset)$/;"	f
fdt_delprop	repo/fdt/fdt_rw.c	/^int fdt_delprop(void *fdt, int nodeoffset, const char *name)$/;"	f
fdt_end_node	repo/fdt/fdt_sw.c	/^int fdt_end_node(void *fdt)$/;"	f
fdt_errtabent	repo/fdt/fdt_strerror.c	/^struct fdt_errtabent {$/;"	s	file:
fdt_errtable	repo/fdt/fdt_strerror.c	/^static struct fdt_errtabent fdt_errtable[] = {$/;"	v	typeref:struct:fdt_errtabent	file:
fdt_find_add_string_	repo/fdt/fdt_rw.c	/^static int fdt_find_add_string_(void *fdt, const char *s, int *allocated)$/;"	f	file:
fdt_find_add_string_	repo/fdt/fdt_sw.c	/^static int fdt_find_add_string_(void *fdt, const char *s, int *allocated)$/;"	f	file:
fdt_find_max_phandle	repo/fdt/fdt_ro.c	/^int fdt_find_max_phandle(const void *fdt, uint32_t *phandle)$/;"	f
fdt_find_string_	repo/fdt/fdt.c	/^const char *fdt_find_string_(const char *strtab, int tabsize, const char *s)$/;"	f
fdt_finish	repo/fdt/fdt_sw.c	/^int fdt_finish(void *fdt)$/;"	f
fdt_finish_reservemap	repo/fdt/fdt_sw.c	/^int fdt_finish_reservemap(void *fdt)$/;"	f
fdt_first_property_offset	repo/fdt/fdt_ro.c	/^int fdt_first_property_offset(const void *fdt, int nodeoffset)$/;"	f
fdt_first_subnode	repo/fdt/fdt.c	/^int fdt_first_subnode(const void *fdt, int offset)$/;"	f
fdt_for_each_property_offset	repo/fdt/libfdt.h	608;"	d
fdt_for_each_subnode	repo/fdt/libfdt.h	229;"	d
fdt_generate_phandle	repo/fdt/fdt_ro.c	/^int fdt_generate_phandle(const void *fdt, uint32_t *phandle)$/;"	f
fdt_get_alias	repo/fdt/fdt_ro.c	/^const char *fdt_get_alias(const void *fdt, const char *name)$/;"	f
fdt_get_alias_namelen	repo/fdt/fdt_ro.c	/^const char *fdt_get_alias_namelen(const void *fdt,$/;"	f
fdt_get_first_subnode	repo/riscv/dts.cc	/^int fdt_get_first_subnode(void *fdt, int node)$/;"	f
fdt_get_header	repo/fdt/libfdt.h	237;"	d
fdt_get_max_phandle	repo/fdt/libfdt.h	/^static inline uint32_t fdt_get_max_phandle(const void *fdt)$/;"	f
fdt_get_mem_rsv	repo/fdt/fdt_ro.c	/^int fdt_get_mem_rsv(const void *fdt, int n, uint64_t *address, uint64_t *size)$/;"	f
fdt_get_name	repo/fdt/fdt_ro.c	/^const char *fdt_get_name(const void *fdt, int nodeoffset, int *len)$/;"	f
fdt_get_next_subnode	repo/riscv/dts.cc	/^int fdt_get_next_subnode(void *fdt, int node)$/;"	f
fdt_get_node_addr_size	repo/riscv/dts.cc	/^static int fdt_get_node_addr_size(void *fdt, int node, reg_t *addr,$/;"	f	file:
fdt_get_offset	repo/riscv/dts.cc	/^int fdt_get_offset(void *fdt, const char *field)$/;"	f
fdt_get_path	repo/fdt/fdt_ro.c	/^int fdt_get_path(const void *fdt, int nodeoffset, char *buf, int buflen)$/;"	f
fdt_get_phandle	repo/fdt/fdt_ro.c	/^uint32_t fdt_get_phandle(const void *fdt, int nodeoffset)$/;"	f
fdt_get_property	repo/fdt/fdt_ro.c	/^const struct fdt_property *fdt_get_property(const void *fdt,$/;"	f
fdt_get_property_by_offset	repo/fdt/fdt_ro.c	/^const struct fdt_property *fdt_get_property_by_offset(const void *fdt,$/;"	f
fdt_get_property_by_offset_	repo/fdt/fdt_ro.c	/^static const struct fdt_property *fdt_get_property_by_offset_(const void *fdt,$/;"	f	file:
fdt_get_property_namelen	repo/fdt/fdt_ro.c	/^const struct fdt_property *fdt_get_property_namelen(const void *fdt,$/;"	f
fdt_get_property_namelen_	repo/fdt/fdt_ro.c	/^static const struct fdt_property *fdt_get_property_namelen_(const void *fdt,$/;"	f	file:
fdt_get_property_w	repo/fdt/libfdt.h	/^static inline struct fdt_property *fdt_get_property_w(void *fdt, int nodeoffset,$/;"	f
fdt_get_string	repo/fdt/fdt_ro.c	/^const char *fdt_get_string(const void *fdt, int stroffset, int *lenp)$/;"	f
fdt_getprop	repo/fdt/fdt_ro.c	/^const void *fdt_getprop(const void *fdt, int nodeoffset,$/;"	f
fdt_getprop_by_offset	repo/fdt/fdt_ro.c	/^const void *fdt_getprop_by_offset(const void *fdt, int offset,$/;"	f
fdt_getprop_namelen	repo/fdt/fdt_ro.c	/^const void *fdt_getprop_namelen(const void *fdt, int nodeoffset,$/;"	f
fdt_getprop_namelen_w	repo/fdt/libfdt.h	/^static inline void *fdt_getprop_namelen_w(void *fdt, int nodeoffset,$/;"	f
fdt_getprop_w	repo/fdt/libfdt.h	/^static inline void *fdt_getprop_w(void *fdt, int nodeoffset,$/;"	f
fdt_grab_space_	repo/fdt/fdt_sw.c	/^static void *fdt_grab_space_(void *fdt, size_t len)$/;"	f	file:
fdt_header	repo/fdt/fdt.h	/^struct fdt_header {$/;"	s
fdt_header_size	repo/fdt/libfdt.h	/^static inline size_t fdt_header_size(const void *fdt)$/;"	f
fdt_header_size_	repo/fdt/fdt.c	/^size_t fdt_header_size_(uint32_t version)$/;"	f
fdt_last_comp_version	repo/fdt/libfdt.h	245;"	d
fdt_magic	repo/fdt/libfdt.h	239;"	d
fdt_mem_rsv	repo/fdt/fdt_ro.c	/^static const struct fdt_reserve_entry *fdt_mem_rsv(const void *fdt, int n)$/;"	f	file:
fdt_mem_rsv_	repo/fdt/libfdt_internal.h	/^static inline const struct fdt_reserve_entry *fdt_mem_rsv_(const void *fdt, int n)$/;"	f
fdt_mem_rsv_w_	repo/fdt/libfdt_internal.h	/^static inline struct fdt_reserve_entry *fdt_mem_rsv_w_(void *fdt, int n)$/;"	f
fdt_move	repo/fdt/fdt.c	/^int fdt_move(const void *fdt, void *buf, int bufsize)$/;"	f
fdt_next_node	repo/fdt/fdt.c	/^int fdt_next_node(const void *fdt, int offset, int *depth)$/;"	f
fdt_next_property_offset	repo/fdt/fdt_ro.c	/^int fdt_next_property_offset(const void *fdt, int offset)$/;"	f
fdt_next_subnode	repo/fdt/fdt.c	/^int fdt_next_subnode(const void *fdt, int offset)$/;"	f
fdt_next_tag	repo/fdt/fdt.c	/^uint32_t fdt_next_tag(const void *fdt, int startoffset, int *nextoffset)$/;"	f
fdt_node_check_compatible	repo/fdt/fdt_ro.c	/^int fdt_node_check_compatible(const void *fdt, int nodeoffset,$/;"	f
fdt_node_depth	repo/fdt/fdt_ro.c	/^int fdt_node_depth(const void *fdt, int nodeoffset)$/;"	f
fdt_node_end_offset_	repo/fdt/fdt_wip.c	/^int fdt_node_end_offset_(void *fdt, int offset)$/;"	f
fdt_node_header	repo/fdt/fdt.h	/^struct fdt_node_header {$/;"	s
fdt_node_offset_by_compatible	repo/fdt/fdt_ro.c	/^int fdt_node_offset_by_compatible(const void *fdt, int startoffset,$/;"	f
fdt_node_offset_by_phandle	repo/fdt/fdt_ro.c	/^int fdt_node_offset_by_phandle(const void *fdt, uint32_t phandle)$/;"	f
fdt_node_offset_by_prop_value	repo/fdt/fdt_ro.c	/^int fdt_node_offset_by_prop_value(const void *fdt, int startoffset,$/;"	f
fdt_nodename_eq_	repo/fdt/fdt_ro.c	/^static int fdt_nodename_eq_(const void *fdt, int offset,$/;"	f	file:
fdt_nop_node	repo/fdt/fdt_wip.c	/^int fdt_nop_node(void *fdt, int nodeoffset)$/;"	f
fdt_nop_property	repo/fdt/fdt_wip.c	/^int fdt_nop_property(void *fdt, int nodeoffset, const char *name)$/;"	f
fdt_nop_region_	repo/fdt/fdt_wip.c	/^static void fdt_nop_region_(void *start, int len)$/;"	f	file:
fdt_num_mem_rsv	repo/fdt/fdt_ro.c	/^int fdt_num_mem_rsv(const void *fdt)$/;"	f
fdt_off_dt_strings	repo/fdt/libfdt.h	242;"	d
fdt_off_dt_struct	repo/fdt/libfdt.h	241;"	d
fdt_off_mem_rsvmap	repo/fdt/libfdt.h	243;"	d
fdt_offset_ptr	repo/fdt/fdt.c	/^const void *fdt_offset_ptr(const void *fdt, int offset, unsigned int len)$/;"	f
fdt_offset_ptr_	repo/fdt/libfdt_internal.h	/^static inline const void *fdt_offset_ptr_(const void *fdt, int offset)$/;"	f
fdt_offset_ptr_w	repo/fdt/libfdt.h	/^static inline void *fdt_offset_ptr_w(void *fdt, int offset, int checklen)$/;"	f
fdt_offset_ptr_w_	repo/fdt/libfdt_internal.h	/^static inline void *fdt_offset_ptr_w_(void *fdt, int offset)$/;"	f
fdt_open_into	repo/fdt/fdt_rw.c	/^int fdt_open_into(const void *fdt, void *buf, int bufsize)$/;"	f
fdt_overlay_apply	repo/fdt/fdt_overlay.c	/^int fdt_overlay_apply(void *fdt, void *fdto)$/;"	f
fdt_pack	repo/fdt/fdt_rw.c	/^int fdt_pack(void *fdt)$/;"	f
fdt_packblocks_	repo/fdt/fdt_rw.c	/^static void fdt_packblocks_(const char *old, char *new,$/;"	f	file:
fdt_parent_offset	repo/fdt/fdt_ro.c	/^int fdt_parent_offset(const void *fdt, int nodeoffset)$/;"	f
fdt_parse_clint	repo/riscv/dts.cc	/^int fdt_parse_clint(void *fdt, reg_t *clint_addr,$/;"	f
fdt_parse_mmu_type	repo/riscv/dts.cc	/^int fdt_parse_mmu_type(void *fdt, int cpu_offset, const char **mmu_type)$/;"	f
fdt_parse_ns16550	repo/riscv/dts.cc	/^int fdt_parse_ns16550(void *fdt, reg_t *ns16550_addr,$/;"	f
fdt_parse_plic	repo/riscv/dts.cc	/^int fdt_parse_plic(void *fdt, reg_t *plic_addr, uint32_t *ndev,$/;"	f
fdt_parse_pmp_alignment	repo/riscv/dts.cc	/^int fdt_parse_pmp_alignment(void *fdt, int cpu_offset, reg_t *pmp_align)$/;"	f
fdt_parse_pmp_num	repo/riscv/dts.cc	/^int fdt_parse_pmp_num(void *fdt, int cpu_offset, reg_t *pmp_num)$/;"	f
fdt_path_offset	repo/fdt/fdt_ro.c	/^int fdt_path_offset(const void *fdt, const char *path)$/;"	f
fdt_path_offset_namelen	repo/fdt/fdt_ro.c	/^int fdt_path_offset_namelen(const void *fdt, const char *path, int namelen)$/;"	f
fdt_property	repo/fdt/fdt.h	/^struct fdt_property {$/;"	s
fdt_property	repo/fdt/fdt_sw.c	/^int fdt_property(void *fdt, const char *name, const void *val, int len)$/;"	f
fdt_property_cell	repo/fdt/libfdt.h	/^static inline int fdt_property_cell(void *fdt, const char *name, uint32_t val)$/;"	f
fdt_property_placeholder	repo/fdt/fdt_sw.c	/^int fdt_property_placeholder(void *fdt, const char *name, int len, void **valp)$/;"	f
fdt_property_string	repo/fdt/libfdt.h	1471;"	d
fdt_property_u32	repo/fdt/libfdt.h	/^static inline int fdt_property_u32(void *fdt, const char *name, uint32_t val)$/;"	f
fdt_property_u64	repo/fdt/libfdt.h	/^static inline int fdt_property_u64(void *fdt, const char *name, uint64_t val)$/;"	f
fdt_reserve_entry	repo/fdt/fdt.h	/^struct fdt_reserve_entry {$/;"	s
fdt_resize	repo/fdt/fdt_sw.c	/^int fdt_resize(void *fdt, void *buf, int bufsize)$/;"	f
fdt_resize_property_	repo/fdt/fdt_rw.c	/^static int fdt_resize_property_(void *fdt, int nodeoffset, const char *name,$/;"	f	file:
fdt_ro_probe_	repo/fdt/fdt.c	/^int32_t fdt_ro_probe_(const void *fdt)$/;"	f
fdt_rw_probe_	repo/fdt/fdt_rw.c	/^static int fdt_rw_probe_(void *fdt)$/;"	f	file:
fdt_set_hdr_	repo/fdt/libfdt.h	250;"	d
fdt_set_hdr_	repo/fdt/libfdt.h	266;"	d
fdt_set_name	repo/fdt/fdt_rw.c	/^int fdt_set_name(void *fdt, int nodeoffset, const char *name)$/;"	f
fdt_setprop	repo/fdt/fdt_rw.c	/^int fdt_setprop(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_setprop_cell	repo/fdt/libfdt.h	/^static inline int fdt_setprop_cell(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_setprop_empty	repo/fdt/libfdt.h	1759;"	d
fdt_setprop_inplace	repo/fdt/fdt_wip.c	/^int fdt_setprop_inplace(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_setprop_inplace_cell	repo/fdt/libfdt.h	/^static inline int fdt_setprop_inplace_cell(void *fdt, int nodeoffset,$/;"	f
fdt_setprop_inplace_namelen_partial	repo/fdt/fdt_wip.c	/^int fdt_setprop_inplace_namelen_partial(void *fdt, int nodeoffset,$/;"	f
fdt_setprop_inplace_u32	repo/fdt/libfdt.h	/^static inline int fdt_setprop_inplace_u32(void *fdt, int nodeoffset,$/;"	f
fdt_setprop_inplace_u64	repo/fdt/libfdt.h	/^static inline int fdt_setprop_inplace_u64(void *fdt, int nodeoffset,$/;"	f
fdt_setprop_placeholder	repo/fdt/fdt_rw.c	/^int fdt_setprop_placeholder(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_setprop_string	repo/fdt/libfdt.h	1729;"	d
fdt_setprop_u32	repo/fdt/libfdt.h	/^static inline int fdt_setprop_u32(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_setprop_u64	repo/fdt/libfdt.h	/^static inline int fdt_setprop_u64(void *fdt, int nodeoffset, const char *name,$/;"	f
fdt_size_cells	repo/fdt/fdt_addresses.c	/^int fdt_size_cells(const void *fdt, int nodeoffset)$/;"	f
fdt_size_dt_strings	repo/fdt/libfdt.h	247;"	d
fdt_size_dt_struct	repo/fdt/libfdt.h	248;"	d
fdt_splice_	repo/fdt/fdt_rw.c	/^static int fdt_splice_(void *fdt, void *splicepoint, int oldlen, int newlen)$/;"	f	file:
fdt_splice_mem_rsv_	repo/fdt/fdt_rw.c	/^static int fdt_splice_mem_rsv_(void *fdt, struct fdt_reserve_entry *p,$/;"	f	file:
fdt_splice_string_	repo/fdt/fdt_rw.c	/^static int fdt_splice_string_(void *fdt, int newlen)$/;"	f	file:
fdt_splice_struct_	repo/fdt/fdt_rw.c	/^static int fdt_splice_struct_(void *fdt, void *p,$/;"	f	file:
fdt_strerror	repo/fdt/fdt_strerror.c	/^const char *fdt_strerror(int errval)$/;"	f
fdt_string	repo/fdt/fdt_ro.c	/^const char *fdt_string(const void *fdt, int stroffset)$/;"	f
fdt_string_eq_	repo/fdt/fdt_ro.c	/^static int fdt_string_eq_(const void *fdt, int stroffset,$/;"	f	file:
fdt_stringlist_contains	repo/fdt/fdt_ro.c	/^int fdt_stringlist_contains(const char *strlist, int listlen, const char *str)$/;"	f
fdt_stringlist_count	repo/fdt/fdt_ro.c	/^int fdt_stringlist_count(const void *fdt, int nodeoffset, const char *property)$/;"	f
fdt_stringlist_get	repo/fdt/fdt_ro.c	/^const char *fdt_stringlist_get(const void *fdt, int nodeoffset,$/;"	f
fdt_stringlist_search	repo/fdt/fdt_ro.c	/^int fdt_stringlist_search(const void *fdt, int nodeoffset, const char *property,$/;"	f
fdt_strnlen	repo/fdt/libfdt_env.h	/^static inline size_t fdt_strnlen(const char *string, size_t max_count)$/;"	f
fdt_subnode_offset	repo/fdt/fdt_ro.c	/^int fdt_subnode_offset(const void *fdt, int parentoffset,$/;"	f
fdt_subnode_offset_namelen	repo/fdt/fdt_ro.c	/^int fdt_subnode_offset_namelen(const void *fdt, int offset,$/;"	f
fdt_subproject_deps	repo/build/fdt.mk	/^fdt_subproject_deps = \\$/;"	m
fdt_supernode_atdepth_offset	repo/fdt/fdt_ro.c	/^int fdt_supernode_atdepth_offset(const void *fdt, int nodeoffset,$/;"	f
fdt_sw_probe_	repo/fdt/fdt_sw.c	/^static int fdt_sw_probe_(void *fdt)$/;"	f	file:
fdt_sw_probe_memrsv_	repo/fdt/fdt_sw.c	/^static int fdt_sw_probe_memrsv_(void *fdt)$/;"	f	file:
fdt_sw_probe_struct_	repo/fdt/fdt_sw.c	/^static int fdt_sw_probe_struct_(void *fdt)$/;"	f	file:
fdt_totalsize	repo/fdt/libfdt.h	240;"	d
fdt_version	repo/fdt/libfdt.h	244;"	d
fence_i	repo/fesvr/dtm.cc	/^void dtm_t::fence_i()$/;"	f	class:dtm_t
fence_i	repo/riscv/opcodes.h	/^static uint32_t fence_i(void)$/;"	f
fesvr_install_config_hdr	repo/build/fesvr.mk	/^fesvr_install_config_hdr = yes$/;"	m
fesvr_install_hdrs	repo/build/fesvr.mk	/^fesvr_install_hdrs = \\$/;"	m
fesvr_install_lib	repo/build/fesvr.mk	/^fesvr_install_lib = yes$/;"	m
fesvr_install_prog_srcs	repo/build/fesvr.mk	/^fesvr_install_prog_srcs = \\$/;"	m
fesvr_srcs	repo/build/fesvr.mk	/^fesvr_srcs = \\$/;"	m
fetch_jump_table	repo/riscv/mmu.h	/^  T ALWAYS_INLINE fetch_jump_table(reg_t addr) {$/;"	f	class:mmu_t
fetch_slow_path	repo/riscv/mmu.cc	/^tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)$/;"	f	class:mmu_t
fetch_temp	repo/riscv/mmu.h	/^  uint16_t fetch_temp;$/;"	m	class:mmu_t
fflags	repo/riscv/processor.h	/^  float_csr_t_p fflags;$/;"	m	struct:state_t
field_exists	repo/riscv/csrs.h	/^  bool field_exists(const reg_t which) {$/;"	f	class:base_status_csr_t
field_width	repo/riscv/debug_module.cc	/^static unsigned field_width(unsigned n)$/;"	f	file:
final	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override final;$/;"	m	class:mip_or_mie_csr_t
final	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override final;$/;"	m	class:mip_or_mie_csr_t
final	repo/riscv/csrs.h	/^class float_csr_t final: public masked_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class henvcfg_csr_t final: public masked_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class misa_csr_t final: public basic_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class mnstatus_csr_t final: public basic_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class mstatus_csr_t final: public base_status_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class senvcfg_csr_t final: public masked_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class sstatus_proxy_csr_t final: public base_status_csr_t {$/;"	c
final	repo/riscv/csrs.h	/^class vsstatus_csr_t final: public base_status_csr_t {$/;"	c
find_device	repo/riscv/devices.cc	/^std::pair<reg_t, abstract_device_t*> bus_t::find_device(reg_t addr)$/;"	f	class:bus_t
find_extension	repo/riscv/extensions.cc	/^std::function<extension_t*()> find_extension(const char* name)$/;"	f
find_file	repo/tests/testlib.py	/^def find_file(path):$/;"	f
flag	repo/fesvr/context.h	/^  volatile int flag;$/;"	m	class:context_t
fld	repo/riscv/opcodes.h	/^static uint32_t fld(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
float128_t	repo/softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	t	typeref:struct:__anon105
float16_t	repo/softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	t	typeref:struct:__anon102
float32_t	repo/softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	t	typeref:struct:__anon103
float64_t	repo/softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	t	typeref:struct:__anon104
float_csr_t	repo/riscv/csrs.cc	/^float_csr_t::float_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask, const reg_t init):$/;"	f	class:float_csr_t
float_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<float_csr_t> float_csr_t_p;$/;"	t
flush_icache	repo/riscv/mmu.cc	/^void mmu_t::flush_icache()$/;"	f	class:mmu_t
flush_tlb	repo/riscv/mmu.cc	/^void mmu_t::flush_tlb()$/;"	f	class:mmu_t
flw	repo/riscv/opcodes.h	/^static uint32_t flw(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
fmt	repo/disasm/disasm.cc	/^  const char *fmt;$/;"	m	struct:__anon66	file:
fork_spike	repo/spike_main/xspike.cc	/^static pid_t fork_spike(int tty_fd, char** argv)$/;"	f	file:
fork_xterm	repo/spike_main/xspike.cc	/^static pid_t fork_xterm(int* tty_fd)$/;"	f	file:
fpr	repo/riscv/interactive.cc	/^union fpr$/;"	u	file:
fpr_name	repo/disasm/regnames.cc	/^const char* fpr_name[] = {$/;"	v
frac	repo/riscv/insns/fcvtmod_w_d.h	/^uint64_t frac = fracF64UI(a);$/;"	v
fracF128UI64	repo/softfloat/internals.h	182;"	d
fracF128UI96	repo/softfloat/internals.h	253;"	d
fracF16UI	repo/softfloat/internals.h	89;"	d
fracF32UI	repo/softfloat/internals.h	110;"	d
fracF64UI	repo/softfloat/internals.h	131;"	d
frd	repo/disasm/disasm.cc	/^} frd;$/;"	v	typeref:struct:__anon16
freg	repo/riscv/decode_macros.h	/^inline freg_t freg(float128_t f) { return f; }$/;"	f
freg	repo/riscv/decode_macros.h	/^inline freg_t freg(float16_t f) { return { ((uint64_t)-1 << 16) | f.v, (uint64_t)-1 }; }$/;"	f
freg	repo/riscv/decode_macros.h	/^inline freg_t freg(float32_t f) { return { ((uint64_t)-1 << 32) | f.v, (uint64_t)-1 }; }$/;"	f
freg	repo/riscv/decode_macros.h	/^inline freg_t freg(float64_t f) { return { f.v, (uint64_t)-1 }; }$/;"	f
freg_t	repo/riscv/decode.h	/^typedef float128_t freg_t;$/;"	t
freq_hz	repo/riscv/devices.h	/^  uint64_t freq_hz;$/;"	m	class:clint_t
frm	repo/riscv/processor.h	/^  float_csr_t_p frm;$/;"	m	struct:state_t
from_be	repo/fesvr/byteorder.h	/^  inline T from_be() { return ::from_be(value); }$/;"	f	class:base_endian
from_be	repo/fesvr/byteorder.h	/^template<typename T> static inline T from_be(T n) { return n; }$/;"	f
from_be	repo/fesvr/byteorder.h	/^template<typename T> static inline T from_be(T n) { return swap(n); }$/;"	f
from_le	repo/fesvr/byteorder.h	/^  inline T from_le() { return ::from_le(value); }$/;"	f	class:base_endian
from_le	repo/fesvr/byteorder.h	/^template<typename T> static inline T from_le(T n) { return n; }$/;"	f
from_le	repo/fesvr/byteorder.h	/^template<typename T> static inline T from_le(T n) { return swap(n); }$/;"	f
from_target	repo/fesvr/htif.h	/^  template<typename T> inline T from_target(target_endian<T> n) const$/;"	f	class:htif_t
from_target	repo/riscv/mmu.h	/^  template<typename T> inline T from_target(target_endian<T> n) const$/;"	f	class:mmu_t
fromhost_addr	repo/fesvr/htif.h	/^  addr_t fromhost_addr;$/;"	m	class:htif_t
frs1	repo/disasm/disasm.cc	/^} frs1;$/;"	v	typeref:struct:__anon17
frs2	repo/disasm/disasm.cc	/^} frs2;$/;"	v	typeref:struct:__anon18
frs3	repo/disasm/disasm.cc	/^} frs3;$/;"	v	typeref:struct:__anon19
fsd	repo/riscv/opcodes.h	/^static uint32_t fsd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
fsgnj128	repo/riscv/decode_macros.h	/^inline freg_t fsgnj128(freg_t a, freg_t b, bool n, bool x)$/;"	f
fsgnj16	repo/riscv/decode_macros.h	239;"	d
fsgnj32	repo/riscv/decode_macros.h	241;"	d
fsgnj64	repo/riscv/decode_macros.h	243;"	d
fsw	repo/riscv/opcodes.h	/^static uint32_t fsw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
func	repo/fesvr/context.h	/^  void (*func)(void*);$/;"	m	class:context_t
func	repo/fesvr/option_parser.h	/^    std::function<void(const char*)> func;$/;"	m	struct:option_parser_t::option_t
func	repo/riscv/mmu.h	/^  insn_func_t func;$/;"	m	struct:insn_fetch_t
func	repo/riscv/processor.h	/^  insn_func_t func(int xlen, bool rve, bool logged)$/;"	f	struct:insn_desc_t
funct	repo/riscv/rocc.h	/^  unsigned funct : 7;$/;"	m	struct:rocc_insn_t
generic_int_accessor_t	repo/riscv/csrs.cc	/^generic_int_accessor_t::generic_int_accessor_t(state_t* const state,$/;"	f	class:generic_int_accessor_t
generic_int_accessor_t	repo/riscv/csrs.h	/^class generic_int_accessor_t {$/;"	c
generic_int_accessor_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<generic_int_accessor_t> generic_int_accessor_t_p;$/;"	t
get	repo/riscv/log_file.h	/^  FILE *get() { return wrapped_file ? wrapped_file.get() : stderr; }$/;"	f	class:log_file_t
get_action	repo/riscv/triggers.h	/^  virtual action_t get_action() const { return ACTION_DEBUG_EXCEPTION; }$/;"	f	class:triggers::trigger_t
get_base	repo/riscv/cfg.h	/^  reg_t get_base() const {$/;"	f	class:mem_cfg_t
get_cfg	repo/riscv/processor.h	/^  const cfg_t &get_cfg() { return *cfg; }$/;"	f	class:processor_t
get_chain	repo/riscv/triggers.h	/^  virtual bool get_chain() const { return false; }$/;"	f	class:triggers::trigger_t
get_const_xlen	repo/riscv/processor.h	/^  unsigned get_const_xlen() const {$/;"	f	class:processor_t
get_core	repo/riscv/interactive.cc	/^processor_t *sim_t::get_core(const std::string& i)$/;"	f	class:sim_t
get_core	repo/riscv/sim.h	/^  processor_t* get_core(size_t i) { return procs.at(i); }$/;"	f	class:sim_t
get_csr	repo/riscv/processor.cc	/^reg_t processor_t::get_csr(int which, insn_t insn, bool write, bool peek)$/;"	f	class:processor_t
get_csr	repo/riscv/processor.h	/^  reg_t get_csr(int which) { return get_csr(which, insn_t(0), false, true); }$/;"	f	class:processor_t
get_disasms	repo/customext/cflush.cc	/^  std::vector<disasm_insn_t*> get_disasms() {$/;"	f	class:cflush_t
get_disasms	repo/riscv/rocc.cc	/^std::vector<disasm_insn_t*> rocc_t::get_disasms()$/;"	f	class:rocc_t
get_disassembler	repo/riscv/processor.h	/^  const disassembler_t* get_disassembler() { return disassembler; }$/;"	f	class:processor_t
get_dts	repo/riscv/sim.h	/^  const char* get_dts() { return dts.c_str(); }$/;"	f	class:sim_t
get_elen	repo/riscv/vector_unit.h	/^  reg_t get_elen() { return ELEN; }$/;"	f	class:vectorUnit_t
get_entry_point	repo/fesvr/htif.h	/^  reg_t get_entry_point() { return entry; }$/;"	f	class:htif_t
get_execute	repo/riscv/triggers.h	/^  virtual bool get_execute() const { return false; }$/;"	f	class:triggers::trigger_t
get_extension	repo/riscv/processor.cc	/^extension_t* processor_t::get_extension()$/;"	f	class:processor_t
get_extension	repo/riscv/processor.cc	/^extension_t* processor_t::get_extension(const char* name)$/;"	f	class:processor_t
get_extension_table	repo/riscv/isa_parser.h	/^  std::bitset<NUM_ISA_EXTENSIONS> get_extension_table() const { return extension_table; }$/;"	f	class:isa_parser_t
get_extensions	repo/riscv/isa_parser.h	/^  get_extensions() const { return extensions; }$/;"	f	class:isa_parser_t
get_field	repo/riscv/decode.h	234;"	d
get_file_size	repo/spike_main/spike.cc	/^static std::ifstream::pos_type get_file_size(const char *filename)$/;"	f	file:
get_flen	repo/riscv/processor.h	/^  unsigned get_flen() const {$/;"	f	class:processor_t
get_freg	repo/riscv/interactive.cc	/^freg_t sim_t::get_freg(const std::vector<std::string>& args, int size)$/;"	f	class:sim_t
get_fromhost_addr	repo/fesvr/htif.h	/^  addr_t get_fromhost_addr() { return fromhost_addr; }$/;"	f	class:htif_t
get_id	repo/riscv/processor.h	/^  uint32_t get_id() const { return id; }$/;"	f	class:processor_t
get_inclusive_end	repo/riscv/cfg.h	/^  reg_t get_inclusive_end() const {$/;"	f	class:mem_cfg_t
get_insn_list	repo/build/riscv.mk	/^get_insn_list = $(shell grep ^DECLARE_INSN $(1) | sed 's\/DECLARE_INSN(\\(.*\\),.*,.*)\/\\1\/')$/;"	m
get_instructions	repo/customext/cflush.cc	/^  std::vector<insn_desc_t> get_instructions() {$/;"	f	class:cflush_t
get_instructions	repo/riscv/rocc.cc	/^std::vector<insn_desc_t> rocc_t::get_instructions()$/;"	f	class:rocc_t
get_int_token	repo/riscv/processor.cc	/^static int get_int_token(std::string str, const char delimiter, size_t& pos)$/;"	f	file:
get_isa	repo/riscv/processor.h	/^  const isa_parser_t &get_isa() { return *isa; }$/;"	f	class:processor_t
get_isa_string	repo/riscv/isa_parser.h	/^  std::string get_isa_string() const { return isa_string; }$/;"	f	class:isa_parser_t
get_load	repo/riscv/triggers.h	/^  virtual bool get_load() const { return false; }$/;"	f	class:triggers::trigger_t
get_log_commits_enabled	repo/riscv/processor.h	/^  bool get_log_commits_enabled() const { return log_commits_enabled; }$/;"	f	class:processor_t
get_log_file	repo/riscv/processor.h	/^  FILE *get_log_file() { return log_file; }$/;"	f	class:processor_t
get_mask	repo/riscv/disasm.h	/^  uint32_t get_mask() const { return mask; }$/;"	f	class:disasm_insn_t
get_match	repo/riscv/disasm.h	/^  uint32_t get_match() const { return match; }$/;"	f	class:disasm_insn_t
get_max_isa	repo/riscv/isa_parser.h	/^  reg_t get_max_isa() const { return max_isa; }$/;"	f	class:isa_parser_t
get_max_xlen	repo/riscv/isa_parser.h	/^  unsigned get_max_xlen() const { return max_xlen; }$/;"	f	class:isa_parser_t
get_mem	repo/riscv/interactive.cc	/^reg_t sim_t::get_mem(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_mmu	repo/riscv/processor.h	/^  mmu_t* get_mmu() { return mmu; }$/;"	f	class:processor_t
get_mtime	repo/riscv/devices.h	/^  uint64_t get_mtime() { return mtime; }$/;"	f	class:clint_t
get_mtimecmp	repo/riscv/devices.h	/^  uint64_t get_mtimecmp(reg_t hartid) { return mtimecmp[hartid]; }$/;"	f	class:clint_t
get_name	repo/riscv/disasm.h	/^  const char* get_name() const$/;"	f	class:disasm_insn_t
get_opcode	repo/build/riscv.mk	/^get_opcode = $(shell grep ^DECLARE_INSN.*\\\\\\<$(2)\\\\\\> $(1) | sed 's\/DECLARE_INSN(.*,\\(.*\\),.*)\/\\1\/')$/;"	m
get_path_len	repo/fdt/fdt_overlay.c	/^static int get_path_len(const void *fdt, int nodeoffset)$/;"	f	file:
get_pc	repo/riscv/interactive.cc	/^reg_t sim_t::get_pc(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_privilege_string	repo/riscv/processor.cc	/^const char* processor_t::get_privilege_string()$/;"	f	class:processor_t
get_reg	repo/riscv/interactive.cc	/^reg_t sim_t::get_reg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_seed	repo/riscv/entropy_source.h	/^  reg_t get_seed() {$/;"	f	class:entropy_source
get_size	repo/riscv/cfg.h	/^  reg_t get_size() const {$/;"	f	class:mem_cfg_t
get_slen	repo/riscv/vector_unit.h	/^  reg_t get_slen() { return VLEN; }$/;"	f	class:vectorUnit_t
get_state	repo/riscv/processor.h	/^  state_t* get_state() { return &state; }$/;"	f	class:processor_t
get_store	repo/riscv/triggers.h	/^  virtual bool get_store() const { return false; }$/;"	f	class:triggers::trigger_t
get_string_token	repo/riscv/processor.cc	/^static std::string get_string_token(std::string str, const char delimiter, size_t& pos)$/;"	f	file:
get_symbol	repo/fesvr/htif.cc	/^const char* htif_t::get_symbol(uint64_t addr)$/;"	f	class:htif_t
get_symbol	repo/riscv/processor.cc	/^const char* processor_t::get_symbol(uint64_t addr)$/;"	f	class:processor_t
get_symbol	repo/riscv/sim.cc	/^const char* sim_t::get_symbol(uint64_t paddr)$/;"	f	class:sim_t
get_target_endianness	repo/fesvr/memif.h	/^  virtual endianness_t get_target_endianness() const {$/;"	f	class:chunked_memif_t
get_target_endianness	repo/fesvr/memif.h	/^  virtual endianness_t get_target_endianness() const {$/;"	f	class:memif_t
get_target_endianness	repo/riscv/sim.cc	/^endianness_t sim_t::get_target_endianness() const$/;"	f	class:sim_t
get_tinst	repo/riscv/trap.h	/^  virtual reg_t get_tinst() { return 0; }$/;"	f	class:trap_t
get_tohost_addr	repo/fesvr/htif.h	/^  addr_t get_tohost_addr() { return tohost_addr; }$/;"	f	class:htif_t
get_tval	repo/riscv/trap.h	/^  virtual reg_t get_tval() { return 0; }$/;"	f	class:trap_t
get_tval2	repo/riscv/trap.h	/^  virtual reg_t get_tval2() { return 0; }$/;"	f	class:trap_t
get_two_random_bytes	repo/riscv/entropy_source.h	/^  uint16_t get_two_random_bytes() {$/;"	f	class:entropy_source
get_vlen	repo/riscv/vector_unit.h	/^  reg_t get_vlen() { return VLEN; }$/;"	f	class:vectorUnit_t
get_vround_mode	repo/riscv/vector_unit.h	/^  VRM get_vround_mode() {$/;"	f	class:vectorUnit_t
get_xlen	repo/fesvr/dtm.cc	/^uint32_t dtm_t::get_xlen()$/;"	f	class:dtm_t
get_xlen	repo/riscv/processor.h	/^  unsigned get_xlen() const { return xlen; }$/;"	f	class:processor_t
gid	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> gid;$/;"	m	struct:riscv_statx	file:
gid	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> gid;$/;"	m	struct:riscv_stat	file:
going	repo/debug_rom/debug_rom.S	/^going:$/;"	l
gpr	difftest.cc	/^  word_t gpr[32];$/;"	m	struct:diff_context_t	file:
greater	repo/riscv/insns/fmax_d.h	/^bool greater = f64_lt_quiet(FRS2_D, FRS1_D) ||$/;"	v
greater	repo/riscv/insns/fmax_q.h	/^bool greater = f128_lt_quiet(f128(FRS2), f128(FRS1)) ||$/;"	v
greater	repo/riscv/insns/fmax_s.h	/^bool greater = f32_lt_quiet(FRS2_F, FRS1_F) ||$/;"	v
greater	repo/riscv/insns/fmaxm_d.h	/^bool greater = f64_lt_quiet(FRS2_D, FRS1_D) ||$/;"	v
greater	repo/riscv/insns/fmaxm_h.h	/^bool greater = f16_lt_quiet(FRS2_H, FRS1_H) ||$/;"	v
greater	repo/riscv/insns/fmaxm_q.h	/^bool greater = f128_lt_quiet(f128(FRS2), f128(FRS1)) ||$/;"	v
greater	repo/riscv/insns/fmaxm_s.h	/^bool greater = f32_lt_quiet(FRS2_F, FRS1_F) ||$/;"	v
guest_load	repo/riscv/mmu.h	/^  T guest_load(reg_t addr) {$/;"	f	class:mmu_t
guest_load_x	repo/riscv/mmu.h	/^  T guest_load_x(reg_t addr) {$/;"	f	class:mmu_t
guest_store	repo/riscv/mmu.h	/^  void guest_store(reg_t addr, T val) {$/;"	f	class:mmu_t
gva	repo/riscv/trap.h	/^  bool gva;$/;"	m	class:insn_trap_t
gva	repo/riscv/trap.h	/^  bool gva;$/;"	m	class:mem_trap_t
halt	repo/fesvr/dtm.cc	/^void dtm_t::halt(int hartsel)$/;"	f	class:dtm_t
halt	repo/riscv/csrs.h	/^  bool halt;$/;"	m	class:dcsr_csr_t
halt_on_reset	repo/riscv/processor.h	/^  bool halt_on_reset;$/;"	m	class:processor_t
halt_request	repo/riscv/processor.h	/^  } halt_request;$/;"	m	class:processor_t	typeref:enum:processor_t::__anon96
halted	repo/riscv/debug_module.h	/^  bool halted;$/;"	m	struct:__anon85
halted	repo/riscv/processor.h	/^  bool halted() { return state.debug_mode; }$/;"	f	class:processor_t
haltgroup	repo/riscv/debug_module.h	/^  uint8_t haltgroup;$/;"	m	struct:__anon85
haltreq	repo/riscv/debug_module.h	/^  bool haltreq;$/;"	m	struct:__anon80
handle_command	repo/fesvr/device.cc	/^void device_list_t::handle_command(command_t cmd)$/;"	f	class:device_list_t
handle_command	repo/fesvr/device.cc	/^void device_t::handle_command(command_t cmd)$/;"	f	class:device_t
handle_configure	repo/fesvr/rfb.cc	/^void rfb_t::handle_configure(command_t cmd)$/;"	f	class:rfb_t
handle_identify	repo/fesvr/device.cc	/^void device_t::handle_identify(command_t cmd)$/;"	f	class:device_t
handle_null_command	repo/fesvr/device.cc	/^void device_t::handle_null_command(command_t)$/;"	f	class:device_t
handle_read	repo/fesvr/device.cc	/^void bcd_t::handle_read(command_t cmd)$/;"	f	class:bcd_t
handle_read	repo/fesvr/device.cc	/^void disk_t::handle_read(command_t cmd)$/;"	f	class:disk_t
handle_set_address	repo/fesvr/rfb.cc	/^void rfb_t::handle_set_address(command_t cmd)$/;"	f	class:rfb_t
handle_signal	repo/fesvr/htif.cc	/^static void handle_signal(int sig)$/;"	f	file:
handle_signal	repo/riscv/sim.cc	/^static void handle_signal(int sig)$/;"	f	file:
handle_syscall	repo/fesvr/syscall.cc	/^void syscall_t::handle_syscall(command_t cmd)$/;"	f	class:syscall_t
handle_write	repo/fesvr/device.cc	/^void bcd_t::handle_write(command_t cmd)$/;"	f	class:bcd_t
handle_write	repo/fesvr/device.cc	/^void disk_t::handle_write(command_t cmd)$/;"	f	class:disk_t
hargs	repo/fesvr/htif.h	/^  std::vector<std::string> hargs;$/;"	m	class:htif_t
hart_array_mask	repo/riscv/debug_module.h	/^    std::vector<bool> hart_array_mask;$/;"	m	class:debug_module_t
hart_debug_state_t	repo/riscv/debug_module.h	/^} hart_debug_state_t;$/;"	t	typeref:struct:__anon85
hart_selected	repo/riscv/debug_module.cc	/^bool debug_module_t::hart_selected(unsigned hartid) const$/;"	f	class:debug_module_t
hart_state	repo/riscv/debug_module.h	/^    std::vector<hart_debug_state_t> hart_state;$/;"	m	class:debug_module_t
hartids	repo/riscv/cfg.h	/^  cfg_arg_t<std::vector<size_t>>     hartids;$/;"	m	class:cfg_t
hartreset	repo/riscv/debug_module.h	/^  bool hartreset;$/;"	m	struct:__anon80
harts	repo/riscv/sim.h	/^  std::map<size_t, processor_t*> harts;$/;"	m	class:sim_t
hartsel	repo/riscv/debug_module.h	/^  unsigned hartsel;$/;"	m	struct:__anon80
has_gva	repo/riscv/trap.h	/^  virtual bool has_gva() { return false; }$/;"	f	class:trap_t
has_one	repo/riscv/insns/vmsbf_m.h	/^bool has_one = false;$/;"	v
has_one	repo/riscv/insns/vmsif_m.h	/^bool has_one = false;$/;"	v
has_one	repo/riscv/insns/vmsof_m.h	/^bool has_one = false;$/;"	v
has_page	repo/riscv/csrs.h	/^  const bool has_page;$/;"	m	class:base_status_csr_t
has_tinst	repo/riscv/trap.h	/^  virtual bool has_tinst() { return false; }$/;"	f	class:trap_t
has_tval	repo/riscv/trap.h	/^  virtual bool has_tval() { return false; }$/;"	f	class:trap_t
has_tval2	repo/riscv/trap.h	/^  virtual bool has_tval2() { return false; }$/;"	f	class:trap_t
hasel	repo/riscv/debug_module.h	/^  bool hasel;$/;"	m	struct:__anon80
hash	repo/riscv/disasm.h	/^  static unsigned int hash(insn_bits_t insn, unsigned int mask)$/;"	f	class:disassembler_t
have_reservation	repo/riscv/insns/sc_d.h	/^bool have_reservation = MMU.store_conditional<uint64_t>(RS1, RS2);$/;"	v
have_reservation	repo/riscv/insns/sc_w.h	/^bool have_reservation = MMU.store_conditional<uint32_t>(RS1, RS2);$/;"	v
havereset	repo/riscv/debug_module.h	/^  bool havereset;$/;"	m	struct:__anon85
hawindowsel	repo/riscv/debug_module.h	/^    uint16_t hawindowsel;$/;"	m	class:debug_module_t
hcounteren	repo/riscv/processor.h	/^  csr_t_p hcounteren;$/;"	m	struct:state_t
hedeleg	repo/riscv/processor.h	/^  csr_t_p hedeleg;$/;"	m	struct:state_t
height	repo/fesvr/rfb.h	/^  uint16_t height;$/;"	m	class:rfb_t
help	repo/fesvr/option_parser.h	/^  void help(void (*helpm)(void)) { helpmsg = helpm; }$/;"	f	class:option_parser_t
help	repo/riscv/cachesim.cc	/^static void help()$/;"	f	file:
help	repo/spike_main/spike.cc	/^static void help(int exit_code = 1)$/;"	f	file:
helpmsg	repo/fesvr/option_parser.h	/^  void (*helpmsg)(void);$/;"	m	class:option_parser_t
henvcfg	repo/riscv/processor.h	/^  csr_t_p henvcfg;$/;"	m	struct:state_t
henvcfg_csr_t	repo/riscv/csrs.cc	/^henvcfg_csr_t::henvcfg_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask, const reg_t init, csr_t_p menvcfg):$/;"	f	class:henvcfg_csr_t
hgatp	repo/riscv/processor.h	/^  csr_t_p hgatp;$/;"	m	struct:state_t
hgatp_csr_t	repo/riscv/csrs.cc	/^hgatp_csr_t::hgatp_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:hgatp_csr_t
hgatp_csr_t	repo/riscv/csrs.h	/^class hgatp_csr_t: public basic_csr_t {$/;"	c
hi	repo/riscv/insns/pack.h	/^reg_t hi = zext_xlen(RS2 << (xlen\/2));$/;"	v
hi	repo/riscv/insns/packh.h	/^reg_t hi = zext_xlen(RS2 << (xlen-8)) >> (xlen-16);$/;"	v
hi	repo/riscv/insns/packu.h	/^reg_t hi = zext_xlen(RS2) >> (xlen\/2) << (xlen\/2);$/;"	v
hi	repo/riscv/insns/packuw.h	/^reg_t hi = zext32(RS2) >> 16 << 16;$/;"	v
hi	repo/riscv/insns/packw.h	/^reg_t hi = zext32(RS2 << 16);$/;"	v
hideleg	repo/riscv/processor.h	/^  csr_t_p hideleg;$/;"	m	struct:state_t
hideleg_csr_t	repo/riscv/csrs.cc	/^hideleg_csr_t::hideleg_csr_t(processor_t* const proc, const reg_t addr, csr_t_p mideleg):$/;"	f	class:hideleg_csr_t
hideleg_csr_t	repo/riscv/csrs.h	/^class hideleg_csr_t: public masked_csr_t {$/;"	c
histogram_enabled	repo/riscv/processor.h	/^  bool histogram_enabled;$/;"	m	class:processor_t
histogram_enabled	repo/riscv/sim.h	/^  bool histogram_enabled; \/\/ provide a histogram of PCs$/;"	m	class:sim_t
history_commands	repo/riscv/interactive.cc	/^static std::vector<std::string> history_commands;$/;"	v	file:
hit	repo/riscv/triggers.h	/^  bool hit = false;$/;"	m	class:triggers::icount_t
hit	repo/riscv/triggers.h	/^  bool hit = false;$/;"	m	class:triggers::mcontrol_common_t
hit	repo/riscv/triggers.h	/^  bool hit;$/;"	m	class:triggers::trap_common_t
hook	repo/riscv/memtracer.h	/^  void hook(memtracer_t* h)$/;"	f	class:memtracer_list_t
host	repo/fesvr/dtm.h	/^  context_t host;$/;"	m	class:dtm_t
host	repo/fesvr/htif_pthread.h	/^  context_t host;$/;"	m	class:htif_pthread_t
host	repo/fesvr/tsi.h	/^  context_t host;$/;"	m	class:tsi_t
host_args	repo/fesvr/htif.h	/^  const std::vector<std::string>& host_args() { return hargs; }$/;"	f	class:htif_t
host_offset	repo/riscv/mmu.h	/^  char* host_offset;$/;"	m	struct:tlb_entry_t
host_thread	repo/fesvr/tsi.cc	/^void tsi_t::host_thread(void *arg)$/;"	f	class:tsi_t
host_thread_main	repo/fesvr/dtm.cc	/^void host_thread_main(void* arg)$/;"	f
hstateen	repo/riscv/processor.h	/^  csr_t_p hstateen[4];$/;"	m	struct:state_t
hstateen_csr_t	repo/riscv/csrs.cc	/^hstateen_csr_t::hstateen_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask,$/;"	f	class:hstateen_csr_t
hstateen_csr_t	repo/riscv/csrs.h	/^class hstateen_csr_t: public masked_csr_t {$/;"	c
hstatus	repo/riscv/processor.h	/^  csr_t_p hstatus;$/;"	m	struct:state_t
ht_data	repo/fesvr/htif_pthread.h	/^  std::deque<char> ht_data;$/;"	m	class:htif_pthread_t
htif	repo/fesvr/syscall.h	/^  htif_t* htif;$/;"	m	class:syscall_t
htif_hexwriter_t	repo/fesvr/htif_hexwriter.cc	/^htif_hexwriter_t::htif_hexwriter_t(size_t b, size_t w, size_t d)$/;"	f	class:htif_hexwriter_t
htif_hexwriter_t	repo/fesvr/htif_hexwriter.h	/^class htif_hexwriter_t : public chunked_memif_t$/;"	c
htif_pthread_t	repo/fesvr/htif_pthread.cc	/^htif_pthread_t::htif_pthread_t(int argc, char** argv)$/;"	f	class:htif_pthread_t
htif_pthread_t	repo/fesvr/htif_pthread.h	/^class htif_pthread_t : public htif_t$/;"	c
htif_t	repo/fesvr/htif.cc	/^htif_t::htif_t()$/;"	f	class:htif_t
htif_t	repo/fesvr/htif.cc	/^htif_t::htif_t(const std::vector<std::string>& args) : htif_t()$/;"	f	class:htif_t
htif_t	repo/fesvr/htif.cc	/^htif_t::htif_t(int argc, char** argv) : htif_t()$/;"	f	class:htif_t
htif_t	repo/fesvr/htif.h	/^class htif_t : public chunked_memif_t$/;"	c
htimedelta	repo/riscv/processor.h	/^  csr_t_p htimedelta;$/;"	m	struct:state_t
htinst	repo/riscv/processor.h	/^  csr_t_p htinst;$/;"	m	struct:state_t
htval	repo/riscv/processor.h	/^  csr_t_p htval;$/;"	m	struct:state_t
hypervisor_csr_t	repo/riscv/csrs.cc	/^hypervisor_csr_t::hypervisor_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:hypervisor_csr_t
hypervisor_csr_t	repo/riscv/csrs.h	/^class hypervisor_csr_t: public basic_csr_t {$/;"	c
hypervisor_exceptions	repo/riscv/csrs.h	/^  const reg_t hypervisor_exceptions;$/;"	m	class:medeleg_csr_t
i	repo/riscv/insns/bcompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
i	repo/riscv/insns/bcompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
i	repo/riscv/insns/bdecompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
i	repo/riscv/insns/bdecompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
i	repo/riscv/rocc.h	/^  insn_t i;$/;"	m	union:rocc_insn_union_t
i16_fromNaN	repo/softfloat/specialize.h	70;"	d
i16_fromNegOverflow	repo/softfloat/specialize.h	69;"	d
i16_fromPosOverflow	repo/softfloat/specialize.h	68;"	d
i32_fromNaN	repo/softfloat/specialize.h	77;"	d
i32_fromNegOverflow	repo/softfloat/specialize.h	76;"	d
i32_fromPosOverflow	repo/softfloat/specialize.h	75;"	d
i32_to_f128	repo/softfloat/i32_to_f128.c	/^float128_t i32_to_f128( int32_t a )$/;"	f
i32_to_f16	repo/softfloat/i32_to_f16.c	/^float16_t i32_to_f16( int32_t a )$/;"	f
i32_to_f32	repo/softfloat/i32_to_f32.c	/^float32_t i32_to_f32( int32_t a )$/;"	f
i32_to_f64	repo/softfloat/i32_to_f64.c	/^float64_t i32_to_f64( int32_t a )$/;"	f
i64_fromNaN	repo/softfloat/specialize.h	88;"	d
i64_fromNegOverflow	repo/softfloat/specialize.h	87;"	d
i64_fromPosOverflow	repo/softfloat/specialize.h	86;"	d
i64_to_f128	repo/softfloat/i64_to_f128.c	/^float128_t i64_to_f128( int64_t a )$/;"	f
i64_to_f16	repo/softfloat/i64_to_f16.c	/^float16_t i64_to_f16( int64_t a )$/;"	f
i64_to_f32	repo/softfloat/i64_to_f32.c	/^float32_t i64_to_f32( int64_t a )$/;"	f
i64_to_f64	repo/softfloat/i64_to_f64.c	/^float64_t i64_to_f64( int64_t a )$/;"	f
i8_fromNaN	repo/softfloat/specialize.h	63;"	d
i8_fromNegOverflow	repo/softfloat/specialize.h	62;"	d
i8_fromPosOverflow	repo/softfloat/specialize.h	61;"	d
i_imm	repo/riscv/decode.h	/^  int64_t i_imm() { return xs(20, 12); }$/;"	f	class:insn_t
icache	repo/riscv/mmu.h	/^  icache_entry_t icache[ICACHE_ENTRIES];$/;"	m	class:mmu_t
icache_entry_t	repo/riscv/mmu.h	/^struct icache_entry_t {$/;"	s
icache_index	repo/riscv/mmu.h	/^  inline size_t icache_index(reg_t addr)$/;"	f	class:mmu_t
icache_sim_t	repo/riscv/cachesim.h	/^  icache_sim_t(const char* config, const char* name = "I$")$/;"	f	class:icache_sim_t
icache_sim_t	repo/riscv/cachesim.h	/^class icache_sim_t : public cache_memtracer_t$/;"	c
icount_check_needed	repo/riscv/triggers.h	/^  virtual bool icount_check_needed() const { return false; }$/;"	f	class:triggers::trigger_t
icount_t	repo/riscv/triggers.h	/^class icount_t : public trigger_t {$/;"	c	namespace:triggers
id	repo/fesvr/device.h	/^  std::string id;$/;"	m	class:disk_t
id	repo/riscv/processor.h	/^  uint32_t id;$/;"	m	class:processor_t
idcode	repo/riscv/jtag_dtm.h	/^  static const unsigned idcode = 0xdeadbeef;$/;"	m	class:jtag_dtm_t
identity	repo/fesvr/device.h	/^  const char* identity() { return ""; }$/;"	f	class:null_device_t
identity	repo/fesvr/device.h	/^  const char* identity() { return "bcd"; }$/;"	f	class:bcd_t
identity	repo/fesvr/device.h	/^  const char* identity() { return id.c_str(); }$/;"	f	class:disk_t
identity	repo/fesvr/rfb.h	/^  const char* identity() { return "rfb"; }$/;"	f	class:rfb_t
identity	repo/fesvr/syscall.h	/^  const char* identity() { return "syscall_proxy"; }$/;"	f	class:syscall_t
idle	repo/fesvr/dtm.cc	/^void dtm_t::idle()$/;"	f	class:dtm_t
idle	repo/fesvr/htif.h	/^  virtual void idle() {}$/;"	f	class:htif_t
idle	repo/riscv/sim.cc	/^void sim_t::idle()$/;"	f	class:sim_t
idx_shift	repo/riscv/cachesim.h	/^  size_t idx_shift;$/;"	m	class:cache_sim_t
idxbits	repo/riscv/mmu.h	/^  int idxbits;$/;"	m	struct:vm_info
ie_write_mask	repo/riscv/csrs.h	/^  const reg_t ie_write_mask;$/;"	m	class:generic_int_accessor_t
ier	repo/riscv/devices.h	/^  uint8_t ier;$/;"	m	class:ns16550_t
iir	repo/riscv/devices.h	/^  uint8_t iir;$/;"	m	class:ns16550_t
illegal	repo/riscv/processor.h	/^  static insn_desc_t illegal()$/;"	f	struct:insn_desc_t
illegal_instruction	repo/riscv/extension.cc	/^void extension_t::illegal_instruction()$/;"	f	class:extension_t
illegal_instruction	repo/riscv/processor.cc	/^reg_t illegal_instruction(processor_t UNUSED *p, insn_t insn, reg_t UNUSED pc)$/;"	f
imm	repo/disasm/disasm.cc	/^} imm;$/;"	v	typeref:struct:__anon21
imm_sign	repo/riscv/decode.h	/^  uint64_t imm_sign() { return xs(31, 1); }$/;"	f	class:insn_t
impebreak	repo/riscv/debug_module.h	/^  bool impebreak;$/;"	m	struct:__anon81
impl_extension_t	repo/riscv/isa_parser.h	/^} impl_extension_t;$/;"	t	typeref:enum:__anon77
impl_table	repo/riscv/processor.h	/^  std::vector<bool> impl_table;$/;"	m	class:processor_t
in_bits	repo/fesvr/tsi.h	/^  uint32_t in_bits() { return in_data.front(); }$/;"	f	class:tsi_t
in_data	repo/fesvr/tsi.h	/^  std::deque<uint32_t> in_data;$/;"	m	class:tsi_t
in_mprv	repo/riscv/mmu.h	/^  inline bool in_mprv()$/;"	f	class:mmu_t
in_valid	repo/fesvr/tsi.h	/^  bool in_valid() { return !in_data.empty(); }$/;"	f	class:tsi_t
in_wfi	repo/riscv/processor.h	/^  bool in_wfi;$/;"	m	class:processor_t
inc_dependencies	Makefile	/^inc_dependencies = fesvr riscv disasm customext fdt softfloat spike_main spike_dasm build$/;"	m
incompat_xlen	repo/fesvr/memif.h	/^  incompat_xlen(unsigned _expected_xlen, unsigned _actual_xlen) : expected_xlen(_expected_xlen), actual_xlen(_actual_xlen) {}$/;"	f	class:incompat_xlen
incompat_xlen	repo/fesvr/memif.h	/^class incompat_xlen : public std::exception {$/;"	c
increment	repo/riscv/clint.cc	/^void clint_t::increment(reg_t inc)$/;"	f	class:clint_t
index	repo/riscv/csrs.h	/^  uint8_t index;$/;"	m	class:hstateen_csr_t
index	repo/riscv/insns/cm_jalt.h	/^reg_t index = insn.rvc_index();$/;"	v
indexMultiword	repo/softfloat/primitiveTypes.h	66;"	d
indexMultiword	repo/softfloat/primitiveTypes.h	77;"	d
indexMultiwordHi	repo/softfloat/primitiveTypes.h	67;"	d
indexMultiwordHi	repo/softfloat/primitiveTypes.h	78;"	d
indexMultiwordHiBut	repo/softfloat/primitiveTypes.h	69;"	d
indexMultiwordHiBut	repo/softfloat/primitiveTypes.h	80;"	d
indexMultiwordLo	repo/softfloat/primitiveTypes.h	68;"	d
indexMultiwordLo	repo/softfloat/primitiveTypes.h	79;"	d
indexMultiwordLoBut	repo/softfloat/primitiveTypes.h	70;"	d
indexMultiwordLoBut	repo/softfloat/primitiveTypes.h	81;"	d
indexWord	repo/softfloat/primitiveTypes.h	63;"	d
indexWord	repo/softfloat/primitiveTypes.h	74;"	d
indexWordHi	repo/softfloat/primitiveTypes.h	64;"	d
indexWordHi	repo/softfloat/primitiveTypes.h	75;"	d
indexWordLo	repo/softfloat/primitiveTypes.h	65;"	d
indexWordLo	repo/softfloat/primitiveTypes.h	76;"	d
inexact	repo/riscv/insns/fcvtmod_w_d.h	/^bool inexact = false;$/;"	v
init	repo/fesvr/context.cc	/^void context_t::init(void (*f)(void*), void* a)$/;"	f	class:context_t
init	repo/riscv/cachesim.cc	/^void cache_sim_t::init()$/;"	f	class:cache_sim_t
init_detectTininess	repo/softfloat/specialize.h	52;"	d
initrd_bounds	repo/riscv/cfg.h	/^  cfg_arg_t<std::pair<reg_t, reg_t>> initrd_bounds;$/;"	m	class:cfg_t
initrd_range	repo/riscv/sim.h	/^  std::pair<reg_t, reg_t> initrd_range;$/;"	m	class:sim_t
ino	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> ino;$/;"	m	struct:riscv_statx	file:
ino	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> ino;$/;"	m	struct:riscv_stat	file:
insn	repo/riscv/mmu.h	/^  insn_t insn;$/;"	m	struct:insn_fetch_t
insn_bits_t	repo/riscv/decode.h	/^typedef uint64_t insn_bits_t;$/;"	t
insn_desc_t	repo/riscv/processor.h	/^struct insn_desc_t$/;"	s
insn_fetch_t	repo/riscv/mmu.h	/^struct insn_fetch_t$/;"	s
insn_func_t	repo/riscv/processor.h	/^typedef reg_t (*insn_func_t)(processor_t*, insn_t, reg_t);$/;"	t
insn_length	repo/riscv/decode.h	68;"	d
insn_t	repo/riscv/decode.h	/^  insn_t(insn_bits_t bits) : b(bits) {}$/;"	f	class:insn_t
insn_t	repo/riscv/decode.h	/^class insn_t$/;"	c
insn_trap_t	repo/riscv/trap.h	/^  insn_trap_t(reg_t which, bool gva, reg_t tval)$/;"	f	class:insn_trap_t
insn_trap_t	repo/riscv/trap.h	/^class insn_trap_t : public trap_t$/;"	c
install_exes_dir	repo/build/Makefile	/^install_exes_dir := $(INSTALLDIR)\/bin$/;"	m
install_hdrs_dir	repo/build/Makefile	/^install_hdrs_dir := $(INSTALLDIR)\/include$/;"	m
install_libs_dir	repo/build/Makefile	/^install_libs_dir := $(INSTALLDIR)\/lib$/;"	m
instructions	repo/riscv/processor.h	/^  std::vector<insn_desc_t> instructions;$/;"	m	class:processor_t
int128_t	repo/riscv/decode.h	/^typedef __int128 int128_t;$/;"	t
int16	repo/riscv/insns/vle16ff_v.h	/^VI_LDST_FF(int16);$/;"	v
int32	repo/riscv/insns/vle32ff_v.h	/^VI_LDST_FF(int32);$/;"	v
int64	repo/riscv/insns/vle64ff_v.h	/^VI_LDST_FF(int64);$/;"	v
int8	repo/riscv/insns/vle8ff_v.h	/^VI_LDST_FF(int8);$/;"	v
int_max	repo/riscv/insns/vnclip_wi.h	/^int64_t int_max = INT64_MAX >> (64 - P.VU.vsew);$/;"	v
int_max	repo/riscv/insns/vnclip_wv.h	/^int64_t int_max = INT64_MAX >> (64 - P.VU.vsew);$/;"	v
int_max	repo/riscv/insns/vnclip_wx.h	/^int64_t int_max = INT64_MAX >> (64 - P.VU.vsew);$/;"	v
int_max	repo/riscv/insns/vsmul_vv.h	/^int64_t int_max = INT64_MAX >> (64 - P.VU.vsew);$/;"	v
int_max	repo/riscv/insns/vsmul_vx.h	/^int64_t int_max = INT64_MAX >> (64 - P.VU.vsew);$/;"	v
int_min	repo/riscv/insns/vnclip_wi.h	/^int64_t int_min = INT64_MIN >> (64 - P.VU.vsew);$/;"	v
int_min	repo/riscv/insns/vnclip_wv.h	/^int64_t int_min = INT64_MIN >> (64 - P.VU.vsew);$/;"	v
int_min	repo/riscv/insns/vnclip_wx.h	/^int64_t int_min = INT64_MIN >> (64 - P.VU.vsew);$/;"	v
int_min	repo/riscv/insns/vsmul_vv.h	/^int64_t int_min = INT64_MIN >> (64 - P.VU.vsew);$/;"	v
int_min	repo/riscv/insns/vsmul_vx.h	/^int64_t int_min = INT64_MIN >> (64 - P.VU.vsew);$/;"	v
intctrl	repo/riscv/devices.h	/^  abstract_interrupt_controller_t *intctrl;$/;"	m	class:ns16550_t
interactive	repo/riscv/interactive.cc	/^void sim_t::interactive()$/;"	f	class:sim_t
interactive_dumpmems	repo/riscv/interactive.cc	/^void sim_t::interactive_dumpmems(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_freg	repo/riscv/interactive.cc	/^void sim_t::interactive_freg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregd	repo/riscv/interactive.cc	/^void sim_t::interactive_fregd(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregh	repo/riscv/interactive.cc	/^void sim_t::interactive_fregh(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregs	repo/riscv/interactive.cc	/^void sim_t::interactive_fregs(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_help	repo/riscv/interactive.cc	/^void sim_t::interactive_help(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mem	repo/riscv/interactive.cc	/^void sim_t::interactive_mem(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mtime	repo/riscv/interactive.cc	/^void sim_t::interactive_mtime(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mtimecmp	repo/riscv/interactive.cc	/^void sim_t::interactive_mtimecmp(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_pc	repo/riscv/interactive.cc	/^void sim_t::interactive_pc(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_priv	repo/riscv/interactive.cc	/^void sim_t::interactive_priv(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_quit	repo/riscv/interactive.cc	/^void sim_t::interactive_quit(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_reg	repo/riscv/interactive.cc	/^void sim_t::interactive_reg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run	repo/riscv/interactive.cc	/^void sim_t::interactive_run(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_run_noisy	repo/riscv/interactive.cc	/^void sim_t::interactive_run_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run_silent	repo/riscv/interactive.cc	/^void sim_t::interactive_run_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_str	repo/riscv/interactive.cc	/^void sim_t::interactive_str(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until	repo/riscv/interactive.cc	/^void sim_t::interactive_until(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_until_noisy	repo/riscv/interactive.cc	/^void sim_t::interactive_until_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until_silent	repo/riscv/interactive.cc	/^void sim_t::interactive_until_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_vreg	repo/riscv/interactive.cc	/^void sim_t::interactive_vreg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interested_in_range	repo/riscv/cachesim.h	/^  bool interested_in_range(uint64_t UNUSED begin, uint64_t UNUSED end, access_type type)$/;"	f	class:dcache_sim_t
interested_in_range	repo/riscv/cachesim.h	/^  bool interested_in_range(uint64_t UNUSED begin, uint64_t UNUSED end, access_type type)$/;"	f	class:icache_sim_t
interested_in_range	repo/riscv/memtracer.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:memtracer_list_t
internals_h	repo/softfloat/internals.h	38;"	d
interrupt	repo/tests/testlib.py	/^    def interrupt(self):$/;"	m	class:Gdb
interrupt_id	repo/riscv/devices.h	/^  uint32_t interrupt_id;$/;"	m	class:ns16550_t
intr_mask	repo/riscv/csrs.h	/^  reg_t intr_mask;$/;"	m	class:stimecmp_csr_t
invalid	repo/riscv/insns/fcvtmod_w_d.h	/^bool invalid = false;$/;"	v
invalid_pc	repo/riscv/decode_macros.h	216;"	d
io_service_ptr	repo/riscv/socketif.h	/^  boost::asio::io_service *io_service_ptr;$/;"	m	class:socketif_t
iorw	repo/disasm/disasm.cc	/^} iorw;$/;"	v	typeref:struct:__anon58
iorw	repo/riscv/decode.h	/^  uint64_t iorw() { return x(20, 8); }$/;"	f	class:insn_t
ip_write_mask	repo/riscv/csrs.h	/^  const reg_t ip_write_mask;$/;"	m	class:generic_int_accessor_t
ir	repo/riscv/jtag_dtm.h	/^    uint32_t ir;$/;"	m	class:jtag_dtm_t
ir_length	repo/riscv/jtag_dtm.h	/^    const unsigned ir_length = 5;$/;"	m	class:jtag_dtm_t
isBoxedF16	repo/riscv/decode_macros.h	219;"	d
isBoxedF32	repo/riscv/decode_macros.h	221;"	d
isBoxedF64	repo/riscv/decode_macros.h	223;"	d
isNaNExtF80UI	repo/softfloat/internals.h	154;"	d
isNaNF128	repo/riscv/decode_macros.h	246;"	d
isNaNF128UI	repo/softfloat/internals.h	185;"	d
isNaNF16UI	repo/softfloat/internals.h	92;"	d
isNaNF32UI	repo/softfloat/internals.h	113;"	d
isNaNF64UI	repo/softfloat/internals.h	134;"	d
is_address_preloaded	repo/fesvr/htif.h	/^  virtual bool is_address_preloaded(addr_t, size_t) { return false; }$/;"	f	class:htif_t
is_aligned	repo/riscv/v_ext_macros.h	/^static inline bool is_aligned(const unsigned val, const unsigned pos)$/;"	f
is_diff_ref	repo/riscv/sim.h	/^  bool is_diff_ref;$/;"	m	class:sim_t
is_fpu_reg	repo/riscv/debug_module.cc	/^static bool is_fpu_reg(unsigned regno)$/;"	f	file:
is_misaligned_enabled	repo/riscv/mmu.h	/^  int is_misaligned_enabled()$/;"	f	class:mmu_t
is_overlapped	repo/riscv/v_ext_macros.h	/^static inline bool is_overlapped(const int astart, int asize,$/;"	f
is_overlapped_widen	repo/riscv/v_ext_macros.h	/^static inline bool is_overlapped_widen(const int astart, int asize,$/;"	f
is_propagate	repo/riscv/insns/vfredmax_vs.h	/^bool is_propagate = false;$/;"	v
is_propagate	repo/riscv/insns/vfredmin_vs.h	/^bool is_propagate = false;$/;"	v
is_propagate	repo/riscv/insns/vfredosum_vs.h	/^bool is_propagate = false;$/;"	v
is_propagate	repo/riscv/insns/vfredusum_vs.h	/^bool is_propagate = true;$/;"	v
is_propagate	repo/riscv/insns/vfwredosum_vs.h	/^bool is_propagate = false;$/;"	v
is_propagate	repo/riscv/insns/vfwredusum_vs.h	/^bool is_propagate = true;$/;"	v
is_target_big_endian	repo/riscv/mmu.h	/^  bool is_target_big_endian()$/;"	f	class:mmu_t
is_waiting_for_interrupt	repo/riscv/processor.h	/^  bool is_waiting_for_interrupt() { return in_wfi; };$/;"	f	class:processor_t
isa	repo/riscv/cfg.h	/^  cfg_arg_t<const char *>            isa;$/;"	m	class:cfg_t
isa	repo/riscv/processor.h	/^  const isa_parser_t * const isa;$/;"	m	class:processor_t
isa	repo/riscv/sim.h	/^  isa_parser_t isa;$/;"	m	class:sim_t
isa_extension_t	repo/riscv/isa_parser.h	/^} isa_extension_t;$/;"	t	typeref:enum:__anon76
isa_parser_t	repo/riscv/isa_parser.cc	/^isa_parser_t::isa_parser_t(const char* str, const char *priv)$/;"	f	class:isa_parser_t
isa_parser_t	repo/riscv/isa_parser.h	/^class isa_parser_t {$/;"	c
isa_string	repo/riscv/isa_parser.h	/^  std::string isa_string;$/;"	m	class:isa_parser_t
itrigger_t	repo/riscv/triggers.h	/^class itrigger_t : public trap_common_t {$/;"	c	namespace:triggers
jal	repo/riscv/opcodes.h	/^static uint32_t jal(unsigned int rd, uint32_t imm) {$/;"	f
jtag_dtm_t	repo/riscv/jtag_dtm.cc	/^jtag_dtm_t::jtag_dtm_t(debug_module_t *dm, unsigned required_rti_cycles) :$/;"	f	class:jtag_dtm_t
jtag_dtm_t	repo/riscv/jtag_dtm.h	/^class jtag_dtm_t$/;"	c
jtag_state_t	repo/riscv/jtag_dtm.h	/^} jtag_state_t;$/;"	t	typeref:enum:__anon75
jump_target	repo/disasm/disasm.cc	/^} jump_target;$/;"	v	typeref:struct:__anon26
jvt	repo/riscv/insns/cm_jalt.h	/^reg_t jvt = STATE.jvt->read();$/;"	v
jvt	repo/riscv/processor.h	/^  csr_t_p jvt;$/;"	m	struct:state_t
jvt_csr_t	repo/riscv/csrs.cc	/^jvt_csr_t::jvt_csr_t(processor_t* const proc, const reg_t addr, const reg_t init):$/;"	f	class:jvt_csr_t
jvt_csr_t	repo/riscv/csrs.h	/^class jvt_csr_t: public basic_csr_t {$/;"	c
keybuffer_t	repo/riscv/interactive.cc	/^typedef uint32_t keybuffer_t;$/;"	t	file:
last_bits	repo/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
last_comp_version	repo/fdt/fdt.h	/^	fdt32_t last_comp_version;	 \/* last compatible version *\/$/;"	m	struct:fdt_header
last_comp_version	repo/fdt/libfdt.h	/^fdt_set_hdr_(last_comp_version);$/;"	v
last_inst_flen	repo/riscv/processor.h	/^  int last_inst_flen;$/;"	m	struct:state_t
last_inst_priv	repo/riscv/processor.h	/^  reg_t last_inst_priv;$/;"	m	struct:state_t
last_inst_xlen	repo/riscv/processor.h	/^  int last_inst_xlen;$/;"	m	struct:state_t
last_pc	repo/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
lb	repo/riscv/opcodes.h	/^static uint32_t lb(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lcr	repo/riscv/devices.h	/^  uint8_t lcr;$/;"	m	class:ns16550_t
ld	repo/riscv/opcodes.h	/^static uint32_t ld(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
legalize_privilege	repo/riscv/processor.cc	/^reg_t processor_t::legalize_privilege(reg_t prv)$/;"	f	class:processor_t
len	repo/fdt/fdt.h	/^	fdt32_t len;$/;"	m	struct:fdt_property
len	repo/riscv/insns/bfp.h	/^int len = (cfg >> 8) & (xlen\/2-1);$/;"	v
len	repo/riscv/insns/bfpw.h	/^int len = (cfg >> 8) & 15;$/;"	v
len	repo/riscv/insns/vmvnfr_v.h	/^const reg_t len = insn.rs1() + 1;$/;"	v
length	repo/riscv/decode.h	/^  int length() { return insn_length(b); }$/;"	f	class:insn_t
less	repo/riscv/insns/fmin_d.h	/^bool less = f64_lt_quiet(FRS1_D, FRS2_D) ||$/;"	v
less	repo/riscv/insns/fmin_q.h	/^bool less = f128_lt_quiet(f128(FRS1), f128(FRS2)) ||$/;"	v
less	repo/riscv/insns/fmin_s.h	/^bool less = f32_lt_quiet(FRS1_F, FRS2_F) ||$/;"	v
less	repo/riscv/insns/fminm_d.h	/^bool less = f64_lt_quiet(FRS1_D, FRS2_D) ||$/;"	v
less	repo/riscv/insns/fminm_h.h	/^bool less = f16_lt_quiet(FRS1_H, FRS2_H) ||$/;"	v
less	repo/riscv/insns/fminm_q.h	/^bool less = f128_lt_quiet(f128(FRS1), f128(FRS2)) ||$/;"	v
less	repo/riscv/insns/fminm_s.h	/^bool less = f32_lt_quiet(FRS1_F, FRS2_F) ||$/;"	v
level	repo/riscv/devices.h	/^  uint32_t level[PLIC_MAX_DEVICES\/32];$/;"	m	class:plic_t
levels	repo/riscv/mmu.h	/^  int levels;$/;"	m	struct:vm_info
lfsr	repo/riscv/cachesim.h	/^  lfsr_t lfsr;$/;"	m	class:cache_sim_t
lfsr_t	repo/riscv/cachesim.h	/^  lfsr_t() : reg(1) {}$/;"	f	class:lfsr_t
lfsr_t	repo/riscv/cachesim.h	/^  lfsr_t(const lfsr_t& lfsr) : reg(lfsr.reg) {}$/;"	f	class:lfsr_t
lfsr_t	repo/riscv/cachesim.h	/^class lfsr_t$/;"	c
lg_pmp_granularity	repo/riscv/processor.h	/^  reg_t lg_pmp_granularity;$/;"	m	class:processor_t
lh	repo/riscv/opcodes.h	/^static uint32_t lh(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lhs	repo/riscv/insns/div.h	/^  WRITE_RD(lhs);$/;"	v
lhs	repo/riscv/insns/div.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	repo/riscv/insns/divu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	repo/riscv/insns/divuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	repo/riscv/insns/divw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lhs	repo/riscv/insns/rem.h	/^  WRITE_RD(lhs);$/;"	v
lhs	repo/riscv/insns/rem.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	repo/riscv/insns/remu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	repo/riscv/insns/remuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	repo/riscv/insns/remw.h	/^  WRITE_RD(lhs);$/;"	v
lhs	repo/riscv/insns/remw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lib_dependencies	Makefile	/^lib_dependencies = libspike_main.a libriscv.a libdisasm.a libsoftfloat.a libfesvr.a libfdt.a$/;"	m
libfesvr_is_present	repo/fesvr/dummy.cc	/^extern "C" void libfesvr_is_present() {}$/;"	f
likely	repo/riscv/common.h	14;"	d
likely	repo/riscv/common.h	7;"	d
line_size	repo/fesvr/htif.h	/^  unsigned int line_size;$/;"	m	class:htif_t
linear	repo/riscv/insns/sm4ed.h	/^uint32_t linear = sb_out ^  (sb_out         <<  8) ^ $/;"	v
linesz	repo/riscv/cachesim.h	/^  size_t linesz;$/;"	m	class:cache_sim_t
list	repo/riscv/memtracer.h	/^  std::vector<memtracer_t*> list;$/;"	m	class:memtracer_list_t
lo	repo/riscv/insns/pack.h	/^reg_t lo = zext_xlen(RS1 << (xlen\/2)) >> (xlen\/2);$/;"	v
lo	repo/riscv/insns/packh.h	/^reg_t lo = zext_xlen(RS1 << (xlen-8)) >> (xlen-8);$/;"	v
lo	repo/riscv/insns/packu.h	/^reg_t lo = zext_xlen(RS1) >> (xlen\/2);$/;"	v
lo	repo/riscv/insns/packuw.h	/^reg_t lo = zext32(RS1) >> 16;$/;"	v
lo	repo/riscv/insns/packw.h	/^reg_t lo = zext32(RS1 << 16) >> 16;$/;"	v
load	repo/riscv/clint.cc	/^bool clint_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:clint_t
load	repo/riscv/debug_module.cc	/^bool debug_module_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:debug_module_t
load	repo/riscv/devices.cc	/^bool bus_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:bus_t
load	repo/riscv/devices.cc	/^bool mmio_plugin_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:mmio_plugin_device_t
load	repo/riscv/devices.h	/^  bool load(reg_t addr, size_t len, uint8_t* bytes) { return load_store(addr, len, bytes, false); }$/;"	f	class:mem_t
load	repo/riscv/mmio_plugin.h	/^  bool (*load)(void*, reg_t, size_t, uint8_t*);$/;"	m	struct:__anon78
load	repo/riscv/mmio_plugin.h	/^  static bool load(void* self, reg_t addr, size_t len, uint8_t* bytes)$/;"	f	struct:mmio_plugin_registration_t
load	repo/riscv/mmu.h	/^  T ALWAYS_INLINE load(reg_t addr, uint32_t xlate_flags = 0) {$/;"	f	class:mmu_t
load	repo/riscv/ns16550.cc	/^bool ns16550_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:ns16550_t
load	repo/riscv/plic.cc	/^bool plic_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:plic_t
load	repo/riscv/processor.cc	/^bool processor_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:processor_t
load	repo/riscv/rom.cc	/^bool rom_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:rom_device_t
load	repo/riscv/triggers.h	/^  bool load = false;$/;"	m	class:triggers::mcontrol_common_t
load_address	repo/disasm/disasm.cc	/^} load_address;$/;"	v	typeref:struct:__anon1
load_elf	repo/fesvr/elfloader.cc	/^std::map<std::string, uint64_t> load_elf(const char* fn, memif_t* memif, reg_t* entry, unsigned required_xlen = 0)$/;"	f
load_float128	repo/riscv/mmu.h	/^  float128_t load_float128(reg_t addr)$/;"	f	class:mmu_t
load_insn	repo/riscv/mmu.h	/^  inline insn_fetch_t load_insn(reg_t addr)$/;"	f	class:mmu_t
load_payload	repo/fesvr/htif.cc	/^std::map<std::string, uint64_t> htif_t::load_payload(const std::string& payload, reg_t* entry)$/;"	f	class:htif_t
load_program	repo/fesvr/htif.cc	/^void htif_t::load_program()$/;"	f	class:htif_t
load_reservation_address	repo/riscv/mmu.h	/^  reg_t load_reservation_address;$/;"	m	class:mmu_t
load_reserved	repo/riscv/mmu.h	/^  T load_reserved(reg_t addr) {$/;"	f	class:mmu_t
load_slow_path	repo/riscv/mmu.cc	/^void mmu_t::load_slow_path(reg_t addr, reg_t len, uint8_t* bytes, uint32_t xlate_flags)$/;"	f	class:mmu_t
load_slow_path_intrapage	repo/riscv/mmu.cc	/^void mmu_t::load_slow_path_intrapage(reg_t addr, reg_t len, uint8_t* bytes, uint32_t xlate_flags)$/;"	f	class:mmu_t
load_store	repo/riscv/devices.cc	/^bool mem_t::load_store(reg_t addr, size_t len, uint8_t* bytes, bool store)$/;"	f	class:mem_t
lock	repo/fesvr/rfb.h	/^  pthread_mutex_t lock;$/;"	m	class:rfb_t
log	repo/riscv/cachesim.h	/^  bool log;$/;"	m	class:cache_sim_t
log	repo/riscv/sim.h	/^  bool log;$/;"	m	class:sim_t
log2	repo/riscv/arith.h	/^static inline int log2(uint64_t val)$/;"	f
log_commits_enabled	repo/riscv/processor.h	/^  bool log_commits_enabled;$/;"	m	class:processor_t
log_file	repo/riscv/processor.h	/^  FILE *log_file;$/;"	m	class:processor_t
log_file	repo/riscv/sim.h	/^  log_file_t log_file;$/;"	m	class:sim_t
log_file_t	repo/riscv/log_file.h	/^  log_file_t(const char *path)$/;"	f	class:log_file_t
log_file_t	repo/riscv/log_file.h	/^class log_file_t$/;"	c
log_mem_read	repo/riscv/processor.h	/^  commit_log_mem_t log_mem_read;$/;"	m	struct:state_t
log_mem_write	repo/riscv/processor.h	/^  commit_log_mem_t log_mem_write;$/;"	m	struct:state_t
log_reg_write	repo/riscv/processor.h	/^  commit_log_reg_t log_reg_write;$/;"	m	struct:state_t
logged_rv32e	repo/riscv/processor.h	/^  insn_func_t logged_rv32e;$/;"	m	struct:insn_desc_t
logged_rv32e_NAME	repo/riscv/insn_template.cc	/^reg_t logged_rv32e_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_add	repo/build/add.cc	/^reg_t logged_rv32e_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_addi	repo/build/addi.cc	/^reg_t logged_rv32e_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_addiw	repo/build/addiw.cc	/^reg_t logged_rv32e_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_addw	repo/build/addw.cc	/^reg_t logged_rv32e_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoadd_d	repo/build/amoadd_d.cc	/^reg_t logged_rv32e_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoadd_w	repo/build/amoadd_w.cc	/^reg_t logged_rv32e_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoand_d	repo/build/amoand_d.cc	/^reg_t logged_rv32e_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoand_w	repo/build/amoand_w.cc	/^reg_t logged_rv32e_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomax_d	repo/build/amomax_d.cc	/^reg_t logged_rv32e_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomax_w	repo/build/amomax_w.cc	/^reg_t logged_rv32e_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t logged_rv32e_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t logged_rv32e_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomin_d	repo/build/amomin_d.cc	/^reg_t logged_rv32e_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amomin_w	repo/build/amomin_w.cc	/^reg_t logged_rv32e_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amominu_d	repo/build/amominu_d.cc	/^reg_t logged_rv32e_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amominu_w	repo/build/amominu_w.cc	/^reg_t logged_rv32e_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoor_d	repo/build/amoor_d.cc	/^reg_t logged_rv32e_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoor_w	repo/build/amoor_w.cc	/^reg_t logged_rv32e_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoswap_d	repo/build/amoswap_d.cc	/^reg_t logged_rv32e_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoswap_w	repo/build/amoswap_w.cc	/^reg_t logged_rv32e_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoxor_d	repo/build/amoxor_d.cc	/^reg_t logged_rv32e_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_amoxor_w	repo/build/amoxor_w.cc	/^reg_t logged_rv32e_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_and	repo/build/and.cc	/^reg_t logged_rv32e_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_andi	repo/build/andi.cc	/^reg_t logged_rv32e_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_auipc	repo/build/auipc.cc	/^reg_t logged_rv32e_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_beq	repo/build/beq.cc	/^reg_t logged_rv32e_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_bge	repo/build/bge.cc	/^reg_t logged_rv32e_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_bgeu	repo/build/bgeu.cc	/^reg_t logged_rv32e_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_blt	repo/build/blt.cc	/^reg_t logged_rv32e_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_bltu	repo/build/bltu.cc	/^reg_t logged_rv32e_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_bne	repo/build/bne.cc	/^reg_t logged_rv32e_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_add	repo/build/c_add.cc	/^reg_t logged_rv32e_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_addi	repo/build/c_addi.cc	/^reg_t logged_rv32e_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t logged_rv32e_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_addw	repo/build/c_addw.cc	/^reg_t logged_rv32e_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_and	repo/build/c_and.cc	/^reg_t logged_rv32e_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_andi	repo/build/c_andi.cc	/^reg_t logged_rv32e_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_beqz	repo/build/c_beqz.cc	/^reg_t logged_rv32e_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_bnez	repo/build/c_bnez.cc	/^reg_t logged_rv32e_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_ebreak	repo/build/c_ebreak.cc	/^reg_t logged_rv32e_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fld	repo/build/c_fld.cc	/^reg_t logged_rv32e_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fldsp	repo/build/c_fldsp.cc	/^reg_t logged_rv32e_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_flw	repo/build/c_flw.cc	/^reg_t logged_rv32e_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_flwsp	repo/build/c_flwsp.cc	/^reg_t logged_rv32e_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fsd	repo/build/c_fsd.cc	/^reg_t logged_rv32e_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t logged_rv32e_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fsw	repo/build/c_fsw.cc	/^reg_t logged_rv32e_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_fswsp	repo/build/c_fswsp.cc	/^reg_t logged_rv32e_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_j	repo/build/c_j.cc	/^reg_t logged_rv32e_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_jal	repo/build/c_jal.cc	/^reg_t logged_rv32e_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_jalr	repo/build/c_jalr.cc	/^reg_t logged_rv32e_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_jr	repo/build/c_jr.cc	/^reg_t logged_rv32e_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_li	repo/build/c_li.cc	/^reg_t logged_rv32e_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_lui	repo/build/c_lui.cc	/^reg_t logged_rv32e_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_lw	repo/build/c_lw.cc	/^reg_t logged_rv32e_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_lwsp	repo/build/c_lwsp.cc	/^reg_t logged_rv32e_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_mv	repo/build/c_mv.cc	/^reg_t logged_rv32e_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_or	repo/build/c_or.cc	/^reg_t logged_rv32e_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_slli	repo/build/c_slli.cc	/^reg_t logged_rv32e_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_srai	repo/build/c_srai.cc	/^reg_t logged_rv32e_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_srli	repo/build/c_srli.cc	/^reg_t logged_rv32e_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_sub	repo/build/c_sub.cc	/^reg_t logged_rv32e_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_subw	repo/build/c_subw.cc	/^reg_t logged_rv32e_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_sw	repo/build/c_sw.cc	/^reg_t logged_rv32e_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_swsp	repo/build/c_swsp.cc	/^reg_t logged_rv32e_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_c_xor	repo/build/c_xor.cc	/^reg_t logged_rv32e_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrc	repo/build/csrrc.cc	/^reg_t logged_rv32e_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrci	repo/build/csrrci.cc	/^reg_t logged_rv32e_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrs	repo/build/csrrs.cc	/^reg_t logged_rv32e_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrsi	repo/build/csrrsi.cc	/^reg_t logged_rv32e_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrw	repo/build/csrrw.cc	/^reg_t logged_rv32e_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_csrrwi	repo/build/csrrwi.cc	/^reg_t logged_rv32e_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_div	repo/build/div.cc	/^reg_t logged_rv32e_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_divu	repo/build/divu.cc	/^reg_t logged_rv32e_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_divuw	repo/build/divuw.cc	/^reg_t logged_rv32e_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_divw	repo/build/divw.cc	/^reg_t logged_rv32e_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_dret	repo/build/dret.cc	/^reg_t logged_rv32e_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_ebreak	repo/build/ebreak.cc	/^reg_t logged_rv32e_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_ecall	repo/build/ecall.cc	/^reg_t logged_rv32e_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_fence	repo/build/fence.cc	/^reg_t logged_rv32e_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_fence_i	repo/build/fence_i.cc	/^reg_t logged_rv32e_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_jal	repo/build/jal.cc	/^reg_t logged_rv32e_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_jalr	repo/build/jalr.cc	/^reg_t logged_rv32e_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lb	repo/build/lb.cc	/^reg_t logged_rv32e_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lbu	repo/build/lbu.cc	/^reg_t logged_rv32e_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_ld	repo/build/ld.cc	/^reg_t logged_rv32e_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lh	repo/build/lh.cc	/^reg_t logged_rv32e_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lhu	repo/build/lhu.cc	/^reg_t logged_rv32e_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lr_d	repo/build/lr_d.cc	/^reg_t logged_rv32e_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lr_w	repo/build/lr_w.cc	/^reg_t logged_rv32e_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lui	repo/build/lui.cc	/^reg_t logged_rv32e_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lw	repo/build/lw.cc	/^reg_t logged_rv32e_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_lwu	repo/build/lwu.cc	/^reg_t logged_rv32e_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mret	repo/build/mret.cc	/^reg_t logged_rv32e_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mul	repo/build/mul.cc	/^reg_t logged_rv32e_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mulh	repo/build/mulh.cc	/^reg_t logged_rv32e_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mulhsu	repo/build/mulhsu.cc	/^reg_t logged_rv32e_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mulhu	repo/build/mulhu.cc	/^reg_t logged_rv32e_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_mulw	repo/build/mulw.cc	/^reg_t logged_rv32e_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_or	repo/build/or.cc	/^reg_t logged_rv32e_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_ori	repo/build/ori.cc	/^reg_t logged_rv32e_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_rem	repo/build/rem.cc	/^reg_t logged_rv32e_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_remu	repo/build/remu.cc	/^reg_t logged_rv32e_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_remuw	repo/build/remuw.cc	/^reg_t logged_rv32e_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_remw	repo/build/remw.cc	/^reg_t logged_rv32e_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sb	repo/build/sb.cc	/^reg_t logged_rv32e_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sc_d	repo/build/sc_d.cc	/^reg_t logged_rv32e_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sc_w	repo/build/sc_w.cc	/^reg_t logged_rv32e_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sd	repo/build/sd.cc	/^reg_t logged_rv32e_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sfence_vma	repo/build/sfence_vma.cc	/^reg_t logged_rv32e_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sh	repo/build/sh.cc	/^reg_t logged_rv32e_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sll	repo/build/sll.cc	/^reg_t logged_rv32e_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_slli	repo/build/slli.cc	/^reg_t logged_rv32e_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_slliw	repo/build/slliw.cc	/^reg_t logged_rv32e_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sllw	repo/build/sllw.cc	/^reg_t logged_rv32e_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_slt	repo/build/slt.cc	/^reg_t logged_rv32e_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_slti	repo/build/slti.cc	/^reg_t logged_rv32e_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sltiu	repo/build/sltiu.cc	/^reg_t logged_rv32e_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sltu	repo/build/sltu.cc	/^reg_t logged_rv32e_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sra	repo/build/sra.cc	/^reg_t logged_rv32e_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_srai	repo/build/srai.cc	/^reg_t logged_rv32e_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sraiw	repo/build/sraiw.cc	/^reg_t logged_rv32e_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sraw	repo/build/sraw.cc	/^reg_t logged_rv32e_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sret	repo/build/sret.cc	/^reg_t logged_rv32e_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_srl	repo/build/srl.cc	/^reg_t logged_rv32e_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_srli	repo/build/srli.cc	/^reg_t logged_rv32e_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_srliw	repo/build/srliw.cc	/^reg_t logged_rv32e_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_srlw	repo/build/srlw.cc	/^reg_t logged_rv32e_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sub	repo/build/sub.cc	/^reg_t logged_rv32e_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_subw	repo/build/subw.cc	/^reg_t logged_rv32e_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_sw	repo/build/sw.cc	/^reg_t logged_rv32e_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_wfi	repo/build/wfi.cc	/^reg_t logged_rv32e_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_xor	repo/build/xor.cc	/^reg_t logged_rv32e_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32e_xori	repo/build/xori.cc	/^reg_t logged_rv32e_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i	repo/riscv/processor.h	/^  insn_func_t logged_rv32i;$/;"	m	struct:insn_desc_t
logged_rv32i_NAME	repo/riscv/insn_template.cc	/^reg_t logged_rv32i_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_add	repo/build/add.cc	/^reg_t logged_rv32i_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_addi	repo/build/addi.cc	/^reg_t logged_rv32i_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_addiw	repo/build/addiw.cc	/^reg_t logged_rv32i_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_addw	repo/build/addw.cc	/^reg_t logged_rv32i_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoadd_d	repo/build/amoadd_d.cc	/^reg_t logged_rv32i_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoadd_w	repo/build/amoadd_w.cc	/^reg_t logged_rv32i_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoand_d	repo/build/amoand_d.cc	/^reg_t logged_rv32i_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoand_w	repo/build/amoand_w.cc	/^reg_t logged_rv32i_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomax_d	repo/build/amomax_d.cc	/^reg_t logged_rv32i_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomax_w	repo/build/amomax_w.cc	/^reg_t logged_rv32i_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t logged_rv32i_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t logged_rv32i_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomin_d	repo/build/amomin_d.cc	/^reg_t logged_rv32i_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amomin_w	repo/build/amomin_w.cc	/^reg_t logged_rv32i_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amominu_d	repo/build/amominu_d.cc	/^reg_t logged_rv32i_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amominu_w	repo/build/amominu_w.cc	/^reg_t logged_rv32i_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoor_d	repo/build/amoor_d.cc	/^reg_t logged_rv32i_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoor_w	repo/build/amoor_w.cc	/^reg_t logged_rv32i_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoswap_d	repo/build/amoswap_d.cc	/^reg_t logged_rv32i_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoswap_w	repo/build/amoswap_w.cc	/^reg_t logged_rv32i_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoxor_d	repo/build/amoxor_d.cc	/^reg_t logged_rv32i_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_amoxor_w	repo/build/amoxor_w.cc	/^reg_t logged_rv32i_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_and	repo/build/and.cc	/^reg_t logged_rv32i_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_andi	repo/build/andi.cc	/^reg_t logged_rv32i_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_auipc	repo/build/auipc.cc	/^reg_t logged_rv32i_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_beq	repo/build/beq.cc	/^reg_t logged_rv32i_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_bge	repo/build/bge.cc	/^reg_t logged_rv32i_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_bgeu	repo/build/bgeu.cc	/^reg_t logged_rv32i_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_blt	repo/build/blt.cc	/^reg_t logged_rv32i_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_bltu	repo/build/bltu.cc	/^reg_t logged_rv32i_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_bne	repo/build/bne.cc	/^reg_t logged_rv32i_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_add	repo/build/c_add.cc	/^reg_t logged_rv32i_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_addi	repo/build/c_addi.cc	/^reg_t logged_rv32i_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t logged_rv32i_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_addw	repo/build/c_addw.cc	/^reg_t logged_rv32i_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_and	repo/build/c_and.cc	/^reg_t logged_rv32i_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_andi	repo/build/c_andi.cc	/^reg_t logged_rv32i_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_beqz	repo/build/c_beqz.cc	/^reg_t logged_rv32i_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_bnez	repo/build/c_bnez.cc	/^reg_t logged_rv32i_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_ebreak	repo/build/c_ebreak.cc	/^reg_t logged_rv32i_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fld	repo/build/c_fld.cc	/^reg_t logged_rv32i_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fldsp	repo/build/c_fldsp.cc	/^reg_t logged_rv32i_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_flw	repo/build/c_flw.cc	/^reg_t logged_rv32i_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_flwsp	repo/build/c_flwsp.cc	/^reg_t logged_rv32i_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fsd	repo/build/c_fsd.cc	/^reg_t logged_rv32i_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t logged_rv32i_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fsw	repo/build/c_fsw.cc	/^reg_t logged_rv32i_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_fswsp	repo/build/c_fswsp.cc	/^reg_t logged_rv32i_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_j	repo/build/c_j.cc	/^reg_t logged_rv32i_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_jal	repo/build/c_jal.cc	/^reg_t logged_rv32i_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_jalr	repo/build/c_jalr.cc	/^reg_t logged_rv32i_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_jr	repo/build/c_jr.cc	/^reg_t logged_rv32i_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_li	repo/build/c_li.cc	/^reg_t logged_rv32i_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_lui	repo/build/c_lui.cc	/^reg_t logged_rv32i_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_lw	repo/build/c_lw.cc	/^reg_t logged_rv32i_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_lwsp	repo/build/c_lwsp.cc	/^reg_t logged_rv32i_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_mv	repo/build/c_mv.cc	/^reg_t logged_rv32i_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_or	repo/build/c_or.cc	/^reg_t logged_rv32i_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_slli	repo/build/c_slli.cc	/^reg_t logged_rv32i_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_srai	repo/build/c_srai.cc	/^reg_t logged_rv32i_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_srli	repo/build/c_srli.cc	/^reg_t logged_rv32i_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_sub	repo/build/c_sub.cc	/^reg_t logged_rv32i_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_subw	repo/build/c_subw.cc	/^reg_t logged_rv32i_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_sw	repo/build/c_sw.cc	/^reg_t logged_rv32i_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_swsp	repo/build/c_swsp.cc	/^reg_t logged_rv32i_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_c_xor	repo/build/c_xor.cc	/^reg_t logged_rv32i_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrc	repo/build/csrrc.cc	/^reg_t logged_rv32i_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrci	repo/build/csrrci.cc	/^reg_t logged_rv32i_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrs	repo/build/csrrs.cc	/^reg_t logged_rv32i_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrsi	repo/build/csrrsi.cc	/^reg_t logged_rv32i_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrw	repo/build/csrrw.cc	/^reg_t logged_rv32i_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_csrrwi	repo/build/csrrwi.cc	/^reg_t logged_rv32i_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_div	repo/build/div.cc	/^reg_t logged_rv32i_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_divu	repo/build/divu.cc	/^reg_t logged_rv32i_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_divuw	repo/build/divuw.cc	/^reg_t logged_rv32i_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_divw	repo/build/divw.cc	/^reg_t logged_rv32i_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_dret	repo/build/dret.cc	/^reg_t logged_rv32i_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_ebreak	repo/build/ebreak.cc	/^reg_t logged_rv32i_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_ecall	repo/build/ecall.cc	/^reg_t logged_rv32i_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_fence	repo/build/fence.cc	/^reg_t logged_rv32i_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_fence_i	repo/build/fence_i.cc	/^reg_t logged_rv32i_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_jal	repo/build/jal.cc	/^reg_t logged_rv32i_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_jalr	repo/build/jalr.cc	/^reg_t logged_rv32i_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lb	repo/build/lb.cc	/^reg_t logged_rv32i_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lbu	repo/build/lbu.cc	/^reg_t logged_rv32i_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_ld	repo/build/ld.cc	/^reg_t logged_rv32i_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lh	repo/build/lh.cc	/^reg_t logged_rv32i_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lhu	repo/build/lhu.cc	/^reg_t logged_rv32i_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lr_d	repo/build/lr_d.cc	/^reg_t logged_rv32i_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lr_w	repo/build/lr_w.cc	/^reg_t logged_rv32i_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lui	repo/build/lui.cc	/^reg_t logged_rv32i_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lw	repo/build/lw.cc	/^reg_t logged_rv32i_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_lwu	repo/build/lwu.cc	/^reg_t logged_rv32i_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mret	repo/build/mret.cc	/^reg_t logged_rv32i_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mul	repo/build/mul.cc	/^reg_t logged_rv32i_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mulh	repo/build/mulh.cc	/^reg_t logged_rv32i_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mulhsu	repo/build/mulhsu.cc	/^reg_t logged_rv32i_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mulhu	repo/build/mulhu.cc	/^reg_t logged_rv32i_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_mulw	repo/build/mulw.cc	/^reg_t logged_rv32i_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_or	repo/build/or.cc	/^reg_t logged_rv32i_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_ori	repo/build/ori.cc	/^reg_t logged_rv32i_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_rem	repo/build/rem.cc	/^reg_t logged_rv32i_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_remu	repo/build/remu.cc	/^reg_t logged_rv32i_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_remuw	repo/build/remuw.cc	/^reg_t logged_rv32i_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_remw	repo/build/remw.cc	/^reg_t logged_rv32i_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sb	repo/build/sb.cc	/^reg_t logged_rv32i_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sc_d	repo/build/sc_d.cc	/^reg_t logged_rv32i_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sc_w	repo/build/sc_w.cc	/^reg_t logged_rv32i_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sd	repo/build/sd.cc	/^reg_t logged_rv32i_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sfence_vma	repo/build/sfence_vma.cc	/^reg_t logged_rv32i_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sh	repo/build/sh.cc	/^reg_t logged_rv32i_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sll	repo/build/sll.cc	/^reg_t logged_rv32i_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_slli	repo/build/slli.cc	/^reg_t logged_rv32i_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_slliw	repo/build/slliw.cc	/^reg_t logged_rv32i_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sllw	repo/build/sllw.cc	/^reg_t logged_rv32i_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_slt	repo/build/slt.cc	/^reg_t logged_rv32i_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_slti	repo/build/slti.cc	/^reg_t logged_rv32i_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sltiu	repo/build/sltiu.cc	/^reg_t logged_rv32i_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sltu	repo/build/sltu.cc	/^reg_t logged_rv32i_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sra	repo/build/sra.cc	/^reg_t logged_rv32i_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_srai	repo/build/srai.cc	/^reg_t logged_rv32i_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sraiw	repo/build/sraiw.cc	/^reg_t logged_rv32i_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sraw	repo/build/sraw.cc	/^reg_t logged_rv32i_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sret	repo/build/sret.cc	/^reg_t logged_rv32i_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_srl	repo/build/srl.cc	/^reg_t logged_rv32i_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_srli	repo/build/srli.cc	/^reg_t logged_rv32i_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_srliw	repo/build/srliw.cc	/^reg_t logged_rv32i_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_srlw	repo/build/srlw.cc	/^reg_t logged_rv32i_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sub	repo/build/sub.cc	/^reg_t logged_rv32i_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_subw	repo/build/subw.cc	/^reg_t logged_rv32i_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_sw	repo/build/sw.cc	/^reg_t logged_rv32i_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_wfi	repo/build/wfi.cc	/^reg_t logged_rv32i_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_xor	repo/build/xor.cc	/^reg_t logged_rv32i_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv32i_xori	repo/build/xori.cc	/^reg_t logged_rv32i_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e	repo/riscv/processor.h	/^  insn_func_t logged_rv64e;$/;"	m	struct:insn_desc_t
logged_rv64e_NAME	repo/riscv/insn_template.cc	/^reg_t logged_rv64e_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_add	repo/build/add.cc	/^reg_t logged_rv64e_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_addi	repo/build/addi.cc	/^reg_t logged_rv64e_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_addiw	repo/build/addiw.cc	/^reg_t logged_rv64e_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_addw	repo/build/addw.cc	/^reg_t logged_rv64e_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoadd_d	repo/build/amoadd_d.cc	/^reg_t logged_rv64e_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoadd_w	repo/build/amoadd_w.cc	/^reg_t logged_rv64e_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoand_d	repo/build/amoand_d.cc	/^reg_t logged_rv64e_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoand_w	repo/build/amoand_w.cc	/^reg_t logged_rv64e_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomax_d	repo/build/amomax_d.cc	/^reg_t logged_rv64e_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomax_w	repo/build/amomax_w.cc	/^reg_t logged_rv64e_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t logged_rv64e_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t logged_rv64e_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomin_d	repo/build/amomin_d.cc	/^reg_t logged_rv64e_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amomin_w	repo/build/amomin_w.cc	/^reg_t logged_rv64e_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amominu_d	repo/build/amominu_d.cc	/^reg_t logged_rv64e_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amominu_w	repo/build/amominu_w.cc	/^reg_t logged_rv64e_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoor_d	repo/build/amoor_d.cc	/^reg_t logged_rv64e_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoor_w	repo/build/amoor_w.cc	/^reg_t logged_rv64e_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoswap_d	repo/build/amoswap_d.cc	/^reg_t logged_rv64e_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoswap_w	repo/build/amoswap_w.cc	/^reg_t logged_rv64e_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoxor_d	repo/build/amoxor_d.cc	/^reg_t logged_rv64e_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_amoxor_w	repo/build/amoxor_w.cc	/^reg_t logged_rv64e_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_and	repo/build/and.cc	/^reg_t logged_rv64e_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_andi	repo/build/andi.cc	/^reg_t logged_rv64e_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_auipc	repo/build/auipc.cc	/^reg_t logged_rv64e_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_beq	repo/build/beq.cc	/^reg_t logged_rv64e_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_bge	repo/build/bge.cc	/^reg_t logged_rv64e_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_bgeu	repo/build/bgeu.cc	/^reg_t logged_rv64e_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_blt	repo/build/blt.cc	/^reg_t logged_rv64e_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_bltu	repo/build/bltu.cc	/^reg_t logged_rv64e_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_bne	repo/build/bne.cc	/^reg_t logged_rv64e_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_add	repo/build/c_add.cc	/^reg_t logged_rv64e_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_addi	repo/build/c_addi.cc	/^reg_t logged_rv64e_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t logged_rv64e_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_addw	repo/build/c_addw.cc	/^reg_t logged_rv64e_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_and	repo/build/c_and.cc	/^reg_t logged_rv64e_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_andi	repo/build/c_andi.cc	/^reg_t logged_rv64e_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_beqz	repo/build/c_beqz.cc	/^reg_t logged_rv64e_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_bnez	repo/build/c_bnez.cc	/^reg_t logged_rv64e_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_ebreak	repo/build/c_ebreak.cc	/^reg_t logged_rv64e_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fld	repo/build/c_fld.cc	/^reg_t logged_rv64e_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fldsp	repo/build/c_fldsp.cc	/^reg_t logged_rv64e_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_flw	repo/build/c_flw.cc	/^reg_t logged_rv64e_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_flwsp	repo/build/c_flwsp.cc	/^reg_t logged_rv64e_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fsd	repo/build/c_fsd.cc	/^reg_t logged_rv64e_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t logged_rv64e_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fsw	repo/build/c_fsw.cc	/^reg_t logged_rv64e_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_fswsp	repo/build/c_fswsp.cc	/^reg_t logged_rv64e_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_j	repo/build/c_j.cc	/^reg_t logged_rv64e_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_jal	repo/build/c_jal.cc	/^reg_t logged_rv64e_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_jalr	repo/build/c_jalr.cc	/^reg_t logged_rv64e_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_jr	repo/build/c_jr.cc	/^reg_t logged_rv64e_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_li	repo/build/c_li.cc	/^reg_t logged_rv64e_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_lui	repo/build/c_lui.cc	/^reg_t logged_rv64e_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_lw	repo/build/c_lw.cc	/^reg_t logged_rv64e_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_lwsp	repo/build/c_lwsp.cc	/^reg_t logged_rv64e_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_mv	repo/build/c_mv.cc	/^reg_t logged_rv64e_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_or	repo/build/c_or.cc	/^reg_t logged_rv64e_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_slli	repo/build/c_slli.cc	/^reg_t logged_rv64e_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_srai	repo/build/c_srai.cc	/^reg_t logged_rv64e_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_srli	repo/build/c_srli.cc	/^reg_t logged_rv64e_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_sub	repo/build/c_sub.cc	/^reg_t logged_rv64e_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_subw	repo/build/c_subw.cc	/^reg_t logged_rv64e_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_sw	repo/build/c_sw.cc	/^reg_t logged_rv64e_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_swsp	repo/build/c_swsp.cc	/^reg_t logged_rv64e_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_c_xor	repo/build/c_xor.cc	/^reg_t logged_rv64e_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrc	repo/build/csrrc.cc	/^reg_t logged_rv64e_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrci	repo/build/csrrci.cc	/^reg_t logged_rv64e_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrs	repo/build/csrrs.cc	/^reg_t logged_rv64e_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrsi	repo/build/csrrsi.cc	/^reg_t logged_rv64e_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrw	repo/build/csrrw.cc	/^reg_t logged_rv64e_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_csrrwi	repo/build/csrrwi.cc	/^reg_t logged_rv64e_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_div	repo/build/div.cc	/^reg_t logged_rv64e_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_divu	repo/build/divu.cc	/^reg_t logged_rv64e_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_divuw	repo/build/divuw.cc	/^reg_t logged_rv64e_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_divw	repo/build/divw.cc	/^reg_t logged_rv64e_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_dret	repo/build/dret.cc	/^reg_t logged_rv64e_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_ebreak	repo/build/ebreak.cc	/^reg_t logged_rv64e_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_ecall	repo/build/ecall.cc	/^reg_t logged_rv64e_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_fence	repo/build/fence.cc	/^reg_t logged_rv64e_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_fence_i	repo/build/fence_i.cc	/^reg_t logged_rv64e_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_jal	repo/build/jal.cc	/^reg_t logged_rv64e_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_jalr	repo/build/jalr.cc	/^reg_t logged_rv64e_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lb	repo/build/lb.cc	/^reg_t logged_rv64e_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lbu	repo/build/lbu.cc	/^reg_t logged_rv64e_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_ld	repo/build/ld.cc	/^reg_t logged_rv64e_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lh	repo/build/lh.cc	/^reg_t logged_rv64e_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lhu	repo/build/lhu.cc	/^reg_t logged_rv64e_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lr_d	repo/build/lr_d.cc	/^reg_t logged_rv64e_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lr_w	repo/build/lr_w.cc	/^reg_t logged_rv64e_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lui	repo/build/lui.cc	/^reg_t logged_rv64e_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lw	repo/build/lw.cc	/^reg_t logged_rv64e_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_lwu	repo/build/lwu.cc	/^reg_t logged_rv64e_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mret	repo/build/mret.cc	/^reg_t logged_rv64e_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mul	repo/build/mul.cc	/^reg_t logged_rv64e_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mulh	repo/build/mulh.cc	/^reg_t logged_rv64e_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mulhsu	repo/build/mulhsu.cc	/^reg_t logged_rv64e_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mulhu	repo/build/mulhu.cc	/^reg_t logged_rv64e_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_mulw	repo/build/mulw.cc	/^reg_t logged_rv64e_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_or	repo/build/or.cc	/^reg_t logged_rv64e_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_ori	repo/build/ori.cc	/^reg_t logged_rv64e_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_rem	repo/build/rem.cc	/^reg_t logged_rv64e_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_remu	repo/build/remu.cc	/^reg_t logged_rv64e_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_remuw	repo/build/remuw.cc	/^reg_t logged_rv64e_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_remw	repo/build/remw.cc	/^reg_t logged_rv64e_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sb	repo/build/sb.cc	/^reg_t logged_rv64e_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sc_d	repo/build/sc_d.cc	/^reg_t logged_rv64e_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sc_w	repo/build/sc_w.cc	/^reg_t logged_rv64e_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sd	repo/build/sd.cc	/^reg_t logged_rv64e_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sfence_vma	repo/build/sfence_vma.cc	/^reg_t logged_rv64e_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sh	repo/build/sh.cc	/^reg_t logged_rv64e_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sll	repo/build/sll.cc	/^reg_t logged_rv64e_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_slli	repo/build/slli.cc	/^reg_t logged_rv64e_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_slliw	repo/build/slliw.cc	/^reg_t logged_rv64e_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sllw	repo/build/sllw.cc	/^reg_t logged_rv64e_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_slt	repo/build/slt.cc	/^reg_t logged_rv64e_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_slti	repo/build/slti.cc	/^reg_t logged_rv64e_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sltiu	repo/build/sltiu.cc	/^reg_t logged_rv64e_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sltu	repo/build/sltu.cc	/^reg_t logged_rv64e_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sra	repo/build/sra.cc	/^reg_t logged_rv64e_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_srai	repo/build/srai.cc	/^reg_t logged_rv64e_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sraiw	repo/build/sraiw.cc	/^reg_t logged_rv64e_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sraw	repo/build/sraw.cc	/^reg_t logged_rv64e_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sret	repo/build/sret.cc	/^reg_t logged_rv64e_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_srl	repo/build/srl.cc	/^reg_t logged_rv64e_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_srli	repo/build/srli.cc	/^reg_t logged_rv64e_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_srliw	repo/build/srliw.cc	/^reg_t logged_rv64e_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_srlw	repo/build/srlw.cc	/^reg_t logged_rv64e_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sub	repo/build/sub.cc	/^reg_t logged_rv64e_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_subw	repo/build/subw.cc	/^reg_t logged_rv64e_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_sw	repo/build/sw.cc	/^reg_t logged_rv64e_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_wfi	repo/build/wfi.cc	/^reg_t logged_rv64e_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_xor	repo/build/xor.cc	/^reg_t logged_rv64e_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64e_xori	repo/build/xori.cc	/^reg_t logged_rv64e_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i	repo/riscv/processor.h	/^  insn_func_t logged_rv64i;$/;"	m	struct:insn_desc_t
logged_rv64i_NAME	repo/riscv/insn_template.cc	/^reg_t logged_rv64i_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_add	repo/build/add.cc	/^reg_t logged_rv64i_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_addi	repo/build/addi.cc	/^reg_t logged_rv64i_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_addiw	repo/build/addiw.cc	/^reg_t logged_rv64i_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_addw	repo/build/addw.cc	/^reg_t logged_rv64i_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoadd_d	repo/build/amoadd_d.cc	/^reg_t logged_rv64i_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoadd_w	repo/build/amoadd_w.cc	/^reg_t logged_rv64i_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoand_d	repo/build/amoand_d.cc	/^reg_t logged_rv64i_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoand_w	repo/build/amoand_w.cc	/^reg_t logged_rv64i_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomax_d	repo/build/amomax_d.cc	/^reg_t logged_rv64i_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomax_w	repo/build/amomax_w.cc	/^reg_t logged_rv64i_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomaxu_d	repo/build/amomaxu_d.cc	/^reg_t logged_rv64i_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomaxu_w	repo/build/amomaxu_w.cc	/^reg_t logged_rv64i_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomin_d	repo/build/amomin_d.cc	/^reg_t logged_rv64i_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amomin_w	repo/build/amomin_w.cc	/^reg_t logged_rv64i_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amominu_d	repo/build/amominu_d.cc	/^reg_t logged_rv64i_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amominu_w	repo/build/amominu_w.cc	/^reg_t logged_rv64i_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoor_d	repo/build/amoor_d.cc	/^reg_t logged_rv64i_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoor_w	repo/build/amoor_w.cc	/^reg_t logged_rv64i_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoswap_d	repo/build/amoswap_d.cc	/^reg_t logged_rv64i_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoswap_w	repo/build/amoswap_w.cc	/^reg_t logged_rv64i_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoxor_d	repo/build/amoxor_d.cc	/^reg_t logged_rv64i_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_amoxor_w	repo/build/amoxor_w.cc	/^reg_t logged_rv64i_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_and	repo/build/and.cc	/^reg_t logged_rv64i_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_andi	repo/build/andi.cc	/^reg_t logged_rv64i_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_auipc	repo/build/auipc.cc	/^reg_t logged_rv64i_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_beq	repo/build/beq.cc	/^reg_t logged_rv64i_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_bge	repo/build/bge.cc	/^reg_t logged_rv64i_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_bgeu	repo/build/bgeu.cc	/^reg_t logged_rv64i_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_blt	repo/build/blt.cc	/^reg_t logged_rv64i_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_bltu	repo/build/bltu.cc	/^reg_t logged_rv64i_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_bne	repo/build/bne.cc	/^reg_t logged_rv64i_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_add	repo/build/c_add.cc	/^reg_t logged_rv64i_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_addi	repo/build/c_addi.cc	/^reg_t logged_rv64i_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_addi4spn	repo/build/c_addi4spn.cc	/^reg_t logged_rv64i_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_addw	repo/build/c_addw.cc	/^reg_t logged_rv64i_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_and	repo/build/c_and.cc	/^reg_t logged_rv64i_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_andi	repo/build/c_andi.cc	/^reg_t logged_rv64i_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_beqz	repo/build/c_beqz.cc	/^reg_t logged_rv64i_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_bnez	repo/build/c_bnez.cc	/^reg_t logged_rv64i_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_ebreak	repo/build/c_ebreak.cc	/^reg_t logged_rv64i_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fld	repo/build/c_fld.cc	/^reg_t logged_rv64i_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fldsp	repo/build/c_fldsp.cc	/^reg_t logged_rv64i_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_flw	repo/build/c_flw.cc	/^reg_t logged_rv64i_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_flwsp	repo/build/c_flwsp.cc	/^reg_t logged_rv64i_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fsd	repo/build/c_fsd.cc	/^reg_t logged_rv64i_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fsdsp	repo/build/c_fsdsp.cc	/^reg_t logged_rv64i_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fsw	repo/build/c_fsw.cc	/^reg_t logged_rv64i_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_fswsp	repo/build/c_fswsp.cc	/^reg_t logged_rv64i_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_j	repo/build/c_j.cc	/^reg_t logged_rv64i_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_jal	repo/build/c_jal.cc	/^reg_t logged_rv64i_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_jalr	repo/build/c_jalr.cc	/^reg_t logged_rv64i_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_jr	repo/build/c_jr.cc	/^reg_t logged_rv64i_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_li	repo/build/c_li.cc	/^reg_t logged_rv64i_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_lui	repo/build/c_lui.cc	/^reg_t logged_rv64i_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_lw	repo/build/c_lw.cc	/^reg_t logged_rv64i_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_lwsp	repo/build/c_lwsp.cc	/^reg_t logged_rv64i_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_mv	repo/build/c_mv.cc	/^reg_t logged_rv64i_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_or	repo/build/c_or.cc	/^reg_t logged_rv64i_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_slli	repo/build/c_slli.cc	/^reg_t logged_rv64i_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_srai	repo/build/c_srai.cc	/^reg_t logged_rv64i_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_srli	repo/build/c_srli.cc	/^reg_t logged_rv64i_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_sub	repo/build/c_sub.cc	/^reg_t logged_rv64i_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_subw	repo/build/c_subw.cc	/^reg_t logged_rv64i_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_sw	repo/build/c_sw.cc	/^reg_t logged_rv64i_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_swsp	repo/build/c_swsp.cc	/^reg_t logged_rv64i_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_c_xor	repo/build/c_xor.cc	/^reg_t logged_rv64i_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrc	repo/build/csrrc.cc	/^reg_t logged_rv64i_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrci	repo/build/csrrci.cc	/^reg_t logged_rv64i_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrs	repo/build/csrrs.cc	/^reg_t logged_rv64i_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrsi	repo/build/csrrsi.cc	/^reg_t logged_rv64i_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrw	repo/build/csrrw.cc	/^reg_t logged_rv64i_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_csrrwi	repo/build/csrrwi.cc	/^reg_t logged_rv64i_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_div	repo/build/div.cc	/^reg_t logged_rv64i_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_divu	repo/build/divu.cc	/^reg_t logged_rv64i_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_divuw	repo/build/divuw.cc	/^reg_t logged_rv64i_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_divw	repo/build/divw.cc	/^reg_t logged_rv64i_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_dret	repo/build/dret.cc	/^reg_t logged_rv64i_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_ebreak	repo/build/ebreak.cc	/^reg_t logged_rv64i_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_ecall	repo/build/ecall.cc	/^reg_t logged_rv64i_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_fence	repo/build/fence.cc	/^reg_t logged_rv64i_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_fence_i	repo/build/fence_i.cc	/^reg_t logged_rv64i_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_jal	repo/build/jal.cc	/^reg_t logged_rv64i_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_jalr	repo/build/jalr.cc	/^reg_t logged_rv64i_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lb	repo/build/lb.cc	/^reg_t logged_rv64i_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lbu	repo/build/lbu.cc	/^reg_t logged_rv64i_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_ld	repo/build/ld.cc	/^reg_t logged_rv64i_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lh	repo/build/lh.cc	/^reg_t logged_rv64i_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lhu	repo/build/lhu.cc	/^reg_t logged_rv64i_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lr_d	repo/build/lr_d.cc	/^reg_t logged_rv64i_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lr_w	repo/build/lr_w.cc	/^reg_t logged_rv64i_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lui	repo/build/lui.cc	/^reg_t logged_rv64i_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lw	repo/build/lw.cc	/^reg_t logged_rv64i_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_lwu	repo/build/lwu.cc	/^reg_t logged_rv64i_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mret	repo/build/mret.cc	/^reg_t logged_rv64i_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mul	repo/build/mul.cc	/^reg_t logged_rv64i_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mulh	repo/build/mulh.cc	/^reg_t logged_rv64i_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mulhsu	repo/build/mulhsu.cc	/^reg_t logged_rv64i_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mulhu	repo/build/mulhu.cc	/^reg_t logged_rv64i_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_mulw	repo/build/mulw.cc	/^reg_t logged_rv64i_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_or	repo/build/or.cc	/^reg_t logged_rv64i_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_ori	repo/build/ori.cc	/^reg_t logged_rv64i_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_rem	repo/build/rem.cc	/^reg_t logged_rv64i_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_remu	repo/build/remu.cc	/^reg_t logged_rv64i_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_remuw	repo/build/remuw.cc	/^reg_t logged_rv64i_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_remw	repo/build/remw.cc	/^reg_t logged_rv64i_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sb	repo/build/sb.cc	/^reg_t logged_rv64i_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sc_d	repo/build/sc_d.cc	/^reg_t logged_rv64i_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sc_w	repo/build/sc_w.cc	/^reg_t logged_rv64i_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sd	repo/build/sd.cc	/^reg_t logged_rv64i_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sfence_vma	repo/build/sfence_vma.cc	/^reg_t logged_rv64i_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sh	repo/build/sh.cc	/^reg_t logged_rv64i_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sll	repo/build/sll.cc	/^reg_t logged_rv64i_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_slli	repo/build/slli.cc	/^reg_t logged_rv64i_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_slliw	repo/build/slliw.cc	/^reg_t logged_rv64i_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sllw	repo/build/sllw.cc	/^reg_t logged_rv64i_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_slt	repo/build/slt.cc	/^reg_t logged_rv64i_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_slti	repo/build/slti.cc	/^reg_t logged_rv64i_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sltiu	repo/build/sltiu.cc	/^reg_t logged_rv64i_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sltu	repo/build/sltu.cc	/^reg_t logged_rv64i_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sra	repo/build/sra.cc	/^reg_t logged_rv64i_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_srai	repo/build/srai.cc	/^reg_t logged_rv64i_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sraiw	repo/build/sraiw.cc	/^reg_t logged_rv64i_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sraw	repo/build/sraw.cc	/^reg_t logged_rv64i_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sret	repo/build/sret.cc	/^reg_t logged_rv64i_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_srl	repo/build/srl.cc	/^reg_t logged_rv64i_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_srli	repo/build/srli.cc	/^reg_t logged_rv64i_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_srliw	repo/build/srliw.cc	/^reg_t logged_rv64i_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_srlw	repo/build/srlw.cc	/^reg_t logged_rv64i_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sub	repo/build/sub.cc	/^reg_t logged_rv64i_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_subw	repo/build/subw.cc	/^reg_t logged_rv64i_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_sw	repo/build/sw.cc	/^reg_t logged_rv64i_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_wfi	repo/build/wfi.cc	/^reg_t logged_rv64i_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_xor	repo/build/xor.cc	/^reg_t logged_rv64i_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
logged_rv64i_xori	repo/build/xori.cc	/^reg_t logged_rv64i_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
lookup	repo/disasm/disasm.cc	/^const disasm_insn_t* disassembler_t::lookup(insn_t insn) const$/;"	f	class:disassembler_t
lookup	repo/fesvr/syscall.cc	/^int fds_t::lookup(reg_t fd)$/;"	f	class:fds_t
lower_csr	repo/riscv/csrs.h	/^  csr_t_p lower_csr;$/;"	m	class:composite_csr_t
lsr	repo/riscv/devices.h	/^  uint8_t lsr;$/;"	m	class:ns16550_t
lui	repo/riscv/opcodes.h	/^static uint32_t lui(unsigned int dest, uint32_t imm)$/;"	f
lw	repo/riscv/opcodes.h	/^static uint32_t lw(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
m	repo/riscv/triggers.h	/^  bool m = false;$/;"	m	class:triggers::trigger_t
magic	repo/fdt/fdt.h	/^	fdt32_t magic;			 \/* magic word FDT_MAGIC *\/$/;"	m	struct:fdt_header
magic	repo/fdt/libfdt.h	/^fdt_set_hdr_(magic);$/;"	v
main	repo/ci-tests/hello.c	/^int main()$/;"	f
main	repo/ci-tests/testlib.c	/^int main()$/;"	f
main	repo/customext/dummy_rocc_test.c	/^int main() {$/;"	f
main	repo/fesvr/elf2hex.cc	/^int main(int argc, char** argv)$/;"	f
main	repo/spike_dasm/spike-dasm.cc	/^int main(int UNUSED argc, char** argv)$/;"	f
main	repo/spike_main/spike-log-parser.cc	/^int main(int UNUSED argc, char** argv)$/;"	f
main	repo/spike_main/spike.cc	/^int main(int argc, char** argv)$/;"	f
main	repo/spike_main/termios-xspike.cc	/^int main()$/;"	f
main	repo/spike_main/xspike.cc	/^int main(int UNUSED argc, char** argv)$/;"	f
main	repo/tests/ebreak.s	/^main:$/;"	l
make_dtb	repo/riscv/sim.cc	/^void sim_t::make_dtb(const char* dtb_file)$/;"	f	class:sim_t
make_dts	repo/riscv/dts.cc	/^std::string make_dts(size_t insns_per_rtc_tick, size_t cpu_hz,$/;"	f
make_mask64	repo/riscv/arith.h	/^static inline uint64_t make_mask64(int pos, int len)$/;"	f
make_mask64	repo/softfloat/fall_reciprocal.c	/^static inline uint64_t make_mask64(int pos, int len)$/;"	f	file:
make_mems	repo/spike_main/spike.cc	/^static std::vector<std::pair<reg_t, mem_t*>> make_mems(const std::vector<mem_cfg_t> &layout)$/;"	f	file:
mask	repo/disasm/disasm.cc	/^  reg_t mask;$/;"	m	struct:__anon66	file:
mask	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> mask;$/;"	m	struct:riscv_statx	file:
mask	repo/riscv/csrs.h	/^  const reg_t mask;$/;"	m	class:masked_csr_t
mask	repo/riscv/csrs.h	/^  reg_t mask;$/;"	m	class:vector_csr_t
mask	repo/riscv/disasm.h	/^  uint32_t mask;$/;"	m	class:disasm_insn_t
mask	repo/riscv/insns/bcompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
mask	repo/riscv/insns/bcompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
mask	repo/riscv/insns/bdecompress.h	/^uint64_t c = 0, i = 0, data = zext_xlen(RS1), mask = zext_xlen(RS2);$/;"	v
mask	repo/riscv/insns/bdecompressw.h	/^uint64_t c = 0, i = 0, data = zext32(RS1), mask = zext32(RS2);$/;"	v
mask	repo/riscv/insns/bfp.h	/^reg_t mask = ~(~reg_t(0) << len) << off;$/;"	v
mask	repo/riscv/insns/bfpw.h	/^reg_t mask = ~(~reg_t(0) << len) << off;$/;"	v
mask	repo/riscv/processor.h	/^  insn_bits_t mask;$/;"	m	struct:insn_desc_t
mask_hideleg	repo/riscv/csrs.h	/^  const bool mask_hideleg;$/;"	m	class:generic_int_accessor_t
mask_mideleg	repo/riscv/csrs.h	/^  const bool mask_mideleg;$/;"	m	class:generic_int_accessor_t
mask_mode_t	repo/riscv/csrs.h	/^  enum mask_mode_t { NONE, MIDELEG, HIDELEG };$/;"	g	class:generic_int_accessor_t
masked_csr_t	repo/riscv/csrs.cc	/^masked_csr_t::masked_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask, const reg_t init):$/;"	f	class:masked_csr_t
masked_csr_t	repo/riscv/csrs.h	/^class masked_csr_t: public basic_csr_t {$/;"	c
match	repo/disasm/disasm.cc	/^  reg_t match;$/;"	m	struct:__anon66	file:
match	repo/riscv/disasm.h	/^  uint32_t match;$/;"	m	class:disasm_insn_t
match	repo/riscv/processor.h	/^  insn_bits_t match;$/;"	m	struct:insn_desc_t
match	repo/riscv/triggers.h	/^  match_t match = MATCH_EQUAL;$/;"	m	class:triggers::mcontrol_common_t
match_result_t	repo/riscv/triggers.h	/^  match_result_t(const timing_t t=TIMING_BEFORE, const action_t a=ACTION_DEBUG_EXCEPTION) {$/;"	f	struct:triggers::match_result_t
match_result_t	repo/riscv/triggers.h	/^struct match_result_t {$/;"	s	namespace:triggers
match_t	repo/riscv/triggers.h	/^  } match_t;$/;"	t	class:triggers::mcontrol_common_t	typeref:enum:triggers::mcontrol_common_t::__anon91
matched_t	repo/riscv/triggers.h	/^    matched_t(triggers::operation_t operation, reg_t address, action_t action) :$/;"	f	class:triggers::matched_t
matched_t	repo/riscv/triggers.h	/^class matched_t$/;"	c	namespace:triggers
matched_trigger	repo/riscv/mmu.h	/^  triggers::matched_t *matched_trigger;$/;"	m	class:mmu_t
max_hartid	repo/riscv/cfg.h	/^  size_t max_hartid() const { return hartids().back(); }$/;"	f	class:cfg_t
max_idle_cycles	repo/fesvr/dtm.h	/^  static const int max_idle_cycles = 10000;$/;"	m	class:dtm_t
max_isa	repo/riscv/csrs.h	/^  const reg_t max_isa;$/;"	m	class:final
max_isa	repo/riscv/isa_parser.h	/^  reg_t max_isa;$/;"	m	class:isa_parser_t
max_pmp	repo/riscv/processor.h	/^  static const int max_pmp = 64;$/;"	m	struct:state_t
max_prio	repo/riscv/devices.h	/^  uint32_t max_prio;$/;"	m	class:plic_t
max_sba_data_width	repo/riscv/debug_module.h	/^  unsigned max_sba_data_width;$/;"	m	struct:__anon79
max_xlen	repo/riscv/isa_parser.h	/^  unsigned max_xlen;$/;"	m	class:isa_parser_t
mcause	repo/riscv/processor.h	/^  csr_t_p mcause;$/;"	m	struct:state_t
mcontext	repo/riscv/processor.h	/^  csr_t_p mcontext;$/;"	m	struct:state_t
mcontrol6_t	repo/riscv/triggers.h	/^class mcontrol6_t : public mcontrol_common_t {$/;"	c	namespace:triggers
mcontrol_common_t	repo/riscv/triggers.h	/^class mcontrol_common_t : public trigger_t {$/;"	c	namespace:triggers
mcontrol_t	repo/riscv/triggers.h	/^class mcontrol_t : public mcontrol_common_t {$/;"	c	namespace:triggers
mcounteren	repo/riscv/processor.h	/^  csr_t_p mcounteren;$/;"	m	struct:state_t
mcppbs-CFLAGS	repo/build/Makefile	/^mcppbs-CFLAGS   := $(default-CFLAGS) -O2$/;"	m
mcppbs-CPPFLAGS	repo/build/Makefile	/^mcppbs-CPPFLAGS := $/;"	m
mcppbs-CXXFLAGS	repo/build/Makefile	/^mcppbs-CXXFLAGS := $(mcppbs-CFLAGS) $(default-CXXFLAGS) -O2$/;"	m
mcppbs-LDFLAGS	repo/build/Makefile	/^mcppbs-LDFLAGS :=  -Wl,--export-dynamic -L\/lib64$/;"	m
mcr	repo/riscv/devices.h	/^  uint8_t mcr;$/;"	m	class:ns16550_t
mcycle	repo/riscv/processor.h	/^  wide_counter_csr_t_p mcycle;$/;"	m	struct:state_t
medeleg	repo/riscv/processor.h	/^  csr_t_p medeleg;$/;"	m	struct:state_t
medeleg_csr_t	repo/riscv/csrs.cc	/^medeleg_csr_t::medeleg_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:medeleg_csr_t
medeleg_csr_t	repo/riscv/csrs.h	/^class medeleg_csr_t: public basic_csr_t {$/;"	c
mem	repo/fesvr/htif.h	/^  memif_t mem;$/;"	m	class:htif_t
mem	repo/fesvr/htif_hexwriter.h	/^  std::map<addr_t,std::vector<char> > mem;$/;"	m	class:htif_hexwriter_t
mem_cfg_t	repo/riscv/cfg.cc	/^mem_cfg_t::mem_cfg_t(reg_t base, reg_t size) : base(base), size(size)$/;"	f	class:mem_cfg_t
mem_cfg_t	repo/riscv/cfg.h	/^class mem_cfg_t$/;"	c
mem_layout	repo/riscv/cfg.h	/^  cfg_arg_t<std::vector<mem_cfg_t>>  mem_layout;$/;"	m	class:cfg_t
mem_t	repo/riscv/devices.cc	/^mem_t::mem_t(reg_t size)$/;"	f	class:mem_t
mem_t	repo/riscv/devices.h	/^class mem_t : public abstract_device_t {$/;"	c
mem_trap_t	repo/riscv/trap.h	/^  mem_trap_t(reg_t which, bool gva, reg_t tval, reg_t tval2, reg_t tinst)$/;"	f	class:mem_trap_t
mem_trap_t	repo/riscv/trap.h	/^class mem_trap_t : public trap_t$/;"	c
memif	repo/fesvr/device.h	/^  memif_t& memif() { return _memif; }$/;"	f	class:command_t
memif	repo/fesvr/htif.h	/^  virtual memif_t& memif() { return mem; }$/;"	f	class:htif_t
memif	repo/fesvr/rfb.h	/^  memif_t* memif;$/;"	m	class:rfb_t
memif	repo/fesvr/syscall.h	/^  memif_t* memif;$/;"	m	class:syscall_t
memif_t	repo/fesvr/memif.h	/^  memif_t(chunked_memif_t* _cmemif) : cmemif(_cmemif) {}$/;"	f	class:memif_t
memif_t	repo/fesvr/memif.h	/^class memif_t$/;"	c
mems	repo/riscv/sim.h	/^  std::vector<std::pair<reg_t, mem_t*>> mems;$/;"	m	class:sim_t
memtracer_list_t	repo/riscv/memtracer.h	/^class memtracer_list_t : public memtracer_t$/;"	c
memtracer_t	repo/riscv/memtracer.h	/^  memtracer_t() {}$/;"	f	class:memtracer_t
memtracer_t	repo/riscv/memtracer.h	/^class memtracer_t$/;"	c
menvcfg	repo/riscv/csrs.h	/^  csr_t_p menvcfg;$/;"	m	class:final
menvcfg	repo/riscv/processor.h	/^  csr_t_p menvcfg;$/;"	m	struct:state_t
mepc	repo/riscv/processor.h	/^  csr_t_p mepc;$/;"	m	struct:state_t
merge_mem_regions	repo/spike_main/spike.cc	/^static mem_cfg_t merge_mem_regions(const mem_cfg_t& L, const mem_cfg_t& R)$/;"	f	file:
merge_overlapping_memory_regions	repo/spike_main/spike.cc	/^merge_overlapping_memory_regions(std::vector<mem_cfg_t> mems)$/;"	f	file:
mevent	repo/riscv/processor.h	/^  csr_t_p mevent[N_HPMCOUNTERS];$/;"	m	struct:state_t
mevent_csr_t	repo/riscv/csrs.cc	/^mevent_csr_t::mevent_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mevent_csr_t
mevent_csr_t	repo/riscv/csrs.h	/^class mevent_csr_t: public basic_csr_t {$/;"	c
mhselect	repo/riscv/triggers.h	/^    const unsigned mhselect;$/;"	m	struct:triggers::trigger_t::mhselect_interpretation
mhselect	repo/riscv/triggers.h	/^  unsigned mhselect;$/;"	m	class:triggers::trigger_t
mhselect_interpretation	repo/riscv/triggers.h	/^  struct mhselect_interpretation {$/;"	s	class:triggers::trigger_t
mhselect_mode_t	repo/riscv/triggers.h	/^} mhselect_mode_t;$/;"	t	namespace:triggers	typeref:enum:triggers::__anon90
mhvalue	repo/riscv/triggers.h	/^  unsigned mhvalue;$/;"	m	class:triggers::trigger_t
mideleg	repo/riscv/csrs.h	/^  csr_t_p mideleg;$/;"	m	class:hideleg_csr_t
mideleg	repo/riscv/processor.h	/^  csr_t_p mideleg;$/;"	m	struct:state_t
mideleg_csr_t	repo/riscv/csrs.cc	/^mideleg_csr_t::mideleg_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mideleg_csr_t
mideleg_csr_t	repo/riscv/csrs.h	/^class mideleg_csr_t: public basic_csr_t {$/;"	c
midx	repo/riscv/insns/vcompress_vm.h	/^  const int midx = i \/ 64;$/;"	v
mie	repo/riscv/processor.h	/^  mie_csr_t_p mie;$/;"	m	struct:state_t
mie_csr_t	repo/riscv/csrs.cc	/^mie_csr_t::mie_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mie_csr_t
mie_csr_t	repo/riscv/csrs.h	/^class mie_csr_t: public mip_or_mie_csr_t {$/;"	c
mie_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<mie_csr_t> mie_csr_t_p;$/;"	t
mie_proxy_csr_t	repo/riscv/csrs.cc	/^mie_proxy_csr_t::mie_proxy_csr_t(processor_t* const proc, const reg_t addr, generic_int_accessor_t_p accr):$/;"	f	class:mie_proxy_csr_t
mie_proxy_csr_t	repo/riscv/csrs.h	/^class mie_proxy_csr_t: public csr_t {$/;"	c
minstret	repo/riscv/processor.h	/^  wide_counter_csr_t_p minstret;$/;"	m	struct:state_t
mip	repo/riscv/processor.h	/^  mip_csr_t_p mip;$/;"	m	struct:state_t
mip_csr_t	repo/riscv/csrs.cc	/^mip_csr_t::mip_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mip_csr_t
mip_csr_t	repo/riscv/csrs.h	/^class mip_csr_t: public mip_or_mie_csr_t {$/;"	c
mip_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<mip_csr_t> mip_csr_t_p;$/;"	t
mip_or_mie_csr_t	repo/riscv/csrs.cc	/^mip_or_mie_csr_t::mip_or_mie_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mip_or_mie_csr_t
mip_or_mie_csr_t	repo/riscv/csrs.h	/^class mip_or_mie_csr_t: public csr_t {$/;"	c
mip_proxy_csr_t	repo/riscv/csrs.cc	/^mip_proxy_csr_t::mip_proxy_csr_t(processor_t* const proc, const reg_t addr, generic_int_accessor_t_p accr):$/;"	f	class:mip_proxy_csr_t
mip_proxy_csr_t	repo/riscv/csrs.h	/^class mip_proxy_csr_t: public csr_t {$/;"	c
misa	repo/riscv/processor.h	/^  misa_csr_t_p misa;$/;"	m	struct:state_t
misa_csr_t	repo/riscv/csrs.cc	/^misa_csr_t::misa_csr_t(processor_t* const proc, const reg_t addr, const reg_t max_isa):$/;"	f	class:misa_csr_t
misa_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<misa_csr_t> misa_csr_t_p;$/;"	t
misaligned	repo/riscv/cfg.h	/^  bool                               misaligned;$/;"	m	class:cfg_t
miss_handler	repo/riscv/cachesim.h	/^  cache_sim_t* miss_handler;$/;"	m	class:cache_sim_t
mmio	repo/riscv/mmu.cc	/^bool mmu_t::mmio(reg_t paddr, size_t len, uint8_t* bytes, access_type type)$/;"	f	class:mmu_t
mmio_fetch	repo/riscv/mmu.cc	/^bool mmu_t::mmio_fetch(reg_t paddr, size_t len, uint8_t* bytes)$/;"	f	class:mmu_t
mmio_fetch	repo/riscv/simif.h	/^  virtual bool mmio_fetch(reg_t paddr, size_t len, uint8_t* bytes) { return mmio_load(paddr, len, bytes); }$/;"	f	class:simif_t
mmio_load	repo/riscv/mmu.cc	/^bool mmu_t::mmio_load(reg_t paddr, size_t len, uint8_t* bytes)$/;"	f	class:mmu_t
mmio_load	repo/riscv/sim.cc	/^bool sim_t::mmio_load(reg_t paddr, size_t len, uint8_t* bytes)$/;"	f	class:sim_t
mmio_ok	repo/riscv/mmu.cc	/^bool mmu_t::mmio_ok(reg_t paddr, access_type UNUSED type)$/;"	f	class:mmu_t
mmio_plugin_device_t	repo/riscv/devices.cc	/^mmio_plugin_device_t::mmio_plugin_device_t(const std::string& name,$/;"	f	class:mmio_plugin_device_t
mmio_plugin_device_t	repo/riscv/devices.h	/^class mmio_plugin_device_t : public abstract_device_t {$/;"	c
mmio_plugin_map	repo/riscv/devices.cc	/^static mmio_plugin_map_t& mmio_plugin_map()$/;"	f	file:
mmio_plugin_registration_t	repo/riscv/mmio_plugin.h	/^  mmio_plugin_registration_t(const std::string& name)$/;"	f	struct:mmio_plugin_registration_t
mmio_plugin_registration_t	repo/riscv/mmio_plugin.h	/^struct mmio_plugin_registration_t$/;"	s
mmio_plugin_t	repo/riscv/mmio_plugin.h	/^} mmio_plugin_t;$/;"	t	typeref:struct:__anon78
mmio_store	repo/riscv/mmu.cc	/^bool mmu_t::mmio_store(reg_t paddr, size_t len, const uint8_t* bytes)$/;"	f	class:mmu_t
mmio_store	repo/riscv/sim.cc	/^bool sim_t::mmio_store(reg_t paddr, size_t len, const uint8_t* bytes)$/;"	f	class:sim_t
mmode	repo/riscv/devices.h	/^  bool mmode;$/;"	m	struct:plic_context_t
mmu	repo/riscv/processor.h	/^  mmu_t* mmu; \/\/ main memory is always accessed via the mmu$/;"	m	class:processor_t
mmu_t	repo/riscv/mmu.cc	/^mmu_t::mmu_t(simif_t* sim, endianness_t endianness, processor_t* proc)$/;"	f	class:mmu_t
mmu_t	repo/riscv/mmu.h	/^class mmu_t$/;"	c
mnepc	repo/riscv/processor.h	/^  csr_t_p mnepc;$/;"	m	struct:state_t
mnstatus	repo/riscv/processor.h	/^  csr_t_p mnstatus;$/;"	m	struct:state_t
mnstatus_csr_t	repo/riscv/csrs.cc	/^mnstatus_csr_t::mnstatus_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mnstatus_csr_t
mnt_id	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> mnt_id;$/;"	m	struct:riscv_statx	file:
mode	repo/fesvr/syscall.cc	/^    target_endian<uint16_t> mode;$/;"	m	struct:riscv_statx	file:
mode	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> mode;$/;"	m	struct:riscv_stat	file:
mode	repo/riscv/insns/cm_jalt.h	/^uint8_t mode = get_field(jvt, JVT_MODE);$/;"	v
mode	repo/riscv/triggers.h	/^    const mhselect_mode_t mode;$/;"	m	struct:triggers::trigger_t::mhselect_interpretation
modify_csr	repo/fesvr/dtm.cc	/^uint64_t dtm_t::modify_csr(unsigned which, uint64_t data, uint32_t type)$/;"	f	class:dtm_t
module_t	repo/riscv/triggers.cc	/^module_t::module_t(unsigned count) : triggers(count) {$/;"	f	class:triggers::module_t
module_t	repo/riscv/triggers.h	/^class module_t {$/;"	c	namespace:triggers
mpos	repo/riscv/insns/vcompress_vm.h	/^  const int mpos = i % 64;$/;"	v
mres	repo/riscv/insns/kmabb32.h	/^sreg_t mres = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres	repo/riscv/insns/kmabt32.h	/^sreg_t mres = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres	repo/riscv/insns/kmatt32.h	/^sreg_t mres = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres	repo/riscv/insns/maddr32.h	/^reg_t mres = (reg_t)P_W(RS1, 0) * P_W(RS2, 0);$/;"	v
mres	repo/riscv/insns/msubr32.h	/^reg_t mres = (reg_t)P_W(RS1, 0) * P_W(RS2, 0);$/;"	v
mres0	repo/riscv/insns/kmadrs32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/kmads32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/kmar64.h	/^sreg_t mres0 = (sreg_t)P_SW(rs1, 0) * P_SW(rs2, 0);$/;"	v
mres0	repo/riscv/insns/kmaxda32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres0	repo/riscv/insns/kmaxds32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres0	repo/riscv/insns/kmda32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/kmsda32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/kmsr64.h	/^sreg_t mres0 = -(sreg_t)P_SW(rs1, 0) * P_SW(rs2, 0);$/;"	v
mres0	repo/riscv/insns/kmsxda32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres0	repo/riscv/insns/kmxda32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres0	repo/riscv/insns/smdrs32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/smds32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
mres0	repo/riscv/insns/smxds32.h	/^sreg_t mres0 = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/kmadrs32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/kmads32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/kmar64.h	/^sreg_t mres1 = (sreg_t)P_SW(rs1, 1) * P_SW(rs2, 1);$/;"	v
mres1	repo/riscv/insns/kmaxda32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 0);$/;"	v
mres1	repo/riscv/insns/kmaxds32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 0);$/;"	v
mres1	repo/riscv/insns/kmda32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/kmsda32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/kmsr64.h	/^sreg_t mres1 = -(sreg_t)P_SW(rs1, 1) * P_SW(rs2, 1);$/;"	v
mres1	repo/riscv/insns/kmsxda32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 0);$/;"	v
mres1	repo/riscv/insns/kmxda32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 0);$/;"	v
mres1	repo/riscv/insns/smdrs32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/smds32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 1);$/;"	v
mres1	repo/riscv/insns/smxds32.h	/^sreg_t mres1 = (sreg_t)P_SW(RS1, 1) * P_SW(RS2, 0);$/;"	v
mseccfg	repo/riscv/processor.h	/^  mseccfg_csr_t_p mseccfg;$/;"	m	struct:state_t
mseccfg_csr_t	repo/riscv/csrs.cc	/^mseccfg_csr_t::mseccfg_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mseccfg_csr_t
mseccfg_csr_t	repo/riscv/csrs.h	/^class mseccfg_csr_t: public basic_csr_t {$/;"	c
mseccfg_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<mseccfg_csr_t> mseccfg_csr_t_p;$/;"	t
msip_t	repo/riscv/devices.h	/^  typedef uint32_t msip_t;$/;"	t	class:clint_t
msr	repo/riscv/devices.h	/^  uint8_t msr;$/;"	m	class:ns16550_t
mstateen	repo/riscv/processor.h	/^  csr_t_p mstateen[4];$/;"	m	struct:state_t
mstatus	repo/riscv/csrs.h	/^  mstatus_csr_t_p mstatus;$/;"	m	class:final
mstatus	repo/riscv/processor.h	/^  mstatus_csr_t_p mstatus;$/;"	m	struct:state_t
mstatus_csr_t	repo/riscv/csrs.cc	/^mstatus_csr_t::mstatus_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:mstatus_csr_t
mstatus_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<mstatus_csr_t> mstatus_csr_t_p;$/;"	t
mstatush	repo/riscv/processor.h	/^  csr_t_p mstatush;$/;"	m	struct:state_t
mtime	repo/fesvr/syscall.cc	/^    struct riscv_statx_timestamp mtime;$/;"	m	struct:riscv_statx	typeref:struct:riscv_statx::riscv_statx_timestamp	file:
mtime	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> mtime;$/;"	m	struct:riscv_stat	file:
mtime	repo/riscv/devices.h	/^  mtime_t mtime;$/;"	m	class:clint_t
mtime_t	repo/riscv/devices.h	/^  typedef uint64_t mtime_t;$/;"	t	class:clint_t
mtimecmp	repo/riscv/devices.h	/^  std::map<size_t, mtimecmp_t> mtimecmp;$/;"	m	class:clint_t
mtimecmp_t	repo/riscv/devices.h	/^  typedef uint64_t mtimecmp_t;$/;"	t	class:clint_t
mtinst	repo/riscv/processor.h	/^  csr_t_p mtinst;$/;"	m	struct:state_t
mtval	repo/riscv/processor.h	/^  csr_t_p mtval;$/;"	m	struct:state_t
mtval2	repo/riscv/processor.h	/^  csr_t_p mtval2;$/;"	m	struct:state_t
mtvec	repo/riscv/processor.h	/^  csr_t_p mtvec;$/;"	m	struct:state_t
mulh	repo/riscv/arith.h	/^inline int64_t mulh(int64_t a, int64_t b)$/;"	f
mulhsu	repo/riscv/arith.h	/^inline int64_t mulhsu(int64_t a, uint64_t b)$/;"	f
mulhu	repo/riscv/arith.h	/^inline uint64_t mulhu(uint64_t a, uint64_t b)$/;"	f
mutex	repo/fesvr/context.h	/^  pthread_mutex_t mutex;$/;"	m	class:context_t
n_pmp	repo/riscv/processor.h	/^  reg_t n_pmp;$/;"	m	class:processor_t
name	repo/customext/cflush.cc	/^  const char* name() { return "cflush"; }$/;"	f	class:cflush_t
name	repo/customext/dummy_rocc.cc	/^  const char* name() { return "dummy_rocc"; }$/;"	f	class:dummy_rocc_t
name	repo/fdt/fdt.h	/^	char name[0];$/;"	m	struct:fdt_node_header
name	repo/fesvr/rfb.h	/^  std::string name() { return "RISC-V"; }$/;"	f	class:rfb_t
name	repo/riscv/cachesim.h	/^  std::string name;$/;"	m	class:cache_sim_t
name	repo/riscv/disasm.h	/^  std::string name;$/;"	m	class:disasm_insn_t
name	repo/riscv/trap.h	/^  virtual std::string name()$/;"	f	class:trap_t
nameoff	repo/fdt/fdt.h	/^	fdt32_t nameoff;$/;"	m	struct:fdt_property
ndmreset	repo/riscv/debug_module.h	/^  bool ndmreset;$/;"	m	struct:__anon80
new_sp	repo/riscv/insns/cm_pop.h	/^const auto new_sp = SP + insn.zcmp_stack_adjustment(xlen);$/;"	v
new_sp	repo/riscv/insns/cm_push.h	/^const auto new_sp = SP - insn.zcmp_stack_adjustment(xlen);$/;"	v
next	repo/riscv/cachesim.h	/^  uint32_t next() { return reg = (reg>>1)^(-(reg&1) & 0xd0000001); }$/;"	f	class:lfsr_t
next	repo/riscv/mmu.h	/^  struct icache_entry_t* next;$/;"	m	struct:icache_entry_t	typeref:struct:icache_entry_t::icache_entry_t
next_interactive_action	repo/riscv/sim.h	/^  std::optional<std::function<void()>> next_interactive_action;$/;"	m	class:sim_t
next_pc	repo/riscv/insns/sret.h	/^reg_t next_pc = p->get_state()->sepc->read();$/;"	v
next_pc	repo/riscv/insns/sret.h	/^set_pc_and_serialize(next_pc);$/;"	v
nextprop_	repo/fdt/fdt_ro.c	/^static int nextprop_(const void *fdt, int offset)$/;"	f	file:
nlink	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> nlink;$/;"	m	struct:riscv_statx	file:
nlink	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> nlink;$/;"	m	struct:riscv_stat	file:
nmi	repo/riscv/triggers.h	/^  bool nmi;$/;"	m	class:triggers::itrigger_t
noexcept	repo/riscv/csrs.h	/^  bool access_ok(access_type type, reg_t mode) const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  bool extension_enabled_const(unsigned char ext) const noexcept;$/;"	m	class:final
noexcept	repo/riscv/csrs.h	/^  bool get_mml() const noexcept;$/;"	m	class:mseccfg_csr_t
noexcept	repo/riscv/csrs.h	/^  bool get_mmwp() const noexcept;$/;"	m	class:mseccfg_csr_t
noexcept	repo/riscv/csrs.h	/^  bool get_rlb() const noexcept;$/;"	m	class:mseccfg_csr_t
noexcept	repo/riscv/csrs.h	/^  bool match4(reg_t addr) const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  bool myenable(csr_t_p counteren) const noexcept;$/;"	m	class:counter_proxy_csr_t
noexcept	repo/riscv/csrs.h	/^  bool next_locked_and_tor() const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  bool satp_valid(reg_t val) const noexcept;$/;"	m	class:base_atp_csr_t
noexcept	repo/riscv/csrs.h	/^  bool subset_match(reg_t addr, reg_t len) const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t adjust_sd(const reg_t val) const noexcept;$/;"	m	class:base_status_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t compute_mstatus_initial_value() const noexcept;$/;"	m	class:final
noexcept	repo/riscv/csrs.h	/^  reg_t compute_new_satp(reg_t val) const noexcept;$/;"	m	class:base_atp_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t compute_sstatus_write_mask() const noexcept;$/;"	m	class:base_status_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t dependency(const reg_t val, const char feature, const char depends_on) const noexcept;$/;"	m	class:final
noexcept	repo/riscv/csrs.h	/^  reg_t ie_read() const noexcept;$/;"	m	class:generic_int_accessor_t
noexcept	repo/riscv/csrs.h	/^  reg_t ip_read() const noexcept;$/;"	m	class:generic_int_accessor_t
noexcept	repo/riscv/csrs.h	/^  reg_t napot_mask() const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t readvirt(bool virt) const noexcept;$/;"	m	class:virtualized_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t tor_base_paddr() const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  reg_t tor_paddr() const noexcept;$/;"	m	class:pmpaddr_csr_t
noexcept	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept = 0;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept = 0;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  virtual reg_t write_mask() const noexcept = 0;$/;"	m	class:mip_or_mie_csr_t
noexcept	repo/riscv/csrs.h	/^  virtual reg_t written_value() const noexcept;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  void backdoor_write_with_mask(const reg_t mask, const reg_t val) noexcept;$/;"	m	class:mip_csr_t
noexcept	repo/riscv/csrs.h	/^  void bump(const reg_t howmuch) noexcept;$/;"	m	class:wide_counter_csr_t
noexcept	repo/riscv/csrs.h	/^  void ie_write(const reg_t val) noexcept;$/;"	m	class:generic_int_accessor_t
noexcept	repo/riscv/csrs.h	/^  void ip_write(const reg_t val) noexcept;$/;"	m	class:generic_int_accessor_t
noexcept	repo/riscv/csrs.h	/^  void log_special_write(const reg_t address, const reg_t val) const noexcept;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  void log_write() const noexcept;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  void maybe_flush_tlb(const reg_t newval) noexcept;$/;"	m	class:base_status_csr_t
noexcept	repo/riscv/csrs.h	/^  void sync(const reg_t val) noexcept;$/;"	m	class:time_counter_csr_t
noexcept	repo/riscv/csrs.h	/^  void write(const reg_t val) noexcept;$/;"	m	class:csr_t
noexcept	repo/riscv/csrs.h	/^  void write_cause_and_prv(uint8_t cause, reg_t prv) noexcept;$/;"	m	class:dcsr_csr_t
noexcept	repo/riscv/csrs.h	/^  void write_raw(const reg_t val) noexcept;$/;"	m	class:vector_csr_t
noexcept	repo/riscv/csrs.h	/^  void write_with_mask(const reg_t mask, const reg_t val) noexcept;$/;"	m	class:mip_or_mie_csr_t
noexcept	repo/riscv/triggers.h	/^  bool common_match(processor_t * const proc) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  bool mode_match(state_t * const state) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  bool tdata1_write(unsigned index, const reg_t val) noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  bool tdata2_write(unsigned index, const reg_t val) noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  bool tdata3_write(unsigned index, const reg_t val) noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  bool textra_match(processor_t * const proc) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  reg_t tdata1_read(unsigned index) const noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  reg_t tdata2_read(const processor_t * const proc) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  reg_t tdata2_read(unsigned index) const noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  reg_t tdata3_read(const processor_t * const proc) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  reg_t tdata3_read(unsigned index) const noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  reg_t tinfo_read(unsigned index) const noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  static action_t legalize_action(reg_t val, reg_t action_mask, reg_t dmode_mask) noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  static bool legalize_timing(reg_t val, reg_t timing_mask, reg_t select_mask, reg_t execute_mask, reg_t load_mask) noexcept;$/;"	m	class:triggers::mcontrol_common_t
noexcept	repo/riscv/triggers.h	/^  static match_t legalize_match(reg_t val) noexcept;$/;"	m	class:triggers::mcontrol_common_t
noexcept	repo/riscv/triggers.h	/^  std::optional<match_result_t> detect_icount_match() noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  std::optional<match_result_t> detect_memory_access_match(operation_t operation, reg_t address, std::optional<reg_t> data) noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  std::optional<match_result_t> detect_trap_match(const trap_t& t) noexcept;$/;"	m	class:triggers::module_t
noexcept	repo/riscv/triggers.h	/^  unsigned legalize_mhselect(bool h_enabled) const noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept = 0;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept = 0;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  void tdata2_write(processor_t * const proc, const reg_t val) noexcept;$/;"	m	class:triggers::trigger_t
noexcept	repo/riscv/triggers.h	/^  void tdata3_write(processor_t * const proc, const reg_t val) noexcept;$/;"	m	class:triggers::trigger_t
nop	repo/fesvr/dtm.cc	/^void dtm_t::nop()$/;"	f	class:dtm_t
nprocs	repo/riscv/cfg.h	/^  size_t nprocs() const { return hartids().size(); }$/;"	f	class:cfg_t
nprocs	repo/riscv/simif.h	/^  unsigned nprocs() const { return get_cfg().nprocs(); }$/;"	f	class:simif_t
ns16550	repo/riscv/sim.h	/^  std::unique_ptr<ns16550_t> ns16550;$/;"	m	class:sim_t
ns16550_t	repo/riscv/devices.h	/^class ns16550_t : public abstract_device_t {$/;"	c
ns16550_t	repo/riscv/ns16550.cc	/^ns16550_t::ns16550_t(class bus_t *bus, abstract_interrupt_controller_t *intctrl,$/;"	f	class:ns16550_t
null_device	repo/fesvr/device.h	/^  null_device_t null_device;$/;"	m	class:device_list_t
null_device_t	repo/fesvr/device.h	/^class null_device_t : public device_t$/;"	c
num_acc	repo/customext/dummy_rocc.cc	/^  static const int num_acc = 4;$/;"	m	class:dummy_rocc_t	file:
num_devices	repo/fesvr/device.h	/^  size_t num_devices;$/;"	m	class:device_list_t
num_harts	repo/fesvr/dtm.h	/^  int num_harts;$/;"	m	class:dtm_t
num_ids	repo/riscv/devices.h	/^  uint32_t num_ids;$/;"	m	class:plic_t
num_ids_word	repo/riscv/devices.h	/^  uint32_t num_ids_word;$/;"	m	class:plic_t
off	repo/riscv/insns/bfp.h	/^int off = cfg & (xlen-1);$/;"	v
off	repo/riscv/insns/bfpw.h	/^int off = cfg & 31;$/;"	v
off_dt_strings	repo/fdt/fdt.h	/^	fdt32_t off_dt_strings;		 \/* offset to strings *\/$/;"	m	struct:fdt_header
off_dt_strings	repo/fdt/libfdt.h	/^fdt_set_hdr_(off_dt_strings);$/;"	v
off_dt_struct	repo/fdt/fdt.h	/^	fdt32_t off_dt_struct;		 \/* offset to structure *\/$/;"	m	struct:fdt_header
off_dt_struct	repo/fdt/libfdt.h	/^fdt_set_hdr_(off_dt_struct);$/;"	v
off_mem_rsvmap	repo/fdt/fdt.h	/^	fdt32_t off_mem_rsvmap;		 \/* offset to memory reserve map *\/$/;"	m	struct:fdt_header
off_mem_rsvmap	repo/fdt/libfdt.h	/^fdt_set_hdr_(off_mem_rsvmap);$/;"	v
offset	repo/fesvr/device.h	/^    uint64_t offset;$/;"	m	struct:disk_t::request_t
offset	repo/riscv/insns/vslidedown_vi.h	/^reg_t offset = 0;$/;"	v
offset	repo/riscv/insns/vslidedown_vx.h	/^reg_t offset = 0;$/;"	v
offset	repo/riscv/insns/vslideup_vi.h	/^const reg_t offset = insn.v_zimm5();$/;"	v
offset	repo/riscv/insns/vslideup_vx.h	/^const reg_t offset = RS1;$/;"	v
old	repo/riscv/insns/csrrc.h	/^reg_t old = p->get_csr(csr, insn, write);$/;"	v
old	repo/riscv/insns/csrrci.h	/^reg_t old = p->get_csr(csr, insn, write);$/;"	v
old	repo/riscv/insns/csrrs.h	/^reg_t old = p->get_csr(csr, insn, write);$/;"	v
old	repo/riscv/insns/csrrsi.h	/^reg_t old = p->get_csr(csr, insn, write);$/;"	v
old	repo/riscv/insns/csrrw.h	/^reg_t old = p->get_csr(csr, insn, true);$/;"	v
old	repo/riscv/insns/csrrwi.h	/^reg_t old = p->get_csr(csr, insn, true);$/;"	v
old_tios	repo/fesvr/term.cc	/^  struct termios old_tios;$/;"	m	class:canonical_termios_t	typeref:struct:canonical_termios_t::termios	file:
op	repo/fesvr/dtm.h	/^    uint32_t op;$/;"	m	struct:dtm_t::req
opcode	repo/riscv/rocc.h	/^  unsigned opcode : 7;$/;"	m	struct:rocc_insn_t
opcode_cache	repo/riscv/processor.h	/^  insn_desc_t opcode_cache[OPCODE_CACHE_SIZE];$/;"	m	class:processor_t
operation	repo/riscv/triggers.h	/^    triggers::operation_t operation;$/;"	m	class:triggers::matched_t
operation_t	repo/riscv/triggers.h	/^} operation_t;$/;"	t	namespace:triggers	typeref:enum:triggers::__anon86
operator !	repo/fesvr/byteorder.h	/^  bool operator!() { return !value; }$/;"	f	class:base_endian
operator &=	repo/fesvr/byteorder.h	/^  base_endian& operator&=(const base_endian& rhs) { value &= rhs.value; return *this; }$/;"	f	class:base_endian
operator ()	repo/riscv/cfg.h	/^  T operator()() const { return value; }$/;"	f	class:cfg_arg_t
operator <<	repo/fesvr/htif_hexwriter.cc	/^std::ostream& operator<< (std::ostream& o, const htif_hexwriter_t& h)$/;"	f
operator =	repo/riscv/cfg.h	/^  T operator=(const T v) {$/;"	f	class:cfg_arg_t
operator ==	repo/riscv/disasm.h	/^  bool operator == (insn_t insn) const$/;"	f	class:disasm_insn_t
operator []	repo/riscv/decode.h	/^  const T& operator [] (size_t i) const$/;"	f	class:regfile_t
operator ^=	repo/fesvr/byteorder.h	/^  base_endian& operator^=(const base_endian& rhs) { value ^= rhs.value; return *this; }$/;"	f	class:base_endian
operator int8_t	repo/fesvr/byteorder.h	/^  operator int8_t() { return value; }$/;"	f	class:target_endian
operator uint8_t	repo/fesvr/byteorder.h	/^  operator uint8_t() { return value; }$/;"	f	class:target_endian
operator |=	repo/fesvr/byteorder.h	/^  base_endian& operator|=(const base_endian& rhs) { value |= rhs.value; return *this; }$/;"	f	class:base_endian
opt	repo/disasm/disasm.cc	/^static const arg_t* opt = nullptr;$/;"	v	file:
option	repo/fesvr/option_parser.cc	/^void option_parser_t::option(char c, const char* s, int arg, std::function<void(const char*)> action)$/;"	f	class:option_parser_t
option	repo/spike_dasm/spike_dasm_option_parser.cc	/^void option_parser_t::option(char c, const char* s, int arg, std::function<void(const char*)> action)$/;"	f	class:option_parser_t
option_parser_t	repo/fesvr/option_parser.h	/^  option_parser_t() : helpmsg(0) {}$/;"	f	class:option_parser_t
option_parser_t	repo/fesvr/option_parser.h	/^class option_parser_t$/;"	c
option_t	repo/fesvr/option_parser.h	/^    option_t(char chr, const char* str, int arg, std::function<void(const char*)> func)$/;"	f	struct:option_parser_t::option_t
option_t	repo/fesvr/option_parser.h	/^  struct option_t$/;"	s	class:option_parser_t
opts	repo/fesvr/option_parser.h	/^  std::vector<option_t> opts;$/;"	m	class:option_parser_t
orig	repo/riscv/csrs.h	/^  csr_t_p orig;$/;"	m	class:rv32_high_csr_t
orig	repo/riscv/csrs.h	/^  csr_t_p orig;$/;"	m	class:rv32_low_csr_t
orig_csr	repo/riscv/csrs.h	/^  csr_t_p orig_csr;$/;"	m	class:virtualized_csr_t
orig_satp	repo/riscv/csrs.h	/^  satp_csr_t_p orig_satp;$/;"	m	class:virtualized_satp_csr_t
orig_sstatus	repo/riscv/csrs.h	/^  sstatus_proxy_csr_t_p orig_sstatus;$/;"	m	class:sstatus_csr_t
out_data	repo/fesvr/tsi.h	/^  std::deque<uint32_t> out_data;$/;"	m	class:tsi_t
out_ready	repo/fesvr/tsi.h	/^  bool out_ready() { return true; }$/;"	f	class:tsi_t
overlay_adjust_local_phandles	repo/fdt/fdt_overlay.c	/^static int overlay_adjust_local_phandles(void *fdto, uint32_t delta)$/;"	f	file:
overlay_adjust_node_phandles	repo/fdt/fdt_overlay.c	/^static int overlay_adjust_node_phandles(void *fdto, int node,$/;"	f	file:
overlay_apply_node	repo/fdt/fdt_overlay.c	/^static int overlay_apply_node(void *fdt, int target,$/;"	f	file:
overlay_fixup_one_phandle	repo/fdt/fdt_overlay.c	/^static int overlay_fixup_one_phandle(void *fdt, void *fdto,$/;"	f	file:
overlay_fixup_phandle	repo/fdt/fdt_overlay.c	/^static int overlay_fixup_phandle(void *fdt, void *fdto, int symbols_off,$/;"	f	file:
overlay_fixup_phandles	repo/fdt/fdt_overlay.c	/^static int overlay_fixup_phandles(void *fdt, void *fdto)$/;"	f	file:
overlay_get_target	repo/fdt/fdt_overlay.c	/^static int overlay_get_target(const void *fdt, const void *fdto,$/;"	f	file:
overlay_get_target_phandle	repo/fdt/fdt_overlay.c	/^static uint32_t overlay_get_target_phandle(const void *fdto, int fragment)$/;"	f	file:
overlay_merge	repo/fdt/fdt_overlay.c	/^static int overlay_merge(void *fdt, void *fdto)$/;"	f	file:
overlay_phandle_add_offset	repo/fdt/fdt_overlay.c	/^static int overlay_phandle_add_offset(void *fdt, int node,$/;"	f	file:
overlay_symbol_update	repo/fdt/fdt_overlay.c	/^static int overlay_symbol_update(void *fdt, void *fdto)$/;"	f	file:
overlay_update_local_node_references	repo/fdt/fdt_overlay.c	/^static int overlay_update_local_node_references(void *fdto,$/;"	f	file:
overlay_update_local_references	repo/fdt/fdt_overlay.c	/^static int overlay_update_local_references(void *fdto, uint32_t delta)$/;"	f	file:
overridden	repo/riscv/cfg.h	/^  bool overridden() const { return was_set; }$/;"	f	class:cfg_arg_t
override	repo/fesvr/dtm.h	/^  virtual size_t chunk_align() override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual size_t chunk_max_size() override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual void clear_chunk(addr_t taddr, size_t len) override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual void idle() override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual void read_chunk(addr_t taddr, size_t len, void* dst) override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual void reset() override;$/;"	m	class:dtm_t
override	repo/fesvr/dtm.h	/^  virtual void write_chunk(addr_t taddr, size_t len, const void* src) override;$/;"	m	class:dtm_t
override	repo/fesvr/tsi.h	/^  void read_chunk(addr_t taddr, size_t nbytes, void* dst) override;$/;"	m	class:tsi_t
override	repo/fesvr/tsi.h	/^  void reset() override;$/;"	m	class:tsi_t
override	repo/fesvr/tsi.h	/^  void write_chunk(addr_t taddr, size_t nbytes, const void* src) override;$/;"	m	class:tsi_t
override	repo/riscv/csrs.h	/^  bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:const_csr_t
override	repo/riscv/csrs.h	/^  bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:base_atp_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:basic_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:composite_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:dcsr_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:epc_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:final
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:hgatp_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:hstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:masked_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:medeleg_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:mevent_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:mideleg_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:mie_proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:mip_proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:mseccfg_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:pmpaddr_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:pmpcfg_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:rv32_high_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:rv32_low_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:scountovf_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:seed_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:sstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:stimecmp_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:tdata1_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:tdata2_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:tdata3_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:tselect_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:tvec_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:vector_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:virtualized_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:virtualized_satp_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:vxsat_csr_t
override	repo/riscv/csrs.h	/^  virtual bool unlogged_write(const reg_t val) noexcept override;$/;"	m	class:wide_counter_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:cause_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:composite_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:const_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:dcsr_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:epc_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:hideleg_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:hstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:mideleg_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:mie_proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:mip_proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:pmpaddr_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:pmpcfg_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:rv32_high_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:rv32_low_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:scountovf_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:seed_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:sstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:tdata1_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:tdata2_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:tdata3_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:time_counter_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:tinfo_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:tvec_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:virtualized_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t read() const noexcept override;$/;"	m	class:wide_counter_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t write_mask() const noexcept override;$/;"	m	class:mie_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t write_mask() const noexcept override;$/;"	m	class:mip_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t written_value() const noexcept override;$/;"	m	class:rv32_high_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t written_value() const noexcept override;$/;"	m	class:rv32_low_csr_t
override	repo/riscv/csrs.h	/^  virtual reg_t written_value() const noexcept override;$/;"	m	class:wide_counter_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:composite_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:counter_proxy_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:dcsr_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:debug_mode_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:dpc_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:final
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:hgatp_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:hstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:hypervisor_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:jvt_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:medeleg_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:mideleg_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:mseccfg_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:pmpaddr_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:pmpcfg_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:rv32_high_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:rv32_low_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:satp_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:scountovf_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:seed_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:sstateen_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:vector_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:virtualized_satp_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:virtualized_stimecmp_csr_t
override	repo/riscv/csrs.h	/^  virtual void verify_permissions(insn_t insn, bool write) const override;$/;"	m	class:vxsat_csr_t
override	repo/riscv/devices.h	/^  virtual bool load(reg_t addr, size_t len, uint8_t* bytes) override;$/;"	m	class:mmio_plugin_device_t
override	repo/riscv/devices.h	/^  virtual bool store(reg_t addr, size_t len, const uint8_t* bytes) override;$/;"	m	class:mmio_plugin_device_t
override	repo/riscv/devices.h	/^  virtual ~mmio_plugin_device_t() override;$/;"	m	class:mmio_plugin_device_t
override	repo/riscv/sim.h	/^  virtual bool mmio_load(reg_t paddr, size_t len, uint8_t* bytes) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual bool mmio_store(reg_t paddr, size_t len, const uint8_t* bytes) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual char* addr_to_mem(reg_t paddr) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual const char* get_symbol(uint64_t paddr) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual endianness_t get_target_endianness() const override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual void idle() override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual void proc_reset(unsigned id) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual void read_chunk(addr_t taddr, size_t len, void* dst) override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual void reset() override;$/;"	m	class:sim_t
override	repo/riscv/sim.h	/^  virtual void write_chunk(addr_t taddr, size_t len, const void* src) override;$/;"	m	class:sim_t
override	repo/riscv/triggers.h	/^      operation_t operation, reg_t address, std::optional<reg_t> data) noexcept override;$/;"	m	class:triggers::mcontrol_common_t
override	repo/riscv/triggers.h	/^  virtual bool simple_match(bool interrupt, reg_t bit) const override;$/;"	m	class:triggers::etrigger_t
override	repo/riscv/triggers.h	/^  virtual bool simple_match(bool interrupt, reg_t bit) const override;$/;"	m	class:triggers::itrigger_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::disabled_trigger_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::etrigger_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::icount_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::itrigger_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::mcontrol6_t
override	repo/riscv/triggers.h	/^  virtual reg_t tdata1_read(const processor_t * const proc) const noexcept override;$/;"	m	class:triggers::mcontrol_t
override	repo/riscv/triggers.h	/^  virtual std::optional<match_result_t> detect_icount_match(processor_t * const proc) noexcept override;$/;"	m	class:triggers::icount_t
override	repo/riscv/triggers.h	/^  virtual std::optional<match_result_t> detect_trap_match(processor_t * const proc, const trap_t& t) noexcept override;$/;"	m	class:triggers::trap_common_t
override	repo/riscv/triggers.h	/^  virtual void stash_read_values() override;$/;"	m	class:triggers::icount_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::disabled_trigger_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::etrigger_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::icount_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::itrigger_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::mcontrol6_t
override	repo/riscv/triggers.h	/^  virtual void tdata1_write(processor_t * const proc, const reg_t val, const bool allow_chain) noexcept override;$/;"	m	class:triggers::mcontrol_t
p	difftest.cc	/^static processor_t *p = NULL;$/;"	v	file:
p	repo/riscv/extension.h	/^  processor_t* p;$/;"	m	class:extension_t
p	repo/riscv/vector_unit.h	/^  processor_t* p;$/;"	m	class:vectorUnit_t
p	repo/tests/testlib.py	/^    def p(self, obj):$/;"	m	class:Gdb
p_align	repo/fesvr/elf.h	/^  uint32_t p_align;$/;"	m	struct:__anon69
p_align	repo/fesvr/elf.h	/^  uint64_t p_align;$/;"	m	struct:__anon73
p_filesz	repo/fesvr/elf.h	/^  uint32_t p_filesz;$/;"	m	struct:__anon69
p_filesz	repo/fesvr/elf.h	/^  uint64_t p_filesz;$/;"	m	struct:__anon73
p_flags	repo/fesvr/elf.h	/^  uint32_t p_flags;$/;"	m	struct:__anon69
p_flags	repo/fesvr/elf.h	/^  uint32_t p_flags;$/;"	m	struct:__anon73
p_imm2	repo/disasm/disasm.cc	/^} p_imm2;$/;"	v	typeref:struct:__anon59
p_imm2	repo/riscv/decode.h	/^  uint64_t p_imm2() { return x(20, 2); }$/;"	f	class:insn_t
p_imm3	repo/disasm/disasm.cc	/^} p_imm3;$/;"	v	typeref:struct:__anon60
p_imm3	repo/riscv/decode.h	/^  uint64_t p_imm3() { return x(20, 3); }$/;"	f	class:insn_t
p_imm4	repo/disasm/disasm.cc	/^} p_imm4;$/;"	v	typeref:struct:__anon61
p_imm4	repo/riscv/decode.h	/^  uint64_t p_imm4() { return x(20, 4); }$/;"	f	class:insn_t
p_imm5	repo/disasm/disasm.cc	/^} p_imm5;$/;"	v	typeref:struct:__anon62
p_imm5	repo/riscv/decode.h	/^  uint64_t p_imm5() { return x(20, 5); }$/;"	f	class:insn_t
p_imm6	repo/disasm/disasm.cc	/^} p_imm6;$/;"	v	typeref:struct:__anon63
p_imm6	repo/riscv/decode.h	/^  uint64_t p_imm6() { return x(20, 6); }$/;"	f	class:insn_t
p_memsz	repo/fesvr/elf.h	/^  uint32_t p_memsz;$/;"	m	struct:__anon69
p_memsz	repo/fesvr/elf.h	/^  uint64_t p_memsz;$/;"	m	struct:__anon73
p_offset	repo/fesvr/elf.h	/^  uint32_t p_offset;$/;"	m	struct:__anon69
p_offset	repo/fesvr/elf.h	/^  uint64_t p_offset;$/;"	m	struct:__anon73
p_paddr	repo/fesvr/elf.h	/^  uint32_t p_paddr;$/;"	m	struct:__anon69
p_paddr	repo/fesvr/elf.h	/^  uint64_t p_paddr;$/;"	m	struct:__anon73
p_type	repo/fesvr/elf.h	/^  uint32_t p_type;$/;"	m	struct:__anon69
p_type	repo/fesvr/elf.h	/^  uint32_t p_type;$/;"	m	struct:__anon73
p_vaddr	repo/fesvr/elf.h	/^  uint32_t p_vaddr;$/;"	m	struct:__anon69
p_vaddr	repo/fesvr/elf.h	/^  uint64_t p_vaddr;$/;"	m	struct:__anon73
packToExtF80UI64	repo/softfloat/internals.h	152;"	d
packToF128UI64	repo/softfloat/internals.h	183;"	d
packToF128UI96	repo/softfloat/internals.h	254;"	d
packToF16UI	repo/softfloat/internals.h	90;"	d
packToF32UI	repo/softfloat/internals.h	111;"	d
packToF64UI	repo/softfloat/internals.h	132;"	d
paddr_bits	repo/riscv/processor.cc	/^int processor_t::paddr_bits()$/;"	f	class:processor_t
paddr_ok	repo/riscv/sim.cc	/^static bool paddr_ok(reg_t addr)$/;"	f	file:
parse	repo/fesvr/option_parser.cc	/^const char* const* option_parser_t::parse(const char* const* argv0)$/;"	f	class:option_parser_t
parse	repo/spike_dasm/spike_dasm_option_parser.cc	/^const char* const* option_parser_t::parse(const char* const* argv0)$/;"	f	class:option_parser_t
parse_arguments	repo/fesvr/htif.cc	/^void htif_t::parse_arguments(int argc, char ** argv)$/;"	f	class:htif_t
parse_hartids	repo/spike_main/spike.cc	/^static std::vector<size_t> parse_hartids(const char *s)$/;"	f	file:
parse_mem_layout	repo/spike_main/spike.cc	/^static std::vector<mem_cfg_t> parse_mem_layout(const char* arg)$/;"	f	file:
parse_varch_string	repo/riscv/processor.cc	/^void processor_t::parse_varch_string(const char* s)$/;"	f	class:processor_t
payload	repo/fesvr/device.h	/^  uint64_t payload() { return tohost << 16 >> 16; }$/;"	f	class:command_t
payloads	repo/fesvr/htif.h	/^  std::vector<std::string> payloads;$/;"	m	class:htif_t
pc	difftest.cc	/^  word_t pc;$/;"	m	struct:diff_context_t	file:
pc	repo/riscv/processor.h	/^  reg_t pc;$/;"	m	struct:state_t
pc_alignment_mask	repo/riscv/processor.h	/^  reg_t pc_alignment_mask() {$/;"	f	class:processor_t
pc_histogram	repo/riscv/processor.h	/^  std::unordered_map<reg_t,uint64_t> pc_histogram;$/;"	m	class:processor_t
pending	repo/riscv/triggers.h	/^  bool pending = false, pending_read_value = false;$/;"	m	class:triggers::icount_t
pending_read_value	repo/riscv/triggers.h	/^  bool pending = false, pending_read_value = false;$/;"	m	class:triggers::icount_t
pending_reads	repo/fesvr/device.h	/^  std::queue<command_t> pending_reads;$/;"	m	class:bcd_t
perform_abstract_command	repo/riscv/debug_module.cc	/^bool debug_module_t::perform_abstract_command()$/;"	f	class:debug_module_t
pixel_format	repo/fesvr/rfb.cc	/^std::string rfb_t::pixel_format()$/;"	f	class:rfb_t
plic	repo/riscv/sim.h	/^  std::unique_ptr<plic_t> plic;$/;"	m	class:sim_t
plic_context_t	repo/riscv/devices.h	/^  plic_context_t(processor_t* proc, bool mmode)$/;"	f	struct:plic_context_t
plic_context_t	repo/riscv/devices.h	/^struct plic_context_t {$/;"	s
plic_t	repo/riscv/devices.h	/^class plic_t : public abstract_device_t, public abstract_interrupt_controller_t {$/;"	c
plic_t	repo/riscv/plic.cc	/^plic_t::plic_t(simif_t* sim, uint32_t ndev)$/;"	f	class:plic_t
plugin	repo/riscv/devices.h	/^  mmio_plugin_t plugin;$/;"	m	class:mmio_plugin_device_t
plugin_devices	repo/riscv/sim.h	/^  std::vector<std::pair<reg_t, abstract_device_t*>> plugin_devices;$/;"	m	class:sim_t
pmp_homogeneous	repo/riscv/mmu.cc	/^reg_t mmu_t::pmp_homogeneous(reg_t addr, reg_t len)$/;"	f	class:mmu_t
pmp_ok	repo/riscv/mmu.cc	/^bool mmu_t::pmp_ok(reg_t addr, reg_t len, access_type type, reg_t mode)$/;"	f	class:mmu_t
pmp_tor_mask	repo/riscv/processor.h	/^  reg_t pmp_tor_mask() { return -(reg_t(1) << (lg_pmp_granularity - PMP_SHIFT)); }$/;"	f	class:processor_t
pmpaddr	repo/riscv/processor.h	/^  pmpaddr_csr_t_p pmpaddr[max_pmp];$/;"	m	struct:state_t
pmpaddr_csr_t	repo/riscv/csrs.cc	/^pmpaddr_csr_t::pmpaddr_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:pmpaddr_csr_t
pmpaddr_csr_t	repo/riscv/csrs.h	/^class pmpaddr_csr_t: public csr_t {$/;"	c
pmpaddr_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<pmpaddr_csr_t> pmpaddr_csr_t_p;$/;"	t
pmpcfg_csr_t	repo/riscv/csrs.cc	/^pmpcfg_csr_t::pmpcfg_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:pmpcfg_csr_t
pmpcfg_csr_t	repo/riscv/csrs.h	/^class pmpcfg_csr_t: public csr_t {$/;"	c
pmpidx	repo/riscv/csrs.h	/^  const size_t pmpidx;$/;"	m	class:pmpaddr_csr_t
pmpregions	repo/riscv/cfg.h	/^  reg_t                              pmpregions;$/;"	m	class:cfg_t
popcount	repo/riscv/arith.h	/^static inline int popcount(uint64_t val)$/;"	f
popcount	repo/riscv/insns/vcpop_m.h	/^WRITE_RD(popcount);$/;"	v
popcount	repo/riscv/insns/vcpop_m.h	/^reg_t popcount = 0;$/;"	v
pos	repo/riscv/insns/vcompress_vm.h	/^reg_t pos = 0;$/;"	v
pos	repo/riscv/insns/vfirst_m.h	/^WRITE_RD(pos);$/;"	v
pos	repo/riscv/insns/vfirst_m.h	/^reg_t pos = -1;$/;"	v
prefix	repo/build/Makefile	/^prefix       ?= \/usr\/local$/;"	m
prev_hstatus	repo/riscv/insns/sret.h	/^reg_t prev_hstatus = STATE.hstatus->read();$/;"	v
prev_prv	repo/riscv/insns/mnret.h	/^reg_t prev_prv = get_field(s, MNSTATUS_MNPP);$/;"	v
prev_prv	repo/riscv/insns/mret.h	/^reg_t prev_prv = get_field(s, MSTATUS_MPP);$/;"	v
prev_prv	repo/riscv/insns/sret.h	/^reg_t prev_prv = get_field(s, MSTATUS_SPP);$/;"	v
prev_virt	repo/riscv/insns/mnret.h	/^reg_t prev_virt = get_field(s, MNSTATUS_MNPV);$/;"	v
prev_virt	repo/riscv/insns/mret.h	/^reg_t prev_virt = get_field(s, MSTATUS_MPV);$/;"	v
primitiveTypes_h	repo/softfloat/primitiveTypes.h	38;"	d
primitives_h	repo/softfloat/primitives.h	38;"	d
print_stats	repo/riscv/cachesim.cc	/^void cache_sim_t::print_stats()$/;"	f	class:cache_sim_t
print_stats	repo/riscv/cachesim.h	/^  void print_stats()$/;"	f	class:cache_memtracer_t
priority	repo/riscv/devices.h	/^  uint8_t priority[PLIC_MAX_DEVICES];$/;"	m	class:plic_t
priority_read	repo/riscv/plic.cc	/^bool plic_t::priority_read(reg_t offset, uint32_t *val)$/;"	f	class:plic_t
priority_write	repo/riscv/plic.cc	/^bool plic_t::priority_write(reg_t offset, uint32_t val)$/;"	f	class:plic_t
priv	repo/riscv/cfg.h	/^  cfg_arg_t<const char *>            priv;$/;"	m	class:cfg_t
probe_once	repo/disasm/disasm.cc	/^const disasm_insn_t* disassembler_t::probe_once(insn_t insn, size_t idx) const$/;"	f	class:disassembler_t
proc	repo/riscv/csrs.h	/^  processor_t* const proc;$/;"	m	class:csr_t
proc	repo/riscv/devices.h	/^  processor_t *proc;$/;"	m	struct:plic_context_t
proc	repo/riscv/mmu.h	/^  processor_t* proc;$/;"	m	class:mmu_t
proc	repo/riscv/triggers.h	/^  processor_t *proc;$/;"	m	class:triggers::module_t
proc_reset	repo/riscv/debug_module.cc	/^void debug_module_t::proc_reset(unsigned id)$/;"	f	class:debug_module_t
proc_reset	repo/riscv/sim.cc	/^void sim_t::proc_reset(unsigned id)$/;"	f	class:sim_t
processor_t	repo/riscv/processor.cc	/^processor_t::processor_t(const isa_parser_t *isa, const cfg_t *cfg,$/;"	f	class:processor_t
processor_t	repo/riscv/processor.h	/^class processor_t : public abstract_device_t$/;"	c
procs	repo/riscv/sim.h	/^  std::vector<processor_t*> procs;$/;"	m	class:sim_t
producer	repo/fesvr/dtm.h	/^  pthread_t producer;$/;"	m	class:dtm_t
producer_thread	repo/fesvr/dtm.cc	/^void dtm_t::producer_thread()$/;"	f	class:dtm_t
progbufsize	repo/riscv/debug_module.h	/^  unsigned progbufsize;$/;"	m	struct:__anon79
progbufsize	repo/riscv/debug_module.h	/^  unsigned progbufsize;$/;"	m	struct:__anon82
program_buffer	repo/riscv/debug_module.h	/^    uint8_t *program_buffer;$/;"	m	class:debug_module_t
program_buffer_bytes	repo/riscv/debug_module.h	/^    unsigned program_buffer_bytes;$/;"	m	class:debug_module_t
project_name	repo/build/Makefile	/^project_name := spike$/;"	m
project_ver	repo/build/Makefile	/^  project_ver:=$(shell $(scripts_dir)\/vcs-version.sh $(src_dir))$/;"	m
project_ver	repo/build/Makefile	/^  project_ver:=?$/;"	m
prototypes	repo/configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
proxy_csr_t	repo/riscv/csrs.cc	/^proxy_csr_t::proxy_csr_t(processor_t* const proc, const reg_t addr, csr_t_p delegate):$/;"	f	class:proxy_csr_t
proxy_csr_t	repo/riscv/csrs.h	/^class proxy_csr_t: public csr_t {$/;"	c
prv	repo/riscv/csrs.h	/^  uint8_t prv;$/;"	m	class:dcsr_csr_t
prv	repo/riscv/processor.h	/^  reg_t prv;    \/\/ TODO: Can this be an enum instead?$/;"	m	struct:state_t
ptbase	repo/riscv/mmu.h	/^  reg_t ptbase;$/;"	m	struct:vm_info
pte_load	repo/riscv/mmu.h	/^  reg_t pte_load(reg_t pte_paddr, reg_t addr, bool virt, access_type trap_type, size_t ptesize) {$/;"	f	class:mmu_t
pte_load	repo/riscv/mmu.h	/^  template<typename T> inline reg_t pte_load(reg_t pte_paddr, reg_t addr, bool virt, access_type trap_type)$/;"	f	class:mmu_t
pte_store	repo/riscv/mmu.h	/^  template<typename T> inline void pte_store(reg_t pte_paddr, reg_t new_pte, reg_t addr, bool virt, access_type trap_type)$/;"	f	class:mmu_t
pte_store	repo/riscv/mmu.h	/^  void pte_store(reg_t pte_paddr, reg_t new_pte, reg_t addr, bool virt, access_type trap_type, size_t ptesize) {$/;"	f	class:mmu_t
ptesize	repo/riscv/mmu.h	/^  int ptesize;$/;"	m	struct:vm_info
push_addr	repo/fesvr/tsi.cc	/^void tsi_t::push_addr(addr_t addr)$/;"	f	class:tsi_t
push_custom_insn	repo/riscv/rocc.h	52;"	d
push_len	repo/fesvr/tsi.cc	/^void tsi_t::push_len(addr_t len)$/;"	f	class:tsi_t
put_csr	repo/riscv/processor.cc	/^void processor_t::put_csr(int which, reg_t val)$/;"	f	class:processor_t
r	repo/riscv/interactive.cc	/^  freg_t r;$/;"	m	union:fpr	file:
r	repo/riscv/rocc.h	/^  rocc_insn_t r;$/;"	m	union:rocc_insn_union_t
r_hi	repo/riscv/insns/aes64ks2.h	/^uint32_t    r_hi    = (rs1_hi ^ rs2_lo ^ rs2_hi) ;$/;"	v
r_lo	repo/riscv/insns/aes64ks2.h	/^uint32_t    r_lo    = (rs1_hi ^ rs2_lo         ) ;$/;"	v
raise_interrupt	repo/riscv/extension.cc	/^void extension_t::raise_interrupt()$/;"	f	class:extension_t
ram_words	repo/fesvr/dtm.h	/^  size_t ram_words;$/;"	m	class:dtm_t
randomness_source	repo/riscv/entropy_source.h	/^  std::string randomness_source = "\/dev\/urandom";$/;"	m	class:entropy_source
rcon	repo/disasm/disasm.cc	/^} rcon;$/;"	v	typeref:struct:__anon65
rcon	repo/riscv/decode.h	/^  uint64_t rcon() { return x(20, 4); } \/\/ Crypto ISE - AES64 round const.$/;"	f	class:insn_t
rcon	repo/riscv/insns/aes64ks1i.h	/^uint8_t     rcon              = 0            ;$/;"	v
rd	repo/riscv/decode.h	/^  uint64_t rd() { return x(7, 5); }$/;"	f	class:insn_t
rd	repo/riscv/insns/maddr32.h	/^reg_t rd = P_W(RD, 0);$/;"	v
rd	repo/riscv/insns/msubr32.h	/^reg_t rd = P_W(RD, 0);$/;"	v
rd	repo/riscv/insns/mulr64.h	/^reg_t rd = (reg_t)P_W(RS1, 0) * P_W(RS2, 0);$/;"	v
rd	repo/riscv/insns/mulsr64.h	/^sreg_t rd = (sreg_t)P_SW(RS1, 0) * P_SW(RS2, 0);$/;"	v
rd	repo/riscv/rocc.h	/^  unsigned rd : 5;$/;"	m	struct:rocc_insn_t
rd_num	repo/riscv/insns/vid_v.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	repo/riscv/insns/viota_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	repo/riscv/insns/vmsbf_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	repo/riscv/insns/vmsif_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	repo/riscv/insns/vmsof_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rdcycle	repo/riscv/encoding.h	358;"	d
rdev	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> rdev;$/;"	m	struct:riscv_stat	file:
rdev_major	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> rdev_major;$/;"	m	struct:riscv_statx	file:
rdev_minor	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> rdev_minor;$/;"	m	struct:riscv_statx	file:
rdinstret	repo/riscv/encoding.h	359;"	d
rdtime	repo/riscv/encoding.h	357;"	d
read	repo/fesvr/dtm.cc	/^uint32_t dtm_t::read(uint32_t addr)$/;"	f	class:dtm_t
read	repo/fesvr/htif_pthread.cc	/^ssize_t htif_pthread_t::read(void* buf, size_t max_size)$/;"	f	class:htif_pthread_t
read	repo/fesvr/memif.cc	/^void memif_t::read(addr_t addr, size_t len, void* bytes)$/;"	f	class:memif_t
read	repo/fesvr/rfb.cc	/^std::string rfb_t::read()$/;"	f	class:rfb_t
read	repo/fesvr/term.cc	/^int canonical_terminal_t::read()$/;"	f	class:canonical_terminal_t
read32	repo/riscv/debug_module.cc	/^uint32_t debug_module_t::read32(uint8_t *memory, unsigned int index)$/;"	f	class:debug_module_t
read_accesses	repo/riscv/cachesim.h	/^  uint64_t read_accesses;$/;"	m	class:cache_sim_t
read_chunk	repo/fesvr/dtm.cc	/^void dtm_t::read_chunk(uint64_t taddr, size_t len, void* dst)$/;"	f	class:dtm_t
read_chunk	repo/fesvr/htif_hexwriter.cc	/^void htif_hexwriter_t::read_chunk(addr_t taddr, size_t len, void* vdst)$/;"	f	class:htif_hexwriter_t
read_chunk	repo/fesvr/tsi.cc	/^void tsi_t::read_chunk(addr_t taddr, size_t nbytes, void* dst)$/;"	f	class:tsi_t
read_chunk	repo/riscv/sim.cc	/^void sim_t::read_chunk(addr_t taddr, size_t len, void* dst)$/;"	f	class:sim_t
read_csr	repo/fesvr/dtm.cc	/^uint64_t dtm_t::read_csr(unsigned which)$/;"	f	class:dtm_t
read_csr	repo/riscv/encoding.h	338;"	d
read_file_bytes	repo/spike_main/spike.cc	/^static void read_file_bytes(const char *filename,size_t fileoff,$/;"	f	file:
read_int16	repo/fesvr/memif.cc	/^target_endian<int16_t> memif_t::read_int16(addr_t addr)$/;"	f	class:memif_t
read_int32	repo/fesvr/memif.cc	/^target_endian<int32_t> memif_t::read_int32(addr_t addr)$/;"	f	class:memif_t
read_int64	repo/fesvr/memif.cc	/^target_endian<int64_t> memif_t::read_int64(addr_t addr)$/;"	f	class:memif_t
read_int8	repo/fesvr/memif.cc	/^target_endian<int8_t> memif_t::read_int8(addr_t addr)$/;"	f	class:memif_t
read_little_endian_reg	repo/riscv/devices.h	/^void read_little_endian_reg(T word, reg_t addr, size_t len, uint8_t* bytes)$/;"	f
read_mask	repo/riscv/csrs.h	/^  const reg_t read_mask;$/;"	m	class:generic_int_accessor_t
read_misses	repo/riscv/cachesim.h	/^  uint64_t read_misses;$/;"	m	class:cache_sim_t
read_pos	repo/fesvr/rfb.h	/^  size_t read_pos;$/;"	m	class:rfb_t
read_uint16	repo/fesvr/memif.cc	/^target_endian<uint16_t> memif_t::read_uint16(addr_t addr)$/;"	f	class:memif_t
read_uint32	repo/fesvr/memif.cc	/^target_endian<uint32_t> memif_t::read_uint32(addr_t addr)$/;"	f	class:memif_t
read_uint64	repo/fesvr/memif.cc	/^target_endian<uint64_t> memif_t::read_uint64(addr_t addr)$/;"	f	class:memif_t
read_uint8	repo/fesvr/memif.cc	/^target_endian<uint8_t> memif_t::read_uint8(addr_t addr)$/;"	f	class:memif_t
readline	repo/riscv/interactive.cc	/^static std::string readline(int fd)$/;"	f	file:
readonaddr	repo/riscv/debug_module.h	/^  bool readonaddr;$/;"	m	struct:__anon84
readondata	repo/riscv/debug_module.h	/^  bool readondata;$/;"	m	struct:__anon84
real_time	repo/riscv/devices.h	/^  bool real_time;$/;"	m	class:clint_t
real_time_clint	repo/riscv/cfg.h	/^  cfg_arg_t<bool>                    real_time_clint;$/;"	m	class:cfg_t
real_time_ref_secs	repo/riscv/devices.h	/^  uint64_t real_time_ref_secs;$/;"	m	class:clint_t
real_time_ref_usecs	repo/riscv/devices.h	/^  uint64_t real_time_ref_usecs;$/;"	m	class:clint_t
recip7	repo/softfloat/fall_reciprocal.c	/^static inline uint64_t recip7(uint64_t val, int e, int s, int rm, bool sub,$/;"	f	file:
recv	repo/fesvr/htif_pthread.cc	/^void htif_pthread_t::recv(void* buf, size_t size)$/;"	f	class:htif_pthread_t
recv_buf	repo/riscv/remote_bitbang.h	/^  char recv_buf[buf_size];$/;"	m	class:remote_bitbang_t
recv_end	repo/riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_nonblocking	repo/fesvr/htif_pthread.cc	/^bool htif_pthread_t::recv_nonblocking(void* buf, size_t size)$/;"	f	class:htif_pthread_t
recv_start	repo/riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_word	repo/fesvr/tsi.cc	/^uint32_t tsi_t::recv_word(void)$/;"	f	class:tsi_t
refill_icache	repo/riscv/mmu.h	/^  inline icache_entry_t* refill_icache(reg_t addr, icache_entry_t* entry)$/;"	f	class:mmu_t
refill_tlb	repo/riscv/mmu.cc	/^tlb_entry_t mmu_t::refill_tlb(reg_t vaddr, reg_t paddr, char* host_addr, access_type type)$/;"	f	class:mmu_t
reg	repo/riscv/cachesim.h	/^  uint32_t reg;$/;"	m	class:lfsr_t
reg_file	repo/riscv/vector_unit.h	/^  void *reg_file;$/;"	m	class:vectorUnit_t
reg_from_bytes	repo/riscv/mmu.cc	/^reg_t reg_from_bytes(size_t len, const uint8_t* bytes)$/;"	f
reg_io_width	repo/riscv/devices.h	/^  uint32_t reg_io_width;$/;"	m	class:ns16550_t
reg_referenced	repo/riscv/vector_unit.h	/^  char reg_referenced[NVPR];$/;"	m	class:vectorUnit_t
reg_shift	repo/riscv/devices.h	/^  uint32_t reg_shift;$/;"	m	class:ns16550_t
reg_t	repo/ci-tests/testlib.c	/^static std::vector<std::pair<reg_t, mem_t*>> make_mems(const std::vector<mem_cfg_t> &layout)$/;"	v	file:
reg_t	repo/fesvr/memif.h	/^typedef uint64_t reg_t;$/;"	t
reg_t	repo/riscv/decode.h	/^typedef uint64_t reg_t;$/;"	t
reg_t	repo/riscv/mmio_plugin.h	/^typedef uint64_t reg_t;$/;"	t
regfile_t	repo/riscv/decode.h	/^  regfile_t()$/;"	f	class:regfile_t
regfile_t	repo/riscv/decode.h	/^class regfile_t$/;"	c
register_base_instructions	repo/riscv/processor.cc	/^void processor_t::register_base_instructions()$/;"	f	class:processor_t
register_command	repo/fesvr/device.cc	/^void device_t::register_command(size_t cmd, command_func_t handler, const char* name)$/;"	f	class:device_t
register_device	repo/fesvr/device.cc	/^void device_list_t::register_device(device_t* dev)$/;"	f	class:device_list_t
register_devices	repo/fesvr/htif.cc	/^void htif_t::register_devices()$/;"	f	class:htif_t
register_extension	repo/riscv/extensions.cc	/^void register_extension(const char* name, std::function<extension_t*()> f)$/;"	f
register_extension	repo/riscv/processor.cc	/^void processor_t::register_extension(extension_t* x)$/;"	f	class:processor_t
register_insn	repo/riscv/processor.cc	/^void processor_t::register_insn(insn_desc_t desc)$/;"	f	class:processor_t
register_memtracer	repo/riscv/mmu.cc	/^void mmu_t::register_memtracer(memtracer_t* t)$/;"	f	class:mmu_t
register_mmio_plugin	repo/riscv/devices.cc	/^void register_mmio_plugin(const char* name_cstr,$/;"	f
remote_bitbang	repo/riscv/sim.h	/^  remote_bitbang_t* remote_bitbang;$/;"	m	class:sim_t
remote_bitbang_t	repo/riscv/remote_bitbang.cc	/^remote_bitbang_t::remote_bitbang_t(uint16_t port, jtag_dtm_t *tap) :$/;"	f	class:remote_bitbang_t
remote_bitbang_t	repo/riscv/remote_bitbang.h	/^class remote_bitbang_t$/;"	c
req	repo/fesvr/dtm.h	/^  struct req {$/;"	s	class:dtm_t
req_bits	repo/fesvr/dtm.h	/^  req req_bits() { return req_buf; }$/;"	f	class:dtm_t
req_buf	repo/fesvr/dtm.h	/^  req req_buf;$/;"	m	class:dtm_t
req_consume	repo/fesvr/dtm.h	/^  sem_t req_consume;$/;"	m	class:dtm_t
req_produce	repo/fesvr/dtm.h	/^  sem_t req_produce;$/;"	m	class:dtm_t
req_valid	repo/fesvr/dtm.h	/^  bool req_valid() { return req_wait; }$/;"	f	class:dtm_t
req_wait	repo/fesvr/dtm.h	/^  bool req_wait;$/;"	m	class:dtm_t
request_t	repo/fesvr/device.h	/^  struct request_t$/;"	s	class:disk_t
require	repo/riscv/insn_macros.h	7;"	d
require_accelerator	repo/riscv/decode_macros.h	135;"	d
require_align	repo/riscv/decode_macros.h	155;"	d
require_authentication	repo/riscv/debug_module.h	/^  bool require_authentication;$/;"	m	struct:__anon79
require_either_extension	repo/riscv/decode_macros.h	131;"	d
require_envcfg	repo/riscv/decode_macros.h	161;"	d
require_extension	repo/riscv/decode_macros.h	130;"	d
require_fp	repo/riscv/decode_macros.h	134;"	d
require_fs	repo/riscv/decode_macros.h	133;"	d
require_hs_qualified	repo/riscv/decode_macros.h	126;"	d
require_impl	repo/riscv/decode_macros.h	132;"	d
require_noover	repo/riscv/decode_macros.h	156;"	d
require_noover_widen	repo/riscv/decode_macros.h	158;"	d
require_novirt	repo/riscv/decode_macros.h	125;"	d
require_privilege	repo/riscv/decode_macros.h	124;"	d
require_privilege_hs_qualified	repo/riscv/decode_macros.h	127;"	d
require_rv32	repo/riscv/decode_macros.h	129;"	d
require_rv64	repo/riscv/decode_macros.h	128;"	d
require_vector	repo/riscv/decode_macros.h	137;"	d
require_vector_novtype	repo/riscv/decode_macros.h	147;"	d
require_vector_vs	repo/riscv/decode_macros.h	136;"	d
require_vm	repo/riscv/decode_macros.h	160;"	d
require_zcmp_pushpop	repo/riscv/decode_macros.h	171;"	d
required_rti_cycles	repo/riscv/jtag_dtm.h	/^    unsigned required_rti_cycles;$/;"	m	class:jtag_dtm_t
res	repo/riscv/insns/kaddh.h	/^sreg_t res = (sreg_t)P_SH(RS1, 0) + (sreg_t)P_SH(RS2, 0);$/;"	v
res	repo/riscv/insns/kaddw.h	/^sreg_t res = (sreg_t)P_SW(RS1, 0) + (sreg_t)P_SW(RS2, 0);$/;"	v
res	repo/riscv/insns/kdmabb.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kdmabt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kdmatt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kdmbb.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kdmbt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kdmtt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/khmbb.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/khmbt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/khmtt.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kmsr64.h	/^sreg_t res;$/;"	v
res	repo/riscv/insns/kslliw.h	/^sreg_t res = rs1 << sa;$/;"	v
res	repo/riscv/insns/ksllw.h	/^sreg_t res = rs1 << sa;$/;"	v
res	repo/riscv/insns/ksubh.h	/^sreg_t res = (sreg_t)P_SH(RS1, 0) - (sreg_t)P_SH(RS2, 0);$/;"	v
res	repo/riscv/insns/ksubw.h	/^sreg_t res = (sreg_t)P_SW(RS1, 0) - (sreg_t)P_SW(RS2, 0);$/;"	v
res	repo/riscv/insns/raddw.h	/^sreg_t res = (sreg_t)P_SW(RS1, 0) + (sreg_t)P_SW(RS2, 0);$/;"	v
res	repo/riscv/insns/rsubw.h	/^sreg_t res = (sreg_t)P_SW(RS1, 0) - (sreg_t)P_SW(RS2, 0);$/;"	v
res	repo/riscv/insns/smal.h	/^sreg_t res = 0;$/;"	v
res	repo/riscv/insns/ukaddh.h	/^sreg_t res = (sreg_t)P_H(RS1, 0) + (sreg_t)P_H(RS2, 0);$/;"	v
res	repo/riscv/insns/ukaddw.h	/^sreg_t res = (sreg_t)P_W(RS1, 0) + (sreg_t)P_W(RS2, 0);$/;"	v
res	repo/riscv/insns/uksubh.h	/^sreg_t res = (sreg_t)P_H(RS1, 0) - (sreg_t)P_H(RS2, 0);$/;"	v
res	repo/riscv/insns/uksubw.h	/^sreg_t res = (sreg_t)P_W(RS1, 0) - (sreg_t)P_W(RS2, 0);$/;"	v
res	repo/riscv/insns/uraddw.h	/^reg_t res = (reg_t)P_W(RS1, 0) + (reg_t)P_W(RS2, 0);$/;"	v
res	repo/riscv/insns/ursubw.h	/^reg_t res = (reg_t)P_W(RS1, 0) - (reg_t)P_W(RS2, 0);$/;"	v
res	repo/riscv/insns/vmv_x_s.h	/^reg_t res;$/;"	v
reservable	repo/riscv/simif.h	/^  virtual bool reservable(reg_t paddr) { return addr_to_mem(paddr); }$/;"	f	class:simif_t
reset	repo/fesvr/dtm.cc	/^void dtm_t::reset()$/;"	f	class:dtm_t
reset	repo/fesvr/tsi.cc	/^void tsi_t::reset()$/;"	f	class:tsi_t
reset	repo/riscv/debug_module.cc	/^void debug_module_t::reset()$/;"	f	class:debug_module_t
reset	repo/riscv/decode.h	/^  void reset()$/;"	f	class:regfile_t
reset	repo/riscv/entropy_source.h	/^  void reset() {$/;"	f	class:entropy_source
reset	repo/riscv/extension.h	/^  virtual void reset() {};$/;"	f	class:extension_t
reset	repo/riscv/jtag_dtm.cc	/^void jtag_dtm_t::reset() {$/;"	f	class:jtag_dtm_t
reset	repo/riscv/processor.cc	/^void processor_t::reset()$/;"	f	class:processor_t
reset	repo/riscv/processor.cc	/^void state_t::reset(processor_t* const proc, reg_t max_isa)$/;"	f	class:state_t
reset	repo/riscv/sim.cc	/^void sim_t::reset()$/;"	f	class:sim_t
reset	repo/riscv/vector_unit.cc	/^void vectorUnit_t::vectorUnit_t::reset()$/;"	f	class:vectorUnit_t::vectorUnit_t
resp	repo/fesvr/dtm.h	/^    uint32_t resp;$/;"	m	struct:dtm_t::resp
resp	repo/fesvr/dtm.h	/^  struct resp {$/;"	s	class:dtm_t
resp_buf	repo/fesvr/dtm.h	/^  resp resp_buf;$/;"	m	class:dtm_t
resp_consume	repo/fesvr/dtm.h	/^  sem_t resp_consume;$/;"	m	class:dtm_t
resp_produce	repo/fesvr/dtm.h	/^  sem_t resp_produce;$/;"	m	class:dtm_t
resp_ready	repo/fesvr/dtm.h	/^  bool resp_ready() { return true; }$/;"	f	class:dtm_t
resp_wait	repo/fesvr/dtm.h	/^  bool resp_wait;$/;"	m	class:dtm_t
respond	repo/fesvr/device.h	/^  void respond(uint64_t resp) { cb((tohost >> 48 << 48) | (resp << 16 >> 16)); }$/;"	f	class:command_t
restore_reg	repo/fesvr/dtm.cc	/^void dtm_t::restore_reg(unsigned regno, uint64_t val)$/;"	f	class:dtm_t
restore_tios	repo/fesvr/term.cc	/^  bool restore_tios;$/;"	m	class:canonical_termios_t	file:
result	repo/riscv/insns/aes64dsm.h	/^WRITE_RD(result);$/;"	v
result	repo/riscv/insns/aes64dsm.h	/^uint64_t result= ((uint64_t)col_1 << 32) | col_0;$/;"	v
result	repo/riscv/insns/aes64esm.h	/^WRITE_RD(result);$/;"	v
result	repo/riscv/insns/aes64esm.h	/^uint64_t result= ((uint64_t)col_1 << 32) | col_0;$/;"	v
result	repo/riscv/insns/aes64im.h	/^WRITE_RD(result);$/;"	v
result	repo/riscv/insns/aes64im.h	/^uint64_t result= ((uint64_t)col_1 << 32) | col_0;$/;"	v
result	repo/riscv/insns/aes64ks1i.h	/^WRITE_RD(result);$/;"	v
result	repo/riscv/insns/aes64ks1i.h	/^uint64_t    result                           ;$/;"	v
result	repo/riscv/insns/aes64ks2.h	/^WRITE_RD(result);$/;"	v
result	repo/riscv/insns/aes64ks2.h	/^uint64_t    result  =  ((uint64_t)r_hi << 32) | r_lo ;$/;"	v
result	repo/riscv/insns/sha512sig0h.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sha512sig0l.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sha512sig1h.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sha512sig1l.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sha512sum0r.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sha512sum1r.h	/^reg_t result =$/;"	v
result	repo/riscv/insns/sm3p0.h	/^uint32_t result = src ^ ROL32(src, 9) ^ ROL32(src, 17);$/;"	v
result	repo/riscv/insns/sm3p1.h	/^uint32_t result = src ^ ROL32(src, 15) ^ ROL32(src, 23);$/;"	v
result	repo/riscv/insns/sm4ed.h	/^uint32_t result = rotl ^ RS1;$/;"	v
result	repo/riscv/insns/sm4ks.h	/^uint32_t result = rotl ^ RS1;$/;"	v
resume	repo/debug_rom/debug_rom.S	/^resume:$/;"	l
resume	repo/fesvr/dtm.cc	/^void dtm_t::resume(int hartsel)$/;"	f	class:dtm_t
resumeack	repo/riscv/debug_module.h	/^  bool resumeack;$/;"	m	struct:__anon85
resumereq	repo/riscv/debug_module.h	/^  bool resumereq;$/;"	m	struct:__anon80
return_resp	repo/fesvr/dtm.cc	/^void dtm_t::return_resp(resp resp_bits){$/;"	f	class:dtm_t
reverse_list	repo/build/Makefile	/^reverse_list = $(call reverse_list_h,$(1),)$/;"	m
reverse_list_h	repo/build/Makefile	/^define reverse_list_h$/;"	m
rfb_t	repo/fesvr/rfb.cc	/^rfb_t::rfb_t(int display)$/;"	f	class:rfb_t
rfb_t	repo/fesvr/rfb.h	/^class rfb_t : public device_t$/;"	c
rfb_thread_main	repo/fesvr/rfb.cc	/^void* rfb_thread_main(void* arg)$/;"	f
rhs	repo/riscv/insns/div.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	repo/riscv/insns/divu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	repo/riscv/insns/divuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	repo/riscv/insns/divw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rhs	repo/riscv/insns/rem.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	repo/riscv/insns/remu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	repo/riscv/insns/remuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	repo/riscv/insns/remw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rin	repo/riscv/socketif.cc	/^std::string socketif_t::rin(std::ostream &sout_)$/;"	f	class:socketif_t
riscv_CFLAGS	repo/build/riscv.mk	/^riscv_CFLAGS = -fPIC$/;"	m
riscv_gen_hdrs	repo/build/riscv.mk	/^riscv_gen_hdrs = \\$/;"	m
riscv_gen_srcs	repo/build/riscv.mk	/^riscv_gen_srcs = $(addsuffix .cc,$(riscv_insn_list))$/;"	m
riscv_insn_ext_a	repo/build/riscv.mk	/^riscv_insn_ext_a = \\$/;"	m
riscv_insn_ext_b	repo/build/riscv.mk	/^riscv_insn_ext_b = \\$/;"	m
riscv_insn_ext_c	repo/build/riscv.mk	/^riscv_insn_ext_c = \\$/;"	m
riscv_insn_ext_cmo	repo/build/riscv.mk	/^riscv_insn_ext_cmo = \\$/;"	m
riscv_insn_ext_d	repo/build/riscv.mk	/^riscv_insn_ext_d = \\$/;"	m
riscv_insn_ext_d_zfa	repo/build/riscv.mk	/^riscv_insn_ext_d_zfa = \\$/;"	m
riscv_insn_ext_f	repo/build/riscv.mk	/^riscv_insn_ext_f = \\$/;"	m
riscv_insn_ext_f_zfa	repo/build/riscv.mk	/^riscv_insn_ext_f_zfa= \\$/;"	m
riscv_insn_ext_h	repo/build/riscv.mk	/^riscv_insn_ext_h = \\$/;"	m
riscv_insn_ext_i	repo/build/riscv.mk	/^riscv_insn_ext_i = \\$/;"	m
riscv_insn_ext_k	repo/build/riscv.mk	/^riscv_insn_ext_k = \\$/;"	m
riscv_insn_ext_m	repo/build/riscv.mk	/^riscv_insn_ext_m = \\$/;"	m
riscv_insn_ext_p	repo/build/riscv.mk	/^riscv_insn_ext_p = \\$/;"	m
riscv_insn_ext_p_64_bit_profile	repo/build/riscv.mk	/^riscv_insn_ext_p_64_bit_profile = \\$/;"	m
riscv_insn_ext_p_non_simd	repo/build/riscv.mk	/^riscv_insn_ext_p_non_simd = \\$/;"	m
riscv_insn_ext_p_partial_simd	repo/build/riscv.mk	/^riscv_insn_ext_p_partial_simd = \\$/;"	m
riscv_insn_ext_p_rv64_only	repo/build/riscv.mk	/^riscv_insn_ext_p_rv64_only = \\$/;"	m
riscv_insn_ext_p_simd	repo/build/riscv.mk	/^riscv_insn_ext_p_simd = \\$/;"	m
riscv_insn_ext_q	repo/build/riscv.mk	/^riscv_insn_ext_q = \\$/;"	m
riscv_insn_ext_q_zfa	repo/build/riscv.mk	/^riscv_insn_ext_q_zfa = \\$/;"	m
riscv_insn_ext_v	repo/build/riscv.mk	/^riscv_insn_ext_v = \\$/;"	m
riscv_insn_ext_v_alu_fp	repo/build/riscv.mk	/^riscv_insn_ext_v_alu_fp = \\$/;"	m
riscv_insn_ext_v_alu_int	repo/build/riscv.mk	/^riscv_insn_ext_v_alu_int = \\$/;"	m
riscv_insn_ext_v_amo	repo/build/riscv.mk	/^riscv_insn_ext_v_amo = \\$/;"	m
riscv_insn_ext_v_ctrl	repo/build/riscv.mk	/^riscv_insn_ext_v_ctrl = \\$/;"	m
riscv_insn_ext_v_ldst	repo/build/riscv.mk	/^riscv_insn_ext_v_ldst = \\$/;"	m
riscv_insn_ext_zcb	repo/build/riscv.mk	/^riscv_insn_ext_zcb = \\$/;"	m
riscv_insn_ext_zce	repo/build/riscv.mk	/^riscv_insn_ext_zce = \\$/;"	m
riscv_insn_ext_zcmp	repo/build/riscv.mk	/^riscv_insn_ext_zcmp = \\$/;"	m
riscv_insn_ext_zcmt	repo/build/riscv.mk	/^riscv_insn_ext_zcmt = \\$/;"	m
riscv_insn_ext_zfh	repo/build/riscv.mk	/^riscv_insn_ext_zfh = \\$/;"	m
riscv_insn_ext_zfh_zfa	repo/build/riscv.mk	/^riscv_insn_ext_zfh_zfa = \\$/;"	m
riscv_insn_ext_zicond	repo/build/riscv.mk	/^riscv_insn_ext_zicond = \\$/;"	m
riscv_insn_list	repo/build/riscv.mk	/^riscv_insn_list = \\$/;"	m
riscv_insn_priv	repo/build/riscv.mk	/^riscv_insn_priv = \\$/;"	m
riscv_insn_smrnmi	repo/build/riscv.mk	/^riscv_insn_smrnmi = \\$/;"	m
riscv_insn_svinval	repo/build/riscv.mk	/^riscv_insn_svinval = \\$/;"	m
riscv_install_hdrs	repo/build/riscv.mk	/^riscv_install_hdrs = \\$/;"	m
riscv_install_prog_srcs	repo/build/riscv.mk	/^riscv_install_prog_srcs = \\$/;"	m
riscv_install_shared_lib	repo/build/riscv.mk	/^riscv_install_shared_lib = yes$/;"	m
riscv_junk	repo/build/riscv.mk	/^riscv_junk = \\$/;"	m
riscv_precompiled_hdrs	repo/build/riscv.mk	/^riscv_precompiled_hdrs = \\$/;"	m
riscv_srcs	repo/build/riscv.mk	/^riscv_srcs = \\$/;"	m
riscv_stat	repo/fesvr/syscall.cc	/^  riscv_stat(const struct stat& s, htif_t* htif)$/;"	f	struct:riscv_stat
riscv_stat	repo/fesvr/syscall.cc	/^struct riscv_stat$/;"	s	file:
riscv_statx	repo/fesvr/syscall.cc	/^  riscv_statx(const struct statx& s, htif_t* htif)$/;"	f	struct:riscv_statx
riscv_statx	repo/fesvr/syscall.cc	/^struct riscv_statx$/;"	s	file:
riscv_statx_timestamp	repo/fesvr/syscall.cc	/^struct riscv_statx_timestamp {$/;"	s	file:
riscv_subproject_deps	repo/build/riscv.mk	/^riscv_subproject_deps = \\$/;"	m
riscv_test_srcs	repo/build/riscv.mk	/^riscv_test_srcs =$/;"	m
rm	repo/riscv/decode.h	/^  uint64_t rm() { return x(12, 3); }$/;"	f	class:insn_t
rocc_insn_t	repo/riscv/rocc.h	/^struct rocc_insn_t$/;"	s
rocc_insn_union_t	repo/riscv/rocc.h	/^union rocc_insn_union_t$/;"	u
rocc_t	repo/riscv/rocc.h	/^class rocc_t : public extension_t$/;"	c
rom_device_t	repo/riscv/devices.h	/^class rom_device_t : public abstract_device_t {$/;"	c
rom_device_t	repo/riscv/rom.cc	/^rom_device_t::rom_device_t(std::vector<char> data)$/;"	f	class:rom_device_t
rotl	repo/riscv/insns/sm4ed.h	/^uint32_t rotl   = (linear << (8*bs)) | (linear >> (32-8*bs));$/;"	v
rotl	repo/riscv/insns/sm4ks.h	/^uint32_t rotl   = (x << (8*bs)) | (x >> (32-8*bs));$/;"	v
round_consts	repo/riscv/insns/aes64ks1i.h	/^uint8_t     round_consts [10] = {$/;"	v
rs1	repo/riscv/decode.h	/^  uint64_t rs1() { return x(15, 5); }$/;"	f	class:insn_t
rs1	repo/riscv/insns/ave.h	/^sreg_t rs1 = RS1;$/;"	v
rs1	repo/riscv/insns/bmator.h	/^int64_t rs1 = RS1;$/;"	v
rs1	repo/riscv/insns/bmatxor.h	/^int64_t rs1 = RS1;$/;"	v
rs1	repo/riscv/insns/kabsw.h	/^int32_t rs1 = P_W(RS1, 0);$/;"	v
rs1	repo/riscv/insns/kslliw.h	/^sreg_t rs1 = sext32(RS1);$/;"	v
rs1	repo/riscv/insns/ksllw.h	/^sreg_t rs1 = sext32(RS1);$/;"	v
rs1	repo/riscv/insns/kslraw.h	/^sreg_t rs1 = sext32(RS1);$/;"	v
rs1	repo/riscv/insns/kslraw_u.h	/^sreg_t rs1 = sext32(RS1);$/;"	v
rs1	repo/riscv/insns/sra_u.h	/^sreg_t rs1 = sext_xlen(RS1);$/;"	v
rs1	repo/riscv/insns/srai_u.h	/^sreg_t rs1 = sext_xlen(RS1);$/;"	v
rs1	repo/riscv/insns/vrgather_vx.h	/^reg_t rs1 = RS1;$/;"	v
rs1	repo/riscv/rocc.h	/^  unsigned rs1 : 5;$/;"	m	struct:rocc_insn_t
rs1_hi	repo/riscv/insns/aes64ks2.h	/^uint32_t    rs1_hi  =  RS1 >> 32;$/;"	v
rs2	repo/riscv/decode.h	/^  uint64_t rs2() { return x(20, 5); }$/;"	f	class:insn_t
rs2	repo/riscv/insns/ave.h	/^sreg_t rs2 = RS2;$/;"	v
rs2	repo/riscv/rocc.h	/^  unsigned rs2 : 5;$/;"	m	struct:rocc_insn_t
rs2_hi	repo/riscv/insns/aes64ks2.h	/^uint32_t    rs2_hi  =  RS2 >> 32;$/;"	v
rs2_lo	repo/riscv/insns/aes64ks2.h	/^uint32_t    rs2_lo  =  RS2      ;$/;"	v
rs2_num	repo/riscv/insns/vcpop_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vfirst_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vfmv_f_s.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/viota_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vmsbf_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vmsif_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vmsof_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	repo/riscv/insns/vmv_x_s.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2t	repo/riscv/insns/bmator.h	/^int64_t rs2t = RS2;$/;"	v
rs2t	repo/riscv/insns/bmatxor.h	/^int64_t rs2t = RS2;$/;"	v
rs3	repo/riscv/decode.h	/^  uint64_t rs3() { return x(27, 5); }$/;"	f	class:insn_t
rshamt	repo/riscv/insns/fsl.h	/^int rshamt = -shamt & (xlen-1);$/;"	v
rshamt	repo/riscv/insns/fslw.h	/^int rshamt = -shamt & 31;$/;"	v
rshamt	repo/riscv/insns/fsr.h	/^int rshamt = -shamt & (xlen-1);$/;"	v
rshamt	repo/riscv/insns/fsri.h	/^int rshamt = -shamt & (xlen-1);$/;"	v
rshamt	repo/riscv/insns/fsriw.h	/^int rshamt = -shamt & 31;$/;"	v
rshamt	repo/riscv/insns/fsrw.h	/^int rshamt = -shamt & 31;$/;"	v
rshamt	repo/riscv/insns/rol.h	/^int rshamt = -shamt & (xlen-1);$/;"	v
rshamt	repo/riscv/insns/rolw.h	/^int rshamt = -shamt & 31;$/;"	v
rshamt	repo/riscv/insns/ror.h	/^int rshamt = -shamt & (xlen-1);$/;"	v
rshamt	repo/riscv/insns/rorw.h	/^int rshamt = -shamt & 31;$/;"	v
rsqrte7	repo/softfloat/fall_reciprocal.c	/^static inline uint64_t rsqrte7(uint64_t val, int e, int s, bool sub) {$/;"	f	file:
rti_remaining	repo/riscv/debug_module.h	/^    unsigned rti_remaining;$/;"	m	class:debug_module_t
rti_remaining	repo/riscv/jtag_dtm.h	/^    unsigned rti_remaining;$/;"	m	class:jtag_dtm_t
run	repo/fesvr/htif.cc	/^int htif_t::run()$/;"	f	class:htif_t
run	repo/riscv/sim.cc	/^int sim_t::run()$/;"	f	class:sim_t
run_abstract_command	repo/fesvr/dtm.cc	/^uint32_t dtm_t::run_abstract_command(uint32_t command,$/;"	f	class:dtm_t
run_test_idle	repo/riscv/debug_module.cc	/^void debug_module_t::run_test_idle()$/;"	f	class:debug_module_t
running	repo/fesvr/dtm.h	/^  bool running;$/;"	m	class:dtm_t
rv32_high_csr_t	repo/riscv/csrs.cc	/^rv32_high_csr_t::rv32_high_csr_t(processor_t* const proc, const reg_t addr, csr_t_p orig):$/;"	f	class:rv32_high_csr_t
rv32_high_csr_t	repo/riscv/csrs.h	/^class rv32_high_csr_t: public csr_t {$/;"	c
rv32_low_csr_t	repo/riscv/csrs.cc	/^rv32_low_csr_t::rv32_low_csr_t(processor_t* const proc, const reg_t addr, csr_t_p orig):$/;"	f	class:rv32_low_csr_t
rv32_low_csr_t	repo/riscv/csrs.h	/^class rv32_low_csr_t: public csr_t {$/;"	c
rvb_b_address	repo/disasm/disasm.cc	/^} rvb_b_address;$/;"	v	typeref:struct:__anon2
rvb_h_address	repo/disasm/disasm.cc	/^} rvb_h_address;$/;"	v	typeref:struct:__anon3
rvc_addi16sp_imm	repo/disasm/disasm.cc	/^} rvc_addi16sp_imm;$/;"	v	typeref:struct:__anon36
rvc_addi16sp_imm	repo/riscv/decode.h	/^  int64_t rvc_addi16sp_imm() { return (x(6, 1) << 4) + (x(2, 1) << 5) + (x(5, 1) << 6) + (x(3, 2) << 7) + (xs(12, 1) << 9); }$/;"	f	class:insn_t
rvc_addi4spn_imm	repo/disasm/disasm.cc	/^} rvc_addi4spn_imm;$/;"	v	typeref:struct:__anon35
rvc_addi4spn_imm	repo/riscv/decode.h	/^  int64_t rvc_addi4spn_imm() { return (x(6, 1) << 2) + (x(5, 1) << 3) + (x(11, 2) << 4) + (x(7, 4) << 6); }$/;"	f	class:insn_t
rvc_b_imm	repo/riscv/decode.h	/^  int64_t rvc_b_imm() { return (x(3, 2) << 1) + (x(10, 2) << 3) + (x(2, 1) << 5) + (x(5, 2) << 6) + (xs(12, 1) << 8); }$/;"	f	class:insn_t
rvc_branch_target	repo/disasm/disasm.cc	/^} rvc_branch_target;$/;"	v	typeref:struct:__anon46
rvc_fp_rs2	repo/disasm/disasm.cc	/^} rvc_fp_rs2;$/;"	v	typeref:struct:__anon29
rvc_fp_rs2s	repo/disasm/disasm.cc	/^} rvc_fp_rs2s;$/;"	v	typeref:struct:__anon32
rvc_imm	repo/disasm/disasm.cc	/^} rvc_imm;$/;"	v	typeref:struct:__anon34
rvc_imm	repo/riscv/decode.h	/^  int64_t rvc_imm() { return x(2, 5) + (xs(12, 1) << 5); }$/;"	f	class:insn_t
rvc_index	repo/riscv/decode.h	/^  uint64_t rvc_index() { return x(2, 8); }$/;"	f	class:insn_t
rvc_j_imm	repo/riscv/decode.h	/^  int64_t rvc_j_imm() { return (x(3, 3) << 1) + (x(11, 1) << 4) + (x(2, 1) << 5) + (x(7, 1) << 6) + (x(6, 1) << 7) + (x(9, 2) << 8) + (x(8, 1) << 10) + (xs(12, 1) << 11); }$/;"	f	class:insn_t
rvc_jump_target	repo/disasm/disasm.cc	/^} rvc_jump_target;$/;"	v	typeref:struct:__anon47
rvc_lbimm	repo/riscv/decode.h	/^  uint64_t rvc_lbimm() { return (x(5, 1) << 1) + x(6, 1); }$/;"	f	class:insn_t
rvc_ld_address	repo/disasm/disasm.cc	/^} rvc_ld_address;$/;"	v	typeref:struct:__anon45
rvc_ld_imm	repo/riscv/decode.h	/^  int64_t rvc_ld_imm() { return (x(10, 3) << 3) + (x(5, 2) << 6); }$/;"	f	class:insn_t
rvc_ldsp_address	repo/disasm/disasm.cc	/^} rvc_ldsp_address;$/;"	v	typeref:struct:__anon41
rvc_ldsp_imm	repo/riscv/decode.h	/^  int64_t rvc_ldsp_imm() { return (x(5, 2) << 3) + (x(12, 1) << 5) + (x(2, 3) << 6); }$/;"	f	class:insn_t
rvc_lhimm	repo/riscv/decode.h	/^  uint64_t rvc_lhimm() { return (x(5, 1) << 1); }$/;"	f	class:insn_t
rvc_lw_address	repo/disasm/disasm.cc	/^} rvc_lw_address;$/;"	v	typeref:struct:__anon44
rvc_lw_imm	repo/riscv/decode.h	/^  int64_t rvc_lw_imm() { return (x(6, 1) << 2) + (x(10, 3) << 3) + (x(5, 1) << 6); }$/;"	f	class:insn_t
rvc_lwsp_address	repo/disasm/disasm.cc	/^} rvc_lwsp_address;$/;"	v	typeref:struct:__anon40
rvc_lwsp_imm	repo/disasm/disasm.cc	/^} rvc_lwsp_imm;$/;"	v	typeref:struct:__anon37
rvc_lwsp_imm	repo/riscv/decode.h	/^  int64_t rvc_lwsp_imm() { return (x(4, 3) << 2) + (x(12, 1) << 5) + (x(2, 2) << 6); }$/;"	f	class:insn_t
rvc_r1sc	repo/riscv/decode.h	/^  uint64_t rvc_r1sc() { return x(7, 3); }$/;"	f	class:insn_t
rvc_r2sc	repo/riscv/decode.h	/^  uint64_t rvc_r2sc() { return x(2, 3); }$/;"	f	class:insn_t
rvc_rd	repo/riscv/decode.h	/^  uint64_t rvc_rd() { return rd(); }$/;"	f	class:insn_t
rvc_rlist	repo/riscv/decode.h	/^  uint64_t rvc_rlist() { return x(4, 4); }$/;"	f	class:insn_t
rvc_rs1	repo/disasm/disasm.cc	/^} rvc_rs1;$/;"	v	typeref:struct:__anon27
rvc_rs1	repo/riscv/decode.h	/^  uint64_t rvc_rs1() { return rd(); }$/;"	f	class:insn_t
rvc_rs1s	repo/disasm/disasm.cc	/^} rvc_rs1s;$/;"	v	typeref:struct:__anon30
rvc_rs1s	repo/riscv/decode.h	/^  uint64_t rvc_rs1s() { return 8 + x(7, 3); }$/;"	f	class:insn_t
rvc_rs2	repo/disasm/disasm.cc	/^} rvc_rs2;$/;"	v	typeref:struct:__anon28
rvc_rs2	repo/riscv/decode.h	/^  uint64_t rvc_rs2() { return x(2, 5); }$/;"	f	class:insn_t
rvc_rs2s	repo/disasm/disasm.cc	/^} rvc_rs2s;$/;"	v	typeref:struct:__anon31
rvc_rs2s	repo/riscv/decode.h	/^  uint64_t rvc_rs2s() { return 8 + x(2, 3); }$/;"	f	class:insn_t
rvc_sdsp_address	repo/disasm/disasm.cc	/^} rvc_sdsp_address;$/;"	v	typeref:struct:__anon43
rvc_sdsp_imm	repo/riscv/decode.h	/^  int64_t rvc_sdsp_imm() { return (x(10, 3) << 3) + (x(7, 3) << 6); }$/;"	f	class:insn_t
rvc_shamt	repo/disasm/disasm.cc	/^} rvc_shamt;$/;"	v	typeref:struct:__anon38
rvc_simm3	repo/riscv/decode.h	/^  int64_t rvc_simm3() { return x(10, 3); }$/;"	f	class:insn_t
rvc_sp	repo/disasm/disasm.cc	/^} rvc_sp;$/;"	v	typeref:struct:__anon33
rvc_spimm	repo/riscv/decode.h	/^  uint64_t rvc_spimm() { return x(2, 2) << 4; }$/;"	f	class:insn_t
rvc_swsp_address	repo/disasm/disasm.cc	/^} rvc_swsp_address;$/;"	v	typeref:struct:__anon42
rvc_swsp_imm	repo/riscv/decode.h	/^  int64_t rvc_swsp_imm() { return (x(9, 4) << 2) + (x(7, 2) << 6); }$/;"	f	class:insn_t
rvc_uimm	repo/disasm/disasm.cc	/^} rvc_uimm;$/;"	v	typeref:struct:__anon39
rvc_zimm	repo/riscv/decode.h	/^  int64_t rvc_zimm() { return x(2, 5) + (x(12, 1) << 5); }$/;"	f	class:insn_t
rvcm_jt_index	repo/disasm/disasm.cc	/^} rvcm_jt_index;$/;"	v	typeref:struct:__anon8
rvcm_pop_stack_adj_32	repo/disasm/disasm.cc	/^} rvcm_pop_stack_adj_32;$/;"	v	typeref:struct:__anon12
rvcm_pop_stack_adj_64	repo/disasm/disasm.cc	/^} rvcm_pop_stack_adj_64;$/;"	v	typeref:struct:__anon13
rvcm_push_stack_adj_32	repo/disasm/disasm.cc	/^} rvcm_push_stack_adj_32;$/;"	v	typeref:struct:__anon10
rvcm_push_stack_adj_64	repo/disasm/disasm.cc	/^} rvcm_push_stack_adj_64;$/;"	v	typeref:struct:__anon11
rvcm_pushpop_rlist	repo/disasm/disasm.cc	/^} rvcm_pushpop_rlist;$/;"	v	typeref:struct:__anon9
rx_byte	repo/riscv/ns16550.cc	/^uint8_t ns16550_t::rx_byte(void)$/;"	f	class:ns16550_t
rx_queue	repo/riscv/devices.h	/^  std::queue<uint8_t> rx_queue;$/;"	m	class:ns16550_t
s	difftest.cc	/^static sim_t* s = NULL;$/;"	v	file:
s	repo/riscv/insns/mnret.h	/^reg_t s = STATE.mnstatus->read();$/;"	v
s	repo/riscv/insns/mret.h	/^reg_t s = STATE.mstatus->read();$/;"	v
s	repo/riscv/insns/sret.h	/^reg_t s = STATE.sstatus->read();$/;"	v
s	repo/riscv/interactive.cc	/^  float s;$/;"	m	union:fpr	file:
s	repo/riscv/triggers.h	/^  bool s = false;$/;"	m	class:triggers::trigger_t
s2xlate	repo/riscv/mmu.cc	/^reg_t mmu_t::s2xlate(reg_t gva, reg_t gpa, access_type type, access_type trap_type, bool virt, bool hlvx)$/;"	f	class:mmu_t
s_imm	repo/riscv/decode.h	/^  int64_t s_imm() { return x(7, 5) + (xs(25, 7) << 5); }$/;"	f	class:insn_t
sa	repo/riscv/insns/kslliw.h	/^sreg_t sa = insn.p_imm5();$/;"	v
sa	repo/riscv/insns/ksllw.h	/^sreg_t sa = get_field(RS2, make_mask64(0, 5));$/;"	v
sa	repo/riscv/insns/kslraw.h	/^sreg_t sa = int64_t(RS2) << (64 - 6) >> (64 - 6);$/;"	v
sa	repo/riscv/insns/kslraw_u.h	/^sreg_t sa = int64_t(RS2) << (64 - 6) >> (64 - 6);$/;"	v
sa	repo/riscv/insns/sra_u.h	/^reg_t sa = get_field(RS2, make_mask64(0, xlen == 32 ? 5 : 6));$/;"	v
sa	repo/riscv/insns/srai_u.h	/^reg_t sa = insn.p_imm6();$/;"	v
sa	repo/riscv/insns/sraiw_u.h	/^reg_t sa = insn.p_imm5();$/;"	v
sat	repo/riscv/insns/kmabb32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmabb32.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/kmabt32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmabt32.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/kmadrs32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmadrs32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmads32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmads32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmar64.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmar64.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/kmatt32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmatt32.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/kmaxda32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmaxda32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmaxds32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmaxds32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmda32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmda32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmsda32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmsda32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmsr64.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmsr64.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/kmsxda32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmsxda32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/kmxda32.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/kmxda32.h	/^bool sat;$/;"	v
sat	repo/riscv/insns/vsadd_vi.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vsadd_vi.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vsadd_vv.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vsadd_vv.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vsadd_vx.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vsadd_vx.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vssub_vv.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vssub_vv.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vssub_vx.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vssub_vx.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vssubu_vv.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vssubu_vv.h	/^bool sat = false;$/;"	v
sat	repo/riscv/insns/vssubu_vx.h	/^P_SET_OV(sat);$/;"	v
sat	repo/riscv/insns/vssubu_vx.h	/^bool sat = false;$/;"	v
sat_add	repo/riscv/arith.h	/^static inline T sat_add(T x, T y, T z, bool &sat)$/;"	f
sat_add	repo/riscv/arith.h	/^static inline T sat_add(T x, T y, bool &sat)$/;"	f
sat_addu	repo/riscv/arith.h	/^T sat_addu(T x, T y, bool &sat)$/;"	f
sat_sub	repo/riscv/arith.h	/^static inline T sat_sub(T x, T y, bool &sat)$/;"	f
sat_subu	repo/riscv/arith.h	/^T sat_subu(T x, T y, bool &sat)$/;"	f
satp	repo/riscv/processor.h	/^  virtualized_csr_t_p satp;$/;"	m	struct:state_t
satp_csr_t	repo/riscv/csrs.cc	/^satp_csr_t::satp_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:satp_csr_t
satp_csr_t	repo/riscv/csrs.h	/^class satp_csr_t: public base_atp_csr_t {$/;"	c
satp_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<satp_csr_t> satp_csr_t_p;$/;"	t
save_reg	repo/fesvr/dtm.cc	/^uint64_t dtm_t::save_reg(unsigned regno)$/;"	f	class:dtm_t
sb	repo/riscv/opcodes.h	/^static uint32_t sb(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sb_access_bits	repo/riscv/debug_module.cc	/^unsigned debug_module_t::sb_access_bits()$/;"	f	class:debug_module_t
sb_autoincrement	repo/riscv/debug_module.cc	/^void debug_module_t::sb_autoincrement()$/;"	f	class:debug_module_t
sb_imm	repo/riscv/decode.h	/^  int64_t sb_imm() { return (x(8, 4) << 1) + (x(25, 6) << 5) + (x(7, 1) << 11) + (imm_sign() << 12); }$/;"	f	class:insn_t
sb_in	repo/riscv/insns/sm4ed.h	/^uint32_t sb_in  = (RS2 >> (8*bs)) & 0xFF;$/;"	v
sb_in	repo/riscv/insns/sm4ks.h	/^uint32_t sb_in  = (RS2 >> (8*bs)) & 0xFF;$/;"	v
sb_out	repo/riscv/insns/sm4ed.h	/^uint32_t sb_out = (uint32_t)sm4_sbox[sb_in];$/;"	v
sb_out	repo/riscv/insns/sm4ks.h	/^uint32_t sb_out = sm4_sbox[sb_in];$/;"	v
sb_read	repo/riscv/debug_module.cc	/^void debug_module_t::sb_read()$/;"	f	class:debug_module_t
sb_write	repo/riscv/debug_module.cc	/^void debug_module_t::sb_write()$/;"	f	class:debug_module_t
sbaccess	repo/riscv/debug_module.h	/^  unsigned sbaccess;$/;"	m	struct:__anon84
sbaddress	repo/riscv/debug_module.h	/^    uint32_t sbaddress[4];$/;"	m	class:debug_module_t
sbcs	repo/riscv/debug_module.h	/^    sbcs_t sbcs;$/;"	m	class:debug_module_t
sbcs_t	repo/riscv/debug_module.h	/^} sbcs_t;$/;"	t	typeref:struct:__anon84
sbdata	repo/riscv/debug_module.h	/^    uint32_t sbdata[4];$/;"	m	class:debug_module_t
sbytemask	repo/riscv/triggers.h	/^  unsigned sbytemask;$/;"	m	class:triggers::trigger_t
scause	repo/riscv/processor.h	/^  csr_t_p scause;$/;"	m	struct:state_t
scontext	repo/riscv/processor.h	/^  csr_t_p scontext;$/;"	m	struct:state_t
scounteren	repo/riscv/processor.h	/^  csr_t_p scounteren;$/;"	m	struct:state_t
scountovf_csr_t	repo/riscv/csrs.cc	/^scountovf_csr_t::scountovf_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:scountovf_csr_t
scountovf_csr_t	repo/riscv/csrs.h	/^class scountovf_csr_t: public csr_t {$/;"	c
scr	repo/riscv/devices.h	/^  uint8_t scr;$/;"	m	class:ns16550_t
scripts_dir	repo/build/Makefile	/^scripts_dir  := $(src_dir)\/scripts$/;"	m
sd	repo/riscv/opcodes.h	/^static uint32_t sd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
secret	repo/riscv/debug_module.h	/^    const uint32_t secret = 1;$/;"	m	class:debug_module_t
seed_csr_t	repo/riscv/csrs.cc	/^seed_csr_t::seed_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:seed_csr_t
seed_csr_t	repo/riscv/csrs.h	/^class seed_csr_t: public csr_t {$/;"	c
select	repo/riscv/triggers.h	/^  bool select = false;$/;"	m	class:triggers::mcontrol_common_t
select_hart	repo/fesvr/dtm.cc	/^void dtm_t::select_hart(int hartsel) {$/;"	f	class:dtm_t
selected_hart_id	repo/riscv/debug_module.cc	/^size_t debug_module_t::selected_hart_id() const$/;"	f	class:debug_module_t
selected_hart_state	repo/riscv/debug_module.cc	/^hart_debug_state_t& debug_module_t::selected_hart_state()$/;"	f	class:debug_module_t
send	repo/fesvr/htif_pthread.cc	/^void htif_pthread_t::send(const void* buf, size_t size)$/;"	f	class:htif_pthread_t
send_key	repo/riscv/interactive.cc	/^static void send_key(bool noncanonical, int fd, keybuffer_t key_code, const int len)$/;"	f	file:
send_word	repo/fesvr/tsi.cc	/^void tsi_t::send_word(uint32_t word)$/;"	f	class:tsi_t
senvcfg	repo/riscv/processor.h	/^  csr_t_p senvcfg;$/;"	m	struct:state_t
senvcfg_csr_t	repo/riscv/csrs.cc	/^senvcfg_csr_t::senvcfg_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask,$/;"	f	class:senvcfg_csr_t
sepc	repo/riscv/processor.h	/^  csr_t_p sepc;$/;"	m	struct:state_t
serialize	repo/riscv/decode_macros.h	211;"	d
serialized	repo/riscv/processor.h	/^  bool serialized; \/\/ whether timer CSRs are in a well-defined state$/;"	m	struct:state_t
setUp	repo/tests/ebreak.py	/^    def setUp(self):$/;"	m	class:EbreakTest
set_cache_blocksz	repo/riscv/mmu.h	/^  void set_cache_blocksz(reg_t size)$/;"	f	class:mmu_t
set_chroot	repo/fesvr/syscall.cc	/^void syscall_t::set_chroot(const char* where)$/;"	f	class:syscall_t
set_csr	repo/fesvr/dtm.cc	/^uint64_t dtm_t::set_csr(unsigned which, uint64_t data)$/;"	f	class:dtm_t
set_csr	repo/riscv/encoding.h	349;"	d
set_debug	repo/riscv/extension.h	/^  virtual void set_debug(bool UNUSED value) {}$/;"	f	class:extension_t
set_debug	repo/riscv/processor.cc	/^void processor_t::set_debug(bool value)$/;"	f	class:processor_t
set_debug	repo/riscv/sim.cc	/^void sim_t::set_debug(bool value)$/;"	f	class:sim_t
set_encodings	repo/fesvr/rfb.cc	/^void rfb_t::set_encodings(const std::string& s)$/;"	f	class:rfb_t
set_expected_xlen	repo/fesvr/htif.h	/^  void set_expected_xlen(unsigned int m) { expected_xlen = m; }$/;"	f	class:htif_t
set_extension_enable	repo/riscv/processor.h	/^  void set_extension_enable(unsigned char ext, bool enable) {$/;"	f	class:processor_t
set_field	repo/riscv/decode.h	237;"	d
set_fp_exceptions	repo/riscv/decode_macros.h	182;"	d
set_histogram	repo/riscv/processor.cc	/^void processor_t::set_histogram(bool value)$/;"	f	class:processor_t
set_histogram	repo/riscv/sim.cc	/^void sim_t::set_histogram(bool value)$/;"	f	class:sim_t
set_impl	repo/riscv/processor.h	/^  void set_impl(uint8_t impl, bool val) { impl_table[impl] = val; }$/;"	f	class:processor_t
set_interrupt_level	repo/riscv/plic.cc	/^void plic_t::set_interrupt_level(uint32_t id, int lvl)$/;"	f	class:plic_t
set_log	repo/riscv/cachesim.h	/^  void set_log(bool _log) { log = _log; }$/;"	f	class:cache_sim_t
set_log	repo/riscv/cachesim.h	/^  void set_log(bool log)$/;"	f	class:cache_memtracer_t
set_miss_handler	repo/riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh) { miss_handler = mh; }$/;"	f	class:cache_sim_t
set_miss_handler	repo/riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh)$/;"	f	class:cache_memtracer_t
set_mmu_capability	repo/riscv/processor.cc	/^void processor_t::set_mmu_capability(int cap)$/;"	f	class:processor_t
set_pc	repo/riscv/decode_macros.h	193;"	d
set_pc_and_serialize	repo/riscv/decode_macros.h	198;"	d
set_pins	repo/riscv/jtag_dtm.cc	/^void jtag_dtm_t::set_pins(bool tck, bool tms, bool tdi) {$/;"	f	class:jtag_dtm_t
set_pixel_format	repo/fesvr/rfb.cc	/^void rfb_t::set_pixel_format(const std::string& s)$/;"	f	class:rfb_t
set_pmp_granularity	repo/riscv/processor.cc	/^void processor_t::set_pmp_granularity(reg_t gran)$/;"	f	class:processor_t
set_pmp_num	repo/riscv/processor.cc	/^void processor_t::set_pmp_num(reg_t n)$/;"	f	class:processor_t
set_privilege	repo/riscv/processor.cc	/^void processor_t::set_privilege(reg_t prv)$/;"	f	class:processor_t
set_processor	repo/riscv/extension.h	/^  void set_processor(processor_t* _p) { p = _p; }$/;"	f	class:extension_t
set_procs_debug	repo/riscv/sim.cc	/^void sim_t::set_procs_debug(bool value)$/;"	f	class:sim_t
set_remote_bitbang	repo/riscv/sim.h	/^  void set_remote_bitbang(remote_bitbang_t* remote_bitbang) {$/;"	f	class:sim_t
set_rom	repo/riscv/sim.cc	/^void sim_t::set_rom()$/;"	f	class:sim_t
set_seed	repo/riscv/entropy_source.h	/^  void set_seed(reg_t UNUSED val) {$/;"	f	class:entropy_source
set_virt	repo/riscv/processor.cc	/^void processor_t::set_virt(bool virt)$/;"	f	class:processor_t
set_vl	repo/riscv/vector_unit.cc	/^reg_t vectorUnit_t::vectorUnit_t::set_vl(int rd, int rs1, reg_t reqVL, reg_t newType)$/;"	f	class:vectorUnit_t::vectorUnit_t
sets	repo/riscv/cachesim.h	/^  size_t sets;$/;"	m	class:cache_sim_t
setvl_count	repo/riscv/vector_unit.h	/^  int setvl_count;$/;"	m	class:vectorUnit_t
sew	repo/riscv/insns/vfmv_f_s.h	/^const reg_t sew = P.VU.vsew;$/;"	v
sew	repo/riscv/insns/vid_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	repo/riscv/insns/viota_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	repo/riscv/insns/vmv_x_s.h	/^reg_t sew = P.VU.vsew;$/;"	v
sext32	repo/riscv/decode_macros.h	187;"	d
sext_xlen	repo/riscv/decode_macros.h	189;"	d
sh	repo/riscv/insns/vslidedown_vi.h	/^const reg_t sh = insn.v_zimm5();$/;"	v
sh	repo/riscv/insns/vslidedown_vx.h	/^const uint128_t sh = RS1;$/;"	v
sh	repo/riscv/opcodes.h	/^static uint32_t sh(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sh_addr	repo/fesvr/elf.h	/^  uint32_t sh_addr;$/;"	m	struct:__anon68
sh_addr	repo/fesvr/elf.h	/^  uint64_t sh_addr;$/;"	m	struct:__anon72
sh_addralign	repo/fesvr/elf.h	/^  uint32_t sh_addralign;$/;"	m	struct:__anon68
sh_addralign	repo/fesvr/elf.h	/^  uint64_t sh_addralign;$/;"	m	struct:__anon72
sh_entsize	repo/fesvr/elf.h	/^  uint32_t sh_entsize;$/;"	m	struct:__anon68
sh_entsize	repo/fesvr/elf.h	/^  uint64_t sh_entsize;$/;"	m	struct:__anon72
sh_flags	repo/fesvr/elf.h	/^  uint32_t sh_flags;$/;"	m	struct:__anon68
sh_flags	repo/fesvr/elf.h	/^  uint64_t sh_flags;$/;"	m	struct:__anon72
sh_info	repo/fesvr/elf.h	/^  uint32_t sh_info;$/;"	m	struct:__anon68
sh_info	repo/fesvr/elf.h	/^  uint32_t sh_info;$/;"	m	struct:__anon72
sh_link	repo/fesvr/elf.h	/^  uint32_t sh_link;$/;"	m	struct:__anon68
sh_link	repo/fesvr/elf.h	/^  uint32_t sh_link;$/;"	m	struct:__anon72
sh_name	repo/fesvr/elf.h	/^  uint32_t sh_name;$/;"	m	struct:__anon68
sh_name	repo/fesvr/elf.h	/^  uint32_t sh_name;$/;"	m	struct:__anon72
sh_offset	repo/fesvr/elf.h	/^  uint32_t sh_offset;$/;"	m	struct:__anon68
sh_offset	repo/fesvr/elf.h	/^  uint64_t sh_offset;$/;"	m	struct:__anon72
sh_size	repo/fesvr/elf.h	/^  uint32_t sh_size;$/;"	m	struct:__anon68
sh_size	repo/fesvr/elf.h	/^  uint64_t sh_size;$/;"	m	struct:__anon72
sh_type	repo/fesvr/elf.h	/^  uint32_t sh_type;$/;"	m	struct:__anon68
sh_type	repo/fesvr/elf.h	/^  uint32_t sh_type;$/;"	m	struct:__anon72
shadow_val	repo/riscv/csrs.h	/^  reg_t shadow_val;$/;"	m	class:time_counter_csr_t
shamt	repo/disasm/disasm.cc	/^} shamt;$/;"	v	typeref:struct:__anon22
shamt	repo/riscv/decode.h	/^  int64_t shamt() { return x(20, 6); }$/;"	f	class:insn_t
shamt	repo/riscv/insns/bclr.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/bclri.h	/^int shamt = SHAMT & (xlen-1);$/;"	v
shamt	repo/riscv/insns/bext.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/bexti.h	/^int shamt = SHAMT & (xlen-1);$/;"	v
shamt	repo/riscv/insns/binv.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/binvi.h	/^int shamt = SHAMT & (xlen-1);$/;"	v
shamt	repo/riscv/insns/bset.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/bseti.h	/^int shamt = SHAMT & (xlen-1);$/;"	v
shamt	repo/riscv/insns/fsl.h	/^int shamt = RS2 & (2*xlen-1);$/;"	v
shamt	repo/riscv/insns/fslw.h	/^int shamt = RS2 & 63;$/;"	v
shamt	repo/riscv/insns/fsr.h	/^int shamt = RS2 & (2*xlen-1);$/;"	v
shamt	repo/riscv/insns/fsri.h	/^int shamt = SHAMT & (2*xlen-1);$/;"	v
shamt	repo/riscv/insns/fsriw.h	/^int shamt = SHAMT & 63;$/;"	v
shamt	repo/riscv/insns/fsrw.h	/^int shamt = RS2 & 63;$/;"	v
shamt	repo/riscv/insns/gorc.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/gorcw.h	/^int shamt = RS2 & 31;$/;"	v
shamt	repo/riscv/insns/grev.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/grevi.h	/^int shamt = SHAMT;$/;"	v
shamt	repo/riscv/insns/grevw.h	/^int shamt = RS2 & 31;$/;"	v
shamt	repo/riscv/insns/rol.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/rolw.h	/^int shamt = RS2 & 31;$/;"	v
shamt	repo/riscv/insns/ror.h	/^int shamt = RS2 & (xlen-1);$/;"	v
shamt	repo/riscv/insns/rorw.h	/^int shamt = RS2 & 31;$/;"	v
shamt	repo/riscv/insns/shfl.h	/^int shamt = RS2 & ((xlen-1) >> 1);$/;"	v
shamt	repo/riscv/insns/shflw.h	/^int shamt = RS2 & 15;$/;"	v
shamt	repo/riscv/insns/unshfl.h	/^int shamt = RS2 & ((xlen-1) >> 1);$/;"	v
shamt	repo/riscv/insns/unshflw.h	/^int shamt = RS2 & 15;$/;"	v
shift_mhvalue	repo/riscv/triggers.h	/^    const std::optional<bool> shift_mhvalue;$/;"	m	struct:triggers::trigger_t::mhselect_interpretation
shiftamt	repo/riscv/csrs.h	/^  const int shiftamt;$/;"	m	class:generic_int_accessor_t
sig	repo/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
sig	repo/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
sig	repo/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128	typeref:struct:exp32_sig128::uint128
sig	repo/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
sig	repo/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
sig_addr	repo/fesvr/htif.h	/^  addr_t sig_addr; \/\/ torture$/;"	m	class:htif_t
sig_file	repo/fesvr/htif.h	/^  std::string sig_file;$/;"	m	class:htif_t
sig_len	repo/fesvr/htif.h	/^  addr_t sig_len; \/\/ torture$/;"	m	class:htif_t
sign	repo/riscv/insns/fcvtmod_w_d.h	/^uint32_t sign = signF64UI(a);$/;"	v
signExp	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signExp	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
signExtF80UI64	repo/softfloat/internals.h	150;"	d
signF128UI64	repo/softfloat/internals.h	180;"	d
signF128UI96	repo/softfloat/internals.h	251;"	d
signF16UI	repo/softfloat/internals.h	87;"	d
signF32UI	repo/softfloat/internals.h	108;"	d
signF64UI	repo/softfloat/internals.h	129;"	d
sign_mask	repo/riscv/insns/vnclipu_wi.h	/^uint64_t sign_mask = UINT64_MAX << P.VU.vsew;$/;"	v
sign_mask	repo/riscv/insns/vnclipu_wv.h	/^uint64_t sign_mask = UINT64_MAX << P.VU.vsew;$/;"	v
sign_mask	repo/riscv/insns/vnclipu_wx.h	/^uint64_t sign_mask = UINT64_MAX << P.VU.vsew;$/;"	v
signal_exit	repo/fesvr/htif.cc	/^static volatile bool signal_exit = false;$/;"	v	file:
signif	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signif	repo/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
sim	repo/riscv/debug_module.h	/^    simif_t *sim;$/;"	m	class:debug_module_t
sim	repo/riscv/devices.h	/^  simif_t* sim;$/;"	m	class:clint_t
sim	repo/riscv/mmu.h	/^  simif_t* sim;$/;"	m	class:mmu_t
sim	repo/riscv/processor.h	/^  simif_t* sim;$/;"	m	class:processor_t
sim_t	repo/riscv/sim.cc	/^sim_t::sim_t(const cfg_t *cfg, bool halted,$/;"	f	class:sim_t
sim_t	repo/riscv/sim.h	/^class sim_t : public htif_t, public simif_t$/;"	c
simif_t	repo/riscv/simif.h	/^class simif_t$/;"	c
simple_match	repo/riscv/triggers.cc	/^bool etrigger_t::simple_match(bool interrupt, reg_t bit) const$/;"	f	class:triggers::etrigger_t
simple_match	repo/riscv/triggers.cc	/^bool itrigger_t::simple_match(bool interrupt, reg_t bit) const$/;"	f	class:triggers::itrigger_t
simple_match	repo/riscv/triggers.cc	/^bool mcontrol_common_t::simple_match(unsigned xlen, reg_t value) const {$/;"	f	class:triggers::mcontrol_common_t
single_step	repo/riscv/processor.h	/^  } single_step;$/;"	m	struct:state_t	typeref:enum:state_t::__anon95
size	repo/fdt/fdt.h	/^	fdt64_t size;$/;"	m	struct:fdt_reserve_entry
size	repo/fesvr/device.h	/^    uint64_t size;$/;"	m	struct:disk_t::request_t
size	repo/fesvr/device.h	/^  size_t size;$/;"	m	class:disk_t
size	repo/fesvr/syscall.cc	/^    target_endian<uint64_t> size;$/;"	m	struct:riscv_statx	file:
size	repo/fesvr/syscall.cc	/^  target_endian<uint64_t> size;$/;"	m	struct:riscv_stat	file:
size	repo/riscv/cfg.h	/^  reg_t size;$/;"	m	class:mem_cfg_t
size	repo/riscv/devices.h	/^  reg_t size() { return sz; }$/;"	f	class:mem_t
size	repo/riscv/devices.h	/^  size_t size() { return CLINT_SIZE; }$/;"	f	class:clint_t
size	repo/riscv/devices.h	/^  size_t size() { return NS16550_SIZE; }$/;"	f	class:ns16550_t
size	repo/riscv/devices.h	/^  size_t size() { return PLIC_SIZE; }$/;"	f	class:plic_t
size	repo/riscv/insns/vmvnfr_v.h	/^const reg_t size = len * P.VU.vlenb;$/;"	v
size_dt_strings	repo/fdt/fdt.h	/^	fdt32_t size_dt_strings;	 \/* size of the strings block *\/$/;"	m	struct:fdt_header
size_dt_strings	repo/fdt/libfdt.h	/^fdt_set_hdr_(size_dt_strings);$/;"	v
size_dt_struct	repo/fdt/fdt.h	/^	fdt32_t size_dt_struct;		 \/* size of the structure block *\/$/;"	m	struct:fdt_header
size_dt_struct	repo/fdt/libfdt.h	/^fdt_set_hdr_(size_dt_struct);$/;"	v
slow_path	repo/riscv/execute.cc	/^bool processor_t::slow_path()$/;"	f	class:processor_t
sm4_sbox	repo/riscv/insns/sm4_common.h	/^static const uint8_t sm4_sbox[256] = {$/;"	v
socket_fd	repo/riscv/remote_bitbang.h	/^  int socket_fd;$/;"	m	class:remote_bitbang_t
socket_ptr	repo/riscv/socketif.h	/^  std::unique_ptr<boost::asio::ip::tcp::socket> socket_ptr;$/;"	m	class:socketif_t
socketif	repo/riscv/sim.h	/^  socketif_t *socketif;$/;"	m	class:sim_t
socketif_t	repo/riscv/socketif.cc	/^socketif_t::socketif_t()$/;"	f	class:socketif_t
socketif_t	repo/riscv/socketif.h	/^class socketif_t$/;"	c
sockfd	repo/fesvr/rfb.h	/^  int sockfd;$/;"	m	class:rfb_t
softfloat_add128	repo/softfloat/primitives.h	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128	repo/softfloat/s_add128.c	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128M	repo/softfloat/primitives.h	927;"	d
softfloat_add160M	repo/softfloat/primitives.h	935;"	d
softfloat_add256M	repo/softfloat/s_add256M.c	/^ softfloat_add256M($/;"	f
softfloat_add96M	repo/softfloat/primitives.h	919;"	d
softfloat_addCarryM	repo/softfloat/s_addCarryM.c	/^ softfloat_addCarryM($/;"	f
softfloat_addComplCarry96M	repo/softfloat/primitives.h	978;"	d
softfloat_addComplCarryM	repo/softfloat/s_addComplCarryM.c	/^ softfloat_addComplCarryM($/;"	f
softfloat_addM	repo/softfloat/s_addM.c	/^ softfloat_addM($/;"	f
softfloat_addMagsF128	repo/softfloat/s_addMagsF128.c	/^ softfloat_addMagsF128($/;"	f
softfloat_addMagsF16	repo/softfloat/s_addMagsF16.c	/^float16_t softfloat_addMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_addMagsF32	repo/softfloat/s_addMagsF32.c	/^float32_t softfloat_addMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_addMagsF64	repo/softfloat/s_addMagsF64.c	/^ softfloat_addMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_approxRecip32_1	repo/softfloat/primitives.h	183;"	d
softfloat_approxRecip32_1	repo/softfloat/s_approxRecip32_1.c	/^uint32_t softfloat_approxRecip32_1( uint32_t a )$/;"	f
softfloat_approxRecipSqrt32_1	repo/softfloat/s_approxRecipSqrt32_1.c	/^uint32_t softfloat_approxRecipSqrt32_1( unsigned int oddExpA, uint32_t a )$/;"	f
softfloat_approxRecipSqrt_1k0s	repo/softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k0s[16] = {$/;"	v
softfloat_approxRecipSqrt_1k1s	repo/softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k1s[16] = {$/;"	v
softfloat_approxRecip_1k0s	repo/softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k0s[16] = {$/;"	v
softfloat_approxRecip_1k1s	repo/softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k1s[16] = {$/;"	v
softfloat_c_srcs	repo/build/softfloat.mk	/^softfloat_c_srcs = \\$/;"	m
softfloat_c_srcs	repo/build/softfloat.mk	/^softfloat_c_srcs = dummy_for_pa.c$/;"	m
softfloat_commonNaNToExtF80M	repo/softfloat/specialize.h	/^ softfloat_commonNaNToExtF80M($/;"	f
softfloat_commonNaNToExtF80UI	repo/softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToExtF80UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128M	repo/softfloat/specialize.h	/^ softfloat_commonNaNToF128M( const struct commonNaN *aPtr, uint32_t *zWPtr )$/;"	f
softfloat_commonNaNToF128UI	repo/softfloat/s_commonNaNToF128UI.c	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128UI	repo/softfloat/s_commonNaNToF128UI.c	40;"	d	file:
softfloat_commonNaNToF128UI	repo/softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF16UI	repo/softfloat/specialize.h	120;"	d
softfloat_commonNaNToF32UI	repo/softfloat/specialize.h	155;"	d
softfloat_commonNaNToF64UI	repo/softfloat/specialize.h	190;"	d
softfloat_compare128M	repo/softfloat/s_compare128M.c	/^int_fast8_t softfloat_compare128M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_compare96M	repo/softfloat/s_compare96M.c	/^int_fast8_t softfloat_compare96M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_countLeadingZeros16	repo/softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	repo/softfloat/s_countLeadingZeros16.c	/^uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	repo/softfloat/s_countLeadingZeros16.c	42;"	d	file:
softfloat_countLeadingZeros32	repo/softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	repo/softfloat/s_countLeadingZeros32.c	/^uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	repo/softfloat/s_countLeadingZeros32.c	42;"	d	file:
softfloat_countLeadingZeros64	repo/softfloat/s_countLeadingZeros64.c	/^uint_fast8_t softfloat_countLeadingZeros64( uint64_t a )$/;"	f
softfloat_countLeadingZeros64	repo/softfloat/s_countLeadingZeros64.c	42;"	d	file:
softfloat_countLeadingZeros8	repo/softfloat/s_countLeadingZeros8.c	/^const uint_least8_t softfloat_countLeadingZeros8[256] = {$/;"	v
softfloat_detectTininess	repo/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_detectTininess = init_detectTininess;$/;"	v
softfloat_eq128	repo/softfloat/primitives.h	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_eq128	repo/softfloat/s_eq128.c	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_exceptionFlags	repo/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_exceptionFlags = 0;$/;"	v
softfloat_extF80MToCommonNaN	repo/softfloat/specialize.h	342;"	d
softfloat_extF80UIToCommonNaN	repo/softfloat/specialize.h	229;"	d
softfloat_f128MToCommonNaN	repo/softfloat/specialize.h	393;"	d
softfloat_f128UIToCommonNaN	repo/softfloat/specialize.h	290;"	d
softfloat_f16UIToCommonNaN	repo/softfloat/specialize.h	114;"	d
softfloat_f32UIToCommonNaN	repo/softfloat/specialize.h	149;"	d
softfloat_f64UIToCommonNaN	repo/softfloat/specialize.h	184;"	d
softfloat_flag_inexact	repo/softfloat/softfloat.h	/^    softfloat_flag_inexact   =  1,$/;"	e	enum:__anon100
softfloat_flag_infinite	repo/softfloat/softfloat.h	/^    softfloat_flag_infinite  =  8,$/;"	e	enum:__anon100
softfloat_flag_invalid	repo/softfloat/softfloat.h	/^    softfloat_flag_invalid   = 16$/;"	e	enum:__anon100
softfloat_flag_overflow	repo/softfloat/softfloat.h	/^    softfloat_flag_overflow  =  4,$/;"	e	enum:__anon100
softfloat_flag_underflow	repo/softfloat/softfloat.h	/^    softfloat_flag_underflow =  2,$/;"	e	enum:__anon100
softfloat_h	repo/softfloat/softfloat.h	47;"	d
softfloat_install_hdrs	repo/build/softfloat.mk	/^softfloat_install_hdrs = \\$/;"	m
softfloat_install_shared_lib	repo/build/softfloat.mk	/^softfloat_install_shared_lib = yes$/;"	m
softfloat_isSigNaNExtF80UI	repo/softfloat/specialize.h	213;"	d
softfloat_isSigNaNF128UI	repo/softfloat/specialize.h	281;"	d
softfloat_isSigNaNF16UI	repo/softfloat/specialize.h	106;"	d
softfloat_isSigNaNF32UI	repo/softfloat/specialize.h	141;"	d
softfloat_isSigNaNF64UI	repo/softfloat/specialize.h	176;"	d
softfloat_le128	repo/softfloat/primitives.h	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_le128	repo/softfloat/s_le128.c	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	repo/softfloat/primitives.h	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	repo/softfloat/s_lt128.c	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_mul128By32	repo/softfloat/primitives.h	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128By32	repo/softfloat/s_mul128By32.c	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128MTo256M	repo/softfloat/s_mul128MTo256M.c	/^ softfloat_mul128MTo256M($/;"	f
softfloat_mul128To256M	repo/softfloat/s_mul128To256M.c	/^ softfloat_mul128To256M($/;"	f
softfloat_mul128To256M	repo/softfloat/s_mul128To256M.c	42;"	d	file:
softfloat_mul64ByShifted32To128	repo/softfloat/primitives.h	/^INLINE struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64ByShifted32To128	repo/softfloat/s_mul64ByShifted32To128.c	/^struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64To128	repo/softfloat/s_mul64To128.c	/^struct uint128 softfloat_mul64To128( uint64_t a, uint64_t b )$/;"	f
softfloat_mul64To128M	repo/softfloat/s_mul64To128M.c	/^void softfloat_mul64To128M( uint64_t a, uint64_t b, uint32_t *zPtr )$/;"	f
softfloat_mulAddF128	repo/softfloat/s_mulAddF128.c	/^ softfloat_mulAddF128($/;"	f
softfloat_mulAddF16	repo/softfloat/s_mulAddF16.c	/^ softfloat_mulAddF16($/;"	f
softfloat_mulAddF32	repo/softfloat/s_mulAddF32.c	/^ softfloat_mulAddF32($/;"	f
softfloat_mulAddF64	repo/softfloat/s_mulAddF64.c	/^ softfloat_mulAddF64($/;"	f
softfloat_mulAdd_subC	repo/softfloat/internals.h	/^    softfloat_mulAdd_subC    = 1,$/;"	e	enum:__anon101
softfloat_mulAdd_subProd	repo/softfloat/internals.h	/^    softfloat_mulAdd_subProd = 2$/;"	e	enum:__anon101
softfloat_negX128M	repo/softfloat/primitives.h	1004;"	d
softfloat_negX160M	repo/softfloat/primitives.h	1012;"	d
softfloat_negX256M	repo/softfloat/primitives.h	1020;"	d
softfloat_negX96M	repo/softfloat/primitives.h	996;"	d
softfloat_negXM	repo/softfloat/s_negXM.c	/^void softfloat_negXM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_normRoundPackToF128	repo/softfloat/s_normRoundPackToF128.c	/^ softfloat_normRoundPackToF128($/;"	f
softfloat_normRoundPackToF16	repo/softfloat/s_normRoundPackToF16.c	/^ softfloat_normRoundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_normRoundPackToF32	repo/softfloat/s_normRoundPackToF32.c	/^ softfloat_normRoundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_normRoundPackToF64	repo/softfloat/s_normRoundPackToF64.c	/^ softfloat_normRoundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_normSubnormalF128Sig	repo/softfloat/s_normSubnormalF128Sig.c	/^ softfloat_normSubnormalF128Sig( uint_fast64_t sig64, uint_fast64_t sig0 )$/;"	f
softfloat_normSubnormalF16Sig	repo/softfloat/s_normSubnormalF16Sig.c	/^struct exp8_sig16 softfloat_normSubnormalF16Sig( uint_fast16_t sig )$/;"	f
softfloat_normSubnormalF32Sig	repo/softfloat/s_normSubnormalF32Sig.c	/^struct exp16_sig32 softfloat_normSubnormalF32Sig( uint_fast32_t sig )$/;"	f
softfloat_normSubnormalF64Sig	repo/softfloat/s_normSubnormalF64Sig.c	/^struct exp16_sig64 softfloat_normSubnormalF64Sig( uint_fast64_t sig )$/;"	f
softfloat_propagateNaNF128UI	repo/softfloat/s_propagateNaNF128UI.c	/^ softfloat_propagateNaNF128UI($/;"	f
softfloat_propagateNaNF16UI	repo/softfloat/s_propagateNaNF16UI.c	/^ softfloat_propagateNaNF16UI( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_propagateNaNF32UI	repo/softfloat/s_propagateNaNF32UI.c	/^ softfloat_propagateNaNF32UI( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_propagateNaNF64UI	repo/softfloat/s_propagateNaNF64UI.c	/^ softfloat_propagateNaNF64UI( uint_fast64_t uiA, uint_fast64_t uiB )$/;"	f
softfloat_raiseFlags	repo/softfloat/softfloat_raiseFlags.c	/^void softfloat_raiseFlags( uint_fast8_t flags )$/;"	f
softfloat_remStep128MBy32	repo/softfloat/primitives.h	1150;"	d
softfloat_remStep160MBy32	repo/softfloat/primitives.h	1158;"	d
softfloat_remStep96MBy32	repo/softfloat/primitives.h	1142;"	d
softfloat_remStepMBy32	repo/softfloat/s_remStepMBy32.c	/^ softfloat_remStepMBy32($/;"	f
softfloat_roundMToI64	repo/softfloat/s_roundMToI64.c	/^ softfloat_roundMToI64($/;"	f
softfloat_roundMToUI64	repo/softfloat/s_roundMToUI64.c	/^ softfloat_roundMToUI64($/;"	f
softfloat_roundPackMToI64	repo/softfloat/s_roundPackMToI64.c	/^ softfloat_roundPackMToI64($/;"	f
softfloat_roundPackMToUI64	repo/softfloat/s_roundPackMToUI64.c	/^ softfloat_roundPackMToUI64($/;"	f
softfloat_roundPackToF128	repo/softfloat/s_roundPackToF128.c	/^ softfloat_roundPackToF128($/;"	f
softfloat_roundPackToF16	repo/softfloat/s_roundPackToF16.c	/^ softfloat_roundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_roundPackToF32	repo/softfloat/s_roundPackToF32.c	/^ softfloat_roundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_roundPackToF64	repo/softfloat/s_roundPackToF64.c	/^ softfloat_roundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_roundPackToI32	repo/softfloat/s_roundPackToI32.c	/^ softfloat_roundPackToI32($/;"	f
softfloat_roundPackToI64	repo/softfloat/s_roundPackToI64.c	/^ softfloat_roundPackToI64($/;"	f
softfloat_roundPackToUI32	repo/softfloat/s_roundPackToUI32.c	/^ softfloat_roundPackToUI32($/;"	f
softfloat_roundPackToUI64	repo/softfloat/s_roundPackToUI64.c	/^ softfloat_roundPackToUI64($/;"	f
softfloat_roundToI32	repo/softfloat/s_roundToI32.c	/^ softfloat_roundToI32($/;"	f
softfloat_roundToI64	repo/softfloat/s_roundToI64.c	/^ softfloat_roundToI64($/;"	f
softfloat_roundToUI32	repo/softfloat/s_roundToUI32.c	/^ softfloat_roundToUI32($/;"	f
softfloat_roundToUI64	repo/softfloat/s_roundToUI64.c	/^ softfloat_roundToUI64($/;"	f
softfloat_round_max	repo/softfloat/softfloat.h	/^    softfloat_round_max         = 3,$/;"	e	enum:__anon99
softfloat_round_min	repo/softfloat/softfloat.h	/^    softfloat_round_min         = 2,$/;"	e	enum:__anon99
softfloat_round_minMag	repo/softfloat/softfloat.h	/^    softfloat_round_minMag      = 1,$/;"	e	enum:__anon99
softfloat_round_near_even	repo/softfloat/softfloat.h	/^    softfloat_round_near_even   = 0,$/;"	e	enum:__anon99
softfloat_round_near_maxMag	repo/softfloat/softfloat.h	/^    softfloat_round_near_maxMag = 4,$/;"	e	enum:__anon99
softfloat_round_odd	repo/softfloat/softfloat.h	/^    softfloat_round_odd         = 5$/;"	e	enum:__anon99
softfloat_roundingMode	repo/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_roundingMode = softfloat_round_near_even;$/;"	v
softfloat_shiftLeft128M	repo/softfloat/primitives.h	751;"	d
softfloat_shiftLeft160M	repo/softfloat/primitives.h	759;"	d
softfloat_shiftLeft96M	repo/softfloat/primitives.h	743;"	d
softfloat_shiftRight96M	repo/softfloat/primitives.h	846;"	d
softfloat_shiftRightJam128	repo/softfloat/s_shiftRightJam128.c	/^ softfloat_shiftRightJam128( uint64_t a64, uint64_t a0, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam128Extra	repo/softfloat/s_shiftRightJam128Extra.c	/^ softfloat_shiftRightJam128Extra($/;"	f
softfloat_shiftRightJam128M	repo/softfloat/primitives.h	885;"	d
softfloat_shiftRightJam160M	repo/softfloat/primitives.h	893;"	d
softfloat_shiftRightJam256M	repo/softfloat/s_shiftRightJam256M.c	/^ softfloat_shiftRightJam256M($/;"	f
softfloat_shiftRightJam32	repo/softfloat/primitives.h	/^INLINE uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam32	repo/softfloat/s_shiftRightJam32.c	/^uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam64	repo/softfloat/primitives.h	/^INLINE uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64	repo/softfloat/s_shiftRightJam64.c	/^uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64Extra	repo/softfloat/primitives.h	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam64Extra	repo/softfloat/s_shiftRightJam64Extra.c	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam96M	repo/softfloat/primitives.h	877;"	d
softfloat_shortShiftLeft128	repo/softfloat/primitives.h	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128	repo/softfloat/s_shortShiftLeft128.c	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128M	repo/softfloat/primitives.h	707;"	d
softfloat_shortShiftLeft160M	repo/softfloat/primitives.h	715;"	d
softfloat_shortShiftLeft64To96M	repo/softfloat/primitives.h	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft64To96M	repo/softfloat/s_shortShiftLeft64To96M.c	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft96M	repo/softfloat/primitives.h	699;"	d
softfloat_shortShiftRight128	repo/softfloat/primitives.h	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128	repo/softfloat/s_shortShiftRight128.c	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128M	repo/softfloat/primitives.h	786;"	d
softfloat_shortShiftRight160M	repo/softfloat/primitives.h	794;"	d
softfloat_shortShiftRightExtendM	repo/softfloat/s_shortShiftRightExtendM.c	/^ softfloat_shortShiftRightExtendM($/;"	f
softfloat_shortShiftRightJam128	repo/softfloat/primitives.h	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128	repo/softfloat/s_shortShiftRightJam128.c	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128Extra	repo/softfloat/primitives.h	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam128Extra	repo/softfloat/s_shortShiftRightJam128Extra.c	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam160M	repo/softfloat/primitives.h	818;"	d
softfloat_shortShiftRightJam64	repo/softfloat/primitives.h	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64	repo/softfloat/s_shortShiftRightJam64.c	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64Extra	repo/softfloat/primitives.h	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJam64Extra	repo/softfloat/s_shortShiftRightJam64Extra.c	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJamM	repo/softfloat/s_shiftRightJam256M.c	/^  softfloat_shortShiftRightJamM($/;"	f	file:
softfloat_shortShiftRightM	repo/softfloat/s_shortShiftRightM.c	/^ softfloat_shortShiftRightM($/;"	f
softfloat_sub128	repo/softfloat/primitives.h	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128	repo/softfloat/s_sub128.c	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128M	repo/softfloat/primitives.h	1081;"	d
softfloat_sub160M	repo/softfloat/primitives.h	1089;"	d
softfloat_sub1X160M	repo/softfloat/primitives.h	1047;"	d
softfloat_sub1X96M	repo/softfloat/primitives.h	1039;"	d
softfloat_sub1XM	repo/softfloat/s_sub1XM.c	/^void softfloat_sub1XM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_sub256M	repo/softfloat/s_sub256M.c	/^ softfloat_sub256M($/;"	f
softfloat_sub96M	repo/softfloat/primitives.h	1073;"	d
softfloat_subM	repo/softfloat/s_subM.c	/^ softfloat_subM($/;"	f
softfloat_subMagsF128	repo/softfloat/s_subMagsF128.c	/^ softfloat_subMagsF128($/;"	f
softfloat_subMagsF16	repo/softfloat/s_subMagsF16.c	/^float16_t softfloat_subMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_subMagsF32	repo/softfloat/s_subMagsF32.c	/^float32_t softfloat_subMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_subMagsF64	repo/softfloat/s_subMagsF64.c	/^ softfloat_subMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_subproject_deps	repo/build/softfloat.mk	/^softfloat_subproject_deps =$/;"	m
softfloat_test_srcs	repo/build/softfloat.mk	/^softfloat_test_srcs =$/;"	m
softfloat_tininess_afterRounding	repo/softfloat/softfloat.h	/^    softfloat_tininess_afterRounding  = 1$/;"	e	enum:__anon98
softfloat_tininess_beforeRounding	repo/softfloat/softfloat.h	/^    softfloat_tininess_beforeRounding = 0,$/;"	e	enum:__anon98
softfloat_types_h	repo/softfloat/softfloat_types.h	38;"	d
sort_mem_region	repo/spike_main/spike.cc	/^bool sort_mem_region(const mem_cfg_t &a, const mem_cfg_t &b)$/;"	f
sout_	repo/riscv/processor.h	/^  std::ostream sout_; \/\/ needed for socket command interface -s, also used for -d and -l, but not for --log$/;"	m	class:processor_t
sout_	repo/riscv/sim.h	/^  std::ostream sout_; \/\/ used for socket and terminal interface$/;"	m	class:sim_t
sparse_memory_map	repo/riscv/devices.h	/^  std::map<reg_t, char*> sparse_memory_map;$/;"	m	class:mem_t
specialize_h	repo/softfloat/specialize.h	38;"	d
spike_dasm_install_prog_srcs	repo/build/spike_dasm.mk	/^spike_dasm_install_prog_srcs = \\$/;"	m
spike_dasm_srcs	repo/build/spike_dasm.mk	/^spike_dasm_srcs = \\$/;"	m
spike_dasm_subproject_deps	repo/build/spike_dasm.mk	/^spike_dasm_subproject_deps = \\$/;"	m
spike_main_CFLAGS	repo/build/spike_main.mk	/^spike_main_CFLAGS = -fPIC$/;"	m
spike_main_install_prog_srcs	repo/build/spike_main.mk	/^spike_main_install_prog_srcs = \\$/;"	m
spike_main_srcs	repo/build/spike_main.mk	/^spike_main_srcs = \\$/;"	m
spike_main_subproject_deps	repo/build/spike_main.mk	/^spike_main_subproject_deps = \\$/;"	m
sprojs	repo/build/Makefile	/^sprojs         :=  fesvr riscv disasm customext fdt softfloat spike_main spike_dasm$/;"	m
sprojs_enabled	repo/build/Makefile	/^sprojs_enabled :=  fesvr riscv disasm customext fdt softfloat spike_main spike_dasm$/;"	m
sprojs_include	repo/build/Makefile	/^sprojs_include := -I. -I$(src_dir) $(addprefix -I$(src_dir)\/, $(sprojs_enabled))$/;"	m
sprojs_mk	repo/build/Makefile	/^sprojs_mk = $(addsuffix .mk, $(sprojs_enabled))$/;"	m
sprojs_mk_in	repo/build/Makefile	/^sprojs_mk_in = \\$/;"	m
src	repo/riscv/insns/sm3p0.h	/^uint32_t src    = RS1;$/;"	v
src	repo/riscv/insns/sm3p1.h	/^uint32_t src    = RS1;$/;"	v
src_dir	repo/build/Makefile	/^src_dir      := \/home\/ziqiang\/ics2021\/nemu\/tools\/spike-diff\/repo$/;"	m
sreg_t	repo/fesvr/memif.h	/^typedef int64_t sreg_t;$/;"	t
sreg_t	repo/riscv/decode.h	/^typedef int64_t sreg_t;$/;"	t
srli	repo/riscv/opcodes.h	/^static uint32_t srli(unsigned int dest, unsigned int src, uint8_t shamt)$/;"	f
sselect	repo/riscv/triggers.h	/^  sselect_t sselect;$/;"	m	class:triggers::trigger_t
sselect_t	repo/riscv/triggers.h	/^} sselect_t;$/;"	t	namespace:triggers	typeref:enum:triggers::__anon89
sstateen	repo/riscv/processor.h	/^  csr_t_p sstateen[4];$/;"	m	struct:state_t
sstateen_csr_t	repo/riscv/csrs.cc	/^sstateen_csr_t::sstateen_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask,$/;"	f	class:sstateen_csr_t
sstateen_csr_t	repo/riscv/csrs.h	/^class sstateen_csr_t: public hstateen_csr_t {$/;"	c
sstatus	repo/riscv/processor.h	/^  sstatus_csr_t_p sstatus;$/;"	m	struct:state_t
sstatus_csr_t	repo/riscv/csrs.cc	/^sstatus_csr_t::sstatus_csr_t(processor_t* const proc, sstatus_proxy_csr_t_p orig, vsstatus_csr_t_p virt):$/;"	f	class:sstatus_csr_t
sstatus_csr_t	repo/riscv/csrs.h	/^class sstatus_csr_t: public virtualized_csr_t {$/;"	c
sstatus_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<sstatus_csr_t> sstatus_csr_t_p;$/;"	t
sstatus_proxy_csr_t	repo/riscv/csrs.cc	/^sstatus_proxy_csr_t::sstatus_proxy_csr_t(processor_t* const proc, const reg_t addr, mstatus_csr_t_p mstatus):$/;"	f	class:sstatus_proxy_csr_t
sstatus_proxy_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<sstatus_proxy_csr_t> sstatus_proxy_csr_t_p;$/;"	t
sstatus_read_mask	repo/riscv/csrs.h	/^  const reg_t sstatus_read_mask;$/;"	m	class:base_status_csr_t
sstatus_write_mask	repo/riscv/csrs.h	/^  const reg_t sstatus_write_mask;$/;"	m	class:base_status_csr_t
st_info	repo/fesvr/elf.h	/^  uint8_t  st_info;$/;"	m	struct:__anon70
st_info	repo/fesvr/elf.h	/^  uint8_t  st_info;$/;"	m	struct:__anon74
st_name	repo/fesvr/elf.h	/^  uint32_t st_name;$/;"	m	struct:__anon70
st_name	repo/fesvr/elf.h	/^  uint32_t st_name;$/;"	m	struct:__anon74
st_other	repo/fesvr/elf.h	/^  uint8_t  st_other;$/;"	m	struct:__anon70
st_other	repo/fesvr/elf.h	/^  uint8_t  st_other;$/;"	m	struct:__anon74
st_shndx	repo/fesvr/elf.h	/^  uint16_t st_shndx;$/;"	m	struct:__anon70
st_shndx	repo/fesvr/elf.h	/^  uint16_t st_shndx;$/;"	m	struct:__anon74
st_size	repo/fesvr/elf.h	/^  uint32_t st_size;$/;"	m	struct:__anon70
st_size	repo/fesvr/elf.h	/^  uint64_t st_size;$/;"	m	struct:__anon74
st_value	repo/fesvr/elf.h	/^  uint32_t st_value;$/;"	m	struct:__anon70
st_value	repo/fesvr/elf.h	/^  uint64_t st_value;$/;"	m	struct:__anon74
start	repo/fesvr/htif.cc	/^void htif_t::start()$/;"	f	class:htif_t
start	repo/riscv/insns/vmvnfr_v.h	/^const reg_t start = P.VU.vstart->read() * (P.VU.vsew >> 3);$/;"	v
start_host_thread	repo/fesvr/dtm.cc	/^void dtm_t::start_host_thread()$/;"	f	class:dtm_t
start_pc	repo/riscv/cfg.h	/^  std::optional<reg_t>               start_pc;$/;"	m	class:cfg_t
stash_read_values	repo/riscv/triggers.cc	/^void icount_t::stash_read_values()$/;"	f	class:triggers::icount_t
stash_read_values	repo/riscv/triggers.h	/^  virtual void stash_read_values() {}$/;"	f	class:triggers::trigger_t
state	difftest.cc	/^static state_t *state = NULL;$/;"	v	file:
state	repo/riscv/csrs.h	/^  state_t* const state;$/;"	m	class:csr_t
state	repo/riscv/csrs.h	/^  state_t* const state;$/;"	m	class:generic_int_accessor_t
state	repo/riscv/jtag_dtm.h	/^    jtag_state_t state() const { return _state; }$/;"	f	class:jtag_dtm_t
state	repo/riscv/processor.h	/^  state_t state;$/;"	m	class:processor_t
state_t	repo/riscv/processor.h	/^struct state_t$/;"	s
step	repo/riscv/csrs.h	/^  bool step;$/;"	m	class:dcsr_csr_t
step	repo/riscv/execute.cc	/^void processor_t::step(size_t n)$/;"	f	class:processor_t
step	repo/riscv/sim.cc	/^void sim_t::step(size_t n)$/;"	f	class:sim_t
stepi	repo/tests/testlib.py	/^    def stepi(self):$/;"	m	class:Gdb
stimecmp	repo/riscv/processor.h	/^  csr_t_p stimecmp;$/;"	m	struct:state_t
stimecmp_csr_t	repo/riscv/csrs.cc	/^stimecmp_csr_t::stimecmp_csr_t(processor_t* const proc, const reg_t addr, const reg_t imask):$/;"	f	class:stimecmp_csr_t
stimecmp_csr_t	repo/riscv/csrs.h	/^class stimecmp_csr_t: public basic_csr_t {$/;"	c
stop	repo/fesvr/htif.cc	/^void htif_t::stop()$/;"	f	class:htif_t
stopped	repo/fesvr/htif.h	/^  bool stopped;$/;"	m	class:htif_t
store	repo/riscv/clint.cc	/^bool clint_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:clint_t
store	repo/riscv/debug_module.cc	/^bool debug_module_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:debug_module_t
store	repo/riscv/devices.cc	/^bool bus_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:bus_t
store	repo/riscv/devices.cc	/^bool mmio_plugin_device_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:mmio_plugin_device_t
store	repo/riscv/devices.h	/^  bool store(reg_t addr, size_t len, const uint8_t* bytes) { return load_store(addr, len, const_cast<uint8_t*>(bytes), true); }$/;"	f	class:mem_t
store	repo/riscv/mmio_plugin.h	/^  bool (*store)(void*, reg_t, size_t, const uint8_t*);$/;"	m	struct:__anon78
store	repo/riscv/mmio_plugin.h	/^  static bool store(void* self, reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	struct:mmio_plugin_registration_t
store	repo/riscv/mmu.h	/^  void ALWAYS_INLINE store(reg_t addr, T val, uint32_t xlate_flags = 0) {$/;"	f	class:mmu_t
store	repo/riscv/ns16550.cc	/^bool ns16550_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:ns16550_t
store	repo/riscv/plic.cc	/^bool plic_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:plic_t
store	repo/riscv/processor.cc	/^bool processor_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:processor_t
store	repo/riscv/rom.cc	/^bool rom_device_t::store(reg_t UNUSED addr, size_t UNUSED len, const uint8_t UNUSED *bytes)$/;"	f	class:rom_device_t
store	repo/riscv/triggers.h	/^  bool store = false;$/;"	m	class:triggers::mcontrol_common_t
store_address	repo/disasm/disasm.cc	/^} store_address;$/;"	v	typeref:struct:__anon4
store_conditional	repo/riscv/mmu.h	/^  bool store_conditional(reg_t addr, T val)$/;"	f	class:mmu_t
store_float128	repo/riscv/mmu.h	/^  void store_float128(reg_t addr, float128_t val)$/;"	f	class:mmu_t
store_slow_path	repo/riscv/mmu.cc	/^void mmu_t::store_slow_path(reg_t addr, reg_t len, const uint8_t* bytes, uint32_t xlate_flags, bool actually_store, bool UNUSED require_alignment)$/;"	f	class:mmu_t
store_slow_path_intrapage	repo/riscv/mmu.cc	/^void mmu_t::store_slow_path_intrapage(reg_t addr, reg_t len, const uint8_t* bytes, uint32_t xlate_flags, bool actually_store)$/;"	f	class:mmu_t
str	repo/fdt/fdt_strerror.c	/^	const char *str;$/;"	m	struct:fdt_errtabent	file:
str	repo/fesvr/option_parser.h	/^    const char* str;$/;"	m	struct:option_parser_t::option_t
str	repo/fesvr/rfb.h	/^  std::string str(T x)$/;"	f	class:rfb_t
strnlen	repo/fdt/libfdt_env.h	75;"	d
strtolower	repo/riscv/isa_parser.cc	/^static std::string strtolower(const char* str)$/;"	f	file:
strtolower	repo/riscv/processor.cc	/^static std::string strtolower(const char* str)$/;"	f	file:
stval	repo/riscv/processor.h	/^  csr_t_p stval;$/;"	m	struct:state_t
stvec	repo/riscv/processor.h	/^  csr_t_p stvec;$/;"	m	struct:state_t
subproject_template	repo/build/Makefile	/^define subproject_template$/;"	m
suggest_help	repo/spike_main/spike.cc	/^static void suggest_help()$/;"	f	file:
support_abstract_csr_access	repo/riscv/debug_module.h	/^  bool support_abstract_csr_access;$/;"	m	struct:__anon79
support_abstract_fpr_access	repo/riscv/debug_module.h	/^  bool support_abstract_fpr_access;$/;"	m	struct:__anon79
support_haltgroups	repo/riscv/debug_module.h	/^  bool support_haltgroups;$/;"	m	struct:__anon79
support_hasel	repo/riscv/debug_module.h	/^  bool support_hasel;$/;"	m	struct:__anon79
support_impebreak	repo/riscv/debug_module.h	/^  bool support_impebreak;$/;"	m	struct:__anon79
supports_impl	repo/riscv/processor.h	/^  bool supports_impl(uint8_t impl) const {$/;"	f	class:processor_t
svalue	repo/riscv/triggers.h	/^  unsigned svalue;$/;"	m	class:triggers::trigger_t
sw	repo/riscv/opcodes.h	/^static uint32_t sw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sw_flags	repo/fdt/fdt_sw.c	/^static inline uint32_t sw_flags(void *fdt)$/;"	f	file:
swap	repo/fesvr/byteorder.h	/^static inline int16_t swap(int16_t n) { return int16_t(swap(uint16_t(n))); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline int32_t swap(int32_t n) { return int32_t(swap(uint32_t(n))); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline int64_t swap(int64_t n) { return int64_t(swap(uint64_t(n))); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline int8_t swap(int8_t n) { return n; }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline uint16_t swap(uint16_t n) { return (n >> 8) | (n << 8); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline uint32_t swap(uint32_t n) { return (swap(uint16_t(n)) << 16) | swap(uint16_t(n >> 16)); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline uint64_t swap(uint64_t n) { return (uint64_t(swap(uint32_t(n))) << 32) | swap(uint32_t(n >> 32)); }$/;"	f
swap	repo/fesvr/byteorder.h	/^static inline uint8_t swap(uint8_t n) { return n; }$/;"	f
swap_csr	repo/riscv/encoding.h	345;"	d
switch_to	repo/fesvr/context.cc	/^void context_t::switch_to()$/;"	f	class:context_t
switch_to_host	repo/fesvr/tsi.cc	/^void tsi_t::switch_to_host(void)$/;"	f	class:tsi_t
switch_to_target	repo/fesvr/tsi.cc	/^void tsi_t::switch_to_target(void)$/;"	f	class:tsi_t
symbol_elfs	repo/fesvr/htif.h	/^  std::vector<std::string> symbol_elfs;$/;"	m	class:htif_t
sys_chdir	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_chdir(reg_t path, reg_t a1, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_close	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_close(reg_t fd, reg_t a1, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_exit	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_exit(reg_t code, reg_t a1, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_faccessat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_faccessat(reg_t dirfd, reg_t pname, reg_t len, reg_t mode, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_fcntl	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_fcntl(reg_t fd, reg_t cmd, reg_t arg, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_fstat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_fstat(reg_t fd, reg_t pbuf, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_fstatat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_fstatat(reg_t dirfd, reg_t pname, reg_t len, reg_t pbuf, reg_t flags, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_ftruncate	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_ftruncate(reg_t fd, reg_t len, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_getcwd	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_getcwd(reg_t pbuf, reg_t size, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_getmainvars	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_getmainvars(reg_t pbuf, reg_t limit, reg_t a2, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_linkat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_linkat(reg_t odirfd, reg_t poname, reg_t olen, reg_t ndirfd, reg_t pnname, reg_t nlen, reg_t flags)$/;"	f	class:syscall_t
sys_lseek	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_lseek(reg_t fd, reg_t ptr, reg_t dir, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_lstat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_lstat(reg_t pname, reg_t len, reg_t pbuf, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_mkdirat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_mkdirat(reg_t dirfd, reg_t pname, reg_t len, reg_t mode, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_openat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_openat(reg_t dirfd, reg_t pname, reg_t len, reg_t flags, reg_t mode, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_pread	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_pread(reg_t fd, reg_t pbuf, reg_t len, reg_t off, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_pwrite	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_pwrite(reg_t fd, reg_t pbuf, reg_t len, reg_t off, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_read	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_read(reg_t fd, reg_t pbuf, reg_t len, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_renameat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_renameat(reg_t odirfd, reg_t popath, reg_t olen, reg_t ndirfd, reg_t pnpath, reg_t nlen, reg_t a6)$/;"	f	class:syscall_t
sys_statx	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_statx(reg_t fd, reg_t pname, reg_t len, reg_t flags, reg_t mask, reg_t pbuf, reg_t a6)$/;"	f	class:syscall_t
sys_unlinkat	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_unlinkat(reg_t dirfd, reg_t pname, reg_t len, reg_t flags, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
sys_write	repo/fesvr/syscall.cc	/^reg_t syscall_t::sys_write(reg_t fd, reg_t pbuf, reg_t len, reg_t a3, reg_t a4, reg_t a5, reg_t a6)$/;"	f	class:syscall_t
syscall_func_t	repo/fesvr/syscall.h	/^typedef reg_t (syscall_t::*syscall_func_t)(reg_t, reg_t, reg_t, reg_t, reg_t, reg_t, reg_t);$/;"	t
syscall_proxy	repo/fesvr/htif.h	/^  syscall_t syscall_proxy;$/;"	m	class:htif_t
syscall_t	repo/fesvr/syscall.cc	/^syscall_t::syscall_t(htif_t* htif)$/;"	f	class:syscall_t
syscall_t	repo/fesvr/syscall.h	/^class syscall_t : public device_t$/;"	c
sysret_errno	repo/fesvr/syscall.cc	/^static reg_t sysret_errno(sreg_t ret)$/;"	f	file:
sz	repo/riscv/devices.h	/^  reg_t sz;$/;"	m	class:mem_t
t0	repo/riscv/insns/aes32dsi.h	/^uint8_t     t0 = RS2 >> (8*bs);$/;"	v
t0	repo/riscv/insns/aes32dsmi.h	/^uint8_t     t0 = RS2 >> (8*bs);$/;"	v
t0	repo/riscv/insns/aes32esi.h	/^uint8_t     t0 = RS2 >> (8*bs);$/;"	v
t0	repo/riscv/insns/aes32esmi.h	/^uint8_t     t0 = RS2 >> (8*bs);$/;"	v
table	repo/fesvr/syscall.h	/^  std::vector<syscall_func_t> table;$/;"	m	class:syscall_t
tag	repo/fdt/fdt.h	/^	fdt32_t tag;$/;"	m	struct:fdt_node_header
tag	repo/fdt/fdt.h	/^	fdt32_t tag;$/;"	m	struct:fdt_property
tag	repo/fesvr/device.h	/^    uint64_t tag;$/;"	m	struct:disk_t::request_t
tag	repo/riscv/mmu.h	/^  reg_t tag;$/;"	m	struct:icache_entry_t
tags	repo/riscv/cachesim.h	/^  std::map<uint64_t, uint64_t> tags;$/;"	m	class:fa_cache_sim_t
tags	repo/riscv/cachesim.h	/^  uint64_t* tags;$/;"	m	class:cache_sim_t
take_interrupt	repo/riscv/processor.cc	/^void processor_t::take_interrupt(reg_t pending_interrupts)$/;"	f	class:processor_t
take_pending_interrupt	repo/riscv/processor.h	/^  void take_pending_interrupt() { take_interrupt(state.mip->read() & state.mie->read()); }$/;"	f	class:processor_t
take_trap	repo/riscv/processor.cc	/^void processor_t::take_trap(trap_t& t, reg_t epc)$/;"	f	class:processor_t
take_trap_public	repo/riscv/processor.h	/^  void take_trap_public(trap_t& t, reg_t epc) { take_trap(t, epc); }$/;"	f	class:processor_t
take_trigger_action	repo/riscv/processor.cc	/^void processor_t::take_trigger_action(triggers::action_t action, reg_t breakpoint_tval, reg_t epc)$/;"	f	class:processor_t
tap	repo/riscv/remote_bitbang.h	/^  jtag_dtm_t *tap;$/;"	m	class:remote_bitbang_t
target	repo/fesvr/dtm.h	/^  context_t* target;$/;"	m	class:dtm_t
target	repo/fesvr/htif_pthread.h	/^  context_t* target;$/;"	m	class:htif_pthread_t
target	repo/fesvr/tsi.h	/^  context_t* target;$/;"	m	class:tsi_t
target	repo/riscv/insns/cm_jalt.h	/^reg_t target;$/;"	v
target_args	repo/fesvr/htif.h	/^  const std::vector<std::string>& target_args() { return targs; }$/;"	f	class:htif_t
target_big_endian	repo/riscv/mmu.h	/^  bool target_big_endian;$/;"	m	class:mmu_t
target_big_endian	repo/riscv/mmu.h	/^  static const bool target_big_endian = false;$/;"	m	class:mmu_t
target_endian	repo/fesvr/byteorder.h	/^  target_endian() {}$/;"	f	class:target_endian
target_endian	repo/fesvr/byteorder.h	/^  target_endian(T n) : base_endian<T>(n) {}$/;"	f	class:target_endian
target_endian	repo/fesvr/byteorder.h	/^  target_endian(int8_t n) : base_endian<int8_t>(n) {}$/;"	f	class:target_endian
target_endian	repo/fesvr/byteorder.h	/^  target_endian(uint8_t n) : base_endian<uint8_t>(n) {}$/;"	f	class:target_endian
target_endian	repo/fesvr/byteorder.h	/^template<> class target_endian<int8_t> : public base_endian<int8_t> {$/;"	c
target_endian	repo/fesvr/byteorder.h	/^template<> class target_endian<uint8_t> : public base_endian<uint8_t> {$/;"	c
target_endian	repo/fesvr/byteorder.h	/^template<typename T> class target_endian : public base_endian<T> {$/;"	c
target_offset	repo/riscv/mmu.h	/^  reg_t target_offset;$/;"	m	struct:tlb_entry_t
targs	repo/fesvr/htif.h	/^  std::vector<std::string> targs;$/;"	m	class:htif_t
tdata1_csr_t	repo/riscv/csrs.cc	/^tdata1_csr_t::tdata1_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:tdata1_csr_t
tdata1_csr_t	repo/riscv/csrs.h	/^class tdata1_csr_t: public csr_t {$/;"	c
tdata2	repo/riscv/processor.h	/^  csr_t_p tdata2;$/;"	m	struct:state_t
tdata2	repo/riscv/triggers.h	/^  reg_t tdata2;$/;"	m	class:triggers::trigger_t
tdata2_csr_t	repo/riscv/csrs.cc	/^tdata2_csr_t::tdata2_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:tdata2_csr_t
tdata2_csr_t	repo/riscv/csrs.h	/^class tdata2_csr_t: public csr_t {$/;"	c
tdata3_csr_t	repo/riscv/csrs.cc	/^tdata3_csr_t::tdata3_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:tdata3_csr_t
tdata3_csr_t	repo/riscv/csrs.h	/^class tdata3_csr_t: public csr_t {$/;"	c
tdo	repo/riscv/jtag_dtm.h	/^    bool tdo() const { return _tdo; }$/;"	f	class:jtag_dtm_t
temp	repo/riscv/insns/aes64ds.h	/^WRITE_RD(temp);$/;"	v
temp	repo/riscv/insns/aes64ds.h	/^uint64_t temp = AES_INVSHIFROWS_LO(RS1,RS2);$/;"	v
temp	repo/riscv/insns/aes64dsm.h	/^uint64_t temp = AES_INVSHIFROWS_LO(RS1,RS2);$/;"	v
temp	repo/riscv/insns/aes64es.h	/^WRITE_RD(temp);$/;"	v
temp	repo/riscv/insns/aes64es.h	/^uint64_t temp = AES_SHIFROWS_LO(RS1,RS2);$/;"	v
temp	repo/riscv/insns/aes64esm.h	/^uint64_t temp = AES_SHIFROWS_LO(RS1,RS2);$/;"	v
temp	repo/riscv/insns/aes64ks1i.h	/^uint32_t    temp              = (RS1 >> 32) & 0xFFFFFFFF  ;$/;"	v
test_nogdb	repo/tests/ebreak.py	/^    def test_nogdb(self):$/;"	m	class:EbreakTest
test_noport	repo/tests/ebreak.py	/^    def test_noport(self):$/;"	m	class:EbreakTest
th_data	repo/fesvr/htif_pthread.h	/^  std::deque<char> th_data;$/;"	m	class:htif_pthread_t
that	repo/riscv/devices.h	/^  mem_t(const mem_t& that) = delete;$/;"	m	class:mem_t
thread	repo/fesvr/context.h	/^  pthread_t thread;$/;"	m	class:context_t
thread	repo/fesvr/rfb.h	/^  pthread_t thread;$/;"	m	class:rfb_t
thread_main	repo/fesvr/htif_pthread.cc	/^void htif_pthread_t::thread_main(void* arg)$/;"	f	class:htif_pthread_t
thread_main	repo/fesvr/rfb.cc	/^void rfb_t::thread_main()$/;"	f	class:rfb_t
throw_access_exception	repo/riscv/mmu.cc	/^void throw_access_exception(bool virt, reg_t addr, access_type type)$/;"	f
tick	repo/fesvr/device.cc	/^void bcd_t::tick()$/;"	f	class:bcd_t
tick	repo/fesvr/device.cc	/^void device_list_t::tick()$/;"	f	class:device_list_t
tick	repo/fesvr/device.h	/^  virtual void tick() {}$/;"	f	class:device_t
tick	repo/fesvr/dtm.cc	/^void dtm_t::tick($/;"	f	class:dtm_t
tick	repo/fesvr/rfb.cc	/^void rfb_t::tick()$/;"	f	class:rfb_t
tick	repo/fesvr/tsi.cc	/^void tsi_t::tick(bool out_valid, uint32_t out_bits, bool in_ready)$/;"	f	class:tsi_t
tick	repo/riscv/ns16550.cc	/^void ns16550_t::tick(void)$/;"	f	class:ns16550_t
tick	repo/riscv/remote_bitbang.cc	/^void remote_bitbang_t::tick()$/;"	f	class:remote_bitbang_t
time	repo/riscv/processor.h	/^  time_counter_csr_t_p time;$/;"	m	struct:state_t
time_counter_csr_t	repo/riscv/csrs.cc	/^time_counter_csr_t::time_counter_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:time_counter_csr_t
time_counter_csr_t	repo/riscv/csrs.h	/^class time_counter_csr_t: public csr_t {$/;"	c
time_counter_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<time_counter_csr_t> time_counter_csr_t_p;$/;"	t
time_proxy	repo/riscv/processor.h	/^  csr_t_p time_proxy;$/;"	m	struct:state_t
timing	repo/riscv/triggers.h	/^  bool timing = false;$/;"	m	class:triggers::mcontrol_common_t
timing	repo/riscv/triggers.h	/^  timing_t timing;$/;"	m	struct:triggers::match_result_t
timing_t	repo/riscv/triggers.h	/^} timing_t;$/;"	t	namespace:triggers	typeref:enum:triggers::__anon88
tinfo_csr_t	repo/riscv/csrs.cc	/^tinfo_csr_t::tinfo_csr_t(processor_t* const proc, const reg_t addr) :$/;"	f	class:tinfo_csr_t
tinfo_csr_t	repo/riscv/csrs.h	/^class tinfo_csr_t: public csr_t {$/;"	c
tinst	repo/riscv/trap.h	/^  reg_t tval, tval2, tinst;$/;"	m	class:mem_trap_t
tlb_data	repo/riscv/mmu.h	/^  tlb_entry_t tlb_data[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_entry_t	repo/riscv/mmu.h	/^struct tlb_entry_t {$/;"	s
tlb_insn_tag	repo/riscv/mmu.h	/^  reg_t tlb_insn_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_load_tag	repo/riscv/mmu.h	/^  reg_t tlb_load_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_store_tag	repo/riscv/mmu.h	/^  reg_t tlb_store_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tmp	repo/riscv/insns/c_jalr.h	/^reg_t tmp = npc;$/;"	v
tmp	repo/riscv/insns/jal.h	/^WRITE_RD(tmp);$/;"	v
tmp	repo/riscv/insns/jal.h	/^reg_t tmp = npc;$/;"	v
tmp	repo/riscv/insns/jalr.h	/^WRITE_RD(tmp);$/;"	v
tmp	repo/riscv/insns/jalr.h	/^reg_t tmp = npc;$/;"	v
to_be	repo/fesvr/byteorder.h	/^  static inline target_endian to_be(T n) { return target_endian(::to_be(n)); }$/;"	f	class:target_endian
to_be	repo/fesvr/byteorder.h	/^  static inline target_endian to_be(int8_t n) { return target_endian(n); }$/;"	f	class:target_endian
to_be	repo/fesvr/byteorder.h	/^  static inline target_endian to_be(uint8_t n) { return target_endian(n); }$/;"	f	class:target_endian
to_be	repo/fesvr/byteorder.h	/^template<typename T> static inline T to_be(T n) { return n; }$/;"	f
to_be	repo/fesvr/byteorder.h	/^template<typename T> static inline T to_be(T n) { return swap(n); }$/;"	f
to_f	repo/riscv/decode_macros.h	/^inline double to_f(float64_t f) { double r; memcpy(&r, &f, sizeof(r)); return r; }$/;"	f
to_f	repo/riscv/decode_macros.h	/^inline float to_f(float32_t f) { float r; memcpy(&r, &f, sizeof(r)); return r; }$/;"	f
to_f	repo/riscv/decode_macros.h	/^inline long double to_f(float128_t f) { long double r; memcpy(&r, &f, sizeof(r)); return r; }$/;"	f
to_le	repo/fesvr/byteorder.h	/^  static inline target_endian to_le(T n) { return target_endian(::to_le(n)); }$/;"	f	class:target_endian
to_le	repo/fesvr/byteorder.h	/^  static inline target_endian to_le(int8_t n) { return target_endian(n); }$/;"	f	class:target_endian
to_le	repo/fesvr/byteorder.h	/^  static inline target_endian to_le(uint8_t n) { return target_endian(n); }$/;"	f	class:target_endian
to_le	repo/fesvr/byteorder.h	/^template<typename T> static inline T to_le(T n) { return n; }$/;"	f
to_le	repo/fesvr/byteorder.h	/^template<typename T> static inline T to_le(T n) { return swap(n); }$/;"	f
to_string	repo/customext/cflush.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon97
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t UNUSED insn) const {$/;"	f	struct:__anon33
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t UNUSED insn) const {$/;"	f	struct:__anon54
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t UNUSED insn) const {$/;"	f	struct:__anon57
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon1
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon10
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon11
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon12
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon13
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon14
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon15
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon16
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon17
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon18
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon19
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon2
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon20
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon21
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon22
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon23
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon24
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon25
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon26
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon27
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon28
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon29
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon3
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon30
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon31
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon32
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon34
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon35
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon36
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon37
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon38
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon39
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon4
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon40
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon41
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon42
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon43
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon44
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon45
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon46
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon47
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon48
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon49
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon5
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon50
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon51
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon52
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon53
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon55
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon56
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon58
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon59
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon6
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon60
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon61
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon62
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon63
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon64
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon65
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon7
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon8
to_string	repo/disasm/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon9
to_string	repo/riscv/disasm.h	/^  std::string to_string(insn_t insn) const$/;"	f	class:disasm_insn_t
to_target	repo/fesvr/htif.h	/^  template<typename T> inline target_endian<T> to_target(T n) const$/;"	f	class:htif_t
to_target	repo/riscv/mmu.h	/^  template<typename T> inline target_endian<T> to_target(T n) const$/;"	f	class:mmu_t
tohost	repo/fesvr/device.h	/^  uint64_t tohost;$/;"	m	class:command_t
tohost_addr	repo/fesvr/htif.h	/^  addr_t tohost_addr;$/;"	m	class:htif_t
totalsize	repo/fdt/fdt.h	/^	fdt32_t totalsize;		 \/* total size of DT block *\/$/;"	m	struct:fdt_header
totalsize	repo/fdt/libfdt.h	/^fdt_set_hdr_(totalsize);$/;"	v
trace	repo/riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:dcache_sim_t
trace	repo/riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:icache_sim_t
trace	repo/riscv/memtracer.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:memtracer_list_t
trace_opcode	repo/riscv/tracer.h	/^static inline void trace_opcode(processor_t UNUSED *p, insn_bits_t UNUSED opc, insn_t UNUSED insn) {$/;"	f
tracer	repo/riscv/mmu.h	/^  memtracer_list_t tracer;$/;"	m	class:mmu_t
translate	repo/riscv/mmu.cc	/^reg_t mmu_t::translate(reg_t addr, reg_t len, access_type type, uint32_t xlate_flags)$/;"	f	class:mmu_t
translate_insn_addr	repo/riscv/mmu.h	/^  inline tlb_entry_t translate_insn_addr(reg_t addr) {$/;"	f	class:mmu_t
translate_insn_addr_to_host	repo/riscv/mmu.h	/^  inline const uint16_t* translate_insn_addr_to_host(reg_t addr) {$/;"	f	class:mmu_t
trap_common_t	repo/riscv/triggers.h	/^class trap_common_t : public trigger_t {$/;"	c	namespace:triggers
trap_debug_mode	repo/riscv/trap.h	/^class trap_debug_mode$/;"	c
trap_t	repo/riscv/trap.h	/^  trap_t(reg_t which) : which(which) {}$/;"	f	class:trap_t
trap_t	repo/riscv/trap.h	/^class trap_t$/;"	c
trigger_count	repo/riscv/cfg.h	/^  reg_t                              trigger_count;$/;"	m	class:cfg_t
trigger_t	repo/riscv/triggers.h	/^class trigger_t {$/;"	c	namespace:triggers
trigger_updated	repo/riscv/processor.cc	/^void processor_t::trigger_updated(const std::vector<triggers::trigger_t *> &triggers)$/;"	f	class:processor_t
triggers	repo/riscv/triggers.cc	/^namespace triggers {$/;"	n	file:
triggers	repo/riscv/triggers.h	/^  std::vector<trigger_t *> triggers;$/;"	m	class:triggers::module_t
triggers	repo/riscv/triggers.h	/^namespace triggers {$/;"	n
true	repo/riscv/insns/fsgnjn_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), true, false));$/;"	v
true	repo/riscv/insns/fsgnjn_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), true, false));/;"	v
true	repo/riscv/insns/fsgnjn_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), true, false));$/;"	v
true	repo/riscv/insns/fsgnjx_d.h	/^WRITE_FRD_D(fsgnj64(freg(FRS1_D), freg(FRS2_D), false, true));$/;"	v
true	repo/riscv/insns/fsgnjx_h.h	/^WRITE_FRD_H(fsgnj16(freg(FRS1_H), freg(FRS2_H), false, true));$/;"	v
true	repo/riscv/insns/fsgnjx_s.h	/^WRITE_FRD_F(fsgnj32(freg(FRS1_F), freg(FRS2_F), false, true));$/;"	v
true	repo/riscv/insns/vcpop_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vfirst_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vfmv_f_s.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vfmv_s_f.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vfslide1up_vf.h	/^VI_CHECK_SLIDE(true);$/;"	v
true	repo/riscv/insns/vid_v.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/viota_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmsbf_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmsif_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmsof_m.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmv_s_x.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmv_x_s.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vmvnfr_v.h	/^require_vector(true);$/;"	v
true	repo/riscv/insns/vsadd_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	repo/riscv/insns/vslide1up_vx.h	/^VI_CHECK_SLIDE(true);$/;"	v
true	repo/riscv/insns/vslideup_vi.h	/^VI_CHECK_SLIDE(true);$/;"	v
true	repo/riscv/insns/vslideup_vx.h	/^VI_CHECK_SLIDE(true);$/;"	v
true	repo/riscv/insns/vssub_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	repo/riscv/insns/vssubu_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	repo/riscv/insns/vwadd_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwadd_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	repo/riscv/insns/vwaddu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwaddu_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	repo/riscv/insns/vwmacc_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwmaccsu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwmaccu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwmul_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwmulsu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwmulu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwsub_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwsub_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	repo/riscv/insns/vwsubu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	repo/riscv/insns/vwsubu_wv.h	/^VI_CHECK_DDS(true);$/;"	v
tselect	repo/riscv/processor.h	/^  csr_t_p tselect;$/;"	m	struct:state_t
tselect_csr_t	repo/riscv/csrs.cc	/^tselect_csr_t::tselect_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:tselect_csr_t
tselect_csr_t	repo/riscv/csrs.h	/^class tselect_csr_t: public basic_csr_t {$/;"	c
tsi_t	repo/fesvr/tsi.cc	/^tsi_t::tsi_t(int argc, char** argv) : htif_t(argc, argv)$/;"	f	class:tsi_t
tsi_t	repo/fesvr/tsi.h	/^class tsi_t : public htif_t$/;"	c
tv_nsec	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> tv_nsec;$/;"	m	struct:riscv_statx_timestamp	file:
tv_sec	repo/fesvr/syscall.cc	/^    target_endian<int64_t>  tv_sec;$/;"	m	struct:riscv_statx_timestamp	file:
tval	repo/riscv/trap.h	/^  reg_t tval, tval2, tinst;$/;"	m	class:mem_trap_t
tval	repo/riscv/trap.h	/^  reg_t tval;$/;"	m	class:insn_trap_t
tval2	repo/riscv/trap.h	/^  reg_t tval, tval2, tinst;$/;"	m	class:mem_trap_t
tvec_csr_t	repo/riscv/csrs.cc	/^tvec_csr_t::tvec_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:tvec_csr_t
tvec_csr_t	repo/riscv/csrs.h	/^class tvec_csr_t: public csr_t {$/;"	c
tx_byte	repo/riscv/ns16550.cc	/^void ns16550_t::tx_byte(uint8_t val)$/;"	f	class:ns16550_t
type_sew_t	repo/riscv/vector_unit.h	/^struct type_sew_t<16>$/;"	s
type_sew_t	repo/riscv/vector_unit.h	/^struct type_sew_t<32>$/;"	s
type_sew_t	repo/riscv/vector_unit.h	/^struct type_sew_t<64>$/;"	s
type_sew_t	repo/riscv/vector_unit.h	/^struct type_sew_t<8>$/;"	s
type_usew_t	repo/riscv/vector_unit.h	/^struct type_usew_t<16>$/;"	s
type_usew_t	repo/riscv/vector_unit.h	/^struct type_usew_t<32>$/;"	s
type_usew_t	repo/riscv/vector_unit.h	/^struct type_usew_t<64>$/;"	s
type_usew_t	repo/riscv/vector_unit.h	/^struct type_usew_t<8>$/;"	s
u	repo/riscv/insns/aes32dsi.h	/^uint32_t     u = x;$/;"	v
u	repo/riscv/insns/aes32dsmi.h	/^uint32_t     u ;$/;"	v
u	repo/riscv/insns/aes32esi.h	/^uint32_t     u = x;$/;"	v
u	repo/riscv/insns/aes32esmi.h	/^uint32_t     u ;$/;"	v
u	repo/riscv/insns/bmator.h	/^uint8_t u[8]; \/\/ rows of rs1$/;"	v
u	repo/riscv/insns/bmatxor.h	/^uint8_t u[8]; \/\/ rows of rs1$/;"	v
u	repo/riscv/triggers.h	/^  bool u = false;$/;"	m	class:triggers::trigger_t
u_imm	repo/riscv/decode.h	/^  int64_t u_imm() { return xs(12, 20) << 12; }$/;"	f	class:insn_t
ui	repo/riscv/insns/fmvh_x_d.h	/^ui64_f64 ui;$/;"	v
ui	repo/riscv/insns/fmvh_x_q.h	/^ui128_f128 ui;$/;"	v
ui	repo/riscv/insns/fmvp_d_x.h	/^ui64_f64 ui;$/;"	v
ui	repo/riscv/insns/fmvp_q_x.h	/^ui128_f128 ui;$/;"	v
ui	repo/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128	typeref:struct:ui128_f128::uint128
ui	repo/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
ui	repo/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
ui	repo/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
ui1	repo/riscv/insns/fmaxm_q.h	/^ui128_f128 ui1;$/;"	v
ui1	repo/riscv/insns/fminm_q.h	/^ui128_f128 ui1;$/;"	v
ui128_f128	repo/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	u
ui16_f16	repo/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	u
ui16_fromNaN	repo/softfloat/specialize.h	67;"	d
ui16_fromNegOverflow	repo/softfloat/specialize.h	66;"	d
ui16_fromPosOverflow	repo/softfloat/specialize.h	65;"	d
ui2	repo/riscv/insns/fmaxm_q.h	/^ui128_f128 ui2;$/;"	v
ui2	repo/riscv/insns/fminm_q.h	/^ui128_f128 ui2;$/;"	v
ui32_f32	repo/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	u
ui32_fromNaN	repo/softfloat/specialize.h	74;"	d
ui32_fromNegOverflow	repo/softfloat/specialize.h	73;"	d
ui32_fromPosOverflow	repo/softfloat/specialize.h	72;"	d
ui32_to_f128	repo/softfloat/ui32_to_f128.c	/^float128_t ui32_to_f128( uint32_t a )$/;"	f
ui32_to_f16	repo/softfloat/ui32_to_f16.c	/^float16_t ui32_to_f16( uint32_t a )$/;"	f
ui32_to_f32	repo/softfloat/ui32_to_f32.c	/^float32_t ui32_to_f32( uint32_t a )$/;"	f
ui32_to_f64	repo/softfloat/ui32_to_f64.c	/^float64_t ui32_to_f64( uint32_t a )$/;"	f
ui64_f64	repo/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	u
ui64_fromNaN	repo/softfloat/specialize.h	85;"	d
ui64_fromNegOverflow	repo/softfloat/specialize.h	84;"	d
ui64_fromPosOverflow	repo/softfloat/specialize.h	83;"	d
ui64_to_f128	repo/softfloat/ui64_to_f128.c	/^float128_t ui64_to_f128( uint64_t a )$/;"	f
ui64_to_f16	repo/softfloat/ui64_to_f16.c	/^float16_t ui64_to_f16( uint64_t a )$/;"	f
ui64_to_f32	repo/softfloat/ui64_to_f32.c	/^float32_t ui64_to_f32( uint64_t a )$/;"	f
ui64_to_f64	repo/softfloat/ui64_to_f64.c	/^float64_t ui64_to_f64( uint64_t a )$/;"	f
ui8_fromNaN	repo/softfloat/specialize.h	60;"	d
ui8_fromNegOverflow	repo/softfloat/specialize.h	59;"	d
ui8_fromPosOverflow	repo/softfloat/specialize.h	58;"	d
uid	repo/fesvr/syscall.cc	/^    target_endian<uint32_t> uid;$/;"	m	struct:riscv_statx	file:
uid	repo/fesvr/syscall.cc	/^  target_endian<uint32_t> uid;$/;"	m	struct:riscv_stat	file:
uint128	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	s
uint128	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	s
uint128_extra	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	s
uint128_extra	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	s
uint128_t	repo/riscv/decode.h	/^typedef unsigned __int128 uint128_t;$/;"	t
uint16	repo/riscv/insns/vl1re16_v.h	/^VI_LD_WHOLE(uint16);$/;"	v
uint16	repo/riscv/insns/vl2re16_v.h	/^VI_LD_WHOLE(uint16);$/;"	v
uint16	repo/riscv/insns/vl4re16_v.h	/^VI_LD_WHOLE(uint16);$/;"	v
uint16	repo/riscv/insns/vl8re16_v.h	/^VI_LD_WHOLE(uint16);$/;"	v
uint32	repo/riscv/insns/vl1re32_v.h	/^VI_LD_WHOLE(uint32);$/;"	v
uint32	repo/riscv/insns/vl2re32_v.h	/^VI_LD_WHOLE(uint32);$/;"	v
uint32	repo/riscv/insns/vl4re32_v.h	/^VI_LD_WHOLE(uint32);$/;"	v
uint32	repo/riscv/insns/vl8re32_v.h	/^VI_LD_WHOLE(uint32);$/;"	v
uint64	repo/riscv/insns/vl1re64_v.h	/^VI_LD_WHOLE(uint64);$/;"	v
uint64	repo/riscv/insns/vl2re64_v.h	/^VI_LD_WHOLE(uint64);$/;"	v
uint64	repo/riscv/insns/vl4re64_v.h	/^VI_LD_WHOLE(uint64);$/;"	v
uint64	repo/riscv/insns/vl8re64_v.h	/^VI_LD_WHOLE(uint64);$/;"	v
uint64_extra	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	s
uint64_extra	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	s
uint8	repo/riscv/insns/vl1re8_v.h	/^VI_LD_WHOLE(uint8);$/;"	v
uint8	repo/riscv/insns/vl2re8_v.h	/^VI_LD_WHOLE(uint8);$/;"	v
uint8	repo/riscv/insns/vl4re8_v.h	/^VI_LD_WHOLE(uint8);$/;"	v
uint8	repo/riscv/insns/vl8re8_v.h	/^VI_LD_WHOLE(uint8);$/;"	v
uint_max	repo/riscv/insns/vnclipu_wi.h	/^uint64_t uint_max = UINT64_MAX >> (64 - P.VU.vsew);$/;"	v
uint_max	repo/riscv/insns/vnclipu_wv.h	/^uint64_t uint_max = UINT64_MAX >> (64 - P.VU.vsew);$/;"	v
uint_max	repo/riscv/insns/vnclipu_wx.h	/^uint64_t uint_max = UINT64_MAX >> (64 - P.VU.vsew);$/;"	v
uj_imm	repo/riscv/decode.h	/^  int64_t uj_imm() { return (x(21, 10) << 1) + (x(20, 1) << 11) + (x(12, 8) << 12) + (imm_sign() << 20); }$/;"	f	class:insn_t
unboxF16	repo/riscv/decode_macros.h	220;"	d
unboxF32	repo/riscv/decode_macros.h	222;"	d
unboxF64	repo/riscv/decode_macros.h	224;"	d
undo_chroot	repo/fesvr/syscall.cc	/^std::string syscall_t::undo_chroot(const char* fn)$/;"	f	class:syscall_t
unlikely	repo/riscv/common.h	15;"	d
unlikely	repo/riscv/common.h	8;"	d
unused_port	repo/tests/testlib.py	/^def unused_port():$/;"	f
update_dr	repo/riscv/jtag_dtm.cc	/^void jtag_dtm_t::update_dr()$/;"	f	class:jtag_dtm_t
update_histogram	repo/riscv/execute.cc	/^inline void processor_t::update_histogram(reg_t pc)$/;"	f	class:processor_t
update_interrupt	repo/riscv/ns16550.cc	/^void ns16550_t::update_interrupt(void)$/;"	f	class:ns16550_t
upper_csr	repo/riscv/csrs.h	/^  csr_t_p upper_csr;$/;"	m	class:composite_csr_t
upper_lsb	repo/riscv/csrs.h	/^  const unsigned upper_lsb;$/;"	m	class:composite_csr_t
usage	repo/fesvr/htif.cc	/^void htif_t::usage(const char * program_name)$/;"	f	class:htif_t
user_data	repo/riscv/devices.h	/^  void* user_data;$/;"	m	class:mmio_plugin_device_t
v	repo/riscv/insns/bmator.h	/^uint8_t v[8]; \/\/ cols of rs2$/;"	v
v	repo/riscv/insns/bmatxor.h	/^uint8_t v[8]; \/\/ cols of rs2$/;"	v
v	repo/riscv/processor.h	/^  bool v;$/;"	m	struct:state_t
v	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	repo/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
v	repo/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
v	repo/softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	m	struct:__anon102
v	repo/softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	m	struct:__anon103
v	repo/softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	m	struct:__anon104
v	repo/softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	m	struct:__anon105
v0	repo/disasm/disasm.cc	/^} v0;$/;"	v	typeref:struct:__anon54
v0	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v0	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
v64	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v64	repo/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
v_address	repo/disasm/disasm.cc	/^} v_address;$/;"	v	typeref:struct:__anon48
v_frac_lmul	repo/riscv/decode.h	/^  uint64_t v_frac_lmul() { return x(22, 1); }$/;"	f	class:insn_t
v_lmul	repo/riscv/decode.h	/^  uint64_t v_lmul() { return x(20, 2); }$/;"	f	class:insn_t
v_lumop	repo/riscv/decode.h	/^  uint64_t v_lumop() { return x(20, 5); }$/;"	f	class:insn_t
v_mew	repo/riscv/decode.h	/^  uint64_t v_mew() { return x(28, 1); }$/;"	f	class:insn_t
v_mop	repo/riscv/decode.h	/^  uint64_t v_mop() { return x(26, 2); }$/;"	f	class:insn_t
v_nf	repo/riscv/decode.h	/^  uint64_t v_nf() { return x(29, 3); }$/;"	f	class:insn_t
v_sew	repo/riscv/decode.h	/^  uint64_t v_sew() { return 1 << (x(23, 3) + 3); }$/;"	f	class:insn_t
v_simm5	repo/disasm/disasm.cc	/^} v_simm5;$/;"	v	typeref:struct:__anon55
v_simm5	repo/riscv/decode.h	/^  uint64_t v_simm5() { return xs(15, 5); }$/;"	f	class:insn_t
v_sumop	repo/riscv/decode.h	/^  uint64_t v_sumop() { return x(20, 5); }$/;"	f	class:insn_t
v_vm	repo/riscv/decode.h	/^  uint64_t v_vm() { return x(25, 1); }$/;"	f	class:insn_t
v_vma	repo/riscv/decode.h	/^  uint64_t v_vma() { return x(27, 1); }$/;"	f	class:insn_t
v_vta	repo/riscv/decode.h	/^  uint64_t v_vta() { return x(26, 1); }$/;"	f	class:insn_t
v_vtype	repo/disasm/disasm.cc	/^} v_vtype;$/;"	v	typeref:struct:__anon56
v_wd	repo/riscv/decode.h	/^  uint64_t v_wd() { return x(26, 1); }$/;"	f	class:insn_t
v_width	repo/riscv/decode.h	/^  uint64_t v_width() { return x(12, 3); }$/;"	f	class:insn_t
v_zimm10	repo/riscv/decode.h	/^  uint64_t v_zimm10() { return x(20, 10); }$/;"	f	class:insn_t
v_zimm11	repo/riscv/decode.h	/^  uint64_t v_zimm11() { return x(20, 11); }$/;"	f	class:insn_t
v_zimm5	repo/riscv/decode.h	/^  uint64_t v_zimm5() { return x(15, 5); }$/;"	f	class:insn_t
val	repo/riscv/csrs.h	/^  const reg_t val;$/;"	m	class:const_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:basic_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:epc_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:final
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:mip_or_mie_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:pmpaddr_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:tvec_csr_t
val	repo/riscv/csrs.h	/^  reg_t val;$/;"	m	class:wide_counter_csr_t
validate_csr	repo/riscv/decode_macros.h	265;"	d
value	repo/fesvr/byteorder.h	/^  T value;$/;"	m	class:base_endian
value	repo/riscv/cfg.h	/^  T value;$/;"	m	class:cfg_arg_t
varch	repo/riscv/cfg.h	/^  cfg_arg_t<const char *>            varch;$/;"	m	class:cfg_t
vd	repo/disasm/disasm.cc	/^} vd;$/;"	v	typeref:struct:__anon49
vd	repo/riscv/insns/vmvnfr_v.h	/^const reg_t vd = insn.rd();$/;"	v
vectorUnit_t	repo/riscv/vector_unit.h	/^  vectorUnit_t():$/;"	f	class:vectorUnit_t
vectorUnit_t	repo/riscv/vector_unit.h	/^class vectorUnit_t$/;"	c
vector_csr_t	repo/riscv/csrs.cc	/^vector_csr_t::vector_csr_t(processor_t* const proc, const reg_t addr, const reg_t mask, const reg_t init):$/;"	f	class:vector_csr_t
vector_csr_t	repo/riscv/csrs.h	/^class vector_csr_t: public basic_csr_t {$/;"	c
vector_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<vector_csr_t> vector_csr_t_p;$/;"	t
vemul	repo/riscv/insns/vrgatherei16_vv.h	/^float vemul = (16.0 \/ P.VU.vsew * P.VU.vflmul);$/;"	v
verify_permissions	repo/riscv/csrs.cc	/^void composite_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:composite_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void counter_proxy_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:counter_proxy_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:csr_t
verify_permissions	repo/riscv/csrs.cc	/^void dcsr_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:dcsr_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void debug_mode_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:debug_mode_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void dpc_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:dpc_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void float_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:float_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void henvcfg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:henvcfg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void hgatp_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:hgatp_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void hstateen_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:hstateen_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void hypervisor_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:hypervisor_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void jvt_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:jvt_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void medeleg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:medeleg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void mideleg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:mideleg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void mseccfg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:mseccfg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void pmpaddr_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:pmpaddr_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void pmpcfg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:pmpcfg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void rv32_high_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:rv32_high_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void rv32_low_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:rv32_low_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void satp_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:satp_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void scountovf_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:scountovf_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void seed_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:seed_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void senvcfg_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:senvcfg_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void sstateen_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:sstateen_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void vector_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:vector_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void virtualized_satp_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:virtualized_satp_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void virtualized_stimecmp_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:virtualized_stimecmp_csr_t
verify_permissions	repo/riscv/csrs.cc	/^void vxsat_csr_t::verify_permissions(insn_t insn, bool write) const {$/;"	f	class:vxsat_csr_t
version	repo/fdt/fdt.h	/^	fdt32_t version;		 \/* format version *\/$/;"	m	struct:fdt_header
version	repo/fdt/libfdt.h	/^fdt_set_hdr_(version);$/;"	v
version	repo/riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon81
version	repo/riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon84
vflmul	repo/riscv/vector_unit.h	/^  float vflmul;$/;"	m	class:vectorUnit_t
victimize	repo/riscv/cachesim.cc	/^uint64_t cache_sim_t::victimize(uint64_t addr)$/;"	f	class:cache_sim_t
victimize	repo/riscv/cachesim.cc	/^uint64_t fa_cache_sim_t::victimize(uint64_t addr)$/;"	f	class:fa_cache_sim_t
vill	repo/riscv/vector_unit.h	/^  bool vill;$/;"	m	class:vectorUnit_t
virt_csr	repo/riscv/csrs.h	/^  csr_t_p virt_csr;$/;"	m	class:virtualized_csr_t
virt_sstatus	repo/riscv/csrs.h	/^  vsstatus_csr_t_p virt_sstatus;$/;"	m	class:sstatus_csr_t
virtualized_csr_t	repo/riscv/csrs.cc	/^virtualized_csr_t::virtualized_csr_t(processor_t* const proc, csr_t_p orig, csr_t_p virt):$/;"	f	class:virtualized_csr_t
virtualized_csr_t	repo/riscv/csrs.h	/^class virtualized_csr_t: public csr_t {$/;"	c
virtualized_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<virtualized_csr_t> virtualized_csr_t_p;$/;"	t
virtualized_satp_csr_t	repo/riscv/csrs.cc	/^virtualized_satp_csr_t::virtualized_satp_csr_t(processor_t* const proc, satp_csr_t_p orig, csr_t_p virt):$/;"	f	class:virtualized_satp_csr_t
virtualized_satp_csr_t	repo/riscv/csrs.h	/^class virtualized_satp_csr_t: public virtualized_csr_t {$/;"	c
virtualized_stimecmp_csr_t	repo/riscv/csrs.cc	/^virtualized_stimecmp_csr_t::virtualized_stimecmp_csr_t(processor_t* const proc, csr_t_p orig, csr_t_p virt):$/;"	f	class:virtualized_stimecmp_csr_t
virtualized_stimecmp_csr_t	repo/riscv/csrs.h	/^class virtualized_stimecmp_csr_t: public virtualized_csr_t {$/;"	c
vl	repo/riscv/insns/vcpop_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vfirst_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vfmv_s_f.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/viota_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vmsbf_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vmsif_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vmsof_m.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/insns/vmv_s_x.h	/^reg_t vl = P.VU.vl->read();$/;"	v
vl	repo/riscv/vector_unit.h	/^  vector_csr_t_p vxrm, vstart, vl, vtype;$/;"	m	class:vectorUnit_t
vlenb	repo/riscv/vector_unit.h	/^  reg_t vlenb;$/;"	m	class:vectorUnit_t
vlmax	repo/riscv/vector_unit.h	/^  reg_t vlmax;$/;"	m	class:vectorUnit_t
vm	repo/disasm/disasm.cc	/^} vm;$/;"	v	typeref:struct:__anon53
vm_info	repo/riscv/mmu.h	/^struct vm_info {$/;"	s
vma	repo/riscv/vector_unit.h	/^  reg_t vma, vta;$/;"	m	class:vectorUnit_t
vr_name	repo/disasm/regnames.cc	/^const char* vr_name[] = {$/;"	v
vs	repo/riscv/triggers.h	/^  bool vs = false;$/;"	m	class:triggers::trigger_t
vs1	repo/disasm/disasm.cc	/^} vs1;$/;"	v	typeref:struct:__anon50
vs1	repo/riscv/insns/vmand_mm.h	/^VI_LOOP_MASK(vs2 & vs1);$/;"	v
vs2	repo/disasm/disasm.cc	/^} vs2;$/;"	v	typeref:struct:__anon51
vs2	repo/riscv/insns/vmvnfr_v.h	/^const reg_t vs2 = insn.rs2();$/;"	v
vs2_0	repo/riscv/insns/vfmv_f_s.h	/^uint64_t vs2_0 = 0;$/;"	v
vs3	repo/disasm/disasm.cc	/^} vs3;$/;"	v	typeref:struct:__anon52
vsatp	repo/riscv/processor.h	/^  csr_t_p vsatp;$/;"	m	struct:state_t
vscause	repo/riscv/processor.h	/^  csr_t_p vscause;$/;"	m	struct:state_t
vsepc	repo/riscv/processor.h	/^  csr_t_p vsepc;$/;"	m	struct:state_t
vsew	repo/riscv/vector_unit.h	/^  reg_t vsew;$/;"	m	class:vectorUnit_t
vsext	repo/riscv/decode_macros.h	286;"	d
vsstatus	repo/riscv/processor.h	/^  vsstatus_csr_t_p vsstatus;$/;"	m	struct:state_t
vsstatus_csr_t	repo/riscv/csrs.cc	/^vsstatus_csr_t::vsstatus_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:vsstatus_csr_t
vsstatus_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<vsstatus_csr_t> vsstatus_csr_t_p;$/;"	t
vstart	repo/riscv/vector_unit.h	/^  vector_csr_t_p vxrm, vstart, vl, vtype;$/;"	m	class:vectorUnit_t
vstart_alu	repo/riscv/vector_unit.h	/^    vstart_alu(false) {$/;"	f	class:vectorUnit_t
vstart_alu	repo/riscv/vector_unit.h	/^  bool vstart_alu;$/;"	m	class:vectorUnit_t
vstimecmp	repo/riscv/processor.h	/^  csr_t_p vstimecmp;$/;"	m	struct:state_t
vstval	repo/riscv/processor.h	/^  csr_t_p vstval;$/;"	m	struct:state_t
vstvec	repo/riscv/processor.h	/^  csr_t_p vstvec;$/;"	m	struct:state_t
vta	repo/riscv/vector_unit.h	/^  reg_t vma, vta;$/;"	m	class:vectorUnit_t
vtype	repo/riscv/vector_unit.h	/^  vector_csr_t_p vxrm, vstart, vl, vtype;$/;"	m	class:vectorUnit_t
vu	repo/riscv/triggers.h	/^  bool vu = false;$/;"	m	class:triggers::trigger_t
vxrm	repo/riscv/vector_unit.h	/^  vector_csr_t_p vxrm, vstart, vl, vtype;$/;"	m	class:vectorUnit_t
vxsat	repo/riscv/vector_unit.h	/^  csr_t_p vxsat;$/;"	m	class:vectorUnit_t
vxsat_csr_t	repo/riscv/csrs.cc	/^vxsat_csr_t::vxsat_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:vxsat_csr_t
vxsat_csr_t	repo/riscv/csrs.h	/^class vxsat_csr_t: public masked_csr_t {$/;"	c
vzext	repo/riscv/decode_macros.h	287;"	d
wait	repo/tests/testlib.py	/^    def wait(self):$/;"	m	class:Gdb
wait	repo/tests/testlib.py	/^    def wait(self, *args, **kwargs):$/;"	m	class:Spike
wait_for_interrupt_t	repo/riscv/decode_macros.h	/^class wait_for_interrupt_t {};$/;"	c
walk	repo/riscv/mmu.cc	/^reg_t mmu_t::walk(reg_t addr, access_type type, reg_t mode, bool virt, bool hlvx)$/;"	f	class:mmu_t
was_set	repo/riscv/cfg.h	/^  bool was_set;$/;"	m	class:cfg_arg_t
ways	repo/riscv/cachesim.h	/^  size_t ways;$/;"	m	class:cache_sim_t
wfi	repo/riscv/decode_macros.h	206;"	d
whereto	repo/debug_rom/debug_rom.S	/^whereto:$/;"	l
which	repo/riscv/trap.h	/^  reg_t which;$/;"	m	class:trap_t
wide_counter_csr_t	repo/riscv/csrs.cc	/^wide_counter_csr_t::wide_counter_csr_t(processor_t* const proc, const reg_t addr):$/;"	f	class:wide_counter_csr_t
wide_counter_csr_t	repo/riscv/csrs.h	/^class wide_counter_csr_t: public csr_t {$/;"	c
wide_counter_csr_t_p	repo/riscv/csrs.h	/^typedef std::shared_ptr<wide_counter_csr_t> wide_counter_csr_t_p;$/;"	t
widenbits	repo/riscv/mmu.h	/^  int widenbits;$/;"	m	struct:vm_info
width	repo/fesvr/htif_hexwriter.h	/^  size_t width;$/;"	m	class:htif_hexwriter_t
width	repo/fesvr/rfb.h	/^  uint16_t width;$/;"	m	class:rfb_t
wordIncr	repo/softfloat/primitiveTypes.h	62;"	d
wordIncr	repo/softfloat/primitiveTypes.h	73;"	d
wout	repo/riscv/socketif.cc	/^void socketif_t::wout() {$/;"	f	class:socketif_t
wrapped_file	repo/riscv/log_file.h	/^  std::unique_ptr<FILE, decltype(&fclose)> wrapped_file;$/;"	m	class:log_file_t
wrapper	repo/fesvr/context.cc	/^void context_t::wrapper(context_t* ctx)$/;"	f	class:context_t
wrapper	repo/fesvr/context.cc	/^void* context_t::wrapper(void* a)$/;"	f	class:context_t
write	repo/fesvr/dtm.cc	/^uint32_t dtm_t::write(uint32_t addr, uint32_t data)$/;"	f	class:dtm_t
write	repo/fesvr/htif_pthread.cc	/^ssize_t htif_pthread_t::write(const void* buf, size_t size)$/;"	f	class:htif_pthread_t
write	repo/fesvr/memif.cc	/^void memif_t::write(addr_t addr, size_t len, const void* bytes)$/;"	f	class:memif_t
write	repo/fesvr/rfb.cc	/^void rfb_t::write(const std::string& s)$/;"	f	class:rfb_t
write	repo/fesvr/term.cc	/^void canonical_terminal_t::write(char ch)$/;"	f	class:canonical_terminal_t
write	repo/riscv/decode.h	/^  void write(size_t i, T value)$/;"	f	class:regfile_t
write	repo/riscv/insns/csrrc.h	/^bool write = insn.rs1() != 0;$/;"	v
write	repo/riscv/insns/csrrci.h	/^bool write = insn.rs1() != 0;$/;"	v
write	repo/riscv/insns/csrrs.h	/^bool write = insn.rs1() != 0;$/;"	v
write	repo/riscv/insns/csrrsi.h	/^bool write = insn.rs1() != 0;$/;"	v
write32	repo/riscv/debug_module.cc	/^void debug_module_t::write32(uint8_t *memory, unsigned int index, uint32_t value)$/;"	f	class:debug_module_t
write_accesses	repo/riscv/cachesim.h	/^  uint64_t write_accesses;$/;"	m	class:cache_sim_t
write_chunk	repo/fesvr/dtm.cc	/^void dtm_t::write_chunk(uint64_t taddr, size_t len, const void* src)$/;"	f	class:dtm_t
write_chunk	repo/fesvr/htif_hexwriter.cc	/^void htif_hexwriter_t::write_chunk(addr_t taddr, size_t len, const void* vsrc)$/;"	f	class:htif_hexwriter_t
write_chunk	repo/fesvr/tsi.cc	/^void tsi_t::write_chunk(addr_t taddr, size_t nbytes, const void* src)$/;"	f	class:tsi_t
write_chunk	repo/riscv/sim.cc	/^void sim_t::write_chunk(addr_t taddr, size_t len, const void* src)$/;"	f	class:sim_t
write_csr	repo/fesvr/dtm.cc	/^uint64_t dtm_t::write_csr(unsigned which, uint64_t data)$/;"	f	class:dtm_t
write_csr	repo/riscv/encoding.h	342;"	d
write_int16	repo/fesvr/memif.cc	/^void memif_t::write_int16(addr_t addr, target_endian<int16_t> val)$/;"	f	class:memif_t
write_int32	repo/fesvr/memif.cc	/^void memif_t::write_int32(addr_t addr, target_endian<int32_t> val)$/;"	f	class:memif_t
write_int64	repo/fesvr/memif.cc	/^void memif_t::write_int64(addr_t addr, target_endian<int64_t> val)$/;"	f	class:memif_t
write_int8	repo/fesvr/memif.cc	/^void memif_t::write_int8(addr_t addr, target_endian<int8_t> val)$/;"	f	class:memif_t
write_little_endian_reg	repo/riscv/devices.h	/^void write_little_endian_reg(T* word, reg_t addr, size_t len, const uint8_t* bytes)$/;"	f
write_mask	repo/riscv/csrs.h	/^  const reg_t write_mask;$/;"	m	class:final
write_misses	repo/riscv/cachesim.h	/^  uint64_t write_misses;$/;"	m	class:cache_sim_t
write_uint16	repo/fesvr/memif.cc	/^void memif_t::write_uint16(addr_t addr, target_endian<uint16_t> val)$/;"	f	class:memif_t
write_uint32	repo/fesvr/memif.cc	/^void memif_t::write_uint32(addr_t addr, target_endian<uint32_t> val)$/;"	f	class:memif_t
write_uint64	repo/fesvr/memif.cc	/^void memif_t::write_uint64(addr_t addr, target_endian<uint64_t> val)$/;"	f	class:memif_t
write_uint8	repo/fesvr/memif.cc	/^void memif_t::write_uint8(addr_t addr, target_endian<uint8_t> val)$/;"	f	class:memif_t
writebacks	repo/riscv/cachesim.h	/^  uint64_t writebacks;$/;"	m	class:cache_sim_t
writezeros	repo/fesvr/htif.h	/^  bool writezeros;$/;"	m	class:htif_t
x	repo/riscv/decode.h	/^  uint64_t x(int lo, int len) { return (b >> lo) & ((insn_bits_t(1) << len) - 1); }$/;"	f	class:insn_t
x	repo/riscv/insns/aes32dsi.h	/^uint8_t      x = AES_DEC_SBOX[t0];$/;"	v
x	repo/riscv/insns/aes32dsmi.h	/^uint8_t      x = AES_DEC_SBOX[t0];$/;"	v
x	repo/riscv/insns/aes32esi.h	/^uint8_t      x = AES_ENC_SBOX[t0];$/;"	v
x	repo/riscv/insns/aes32esmi.h	/^uint8_t      x = AES_ENC_SBOX[t0];$/;"	v
x	repo/riscv/insns/bmatflip.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/bmator.h	/^uint64_t x = 0;$/;"	v
x	repo/riscv/insns/bmatxor.h	/^uint64_t x = 0;$/;"	v
x	repo/riscv/insns/clmul.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clmulh.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clmulhw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clmulr.h	/^reg_t a = zext_xlen(RS1), b = zext_xlen(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clmulrw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clmulw.h	/^reg_t a = zext32(RS1), b = zext32(RS2), x = 0;$/;"	v
x	repo/riscv/insns/clz.h	/^reg_t x = xlen;$/;"	v
x	repo/riscv/insns/clzw.h	/^reg_t x = 32;$/;"	v
x	repo/riscv/insns/cpop.h	/^reg_t x = 0;$/;"	v
x	repo/riscv/insns/cpopw.h	/^reg_t x = 0;$/;"	v
x	repo/riscv/insns/crc32_b.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32_d.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32_h.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32_w.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32c_b.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32c_d.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32c_h.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/crc32c_w.h	/^reg_t x = zext_xlen(RS1);$/;"	v
x	repo/riscv/insns/ctz.h	/^reg_t x = xlen;$/;"	v
x	repo/riscv/insns/ctzw.h	/^reg_t x = 32;$/;"	v
x	repo/riscv/insns/gorc.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/gorcw.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/grev.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/grevw.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/shfl.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/shflw.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/sm4ks.h	/^uint32_t x      = sb_out ^$/;"	v
x	repo/riscv/insns/unshfl.h	/^reg_t x = RS1;$/;"	v
x	repo/riscv/insns/unshflw.h	/^reg_t x = RS1;$/;"	v
x	repo/tests/testlib.py	/^    def x(self, address, size='w'):$/;"	m	class:Gdb
x0	repo/disasm/disasm.cc	/^} x0;$/;"	v	typeref:struct:__anon57
xd	repo/riscv/rocc.h	/^  unsigned xd : 1;$/;"	m	struct:rocc_insn_t
xlen	repo/build/add.cc	10;"	d	file:
xlen	repo/build/add.cc	14;"	d	file:
xlen	repo/build/add.cc	20;"	d	file:
xlen	repo/build/add.cc	24;"	d	file:
xlen	repo/build/add.cc	33;"	d	file:
xlen	repo/build/add.cc	37;"	d	file:
xlen	repo/build/add.cc	43;"	d	file:
xlen	repo/build/add.cc	47;"	d	file:
xlen	repo/build/add.cc	59;"	d	file:
xlen	repo/build/add.cc	63;"	d	file:
xlen	repo/build/add.cc	69;"	d	file:
xlen	repo/build/add.cc	73;"	d	file:
xlen	repo/build/add.cc	82;"	d	file:
xlen	repo/build/add.cc	86;"	d	file:
xlen	repo/build/add.cc	92;"	d	file:
xlen	repo/build/add.cc	96;"	d	file:
xlen	repo/build/addi.cc	10;"	d	file:
xlen	repo/build/addi.cc	14;"	d	file:
xlen	repo/build/addi.cc	20;"	d	file:
xlen	repo/build/addi.cc	24;"	d	file:
xlen	repo/build/addi.cc	33;"	d	file:
xlen	repo/build/addi.cc	37;"	d	file:
xlen	repo/build/addi.cc	43;"	d	file:
xlen	repo/build/addi.cc	47;"	d	file:
xlen	repo/build/addi.cc	59;"	d	file:
xlen	repo/build/addi.cc	63;"	d	file:
xlen	repo/build/addi.cc	69;"	d	file:
xlen	repo/build/addi.cc	73;"	d	file:
xlen	repo/build/addi.cc	82;"	d	file:
xlen	repo/build/addi.cc	86;"	d	file:
xlen	repo/build/addi.cc	92;"	d	file:
xlen	repo/build/addi.cc	96;"	d	file:
xlen	repo/build/addiw.cc	10;"	d	file:
xlen	repo/build/addiw.cc	14;"	d	file:
xlen	repo/build/addiw.cc	20;"	d	file:
xlen	repo/build/addiw.cc	24;"	d	file:
xlen	repo/build/addiw.cc	33;"	d	file:
xlen	repo/build/addiw.cc	37;"	d	file:
xlen	repo/build/addiw.cc	43;"	d	file:
xlen	repo/build/addiw.cc	47;"	d	file:
xlen	repo/build/addiw.cc	59;"	d	file:
xlen	repo/build/addiw.cc	63;"	d	file:
xlen	repo/build/addiw.cc	69;"	d	file:
xlen	repo/build/addiw.cc	73;"	d	file:
xlen	repo/build/addiw.cc	82;"	d	file:
xlen	repo/build/addiw.cc	86;"	d	file:
xlen	repo/build/addiw.cc	92;"	d	file:
xlen	repo/build/addiw.cc	96;"	d	file:
xlen	repo/build/addw.cc	10;"	d	file:
xlen	repo/build/addw.cc	14;"	d	file:
xlen	repo/build/addw.cc	20;"	d	file:
xlen	repo/build/addw.cc	24;"	d	file:
xlen	repo/build/addw.cc	33;"	d	file:
xlen	repo/build/addw.cc	37;"	d	file:
xlen	repo/build/addw.cc	43;"	d	file:
xlen	repo/build/addw.cc	47;"	d	file:
xlen	repo/build/addw.cc	59;"	d	file:
xlen	repo/build/addw.cc	63;"	d	file:
xlen	repo/build/addw.cc	69;"	d	file:
xlen	repo/build/addw.cc	73;"	d	file:
xlen	repo/build/addw.cc	82;"	d	file:
xlen	repo/build/addw.cc	86;"	d	file:
xlen	repo/build/addw.cc	92;"	d	file:
xlen	repo/build/addw.cc	96;"	d	file:
xlen	repo/build/amoadd_d.cc	10;"	d	file:
xlen	repo/build/amoadd_d.cc	14;"	d	file:
xlen	repo/build/amoadd_d.cc	20;"	d	file:
xlen	repo/build/amoadd_d.cc	24;"	d	file:
xlen	repo/build/amoadd_d.cc	33;"	d	file:
xlen	repo/build/amoadd_d.cc	37;"	d	file:
xlen	repo/build/amoadd_d.cc	43;"	d	file:
xlen	repo/build/amoadd_d.cc	47;"	d	file:
xlen	repo/build/amoadd_d.cc	59;"	d	file:
xlen	repo/build/amoadd_d.cc	63;"	d	file:
xlen	repo/build/amoadd_d.cc	69;"	d	file:
xlen	repo/build/amoadd_d.cc	73;"	d	file:
xlen	repo/build/amoadd_d.cc	82;"	d	file:
xlen	repo/build/amoadd_d.cc	86;"	d	file:
xlen	repo/build/amoadd_d.cc	92;"	d	file:
xlen	repo/build/amoadd_d.cc	96;"	d	file:
xlen	repo/build/amoadd_w.cc	10;"	d	file:
xlen	repo/build/amoadd_w.cc	14;"	d	file:
xlen	repo/build/amoadd_w.cc	20;"	d	file:
xlen	repo/build/amoadd_w.cc	24;"	d	file:
xlen	repo/build/amoadd_w.cc	33;"	d	file:
xlen	repo/build/amoadd_w.cc	37;"	d	file:
xlen	repo/build/amoadd_w.cc	43;"	d	file:
xlen	repo/build/amoadd_w.cc	47;"	d	file:
xlen	repo/build/amoadd_w.cc	59;"	d	file:
xlen	repo/build/amoadd_w.cc	63;"	d	file:
xlen	repo/build/amoadd_w.cc	69;"	d	file:
xlen	repo/build/amoadd_w.cc	73;"	d	file:
xlen	repo/build/amoadd_w.cc	82;"	d	file:
xlen	repo/build/amoadd_w.cc	86;"	d	file:
xlen	repo/build/amoadd_w.cc	92;"	d	file:
xlen	repo/build/amoadd_w.cc	96;"	d	file:
xlen	repo/build/amoand_d.cc	10;"	d	file:
xlen	repo/build/amoand_d.cc	14;"	d	file:
xlen	repo/build/amoand_d.cc	20;"	d	file:
xlen	repo/build/amoand_d.cc	24;"	d	file:
xlen	repo/build/amoand_d.cc	33;"	d	file:
xlen	repo/build/amoand_d.cc	37;"	d	file:
xlen	repo/build/amoand_d.cc	43;"	d	file:
xlen	repo/build/amoand_d.cc	47;"	d	file:
xlen	repo/build/amoand_d.cc	59;"	d	file:
xlen	repo/build/amoand_d.cc	63;"	d	file:
xlen	repo/build/amoand_d.cc	69;"	d	file:
xlen	repo/build/amoand_d.cc	73;"	d	file:
xlen	repo/build/amoand_d.cc	82;"	d	file:
xlen	repo/build/amoand_d.cc	86;"	d	file:
xlen	repo/build/amoand_d.cc	92;"	d	file:
xlen	repo/build/amoand_d.cc	96;"	d	file:
xlen	repo/build/amoand_w.cc	10;"	d	file:
xlen	repo/build/amoand_w.cc	14;"	d	file:
xlen	repo/build/amoand_w.cc	20;"	d	file:
xlen	repo/build/amoand_w.cc	24;"	d	file:
xlen	repo/build/amoand_w.cc	33;"	d	file:
xlen	repo/build/amoand_w.cc	37;"	d	file:
xlen	repo/build/amoand_w.cc	43;"	d	file:
xlen	repo/build/amoand_w.cc	47;"	d	file:
xlen	repo/build/amoand_w.cc	59;"	d	file:
xlen	repo/build/amoand_w.cc	63;"	d	file:
xlen	repo/build/amoand_w.cc	69;"	d	file:
xlen	repo/build/amoand_w.cc	73;"	d	file:
xlen	repo/build/amoand_w.cc	82;"	d	file:
xlen	repo/build/amoand_w.cc	86;"	d	file:
xlen	repo/build/amoand_w.cc	92;"	d	file:
xlen	repo/build/amoand_w.cc	96;"	d	file:
xlen	repo/build/amomax_d.cc	10;"	d	file:
xlen	repo/build/amomax_d.cc	14;"	d	file:
xlen	repo/build/amomax_d.cc	20;"	d	file:
xlen	repo/build/amomax_d.cc	24;"	d	file:
xlen	repo/build/amomax_d.cc	33;"	d	file:
xlen	repo/build/amomax_d.cc	37;"	d	file:
xlen	repo/build/amomax_d.cc	43;"	d	file:
xlen	repo/build/amomax_d.cc	47;"	d	file:
xlen	repo/build/amomax_d.cc	59;"	d	file:
xlen	repo/build/amomax_d.cc	63;"	d	file:
xlen	repo/build/amomax_d.cc	69;"	d	file:
xlen	repo/build/amomax_d.cc	73;"	d	file:
xlen	repo/build/amomax_d.cc	82;"	d	file:
xlen	repo/build/amomax_d.cc	86;"	d	file:
xlen	repo/build/amomax_d.cc	92;"	d	file:
xlen	repo/build/amomax_d.cc	96;"	d	file:
xlen	repo/build/amomax_w.cc	10;"	d	file:
xlen	repo/build/amomax_w.cc	14;"	d	file:
xlen	repo/build/amomax_w.cc	20;"	d	file:
xlen	repo/build/amomax_w.cc	24;"	d	file:
xlen	repo/build/amomax_w.cc	33;"	d	file:
xlen	repo/build/amomax_w.cc	37;"	d	file:
xlen	repo/build/amomax_w.cc	43;"	d	file:
xlen	repo/build/amomax_w.cc	47;"	d	file:
xlen	repo/build/amomax_w.cc	59;"	d	file:
xlen	repo/build/amomax_w.cc	63;"	d	file:
xlen	repo/build/amomax_w.cc	69;"	d	file:
xlen	repo/build/amomax_w.cc	73;"	d	file:
xlen	repo/build/amomax_w.cc	82;"	d	file:
xlen	repo/build/amomax_w.cc	86;"	d	file:
xlen	repo/build/amomax_w.cc	92;"	d	file:
xlen	repo/build/amomax_w.cc	96;"	d	file:
xlen	repo/build/amomaxu_d.cc	10;"	d	file:
xlen	repo/build/amomaxu_d.cc	14;"	d	file:
xlen	repo/build/amomaxu_d.cc	20;"	d	file:
xlen	repo/build/amomaxu_d.cc	24;"	d	file:
xlen	repo/build/amomaxu_d.cc	33;"	d	file:
xlen	repo/build/amomaxu_d.cc	37;"	d	file:
xlen	repo/build/amomaxu_d.cc	43;"	d	file:
xlen	repo/build/amomaxu_d.cc	47;"	d	file:
xlen	repo/build/amomaxu_d.cc	59;"	d	file:
xlen	repo/build/amomaxu_d.cc	63;"	d	file:
xlen	repo/build/amomaxu_d.cc	69;"	d	file:
xlen	repo/build/amomaxu_d.cc	73;"	d	file:
xlen	repo/build/amomaxu_d.cc	82;"	d	file:
xlen	repo/build/amomaxu_d.cc	86;"	d	file:
xlen	repo/build/amomaxu_d.cc	92;"	d	file:
xlen	repo/build/amomaxu_d.cc	96;"	d	file:
xlen	repo/build/amomaxu_w.cc	10;"	d	file:
xlen	repo/build/amomaxu_w.cc	14;"	d	file:
xlen	repo/build/amomaxu_w.cc	20;"	d	file:
xlen	repo/build/amomaxu_w.cc	24;"	d	file:
xlen	repo/build/amomaxu_w.cc	33;"	d	file:
xlen	repo/build/amomaxu_w.cc	37;"	d	file:
xlen	repo/build/amomaxu_w.cc	43;"	d	file:
xlen	repo/build/amomaxu_w.cc	47;"	d	file:
xlen	repo/build/amomaxu_w.cc	59;"	d	file:
xlen	repo/build/amomaxu_w.cc	63;"	d	file:
xlen	repo/build/amomaxu_w.cc	69;"	d	file:
xlen	repo/build/amomaxu_w.cc	73;"	d	file:
xlen	repo/build/amomaxu_w.cc	82;"	d	file:
xlen	repo/build/amomaxu_w.cc	86;"	d	file:
xlen	repo/build/amomaxu_w.cc	92;"	d	file:
xlen	repo/build/amomaxu_w.cc	96;"	d	file:
xlen	repo/build/amomin_d.cc	10;"	d	file:
xlen	repo/build/amomin_d.cc	14;"	d	file:
xlen	repo/build/amomin_d.cc	20;"	d	file:
xlen	repo/build/amomin_d.cc	24;"	d	file:
xlen	repo/build/amomin_d.cc	33;"	d	file:
xlen	repo/build/amomin_d.cc	37;"	d	file:
xlen	repo/build/amomin_d.cc	43;"	d	file:
xlen	repo/build/amomin_d.cc	47;"	d	file:
xlen	repo/build/amomin_d.cc	59;"	d	file:
xlen	repo/build/amomin_d.cc	63;"	d	file:
xlen	repo/build/amomin_d.cc	69;"	d	file:
xlen	repo/build/amomin_d.cc	73;"	d	file:
xlen	repo/build/amomin_d.cc	82;"	d	file:
xlen	repo/build/amomin_d.cc	86;"	d	file:
xlen	repo/build/amomin_d.cc	92;"	d	file:
xlen	repo/build/amomin_d.cc	96;"	d	file:
xlen	repo/build/amomin_w.cc	10;"	d	file:
xlen	repo/build/amomin_w.cc	14;"	d	file:
xlen	repo/build/amomin_w.cc	20;"	d	file:
xlen	repo/build/amomin_w.cc	24;"	d	file:
xlen	repo/build/amomin_w.cc	33;"	d	file:
xlen	repo/build/amomin_w.cc	37;"	d	file:
xlen	repo/build/amomin_w.cc	43;"	d	file:
xlen	repo/build/amomin_w.cc	47;"	d	file:
xlen	repo/build/amomin_w.cc	59;"	d	file:
xlen	repo/build/amomin_w.cc	63;"	d	file:
xlen	repo/build/amomin_w.cc	69;"	d	file:
xlen	repo/build/amomin_w.cc	73;"	d	file:
xlen	repo/build/amomin_w.cc	82;"	d	file:
xlen	repo/build/amomin_w.cc	86;"	d	file:
xlen	repo/build/amomin_w.cc	92;"	d	file:
xlen	repo/build/amomin_w.cc	96;"	d	file:
xlen	repo/build/amominu_d.cc	10;"	d	file:
xlen	repo/build/amominu_d.cc	14;"	d	file:
xlen	repo/build/amominu_d.cc	20;"	d	file:
xlen	repo/build/amominu_d.cc	24;"	d	file:
xlen	repo/build/amominu_d.cc	33;"	d	file:
xlen	repo/build/amominu_d.cc	37;"	d	file:
xlen	repo/build/amominu_d.cc	43;"	d	file:
xlen	repo/build/amominu_d.cc	47;"	d	file:
xlen	repo/build/amominu_d.cc	59;"	d	file:
xlen	repo/build/amominu_d.cc	63;"	d	file:
xlen	repo/build/amominu_d.cc	69;"	d	file:
xlen	repo/build/amominu_d.cc	73;"	d	file:
xlen	repo/build/amominu_d.cc	82;"	d	file:
xlen	repo/build/amominu_d.cc	86;"	d	file:
xlen	repo/build/amominu_d.cc	92;"	d	file:
xlen	repo/build/amominu_d.cc	96;"	d	file:
xlen	repo/build/amominu_w.cc	10;"	d	file:
xlen	repo/build/amominu_w.cc	14;"	d	file:
xlen	repo/build/amominu_w.cc	20;"	d	file:
xlen	repo/build/amominu_w.cc	24;"	d	file:
xlen	repo/build/amominu_w.cc	33;"	d	file:
xlen	repo/build/amominu_w.cc	37;"	d	file:
xlen	repo/build/amominu_w.cc	43;"	d	file:
xlen	repo/build/amominu_w.cc	47;"	d	file:
xlen	repo/build/amominu_w.cc	59;"	d	file:
xlen	repo/build/amominu_w.cc	63;"	d	file:
xlen	repo/build/amominu_w.cc	69;"	d	file:
xlen	repo/build/amominu_w.cc	73;"	d	file:
xlen	repo/build/amominu_w.cc	82;"	d	file:
xlen	repo/build/amominu_w.cc	86;"	d	file:
xlen	repo/build/amominu_w.cc	92;"	d	file:
xlen	repo/build/amominu_w.cc	96;"	d	file:
xlen	repo/build/amoor_d.cc	10;"	d	file:
xlen	repo/build/amoor_d.cc	14;"	d	file:
xlen	repo/build/amoor_d.cc	20;"	d	file:
xlen	repo/build/amoor_d.cc	24;"	d	file:
xlen	repo/build/amoor_d.cc	33;"	d	file:
xlen	repo/build/amoor_d.cc	37;"	d	file:
xlen	repo/build/amoor_d.cc	43;"	d	file:
xlen	repo/build/amoor_d.cc	47;"	d	file:
xlen	repo/build/amoor_d.cc	59;"	d	file:
xlen	repo/build/amoor_d.cc	63;"	d	file:
xlen	repo/build/amoor_d.cc	69;"	d	file:
xlen	repo/build/amoor_d.cc	73;"	d	file:
xlen	repo/build/amoor_d.cc	82;"	d	file:
xlen	repo/build/amoor_d.cc	86;"	d	file:
xlen	repo/build/amoor_d.cc	92;"	d	file:
xlen	repo/build/amoor_d.cc	96;"	d	file:
xlen	repo/build/amoor_w.cc	10;"	d	file:
xlen	repo/build/amoor_w.cc	14;"	d	file:
xlen	repo/build/amoor_w.cc	20;"	d	file:
xlen	repo/build/amoor_w.cc	24;"	d	file:
xlen	repo/build/amoor_w.cc	33;"	d	file:
xlen	repo/build/amoor_w.cc	37;"	d	file:
xlen	repo/build/amoor_w.cc	43;"	d	file:
xlen	repo/build/amoor_w.cc	47;"	d	file:
xlen	repo/build/amoor_w.cc	59;"	d	file:
xlen	repo/build/amoor_w.cc	63;"	d	file:
xlen	repo/build/amoor_w.cc	69;"	d	file:
xlen	repo/build/amoor_w.cc	73;"	d	file:
xlen	repo/build/amoor_w.cc	82;"	d	file:
xlen	repo/build/amoor_w.cc	86;"	d	file:
xlen	repo/build/amoor_w.cc	92;"	d	file:
xlen	repo/build/amoor_w.cc	96;"	d	file:
xlen	repo/build/amoswap_d.cc	10;"	d	file:
xlen	repo/build/amoswap_d.cc	14;"	d	file:
xlen	repo/build/amoswap_d.cc	20;"	d	file:
xlen	repo/build/amoswap_d.cc	24;"	d	file:
xlen	repo/build/amoswap_d.cc	33;"	d	file:
xlen	repo/build/amoswap_d.cc	37;"	d	file:
xlen	repo/build/amoswap_d.cc	43;"	d	file:
xlen	repo/build/amoswap_d.cc	47;"	d	file:
xlen	repo/build/amoswap_d.cc	59;"	d	file:
xlen	repo/build/amoswap_d.cc	63;"	d	file:
xlen	repo/build/amoswap_d.cc	69;"	d	file:
xlen	repo/build/amoswap_d.cc	73;"	d	file:
xlen	repo/build/amoswap_d.cc	82;"	d	file:
xlen	repo/build/amoswap_d.cc	86;"	d	file:
xlen	repo/build/amoswap_d.cc	92;"	d	file:
xlen	repo/build/amoswap_d.cc	96;"	d	file:
xlen	repo/build/amoswap_w.cc	10;"	d	file:
xlen	repo/build/amoswap_w.cc	14;"	d	file:
xlen	repo/build/amoswap_w.cc	20;"	d	file:
xlen	repo/build/amoswap_w.cc	24;"	d	file:
xlen	repo/build/amoswap_w.cc	33;"	d	file:
xlen	repo/build/amoswap_w.cc	37;"	d	file:
xlen	repo/build/amoswap_w.cc	43;"	d	file:
xlen	repo/build/amoswap_w.cc	47;"	d	file:
xlen	repo/build/amoswap_w.cc	59;"	d	file:
xlen	repo/build/amoswap_w.cc	63;"	d	file:
xlen	repo/build/amoswap_w.cc	69;"	d	file:
xlen	repo/build/amoswap_w.cc	73;"	d	file:
xlen	repo/build/amoswap_w.cc	82;"	d	file:
xlen	repo/build/amoswap_w.cc	86;"	d	file:
xlen	repo/build/amoswap_w.cc	92;"	d	file:
xlen	repo/build/amoswap_w.cc	96;"	d	file:
xlen	repo/build/amoxor_d.cc	10;"	d	file:
xlen	repo/build/amoxor_d.cc	14;"	d	file:
xlen	repo/build/amoxor_d.cc	20;"	d	file:
xlen	repo/build/amoxor_d.cc	24;"	d	file:
xlen	repo/build/amoxor_d.cc	33;"	d	file:
xlen	repo/build/amoxor_d.cc	37;"	d	file:
xlen	repo/build/amoxor_d.cc	43;"	d	file:
xlen	repo/build/amoxor_d.cc	47;"	d	file:
xlen	repo/build/amoxor_d.cc	59;"	d	file:
xlen	repo/build/amoxor_d.cc	63;"	d	file:
xlen	repo/build/amoxor_d.cc	69;"	d	file:
xlen	repo/build/amoxor_d.cc	73;"	d	file:
xlen	repo/build/amoxor_d.cc	82;"	d	file:
xlen	repo/build/amoxor_d.cc	86;"	d	file:
xlen	repo/build/amoxor_d.cc	92;"	d	file:
xlen	repo/build/amoxor_d.cc	96;"	d	file:
xlen	repo/build/amoxor_w.cc	10;"	d	file:
xlen	repo/build/amoxor_w.cc	14;"	d	file:
xlen	repo/build/amoxor_w.cc	20;"	d	file:
xlen	repo/build/amoxor_w.cc	24;"	d	file:
xlen	repo/build/amoxor_w.cc	33;"	d	file:
xlen	repo/build/amoxor_w.cc	37;"	d	file:
xlen	repo/build/amoxor_w.cc	43;"	d	file:
xlen	repo/build/amoxor_w.cc	47;"	d	file:
xlen	repo/build/amoxor_w.cc	59;"	d	file:
xlen	repo/build/amoxor_w.cc	63;"	d	file:
xlen	repo/build/amoxor_w.cc	69;"	d	file:
xlen	repo/build/amoxor_w.cc	73;"	d	file:
xlen	repo/build/amoxor_w.cc	82;"	d	file:
xlen	repo/build/amoxor_w.cc	86;"	d	file:
xlen	repo/build/amoxor_w.cc	92;"	d	file:
xlen	repo/build/amoxor_w.cc	96;"	d	file:
xlen	repo/build/and.cc	10;"	d	file:
xlen	repo/build/and.cc	14;"	d	file:
xlen	repo/build/and.cc	20;"	d	file:
xlen	repo/build/and.cc	24;"	d	file:
xlen	repo/build/and.cc	33;"	d	file:
xlen	repo/build/and.cc	37;"	d	file:
xlen	repo/build/and.cc	43;"	d	file:
xlen	repo/build/and.cc	47;"	d	file:
xlen	repo/build/and.cc	59;"	d	file:
xlen	repo/build/and.cc	63;"	d	file:
xlen	repo/build/and.cc	69;"	d	file:
xlen	repo/build/and.cc	73;"	d	file:
xlen	repo/build/and.cc	82;"	d	file:
xlen	repo/build/and.cc	86;"	d	file:
xlen	repo/build/and.cc	92;"	d	file:
xlen	repo/build/and.cc	96;"	d	file:
xlen	repo/build/andi.cc	10;"	d	file:
xlen	repo/build/andi.cc	14;"	d	file:
xlen	repo/build/andi.cc	20;"	d	file:
xlen	repo/build/andi.cc	24;"	d	file:
xlen	repo/build/andi.cc	33;"	d	file:
xlen	repo/build/andi.cc	37;"	d	file:
xlen	repo/build/andi.cc	43;"	d	file:
xlen	repo/build/andi.cc	47;"	d	file:
xlen	repo/build/andi.cc	59;"	d	file:
xlen	repo/build/andi.cc	63;"	d	file:
xlen	repo/build/andi.cc	69;"	d	file:
xlen	repo/build/andi.cc	73;"	d	file:
xlen	repo/build/andi.cc	82;"	d	file:
xlen	repo/build/andi.cc	86;"	d	file:
xlen	repo/build/andi.cc	92;"	d	file:
xlen	repo/build/andi.cc	96;"	d	file:
xlen	repo/build/auipc.cc	10;"	d	file:
xlen	repo/build/auipc.cc	14;"	d	file:
xlen	repo/build/auipc.cc	20;"	d	file:
xlen	repo/build/auipc.cc	24;"	d	file:
xlen	repo/build/auipc.cc	33;"	d	file:
xlen	repo/build/auipc.cc	37;"	d	file:
xlen	repo/build/auipc.cc	43;"	d	file:
xlen	repo/build/auipc.cc	47;"	d	file:
xlen	repo/build/auipc.cc	59;"	d	file:
xlen	repo/build/auipc.cc	63;"	d	file:
xlen	repo/build/auipc.cc	69;"	d	file:
xlen	repo/build/auipc.cc	73;"	d	file:
xlen	repo/build/auipc.cc	82;"	d	file:
xlen	repo/build/auipc.cc	86;"	d	file:
xlen	repo/build/auipc.cc	92;"	d	file:
xlen	repo/build/auipc.cc	96;"	d	file:
xlen	repo/build/beq.cc	10;"	d	file:
xlen	repo/build/beq.cc	14;"	d	file:
xlen	repo/build/beq.cc	20;"	d	file:
xlen	repo/build/beq.cc	24;"	d	file:
xlen	repo/build/beq.cc	33;"	d	file:
xlen	repo/build/beq.cc	37;"	d	file:
xlen	repo/build/beq.cc	43;"	d	file:
xlen	repo/build/beq.cc	47;"	d	file:
xlen	repo/build/beq.cc	59;"	d	file:
xlen	repo/build/beq.cc	63;"	d	file:
xlen	repo/build/beq.cc	69;"	d	file:
xlen	repo/build/beq.cc	73;"	d	file:
xlen	repo/build/beq.cc	82;"	d	file:
xlen	repo/build/beq.cc	86;"	d	file:
xlen	repo/build/beq.cc	92;"	d	file:
xlen	repo/build/beq.cc	96;"	d	file:
xlen	repo/build/bge.cc	10;"	d	file:
xlen	repo/build/bge.cc	14;"	d	file:
xlen	repo/build/bge.cc	20;"	d	file:
xlen	repo/build/bge.cc	24;"	d	file:
xlen	repo/build/bge.cc	33;"	d	file:
xlen	repo/build/bge.cc	37;"	d	file:
xlen	repo/build/bge.cc	43;"	d	file:
xlen	repo/build/bge.cc	47;"	d	file:
xlen	repo/build/bge.cc	59;"	d	file:
xlen	repo/build/bge.cc	63;"	d	file:
xlen	repo/build/bge.cc	69;"	d	file:
xlen	repo/build/bge.cc	73;"	d	file:
xlen	repo/build/bge.cc	82;"	d	file:
xlen	repo/build/bge.cc	86;"	d	file:
xlen	repo/build/bge.cc	92;"	d	file:
xlen	repo/build/bge.cc	96;"	d	file:
xlen	repo/build/bgeu.cc	10;"	d	file:
xlen	repo/build/bgeu.cc	14;"	d	file:
xlen	repo/build/bgeu.cc	20;"	d	file:
xlen	repo/build/bgeu.cc	24;"	d	file:
xlen	repo/build/bgeu.cc	33;"	d	file:
xlen	repo/build/bgeu.cc	37;"	d	file:
xlen	repo/build/bgeu.cc	43;"	d	file:
xlen	repo/build/bgeu.cc	47;"	d	file:
xlen	repo/build/bgeu.cc	59;"	d	file:
xlen	repo/build/bgeu.cc	63;"	d	file:
xlen	repo/build/bgeu.cc	69;"	d	file:
xlen	repo/build/bgeu.cc	73;"	d	file:
xlen	repo/build/bgeu.cc	82;"	d	file:
xlen	repo/build/bgeu.cc	86;"	d	file:
xlen	repo/build/bgeu.cc	92;"	d	file:
xlen	repo/build/bgeu.cc	96;"	d	file:
xlen	repo/build/blt.cc	10;"	d	file:
xlen	repo/build/blt.cc	14;"	d	file:
xlen	repo/build/blt.cc	20;"	d	file:
xlen	repo/build/blt.cc	24;"	d	file:
xlen	repo/build/blt.cc	33;"	d	file:
xlen	repo/build/blt.cc	37;"	d	file:
xlen	repo/build/blt.cc	43;"	d	file:
xlen	repo/build/blt.cc	47;"	d	file:
xlen	repo/build/blt.cc	59;"	d	file:
xlen	repo/build/blt.cc	63;"	d	file:
xlen	repo/build/blt.cc	69;"	d	file:
xlen	repo/build/blt.cc	73;"	d	file:
xlen	repo/build/blt.cc	82;"	d	file:
xlen	repo/build/blt.cc	86;"	d	file:
xlen	repo/build/blt.cc	92;"	d	file:
xlen	repo/build/blt.cc	96;"	d	file:
xlen	repo/build/bltu.cc	10;"	d	file:
xlen	repo/build/bltu.cc	14;"	d	file:
xlen	repo/build/bltu.cc	20;"	d	file:
xlen	repo/build/bltu.cc	24;"	d	file:
xlen	repo/build/bltu.cc	33;"	d	file:
xlen	repo/build/bltu.cc	37;"	d	file:
xlen	repo/build/bltu.cc	43;"	d	file:
xlen	repo/build/bltu.cc	47;"	d	file:
xlen	repo/build/bltu.cc	59;"	d	file:
xlen	repo/build/bltu.cc	63;"	d	file:
xlen	repo/build/bltu.cc	69;"	d	file:
xlen	repo/build/bltu.cc	73;"	d	file:
xlen	repo/build/bltu.cc	82;"	d	file:
xlen	repo/build/bltu.cc	86;"	d	file:
xlen	repo/build/bltu.cc	92;"	d	file:
xlen	repo/build/bltu.cc	96;"	d	file:
xlen	repo/build/bne.cc	10;"	d	file:
xlen	repo/build/bne.cc	14;"	d	file:
xlen	repo/build/bne.cc	20;"	d	file:
xlen	repo/build/bne.cc	24;"	d	file:
xlen	repo/build/bne.cc	33;"	d	file:
xlen	repo/build/bne.cc	37;"	d	file:
xlen	repo/build/bne.cc	43;"	d	file:
xlen	repo/build/bne.cc	47;"	d	file:
xlen	repo/build/bne.cc	59;"	d	file:
xlen	repo/build/bne.cc	63;"	d	file:
xlen	repo/build/bne.cc	69;"	d	file:
xlen	repo/build/bne.cc	73;"	d	file:
xlen	repo/build/bne.cc	82;"	d	file:
xlen	repo/build/bne.cc	86;"	d	file:
xlen	repo/build/bne.cc	92;"	d	file:
xlen	repo/build/bne.cc	96;"	d	file:
xlen	repo/build/c_add.cc	10;"	d	file:
xlen	repo/build/c_add.cc	14;"	d	file:
xlen	repo/build/c_add.cc	20;"	d	file:
xlen	repo/build/c_add.cc	24;"	d	file:
xlen	repo/build/c_add.cc	33;"	d	file:
xlen	repo/build/c_add.cc	37;"	d	file:
xlen	repo/build/c_add.cc	43;"	d	file:
xlen	repo/build/c_add.cc	47;"	d	file:
xlen	repo/build/c_add.cc	59;"	d	file:
xlen	repo/build/c_add.cc	63;"	d	file:
xlen	repo/build/c_add.cc	69;"	d	file:
xlen	repo/build/c_add.cc	73;"	d	file:
xlen	repo/build/c_add.cc	82;"	d	file:
xlen	repo/build/c_add.cc	86;"	d	file:
xlen	repo/build/c_add.cc	92;"	d	file:
xlen	repo/build/c_add.cc	96;"	d	file:
xlen	repo/build/c_addi.cc	10;"	d	file:
xlen	repo/build/c_addi.cc	14;"	d	file:
xlen	repo/build/c_addi.cc	20;"	d	file:
xlen	repo/build/c_addi.cc	24;"	d	file:
xlen	repo/build/c_addi.cc	33;"	d	file:
xlen	repo/build/c_addi.cc	37;"	d	file:
xlen	repo/build/c_addi.cc	43;"	d	file:
xlen	repo/build/c_addi.cc	47;"	d	file:
xlen	repo/build/c_addi.cc	59;"	d	file:
xlen	repo/build/c_addi.cc	63;"	d	file:
xlen	repo/build/c_addi.cc	69;"	d	file:
xlen	repo/build/c_addi.cc	73;"	d	file:
xlen	repo/build/c_addi.cc	82;"	d	file:
xlen	repo/build/c_addi.cc	86;"	d	file:
xlen	repo/build/c_addi.cc	92;"	d	file:
xlen	repo/build/c_addi.cc	96;"	d	file:
xlen	repo/build/c_addi4spn.cc	10;"	d	file:
xlen	repo/build/c_addi4spn.cc	14;"	d	file:
xlen	repo/build/c_addi4spn.cc	20;"	d	file:
xlen	repo/build/c_addi4spn.cc	24;"	d	file:
xlen	repo/build/c_addi4spn.cc	33;"	d	file:
xlen	repo/build/c_addi4spn.cc	37;"	d	file:
xlen	repo/build/c_addi4spn.cc	43;"	d	file:
xlen	repo/build/c_addi4spn.cc	47;"	d	file:
xlen	repo/build/c_addi4spn.cc	59;"	d	file:
xlen	repo/build/c_addi4spn.cc	63;"	d	file:
xlen	repo/build/c_addi4spn.cc	69;"	d	file:
xlen	repo/build/c_addi4spn.cc	73;"	d	file:
xlen	repo/build/c_addi4spn.cc	82;"	d	file:
xlen	repo/build/c_addi4spn.cc	86;"	d	file:
xlen	repo/build/c_addi4spn.cc	92;"	d	file:
xlen	repo/build/c_addi4spn.cc	96;"	d	file:
xlen	repo/build/c_addw.cc	10;"	d	file:
xlen	repo/build/c_addw.cc	14;"	d	file:
xlen	repo/build/c_addw.cc	20;"	d	file:
xlen	repo/build/c_addw.cc	24;"	d	file:
xlen	repo/build/c_addw.cc	33;"	d	file:
xlen	repo/build/c_addw.cc	37;"	d	file:
xlen	repo/build/c_addw.cc	43;"	d	file:
xlen	repo/build/c_addw.cc	47;"	d	file:
xlen	repo/build/c_addw.cc	59;"	d	file:
xlen	repo/build/c_addw.cc	63;"	d	file:
xlen	repo/build/c_addw.cc	69;"	d	file:
xlen	repo/build/c_addw.cc	73;"	d	file:
xlen	repo/build/c_addw.cc	82;"	d	file:
xlen	repo/build/c_addw.cc	86;"	d	file:
xlen	repo/build/c_addw.cc	92;"	d	file:
xlen	repo/build/c_addw.cc	96;"	d	file:
xlen	repo/build/c_and.cc	10;"	d	file:
xlen	repo/build/c_and.cc	14;"	d	file:
xlen	repo/build/c_and.cc	20;"	d	file:
xlen	repo/build/c_and.cc	24;"	d	file:
xlen	repo/build/c_and.cc	33;"	d	file:
xlen	repo/build/c_and.cc	37;"	d	file:
xlen	repo/build/c_and.cc	43;"	d	file:
xlen	repo/build/c_and.cc	47;"	d	file:
xlen	repo/build/c_and.cc	59;"	d	file:
xlen	repo/build/c_and.cc	63;"	d	file:
xlen	repo/build/c_and.cc	69;"	d	file:
xlen	repo/build/c_and.cc	73;"	d	file:
xlen	repo/build/c_and.cc	82;"	d	file:
xlen	repo/build/c_and.cc	86;"	d	file:
xlen	repo/build/c_and.cc	92;"	d	file:
xlen	repo/build/c_and.cc	96;"	d	file:
xlen	repo/build/c_andi.cc	10;"	d	file:
xlen	repo/build/c_andi.cc	14;"	d	file:
xlen	repo/build/c_andi.cc	20;"	d	file:
xlen	repo/build/c_andi.cc	24;"	d	file:
xlen	repo/build/c_andi.cc	33;"	d	file:
xlen	repo/build/c_andi.cc	37;"	d	file:
xlen	repo/build/c_andi.cc	43;"	d	file:
xlen	repo/build/c_andi.cc	47;"	d	file:
xlen	repo/build/c_andi.cc	59;"	d	file:
xlen	repo/build/c_andi.cc	63;"	d	file:
xlen	repo/build/c_andi.cc	69;"	d	file:
xlen	repo/build/c_andi.cc	73;"	d	file:
xlen	repo/build/c_andi.cc	82;"	d	file:
xlen	repo/build/c_andi.cc	86;"	d	file:
xlen	repo/build/c_andi.cc	92;"	d	file:
xlen	repo/build/c_andi.cc	96;"	d	file:
xlen	repo/build/c_beqz.cc	10;"	d	file:
xlen	repo/build/c_beqz.cc	14;"	d	file:
xlen	repo/build/c_beqz.cc	20;"	d	file:
xlen	repo/build/c_beqz.cc	24;"	d	file:
xlen	repo/build/c_beqz.cc	33;"	d	file:
xlen	repo/build/c_beqz.cc	37;"	d	file:
xlen	repo/build/c_beqz.cc	43;"	d	file:
xlen	repo/build/c_beqz.cc	47;"	d	file:
xlen	repo/build/c_beqz.cc	59;"	d	file:
xlen	repo/build/c_beqz.cc	63;"	d	file:
xlen	repo/build/c_beqz.cc	69;"	d	file:
xlen	repo/build/c_beqz.cc	73;"	d	file:
xlen	repo/build/c_beqz.cc	82;"	d	file:
xlen	repo/build/c_beqz.cc	86;"	d	file:
xlen	repo/build/c_beqz.cc	92;"	d	file:
xlen	repo/build/c_beqz.cc	96;"	d	file:
xlen	repo/build/c_bnez.cc	10;"	d	file:
xlen	repo/build/c_bnez.cc	14;"	d	file:
xlen	repo/build/c_bnez.cc	20;"	d	file:
xlen	repo/build/c_bnez.cc	24;"	d	file:
xlen	repo/build/c_bnez.cc	33;"	d	file:
xlen	repo/build/c_bnez.cc	37;"	d	file:
xlen	repo/build/c_bnez.cc	43;"	d	file:
xlen	repo/build/c_bnez.cc	47;"	d	file:
xlen	repo/build/c_bnez.cc	59;"	d	file:
xlen	repo/build/c_bnez.cc	63;"	d	file:
xlen	repo/build/c_bnez.cc	69;"	d	file:
xlen	repo/build/c_bnez.cc	73;"	d	file:
xlen	repo/build/c_bnez.cc	82;"	d	file:
xlen	repo/build/c_bnez.cc	86;"	d	file:
xlen	repo/build/c_bnez.cc	92;"	d	file:
xlen	repo/build/c_bnez.cc	96;"	d	file:
xlen	repo/build/c_ebreak.cc	10;"	d	file:
xlen	repo/build/c_ebreak.cc	14;"	d	file:
xlen	repo/build/c_ebreak.cc	20;"	d	file:
xlen	repo/build/c_ebreak.cc	24;"	d	file:
xlen	repo/build/c_ebreak.cc	33;"	d	file:
xlen	repo/build/c_ebreak.cc	37;"	d	file:
xlen	repo/build/c_ebreak.cc	43;"	d	file:
xlen	repo/build/c_ebreak.cc	47;"	d	file:
xlen	repo/build/c_ebreak.cc	59;"	d	file:
xlen	repo/build/c_ebreak.cc	63;"	d	file:
xlen	repo/build/c_ebreak.cc	69;"	d	file:
xlen	repo/build/c_ebreak.cc	73;"	d	file:
xlen	repo/build/c_ebreak.cc	82;"	d	file:
xlen	repo/build/c_ebreak.cc	86;"	d	file:
xlen	repo/build/c_ebreak.cc	92;"	d	file:
xlen	repo/build/c_ebreak.cc	96;"	d	file:
xlen	repo/build/c_fld.cc	10;"	d	file:
xlen	repo/build/c_fld.cc	14;"	d	file:
xlen	repo/build/c_fld.cc	20;"	d	file:
xlen	repo/build/c_fld.cc	24;"	d	file:
xlen	repo/build/c_fld.cc	33;"	d	file:
xlen	repo/build/c_fld.cc	37;"	d	file:
xlen	repo/build/c_fld.cc	43;"	d	file:
xlen	repo/build/c_fld.cc	47;"	d	file:
xlen	repo/build/c_fld.cc	59;"	d	file:
xlen	repo/build/c_fld.cc	63;"	d	file:
xlen	repo/build/c_fld.cc	69;"	d	file:
xlen	repo/build/c_fld.cc	73;"	d	file:
xlen	repo/build/c_fld.cc	82;"	d	file:
xlen	repo/build/c_fld.cc	86;"	d	file:
xlen	repo/build/c_fld.cc	92;"	d	file:
xlen	repo/build/c_fld.cc	96;"	d	file:
xlen	repo/build/c_fldsp.cc	10;"	d	file:
xlen	repo/build/c_fldsp.cc	14;"	d	file:
xlen	repo/build/c_fldsp.cc	20;"	d	file:
xlen	repo/build/c_fldsp.cc	24;"	d	file:
xlen	repo/build/c_fldsp.cc	33;"	d	file:
xlen	repo/build/c_fldsp.cc	37;"	d	file:
xlen	repo/build/c_fldsp.cc	43;"	d	file:
xlen	repo/build/c_fldsp.cc	47;"	d	file:
xlen	repo/build/c_fldsp.cc	59;"	d	file:
xlen	repo/build/c_fldsp.cc	63;"	d	file:
xlen	repo/build/c_fldsp.cc	69;"	d	file:
xlen	repo/build/c_fldsp.cc	73;"	d	file:
xlen	repo/build/c_fldsp.cc	82;"	d	file:
xlen	repo/build/c_fldsp.cc	86;"	d	file:
xlen	repo/build/c_fldsp.cc	92;"	d	file:
xlen	repo/build/c_fldsp.cc	96;"	d	file:
xlen	repo/build/c_flw.cc	10;"	d	file:
xlen	repo/build/c_flw.cc	14;"	d	file:
xlen	repo/build/c_flw.cc	20;"	d	file:
xlen	repo/build/c_flw.cc	24;"	d	file:
xlen	repo/build/c_flw.cc	33;"	d	file:
xlen	repo/build/c_flw.cc	37;"	d	file:
xlen	repo/build/c_flw.cc	43;"	d	file:
xlen	repo/build/c_flw.cc	47;"	d	file:
xlen	repo/build/c_flw.cc	59;"	d	file:
xlen	repo/build/c_flw.cc	63;"	d	file:
xlen	repo/build/c_flw.cc	69;"	d	file:
xlen	repo/build/c_flw.cc	73;"	d	file:
xlen	repo/build/c_flw.cc	82;"	d	file:
xlen	repo/build/c_flw.cc	86;"	d	file:
xlen	repo/build/c_flw.cc	92;"	d	file:
xlen	repo/build/c_flw.cc	96;"	d	file:
xlen	repo/build/c_flwsp.cc	10;"	d	file:
xlen	repo/build/c_flwsp.cc	14;"	d	file:
xlen	repo/build/c_flwsp.cc	20;"	d	file:
xlen	repo/build/c_flwsp.cc	24;"	d	file:
xlen	repo/build/c_flwsp.cc	33;"	d	file:
xlen	repo/build/c_flwsp.cc	37;"	d	file:
xlen	repo/build/c_flwsp.cc	43;"	d	file:
xlen	repo/build/c_flwsp.cc	47;"	d	file:
xlen	repo/build/c_flwsp.cc	59;"	d	file:
xlen	repo/build/c_flwsp.cc	63;"	d	file:
xlen	repo/build/c_flwsp.cc	69;"	d	file:
xlen	repo/build/c_flwsp.cc	73;"	d	file:
xlen	repo/build/c_flwsp.cc	82;"	d	file:
xlen	repo/build/c_flwsp.cc	86;"	d	file:
xlen	repo/build/c_flwsp.cc	92;"	d	file:
xlen	repo/build/c_flwsp.cc	96;"	d	file:
xlen	repo/build/c_fsd.cc	10;"	d	file:
xlen	repo/build/c_fsd.cc	14;"	d	file:
xlen	repo/build/c_fsd.cc	20;"	d	file:
xlen	repo/build/c_fsd.cc	24;"	d	file:
xlen	repo/build/c_fsd.cc	33;"	d	file:
xlen	repo/build/c_fsd.cc	37;"	d	file:
xlen	repo/build/c_fsd.cc	43;"	d	file:
xlen	repo/build/c_fsd.cc	47;"	d	file:
xlen	repo/build/c_fsd.cc	59;"	d	file:
xlen	repo/build/c_fsd.cc	63;"	d	file:
xlen	repo/build/c_fsd.cc	69;"	d	file:
xlen	repo/build/c_fsd.cc	73;"	d	file:
xlen	repo/build/c_fsd.cc	82;"	d	file:
xlen	repo/build/c_fsd.cc	86;"	d	file:
xlen	repo/build/c_fsd.cc	92;"	d	file:
xlen	repo/build/c_fsd.cc	96;"	d	file:
xlen	repo/build/c_fsdsp.cc	10;"	d	file:
xlen	repo/build/c_fsdsp.cc	14;"	d	file:
xlen	repo/build/c_fsdsp.cc	20;"	d	file:
xlen	repo/build/c_fsdsp.cc	24;"	d	file:
xlen	repo/build/c_fsdsp.cc	33;"	d	file:
xlen	repo/build/c_fsdsp.cc	37;"	d	file:
xlen	repo/build/c_fsdsp.cc	43;"	d	file:
xlen	repo/build/c_fsdsp.cc	47;"	d	file:
xlen	repo/build/c_fsdsp.cc	59;"	d	file:
xlen	repo/build/c_fsdsp.cc	63;"	d	file:
xlen	repo/build/c_fsdsp.cc	69;"	d	file:
xlen	repo/build/c_fsdsp.cc	73;"	d	file:
xlen	repo/build/c_fsdsp.cc	82;"	d	file:
xlen	repo/build/c_fsdsp.cc	86;"	d	file:
xlen	repo/build/c_fsdsp.cc	92;"	d	file:
xlen	repo/build/c_fsdsp.cc	96;"	d	file:
xlen	repo/build/c_fsw.cc	10;"	d	file:
xlen	repo/build/c_fsw.cc	14;"	d	file:
xlen	repo/build/c_fsw.cc	20;"	d	file:
xlen	repo/build/c_fsw.cc	24;"	d	file:
xlen	repo/build/c_fsw.cc	33;"	d	file:
xlen	repo/build/c_fsw.cc	37;"	d	file:
xlen	repo/build/c_fsw.cc	43;"	d	file:
xlen	repo/build/c_fsw.cc	47;"	d	file:
xlen	repo/build/c_fsw.cc	59;"	d	file:
xlen	repo/build/c_fsw.cc	63;"	d	file:
xlen	repo/build/c_fsw.cc	69;"	d	file:
xlen	repo/build/c_fsw.cc	73;"	d	file:
xlen	repo/build/c_fsw.cc	82;"	d	file:
xlen	repo/build/c_fsw.cc	86;"	d	file:
xlen	repo/build/c_fsw.cc	92;"	d	file:
xlen	repo/build/c_fsw.cc	96;"	d	file:
xlen	repo/build/c_fswsp.cc	10;"	d	file:
xlen	repo/build/c_fswsp.cc	14;"	d	file:
xlen	repo/build/c_fswsp.cc	20;"	d	file:
xlen	repo/build/c_fswsp.cc	24;"	d	file:
xlen	repo/build/c_fswsp.cc	33;"	d	file:
xlen	repo/build/c_fswsp.cc	37;"	d	file:
xlen	repo/build/c_fswsp.cc	43;"	d	file:
xlen	repo/build/c_fswsp.cc	47;"	d	file:
xlen	repo/build/c_fswsp.cc	59;"	d	file:
xlen	repo/build/c_fswsp.cc	63;"	d	file:
xlen	repo/build/c_fswsp.cc	69;"	d	file:
xlen	repo/build/c_fswsp.cc	73;"	d	file:
xlen	repo/build/c_fswsp.cc	82;"	d	file:
xlen	repo/build/c_fswsp.cc	86;"	d	file:
xlen	repo/build/c_fswsp.cc	92;"	d	file:
xlen	repo/build/c_fswsp.cc	96;"	d	file:
xlen	repo/build/c_j.cc	10;"	d	file:
xlen	repo/build/c_j.cc	14;"	d	file:
xlen	repo/build/c_j.cc	20;"	d	file:
xlen	repo/build/c_j.cc	24;"	d	file:
xlen	repo/build/c_j.cc	33;"	d	file:
xlen	repo/build/c_j.cc	37;"	d	file:
xlen	repo/build/c_j.cc	43;"	d	file:
xlen	repo/build/c_j.cc	47;"	d	file:
xlen	repo/build/c_j.cc	59;"	d	file:
xlen	repo/build/c_j.cc	63;"	d	file:
xlen	repo/build/c_j.cc	69;"	d	file:
xlen	repo/build/c_j.cc	73;"	d	file:
xlen	repo/build/c_j.cc	82;"	d	file:
xlen	repo/build/c_j.cc	86;"	d	file:
xlen	repo/build/c_j.cc	92;"	d	file:
xlen	repo/build/c_j.cc	96;"	d	file:
xlen	repo/build/c_jal.cc	10;"	d	file:
xlen	repo/build/c_jal.cc	14;"	d	file:
xlen	repo/build/c_jal.cc	20;"	d	file:
xlen	repo/build/c_jal.cc	24;"	d	file:
xlen	repo/build/c_jal.cc	33;"	d	file:
xlen	repo/build/c_jal.cc	37;"	d	file:
xlen	repo/build/c_jal.cc	43;"	d	file:
xlen	repo/build/c_jal.cc	47;"	d	file:
xlen	repo/build/c_jal.cc	59;"	d	file:
xlen	repo/build/c_jal.cc	63;"	d	file:
xlen	repo/build/c_jal.cc	69;"	d	file:
xlen	repo/build/c_jal.cc	73;"	d	file:
xlen	repo/build/c_jal.cc	82;"	d	file:
xlen	repo/build/c_jal.cc	86;"	d	file:
xlen	repo/build/c_jal.cc	92;"	d	file:
xlen	repo/build/c_jal.cc	96;"	d	file:
xlen	repo/build/c_jalr.cc	10;"	d	file:
xlen	repo/build/c_jalr.cc	14;"	d	file:
xlen	repo/build/c_jalr.cc	20;"	d	file:
xlen	repo/build/c_jalr.cc	24;"	d	file:
xlen	repo/build/c_jalr.cc	33;"	d	file:
xlen	repo/build/c_jalr.cc	37;"	d	file:
xlen	repo/build/c_jalr.cc	43;"	d	file:
xlen	repo/build/c_jalr.cc	47;"	d	file:
xlen	repo/build/c_jalr.cc	59;"	d	file:
xlen	repo/build/c_jalr.cc	63;"	d	file:
xlen	repo/build/c_jalr.cc	69;"	d	file:
xlen	repo/build/c_jalr.cc	73;"	d	file:
xlen	repo/build/c_jalr.cc	82;"	d	file:
xlen	repo/build/c_jalr.cc	86;"	d	file:
xlen	repo/build/c_jalr.cc	92;"	d	file:
xlen	repo/build/c_jalr.cc	96;"	d	file:
xlen	repo/build/c_jr.cc	10;"	d	file:
xlen	repo/build/c_jr.cc	14;"	d	file:
xlen	repo/build/c_jr.cc	20;"	d	file:
xlen	repo/build/c_jr.cc	24;"	d	file:
xlen	repo/build/c_jr.cc	33;"	d	file:
xlen	repo/build/c_jr.cc	37;"	d	file:
xlen	repo/build/c_jr.cc	43;"	d	file:
xlen	repo/build/c_jr.cc	47;"	d	file:
xlen	repo/build/c_jr.cc	59;"	d	file:
xlen	repo/build/c_jr.cc	63;"	d	file:
xlen	repo/build/c_jr.cc	69;"	d	file:
xlen	repo/build/c_jr.cc	73;"	d	file:
xlen	repo/build/c_jr.cc	82;"	d	file:
xlen	repo/build/c_jr.cc	86;"	d	file:
xlen	repo/build/c_jr.cc	92;"	d	file:
xlen	repo/build/c_jr.cc	96;"	d	file:
xlen	repo/build/c_li.cc	10;"	d	file:
xlen	repo/build/c_li.cc	14;"	d	file:
xlen	repo/build/c_li.cc	20;"	d	file:
xlen	repo/build/c_li.cc	24;"	d	file:
xlen	repo/build/c_li.cc	33;"	d	file:
xlen	repo/build/c_li.cc	37;"	d	file:
xlen	repo/build/c_li.cc	43;"	d	file:
xlen	repo/build/c_li.cc	47;"	d	file:
xlen	repo/build/c_li.cc	59;"	d	file:
xlen	repo/build/c_li.cc	63;"	d	file:
xlen	repo/build/c_li.cc	69;"	d	file:
xlen	repo/build/c_li.cc	73;"	d	file:
xlen	repo/build/c_li.cc	82;"	d	file:
xlen	repo/build/c_li.cc	86;"	d	file:
xlen	repo/build/c_li.cc	92;"	d	file:
xlen	repo/build/c_li.cc	96;"	d	file:
xlen	repo/build/c_lui.cc	10;"	d	file:
xlen	repo/build/c_lui.cc	14;"	d	file:
xlen	repo/build/c_lui.cc	20;"	d	file:
xlen	repo/build/c_lui.cc	24;"	d	file:
xlen	repo/build/c_lui.cc	33;"	d	file:
xlen	repo/build/c_lui.cc	37;"	d	file:
xlen	repo/build/c_lui.cc	43;"	d	file:
xlen	repo/build/c_lui.cc	47;"	d	file:
xlen	repo/build/c_lui.cc	59;"	d	file:
xlen	repo/build/c_lui.cc	63;"	d	file:
xlen	repo/build/c_lui.cc	69;"	d	file:
xlen	repo/build/c_lui.cc	73;"	d	file:
xlen	repo/build/c_lui.cc	82;"	d	file:
xlen	repo/build/c_lui.cc	86;"	d	file:
xlen	repo/build/c_lui.cc	92;"	d	file:
xlen	repo/build/c_lui.cc	96;"	d	file:
xlen	repo/build/c_lw.cc	10;"	d	file:
xlen	repo/build/c_lw.cc	14;"	d	file:
xlen	repo/build/c_lw.cc	20;"	d	file:
xlen	repo/build/c_lw.cc	24;"	d	file:
xlen	repo/build/c_lw.cc	33;"	d	file:
xlen	repo/build/c_lw.cc	37;"	d	file:
xlen	repo/build/c_lw.cc	43;"	d	file:
xlen	repo/build/c_lw.cc	47;"	d	file:
xlen	repo/build/c_lw.cc	59;"	d	file:
xlen	repo/build/c_lw.cc	63;"	d	file:
xlen	repo/build/c_lw.cc	69;"	d	file:
xlen	repo/build/c_lw.cc	73;"	d	file:
xlen	repo/build/c_lw.cc	82;"	d	file:
xlen	repo/build/c_lw.cc	86;"	d	file:
xlen	repo/build/c_lw.cc	92;"	d	file:
xlen	repo/build/c_lw.cc	96;"	d	file:
xlen	repo/build/c_lwsp.cc	10;"	d	file:
xlen	repo/build/c_lwsp.cc	14;"	d	file:
xlen	repo/build/c_lwsp.cc	20;"	d	file:
xlen	repo/build/c_lwsp.cc	24;"	d	file:
xlen	repo/build/c_lwsp.cc	33;"	d	file:
xlen	repo/build/c_lwsp.cc	37;"	d	file:
xlen	repo/build/c_lwsp.cc	43;"	d	file:
xlen	repo/build/c_lwsp.cc	47;"	d	file:
xlen	repo/build/c_lwsp.cc	59;"	d	file:
xlen	repo/build/c_lwsp.cc	63;"	d	file:
xlen	repo/build/c_lwsp.cc	69;"	d	file:
xlen	repo/build/c_lwsp.cc	73;"	d	file:
xlen	repo/build/c_lwsp.cc	82;"	d	file:
xlen	repo/build/c_lwsp.cc	86;"	d	file:
xlen	repo/build/c_lwsp.cc	92;"	d	file:
xlen	repo/build/c_lwsp.cc	96;"	d	file:
xlen	repo/build/c_mv.cc	10;"	d	file:
xlen	repo/build/c_mv.cc	14;"	d	file:
xlen	repo/build/c_mv.cc	20;"	d	file:
xlen	repo/build/c_mv.cc	24;"	d	file:
xlen	repo/build/c_mv.cc	33;"	d	file:
xlen	repo/build/c_mv.cc	37;"	d	file:
xlen	repo/build/c_mv.cc	43;"	d	file:
xlen	repo/build/c_mv.cc	47;"	d	file:
xlen	repo/build/c_mv.cc	59;"	d	file:
xlen	repo/build/c_mv.cc	63;"	d	file:
xlen	repo/build/c_mv.cc	69;"	d	file:
xlen	repo/build/c_mv.cc	73;"	d	file:
xlen	repo/build/c_mv.cc	82;"	d	file:
xlen	repo/build/c_mv.cc	86;"	d	file:
xlen	repo/build/c_mv.cc	92;"	d	file:
xlen	repo/build/c_mv.cc	96;"	d	file:
xlen	repo/build/c_or.cc	10;"	d	file:
xlen	repo/build/c_or.cc	14;"	d	file:
xlen	repo/build/c_or.cc	20;"	d	file:
xlen	repo/build/c_or.cc	24;"	d	file:
xlen	repo/build/c_or.cc	33;"	d	file:
xlen	repo/build/c_or.cc	37;"	d	file:
xlen	repo/build/c_or.cc	43;"	d	file:
xlen	repo/build/c_or.cc	47;"	d	file:
xlen	repo/build/c_or.cc	59;"	d	file:
xlen	repo/build/c_or.cc	63;"	d	file:
xlen	repo/build/c_or.cc	69;"	d	file:
xlen	repo/build/c_or.cc	73;"	d	file:
xlen	repo/build/c_or.cc	82;"	d	file:
xlen	repo/build/c_or.cc	86;"	d	file:
xlen	repo/build/c_or.cc	92;"	d	file:
xlen	repo/build/c_or.cc	96;"	d	file:
xlen	repo/build/c_slli.cc	10;"	d	file:
xlen	repo/build/c_slli.cc	14;"	d	file:
xlen	repo/build/c_slli.cc	20;"	d	file:
xlen	repo/build/c_slli.cc	24;"	d	file:
xlen	repo/build/c_slli.cc	33;"	d	file:
xlen	repo/build/c_slli.cc	37;"	d	file:
xlen	repo/build/c_slli.cc	43;"	d	file:
xlen	repo/build/c_slli.cc	47;"	d	file:
xlen	repo/build/c_slli.cc	59;"	d	file:
xlen	repo/build/c_slli.cc	63;"	d	file:
xlen	repo/build/c_slli.cc	69;"	d	file:
xlen	repo/build/c_slli.cc	73;"	d	file:
xlen	repo/build/c_slli.cc	82;"	d	file:
xlen	repo/build/c_slli.cc	86;"	d	file:
xlen	repo/build/c_slli.cc	92;"	d	file:
xlen	repo/build/c_slli.cc	96;"	d	file:
xlen	repo/build/c_srai.cc	10;"	d	file:
xlen	repo/build/c_srai.cc	14;"	d	file:
xlen	repo/build/c_srai.cc	20;"	d	file:
xlen	repo/build/c_srai.cc	24;"	d	file:
xlen	repo/build/c_srai.cc	33;"	d	file:
xlen	repo/build/c_srai.cc	37;"	d	file:
xlen	repo/build/c_srai.cc	43;"	d	file:
xlen	repo/build/c_srai.cc	47;"	d	file:
xlen	repo/build/c_srai.cc	59;"	d	file:
xlen	repo/build/c_srai.cc	63;"	d	file:
xlen	repo/build/c_srai.cc	69;"	d	file:
xlen	repo/build/c_srai.cc	73;"	d	file:
xlen	repo/build/c_srai.cc	82;"	d	file:
xlen	repo/build/c_srai.cc	86;"	d	file:
xlen	repo/build/c_srai.cc	92;"	d	file:
xlen	repo/build/c_srai.cc	96;"	d	file:
xlen	repo/build/c_srli.cc	10;"	d	file:
xlen	repo/build/c_srli.cc	14;"	d	file:
xlen	repo/build/c_srli.cc	20;"	d	file:
xlen	repo/build/c_srli.cc	24;"	d	file:
xlen	repo/build/c_srli.cc	33;"	d	file:
xlen	repo/build/c_srli.cc	37;"	d	file:
xlen	repo/build/c_srli.cc	43;"	d	file:
xlen	repo/build/c_srli.cc	47;"	d	file:
xlen	repo/build/c_srli.cc	59;"	d	file:
xlen	repo/build/c_srli.cc	63;"	d	file:
xlen	repo/build/c_srli.cc	69;"	d	file:
xlen	repo/build/c_srli.cc	73;"	d	file:
xlen	repo/build/c_srli.cc	82;"	d	file:
xlen	repo/build/c_srli.cc	86;"	d	file:
xlen	repo/build/c_srli.cc	92;"	d	file:
xlen	repo/build/c_srli.cc	96;"	d	file:
xlen	repo/build/c_sub.cc	10;"	d	file:
xlen	repo/build/c_sub.cc	14;"	d	file:
xlen	repo/build/c_sub.cc	20;"	d	file:
xlen	repo/build/c_sub.cc	24;"	d	file:
xlen	repo/build/c_sub.cc	33;"	d	file:
xlen	repo/build/c_sub.cc	37;"	d	file:
xlen	repo/build/c_sub.cc	43;"	d	file:
xlen	repo/build/c_sub.cc	47;"	d	file:
xlen	repo/build/c_sub.cc	59;"	d	file:
xlen	repo/build/c_sub.cc	63;"	d	file:
xlen	repo/build/c_sub.cc	69;"	d	file:
xlen	repo/build/c_sub.cc	73;"	d	file:
xlen	repo/build/c_sub.cc	82;"	d	file:
xlen	repo/build/c_sub.cc	86;"	d	file:
xlen	repo/build/c_sub.cc	92;"	d	file:
xlen	repo/build/c_sub.cc	96;"	d	file:
xlen	repo/build/c_subw.cc	10;"	d	file:
xlen	repo/build/c_subw.cc	14;"	d	file:
xlen	repo/build/c_subw.cc	20;"	d	file:
xlen	repo/build/c_subw.cc	24;"	d	file:
xlen	repo/build/c_subw.cc	33;"	d	file:
xlen	repo/build/c_subw.cc	37;"	d	file:
xlen	repo/build/c_subw.cc	43;"	d	file:
xlen	repo/build/c_subw.cc	47;"	d	file:
xlen	repo/build/c_subw.cc	59;"	d	file:
xlen	repo/build/c_subw.cc	63;"	d	file:
xlen	repo/build/c_subw.cc	69;"	d	file:
xlen	repo/build/c_subw.cc	73;"	d	file:
xlen	repo/build/c_subw.cc	82;"	d	file:
xlen	repo/build/c_subw.cc	86;"	d	file:
xlen	repo/build/c_subw.cc	92;"	d	file:
xlen	repo/build/c_subw.cc	96;"	d	file:
xlen	repo/build/c_sw.cc	10;"	d	file:
xlen	repo/build/c_sw.cc	14;"	d	file:
xlen	repo/build/c_sw.cc	20;"	d	file:
xlen	repo/build/c_sw.cc	24;"	d	file:
xlen	repo/build/c_sw.cc	33;"	d	file:
xlen	repo/build/c_sw.cc	37;"	d	file:
xlen	repo/build/c_sw.cc	43;"	d	file:
xlen	repo/build/c_sw.cc	47;"	d	file:
xlen	repo/build/c_sw.cc	59;"	d	file:
xlen	repo/build/c_sw.cc	63;"	d	file:
xlen	repo/build/c_sw.cc	69;"	d	file:
xlen	repo/build/c_sw.cc	73;"	d	file:
xlen	repo/build/c_sw.cc	82;"	d	file:
xlen	repo/build/c_sw.cc	86;"	d	file:
xlen	repo/build/c_sw.cc	92;"	d	file:
xlen	repo/build/c_sw.cc	96;"	d	file:
xlen	repo/build/c_swsp.cc	10;"	d	file:
xlen	repo/build/c_swsp.cc	14;"	d	file:
xlen	repo/build/c_swsp.cc	20;"	d	file:
xlen	repo/build/c_swsp.cc	24;"	d	file:
xlen	repo/build/c_swsp.cc	33;"	d	file:
xlen	repo/build/c_swsp.cc	37;"	d	file:
xlen	repo/build/c_swsp.cc	43;"	d	file:
xlen	repo/build/c_swsp.cc	47;"	d	file:
xlen	repo/build/c_swsp.cc	59;"	d	file:
xlen	repo/build/c_swsp.cc	63;"	d	file:
xlen	repo/build/c_swsp.cc	69;"	d	file:
xlen	repo/build/c_swsp.cc	73;"	d	file:
xlen	repo/build/c_swsp.cc	82;"	d	file:
xlen	repo/build/c_swsp.cc	86;"	d	file:
xlen	repo/build/c_swsp.cc	92;"	d	file:
xlen	repo/build/c_swsp.cc	96;"	d	file:
xlen	repo/build/c_xor.cc	10;"	d	file:
xlen	repo/build/c_xor.cc	14;"	d	file:
xlen	repo/build/c_xor.cc	20;"	d	file:
xlen	repo/build/c_xor.cc	24;"	d	file:
xlen	repo/build/c_xor.cc	33;"	d	file:
xlen	repo/build/c_xor.cc	37;"	d	file:
xlen	repo/build/c_xor.cc	43;"	d	file:
xlen	repo/build/c_xor.cc	47;"	d	file:
xlen	repo/build/c_xor.cc	59;"	d	file:
xlen	repo/build/c_xor.cc	63;"	d	file:
xlen	repo/build/c_xor.cc	69;"	d	file:
xlen	repo/build/c_xor.cc	73;"	d	file:
xlen	repo/build/c_xor.cc	82;"	d	file:
xlen	repo/build/c_xor.cc	86;"	d	file:
xlen	repo/build/c_xor.cc	92;"	d	file:
xlen	repo/build/c_xor.cc	96;"	d	file:
xlen	repo/build/csrrc.cc	10;"	d	file:
xlen	repo/build/csrrc.cc	14;"	d	file:
xlen	repo/build/csrrc.cc	20;"	d	file:
xlen	repo/build/csrrc.cc	24;"	d	file:
xlen	repo/build/csrrc.cc	33;"	d	file:
xlen	repo/build/csrrc.cc	37;"	d	file:
xlen	repo/build/csrrc.cc	43;"	d	file:
xlen	repo/build/csrrc.cc	47;"	d	file:
xlen	repo/build/csrrc.cc	59;"	d	file:
xlen	repo/build/csrrc.cc	63;"	d	file:
xlen	repo/build/csrrc.cc	69;"	d	file:
xlen	repo/build/csrrc.cc	73;"	d	file:
xlen	repo/build/csrrc.cc	82;"	d	file:
xlen	repo/build/csrrc.cc	86;"	d	file:
xlen	repo/build/csrrc.cc	92;"	d	file:
xlen	repo/build/csrrc.cc	96;"	d	file:
xlen	repo/build/csrrci.cc	10;"	d	file:
xlen	repo/build/csrrci.cc	14;"	d	file:
xlen	repo/build/csrrci.cc	20;"	d	file:
xlen	repo/build/csrrci.cc	24;"	d	file:
xlen	repo/build/csrrci.cc	33;"	d	file:
xlen	repo/build/csrrci.cc	37;"	d	file:
xlen	repo/build/csrrci.cc	43;"	d	file:
xlen	repo/build/csrrci.cc	47;"	d	file:
xlen	repo/build/csrrci.cc	59;"	d	file:
xlen	repo/build/csrrci.cc	63;"	d	file:
xlen	repo/build/csrrci.cc	69;"	d	file:
xlen	repo/build/csrrci.cc	73;"	d	file:
xlen	repo/build/csrrci.cc	82;"	d	file:
xlen	repo/build/csrrci.cc	86;"	d	file:
xlen	repo/build/csrrci.cc	92;"	d	file:
xlen	repo/build/csrrci.cc	96;"	d	file:
xlen	repo/build/csrrs.cc	10;"	d	file:
xlen	repo/build/csrrs.cc	14;"	d	file:
xlen	repo/build/csrrs.cc	20;"	d	file:
xlen	repo/build/csrrs.cc	24;"	d	file:
xlen	repo/build/csrrs.cc	33;"	d	file:
xlen	repo/build/csrrs.cc	37;"	d	file:
xlen	repo/build/csrrs.cc	43;"	d	file:
xlen	repo/build/csrrs.cc	47;"	d	file:
xlen	repo/build/csrrs.cc	59;"	d	file:
xlen	repo/build/csrrs.cc	63;"	d	file:
xlen	repo/build/csrrs.cc	69;"	d	file:
xlen	repo/build/csrrs.cc	73;"	d	file:
xlen	repo/build/csrrs.cc	82;"	d	file:
xlen	repo/build/csrrs.cc	86;"	d	file:
xlen	repo/build/csrrs.cc	92;"	d	file:
xlen	repo/build/csrrs.cc	96;"	d	file:
xlen	repo/build/csrrsi.cc	10;"	d	file:
xlen	repo/build/csrrsi.cc	14;"	d	file:
xlen	repo/build/csrrsi.cc	20;"	d	file:
xlen	repo/build/csrrsi.cc	24;"	d	file:
xlen	repo/build/csrrsi.cc	33;"	d	file:
xlen	repo/build/csrrsi.cc	37;"	d	file:
xlen	repo/build/csrrsi.cc	43;"	d	file:
xlen	repo/build/csrrsi.cc	47;"	d	file:
xlen	repo/build/csrrsi.cc	59;"	d	file:
xlen	repo/build/csrrsi.cc	63;"	d	file:
xlen	repo/build/csrrsi.cc	69;"	d	file:
xlen	repo/build/csrrsi.cc	73;"	d	file:
xlen	repo/build/csrrsi.cc	82;"	d	file:
xlen	repo/build/csrrsi.cc	86;"	d	file:
xlen	repo/build/csrrsi.cc	92;"	d	file:
xlen	repo/build/csrrsi.cc	96;"	d	file:
xlen	repo/build/csrrw.cc	10;"	d	file:
xlen	repo/build/csrrw.cc	14;"	d	file:
xlen	repo/build/csrrw.cc	20;"	d	file:
xlen	repo/build/csrrw.cc	24;"	d	file:
xlen	repo/build/csrrw.cc	33;"	d	file:
xlen	repo/build/csrrw.cc	37;"	d	file:
xlen	repo/build/csrrw.cc	43;"	d	file:
xlen	repo/build/csrrw.cc	47;"	d	file:
xlen	repo/build/csrrw.cc	59;"	d	file:
xlen	repo/build/csrrw.cc	63;"	d	file:
xlen	repo/build/csrrw.cc	69;"	d	file:
xlen	repo/build/csrrw.cc	73;"	d	file:
xlen	repo/build/csrrw.cc	82;"	d	file:
xlen	repo/build/csrrw.cc	86;"	d	file:
xlen	repo/build/csrrw.cc	92;"	d	file:
xlen	repo/build/csrrw.cc	96;"	d	file:
xlen	repo/build/csrrwi.cc	10;"	d	file:
xlen	repo/build/csrrwi.cc	14;"	d	file:
xlen	repo/build/csrrwi.cc	20;"	d	file:
xlen	repo/build/csrrwi.cc	24;"	d	file:
xlen	repo/build/csrrwi.cc	33;"	d	file:
xlen	repo/build/csrrwi.cc	37;"	d	file:
xlen	repo/build/csrrwi.cc	43;"	d	file:
xlen	repo/build/csrrwi.cc	47;"	d	file:
xlen	repo/build/csrrwi.cc	59;"	d	file:
xlen	repo/build/csrrwi.cc	63;"	d	file:
xlen	repo/build/csrrwi.cc	69;"	d	file:
xlen	repo/build/csrrwi.cc	73;"	d	file:
xlen	repo/build/csrrwi.cc	82;"	d	file:
xlen	repo/build/csrrwi.cc	86;"	d	file:
xlen	repo/build/csrrwi.cc	92;"	d	file:
xlen	repo/build/csrrwi.cc	96;"	d	file:
xlen	repo/build/div.cc	10;"	d	file:
xlen	repo/build/div.cc	14;"	d	file:
xlen	repo/build/div.cc	20;"	d	file:
xlen	repo/build/div.cc	24;"	d	file:
xlen	repo/build/div.cc	33;"	d	file:
xlen	repo/build/div.cc	37;"	d	file:
xlen	repo/build/div.cc	43;"	d	file:
xlen	repo/build/div.cc	47;"	d	file:
xlen	repo/build/div.cc	59;"	d	file:
xlen	repo/build/div.cc	63;"	d	file:
xlen	repo/build/div.cc	69;"	d	file:
xlen	repo/build/div.cc	73;"	d	file:
xlen	repo/build/div.cc	82;"	d	file:
xlen	repo/build/div.cc	86;"	d	file:
xlen	repo/build/div.cc	92;"	d	file:
xlen	repo/build/div.cc	96;"	d	file:
xlen	repo/build/divu.cc	10;"	d	file:
xlen	repo/build/divu.cc	14;"	d	file:
xlen	repo/build/divu.cc	20;"	d	file:
xlen	repo/build/divu.cc	24;"	d	file:
xlen	repo/build/divu.cc	33;"	d	file:
xlen	repo/build/divu.cc	37;"	d	file:
xlen	repo/build/divu.cc	43;"	d	file:
xlen	repo/build/divu.cc	47;"	d	file:
xlen	repo/build/divu.cc	59;"	d	file:
xlen	repo/build/divu.cc	63;"	d	file:
xlen	repo/build/divu.cc	69;"	d	file:
xlen	repo/build/divu.cc	73;"	d	file:
xlen	repo/build/divu.cc	82;"	d	file:
xlen	repo/build/divu.cc	86;"	d	file:
xlen	repo/build/divu.cc	92;"	d	file:
xlen	repo/build/divu.cc	96;"	d	file:
xlen	repo/build/divuw.cc	10;"	d	file:
xlen	repo/build/divuw.cc	14;"	d	file:
xlen	repo/build/divuw.cc	20;"	d	file:
xlen	repo/build/divuw.cc	24;"	d	file:
xlen	repo/build/divuw.cc	33;"	d	file:
xlen	repo/build/divuw.cc	37;"	d	file:
xlen	repo/build/divuw.cc	43;"	d	file:
xlen	repo/build/divuw.cc	47;"	d	file:
xlen	repo/build/divuw.cc	59;"	d	file:
xlen	repo/build/divuw.cc	63;"	d	file:
xlen	repo/build/divuw.cc	69;"	d	file:
xlen	repo/build/divuw.cc	73;"	d	file:
xlen	repo/build/divuw.cc	82;"	d	file:
xlen	repo/build/divuw.cc	86;"	d	file:
xlen	repo/build/divuw.cc	92;"	d	file:
xlen	repo/build/divuw.cc	96;"	d	file:
xlen	repo/build/divw.cc	10;"	d	file:
xlen	repo/build/divw.cc	14;"	d	file:
xlen	repo/build/divw.cc	20;"	d	file:
xlen	repo/build/divw.cc	24;"	d	file:
xlen	repo/build/divw.cc	33;"	d	file:
xlen	repo/build/divw.cc	37;"	d	file:
xlen	repo/build/divw.cc	43;"	d	file:
xlen	repo/build/divw.cc	47;"	d	file:
xlen	repo/build/divw.cc	59;"	d	file:
xlen	repo/build/divw.cc	63;"	d	file:
xlen	repo/build/divw.cc	69;"	d	file:
xlen	repo/build/divw.cc	73;"	d	file:
xlen	repo/build/divw.cc	82;"	d	file:
xlen	repo/build/divw.cc	86;"	d	file:
xlen	repo/build/divw.cc	92;"	d	file:
xlen	repo/build/divw.cc	96;"	d	file:
xlen	repo/build/dret.cc	10;"	d	file:
xlen	repo/build/dret.cc	14;"	d	file:
xlen	repo/build/dret.cc	20;"	d	file:
xlen	repo/build/dret.cc	24;"	d	file:
xlen	repo/build/dret.cc	33;"	d	file:
xlen	repo/build/dret.cc	37;"	d	file:
xlen	repo/build/dret.cc	43;"	d	file:
xlen	repo/build/dret.cc	47;"	d	file:
xlen	repo/build/dret.cc	59;"	d	file:
xlen	repo/build/dret.cc	63;"	d	file:
xlen	repo/build/dret.cc	69;"	d	file:
xlen	repo/build/dret.cc	73;"	d	file:
xlen	repo/build/dret.cc	82;"	d	file:
xlen	repo/build/dret.cc	86;"	d	file:
xlen	repo/build/dret.cc	92;"	d	file:
xlen	repo/build/dret.cc	96;"	d	file:
xlen	repo/build/ebreak.cc	10;"	d	file:
xlen	repo/build/ebreak.cc	14;"	d	file:
xlen	repo/build/ebreak.cc	20;"	d	file:
xlen	repo/build/ebreak.cc	24;"	d	file:
xlen	repo/build/ebreak.cc	33;"	d	file:
xlen	repo/build/ebreak.cc	37;"	d	file:
xlen	repo/build/ebreak.cc	43;"	d	file:
xlen	repo/build/ebreak.cc	47;"	d	file:
xlen	repo/build/ebreak.cc	59;"	d	file:
xlen	repo/build/ebreak.cc	63;"	d	file:
xlen	repo/build/ebreak.cc	69;"	d	file:
xlen	repo/build/ebreak.cc	73;"	d	file:
xlen	repo/build/ebreak.cc	82;"	d	file:
xlen	repo/build/ebreak.cc	86;"	d	file:
xlen	repo/build/ebreak.cc	92;"	d	file:
xlen	repo/build/ebreak.cc	96;"	d	file:
xlen	repo/build/ecall.cc	10;"	d	file:
xlen	repo/build/ecall.cc	14;"	d	file:
xlen	repo/build/ecall.cc	20;"	d	file:
xlen	repo/build/ecall.cc	24;"	d	file:
xlen	repo/build/ecall.cc	33;"	d	file:
xlen	repo/build/ecall.cc	37;"	d	file:
xlen	repo/build/ecall.cc	43;"	d	file:
xlen	repo/build/ecall.cc	47;"	d	file:
xlen	repo/build/ecall.cc	59;"	d	file:
xlen	repo/build/ecall.cc	63;"	d	file:
xlen	repo/build/ecall.cc	69;"	d	file:
xlen	repo/build/ecall.cc	73;"	d	file:
xlen	repo/build/ecall.cc	82;"	d	file:
xlen	repo/build/ecall.cc	86;"	d	file:
xlen	repo/build/ecall.cc	92;"	d	file:
xlen	repo/build/ecall.cc	96;"	d	file:
xlen	repo/build/fence.cc	10;"	d	file:
xlen	repo/build/fence.cc	14;"	d	file:
xlen	repo/build/fence.cc	20;"	d	file:
xlen	repo/build/fence.cc	24;"	d	file:
xlen	repo/build/fence.cc	33;"	d	file:
xlen	repo/build/fence.cc	37;"	d	file:
xlen	repo/build/fence.cc	43;"	d	file:
xlen	repo/build/fence.cc	47;"	d	file:
xlen	repo/build/fence.cc	59;"	d	file:
xlen	repo/build/fence.cc	63;"	d	file:
xlen	repo/build/fence.cc	69;"	d	file:
xlen	repo/build/fence.cc	73;"	d	file:
xlen	repo/build/fence.cc	82;"	d	file:
xlen	repo/build/fence.cc	86;"	d	file:
xlen	repo/build/fence.cc	92;"	d	file:
xlen	repo/build/fence.cc	96;"	d	file:
xlen	repo/build/fence_i.cc	10;"	d	file:
xlen	repo/build/fence_i.cc	14;"	d	file:
xlen	repo/build/fence_i.cc	20;"	d	file:
xlen	repo/build/fence_i.cc	24;"	d	file:
xlen	repo/build/fence_i.cc	33;"	d	file:
xlen	repo/build/fence_i.cc	37;"	d	file:
xlen	repo/build/fence_i.cc	43;"	d	file:
xlen	repo/build/fence_i.cc	47;"	d	file:
xlen	repo/build/fence_i.cc	59;"	d	file:
xlen	repo/build/fence_i.cc	63;"	d	file:
xlen	repo/build/fence_i.cc	69;"	d	file:
xlen	repo/build/fence_i.cc	73;"	d	file:
xlen	repo/build/fence_i.cc	82;"	d	file:
xlen	repo/build/fence_i.cc	86;"	d	file:
xlen	repo/build/fence_i.cc	92;"	d	file:
xlen	repo/build/fence_i.cc	96;"	d	file:
xlen	repo/build/jal.cc	10;"	d	file:
xlen	repo/build/jal.cc	14;"	d	file:
xlen	repo/build/jal.cc	20;"	d	file:
xlen	repo/build/jal.cc	24;"	d	file:
xlen	repo/build/jal.cc	33;"	d	file:
xlen	repo/build/jal.cc	37;"	d	file:
xlen	repo/build/jal.cc	43;"	d	file:
xlen	repo/build/jal.cc	47;"	d	file:
xlen	repo/build/jal.cc	59;"	d	file:
xlen	repo/build/jal.cc	63;"	d	file:
xlen	repo/build/jal.cc	69;"	d	file:
xlen	repo/build/jal.cc	73;"	d	file:
xlen	repo/build/jal.cc	82;"	d	file:
xlen	repo/build/jal.cc	86;"	d	file:
xlen	repo/build/jal.cc	92;"	d	file:
xlen	repo/build/jal.cc	96;"	d	file:
xlen	repo/build/jalr.cc	10;"	d	file:
xlen	repo/build/jalr.cc	14;"	d	file:
xlen	repo/build/jalr.cc	20;"	d	file:
xlen	repo/build/jalr.cc	24;"	d	file:
xlen	repo/build/jalr.cc	33;"	d	file:
xlen	repo/build/jalr.cc	37;"	d	file:
xlen	repo/build/jalr.cc	43;"	d	file:
xlen	repo/build/jalr.cc	47;"	d	file:
xlen	repo/build/jalr.cc	59;"	d	file:
xlen	repo/build/jalr.cc	63;"	d	file:
xlen	repo/build/jalr.cc	69;"	d	file:
xlen	repo/build/jalr.cc	73;"	d	file:
xlen	repo/build/jalr.cc	82;"	d	file:
xlen	repo/build/jalr.cc	86;"	d	file:
xlen	repo/build/jalr.cc	92;"	d	file:
xlen	repo/build/jalr.cc	96;"	d	file:
xlen	repo/build/lb.cc	10;"	d	file:
xlen	repo/build/lb.cc	14;"	d	file:
xlen	repo/build/lb.cc	20;"	d	file:
xlen	repo/build/lb.cc	24;"	d	file:
xlen	repo/build/lb.cc	33;"	d	file:
xlen	repo/build/lb.cc	37;"	d	file:
xlen	repo/build/lb.cc	43;"	d	file:
xlen	repo/build/lb.cc	47;"	d	file:
xlen	repo/build/lb.cc	59;"	d	file:
xlen	repo/build/lb.cc	63;"	d	file:
xlen	repo/build/lb.cc	69;"	d	file:
xlen	repo/build/lb.cc	73;"	d	file:
xlen	repo/build/lb.cc	82;"	d	file:
xlen	repo/build/lb.cc	86;"	d	file:
xlen	repo/build/lb.cc	92;"	d	file:
xlen	repo/build/lb.cc	96;"	d	file:
xlen	repo/build/lbu.cc	10;"	d	file:
xlen	repo/build/lbu.cc	14;"	d	file:
xlen	repo/build/lbu.cc	20;"	d	file:
xlen	repo/build/lbu.cc	24;"	d	file:
xlen	repo/build/lbu.cc	33;"	d	file:
xlen	repo/build/lbu.cc	37;"	d	file:
xlen	repo/build/lbu.cc	43;"	d	file:
xlen	repo/build/lbu.cc	47;"	d	file:
xlen	repo/build/lbu.cc	59;"	d	file:
xlen	repo/build/lbu.cc	63;"	d	file:
xlen	repo/build/lbu.cc	69;"	d	file:
xlen	repo/build/lbu.cc	73;"	d	file:
xlen	repo/build/lbu.cc	82;"	d	file:
xlen	repo/build/lbu.cc	86;"	d	file:
xlen	repo/build/lbu.cc	92;"	d	file:
xlen	repo/build/lbu.cc	96;"	d	file:
xlen	repo/build/ld.cc	10;"	d	file:
xlen	repo/build/ld.cc	14;"	d	file:
xlen	repo/build/ld.cc	20;"	d	file:
xlen	repo/build/ld.cc	24;"	d	file:
xlen	repo/build/ld.cc	33;"	d	file:
xlen	repo/build/ld.cc	37;"	d	file:
xlen	repo/build/ld.cc	43;"	d	file:
xlen	repo/build/ld.cc	47;"	d	file:
xlen	repo/build/ld.cc	59;"	d	file:
xlen	repo/build/ld.cc	63;"	d	file:
xlen	repo/build/ld.cc	69;"	d	file:
xlen	repo/build/ld.cc	73;"	d	file:
xlen	repo/build/ld.cc	82;"	d	file:
xlen	repo/build/ld.cc	86;"	d	file:
xlen	repo/build/ld.cc	92;"	d	file:
xlen	repo/build/ld.cc	96;"	d	file:
xlen	repo/build/lh.cc	10;"	d	file:
xlen	repo/build/lh.cc	14;"	d	file:
xlen	repo/build/lh.cc	20;"	d	file:
xlen	repo/build/lh.cc	24;"	d	file:
xlen	repo/build/lh.cc	33;"	d	file:
xlen	repo/build/lh.cc	37;"	d	file:
xlen	repo/build/lh.cc	43;"	d	file:
xlen	repo/build/lh.cc	47;"	d	file:
xlen	repo/build/lh.cc	59;"	d	file:
xlen	repo/build/lh.cc	63;"	d	file:
xlen	repo/build/lh.cc	69;"	d	file:
xlen	repo/build/lh.cc	73;"	d	file:
xlen	repo/build/lh.cc	82;"	d	file:
xlen	repo/build/lh.cc	86;"	d	file:
xlen	repo/build/lh.cc	92;"	d	file:
xlen	repo/build/lh.cc	96;"	d	file:
xlen	repo/build/lhu.cc	10;"	d	file:
xlen	repo/build/lhu.cc	14;"	d	file:
xlen	repo/build/lhu.cc	20;"	d	file:
xlen	repo/build/lhu.cc	24;"	d	file:
xlen	repo/build/lhu.cc	33;"	d	file:
xlen	repo/build/lhu.cc	37;"	d	file:
xlen	repo/build/lhu.cc	43;"	d	file:
xlen	repo/build/lhu.cc	47;"	d	file:
xlen	repo/build/lhu.cc	59;"	d	file:
xlen	repo/build/lhu.cc	63;"	d	file:
xlen	repo/build/lhu.cc	69;"	d	file:
xlen	repo/build/lhu.cc	73;"	d	file:
xlen	repo/build/lhu.cc	82;"	d	file:
xlen	repo/build/lhu.cc	86;"	d	file:
xlen	repo/build/lhu.cc	92;"	d	file:
xlen	repo/build/lhu.cc	96;"	d	file:
xlen	repo/build/lr_d.cc	10;"	d	file:
xlen	repo/build/lr_d.cc	14;"	d	file:
xlen	repo/build/lr_d.cc	20;"	d	file:
xlen	repo/build/lr_d.cc	24;"	d	file:
xlen	repo/build/lr_d.cc	33;"	d	file:
xlen	repo/build/lr_d.cc	37;"	d	file:
xlen	repo/build/lr_d.cc	43;"	d	file:
xlen	repo/build/lr_d.cc	47;"	d	file:
xlen	repo/build/lr_d.cc	59;"	d	file:
xlen	repo/build/lr_d.cc	63;"	d	file:
xlen	repo/build/lr_d.cc	69;"	d	file:
xlen	repo/build/lr_d.cc	73;"	d	file:
xlen	repo/build/lr_d.cc	82;"	d	file:
xlen	repo/build/lr_d.cc	86;"	d	file:
xlen	repo/build/lr_d.cc	92;"	d	file:
xlen	repo/build/lr_d.cc	96;"	d	file:
xlen	repo/build/lr_w.cc	10;"	d	file:
xlen	repo/build/lr_w.cc	14;"	d	file:
xlen	repo/build/lr_w.cc	20;"	d	file:
xlen	repo/build/lr_w.cc	24;"	d	file:
xlen	repo/build/lr_w.cc	33;"	d	file:
xlen	repo/build/lr_w.cc	37;"	d	file:
xlen	repo/build/lr_w.cc	43;"	d	file:
xlen	repo/build/lr_w.cc	47;"	d	file:
xlen	repo/build/lr_w.cc	59;"	d	file:
xlen	repo/build/lr_w.cc	63;"	d	file:
xlen	repo/build/lr_w.cc	69;"	d	file:
xlen	repo/build/lr_w.cc	73;"	d	file:
xlen	repo/build/lr_w.cc	82;"	d	file:
xlen	repo/build/lr_w.cc	86;"	d	file:
xlen	repo/build/lr_w.cc	92;"	d	file:
xlen	repo/build/lr_w.cc	96;"	d	file:
xlen	repo/build/lui.cc	10;"	d	file:
xlen	repo/build/lui.cc	14;"	d	file:
xlen	repo/build/lui.cc	20;"	d	file:
xlen	repo/build/lui.cc	24;"	d	file:
xlen	repo/build/lui.cc	33;"	d	file:
xlen	repo/build/lui.cc	37;"	d	file:
xlen	repo/build/lui.cc	43;"	d	file:
xlen	repo/build/lui.cc	47;"	d	file:
xlen	repo/build/lui.cc	59;"	d	file:
xlen	repo/build/lui.cc	63;"	d	file:
xlen	repo/build/lui.cc	69;"	d	file:
xlen	repo/build/lui.cc	73;"	d	file:
xlen	repo/build/lui.cc	82;"	d	file:
xlen	repo/build/lui.cc	86;"	d	file:
xlen	repo/build/lui.cc	92;"	d	file:
xlen	repo/build/lui.cc	96;"	d	file:
xlen	repo/build/lw.cc	10;"	d	file:
xlen	repo/build/lw.cc	14;"	d	file:
xlen	repo/build/lw.cc	20;"	d	file:
xlen	repo/build/lw.cc	24;"	d	file:
xlen	repo/build/lw.cc	33;"	d	file:
xlen	repo/build/lw.cc	37;"	d	file:
xlen	repo/build/lw.cc	43;"	d	file:
xlen	repo/build/lw.cc	47;"	d	file:
xlen	repo/build/lw.cc	59;"	d	file:
xlen	repo/build/lw.cc	63;"	d	file:
xlen	repo/build/lw.cc	69;"	d	file:
xlen	repo/build/lw.cc	73;"	d	file:
xlen	repo/build/lw.cc	82;"	d	file:
xlen	repo/build/lw.cc	86;"	d	file:
xlen	repo/build/lw.cc	92;"	d	file:
xlen	repo/build/lw.cc	96;"	d	file:
xlen	repo/build/lwu.cc	10;"	d	file:
xlen	repo/build/lwu.cc	14;"	d	file:
xlen	repo/build/lwu.cc	20;"	d	file:
xlen	repo/build/lwu.cc	24;"	d	file:
xlen	repo/build/lwu.cc	33;"	d	file:
xlen	repo/build/lwu.cc	37;"	d	file:
xlen	repo/build/lwu.cc	43;"	d	file:
xlen	repo/build/lwu.cc	47;"	d	file:
xlen	repo/build/lwu.cc	59;"	d	file:
xlen	repo/build/lwu.cc	63;"	d	file:
xlen	repo/build/lwu.cc	69;"	d	file:
xlen	repo/build/lwu.cc	73;"	d	file:
xlen	repo/build/lwu.cc	82;"	d	file:
xlen	repo/build/lwu.cc	86;"	d	file:
xlen	repo/build/lwu.cc	92;"	d	file:
xlen	repo/build/lwu.cc	96;"	d	file:
xlen	repo/build/mret.cc	10;"	d	file:
xlen	repo/build/mret.cc	14;"	d	file:
xlen	repo/build/mret.cc	20;"	d	file:
xlen	repo/build/mret.cc	24;"	d	file:
xlen	repo/build/mret.cc	33;"	d	file:
xlen	repo/build/mret.cc	37;"	d	file:
xlen	repo/build/mret.cc	43;"	d	file:
xlen	repo/build/mret.cc	47;"	d	file:
xlen	repo/build/mret.cc	59;"	d	file:
xlen	repo/build/mret.cc	63;"	d	file:
xlen	repo/build/mret.cc	69;"	d	file:
xlen	repo/build/mret.cc	73;"	d	file:
xlen	repo/build/mret.cc	82;"	d	file:
xlen	repo/build/mret.cc	86;"	d	file:
xlen	repo/build/mret.cc	92;"	d	file:
xlen	repo/build/mret.cc	96;"	d	file:
xlen	repo/build/mul.cc	10;"	d	file:
xlen	repo/build/mul.cc	14;"	d	file:
xlen	repo/build/mul.cc	20;"	d	file:
xlen	repo/build/mul.cc	24;"	d	file:
xlen	repo/build/mul.cc	33;"	d	file:
xlen	repo/build/mul.cc	37;"	d	file:
xlen	repo/build/mul.cc	43;"	d	file:
xlen	repo/build/mul.cc	47;"	d	file:
xlen	repo/build/mul.cc	59;"	d	file:
xlen	repo/build/mul.cc	63;"	d	file:
xlen	repo/build/mul.cc	69;"	d	file:
xlen	repo/build/mul.cc	73;"	d	file:
xlen	repo/build/mul.cc	82;"	d	file:
xlen	repo/build/mul.cc	86;"	d	file:
xlen	repo/build/mul.cc	92;"	d	file:
xlen	repo/build/mul.cc	96;"	d	file:
xlen	repo/build/mulh.cc	10;"	d	file:
xlen	repo/build/mulh.cc	14;"	d	file:
xlen	repo/build/mulh.cc	20;"	d	file:
xlen	repo/build/mulh.cc	24;"	d	file:
xlen	repo/build/mulh.cc	33;"	d	file:
xlen	repo/build/mulh.cc	37;"	d	file:
xlen	repo/build/mulh.cc	43;"	d	file:
xlen	repo/build/mulh.cc	47;"	d	file:
xlen	repo/build/mulh.cc	59;"	d	file:
xlen	repo/build/mulh.cc	63;"	d	file:
xlen	repo/build/mulh.cc	69;"	d	file:
xlen	repo/build/mulh.cc	73;"	d	file:
xlen	repo/build/mulh.cc	82;"	d	file:
xlen	repo/build/mulh.cc	86;"	d	file:
xlen	repo/build/mulh.cc	92;"	d	file:
xlen	repo/build/mulh.cc	96;"	d	file:
xlen	repo/build/mulhsu.cc	10;"	d	file:
xlen	repo/build/mulhsu.cc	14;"	d	file:
xlen	repo/build/mulhsu.cc	20;"	d	file:
xlen	repo/build/mulhsu.cc	24;"	d	file:
xlen	repo/build/mulhsu.cc	33;"	d	file:
xlen	repo/build/mulhsu.cc	37;"	d	file:
xlen	repo/build/mulhsu.cc	43;"	d	file:
xlen	repo/build/mulhsu.cc	47;"	d	file:
xlen	repo/build/mulhsu.cc	59;"	d	file:
xlen	repo/build/mulhsu.cc	63;"	d	file:
xlen	repo/build/mulhsu.cc	69;"	d	file:
xlen	repo/build/mulhsu.cc	73;"	d	file:
xlen	repo/build/mulhsu.cc	82;"	d	file:
xlen	repo/build/mulhsu.cc	86;"	d	file:
xlen	repo/build/mulhsu.cc	92;"	d	file:
xlen	repo/build/mulhsu.cc	96;"	d	file:
xlen	repo/build/mulhu.cc	10;"	d	file:
xlen	repo/build/mulhu.cc	14;"	d	file:
xlen	repo/build/mulhu.cc	20;"	d	file:
xlen	repo/build/mulhu.cc	24;"	d	file:
xlen	repo/build/mulhu.cc	33;"	d	file:
xlen	repo/build/mulhu.cc	37;"	d	file:
xlen	repo/build/mulhu.cc	43;"	d	file:
xlen	repo/build/mulhu.cc	47;"	d	file:
xlen	repo/build/mulhu.cc	59;"	d	file:
xlen	repo/build/mulhu.cc	63;"	d	file:
xlen	repo/build/mulhu.cc	69;"	d	file:
xlen	repo/build/mulhu.cc	73;"	d	file:
xlen	repo/build/mulhu.cc	82;"	d	file:
xlen	repo/build/mulhu.cc	86;"	d	file:
xlen	repo/build/mulhu.cc	92;"	d	file:
xlen	repo/build/mulhu.cc	96;"	d	file:
xlen	repo/build/mulw.cc	10;"	d	file:
xlen	repo/build/mulw.cc	14;"	d	file:
xlen	repo/build/mulw.cc	20;"	d	file:
xlen	repo/build/mulw.cc	24;"	d	file:
xlen	repo/build/mulw.cc	33;"	d	file:
xlen	repo/build/mulw.cc	37;"	d	file:
xlen	repo/build/mulw.cc	43;"	d	file:
xlen	repo/build/mulw.cc	47;"	d	file:
xlen	repo/build/mulw.cc	59;"	d	file:
xlen	repo/build/mulw.cc	63;"	d	file:
xlen	repo/build/mulw.cc	69;"	d	file:
xlen	repo/build/mulw.cc	73;"	d	file:
xlen	repo/build/mulw.cc	82;"	d	file:
xlen	repo/build/mulw.cc	86;"	d	file:
xlen	repo/build/mulw.cc	92;"	d	file:
xlen	repo/build/mulw.cc	96;"	d	file:
xlen	repo/build/or.cc	10;"	d	file:
xlen	repo/build/or.cc	14;"	d	file:
xlen	repo/build/or.cc	20;"	d	file:
xlen	repo/build/or.cc	24;"	d	file:
xlen	repo/build/or.cc	33;"	d	file:
xlen	repo/build/or.cc	37;"	d	file:
xlen	repo/build/or.cc	43;"	d	file:
xlen	repo/build/or.cc	47;"	d	file:
xlen	repo/build/or.cc	59;"	d	file:
xlen	repo/build/or.cc	63;"	d	file:
xlen	repo/build/or.cc	69;"	d	file:
xlen	repo/build/or.cc	73;"	d	file:
xlen	repo/build/or.cc	82;"	d	file:
xlen	repo/build/or.cc	86;"	d	file:
xlen	repo/build/or.cc	92;"	d	file:
xlen	repo/build/or.cc	96;"	d	file:
xlen	repo/build/ori.cc	10;"	d	file:
xlen	repo/build/ori.cc	14;"	d	file:
xlen	repo/build/ori.cc	20;"	d	file:
xlen	repo/build/ori.cc	24;"	d	file:
xlen	repo/build/ori.cc	33;"	d	file:
xlen	repo/build/ori.cc	37;"	d	file:
xlen	repo/build/ori.cc	43;"	d	file:
xlen	repo/build/ori.cc	47;"	d	file:
xlen	repo/build/ori.cc	59;"	d	file:
xlen	repo/build/ori.cc	63;"	d	file:
xlen	repo/build/ori.cc	69;"	d	file:
xlen	repo/build/ori.cc	73;"	d	file:
xlen	repo/build/ori.cc	82;"	d	file:
xlen	repo/build/ori.cc	86;"	d	file:
xlen	repo/build/ori.cc	92;"	d	file:
xlen	repo/build/ori.cc	96;"	d	file:
xlen	repo/build/rem.cc	10;"	d	file:
xlen	repo/build/rem.cc	14;"	d	file:
xlen	repo/build/rem.cc	20;"	d	file:
xlen	repo/build/rem.cc	24;"	d	file:
xlen	repo/build/rem.cc	33;"	d	file:
xlen	repo/build/rem.cc	37;"	d	file:
xlen	repo/build/rem.cc	43;"	d	file:
xlen	repo/build/rem.cc	47;"	d	file:
xlen	repo/build/rem.cc	59;"	d	file:
xlen	repo/build/rem.cc	63;"	d	file:
xlen	repo/build/rem.cc	69;"	d	file:
xlen	repo/build/rem.cc	73;"	d	file:
xlen	repo/build/rem.cc	82;"	d	file:
xlen	repo/build/rem.cc	86;"	d	file:
xlen	repo/build/rem.cc	92;"	d	file:
xlen	repo/build/rem.cc	96;"	d	file:
xlen	repo/build/remu.cc	10;"	d	file:
xlen	repo/build/remu.cc	14;"	d	file:
xlen	repo/build/remu.cc	20;"	d	file:
xlen	repo/build/remu.cc	24;"	d	file:
xlen	repo/build/remu.cc	33;"	d	file:
xlen	repo/build/remu.cc	37;"	d	file:
xlen	repo/build/remu.cc	43;"	d	file:
xlen	repo/build/remu.cc	47;"	d	file:
xlen	repo/build/remu.cc	59;"	d	file:
xlen	repo/build/remu.cc	63;"	d	file:
xlen	repo/build/remu.cc	69;"	d	file:
xlen	repo/build/remu.cc	73;"	d	file:
xlen	repo/build/remu.cc	82;"	d	file:
xlen	repo/build/remu.cc	86;"	d	file:
xlen	repo/build/remu.cc	92;"	d	file:
xlen	repo/build/remu.cc	96;"	d	file:
xlen	repo/build/remuw.cc	10;"	d	file:
xlen	repo/build/remuw.cc	14;"	d	file:
xlen	repo/build/remuw.cc	20;"	d	file:
xlen	repo/build/remuw.cc	24;"	d	file:
xlen	repo/build/remuw.cc	33;"	d	file:
xlen	repo/build/remuw.cc	37;"	d	file:
xlen	repo/build/remuw.cc	43;"	d	file:
xlen	repo/build/remuw.cc	47;"	d	file:
xlen	repo/build/remuw.cc	59;"	d	file:
xlen	repo/build/remuw.cc	63;"	d	file:
xlen	repo/build/remuw.cc	69;"	d	file:
xlen	repo/build/remuw.cc	73;"	d	file:
xlen	repo/build/remuw.cc	82;"	d	file:
xlen	repo/build/remuw.cc	86;"	d	file:
xlen	repo/build/remuw.cc	92;"	d	file:
xlen	repo/build/remuw.cc	96;"	d	file:
xlen	repo/build/remw.cc	10;"	d	file:
xlen	repo/build/remw.cc	14;"	d	file:
xlen	repo/build/remw.cc	20;"	d	file:
xlen	repo/build/remw.cc	24;"	d	file:
xlen	repo/build/remw.cc	33;"	d	file:
xlen	repo/build/remw.cc	37;"	d	file:
xlen	repo/build/remw.cc	43;"	d	file:
xlen	repo/build/remw.cc	47;"	d	file:
xlen	repo/build/remw.cc	59;"	d	file:
xlen	repo/build/remw.cc	63;"	d	file:
xlen	repo/build/remw.cc	69;"	d	file:
xlen	repo/build/remw.cc	73;"	d	file:
xlen	repo/build/remw.cc	82;"	d	file:
xlen	repo/build/remw.cc	86;"	d	file:
xlen	repo/build/remw.cc	92;"	d	file:
xlen	repo/build/remw.cc	96;"	d	file:
xlen	repo/build/sb.cc	10;"	d	file:
xlen	repo/build/sb.cc	14;"	d	file:
xlen	repo/build/sb.cc	20;"	d	file:
xlen	repo/build/sb.cc	24;"	d	file:
xlen	repo/build/sb.cc	33;"	d	file:
xlen	repo/build/sb.cc	37;"	d	file:
xlen	repo/build/sb.cc	43;"	d	file:
xlen	repo/build/sb.cc	47;"	d	file:
xlen	repo/build/sb.cc	59;"	d	file:
xlen	repo/build/sb.cc	63;"	d	file:
xlen	repo/build/sb.cc	69;"	d	file:
xlen	repo/build/sb.cc	73;"	d	file:
xlen	repo/build/sb.cc	82;"	d	file:
xlen	repo/build/sb.cc	86;"	d	file:
xlen	repo/build/sb.cc	92;"	d	file:
xlen	repo/build/sb.cc	96;"	d	file:
xlen	repo/build/sc_d.cc	10;"	d	file:
xlen	repo/build/sc_d.cc	14;"	d	file:
xlen	repo/build/sc_d.cc	20;"	d	file:
xlen	repo/build/sc_d.cc	24;"	d	file:
xlen	repo/build/sc_d.cc	33;"	d	file:
xlen	repo/build/sc_d.cc	37;"	d	file:
xlen	repo/build/sc_d.cc	43;"	d	file:
xlen	repo/build/sc_d.cc	47;"	d	file:
xlen	repo/build/sc_d.cc	59;"	d	file:
xlen	repo/build/sc_d.cc	63;"	d	file:
xlen	repo/build/sc_d.cc	69;"	d	file:
xlen	repo/build/sc_d.cc	73;"	d	file:
xlen	repo/build/sc_d.cc	82;"	d	file:
xlen	repo/build/sc_d.cc	86;"	d	file:
xlen	repo/build/sc_d.cc	92;"	d	file:
xlen	repo/build/sc_d.cc	96;"	d	file:
xlen	repo/build/sc_w.cc	10;"	d	file:
xlen	repo/build/sc_w.cc	14;"	d	file:
xlen	repo/build/sc_w.cc	20;"	d	file:
xlen	repo/build/sc_w.cc	24;"	d	file:
xlen	repo/build/sc_w.cc	33;"	d	file:
xlen	repo/build/sc_w.cc	37;"	d	file:
xlen	repo/build/sc_w.cc	43;"	d	file:
xlen	repo/build/sc_w.cc	47;"	d	file:
xlen	repo/build/sc_w.cc	59;"	d	file:
xlen	repo/build/sc_w.cc	63;"	d	file:
xlen	repo/build/sc_w.cc	69;"	d	file:
xlen	repo/build/sc_w.cc	73;"	d	file:
xlen	repo/build/sc_w.cc	82;"	d	file:
xlen	repo/build/sc_w.cc	86;"	d	file:
xlen	repo/build/sc_w.cc	92;"	d	file:
xlen	repo/build/sc_w.cc	96;"	d	file:
xlen	repo/build/sd.cc	10;"	d	file:
xlen	repo/build/sd.cc	14;"	d	file:
xlen	repo/build/sd.cc	20;"	d	file:
xlen	repo/build/sd.cc	24;"	d	file:
xlen	repo/build/sd.cc	33;"	d	file:
xlen	repo/build/sd.cc	37;"	d	file:
xlen	repo/build/sd.cc	43;"	d	file:
xlen	repo/build/sd.cc	47;"	d	file:
xlen	repo/build/sd.cc	59;"	d	file:
xlen	repo/build/sd.cc	63;"	d	file:
xlen	repo/build/sd.cc	69;"	d	file:
xlen	repo/build/sd.cc	73;"	d	file:
xlen	repo/build/sd.cc	82;"	d	file:
xlen	repo/build/sd.cc	86;"	d	file:
xlen	repo/build/sd.cc	92;"	d	file:
xlen	repo/build/sd.cc	96;"	d	file:
xlen	repo/build/sfence_vma.cc	10;"	d	file:
xlen	repo/build/sfence_vma.cc	14;"	d	file:
xlen	repo/build/sfence_vma.cc	20;"	d	file:
xlen	repo/build/sfence_vma.cc	24;"	d	file:
xlen	repo/build/sfence_vma.cc	33;"	d	file:
xlen	repo/build/sfence_vma.cc	37;"	d	file:
xlen	repo/build/sfence_vma.cc	43;"	d	file:
xlen	repo/build/sfence_vma.cc	47;"	d	file:
xlen	repo/build/sfence_vma.cc	59;"	d	file:
xlen	repo/build/sfence_vma.cc	63;"	d	file:
xlen	repo/build/sfence_vma.cc	69;"	d	file:
xlen	repo/build/sfence_vma.cc	73;"	d	file:
xlen	repo/build/sfence_vma.cc	82;"	d	file:
xlen	repo/build/sfence_vma.cc	86;"	d	file:
xlen	repo/build/sfence_vma.cc	92;"	d	file:
xlen	repo/build/sfence_vma.cc	96;"	d	file:
xlen	repo/build/sh.cc	10;"	d	file:
xlen	repo/build/sh.cc	14;"	d	file:
xlen	repo/build/sh.cc	20;"	d	file:
xlen	repo/build/sh.cc	24;"	d	file:
xlen	repo/build/sh.cc	33;"	d	file:
xlen	repo/build/sh.cc	37;"	d	file:
xlen	repo/build/sh.cc	43;"	d	file:
xlen	repo/build/sh.cc	47;"	d	file:
xlen	repo/build/sh.cc	59;"	d	file:
xlen	repo/build/sh.cc	63;"	d	file:
xlen	repo/build/sh.cc	69;"	d	file:
xlen	repo/build/sh.cc	73;"	d	file:
xlen	repo/build/sh.cc	82;"	d	file:
xlen	repo/build/sh.cc	86;"	d	file:
xlen	repo/build/sh.cc	92;"	d	file:
xlen	repo/build/sh.cc	96;"	d	file:
xlen	repo/build/sll.cc	10;"	d	file:
xlen	repo/build/sll.cc	14;"	d	file:
xlen	repo/build/sll.cc	20;"	d	file:
xlen	repo/build/sll.cc	24;"	d	file:
xlen	repo/build/sll.cc	33;"	d	file:
xlen	repo/build/sll.cc	37;"	d	file:
xlen	repo/build/sll.cc	43;"	d	file:
xlen	repo/build/sll.cc	47;"	d	file:
xlen	repo/build/sll.cc	59;"	d	file:
xlen	repo/build/sll.cc	63;"	d	file:
xlen	repo/build/sll.cc	69;"	d	file:
xlen	repo/build/sll.cc	73;"	d	file:
xlen	repo/build/sll.cc	82;"	d	file:
xlen	repo/build/sll.cc	86;"	d	file:
xlen	repo/build/sll.cc	92;"	d	file:
xlen	repo/build/sll.cc	96;"	d	file:
xlen	repo/build/slli.cc	10;"	d	file:
xlen	repo/build/slli.cc	14;"	d	file:
xlen	repo/build/slli.cc	20;"	d	file:
xlen	repo/build/slli.cc	24;"	d	file:
xlen	repo/build/slli.cc	33;"	d	file:
xlen	repo/build/slli.cc	37;"	d	file:
xlen	repo/build/slli.cc	43;"	d	file:
xlen	repo/build/slli.cc	47;"	d	file:
xlen	repo/build/slli.cc	59;"	d	file:
xlen	repo/build/slli.cc	63;"	d	file:
xlen	repo/build/slli.cc	69;"	d	file:
xlen	repo/build/slli.cc	73;"	d	file:
xlen	repo/build/slli.cc	82;"	d	file:
xlen	repo/build/slli.cc	86;"	d	file:
xlen	repo/build/slli.cc	92;"	d	file:
xlen	repo/build/slli.cc	96;"	d	file:
xlen	repo/build/slliw.cc	10;"	d	file:
xlen	repo/build/slliw.cc	14;"	d	file:
xlen	repo/build/slliw.cc	20;"	d	file:
xlen	repo/build/slliw.cc	24;"	d	file:
xlen	repo/build/slliw.cc	33;"	d	file:
xlen	repo/build/slliw.cc	37;"	d	file:
xlen	repo/build/slliw.cc	43;"	d	file:
xlen	repo/build/slliw.cc	47;"	d	file:
xlen	repo/build/slliw.cc	59;"	d	file:
xlen	repo/build/slliw.cc	63;"	d	file:
xlen	repo/build/slliw.cc	69;"	d	file:
xlen	repo/build/slliw.cc	73;"	d	file:
xlen	repo/build/slliw.cc	82;"	d	file:
xlen	repo/build/slliw.cc	86;"	d	file:
xlen	repo/build/slliw.cc	92;"	d	file:
xlen	repo/build/slliw.cc	96;"	d	file:
xlen	repo/build/sllw.cc	10;"	d	file:
xlen	repo/build/sllw.cc	14;"	d	file:
xlen	repo/build/sllw.cc	20;"	d	file:
xlen	repo/build/sllw.cc	24;"	d	file:
xlen	repo/build/sllw.cc	33;"	d	file:
xlen	repo/build/sllw.cc	37;"	d	file:
xlen	repo/build/sllw.cc	43;"	d	file:
xlen	repo/build/sllw.cc	47;"	d	file:
xlen	repo/build/sllw.cc	59;"	d	file:
xlen	repo/build/sllw.cc	63;"	d	file:
xlen	repo/build/sllw.cc	69;"	d	file:
xlen	repo/build/sllw.cc	73;"	d	file:
xlen	repo/build/sllw.cc	82;"	d	file:
xlen	repo/build/sllw.cc	86;"	d	file:
xlen	repo/build/sllw.cc	92;"	d	file:
xlen	repo/build/sllw.cc	96;"	d	file:
xlen	repo/build/slt.cc	10;"	d	file:
xlen	repo/build/slt.cc	14;"	d	file:
xlen	repo/build/slt.cc	20;"	d	file:
xlen	repo/build/slt.cc	24;"	d	file:
xlen	repo/build/slt.cc	33;"	d	file:
xlen	repo/build/slt.cc	37;"	d	file:
xlen	repo/build/slt.cc	43;"	d	file:
xlen	repo/build/slt.cc	47;"	d	file:
xlen	repo/build/slt.cc	59;"	d	file:
xlen	repo/build/slt.cc	63;"	d	file:
xlen	repo/build/slt.cc	69;"	d	file:
xlen	repo/build/slt.cc	73;"	d	file:
xlen	repo/build/slt.cc	82;"	d	file:
xlen	repo/build/slt.cc	86;"	d	file:
xlen	repo/build/slt.cc	92;"	d	file:
xlen	repo/build/slt.cc	96;"	d	file:
xlen	repo/build/slti.cc	10;"	d	file:
xlen	repo/build/slti.cc	14;"	d	file:
xlen	repo/build/slti.cc	20;"	d	file:
xlen	repo/build/slti.cc	24;"	d	file:
xlen	repo/build/slti.cc	33;"	d	file:
xlen	repo/build/slti.cc	37;"	d	file:
xlen	repo/build/slti.cc	43;"	d	file:
xlen	repo/build/slti.cc	47;"	d	file:
xlen	repo/build/slti.cc	59;"	d	file:
xlen	repo/build/slti.cc	63;"	d	file:
xlen	repo/build/slti.cc	69;"	d	file:
xlen	repo/build/slti.cc	73;"	d	file:
xlen	repo/build/slti.cc	82;"	d	file:
xlen	repo/build/slti.cc	86;"	d	file:
xlen	repo/build/slti.cc	92;"	d	file:
xlen	repo/build/slti.cc	96;"	d	file:
xlen	repo/build/sltiu.cc	10;"	d	file:
xlen	repo/build/sltiu.cc	14;"	d	file:
xlen	repo/build/sltiu.cc	20;"	d	file:
xlen	repo/build/sltiu.cc	24;"	d	file:
xlen	repo/build/sltiu.cc	33;"	d	file:
xlen	repo/build/sltiu.cc	37;"	d	file:
xlen	repo/build/sltiu.cc	43;"	d	file:
xlen	repo/build/sltiu.cc	47;"	d	file:
xlen	repo/build/sltiu.cc	59;"	d	file:
xlen	repo/build/sltiu.cc	63;"	d	file:
xlen	repo/build/sltiu.cc	69;"	d	file:
xlen	repo/build/sltiu.cc	73;"	d	file:
xlen	repo/build/sltiu.cc	82;"	d	file:
xlen	repo/build/sltiu.cc	86;"	d	file:
xlen	repo/build/sltiu.cc	92;"	d	file:
xlen	repo/build/sltiu.cc	96;"	d	file:
xlen	repo/build/sltu.cc	10;"	d	file:
xlen	repo/build/sltu.cc	14;"	d	file:
xlen	repo/build/sltu.cc	20;"	d	file:
xlen	repo/build/sltu.cc	24;"	d	file:
xlen	repo/build/sltu.cc	33;"	d	file:
xlen	repo/build/sltu.cc	37;"	d	file:
xlen	repo/build/sltu.cc	43;"	d	file:
xlen	repo/build/sltu.cc	47;"	d	file:
xlen	repo/build/sltu.cc	59;"	d	file:
xlen	repo/build/sltu.cc	63;"	d	file:
xlen	repo/build/sltu.cc	69;"	d	file:
xlen	repo/build/sltu.cc	73;"	d	file:
xlen	repo/build/sltu.cc	82;"	d	file:
xlen	repo/build/sltu.cc	86;"	d	file:
xlen	repo/build/sltu.cc	92;"	d	file:
xlen	repo/build/sltu.cc	96;"	d	file:
xlen	repo/build/sra.cc	10;"	d	file:
xlen	repo/build/sra.cc	14;"	d	file:
xlen	repo/build/sra.cc	20;"	d	file:
xlen	repo/build/sra.cc	24;"	d	file:
xlen	repo/build/sra.cc	33;"	d	file:
xlen	repo/build/sra.cc	37;"	d	file:
xlen	repo/build/sra.cc	43;"	d	file:
xlen	repo/build/sra.cc	47;"	d	file:
xlen	repo/build/sra.cc	59;"	d	file:
xlen	repo/build/sra.cc	63;"	d	file:
xlen	repo/build/sra.cc	69;"	d	file:
xlen	repo/build/sra.cc	73;"	d	file:
xlen	repo/build/sra.cc	82;"	d	file:
xlen	repo/build/sra.cc	86;"	d	file:
xlen	repo/build/sra.cc	92;"	d	file:
xlen	repo/build/sra.cc	96;"	d	file:
xlen	repo/build/srai.cc	10;"	d	file:
xlen	repo/build/srai.cc	14;"	d	file:
xlen	repo/build/srai.cc	20;"	d	file:
xlen	repo/build/srai.cc	24;"	d	file:
xlen	repo/build/srai.cc	33;"	d	file:
xlen	repo/build/srai.cc	37;"	d	file:
xlen	repo/build/srai.cc	43;"	d	file:
xlen	repo/build/srai.cc	47;"	d	file:
xlen	repo/build/srai.cc	59;"	d	file:
xlen	repo/build/srai.cc	63;"	d	file:
xlen	repo/build/srai.cc	69;"	d	file:
xlen	repo/build/srai.cc	73;"	d	file:
xlen	repo/build/srai.cc	82;"	d	file:
xlen	repo/build/srai.cc	86;"	d	file:
xlen	repo/build/srai.cc	92;"	d	file:
xlen	repo/build/srai.cc	96;"	d	file:
xlen	repo/build/sraiw.cc	10;"	d	file:
xlen	repo/build/sraiw.cc	14;"	d	file:
xlen	repo/build/sraiw.cc	20;"	d	file:
xlen	repo/build/sraiw.cc	24;"	d	file:
xlen	repo/build/sraiw.cc	33;"	d	file:
xlen	repo/build/sraiw.cc	37;"	d	file:
xlen	repo/build/sraiw.cc	43;"	d	file:
xlen	repo/build/sraiw.cc	47;"	d	file:
xlen	repo/build/sraiw.cc	59;"	d	file:
xlen	repo/build/sraiw.cc	63;"	d	file:
xlen	repo/build/sraiw.cc	69;"	d	file:
xlen	repo/build/sraiw.cc	73;"	d	file:
xlen	repo/build/sraiw.cc	82;"	d	file:
xlen	repo/build/sraiw.cc	86;"	d	file:
xlen	repo/build/sraiw.cc	92;"	d	file:
xlen	repo/build/sraiw.cc	96;"	d	file:
xlen	repo/build/sraw.cc	10;"	d	file:
xlen	repo/build/sraw.cc	14;"	d	file:
xlen	repo/build/sraw.cc	20;"	d	file:
xlen	repo/build/sraw.cc	24;"	d	file:
xlen	repo/build/sraw.cc	33;"	d	file:
xlen	repo/build/sraw.cc	37;"	d	file:
xlen	repo/build/sraw.cc	43;"	d	file:
xlen	repo/build/sraw.cc	47;"	d	file:
xlen	repo/build/sraw.cc	59;"	d	file:
xlen	repo/build/sraw.cc	63;"	d	file:
xlen	repo/build/sraw.cc	69;"	d	file:
xlen	repo/build/sraw.cc	73;"	d	file:
xlen	repo/build/sraw.cc	82;"	d	file:
xlen	repo/build/sraw.cc	86;"	d	file:
xlen	repo/build/sraw.cc	92;"	d	file:
xlen	repo/build/sraw.cc	96;"	d	file:
xlen	repo/build/sret.cc	10;"	d	file:
xlen	repo/build/sret.cc	14;"	d	file:
xlen	repo/build/sret.cc	20;"	d	file:
xlen	repo/build/sret.cc	24;"	d	file:
xlen	repo/build/sret.cc	33;"	d	file:
xlen	repo/build/sret.cc	37;"	d	file:
xlen	repo/build/sret.cc	43;"	d	file:
xlen	repo/build/sret.cc	47;"	d	file:
xlen	repo/build/sret.cc	59;"	d	file:
xlen	repo/build/sret.cc	63;"	d	file:
xlen	repo/build/sret.cc	69;"	d	file:
xlen	repo/build/sret.cc	73;"	d	file:
xlen	repo/build/sret.cc	82;"	d	file:
xlen	repo/build/sret.cc	86;"	d	file:
xlen	repo/build/sret.cc	92;"	d	file:
xlen	repo/build/sret.cc	96;"	d	file:
xlen	repo/build/srl.cc	10;"	d	file:
xlen	repo/build/srl.cc	14;"	d	file:
xlen	repo/build/srl.cc	20;"	d	file:
xlen	repo/build/srl.cc	24;"	d	file:
xlen	repo/build/srl.cc	33;"	d	file:
xlen	repo/build/srl.cc	37;"	d	file:
xlen	repo/build/srl.cc	43;"	d	file:
xlen	repo/build/srl.cc	47;"	d	file:
xlen	repo/build/srl.cc	59;"	d	file:
xlen	repo/build/srl.cc	63;"	d	file:
xlen	repo/build/srl.cc	69;"	d	file:
xlen	repo/build/srl.cc	73;"	d	file:
xlen	repo/build/srl.cc	82;"	d	file:
xlen	repo/build/srl.cc	86;"	d	file:
xlen	repo/build/srl.cc	92;"	d	file:
xlen	repo/build/srl.cc	96;"	d	file:
xlen	repo/build/srli.cc	10;"	d	file:
xlen	repo/build/srli.cc	14;"	d	file:
xlen	repo/build/srli.cc	20;"	d	file:
xlen	repo/build/srli.cc	24;"	d	file:
xlen	repo/build/srli.cc	33;"	d	file:
xlen	repo/build/srli.cc	37;"	d	file:
xlen	repo/build/srli.cc	43;"	d	file:
xlen	repo/build/srli.cc	47;"	d	file:
xlen	repo/build/srli.cc	59;"	d	file:
xlen	repo/build/srli.cc	63;"	d	file:
xlen	repo/build/srli.cc	69;"	d	file:
xlen	repo/build/srli.cc	73;"	d	file:
xlen	repo/build/srli.cc	82;"	d	file:
xlen	repo/build/srli.cc	86;"	d	file:
xlen	repo/build/srli.cc	92;"	d	file:
xlen	repo/build/srli.cc	96;"	d	file:
xlen	repo/build/srliw.cc	10;"	d	file:
xlen	repo/build/srliw.cc	14;"	d	file:
xlen	repo/build/srliw.cc	20;"	d	file:
xlen	repo/build/srliw.cc	24;"	d	file:
xlen	repo/build/srliw.cc	33;"	d	file:
xlen	repo/build/srliw.cc	37;"	d	file:
xlen	repo/build/srliw.cc	43;"	d	file:
xlen	repo/build/srliw.cc	47;"	d	file:
xlen	repo/build/srliw.cc	59;"	d	file:
xlen	repo/build/srliw.cc	63;"	d	file:
xlen	repo/build/srliw.cc	69;"	d	file:
xlen	repo/build/srliw.cc	73;"	d	file:
xlen	repo/build/srliw.cc	82;"	d	file:
xlen	repo/build/srliw.cc	86;"	d	file:
xlen	repo/build/srliw.cc	92;"	d	file:
xlen	repo/build/srliw.cc	96;"	d	file:
xlen	repo/build/srlw.cc	10;"	d	file:
xlen	repo/build/srlw.cc	14;"	d	file:
xlen	repo/build/srlw.cc	20;"	d	file:
xlen	repo/build/srlw.cc	24;"	d	file:
xlen	repo/build/srlw.cc	33;"	d	file:
xlen	repo/build/srlw.cc	37;"	d	file:
xlen	repo/build/srlw.cc	43;"	d	file:
xlen	repo/build/srlw.cc	47;"	d	file:
xlen	repo/build/srlw.cc	59;"	d	file:
xlen	repo/build/srlw.cc	63;"	d	file:
xlen	repo/build/srlw.cc	69;"	d	file:
xlen	repo/build/srlw.cc	73;"	d	file:
xlen	repo/build/srlw.cc	82;"	d	file:
xlen	repo/build/srlw.cc	86;"	d	file:
xlen	repo/build/srlw.cc	92;"	d	file:
xlen	repo/build/srlw.cc	96;"	d	file:
xlen	repo/build/sub.cc	10;"	d	file:
xlen	repo/build/sub.cc	14;"	d	file:
xlen	repo/build/sub.cc	20;"	d	file:
xlen	repo/build/sub.cc	24;"	d	file:
xlen	repo/build/sub.cc	33;"	d	file:
xlen	repo/build/sub.cc	37;"	d	file:
xlen	repo/build/sub.cc	43;"	d	file:
xlen	repo/build/sub.cc	47;"	d	file:
xlen	repo/build/sub.cc	59;"	d	file:
xlen	repo/build/sub.cc	63;"	d	file:
xlen	repo/build/sub.cc	69;"	d	file:
xlen	repo/build/sub.cc	73;"	d	file:
xlen	repo/build/sub.cc	82;"	d	file:
xlen	repo/build/sub.cc	86;"	d	file:
xlen	repo/build/sub.cc	92;"	d	file:
xlen	repo/build/sub.cc	96;"	d	file:
xlen	repo/build/subw.cc	10;"	d	file:
xlen	repo/build/subw.cc	14;"	d	file:
xlen	repo/build/subw.cc	20;"	d	file:
xlen	repo/build/subw.cc	24;"	d	file:
xlen	repo/build/subw.cc	33;"	d	file:
xlen	repo/build/subw.cc	37;"	d	file:
xlen	repo/build/subw.cc	43;"	d	file:
xlen	repo/build/subw.cc	47;"	d	file:
xlen	repo/build/subw.cc	59;"	d	file:
xlen	repo/build/subw.cc	63;"	d	file:
xlen	repo/build/subw.cc	69;"	d	file:
xlen	repo/build/subw.cc	73;"	d	file:
xlen	repo/build/subw.cc	82;"	d	file:
xlen	repo/build/subw.cc	86;"	d	file:
xlen	repo/build/subw.cc	92;"	d	file:
xlen	repo/build/subw.cc	96;"	d	file:
xlen	repo/build/sw.cc	10;"	d	file:
xlen	repo/build/sw.cc	14;"	d	file:
xlen	repo/build/sw.cc	20;"	d	file:
xlen	repo/build/sw.cc	24;"	d	file:
xlen	repo/build/sw.cc	33;"	d	file:
xlen	repo/build/sw.cc	37;"	d	file:
xlen	repo/build/sw.cc	43;"	d	file:
xlen	repo/build/sw.cc	47;"	d	file:
xlen	repo/build/sw.cc	59;"	d	file:
xlen	repo/build/sw.cc	63;"	d	file:
xlen	repo/build/sw.cc	69;"	d	file:
xlen	repo/build/sw.cc	73;"	d	file:
xlen	repo/build/sw.cc	82;"	d	file:
xlen	repo/build/sw.cc	86;"	d	file:
xlen	repo/build/sw.cc	92;"	d	file:
xlen	repo/build/sw.cc	96;"	d	file:
xlen	repo/build/wfi.cc	10;"	d	file:
xlen	repo/build/wfi.cc	14;"	d	file:
xlen	repo/build/wfi.cc	20;"	d	file:
xlen	repo/build/wfi.cc	24;"	d	file:
xlen	repo/build/wfi.cc	33;"	d	file:
xlen	repo/build/wfi.cc	37;"	d	file:
xlen	repo/build/wfi.cc	43;"	d	file:
xlen	repo/build/wfi.cc	47;"	d	file:
xlen	repo/build/wfi.cc	59;"	d	file:
xlen	repo/build/wfi.cc	63;"	d	file:
xlen	repo/build/wfi.cc	69;"	d	file:
xlen	repo/build/wfi.cc	73;"	d	file:
xlen	repo/build/wfi.cc	82;"	d	file:
xlen	repo/build/wfi.cc	86;"	d	file:
xlen	repo/build/wfi.cc	92;"	d	file:
xlen	repo/build/wfi.cc	96;"	d	file:
xlen	repo/build/xor.cc	10;"	d	file:
xlen	repo/build/xor.cc	14;"	d	file:
xlen	repo/build/xor.cc	20;"	d	file:
xlen	repo/build/xor.cc	24;"	d	file:
xlen	repo/build/xor.cc	33;"	d	file:
xlen	repo/build/xor.cc	37;"	d	file:
xlen	repo/build/xor.cc	43;"	d	file:
xlen	repo/build/xor.cc	47;"	d	file:
xlen	repo/build/xor.cc	59;"	d	file:
xlen	repo/build/xor.cc	63;"	d	file:
xlen	repo/build/xor.cc	69;"	d	file:
xlen	repo/build/xor.cc	73;"	d	file:
xlen	repo/build/xor.cc	82;"	d	file:
xlen	repo/build/xor.cc	86;"	d	file:
xlen	repo/build/xor.cc	92;"	d	file:
xlen	repo/build/xor.cc	96;"	d	file:
xlen	repo/build/xori.cc	10;"	d	file:
xlen	repo/build/xori.cc	14;"	d	file:
xlen	repo/build/xori.cc	20;"	d	file:
xlen	repo/build/xori.cc	24;"	d	file:
xlen	repo/build/xori.cc	33;"	d	file:
xlen	repo/build/xori.cc	37;"	d	file:
xlen	repo/build/xori.cc	43;"	d	file:
xlen	repo/build/xori.cc	47;"	d	file:
xlen	repo/build/xori.cc	59;"	d	file:
xlen	repo/build/xori.cc	63;"	d	file:
xlen	repo/build/xori.cc	69;"	d	file:
xlen	repo/build/xori.cc	73;"	d	file:
xlen	repo/build/xori.cc	82;"	d	file:
xlen	repo/build/xori.cc	86;"	d	file:
xlen	repo/build/xori.cc	92;"	d	file:
xlen	repo/build/xori.cc	96;"	d	file:
xlen	repo/fesvr/dtm.h	/^  uint32_t xlen;$/;"	m	class:dtm_t
xlen	repo/riscv/insn_template.cc	10;"	d	file:
xlen	repo/riscv/insn_template.cc	14;"	d	file:
xlen	repo/riscv/insn_template.cc	20;"	d	file:
xlen	repo/riscv/insn_template.cc	24;"	d	file:
xlen	repo/riscv/insn_template.cc	33;"	d	file:
xlen	repo/riscv/insn_template.cc	37;"	d	file:
xlen	repo/riscv/insn_template.cc	43;"	d	file:
xlen	repo/riscv/insn_template.cc	47;"	d	file:
xlen	repo/riscv/insn_template.cc	59;"	d	file:
xlen	repo/riscv/insn_template.cc	63;"	d	file:
xlen	repo/riscv/insn_template.cc	69;"	d	file:
xlen	repo/riscv/insn_template.cc	73;"	d	file:
xlen	repo/riscv/insn_template.cc	82;"	d	file:
xlen	repo/riscv/insn_template.cc	86;"	d	file:
xlen	repo/riscv/insn_template.cc	92;"	d	file:
xlen	repo/riscv/insn_template.cc	96;"	d	file:
xlen	repo/riscv/processor.h	/^  unsigned xlen;$/;"	m	class:processor_t
xlen_to_uxl	repo/riscv/csrs.cc	/^  int xlen_to_uxl(int xlen) {$/;"	f	namespace:__anon93
xlen_to_uxl	repo/riscv/processor.cc	/^static int xlen_to_uxl(int xlen)$/;"	f	file:
xori	repo/riscv/opcodes.h	/^static uint32_t xori(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
xperm	repo/riscv/arith.h	/^static inline uint64_t xperm(uint64_t rs1, uint64_t rs2, size_t sz_log2, size_t len)$/;"	f
xpr_name	repo/disasm/regnames.cc	/^const char* xpr_name[] = {$/;"	v
xrd	repo/disasm/disasm.cc	/^} xrd;$/;"	v	typeref:struct:__anon6
xrm	repo/riscv/insns/vnclip_wi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vnclip_wv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vnclip_wx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vnclipu_wi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vnclipu_wv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vnclipu_wx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vsmul_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vsmul_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssra_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssra_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssra_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssrl_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssrl_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	repo/riscv/insns/vssrl_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrs1	repo/customext/cflush.cc	/^} xrs1;$/;"	v	typeref:struct:__anon97
xrs1	repo/disasm/disasm.cc	/^} xrs1;$/;"	v	typeref:struct:__anon7
xrs2	repo/disasm/disasm.cc	/^} xrs2;$/;"	v	typeref:struct:__anon14
xrs3	repo/disasm/disasm.cc	/^} xrs3;$/;"	v	typeref:struct:__anon15
xs	repo/riscv/decode.h	/^  uint64_t xs(int lo, int len) { return int64_t(b) << (64 - lo - len) >> (64 - len); }$/;"	f	class:insn_t
xs1	repo/riscv/rocc.h	/^  unsigned xs1 : 1;$/;"	m	struct:rocc_insn_t
xs2	repo/riscv/rocc.h	/^  unsigned xs2 : 1;$/;"	m	struct:rocc_insn_t
yield_load_reservation	repo/riscv/mmu.h	/^  inline void yield_load_reservation()$/;"	f	class:mmu_t
zcmp_regmask	repo/riscv/decode.h	/^  uint64_t zcmp_regmask() {$/;"	f	class:insn_t
zcmp_stack_adjustment	repo/riscv/decode.h	/^  uint64_t zcmp_stack_adjustment(int xlen) {$/;"	f	class:insn_t
zero	repo/fesvr/byteorder.h	/^  static const target_endian zero;$/;"	m	class:target_endian
zero	repo/fesvr/byteorder.h	/^template<typename T> const target_endian<T> target_endian<T>::zero = target_endian(T(0));$/;"	m	class:target_endian
zext	repo/riscv/decode_macros.h	190;"	d
zext32	repo/riscv/decode_macros.h	188;"	d
zext_xlen	repo/riscv/decode_macros.h	191;"	d
zimm5	repo/disasm/disasm.cc	/^} zimm5;$/;"	v	typeref:struct:__anon24
zimm5	repo/riscv/insns/vrgather_vi.h	/^reg_t zimm5 = insn.v_zimm5();$/;"	v
~RS2	repo/riscv/insns/andn.h	/^WRITE_RD(RS1 & ~RS2);$/;"	v
~abstract_device_t	repo/riscv/abstract_device.h	/^  virtual ~abstract_device_t() {}$/;"	f	class:abstract_device_t
~abstract_interrupt_controller_t	repo/riscv/abstract_interrupt_controller.h	/^  virtual ~abstract_interrupt_controller_t() {}$/;"	f	class:abstract_interrupt_controller_t
~arg_t	repo/riscv/disasm.h	/^  virtual ~arg_t() {}$/;"	f	class:arg_t
~cache_memtracer_t	repo/riscv/cachesim.h	/^  ~cache_memtracer_t()$/;"	f	class:cache_memtracer_t
~cache_sim_t	repo/riscv/cachesim.cc	/^cache_sim_t::~cache_sim_t()$/;"	f	class:cache_sim_t
~canonical_termios_t	repo/fesvr/term.cc	/^  ~canonical_termios_t()$/;"	f	class:canonical_termios_t
~context_t	repo/fesvr/context.cc	/^context_t::~context_t()$/;"	f	class:context_t
~csr_t	repo/riscv/csrs.cc	/^csr_t::~csr_t() {$/;"	f	class:csr_t
~debug_module_t	repo/riscv/debug_module.cc	/^debug_module_t::~debug_module_t()$/;"	f	class:debug_module_t
~device_t	repo/fesvr/device.h	/^  virtual ~device_t() {}$/;"	f	class:device_t
~disassembler_t	repo/disasm/disasm.cc	/^disassembler_t::~disassembler_t()$/;"	f	class:disassembler_t
~disk_t	repo/fesvr/device.cc	/^disk_t::~disk_t()$/;"	f	class:disk_t
~dtm_t	repo/fesvr/dtm.cc	/^dtm_t::~dtm_t()$/;"	f	class:dtm_t
~extension_t	repo/riscv/extension.cc	/^extension_t::~extension_t()$/;"	f	class:extension_t
~htif_pthread_t	repo/fesvr/htif_pthread.cc	/^htif_pthread_t::~htif_pthread_t()$/;"	f	class:htif_pthread_t
~htif_t	repo/fesvr/htif.cc	/^htif_t::~htif_t()$/;"	f	class:htif_t
~isa_parser_t	repo/riscv/isa_parser.h	/^  ~isa_parser_t() {};$/;"	f	class:isa_parser_t
~mem_t	repo/riscv/devices.cc	/^mem_t::~mem_t()$/;"	f	class:mem_t
~memif_t	repo/fesvr/memif.h	/^  virtual ~memif_t(){}$/;"	f	class:memif_t
~memtracer_t	repo/riscv/memtracer.h	/^  virtual ~memtracer_t() {}$/;"	f	class:memtracer_t
~mmio_plugin_device_t	repo/riscv/devices.cc	/^mmio_plugin_device_t::~mmio_plugin_device_t()$/;"	f	class:mmio_plugin_device_t
~mmu_t	repo/riscv/mmu.cc	/^mmu_t::~mmu_t()$/;"	f	class:mmu_t
~module_t	repo/riscv/triggers.cc	/^module_t::~module_t() {$/;"	f	class:triggers::module_t
~processor_t	repo/riscv/processor.cc	/^processor_t::~processor_t()$/;"	f	class:processor_t
~rfb_t	repo/fesvr/rfb.cc	/^rfb_t::~rfb_t()$/;"	f	class:rfb_t
~sim_t	repo/riscv/sim.cc	/^sim_t::~sim_t()$/;"	f	class:sim_t
~socketif_t	repo/riscv/socketif.cc	/^socketif_t::~socketif_t()$/;"	f	class:socketif_t
~trigger_t	repo/riscv/triggers.h	/^  virtual ~trigger_t() {};$/;"	f	class:triggers::trigger_t
~tsi_t	repo/fesvr/tsi.cc	/^tsi_t::~tsi_t(void)$/;"	f	class:tsi_t
~vectorUnit_t	repo/riscv/vector_unit.h	/^  ~vectorUnit_t() {$/;"	f	class:vectorUnit_t
~vs1	repo/riscv/insns/vmandn_mm.h	/^VI_LOOP_MASK(vs2 & ~vs1);$/;"	v
