$comment
	File created using the following command:
		vcd file 7SegTest.msim.vcd -direction
$end
$date
	Mon Jun 14 20:03:05 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bin7seg_buffer_vhd_vec_tst $end
$var wire 1 ! binIn [3] $end
$var wire 1 " binIn [2] $end
$var wire 1 # binIn [1] $end
$var wire 1 $ binIn [0] $end
$var wire 1 % binOut [15] $end
$var wire 1 & binOut [14] $end
$var wire 1 ' binOut [13] $end
$var wire 1 ( binOut [12] $end
$var wire 1 ) binOut [11] $end
$var wire 1 * binOut [10] $end
$var wire 1 + binOut [9] $end
$var wire 1 , binOut [8] $end
$var wire 1 - binOut [7] $end
$var wire 1 . binOut [6] $end
$var wire 1 / binOut [5] $end
$var wire 1 0 binOut [4] $end
$var wire 1 1 binOut [3] $end
$var wire 1 2 binOut [2] $end
$var wire 1 3 binOut [1] $end
$var wire 1 4 binOut [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_binIn [3] $end
$var wire 1 ? ww_binIn [2] $end
$var wire 1 @ ww_binIn [1] $end
$var wire 1 A ww_binIn [0] $end
$var wire 1 B ww_binOut [15] $end
$var wire 1 C ww_binOut [14] $end
$var wire 1 D ww_binOut [13] $end
$var wire 1 E ww_binOut [12] $end
$var wire 1 F ww_binOut [11] $end
$var wire 1 G ww_binOut [10] $end
$var wire 1 H ww_binOut [9] $end
$var wire 1 I ww_binOut [8] $end
$var wire 1 J ww_binOut [7] $end
$var wire 1 K ww_binOut [6] $end
$var wire 1 L ww_binOut [5] $end
$var wire 1 M ww_binOut [4] $end
$var wire 1 N ww_binOut [3] $end
$var wire 1 O ww_binOut [2] $end
$var wire 1 P ww_binOut [1] $end
$var wire 1 Q ww_binOut [0] $end
$var wire 1 R \binOut[0]~output_o\ $end
$var wire 1 S \binOut[1]~output_o\ $end
$var wire 1 T \binOut[2]~output_o\ $end
$var wire 1 U \binOut[3]~output_o\ $end
$var wire 1 V \binOut[4]~output_o\ $end
$var wire 1 W \binOut[5]~output_o\ $end
$var wire 1 X \binOut[6]~output_o\ $end
$var wire 1 Y \binOut[7]~output_o\ $end
$var wire 1 Z \binOut[8]~output_o\ $end
$var wire 1 [ \binOut[9]~output_o\ $end
$var wire 1 \ \binOut[10]~output_o\ $end
$var wire 1 ] \binOut[11]~output_o\ $end
$var wire 1 ^ \binOut[12]~output_o\ $end
$var wire 1 _ \binOut[13]~output_o\ $end
$var wire 1 ` \binOut[14]~output_o\ $end
$var wire 1 a \binOut[15]~output_o\ $end
$var wire 1 b \binIn[0]~input_o\ $end
$var wire 1 c \binIn[1]~input_o\ $end
$var wire 1 d \binIn[2]~input_o\ $end
$var wire 1 e \binIn[3]~input_o\ $end
$var wire 1 f \binOut~0_combout\ $end
$var wire 1 g \binOut~1_combout\ $end
$var wire 1 h \binOut~2_combout\ $end
$var wire 1 i \binOut~3_combout\ $end
$var wire 1 j \binOut~4_combout\ $end
$var wire 1 k \Equal3~0_combout\ $end
$var wire 1 l \binOut~5_combout\ $end
$var wire 1 m \binOut~6_combout\ $end
$var wire 1 n \binOut~7_combout\ $end
$var wire 1 o \Equal0~0_combout\ $end
$var wire 1 p \binOut~8_combout\ $end
$var wire 1 q \binOut~9_combout\ $end
$var wire 1 r \ALT_INV_binOut~3_combout\ $end
$var wire 1 s \ALT_INV_binOut~6_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
16
x7
18
19
1:
1;
1<
1=
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
1d
1e
0f
0g
0h
1i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
1!
1"
0#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
1>
1?
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#50000
1#
0$
0A
1@
1c
0b
#100000
1$
0!
0"
1A
0?
0>
0e
0d
1b
1f
1g
1h
1j
1k
1p
1`
1X
1W
1T
1S
1Z
1\
1R
1C
1K
1L
1O
1P
1I
1G
1Q
14
13
12
1/
1.
1,
1*
1&
#150000
1!
1"
1?
1>
1e
1d
0f
0g
0h
0j
0k
0p
0`
0X
0W
0T
0S
0Z
0\
0R
0C
0K
0L
0O
0P
0I
0G
0Q
04
03
02
0/
0.
0,
0*
0&
#200000
0$
0#
0A
0@
0c
0b
#250000
0!
0>
0e
1h
0i
1l
1n
1p
1r
1`
1]
1Y
1T
1V
1C
1F
1J
1O
1M
12
1-
1)
1&
10
#300000
1!
1$
1#
1A
1@
1>
1e
1c
1b
0h
1i
0l
0n
0p
0r
0`
0]
0Y
0T
0V
0C
0F
0J
0O
0M
02
0-
0)
0&
00
#350000
0!
0>
0e
#400000
0"
0?
0d
1f
1g
1h
1j
1k
1p
1`
1X
1W
1T
1S
1Z
1\
1R
1C
1K
1L
1O
1P
1I
1G
1Q
14
13
12
1/
1.
1,
1*
1&
#450000
1!
0$
0#
0A
0@
1>
1e
0c
0b
0f
0g
0h
0j
0k
0p
0`
0X
0W
0T
0S
0Z
0\
0R
0C
0K
0L
0O
0P
0I
0G
0Q
04
03
02
0/
0.
0,
0*
0&
#500000
0!
0>
0e
1f
1g
1h
0i
1j
1l
0m
1o
1q
1s
1r
1a
1_
1Y
1W
1T
1S
1Z
1\
1R
1V
1[
1^
1B
1D
1J
1L
1O
1P
1I
1G
1Q
1M
1H
1E
14
13
12
1/
1-
1,
1*
1'
1%
10
1+
1(
#550000
1$
1#
1"
1A
1@
1?
1d
1c
1b
0f
0g
0h
1i
0j
0l
1m
0o
0q
0s
0r
0a
0_
0Y
0W
0T
0S
0Z
0\
0R
0V
0[
0^
0B
0D
0J
0L
0O
0P
0I
0G
0Q
0M
0H
0E
04
03
02
0/
0-
0,
0*
0'
0%
00
0+
0(
#600000
0$
0#
1!
0A
0@
1>
1e
0c
0b
#650000
1$
1#
0!
0"
1A
1@
0?
0>
0e
0d
1c
1b
1f
1g
1h
1j
1k
1p
1`
1X
1W
1T
1S
1Z
1\
1R
1C
1K
1L
1O
1P
1I
1G
1Q
14
13
12
1/
1.
1,
1*
1&
#700000
0$
0#
1!
1"
0A
0@
1?
1>
1e
1d
0c
0b
0f
0g
0h
0j
0k
0p
0`
0X
0W
0T
0S
0Z
0\
0R
0C
0K
0L
0O
0P
0I
0G
0Q
04
03
02
0/
0.
0,
0*
0&
#750000
1$
0!
1A
0>
0e
1b
#800000
1!
0"
0?
1>
1e
0d
#850000
0!
0>
0e
1f
0i
1l
0m
1n
1q
1s
1r
1a
1]
1Y
1R
1V
1[
1^
1B
1F
1J
1Q
1M
1H
1E
14
1-
1)
1%
10
1+
1(
#900000
1"
0$
0A
1?
1d
0b
0f
1h
1m
1p
0q
0s
0a
1`
1T
0R
0[
0^
0B
1C
1O
0Q
0H
0E
04
12
1&
0%
0+
0(
#950000
1$
1A
1b
0h
1i
0l
0n
0p
0r
0`
0]
0Y
0T
0V
0C
0F
0J
0O
0M
02
0-
0)
0&
00
#1000000
