0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sim_1/new/fourBitRegAsync_testbench.v,1670326910,verilog,,,,fourBitRegAsync_testbench,,,,,,,,
/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sources_1/new/fourBitRegAsync.v,1670325761,verilog,,/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sim_1/new/fourBitRegAsync_testbench.v,,fourBitRegAsync,,,,,,,,
