// Seed: 2189385613
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output supply1 id_4,
    output wire id_5,
    output wand id_6,
    output tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    output supply0 id_14,
    output tri id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri id_19,
    output supply1 id_20,
    output supply1 id_21,
    output tri0 id_22,
    input wand id_23,
    input tri1 id_24,
    input wor id_25
);
  wire id_27;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd60,
    parameter id_8 = 32'd1
) (
    input supply0 id_0,
    input tri id_1,
    output supply0 id_2
    , _id_8,
    inout supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 _id_6
);
  wire [id_8 : ~  id_6] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_5,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_2,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_1,
      id_3
  );
endmodule
