-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Nov  2 11:18:58 2020
-- Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_detectCorner_0_0_sim_netlist.vhdl
-- Design      : design_1_detectCorner_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    img_in_data_empty_n : out STD_LOGIC;
    img_in_data_full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_loop_height_proc1720_U0_img_in_data_write : in STD_LOGIC;
    pop : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal full_n_i_3_n_3 : STD_LOGIC;
  signal full_n_i_4_n_3 : STD_LOGIC;
  signal \^img_in_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_19__0_n_3\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[7]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[8]_i_1_n_3\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_3 : STD_LOGIC;
  signal show_ahead_i_3_n_3 : STD_LOGIC;
  signal \usedw[0]_i_1_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_3_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_4_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_10__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_5__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_6__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_7__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_8__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_9__0_n_3\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_4_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[8]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[9]_i_1_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair196";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "img_in_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__0\ : label is "soft_lutpair190";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "img_in_data_U/mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \raddr[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \show_ahead_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair196";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \waddr[2]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \waddr[5]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \waddr[5]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair210";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  empty_n <= \^empty_n\;
  img_in_data_full_n <= \^img_in_data_full_n\;
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_2_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => Q(0),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => Q(10),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => Q(11),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => Q(12),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => Q(13),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => Q(14),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => Q(15),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => Q(16),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => Q(17),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => Q(18),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => Q(19),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => Q(1),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => Q(20),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => Q(21),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => Q(22),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_2_n_3\,
      Q => Q(23),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => Q(2),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => Q(3),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => Q(4),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => Q(5),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => Q(6),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => Q(7),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => Q(8),
      R => \^ap_rst_n_inv\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => Q(9),
      R => \^ap_rst_n_inv\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_in_data_empty_n,
      R => \^ap_rst_n_inv\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => show_ahead_i_2_n_3,
      I2 => pop,
      I3 => Loop_loop_height_proc1720_U0_img_in_data_write,
      I4 => \^empty_n\,
      O => empty_n_i_1_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n\,
      R => \^ap_rst_n_inv\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_3,
      I2 => Loop_loop_height_proc1720_U0_img_in_data_write,
      I3 => pop,
      I4 => \^img_in_data_full_n\,
      O => \full_n_i_1__1_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      I3 => full_n_i_3_n_3,
      I4 => full_n_i_4_n_3,
      O => full_n_i_2_n_3
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => full_n_i_3_n_3
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(8),
      I2 => usedw_reg(2),
      I3 => usedw_reg(0),
      O => full_n_i_4_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => \^img_in_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => if_din(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_in_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEA(2) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEA(1) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEA(0) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(1),
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => pop,
      I2 => raddr(0),
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(10),
      I2 => raddr(0),
      I3 => \mem_reg_bram_0_i_18__0_n_3\,
      I4 => \mem_reg_bram_0_i_19__0_n_3\,
      O => \mem_reg_bram_0_i_13__2_n_3\
    );
\mem_reg_bram_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => raddr(8),
      I1 => raddr(6),
      I2 => raddr(4),
      I3 => raddr(5),
      I4 => \mem_reg_bram_0_i_16__0_n_3\,
      I5 => raddr(7),
      O => \mem_reg_bram_0_i_14__1_n_3\
    );
\mem_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(5),
      I5 => raddr(4),
      O => \mem_reg_bram_0_i_15__1_n_3\
    );
\mem_reg_bram_0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => raddr(3),
      I3 => raddr(2),
      O => \mem_reg_bram_0_i_16__0_n_3\
    );
\mem_reg_bram_0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(5),
      I2 => raddr(8),
      I3 => raddr(1),
      O => \mem_reg_bram_0_i_18__0_n_3\
    );
\mem_reg_bram_0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(7),
      I2 => raddr(4),
      I3 => raddr(3),
      O => \mem_reg_bram_0_i_19__0_n_3\
    );
\mem_reg_bram_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_14__1_n_3\,
      I2 => raddr(9),
      I3 => pop,
      I4 => raddr(10),
      O => rnext(10)
    );
\mem_reg_bram_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_14__1_n_3\,
      I2 => pop,
      I3 => raddr(9),
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAFFFF08000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__1_n_3\,
      I3 => raddr(6),
      I4 => pop,
      I5 => raddr(8),
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__0_n_3\,
      I1 => raddr(5),
      I2 => raddr(4),
      I3 => raddr(6),
      I4 => pop,
      I5 => raddr(7),
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFF20000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => pop,
      I5 => raddr(6),
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => raddr(4),
      I3 => pop,
      I4 => raddr(5),
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => pop,
      I3 => raddr(4),
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      I5 => raddr(3),
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      I4 => raddr(2),
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(23 downto 18),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_in_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEA(0) => Loop_loop_height_proc1720_U0_img_in_data_write,
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(0),
      Q => q_tmp(0),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(10),
      Q => q_tmp(10),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(11),
      Q => q_tmp(11),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(12),
      Q => q_tmp(12),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(13),
      Q => q_tmp(13),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(14),
      Q => q_tmp(14),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(15),
      Q => q_tmp(15),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(16),
      Q => q_tmp(16),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(17),
      Q => q_tmp(17),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(18),
      Q => q_tmp(18),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(19),
      Q => q_tmp(19),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(1),
      Q => q_tmp(1),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(20),
      Q => q_tmp(20),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(21),
      Q => q_tmp(21),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(22),
      Q => q_tmp(22),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(23),
      Q => q_tmp(23),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(2),
      Q => q_tmp(2),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(3),
      Q => q_tmp(3),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(4),
      Q => q_tmp(4),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(5),
      Q => q_tmp(5),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(6),
      Q => q_tmp(6),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(7),
      Q => q_tmp(7),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(8),
      Q => q_tmp(8),
      R => \^ap_rst_n_inv\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => if_din(9),
      Q => q_tmp(9),
      R => \^ap_rst_n_inv\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(0),
      O => \raddr[0]_i_1_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr[1]_i_1_n_3\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[2]_i_1_n_3\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => raddr(3),
      O => \raddr[3]_i_1_n_3\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \raddr[4]_i_1_n_3\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => raddr(4),
      I3 => raddr(5),
      O => \raddr[5]_i_1_n_3\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA2000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => raddr(6),
      O => \raddr[6]_i_1_n_3\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_bram_0_i_16__0_n_3\,
      I2 => raddr(5),
      I3 => raddr(4),
      I4 => raddr(6),
      O => \raddr[7]_i_1_n_3\
    );
\raddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__2_n_3\,
      I1 => raddr(7),
      I2 => \mem_reg_bram_0_i_15__1_n_3\,
      I3 => raddr(6),
      I4 => raddr(8),
      O => \raddr[8]_i_1_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1_n_3\,
      Q => raddr(0),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => raddr(10),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_3\,
      Q => raddr(1),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_3\,
      Q => raddr(2),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_3\,
      Q => raddr(3),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_3\,
      Q => raddr(4),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_3\,
      Q => raddr(5),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_3\,
      Q => raddr(6),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1_n_3\,
      Q => raddr(7),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1_n_3\,
      Q => raddr(8),
      R => \^ap_rst_n_inv\
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => raddr(9),
      R => \^ap_rst_n_inv\
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => show_ahead_i_2_n_3,
      I1 => Loop_loop_height_proc1720_U0_img_in_data_write,
      I2 => pop,
      I3 => usedw_reg(0),
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(3),
      I2 => usedw_reg(8),
      I3 => usedw_reg(1),
      I4 => show_ahead_i_3_n_3,
      O => show_ahead_i_2_n_3
    );
show_ahead_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(4),
      I3 => usedw_reg(2),
      I4 => usedw_reg(6),
      I5 => usedw_reg(5),
      O => show_ahead_i_3_n_3
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ap_rst_n_inv\
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1_n_3\
    );
\usedw[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3_n_3\
    );
\usedw[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4_n_3\
    );
\usedw[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => Loop_loop_height_proc1720_U0_img_in_data_write,
      O => \usedw[8]_i_10__1_n_3\
    );
\usedw[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__0_n_3\
    );
\usedw[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__0_n_3\
    );
\usedw[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__0_n_3\
    );
\usedw[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__0_n_3\
    );
\usedw[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__0_n_3\
    );
\usedw[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__0_n_3\
    );
\usedw[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__0_n_3\
    );
\usedw[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__0_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1_n_3\,
      Q => usedw_reg(0),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2_n_17\,
      Q => usedw_reg(10),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2_n_17\,
      O(0) => \usedw_reg[10]_i_2_n_18\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3_n_3\,
      S(0) => \usedw[10]_i_4_n_3\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_18\,
      Q => usedw_reg(1),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_17\,
      Q => usedw_reg(2),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_16\,
      Q => usedw_reg(3),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_15\,
      Q => usedw_reg(4),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_14\,
      Q => usedw_reg(5),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_13\,
      Q => usedw_reg(6),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_12\,
      Q => usedw_reg(7),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1_n_11\,
      Q => usedw_reg(8),
      R => \^ap_rst_n_inv\
    );
\usedw_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1_n_3\,
      CO(6) => \usedw_reg[8]_i_1_n_4\,
      CO(5) => \usedw_reg[8]_i_1_n_5\,
      CO(4) => \usedw_reg[8]_i_1_n_6\,
      CO(3) => \usedw_reg[8]_i_1_n_7\,
      CO(2) => \usedw_reg[8]_i_1_n_8\,
      CO(1) => \usedw_reg[8]_i_1_n_9\,
      CO(0) => \usedw_reg[8]_i_1_n_10\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__0_n_3\,
      O(7) => \usedw_reg[8]_i_1_n_11\,
      O(6) => \usedw_reg[8]_i_1_n_12\,
      O(5) => \usedw_reg[8]_i_1_n_13\,
      O(4) => \usedw_reg[8]_i_1_n_14\,
      O(3) => \usedw_reg[8]_i_1_n_15\,
      O(2) => \usedw_reg[8]_i_1_n_16\,
      O(1) => \usedw_reg[8]_i_1_n_17\,
      O(0) => \usedw_reg[8]_i_1_n_18\,
      S(7) => \usedw[8]_i_3__0_n_3\,
      S(6) => \usedw[8]_i_4__0_n_3\,
      S(5) => \usedw[8]_i_5__0_n_3\,
      S(4) => \usedw[8]_i_6__0_n_3\,
      S(3) => \usedw[8]_i_7__0_n_3\,
      S(2) => \usedw[8]_i_8__0_n_3\,
      S(1) => \usedw[8]_i_9__0_n_3\,
      S(0) => \usedw[8]_i_10__1_n_3\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2_n_18\,
      Q => usedw_reg(9),
      R => \^ap_rst_n_inv\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2_n_3\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1_n_3\
    );
\waddr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__0_n_3\
    );
\waddr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2_n_3\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2_n_3\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1_n_3\
    );
\waddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3_n_3\,
      O => \waddr[2]_i_2_n_3\
    );
\waddr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2_n_3\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2_n_3\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1_n_3\
    );
\waddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3_n_3\,
      O => \waddr[4]_i_2_n_3\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2_n_3\,
      I4 => \waddr[5]_i_3_n_3\,
      I5 => \waddr[5]_i_4_n_3\,
      O => \waddr[5]_i_1_n_3\
    );
\waddr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2_n_3\
    );
\waddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3_n_3\
    );
\waddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2_n_3\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3_n_3\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1_n_3\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2_n_3\
    );
\waddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2_n_3\,
      O => \waddr[6]_i_3_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2_n_3\,
      I1 => waddr(7),
      O => \waddr[7]_i_1_n_3\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4_n_3\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2_n_3\
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2_n_3\,
      O => \waddr[8]_i_1_n_3\
    );
\waddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[0]_i_1_n_3\,
      Q => waddr(0),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[10]_i_1__0_n_3\,
      Q => waddr(10),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[1]_i_1_n_3\,
      Q => waddr(1),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[2]_i_1_n_3\,
      Q => waddr(2),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[3]_i_1_n_3\,
      Q => waddr(3),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[4]_i_1_n_3\,
      Q => waddr(4),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[5]_i_1_n_3\,
      Q => waddr(5),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[6]_i_1_n_3\,
      Q => waddr(6),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[7]_i_1_n_3\,
      Q => waddr(7),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[8]_i_1_n_3\,
      Q => waddr(8),
      R => \^ap_rst_n_inv\
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Loop_loop_height_proc1720_U0_img_in_data_write,
      D => \waddr[9]_i_1_n_3\,
      Q => waddr(9),
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1 is
  port (
    img_out_data_empty_n : out STD_LOGIC;
    img_out_data_full_n : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1 : entity is "detectCorner_fifo_w24_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1 is
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \dout_valid_i_1__2_n_3\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__2_n_3\ : STD_LOGIC;
  signal \full_n_i_3__2_n_3\ : STD_LOGIC;
  signal \full_n_i_4__2_n_3\ : STD_LOGIC;
  signal \^img_out_data_empty_n\ : STD_LOGIC;
  signal \^img_out_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_19__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_20__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_21__1_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \q_tmp_reg_n_3_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[23]\ : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[9]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_3\ : STD_LOGIC;
  signal \show_ahead_i_3__1_n_3\ : STD_LOGIC;
  signal show_ahead_i_4_n_3 : STD_LOGIC;
  signal show_ahead_reg_n_3 : STD_LOGIC;
  signal \usedw[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_3__2_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_4__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_10__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_3_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_4_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_5_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_6_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_7_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_8_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_9_n_3\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__2_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_3__2_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_3__2_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_4__2_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_3__2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__2_n_3\ : STD_LOGIC;
  signal \waddr[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \waddr[9]_i_1__2_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair224";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 46056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "img_out_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_10__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_15__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_17__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_18__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_19__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_20__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_2__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_6__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_7__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__2\ : label is "soft_lutpair213";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of mem_reg_bram_1 : label is 46056;
  attribute RTL_RAM_NAME of mem_reg_bram_1 : label is "img_out_data_U/mem";
  attribute RTL_RAM_TYPE of mem_reg_bram_1 : label is "RAM_SDP";
  attribute bram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute bram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute bram_slice_end of mem_reg_bram_1 : label is 23;
  attribute ram_addr_begin of mem_reg_bram_1 : label is 0;
  attribute ram_addr_end of mem_reg_bram_1 : label is 2047;
  attribute ram_offset of mem_reg_bram_1 : label is 0;
  attribute ram_slice_begin of mem_reg_bram_1 : label is 18;
  attribute ram_slice_end of mem_reg_bram_1 : label is 23;
  attribute SOFT_HLUTNM of \raddr[0]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \raddr[5]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \raddr[6]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \show_ahead_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \show_ahead_i_3__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__2\ : label is "soft_lutpair224";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair237";
begin
  img_out_data_empty_n <= \^img_out_data_empty_n\;
  img_out_data_full_n <= \^img_out_data_full_n\;
  pop <= \^pop\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[16]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[18]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[19]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[20]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[21]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[22]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[23]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[17]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^img_out_data_empty_n\,
      O => \^pop\
    );
\dout_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[23]_i_2_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[18]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[19]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[20]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[21]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[22]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[23]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[16]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[17]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[0]_i_1_n_3\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[10]_i_1_n_3\,
      Q => Q(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[11]_i_1_n_3\,
      Q => Q(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[12]_i_1_n_3\,
      Q => Q(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[13]_i_1_n_3\,
      Q => Q(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[14]_i_1_n_3\,
      Q => Q(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[15]_i_1_n_3\,
      Q => Q(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[16]_i_1_n_3\,
      Q => Q(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[17]_i_1_n_3\,
      Q => Q(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[18]_i_1_n_3\,
      Q => Q(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[19]_i_1_n_3\,
      Q => Q(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[1]_i_1_n_3\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[20]_i_1_n_3\,
      Q => Q(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[21]_i_1_n_3\,
      Q => Q(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[22]_i_1_n_3\,
      Q => Q(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[23]_i_2_n_3\,
      Q => Q(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[2]_i_1_n_3\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[3]_i_1_n_3\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[4]_i_1_n_3\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[5]_i_1_n_3\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[6]_i_1_n_3\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[7]_i_1_n_3\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[8]_i_1_n_3\,
      Q => Q(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \dout_buf[9]_i_1_n_3\,
      Q => Q(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^img_out_data_empty_n\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => empty_n,
      O => \dout_valid_i_1__2_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__2_n_3\,
      Q => \^img_out_data_empty_n\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \show_ahead_i_2__1_n_3\,
      I2 => \^pop\,
      I3 => push,
      I4 => empty_n,
      O => empty_n_i_1_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_3\,
      I2 => push,
      I3 => \^pop\,
      I4 => \^img_out_data_full_n\,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(2),
      I3 => \full_n_i_3__2_n_3\,
      I4 => \full_n_i_4__2_n_3\,
      O => \full_n_i_2__2_n_3\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(7),
      O => \full_n_i_3__2_n_3\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(0),
      O => \full_n_i_4__2_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => \^img_out_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => waddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => rnext(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 8) => if_din(7 downto 0),
      DINADIN(7 downto 0) => if_din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => if_din(1 downto 0),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => q_buf(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^img_out_data_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => push,
      WEA(2) => push,
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_bram_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \^pop\,
      I3 => \raddr_reg_n_3_[1]\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \^pop\,
      I2 => \raddr_reg_n_3_[0]\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[6]\,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \raddr_reg_n_3_[5]\,
      I5 => \mem_reg_bram_0_i_15__2_n_3\,
      O => \mem_reg_bram_0_i_13__1_n_3\
    );
\mem_reg_bram_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^pop\,
      I1 => \mem_reg_bram_0_i_17__2_n_3\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[3]\,
      I4 => \mem_reg_bram_0_i_18__2_n_3\,
      I5 => \mem_reg_bram_0_i_19__2_n_3\,
      O => \mem_reg_bram_0_i_14__0_n_3\
    );
\mem_reg_bram_0_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[2]\,
      I3 => \raddr_reg_n_3_[3]\,
      O => \mem_reg_bram_0_i_15__2_n_3\
    );
\mem_reg_bram_0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \mem_reg_bram_0_i_20__1_n_3\,
      I4 => \mem_reg_bram_0_i_21__1_n_3\,
      O => \mem_reg_bram_0_i_16__1_n_3\
    );
\mem_reg_bram_0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \raddr_reg_n_3_[8]\,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[7]\,
      I3 => \raddr_reg_n_3_[0]\,
      O => \mem_reg_bram_0_i_17__2_n_3\
    );
\mem_reg_bram_0_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      O => \mem_reg_bram_0_i_18__2_n_3\
    );
\mem_reg_bram_0_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_3_[5]\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \raddr_reg_n_3_[6]\,
      O => \mem_reg_bram_0_i_19__2_n_3\
    );
\mem_reg_bram_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF8800"
    )
        port map (
      I0 => \raddr_reg_n_3_[8]\,
      I1 => \mem_reg_bram_0_i_13__1_n_3\,
      I2 => \mem_reg_bram_0_i_14__0_n_3\,
      I3 => \raddr_reg_n_3_[9]\,
      I4 => \raddr_reg_n_3_[10]\,
      O => rnext(10)
    );
\mem_reg_bram_0_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[6]\,
      I1 => \raddr_reg_n_3_[5]\,
      I2 => \raddr_reg_n_3_[8]\,
      I3 => \raddr_reg_n_3_[1]\,
      O => \mem_reg_bram_0_i_20__1_n_3\
    );
\mem_reg_bram_0_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[2]\,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[3]\,
      O => \mem_reg_bram_0_i_21__1_n_3\
    );
\mem_reg_bram_0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \raddr_reg_n_3_[8]\,
      I1 => \mem_reg_bram_0_i_13__1_n_3\,
      I2 => \raddr_reg_n_3_[9]\,
      I3 => \mem_reg_bram_0_i_14__0_n_3\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__0_n_3\,
      I1 => \mem_reg_bram_0_i_13__1_n_3\,
      I2 => \raddr_reg_n_3_[8]\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_3_[7]\,
      I1 => \mem_reg_bram_0_i_15__2_n_3\,
      I2 => \raddr_reg_n_3_[5]\,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \raddr_reg_n_3_[6]\,
      I5 => \^pop\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \mem_reg_bram_0_i_15__2_n_3\,
      I2 => \raddr_reg_n_3_[5]\,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_3_[6]\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \mem_reg_bram_0_i_15__2_n_3\,
      I3 => \^pop\,
      I4 => \raddr_reg_n_3_[5]\,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \mem_reg_bram_0_i_15__2_n_3\,
      I2 => \^pop\,
      I3 => \raddr_reg_n_3_[4]\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[0]\,
      I4 => \^pop\,
      I5 => \raddr_reg_n_3_[3]\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \^pop\,
      I4 => \raddr_reg_n_3_[2]\,
      O => rnext(2)
    );
mem_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 6) => B"0000000000",
      DINADIN(5 downto 0) => if_din(7 downto 2),
      DINBDIN(15 downto 0) => B"0000000000111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 6) => NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 6),
      DOUTBDOUT(5 downto 0) => q_buf(23 downto 18),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_out_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(3 downto 0) => B"0000"
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \q_tmp_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \q_tmp_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \q_tmp_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \q_tmp_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \q_tmp_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \q_tmp_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \q_tmp_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \q_tmp_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[0]\,
      O => \raddr[0]_i_1__1_n_3\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[0]\,
      O => \raddr[1]_i_1__1_n_3\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[2]\,
      O => \raddr[2]_i_1__1_n_3\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[0]\,
      I4 => \raddr_reg_n_3_[3]\,
      O => \raddr[3]_i_1__1_n_3\
    );
\raddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => \raddr_reg_n_3_[3]\,
      I5 => \raddr_reg_n_3_[4]\,
      O => \raddr[4]_i_1__1_n_3\
    );
\raddr[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \mem_reg_bram_0_i_15__2_n_3\,
      I3 => \raddr_reg_n_3_[5]\,
      O => \raddr[5]_i_1__1_n_3\
    );
\raddr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__1_n_3\,
      I1 => \mem_reg_bram_0_i_15__2_n_3\,
      I2 => \raddr_reg_n_3_[5]\,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \raddr_reg_n_3_[6]\,
      O => \raddr[6]_i_1__0_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[0]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[1]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[2]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[3]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[4]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[5]_i_1__1_n_3\,
      Q => \raddr_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^pop\,
      D => \raddr[6]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => \raddr_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \show_ahead_i_2__1_n_3\,
      I1 => push,
      I2 => usedw_reg(0),
      I3 => \^pop\,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      I2 => \show_ahead_i_3__1_n_3\,
      I3 => show_ahead_i_4_n_3,
      O => \show_ahead_i_2__1_n_3\
    );
\show_ahead_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => \show_ahead_i_3__1_n_3\
    );
show_ahead_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(8),
      I3 => usedw_reg(5),
      O => show_ahead_i_4_n_3
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_3,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__2_n_3\
    );
\usedw[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__2_n_3\
    );
\usedw[10]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__2_n_3\
    );
\usedw[8]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => \^pop\,
      I2 => push,
      O => \usedw[8]_i_10__2_n_3\
    );
\usedw[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2_n_3\
    );
\usedw[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3_n_3\
    );
\usedw[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4_n_3\
    );
\usedw[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5_n_3\
    );
\usedw[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6_n_3\
    );
\usedw[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7_n_3\
    );
\usedw[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8_n_3\
    );
\usedw[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1__2_n_3\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_17\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__2_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__2_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__2_n_17\,
      O(0) => \usedw_reg[10]_i_2__2_n_18\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__2_n_3\,
      S(0) => \usedw[10]_i_4__2_n_3\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_18\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_17\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_16\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_15\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_14\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_13\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_12\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[8]_i_1__2_n_11\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__2_n_3\,
      CO(6) => \usedw_reg[8]_i_1__2_n_4\,
      CO(5) => \usedw_reg[8]_i_1__2_n_5\,
      CO(4) => \usedw_reg[8]_i_1__2_n_6\,
      CO(3) => \usedw_reg[8]_i_1__2_n_7\,
      CO(2) => \usedw_reg[8]_i_1__2_n_8\,
      CO(1) => \usedw_reg[8]_i_1__2_n_9\,
      CO(0) => \usedw_reg[8]_i_1__2_n_10\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2_n_3\,
      O(7) => \usedw_reg[8]_i_1__2_n_11\,
      O(6) => \usedw_reg[8]_i_1__2_n_12\,
      O(5) => \usedw_reg[8]_i_1__2_n_13\,
      O(4) => \usedw_reg[8]_i_1__2_n_14\,
      O(3) => \usedw_reg[8]_i_1__2_n_15\,
      O(2) => \usedw_reg[8]_i_1__2_n_16\,
      O(1) => \usedw_reg[8]_i_1__2_n_17\,
      O(0) => \usedw_reg[8]_i_1__2_n_18\,
      S(7) => \usedw[8]_i_3_n_3\,
      S(6) => \usedw[8]_i_4_n_3\,
      S(5) => \usedw[8]_i_5_n_3\,
      S(4) => \usedw[8]_i_6_n_3\,
      S(3) => \usedw[8]_i_7_n_3\,
      S(2) => \usedw[8]_i_8_n_3\,
      S(1) => \usedw[8]_i_9_n_3\,
      S(0) => \usedw[8]_i_10__2_n_3\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[10]_i_2__2_n_18\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__2_n_3\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__2_n_3\
    );
\waddr[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__2_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__2_n_3\
    );
\waddr[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__2_n_3\
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__2_n_3\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__2_n_3\
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__2_n_3\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__2_n_3\
    );
\waddr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__2_n_3\,
      O => \waddr[2]_i_2__2_n_3\
    );
\waddr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__2_n_3\
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_3\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__2_n_3\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__2_n_3\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__2_n_3\
    );
\waddr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__2_n_3\,
      O => \waddr[4]_i_2__2_n_3\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__2_n_3\,
      I4 => \waddr[5]_i_3__2_n_3\,
      I5 => \waddr[5]_i_4__2_n_3\,
      O => \waddr[5]_i_1__2_n_3\
    );
\waddr[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__2_n_3\
    );
\waddr[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__2_n_3\
    );
\waddr[5]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__2_n_3\
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__2_n_3\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__2_n_3\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__2_n_3\
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__2_n_3\
    );
\waddr[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__2_n_3\,
      O => \waddr[6]_i_3__2_n_3\
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__2_n_3\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__2_n_3\
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__2_n_3\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__2_n_3\
    );
\waddr[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__2_n_3\,
      O => \waddr[8]_i_1__2_n_3\
    );
\waddr[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__2_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__2_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__2_n_3\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1__2_n_3\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__2_n_3\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__2_n_3\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__2_n_3\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_3\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_3\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__2_n_3\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__2_n_3\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__2_n_3\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__2_n_3\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair242";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => threshold(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A is
  port (
    img_gray_dst_data_full_n : out STD_LOGIC;
    img_gray_dst_data_empty_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A is
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_2_n_3\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \full_n_i_3__1_n_3\ : STD_LOGIC;
  signal \full_n_i_4__1_n_3\ : STD_LOGIC;
  signal \^img_gray_dst_data_empty_n\ : STD_LOGIC;
  signal \^img_gray_dst_data_full_n\ : STD_LOGIC;
  signal mem_reg_bram_0_i_21_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_22_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_23_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_25_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_26_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_28_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_29_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_30_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_31_n_3 : STD_LOGIC;
  signal mem_reg_bram_0_i_32_n_3 : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_tmp_reg_n_3_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[7]\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[9]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_3\ : STD_LOGIC;
  signal \show_ahead_i_3__0_n_3\ : STD_LOGIC;
  signal show_ahead_reg_n_3 : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_3__1_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_4__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_10__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_3__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_4__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_5__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_6__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_7__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_8__2_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_9__2_n_3\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__1_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_3__1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_3__1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_4__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_3__1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_3\ : STD_LOGIC;
  signal \waddr[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[9]_i_1__1_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair161";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 15352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "img_gray_dst_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_11__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_21 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_23 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_25 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_31 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_32 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_3__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_4__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_5__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_9__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair161";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair166";
begin
  empty_n <= \^empty_n\;
  img_gray_dst_data_empty_n <= \^img_gray_dst_data_empty_n\;
  img_gray_dst_data_full_n <= \^img_gray_dst_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[7]_i_2_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => Q(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => Q(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => Q(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => Q(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => Q(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => Q(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => Q(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_2_n_3\,
      Q => Q(7),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => \^img_gray_dst_data_empty_n\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDF0F0F0F0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \show_ahead_i_2__0_n_3\,
      I2 => push,
      I3 => push_0,
      I4 => \^img_gray_dst_data_empty_n\,
      I5 => \^empty_n\,
      O => empty_n_i_1_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_3\,
      I2 => full_n_reg_0,
      I3 => push,
      I4 => \^img_gray_dst_data_full_n\,
      O => \full_n_i_1__0_n_3\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(2),
      I3 => \full_n_i_3__1_n_3\,
      I4 => \full_n_i_4__1_n_3\,
      O => \full_n_i_2__1_n_3\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(7),
      O => \full_n_i_3__1_n_3\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(0),
      O => \full_n_i_4__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^img_gray_dst_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => D(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_gray_dst_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_bram_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FB000FF4F0000"
    )
        port map (
      I0 => push_0,
      I1 => \^img_gray_dst_data_empty_n\,
      I2 => \^empty_n\,
      I3 => mem_reg_bram_0_i_25_n_3,
      I4 => \raddr_reg_n_3_[1]\,
      I5 => \raddr_reg_n_3_[0]\,
      O => rnext(1)
    );
\mem_reg_bram_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FB000"
    )
        port map (
      I0 => push_0,
      I1 => \^img_gray_dst_data_empty_n\,
      I2 => \^empty_n\,
      I3 => mem_reg_bram_0_i_25_n_3,
      I4 => \raddr_reg_n_3_[0]\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F50"
    )
        port map (
      I0 => mem_reg_bram_0_i_21_n_3,
      I1 => mem_reg_bram_0_i_22_n_3,
      I2 => \raddr_reg_n_3_[9]\,
      I3 => \raddr_reg_n_3_[10]\,
      O => rnext(10)
    );
mem_reg_bram_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[8]\,
      I1 => \raddr_reg_n_3_[6]\,
      I2 => \raddr_reg_n_3_[7]\,
      I3 => mem_reg_bram_0_i_23_n_3,
      O => mem_reg_bram_0_i_21_n_3
    );
mem_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => mem_reg_bram_0_i_28_n_3,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[8]\,
      I3 => \raddr_reg_n_3_[0]\,
      I4 => full_n_reg_0,
      O => mem_reg_bram_0_i_22_n_3
    );
mem_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \raddr_reg_n_3_[5]\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \raddr_reg_n_3_[3]\,
      I3 => mem_reg_bram_0_i_26_n_3,
      I4 => full_n_reg_0,
      O => mem_reg_bram_0_i_23_n_3
    );
mem_reg_bram_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => mem_reg_bram_0_i_29_n_3,
      I4 => mem_reg_bram_0_i_30_n_3,
      O => mem_reg_bram_0_i_25_n_3
    );
mem_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_3_[1]\,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[2]\,
      O => mem_reg_bram_0_i_26_n_3
    );
mem_reg_bram_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[2]\,
      I1 => \raddr_reg_n_3_[3]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[6]\,
      I4 => mem_reg_bram_0_i_31_n_3,
      I5 => mem_reg_bram_0_i_32_n_3,
      O => mem_reg_bram_0_i_28_n_3
    );
mem_reg_bram_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[6]\,
      I1 => \raddr_reg_n_3_[5]\,
      I2 => \raddr_reg_n_3_[8]\,
      I3 => \raddr_reg_n_3_[1]\,
      O => mem_reg_bram_0_i_29_n_3
    );
\mem_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => mem_reg_bram_0_i_23_n_3,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[6]\,
      I3 => \raddr_reg_n_3_[8]\,
      I4 => \raddr_reg_n_3_[9]\,
      I5 => mem_reg_bram_0_i_22_n_3,
      O => rnext(9)
    );
mem_reg_bram_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[2]\,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[3]\,
      O => mem_reg_bram_0_i_30_n_3
    );
mem_reg_bram_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      O => mem_reg_bram_0_i_31_n_3
    );
mem_reg_bram_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_3_[4]\,
      I1 => \raddr_reg_n_3_[5]\,
      O => mem_reg_bram_0_i_32_n_3
    );
\mem_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => mem_reg_bram_0_i_22_n_3,
      I1 => mem_reg_bram_0_i_23_n_3,
      I2 => \raddr_reg_n_3_[7]\,
      I3 => \raddr_reg_n_3_[6]\,
      I4 => \raddr_reg_n_3_[8]\,
      O => rnext(8)
    );
\mem_reg_bram_0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1450"
    )
        port map (
      I0 => mem_reg_bram_0_i_22_n_3,
      I1 => mem_reg_bram_0_i_23_n_3,
      I2 => \raddr_reg_n_3_[7]\,
      I3 => \raddr_reg_n_3_[6]\,
      O => rnext(7)
    );
\mem_reg_bram_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => mem_reg_bram_0_i_22_n_3,
      I1 => mem_reg_bram_0_i_23_n_3,
      I2 => \raddr_reg_n_3_[6]\,
      O => rnext(6)
    );
\mem_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEEE00400000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => mem_reg_bram_0_i_25_n_3,
      I2 => \raddr_reg_n_3_[3]\,
      I3 => mem_reg_bram_0_i_26_n_3,
      I4 => \raddr_reg_n_3_[4]\,
      I5 => \raddr_reg_n_3_[5]\,
      O => rnext(5)
    );
\mem_reg_bram_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => \raddr_reg_n_3_[4]\,
      I1 => push_0,
      I2 => \^img_gray_dst_data_empty_n\,
      I3 => \^empty_n\,
      I4 => \raddr[4]_i_1__0_n_3\,
      O => rnext(4)
    );
\mem_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE40000000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => mem_reg_bram_0_i_25_n_3,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[0]\,
      I4 => \raddr_reg_n_3_[2]\,
      I5 => \raddr_reg_n_3_[3]\,
      O => rnext(3)
    );
\mem_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE4000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => mem_reg_bram_0_i_25_n_3,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[1]\,
      I4 => \raddr_reg_n_3_[2]\,
      O => rnext(2)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[0]\,
      O => \raddr[0]_i_1__0_n_3\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[0]\,
      O => \raddr[1]_i_1__0_n_3\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[2]\,
      O => \raddr[2]_i_1__0_n_3\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => \raddr_reg_n_3_[3]\,
      O => \raddr[3]_i_1__0_n_3\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[2]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[1]\,
      I4 => \raddr_reg_n_3_[3]\,
      I5 => \raddr_reg_n_3_[4]\,
      O => \raddr[4]_i_1__0_n_3\
    );
\raddr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => mem_reg_bram_0_i_25_n_3,
      I1 => \raddr_reg_n_3_[3]\,
      I2 => mem_reg_bram_0_i_26_n_3,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \raddr_reg_n_3_[5]\,
      O => \raddr[5]_i_1__0_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1__0_n_3\,
      Q => \raddr_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => \raddr_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004004044404"
    )
        port map (
      I0 => \show_ahead_i_2__0_n_3\,
      I1 => push,
      I2 => \^empty_n\,
      I3 => \^img_gray_dst_data_empty_n\,
      I4 => push_0,
      I5 => usedw_reg(0),
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(2),
      I2 => usedw_reg(5),
      I3 => usedw_reg(6),
      I4 => \show_ahead_i_3__0_n_3\,
      O => \show_ahead_i_2__0_n_3\
    );
\show_ahead_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(1),
      I3 => usedw_reg(8),
      I4 => usedw_reg(3),
      I5 => usedw_reg(7),
      O => \show_ahead_i_3__0_n_3\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_3,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_3\
    );
\usedw[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DA2"
    )
        port map (
      I0 => \^empty_n\,
      I1 => \^img_gray_dst_data_empty_n\,
      I2 => push_0,
      I3 => push,
      O => \usedw[10]_i_1__2_n_3\
    );
\usedw[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__1_n_3\
    );
\usedw[10]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__1_n_3\
    );
\usedw[8]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59559999"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => push_0,
      I3 => \^img_gray_dst_data_empty_n\,
      I4 => \^empty_n\,
      O => \usedw[8]_i_10__0_n_3\
    );
\usedw[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__2_n_3\
    );
\usedw[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__2_n_3\
    );
\usedw[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__2_n_3\
    );
\usedw[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__2_n_3\
    );
\usedw[8]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__2_n_3\
    );
\usedw[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__2_n_3\
    );
\usedw[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__2_n_3\
    );
\usedw[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__2_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw[0]_i_1__1_n_3\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[10]_i_2__1_n_17\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__1_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__1_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__1_n_17\,
      O(0) => \usedw_reg[10]_i_2__1_n_18\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__1_n_3\,
      S(0) => \usedw[10]_i_4__1_n_3\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_18\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_17\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_16\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_15\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_14\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_13\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_12\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[8]_i_1__1_n_11\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__1_n_3\,
      CO(6) => \usedw_reg[8]_i_1__1_n_4\,
      CO(5) => \usedw_reg[8]_i_1__1_n_5\,
      CO(4) => \usedw_reg[8]_i_1__1_n_6\,
      CO(3) => \usedw_reg[8]_i_1__1_n_7\,
      CO(2) => \usedw_reg[8]_i_1__1_n_8\,
      CO(1) => \usedw_reg[8]_i_1__1_n_9\,
      CO(0) => \usedw_reg[8]_i_1__1_n_10\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__2_n_3\,
      O(7) => \usedw_reg[8]_i_1__1_n_11\,
      O(6) => \usedw_reg[8]_i_1__1_n_12\,
      O(5) => \usedw_reg[8]_i_1__1_n_13\,
      O(4) => \usedw_reg[8]_i_1__1_n_14\,
      O(3) => \usedw_reg[8]_i_1__1_n_15\,
      O(2) => \usedw_reg[8]_i_1__1_n_16\,
      O(1) => \usedw_reg[8]_i_1__1_n_17\,
      O(0) => \usedw_reg[8]_i_1__1_n_18\,
      S(7) => \usedw[8]_i_3__2_n_3\,
      S(6) => \usedw[8]_i_4__2_n_3\,
      S(5) => \usedw[8]_i_5__2_n_3\,
      S(4) => \usedw[8]_i_6__2_n_3\,
      S(3) => \usedw[8]_i_7__2_n_3\,
      S(2) => \usedw[8]_i_8__2_n_3\,
      S(1) => \usedw[8]_i_9__2_n_3\,
      S(0) => \usedw[8]_i_10__0_n_3\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[10]_i_1__2_n_3\,
      D => \usedw_reg[10]_i_2__1_n_18\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_3_n_3\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__1_n_3\
    );
\waddr[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_2__1_n_3\
    );
\waddr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_3_n_3\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__1_n_3\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__1_n_3\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__1_n_3\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__1_n_3\
    );
\waddr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__1_n_3\,
      O => \waddr[2]_i_2__1_n_3\
    );
\waddr[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__1_n_3\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_3\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__1_n_3\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__1_n_3\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__1_n_3\
    );
\waddr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__1_n_3\,
      O => \waddr[4]_i_2__1_n_3\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__1_n_3\,
      I4 => \waddr[5]_i_3__1_n_3\,
      I5 => \waddr[5]_i_4__1_n_3\,
      O => \waddr[5]_i_1__1_n_3\
    );
\waddr[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__1_n_3\
    );
\waddr[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__1_n_3\
    );
\waddr[5]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__1_n_3\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__1_n_3\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__1_n_3\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__1_n_3\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__1_n_3\
    );
\waddr[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__1_n_3\,
      O => \waddr[6]_i_3__1_n_3\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__1_n_3\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__1_n_3\
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__1_n_3\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__1_n_3\
    );
\waddr[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_3_n_3\,
      O => \waddr[8]_i_1__1_n_3\
    );
\waddr[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_3_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__1_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_3\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_2__1_n_3\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_3\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_3\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_3\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_3\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_3\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_3\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__1_n_3\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__1_n_3\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__1_n_3\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0 is
  port (
    img_gray_src_data_full_n : out STD_LOGIC;
    img_gray_src_data_empty_n : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_bram_0_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0 : entity is "detectCorner_fifo_w8_d1920_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_2_n_3\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_2_n_3 : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_i_4_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal \full_n_i_4__0_n_3\ : STD_LOGIC;
  signal \^img_gray_src_data_full_n\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_13__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_14__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_15__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_16__2_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_18__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_19__1_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_20__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_21__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_22__0_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_23__0_n_3\ : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_tmp_reg_n_3_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_3_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[9]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_3 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_3__0_n_3\ : STD_LOGIC;
  signal \usedw[10]_i_4__0_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_10_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_3__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_4__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_5__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_6__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_7__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_8__1_n_3\ : STD_LOGIC;
  signal \usedw[8]_i_9__1_n_3\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \usedw_reg[10]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[10]_i_2__0_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_16\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_17\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_18\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \waddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_4__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[9]_i_1__0_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair176";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 15352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "img_gray_src_data_U/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_10 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_15__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_16__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_18__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_2 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_22__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_23__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_3 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_4 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_5 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_6 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_7 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_9 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of show_ahead_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair176";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \usedw_reg[10]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[10]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \usedw_reg[8]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[2]_i_3__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[5]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \waddr[5]_i_4__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair182";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  empty_n <= \^empty_n\;
  img_gray_src_data_full_n <= \^img_gray_src_data_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_3_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_3,
      O => \dout_buf[7]_i_2_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_buf[7]_i_2_n_3\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_reg_0,
      Q => img_gray_src_data_empty_n,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDF00D"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => empty_n_i_2_n_3,
      I2 => mem_reg_bram_0_0,
      I3 => push,
      I4 => \^empty_n\,
      O => empty_n_i_1_n_3
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      I2 => empty_n_i_3_n_3,
      I3 => empty_n_i_4_n_3,
      O => empty_n_i_2_n_3
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => empty_n_i_3_n_3
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(5),
      I3 => usedw_reg(8),
      O => empty_n_i_4_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_3\,
      I2 => push,
      I3 => mem_reg_bram_0_0,
      I4 => \^img_gray_src_data_full_n\,
      O => full_n_i_1_n_3
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      I3 => \full_n_i_3__0_n_3\,
      I4 => \full_n_i_4__0_n_3\,
      O => \full_n_i_2__0_n_3\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => \full_n_i_3__0_n_3\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(8),
      I2 => usedw_reg(2),
      I3 => usedw_reg(0),
      O => \full_n_i_4__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^img_gray_src_data_full_n\,
      R => '0'
    );
mem_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => waddr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => rnext(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => D(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => q_buf(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \^img_gray_src_data_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => push,
      WEA(0) => push,
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_bram_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F50"
    )
        port map (
      I0 => \mem_reg_bram_0_i_13__0_n_3\,
      I1 => \mem_reg_bram_0_i_14__2_n_3\,
      I2 => \raddr_reg_n_3_[9]\,
      I3 => \raddr_reg_n_3_[10]\,
      O => rnext(10)
    );
mem_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A4E0"
    )
        port map (
      I0 => mem_reg_bram_0_0,
      I1 => \mem_reg_bram_0_i_18__1_n_3\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[0]\,
      O => rnext(1)
    );
mem_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => mem_reg_bram_0_0,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \mem_reg_bram_0_i_14__2_n_3\,
      O => rnext(0)
    );
\mem_reg_bram_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[8]\,
      I1 => \mem_reg_bram_0_i_16__2_n_3\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[5]\,
      I4 => \raddr_reg_n_3_[6]\,
      I5 => \raddr_reg_n_3_[7]\,
      O => \mem_reg_bram_0_i_13__0_n_3\
    );
\mem_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => mem_reg_bram_0_0,
      I1 => \mem_reg_bram_0_i_19__1_n_3\,
      I2 => \raddr_reg_n_3_[3]\,
      I3 => \raddr_reg_n_3_[7]\,
      I4 => \raddr_reg_n_3_[8]\,
      O => \mem_reg_bram_0_i_14__2_n_3\
    );
\mem_reg_bram_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \raddr_reg_n_3_[7]\,
      I1 => \raddr_reg_n_3_[6]\,
      I2 => \raddr_reg_n_3_[5]\,
      I3 => \raddr_reg_n_3_[4]\,
      I4 => \mem_reg_bram_0_i_16__2_n_3\,
      O => \mem_reg_bram_0_i_15__0_n_3\
    );
\mem_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[2]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => mem_reg_bram_0_0,
      I4 => \raddr_reg_n_3_[3]\,
      O => \mem_reg_bram_0_i_16__2_n_3\
    );
\mem_reg_bram_0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \mem_reg_bram_0_i_20__0_n_3\,
      I4 => \mem_reg_bram_0_i_21__0_n_3\,
      O => \mem_reg_bram_0_i_18__1_n_3\
    );
\mem_reg_bram_0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[6]\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[5]\,
      I4 => \mem_reg_bram_0_i_22__0_n_3\,
      I5 => \mem_reg_bram_0_i_23__0_n_3\,
      O => \mem_reg_bram_0_i_19__1_n_3\
    );
mem_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__2_n_3\,
      I1 => \mem_reg_bram_0_i_13__0_n_3\,
      I2 => \raddr_reg_n_3_[9]\,
      O => rnext(9)
    );
\mem_reg_bram_0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[6]\,
      I1 => \raddr_reg_n_3_[5]\,
      I2 => \raddr_reg_n_3_[8]\,
      I3 => \raddr_reg_n_3_[1]\,
      O => \mem_reg_bram_0_i_20__0_n_3\
    );
\mem_reg_bram_0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \raddr_reg_n_3_[2]\,
      I1 => \raddr_reg_n_3_[7]\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[3]\,
      O => \mem_reg_bram_0_i_21__0_n_3\
    );
\mem_reg_bram_0_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_3_[9]\,
      I1 => \raddr_reg_n_3_[10]\,
      O => \mem_reg_bram_0_i_22__0_n_3\
    );
\mem_reg_bram_0_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_3_[1]\,
      I1 => \raddr_reg_n_3_[2]\,
      O => \mem_reg_bram_0_i_23__0_n_3\
    );
mem_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__2_n_3\,
      I1 => \mem_reg_bram_0_i_15__0_n_3\,
      I2 => \raddr_reg_n_3_[8]\,
      O => rnext(8)
    );
mem_reg_bram_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_3_[7]\,
      I1 => \mem_reg_bram_0_i_16__2_n_3\,
      I2 => \raddr_reg_n_3_[4]\,
      I3 => \raddr_reg_n_3_[5]\,
      I4 => \raddr_reg_n_3_[6]\,
      O => rnext(7)
    );
mem_reg_bram_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF40"
    )
        port map (
      I0 => \mem_reg_bram_0_i_16__2_n_3\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \raddr_reg_n_3_[5]\,
      I3 => \raddr_reg_n_3_[6]\,
      I4 => \mem_reg_bram_0_i_14__2_n_3\,
      O => rnext(6)
    );
mem_reg_bram_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => \raddr_reg_n_3_[5]\,
      I1 => \raddr_reg_n_3_[4]\,
      I2 => \mem_reg_bram_0_i_16__2_n_3\,
      I3 => \mem_reg_bram_0_i_14__2_n_3\,
      O => rnext(5)
    );
mem_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \mem_reg_bram_0_i_14__2_n_3\,
      I1 => \mem_reg_bram_0_i_16__2_n_3\,
      I2 => \raddr_reg_n_3_[4]\,
      O => rnext(4)
    );
mem_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => mem_reg_bram_0_0,
      I1 => \raddr_reg_n_3_[0]\,
      I2 => \raddr_reg_n_3_[1]\,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => \raddr_reg_n_3_[3]\,
      I5 => \mem_reg_bram_0_i_14__2_n_3\,
      O => rnext(3)
    );
mem_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE4000"
    )
        port map (
      I0 => mem_reg_bram_0_0,
      I1 => \mem_reg_bram_0_i_18__1_n_3\,
      I2 => \raddr_reg_n_3_[0]\,
      I3 => \raddr_reg_n_3_[1]\,
      I4 => \raddr_reg_n_3_[2]\,
      O => rnext(2)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(10),
      Q => \raddr_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(8),
      Q => \raddr_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(9),
      Q => \raddr_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg_bram_0(0),
      O => DINADIN(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => push,
      I1 => empty_n_i_2_n_3,
      I2 => usedw_reg(0),
      I3 => mem_reg_bram_0_0,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_3,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_3\
    );
\usedw[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(9),
      I1 => usedw_reg(10),
      O => \usedw[10]_i_3__0_n_3\
    );
\usedw[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(9),
      O => \usedw[10]_i_4__0_n_3\
    );
\usedw[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => mem_reg_bram_0_0,
      I2 => push,
      O => \usedw[8]_i_10_n_3\
    );
\usedw[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[8]_i_2__1_n_3\
    );
\usedw[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(8),
      O => \usedw[8]_i_3__1_n_3\
    );
\usedw[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[8]_i_4__1_n_3\
    );
\usedw[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[8]_i_5__1_n_3\
    );
\usedw[8]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[8]_i_6__1_n_3\
    );
\usedw[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[8]_i_7__1_n_3\
    );
\usedw[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[8]_i_8__1_n_3\
    );
\usedw[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[8]_i_9__1_n_3\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw[0]_i_1__0_n_3\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_17\,
      Q => usedw_reg(10),
      R => ap_rst_n_inv
    );
\usedw_reg[10]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \usedw_reg[8]_i_1__0_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \usedw_reg[10]_i_2__0_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => usedw_reg(8),
      O(7 downto 2) => \NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \usedw_reg[10]_i_2__0_n_17\,
      O(0) => \usedw_reg[10]_i_2__0_n_18\,
      S(7 downto 2) => B"000000",
      S(1) => \usedw[10]_i_3__0_n_3\,
      S(0) => \usedw[10]_i_4__0_n_3\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_18\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_17\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_16\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_15\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_14\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_13\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_12\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[8]_i_1__0_n_11\,
      Q => usedw_reg(8),
      R => ap_rst_n_inv
    );
\usedw_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7) => \usedw_reg[8]_i_1__0_n_3\,
      CO(6) => \usedw_reg[8]_i_1__0_n_4\,
      CO(5) => \usedw_reg[8]_i_1__0_n_5\,
      CO(4) => \usedw_reg[8]_i_1__0_n_6\,
      CO(3) => \usedw_reg[8]_i_1__0_n_7\,
      CO(2) => \usedw_reg[8]_i_1__0_n_8\,
      CO(1) => \usedw_reg[8]_i_1__0_n_9\,
      CO(0) => \usedw_reg[8]_i_1__0_n_10\,
      DI(7 downto 1) => usedw_reg(7 downto 1),
      DI(0) => \usedw[8]_i_2__1_n_3\,
      O(7) => \usedw_reg[8]_i_1__0_n_11\,
      O(6) => \usedw_reg[8]_i_1__0_n_12\,
      O(5) => \usedw_reg[8]_i_1__0_n_13\,
      O(4) => \usedw_reg[8]_i_1__0_n_14\,
      O(3) => \usedw_reg[8]_i_1__0_n_15\,
      O(2) => \usedw_reg[8]_i_1__0_n_16\,
      O(1) => \usedw_reg[8]_i_1__0_n_17\,
      O(0) => \usedw_reg[8]_i_1__0_n_18\,
      S(7) => \usedw[8]_i_3__1_n_3\,
      S(6) => \usedw[8]_i_4__1_n_3\,
      S(5) => \usedw[8]_i_5__1_n_3\,
      S(4) => \usedw[8]_i_6__1_n_3\,
      S(3) => \usedw[8]_i_7__1_n_3\,
      S(2) => \usedw[8]_i_8__1_n_3\,
      S(1) => \usedw[8]_i_9__1_n_3\,
      S(0) => \usedw[8]_i_10_n_3\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw_reg[0]_0\(0),
      D => \usedw_reg[10]_i_2__0_n_18\,
      Q => usedw_reg(9),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323333333333333"
    )
        port map (
      I0 => \waddr[10]_i_2__0_n_3\,
      I1 => waddr(0),
      I2 => waddr(8),
      I3 => waddr(7),
      I4 => waddr(10),
      I5 => waddr(9),
      O => \waddr[0]_i_1__0_n_3\
    );
\waddr[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__0_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[10]_i_1__1_n_3\
    );
\waddr[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(6),
      I2 => waddr(3),
      I3 => waddr(4),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[10]_i_2__0_n_3\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2__0_n_3\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1__0_n_3\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2__0_n_3\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1__0_n_3\
    );
\waddr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => \waddr[2]_i_3__0_n_3\,
      O => \waddr[2]_i_2__0_n_3\
    );
\waddr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_3__0_n_3\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0A0B0A0B0A0B0"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_3\,
      I1 => waddr(4),
      I2 => waddr(3),
      I3 => waddr(0),
      I4 => waddr(2),
      I5 => waddr(1),
      O => \waddr[3]_i_1__0_n_3\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFC0000000"
    )
        port map (
      I0 => \waddr[4]_i_2__0_n_3\,
      I1 => waddr(1),
      I2 => waddr(2),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1__0_n_3\
    );
\waddr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(6),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => \waddr[5]_i_3__0_n_3\,
      O => \waddr[4]_i_2__0_n_3\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FCF01C"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[5]_i_2__0_n_3\,
      I4 => \waddr[5]_i_3__0_n_3\,
      I5 => \waddr[5]_i_4__0_n_3\,
      O => \waddr[5]_i_1__0_n_3\
    );
\waddr[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[5]_i_2__0_n_3\
    );
\waddr[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(10),
      I2 => waddr(7),
      I3 => waddr(8),
      I4 => waddr(0),
      O => \waddr[5]_i_3__0_n_3\
    );
\waddr[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      O => \waddr[5]_i_4__0_n_3\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F858F0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(5),
      I1 => \waddr[6]_i_2__0_n_3\,
      I2 => waddr(6),
      I3 => \waddr[6]_i_3__0_n_3\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[6]_i_1__0_n_3\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \waddr[6]_i_2__0_n_3\
    );
\waddr[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51555555"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(10),
      I4 => waddr(9),
      I5 => \waddr[5]_i_2__0_n_3\,
      O => \waddr[6]_i_3__0_n_3\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_3\,
      I1 => waddr(7),
      O => \waddr[7]_i_1__0_n_3\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      I2 => \waddr[5]_i_4__0_n_3\,
      I3 => waddr(6),
      I4 => waddr(5),
      I5 => waddr(0),
      O => \waddr[7]_i_2__0_n_3\
    );
\waddr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC686C6C6C"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(8),
      I2 => waddr(7),
      I3 => waddr(9),
      I4 => waddr(10),
      I5 => \waddr[10]_i_2__0_n_3\,
      O => \waddr[8]_i_1__0_n_3\
    );
\waddr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CCCCCCCCCCC4C"
    )
        port map (
      I0 => waddr(10),
      I1 => waddr(9),
      I2 => waddr(8),
      I3 => \waddr[10]_i_2__0_n_3\,
      I4 => waddr(7),
      I5 => waddr(0),
      O => \waddr[9]_i_1__0_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_3\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1__1_n_3\,
      Q => waddr(10),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_3\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_3\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_3\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_3\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_3\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_3\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1__0_n_3\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1__0_n_3\,
      Q => waddr(8),
      R => ap_rst_n_inv
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1__0_n_3\,
      Q => waddr(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \rgb_V_1_reg_164_reg[0]\ : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln37_reg_155_pp0_iter5_reg : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_1\ : in STD_LOGIC;
    img_gray_src_data_full_n : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  E(0) <= \^e\(0);
  \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ <= \^icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\;
\dout_buf[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => icmp_ln37_reg_155_pp0_iter5_reg,
      I1 => \rgb_V_1_reg_164_reg[0]_1\,
      I2 => img_gray_src_data_full_n,
      I3 => img_in_data_empty_n,
      I4 => \rgb_V_1_reg_164_reg[0]_2\,
      I5 => \rgb_V_1_reg_164_reg[0]\,
      O => \^icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111010011000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 22) => B"00000000000000000000000000",
      C(21 downto 0) => DSP_ALU_INST(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEA2,
      CEP => CEA2,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rgb_V_1_reg_164_reg[0]\,
      I1 => \rgb_V_1_reg_164_reg[0]_0\(0),
      I2 => \^icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : out STD_LOGIC;
    CEP : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_tmp_reg[7]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    img_gray_src_data_full_n : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\ : in STD_LOGIC;
    icmp_ln37_reg_155_pp0_iter5_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 is
  signal \^cea1\ : STD_LOGIC;
  signal \^cep\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_63 : STD_LOGIC;
  signal p_reg_reg_n_64 : STD_LOGIC;
  signal p_reg_reg_n_65 : STD_LOGIC;
  signal p_reg_reg_n_66 : STD_LOGIC;
  signal p_reg_reg_n_67 : STD_LOGIC;
  signal p_reg_reg_n_68 : STD_LOGIC;
  signal p_reg_reg_n_69 : STD_LOGIC;
  signal p_reg_reg_n_70 : STD_LOGIC;
  signal p_reg_reg_n_71 : STD_LOGIC;
  signal p_reg_reg_n_72 : STD_LOGIC;
  signal p_reg_reg_n_73 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_75 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 46 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEA1 <= \^cea1\;
  CEP <= \^cep\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100101100100011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 22) => B"00000000000000000000000000",
      C(21 downto 0) => \q_tmp_reg[7]\(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 46) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 46),
      P(45) => p_reg_reg_n_63,
      P(44) => p_reg_reg_n_64,
      P(43) => p_reg_reg_n_65,
      P(42) => p_reg_reg_n_66,
      P(41) => p_reg_reg_n_67,
      P(40) => p_reg_reg_n_68,
      P(39) => p_reg_reg_n_69,
      P(38) => p_reg_reg_n_70,
      P(37) => p_reg_reg_n_71,
      P(36) => p_reg_reg_n_72,
      P(35) => p_reg_reg_n_73,
      P(34) => p_reg_reg_n_74,
      P(33) => p_reg_reg_n_75,
      P(32) => p_reg_reg_n_76,
      P(31) => p_reg_reg_n_77,
      P(30) => p_reg_reg_n_78,
      P(29) => p_reg_reg_n_79,
      P(28) => p_reg_reg_n_80,
      P(27) => p_reg_reg_n_81,
      P(26) => p_reg_reg_n_82,
      P(25) => p_reg_reg_n_83,
      P(24) => p_reg_reg_n_84,
      P(23) => p_reg_reg_n_85,
      P(22 downto 15) => P(7 downto 0),
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\(0),
      I1 => \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\,
      O => \^cep\
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
        port map (
      I0 => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\,
      I1 => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\,
      I2 => img_in_data_empty_n,
      I3 => img_gray_src_data_full_n,
      I4 => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\,
      I5 => icmp_ln37_reg_155_pp0_iter5_reg,
      O => \^cea1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010011001000110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEA2,
      CEP => CEA2,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => P(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1 is
  port (
    tmp_5_fu_1807_p9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1 is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\src_buf_V_5_6_3_reg_3933[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3\(2),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4\(2),
      I2 => Q(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5\(2),
      I4 => Q(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(2),
      O => mux_2_0(2)
    );
\src_buf_V_5_6_3_reg_3933[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0\(2),
      I1 => Q(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1\(2),
      I3 => Q(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2\(2),
      O => mux_2_1(2)
    );
\src_buf_V_5_6_3_reg_3933[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3\(1),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4\(1),
      I2 => Q(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5\(1),
      I4 => Q(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(1),
      O => mux_2_0(1)
    );
\src_buf_V_5_6_3_reg_3933[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0\(1),
      I1 => Q(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1\(1),
      I3 => Q(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2\(1),
      O => mux_2_1(1)
    );
\src_buf_V_5_6_3_reg_3933[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3\(0),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4\(0),
      I2 => Q(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5\(0),
      I4 => Q(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(0),
      O => mux_2_0(0)
    );
\src_buf_V_5_6_3_reg_3933[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0\(0),
      I1 => Q(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1\(0),
      I3 => Q(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2\(0),
      O => mux_2_1(0)
    );
\src_buf_V_5_6_3_reg_3933_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => tmp_5_fu_1807_p9(1),
      S => Q(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => tmp_5_fu_1807_p9(0),
      S => Q(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => tmp_5_fu_1807_p9(2),
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0 is
  port (
    start_for_Loop_loop_height_proc1618_U0_full_n : out STD_LOGIC;
    Loop_loop_height_proc1618_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0 is
  signal \^loop_loop_height_proc1618_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_loop_loop_height_proc1618_u0_full_n\ : STD_LOGIC;
begin
  Loop_loop_height_proc1618_U0_ap_start <= \^loop_loop_height_proc1618_u0_ap_start\;
  start_for_Loop_loop_height_proc1618_U0_full_n <= \^start_for_loop_loop_height_proc1618_u0_full_n\;
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr[1]_i_3__1_n_3\,
      I3 => internal_empty_n_reg_0,
      I4 => \^loop_loop_height_proc1618_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^loop_loop_height_proc1618_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_loop_loop_height_proc1618_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => \mOutPtr[1]_i_3__1_n_3\,
      O => \internal_full_n_i_1__3_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^start_for_loop_loop_height_proc1618_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => xfgray2rgb_1080_1920_U0_ap_start,
      I1 => \^start_for_loop_loop_height_proc1618_u0_full_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr[1]_i_3__1_n_3\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A55D555D5AA2A"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__1_n_3\,
      I1 => xfgray2rgb_1080_1920_U0_ap_start,
      I2 => \^start_for_loop_loop_height_proc1618_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__1_n_3\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^loop_loop_height_proc1618_u0_ap_start\,
      I1 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[1]_i_3__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_3\,
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_3\,
      D => \mOutPtr[1]_i_2__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0 is
  port (
    start_for_fast_0_0_1080_1920_1_U0_full_n : out STD_LOGIC;
    fast_0_0_1080_1920_1_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0 is
  signal \^fast_0_0_1080_1920_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_3\ : STD_LOGIC;
  signal internal_full_n_i_3_n_3 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_3\ : STD_LOGIC;
  signal \^start_for_fast_0_0_1080_1920_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair238";
begin
  fast_0_0_1080_1920_1_U0_ap_start <= \^fast_0_0_1080_1920_1_u0_ap_start\;
  start_for_fast_0_0_1080_1920_1_U0_full_n <= \^start_for_fast_0_0_1080_1920_1_u0_full_n\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_3\,
      I1 => mOutPtr(2),
      I2 => internal_empty_n_reg_1,
      I3 => \^fast_0_0_1080_1920_1_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_3\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr[2]_i_3_n_3\,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^fast_0_0_1080_1920_1_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__2_n_3\,
      I2 => start_once_reg,
      I3 => \^start_for_fast_0_0_1080_1920_1_u0_full_n\,
      I4 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I5 => internal_full_n_i_3_n_3,
      O => internal_full_n_i_1_n_3
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__2_n_3\
    );
internal_full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fast_0_0_1080_1920_1_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      O => internal_full_n_i_3_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^start_for_fast_0_0_1080_1920_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr[2]_i_3_n_3\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^fast_0_0_1080_1920_1_u0_ap_start\,
      I1 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I2 => \mOutPtr_reg[1]_0\,
      O => internal_empty_n_reg_0
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BF4040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^start_for_fast_0_0_1080_1920_1_u0_full_n\,
      I2 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^fast_0_0_1080_1920_1_u0_ap_start\,
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \mOutPtr[2]_i_3_n_3\,
      O => \mOutPtr[2]_i_2_n_3\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444444"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => \^fast_0_0_1080_1920_1_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \^start_for_fast_0_0_1080_1920_1_u0_full_n\,
      I4 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      O => \mOutPtr[2]_i_3_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_3\,
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_3\,
      D => \mOutPtr[2]_i_2_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0 is
  port (
    start_for_xfgray2rgb_1080_1920_U0_full_n : out STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    fast_0_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0 is
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_xfgray2rgb_1080_1920_u0_full_n\ : STD_LOGIC;
  signal \^xfgray2rgb_1080_1920_u0_ap_start\ : STD_LOGIC;
begin
  start_for_xfgray2rgb_1080_1920_U0_full_n <= \^start_for_xfgray2rgb_1080_1920_u0_full_n\;
  xfgray2rgb_1080_1920_U0_ap_start <= \^xfgray2rgb_1080_1920_u0_ap_start\;
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => internal_empty_n_reg_0,
      I4 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^xfgray2rgb_1080_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7080808"
    )
        port map (
      I0 => fast_0_0_1080_1920_1_U0_ap_start,
      I1 => \^start_for_xfgray2rgb_1080_1920_u0_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I4 => Q(0),
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0001FFF1FFFE000"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => Q(0),
      I3 => \^xfgray2rgb_1080_1920_u0_ap_start\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_3\,
      D => \mOutPtr[1]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0 is
  port (
    start_for_xfrgb2gray_1080_1920_U0_full_n : out STD_LOGIC;
    xfrgb2gray_1080_1920_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_fast_0_0_1080_1920_1_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0 is
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_xfrgb2gray_1080_1920_u0_full_n\ : STD_LOGIC;
  signal \^xfrgb2gray_1080_1920_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair241";
begin
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_xfrgb2gray_1080_1920_U0_full_n <= \^start_for_xfrgb2gray_1080_1920_u0_full_n\;
  xfrgb2gray_1080_1920_U0_ap_start <= \^xfrgb2gray_1080_1920_u0_ap_start\;
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I1 => Q(0),
      O => ap_NS_fsm1
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(1),
      I3 => \^internal_full_n_reg_0\,
      I4 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^xfrgb2gray_1080_1920_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \^internal_full_n_reg_0\,
      I5 => \internal_full_n_i_2__1_n_3\,
      O => \internal_full_n_i_1__0_n_3\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I1 => Q(1),
      O => \internal_full_n_i_2__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => start_for_fast_0_0_1080_1920_1_U0_full_n,
      I2 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I3 => Q(1),
      I4 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBF40"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => \^xfrgb2gray_1080_1920_u0_ap_start\,
      I2 => Q(1),
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2_n_3\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_xfrgb2gray_1080_1920_u0_full_n\,
      I1 => start_for_fast_0_0_1080_1920_1_U0_full_n,
      I2 => start_once_reg,
      O => \^internal_full_n_reg_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_3\,
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_3\,
      D => \mOutPtr[1]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    buf_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ram_reg_bram_0_7 : out STD_LOGIC;
    ap_block_pp3_stage0_subdone : out STD_LOGIC;
    ram_reg_bram_0_8 : out STD_LOGIC;
    ram_reg_bram_0_9 : out STD_LOGIC;
    ram_reg_bram_0_10 : out STD_LOGIC;
    ram_reg_bram_0_11 : out STD_LOGIC;
    ram_reg_bram_0_12 : out STD_LOGIC;
    ram_reg_bram_0_13 : out STD_LOGIC;
    ram_reg_bram_0_14 : out STD_LOGIC;
    ram_reg_bram_0_15 : out STD_LOGIC;
    ram_reg_bram_0_16 : out STD_LOGIC;
    ram_reg_bram_0_17 : out STD_LOGIC;
    ram_reg_bram_0_18 : out STD_LOGIC;
    ram_reg_bram_0_19 : out STD_LOGIC;
    ram_reg_bram_0_20 : out STD_LOGIC;
    ram_reg_bram_0_21 : out STD_LOGIC;
    ram_reg_bram_0_22 : out STD_LOGIC;
    ram_reg_bram_0_23 : out STD_LOGIC;
    ram_reg_bram_0_24 : out STD_LOGIC;
    ram_reg_bram_0_25 : out STD_LOGIC;
    ram_reg_bram_0_26 : out STD_LOGIC;
    ram_reg_bram_0_27 : out STD_LOGIC;
    ram_reg_bram_0_28 : out STD_LOGIC;
    ram_reg_bram_0_29 : out STD_LOGIC;
    ram_reg_bram_0_30 : out STD_LOGIC;
    ram_reg_bram_0_31 : out STD_LOGIC;
    ram_reg_bram_0_32 : out STD_LOGIC;
    ram_reg_bram_0_33 : out STD_LOGIC;
    ram_reg_bram_0_34 : out STD_LOGIC;
    ram_reg_bram_0_35 : out STD_LOGIC;
    ram_reg_bram_0_36 : out STD_LOGIC;
    ram_reg_bram_0_37 : out STD_LOGIC;
    ram_reg_bram_0_38 : out STD_LOGIC;
    ram_reg_bram_0_39 : out STD_LOGIC;
    ram_reg_bram_0_40 : out STD_LOGIC;
    ram_reg_bram_0_41 : out STD_LOGIC;
    ram_reg_bram_0_42 : out STD_LOGIC;
    ram_reg_bram_0_43 : out STD_LOGIC;
    ram_reg_bram_0_44 : out STD_LOGIC;
    ram_reg_bram_0_45 : out STD_LOGIC;
    ram_reg_bram_0_46 : out STD_LOGIC;
    ram_reg_bram_0_47 : out STD_LOGIC;
    ram_reg_bram_0_48 : out STD_LOGIC;
    ram_reg_bram_0_49 : out STD_LOGIC;
    ram_reg_bram_0_50 : out STD_LOGIC;
    ram_reg_bram_0_51 : out STD_LOGIC;
    ram_reg_bram_0_52 : out STD_LOGIC;
    ram_reg_bram_0_53 : out STD_LOGIC;
    ram_reg_bram_0_54 : out STD_LOGIC;
    ram_reg_bram_0_55 : out STD_LOGIC;
    ram_reg_bram_0_56 : out STD_LOGIC;
    ram_reg_bram_0_57 : out STD_LOGIC;
    ram_reg_bram_0_58 : out STD_LOGIC;
    ram_reg_bram_0_59 : out STD_LOGIC;
    ram_reg_bram_0_60 : out STD_LOGIC;
    ram_reg_bram_0_61 : out STD_LOGIC;
    ram_reg_bram_0_62 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_63 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_5_fu_1807_p9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_64 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_65 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_66 : in STD_LOGIC;
    ram_reg_bram_0_67 : in STD_LOGIC;
    ram_reg_bram_0_68 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln886_2_reg_3834_pp3_iter5_reg : in STD_LOGIC;
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    img_gray_dst_data_full_n : in STD_LOGIC;
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    and_ln271_reg_3784 : in STD_LOGIC;
    ram_reg_bram_0_69 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_70 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_4_6_3_reg_3939[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp3_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_2_n_3 : STD_LOGIC;
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal buf_6_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_6_V_we1 : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__2_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_6_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  DOUTBDOUT(0) <= \^doutbdout\(0);
  WEA(0) <= \^wea\(0);
  ap_block_pp3_stage0_subdone <= \^ap_block_pp3_stage0_subdone\;
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      I1 => \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\,
      I2 => img_gray_dst_data_full_n,
      I3 => ap_enable_reg_pp3_iter1_i_2_n_3,
      O => \^ap_block_pp3_stage0_subdone\
    );
ap_enable_reg_pp3_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => and_ln271_reg_3784,
      I3 => img_gray_src_data_empty_n,
      O => ap_enable_reg_pp3_iter1_i_2_n_3
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_63(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7) => buf_6_V_q0(7),
      DOUTBDOUT(6) => \^doutbdout\(0),
      DOUTBDOUT(5 downto 0) => buf_6_V_q0(5 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_6_V_we1,
      ENBWREN => \^buf_0_v_ce0\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_bram_0_64(0),
      I1 => \ram_reg_bram_0_i_2__2_n_3\,
      I2 => ram_reg_bram_0_64(1),
      I3 => ram_reg_bram_0_65(2),
      I4 => ram_reg_bram_0_65(1),
      I5 => ram_reg_bram_0_66,
      O => buf_6_V_we1
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(2),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(2),
      O => \^addrardaddr\(2)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(1),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(1),
      O => \^addrardaddr\(1)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(0),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(0),
      O => \^addrardaddr\(0)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_bram_0_67,
      I1 => ram_reg_bram_0_68(0),
      I2 => img_gray_src_data_empty_n,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => ram_reg_bram_0_68(1),
      I5 => \^ap_block_pp3_stage0_subdone\,
      O => \^wea\(0)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_gray_src_data_empty_n,
      I1 => ram_reg_bram_0_68(0),
      I2 => ram_reg_bram_0_67,
      O => \ram_reg_bram_0_i_2__2_n_3\
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \^ap_block_pp3_stage0_subdone\,
      O => \^buf_0_v_ce0\
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(10),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(10),
      O => \^addrardaddr\(10)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(9),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(9),
      O => \^addrardaddr\(9)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(8),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(8),
      O => \^addrardaddr\(8)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(7),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(7),
      O => \^addrardaddr\(7)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(6),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(6),
      O => \^addrardaddr\(6)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(5),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(5),
      O => \^addrardaddr\(5)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(4),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(4),
      O => \^addrardaddr\(4)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_bram_0_69(3),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_68(1),
      I3 => ram_reg_bram_0_70(3),
      O => \^addrardaddr\(3)
    );
\src_buf_V_0_6_3_reg_3963[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_38
    );
\src_buf_V_0_6_3_reg_3963[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_37
    );
\src_buf_V_0_6_3_reg_3963[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_36
    );
\src_buf_V_0_6_3_reg_3963[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_35
    );
\src_buf_V_0_6_3_reg_3963[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_34
    );
\src_buf_V_0_6_3_reg_3963[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_33
    );
\src_buf_V_0_6_3_reg_3963[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_32
    );
\src_buf_V_0_6_3_reg_3963[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_31
    );
\src_buf_V_1_6_3_reg_3957[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_62
    );
\src_buf_V_1_6_3_reg_3957[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_61
    );
\src_buf_V_1_6_3_reg_3957[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_60
    );
\src_buf_V_1_6_3_reg_3957[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_59
    );
\src_buf_V_1_6_3_reg_3957[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_58
    );
\src_buf_V_1_6_3_reg_3957[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_57
    );
\src_buf_V_1_6_3_reg_3957[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_56
    );
\src_buf_V_1_6_3_reg_3957[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_55
    );
\src_buf_V_2_6_3_reg_3951[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_26
    );
\src_buf_V_2_6_3_reg_3951[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_27
    );
\src_buf_V_2_6_3_reg_3951[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_25
    );
\src_buf_V_2_6_3_reg_3951[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_28
    );
\src_buf_V_2_6_3_reg_3951[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_24
    );
\src_buf_V_2_6_3_reg_3951[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_29
    );
\src_buf_V_2_6_3_reg_3951[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_23
    );
\src_buf_V_2_6_3_reg_3951[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_30
    );
\src_buf_V_3_6_3_reg_3945[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_16
    );
\src_buf_V_3_6_3_reg_3945[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_17
    );
\src_buf_V_3_6_3_reg_3945[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_18
    );
\src_buf_V_3_6_3_reg_3945[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_19
    );
\src_buf_V_3_6_3_reg_3945[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_20
    );
\src_buf_V_3_6_3_reg_3945[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_21
    );
\src_buf_V_3_6_3_reg_3945[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_15
    );
\src_buf_V_3_6_3_reg_3945[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_22
    );
\src_buf_V_4_6_3_reg_3939[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_11
    );
\src_buf_V_4_6_3_reg_3939[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_12
    );
\src_buf_V_4_6_3_reg_3939[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_10
    );
\src_buf_V_4_6_3_reg_3939[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_13
    );
\src_buf_V_4_6_3_reg_3939[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_9
    );
\src_buf_V_4_6_3_reg_3939[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_14
    );
\src_buf_V_4_6_3_reg_3939[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_2\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_8
    );
\src_buf_V_5_6_3_reg_3933[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_3
    );
\src_buf_V_5_6_3_reg_3933[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_54
    );
\src_buf_V_5_6_3_reg_3933[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_4
    );
\src_buf_V_5_6_3_reg_3933[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_53
    );
\src_buf_V_5_6_3_reg_3933[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_2
    );
\src_buf_V_5_6_3_reg_3933[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_52
    );
\src_buf_V_5_6_3_reg_3933[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_5
    );
\src_buf_V_5_6_3_reg_3933[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_51
    );
\src_buf_V_5_6_3_reg_3933[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_1
    );
\src_buf_V_5_6_3_reg_3933[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_50
    );
\src_buf_V_5_6_3_reg_3933[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_6
    );
\src_buf_V_5_6_3_reg_3933[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_49
    );
\src_buf_V_5_6_3_reg_3933[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_7
    );
\src_buf_V_5_6_3_reg_3933[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_48
    );
\src_buf_V_5_6_3_reg_3933[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => tmp_5_fu_1807_p9(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => tmp_5_fu_1807_p9(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_0
    );
\src_buf_V_5_6_3_reg_3933[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_47
    );
\src_buf_V_6_6_3_reg_3927[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(0),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(0),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      O => ram_reg_bram_0_46
    );
\src_buf_V_6_6_3_reg_3927[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(1),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(1),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      O => ram_reg_bram_0_45
    );
\src_buf_V_6_6_3_reg_3927[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(2),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(2),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      O => ram_reg_bram_0_44
    );
\src_buf_V_6_6_3_reg_3927[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(3),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(3),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      O => ram_reg_bram_0_43
    );
\src_buf_V_6_6_3_reg_3927[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(4),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(4),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      O => ram_reg_bram_0_42
    );
\src_buf_V_6_6_3_reg_3927[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(5),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(5),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      O => ram_reg_bram_0_41
    );
\src_buf_V_6_6_3_reg_3927[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(6),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      O => ram_reg_bram_0_40
    );
\src_buf_V_6_6_3_reg_3927[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_6_V_q0(7),
      I1 => ram_reg_bram_0_65(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7),
      I3 => ram_reg_bram_0_65(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      O => ram_reg_bram_0_39
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_i_i29_reg_3668_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_i_i29_reg_3668_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\ : out STD_LOGIC;
    \src_buf_V_4_1_1_reg_1053_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_4_1_reg_1017_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_3_1_reg_1029_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \spec_select5219_reg_3712_reg[0]\ : out STD_LOGIC;
    \src_buf_V_5_2_1_reg_1005_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_6_3_reg_3927_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \spec_select5235_reg_3717_reg[0]\ : out STD_LOGIC;
    \src_buf_V_6_4_1_reg_957_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_0\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_1\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_2\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_3\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_4\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_5\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_5\ : out STD_LOGIC;
    \spec_select5219_reg_3712_reg[0]_6\ : out STD_LOGIC;
    \spec_select5235_reg_3717_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\ : out STD_LOGIC;
    \src_buf_V_3_1_1_reg_1101_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\ : out STD_LOGIC;
    \src_buf_V_3_2_1_reg_1089_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\ : out STD_LOGIC;
    \src_buf_V_2_2_1_reg_1137_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_4_1_reg_1113_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\ : out STD_LOGIC;
    \src_buf_V_1_3_1_reg_1173_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_4_1_reg_1161_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_4_1_reg_1065_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\ : out STD_LOGIC;
    \src_buf_V_0_4_1_reg_1197_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\ : out STD_LOGIC;
    \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\ : out STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    zext_ln37_reg_3648 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \and_ln192_5_reg_3907_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_6_3_reg_3939_reg[5]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\ : in STD_LOGIC;
    \src_buf_V_4_3_1_reg_1029_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_3_1_reg_1029_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_1_1_reg_1053_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_1_1_reg_1053_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln882_2_reg_3771_pp3_iter2_reg : in STD_LOGIC;
    spec_select5203_reg_3707 : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]_1\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_2_1_reg_1005_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_2_1_reg_1005_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select5219_reg_3712 : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[7]_0\ : in STD_LOGIC;
    \src_buf_V_6_4_1_reg_957_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_4_1_reg_957_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select5235_reg_3717 : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[7]_0\ : in STD_LOGIC;
    tmp_5_fu_1807_p9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_6_6_3_reg_3927_reg[7]_1\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_4_1_reg_957_reg[2]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[4]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[4]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]_0\ : in STD_LOGIC;
    \src_buf_V_3_2_1_reg_1089_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln192_5_reg_3907[0]_i_38_0\ : in STD_LOGIC;
    \src_buf_V_3_2_1_reg_1089_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln192_5_reg_3907[0]_i_52_0\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[2]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[2]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[0]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]_0\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[1]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[1]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]_0\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[3]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[3]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[5]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[6]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[6]_0\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]_0\ : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\ : in STD_LOGIC;
    \src_buf_V_3_1_1_reg_1101_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_1_1_reg_1101_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_2_1_reg_1137_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_2_1_reg_1137_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_4_1_reg_1161_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_3_1_reg_1173_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_3_1_reg_1173_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[6]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[0]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[1]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[2]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[3]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[4]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[5]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[7]_3\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[6]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[4]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[2]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[0]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[1]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[3]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[5]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[7]_3\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[6]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[5]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[4]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[3]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[2]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[1]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]_1\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_1\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[6]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[4]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[3]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[2]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[1]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]_1\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[6]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[5]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[4]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[3]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[2]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[1]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10 is
  signal \and_ln192_2_reg_3886[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_32_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_33_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_34_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_35_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_36_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_37_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_38_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_39_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_40_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_41_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_42_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_43_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_54_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_55_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_56_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_57_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_58_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_59_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_60_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_61_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_67_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_68_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_69_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_70_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_71_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_18_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_32_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_33_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_34_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_35_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900[0]_i_9_n_3\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_4_reg_3900_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_32_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_33_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_34_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_35_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_36_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_37_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_38_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_39_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_40_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_41_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_42_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_43_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_44_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_52_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_53_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_54_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_55_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_56_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_57_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_58_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_59_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_63_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_64_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_65_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_66_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_67_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_68_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_69_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_5_n_10\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_6_n_10\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_6_n_8\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_6_n_9\ : STD_LOGIC;
  signal buf_3_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_3_V_we1 : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\ : STD_LOGIC;
  signal \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\ : STD_LOGIC;
  signal ram_reg_bram_0_i_14_n_3 : STD_LOGIC;
  signal \ram_reg_bram_0_i_15__0_n_3\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_0\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_1\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_2\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_3\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_4\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_5\ : STD_LOGIC;
  signal \^spec_select5219_reg_3712_reg[0]_6\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_0\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_1\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_2\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_3\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_4\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_5\ : STD_LOGIC;
  signal \^spec_select5235_reg_3717_reg[0]_6\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963[7]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957[7]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951[7]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[4]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[7]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[0]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[1]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[2]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[3]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[4]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[5]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_4_6_3_reg_3939[7]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[0]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[0]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[1]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[1]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[2]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[2]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[3]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[3]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[4]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[4]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[5]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[5]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[6]_i_5_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[6]_i_7_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[7]_i_6_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[7]_i_8_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[0]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[1]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[2]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[3]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[4]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[5]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[6]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[7]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_4_reg_3900_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_4_reg_3900_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_4_reg_3900_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_4_reg_3900_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_55\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_58\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_67\ : label is "soft_lutpair62";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \and_ln192_2_reg_3886_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_2_reg_3886_reg[0]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_4_reg_3900[0]_i_24\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \and_ln192_4_reg_3900[0]_i_27\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \and_ln192_4_reg_3900[0]_i_30\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \and_ln192_4_reg_3900[0]_i_31\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \and_ln192_4_reg_3900[0]_i_34\ : label is "soft_lutpair63";
  attribute COMPARATOR_THRESHOLD of \and_ln192_4_reg_3900_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_4_reg_3900_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_59\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_66\ : label is "soft_lutpair63";
  attribute COMPARATOR_THRESHOLD of \and_ln192_5_reg_3907_reg[0]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_5_reg_3907_reg[0]_i_6\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_3_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\;
  \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\ <= \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\;
  \spec_select5219_reg_3712_reg[0]\ <= \^spec_select5219_reg_3712_reg[0]\;
  \spec_select5219_reg_3712_reg[0]_0\ <= \^spec_select5219_reg_3712_reg[0]_0\;
  \spec_select5219_reg_3712_reg[0]_1\ <= \^spec_select5219_reg_3712_reg[0]_1\;
  \spec_select5219_reg_3712_reg[0]_2\ <= \^spec_select5219_reg_3712_reg[0]_2\;
  \spec_select5219_reg_3712_reg[0]_3\ <= \^spec_select5219_reg_3712_reg[0]_3\;
  \spec_select5219_reg_3712_reg[0]_4\ <= \^spec_select5219_reg_3712_reg[0]_4\;
  \spec_select5219_reg_3712_reg[0]_5\ <= \^spec_select5219_reg_3712_reg[0]_5\;
  \spec_select5219_reg_3712_reg[0]_6\ <= \^spec_select5219_reg_3712_reg[0]_6\;
  \spec_select5235_reg_3717_reg[0]\ <= \^spec_select5235_reg_3717_reg[0]\;
  \spec_select5235_reg_3717_reg[0]_0\ <= \^spec_select5235_reg_3717_reg[0]_0\;
  \spec_select5235_reg_3717_reg[0]_1\ <= \^spec_select5235_reg_3717_reg[0]_1\;
  \spec_select5235_reg_3717_reg[0]_2\ <= \^spec_select5235_reg_3717_reg[0]_2\;
  \spec_select5235_reg_3717_reg[0]_3\ <= \^spec_select5235_reg_3717_reg[0]_3\;
  \spec_select5235_reg_3717_reg[0]_4\ <= \^spec_select5235_reg_3717_reg[0]_4\;
  \spec_select5235_reg_3717_reg[0]_5\ <= \^spec_select5235_reg_3717_reg[0]_5\;
  \spec_select5235_reg_3717_reg[0]_6\ <= \^spec_select5235_reg_3717_reg[0]_6\;
\and_ln192_2_reg_3886[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445454504040445"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_25_n_3\
    );
\and_ln192_2_reg_3886[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B28B8BE822828288"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I1 => \and_ln192_2_reg_3886[0]_i_55_n_3\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_2_reg_3886[0]_i_26_n_3\
    );
\and_ln192_2_reg_3886[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I1 => \and_ln192_2_reg_3886[0]_i_56_n_3\,
      I2 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      I3 => \and_ln192_2_reg_3886[0]_i_57_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_27_n_3\
    );
\and_ln192_2_reg_3886[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I1 => \and_ln192_2_reg_3886[0]_i_58_n_3\,
      I2 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      I3 => \and_ln192_2_reg_3886[0]_i_59_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_28_n_3\
    );
\and_ln192_2_reg_3886[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I1 => \and_ln192_2_reg_3886[0]_i_60_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_61_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_2_reg_3886[0]_i_29_n_3\
    );
\and_ln192_2_reg_3886[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A9A9A5959599A"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_30_n_3\
    );
\and_ln192_2_reg_3886[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690600690090690"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_55_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I2 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_2_reg_3886[0]_i_31_n_3\
    );
\and_ln192_2_reg_3886[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_56_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I2 => \and_ln192_2_reg_3886[0]_i_57_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      O => \and_ln192_2_reg_3886[0]_i_32_n_3\
    );
\and_ln192_2_reg_3886[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_58_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I2 => \and_ln192_2_reg_3886[0]_i_59_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      O => \and_ln192_2_reg_3886[0]_i_33_n_3\
    );
\and_ln192_2_reg_3886[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_60_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I2 => \and_ln192_2_reg_3886[0]_i_61_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_2_reg_3886[0]_i_34_n_3\
    );
\and_ln192_2_reg_3886[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"441414114D747417"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_2_reg_3886[0]_i_55_n_3\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_2_reg_3886[0]_i_35_n_3\
    );
\and_ln192_2_reg_3886[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_2_reg_3886[0]_i_56_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_57_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_2_reg_3886[0]_i_36_n_3\
    );
\and_ln192_2_reg_3886[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_2_reg_3886[0]_i_58_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_59_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_2_reg_3886[0]_i_37_n_3\
    );
\and_ln192_2_reg_3886[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_2_reg_3886[0]_i_60_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \and_ln192_2_reg_3886[0]_i_61_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_38_n_3\
    );
\and_ln192_2_reg_3886[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I2 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_39_n_3\
    );
\and_ln192_2_reg_3886[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690600690090690"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_55_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_2_reg_3886[0]_i_54_n_3\,
      I3 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_2_reg_3886[0]_i_40_n_3\
    );
\and_ln192_2_reg_3886[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_56_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_2_reg_3886[0]_i_57_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_2_reg_3886[0]_i_41_n_3\
    );
\and_ln192_2_reg_3886[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_58_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_2_reg_3886[0]_i_59_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_2_reg_3886[0]_i_42_n_3\
    );
\and_ln192_2_reg_3886[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_61_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \and_ln192_2_reg_3886[0]_i_60_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_2_reg_3886[0]_i_43_n_3\
    );
\and_ln192_2_reg_3886[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD40000FFFFDDD4"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I2 => \and_ln192_2_reg_3886[0]_i_67_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_68_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I5 => \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_54_n_3\
    );
\and_ln192_2_reg_3886[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_55_n_3\
    );
\and_ln192_2_reg_3886[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D00FF4DB2FF00B2"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_2_reg_3886[0]_i_69_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\,
      I5 => \and_ln192_2_reg_3886[0]_i_70_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_56_n_3\
    );
\and_ln192_2_reg_3886[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_2_reg_3886[0]_i_69_n_3\,
      I3 => \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      O => \and_ln192_2_reg_3886[0]_i_57_n_3\
    );
\and_ln192_2_reg_3886[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666999"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_69_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      O => \and_ln192_2_reg_3886[0]_i_58_n_3\
    );
\and_ln192_2_reg_3886[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666999"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_71_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      I3 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      O => \and_ln192_2_reg_3886[0]_i_59_n_3\
    );
\and_ln192_2_reg_3886[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_52_0\,
      O => \and_ln192_2_reg_3886[0]_i_60_n_3\
    );
\and_ln192_2_reg_3886[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I1 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_61_n_3\
    );
\and_ln192_2_reg_3886[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_67_n_3\
    );
\and_ln192_2_reg_3886[0]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDD0"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_2_reg_3886[0]_i_71_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_68_n_3\
    );
\and_ln192_2_reg_3886[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2ABFB"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      I4 => \and_ln192_2_reg_3886[0]_i_71_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_69_n_3\
    );
\and_ln192_2_reg_3886[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(5),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(5),
      I3 => \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_70_n_3\
    );
\and_ln192_2_reg_3886[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD5DFD5DFFFF"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I4 => \and_ln192_5_reg_3907[0]_i_52_0\,
      I5 => \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_71_n_3\
    );
\and_ln192_2_reg_3886_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_2_reg_3886_reg[0]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sub_i_i29_reg_3668_reg[8]_0\(0),
      CO(3) => \and_ln192_2_reg_3886_reg[0]_i_4_n_7\,
      CO(2) => \and_ln192_2_reg_3886_reg[0]_i_4_n_8\,
      CO(1) => \and_ln192_2_reg_3886_reg[0]_i_4_n_9\,
      CO(0) => \and_ln192_2_reg_3886_reg[0]_i_4_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_2_reg_3886[0]_i_25_n_3\,
      DI(3) => \and_ln192_2_reg_3886[0]_i_26_n_3\,
      DI(2) => \and_ln192_2_reg_3886[0]_i_27_n_3\,
      DI(1) => \and_ln192_2_reg_3886[0]_i_28_n_3\,
      DI(0) => \and_ln192_2_reg_3886[0]_i_29_n_3\,
      O(7 downto 0) => \NLW_and_ln192_2_reg_3886_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_2_reg_3886[0]_i_30_n_3\,
      S(3) => \and_ln192_2_reg_3886[0]_i_31_n_3\,
      S(2) => \and_ln192_2_reg_3886[0]_i_32_n_3\,
      S(1) => \and_ln192_2_reg_3886[0]_i_33_n_3\,
      S(0) => \and_ln192_2_reg_3886[0]_i_34_n_3\
    );
\and_ln192_2_reg_3886_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_2_reg_3886_reg[0]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zext_ln37_reg_3648_reg[7]_1\(0),
      CO(3) => \and_ln192_2_reg_3886_reg[0]_i_5_n_7\,
      CO(2) => \and_ln192_2_reg_3886_reg[0]_i_5_n_8\,
      CO(1) => \and_ln192_2_reg_3886_reg[0]_i_5_n_9\,
      CO(0) => \and_ln192_2_reg_3886_reg[0]_i_5_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_2_reg_3886[0]_i_35_n_3\,
      DI(2) => \and_ln192_2_reg_3886[0]_i_36_n_3\,
      DI(1) => \and_ln192_2_reg_3886[0]_i_37_n_3\,
      DI(0) => \and_ln192_2_reg_3886[0]_i_38_n_3\,
      O(7 downto 0) => \NLW_and_ln192_2_reg_3886_reg[0]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_2_reg_3886[0]_i_39_n_3\,
      S(3) => \and_ln192_2_reg_3886[0]_i_40_n_3\,
      S(2) => \and_ln192_2_reg_3886[0]_i_41_n_3\,
      S(1) => \and_ln192_2_reg_3886[0]_i_42_n_3\,
      S(0) => \and_ln192_2_reg_3886[0]_i_43_n_3\
    );
\and_ln192_4_reg_3900[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690600690090690"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_24_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I2 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_4_reg_3900[0]_i_10_n_3\
    );
\and_ln192_4_reg_3900[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_25_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I2 => \and_ln192_4_reg_3900[0]_i_26_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      O => \and_ln192_4_reg_3900[0]_i_11_n_3\
    );
\and_ln192_4_reg_3900[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_27_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I2 => \and_ln192_4_reg_3900[0]_i_28_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      O => \and_ln192_4_reg_3900[0]_i_12_n_3\
    );
\and_ln192_4_reg_3900[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_29_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I2 => \and_ln192_4_reg_3900[0]_i_30_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_4_reg_3900[0]_i_13_n_3\
    );
\and_ln192_4_reg_3900[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"441414114D747417"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_4_reg_3900[0]_i_24_n_3\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_4_reg_3900[0]_i_14_n_3\
    );
\and_ln192_4_reg_3900[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_4_reg_3900[0]_i_25_n_3\,
      I2 => \and_ln192_4_reg_3900[0]_i_26_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_4_reg_3900[0]_i_15_n_3\
    );
\and_ln192_4_reg_3900[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_4_reg_3900[0]_i_27_n_3\,
      I2 => \and_ln192_4_reg_3900[0]_i_28_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_4_reg_3900[0]_i_16_n_3\
    );
\and_ln192_4_reg_3900[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_4_reg_3900[0]_i_29_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \and_ln192_4_reg_3900[0]_i_30_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_17_n_3\
    );
\and_ln192_4_reg_3900[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I2 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_18_n_3\
    );
\and_ln192_4_reg_3900[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690600690090690"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_24_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I3 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_4_reg_3900[0]_i_19_n_3\
    );
\and_ln192_4_reg_3900[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_25_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_4_reg_3900[0]_i_26_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_4_reg_3900[0]_i_20_n_3\
    );
\and_ln192_4_reg_3900[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_27_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_4_reg_3900[0]_i_28_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_4_reg_3900[0]_i_21_n_3\
    );
\and_ln192_4_reg_3900[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_30_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \and_ln192_4_reg_3900[0]_i_29_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_4_reg_3900[0]_i_22_n_3\
    );
\and_ln192_4_reg_3900[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0E0000FFFFEF0E"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_31_n_3\,
      I1 => \and_ln192_4_reg_3900[0]_i_32_n_3\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I5 => \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_23_n_3\
    );
\and_ln192_4_reg_3900[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_24_n_3\
    );
\and_ln192_4_reg_3900[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BB2BD4DD44D4"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I4 => \and_ln192_4_reg_3900[0]_i_33_n_3\,
      I5 => \and_ln192_4_reg_3900[0]_i_34_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_25_n_3\
    );
\and_ln192_4_reg_3900[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_4_reg_3900[0]_i_33_n_3\,
      I3 => \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      O => \and_ln192_4_reg_3900[0]_i_26_n_3\
    );
\and_ln192_4_reg_3900[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666999"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_33_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      O => \and_ln192_4_reg_3900[0]_i_27_n_3\
    );
\and_ln192_4_reg_3900[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666999"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_35_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      I3 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      O => \and_ln192_4_reg_3900[0]_i_28_n_3\
    );
\and_ln192_4_reg_3900[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_52_0\,
      O => \and_ln192_4_reg_3900[0]_i_29_n_3\
    );
\and_ln192_4_reg_3900[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I1 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_30_n_3\
    );
\and_ln192_4_reg_3900[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_31_n_3\
    );
\and_ln192_4_reg_3900[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DD00D0"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\,
      I4 => \and_ln192_4_reg_3900[0]_i_35_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_32_n_3\
    );
\and_ln192_4_reg_3900[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDD4D"
    )
        port map (
      I0 => \and_ln192_4_reg_3900[0]_i_35_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      O => \and_ln192_4_reg_3900[0]_i_33_n_3\
    );
\and_ln192_4_reg_3900[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(5),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(5),
      I3 => \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_34_n_3\
    );
\and_ln192_4_reg_3900[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD5DFD5DFFFF"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I4 => \and_ln192_5_reg_3907[0]_i_52_0\,
      I5 => \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_35_n_3\
    );
\and_ln192_4_reg_3900[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445454504040445"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_4_n_3\
    );
\and_ln192_4_reg_3900[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B28B8BE822828288"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I1 => \and_ln192_4_reg_3900[0]_i_24_n_3\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_4_reg_3900[0]_i_5_n_3\
    );
\and_ln192_4_reg_3900[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I1 => \and_ln192_4_reg_3900[0]_i_25_n_3\,
      I2 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      I3 => \and_ln192_4_reg_3900[0]_i_26_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_6_n_3\
    );
\and_ln192_4_reg_3900[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I1 => \and_ln192_4_reg_3900[0]_i_27_n_3\,
      I2 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      I3 => \and_ln192_4_reg_3900[0]_i_28_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_7_n_3\
    );
\and_ln192_4_reg_3900[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I1 => \and_ln192_4_reg_3900[0]_i_29_n_3\,
      I2 => \and_ln192_4_reg_3900[0]_i_30_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_4_reg_3900[0]_i_8_n_3\
    );
\and_ln192_4_reg_3900[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A9A9A5959599A"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \and_ln192_4_reg_3900[0]_i_23_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      O => \and_ln192_4_reg_3900[0]_i_9_n_3\
    );
\and_ln192_4_reg_3900_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_4_reg_3900_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sub_i_i29_reg_3668_reg[8]\(0),
      CO(3) => \and_ln192_4_reg_3900_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_4_reg_3900_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_4_reg_3900_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_4_reg_3900_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_4_reg_3900[0]_i_4_n_3\,
      DI(3) => \and_ln192_4_reg_3900[0]_i_5_n_3\,
      DI(2) => \and_ln192_4_reg_3900[0]_i_6_n_3\,
      DI(1) => \and_ln192_4_reg_3900[0]_i_7_n_3\,
      DI(0) => \and_ln192_4_reg_3900[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_4_reg_3900_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_4_reg_3900[0]_i_9_n_3\,
      S(3) => \and_ln192_4_reg_3900[0]_i_10_n_3\,
      S(2) => \and_ln192_4_reg_3900[0]_i_11_n_3\,
      S(1) => \and_ln192_4_reg_3900[0]_i_12_n_3\,
      S(0) => \and_ln192_4_reg_3900[0]_i_13_n_3\
    );
\and_ln192_4_reg_3900_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_4_reg_3900_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zext_ln37_reg_3648_reg[7]_0\(0),
      CO(3) => \and_ln192_4_reg_3900_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_4_reg_3900_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_4_reg_3900_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_4_reg_3900_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_4_reg_3900[0]_i_14_n_3\,
      DI(2) => \and_ln192_4_reg_3900[0]_i_15_n_3\,
      DI(1) => \and_ln192_4_reg_3900[0]_i_16_n_3\,
      DI(0) => \and_ln192_4_reg_3900[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_4_reg_3900_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_4_reg_3900[0]_i_18_n_3\,
      S(3) => \and_ln192_4_reg_3900[0]_i_19_n_3\,
      S(2) => \and_ln192_4_reg_3900[0]_i_20_n_3\,
      S(1) => \and_ln192_4_reg_3900[0]_i_21_n_3\,
      S(0) => \and_ln192_4_reg_3900[0]_i_22_n_3\
    );
\and_ln192_5_reg_3907[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054555500004054"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_26_n_3\
    );
\and_ln192_5_reg_3907[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BE2E28E22828288"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I1 => \and_ln192_5_reg_3907[0]_i_53_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I3 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I4 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_5_reg_3907[0]_i_27_n_3\
    );
\and_ln192_5_reg_3907[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I1 => \and_ln192_5_reg_3907[0]_i_54_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_55_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      O => \and_ln192_5_reg_3907[0]_i_28_n_3\
    );
\and_ln192_5_reg_3907[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I1 => \and_ln192_5_reg_3907[0]_i_56_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_57_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      O => \and_ln192_5_reg_3907[0]_i_29_n_3\
    );
\and_ln192_5_reg_3907[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I1 => \and_ln192_5_reg_3907[0]_i_58_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_59_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_5_reg_3907[0]_i_30_n_3\
    );
\and_ln192_5_reg_3907[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9AAAA555595A9"
    )
        port map (
      I0 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(7),
      I1 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_31_n_3\
    );
\and_ln192_5_reg_3907[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_53_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(6),
      I2 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I3 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(5),
      O => \and_ln192_5_reg_3907[0]_i_32_n_3\
    );
\and_ln192_5_reg_3907[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_54_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(4),
      I2 => \and_ln192_5_reg_3907[0]_i_55_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(3),
      O => \and_ln192_5_reg_3907[0]_i_33_n_3\
    );
\and_ln192_5_reg_3907[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_56_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(2),
      I2 => \and_ln192_5_reg_3907[0]_i_57_n_3\,
      I3 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(1),
      O => \and_ln192_5_reg_3907[0]_i_34_n_3\
    );
\and_ln192_5_reg_3907[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_58_n_3\,
      I1 => \and_ln192_5_reg_3907_reg[0]_i_5_0\(0),
      I2 => \and_ln192_5_reg_3907[0]_i_59_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_5_reg_3907[0]_i_35_n_3\
    );
\and_ln192_5_reg_3907[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44141411D41D1D71"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_5_reg_3907[0]_i_53_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I3 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I4 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_5_reg_3907[0]_i_36_n_3\
    );
\and_ln192_5_reg_3907[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_5_reg_3907[0]_i_54_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \and_ln192_5_reg_3907[0]_i_55_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_37_n_3\
    );
\and_ln192_5_reg_3907[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_5_reg_3907[0]_i_56_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \and_ln192_5_reg_3907[0]_i_57_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_38_n_3\
    );
\and_ln192_5_reg_3907[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_5_reg_3907[0]_i_58_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \and_ln192_5_reg_3907[0]_i_59_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_39_n_3\
    );
\and_ln192_5_reg_3907[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44D4D4DD"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I3 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I4 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_40_n_3\
    );
\and_ln192_5_reg_3907[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_53_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_5_reg_3907[0]_i_52_n_3\,
      I3 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_5_reg_3907[0]_i_41_n_3\
    );
\and_ln192_5_reg_3907[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_54_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_5_reg_3907[0]_i_55_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_5_reg_3907[0]_i_42_n_3\
    );
\and_ln192_5_reg_3907[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_56_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_5_reg_3907[0]_i_57_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_5_reg_3907[0]_i_43_n_3\
    );
\and_ln192_5_reg_3907[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_59_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \and_ln192_5_reg_3907[0]_i_58_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_5_reg_3907[0]_i_44_n_3\
    );
\and_ln192_5_reg_3907[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444DFFFF0000444D"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I1 => \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_63_n_3\,
      I3 => \and_ln192_5_reg_3907[0]_i_64_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I5 => \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_52_n_3\
    );
\and_ln192_5_reg_3907[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7),
      O => \and_ln192_5_reg_3907[0]_i_53_n_3\
    );
\and_ln192_5_reg_3907[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFF004DB200FFB2"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_5_reg_3907[0]_i_65_n_3\,
      I3 => \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I5 => \and_ln192_5_reg_3907[0]_i_66_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_54_n_3\
    );
\and_ln192_5_reg_3907[0]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I2 => \and_ln192_5_reg_3907[0]_i_65_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      I4 => \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_55_n_3\
    );
\and_ln192_5_reg_3907[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_65_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I2 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      I4 => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_56_n_3\
    );
\and_ln192_5_reg_3907[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_67_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      I2 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_57_n_3\
    );
\and_ln192_5_reg_3907[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I3 => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\,
      I4 => \and_ln192_5_reg_3907[0]_i_52_0\,
      I5 => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_58_n_3\
    );
\and_ln192_5_reg_3907[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I2 => \and_ln192_5_reg_3907[0]_i_38_0\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      O => \and_ln192_5_reg_3907[0]_i_59_n_3\
    );
\and_ln192_5_reg_3907[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_63_n_3\
    );
\and_ln192_5_reg_3907[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022AAAAA0000022A"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_68_n_3\,
      I1 => \and_ln192_5_reg_3907[0]_i_52_0\,
      I2 => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\,
      I3 => \and_ln192_5_reg_3907[0]_i_69_n_3\,
      I4 => \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\,
      I5 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1),
      O => \and_ln192_5_reg_3907[0]_i_64_n_3\
    );
\and_ln192_5_reg_3907[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD44D444D44444"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1),
      I1 => \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\,
      I2 => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_52_0\,
      O => \and_ln192_5_reg_3907[0]_i_65_n_3\
    );
\and_ln192_5_reg_3907[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(5),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(5),
      O => \and_ln192_5_reg_3907[0]_i_66_n_3\
    );
\and_ln192_5_reg_3907[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02A202A20000"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\,
      I1 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I3 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I4 => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_52_0\,
      O => \and_ln192_5_reg_3907[0]_i_67_n_3\
    );
\and_ln192_5_reg_3907[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      I1 => \src_buf_V_4_6_3_reg_3939[3]_i_4_n_3\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[3]\,
      I4 => spec_select5203_reg_3707,
      I5 => \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_68_n_3\
    );
\and_ln192_5_reg_3907[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[0]_i_4_n_3\,
      I1 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[0]\,
      I3 => spec_select5203_reg_3707,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\,
      I5 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      O => \and_ln192_5_reg_3907[0]_i_69_n_3\
    );
\and_ln192_5_reg_3907_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_5_reg_3907_reg[0]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => CO(0),
      CO(3) => \and_ln192_5_reg_3907_reg[0]_i_5_n_7\,
      CO(2) => \and_ln192_5_reg_3907_reg[0]_i_5_n_8\,
      CO(1) => \and_ln192_5_reg_3907_reg[0]_i_5_n_9\,
      CO(0) => \and_ln192_5_reg_3907_reg[0]_i_5_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_5_reg_3907[0]_i_26_n_3\,
      DI(3) => \and_ln192_5_reg_3907[0]_i_27_n_3\,
      DI(2) => \and_ln192_5_reg_3907[0]_i_28_n_3\,
      DI(1) => \and_ln192_5_reg_3907[0]_i_29_n_3\,
      DI(0) => \and_ln192_5_reg_3907[0]_i_30_n_3\,
      O(7 downto 0) => \NLW_and_ln192_5_reg_3907_reg[0]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_5_reg_3907[0]_i_31_n_3\,
      S(3) => \and_ln192_5_reg_3907[0]_i_32_n_3\,
      S(2) => \and_ln192_5_reg_3907[0]_i_33_n_3\,
      S(1) => \and_ln192_5_reg_3907[0]_i_34_n_3\,
      S(0) => \and_ln192_5_reg_3907[0]_i_35_n_3\
    );
\and_ln192_5_reg_3907_reg[0]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_5_reg_3907_reg[0]_i_6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zext_ln37_reg_3648_reg[7]\(0),
      CO(3) => \and_ln192_5_reg_3907_reg[0]_i_6_n_7\,
      CO(2) => \and_ln192_5_reg_3907_reg[0]_i_6_n_8\,
      CO(1) => \and_ln192_5_reg_3907_reg[0]_i_6_n_9\,
      CO(0) => \and_ln192_5_reg_3907_reg[0]_i_6_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_5_reg_3907[0]_i_36_n_3\,
      DI(2) => \and_ln192_5_reg_3907[0]_i_37_n_3\,
      DI(1) => \and_ln192_5_reg_3907[0]_i_38_n_3\,
      DI(0) => \and_ln192_5_reg_3907[0]_i_39_n_3\,
      O(7 downto 0) => \NLW_and_ln192_5_reg_3907_reg[0]_i_6_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_5_reg_3907[0]_i_40_n_3\,
      S(3) => \and_ln192_5_reg_3907[0]_i_41_n_3\,
      S(2) => \and_ln192_5_reg_3907[0]_i_42_n_3\,
      S(1) => \and_ln192_5_reg_3907[0]_i_43_n_3\,
      S(0) => \and_ln192_5_reg_3907[0]_i_44_n_3\
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(0),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(0),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(1),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(1),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(2),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(2),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(3),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(3),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(4),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(4),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(5),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(5),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(6),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(6),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(7),
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(7),
      O => \src_buf_V_0_3_1_reg_1209_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(2),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(3),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(4),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(5),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(6),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(7),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_1_2_1_reg_1185_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(2),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(3),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(4),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(5),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(6),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(7),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_2_1_1_reg_1149_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(2),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(3),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(4),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(5),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(6),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(7),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_3_1_1_reg_1101_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(2),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(3),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(4),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(5),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(6),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(7),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_4_1_1_reg_1053_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_2\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(0),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_3\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(1),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_1\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(2),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_4\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(3),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_0\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(4),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_5\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(5),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5219_reg_3712_reg[0]_6\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(6),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5219_reg_3712_reg[0]\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(7),
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      O => \src_buf_V_5_2_1_reg_1005_reg[7]\(7)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_2\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(0),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(0),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(0)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_3\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(1),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(1),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(1)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_1\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(2),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(2)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_4\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(3),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(3),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(3)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_0\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(4),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(4),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(4)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_5\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(5),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(5),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(5)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]_6\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(6),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(6),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(6)
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I1 => \^spec_select5235_reg_3717_reg[0]\,
      I2 => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(7),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I5 => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(7),
      O => \src_buf_V_6_3_1_reg_969_reg[7]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => buf_3_V_q0(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_3_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(0),
      I3 => img_gray_src_data_empty_n,
      O => ram_reg_bram_0_i_14_n_3
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_3(2),
      O => \ram_reg_bram_0_i_15__0_n_3\
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => ram_reg_bram_0_i_14_n_3,
      I1 => \ram_reg_bram_0_i_15__0_n_3\,
      I2 => ram_reg_bram_0_1(2),
      I3 => ram_reg_bram_0_1(1),
      I4 => ram_reg_bram_0_1(0),
      I5 => ram_reg_bram_0_2,
      O => buf_3_V_we1
    );
\src_buf_V_0_3_1_reg_1209[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(0),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(0)
    );
\src_buf_V_0_3_1_reg_1209[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(1),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(1)
    );
\src_buf_V_0_3_1_reg_1209[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(2),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(2)
    );
\src_buf_V_0_3_1_reg_1209[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(3),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(3)
    );
\src_buf_V_0_3_1_reg_1209[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(4),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(4)
    );
\src_buf_V_0_3_1_reg_1209[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(5),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(5)
    );
\src_buf_V_0_3_1_reg_1209[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(6),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(6)
    );
\src_buf_V_0_3_1_reg_1209[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(7),
      O => \src_buf_V_0_4_1_reg_1197_reg[7]\(7)
    );
\src_buf_V_0_4_1_reg_1197[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(0),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(0)
    );
\src_buf_V_0_4_1_reg_1197[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(1),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(1)
    );
\src_buf_V_0_4_1_reg_1197[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(2),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(2)
    );
\src_buf_V_0_4_1_reg_1197[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(3),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(3)
    );
\src_buf_V_0_4_1_reg_1197[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(4),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(4)
    );
\src_buf_V_0_4_1_reg_1197[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(5),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(5)
    );
\src_buf_V_0_4_1_reg_1197[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(6),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(6)
    );
\src_buf_V_0_4_1_reg_1197[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(7),
      O => \src_buf_V_0_6_3_reg_3963_reg[7]\(7)
    );
\src_buf_V_0_6_3_reg_3963[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(0),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\
    );
\src_buf_V_0_6_3_reg_3963[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_0_6_3_reg_3963[0]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(1),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\
    );
\src_buf_V_0_6_3_reg_3963[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_0_6_3_reg_3963[1]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(2),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\
    );
\src_buf_V_0_6_3_reg_3963[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_0_6_3_reg_3963[2]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(3),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\
    );
\src_buf_V_0_6_3_reg_3963[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_0_6_3_reg_3963[3]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(4),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\
    );
\src_buf_V_0_6_3_reg_3963[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_0_6_3_reg_3963[4]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(5),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\
    );
\src_buf_V_0_6_3_reg_3963[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_0_6_3_reg_3963[5]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(6),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\
    );
\src_buf_V_0_6_3_reg_3963[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_0_6_3_reg_3963[6]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(7),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\
    );
\src_buf_V_0_6_3_reg_3963[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_0_6_3_reg_3963_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_0_6_3_reg_3963_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_0_6_3_reg_3963[7]_i_3_n_3\
    );
\src_buf_V_0_6_3_reg_3963_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[0]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[0]_0\,
      O => \src_buf_V_0_6_3_reg_3963_reg[0]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[1]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[1]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[1]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[2]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[2]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[2]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[3]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[3]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[3]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[4]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[4]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[4]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[5]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[5]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[5]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[6]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[6]\,
      O => \src_buf_V_0_6_3_reg_3963_reg[6]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_0_6_3_reg_3963_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_0_6_3_reg_3963[7]_i_3_n_3\,
      I1 => \src_buf_V_0_6_3_reg_3963_reg[7]_2\,
      O => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2_n_3\,
      S => \src_buf_V_0_6_3_reg_3963_reg[0]\(2)
    );
\src_buf_V_1_2_1_reg_1185[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(0),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(0)
    );
\src_buf_V_1_2_1_reg_1185[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(1),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(1)
    );
\src_buf_V_1_2_1_reg_1185[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(2),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(2)
    );
\src_buf_V_1_2_1_reg_1185[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(3),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(3)
    );
\src_buf_V_1_2_1_reg_1185[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(4),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(4)
    );
\src_buf_V_1_2_1_reg_1185[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(5),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(5)
    );
\src_buf_V_1_2_1_reg_1185[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(6),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(6)
    );
\src_buf_V_1_2_1_reg_1185[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(7),
      O => \src_buf_V_1_3_1_reg_1173_reg[7]\(7)
    );
\src_buf_V_1_3_1_reg_1173[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(0),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(0)
    );
\src_buf_V_1_3_1_reg_1173[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(1),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(1)
    );
\src_buf_V_1_3_1_reg_1173[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(2),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(2)
    );
\src_buf_V_1_3_1_reg_1173[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(3),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(3)
    );
\src_buf_V_1_3_1_reg_1173[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(4),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(4)
    );
\src_buf_V_1_3_1_reg_1173[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(5),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(5)
    );
\src_buf_V_1_3_1_reg_1173[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(6),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(6)
    );
\src_buf_V_1_3_1_reg_1173[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(7),
      O => \src_buf_V_1_4_1_reg_1161_reg[7]\(7)
    );
\src_buf_V_1_4_1_reg_1161[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(0),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(0)
    );
\src_buf_V_1_4_1_reg_1161[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(1),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(1)
    );
\src_buf_V_1_4_1_reg_1161[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(2),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(2)
    );
\src_buf_V_1_4_1_reg_1161[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(3),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(3)
    );
\src_buf_V_1_4_1_reg_1161[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\,
      I1 => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(4),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(4)
    );
\src_buf_V_1_4_1_reg_1161[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(5),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(5)
    );
\src_buf_V_1_4_1_reg_1161[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(6),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(6)
    );
\src_buf_V_1_4_1_reg_1161[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(7),
      O => \src_buf_V_1_6_3_reg_3957_reg[7]\(7)
    );
\src_buf_V_1_6_3_reg_3957[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(0),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\
    );
\src_buf_V_1_6_3_reg_3957[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_1_6_3_reg_3957[0]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(1),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\
    );
\src_buf_V_1_6_3_reg_3957[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_1_6_3_reg_3957[1]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(2),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\
    );
\src_buf_V_1_6_3_reg_3957[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_1_6_3_reg_3957[2]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(3),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\
    );
\src_buf_V_1_6_3_reg_3957[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_1_6_3_reg_3957[3]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(4),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\
    );
\src_buf_V_1_6_3_reg_3957[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_1_6_3_reg_3957[4]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(5),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\
    );
\src_buf_V_1_6_3_reg_3957[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_1_6_3_reg_3957[5]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(6),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\
    );
\src_buf_V_1_6_3_reg_3957[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_1_6_3_reg_3957[6]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(7),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\
    );
\src_buf_V_1_6_3_reg_3957[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_1_6_3_reg_3957_reg[0]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_1_6_3_reg_3957_reg[0]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_1_6_3_reg_3957[7]_i_3_n_3\
    );
\src_buf_V_1_6_3_reg_3957_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[0]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[0]_0\,
      O => \src_buf_V_1_6_3_reg_3957_reg[0]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[1]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[1]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[1]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[2]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[2]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[2]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[3]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[3]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[3]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[4]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[4]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[4]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[5]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[5]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[5]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[6]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[6]\,
      O => \src_buf_V_1_6_3_reg_3957_reg[6]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_1_6_3_reg_3957_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_1_6_3_reg_3957[7]_i_3_n_3\,
      I1 => \src_buf_V_1_6_3_reg_3957_reg[7]_2\,
      O => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2_n_3\,
      S => \src_buf_V_1_6_3_reg_3957_reg[0]\(2)
    );
\src_buf_V_2_1_1_reg_1149[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(0),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(0)
    );
\src_buf_V_2_1_1_reg_1149[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(1),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(1)
    );
\src_buf_V_2_1_1_reg_1149[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(2),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(2)
    );
\src_buf_V_2_1_1_reg_1149[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(3),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(3)
    );
\src_buf_V_2_1_1_reg_1149[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(4),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(4)
    );
\src_buf_V_2_1_1_reg_1149[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(5),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(5)
    );
\src_buf_V_2_1_1_reg_1149[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(6),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(6)
    );
\src_buf_V_2_1_1_reg_1149[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(7),
      O => \src_buf_V_2_2_1_reg_1137_reg[7]\(7)
    );
\src_buf_V_2_2_1_reg_1137[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(0),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(0)
    );
\src_buf_V_2_2_1_reg_1137[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(1),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(1)
    );
\src_buf_V_2_2_1_reg_1137[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(2),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(2)
    );
\src_buf_V_2_2_1_reg_1137[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(3),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(3)
    );
\src_buf_V_2_2_1_reg_1137[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(4),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(4)
    );
\src_buf_V_2_2_1_reg_1137[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(5),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(5)
    );
\src_buf_V_2_2_1_reg_1137[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(6),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(6)
    );
\src_buf_V_2_2_1_reg_1137[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(7),
      O => \src_buf_V_2_3_1_reg_1125_reg[7]\(7)
    );
\src_buf_V_2_3_1_reg_1125[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(0),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(0)
    );
\src_buf_V_2_3_1_reg_1125[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(1),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(1)
    );
\src_buf_V_2_3_1_reg_1125[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(2),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(2)
    );
\src_buf_V_2_3_1_reg_1125[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(3),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(3)
    );
\src_buf_V_2_3_1_reg_1125[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(4),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(4)
    );
\src_buf_V_2_3_1_reg_1125[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(5),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(5)
    );
\src_buf_V_2_3_1_reg_1125[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(6),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(6)
    );
\src_buf_V_2_3_1_reg_1125[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(7),
      O => \src_buf_V_2_4_1_reg_1113_reg[7]\(7)
    );
\src_buf_V_2_4_1_reg_1113[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(0),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(0)
    );
\src_buf_V_2_4_1_reg_1113[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(1),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(1)
    );
\src_buf_V_2_4_1_reg_1113[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(2),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(2)
    );
\src_buf_V_2_4_1_reg_1113[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(3),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(3)
    );
\src_buf_V_2_4_1_reg_1113[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(4),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(4)
    );
\src_buf_V_2_4_1_reg_1113[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(5),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(5)
    );
\src_buf_V_2_4_1_reg_1113[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(6),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(6)
    );
\src_buf_V_2_4_1_reg_1113[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(7),
      O => \src_buf_V_2_6_3_reg_3951_reg[7]\(7)
    );
\src_buf_V_2_6_3_reg_3951[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(0),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\
    );
\src_buf_V_2_6_3_reg_3951[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_2_6_3_reg_3951[0]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(1),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\
    );
\src_buf_V_2_6_3_reg_3951[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_2_6_3_reg_3951[1]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(2),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\
    );
\src_buf_V_2_6_3_reg_3951[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_2_6_3_reg_3951[2]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(3),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\
    );
\src_buf_V_2_6_3_reg_3951[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_2_6_3_reg_3951[3]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(4),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\
    );
\src_buf_V_2_6_3_reg_3951[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_2_6_3_reg_3951[4]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(5),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\
    );
\src_buf_V_2_6_3_reg_3951[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_2_6_3_reg_3951[5]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(6),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\
    );
\src_buf_V_2_6_3_reg_3951[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_2_6_3_reg_3951[6]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(7),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\
    );
\src_buf_V_2_6_3_reg_3951[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_2_6_3_reg_3951[7]_i_3_n_3\
    );
\src_buf_V_2_6_3_reg_3951_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[0]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[0]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[0]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[1]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[1]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[1]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[2]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[2]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[2]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[3]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[3]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[3]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[4]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[4]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[4]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[5]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[5]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[5]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[6]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[6]\,
      O => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_2_6_3_reg_3951_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_2_6_3_reg_3951[7]_i_3_n_3\,
      I1 => \src_buf_V_2_6_3_reg_3951_reg[7]_3\,
      O => \src_buf_V_2_6_3_reg_3951_reg[7]_i_2_n_3\,
      S => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2)
    );
\src_buf_V_3_1_1_reg_1101[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(0),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(0)
    );
\src_buf_V_3_1_1_reg_1101[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(1),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(1)
    );
\src_buf_V_3_1_1_reg_1101[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(2),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(2)
    );
\src_buf_V_3_1_1_reg_1101[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(3),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(3)
    );
\src_buf_V_3_1_1_reg_1101[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(4),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(4)
    );
\src_buf_V_3_1_1_reg_1101[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(5),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(5)
    );
\src_buf_V_3_1_1_reg_1101[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(6),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(6)
    );
\src_buf_V_3_1_1_reg_1101[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(7),
      O => \src_buf_V_3_2_1_reg_1089_reg[7]\(7)
    );
\src_buf_V_3_2_1_reg_1089[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(0),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(0)
    );
\src_buf_V_3_2_1_reg_1089[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(1),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(1)
    );
\src_buf_V_3_2_1_reg_1089[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(2),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(2)
    );
\src_buf_V_3_2_1_reg_1089[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(3),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(3)
    );
\src_buf_V_3_2_1_reg_1089[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(4),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(4)
    );
\src_buf_V_3_2_1_reg_1089[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(5),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(5)
    );
\src_buf_V_3_2_1_reg_1089[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(6),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(6)
    );
\src_buf_V_3_2_1_reg_1089[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7),
      O => \src_buf_V_3_3_1_reg_1077_reg[7]\(7)
    );
\src_buf_V_3_3_1_reg_1077[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(0),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(0)
    );
\src_buf_V_3_3_1_reg_1077[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(1),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(1)
    );
\src_buf_V_3_3_1_reg_1077[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(2),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(2)
    );
\src_buf_V_3_3_1_reg_1077[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(3),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(3)
    );
\src_buf_V_3_3_1_reg_1077[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(4),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(4)
    );
\src_buf_V_3_3_1_reg_1077[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(5),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(5)
    );
\src_buf_V_3_3_1_reg_1077[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(6),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(6)
    );
\src_buf_V_3_3_1_reg_1077[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(7),
      O => \src_buf_V_3_4_1_reg_1065_reg[7]\(7)
    );
\src_buf_V_3_4_1_reg_1065[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(0),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(0)
    );
\src_buf_V_3_4_1_reg_1065[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(1),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(1)
    );
\src_buf_V_3_4_1_reg_1065[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(2),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(2)
    );
\src_buf_V_3_4_1_reg_1065[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(3),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(3)
    );
\src_buf_V_3_4_1_reg_1065[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(4),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(4)
    );
\src_buf_V_3_4_1_reg_1065[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(5),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(5)
    );
\src_buf_V_3_4_1_reg_1065[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(6),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(6)
    );
\src_buf_V_3_4_1_reg_1065[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(7),
      O => \src_buf_V_3_6_3_reg_3945_reg[7]\(7)
    );
\src_buf_V_3_6_3_reg_3945[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(0),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\
    );
\src_buf_V_3_6_3_reg_3945[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_3_6_3_reg_3945[0]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(1),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\
    );
\src_buf_V_3_6_3_reg_3945[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_3_6_3_reg_3945[1]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(2),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\
    );
\src_buf_V_3_6_3_reg_3945[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_3_6_3_reg_3945[2]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(3),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\
    );
\src_buf_V_3_6_3_reg_3945[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_3_6_3_reg_3945[3]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(4),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\
    );
\src_buf_V_3_6_3_reg_3945[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_3_6_3_reg_3945[4]_i_4_n_3\
    );
\src_buf_V_3_6_3_reg_3945[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(5),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\
    );
\src_buf_V_3_6_3_reg_3945[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_3_6_3_reg_3945[5]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(6),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\
    );
\src_buf_V_3_6_3_reg_3945[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_3_6_3_reg_3945[6]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(7),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\
    );
\src_buf_V_3_6_3_reg_3945[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_3_6_3_reg_3945[7]_i_5_n_3\
    );
\src_buf_V_3_6_3_reg_3945_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[0]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[0]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[0]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[1]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[1]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[1]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[2]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[2]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[2]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[3]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[3]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[3]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[4]_i_4_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[4]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[4]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[5]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[5]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[5]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[6]_i_3_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[6]\,
      O => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_3_6_3_reg_3945_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_3_6_3_reg_3945[7]_i_5_n_3\,
      I1 => \src_buf_V_3_6_3_reg_3945_reg[7]_3\,
      O => \src_buf_V_3_6_3_reg_3945_reg[7]_i_3_n_3\,
      S => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2)
    );
\src_buf_V_4_1_1_reg_1053[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(0),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(0)
    );
\src_buf_V_4_1_1_reg_1053[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(1),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(1)
    );
\src_buf_V_4_1_1_reg_1053[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(2),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(2)
    );
\src_buf_V_4_1_1_reg_1053[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(3),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(3)
    );
\src_buf_V_4_1_1_reg_1053[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(4),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(4)
    );
\src_buf_V_4_1_1_reg_1053[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(5),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(5)
    );
\src_buf_V_4_1_1_reg_1053[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(6),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(6)
    );
\src_buf_V_4_1_1_reg_1053[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(7),
      O => \src_buf_V_4_2_1_reg_1041_reg[7]\(7)
    );
\src_buf_V_4_2_1_reg_1041[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(0),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(0)
    );
\src_buf_V_4_2_1_reg_1041[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(1),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(1)
    );
\src_buf_V_4_2_1_reg_1041[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(2),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(2)
    );
\src_buf_V_4_2_1_reg_1041[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(3),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(3)
    );
\src_buf_V_4_2_1_reg_1041[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(4),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(4)
    );
\src_buf_V_4_2_1_reg_1041[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(5),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(5)
    );
\src_buf_V_4_2_1_reg_1041[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(6),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(6)
    );
\src_buf_V_4_2_1_reg_1041[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(7),
      O => \src_buf_V_4_3_1_reg_1029_reg[7]\(7)
    );
\src_buf_V_4_3_1_reg_1029[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(0),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(0)
    );
\src_buf_V_4_3_1_reg_1029[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(1),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(1)
    );
\src_buf_V_4_3_1_reg_1029[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(2),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(2)
    );
\src_buf_V_4_3_1_reg_1029[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(3),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(3)
    );
\src_buf_V_4_3_1_reg_1029[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(4),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(4)
    );
\src_buf_V_4_3_1_reg_1029[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(5),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(5)
    );
\src_buf_V_4_3_1_reg_1029[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(6),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(6)
    );
\src_buf_V_4_3_1_reg_1029[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(7),
      O => \src_buf_V_4_4_1_reg_1017_reg[7]\(7)
    );
\src_buf_V_4_4_1_reg_1017[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(0),
      O => D(0)
    );
\src_buf_V_4_4_1_reg_1017[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(1),
      O => D(1)
    );
\src_buf_V_4_4_1_reg_1017[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(2),
      O => D(2)
    );
\src_buf_V_4_4_1_reg_1017[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(3),
      O => D(3)
    );
\src_buf_V_4_4_1_reg_1017[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(4),
      O => D(4)
    );
\src_buf_V_4_4_1_reg_1017[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(5),
      O => D(5)
    );
\src_buf_V_4_4_1_reg_1017[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(6),
      O => D(6)
    );
\src_buf_V_4_4_1_reg_1017[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(7),
      O => D(7)
    );
\src_buf_V_4_6_3_reg_3939[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(0),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\
    );
\src_buf_V_4_6_3_reg_3939[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[0]\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[0]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[0]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_4_6_3_reg_3939[0]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(1),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\
    );
\src_buf_V_4_6_3_reg_3939[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[1]\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[1]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[1]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_4_6_3_reg_3939[1]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(2),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\
    );
\src_buf_V_4_6_3_reg_3939[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[2]\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[2]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[2]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_4_6_3_reg_3939[2]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(3),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\
    );
\src_buf_V_4_6_3_reg_3939[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[3]\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[3]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[3]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_4_6_3_reg_3939[3]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(4),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\
    );
\src_buf_V_4_6_3_reg_3939[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[4]\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[4]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[4]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_4_6_3_reg_3939[4]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(5),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(5),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\
    );
\src_buf_V_4_6_3_reg_3939[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[5]_0\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[5]_i_4_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[5]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_4_6_3_reg_3939[5]_i_4_n_3\
    );
\src_buf_V_4_6_3_reg_3939[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(6),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\
    );
\src_buf_V_4_6_3_reg_3939[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F2F2"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[6]_i_3_n_3\,
      I1 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]_0\,
      I3 => \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3\,
      I4 => spec_select5203_reg_3707,
      O => \src_buf_V_4_6_3_reg_3939[6]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_4_6_3_reg_3939[6]_i_3_n_3\
    );
\src_buf_V_4_6_3_reg_3939[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\,
      I1 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(7),
      O => \^icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\
    );
\src_buf_V_4_6_3_reg_3939[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3\,
      I1 => spec_select5203_reg_3707,
      I2 => \src_buf_V_4_6_3_reg_3939_reg[7]_1\,
      I3 => \src_buf_V_4_6_3_reg_3939_reg[6]\(2),
      I4 => \src_buf_V_4_6_3_reg_3939[7]_i_5_n_3\,
      O => \src_buf_V_4_6_3_reg_3939[7]_i_2_n_3\
    );
\src_buf_V_4_6_3_reg_3939[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_4_6_3_reg_3939_reg[6]\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_4_6_3_reg_3939_reg[6]\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_4_6_3_reg_3939[7]_i_5_n_3\
    );
\src_buf_V_5_2_1_reg_1005[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(0),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(0)
    );
\src_buf_V_5_2_1_reg_1005[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(1),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(1)
    );
\src_buf_V_5_2_1_reg_1005[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(2),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(2)
    );
\src_buf_V_5_2_1_reg_1005[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(3),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(3)
    );
\src_buf_V_5_2_1_reg_1005[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(4),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(4)
    );
\src_buf_V_5_2_1_reg_1005[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(5),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(5)
    );
\src_buf_V_5_2_1_reg_1005[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(6),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(6)
    );
\src_buf_V_5_2_1_reg_1005[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(7),
      O => \src_buf_V_5_3_1_reg_993_reg[7]\(7)
    );
\src_buf_V_5_3_1_reg_993[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(0),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(0)
    );
\src_buf_V_5_3_1_reg_993[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(1),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(1)
    );
\src_buf_V_5_3_1_reg_993[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(2),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(2)
    );
\src_buf_V_5_3_1_reg_993[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(3),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(3)
    );
\src_buf_V_5_3_1_reg_993[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(4),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(4)
    );
\src_buf_V_5_3_1_reg_993[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(5),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(5)
    );
\src_buf_V_5_3_1_reg_993[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(6),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(6)
    );
\src_buf_V_5_3_1_reg_993[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_3_1_reg_993_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_3_1_reg_993_reg[7]_1\(7),
      O => \src_buf_V_5_4_1_reg_981_reg[7]\(7)
    );
\src_buf_V_5_4_1_reg_981[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_2\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(0),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(0)
    );
\src_buf_V_5_4_1_reg_981[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_3\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(1),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(1)
    );
\src_buf_V_5_4_1_reg_981[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(2),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(2)
    );
\src_buf_V_5_4_1_reg_981[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(3),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(3)
    );
\src_buf_V_5_4_1_reg_981[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(4),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(4)
    );
\src_buf_V_5_4_1_reg_981[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(5),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(5)
    );
\src_buf_V_5_4_1_reg_981[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(6),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(6)
    );
\src_buf_V_5_4_1_reg_981[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5219_reg_3712_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_5_4_1_reg_981_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_5_4_1_reg_981_reg[7]_1\(7),
      O => \src_buf_V_5_6_3_reg_3933_reg[7]\(7)
    );
\src_buf_V_5_6_3_reg_3933[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]\,
      O => \^spec_select5219_reg_3712_reg[0]_2\
    );
\src_buf_V_5_6_3_reg_3933[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_5_6_3_reg_3933[0]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_5_6_3_reg_3933[0]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[1]\,
      O => \^spec_select5219_reg_3712_reg[0]_3\
    );
\src_buf_V_5_6_3_reg_3933[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_5_6_3_reg_3933[1]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_5_6_3_reg_3933[1]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[2]\,
      O => \^spec_select5219_reg_3712_reg[0]_1\
    );
\src_buf_V_5_6_3_reg_3933[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_5_6_3_reg_3933[2]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_5_6_3_reg_3933[2]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[3]\,
      O => \^spec_select5219_reg_3712_reg[0]_4\
    );
\src_buf_V_5_6_3_reg_3933[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_5_6_3_reg_3933[3]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_5_6_3_reg_3933[3]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[4]\,
      O => \^spec_select5219_reg_3712_reg[0]_0\
    );
\src_buf_V_5_6_3_reg_3933[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_5_6_3_reg_3933[4]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_5_6_3_reg_3933[4]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[5]\,
      O => \^spec_select5219_reg_3712_reg[0]_5\
    );
\src_buf_V_5_6_3_reg_3933[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_5_6_3_reg_3933[5]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_5_6_3_reg_3933[5]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[6]\,
      O => \^spec_select5219_reg_3712_reg[0]_6\
    );
\src_buf_V_5_6_3_reg_3933[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_5_6_3_reg_3933[6]_i_5_n_3\
    );
\src_buf_V_5_6_3_reg_3933[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_5_6_3_reg_3933[6]_i_7_n_3\
    );
\src_buf_V_5_6_3_reg_3933[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3\,
      I1 => spec_select5219_reg_3712,
      I2 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_5_6_3_reg_3933_reg[7]_0\,
      O => \^spec_select5219_reg_3712_reg[0]\
    );
\src_buf_V_5_6_3_reg_3933[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => tmp_5_fu_1807_p9(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => tmp_5_fu_1807_p9(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_5_6_3_reg_3933[7]_i_6_n_3\
    );
\src_buf_V_5_6_3_reg_3933[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_5_6_3_reg_3933[7]_i_8_n_3\
    );
\src_buf_V_5_6_3_reg_3933_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[0]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[0]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[0]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[0]_1\,
      O => \src_buf_V_5_6_3_reg_3933_reg[0]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[1]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[1]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[1]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[1]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[1]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[2]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[2]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[2]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[2]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[2]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[3]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[3]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[3]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[3]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[3]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[4]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[4]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[4]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[4]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[4]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[5]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[5]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[5]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[5]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[5]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[6]_i_5_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[6]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[6]_i_7_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[6]_0\,
      O => \src_buf_V_5_6_3_reg_3933_reg[6]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[7]_i_6_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[7]_1\,
      O => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3\,
      S => tmp_5_fu_1807_p9(2)
    );
\src_buf_V_5_6_3_reg_3933_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_5_6_3_reg_3933[7]_i_8_n_3\,
      I1 => \src_buf_V_5_6_3_reg_3933_reg[7]_1\,
      O => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3_n_3\,
      S => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2)
    );
\src_buf_V_6_3_1_reg_969[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_2\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(0),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(0)
    );
\src_buf_V_6_3_1_reg_969[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_3\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(1),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(1)
    );
\src_buf_V_6_3_1_reg_969[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_1\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(2),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(2)
    );
\src_buf_V_6_3_1_reg_969[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(3),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(3)
    );
\src_buf_V_6_3_1_reg_969[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(4),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(4)
    );
\src_buf_V_6_3_1_reg_969[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(5),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(5),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(5)
    );
\src_buf_V_6_3_1_reg_969[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(6),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(6),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(6)
    );
\src_buf_V_6_3_1_reg_969[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_3_1_reg_969_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_3_1_reg_969_reg[7]_1\(7),
      O => \src_buf_V_6_4_1_reg_957_reg[7]\(7)
    );
\src_buf_V_6_4_1_reg_957[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_2\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(0),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(0)
    );
\src_buf_V_6_4_1_reg_957[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_3\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(1),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(1),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(1)
    );
\src_buf_V_6_4_1_reg_957[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_1\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(2),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(2),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(2)
    );
\src_buf_V_6_4_1_reg_957[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_4\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(3),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(3),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(3)
    );
\src_buf_V_6_4_1_reg_957[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_0\,
      I1 => \src_buf_V_6_4_1_reg_957_reg[2]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(4),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(4),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(4)
    );
\src_buf_V_6_4_1_reg_957[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_5\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(5),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(5),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(5)
    );
\src_buf_V_6_4_1_reg_957[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]_6\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(6),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(6),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(6)
    );
\src_buf_V_6_4_1_reg_957[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^spec_select5235_reg_3717_reg[0]\,
      I1 => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      I2 => \src_buf_V_6_4_1_reg_957_reg[7]_0\(7),
      I3 => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      I4 => \src_buf_V_6_4_1_reg_957_reg[7]_1\(7),
      O => \src_buf_V_6_6_3_reg_3927_reg[7]\(7)
    );
\src_buf_V_6_6_3_reg_3927[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[0]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[0]\,
      O => \^spec_select5235_reg_3717_reg[0]_2\
    );
\src_buf_V_6_6_3_reg_3927[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(0),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(0),
      O => \src_buf_V_6_6_3_reg_3927[0]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[1]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[1]\,
      O => \^spec_select5235_reg_3717_reg[0]_3\
    );
\src_buf_V_6_6_3_reg_3927[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(1),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(1),
      O => \src_buf_V_6_6_3_reg_3927[1]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[2]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[2]\,
      O => \^spec_select5235_reg_3717_reg[0]_1\
    );
\src_buf_V_6_6_3_reg_3927[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(2),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(2),
      O => \src_buf_V_6_6_3_reg_3927[2]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[3]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[3]\,
      O => \^spec_select5235_reg_3717_reg[0]_4\
    );
\src_buf_V_6_6_3_reg_3927[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(3),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(3),
      O => \src_buf_V_6_6_3_reg_3927[3]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[4]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[4]\,
      O => \^spec_select5235_reg_3717_reg[0]_0\
    );
\src_buf_V_6_6_3_reg_3927[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(4),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(4),
      O => \src_buf_V_6_6_3_reg_3927[4]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[5]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[5]\,
      O => \^spec_select5235_reg_3717_reg[0]_5\
    );
\src_buf_V_6_6_3_reg_3927[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(5),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(5),
      O => \src_buf_V_6_6_3_reg_3927[5]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[6]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[6]\,
      O => \^spec_select5235_reg_3717_reg[0]_6\
    );
\src_buf_V_6_6_3_reg_3927[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(6),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(6),
      O => \src_buf_V_6_6_3_reg_3927[6]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_n_3\,
      I1 => spec_select5235_reg_3717,
      I2 => \src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3\,
      I3 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I4 => \src_buf_V_6_6_3_reg_3927_reg[7]_0\,
      O => \^spec_select5235_reg_3717_reg[0]\
    );
\src_buf_V_6_6_3_reg_3927[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_3_V_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => ram_reg_bram_0_1(1),
      I3 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7),
      I4 => ram_reg_bram_0_1(0),
      I5 => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7),
      O => \src_buf_V_6_6_3_reg_3927[7]_i_4_n_3\
    );
\src_buf_V_6_6_3_reg_3927_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[0]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[0]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[0]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[1]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[1]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[1]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[2]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[2]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[2]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[3]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[3]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[3]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[4]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[4]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[4]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[5]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[5]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[5]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[6]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[6]_1\,
      O => \src_buf_V_6_6_3_reg_3927_reg[6]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
\src_buf_V_6_6_3_reg_3927_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \src_buf_V_6_6_3_reg_3927[7]_i_4_n_3\,
      I1 => \src_buf_V_6_6_3_reg_3927_reg[7]_2\,
      O => \src_buf_V_6_6_3_reg_3927_reg[7]_i_2_n_3\,
      S => ram_reg_bram_0_1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    sel : in STD_LOGIC;
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_pp3_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp3_iter1_reg\ : STD_LOGIC;
  signal buf_2_V_we1 : STD_LOGIC;
  signal ram_reg_bram_0_i_2_n_3 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_2_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp3_iter1_reg <= \^ap_enable_reg_pp3_iter1_reg\;
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_2_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(3),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(2),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(1),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(0),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(0),
      I3 => ram_reg_bram_0_1,
      I4 => ram_reg_bram_0_i_2_n_3,
      I5 => sel,
      O => buf_2_V_we1
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => img_gray_src_data_empty_n,
      I1 => ram_reg_bram_0_2(0),
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_4(1),
      I4 => ram_reg_bram_0_4(2),
      I5 => ram_reg_bram_0_4(0),
      O => ram_reg_bram_0_i_2_n_3
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => ap_block_pp3_stage0_subdone,
      I2 => \^ap_enable_reg_pp3_iter1_reg\,
      I3 => img_gray_src_data_empty_n,
      I4 => ram_reg_bram_0_2(0),
      I5 => ram_reg_bram_0_3,
      O => \^wea\(0)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1,
      I1 => ram_reg_bram_0_2(2),
      O => \^ap_enable_reg_pp3_iter1_reg\
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(10),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(10),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(10),
      O => \^addrardaddr\(10)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(9),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(9),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(9),
      O => \^addrardaddr\(9)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(8),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(8),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(8),
      O => \^addrardaddr\(8)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(7),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(6),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(5),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ram_reg_bram_0_2(2),
      I3 => ram_reg_bram_0_6(4),
      I4 => ram_reg_bram_0_2(1),
      I5 => ram_reg_bram_0_7(4),
      O => \^addrardaddr\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    sel : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12 is
  signal buf_1_V_we1 : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__0_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_1_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => ram_reg_bram_0_0(0),
      I2 => ram_reg_bram_0_0(1),
      I3 => ram_reg_bram_0_1,
      I4 => \ram_reg_bram_0_i_2__0_n_3\,
      I5 => sel,
      O => buf_1_V_we1
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => img_gray_src_data_empty_n,
      I2 => ram_reg_bram_0_3(0),
      I3 => ram_reg_bram_0_4,
      I4 => ram_reg_bram_0_2(2),
      I5 => ram_reg_bram_0_2(0),
      O => \ram_reg_bram_0_i_2__0_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln271_reg_3784_reg[0]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \empty_29_reg_519_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    \ap_CS_fsm[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    and_ln271_reg_3784 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_block_pp3_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13 is
  signal \^and_ln271_reg_3784_reg[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_3\ : STD_LOGIC;
  signal buf_0_V_we1 : STD_LOGIC;
  signal \^empty_29_reg_519_reg[1]\ : STD_LOGIC;
  signal ram_reg_bram_0_i_24_n_3 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_0_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  \and_ln271_reg_3784_reg[0]\ <= \^and_ln271_reg_3784_reg[0]\;
  \empty_29_reg_519_reg[1]\ <= \^empty_29_reg_519_reg[1]\;
  sel <= \^sel\;
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_0\(1),
      I1 => \ap_CS_fsm[7]_i_2_0\(5),
      I2 => \ap_CS_fsm[7]_i_2_0\(7),
      I3 => \ap_CS_fsm[7]_i_2_0\(3),
      I4 => \ap_CS_fsm[7]_i_3_n_3\,
      I5 => \ap_CS_fsm[7]_i_4_n_3\,
      O => \^empty_29_reg_519_reg[1]\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_0\(1),
      I1 => \ap_CS_fsm[7]_i_2_0\(0),
      I2 => \ap_CS_fsm[7]_i_2_0\(4),
      I3 => \ap_CS_fsm[7]_i_2_0\(6),
      O => \ap_CS_fsm[7]_i_3_n_3\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \ap_CS_fsm[7]_i_2_0\(9),
      I1 => \ap_CS_fsm[7]_i_2_0\(10),
      I2 => \ap_CS_fsm[7]_i_2_0\(8),
      I3 => \ap_CS_fsm[7]_i_2_0\(2),
      O => \ap_CS_fsm[7]_i_4_n_3\
    );
\empty_29_reg_519[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => \^empty_29_reg_519_reg[1]\,
      O => \^sel\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(0),
      I3 => \^and_ln271_reg_3784_reg[0]\,
      I4 => ram_reg_bram_0_i_24_n_3,
      I5 => \^sel\,
      O => buf_0_V_we1
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => and_ln271_reg_3784,
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_3(2),
      I3 => ap_enable_reg_pp3_iter1,
      I4 => ap_block_pp3_stage0_subdone,
      O => \^and_ln271_reg_3784_reg[0]\
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_2,
      I2 => ram_reg_bram_0_3(0),
      I3 => img_gray_src_data_empty_n,
      I4 => ram_reg_bram_0_1(1),
      I5 => ram_reg_bram_0_1(0),
      O => ram_reg_bram_0_i_24_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_gray_src_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8 is
  signal buf_5_V_we1 : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__5_n_3\ : STD_LOGIC;
  signal ram_reg_bram_0_i_3_n_3 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_5_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_5_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404040404040"
    )
        port map (
      I0 => \ram_reg_bram_0_i_2__5_n_3\,
      I1 => ram_reg_bram_0_1(2),
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_3(2),
      I5 => ram_reg_bram_0_i_3_n_3,
      O => buf_5_V_we1
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_1(0),
      O => \ram_reg_bram_0_i_2__5_n_3\
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ram_reg_bram_0_5(0),
      I2 => img_gray_src_data_empty_n,
      I3 => ram_reg_bram_0_3(1),
      O => ram_reg_bram_0_i_3_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_6 : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939[6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_4_6_3_reg_3939[6]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf_V_4_6_3_reg_3939[6]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_4_V_we1 : STD_LOGIC;
  signal \ram_reg_bram_0_i_2__1_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "buf_4_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_4_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \ram_reg_bram_0_i_2__1_n_3\,
      I1 => ram_reg_bram_0_2(2),
      I2 => ram_reg_bram_0_3(1),
      I3 => ram_reg_bram_0_3(0),
      I4 => ram_reg_bram_0_3(2),
      I5 => ram_reg_bram_0_4,
      O => buf_4_V_we1
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_0_2(0),
      I1 => ram_reg_bram_0_2(1),
      I2 => img_gray_src_data_empty_n,
      I3 => ram_reg_bram_0_5(0),
      I4 => ram_reg_bram_0_6,
      O => \ram_reg_bram_0_i_2__1_n_3\
    );
\src_buf_V_4_6_3_reg_3939[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \src_buf_V_4_6_3_reg_3939[6]_i_2\(0),
      I2 => \src_buf_V_4_6_3_reg_3939[6]_i_2_0\(0),
      I3 => \src_buf_V_4_6_3_reg_3939[6]_i_2\(1),
      I4 => \src_buf_V_4_6_3_reg_3939[6]_i_2_1\(0),
      I5 => \src_buf_V_4_6_3_reg_3939[6]_i_2\(2),
      O => ram_reg_bram_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Loop_loop_height_proc1618_U0_full_n : in STD_LOGIC;
    xfgray2rgb_1080_1920_U0_ap_start : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    img_gray_dst_data_empty_n : in STD_LOGIC;
    pop_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal \icmp_ln100_reg_89[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln100_reg_89_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_55 : STD_LOGIC;
  signal indvar_flatten_reg_550 : STD_LOGIC;
  signal \indvar_flatten_reg_55[0]_i_4_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_55_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_55_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_55_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_55_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair245";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair246";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_55_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_55_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_55_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair248";
begin
  Q(0) <= \^q\(0);
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF57FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[0]\,
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1618_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEEEEE"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[1]_i_3_n_3\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[0]\,
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1618_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      O => ap_NS_fsm16_out
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F8FF"
    )
        port map (
      I0 => img_out_data_full_n,
      I1 => img_gray_dst_data_empty_n,
      I2 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => \ap_CS_fsm[2]_i_2__1_n_3\,
      O => \ap_CS_fsm[1]_i_3_n_3\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_3\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_3__0_n_3\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(8),
      I1 => indvar_flatten_reg_55_reg(12),
      I2 => indvar_flatten_reg_55_reg(5),
      I3 => \ap_CS_fsm[2]_i_4_n_3\,
      I4 => \ap_CS_fsm[2]_i_5_n_3\,
      I5 => \ap_CS_fsm[2]_i_6_n_3\,
      O => \ap_CS_fsm[2]_i_2__1_n_3\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => img_out_data_full_n,
      I2 => img_gray_dst_data_empty_n,
      I3 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => \ap_CS_fsm[2]_i_3__0_n_3\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(19),
      I1 => indvar_flatten_reg_55_reg(10),
      I2 => indvar_flatten_reg_55_reg(15),
      I3 => indvar_flatten_reg_55_reg(4),
      O => \ap_CS_fsm[2]_i_4_n_3\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(14),
      I1 => indvar_flatten_reg_55_reg(18),
      I2 => indvar_flatten_reg_55_reg(3),
      I3 => indvar_flatten_reg_55_reg(20),
      I4 => \ap_CS_fsm[2]_i_7_n_3\,
      O => \ap_CS_fsm[2]_i_5_n_3\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(9),
      I1 => indvar_flatten_reg_55_reg(16),
      I2 => indvar_flatten_reg_55_reg(7),
      I3 => indvar_flatten_reg_55_reg(17),
      I4 => indvar_flatten_reg_55_reg(0),
      I5 => indvar_flatten_reg_55_reg(13),
      O => \ap_CS_fsm[2]_i_6_n_3\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(6),
      I1 => indvar_flatten_reg_55_reg(2),
      I2 => indvar_flatten_reg_55_reg(11),
      I3 => indvar_flatten_reg_55_reg(1),
      O => \ap_CS_fsm[2]_i_7_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_3\,
      I1 => \ap_CS_fsm[2]_i_3__0_n_3\,
      I2 => ap_NS_fsm16_out,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C055C00000000000"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__1_n_3\,
      I3 => ap_enable_reg_pp0_iter1_i_2_n_3,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_3\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I2 => img_gray_dst_data_empty_n,
      I3 => img_out_data_full_n,
      O => ap_enable_reg_pp0_iter1_i_2_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_3\,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
\dout_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA80AA00AA00AA"
    )
        port map (
      I0 => empty_n,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => img_out_data_full_n,
      I3 => img_gray_dst_data_empty_n,
      I4 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => pop
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABFAAFFAAFFAA"
    )
        port map (
      I0 => empty_n,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => img_out_data_full_n,
      I3 => img_gray_dst_data_empty_n,
      I4 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => empty_n_reg
    );
\icmp_ln100_reg_89[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55005500FF80FFAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => img_out_data_full_n,
      I2 => img_gray_dst_data_empty_n,
      I3 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => \ap_CS_fsm[2]_i_2__1_n_3\,
      O => \icmp_ln100_reg_89[0]_i_1_n_3\
    );
\icmp_ln100_reg_89_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln100_reg_89[0]_i_1_n_3\,
      Q => \icmp_ln100_reg_89_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_55[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => xfgray2rgb_1080_1920_U0_ap_start,
      I1 => start_for_Loop_loop_height_proc1618_U0_full_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      I4 => indvar_flatten_reg_550,
      O => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_3\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_3__0_n_3\,
      O => indvar_flatten_reg_550
    );
\indvar_flatten_reg_55[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_55_reg(0),
      O => \indvar_flatten_reg_55[0]_i_4_n_3\
    );
\indvar_flatten_reg_55_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_18\,
      Q => indvar_flatten_reg_55_reg(0),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_55_reg[0]_i_3_n_3\,
      CO(6) => \indvar_flatten_reg_55_reg[0]_i_3_n_4\,
      CO(5) => \indvar_flatten_reg_55_reg[0]_i_3_n_5\,
      CO(4) => \indvar_flatten_reg_55_reg[0]_i_3_n_6\,
      CO(3) => \indvar_flatten_reg_55_reg[0]_i_3_n_7\,
      CO(2) => \indvar_flatten_reg_55_reg[0]_i_3_n_8\,
      CO(1) => \indvar_flatten_reg_55_reg[0]_i_3_n_9\,
      CO(0) => \indvar_flatten_reg_55_reg[0]_i_3_n_10\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_55_reg[0]_i_3_n_11\,
      O(6) => \indvar_flatten_reg_55_reg[0]_i_3_n_12\,
      O(5) => \indvar_flatten_reg_55_reg[0]_i_3_n_13\,
      O(4) => \indvar_flatten_reg_55_reg[0]_i_3_n_14\,
      O(3) => \indvar_flatten_reg_55_reg[0]_i_3_n_15\,
      O(2) => \indvar_flatten_reg_55_reg[0]_i_3_n_16\,
      O(1) => \indvar_flatten_reg_55_reg[0]_i_3_n_17\,
      O(0) => \indvar_flatten_reg_55_reg[0]_i_3_n_18\,
      S(7 downto 1) => indvar_flatten_reg_55_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_55[0]_i_4_n_3\
    );
\indvar_flatten_reg_55_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_55_reg(10),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_55_reg(11),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_55_reg(12),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_55_reg(13),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_55_reg(14),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_55_reg(15),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[16]_i_1_n_18\,
      Q => indvar_flatten_reg_55_reg(16),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_55_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_55_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_55_reg[16]_i_1_n_7\,
      CO(2) => \indvar_flatten_reg_55_reg[16]_i_1_n_8\,
      CO(1) => \indvar_flatten_reg_55_reg[16]_i_1_n_9\,
      CO(0) => \indvar_flatten_reg_55_reg[16]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_55_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_55_reg[16]_i_1_n_14\,
      O(3) => \indvar_flatten_reg_55_reg[16]_i_1_n_15\,
      O(2) => \indvar_flatten_reg_55_reg[16]_i_1_n_16\,
      O(1) => \indvar_flatten_reg_55_reg[16]_i_1_n_17\,
      O(0) => \indvar_flatten_reg_55_reg[16]_i_1_n_18\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_55_reg(20 downto 16)
    );
\indvar_flatten_reg_55_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_55_reg(17),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_55_reg(18),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_55_reg(19),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_55_reg(1),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_55_reg(20),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_55_reg(2),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_55_reg(3),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_55_reg(4),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_55_reg(5),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_12\,
      Q => indvar_flatten_reg_55_reg(6),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[0]_i_3_n_11\,
      Q => indvar_flatten_reg_55_reg(7),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_18\,
      Q => indvar_flatten_reg_55_reg(8),
      R => indvar_flatten_reg_55
    );
\indvar_flatten_reg_55_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_55_reg[0]_i_3_n_3\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_55_reg[8]_i_1_n_3\,
      CO(6) => \indvar_flatten_reg_55_reg[8]_i_1_n_4\,
      CO(5) => \indvar_flatten_reg_55_reg[8]_i_1_n_5\,
      CO(4) => \indvar_flatten_reg_55_reg[8]_i_1_n_6\,
      CO(3) => \indvar_flatten_reg_55_reg[8]_i_1_n_7\,
      CO(2) => \indvar_flatten_reg_55_reg[8]_i_1_n_8\,
      CO(1) => \indvar_flatten_reg_55_reg[8]_i_1_n_9\,
      CO(0) => \indvar_flatten_reg_55_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_55_reg[8]_i_1_n_11\,
      O(6) => \indvar_flatten_reg_55_reg[8]_i_1_n_12\,
      O(5) => \indvar_flatten_reg_55_reg[8]_i_1_n_13\,
      O(4) => \indvar_flatten_reg_55_reg[8]_i_1_n_14\,
      O(3) => \indvar_flatten_reg_55_reg[8]_i_1_n_15\,
      O(2) => \indvar_flatten_reg_55_reg[8]_i_1_n_16\,
      O(1) => \indvar_flatten_reg_55_reg[8]_i_1_n_17\,
      O(0) => \indvar_flatten_reg_55_reg[8]_i_1_n_18\,
      S(7 downto 0) => indvar_flatten_reg_55_reg(15 downto 8)
    );
\indvar_flatten_reg_55_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_550,
      D => \indvar_flatten_reg_55_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_55_reg(9),
      R => indvar_flatten_reg_55
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_Loop_loop_height_proc1618_U0_full_n,
      I2 => xfgray2rgb_1080_1920_U0_ap_start,
      O => start_once_reg_reg_1
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => xfgray2rgb_1080_1920_U0_ap_start,
      O => \ap_CS_fsm_reg[2]_0\
    );
\mem_reg_bram_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I2 => img_gray_dst_data_empty_n,
      I3 => img_out_data_full_n,
      I4 => ap_CS_fsm_pp0_stage0,
      O => push
    );
mem_reg_bram_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I2 => img_gray_dst_data_empty_n,
      I3 => img_out_data_full_n,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => empty_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Loop_loop_height_proc1618_U0_full_n,
      I3 => xfgray2rgb_1080_1920_U0_ap_start,
      O => \start_once_reg_i_1__0_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_3\,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
\usedw[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => img_out_data_full_n,
      I2 => img_gray_dst_data_empty_n,
      I3 => \icmp_ln100_reg_89_reg_n_3_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => pop_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \eol_reg_136_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    Loop_loop_height_proc1720_U0_img_in_data_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_out116_out : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln122_reg_297_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \eol_reg_136_reg[0]_0\ : in STD_LOGIC;
    axi_last_V_1_reg_306 : in STD_LOGIC;
    icmp_ln122_reg_297 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln131_reg_311 : in STD_LOGIC;
    or_ln134_reg_315 : in STD_LOGIC;
    eol_2_reg_190 : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    \icmp_ln122_fu_225_p2_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ack_out116_out\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_3\ : STD_LOGIC;
  signal \mem_reg_bram_0_i_17__1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[17]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[21]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_301[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \j_reg_148[31]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_12__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_reg_bram_0_i_17__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \or_ln131_reg_311[0]_i_1\ : label is "soft_lutpair38";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ack_out116_out <= \^ack_out116_out\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => video_in_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => video_in_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555BAAA"
    )
        port map (
      I0 => \^ack_out116_out\,
      I1 => eol_2_reg_190,
      I2 => Q(1),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_sel__0\,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFF080000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_190,
      I3 => \^ack_out116_out\,
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_2\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFF080000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_190,
      I3 => \^ack_out116_out\,
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => video_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D8F8F8D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => video_in_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => eol_2_reg_190,
      I5 => \^ack_out116_out\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5DFF5D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_190,
      I3 => \^ack_out116_out\,
      I4 => video_in_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(1),
      I2 => eol_2_reg_190,
      I3 => \^ack_out116_out\,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      I3 => CO(0),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111F111"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_3\,
      I1 => img_in_data_full_n,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => or_ln134_reg_315,
      I1 => or_ln131_reg_311,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => icmp_ln122_reg_297,
      O => \ap_CS_fsm[2]_i_3_n_3\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \mem_reg_bram_0_i_17__1_n_3\,
      I2 => CO(0),
      O => D(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \mem_reg_bram_0_i_17__1_n_3\,
      I1 => CO(0),
      I2 => p_1_in,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => CO(0),
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\axi_data_V_reg_301[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_301[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_301[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_301[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_301[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_301[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_301[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_301[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_301[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_301[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_301[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_301[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_301[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_301[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_301[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_301[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_301[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_301[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_301[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_301[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_301[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_301[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_301[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_301[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\eol_reg_136[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000AAAACAAA"
    )
        port map (
      I0 => \eol_reg_136_reg[0]_0\,
      I1 => axi_last_V_1_reg_306,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => icmp_ln122_reg_297,
      I4 => \mem_reg_bram_0_i_17__1_n_3\,
      I5 => p_1_in,
      O => \eol_reg_136_reg[0]\
    );
\icmp_ln122_fu_225_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_225_p2_carry__0\(9),
      I1 => \icmp_ln122_fu_225_p2_carry__0\(8),
      O => S(4)
    );
\icmp_ln122_fu_225_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_225_p2_carry__0\(7),
      I1 => \icmp_ln122_fu_225_p2_carry__0\(6),
      O => S(3)
    );
\icmp_ln122_fu_225_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_225_p2_carry__0\(5),
      I1 => \icmp_ln122_fu_225_p2_carry__0\(4),
      O => S(2)
    );
\icmp_ln122_fu_225_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_225_p2_carry__0\(3),
      I1 => \icmp_ln122_fu_225_p2_carry__0\(2),
      O => S(1)
    );
\icmp_ln122_fu_225_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln122_fu_225_p2_carry__0\(1),
      I1 => \icmp_ln122_fu_225_p2_carry__0\(0),
      O => S(0)
    );
\icmp_ln122_reg_297[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln122_reg_297,
      I1 => \mem_reg_bram_0_i_17__1_n_3\,
      I2 => CO(0),
      O => \icmp_ln122_reg_297_reg[0]\
    );
\j_reg_148[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ack_out116_out\,
      O => SR(0)
    );
\j_reg_148[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => CO(0),
      I2 => \mem_reg_bram_0_i_17__1_n_3\,
      O => \^ack_out116_out\
    );
\mem_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => icmp_ln122_reg_297,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => or_ln131_reg_311,
      I3 => or_ln134_reg_315,
      I4 => \mem_reg_bram_0_i_17__1_n_3\,
      O => Loop_loop_height_proc1720_U0_img_in_data_write
    );
\mem_reg_bram_0_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => Q(0),
      O => \mem_reg_bram_0_i_17__1_n_3\
    );
\or_ln131_reg_311[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => \mem_reg_bram_0_i_17__1_n_3\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15 is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \sof_2_reg_140_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_last_V_reg_203_reg[0]\ : out STD_LOGIC;
    icmp_ln190_reg_1940 : out STD_LOGIC;
    \icmp_ln190_reg_194_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    sof_2_reg_140 : in STD_LOGIC;
    sof_reg_104 : in STD_LOGIC;
    icmp_ln190_reg_194_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln190_fu_167_p2 : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]_0\ : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_last_V_reg_203_reg[0]_2\ : in STD_LOGIC;
    \tmp_last_V_reg_203_reg[0]_3\ : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    Loop_loop_height_proc1618_U0_ap_start : in STD_LOGIC;
    \j_3_reg_129_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_3\ : STD_LOGIC;
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal \icmp_ln190_reg_194[0]_i_3_n_3\ : STD_LOGIC;
  signal \^icmp_ln190_reg_194_reg[0]\ : STD_LOGIC;
  signal \j_3_reg_129[10]_i_4_n_3\ : STD_LOGIC;
  signal video_out_TREADY_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_reg_189[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_3_reg_129[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_3_reg_129[10]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_3_reg_129[10]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \video_out_TDATA[0]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \video_out_TDATA[10]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \video_out_TDATA[11]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \video_out_TDATA[12]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \video_out_TDATA[13]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_out_TDATA[14]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \video_out_TDATA[15]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_out_TDATA[16]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \video_out_TDATA[17]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_out_TDATA[18]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_out_TDATA[19]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \video_out_TDATA[1]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \video_out_TDATA[20]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \video_out_TDATA[21]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \video_out_TDATA[22]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \video_out_TDATA[2]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \video_out_TDATA[3]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \video_out_TDATA[4]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \video_out_TDATA[5]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \video_out_TDATA[6]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \video_out_TDATA[7]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \video_out_TDATA[8]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \video_out_TDATA[9]_INST_0\ : label is "soft_lutpair11";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \icmp_ln190_reg_194_reg[0]\ <= \^icmp_ln190_reg_194_reg[0]\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => video_out_TREADY_int_regslice,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => video_out_TREADY_int_regslice,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => video_out_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln190_reg_194_reg[0]\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^icmp_ln190_reg_194_reg[0]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => video_out_TREADY,
      I3 => video_out_TREADY_int_regslice,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(2),
      I3 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      O => \^icmp_ln190_reg_194_reg[0]\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => video_out_TREADY_int_regslice,
      I3 => \^icmp_ln190_reg_194_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => video_out_TREADY_int_regslice,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => Loop_loop_height_proc1618_U0_ap_start,
      I1 => Q(0),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FFFFFF"
    )
        port map (
      I0 => video_out_TREADY_int_regslice,
      I1 => video_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => \j_3_reg_129_reg[0]\,
      O => \^b_v_data_1_state_reg[1]_0\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_3\,
      I1 => Q(1),
      I2 => Loop_loop_height_proc1618_U0_ap_start,
      I3 => Q(0),
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => video_out_TREADY_int_regslice,
      I1 => video_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[1]_i_2__1_n_3\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => ap_NS_fsm18_out,
      I1 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => video_out_TREADY_int_regslice,
      I1 => video_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => \j_3_reg_129_reg[0]\,
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      O => D(3)
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => icmp_ln190_fu_167_p2,
      I1 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I2 => Q(2),
      I3 => ap_NS_fsm18_out,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I4 => ap_NS_fsm18_out,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800F0008800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => ap_rst_n,
      I4 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I5 => ap_NS_fsm18_out,
      O => ap_enable_reg_pp0_iter1_reg
    );
\i_reg_189[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => video_out_TREADY,
      I3 => video_out_TREADY_int_regslice,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\icmp_ln190_reg_194[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      O => icmp_ln190_reg_1940
    );
\icmp_ln190_reg_194[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040CFF0C0C"
    )
        port map (
      I0 => img_out_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => B_V_data_1_sel_wr_reg_0,
      I3 => icmp_ln190_reg_194_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => video_out_TREADY_int_regslice,
      O => \icmp_ln190_reg_194[0]_i_3_n_3\
    );
\j_3_reg_129[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \j_3_reg_129[10]_i_4_n_3\,
      I2 => ap_NS_fsm18_out,
      O => SR(0)
    );
\j_3_reg_129[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \j_3_reg_129[10]_i_4_n_3\,
      O => E(0)
    );
\j_3_reg_129[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I2 => icmp_ln190_fu_167_p2,
      O => \j_3_reg_129[10]_i_4_n_3\
    );
\sof_2_reg_140[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => sof_2_reg_140,
      I1 => ap_NS_fsm18_out,
      I2 => sof_reg_104,
      I3 => \icmp_ln190_reg_194[0]_i_3_n_3\,
      I4 => icmp_ln190_reg_194_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \sof_2_reg_140_reg[0]\
    );
\tmp_last_V_reg_203[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \tmp_last_V_reg_203_reg[0]_0\,
      I1 => \j_3_reg_129[10]_i_4_n_3\,
      I2 => \tmp_last_V_reg_203_reg[0]_1\(1),
      I3 => \tmp_last_V_reg_203_reg[0]_2\,
      I4 => \tmp_last_V_reg_203_reg[0]_1\(0),
      I5 => \tmp_last_V_reg_203_reg[0]_3\,
      O => \tmp_last_V_reg_203_reg[0]\
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(0)
    );
\video_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(10)
    );
\video_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(11)
    );
\video_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(12)
    );
\video_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(13)
    );
\video_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(14)
    );
\video_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(15)
    );
\video_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(16)
    );
\video_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(17)
    );
\video_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(18)
    );
\video_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(19)
    );
\video_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(1)
    );
\video_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(20)
    );
\video_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(21)
    );
\video_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(22)
    );
\video_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(23)
    );
\video_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(2)
    );
\video_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(3)
    );
\video_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(4)
    );
\video_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(5)
    );
\video_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(6)
    );
\video_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(7)
    );
\video_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(8)
    );
\video_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => video_out_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \eol_reg_136_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \eol_2_reg_190_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_2_reg_190_reg[0]_0\ : in STD_LOGIC;
    eol_2_reg_190 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_1_reg_306 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal video_in_TLAST_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_last_V_1_reg_306[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \eol_2_reg_190[0]_i_2\ : label is "soft_lutpair51";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => video_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => video_in_TVALID,
      I2 => \B_V_data_1_state_reg[0]_1\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_1\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => video_in_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_1_reg_306[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      I3 => E(0),
      I4 => axi_last_V_1_reg_306,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\eol_2_reg_190[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFACA0A0A0"
    )
        port map (
      I0 => \eol_2_reg_190_reg[0]\,
      I1 => video_in_TLAST_int_regslice,
      I2 => Q(0),
      I3 => \eol_2_reg_190_reg[0]_0\,
      I4 => Q(1),
      I5 => eol_2_reg_190,
      O => \eol_reg_136_reg[0]\
    );
\eol_2_reg_190[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => video_in_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \start_fu_82_reg[0]\ : out STD_LOGIC;
    or_ln131_fu_251_p2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_fu_82_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \start_fu_82_reg[0]_1\ : in STD_LOGIC;
    start_fu_82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln134_reg_315_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln134_reg_315 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair53";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => video_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => video_in_TVALID,
      I2 => \B_V_data_1_state_reg[0]_1\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_1\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => video_in_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
j_3_fu_270_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555959595559"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => start_fu_82(0),
      I3 => B_V_data_1_payload_A,
      I4 => \^b_v_data_1_sel\,
      I5 => B_V_data_1_payload_B,
      O => S(0)
    );
\or_ln131_reg_311[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => start_fu_82(0),
      I1 => B_V_data_1_payload_B,
      I2 => \^b_v_data_1_sel\,
      I3 => B_V_data_1_payload_A,
      O => or_ln131_fu_251_p2
    );
\or_ln134_reg_315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD88888888"
    )
        port map (
      I0 => \or_ln134_reg_315_reg[0]\(0),
      I1 => start_fu_82(0),
      I2 => B_V_data_1_payload_B,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_A,
      I5 => or_ln134_reg_315,
      O => \start_fu_82_reg[0]_0\
    );
\start_fu_82[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCFC44444444"
    )
        port map (
      I0 => \start_fu_82_reg[0]_1\,
      I1 => start_fu_82(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => E(0),
      O => \start_fu_82_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16\ is
  port (
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \video_out_TLAST[0]_INST_0\ : label is "soft_lutpair19";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => video_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2AA"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => video_out_TREADY,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\video_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => video_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17\ is
  port (
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    sof_2_reg_140 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    icmp_ln190_reg_194_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17\ : entity is "regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \video_out_TUSER[0]_INST_0\ : label is "soft_lutpair22";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA2000000A2"
    )
        port map (
      I0 => sof_2_reg_140,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => icmp_ln190_reg_194_pp0_iter1_reg,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA2FF0000A200"
    )
        port map (
      I0 => sof_2_reg_140,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => icmp_ln190_reg_194_pp0_iter1_reg,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => video_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2AA"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => video_out_TREADY,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\video_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => video_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    Loop_loop_height_proc1618_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618 is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal i_2_reg_118 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_118_0 : STD_LOGIC;
  signal i_fu_161_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_189 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_1890 : STD_LOGIC;
  signal \i_reg_189[10]_i_3_n_3\ : STD_LOGIC;
  signal icmp_ln190_fu_167_p2 : STD_LOGIC;
  signal icmp_ln190_reg_1940 : STD_LOGIC;
  signal \icmp_ln190_reg_194[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln190_reg_194[0]_i_5_n_3\ : STD_LOGIC;
  signal icmp_ln190_reg_194_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln190_reg_194_reg_n_3_[0]\ : STD_LOGIC;
  signal j_3_reg_129 : STD_LOGIC;
  signal j_3_reg_1290 : STD_LOGIC;
  signal \j_3_reg_129[10]_i_5_n_3\ : STD_LOGIC;
  signal \j_3_reg_129[6]_i_1_n_3\ : STD_LOGIC;
  signal \j_3_reg_129[7]_i_1_n_3\ : STD_LOGIC;
  signal \j_3_reg_129[8]_i_1_n_3\ : STD_LOGIC;
  signal j_3_reg_129_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_173_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal regslice_both_video_out_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_video_out_V_data_V_U_n_6 : STD_LOGIC;
  signal sof_2_reg_140 : STD_LOGIC;
  signal sof_reg_104 : STD_LOGIC;
  signal \sof_reg_104[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_last_V_reg_203[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_last_V_reg_203[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_last_V_reg_203_reg_n_3_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_5__0\ : label is "soft_lutpair25";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_reg_189[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_189[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_reg_189[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_reg_189[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_reg_189[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_reg_189[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_reg_189[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_reg_189[9]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_194[0]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \icmp_ln190_reg_194[0]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_3_reg_129[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_3_reg_129[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_3_reg_129[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_3_reg_129[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_3_reg_129[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \j_3_reg_129[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \j_3_reg_129[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \j_3_reg_129[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_203[0]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_203[0]_i_3\ : label is "soft_lutpair29";
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__0_n_3\,
      I1 => i_2_reg_118(0),
      I2 => i_2_reg_118(4),
      I3 => i_2_reg_118(1),
      I4 => \ap_CS_fsm[2]_i_5__0_n_3\,
      O => \ap_CS_fsm[2]_i_3__1_n_3\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_2_reg_118(2),
      I1 => i_2_reg_118(5),
      I2 => i_2_reg_118(10),
      I3 => i_2_reg_118(3),
      O => \ap_CS_fsm[2]_i_4__0_n_3\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_2_reg_118(8),
      I1 => i_2_reg_118(7),
      I2 => i_2_reg_118(9),
      I3 => i_2_reg_118(6),
      O => \ap_CS_fsm[2]_i_5__0_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_11,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\i_2_reg_118[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[0]\,
      I1 => Loop_loop_height_proc1618_U0_ap_start,
      I2 => ap_CS_fsm_state6,
      O => i_2_reg_118_0
    );
\i_2_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(0),
      Q => i_2_reg_118(0),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(10),
      Q => i_2_reg_118(10),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(1),
      Q => i_2_reg_118(1),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(2),
      Q => i_2_reg_118(2),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(3),
      Q => i_2_reg_118(3),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(4),
      Q => i_2_reg_118(4),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(5),
      Q => i_2_reg_118(5),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(6),
      Q => i_2_reg_118(6),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(7),
      Q => i_2_reg_118(7),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(8),
      Q => i_2_reg_118(8),
      R => i_2_reg_118_0
    );
\i_2_reg_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_189(9),
      Q => i_2_reg_118(9),
      R => i_2_reg_118_0
    );
\i_reg_189[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_118(0),
      O => i_fu_161_p2(0)
    );
\i_reg_189[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_2_reg_118(10),
      I1 => i_2_reg_118(8),
      I2 => \i_reg_189[10]_i_3_n_3\,
      I3 => i_2_reg_118(6),
      I4 => i_2_reg_118(7),
      I5 => i_2_reg_118(9),
      O => i_fu_161_p2(10)
    );
\i_reg_189[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_2_reg_118(4),
      I1 => i_2_reg_118(2),
      I2 => i_2_reg_118(0),
      I3 => i_2_reg_118(1),
      I4 => i_2_reg_118(3),
      I5 => i_2_reg_118(5),
      O => \i_reg_189[10]_i_3_n_3\
    );
\i_reg_189[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_118(0),
      I1 => i_2_reg_118(1),
      O => i_fu_161_p2(1)
    );
\i_reg_189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_2_reg_118(2),
      I1 => i_2_reg_118(0),
      I2 => i_2_reg_118(1),
      O => i_fu_161_p2(2)
    );
\i_reg_189[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_2_reg_118(3),
      I1 => i_2_reg_118(1),
      I2 => i_2_reg_118(0),
      I3 => i_2_reg_118(2),
      O => i_fu_161_p2(3)
    );
\i_reg_189[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_2_reg_118(4),
      I1 => i_2_reg_118(2),
      I2 => i_2_reg_118(0),
      I3 => i_2_reg_118(1),
      I4 => i_2_reg_118(3),
      O => i_fu_161_p2(4)
    );
\i_reg_189[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_2_reg_118(5),
      I1 => i_2_reg_118(3),
      I2 => i_2_reg_118(1),
      I3 => i_2_reg_118(0),
      I4 => i_2_reg_118(2),
      I5 => i_2_reg_118(4),
      O => i_fu_161_p2(5)
    );
\i_reg_189[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_2_reg_118(6),
      I1 => \i_reg_189[10]_i_3_n_3\,
      O => i_fu_161_p2(6)
    );
\i_reg_189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_reg_189[10]_i_3_n_3\,
      I1 => i_2_reg_118(6),
      I2 => i_2_reg_118(7),
      O => i_fu_161_p2(7)
    );
\i_reg_189[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => i_2_reg_118(8),
      I1 => \i_reg_189[10]_i_3_n_3\,
      I2 => i_2_reg_118(6),
      I3 => i_2_reg_118(7),
      O => i_fu_161_p2(8)
    );
\i_reg_189[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => i_2_reg_118(9),
      I1 => i_2_reg_118(7),
      I2 => i_2_reg_118(6),
      I3 => \i_reg_189[10]_i_3_n_3\,
      I4 => i_2_reg_118(8),
      O => i_fu_161_p2(9)
    );
\i_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(0),
      Q => i_reg_189(0),
      R => '0'
    );
\i_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(10),
      Q => i_reg_189(10),
      R => '0'
    );
\i_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(1),
      Q => i_reg_189(1),
      R => '0'
    );
\i_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(2),
      Q => i_reg_189(2),
      R => '0'
    );
\i_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(3),
      Q => i_reg_189(3),
      R => '0'
    );
\i_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(4),
      Q => i_reg_189(4),
      R => '0'
    );
\i_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(5),
      Q => i_reg_189(5),
      R => '0'
    );
\i_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(6),
      Q => i_reg_189(6),
      R => '0'
    );
\i_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(7),
      Q => i_reg_189(7),
      R => '0'
    );
\i_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(8),
      Q => i_reg_189(8),
      R => '0'
    );
\i_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1890,
      D => i_fu_161_p2(9),
      Q => i_reg_189(9),
      R => '0'
    );
\icmp_ln190_reg_194[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => j_3_reg_129_reg(5),
      I1 => j_3_reg_129_reg(7),
      I2 => j_3_reg_129_reg(8),
      I3 => j_3_reg_129_reg(1),
      I4 => \icmp_ln190_reg_194[0]_i_4_n_3\,
      I5 => \icmp_ln190_reg_194[0]_i_5_n_3\,
      O => icmp_ln190_fu_167_p2
    );
\icmp_ln190_reg_194[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => j_3_reg_129_reg(10),
      I1 => j_3_reg_129_reg(9),
      I2 => j_3_reg_129_reg(1),
      I3 => j_3_reg_129_reg(0),
      O => \icmp_ln190_reg_194[0]_i_4_n_3\
    );
\icmp_ln190_reg_194[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => j_3_reg_129_reg(4),
      I1 => j_3_reg_129_reg(2),
      I2 => j_3_reg_129_reg(6),
      I3 => j_3_reg_129_reg(3),
      O => \icmp_ln190_reg_194[0]_i_5_n_3\
    );
\icmp_ln190_reg_194_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1940,
      D => \icmp_ln190_reg_194_reg_n_3_[0]\,
      Q => icmp_ln190_reg_194_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln190_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln190_reg_1940,
      D => icmp_ln190_fu_167_p2,
      Q => \icmp_ln190_reg_194_reg_n_3_[0]\,
      R => '0'
    );
\j_3_reg_129[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_3_reg_129_reg(0),
      O => j_fu_173_p2(0)
    );
\j_3_reg_129[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => j_3_reg_129_reg(10),
      I1 => j_3_reg_129_reg(8),
      I2 => j_3_reg_129_reg(7),
      I3 => \j_3_reg_129[10]_i_5_n_3\,
      I4 => j_3_reg_129_reg(6),
      I5 => j_3_reg_129_reg(9),
      O => j_fu_173_p2(10)
    );
\j_3_reg_129[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_3_reg_129_reg(4),
      I1 => j_3_reg_129_reg(2),
      I2 => j_3_reg_129_reg(0),
      I3 => j_3_reg_129_reg(1),
      I4 => j_3_reg_129_reg(3),
      I5 => j_3_reg_129_reg(5),
      O => \j_3_reg_129[10]_i_5_n_3\
    );
\j_3_reg_129[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_3_reg_129_reg(0),
      I1 => j_3_reg_129_reg(1),
      O => j_fu_173_p2(1)
    );
\j_3_reg_129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_3_reg_129_reg(2),
      I1 => j_3_reg_129_reg(0),
      I2 => j_3_reg_129_reg(1),
      O => j_fu_173_p2(2)
    );
\j_3_reg_129[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_3_reg_129_reg(3),
      I1 => j_3_reg_129_reg(1),
      I2 => j_3_reg_129_reg(0),
      I3 => j_3_reg_129_reg(2),
      O => j_fu_173_p2(3)
    );
\j_3_reg_129[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_3_reg_129_reg(4),
      I1 => j_3_reg_129_reg(2),
      I2 => j_3_reg_129_reg(0),
      I3 => j_3_reg_129_reg(1),
      I4 => j_3_reg_129_reg(3),
      O => j_fu_173_p2(4)
    );
\j_3_reg_129[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_3_reg_129_reg(5),
      I1 => j_3_reg_129_reg(3),
      I2 => j_3_reg_129_reg(1),
      I3 => j_3_reg_129_reg(0),
      I4 => j_3_reg_129_reg(2),
      I5 => j_3_reg_129_reg(4),
      O => j_fu_173_p2(5)
    );
\j_3_reg_129[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_3_reg_129_reg(6),
      I1 => \j_3_reg_129[10]_i_5_n_3\,
      O => \j_3_reg_129[6]_i_1_n_3\
    );
\j_3_reg_129[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => j_3_reg_129_reg(7),
      I1 => j_3_reg_129_reg(6),
      I2 => \j_3_reg_129[10]_i_5_n_3\,
      O => \j_3_reg_129[7]_i_1_n_3\
    );
\j_3_reg_129[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => j_3_reg_129_reg(8),
      I1 => j_3_reg_129_reg(7),
      I2 => \j_3_reg_129[10]_i_5_n_3\,
      I3 => j_3_reg_129_reg(6),
      O => \j_3_reg_129[8]_i_1_n_3\
    );
\j_3_reg_129[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => j_3_reg_129_reg(9),
      I1 => j_3_reg_129_reg(6),
      I2 => \j_3_reg_129[10]_i_5_n_3\,
      I3 => j_3_reg_129_reg(7),
      I4 => j_3_reg_129_reg(8),
      O => j_fu_173_p2(9)
    );
\j_3_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(0),
      Q => j_3_reg_129_reg(0),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(10),
      Q => j_3_reg_129_reg(10),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(1),
      Q => j_3_reg_129_reg(1),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(2),
      Q => j_3_reg_129_reg(2),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(3),
      Q => j_3_reg_129_reg(3),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(4),
      Q => j_3_reg_129_reg(4),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(5),
      Q => j_3_reg_129_reg(5),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => \j_3_reg_129[6]_i_1_n_3\,
      Q => j_3_reg_129_reg(6),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => \j_3_reg_129[7]_i_1_n_3\,
      Q => j_3_reg_129_reg(7),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => \j_3_reg_129[8]_i_1_n_3\,
      Q => j_3_reg_129_reg(8),
      R => j_3_reg_129
    );
\j_3_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_3_reg_1290,
      D => j_fu_173_p2(9),
      Q => j_3_reg_129_reg(9),
      R => j_3_reg_129
    );
regslice_both_video_out_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_15
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23 downto 0) => Q(23 downto 0),
      B_V_data_1_sel_wr_reg_0 => \icmp_ln190_reg_194_reg_n_3_[0]\,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => j_3_reg_1290,
      Loop_loop_height_proc1618_U0_ap_start => Loop_loop_height_proc1618_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => j_3_reg_129,
      \ap_CS_fsm_reg[1]\(0) => i_reg_1890,
      \ap_CS_fsm_reg[2]\ => regslice_both_video_out_V_data_V_U_n_11,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_video_out_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => regslice_both_video_out_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln190_fu_167_p2 => icmp_ln190_fu_167_p2,
      icmp_ln190_reg_1940 => icmp_ln190_reg_1940,
      icmp_ln190_reg_194_pp0_iter1_reg => icmp_ln190_reg_194_pp0_iter1_reg,
      \icmp_ln190_reg_194_reg[0]\ => \^b_v_data_1_sel_wr01_out\,
      img_out_data_empty_n => img_out_data_empty_n,
      \j_3_reg_129_reg[0]\ => \ap_CS_fsm[2]_i_3__1_n_3\,
      sof_2_reg_140 => sof_2_reg_140,
      \sof_2_reg_140_reg[0]\ => regslice_both_video_out_V_data_V_U_n_6,
      sof_reg_104 => sof_reg_104,
      \tmp_last_V_reg_203_reg[0]\ => regslice_both_video_out_V_data_V_U_n_13,
      \tmp_last_V_reg_203_reg[0]_0\ => \tmp_last_V_reg_203_reg_n_3_[0]\,
      \tmp_last_V_reg_203_reg[0]_1\(1 downto 0) => j_3_reg_129_reg(8 downto 7),
      \tmp_last_V_reg_203_reg[0]_2\ => \tmp_last_V_reg_203[0]_i_2_n_3\,
      \tmp_last_V_reg_203_reg[0]_3\ => \tmp_last_V_reg_203[0]_i_3_n_3\,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_video_out_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_16\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \tmp_last_V_reg_203_reg_n_3_[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY
    );
regslice_both_video_out_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_17\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => ap_enable_reg_pp0_iter2_reg_n_3,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln190_reg_194_pp0_iter1_reg => icmp_ln190_reg_194_pp0_iter1_reg,
      sof_2_reg_140 => sof_2_reg_140,
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
\sof_2_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_6,
      Q => sof_2_reg_140,
      R => '0'
    );
\sof_reg_104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => sof_reg_104,
      I1 => Loop_loop_height_proc1618_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      I3 => ap_CS_fsm_state6,
      O => \sof_reg_104[0]_i_1_n_3\
    );
\sof_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_104[0]_i_1_n_3\,
      Q => sof_reg_104,
      R => '0'
    );
\tmp_last_V_reg_203[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => j_3_reg_129_reg(9),
      I1 => j_3_reg_129_reg(10),
      O => \tmp_last_V_reg_203[0]_i_2_n_3\
    );
\tmp_last_V_reg_203[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \j_3_reg_129[10]_i_5_n_3\,
      I1 => j_3_reg_129_reg(6),
      O => \tmp_last_V_reg_203[0]_i_3_n_3\
    );
\tmp_last_V_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_out_V_data_V_U_n_13,
      Q => \tmp_last_V_reg_203_reg_n_3_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720 is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    Loop_loop_height_proc1720_U0_img_in_data_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    start_for_fast_0_0_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_for_xfrgb2gray_1080_1920_U0_full_n : in STD_LOGIC;
    threshold_ap_vld : in STD_LOGIC;
    threshold_c_full_n : in STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal ack_out116_out : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_reg_3010 : STD_LOGIC;
  signal axi_last_V_1_reg_306 : STD_LOGIC;
  signal eol_2_reg_190 : STD_LOGIC;
  signal \eol_reg_136_reg_n_3_[0]\ : STD_LOGIC;
  signal i_1_fu_215_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_292 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_1_reg_292[10]_i_2_n_3\ : STD_LOGIC;
  signal \i_1_reg_292[6]_i_1_n_3\ : STD_LOGIC;
  signal i_reg_125 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_125_1 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2 : STD_LOGIC;
  signal \icmp_ln122_fu_225_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln122_fu_225_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln122_fu_225_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln122_fu_225_p2_carry__0_n_9\ : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln122_fu_225_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln122_reg_297 : STD_LOGIC;
  signal j_3_fu_270_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_3_fu_270_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_3\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_4\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_5\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_6\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_7\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_8\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_10\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_3\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_4\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_5\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_6\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_7\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_8\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__1_n_9\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_10\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_4\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_5\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_6\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_7\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_8\ : STD_LOGIC;
  signal \j_3_fu_270_p2_carry__2_n_9\ : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_10 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_3 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_4 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_5 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_6 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_7 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_8 : STD_LOGIC;
  signal j_3_fu_270_p2_carry_n_9 : STD_LOGIC;
  signal j_reg_148 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_reg_148_0 : STD_LOGIC;
  signal or_ln131_fu_251_p2 : STD_LOGIC;
  signal or_ln131_reg_311 : STD_LOGIC;
  signal or_ln134_reg_315 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_video_in_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_video_in_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_3 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_5 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_7 : STD_LOGIC;
  signal regslice_both_video_in_V_user_V_U_n_8 : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal start_fu_82 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_3\ : STD_LOGIC;
  signal video_in_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_icmp_ln122_fu_225_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln122_fu_225_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_icmp_ln122_fu_225_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_j_3_fu_270_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair60";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \i_1_reg_292[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_1_reg_292[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_1_reg_292[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_1_reg_292[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_1_reg_292[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_1_reg_292[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_1_reg_292[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_1_reg_292[9]_i_1\ : label is "soft_lutpair56";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln122_fu_225_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln122_fu_225_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_3_fu_270_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_3_fu_270_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_3_fu_270_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_3_fu_270_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \j_reg_148[31]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair55";
begin
  shiftReg_ce <= \^shiftreg_ce\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => start_for_fast_0_0_1080_1920_1_U0_full_n,
      I1 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => threshold_ap_vld,
      I4 => threshold_c_full_n,
      I5 => \ap_CS_fsm_reg_n_3_[0]\,
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__0_n_3\,
      I2 => \^shiftreg_ce\,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_3\,
      I1 => i_reg_125(0),
      I2 => i_reg_125(4),
      I3 => i_reg_125(1),
      I4 => \ap_CS_fsm[0]_i_4_n_3\,
      O => \ap_CS_fsm[0]_i_2__0_n_3\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_reg_125(2),
      I1 => i_reg_125(5),
      I2 => i_reg_125(10),
      I3 => i_reg_125(3),
      O => \ap_CS_fsm[0]_i_3_n_3\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_reg_125(8),
      I1 => i_reg_125(7),
      I2 => i_reg_125(9),
      I3 => i_reg_125(6),
      O => \ap_CS_fsm[0]_i_4_n_3\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^shiftreg_ce\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => eol_2_reg_190,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => eol_2_reg_190,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(0),
      Q => Q(0),
      R => '0'
    );
\axi_data_V_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(10),
      Q => Q(10),
      R => '0'
    );
\axi_data_V_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(11),
      Q => Q(11),
      R => '0'
    );
\axi_data_V_reg_301_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(12),
      Q => Q(12),
      R => '0'
    );
\axi_data_V_reg_301_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(13),
      Q => Q(13),
      R => '0'
    );
\axi_data_V_reg_301_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(14),
      Q => Q(14),
      R => '0'
    );
\axi_data_V_reg_301_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(15),
      Q => Q(15),
      R => '0'
    );
\axi_data_V_reg_301_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(16),
      Q => Q(16),
      R => '0'
    );
\axi_data_V_reg_301_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(17),
      Q => Q(17),
      R => '0'
    );
\axi_data_V_reg_301_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(18),
      Q => Q(18),
      R => '0'
    );
\axi_data_V_reg_301_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(19),
      Q => Q(19),
      R => '0'
    );
\axi_data_V_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(1),
      Q => Q(1),
      R => '0'
    );
\axi_data_V_reg_301_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(20),
      Q => Q(20),
      R => '0'
    );
\axi_data_V_reg_301_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(21),
      Q => Q(21),
      R => '0'
    );
\axi_data_V_reg_301_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(22),
      Q => Q(22),
      R => '0'
    );
\axi_data_V_reg_301_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(23),
      Q => Q(23),
      R => '0'
    );
\axi_data_V_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(2),
      Q => Q(2),
      R => '0'
    );
\axi_data_V_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(3),
      Q => Q(3),
      R => '0'
    );
\axi_data_V_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(4),
      Q => Q(4),
      R => '0'
    );
\axi_data_V_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(5),
      Q => Q(5),
      R => '0'
    );
\axi_data_V_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(6),
      Q => Q(6),
      R => '0'
    );
\axi_data_V_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(7),
      Q => Q(7),
      R => '0'
    );
\axi_data_V_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(8),
      Q => Q(8),
      R => '0'
    );
\axi_data_V_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => video_in_TDATA_int_regslice(9),
      Q => Q(9),
      R => '0'
    );
\axi_last_V_1_reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_last_V_U_n_6,
      Q => axi_last_V_1_reg_306,
      R => '0'
    );
\eol_2_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_last_V_U_n_5,
      Q => eol_2_reg_190,
      R => '0'
    );
\eol_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_6,
      Q => \eol_reg_136_reg_n_3_[0]\,
      R => '0'
    );
\i_1_reg_292[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_125(0),
      O => i_1_fu_215_p2(0)
    );
\i_1_reg_292[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_reg_125(10),
      I1 => i_reg_125(8),
      I2 => \i_1_reg_292[10]_i_2_n_3\,
      I3 => i_reg_125(6),
      I4 => i_reg_125(7),
      I5 => i_reg_125(9),
      O => i_1_fu_215_p2(10)
    );
\i_1_reg_292[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_reg_125(4),
      I1 => i_reg_125(2),
      I2 => i_reg_125(0),
      I3 => i_reg_125(1),
      I4 => i_reg_125(3),
      I5 => i_reg_125(5),
      O => \i_1_reg_292[10]_i_2_n_3\
    );
\i_1_reg_292[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_reg_125(0),
      I1 => i_reg_125(1),
      O => i_1_fu_215_p2(1)
    );
\i_1_reg_292[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_reg_125(2),
      I1 => i_reg_125(0),
      I2 => i_reg_125(1),
      O => i_1_fu_215_p2(2)
    );
\i_1_reg_292[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_reg_125(3),
      I1 => i_reg_125(1),
      I2 => i_reg_125(0),
      I3 => i_reg_125(2),
      O => i_1_fu_215_p2(3)
    );
\i_1_reg_292[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_reg_125(4),
      I1 => i_reg_125(2),
      I2 => i_reg_125(0),
      I3 => i_reg_125(1),
      I4 => i_reg_125(3),
      O => i_1_fu_215_p2(4)
    );
\i_1_reg_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_reg_125(5),
      I1 => i_reg_125(3),
      I2 => i_reg_125(1),
      I3 => i_reg_125(0),
      I4 => i_reg_125(2),
      I5 => i_reg_125(4),
      O => i_1_fu_215_p2(5)
    );
\i_1_reg_292[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_reg_125(6),
      I1 => \i_1_reg_292[10]_i_2_n_3\,
      O => \i_1_reg_292[6]_i_1_n_3\
    );
\i_1_reg_292[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_1_reg_292[10]_i_2_n_3\,
      I1 => i_reg_125(6),
      I2 => i_reg_125(7),
      O => i_1_fu_215_p2(7)
    );
\i_1_reg_292[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => i_reg_125(8),
      I1 => \i_1_reg_292[10]_i_2_n_3\,
      I2 => i_reg_125(6),
      I3 => i_reg_125(7),
      O => i_1_fu_215_p2(8)
    );
\i_1_reg_292[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => i_reg_125(9),
      I1 => i_reg_125(7),
      I2 => i_reg_125(6),
      I3 => \i_1_reg_292[10]_i_2_n_3\,
      I4 => i_reg_125(8),
      O => i_1_fu_215_p2(9)
    );
\i_1_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(0),
      Q => i_1_reg_292(0),
      R => '0'
    );
\i_1_reg_292_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(10),
      Q => i_1_reg_292(10),
      R => '0'
    );
\i_1_reg_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(1),
      Q => i_1_reg_292(1),
      R => '0'
    );
\i_1_reg_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(2),
      Q => i_1_reg_292(2),
      R => '0'
    );
\i_1_reg_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(3),
      Q => i_1_reg_292(3),
      R => '0'
    );
\i_1_reg_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(4),
      Q => i_1_reg_292(4),
      R => '0'
    );
\i_1_reg_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(5),
      Q => i_1_reg_292(5),
      R => '0'
    );
\i_1_reg_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_1_reg_292[6]_i_1_n_3\,
      Q => i_1_reg_292(6),
      R => '0'
    );
\i_1_reg_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(7),
      Q => i_1_reg_292(7),
      R => '0'
    );
\i_1_reg_292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(8),
      Q => i_1_reg_292(8),
      R => '0'
    );
\i_1_reg_292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_215_p2(9),
      Q => i_1_reg_292(9),
      R => '0'
    );
\i_reg_125[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_CS_fsm_state7,
      O => i_reg_125_1
    );
\i_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(0),
      Q => i_reg_125(0),
      R => i_reg_125_1
    );
\i_reg_125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(10),
      Q => i_reg_125(10),
      R => i_reg_125_1
    );
\i_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(1),
      Q => i_reg_125(1),
      R => i_reg_125_1
    );
\i_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(2),
      Q => i_reg_125(2),
      R => i_reg_125_1
    );
\i_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(3),
      Q => i_reg_125(3),
      R => i_reg_125_1
    );
\i_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(4),
      Q => i_reg_125(4),
      R => i_reg_125_1
    );
\i_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(5),
      Q => i_reg_125(5),
      R => i_reg_125_1
    );
\i_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(6),
      Q => i_reg_125(6),
      R => i_reg_125_1
    );
\i_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(7),
      Q => i_reg_125(7),
      R => i_reg_125_1
    );
\i_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(8),
      Q => i_reg_125(8),
      R => i_reg_125_1
    );
\i_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_292(9),
      Q => i_reg_125(9),
      R => i_reg_125_1
    );
icmp_ln122_fu_225_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln122_fu_225_p2_carry_n_3,
      CO(6) => icmp_ln122_fu_225_p2_carry_n_4,
      CO(5) => icmp_ln122_fu_225_p2_carry_n_5,
      CO(4) => icmp_ln122_fu_225_p2_carry_n_6,
      CO(3) => icmp_ln122_fu_225_p2_carry_n_7,
      CO(2) => icmp_ln122_fu_225_p2_carry_n_8,
      CO(1) => icmp_ln122_fu_225_p2_carry_n_9,
      CO(0) => icmp_ln122_fu_225_p2_carry_n_10,
      DI(7 downto 3) => B"00000",
      DI(2) => icmp_ln122_fu_225_p2_carry_i_1_n_3,
      DI(1) => icmp_ln122_fu_225_p2_carry_i_2_n_3,
      DI(0) => icmp_ln122_fu_225_p2_carry_i_3_n_3,
      O(7 downto 0) => NLW_icmp_ln122_fu_225_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln122_fu_225_p2_carry_i_4_n_3,
      S(6) => icmp_ln122_fu_225_p2_carry_i_5_n_3,
      S(5) => icmp_ln122_fu_225_p2_carry_i_6_n_3,
      S(4) => icmp_ln122_fu_225_p2_carry_i_7_n_3,
      S(3) => icmp_ln122_fu_225_p2_carry_i_8_n_3,
      S(2) => icmp_ln122_fu_225_p2_carry_i_9_n_3,
      S(1) => icmp_ln122_fu_225_p2_carry_i_10_n_3,
      S(0) => icmp_ln122_fu_225_p2_carry_i_11_n_3
    );
\icmp_ln122_fu_225_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln122_fu_225_p2_carry_n_3,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_icmp_ln122_fu_225_p2_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln122_fu_225_p2,
      CO(3) => \icmp_ln122_fu_225_p2_carry__0_n_7\,
      CO(2) => \icmp_ln122_fu_225_p2_carry__0_n_8\,
      CO(1) => \icmp_ln122_fu_225_p2_carry__0_n_9\,
      CO(0) => \icmp_ln122_fu_225_p2_carry__0_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => j_reg_148(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_icmp_ln122_fu_225_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => regslice_both_video_in_V_data_V_U_n_15,
      S(3) => regslice_both_video_in_V_data_V_U_n_16,
      S(2) => regslice_both_video_in_V_data_V_U_n_17,
      S(1) => regslice_both_video_in_V_data_V_U_n_18,
      S(0) => regslice_both_video_in_V_data_V_U_n_19
    );
icmp_ln122_fu_225_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(10),
      I1 => j_reg_148(11),
      O => icmp_ln122_fu_225_p2_carry_i_1_n_3
    );
icmp_ln122_fu_225_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_reg_148(8),
      I1 => j_reg_148(9),
      O => icmp_ln122_fu_225_p2_carry_i_10_n_3
    );
icmp_ln122_fu_225_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_148(7),
      I1 => j_reg_148(6),
      O => icmp_ln122_fu_225_p2_carry_i_11_n_3
    );
icmp_ln122_fu_225_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => j_reg_148(9),
      I1 => j_reg_148(8),
      O => icmp_ln122_fu_225_p2_carry_i_2_n_3
    );
icmp_ln122_fu_225_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(7),
      O => icmp_ln122_fu_225_p2_carry_i_3_n_3
    );
icmp_ln122_fu_225_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(21),
      I1 => j_reg_148(20),
      O => icmp_ln122_fu_225_p2_carry_i_4_n_3
    );
icmp_ln122_fu_225_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(19),
      I1 => j_reg_148(18),
      O => icmp_ln122_fu_225_p2_carry_i_5_n_3
    );
icmp_ln122_fu_225_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(17),
      I1 => j_reg_148(16),
      O => icmp_ln122_fu_225_p2_carry_i_6_n_3
    );
icmp_ln122_fu_225_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(15),
      I1 => j_reg_148(14),
      O => icmp_ln122_fu_225_p2_carry_i_7_n_3
    );
icmp_ln122_fu_225_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_148(13),
      I1 => j_reg_148(12),
      O => icmp_ln122_fu_225_p2_carry_i_8_n_3
    );
icmp_ln122_fu_225_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_148(10),
      I1 => j_reg_148(11),
      O => icmp_ln122_fu_225_p2_carry_i_9_n_3
    );
\icmp_ln122_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_data_V_U_n_20,
      Q => icmp_ln122_reg_297,
      R => '0'
    );
j_3_fu_270_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => j_3_fu_270_p2_carry_n_3,
      CO(6) => j_3_fu_270_p2_carry_n_4,
      CO(5) => j_3_fu_270_p2_carry_n_5,
      CO(4) => j_3_fu_270_p2_carry_n_6,
      CO(3) => j_3_fu_270_p2_carry_n_7,
      CO(2) => j_3_fu_270_p2_carry_n_8,
      CO(1) => j_3_fu_270_p2_carry_n_9,
      CO(0) => j_3_fu_270_p2_carry_n_10,
      DI(7 downto 1) => B"0000000",
      DI(0) => j_reg_148(0),
      O(7 downto 0) => j_3_fu_270_p2(7 downto 0),
      S(7 downto 1) => j_reg_148(7 downto 1),
      S(0) => regslice_both_video_in_V_user_V_U_n_7
    );
\j_3_fu_270_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_3_fu_270_p2_carry_n_3,
      CI_TOP => '0',
      CO(7) => \j_3_fu_270_p2_carry__0_n_3\,
      CO(6) => \j_3_fu_270_p2_carry__0_n_4\,
      CO(5) => \j_3_fu_270_p2_carry__0_n_5\,
      CO(4) => \j_3_fu_270_p2_carry__0_n_6\,
      CO(3) => \j_3_fu_270_p2_carry__0_n_7\,
      CO(2) => \j_3_fu_270_p2_carry__0_n_8\,
      CO(1) => \j_3_fu_270_p2_carry__0_n_9\,
      CO(0) => \j_3_fu_270_p2_carry__0_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_3_fu_270_p2(15 downto 8),
      S(7 downto 0) => j_reg_148(15 downto 8)
    );
\j_3_fu_270_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_3_fu_270_p2_carry__0_n_3\,
      CI_TOP => '0',
      CO(7) => \j_3_fu_270_p2_carry__1_n_3\,
      CO(6) => \j_3_fu_270_p2_carry__1_n_4\,
      CO(5) => \j_3_fu_270_p2_carry__1_n_5\,
      CO(4) => \j_3_fu_270_p2_carry__1_n_6\,
      CO(3) => \j_3_fu_270_p2_carry__1_n_7\,
      CO(2) => \j_3_fu_270_p2_carry__1_n_8\,
      CO(1) => \j_3_fu_270_p2_carry__1_n_9\,
      CO(0) => \j_3_fu_270_p2_carry__1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_3_fu_270_p2(23 downto 16),
      S(7 downto 0) => j_reg_148(23 downto 16)
    );
\j_3_fu_270_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \j_3_fu_270_p2_carry__1_n_3\,
      CI_TOP => '0',
      CO(7) => \NLW_j_3_fu_270_p2_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \j_3_fu_270_p2_carry__2_n_4\,
      CO(5) => \j_3_fu_270_p2_carry__2_n_5\,
      CO(4) => \j_3_fu_270_p2_carry__2_n_6\,
      CO(3) => \j_3_fu_270_p2_carry__2_n_7\,
      CO(2) => \j_3_fu_270_p2_carry__2_n_8\,
      CO(1) => \j_3_fu_270_p2_carry__2_n_9\,
      CO(0) => \j_3_fu_270_p2_carry__2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_3_fu_270_p2(31 downto 24),
      S(7 downto 0) => j_reg_148(31 downto 24)
    );
\j_reg_148[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__0_n_3\,
      O => p_1_in
    );
\j_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(0),
      Q => j_reg_148(0),
      R => j_reg_148_0
    );
\j_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(10),
      Q => j_reg_148(10),
      R => j_reg_148_0
    );
\j_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(11),
      Q => j_reg_148(11),
      R => j_reg_148_0
    );
\j_reg_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(12),
      Q => j_reg_148(12),
      R => j_reg_148_0
    );
\j_reg_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(13),
      Q => j_reg_148(13),
      R => j_reg_148_0
    );
\j_reg_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(14),
      Q => j_reg_148(14),
      R => j_reg_148_0
    );
\j_reg_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(15),
      Q => j_reg_148(15),
      R => j_reg_148_0
    );
\j_reg_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(16),
      Q => j_reg_148(16),
      R => j_reg_148_0
    );
\j_reg_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(17),
      Q => j_reg_148(17),
      R => j_reg_148_0
    );
\j_reg_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(18),
      Q => j_reg_148(18),
      R => j_reg_148_0
    );
\j_reg_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(19),
      Q => j_reg_148(19),
      R => j_reg_148_0
    );
\j_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(1),
      Q => j_reg_148(1),
      R => j_reg_148_0
    );
\j_reg_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(20),
      Q => j_reg_148(20),
      R => j_reg_148_0
    );
\j_reg_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(21),
      Q => j_reg_148(21),
      R => j_reg_148_0
    );
\j_reg_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(22),
      Q => j_reg_148(22),
      R => j_reg_148_0
    );
\j_reg_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(23),
      Q => j_reg_148(23),
      R => j_reg_148_0
    );
\j_reg_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(24),
      Q => j_reg_148(24),
      R => j_reg_148_0
    );
\j_reg_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(25),
      Q => j_reg_148(25),
      R => j_reg_148_0
    );
\j_reg_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(26),
      Q => j_reg_148(26),
      R => j_reg_148_0
    );
\j_reg_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(27),
      Q => j_reg_148(27),
      R => j_reg_148_0
    );
\j_reg_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(28),
      Q => j_reg_148(28),
      R => j_reg_148_0
    );
\j_reg_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(29),
      Q => j_reg_148(29),
      R => j_reg_148_0
    );
\j_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(2),
      Q => j_reg_148(2),
      R => j_reg_148_0
    );
\j_reg_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(30),
      Q => j_reg_148(30),
      R => j_reg_148_0
    );
\j_reg_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(31),
      Q => j_reg_148(31),
      R => j_reg_148_0
    );
\j_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(3),
      Q => j_reg_148(3),
      R => j_reg_148_0
    );
\j_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(4),
      Q => j_reg_148(4),
      R => j_reg_148_0
    );
\j_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(5),
      Q => j_reg_148(5),
      R => j_reg_148_0
    );
\j_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(6),
      Q => j_reg_148(6),
      R => j_reg_148_0
    );
\j_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(7),
      Q => j_reg_148(7),
      R => j_reg_148_0
    );
\j_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(8),
      Q => j_reg_148(8),
      R => j_reg_148_0
    );
\j_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ack_out116_out,
      D => j_3_fu_270_p2(9),
      Q => j_reg_148(9),
      R => j_reg_148_0
    );
\or_ln131_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_3010,
      D => or_ln131_fu_251_p2,
      Q => or_ln131_reg_311,
      R => '0'
    );
\or_ln134_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_user_V_U_n_8,
      Q => or_ln134_reg_315,
      R => '0'
    );
regslice_both_video_in_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => video_in_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_0 => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_last_V_U_n_3,
      B_V_data_1_sel_rd_reg_1 => regslice_both_video_in_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_data_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_video_in_V_data_V_U_n_13,
      \B_V_data_1_state_reg[0]_2\ => regslice_both_video_in_V_data_V_U_n_21,
      \B_V_data_1_state_reg[0]_3\ => regslice_both_video_in_V_data_V_U_n_22,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln122_fu_225_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => axi_data_V_reg_3010,
      Loop_loop_height_proc1720_U0_img_in_data_write => Loop_loop_height_proc1720_U0_img_in_data_write,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(4) => regslice_both_video_in_V_data_V_U_n_15,
      S(3) => regslice_both_video_in_V_data_V_U_n_16,
      S(2) => regslice_both_video_in_V_data_V_U_n_17,
      S(1) => regslice_both_video_in_V_data_V_U_n_18,
      S(0) => regslice_both_video_in_V_data_V_U_n_19,
      SR(0) => j_reg_148_0,
      ack_out116_out => ack_out116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_video_in_V_data_V_U_n_9,
      ap_enable_reg_pp0_iter1_reg => regslice_both_video_in_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_306 => axi_last_V_1_reg_306,
      eol_2_reg_190 => eol_2_reg_190,
      \eol_reg_136_reg[0]\ => regslice_both_video_in_V_data_V_U_n_6,
      \eol_reg_136_reg[0]_0\ => \eol_reg_136_reg_n_3_[0]\,
      \icmp_ln122_fu_225_p2_carry__0\(9 downto 0) => j_reg_148(31 downto 22),
      icmp_ln122_reg_297 => icmp_ln122_reg_297,
      \icmp_ln122_reg_297_reg[0]\ => regslice_both_video_in_V_data_V_U_n_20,
      img_in_data_full_n => img_in_data_full_n,
      or_ln131_reg_311 => or_ln131_reg_311,
      or_ln134_reg_315 => or_ln134_reg_315,
      p_1_in => p_1_in,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TVALID => video_in_TVALID
    );
regslice_both_video_in_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_video_in_V_last_V_U_n_6,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_data_V_U_n_21,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_last_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_video_in_V_data_V_U_n_13,
      E(0) => ack_out116_out,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_1_reg_306 => axi_last_V_1_reg_306,
      eol_2_reg_190 => eol_2_reg_190,
      \eol_2_reg_190_reg[0]\ => \eol_reg_136_reg_n_3_[0]\,
      \eol_2_reg_190_reg[0]_0\ => regslice_both_video_in_V_data_V_U_n_4,
      \eol_reg_136_reg[0]\ => regslice_both_video_in_V_last_V_U_n_5,
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TVALID => video_in_TVALID
    );
regslice_both_video_in_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_14\
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_video_in_V_data_V_U_n_22,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_video_in_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_video_in_V_data_V_U_n_13,
      CO(0) => icmp_ln122_fu_225_p2,
      E(0) => ack_out116_out,
      Q(0) => j_reg_148(0),
      S(0) => regslice_both_video_in_V_user_V_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      or_ln131_fu_251_p2 => or_ln131_fu_251_p2,
      or_ln134_reg_315 => or_ln134_reg_315,
      \or_ln134_reg_315_reg[0]\(0) => axi_data_V_reg_3010,
      start_fu_82(0) => start_fu_82(0),
      \start_fu_82_reg[0]\ => regslice_both_video_in_V_user_V_U_n_5,
      \start_fu_82_reg[0]_0\ => regslice_both_video_in_V_user_V_U_n_8,
      \start_fu_82_reg[0]_1\ => \^shiftreg_ce\,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
\start_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_video_in_V_user_V_U_n_5,
      Q => start_fu_82(0),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__0_n_3\,
      I2 => start_for_fast_0_0_1080_1920_1_U0_full_n,
      I3 => start_for_xfrgb2gray_1080_1920_U0_full_n,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__1_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_3\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S is
  port (
    threshold_c_full_n : out STD_LOGIC;
    threshold_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    fast_0_0_1080_1920_1_U0_threshold_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    threshold : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S is
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_3 : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^threshold_c_empty_n\ : STD_LOGIC;
  signal \^threshold_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair243";
begin
  threshold_c_empty_n <= \^threshold_c_empty_n\;
  threshold_c_full_n <= \^threshold_c_full_n\;
U_detectCorner_fifo_w32_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      threshold(7 downto 0) => threshold(7 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => internal_empty_n_i_2_n_3,
      I1 => mOutPtr(2),
      I2 => fast_0_0_1080_1920_1_U0_threshold_read,
      I3 => shiftReg_ce,
      I4 => \^threshold_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => fast_0_0_1080_1920_1_U0_threshold_read,
      I3 => mOutPtr(1),
      O => internal_empty_n_i_2_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^threshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF8AAAFFFFFFFF"
    )
        port map (
      I0 => \^threshold_c_full_n\,
      I1 => mOutPtr(1),
      I2 => shiftReg_addr(0),
      I3 => shiftReg_ce,
      I4 => fast_0_0_1080_1920_1_U0_threshold_read,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^threshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"659A"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => fast_0_0_1080_1920_1_U0_threshold_read,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => fast_0_0_1080_1920_1_U0_threshold_read,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      O => \mOutPtr[2]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \rgb_V_1_reg_164_reg[0]\ : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln37_reg_155_pp0_iter5_reg : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_1\ : in STD_LOGIC;
    img_gray_src_data_full_n : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    \rgb_V_1_reg_164_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1 is
begin
detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1
     port map (
      CEA2 => CEA2,
      DSP_ALU_INST(21 downto 0) => DSP_ALU_INST(21 downto 0),
      E(0) => E(0),
      P(21 downto 0) => P(21 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      icmp_ln37_reg_155_pp0_iter5_reg => icmp_ln37_reg_155_pp0_iter5_reg,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      img_in_data_empty_n => img_in_data_empty_n,
      \rgb_V_1_reg_164_reg[0]\ => \rgb_V_1_reg_164_reg[0]\,
      \rgb_V_1_reg_164_reg[0]_0\(0) => \rgb_V_1_reg_164_reg[0]_0\(0),
      \rgb_V_1_reg_164_reg[0]_1\ => \rgb_V_1_reg_164_reg[0]_1\,
      \rgb_V_1_reg_164_reg[0]_2\ => \rgb_V_1_reg_164_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_tmp_reg[7]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    img_gray_src_data_full_n : in STD_LOGIC;
    \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\ : in STD_LOGIC;
    icmp_ln37_reg_155_pp0_iter5_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1 is
begin
detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2
     port map (
      CEA1 => CEA1,
      CEP => CEA2,
      P(7 downto 0) => P(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\(0) => \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\(0),
      \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\ => \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\,
      icmp_ln37_reg_155_pp0_iter5_reg => icmp_ln37_reg_155_pp0_iter5_reg,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\ => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\ => \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      img_in_data_empty_n => img_in_data_empty_n,
      \q_tmp_reg[7]\(21 downto 0) => \q_tmp_reg[7]\(21 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1 is
begin
detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0
     port map (
      CEA2 => CEA2,
      P(21 downto 0) => P(21 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln271_reg_3784_reg[0]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \empty_29_reg_519_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    \ap_CS_fsm[7]_i_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    and_ln271_reg_3784 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_block_pp3_stage0_subdone : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_13
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      and_ln271_reg_3784 => and_ln271_reg_3784,
      \and_ln271_reg_3784_reg[0]\ => \and_ln271_reg_3784_reg[0]\,
      \ap_CS_fsm[7]_i_2_0\(10 downto 0) => \ap_CS_fsm[7]_i_2\(10 downto 0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      \empty_29_reg_519_reg[1]\ => \empty_29_reg_519_reg[1]\,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0(2 downto 0),
      ram_reg_bram_0_1(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(2 downto 0) => ram_reg_bram_0_2(2 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      sel => sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    sel : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_12
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0(2 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2(2 downto 0) => ram_reg_bram_0_1(2 downto 0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      sel => sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    sel : in STD_LOGIC;
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_pp3_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_11
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0(2 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2(2 downto 0) => ram_reg_bram_0_1(2 downto 0),
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4(2 downto 0) => ram_reg_bram_0_3(2 downto 0),
      ram_reg_bram_0_5(10 downto 0) => ram_reg_bram_0_4(10 downto 0),
      ram_reg_bram_0_6(10 downto 0) => ram_reg_bram_0_5(10 downto 0),
      ram_reg_bram_0_7(10 downto 0) => ram_reg_bram_0_6(10 downto 0),
      sel => sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_i_i29_reg_3668_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_i_i29_reg_3668_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln37_reg_3648_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_4_6_3_fu_2459_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_1_1_reg_1053_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_4_1_reg_1017_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_3_1_reg_1029_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_5_6_3_fu_2449_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_2_1_reg_1005_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_6_3_reg_3927_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_6_6_3_fu_2440_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_4_1_reg_957_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_1_1_reg_1101_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_3_6_3_fu_2470_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_2_1_reg_1089_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_2_6_3_fu_2481_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_2_1_reg_1137_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_4_1_reg_1113_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_1_6_3_fu_2492_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_3_1_reg_1173_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_4_1_reg_1161_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_4_1_reg_1065_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_buf_V_0_6_3_fu_2502_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_4_1_reg_1197_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    zext_ln37_reg_3648 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \and_ln192_5_reg_3907_reg[0]_i_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_6_3_reg_3939_reg[5]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\ : in STD_LOGIC;
    \src_buf_V_4_3_1_reg_1029_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_3_1_reg_1029_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_2_1_reg_1041_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_1_1_reg_1053_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_4_1_1_reg_1053_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln882_2_reg_3771_pp3_iter2_reg : in STD_LOGIC;
    spec_select5203_reg_3707 : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[7]_1\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_4_1_reg_981_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_3_1_reg_993_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_2_1_reg_1005_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_2_1_reg_1005_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select5219_reg_3712 : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[7]_0\ : in STD_LOGIC;
    \src_buf_V_6_4_1_reg_957_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_4_1_reg_957_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_3_1_reg_969_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spec_select5235_reg_3717 : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[7]_0\ : in STD_LOGIC;
    tmp_5_fu_1807_p9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_6_6_3_reg_3927_reg[7]_1\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_6_4_1_reg_957_reg[2]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[4]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[4]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]_0\ : in STD_LOGIC;
    \src_buf_V_3_2_1_reg_1089_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln192_5_reg_3907[0]_i_38\ : in STD_LOGIC;
    \src_buf_V_3_2_1_reg_1089_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \and_ln192_5_reg_3907[0]_i_52\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[2]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[2]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[0]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]_0\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[1]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[1]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]_0\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[3]\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[3]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[5]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[6]\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]\ : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939_reg[6]_0\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]_0\ : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\ : in STD_LOGIC;
    \src_buf_V_3_1_1_reg_1101_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_1_1_reg_1101_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_1_1_reg_1149_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_2_1_reg_1137_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_2_1_reg_1137_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_3_1_reg_1125_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_4_1_reg_1161_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_2_1_reg_1185_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_3_1_reg_1173_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_3_1_reg_1173_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_3_1_reg_1077_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_0_3_1_reg_1209_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[6]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[0]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[1]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[2]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[3]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[4]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[5]\ : in STD_LOGIC;
    \src_buf_V_3_6_3_reg_3945_reg[7]_3\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[6]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[4]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[2]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[0]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[1]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[3]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[5]\ : in STD_LOGIC;
    \src_buf_V_2_6_3_reg_3951_reg[7]_3\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[6]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[5]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[4]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[3]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[2]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[1]\ : in STD_LOGIC;
    \src_buf_V_0_6_3_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[6]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[5]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[4]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[3]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[2]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[1]_1\ : in STD_LOGIC;
    \src_buf_V_6_6_3_reg_3927_reg[0]_1\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_1\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[6]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[5]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[4]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[3]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[2]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[1]_0\ : in STD_LOGIC;
    \src_buf_V_5_6_3_reg_3933_reg[0]_1\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_2\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[6]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[5]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[4]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[3]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[2]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[1]\ : in STD_LOGIC;
    \src_buf_V_1_6_3_reg_3957_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_10
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      \and_ln192_5_reg_3907[0]_i_38_0\ => \and_ln192_5_reg_3907[0]_i_38\,
      \and_ln192_5_reg_3907[0]_i_52_0\ => \and_ln192_5_reg_3907[0]_i_52\,
      \and_ln192_5_reg_3907_reg[0]_i_5_0\(7 downto 0) => \and_ln192_5_reg_3907_reg[0]_i_5\(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6 downto 0) => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\ => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\ => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\ => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\ => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(7 downto 0),
      buf_0_V_ce0 => buf_0_V_ce0,
      icmp_ln882_2_reg_3771_pp3_iter2_reg => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\ => src_buf_V_4_6_3_fu_2459_p3(7),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_0\ => src_buf_V_4_6_3_fu_2459_p3(4),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_1\ => src_buf_V_4_6_3_fu_2459_p3(2),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_10\ => src_buf_V_3_6_3_fu_2470_p3(3),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_11\ => src_buf_V_3_6_3_fu_2470_p3(4),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_12\ => src_buf_V_3_6_3_fu_2470_p3(5),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_13\ => src_buf_V_3_6_3_fu_2470_p3(6),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_14\ => src_buf_V_3_6_3_fu_2470_p3(7),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_15\ => src_buf_V_2_6_3_fu_2481_p3(0),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_16\ => src_buf_V_2_6_3_fu_2481_p3(1),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_17\ => src_buf_V_2_6_3_fu_2481_p3(2),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_18\ => src_buf_V_2_6_3_fu_2481_p3(3),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_19\ => src_buf_V_2_6_3_fu_2481_p3(4),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_2\ => src_buf_V_4_6_3_fu_2459_p3(0),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_20\ => src_buf_V_2_6_3_fu_2481_p3(5),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_21\ => src_buf_V_2_6_3_fu_2481_p3(6),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_22\ => src_buf_V_2_6_3_fu_2481_p3(7),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_23\ => src_buf_V_1_6_3_fu_2492_p3(0),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_24\ => src_buf_V_1_6_3_fu_2492_p3(1),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_25\ => src_buf_V_1_6_3_fu_2492_p3(2),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_26\ => src_buf_V_1_6_3_fu_2492_p3(3),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_27\ => src_buf_V_1_6_3_fu_2492_p3(4),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_28\ => src_buf_V_1_6_3_fu_2492_p3(5),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_29\ => src_buf_V_1_6_3_fu_2492_p3(6),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_3\ => src_buf_V_4_6_3_fu_2459_p3(1),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_30\ => src_buf_V_1_6_3_fu_2492_p3(7),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_31\ => src_buf_V_0_6_3_fu_2502_p3(0),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_32\ => src_buf_V_0_6_3_fu_2502_p3(1),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_33\ => src_buf_V_0_6_3_fu_2502_p3(2),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_34\ => src_buf_V_0_6_3_fu_2502_p3(3),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_35\ => src_buf_V_0_6_3_fu_2502_p3(4),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_36\ => src_buf_V_0_6_3_fu_2502_p3(5),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_37\ => src_buf_V_0_6_3_fu_2502_p3(6),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_38\ => src_buf_V_0_6_3_fu_2502_p3(7),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_4\ => src_buf_V_4_6_3_fu_2459_p3(3),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_5\ => src_buf_V_4_6_3_fu_2459_p3(5),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_6\ => src_buf_V_4_6_3_fu_2459_p3(6),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_7\ => src_buf_V_3_6_3_fu_2470_p3(0),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_8\ => src_buf_V_3_6_3_fu_2470_p3(1),
      \icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]_9\ => src_buf_V_3_6_3_fu_2470_p3(2),
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(2 downto 0) => ram_reg_bram_0_2(2 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(0) => ram_reg_bram_0_4(0),
      spec_select5203_reg_3707 => spec_select5203_reg_3707,
      spec_select5219_reg_3712 => spec_select5219_reg_3712,
      \spec_select5219_reg_3712_reg[0]\ => src_buf_V_5_6_3_fu_2449_p3(7),
      \spec_select5219_reg_3712_reg[0]_0\ => src_buf_V_5_6_3_fu_2449_p3(4),
      \spec_select5219_reg_3712_reg[0]_1\ => src_buf_V_5_6_3_fu_2449_p3(2),
      \spec_select5219_reg_3712_reg[0]_2\ => src_buf_V_5_6_3_fu_2449_p3(0),
      \spec_select5219_reg_3712_reg[0]_3\ => src_buf_V_5_6_3_fu_2449_p3(1),
      \spec_select5219_reg_3712_reg[0]_4\ => src_buf_V_5_6_3_fu_2449_p3(3),
      \spec_select5219_reg_3712_reg[0]_5\ => src_buf_V_5_6_3_fu_2449_p3(5),
      \spec_select5219_reg_3712_reg[0]_6\ => src_buf_V_5_6_3_fu_2449_p3(6),
      spec_select5235_reg_3717 => spec_select5235_reg_3717,
      \spec_select5235_reg_3717_reg[0]\ => src_buf_V_6_6_3_fu_2440_p3(7),
      \spec_select5235_reg_3717_reg[0]_0\ => src_buf_V_6_6_3_fu_2440_p3(4),
      \spec_select5235_reg_3717_reg[0]_1\ => src_buf_V_6_6_3_fu_2440_p3(2),
      \spec_select5235_reg_3717_reg[0]_2\ => src_buf_V_6_6_3_fu_2440_p3(0),
      \spec_select5235_reg_3717_reg[0]_3\ => src_buf_V_6_6_3_fu_2440_p3(1),
      \spec_select5235_reg_3717_reg[0]_4\ => src_buf_V_6_6_3_fu_2440_p3(3),
      \spec_select5235_reg_3717_reg[0]_5\ => src_buf_V_6_6_3_fu_2440_p3(5),
      \spec_select5235_reg_3717_reg[0]_6\ => src_buf_V_6_6_3_fu_2440_p3(6),
      \src_buf_V_0_3_1_reg_1209_reg[7]\(7 downto 0) => \src_buf_V_0_3_1_reg_1209_reg[7]\(7 downto 0),
      \src_buf_V_0_3_1_reg_1209_reg[7]_0\(7 downto 0) => \src_buf_V_0_3_1_reg_1209_reg[7]_0\(7 downto 0),
      \src_buf_V_0_3_1_reg_1209_reg[7]_1\(7 downto 0) => \src_buf_V_0_3_1_reg_1209_reg[7]_1\(7 downto 0),
      \src_buf_V_0_4_1_reg_1197_reg[7]\(7 downto 0) => \src_buf_V_0_4_1_reg_1197_reg[7]\(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[0]\(2 downto 0) => \src_buf_V_0_6_3_reg_3963_reg[0]\(2 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[0]_0\ => \src_buf_V_0_6_3_reg_3963_reg[0]_0\,
      \src_buf_V_0_6_3_reg_3963_reg[1]\ => \src_buf_V_0_6_3_reg_3963_reg[1]\,
      \src_buf_V_0_6_3_reg_3963_reg[2]\ => \src_buf_V_0_6_3_reg_3963_reg[2]\,
      \src_buf_V_0_6_3_reg_3963_reg[3]\ => \src_buf_V_0_6_3_reg_3963_reg[3]\,
      \src_buf_V_0_6_3_reg_3963_reg[4]\ => \src_buf_V_0_6_3_reg_3963_reg[4]\,
      \src_buf_V_0_6_3_reg_3963_reg[5]\ => \src_buf_V_0_6_3_reg_3963_reg[5]\,
      \src_buf_V_0_6_3_reg_3963_reg[6]\ => \src_buf_V_0_6_3_reg_3963_reg[6]\,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(7 downto 0) => \src_buf_V_0_6_3_reg_3963_reg[7]\(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[7]_0\(7 downto 0) => \src_buf_V_0_6_3_reg_3963_reg[7]_0\(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[7]_1\(7 downto 0) => \src_buf_V_0_6_3_reg_3963_reg[7]_1\(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[7]_2\ => \src_buf_V_0_6_3_reg_3963_reg[7]_2\,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(7 downto 0) => \src_buf_V_1_2_1_reg_1185_reg[7]\(7 downto 0),
      \src_buf_V_1_2_1_reg_1185_reg[7]_0\(7 downto 0) => \src_buf_V_1_2_1_reg_1185_reg[7]_0\(7 downto 0),
      \src_buf_V_1_2_1_reg_1185_reg[7]_1\(7 downto 0) => \src_buf_V_1_2_1_reg_1185_reg[7]_1\(7 downto 0),
      \src_buf_V_1_3_1_reg_1173_reg[7]\(7 downto 0) => \src_buf_V_1_3_1_reg_1173_reg[7]\(7 downto 0),
      \src_buf_V_1_3_1_reg_1173_reg[7]_0\(7 downto 0) => \src_buf_V_1_3_1_reg_1173_reg[7]_0\(7 downto 0),
      \src_buf_V_1_3_1_reg_1173_reg[7]_1\(7 downto 0) => \src_buf_V_1_3_1_reg_1173_reg[7]_1\(7 downto 0),
      \src_buf_V_1_4_1_reg_1161_reg[0]\ => \src_buf_V_1_4_1_reg_1161_reg[0]\,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(7 downto 0) => \src_buf_V_1_4_1_reg_1161_reg[7]\(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[0]\(2 downto 0) => \src_buf_V_1_6_3_reg_3957_reg[0]\(2 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[0]_0\ => \src_buf_V_1_6_3_reg_3957_reg[0]_0\,
      \src_buf_V_1_6_3_reg_3957_reg[1]\ => \src_buf_V_1_6_3_reg_3957_reg[1]\,
      \src_buf_V_1_6_3_reg_3957_reg[2]\ => \src_buf_V_1_6_3_reg_3957_reg[2]\,
      \src_buf_V_1_6_3_reg_3957_reg[3]\ => \src_buf_V_1_6_3_reg_3957_reg[3]\,
      \src_buf_V_1_6_3_reg_3957_reg[4]\ => \src_buf_V_1_6_3_reg_3957_reg[4]\,
      \src_buf_V_1_6_3_reg_3957_reg[5]\ => \src_buf_V_1_6_3_reg_3957_reg[5]\,
      \src_buf_V_1_6_3_reg_3957_reg[6]\ => \src_buf_V_1_6_3_reg_3957_reg[6]\,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(7 downto 0) => \src_buf_V_1_6_3_reg_3957_reg[7]\(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_0\(7 downto 0) => \src_buf_V_1_6_3_reg_3957_reg[7]_0\(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_1\(7 downto 0) => \src_buf_V_1_6_3_reg_3957_reg[7]_1\(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_2\ => \src_buf_V_1_6_3_reg_3957_reg[7]_2\,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(7 downto 0) => \src_buf_V_2_1_1_reg_1149_reg[7]\(7 downto 0),
      \src_buf_V_2_1_1_reg_1149_reg[7]_0\(7 downto 0) => \src_buf_V_2_1_1_reg_1149_reg[7]_0\(7 downto 0),
      \src_buf_V_2_1_1_reg_1149_reg[7]_1\(7 downto 0) => \src_buf_V_2_1_1_reg_1149_reg[7]_1\(7 downto 0),
      \src_buf_V_2_2_1_reg_1137_reg[7]\(7 downto 0) => \src_buf_V_2_2_1_reg_1137_reg[7]\(7 downto 0),
      \src_buf_V_2_2_1_reg_1137_reg[7]_0\(7 downto 0) => \src_buf_V_2_2_1_reg_1137_reg[7]_0\(7 downto 0),
      \src_buf_V_2_2_1_reg_1137_reg[7]_1\(7 downto 0) => \src_buf_V_2_2_1_reg_1137_reg[7]_1\(7 downto 0),
      \src_buf_V_2_3_1_reg_1125_reg[7]\(7 downto 0) => \src_buf_V_2_3_1_reg_1125_reg[7]\(7 downto 0),
      \src_buf_V_2_3_1_reg_1125_reg[7]_0\(7 downto 0) => \src_buf_V_2_3_1_reg_1125_reg[7]_0\(7 downto 0),
      \src_buf_V_2_3_1_reg_1125_reg[7]_1\(7 downto 0) => \src_buf_V_2_3_1_reg_1125_reg[7]_1\(7 downto 0),
      \src_buf_V_2_4_1_reg_1113_reg[7]\(7 downto 0) => \src_buf_V_2_4_1_reg_1113_reg[7]\(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[0]\ => \src_buf_V_2_6_3_reg_3951_reg[0]\,
      \src_buf_V_2_6_3_reg_3951_reg[1]\ => \src_buf_V_2_6_3_reg_3951_reg[1]\,
      \src_buf_V_2_6_3_reg_3951_reg[2]\ => \src_buf_V_2_6_3_reg_3951_reg[2]\,
      \src_buf_V_2_6_3_reg_3951_reg[3]\ => \src_buf_V_2_6_3_reg_3951_reg[3]\,
      \src_buf_V_2_6_3_reg_3951_reg[4]\ => \src_buf_V_2_6_3_reg_3951_reg[4]\,
      \src_buf_V_2_6_3_reg_3951_reg[5]\ => \src_buf_V_2_6_3_reg_3951_reg[5]\,
      \src_buf_V_2_6_3_reg_3951_reg[6]\ => \src_buf_V_2_6_3_reg_3951_reg[6]\,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(7 downto 0) => \src_buf_V_2_6_3_reg_3951_reg[7]\(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_0\(7 downto 0) => \src_buf_V_2_6_3_reg_3951_reg[7]_0\(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_1\(7 downto 0) => \src_buf_V_2_6_3_reg_3951_reg[7]_1\(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2 downto 0) => \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_3\ => \src_buf_V_2_6_3_reg_3951_reg[7]_3\,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(7 downto 0) => \src_buf_V_3_1_1_reg_1101_reg[7]\(7 downto 0),
      \src_buf_V_3_1_1_reg_1101_reg[7]_0\(7 downto 0) => \src_buf_V_3_1_1_reg_1101_reg[7]_0\(7 downto 0),
      \src_buf_V_3_1_1_reg_1101_reg[7]_1\(7 downto 0) => \src_buf_V_3_1_1_reg_1101_reg[7]_1\(7 downto 0),
      \src_buf_V_3_2_1_reg_1089_reg[7]\(7 downto 0) => \src_buf_V_3_2_1_reg_1089_reg[7]\(7 downto 0),
      \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7 downto 0) => \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7 downto 0),
      \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7 downto 0) => \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7 downto 0),
      \src_buf_V_3_3_1_reg_1077_reg[7]\(7 downto 0) => \src_buf_V_3_3_1_reg_1077_reg[7]\(7 downto 0),
      \src_buf_V_3_3_1_reg_1077_reg[7]_0\(7 downto 0) => \src_buf_V_3_3_1_reg_1077_reg[7]_0\(7 downto 0),
      \src_buf_V_3_3_1_reg_1077_reg[7]_1\(7 downto 0) => \src_buf_V_3_3_1_reg_1077_reg[7]_1\(7 downto 0),
      \src_buf_V_3_4_1_reg_1065_reg[7]\(7 downto 0) => \src_buf_V_3_4_1_reg_1065_reg[7]\(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[0]\ => \src_buf_V_3_6_3_reg_3945_reg[0]\,
      \src_buf_V_3_6_3_reg_3945_reg[1]\ => \src_buf_V_3_6_3_reg_3945_reg[1]\,
      \src_buf_V_3_6_3_reg_3945_reg[2]\ => \src_buf_V_3_6_3_reg_3945_reg[2]\,
      \src_buf_V_3_6_3_reg_3945_reg[3]\ => \src_buf_V_3_6_3_reg_3945_reg[3]\,
      \src_buf_V_3_6_3_reg_3945_reg[4]\ => \src_buf_V_3_6_3_reg_3945_reg[4]\,
      \src_buf_V_3_6_3_reg_3945_reg[5]\ => \src_buf_V_3_6_3_reg_3945_reg[5]\,
      \src_buf_V_3_6_3_reg_3945_reg[6]\ => \src_buf_V_3_6_3_reg_3945_reg[6]\,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(7 downto 0) => \src_buf_V_3_6_3_reg_3945_reg[7]\(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_0\(7 downto 0) => \src_buf_V_3_6_3_reg_3945_reg[7]_0\(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_1\(7 downto 0) => \src_buf_V_3_6_3_reg_3945_reg[7]_1\(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2 downto 0) => \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_3\ => \src_buf_V_3_6_3_reg_3945_reg[7]_3\,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(7 downto 0) => \src_buf_V_4_1_1_reg_1053_reg[7]\(7 downto 0),
      \src_buf_V_4_1_1_reg_1053_reg[7]_0\(7 downto 0) => \src_buf_V_4_1_1_reg_1053_reg[7]_0\(7 downto 0),
      \src_buf_V_4_1_1_reg_1053_reg[7]_1\(7 downto 0) => \src_buf_V_4_1_1_reg_1053_reg[7]_1\(7 downto 0),
      \src_buf_V_4_2_1_reg_1041_reg[7]\(7 downto 0) => \src_buf_V_4_2_1_reg_1041_reg[7]\(7 downto 0),
      \src_buf_V_4_2_1_reg_1041_reg[7]_0\(7 downto 0) => \src_buf_V_4_2_1_reg_1041_reg[7]_0\(7 downto 0),
      \src_buf_V_4_2_1_reg_1041_reg[7]_1\(7 downto 0) => \src_buf_V_4_2_1_reg_1041_reg[7]_1\(7 downto 0),
      \src_buf_V_4_3_1_reg_1029_reg[7]\(7 downto 0) => \src_buf_V_4_3_1_reg_1029_reg[7]\(7 downto 0),
      \src_buf_V_4_3_1_reg_1029_reg[7]_0\(7 downto 0) => \src_buf_V_4_3_1_reg_1029_reg[7]_0\(7 downto 0),
      \src_buf_V_4_3_1_reg_1029_reg[7]_1\(7 downto 0) => \src_buf_V_4_3_1_reg_1029_reg[7]_1\(7 downto 0),
      \src_buf_V_4_4_1_reg_1017_reg[7]\(7 downto 0) => \src_buf_V_4_4_1_reg_1017_reg[7]\(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[0]\ => \src_buf_V_4_6_3_reg_3939_reg[0]\,
      \src_buf_V_4_6_3_reg_3939_reg[1]\ => \src_buf_V_4_6_3_reg_3939_reg[1]\,
      \src_buf_V_4_6_3_reg_3939_reg[2]\ => \src_buf_V_4_6_3_reg_3939_reg[2]\,
      \src_buf_V_4_6_3_reg_3939_reg[3]\ => \src_buf_V_4_6_3_reg_3939_reg[3]\,
      \src_buf_V_4_6_3_reg_3939_reg[4]\ => \src_buf_V_4_6_3_reg_3939_reg[4]\,
      \src_buf_V_4_6_3_reg_3939_reg[5]\ => \src_buf_V_4_6_3_reg_3939_reg[5]\,
      \src_buf_V_4_6_3_reg_3939_reg[5]_0\ => \src_buf_V_4_6_3_reg_3939_reg[5]_0\,
      \src_buf_V_4_6_3_reg_3939_reg[6]\(2 downto 0) => \src_buf_V_4_6_3_reg_3939_reg[6]\(2 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[6]_0\ => \src_buf_V_4_6_3_reg_3939_reg[6]_0\,
      \src_buf_V_4_6_3_reg_3939_reg[7]\(7 downto 0) => \src_buf_V_4_6_3_reg_3939_reg[7]\(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[7]_0\(7 downto 0) => \src_buf_V_4_6_3_reg_3939_reg[7]_0\(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[7]_1\ => \src_buf_V_4_6_3_reg_3939_reg[7]_1\,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(7 downto 0) => \src_buf_V_5_2_1_reg_1005_reg[7]\(7 downto 0),
      \src_buf_V_5_2_1_reg_1005_reg[7]_0\(7 downto 0) => \src_buf_V_5_2_1_reg_1005_reg[7]_0\(7 downto 0),
      \src_buf_V_5_2_1_reg_1005_reg[7]_1\(7 downto 0) => \src_buf_V_5_2_1_reg_1005_reg[7]_1\(7 downto 0),
      \src_buf_V_5_3_1_reg_993_reg[7]\(7 downto 0) => \src_buf_V_5_3_1_reg_993_reg[7]\(7 downto 0),
      \src_buf_V_5_3_1_reg_993_reg[7]_0\(7 downto 0) => \src_buf_V_5_3_1_reg_993_reg[7]_0\(7 downto 0),
      \src_buf_V_5_3_1_reg_993_reg[7]_1\(7 downto 0) => \src_buf_V_5_3_1_reg_993_reg[7]_1\(7 downto 0),
      \src_buf_V_5_4_1_reg_981_reg[7]\(7 downto 0) => \src_buf_V_5_4_1_reg_981_reg[7]\(7 downto 0),
      \src_buf_V_5_4_1_reg_981_reg[7]_0\(7 downto 0) => \src_buf_V_5_4_1_reg_981_reg[7]_0\(7 downto 0),
      \src_buf_V_5_4_1_reg_981_reg[7]_1\(7 downto 0) => \src_buf_V_5_4_1_reg_981_reg[7]_1\(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[0]\ => \src_buf_V_5_6_3_reg_3933_reg[0]\,
      \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[0]_1\ => \src_buf_V_5_6_3_reg_3933_reg[0]_1\,
      \src_buf_V_5_6_3_reg_3933_reg[1]\ => \src_buf_V_5_6_3_reg_3933_reg[1]\,
      \src_buf_V_5_6_3_reg_3933_reg[1]_0\ => \src_buf_V_5_6_3_reg_3933_reg[1]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[2]\ => \src_buf_V_5_6_3_reg_3933_reg[2]\,
      \src_buf_V_5_6_3_reg_3933_reg[2]_0\ => \src_buf_V_5_6_3_reg_3933_reg[2]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[3]\ => \src_buf_V_5_6_3_reg_3933_reg[3]\,
      \src_buf_V_5_6_3_reg_3933_reg[3]_0\ => \src_buf_V_5_6_3_reg_3933_reg[3]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[4]\ => \src_buf_V_5_6_3_reg_3933_reg[4]\,
      \src_buf_V_5_6_3_reg_3933_reg[4]_0\ => \src_buf_V_5_6_3_reg_3933_reg[4]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[5]\ => \src_buf_V_5_6_3_reg_3933_reg[5]\,
      \src_buf_V_5_6_3_reg_3933_reg[5]_0\ => \src_buf_V_5_6_3_reg_3933_reg[5]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[6]\ => \src_buf_V_5_6_3_reg_3933_reg[6]\,
      \src_buf_V_5_6_3_reg_3933_reg[6]_0\ => \src_buf_V_5_6_3_reg_3933_reg[6]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(7 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[7]\(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_0\ => \src_buf_V_5_6_3_reg_3933_reg[7]_0\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_1\ => \src_buf_V_5_6_3_reg_3933_reg[7]_1\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_1\(7 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7 downto 0),
      \src_buf_V_6_3_1_reg_969_reg[7]\(7 downto 0) => \src_buf_V_6_3_1_reg_969_reg[7]\(7 downto 0),
      \src_buf_V_6_3_1_reg_969_reg[7]_0\(7 downto 0) => \src_buf_V_6_3_1_reg_969_reg[7]_0\(7 downto 0),
      \src_buf_V_6_3_1_reg_969_reg[7]_1\(7 downto 0) => \src_buf_V_6_3_1_reg_969_reg[7]_1\(7 downto 0),
      \src_buf_V_6_4_1_reg_957_reg[2]\ => \src_buf_V_6_4_1_reg_957_reg[2]\,
      \src_buf_V_6_4_1_reg_957_reg[7]\(7 downto 0) => \src_buf_V_6_4_1_reg_957_reg[7]\(7 downto 0),
      \src_buf_V_6_4_1_reg_957_reg[7]_0\(7 downto 0) => \src_buf_V_6_4_1_reg_957_reg[7]_0\(7 downto 0),
      \src_buf_V_6_4_1_reg_957_reg[7]_1\(7 downto 0) => \src_buf_V_6_4_1_reg_957_reg[7]_1\(7 downto 0),
      \src_buf_V_6_6_3_reg_3927_reg[0]\ => \src_buf_V_6_6_3_reg_3927_reg[0]\,
      \src_buf_V_6_6_3_reg_3927_reg[0]_0\ => \src_buf_V_6_6_3_reg_3927_reg[0]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[0]_1\ => \src_buf_V_6_6_3_reg_3927_reg[0]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[1]\ => \src_buf_V_6_6_3_reg_3927_reg[1]\,
      \src_buf_V_6_6_3_reg_3927_reg[1]_0\ => \src_buf_V_6_6_3_reg_3927_reg[1]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[1]_1\ => \src_buf_V_6_6_3_reg_3927_reg[1]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[2]\ => \src_buf_V_6_6_3_reg_3927_reg[2]\,
      \src_buf_V_6_6_3_reg_3927_reg[2]_0\ => \src_buf_V_6_6_3_reg_3927_reg[2]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[2]_1\ => \src_buf_V_6_6_3_reg_3927_reg[2]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[3]\ => \src_buf_V_6_6_3_reg_3927_reg[3]\,
      \src_buf_V_6_6_3_reg_3927_reg[3]_0\ => \src_buf_V_6_6_3_reg_3927_reg[3]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[3]_1\ => \src_buf_V_6_6_3_reg_3927_reg[3]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[4]\ => \src_buf_V_6_6_3_reg_3927_reg[4]\,
      \src_buf_V_6_6_3_reg_3927_reg[4]_0\ => \src_buf_V_6_6_3_reg_3927_reg[4]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[4]_1\ => \src_buf_V_6_6_3_reg_3927_reg[4]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[5]\ => \src_buf_V_6_6_3_reg_3927_reg[5]\,
      \src_buf_V_6_6_3_reg_3927_reg[5]_0\ => \src_buf_V_6_6_3_reg_3927_reg[5]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[5]_1\ => \src_buf_V_6_6_3_reg_3927_reg[5]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[6]\ => \src_buf_V_6_6_3_reg_3927_reg[6]\,
      \src_buf_V_6_6_3_reg_3927_reg[6]_0\ => \src_buf_V_6_6_3_reg_3927_reg[6]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[6]_1\ => \src_buf_V_6_6_3_reg_3927_reg[6]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(7 downto 0) => \src_buf_V_6_6_3_reg_3927_reg[7]\(7 downto 0),
      \src_buf_V_6_6_3_reg_3927_reg[7]_0\ => \src_buf_V_6_6_3_reg_3927_reg[7]_0\,
      \src_buf_V_6_6_3_reg_3927_reg[7]_1\ => \src_buf_V_6_6_3_reg_3927_reg[7]_1\,
      \src_buf_V_6_6_3_reg_3927_reg[7]_2\ => \src_buf_V_6_6_3_reg_3927_reg[7]_2\,
      \sub_i_i29_reg_3668_reg[8]\(0) => \sub_i_i29_reg_3668_reg[8]\(0),
      \sub_i_i29_reg_3668_reg[8]_0\(0) => \sub_i_i29_reg_3668_reg[8]_0\(0),
      tmp_5_fu_1807_p9(2 downto 0) => tmp_5_fu_1807_p9(2 downto 0),
      zext_ln37_reg_3648(7 downto 0) => zext_ln37_reg_3648(7 downto 0),
      \zext_ln37_reg_3648_reg[7]\(0) => \zext_ln37_reg_3648_reg[7]\(0),
      \zext_ln37_reg_3648_reg[7]_0\(0) => \zext_ln37_reg_3648_reg[7]_0\(0),
      \zext_ln37_reg_3648_reg[7]_1\(0) => \zext_ln37_reg_3648_reg[7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    img_gray_src_data_empty_n : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_5 : in STD_LOGIC;
    \src_buf_V_4_6_3_reg_3939[6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_buf_V_4_6_3_reg_3939[6]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf_V_4_6_3_reg_3939[6]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_9
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_2(2 downto 0) => ram_reg_bram_0_1(2 downto 0),
      ram_reg_bram_0_3(2 downto 0) => ram_reg_bram_0_2(2 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(0) => ram_reg_bram_0_4(0),
      ram_reg_bram_0_6 => ram_reg_bram_0_5,
      \src_buf_V_4_6_3_reg_3939[6]_i_2\(2 downto 0) => \src_buf_V_4_6_3_reg_3939[6]_i_2\(2 downto 0),
      \src_buf_V_4_6_3_reg_3939[6]_i_2_0\(0) => \src_buf_V_4_6_3_reg_3939[6]_i_2_0\(0),
      \src_buf_V_4_6_3_reg_3939[6]_i_2_1\(0) => \src_buf_V_4_6_3_reg_3939[6]_i_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_gray_src_data_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_8
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3(2 downto 0) => ram_reg_bram_0_2(2 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(0) => ram_reg_bram_0_4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    buf_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ram_reg_bram_0_7 : out STD_LOGIC;
    ap_block_pp3_stage0_subdone : out STD_LOGIC;
    ram_reg_bram_0_8 : out STD_LOGIC;
    ram_reg_bram_0_9 : out STD_LOGIC;
    ram_reg_bram_0_10 : out STD_LOGIC;
    ram_reg_bram_0_11 : out STD_LOGIC;
    ram_reg_bram_0_12 : out STD_LOGIC;
    ram_reg_bram_0_13 : out STD_LOGIC;
    ram_reg_bram_0_14 : out STD_LOGIC;
    ram_reg_bram_0_15 : out STD_LOGIC;
    ram_reg_bram_0_16 : out STD_LOGIC;
    ram_reg_bram_0_17 : out STD_LOGIC;
    ram_reg_bram_0_18 : out STD_LOGIC;
    ram_reg_bram_0_19 : out STD_LOGIC;
    ram_reg_bram_0_20 : out STD_LOGIC;
    ram_reg_bram_0_21 : out STD_LOGIC;
    ram_reg_bram_0_22 : out STD_LOGIC;
    ram_reg_bram_0_23 : out STD_LOGIC;
    ram_reg_bram_0_24 : out STD_LOGIC;
    ram_reg_bram_0_25 : out STD_LOGIC;
    ram_reg_bram_0_26 : out STD_LOGIC;
    ram_reg_bram_0_27 : out STD_LOGIC;
    ram_reg_bram_0_28 : out STD_LOGIC;
    ram_reg_bram_0_29 : out STD_LOGIC;
    ram_reg_bram_0_30 : out STD_LOGIC;
    ram_reg_bram_0_31 : out STD_LOGIC;
    ram_reg_bram_0_32 : out STD_LOGIC;
    ram_reg_bram_0_33 : out STD_LOGIC;
    ram_reg_bram_0_34 : out STD_LOGIC;
    ram_reg_bram_0_35 : out STD_LOGIC;
    ram_reg_bram_0_36 : out STD_LOGIC;
    ram_reg_bram_0_37 : out STD_LOGIC;
    ram_reg_bram_0_38 : out STD_LOGIC;
    ram_reg_bram_0_39 : out STD_LOGIC;
    ram_reg_bram_0_40 : out STD_LOGIC;
    ram_reg_bram_0_41 : out STD_LOGIC;
    ram_reg_bram_0_42 : out STD_LOGIC;
    ram_reg_bram_0_43 : out STD_LOGIC;
    ram_reg_bram_0_44 : out STD_LOGIC;
    ram_reg_bram_0_45 : out STD_LOGIC;
    ram_reg_bram_0_46 : out STD_LOGIC;
    ram_reg_bram_0_47 : out STD_LOGIC;
    ram_reg_bram_0_48 : out STD_LOGIC;
    ram_reg_bram_0_49 : out STD_LOGIC;
    ram_reg_bram_0_50 : out STD_LOGIC;
    ram_reg_bram_0_51 : out STD_LOGIC;
    ram_reg_bram_0_52 : out STD_LOGIC;
    ram_reg_bram_0_53 : out STD_LOGIC;
    ram_reg_bram_0_54 : out STD_LOGIC;
    ram_reg_bram_0_55 : out STD_LOGIC;
    ram_reg_bram_0_56 : out STD_LOGIC;
    ram_reg_bram_0_57 : out STD_LOGIC;
    ram_reg_bram_0_58 : out STD_LOGIC;
    ram_reg_bram_0_59 : out STD_LOGIC;
    ram_reg_bram_0_60 : out STD_LOGIC;
    ram_reg_bram_0_61 : out STD_LOGIC;
    ram_reg_bram_0_62 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_63 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_5_fu_1807_p9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_64 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_65 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_66 : in STD_LOGIC;
    ram_reg_bram_0_67 : in STD_LOGIC;
    ram_reg_bram_0_68 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp3_iter1 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    icmp_ln886_2_reg_3834_pp3_iter5_reg : in STD_LOGIC;
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\ : in STD_LOGIC;
    img_gray_dst_data_full_n : in STD_LOGIC;
    \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\ : in STD_LOGIC;
    and_ln271_reg_3784 : in STD_LOGIC;
    ram_reg_bram_0_69 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_70 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \src_buf_V_4_6_3_reg_3939[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7 : entity is "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7 is
begin
detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DOUTBDOUT(0) => ram_reg_bram_0(0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      and_ln271_reg_3784 => and_ln271_reg_3784,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\ => \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\,
      \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\ => \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\,
      icmp_ln886_2_reg_3834_pp3_iter5_reg => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_10 => ram_reg_bram_0_10,
      ram_reg_bram_0_11 => ram_reg_bram_0_11,
      ram_reg_bram_0_12 => ram_reg_bram_0_12,
      ram_reg_bram_0_13 => ram_reg_bram_0_13,
      ram_reg_bram_0_14 => ram_reg_bram_0_14,
      ram_reg_bram_0_15 => ram_reg_bram_0_15,
      ram_reg_bram_0_16 => ram_reg_bram_0_16,
      ram_reg_bram_0_17 => ram_reg_bram_0_17,
      ram_reg_bram_0_18 => ram_reg_bram_0_18,
      ram_reg_bram_0_19 => ram_reg_bram_0_19,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_20 => ram_reg_bram_0_20,
      ram_reg_bram_0_21 => ram_reg_bram_0_21,
      ram_reg_bram_0_22 => ram_reg_bram_0_22,
      ram_reg_bram_0_23 => ram_reg_bram_0_23,
      ram_reg_bram_0_24 => ram_reg_bram_0_24,
      ram_reg_bram_0_25 => ram_reg_bram_0_25,
      ram_reg_bram_0_26 => ram_reg_bram_0_26,
      ram_reg_bram_0_27 => ram_reg_bram_0_27,
      ram_reg_bram_0_28 => ram_reg_bram_0_28,
      ram_reg_bram_0_29 => ram_reg_bram_0_29,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_30 => ram_reg_bram_0_30,
      ram_reg_bram_0_31 => ram_reg_bram_0_31,
      ram_reg_bram_0_32 => ram_reg_bram_0_32,
      ram_reg_bram_0_33 => ram_reg_bram_0_33,
      ram_reg_bram_0_34 => ram_reg_bram_0_34,
      ram_reg_bram_0_35 => ram_reg_bram_0_35,
      ram_reg_bram_0_36 => ram_reg_bram_0_36,
      ram_reg_bram_0_37 => ram_reg_bram_0_37,
      ram_reg_bram_0_38 => ram_reg_bram_0_38,
      ram_reg_bram_0_39 => ram_reg_bram_0_39,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_40 => ram_reg_bram_0_40,
      ram_reg_bram_0_41 => ram_reg_bram_0_41,
      ram_reg_bram_0_42 => ram_reg_bram_0_42,
      ram_reg_bram_0_43 => ram_reg_bram_0_43,
      ram_reg_bram_0_44 => ram_reg_bram_0_44,
      ram_reg_bram_0_45 => ram_reg_bram_0_45,
      ram_reg_bram_0_46 => ram_reg_bram_0_46,
      ram_reg_bram_0_47 => ram_reg_bram_0_47,
      ram_reg_bram_0_48 => ram_reg_bram_0_48,
      ram_reg_bram_0_49 => ram_reg_bram_0_49,
      ram_reg_bram_0_5 => ram_reg_bram_0_5,
      ram_reg_bram_0_50 => ram_reg_bram_0_50,
      ram_reg_bram_0_51 => ram_reg_bram_0_51,
      ram_reg_bram_0_52 => ram_reg_bram_0_52,
      ram_reg_bram_0_53 => ram_reg_bram_0_53,
      ram_reg_bram_0_54 => ram_reg_bram_0_54,
      ram_reg_bram_0_55 => ram_reg_bram_0_55,
      ram_reg_bram_0_56 => ram_reg_bram_0_56,
      ram_reg_bram_0_57 => ram_reg_bram_0_57,
      ram_reg_bram_0_58 => ram_reg_bram_0_58,
      ram_reg_bram_0_59 => ram_reg_bram_0_59,
      ram_reg_bram_0_6 => ram_reg_bram_0_6,
      ram_reg_bram_0_60 => ram_reg_bram_0_60,
      ram_reg_bram_0_61 => ram_reg_bram_0_61,
      ram_reg_bram_0_62 => ram_reg_bram_0_62,
      ram_reg_bram_0_63(7 downto 0) => ram_reg_bram_0_63(7 downto 0),
      ram_reg_bram_0_64(1 downto 0) => ram_reg_bram_0_64(1 downto 0),
      ram_reg_bram_0_65(2 downto 0) => ram_reg_bram_0_65(2 downto 0),
      ram_reg_bram_0_66 => ram_reg_bram_0_66,
      ram_reg_bram_0_67 => ram_reg_bram_0_67,
      ram_reg_bram_0_68(1 downto 0) => ram_reg_bram_0_68(1 downto 0),
      ram_reg_bram_0_69(10 downto 0) => ram_reg_bram_0_69(10 downto 0),
      ram_reg_bram_0_7 => ram_reg_bram_0_7,
      ram_reg_bram_0_70(10 downto 0) => ram_reg_bram_0_70(10 downto 0),
      ram_reg_bram_0_8 => ram_reg_bram_0_8,
      ram_reg_bram_0_9 => ram_reg_bram_0_9,
      \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1 downto 0) => \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1 downto 0) => \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1 downto 0) => \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1 downto 0) => \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1 downto 0),
      \src_buf_V_4_6_3_reg_3939[7]_i_2\(1 downto 0) => \src_buf_V_4_6_3_reg_3939[7]_i_2\(1 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7 downto 0) => DOUTBDOUT(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1 downto 0) => \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1 downto 0),
      tmp_5_fu_1807_p9(1 downto 0) => tmp_5_fu_1807_p9(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15 is
  port (
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready : out STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \arraydecay72249_load_05376_fu_222_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \zext_ln37_reg_3648_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg : in STD_LOGIC;
    img_gray_dst_data_full_n : in STD_LOGIC;
    ap_done_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg_3 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    fast_0_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    threshold_c_empty_n : in STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done : in STD_LOGIC;
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15 is
  signal add_ln193_6_fu_3271_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln193_6_reg_4029 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln193_6_reg_40290 : STD_LOGIC;
  signal \add_ln193_6_reg_4029[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln193_6_reg_4029[3]_i_3_n_3\ : STD_LOGIC;
  signal add_ln197_2_fu_3026_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln197_2_reg_3996 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln197_2_reg_39960 : STD_LOGIC;
  signal \add_ln197_2_reg_3996[0]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[2]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_46_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_47_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_48_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_49_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_52_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_53_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_54_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_55_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_56_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_57_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_58_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_59_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_60_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_61_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_62_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_63_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_64_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_65_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_66_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_67_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_4\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_6\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_24_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_3_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_3_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[2]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_16_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_45_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_4\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_5\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_6\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_50_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_3\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_4\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_5\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_6\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_51_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_7_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_7_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_7_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_8_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_8_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_8_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_8_n_9\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln197_2_reg_3996_reg[3]_i_9_n_9\ : STD_LOGIC;
  signal add_ln197_6_fu_3277_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal add_ln197_6_reg_4034 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln197_6_reg_40340 : STD_LOGIC;
  signal \add_ln197_6_reg_4034[0]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln197_6_reg_4034[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln197_6_reg_4034[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln197_6_reg_4034[4]_i_3_n_3\ : STD_LOGIC;
  signal add_ln506_fu_1510_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln695_1_fu_1522_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_2_fu_3494_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln695_3_fu_1668_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_3_reg_3766[10]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[10]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[10]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[1]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[6]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_3_reg_3766[8]_i_2_n_3\ : STD_LOGIC;
  signal add_ln695_3_reg_3766_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln695_fu_1493_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln695_reg_3624[10]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[10]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[10]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[10]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[10]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[4]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[6]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln695_reg_3624[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln695_reg_3624_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal and_ln192_11_reg_3975 : STD_LOGIC;
  signal and_ln192_12_fu_3020_p2 : STD_LOGIC;
  signal and_ln192_12_reg_3990 : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990[0]_i_9_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_18_n_10\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_5\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_6\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_7\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_12_reg_3990_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_13_fu_3038_p2 : STD_LOGIC;
  signal and_ln192_13_reg_4001 : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001[0]_i_9_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_18_n_10\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_5\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_6\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_7\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_13_reg_4001_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_14_fu_3050_p2 : STD_LOGIC;
  signal and_ln192_14_reg_4007 : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007[0]_i_9_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_18_n_10\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_5\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_6\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_7\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_14_reg_4007_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_15_fu_3061_p2 : STD_LOGIC;
  signal and_ln192_15_reg_4013 : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013[0]_i_9_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_18_n_10\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_10\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_5\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_6\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_7\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_8\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_15_reg_4013_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_1_fu_2362_p2 : STD_LOGIC;
  signal and_ln192_1_reg_3879 : STD_LOGIC;
  signal and_ln192_1_reg_38790 : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_18_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_32_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_33_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_34_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_35_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_36_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_37_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_38_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879[0]_i_9_n_3\ : STD_LOGIC;
  signal and_ln192_1_reg_3879_pp3_iter4_reg : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_1_reg_3879_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_2_fu_2374_p2 : STD_LOGIC;
  signal and_ln192_2_reg_3886 : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_18_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_44_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_45_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_46_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_47_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_48_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_49_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_50_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_51_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_52_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_53_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_62_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_63_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_64_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_65_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_66_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886[0]_i_9_n_3\ : STD_LOGIC;
  signal and_ln192_2_reg_3886_pp3_iter4_reg : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_2_reg_3886_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_3_fu_2386_p2 : STD_LOGIC;
  signal and_ln192_3_reg_3893 : STD_LOGIC;
  signal and_ln192_3_reg_3893_pp3_iter4_reg : STD_LOGIC;
  signal and_ln192_3_reg_3893_pp3_iter5_reg : STD_LOGIC;
  signal and_ln192_4_fu_2398_p2 : STD_LOGIC;
  signal and_ln192_4_reg_3900 : STD_LOGIC;
  signal and_ln192_4_reg_3900_pp3_iter4_reg : STD_LOGIC;
  signal and_ln192_4_reg_3900_pp3_iter5_reg : STD_LOGIC;
  signal and_ln192_5_fu_2410_p2 : STD_LOGIC;
  signal and_ln192_5_reg_3907 : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_18_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_45_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_46_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_47_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_48_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_49_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_50_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_51_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_60_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_61_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_62_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907[0]_i_9_n_3\ : STD_LOGIC;
  signal and_ln192_5_reg_3907_pp3_iter4_reg : STD_LOGIC;
  signal and_ln192_5_reg_3907_pp3_iter5_reg : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \and_ln192_5_reg_3907_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal and_ln192_6_fu_2422_p2 : STD_LOGIC;
  signal and_ln192_6_reg_3914 : STD_LOGIC;
  signal and_ln192_6_reg_3914_pp3_iter4_reg : STD_LOGIC;
  signal and_ln192_6_reg_3914_pp3_iter5_reg : STD_LOGIC;
  signal and_ln192_7_fu_2434_p2 : STD_LOGIC;
  signal and_ln192_7_reg_3920 : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_10_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_11_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_12_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_13_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_14_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_15_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_16_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_17_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_18_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_19_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_20_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_21_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_22_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_23_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_24_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_25_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_26_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_27_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_28_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_29_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_30_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_31_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_32_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_33_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_34_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_35_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_36_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_37_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_38_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_4_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_5_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_6_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_7_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_8_n_3\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920[0]_i_9_n_3\ : STD_LOGIC;
  signal and_ln192_7_reg_3920_pp3_iter4_reg : STD_LOGIC;
  signal and_ln192_7_reg_3920_pp3_iter5_reg : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \and_ln192_7_reg_3920_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal and_ln192_reg_3969 : STD_LOGIC;
  signal and_ln271_fu_1680_p2 : STD_LOGIC;
  signal and_ln271_reg_3784 : STD_LOGIC;
  signal and_ln271_reg_37840 : STD_LOGIC;
  signal and_ln271_reg_3784_pp3_iter1_reg : STD_LOGIC;
  signal and_ln271_reg_3784_pp3_iter1_reg0 : STD_LOGIC;
  signal \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3\ : STD_LOGIC;
  signal and_ln271_reg_3784_pp3_iter5_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_17_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_19_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_20_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_24_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_25_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_26_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_27_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_29_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_30_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_31_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_32_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_34_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_35_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_36_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_37_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_38_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_39_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg[6]_i_12_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_21_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm178_out : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_3 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6_reg_n_3 : STD_LOGIC;
  signal ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700 : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arraydecay72249_load_05376_fu_222 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arraydecay72249_load_05376_fu_2220 : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[0]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[1]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[2]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[3]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[4]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[5]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[6]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_3_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_5_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_6_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_7_n_3\ : STD_LOGIC;
  signal \arraydecay72249_load_05376_fu_222[7]_i_8_n_3\ : STD_LOGIC;
  signal buf_0_V_U_n_11 : STD_LOGIC;
  signal buf_0_V_U_n_13 : STD_LOGIC;
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_2_V_U_n_23 : STD_LOGIC;
  signal buf_2_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_3_V_U_n_10 : STD_LOGIC;
  signal buf_3_V_U_n_100 : STD_LOGIC;
  signal buf_3_V_U_n_101 : STD_LOGIC;
  signal buf_3_V_U_n_102 : STD_LOGIC;
  signal buf_3_V_U_n_103 : STD_LOGIC;
  signal buf_3_V_U_n_104 : STD_LOGIC;
  signal buf_3_V_U_n_11 : STD_LOGIC;
  signal buf_3_V_U_n_113 : STD_LOGIC;
  signal buf_3_V_U_n_114 : STD_LOGIC;
  signal buf_3_V_U_n_115 : STD_LOGIC;
  signal buf_3_V_U_n_116 : STD_LOGIC;
  signal buf_3_V_U_n_117 : STD_LOGIC;
  signal buf_3_V_U_n_118 : STD_LOGIC;
  signal buf_3_V_U_n_119 : STD_LOGIC;
  signal buf_3_V_U_n_12 : STD_LOGIC;
  signal buf_3_V_U_n_120 : STD_LOGIC;
  signal buf_3_V_U_n_121 : STD_LOGIC;
  signal buf_3_V_U_n_122 : STD_LOGIC;
  signal buf_3_V_U_n_123 : STD_LOGIC;
  signal buf_3_V_U_n_124 : STD_LOGIC;
  signal buf_3_V_U_n_125 : STD_LOGIC;
  signal buf_3_V_U_n_126 : STD_LOGIC;
  signal buf_3_V_U_n_127 : STD_LOGIC;
  signal buf_3_V_U_n_128 : STD_LOGIC;
  signal buf_3_V_U_n_129 : STD_LOGIC;
  signal buf_3_V_U_n_13 : STD_LOGIC;
  signal buf_3_V_U_n_130 : STD_LOGIC;
  signal buf_3_V_U_n_131 : STD_LOGIC;
  signal buf_3_V_U_n_132 : STD_LOGIC;
  signal buf_3_V_U_n_133 : STD_LOGIC;
  signal buf_3_V_U_n_134 : STD_LOGIC;
  signal buf_3_V_U_n_135 : STD_LOGIC;
  signal buf_3_V_U_n_136 : STD_LOGIC;
  signal buf_3_V_U_n_14 : STD_LOGIC;
  signal buf_3_V_U_n_145 : STD_LOGIC;
  signal buf_3_V_U_n_146 : STD_LOGIC;
  signal buf_3_V_U_n_147 : STD_LOGIC;
  signal buf_3_V_U_n_148 : STD_LOGIC;
  signal buf_3_V_U_n_149 : STD_LOGIC;
  signal buf_3_V_U_n_15 : STD_LOGIC;
  signal buf_3_V_U_n_150 : STD_LOGIC;
  signal buf_3_V_U_n_151 : STD_LOGIC;
  signal buf_3_V_U_n_152 : STD_LOGIC;
  signal buf_3_V_U_n_153 : STD_LOGIC;
  signal buf_3_V_U_n_154 : STD_LOGIC;
  signal buf_3_V_U_n_155 : STD_LOGIC;
  signal buf_3_V_U_n_156 : STD_LOGIC;
  signal buf_3_V_U_n_157 : STD_LOGIC;
  signal buf_3_V_U_n_158 : STD_LOGIC;
  signal buf_3_V_U_n_159 : STD_LOGIC;
  signal buf_3_V_U_n_16 : STD_LOGIC;
  signal buf_3_V_U_n_160 : STD_LOGIC;
  signal buf_3_V_U_n_169 : STD_LOGIC;
  signal buf_3_V_U_n_170 : STD_LOGIC;
  signal buf_3_V_U_n_171 : STD_LOGIC;
  signal buf_3_V_U_n_172 : STD_LOGIC;
  signal buf_3_V_U_n_173 : STD_LOGIC;
  signal buf_3_V_U_n_174 : STD_LOGIC;
  signal buf_3_V_U_n_175 : STD_LOGIC;
  signal buf_3_V_U_n_176 : STD_LOGIC;
  signal buf_3_V_U_n_177 : STD_LOGIC;
  signal buf_3_V_U_n_178 : STD_LOGIC;
  signal buf_3_V_U_n_179 : STD_LOGIC;
  signal buf_3_V_U_n_180 : STD_LOGIC;
  signal buf_3_V_U_n_181 : STD_LOGIC;
  signal buf_3_V_U_n_182 : STD_LOGIC;
  signal buf_3_V_U_n_183 : STD_LOGIC;
  signal buf_3_V_U_n_184 : STD_LOGIC;
  signal buf_3_V_U_n_185 : STD_LOGIC;
  signal buf_3_V_U_n_186 : STD_LOGIC;
  signal buf_3_V_U_n_187 : STD_LOGIC;
  signal buf_3_V_U_n_188 : STD_LOGIC;
  signal buf_3_V_U_n_189 : STD_LOGIC;
  signal buf_3_V_U_n_190 : STD_LOGIC;
  signal buf_3_V_U_n_191 : STD_LOGIC;
  signal buf_3_V_U_n_192 : STD_LOGIC;
  signal buf_3_V_U_n_193 : STD_LOGIC;
  signal buf_3_V_U_n_194 : STD_LOGIC;
  signal buf_3_V_U_n_195 : STD_LOGIC;
  signal buf_3_V_U_n_196 : STD_LOGIC;
  signal buf_3_V_U_n_197 : STD_LOGIC;
  signal buf_3_V_U_n_198 : STD_LOGIC;
  signal buf_3_V_U_n_199 : STD_LOGIC;
  signal buf_3_V_U_n_200 : STD_LOGIC;
  signal buf_3_V_U_n_201 : STD_LOGIC;
  signal buf_3_V_U_n_202 : STD_LOGIC;
  signal buf_3_V_U_n_203 : STD_LOGIC;
  signal buf_3_V_U_n_204 : STD_LOGIC;
  signal buf_3_V_U_n_205 : STD_LOGIC;
  signal buf_3_V_U_n_206 : STD_LOGIC;
  signal buf_3_V_U_n_207 : STD_LOGIC;
  signal buf_3_V_U_n_208 : STD_LOGIC;
  signal buf_3_V_U_n_217 : STD_LOGIC;
  signal buf_3_V_U_n_218 : STD_LOGIC;
  signal buf_3_V_U_n_219 : STD_LOGIC;
  signal buf_3_V_U_n_220 : STD_LOGIC;
  signal buf_3_V_U_n_221 : STD_LOGIC;
  signal buf_3_V_U_n_222 : STD_LOGIC;
  signal buf_3_V_U_n_223 : STD_LOGIC;
  signal buf_3_V_U_n_224 : STD_LOGIC;
  signal buf_3_V_U_n_225 : STD_LOGIC;
  signal buf_3_V_U_n_226 : STD_LOGIC;
  signal buf_3_V_U_n_227 : STD_LOGIC;
  signal buf_3_V_U_n_228 : STD_LOGIC;
  signal buf_3_V_U_n_229 : STD_LOGIC;
  signal buf_3_V_U_n_230 : STD_LOGIC;
  signal buf_3_V_U_n_231 : STD_LOGIC;
  signal buf_3_V_U_n_232 : STD_LOGIC;
  signal buf_3_V_U_n_233 : STD_LOGIC;
  signal buf_3_V_U_n_234 : STD_LOGIC;
  signal buf_3_V_U_n_235 : STD_LOGIC;
  signal buf_3_V_U_n_236 : STD_LOGIC;
  signal buf_3_V_U_n_237 : STD_LOGIC;
  signal buf_3_V_U_n_238 : STD_LOGIC;
  signal buf_3_V_U_n_239 : STD_LOGIC;
  signal buf_3_V_U_n_240 : STD_LOGIC;
  signal buf_3_V_U_n_241 : STD_LOGIC;
  signal buf_3_V_U_n_242 : STD_LOGIC;
  signal buf_3_V_U_n_243 : STD_LOGIC;
  signal buf_3_V_U_n_244 : STD_LOGIC;
  signal buf_3_V_U_n_245 : STD_LOGIC;
  signal buf_3_V_U_n_246 : STD_LOGIC;
  signal buf_3_V_U_n_247 : STD_LOGIC;
  signal buf_3_V_U_n_248 : STD_LOGIC;
  signal buf_3_V_U_n_249 : STD_LOGIC;
  signal buf_3_V_U_n_25 : STD_LOGIC;
  signal buf_3_V_U_n_250 : STD_LOGIC;
  signal buf_3_V_U_n_251 : STD_LOGIC;
  signal buf_3_V_U_n_252 : STD_LOGIC;
  signal buf_3_V_U_n_253 : STD_LOGIC;
  signal buf_3_V_U_n_254 : STD_LOGIC;
  signal buf_3_V_U_n_255 : STD_LOGIC;
  signal buf_3_V_U_n_256 : STD_LOGIC;
  signal buf_3_V_U_n_257 : STD_LOGIC;
  signal buf_3_V_U_n_258 : STD_LOGIC;
  signal buf_3_V_U_n_259 : STD_LOGIC;
  signal buf_3_V_U_n_26 : STD_LOGIC;
  signal buf_3_V_U_n_260 : STD_LOGIC;
  signal buf_3_V_U_n_261 : STD_LOGIC;
  signal buf_3_V_U_n_262 : STD_LOGIC;
  signal buf_3_V_U_n_263 : STD_LOGIC;
  signal buf_3_V_U_n_264 : STD_LOGIC;
  signal buf_3_V_U_n_27 : STD_LOGIC;
  signal buf_3_V_U_n_273 : STD_LOGIC;
  signal buf_3_V_U_n_274 : STD_LOGIC;
  signal buf_3_V_U_n_275 : STD_LOGIC;
  signal buf_3_V_U_n_276 : STD_LOGIC;
  signal buf_3_V_U_n_277 : STD_LOGIC;
  signal buf_3_V_U_n_278 : STD_LOGIC;
  signal buf_3_V_U_n_279 : STD_LOGIC;
  signal buf_3_V_U_n_28 : STD_LOGIC;
  signal buf_3_V_U_n_280 : STD_LOGIC;
  signal buf_3_V_U_n_281 : STD_LOGIC;
  signal buf_3_V_U_n_282 : STD_LOGIC;
  signal buf_3_V_U_n_283 : STD_LOGIC;
  signal buf_3_V_U_n_284 : STD_LOGIC;
  signal buf_3_V_U_n_285 : STD_LOGIC;
  signal buf_3_V_U_n_286 : STD_LOGIC;
  signal buf_3_V_U_n_287 : STD_LOGIC;
  signal buf_3_V_U_n_288 : STD_LOGIC;
  signal buf_3_V_U_n_289 : STD_LOGIC;
  signal buf_3_V_U_n_29 : STD_LOGIC;
  signal buf_3_V_U_n_290 : STD_LOGIC;
  signal buf_3_V_U_n_291 : STD_LOGIC;
  signal buf_3_V_U_n_292 : STD_LOGIC;
  signal buf_3_V_U_n_293 : STD_LOGIC;
  signal buf_3_V_U_n_294 : STD_LOGIC;
  signal buf_3_V_U_n_295 : STD_LOGIC;
  signal buf_3_V_U_n_296 : STD_LOGIC;
  signal buf_3_V_U_n_30 : STD_LOGIC;
  signal buf_3_V_U_n_31 : STD_LOGIC;
  signal buf_3_V_U_n_32 : STD_LOGIC;
  signal buf_3_V_U_n_33 : STD_LOGIC;
  signal buf_3_V_U_n_34 : STD_LOGIC;
  signal buf_3_V_U_n_35 : STD_LOGIC;
  signal buf_3_V_U_n_36 : STD_LOGIC;
  signal buf_3_V_U_n_37 : STD_LOGIC;
  signal buf_3_V_U_n_38 : STD_LOGIC;
  signal buf_3_V_U_n_39 : STD_LOGIC;
  signal buf_3_V_U_n_40 : STD_LOGIC;
  signal buf_3_V_U_n_41 : STD_LOGIC;
  signal buf_3_V_U_n_42 : STD_LOGIC;
  signal buf_3_V_U_n_43 : STD_LOGIC;
  signal buf_3_V_U_n_44 : STD_LOGIC;
  signal buf_3_V_U_n_45 : STD_LOGIC;
  signal buf_3_V_U_n_46 : STD_LOGIC;
  signal buf_3_V_U_n_47 : STD_LOGIC;
  signal buf_3_V_U_n_48 : STD_LOGIC;
  signal buf_3_V_U_n_49 : STD_LOGIC;
  signal buf_3_V_U_n_50 : STD_LOGIC;
  signal buf_3_V_U_n_51 : STD_LOGIC;
  signal buf_3_V_U_n_52 : STD_LOGIC;
  signal buf_3_V_U_n_53 : STD_LOGIC;
  signal buf_3_V_U_n_54 : STD_LOGIC;
  signal buf_3_V_U_n_55 : STD_LOGIC;
  signal buf_3_V_U_n_56 : STD_LOGIC;
  signal buf_3_V_U_n_57 : STD_LOGIC;
  signal buf_3_V_U_n_58 : STD_LOGIC;
  signal buf_3_V_U_n_59 : STD_LOGIC;
  signal buf_3_V_U_n_60 : STD_LOGIC;
  signal buf_3_V_U_n_61 : STD_LOGIC;
  signal buf_3_V_U_n_62 : STD_LOGIC;
  signal buf_3_V_U_n_63 : STD_LOGIC;
  signal buf_3_V_U_n_64 : STD_LOGIC;
  signal buf_3_V_U_n_73 : STD_LOGIC;
  signal buf_3_V_U_n_74 : STD_LOGIC;
  signal buf_3_V_U_n_75 : STD_LOGIC;
  signal buf_3_V_U_n_76 : STD_LOGIC;
  signal buf_3_V_U_n_77 : STD_LOGIC;
  signal buf_3_V_U_n_78 : STD_LOGIC;
  signal buf_3_V_U_n_79 : STD_LOGIC;
  signal buf_3_V_U_n_80 : STD_LOGIC;
  signal buf_3_V_U_n_81 : STD_LOGIC;
  signal buf_3_V_U_n_82 : STD_LOGIC;
  signal buf_3_V_U_n_83 : STD_LOGIC;
  signal buf_3_V_U_n_84 : STD_LOGIC;
  signal buf_3_V_U_n_85 : STD_LOGIC;
  signal buf_3_V_U_n_86 : STD_LOGIC;
  signal buf_3_V_U_n_87 : STD_LOGIC;
  signal buf_3_V_U_n_88 : STD_LOGIC;
  signal buf_3_V_U_n_89 : STD_LOGIC;
  signal buf_3_V_U_n_9 : STD_LOGIC;
  signal buf_3_V_U_n_90 : STD_LOGIC;
  signal buf_3_V_U_n_91 : STD_LOGIC;
  signal buf_3_V_U_n_92 : STD_LOGIC;
  signal buf_3_V_U_n_93 : STD_LOGIC;
  signal buf_3_V_U_n_94 : STD_LOGIC;
  signal buf_3_V_U_n_95 : STD_LOGIC;
  signal buf_3_V_U_n_96 : STD_LOGIC;
  signal buf_3_V_U_n_97 : STD_LOGIC;
  signal buf_3_V_U_n_98 : STD_LOGIC;
  signal buf_3_V_U_n_99 : STD_LOGIC;
  signal buf_3_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_3_V_ce1 : STD_LOGIC;
  signal buf_4_V_U_n_11 : STD_LOGIC;
  signal buf_4_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_5_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_6_V_U_n_17 : STD_LOGIC;
  signal buf_6_V_U_n_18 : STD_LOGIC;
  signal buf_6_V_U_n_19 : STD_LOGIC;
  signal buf_6_V_U_n_20 : STD_LOGIC;
  signal buf_6_V_U_n_21 : STD_LOGIC;
  signal buf_6_V_U_n_22 : STD_LOGIC;
  signal buf_6_V_U_n_23 : STD_LOGIC;
  signal buf_6_V_U_n_24 : STD_LOGIC;
  signal buf_6_V_U_n_26 : STD_LOGIC;
  signal buf_6_V_U_n_27 : STD_LOGIC;
  signal buf_6_V_U_n_28 : STD_LOGIC;
  signal buf_6_V_U_n_29 : STD_LOGIC;
  signal buf_6_V_U_n_30 : STD_LOGIC;
  signal buf_6_V_U_n_31 : STD_LOGIC;
  signal buf_6_V_U_n_32 : STD_LOGIC;
  signal buf_6_V_U_n_33 : STD_LOGIC;
  signal buf_6_V_U_n_34 : STD_LOGIC;
  signal buf_6_V_U_n_35 : STD_LOGIC;
  signal buf_6_V_U_n_36 : STD_LOGIC;
  signal buf_6_V_U_n_37 : STD_LOGIC;
  signal buf_6_V_U_n_38 : STD_LOGIC;
  signal buf_6_V_U_n_39 : STD_LOGIC;
  signal buf_6_V_U_n_40 : STD_LOGIC;
  signal buf_6_V_U_n_41 : STD_LOGIC;
  signal buf_6_V_U_n_42 : STD_LOGIC;
  signal buf_6_V_U_n_43 : STD_LOGIC;
  signal buf_6_V_U_n_44 : STD_LOGIC;
  signal buf_6_V_U_n_45 : STD_LOGIC;
  signal buf_6_V_U_n_46 : STD_LOGIC;
  signal buf_6_V_U_n_47 : STD_LOGIC;
  signal buf_6_V_U_n_48 : STD_LOGIC;
  signal buf_6_V_U_n_49 : STD_LOGIC;
  signal buf_6_V_U_n_50 : STD_LOGIC;
  signal buf_6_V_U_n_51 : STD_LOGIC;
  signal buf_6_V_U_n_52 : STD_LOGIC;
  signal buf_6_V_U_n_53 : STD_LOGIC;
  signal buf_6_V_U_n_54 : STD_LOGIC;
  signal buf_6_V_U_n_55 : STD_LOGIC;
  signal buf_6_V_U_n_56 : STD_LOGIC;
  signal buf_6_V_U_n_57 : STD_LOGIC;
  signal buf_6_V_U_n_58 : STD_LOGIC;
  signal buf_6_V_U_n_59 : STD_LOGIC;
  signal buf_6_V_U_n_60 : STD_LOGIC;
  signal buf_6_V_U_n_61 : STD_LOGIC;
  signal buf_6_V_U_n_62 : STD_LOGIC;
  signal buf_6_V_U_n_63 : STD_LOGIC;
  signal buf_6_V_U_n_64 : STD_LOGIC;
  signal buf_6_V_U_n_65 : STD_LOGIC;
  signal buf_6_V_U_n_66 : STD_LOGIC;
  signal buf_6_V_U_n_67 : STD_LOGIC;
  signal buf_6_V_U_n_68 : STD_LOGIC;
  signal buf_6_V_U_n_69 : STD_LOGIC;
  signal buf_6_V_U_n_70 : STD_LOGIC;
  signal buf_6_V_U_n_71 : STD_LOGIC;
  signal buf_6_V_U_n_72 : STD_LOGIC;
  signal buf_6_V_U_n_73 : STD_LOGIC;
  signal buf_6_V_U_n_74 : STD_LOGIC;
  signal buf_6_V_U_n_75 : STD_LOGIC;
  signal buf_6_V_U_n_76 : STD_LOGIC;
  signal buf_6_V_U_n_77 : STD_LOGIC;
  signal buf_6_V_U_n_78 : STD_LOGIC;
  signal buf_6_V_U_n_79 : STD_LOGIC;
  signal buf_6_V_U_n_80 : STD_LOGIC;
  signal buf_6_V_q0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal clear : STD_LOGIC;
  signal cmp_i_i213_i_6_fu_1616_p2 : STD_LOGIC;
  signal cmp_i_i268_i_fu_1556_p2 : STD_LOGIC;
  signal cmp_i_i268_i_reg_3697 : STD_LOGIC;
  signal cmp_i_i307_i_fu_1550_p2 : STD_LOGIC;
  signal cmp_i_i307_i_reg_3692 : STD_LOGIC;
  signal \cmp_i_i307_i_reg_3692[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp_i_i307_i_reg_3692[0]_i_4_n_3\ : STD_LOGIC;
  signal cmp_i_i67_i_not_fu_1628_p2 : STD_LOGIC;
  signal cmp_i_i67_i_not_reg_3722 : STD_LOGIC;
  signal \cmp_i_i67_i_not_reg_3722[0]_i_2_n_3\ : STD_LOGIC;
  signal cmp_i_i_i_reg_38380 : STD_LOGIC;
  signal \cmp_i_i_i_reg_3838[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp_i_i_i_reg_3838_reg_n_3_[0]\ : STD_LOGIC;
  signal \^dout_valid_reg\ : STD_LOGIC;
  signal \empty_29_reg_519[10]_i_1_n_3\ : STD_LOGIC;
  signal \empty_29_reg_519[10]_i_4_n_3\ : STD_LOGIC;
  signal empty_29_reg_519_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_30_reg_607[10]_i_3_n_3\ : STD_LOGIC;
  signal \empty_30_reg_607[6]_i_1_n_3\ : STD_LOGIC;
  signal \empty_30_reg_607[6]_i_2_n_3\ : STD_LOGIC;
  signal \empty_30_reg_607[7]_i_2_n_3\ : STD_LOGIC;
  signal empty_30_reg_607_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_30_reg_607_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_31_reg_3702 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_31_reg_3702[0]_i_1_n_3\ : STD_LOGIC;
  signal empty_32_reg_619 : STD_LOGIC;
  signal empty_32_reg_6190 : STD_LOGIC;
  signal empty_32_reg_619_pp3_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \empty_32_reg_619_reg_n_3_[0]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[10]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[1]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[2]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[3]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[4]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[5]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[6]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[7]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[8]\ : STD_LOGIC;
  signal \empty_32_reg_619_reg_n_3_[9]\ : STD_LOGIC;
  signal empty_reg_507 : STD_LOGIC;
  signal empty_reg_5070 : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[0]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[10]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[1]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[2]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[3]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[4]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[5]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[6]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[7]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[8]\ : STD_LOGIC;
  signal \empty_reg_507_reg_n_3_[9]\ : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready : STD_LOGIC;
  signal icmp_ln164_1_fu_2131_p2 : STD_LOGIC;
  signal icmp_ln164_2_fu_2163_p2 : STD_LOGIC;
  signal icmp_ln164_3_fu_2195_p2 : STD_LOGIC;
  signal icmp_ln164_4_fu_2227_p2 : STD_LOGIC;
  signal icmp_ln164_5_fu_2259_p2 : STD_LOGIC;
  signal icmp_ln164_6_fu_2291_p2 : STD_LOGIC;
  signal icmp_ln164_7_fu_2323_p2 : STD_LOGIC;
  signal icmp_ln164_fu_2067_p2 : STD_LOGIC;
  signal icmp_ln169_7_fu_2766_p2 : STD_LOGIC;
  signal icmp_ln171_1_fu_2579_p2 : STD_LOGIC;
  signal icmp_ln171_2_fu_2611_p2 : STD_LOGIC;
  signal icmp_ln171_3_fu_2643_p2 : STD_LOGIC;
  signal icmp_ln171_4_fu_2675_p2 : STD_LOGIC;
  signal icmp_ln171_5_fu_2707_p2 : STD_LOGIC;
  signal icmp_ln171_6_fu_2739_p2 : STD_LOGIC;
  signal icmp_ln171_7_fu_2771_p2 : STD_LOGIC;
  signal icmp_ln171_fu_2099_p2 : STD_LOGIC;
  signal icmp_ln192_fu_2350_p2 : STD_LOGIC;
  signal icmp_ln192_reg_3874 : STD_LOGIC;
  signal icmp_ln194_12_fu_3258_p2 : STD_LOGIC;
  signal icmp_ln194_12_reg_4024 : STD_LOGIC;
  signal \icmp_ln194_12_reg_4024[0]_i_2_n_3\ : STD_LOGIC;
  signal icmp_ln194_4_fu_3000_p2 : STD_LOGIC;
  signal icmp_ln194_4_reg_3980 : STD_LOGIC;
  signal \icmp_ln194_4_reg_3980[0]_i_2_n_3\ : STD_LOGIC;
  signal icmp_ln265_fu_1662_p2 : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln265_reg_3762_pp3_iter1_reg : STD_LOGIC;
  signal \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln265_reg_3762_pp3_iter5_reg : STD_LOGIC;
  signal \icmp_ln265_reg_3762_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln510_fu_1487_p2 : STD_LOGIC;
  signal icmp_ln510_reg_3620 : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln510_reg_3620[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln882_1_fu_1478_p2 : STD_LOGIC;
  signal icmp_ln882_2_fu_1674_p2 : STD_LOGIC;
  signal icmp_ln882_2_reg_3771 : STD_LOGIC;
  signal icmp_ln882_2_reg_3771_pp3_iter1_reg : STD_LOGIC;
  signal icmp_ln882_2_reg_3771_pp3_iter2_reg : STD_LOGIC;
  signal icmp_ln882_2_reg_3771_pp3_iter3_reg : STD_LOGIC;
  signal icmp_ln882_2_reg_3771_pp3_iter4_reg : STD_LOGIC;
  signal icmp_ln882_2_reg_3771_pp3_iter5_reg : STD_LOGIC;
  signal icmp_ln886_1_fu_1713_p2 : STD_LOGIC;
  signal icmp_ln886_1_reg_3829 : STD_LOGIC;
  signal icmp_ln886_1_reg_38290 : STD_LOGIC;
  signal \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal icmp_ln886_1_reg_3829_pp3_iter5_reg : STD_LOGIC;
  signal icmp_ln886_2_fu_1719_p2 : STD_LOGIC;
  signal icmp_ln886_2_reg_3834 : STD_LOGIC;
  signal \icmp_ln886_2_reg_3834[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln886_2_reg_3834[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal icmp_ln886_2_reg_3834_pp3_iter5_reg : STD_LOGIC;
  signal icmp_ln886_reg_3824 : STD_LOGIC;
  signal \icmp_ln886_reg_3824[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal icmp_ln886_reg_3824_pp3_iter5_reg : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[63]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \init_buf_reg_497_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[0]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[10]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[11]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[12]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[13]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[14]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[15]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[16]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[17]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[18]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[19]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[1]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[20]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[21]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[22]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[23]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[24]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[25]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[26]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[27]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[28]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[29]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[2]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[30]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[31]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[32]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[33]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[34]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[35]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[36]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[37]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[38]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[39]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[3]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[40]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[41]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[42]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[43]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[44]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[45]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[46]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[47]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[48]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[49]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[4]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[50]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[51]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[52]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[53]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[54]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[55]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[56]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[57]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[58]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[59]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[5]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[60]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[61]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[62]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[63]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[6]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[7]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[8]\ : STD_LOGIC;
  signal \init_buf_reg_497_reg_n_3_[9]\ : STD_LOGIC;
  signal init_row_ind_fu_1409_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_reg_bram_0_i_27_n_3 : STD_LOGIC;
  signal or_ln162_reg_3853 : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_10_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_11_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_12_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_5_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_6_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_7_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_8_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853[0]_i_9_n_3\ : STD_LOGIC;
  signal \or_ln162_reg_3853_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \or_ln162_reg_3853_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \or_ln162_reg_3853_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \or_ln162_reg_3853_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal or_ln169_reg_3864 : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_10_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_11_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_12_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_5_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_6_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_7_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_8_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864[0]_i_9_n_3\ : STD_LOGIC;
  signal \or_ln169_reg_3864_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \or_ln169_reg_3864_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \or_ln169_reg_3864_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \or_ln169_reg_3864_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal or_ln202_10_fu_3318_p2 : STD_LOGIC;
  signal or_ln202_10_reg_4044 : STD_LOGIC;
  signal \or_ln202_10_reg_4044[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_ln202_10_reg_4044[0]_i_3_n_3\ : STD_LOGIC;
  signal or_ln202_3_fu_3078_p2 : STD_LOGIC;
  signal or_ln202_3_reg_4019 : STD_LOGIC;
  signal \or_ln202_3_reg_4019[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_ln202_3_reg_4019[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_ln202_3_reg_4019[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_ln202_3_reg_4019[0]_i_5_n_3\ : STD_LOGIC;
  signal \or_ln202_3_reg_4019[0]_i_6_n_3\ : STD_LOGIC;
  signal or_ln202_7_fu_3301_p2 : STD_LOGIC;
  signal or_ln202_7_reg_4039 : STD_LOGIC;
  signal \or_ln202_7_reg_4039[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_ln202_7_reg_4039[0]_i_3_n_3\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in16_out : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in20_out : STD_LOGIC;
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in29_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_out : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in4_out : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_0_0_fu_158[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_0_0_fu_158_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_0_0_load_reg_3559_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_0_0_load_reg_3559_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_0_0_load_reg_3559_reg_n_3_[2]\ : STD_LOGIC;
  signal row_ind_V_0_2_reg_486 : STD_LOGIC;
  signal \row_ind_V_0_2_reg_486_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_0_2_reg_486_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_0_2_reg_486_reg_n_3_[2]\ : STD_LOGIC;
  signal row_ind_V_0_reg_584 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_0_reg_584[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_0_reg_584[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_0_reg_584[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_1_0_fu_162_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_1_0_fu_162_reg0 : STD_LOGIC;
  signal row_ind_V_1_0_load_reg_3564_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_1_reg_573 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_1_reg_573[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_reg_573[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_1_reg_573[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_2_0_fu_166_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_2_0_fu_166_reg0 : STD_LOGIC;
  signal row_ind_V_2_0_load_reg_3569_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_2_reg_562 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_2_reg_562[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_562[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_2_reg_562[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_3_0_fu_170 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_3_0_fu_170_reg0 : STD_LOGIC;
  signal row_ind_V_3_0_load_reg_3574_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_3_reg_551 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_3_reg_551[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_3_reg_551[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_3_reg_551[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_4_0_fu_174_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_4_0_fu_174_reg0 : STD_LOGIC;
  signal row_ind_V_4_0_load_reg_3579_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_4_reg_540 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_4_reg_540[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_4_reg_540[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_4_reg_540[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_5_0_fu_178_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_5_0_fu_178_reg0 : STD_LOGIC;
  signal row_ind_V_5_0_load_reg_3584_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_5_1_reg_530 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_5_1_reg_530[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_5_1_reg_530[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_5_1_reg_530[2]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_6_0_fu_182_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_ind_V_6_0_fu_182_reg0 : STD_LOGIC;
  signal row_ind_V_6_0_load_reg_3589_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_ind_V_6_reg_595[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_6_reg_595[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_6_reg_595[2]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_6_reg_595_reg_n_3_[0]\ : STD_LOGIC;
  signal \row_ind_V_6_reg_595_reg_n_3_[1]\ : STD_LOGIC;
  signal \row_ind_V_6_reg_595_reg_n_3_[2]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln162_1_fu_2086_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal select_ln162_1_reg_3859 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln162_1_reg_3859[0]_i_10_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_11_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_12_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_13_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_14_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_15_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_16_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_17_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_18_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_19_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_20_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_21_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_22_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_23_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_24_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_25_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_26_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_4_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_5_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_6_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_8_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859[0]_i_9_n_3\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln162_1_reg_3859_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal select_ln169_1_fu_2118_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal select_ln169_1_reg_3869 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln169_1_reg_3869[0]_i_10_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_11_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_12_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_13_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_14_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_15_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_16_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_17_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_18_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_19_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_20_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_21_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_22_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_23_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_24_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_25_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_26_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_4_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_5_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_6_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_8_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869[0]_i_9_n_3\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln169_1_reg_3869_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal select_ln192_15_fu_3264_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln192_7_fu_3006_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln192_7_reg_3985 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \select_ln192_7_reg_3985[3]_i_2_n_3\ : STD_LOGIC;
  signal spec_select5203_reg_3707 : STD_LOGIC;
  signal \spec_select5203_reg_3707[0]_i_1_n_3\ : STD_LOGIC;
  signal spec_select5219_fu_1610_p2 : STD_LOGIC;
  signal spec_select5219_reg_3712 : STD_LOGIC;
  signal spec_select5235_fu_1622_p2 : STD_LOGIC;
  signal spec_select5235_reg_3717 : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_10_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_11_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_12_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_13_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_14_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_3_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_4_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_5_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_6_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_7_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_8_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717[0]_i_9_n_3\ : STD_LOGIC;
  signal \spec_select5235_reg_3717_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \spec_select5235_reg_3717_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \spec_select5235_reg_3717_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \spec_select5235_reg_3717_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \spec_select5235_reg_3717_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal src_buf_V_0_2_0_reg_1287 : STD_LOGIC;
  signal src_buf_V_0_2_0_reg_12870 : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[0]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[1]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[2]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[3]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[4]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[5]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[6]\ : STD_LOGIC;
  signal \src_buf_V_0_2_0_reg_1287_reg_n_3_[7]\ : STD_LOGIC;
  signal src_buf_V_0_2_1_40_reg_1370 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_2_1_reg_945 : STD_LOGIC;
  signal src_buf_V_0_2_1_reg_9450 : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[1]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[2]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[3]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[4]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[5]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[6]\ : STD_LOGIC;
  signal \src_buf_V_0_2_1_reg_945_reg_n_3_[7]\ : STD_LOGIC;
  signal src_buf_V_0_3_1_reg_1209 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_3_reg_934 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_4_1_reg_1197 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_6_3_fu_2502_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_6_3_reg_3963 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_0_6_3_reg_39630 : STD_LOGIC;
  signal src_buf_V_0_6_reg_923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_1_0_reg_1276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_1_1_39_reg_1358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_1_1_reg_911 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_2_1_reg_1185 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_2_reg_900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_3_1_reg_1173 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_3_reg_889 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_4_1_reg_1161 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_1_4_1_reg_1161[4]_i_2_n_3\ : STD_LOGIC;
  signal src_buf_V_1_6_3_fu_2492_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_6_3_reg_3957 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_1_6_reg_878 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_0_reg_1265 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_1_38_reg_1346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_0_1_reg_866 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_1_1_reg_1149 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_1_reg_855 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_2_1_reg_1137 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_2_reg_844 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_3_1_reg_1125 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_3_reg_833 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_4_1_reg_1113 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_6_3_fu_2481_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_6_3_reg_3951 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_2_6_reg_822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_0_0_reg_1254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_0_1_37_reg_1334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_0_1_reg_810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_1_1_reg_1101 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_1_reg_799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_2_1_reg_1089 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_2_reg_788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_3_1_reg_1077 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_3_reg_777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_4_1_reg_1065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_3_4_1_reg_1065[5]_i_2_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_4_1_reg_1065[7]_i_3_n_3\ : STD_LOGIC;
  signal src_buf_V_3_6_3_fu_2470_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_3_6_3_reg_3945 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_3_6_3_reg_3945[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\ : STD_LOGIC;
  signal src_buf_V_3_6_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_3_6_reg_766[7]_i_3_n_3\ : STD_LOGIC;
  signal src_buf_V_4_0_0_reg_1243 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_0_1_36_reg_1322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_0_1_reg_754 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_1_1_reg_1053 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_1_reg_743 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_2_1_reg_1041 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_2_reg_732 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_3_1_reg_1029 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_3_reg_721 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_4_1_reg_1017 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_6_3_fu_2459_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_4_6_3_reg_3939 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\ : STD_LOGIC;
  signal src_buf_V_4_6_reg_710 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_1_0_reg_1232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_1_1_35_reg_1310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_1_1_reg_698 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_2_1_reg_1005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_2_reg_687 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_3_1_reg_993 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_3_reg_676 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_4_1_reg_981 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_6_3_fu_2449_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_5_6_3_reg_3933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[2]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[3]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\ : STD_LOGIC;
  signal \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\ : STD_LOGIC;
  signal src_buf_V_5_6_reg_665 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_2_0_reg_1221 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_2_1_34_reg_1298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_2_1_reg_653 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_3_1_reg_969 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_3_reg_642 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_4_1_reg_957 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_6_3_fu_2440_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_V_6_6_3_reg_3927 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf_V_6_6_3_reg_3927[0]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[1]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[2]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[3]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[4]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[5]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[6]_i_3_n_3\ : STD_LOGIC;
  signal \src_buf_V_6_6_3_reg_3927[7]_i_3_n_3\ : STD_LOGIC;
  signal src_buf_V_6_6_reg_631 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_i_i29_reg_3668 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \sub_i_i29_reg_3668[1]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[2]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[3]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[5]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[6]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[7]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_i29_reg_3668[8]_i_2_n_3\ : STD_LOGIC;
  signal sub_ln1351_10_fu_2524_p24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_11_fu_2533_p26_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_12_fu_2542_p25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_13_fu_2551_p22_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_14_fu_2560_p21_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_15_fu_2569_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1351_9_fu_2515_p23_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_fu_1807_p9 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln324_1_reg_3727 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln324_2_reg_3732 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln324_3_reg_3737 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln324_4_reg_3742 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln324_5_reg_3747__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln324_6_reg_3752 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln324_7_reg_3757_reg_n_3_[0]\ : STD_LOGIC;
  signal \trunc_ln324_7_reg_3757_reg_n_3_[2]\ : STD_LOGIC;
  signal \trunc_ln324_reg_3616__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wide_trip_count_reg_3607 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \zext_ln1351_reg_3842[1]_i_2_n_3\ : STD_LOGIC;
  signal zext_ln1351_reg_3842_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln37_reg_3648 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln197_2_reg_3996_reg[2]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln197_2_reg_3996_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_12_reg_3990_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_13_reg_4001_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_14_reg_4007_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_15_reg_4013_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_1_reg_3879_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_1_reg_3879_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_1_reg_3879_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_1_reg_3879_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_2_reg_3886_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_5_reg_3907_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_7_reg_3920_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_7_reg_3920_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_and_ln192_7_reg_3920_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_and_ln192_7_reg_3920_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_init_buf_reg_497_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_init_buf_reg_497_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_or_ln162_reg_3853_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_or_ln162_reg_3853_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_or_ln169_reg_3864_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_or_ln169_reg_3864_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_select_ln162_1_reg_3859_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_select_ln162_1_reg_3859_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_select_ln169_1_reg_3869_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_select_ln169_1_reg_3869_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_spec_select5235_reg_3717_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_spec_select5235_reg_3717_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[2]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[2]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[2]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[3]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \add_ln193_6_reg_4029[3]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln197_2_reg_3996[0]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \add_ln197_2_reg_3996[3]_i_11\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln197_2_reg_3996[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \add_ln197_2_reg_3996[3]_i_6\ : label is "soft_lutpair103";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[2]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[3]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[3]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[3]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \add_ln197_2_reg_3996_reg[3]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \add_ln197_6_reg_4034[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln197_6_reg_4034[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln197_6_reg_4034[2]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \add_ln197_6_reg_4034[4]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln695_3_reg_3766[10]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[10]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[10]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[2]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_ln695_reg_3624[3]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \and_ln192_11_reg_3975[0]_i_1\ : label is "soft_lutpair76";
  attribute COMPARATOR_THRESHOLD of \and_ln192_12_reg_3990_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_12_reg_3990_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_13_reg_4001_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_13_reg_4001_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_14_reg_4007_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_14_reg_4007_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_15_reg_4013_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_15_reg_4013_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_23\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_24\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_25\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_26\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_32\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_34\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_35\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \and_ln192_1_reg_3879[0]_i_38\ : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD of \and_ln192_1_reg_3879_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_1_reg_3879_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_44\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_45\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_46\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_47\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_48\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_52\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_53\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_63\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \and_ln192_2_reg_3886[0]_i_64\ : label is "soft_lutpair118";
  attribute COMPARATOR_THRESHOLD of \and_ln192_2_reg_3886_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_2_reg_3886_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_45\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_46\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_47\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \and_ln192_5_reg_3907[0]_i_51\ : label is "soft_lutpair106";
  attribute COMPARATOR_THRESHOLD of \and_ln192_5_reg_3907_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_5_reg_3907_reg[0]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_23\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_24\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_26\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_27\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_34\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_35\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \and_ln192_7_reg_3920[0]_i_38\ : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD of \and_ln192_7_reg_3920_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \and_ln192_7_reg_3920_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \and_ln271_reg_3784[0]_i_2\ : label is "soft_lutpair150";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/and_ln271_reg_3784_pp3_iter4_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair87";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter5_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter6_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \cmp_i_i268_i_reg_3697[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cmp_i_i307_i_reg_3692[0]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \cmp_i_i307_i_reg_3692[0]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cmp_i_i307_i_reg_3692[0]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cmp_i_i67_i_not_reg_3722[0]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \empty_29_reg_519[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \empty_29_reg_519[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \empty_29_reg_519[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_29_reg_519[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_29_reg_519[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \empty_29_reg_519[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \empty_29_reg_519[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_29_reg_519[9]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_30_reg_607[10]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_30_reg_607[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \empty_30_reg_607[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \empty_30_reg_607[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \empty_30_reg_607[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \empty_30_reg_607[6]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \empty_30_reg_607[7]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \empty_30_reg_607[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_30_reg_607[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_31_reg_3702[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \icmp_ln192_reg_3874[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \icmp_ln194_12_reg_4024[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \icmp_ln194_4_reg_3980[0]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \icmp_ln265_reg_3762[0]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \icmp_ln510_reg_3620[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \icmp_ln882_2_reg_3771[0]_i_1\ : label is "soft_lutpair150";
  attribute srl_bus_name of \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_1_reg_3829_pp3_iter4_reg_reg ";
  attribute srl_name of \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_2_reg_3834_pp3_iter4_reg_reg ";
  attribute srl_name of \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_reg_3824_pp3_iter4_reg_reg ";
  attribute srl_name of \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2\ : label is "inst/\fast_0_0_1080_1920_1_U0/grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \init_buf_reg_497[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \init_buf_reg_497[2]_i_1\ : label is "soft_lutpair135";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \init_buf_reg_497_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of mem_reg_bram_0_i_20 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \or_ln162_reg_3853[0]_i_1\ : label is "soft_lutpair99";
  attribute COMPARATOR_THRESHOLD of \or_ln162_reg_3853_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \or_ln169_reg_3864[0]_i_1\ : label is "soft_lutpair100";
  attribute COMPARATOR_THRESHOLD of \or_ln169_reg_3864_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \or_ln202_10_reg_4044[0]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \or_ln202_3_reg_4019[0]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \row_ind_V_0_2_reg_486[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \row_ind_V_0_2_reg_486[2]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_584[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_584[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \row_ind_V_0_reg_584[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \row_ind_V_1_reg_573[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \row_ind_V_1_reg_573[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \row_ind_V_1_reg_573[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_562[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_562[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \row_ind_V_2_reg_562[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \row_ind_V_3_reg_551[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \row_ind_V_3_reg_551[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \row_ind_V_4_reg_540[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \row_ind_V_4_reg_540[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \row_ind_V_4_reg_540[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \row_ind_V_5_1_reg_530[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \row_ind_V_5_1_reg_530[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \row_ind_V_5_1_reg_530[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \row_ind_V_6_reg_595[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \row_ind_V_6_reg_595[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \row_ind_V_6_reg_595[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_14\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_20\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_22\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_23\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \select_ln162_1_reg_3859[0]_i_26\ : label is "soft_lutpair108";
  attribute COMPARATOR_THRESHOLD of \select_ln162_1_reg_3859_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_12\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_14\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_22\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_23\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \select_ln169_1_reg_3869[0]_i_26\ : label is "soft_lutpair108";
  attribute COMPARATOR_THRESHOLD of \select_ln169_1_reg_3869_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln192_7_reg_3985[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \spec_select5203_reg_3707[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \spec_select5219_reg_3712[0]_i_1\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD of \spec_select5235_reg_3717_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \src_buf_V_1_4_1_reg_1161[4]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[0]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[1]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[2]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[3]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[4]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[5]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[6]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \src_buf_V_5_6_3_reg_3933[7]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[1]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[2]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[3]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[4]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[5]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[6]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \src_buf_V_6_6_3_reg_3927[7]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sub_i_i29_reg_3668[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \waddr[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[1]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \zext_ln1351_reg_3842[7]_i_1\ : label is "soft_lutpair80";
begin
  \ap_CS_fsm_reg[6]_0\(0) <= \^ap_cs_fsm_reg[6]_0\(0);
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  dout_valid_reg <= \^dout_valid_reg\;
\add_ln193_6_reg_4029[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I1 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I2 => \add_ln197_6_reg_4034[0]_i_2_n_3\,
      I3 => and_ln192_2_reg_3886_pp3_iter4_reg,
      O => add_ln193_6_fu_3271_p2(0)
    );
\add_ln193_6_reg_4029[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
        port map (
      I0 => \add_ln193_6_reg_4029[1]_i_2_n_3\,
      I1 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I2 => and_ln192_reg_3969,
      I3 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I4 => and_ln192_3_reg_3893_pp3_iter4_reg,
      O => add_ln193_6_fu_3271_p2(1)
    );
\add_ln193_6_reg_4029[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008FFFFFFFFFFFF"
    )
        port map (
      I0 => and_ln192_13_reg_4001,
      I1 => and_ln192_12_reg_3990,
      I2 => add_ln197_2_reg_3996(1),
      I3 => add_ln197_2_reg_3996(0),
      I4 => and_ln192_14_reg_4007,
      I5 => and_ln192_15_reg_4013,
      O => \add_ln193_6_reg_4029[1]_i_2_n_3\
    );
\add_ln193_6_reg_4029[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000041FF"
    )
        port map (
      I0 => \add_ln193_6_reg_4029[2]_i_2_n_3\,
      I1 => \add_ln193_6_reg_4029[2]_i_3_n_3\,
      I2 => add_ln197_2_reg_3996(2),
      I3 => and_ln192_14_reg_4007,
      I4 => \add_ln193_6_reg_4029[2]_i_4_n_3\,
      I5 => \add_ln193_6_reg_4029[2]_i_5_n_3\,
      O => add_ln193_6_fu_3271_p2(2)
    );
\add_ln193_6_reg_4029[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => and_ln192_13_reg_4001,
      I1 => and_ln192_12_reg_3990,
      O => \add_ln193_6_reg_4029[2]_i_2_n_3\
    );
\add_ln193_6_reg_4029[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln197_2_reg_3996(0),
      I1 => add_ln197_2_reg_3996(1),
      O => \add_ln193_6_reg_4029[2]_i_3_n_3\
    );
\add_ln193_6_reg_4029[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I1 => and_ln192_2_reg_3886_pp3_iter4_reg,
      O => \add_ln193_6_reg_4029[2]_i_4_n_3\
    );
\add_ln193_6_reg_4029[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => and_ln192_reg_3969,
      I1 => and_ln192_15_reg_4013,
      I2 => and_ln192_1_reg_3879_pp3_iter4_reg,
      O => \add_ln193_6_reg_4029[2]_i_5_n_3\
    );
\add_ln193_6_reg_4029[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888880888"
    )
        port map (
      I0 => and_ln192_14_reg_4007,
      I1 => \add_ln193_6_reg_4029[3]_i_2_n_3\,
      I2 => and_ln192_13_reg_4001,
      I3 => and_ln192_12_reg_3990,
      I4 => \add_ln193_6_reg_4029[3]_i_3_n_3\,
      I5 => add_ln197_2_reg_3996(3),
      O => add_ln193_6_fu_3271_p2(3)
    );
\add_ln193_6_reg_4029[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I1 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I2 => and_ln192_reg_3969,
      I3 => and_ln192_15_reg_4013,
      I4 => and_ln192_1_reg_3879_pp3_iter4_reg,
      O => \add_ln193_6_reg_4029[3]_i_2_n_3\
    );
\add_ln193_6_reg_4029[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => add_ln197_2_reg_3996(1),
      I1 => add_ln197_2_reg_3996(0),
      I2 => add_ln197_2_reg_3996(2),
      O => \add_ln193_6_reg_4029[3]_i_3_n_3\
    );
\add_ln193_6_reg_4029[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => icmp_ln882_2_reg_3771_pp3_iter4_reg,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      O => add_ln193_6_reg_40290
    );
\add_ln193_6_reg_4029[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555400000000"
    )
        port map (
      I0 => \add_ln197_6_reg_4034[4]_i_3_n_3\,
      I1 => add_ln197_2_reg_3996(1),
      I2 => add_ln197_2_reg_3996(0),
      I3 => add_ln197_2_reg_3996(2),
      I4 => \add_ln197_6_reg_4034[2]_i_2_n_3\,
      I5 => and_ln192_3_reg_3893_pp3_iter4_reg,
      O => add_ln193_6_fu_3271_p2(4)
    );
\add_ln193_6_reg_4029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => add_ln193_6_fu_3271_p2(0),
      Q => add_ln193_6_reg_4029(0),
      R => '0'
    );
\add_ln193_6_reg_4029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => add_ln193_6_fu_3271_p2(1),
      Q => add_ln193_6_reg_4029(1),
      R => '0'
    );
\add_ln193_6_reg_4029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => add_ln193_6_fu_3271_p2(2),
      Q => add_ln193_6_reg_4029(2),
      R => '0'
    );
\add_ln193_6_reg_4029_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => add_ln193_6_fu_3271_p2(3),
      Q => add_ln193_6_reg_4029(3),
      R => '0'
    );
\add_ln193_6_reg_4029_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => add_ln193_6_fu_3271_p2(4),
      Q => add_ln193_6_reg_4029(4),
      R => '0'
    );
\add_ln197_2_reg_3996[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAA0000FFFFFFFF"
    )
        port map (
      I0 => \add_ln197_2_reg_3996[0]_i_2_n_3\,
      I1 => and_ln192_7_reg_3920,
      I2 => \or_ln202_3_reg_4019[0]_i_5_n_3\,
      I3 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I4 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      I5 => p_0_in20_out,
      O => select_ln192_7_fu_3006_p3(0)
    );
\add_ln197_2_reg_3996[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55BF"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => icmp_ln171_2_fu_2611_p2,
      I2 => icmp_ln171_1_fu_2579_p2,
      I3 => p_0_in23_in,
      O => \add_ln197_2_reg_3996[0]_i_2_n_3\
    );
\add_ln197_2_reg_3996[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln192_7_fu_3006_p3(1),
      O => add_ln197_2_fu_3026_p2(1)
    );
\add_ln197_2_reg_3996[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B5FFFFFA4A00000"
    )
        port map (
      I0 => p_0_in27_in,
      I1 => icmp_ln171_4_fu_2675_p2,
      I2 => p_0_in29_in,
      I3 => icmp_ln171_3_fu_2643_p2,
      I4 => \add_ln197_2_reg_3996[2]_i_4_n_3\,
      I5 => select_ln192_7_fu_3006_p3(1),
      O => add_ln197_2_fu_3026_p2(2)
    );
\add_ln197_2_reg_3996[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_11_fu_2533_p26_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[2]_i_10_n_3\
    );
\add_ln197_2_reg_3996[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_11_fu_2533_p26_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[2]_i_11_n_3\
    );
\add_ln197_2_reg_3996[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_11_fu_2533_p26_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[2]_i_12_n_3\
    );
\add_ln197_2_reg_3996[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_11_fu_2533_p26_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \add_ln197_2_reg_3996[2]_i_13_n_3\
    );
\add_ln197_2_reg_3996[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[2]_i_9_n_10\,
      O => \add_ln197_2_reg_3996[2]_i_14_n_3\
    );
\add_ln197_2_reg_3996[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_11_fu_2533_p26_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_11_fu_2533_p26_out(6),
      O => \add_ln197_2_reg_3996[2]_i_15_n_3\
    );
\add_ln197_2_reg_3996[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_11_fu_2533_p26_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_11_fu_2533_p26_out(4),
      O => \add_ln197_2_reg_3996[2]_i_16_n_3\
    );
\add_ln197_2_reg_3996[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_11_fu_2533_p26_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_11_fu_2533_p26_out(2),
      O => \add_ln197_2_reg_3996[2]_i_17_n_3\
    );
\add_ln197_2_reg_3996[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_11_fu_2533_p26_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_11_fu_2533_p26_out(0),
      O => \add_ln197_2_reg_3996[2]_i_18_n_3\
    );
\add_ln197_2_reg_3996[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[2]_i_9_n_10\,
      O => \add_ln197_2_reg_3996[2]_i_19_n_3\
    );
\add_ln197_2_reg_3996[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_11_fu_2533_p26_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \add_ln197_2_reg_3996[2]_i_20_n_3\
    );
\add_ln197_2_reg_3996[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_11_fu_2533_p26_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \add_ln197_2_reg_3996[2]_i_21_n_3\
    );
\add_ln197_2_reg_3996[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_11_fu_2533_p26_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \add_ln197_2_reg_3996[2]_i_22_n_3\
    );
\add_ln197_2_reg_3996[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_11_fu_2533_p26_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_11_fu_2533_p26_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \add_ln197_2_reg_3996[2]_i_23_n_3\
    );
\add_ln197_2_reg_3996[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_4_0_0_reg_1243(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(7),
      O => \add_ln197_2_reg_3996[2]_i_25_n_3\
    );
\add_ln197_2_reg_3996[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_4_0_0_reg_1243(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(6),
      O => \add_ln197_2_reg_3996[2]_i_26_n_3\
    );
\add_ln197_2_reg_3996[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_4_0_0_reg_1243(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(5),
      O => \add_ln197_2_reg_3996[2]_i_27_n_3\
    );
\add_ln197_2_reg_3996[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_4_0_0_reg_1243(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(4),
      O => \add_ln197_2_reg_3996[2]_i_28_n_3\
    );
\add_ln197_2_reg_3996[2]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_4_0_0_reg_1243(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(3),
      O => \add_ln197_2_reg_3996[2]_i_29_n_3\
    );
\add_ln197_2_reg_3996[2]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_4_0_0_reg_1243(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(2),
      O => \add_ln197_2_reg_3996[2]_i_30_n_3\
    );
\add_ln197_2_reg_3996[2]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_4_0_0_reg_1243(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(1),
      O => \add_ln197_2_reg_3996[2]_i_31_n_3\
    );
\add_ln197_2_reg_3996[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_4_0_0_reg_1243(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_4_0_1_36_reg_1322(0),
      O => \add_ln197_2_reg_3996[2]_i_32_n_3\
    );
\add_ln197_2_reg_3996[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220222222"
    )
        port map (
      I0 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      I1 => \add_ln197_2_reg_3996[0]_i_2_n_3\,
      I2 => \add_ln197_2_reg_3996[3]_i_2_n_3\,
      I3 => and_ln192_7_reg_3920,
      I4 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I5 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      O => \add_ln197_2_reg_3996[2]_i_4_n_3\
    );
\add_ln197_2_reg_3996[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_11_fu_2533_p26_out(7),
      I2 => sub_ln1351_11_fu_2533_p26_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[2]_i_5_n_3\
    );
\add_ln197_2_reg_3996[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_11_fu_2533_p26_out(5),
      I2 => sub_ln1351_11_fu_2533_p26_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[2]_i_6_n_3\
    );
\add_ln197_2_reg_3996[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_11_fu_2533_p26_out(3),
      I2 => sub_ln1351_11_fu_2533_p26_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[2]_i_7_n_3\
    );
\add_ln197_2_reg_3996[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_11_fu_2533_p26_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_11_fu_2533_p26_out(0),
      O => \add_ln197_2_reg_3996[2]_i_8_n_3\
    );
\add_ln197_2_reg_3996[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008C000000CC00"
    )
        port map (
      I0 => \add_ln197_2_reg_3996[3]_i_2_n_3\,
      I1 => p_0_in20_out,
      I2 => \add_ln197_2_reg_3996[3]_i_3_n_3\,
      I3 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      I4 => \add_ln197_2_reg_3996[3]_i_5_n_3\,
      I5 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      O => add_ln197_2_fu_3026_p2(3)
    );
\add_ln197_2_reg_3996[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I1 => and_ln192_7_reg_3920,
      I2 => \add_ln197_2_reg_3996[3]_i_2_n_3\,
      O => \add_ln197_2_reg_3996[3]_i_11_n_3\
    );
\add_ln197_2_reg_3996[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_9_fu_2515_p23_out(7),
      I2 => sub_ln1351_9_fu_2515_p23_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[3]_i_12_n_3\
    );
\add_ln197_2_reg_3996[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_9_fu_2515_p23_out(5),
      I2 => sub_ln1351_9_fu_2515_p23_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[3]_i_13_n_3\
    );
\add_ln197_2_reg_3996[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_9_fu_2515_p23_out(3),
      I2 => sub_ln1351_9_fu_2515_p23_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[3]_i_14_n_3\
    );
\add_ln197_2_reg_3996[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_9_fu_2515_p23_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_9_fu_2515_p23_out(0),
      O => \add_ln197_2_reg_3996[3]_i_15_n_3\
    );
\add_ln197_2_reg_3996[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_9_fu_2515_p23_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[3]_i_17_n_3\
    );
\add_ln197_2_reg_3996[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_9_fu_2515_p23_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[3]_i_18_n_3\
    );
\add_ln197_2_reg_3996[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_9_fu_2515_p23_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[3]_i_19_n_3\
    );
\add_ln197_2_reg_3996[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000888888888888"
    )
        port map (
      I0 => and_ln192_5_reg_3907,
      I1 => and_ln192_6_reg_3914,
      I2 => and_ln192_1_reg_3879,
      I3 => and_ln192_2_reg_3886,
      I4 => and_ln192_3_reg_3893,
      I5 => and_ln192_4_reg_3900,
      O => \add_ln197_2_reg_3996[3]_i_2_n_3\
    );
\add_ln197_2_reg_3996[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_9_fu_2515_p23_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \add_ln197_2_reg_3996[3]_i_20_n_3\
    );
\add_ln197_2_reg_3996[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[3]_i_16_n_10\,
      O => \add_ln197_2_reg_3996[3]_i_21_n_3\
    );
\add_ln197_2_reg_3996[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_9_fu_2515_p23_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_9_fu_2515_p23_out(6),
      O => \add_ln197_2_reg_3996[3]_i_22_n_3\
    );
\add_ln197_2_reg_3996[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_9_fu_2515_p23_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_9_fu_2515_p23_out(4),
      O => \add_ln197_2_reg_3996[3]_i_23_n_3\
    );
\add_ln197_2_reg_3996[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_9_fu_2515_p23_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_9_fu_2515_p23_out(2),
      O => \add_ln197_2_reg_3996[3]_i_24_n_3\
    );
\add_ln197_2_reg_3996[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_9_fu_2515_p23_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_9_fu_2515_p23_out(0),
      O => \add_ln197_2_reg_3996[3]_i_25_n_3\
    );
\add_ln197_2_reg_3996[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[3]_i_16_n_10\,
      O => \add_ln197_2_reg_3996[3]_i_26_n_3\
    );
\add_ln197_2_reg_3996[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_9_fu_2515_p23_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \add_ln197_2_reg_3996[3]_i_27_n_3\
    );
\add_ln197_2_reg_3996[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_9_fu_2515_p23_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \add_ln197_2_reg_3996[3]_i_28_n_3\
    );
\add_ln197_2_reg_3996[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_9_fu_2515_p23_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \add_ln197_2_reg_3996[3]_i_29_n_3\
    );
\add_ln197_2_reg_3996[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA40"
    )
        port map (
      I0 => p_0_in23_in,
      I1 => icmp_ln171_1_fu_2579_p2,
      I2 => icmp_ln171_2_fu_2611_p2,
      I3 => p_0_in25_in,
      I4 => \add_ln197_2_reg_3996[3]_i_11_n_3\,
      O => \add_ln197_2_reg_3996[3]_i_3_n_3\
    );
\add_ln197_2_reg_3996[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_9_fu_2515_p23_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_9_fu_2515_p23_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \add_ln197_2_reg_3996[3]_i_30_n_3\
    );
\add_ln197_2_reg_3996[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[3]_i_45_n_10\,
      O => \add_ln197_2_reg_3996[3]_i_31_n_3\
    );
\add_ln197_2_reg_3996[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_10_fu_2524_p24_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_10_fu_2524_p24_out(6),
      O => \add_ln197_2_reg_3996[3]_i_32_n_3\
    );
\add_ln197_2_reg_3996[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_10_fu_2524_p24_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_10_fu_2524_p24_out(4),
      O => \add_ln197_2_reg_3996[3]_i_33_n_3\
    );
\add_ln197_2_reg_3996[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_10_fu_2524_p24_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_10_fu_2524_p24_out(2),
      O => \add_ln197_2_reg_3996[3]_i_34_n_3\
    );
\add_ln197_2_reg_3996[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_10_fu_2524_p24_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_10_fu_2524_p24_out(0),
      O => \add_ln197_2_reg_3996[3]_i_35_n_3\
    );
\add_ln197_2_reg_3996[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \add_ln197_2_reg_3996_reg[3]_i_45_n_10\,
      O => \add_ln197_2_reg_3996[3]_i_36_n_3\
    );
\add_ln197_2_reg_3996[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_10_fu_2524_p24_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \add_ln197_2_reg_3996[3]_i_37_n_3\
    );
\add_ln197_2_reg_3996[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_10_fu_2524_p24_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \add_ln197_2_reg_3996[3]_i_38_n_3\
    );
\add_ln197_2_reg_3996[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_10_fu_2524_p24_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \add_ln197_2_reg_3996[3]_i_39_n_3\
    );
\add_ln197_2_reg_3996[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA40"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => icmp_ln171_2_fu_2611_p2,
      I2 => icmp_ln171_3_fu_2643_p2,
      I3 => p_0_in29_in,
      O => \add_ln197_2_reg_3996[3]_i_4_n_3\
    );
\add_ln197_2_reg_3996[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_10_fu_2524_p24_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \add_ln197_2_reg_3996[3]_i_40_n_3\
    );
\add_ln197_2_reg_3996[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_10_fu_2524_p24_out(7),
      I2 => sub_ln1351_10_fu_2524_p24_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[3]_i_41_n_3\
    );
\add_ln197_2_reg_3996[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_10_fu_2524_p24_out(5),
      I2 => sub_ln1351_10_fu_2524_p24_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[3]_i_42_n_3\
    );
\add_ln197_2_reg_3996[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_10_fu_2524_p24_out(3),
      I2 => sub_ln1351_10_fu_2524_p24_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[3]_i_43_n_3\
    );
\add_ln197_2_reg_3996[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_10_fu_2524_p24_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_10_fu_2524_p24_out(0),
      O => \add_ln197_2_reg_3996[3]_i_44_n_3\
    );
\add_ln197_2_reg_3996[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_10_fu_2524_p24_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \add_ln197_2_reg_3996[3]_i_46_n_3\
    );
\add_ln197_2_reg_3996[3]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_10_fu_2524_p24_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \add_ln197_2_reg_3996[3]_i_47_n_3\
    );
\add_ln197_2_reg_3996[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_10_fu_2524_p24_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \add_ln197_2_reg_3996[3]_i_48_n_3\
    );
\add_ln197_2_reg_3996[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_10_fu_2524_p24_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_10_fu_2524_p24_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \add_ln197_2_reg_3996[3]_i_49_n_3\
    );
\add_ln197_2_reg_3996[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777DFFFFFFFFFFF"
    )
        port map (
      I0 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I1 => p_0_in25_in,
      I2 => icmp_ln171_2_fu_2611_p2,
      I3 => icmp_ln171_1_fu_2579_p2,
      I4 => p_0_in23_in,
      I5 => and_ln192_7_reg_3920,
      O => \add_ln197_2_reg_3996[3]_i_5_n_3\
    );
\add_ln197_2_reg_3996[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_6_2_0_reg_1221(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(7),
      O => \add_ln197_2_reg_3996[3]_i_52_n_3\
    );
\add_ln197_2_reg_3996[3]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_6_2_0_reg_1221(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(6),
      O => \add_ln197_2_reg_3996[3]_i_53_n_3\
    );
\add_ln197_2_reg_3996[3]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_6_2_0_reg_1221(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(5),
      O => \add_ln197_2_reg_3996[3]_i_54_n_3\
    );
\add_ln197_2_reg_3996[3]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_6_2_0_reg_1221(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(4),
      O => \add_ln197_2_reg_3996[3]_i_55_n_3\
    );
\add_ln197_2_reg_3996[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_6_2_0_reg_1221(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(3),
      O => \add_ln197_2_reg_3996[3]_i_56_n_3\
    );
\add_ln197_2_reg_3996[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_6_2_0_reg_1221(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(2),
      O => \add_ln197_2_reg_3996[3]_i_57_n_3\
    );
\add_ln197_2_reg_3996[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_6_2_0_reg_1221(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(1),
      O => \add_ln197_2_reg_3996[3]_i_58_n_3\
    );
\add_ln197_2_reg_3996[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_6_2_0_reg_1221(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_6_2_1_34_reg_1298(0),
      O => \add_ln197_2_reg_3996[3]_i_59_n_3\
    );
\add_ln197_2_reg_3996[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => and_ln192_5_reg_3907,
      I1 => and_ln192_6_reg_3914,
      I2 => and_ln192_4_reg_3900,
      I3 => and_ln192_3_reg_3893,
      O => \add_ln197_2_reg_3996[3]_i_6_n_3\
    );
\add_ln197_2_reg_3996[3]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_5_1_0_reg_1232(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(7),
      O => \add_ln197_2_reg_3996[3]_i_60_n_3\
    );
\add_ln197_2_reg_3996[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_5_1_0_reg_1232(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(6),
      O => \add_ln197_2_reg_3996[3]_i_61_n_3\
    );
\add_ln197_2_reg_3996[3]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_5_1_0_reg_1232(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(5),
      O => \add_ln197_2_reg_3996[3]_i_62_n_3\
    );
\add_ln197_2_reg_3996[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_5_1_0_reg_1232(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(4),
      O => \add_ln197_2_reg_3996[3]_i_63_n_3\
    );
\add_ln197_2_reg_3996[3]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_5_1_0_reg_1232(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(3),
      O => \add_ln197_2_reg_3996[3]_i_64_n_3\
    );
\add_ln197_2_reg_3996[3]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_5_1_0_reg_1232(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(2),
      O => \add_ln197_2_reg_3996[3]_i_65_n_3\
    );
\add_ln197_2_reg_3996[3]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_5_1_0_reg_1232(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(1),
      O => \add_ln197_2_reg_3996[3]_i_66_n_3\
    );
\add_ln197_2_reg_3996[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_5_1_0_reg_1232(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_5_1_1_35_reg_1310(0),
      O => \add_ln197_2_reg_3996[3]_i_67_n_3\
    );
\add_ln197_2_reg_3996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => select_ln192_7_fu_3006_p3(0),
      Q => add_ln197_2_reg_3996(0),
      R => '0'
    );
\add_ln197_2_reg_3996_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => add_ln197_2_fu_3026_p2(1),
      Q => add_ln197_2_reg_3996(1),
      R => '0'
    );
\add_ln197_2_reg_3996_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => add_ln197_2_fu_3026_p2(2),
      Q => add_ln197_2_reg_3996(2),
      R => '0'
    );
\add_ln197_2_reg_3996_reg[2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[2]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in29_in,
      CO(3) => \add_ln197_2_reg_3996_reg[2]_i_2_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[2]_i_2_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[2]_i_2_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[2]_i_2_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln197_2_reg_3996[2]_i_5_n_3\,
      DI(2) => \add_ln197_2_reg_3996[2]_i_6_n_3\,
      DI(1) => \add_ln197_2_reg_3996[2]_i_7_n_3\,
      DI(0) => \add_ln197_2_reg_3996[2]_i_8_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996_reg[2]_i_9_n_10\,
      S(3) => \add_ln197_2_reg_3996[2]_i_10_n_3\,
      S(2) => \add_ln197_2_reg_3996[2]_i_11_n_3\,
      S(1) => \add_ln197_2_reg_3996[2]_i_12_n_3\,
      S(0) => \add_ln197_2_reg_3996[2]_i_13_n_3\
    );
\add_ln197_2_reg_3996_reg[2]_i_24\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln197_2_reg_3996_reg[2]_i_24_n_3\,
      CO(6) => \add_ln197_2_reg_3996_reg[2]_i_24_n_4\,
      CO(5) => \add_ln197_2_reg_3996_reg[2]_i_24_n_5\,
      CO(4) => \add_ln197_2_reg_3996_reg[2]_i_24_n_6\,
      CO(3) => \add_ln197_2_reg_3996_reg[2]_i_24_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[2]_i_24_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[2]_i_24_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[2]_i_24_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_11_fu_2533_p26_out(7 downto 0),
      S(7) => \add_ln197_2_reg_3996[2]_i_25_n_3\,
      S(6) => \add_ln197_2_reg_3996[2]_i_26_n_3\,
      S(5) => \add_ln197_2_reg_3996[2]_i_27_n_3\,
      S(4) => \add_ln197_2_reg_3996[2]_i_28_n_3\,
      S(3) => \add_ln197_2_reg_3996[2]_i_29_n_3\,
      S(2) => \add_ln197_2_reg_3996[2]_i_30_n_3\,
      S(1) => \add_ln197_2_reg_3996[2]_i_31_n_3\,
      S(0) => \add_ln197_2_reg_3996[2]_i_32_n_3\
    );
\add_ln197_2_reg_3996_reg[2]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[2]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_3_fu_2643_p2,
      CO(3) => \add_ln197_2_reg_3996_reg[2]_i_3_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[2]_i_3_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[2]_i_3_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[2]_i_3_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \add_ln197_2_reg_3996[2]_i_14_n_3\,
      DI(3) => \add_ln197_2_reg_3996[2]_i_15_n_3\,
      DI(2) => \add_ln197_2_reg_3996[2]_i_16_n_3\,
      DI(1) => \add_ln197_2_reg_3996[2]_i_17_n_3\,
      DI(0) => \add_ln197_2_reg_3996[2]_i_18_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[2]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996[2]_i_19_n_3\,
      S(3) => \add_ln197_2_reg_3996[2]_i_20_n_3\,
      S(2) => \add_ln197_2_reg_3996[2]_i_21_n_3\,
      S(1) => \add_ln197_2_reg_3996[2]_i_22_n_3\,
      S(0) => \add_ln197_2_reg_3996[2]_i_23_n_3\
    );
\add_ln197_2_reg_3996_reg[2]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln197_2_reg_3996_reg[2]_i_24_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln197_2_reg_3996_reg[2]_i_9_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln197_2_reg_3996_reg[2]_i_9_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[2]_i_9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln197_2_reg_3996_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => add_ln197_2_fu_3026_p2(3),
      Q => add_ln197_2_reg_3996(3),
      R => '0'
    );
\add_ln197_2_reg_3996_reg[3]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[3]_i_10_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in25_in,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_10_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_10_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_10_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_10_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln197_2_reg_3996[3]_i_41_n_3\,
      DI(2) => \add_ln197_2_reg_3996[3]_i_42_n_3\,
      DI(1) => \add_ln197_2_reg_3996[3]_i_43_n_3\,
      DI(0) => \add_ln197_2_reg_3996[3]_i_44_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996_reg[3]_i_45_n_10\,
      S(3) => \add_ln197_2_reg_3996[3]_i_46_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_47_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_48_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_49_n_3\
    );
\add_ln197_2_reg_3996_reg[3]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln197_2_reg_3996_reg[3]_i_50_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln197_2_reg_3996_reg[3]_i_16_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_16_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_16_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln197_2_reg_3996_reg[3]_i_45\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln197_2_reg_3996_reg[3]_i_51_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln197_2_reg_3996_reg[3]_i_45_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_45_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_45_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln197_2_reg_3996_reg[3]_i_50\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln197_2_reg_3996_reg[3]_i_50_n_3\,
      CO(6) => \add_ln197_2_reg_3996_reg[3]_i_50_n_4\,
      CO(5) => \add_ln197_2_reg_3996_reg[3]_i_50_n_5\,
      CO(4) => \add_ln197_2_reg_3996_reg[3]_i_50_n_6\,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_50_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_50_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_50_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_50_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_9_fu_2515_p23_out(7 downto 0),
      S(7) => \add_ln197_2_reg_3996[3]_i_52_n_3\,
      S(6) => \add_ln197_2_reg_3996[3]_i_53_n_3\,
      S(5) => \add_ln197_2_reg_3996[3]_i_54_n_3\,
      S(4) => \add_ln197_2_reg_3996[3]_i_55_n_3\,
      S(3) => \add_ln197_2_reg_3996[3]_i_56_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_57_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_58_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_59_n_3\
    );
\add_ln197_2_reg_3996_reg[3]_i_51\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln197_2_reg_3996_reg[3]_i_51_n_3\,
      CO(6) => \add_ln197_2_reg_3996_reg[3]_i_51_n_4\,
      CO(5) => \add_ln197_2_reg_3996_reg[3]_i_51_n_5\,
      CO(4) => \add_ln197_2_reg_3996_reg[3]_i_51_n_6\,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_51_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_51_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_51_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_51_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_10_fu_2524_p24_out(7 downto 0),
      S(7) => \add_ln197_2_reg_3996[3]_i_60_n_3\,
      S(6) => \add_ln197_2_reg_3996[3]_i_61_n_3\,
      S(5) => \add_ln197_2_reg_3996[3]_i_62_n_3\,
      S(4) => \add_ln197_2_reg_3996[3]_i_63_n_3\,
      S(3) => \add_ln197_2_reg_3996[3]_i_64_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_65_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_66_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_67_n_3\
    );
\add_ln197_2_reg_3996_reg[3]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[3]_i_7_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in23_in,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_7_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_7_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_7_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_7_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln197_2_reg_3996[3]_i_12_n_3\,
      DI(2) => \add_ln197_2_reg_3996[3]_i_13_n_3\,
      DI(1) => \add_ln197_2_reg_3996[3]_i_14_n_3\,
      DI(0) => \add_ln197_2_reg_3996[3]_i_15_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996_reg[3]_i_16_n_10\,
      S(3) => \add_ln197_2_reg_3996[3]_i_17_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_18_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_19_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_20_n_3\
    );
\add_ln197_2_reg_3996_reg[3]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[3]_i_8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_1_fu_2579_p2,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_8_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_8_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_8_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_8_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \add_ln197_2_reg_3996[3]_i_21_n_3\,
      DI(3) => \add_ln197_2_reg_3996[3]_i_22_n_3\,
      DI(2) => \add_ln197_2_reg_3996[3]_i_23_n_3\,
      DI(1) => \add_ln197_2_reg_3996[3]_i_24_n_3\,
      DI(0) => \add_ln197_2_reg_3996[3]_i_25_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996[3]_i_26_n_3\,
      S(3) => \add_ln197_2_reg_3996[3]_i_27_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_28_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_29_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_30_n_3\
    );
\add_ln197_2_reg_3996_reg[3]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln197_2_reg_3996_reg[3]_i_9_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_2_fu_2611_p2,
      CO(3) => \add_ln197_2_reg_3996_reg[3]_i_9_n_7\,
      CO(2) => \add_ln197_2_reg_3996_reg[3]_i_9_n_8\,
      CO(1) => \add_ln197_2_reg_3996_reg[3]_i_9_n_9\,
      CO(0) => \add_ln197_2_reg_3996_reg[3]_i_9_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \add_ln197_2_reg_3996[3]_i_31_n_3\,
      DI(3) => \add_ln197_2_reg_3996[3]_i_32_n_3\,
      DI(2) => \add_ln197_2_reg_3996[3]_i_33_n_3\,
      DI(1) => \add_ln197_2_reg_3996[3]_i_34_n_3\,
      DI(0) => \add_ln197_2_reg_3996[3]_i_35_n_3\,
      O(7 downto 0) => \NLW_add_ln197_2_reg_3996_reg[3]_i_9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \add_ln197_2_reg_3996[3]_i_36_n_3\,
      S(3) => \add_ln197_2_reg_3996[3]_i_37_n_3\,
      S(2) => \add_ln197_2_reg_3996[3]_i_38_n_3\,
      S(1) => \add_ln197_2_reg_3996[3]_i_39_n_3\,
      S(0) => \add_ln197_2_reg_3996[3]_i_40_n_3\
    );
\add_ln197_6_reg_4034[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I1 => \add_ln197_6_reg_4034[0]_i_2_n_3\,
      I2 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I3 => and_ln192_3_reg_3893_pp3_iter4_reg,
      O => select_ln192_15_fu_3264_p3(0)
    );
\add_ln197_6_reg_4034[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888AAAAFFFFFFFF"
    )
        port map (
      I0 => and_ln192_15_reg_4013,
      I1 => and_ln192_13_reg_4001,
      I2 => and_ln192_12_reg_3990,
      I3 => add_ln197_2_reg_3996(0),
      I4 => and_ln192_14_reg_4007,
      I5 => and_ln192_reg_3969,
      O => \add_ln197_6_reg_4034[0]_i_2_n_3\
    );
\add_ln197_6_reg_4034[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \add_ln197_6_reg_4034[1]_i_2_n_3\,
      I1 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I2 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I3 => and_ln192_3_reg_3893_pp3_iter4_reg,
      O => add_ln197_6_fu_3277_p2(1)
    );
\add_ln197_6_reg_4034[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000FFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln197_2_reg_3996(1),
      I1 => and_ln192_12_reg_3990,
      I2 => and_ln192_13_reg_4001,
      I3 => and_ln192_14_reg_4007,
      I4 => and_ln192_reg_3969,
      I5 => and_ln192_15_reg_4013,
      O => \add_ln197_6_reg_4034[1]_i_2_n_3\
    );
\add_ln197_6_reg_4034[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888888888888888"
    )
        port map (
      I0 => \add_ln197_6_reg_4034[2]_i_2_n_3\,
      I1 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I2 => add_ln197_2_reg_3996(2),
      I3 => and_ln192_14_reg_4007,
      I4 => and_ln192_13_reg_4001,
      I5 => and_ln192_12_reg_3990,
      O => add_ln197_6_fu_3277_p2(2)
    );
\add_ln197_6_reg_4034[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I1 => and_ln192_15_reg_4013,
      I2 => and_ln192_reg_3969,
      I3 => and_ln192_2_reg_3886_pp3_iter4_reg,
      O => \add_ln197_6_reg_4034[2]_i_2_n_3\
    );
\add_ln197_6_reg_4034[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I1 => and_ln192_15_reg_4013,
      I2 => and_ln192_reg_3969,
      I3 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I4 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I5 => \add_ln197_6_reg_4034[4]_i_3_n_3\,
      O => add_ln197_6_fu_3277_p2(3)
    );
\add_ln197_6_reg_4034[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => and_ln192_4_reg_3900_pp3_iter4_reg,
      I1 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I2 => icmp_ln882_2_reg_3771_pp3_iter4_reg,
      I3 => ap_block_pp3_stage0_subdone,
      O => add_ln197_6_reg_40340
    );
\add_ln197_6_reg_4034[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I1 => and_ln192_15_reg_4013,
      I2 => and_ln192_reg_3969,
      I3 => and_ln192_2_reg_3886_pp3_iter4_reg,
      I4 => and_ln192_3_reg_3893_pp3_iter4_reg,
      I5 => \add_ln197_6_reg_4034[4]_i_3_n_3\,
      O => add_ln197_6_fu_3277_p2(4)
    );
\add_ln197_6_reg_4034[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => and_ln192_14_reg_4007,
      I1 => and_ln192_13_reg_4001,
      I2 => and_ln192_12_reg_3990,
      I3 => add_ln197_2_reg_3996(3),
      O => \add_ln197_6_reg_4034[4]_i_3_n_3\
    );
\add_ln197_6_reg_4034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_6_reg_40340,
      D => select_ln192_15_fu_3264_p3(0),
      Q => add_ln197_6_reg_4034(0),
      R => '0'
    );
\add_ln197_6_reg_4034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_6_reg_40340,
      D => add_ln197_6_fu_3277_p2(1),
      Q => add_ln197_6_reg_4034(1),
      R => '0'
    );
\add_ln197_6_reg_4034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_6_reg_40340,
      D => add_ln197_6_fu_3277_p2(2),
      Q => add_ln197_6_reg_4034(2),
      R => '0'
    );
\add_ln197_6_reg_4034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_6_reg_40340,
      D => add_ln197_6_fu_3277_p2(3),
      Q => add_ln197_6_reg_4034(3),
      R => '0'
    );
\add_ln197_6_reg_4034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_6_reg_40340,
      D => add_ln197_6_fu_3277_p2(4),
      Q => add_ln197_6_reg_4034(4),
      R => '0'
    );
\add_ln695_3_reg_3766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(0),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[0]\,
      O => add_ln695_3_fu_1668_p2(0)
    );
\add_ln695_3_reg_3766[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => ap_CS_fsm_pp3_stage0,
      O => \add_ln695_3_reg_3766[10]_i_1_n_3\
    );
\add_ln695_3_reg_3766[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(10),
      I1 => \empty_32_reg_619_reg_n_3_[10]\,
      I2 => \add_ln695_3_reg_3766[10]_i_3_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[9]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(9),
      O => add_ln695_3_fu_1668_p2(10)
    );
\add_ln695_3_reg_3766[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \empty_32_reg_619_reg_n_3_[8]\,
      I1 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I2 => add_ln695_3_reg_3766_reg(8),
      I3 => \empty_32_reg_619_reg_n_3_[7]\,
      I4 => add_ln695_3_reg_3766_reg(7),
      I5 => \add_ln695_3_reg_3766[8]_i_2_n_3\,
      O => \add_ln695_3_reg_3766[10]_i_3_n_3\
    );
\add_ln695_3_reg_3766[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      O => \add_ln695_3_reg_3766[10]_i_4_n_3\
    );
\add_ln695_3_reg_3766[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33335A33CCCC5ACC"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(0),
      I1 => \empty_32_reg_619_reg_n_3_[0]\,
      I2 => add_ln695_3_reg_3766_reg(1),
      I3 => buf_2_V_U_n_23,
      I4 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I5 => \empty_32_reg_619_reg_n_3_[1]\,
      O => \add_ln695_3_reg_3766[1]_i_1_n_3\
    );
\add_ln695_3_reg_3766[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(2),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[2]\,
      I4 => \icmp_ln265_reg_3762[0]_i_4_n_3\,
      O => add_ln695_3_fu_1668_p2(2)
    );
\add_ln695_3_reg_3766[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(3),
      I1 => \empty_32_reg_619_reg_n_3_[3]\,
      I2 => \icmp_ln265_reg_3762[0]_i_4_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[2]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(2),
      O => add_ln695_3_fu_1668_p2(3)
    );
\add_ln695_3_reg_3766[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(4),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[4]\,
      I4 => \add_ln695_3_reg_3766[5]_i_2_n_3\,
      O => add_ln695_3_fu_1668_p2(4)
    );
\add_ln695_3_reg_3766[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(5),
      I1 => \empty_32_reg_619_reg_n_3_[5]\,
      I2 => \add_ln695_3_reg_3766[5]_i_2_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[4]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(4),
      O => add_ln695_3_fu_1668_p2(5)
    );
\add_ln695_3_reg_3766[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(3),
      I1 => \empty_32_reg_619_reg_n_3_[3]\,
      I2 => \icmp_ln265_reg_3762[0]_i_4_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[2]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(2),
      O => \add_ln695_3_reg_3766[5]_i_2_n_3\
    );
\add_ln695_3_reg_3766[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(6),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[6]\,
      I4 => \add_ln695_3_reg_3766[6]_i_2_n_3\,
      O => add_ln695_3_fu_1668_p2(6)
    );
\add_ln695_3_reg_3766[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(5),
      I1 => \empty_32_reg_619_reg_n_3_[5]\,
      I2 => \add_ln695_3_reg_3766[5]_i_2_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[4]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(4),
      O => \add_ln695_3_reg_3766[6]_i_2_n_3\
    );
\add_ln695_3_reg_3766[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(7),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[7]\,
      I4 => \add_ln695_3_reg_3766[8]_i_2_n_3\,
      O => add_ln695_3_fu_1668_p2(7)
    );
\add_ln695_3_reg_3766[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(8),
      I1 => \empty_32_reg_619_reg_n_3_[8]\,
      I2 => \add_ln695_3_reg_3766[8]_i_2_n_3\,
      I3 => \empty_32_reg_619_reg_n_3_[7]\,
      I4 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I5 => add_ln695_3_reg_3766_reg(7),
      O => add_ln695_3_fu_1668_p2(8)
    );
\add_ln695_3_reg_3766[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(6),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I4 => \empty_32_reg_619_reg_n_3_[6]\,
      I5 => \add_ln695_3_reg_3766[6]_i_2_n_3\,
      O => \add_ln695_3_reg_3766[8]_i_2_n_3\
    );
\add_ln695_3_reg_3766[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(9),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I3 => \empty_32_reg_619_reg_n_3_[9]\,
      I4 => \add_ln695_3_reg_3766[10]_i_3_n_3\,
      O => add_ln695_3_fu_1668_p2(9)
    );
\add_ln695_3_reg_3766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(0),
      Q => add_ln695_3_reg_3766_reg(0),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(10),
      Q => add_ln695_3_reg_3766_reg(10),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => \add_ln695_3_reg_3766[1]_i_1_n_3\,
      Q => add_ln695_3_reg_3766_reg(1),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(2),
      Q => add_ln695_3_reg_3766_reg(2),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(3),
      Q => add_ln695_3_reg_3766_reg(3),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(4),
      Q => add_ln695_3_reg_3766_reg(4),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(5),
      Q => add_ln695_3_reg_3766_reg(5),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(6),
      Q => add_ln695_3_reg_3766_reg(6),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(7),
      Q => add_ln695_3_reg_3766_reg(7),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(8),
      Q => add_ln695_3_reg_3766_reg(8),
      R => '0'
    );
\add_ln695_3_reg_3766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_3_reg_3766[10]_i_1_n_3\,
      D => add_ln695_3_fu_1668_p2(9),
      Q => add_ln695_3_reg_3766_reg(9),
      R => '0'
    );
\add_ln695_reg_3624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(0),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln510_reg_3620,
      I3 => \empty_reg_507_reg_n_3_[0]\,
      O => add_ln695_fu_1493_p2(0)
    );
\add_ln695_reg_3624[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => img_gray_src_data_empty_n,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \add_ln695_reg_3624[10]_i_1_n_3\
    );
\add_ln695_reg_3624[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(10),
      I1 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I2 => \empty_reg_507_reg_n_3_[10]\,
      I3 => \add_ln695_reg_3624[10]_i_4_n_3\,
      I4 => \add_ln695_reg_3624[10]_i_5_n_3\,
      I5 => \add_ln695_reg_3624[10]_i_6_n_3\,
      O => add_ln695_fu_1493_p2(10)
    );
\add_ln695_reg_3624[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln510_reg_3620,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \add_ln695_reg_3624[10]_i_3_n_3\
    );
\add_ln695_reg_3624[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[8]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(8),
      O => \add_ln695_reg_3624[10]_i_4_n_3\
    );
\add_ln695_reg_3624[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(7),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => icmp_ln510_reg_3620,
      I4 => \empty_reg_507_reg_n_3_[7]\,
      I5 => \add_ln695_reg_3624[7]_i_2_n_3\,
      O => \add_ln695_reg_3624[10]_i_5_n_3\
    );
\add_ln695_reg_3624[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[9]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(9),
      O => \add_ln695_reg_3624[10]_i_6_n_3\
    );
\add_ln695_reg_3624[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(0),
      I1 => \empty_reg_507_reg_n_3_[0]\,
      I2 => add_ln695_reg_3624_reg(1),
      I3 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I4 => \empty_reg_507_reg_n_3_[1]\,
      O => add_ln695_fu_1493_p2(1)
    );
\add_ln695_reg_3624[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(2),
      I1 => \empty_reg_507_reg_n_3_[2]\,
      I2 => \empty_reg_507_reg_n_3_[1]\,
      I3 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I4 => add_ln695_reg_3624_reg(1),
      I5 => \add_ln695_reg_3624[2]_i_2_n_3\,
      O => add_ln695_fu_1493_p2(2)
    );
\add_ln695_reg_3624[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[0]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(0),
      O => \add_ln695_reg_3624[2]_i_2_n_3\
    );
\add_ln695_reg_3624[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(3),
      I1 => \empty_reg_507_reg_n_3_[3]\,
      I2 => \add_ln695_reg_3624[3]_i_2_n_3\,
      I3 => \empty_reg_507_reg_n_3_[2]\,
      I4 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I5 => add_ln695_reg_3624_reg(2),
      O => add_ln695_fu_1493_p2(3)
    );
\add_ln695_reg_3624[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(0),
      I1 => \empty_reg_507_reg_n_3_[0]\,
      I2 => add_ln695_reg_3624_reg(1),
      I3 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I4 => \empty_reg_507_reg_n_3_[1]\,
      O => \add_ln695_reg_3624[3]_i_2_n_3\
    );
\add_ln695_reg_3624[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(4),
      I1 => \empty_reg_507_reg_n_3_[4]\,
      I2 => \add_ln695_reg_3624[4]_i_2_n_3\,
      I3 => \empty_reg_507_reg_n_3_[3]\,
      I4 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I5 => add_ln695_reg_3624_reg(3),
      O => add_ln695_fu_1493_p2(4)
    );
\add_ln695_reg_3624[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(2),
      I1 => \empty_reg_507_reg_n_3_[2]\,
      I2 => \empty_reg_507_reg_n_3_[1]\,
      I3 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I4 => add_ln695_reg_3624_reg(1),
      I5 => \add_ln695_reg_3624[2]_i_2_n_3\,
      O => \add_ln695_reg_3624[4]_i_2_n_3\
    );
\add_ln695_reg_3624[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(5),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln510_reg_3620,
      I3 => \empty_reg_507_reg_n_3_[5]\,
      I4 => \add_ln695_reg_3624[5]_i_2_n_3\,
      O => add_ln695_fu_1493_p2(5)
    );
\add_ln695_reg_3624[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(4),
      I1 => \empty_reg_507_reg_n_3_[4]\,
      I2 => \add_ln695_reg_3624[4]_i_2_n_3\,
      I3 => \empty_reg_507_reg_n_3_[3]\,
      I4 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I5 => add_ln695_reg_3624_reg(3),
      O => \add_ln695_reg_3624[5]_i_2_n_3\
    );
\add_ln695_reg_3624[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(6),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln510_reg_3620,
      I3 => \empty_reg_507_reg_n_3_[6]\,
      I4 => \add_ln695_reg_3624[6]_i_2_n_3\,
      O => add_ln695_fu_1493_p2(6)
    );
\add_ln695_reg_3624[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(5),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => icmp_ln510_reg_3620,
      I4 => \empty_reg_507_reg_n_3_[5]\,
      I5 => \add_ln695_reg_3624[5]_i_2_n_3\,
      O => \add_ln695_reg_3624[6]_i_2_n_3\
    );
\add_ln695_reg_3624[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(7),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln510_reg_3620,
      I3 => \empty_reg_507_reg_n_3_[7]\,
      I4 => \add_ln695_reg_3624[7]_i_2_n_3\,
      O => add_ln695_fu_1493_p2(7)
    );
\add_ln695_reg_3624[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(6),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => icmp_ln510_reg_3620,
      I4 => \empty_reg_507_reg_n_3_[6]\,
      I5 => \add_ln695_reg_3624[6]_i_2_n_3\,
      O => \add_ln695_reg_3624[7]_i_2_n_3\
    );
\add_ln695_reg_3624[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(8),
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => icmp_ln510_reg_3620,
      I3 => \empty_reg_507_reg_n_3_[8]\,
      I4 => \add_ln695_reg_3624[10]_i_5_n_3\,
      O => add_ln695_fu_1493_p2(8)
    );
\add_ln695_reg_3624[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(9),
      I1 => \empty_reg_507_reg_n_3_[9]\,
      I2 => \add_ln695_reg_3624[10]_i_5_n_3\,
      I3 => \empty_reg_507_reg_n_3_[8]\,
      I4 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I5 => add_ln695_reg_3624_reg(8),
      O => add_ln695_fu_1493_p2(9)
    );
\add_ln695_reg_3624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(0),
      Q => add_ln695_reg_3624_reg(0),
      R => '0'
    );
\add_ln695_reg_3624_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(10),
      Q => add_ln695_reg_3624_reg(10),
      R => '0'
    );
\add_ln695_reg_3624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(1),
      Q => add_ln695_reg_3624_reg(1),
      R => '0'
    );
\add_ln695_reg_3624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(2),
      Q => add_ln695_reg_3624_reg(2),
      R => '0'
    );
\add_ln695_reg_3624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(3),
      Q => add_ln695_reg_3624_reg(3),
      R => '0'
    );
\add_ln695_reg_3624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(4),
      Q => add_ln695_reg_3624_reg(4),
      R => '0'
    );
\add_ln695_reg_3624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(5),
      Q => add_ln695_reg_3624_reg(5),
      R => '0'
    );
\add_ln695_reg_3624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(6),
      Q => add_ln695_reg_3624_reg(6),
      R => '0'
    );
\add_ln695_reg_3624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(7),
      Q => add_ln695_reg_3624_reg(7),
      R => '0'
    );
\add_ln695_reg_3624_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(8),
      Q => add_ln695_reg_3624_reg(8),
      R => '0'
    );
\add_ln695_reg_3624_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln695_reg_3624[10]_i_1_n_3\,
      D => add_ln695_fu_1493_p2(9),
      Q => add_ln695_reg_3624_reg(9),
      R => '0'
    );
\and_ln192_11_reg_3975[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln171_3_fu_2643_p2,
      I1 => p_0_in29_in,
      I2 => icmp_ln171_4_fu_2675_p2,
      I3 => p_0_in27_in,
      O => p_0_in20_out
    );
\and_ln192_11_reg_3975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => p_0_in20_out,
      Q => and_ln192_11_reg_3975,
      R => '0'
    );
\and_ln192_12_reg_3990[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln171_4_fu_2675_p2,
      I1 => p_0_in27_in,
      I2 => icmp_ln171_5_fu_2707_p2,
      I3 => p_0_in21_in,
      O => and_ln192_12_fu_3020_p2
    );
\and_ln192_12_reg_3990[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_12_fu_2542_p25_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \and_ln192_12_reg_3990[0]_i_10_n_3\
    );
\and_ln192_12_reg_3990[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_12_fu_2542_p25_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_12_reg_3990[0]_i_11_n_3\
    );
\and_ln192_12_reg_3990[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_12_fu_2542_p25_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_12_reg_3990[0]_i_12_n_3\
    );
\and_ln192_12_reg_3990[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_12_fu_2542_p25_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_12_reg_3990[0]_i_13_n_3\
    );
\and_ln192_12_reg_3990[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_12_fu_2542_p25_out(7),
      I2 => sub_ln1351_12_fu_2542_p25_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_12_reg_3990[0]_i_14_n_3\
    );
\and_ln192_12_reg_3990[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_12_fu_2542_p25_out(5),
      I2 => sub_ln1351_12_fu_2542_p25_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_12_reg_3990[0]_i_15_n_3\
    );
\and_ln192_12_reg_3990[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_12_fu_2542_p25_out(3),
      I2 => sub_ln1351_12_fu_2542_p25_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_12_reg_3990[0]_i_16_n_3\
    );
\and_ln192_12_reg_3990[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_12_fu_2542_p25_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_12_fu_2542_p25_out(0),
      O => \and_ln192_12_reg_3990[0]_i_17_n_3\
    );
\and_ln192_12_reg_3990[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_12_fu_2542_p25_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_12_reg_3990[0]_i_19_n_3\
    );
\and_ln192_12_reg_3990[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_12_fu_2542_p25_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_12_reg_3990[0]_i_20_n_3\
    );
\and_ln192_12_reg_3990[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_12_fu_2542_p25_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_12_reg_3990[0]_i_21_n_3\
    );
\and_ln192_12_reg_3990[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_12_fu_2542_p25_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_12_fu_2542_p25_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_12_reg_3990[0]_i_22_n_3\
    );
\and_ln192_12_reg_3990[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_3_0_0_reg_1254(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(7),
      O => \and_ln192_12_reg_3990[0]_i_24_n_3\
    );
\and_ln192_12_reg_3990[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_3_0_0_reg_1254(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(6),
      O => \and_ln192_12_reg_3990[0]_i_25_n_3\
    );
\and_ln192_12_reg_3990[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_3_0_0_reg_1254(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(5),
      O => \and_ln192_12_reg_3990[0]_i_26_n_3\
    );
\and_ln192_12_reg_3990[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_3_0_0_reg_1254(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(4),
      O => \and_ln192_12_reg_3990[0]_i_27_n_3\
    );
\and_ln192_12_reg_3990[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_3_0_0_reg_1254(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(3),
      O => \and_ln192_12_reg_3990[0]_i_28_n_3\
    );
\and_ln192_12_reg_3990[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_3_0_0_reg_1254(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(2),
      O => \and_ln192_12_reg_3990[0]_i_29_n_3\
    );
\and_ln192_12_reg_3990[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_3_0_0_reg_1254(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(1),
      O => \and_ln192_12_reg_3990[0]_i_30_n_3\
    );
\and_ln192_12_reg_3990[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_3_0_0_reg_1254(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_3_0_1_37_reg_1334(0),
      O => \and_ln192_12_reg_3990[0]_i_31_n_3\
    );
\and_ln192_12_reg_3990[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_12_reg_3990_reg[0]_i_18_n_10\,
      O => \and_ln192_12_reg_3990[0]_i_4_n_3\
    );
\and_ln192_12_reg_3990[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_12_fu_2542_p25_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_12_fu_2542_p25_out(6),
      O => \and_ln192_12_reg_3990[0]_i_5_n_3\
    );
\and_ln192_12_reg_3990[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_12_fu_2542_p25_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_12_fu_2542_p25_out(4),
      O => \and_ln192_12_reg_3990[0]_i_6_n_3\
    );
\and_ln192_12_reg_3990[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_12_fu_2542_p25_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_12_fu_2542_p25_out(2),
      O => \and_ln192_12_reg_3990[0]_i_7_n_3\
    );
\and_ln192_12_reg_3990[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_12_fu_2542_p25_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_12_fu_2542_p25_out(0),
      O => \and_ln192_12_reg_3990[0]_i_8_n_3\
    );
\and_ln192_12_reg_3990[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_12_reg_3990_reg[0]_i_18_n_10\,
      O => \and_ln192_12_reg_3990[0]_i_9_n_3\
    );
\and_ln192_12_reg_3990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => and_ln192_12_fu_3020_p2,
      Q => and_ln192_12_reg_3990,
      R => '0'
    );
\and_ln192_12_reg_3990_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \and_ln192_12_reg_3990_reg[0]_i_23_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_and_ln192_12_reg_3990_reg[0]_i_18_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \and_ln192_12_reg_3990_reg[0]_i_18_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_and_ln192_12_reg_3990_reg[0]_i_18_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\and_ln192_12_reg_3990_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_12_reg_3990_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_4_fu_2675_p2,
      CO(3) => \and_ln192_12_reg_3990_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_12_reg_3990_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_12_reg_3990_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_12_reg_3990_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_12_reg_3990[0]_i_4_n_3\,
      DI(3) => \and_ln192_12_reg_3990[0]_i_5_n_3\,
      DI(2) => \and_ln192_12_reg_3990[0]_i_6_n_3\,
      DI(1) => \and_ln192_12_reg_3990[0]_i_7_n_3\,
      DI(0) => \and_ln192_12_reg_3990[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_12_reg_3990_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_12_reg_3990[0]_i_9_n_3\,
      S(3) => \and_ln192_12_reg_3990[0]_i_10_n_3\,
      S(2) => \and_ln192_12_reg_3990[0]_i_11_n_3\,
      S(1) => \and_ln192_12_reg_3990[0]_i_12_n_3\,
      S(0) => \and_ln192_12_reg_3990[0]_i_13_n_3\
    );
\and_ln192_12_reg_3990_reg[0]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \and_ln192_12_reg_3990_reg[0]_i_23_n_3\,
      CO(6) => \and_ln192_12_reg_3990_reg[0]_i_23_n_4\,
      CO(5) => \and_ln192_12_reg_3990_reg[0]_i_23_n_5\,
      CO(4) => \and_ln192_12_reg_3990_reg[0]_i_23_n_6\,
      CO(3) => \and_ln192_12_reg_3990_reg[0]_i_23_n_7\,
      CO(2) => \and_ln192_12_reg_3990_reg[0]_i_23_n_8\,
      CO(1) => \and_ln192_12_reg_3990_reg[0]_i_23_n_9\,
      CO(0) => \and_ln192_12_reg_3990_reg[0]_i_23_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_12_fu_2542_p25_out(7 downto 0),
      S(7) => \and_ln192_12_reg_3990[0]_i_24_n_3\,
      S(6) => \and_ln192_12_reg_3990[0]_i_25_n_3\,
      S(5) => \and_ln192_12_reg_3990[0]_i_26_n_3\,
      S(4) => \and_ln192_12_reg_3990[0]_i_27_n_3\,
      S(3) => \and_ln192_12_reg_3990[0]_i_28_n_3\,
      S(2) => \and_ln192_12_reg_3990[0]_i_29_n_3\,
      S(1) => \and_ln192_12_reg_3990[0]_i_30_n_3\,
      S(0) => \and_ln192_12_reg_3990[0]_i_31_n_3\
    );
\and_ln192_12_reg_3990_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_12_reg_3990_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in27_in,
      CO(3) => \and_ln192_12_reg_3990_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_12_reg_3990_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_12_reg_3990_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_12_reg_3990_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_12_reg_3990[0]_i_14_n_3\,
      DI(2) => \and_ln192_12_reg_3990[0]_i_15_n_3\,
      DI(1) => \and_ln192_12_reg_3990[0]_i_16_n_3\,
      DI(0) => \and_ln192_12_reg_3990[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_12_reg_3990_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_12_reg_3990_reg[0]_i_18_n_10\,
      S(3) => \and_ln192_12_reg_3990[0]_i_19_n_3\,
      S(2) => \and_ln192_12_reg_3990[0]_i_20_n_3\,
      S(1) => \and_ln192_12_reg_3990[0]_i_21_n_3\,
      S(0) => \and_ln192_12_reg_3990[0]_i_22_n_3\
    );
\and_ln192_13_reg_4001[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln171_5_fu_2707_p2,
      I1 => p_0_in21_in,
      I2 => icmp_ln171_6_fu_2739_p2,
      I3 => p_0_in19_in,
      O => and_ln192_13_fu_3038_p2
    );
\and_ln192_13_reg_4001[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_13_fu_2551_p22_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \and_ln192_13_reg_4001[0]_i_10_n_3\
    );
\and_ln192_13_reg_4001[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_13_fu_2551_p22_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_13_reg_4001[0]_i_11_n_3\
    );
\and_ln192_13_reg_4001[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_13_fu_2551_p22_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_13_reg_4001[0]_i_12_n_3\
    );
\and_ln192_13_reg_4001[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_13_fu_2551_p22_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_13_reg_4001[0]_i_13_n_3\
    );
\and_ln192_13_reg_4001[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_13_fu_2551_p22_out(7),
      I2 => sub_ln1351_13_fu_2551_p22_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_13_reg_4001[0]_i_14_n_3\
    );
\and_ln192_13_reg_4001[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_13_fu_2551_p22_out(5),
      I2 => sub_ln1351_13_fu_2551_p22_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_13_reg_4001[0]_i_15_n_3\
    );
\and_ln192_13_reg_4001[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_13_fu_2551_p22_out(3),
      I2 => sub_ln1351_13_fu_2551_p22_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_13_reg_4001[0]_i_16_n_3\
    );
\and_ln192_13_reg_4001[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_13_fu_2551_p22_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_13_fu_2551_p22_out(0),
      O => \and_ln192_13_reg_4001[0]_i_17_n_3\
    );
\and_ln192_13_reg_4001[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_13_fu_2551_p22_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_13_reg_4001[0]_i_19_n_3\
    );
\and_ln192_13_reg_4001[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_13_fu_2551_p22_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_13_reg_4001[0]_i_20_n_3\
    );
\and_ln192_13_reg_4001[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_13_fu_2551_p22_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_13_reg_4001[0]_i_21_n_3\
    );
\and_ln192_13_reg_4001[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_13_fu_2551_p22_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_13_fu_2551_p22_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_13_reg_4001[0]_i_22_n_3\
    );
\and_ln192_13_reg_4001[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_2_0_0_reg_1265(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(7),
      O => \and_ln192_13_reg_4001[0]_i_24_n_3\
    );
\and_ln192_13_reg_4001[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_2_0_0_reg_1265(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(6),
      O => \and_ln192_13_reg_4001[0]_i_25_n_3\
    );
\and_ln192_13_reg_4001[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_2_0_0_reg_1265(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(5),
      O => \and_ln192_13_reg_4001[0]_i_26_n_3\
    );
\and_ln192_13_reg_4001[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_2_0_0_reg_1265(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(4),
      O => \and_ln192_13_reg_4001[0]_i_27_n_3\
    );
\and_ln192_13_reg_4001[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_2_0_0_reg_1265(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(3),
      O => \and_ln192_13_reg_4001[0]_i_28_n_3\
    );
\and_ln192_13_reg_4001[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_2_0_0_reg_1265(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(2),
      O => \and_ln192_13_reg_4001[0]_i_29_n_3\
    );
\and_ln192_13_reg_4001[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_2_0_0_reg_1265(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(1),
      O => \and_ln192_13_reg_4001[0]_i_30_n_3\
    );
\and_ln192_13_reg_4001[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_2_0_0_reg_1265(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_2_0_1_38_reg_1346(0),
      O => \and_ln192_13_reg_4001[0]_i_31_n_3\
    );
\and_ln192_13_reg_4001[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_13_reg_4001_reg[0]_i_18_n_10\,
      O => \and_ln192_13_reg_4001[0]_i_4_n_3\
    );
\and_ln192_13_reg_4001[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_13_fu_2551_p22_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_13_fu_2551_p22_out(6),
      O => \and_ln192_13_reg_4001[0]_i_5_n_3\
    );
\and_ln192_13_reg_4001[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_13_fu_2551_p22_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_13_fu_2551_p22_out(4),
      O => \and_ln192_13_reg_4001[0]_i_6_n_3\
    );
\and_ln192_13_reg_4001[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_13_fu_2551_p22_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_13_fu_2551_p22_out(2),
      O => \and_ln192_13_reg_4001[0]_i_7_n_3\
    );
\and_ln192_13_reg_4001[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_13_fu_2551_p22_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_13_fu_2551_p22_out(0),
      O => \and_ln192_13_reg_4001[0]_i_8_n_3\
    );
\and_ln192_13_reg_4001[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_13_reg_4001_reg[0]_i_18_n_10\,
      O => \and_ln192_13_reg_4001[0]_i_9_n_3\
    );
\and_ln192_13_reg_4001_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => and_ln192_13_fu_3038_p2,
      Q => and_ln192_13_reg_4001,
      R => '0'
    );
\and_ln192_13_reg_4001_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \and_ln192_13_reg_4001_reg[0]_i_23_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_and_ln192_13_reg_4001_reg[0]_i_18_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \and_ln192_13_reg_4001_reg[0]_i_18_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_and_ln192_13_reg_4001_reg[0]_i_18_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\and_ln192_13_reg_4001_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_13_reg_4001_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_5_fu_2707_p2,
      CO(3) => \and_ln192_13_reg_4001_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_13_reg_4001_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_13_reg_4001_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_13_reg_4001_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_13_reg_4001[0]_i_4_n_3\,
      DI(3) => \and_ln192_13_reg_4001[0]_i_5_n_3\,
      DI(2) => \and_ln192_13_reg_4001[0]_i_6_n_3\,
      DI(1) => \and_ln192_13_reg_4001[0]_i_7_n_3\,
      DI(0) => \and_ln192_13_reg_4001[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_13_reg_4001_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_13_reg_4001[0]_i_9_n_3\,
      S(3) => \and_ln192_13_reg_4001[0]_i_10_n_3\,
      S(2) => \and_ln192_13_reg_4001[0]_i_11_n_3\,
      S(1) => \and_ln192_13_reg_4001[0]_i_12_n_3\,
      S(0) => \and_ln192_13_reg_4001[0]_i_13_n_3\
    );
\and_ln192_13_reg_4001_reg[0]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \and_ln192_13_reg_4001_reg[0]_i_23_n_3\,
      CO(6) => \and_ln192_13_reg_4001_reg[0]_i_23_n_4\,
      CO(5) => \and_ln192_13_reg_4001_reg[0]_i_23_n_5\,
      CO(4) => \and_ln192_13_reg_4001_reg[0]_i_23_n_6\,
      CO(3) => \and_ln192_13_reg_4001_reg[0]_i_23_n_7\,
      CO(2) => \and_ln192_13_reg_4001_reg[0]_i_23_n_8\,
      CO(1) => \and_ln192_13_reg_4001_reg[0]_i_23_n_9\,
      CO(0) => \and_ln192_13_reg_4001_reg[0]_i_23_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_13_fu_2551_p22_out(7 downto 0),
      S(7) => \and_ln192_13_reg_4001[0]_i_24_n_3\,
      S(6) => \and_ln192_13_reg_4001[0]_i_25_n_3\,
      S(5) => \and_ln192_13_reg_4001[0]_i_26_n_3\,
      S(4) => \and_ln192_13_reg_4001[0]_i_27_n_3\,
      S(3) => \and_ln192_13_reg_4001[0]_i_28_n_3\,
      S(2) => \and_ln192_13_reg_4001[0]_i_29_n_3\,
      S(1) => \and_ln192_13_reg_4001[0]_i_30_n_3\,
      S(0) => \and_ln192_13_reg_4001[0]_i_31_n_3\
    );
\and_ln192_13_reg_4001_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_13_reg_4001_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in21_in,
      CO(3) => \and_ln192_13_reg_4001_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_13_reg_4001_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_13_reg_4001_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_13_reg_4001_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_13_reg_4001[0]_i_14_n_3\,
      DI(2) => \and_ln192_13_reg_4001[0]_i_15_n_3\,
      DI(1) => \and_ln192_13_reg_4001[0]_i_16_n_3\,
      DI(0) => \and_ln192_13_reg_4001[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_13_reg_4001_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_13_reg_4001_reg[0]_i_18_n_10\,
      S(3) => \and_ln192_13_reg_4001[0]_i_19_n_3\,
      S(2) => \and_ln192_13_reg_4001[0]_i_20_n_3\,
      S(1) => \and_ln192_13_reg_4001[0]_i_21_n_3\,
      S(0) => \and_ln192_13_reg_4001[0]_i_22_n_3\
    );
\and_ln192_14_reg_4007[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln171_6_fu_2739_p2,
      I1 => p_0_in19_in,
      I2 => icmp_ln171_7_fu_2771_p2,
      I3 => icmp_ln169_7_fu_2766_p2,
      O => and_ln192_14_fu_3050_p2
    );
\and_ln192_14_reg_4007[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_14_fu_2560_p21_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \and_ln192_14_reg_4007[0]_i_10_n_3\
    );
\and_ln192_14_reg_4007[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_14_fu_2560_p21_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_14_reg_4007[0]_i_11_n_3\
    );
\and_ln192_14_reg_4007[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_14_fu_2560_p21_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_14_reg_4007[0]_i_12_n_3\
    );
\and_ln192_14_reg_4007[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(1),
      I1 => sub_i_i29_reg_3668(1),
      I2 => sub_ln1351_14_fu_2560_p21_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_14_reg_4007[0]_i_13_n_3\
    );
\and_ln192_14_reg_4007[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_14_fu_2560_p21_out(7),
      I2 => sub_ln1351_14_fu_2560_p21_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_14_reg_4007[0]_i_14_n_3\
    );
\and_ln192_14_reg_4007[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_14_fu_2560_p21_out(5),
      I2 => sub_ln1351_14_fu_2560_p21_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_14_reg_4007[0]_i_15_n_3\
    );
\and_ln192_14_reg_4007[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_14_fu_2560_p21_out(3),
      I2 => sub_ln1351_14_fu_2560_p21_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_14_reg_4007[0]_i_16_n_3\
    );
\and_ln192_14_reg_4007[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_14_fu_2560_p21_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_14_fu_2560_p21_out(0),
      O => \and_ln192_14_reg_4007[0]_i_17_n_3\
    );
\and_ln192_14_reg_4007[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_14_fu_2560_p21_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_14_reg_4007[0]_i_19_n_3\
    );
\and_ln192_14_reg_4007[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_14_fu_2560_p21_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_14_reg_4007[0]_i_20_n_3\
    );
\and_ln192_14_reg_4007[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_14_fu_2560_p21_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_14_reg_4007[0]_i_21_n_3\
    );
\and_ln192_14_reg_4007[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_14_fu_2560_p21_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_14_fu_2560_p21_out(1),
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_14_reg_4007[0]_i_22_n_3\
    );
\and_ln192_14_reg_4007[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => src_buf_V_1_1_0_reg_1276(7),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(7),
      O => \and_ln192_14_reg_4007[0]_i_24_n_3\
    );
\and_ln192_14_reg_4007[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => src_buf_V_1_1_0_reg_1276(6),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(6),
      O => \and_ln192_14_reg_4007[0]_i_25_n_3\
    );
\and_ln192_14_reg_4007[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => src_buf_V_1_1_0_reg_1276(5),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(5),
      O => \and_ln192_14_reg_4007[0]_i_26_n_3\
    );
\and_ln192_14_reg_4007[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => src_buf_V_1_1_0_reg_1276(4),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(4),
      O => \and_ln192_14_reg_4007[0]_i_27_n_3\
    );
\and_ln192_14_reg_4007[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => src_buf_V_1_1_0_reg_1276(3),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(3),
      O => \and_ln192_14_reg_4007[0]_i_28_n_3\
    );
\and_ln192_14_reg_4007[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => src_buf_V_1_1_0_reg_1276(2),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(2),
      O => \and_ln192_14_reg_4007[0]_i_29_n_3\
    );
\and_ln192_14_reg_4007[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => src_buf_V_1_1_0_reg_1276(1),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(1),
      O => \and_ln192_14_reg_4007[0]_i_30_n_3\
    );
\and_ln192_14_reg_4007[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => src_buf_V_1_1_0_reg_1276(0),
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_1_1_1_39_reg_1358(0),
      O => \and_ln192_14_reg_4007[0]_i_31_n_3\
    );
\and_ln192_14_reg_4007[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_14_reg_4007_reg[0]_i_18_n_10\,
      O => \and_ln192_14_reg_4007[0]_i_4_n_3\
    );
\and_ln192_14_reg_4007[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_14_fu_2560_p21_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_14_fu_2560_p21_out(6),
      O => \and_ln192_14_reg_4007[0]_i_5_n_3\
    );
\and_ln192_14_reg_4007[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_14_fu_2560_p21_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_14_fu_2560_p21_out(4),
      O => \and_ln192_14_reg_4007[0]_i_6_n_3\
    );
\and_ln192_14_reg_4007[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_14_fu_2560_p21_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_14_fu_2560_p21_out(2),
      O => \and_ln192_14_reg_4007[0]_i_7_n_3\
    );
\and_ln192_14_reg_4007[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_14_fu_2560_p21_out(1),
      I2 => zext_ln37_reg_3648(0),
      I3 => sub_ln1351_14_fu_2560_p21_out(0),
      O => \and_ln192_14_reg_4007[0]_i_8_n_3\
    );
\and_ln192_14_reg_4007[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_14_reg_4007_reg[0]_i_18_n_10\,
      O => \and_ln192_14_reg_4007[0]_i_9_n_3\
    );
\and_ln192_14_reg_4007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => and_ln192_14_fu_3050_p2,
      Q => and_ln192_14_reg_4007,
      R => '0'
    );
\and_ln192_14_reg_4007_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \and_ln192_14_reg_4007_reg[0]_i_23_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_and_ln192_14_reg_4007_reg[0]_i_18_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \and_ln192_14_reg_4007_reg[0]_i_18_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_and_ln192_14_reg_4007_reg[0]_i_18_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\and_ln192_14_reg_4007_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_14_reg_4007_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_6_fu_2739_p2,
      CO(3) => \and_ln192_14_reg_4007_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_14_reg_4007_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_14_reg_4007_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_14_reg_4007_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_14_reg_4007[0]_i_4_n_3\,
      DI(3) => \and_ln192_14_reg_4007[0]_i_5_n_3\,
      DI(2) => \and_ln192_14_reg_4007[0]_i_6_n_3\,
      DI(1) => \and_ln192_14_reg_4007[0]_i_7_n_3\,
      DI(0) => \and_ln192_14_reg_4007[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_14_reg_4007_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_14_reg_4007[0]_i_9_n_3\,
      S(3) => \and_ln192_14_reg_4007[0]_i_10_n_3\,
      S(2) => \and_ln192_14_reg_4007[0]_i_11_n_3\,
      S(1) => \and_ln192_14_reg_4007[0]_i_12_n_3\,
      S(0) => \and_ln192_14_reg_4007[0]_i_13_n_3\
    );
\and_ln192_14_reg_4007_reg[0]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \and_ln192_14_reg_4007_reg[0]_i_23_n_3\,
      CO(6) => \and_ln192_14_reg_4007_reg[0]_i_23_n_4\,
      CO(5) => \and_ln192_14_reg_4007_reg[0]_i_23_n_5\,
      CO(4) => \and_ln192_14_reg_4007_reg[0]_i_23_n_6\,
      CO(3) => \and_ln192_14_reg_4007_reg[0]_i_23_n_7\,
      CO(2) => \and_ln192_14_reg_4007_reg[0]_i_23_n_8\,
      CO(1) => \and_ln192_14_reg_4007_reg[0]_i_23_n_9\,
      CO(0) => \and_ln192_14_reg_4007_reg[0]_i_23_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_14_fu_2560_p21_out(7 downto 0),
      S(7) => \and_ln192_14_reg_4007[0]_i_24_n_3\,
      S(6) => \and_ln192_14_reg_4007[0]_i_25_n_3\,
      S(5) => \and_ln192_14_reg_4007[0]_i_26_n_3\,
      S(4) => \and_ln192_14_reg_4007[0]_i_27_n_3\,
      S(3) => \and_ln192_14_reg_4007[0]_i_28_n_3\,
      S(2) => \and_ln192_14_reg_4007[0]_i_29_n_3\,
      S(1) => \and_ln192_14_reg_4007[0]_i_30_n_3\,
      S(0) => \and_ln192_14_reg_4007[0]_i_31_n_3\
    );
\and_ln192_14_reg_4007_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_14_reg_4007_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in19_in,
      CO(3) => \and_ln192_14_reg_4007_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_14_reg_4007_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_14_reg_4007_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_14_reg_4007_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_14_reg_4007[0]_i_14_n_3\,
      DI(2) => \and_ln192_14_reg_4007[0]_i_15_n_3\,
      DI(1) => \and_ln192_14_reg_4007[0]_i_16_n_3\,
      DI(0) => \and_ln192_14_reg_4007[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_14_reg_4007_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_14_reg_4007_reg[0]_i_18_n_10\,
      S(3) => \and_ln192_14_reg_4007[0]_i_19_n_3\,
      S(2) => \and_ln192_14_reg_4007[0]_i_20_n_3\,
      S(1) => \and_ln192_14_reg_4007[0]_i_21_n_3\,
      S(0) => \and_ln192_14_reg_4007[0]_i_22_n_3\
    );
\and_ln192_15_reg_4013[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408804"
    )
        port map (
      I0 => select_ln162_1_reg_3859(0),
      I1 => or_ln162_reg_3853,
      I2 => icmp_ln171_7_fu_2771_p2,
      I3 => icmp_ln169_7_fu_2766_p2,
      I4 => select_ln162_1_reg_3859(1),
      O => and_ln192_15_fu_3061_p2
    );
\and_ln192_15_reg_4013[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(7),
      I1 => sub_i_i29_reg_3668(7),
      I2 => sub_ln1351_15_fu_2569_p20_out(6),
      I3 => sub_i_i29_reg_3668(6),
      O => \and_ln192_15_reg_4013[0]_i_10_n_3\
    );
\and_ln192_15_reg_4013[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(5),
      I1 => sub_i_i29_reg_3668(5),
      I2 => sub_ln1351_15_fu_2569_p20_out(4),
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_15_reg_4013[0]_i_11_n_3\
    );
\and_ln192_15_reg_4013[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(3),
      I1 => sub_i_i29_reg_3668(3),
      I2 => sub_ln1351_15_fu_2569_p20_out(2),
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_15_reg_4013[0]_i_12_n_3\
    );
\and_ln192_15_reg_4013[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(0),
      I1 => zext_ln37_reg_3648(0),
      I2 => sub_ln1351_15_fu_2569_p20_out(1),
      I3 => sub_i_i29_reg_3668(1),
      O => \and_ln192_15_reg_4013[0]_i_13_n_3\
    );
\and_ln192_15_reg_4013[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => sub_ln1351_15_fu_2569_p20_out(7),
      I2 => sub_ln1351_15_fu_2569_p20_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_15_reg_4013[0]_i_14_n_3\
    );
\and_ln192_15_reg_4013[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => sub_ln1351_15_fu_2569_p20_out(5),
      I2 => sub_ln1351_15_fu_2569_p20_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_15_reg_4013[0]_i_15_n_3\
    );
\and_ln192_15_reg_4013[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => sub_ln1351_15_fu_2569_p20_out(3),
      I2 => sub_ln1351_15_fu_2569_p20_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_15_reg_4013[0]_i_16_n_3\
    );
\and_ln192_15_reg_4013[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => sub_ln1351_15_fu_2569_p20_out(1),
      I2 => sub_ln1351_15_fu_2569_p20_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_15_reg_4013[0]_i_17_n_3\
    );
\and_ln192_15_reg_4013[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(7),
      I1 => zext_ln37_reg_3648(7),
      I2 => sub_ln1351_15_fu_2569_p20_out(6),
      I3 => zext_ln37_reg_3648(6),
      O => \and_ln192_15_reg_4013[0]_i_19_n_3\
    );
\and_ln192_15_reg_4013[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(5),
      I1 => zext_ln37_reg_3648(5),
      I2 => sub_ln1351_15_fu_2569_p20_out(4),
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_15_reg_4013[0]_i_20_n_3\
    );
\and_ln192_15_reg_4013[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(3),
      I1 => zext_ln37_reg_3648(3),
      I2 => sub_ln1351_15_fu_2569_p20_out(2),
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_15_reg_4013[0]_i_21_n_3\
    );
\and_ln192_15_reg_4013[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1351_15_fu_2569_p20_out(1),
      I1 => zext_ln37_reg_3648(1),
      I2 => sub_ln1351_15_fu_2569_p20_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_15_reg_4013[0]_i_22_n_3\
    );
\and_ln192_15_reg_4013[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(7),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[7]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(7),
      O => \and_ln192_15_reg_4013[0]_i_24_n_3\
    );
\and_ln192_15_reg_4013[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(6),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[6]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(6),
      O => \and_ln192_15_reg_4013[0]_i_25_n_3\
    );
\and_ln192_15_reg_4013[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(5),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[5]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(5),
      O => \and_ln192_15_reg_4013[0]_i_26_n_3\
    );
\and_ln192_15_reg_4013[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(4),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[4]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(4),
      O => \and_ln192_15_reg_4013[0]_i_27_n_3\
    );
\and_ln192_15_reg_4013[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(3),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[3]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(3),
      O => \and_ln192_15_reg_4013[0]_i_28_n_3\
    );
\and_ln192_15_reg_4013[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(2),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[2]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(2),
      O => \and_ln192_15_reg_4013[0]_i_29_n_3\
    );
\and_ln192_15_reg_4013[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(1),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[1]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(1),
      O => \and_ln192_15_reg_4013[0]_i_30_n_3\
    );
\and_ln192_15_reg_4013[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => zext_ln1351_reg_3842_reg(0),
      I1 => \src_buf_V_0_2_0_reg_1287_reg_n_3_[0]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp3_iter5,
      I4 => src_buf_V_0_2_1_40_reg_1370(0),
      O => \and_ln192_15_reg_4013[0]_i_31_n_3\
    );
\and_ln192_15_reg_4013[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_15_reg_4013_reg[0]_i_18_n_10\,
      O => \and_ln192_15_reg_4013[0]_i_4_n_3\
    );
\and_ln192_15_reg_4013[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => sub_ln1351_15_fu_2569_p20_out(7),
      I2 => sub_i_i29_reg_3668(6),
      I3 => sub_ln1351_15_fu_2569_p20_out(6),
      O => \and_ln192_15_reg_4013[0]_i_5_n_3\
    );
\and_ln192_15_reg_4013[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => sub_ln1351_15_fu_2569_p20_out(5),
      I2 => sub_i_i29_reg_3668(4),
      I3 => sub_ln1351_15_fu_2569_p20_out(4),
      O => \and_ln192_15_reg_4013[0]_i_6_n_3\
    );
\and_ln192_15_reg_4013[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => sub_ln1351_15_fu_2569_p20_out(3),
      I2 => sub_i_i29_reg_3668(2),
      I3 => sub_ln1351_15_fu_2569_p20_out(2),
      O => \and_ln192_15_reg_4013[0]_i_7_n_3\
    );
\and_ln192_15_reg_4013[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => sub_ln1351_15_fu_2569_p20_out(1),
      I2 => sub_ln1351_15_fu_2569_p20_out(0),
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_15_reg_4013[0]_i_8_n_3\
    );
\and_ln192_15_reg_4013[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_15_reg_4013_reg[0]_i_18_n_10\,
      O => \and_ln192_15_reg_4013[0]_i_9_n_3\
    );
\and_ln192_15_reg_4013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => and_ln192_15_fu_3061_p2,
      Q => and_ln192_15_reg_4013,
      R => '0'
    );
\and_ln192_15_reg_4013_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \and_ln192_15_reg_4013_reg[0]_i_23_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_and_ln192_15_reg_4013_reg[0]_i_18_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \and_ln192_15_reg_4013_reg[0]_i_18_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_and_ln192_15_reg_4013_reg[0]_i_18_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\and_ln192_15_reg_4013_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_15_reg_4013_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_7_fu_2771_p2,
      CO(3) => \and_ln192_15_reg_4013_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_15_reg_4013_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_15_reg_4013_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_15_reg_4013_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_15_reg_4013[0]_i_4_n_3\,
      DI(3) => \and_ln192_15_reg_4013[0]_i_5_n_3\,
      DI(2) => \and_ln192_15_reg_4013[0]_i_6_n_3\,
      DI(1) => \and_ln192_15_reg_4013[0]_i_7_n_3\,
      DI(0) => \and_ln192_15_reg_4013[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_15_reg_4013_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_15_reg_4013[0]_i_9_n_3\,
      S(3) => \and_ln192_15_reg_4013[0]_i_10_n_3\,
      S(2) => \and_ln192_15_reg_4013[0]_i_11_n_3\,
      S(1) => \and_ln192_15_reg_4013[0]_i_12_n_3\,
      S(0) => \and_ln192_15_reg_4013[0]_i_13_n_3\
    );
\and_ln192_15_reg_4013_reg[0]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \and_ln192_15_reg_4013_reg[0]_i_23_n_3\,
      CO(6) => \and_ln192_15_reg_4013_reg[0]_i_23_n_4\,
      CO(5) => \and_ln192_15_reg_4013_reg[0]_i_23_n_5\,
      CO(4) => \and_ln192_15_reg_4013_reg[0]_i_23_n_6\,
      CO(3) => \and_ln192_15_reg_4013_reg[0]_i_23_n_7\,
      CO(2) => \and_ln192_15_reg_4013_reg[0]_i_23_n_8\,
      CO(1) => \and_ln192_15_reg_4013_reg[0]_i_23_n_9\,
      CO(0) => \and_ln192_15_reg_4013_reg[0]_i_23_n_10\,
      DI(7 downto 0) => zext_ln1351_reg_3842_reg(7 downto 0),
      O(7 downto 0) => sub_ln1351_15_fu_2569_p20_out(7 downto 0),
      S(7) => \and_ln192_15_reg_4013[0]_i_24_n_3\,
      S(6) => \and_ln192_15_reg_4013[0]_i_25_n_3\,
      S(5) => \and_ln192_15_reg_4013[0]_i_26_n_3\,
      S(4) => \and_ln192_15_reg_4013[0]_i_27_n_3\,
      S(3) => \and_ln192_15_reg_4013[0]_i_28_n_3\,
      S(2) => \and_ln192_15_reg_4013[0]_i_29_n_3\,
      S(1) => \and_ln192_15_reg_4013[0]_i_30_n_3\,
      S(0) => \and_ln192_15_reg_4013[0]_i_31_n_3\
    );
\and_ln192_15_reg_4013_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_15_reg_4013_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln169_7_fu_2766_p2,
      CO(3) => \and_ln192_15_reg_4013_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_15_reg_4013_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_15_reg_4013_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_15_reg_4013_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_15_reg_4013[0]_i_14_n_3\,
      DI(2) => \and_ln192_15_reg_4013[0]_i_15_n_3\,
      DI(1) => \and_ln192_15_reg_4013[0]_i_16_n_3\,
      DI(0) => \and_ln192_15_reg_4013[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_15_reg_4013_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_15_reg_4013_reg[0]_i_18_n_10\,
      S(3) => \and_ln192_15_reg_4013[0]_i_19_n_3\,
      S(2) => \and_ln192_15_reg_4013[0]_i_20_n_3\,
      S(1) => \and_ln192_15_reg_4013[0]_i_21_n_3\,
      S(0) => \and_ln192_15_reg_4013[0]_i_22_n_3\
    );
\and_ln192_1_reg_3879[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA40"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => icmp_ln164_1_fu_2131_p2,
      I2 => icmp_ln164_2_fu_2163_p2,
      I3 => p_0_in15_in,
      O => and_ln192_1_fu_2362_p2
    );
\and_ln192_1_reg_3879[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_26_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_1_reg_3879[0]_i_27_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_1_reg_3879[0]_i_10_n_3\
    );
\and_ln192_1_reg_3879[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_28_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_1_reg_3879[0]_i_29_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_1_reg_3879[0]_i_11_n_3\
    );
\and_ln192_1_reg_3879[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_31_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \and_ln192_1_reg_3879[0]_i_30_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_1_reg_3879[0]_i_12_n_3\
    );
\and_ln192_1_reg_3879[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_32_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \and_ln192_1_reg_3879[0]_i_13_n_3\
    );
\and_ln192_1_reg_3879[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EB2E82E28228828"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \and_ln192_1_reg_3879[0]_i_23_n_3\,
      I2 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_1_reg_3879[0]_i_14_n_3\
    );
\and_ln192_1_reg_3879[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \and_ln192_1_reg_3879[0]_i_26_n_3\,
      I2 => \and_ln192_1_reg_3879[0]_i_27_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_1_reg_3879[0]_i_15_n_3\
    );
\and_ln192_1_reg_3879[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \and_ln192_1_reg_3879[0]_i_28_n_3\,
      I2 => \and_ln192_1_reg_3879[0]_i_29_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_1_reg_3879[0]_i_16_n_3\
    );
\and_ln192_1_reg_3879[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \and_ln192_1_reg_3879[0]_i_30_n_3\,
      I2 => \and_ln192_1_reg_3879[0]_i_31_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_1_reg_3879[0]_i_17_n_3\
    );
\and_ln192_1_reg_3879[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_1_reg_3879[0]_i_32_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_18_n_3\
    );
\and_ln192_1_reg_3879[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_23_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      I3 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_1_reg_3879[0]_i_19_n_3\
    );
\and_ln192_1_reg_3879[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_26_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \and_ln192_1_reg_3879[0]_i_27_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_1_reg_3879[0]_i_20_n_3\
    );
\and_ln192_1_reg_3879[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_28_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \and_ln192_1_reg_3879[0]_i_29_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_1_reg_3879[0]_i_21_n_3\
    );
\and_ln192_1_reg_3879[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_30_n_3\,
      I1 => sub_i_i29_reg_3668(1),
      I2 => \and_ln192_1_reg_3879[0]_i_31_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_1_reg_3879[0]_i_22_n_3\
    );
\and_ln192_1_reg_3879[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => src_buf_V_0_3_reg_934(7),
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_0_4_1_reg_1197(7),
      O => \and_ln192_1_reg_3879[0]_i_23_n_3\
    );
\and_ln192_1_reg_3879[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_33_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_1_reg_3879[0]_i_34_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_1_reg_3879[0]_i_35_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_24_n_3\
    );
\and_ln192_1_reg_3879[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_4_1_reg_1197(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_0_3_reg_934(6),
      O => \and_ln192_1_reg_3879[0]_i_25_n_3\
    );
\and_ln192_1_reg_3879[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_34_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_1_reg_3879[0]_i_33_n_3\,
      I3 => \and_ln192_1_reg_3879[0]_i_35_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \and_ln192_1_reg_3879[0]_i_26_n_3\
    );
\and_ln192_1_reg_3879[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_33_n_3\,
      I1 => src_buf_V_0_4_1_reg_1197(4),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_0_3_reg_934(4),
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \and_ln192_1_reg_3879[0]_i_27_n_3\
    );
\and_ln192_1_reg_3879[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_36_n_3\,
      I1 => src_buf_V_0_4_1_reg_1197(3),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_0_3_reg_934(3),
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \and_ln192_1_reg_3879[0]_i_28_n_3\
    );
\and_ln192_1_reg_3879[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_37_n_3\,
      I1 => src_buf_V_0_4_1_reg_1197(2),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_0_3_reg_934(2),
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \and_ln192_1_reg_3879[0]_i_29_n_3\
    );
\and_ln192_1_reg_3879[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I1 => src_buf_V_0_4_1_reg_1197(0),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_0_3_reg_934(0),
      I4 => \and_ln192_1_reg_3879[0]_i_38_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_30_n_3\
    );
\and_ln192_1_reg_3879[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(0),
      I1 => src_buf_V_3_3_1_reg_1077(0),
      I2 => src_buf_V_0_3_reg_934(0),
      I3 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I4 => src_buf_V_0_4_1_reg_1197(0),
      O => \and_ln192_1_reg_3879[0]_i_31_n_3\
    );
\and_ln192_1_reg_3879[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_4_1_reg_1197(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_0_3_reg_934(7),
      O => \and_ln192_1_reg_3879[0]_i_32_n_3\
    );
\and_ln192_1_reg_3879[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_36_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => src_buf_V_0_3_reg_934(3),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_0_4_1_reg_1197(3),
      O => \and_ln192_1_reg_3879[0]_i_33_n_3\
    );
\and_ln192_1_reg_3879[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_4_1_reg_1197(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_0_3_reg_934(4),
      O => \and_ln192_1_reg_3879[0]_i_34_n_3\
    );
\and_ln192_1_reg_3879[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_4_1_reg_1197(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_0_3_reg_934(5),
      O => \and_ln192_1_reg_3879[0]_i_35_n_3\
    );
\and_ln192_1_reg_3879[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_37_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => src_buf_V_0_3_reg_934(2),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_0_4_1_reg_1197(2),
      O => \and_ln192_1_reg_3879[0]_i_36_n_3\
    );
\and_ln192_1_reg_3879[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => src_buf_V_0_3_reg_934(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_0_4_1_reg_1197(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \and_ln192_1_reg_3879[0]_i_38_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_37_n_3\
    );
\and_ln192_1_reg_3879[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_4_1_reg_1197(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_0_3_reg_934(1),
      O => \and_ln192_1_reg_3879[0]_i_38_n_3\
    );
\and_ln192_1_reg_3879[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441141D14D17D1"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_1_reg_3879[0]_i_23_n_3\,
      I2 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_1_reg_3879[0]_i_4_n_3\
    );
\and_ln192_1_reg_3879[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_1_reg_3879[0]_i_26_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \and_ln192_1_reg_3879[0]_i_27_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_5_n_3\
    );
\and_ln192_1_reg_3879[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_1_reg_3879[0]_i_28_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \and_ln192_1_reg_3879[0]_i_29_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_6_n_3\
    );
\and_ln192_1_reg_3879[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_1_reg_3879[0]_i_30_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \and_ln192_1_reg_3879[0]_i_31_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_7_n_3\
    );
\and_ln192_1_reg_3879[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_32_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      O => \and_ln192_1_reg_3879[0]_i_8_n_3\
    );
\and_ln192_1_reg_3879[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_1_reg_3879[0]_i_23_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_1_reg_3879[0]_i_24_n_3\,
      I3 => \and_ln192_1_reg_3879[0]_i_25_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_1_reg_3879[0]_i_9_n_3\
    );
\and_ln192_1_reg_3879_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_1_reg_3879,
      Q => and_ln192_1_reg_3879_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_1_reg_3879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_1_fu_2362_p2,
      Q => and_ln192_1_reg_3879,
      R => '0'
    );
\and_ln192_1_reg_3879_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_1_reg_3879_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in17_in,
      CO(3) => \and_ln192_1_reg_3879_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_1_reg_3879_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_1_reg_3879_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_1_reg_3879_reg[0]_i_2_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_1_reg_3879[0]_i_4_n_3\,
      DI(2) => \and_ln192_1_reg_3879[0]_i_5_n_3\,
      DI(1) => \and_ln192_1_reg_3879[0]_i_6_n_3\,
      DI(0) => \and_ln192_1_reg_3879[0]_i_7_n_3\,
      O(7 downto 0) => \NLW_and_ln192_1_reg_3879_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_1_reg_3879[0]_i_8_n_3\,
      S(3) => \and_ln192_1_reg_3879[0]_i_9_n_3\,
      S(2) => \and_ln192_1_reg_3879[0]_i_10_n_3\,
      S(1) => \and_ln192_1_reg_3879[0]_i_11_n_3\,
      S(0) => \and_ln192_1_reg_3879[0]_i_12_n_3\
    );
\and_ln192_1_reg_3879_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_1_reg_3879_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln164_1_fu_2131_p2,
      CO(3) => \and_ln192_1_reg_3879_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_1_reg_3879_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_1_reg_3879_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_1_reg_3879_reg[0]_i_3_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_1_reg_3879[0]_i_13_n_3\,
      DI(3) => \and_ln192_1_reg_3879[0]_i_14_n_3\,
      DI(2) => \and_ln192_1_reg_3879[0]_i_15_n_3\,
      DI(1) => \and_ln192_1_reg_3879[0]_i_16_n_3\,
      DI(0) => \and_ln192_1_reg_3879[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_1_reg_3879_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_1_reg_3879[0]_i_18_n_3\,
      S(3) => \and_ln192_1_reg_3879[0]_i_19_n_3\,
      S(2) => \and_ln192_1_reg_3879[0]_i_20_n_3\,
      S(1) => \and_ln192_1_reg_3879[0]_i_21_n_3\,
      S(0) => \and_ln192_1_reg_3879[0]_i_22_n_3\
    );
\and_ln192_2_reg_3886[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln164_2_fu_2163_p2,
      I1 => p_0_in15_in,
      I2 => icmp_ln164_3_fu_2195_p2,
      I3 => p_0_in13_in,
      O => and_ln192_2_fu_2374_p2
    );
\and_ln192_2_reg_3886[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2882BE28288228"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_52_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_53_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_2_reg_3886[0]_i_10_n_3\
    );
\and_ln192_2_reg_3886[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_2_reg_3886[0]_i_44_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_11_n_3\
    );
\and_ln192_2_reg_3886[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_47_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_2_reg_3886[0]_i_12_n_3\
    );
\and_ln192_2_reg_3886[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_48_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \and_ln192_2_reg_3886[0]_i_49_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_2_reg_3886[0]_i_13_n_3\
    );
\and_ln192_2_reg_3886[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_50_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \and_ln192_2_reg_3886[0]_i_51_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_2_reg_3886[0]_i_14_n_3\
    );
\and_ln192_2_reg_3886[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069960096000096"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_52_n_3\,
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => sub_i_i29_reg_3668(1),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_2_reg_3886[0]_i_53_n_3\,
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_2_reg_3886[0]_i_15_n_3\
    );
\and_ln192_2_reg_3886[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441141D14D17D1"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_2_reg_3886[0]_i_47_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_2_reg_3886[0]_i_16_n_3\
    );
\and_ln192_2_reg_3886[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_2_reg_3886[0]_i_48_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \and_ln192_2_reg_3886[0]_i_49_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_17_n_3\
    );
\and_ln192_2_reg_3886[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_2_reg_3886[0]_i_50_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \and_ln192_2_reg_3886[0]_i_51_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_18_n_3\
    );
\and_ln192_2_reg_3886[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141144141D77D41"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_52_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_53_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_2_reg_3886[0]_i_19_n_3\
    );
\and_ln192_2_reg_3886[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_44_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_20_n_3\
    );
\and_ln192_2_reg_3886[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_47_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_2_reg_3886[0]_i_21_n_3\
    );
\and_ln192_2_reg_3886[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_48_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_2_reg_3886[0]_i_49_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_2_reg_3886[0]_i_22_n_3\
    );
\and_ln192_2_reg_3886[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_50_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_2_reg_3886[0]_i_51_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_2_reg_3886[0]_i_23_n_3\
    );
\and_ln192_2_reg_3886[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4920204920494920"
    )
        port map (
      I0 => zext_ln37_reg_3648(0),
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I2 => \and_ln192_2_reg_3886[0]_i_53_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_52_n_3\,
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => zext_ln37_reg_3648(1),
      O => \and_ln192_2_reg_3886[0]_i_24_n_3\
    );
\and_ln192_2_reg_3886[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_1_6_reg_878(7),
      O => \and_ln192_2_reg_3886[0]_i_44_n_3\
    );
\and_ln192_2_reg_3886[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_1_6_reg_878(6),
      O => \and_ln192_2_reg_3886[0]_i_45_n_3\
    );
\and_ln192_2_reg_3886[0]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_62_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_2_reg_3886[0]_i_63_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_2_reg_3886[0]_i_64_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_46_n_3\
    );
\and_ln192_2_reg_3886[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => src_buf_V_1_6_reg_878(7),
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_1_6_3_reg_3957(7),
      O => \and_ln192_2_reg_3886[0]_i_47_n_3\
    );
\and_ln192_2_reg_3886[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_63_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_2_reg_3886[0]_i_62_n_3\,
      I3 => \and_ln192_2_reg_3886[0]_i_64_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \and_ln192_2_reg_3886[0]_i_48_n_3\
    );
\and_ln192_2_reg_3886[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_62_n_3\,
      I1 => src_buf_V_1_6_3_reg_3957(4),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_1_6_reg_878(4),
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \and_ln192_2_reg_3886[0]_i_49_n_3\
    );
\and_ln192_2_reg_3886[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_65_n_3\,
      I1 => src_buf_V_1_6_3_reg_3957(3),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_1_6_reg_878(3),
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \and_ln192_2_reg_3886[0]_i_50_n_3\
    );
\and_ln192_2_reg_3886[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_66_n_3\,
      I1 => src_buf_V_1_6_3_reg_3957(2),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_1_6_reg_878(2),
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \and_ln192_2_reg_3886[0]_i_51_n_3\
    );
\and_ln192_2_reg_3886[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_1_6_reg_878(1),
      O => \and_ln192_2_reg_3886[0]_i_52_n_3\
    );
\and_ln192_2_reg_3886[0]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_1_6_reg_878(0),
      O => \and_ln192_2_reg_3886[0]_i_53_n_3\
    );
\and_ln192_2_reg_3886[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_44_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \and_ln192_2_reg_3886[0]_i_6_n_3\
    );
\and_ln192_2_reg_3886[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_65_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => src_buf_V_1_6_reg_878(3),
      I4 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I5 => src_buf_V_1_6_3_reg_3957(3),
      O => \and_ln192_2_reg_3886[0]_i_62_n_3\
    );
\and_ln192_2_reg_3886[0]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_1_6_reg_878(4),
      O => \and_ln192_2_reg_3886[0]_i_63_n_3\
    );
\and_ln192_2_reg_3886[0]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_1_6_3_reg_3957(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_1_6_reg_878(5),
      O => \and_ln192_2_reg_3886[0]_i_64_n_3\
    );
\and_ln192_2_reg_3886[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_2_reg_3886[0]_i_66_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => src_buf_V_1_6_reg_878(2),
      I4 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I5 => src_buf_V_1_6_3_reg_3957(2),
      O => \and_ln192_2_reg_3886[0]_i_65_n_3\
    );
\and_ln192_2_reg_3886[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => src_buf_V_1_6_reg_878(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_1_6_3_reg_3957(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \and_ln192_2_reg_3886[0]_i_52_n_3\,
      O => \and_ln192_2_reg_3886[0]_i_66_n_3\
    );
\and_ln192_2_reg_3886[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EB2E82E28228828"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \and_ln192_2_reg_3886[0]_i_47_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_46_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_2_reg_3886[0]_i_45_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_2_reg_3886[0]_i_7_n_3\
    );
\and_ln192_2_reg_3886[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \and_ln192_2_reg_3886[0]_i_48_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_49_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_2_reg_3886[0]_i_8_n_3\
    );
\and_ln192_2_reg_3886[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \and_ln192_2_reg_3886[0]_i_50_n_3\,
      I2 => \and_ln192_2_reg_3886[0]_i_51_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_2_reg_3886[0]_i_9_n_3\
    );
\and_ln192_2_reg_3886_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_2_reg_3886,
      Q => and_ln192_2_reg_3886_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_2_reg_3886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_2_fu_2374_p2,
      Q => and_ln192_2_reg_3886,
      R => '0'
    );
\and_ln192_2_reg_3886_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_2_reg_3886_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln164_2_fu_2163_p2,
      CO(3) => \and_ln192_2_reg_3886_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_2_reg_3886_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_2_reg_3886_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_2_reg_3886_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_2_reg_3886[0]_i_6_n_3\,
      DI(3) => \and_ln192_2_reg_3886[0]_i_7_n_3\,
      DI(2) => \and_ln192_2_reg_3886[0]_i_8_n_3\,
      DI(1) => \and_ln192_2_reg_3886[0]_i_9_n_3\,
      DI(0) => \and_ln192_2_reg_3886[0]_i_10_n_3\,
      O(7 downto 0) => \NLW_and_ln192_2_reg_3886_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_2_reg_3886[0]_i_11_n_3\,
      S(3) => \and_ln192_2_reg_3886[0]_i_12_n_3\,
      S(2) => \and_ln192_2_reg_3886[0]_i_13_n_3\,
      S(1) => \and_ln192_2_reg_3886[0]_i_14_n_3\,
      S(0) => \and_ln192_2_reg_3886[0]_i_15_n_3\
    );
\and_ln192_2_reg_3886_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_2_reg_3886_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in15_in,
      CO(3) => \and_ln192_2_reg_3886_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_2_reg_3886_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_2_reg_3886_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_2_reg_3886_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_2_reg_3886[0]_i_16_n_3\,
      DI(2) => \and_ln192_2_reg_3886[0]_i_17_n_3\,
      DI(1) => \and_ln192_2_reg_3886[0]_i_18_n_3\,
      DI(0) => \and_ln192_2_reg_3886[0]_i_19_n_3\,
      O(7 downto 0) => \NLW_and_ln192_2_reg_3886_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_2_reg_3886[0]_i_20_n_3\,
      S(3) => \and_ln192_2_reg_3886[0]_i_21_n_3\,
      S(2) => \and_ln192_2_reg_3886[0]_i_22_n_3\,
      S(1) => \and_ln192_2_reg_3886[0]_i_23_n_3\,
      S(0) => \and_ln192_2_reg_3886[0]_i_24_n_3\
    );
\and_ln192_3_reg_3893[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln164_3_fu_2195_p2,
      I1 => p_0_in13_in,
      I2 => icmp_ln164_4_fu_2227_p2,
      I3 => p_0_in11_in,
      O => and_ln192_3_fu_2386_p2
    );
\and_ln192_3_reg_3893_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_3_reg_3893,
      Q => and_ln192_3_reg_3893_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_3_reg_3893_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_3_reg_3893_pp3_iter4_reg,
      Q => and_ln192_3_reg_3893_pp3_iter5_reg,
      R => '0'
    );
\and_ln192_3_reg_3893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_3_fu_2386_p2,
      Q => and_ln192_3_reg_3893,
      R => '0'
    );
\and_ln192_4_reg_3900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln164_4_fu_2227_p2,
      I1 => p_0_in11_in,
      I2 => icmp_ln164_5_fu_2259_p2,
      I3 => p_0_in9_in,
      O => and_ln192_4_fu_2398_p2
    );
\and_ln192_4_reg_3900_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_4_reg_3900,
      Q => and_ln192_4_reg_3900_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_4_reg_3900_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_4_reg_3900_pp3_iter4_reg,
      Q => and_ln192_4_reg_3900_pp3_iter5_reg,
      R => '0'
    );
\and_ln192_4_reg_3900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_4_fu_2398_p2,
      Q => and_ln192_4_reg_3900,
      R => '0'
    );
\and_ln192_5_reg_3907[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      O => and_ln192_1_reg_38790
    );
\and_ln192_5_reg_3907[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \and_ln192_5_reg_3907[0]_i_49_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_50_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_5_reg_3907[0]_i_10_n_3\
    );
\and_ln192_5_reg_3907[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2882BE28288228"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_5_reg_3907[0]_i_11_n_3\
    );
\and_ln192_5_reg_3907[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_12_n_3\
    );
\and_ln192_5_reg_3907[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_46_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_5_reg_3907[0]_i_13_n_3\
    );
\and_ln192_5_reg_3907[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_47_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \and_ln192_5_reg_3907[0]_i_48_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_5_reg_3907[0]_i_14_n_3\
    );
\and_ln192_5_reg_3907[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_49_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \and_ln192_5_reg_3907[0]_i_50_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_5_reg_3907[0]_i_15_n_3\
    );
\and_ln192_5_reg_3907[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4920204920494920"
    )
        port map (
      I0 => zext_ln37_reg_3648(0),
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I2 => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => sub_i_i29_reg_3668(1),
      O => \and_ln192_5_reg_3907[0]_i_16_n_3\
    );
\and_ln192_5_reg_3907[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45041051C71C5175"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I4 => \and_ln192_5_reg_3907[0]_i_46_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_5_reg_3907[0]_i_17_n_3\
    );
\and_ln192_5_reg_3907[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_5_reg_3907[0]_i_47_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \and_ln192_5_reg_3907[0]_i_48_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_18_n_3\
    );
\and_ln192_5_reg_3907[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_5_reg_3907[0]_i_49_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \and_ln192_5_reg_3907[0]_i_50_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_19_n_3\
    );
\and_ln192_5_reg_3907[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln164_6_fu_2291_p2,
      I1 => p_0_in7_in,
      I2 => icmp_ln164_5_fu_2259_p2,
      I3 => p_0_in9_in,
      O => and_ln192_5_fu_2410_p2
    );
\and_ln192_5_reg_3907[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141144141D77D41"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_5_reg_3907[0]_i_20_n_3\
    );
\and_ln192_5_reg_3907[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_21_n_3\
    );
\and_ln192_5_reg_3907[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_46_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_5_reg_3907[0]_i_22_n_3\
    );
\and_ln192_5_reg_3907[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_47_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_5_reg_3907[0]_i_48_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_5_reg_3907[0]_i_23_n_3\
    );
\and_ln192_5_reg_3907[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_49_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_5_reg_3907[0]_i_50_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_5_reg_3907[0]_i_24_n_3\
    );
\and_ln192_5_reg_3907[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069960096000096"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      I1 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I2 => zext_ln37_reg_3648(1),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\,
      I5 => zext_ln37_reg_3648(0),
      O => \and_ln192_5_reg_3907[0]_i_25_n_3\
    );
\and_ln192_5_reg_3907[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_60_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_45_n_3\
    );
\and_ln192_5_reg_3907[0]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => src_buf_V_5_6_reg_665(7),
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_5_6_3_reg_3933(7),
      O => \and_ln192_5_reg_3907[0]_i_46_n_3\
    );
\and_ln192_5_reg_3907[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_5_reg_3907[0]_i_60_n_3\,
      I3 => \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \and_ln192_5_reg_3907[0]_i_47_n_3\
    );
\and_ln192_5_reg_3907[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_60_n_3\,
      I1 => src_buf_V_5_6_3_reg_3933(4),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_5_6_reg_665(4),
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \and_ln192_5_reg_3907[0]_i_48_n_3\
    );
\and_ln192_5_reg_3907[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_61_n_3\,
      I1 => src_buf_V_5_6_3_reg_3933(3),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_5_6_reg_665(3),
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \and_ln192_5_reg_3907[0]_i_49_n_3\
    );
\and_ln192_5_reg_3907[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_62_n_3\,
      I1 => src_buf_V_5_6_3_reg_3933(2),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_5_6_reg_665(2),
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \and_ln192_5_reg_3907[0]_i_50_n_3\
    );
\and_ln192_5_reg_3907[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(1),
      O => \and_ln192_5_reg_3907[0]_i_51_n_3\
    );
\and_ln192_5_reg_3907[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_61_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => src_buf_V_5_6_reg_665(3),
      I4 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I5 => src_buf_V_5_6_3_reg_3933(3),
      O => \and_ln192_5_reg_3907[0]_i_60_n_3\
    );
\and_ln192_5_reg_3907[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_5_reg_3907[0]_i_62_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => src_buf_V_5_6_reg_665(2),
      I4 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I5 => src_buf_V_5_6_3_reg_3933(2),
      O => \and_ln192_5_reg_3907[0]_i_61_n_3\
    );
\and_ln192_5_reg_3907[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => src_buf_V_5_6_reg_665(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_3_reg_3933(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      O => \and_ln192_5_reg_3907[0]_i_62_n_3\
    );
\and_ln192_5_reg_3907[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \and_ln192_5_reg_3907[0]_i_7_n_3\
    );
\and_ln192_5_reg_3907[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38E3AE8A20A28A08"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \and_ln192_5_reg_3907[0]_i_45_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I3 => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      I4 => \and_ln192_5_reg_3907[0]_i_46_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_5_reg_3907[0]_i_8_n_3\
    );
\and_ln192_5_reg_3907[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \and_ln192_5_reg_3907[0]_i_47_n_3\,
      I2 => \and_ln192_5_reg_3907[0]_i_48_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_5_reg_3907[0]_i_9_n_3\
    );
\and_ln192_5_reg_3907_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_5_reg_3907,
      Q => and_ln192_5_reg_3907_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_5_reg_3907_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_5_reg_3907_pp3_iter4_reg,
      Q => and_ln192_5_reg_3907_pp3_iter5_reg,
      R => '0'
    );
\and_ln192_5_reg_3907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_5_fu_2410_p2,
      Q => and_ln192_5_reg_3907,
      R => '0'
    );
\and_ln192_5_reg_3907_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_5_reg_3907_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln164_6_fu_2291_p2,
      CO(3) => \and_ln192_5_reg_3907_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_5_reg_3907_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_5_reg_3907_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_5_reg_3907_reg[0]_i_3_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_5_reg_3907[0]_i_7_n_3\,
      DI(3) => \and_ln192_5_reg_3907[0]_i_8_n_3\,
      DI(2) => \and_ln192_5_reg_3907[0]_i_9_n_3\,
      DI(1) => \and_ln192_5_reg_3907[0]_i_10_n_3\,
      DI(0) => \and_ln192_5_reg_3907[0]_i_11_n_3\,
      O(7 downto 0) => \NLW_and_ln192_5_reg_3907_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_5_reg_3907[0]_i_12_n_3\,
      S(3) => \and_ln192_5_reg_3907[0]_i_13_n_3\,
      S(2) => \and_ln192_5_reg_3907[0]_i_14_n_3\,
      S(1) => \and_ln192_5_reg_3907[0]_i_15_n_3\,
      S(0) => \and_ln192_5_reg_3907[0]_i_16_n_3\
    );
\and_ln192_5_reg_3907_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_5_reg_3907_reg[0]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in7_in,
      CO(3) => \and_ln192_5_reg_3907_reg[0]_i_4_n_7\,
      CO(2) => \and_ln192_5_reg_3907_reg[0]_i_4_n_8\,
      CO(1) => \and_ln192_5_reg_3907_reg[0]_i_4_n_9\,
      CO(0) => \and_ln192_5_reg_3907_reg[0]_i_4_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_5_reg_3907[0]_i_17_n_3\,
      DI(2) => \and_ln192_5_reg_3907[0]_i_18_n_3\,
      DI(1) => \and_ln192_5_reg_3907[0]_i_19_n_3\,
      DI(0) => \and_ln192_5_reg_3907[0]_i_20_n_3\,
      O(7 downto 0) => \NLW_and_ln192_5_reg_3907_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_5_reg_3907[0]_i_21_n_3\,
      S(3) => \and_ln192_5_reg_3907[0]_i_22_n_3\,
      S(2) => \and_ln192_5_reg_3907[0]_i_23_n_3\,
      S(1) => \and_ln192_5_reg_3907[0]_i_24_n_3\,
      S(0) => \and_ln192_5_reg_3907[0]_i_25_n_3\
    );
\and_ln192_6_reg_3914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln164_7_fu_2323_p2,
      I1 => p_0_in5_in,
      I2 => icmp_ln164_6_fu_2291_p2,
      I3 => p_0_in7_in,
      O => and_ln192_6_fu_2422_p2
    );
\and_ln192_6_reg_3914_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_6_reg_3914,
      Q => and_ln192_6_reg_3914_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_6_reg_3914_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_6_reg_3914_pp3_iter4_reg,
      Q => and_ln192_6_reg_3914_pp3_iter5_reg,
      R => '0'
    );
\and_ln192_6_reg_3914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_6_fu_2422_p2,
      Q => and_ln192_6_reg_3914,
      R => '0'
    );
\and_ln192_7_reg_3920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => icmp_ln171_fu_2099_p2,
      I1 => p_0_in3_in,
      I2 => icmp_ln164_7_fu_2323_p2,
      I3 => p_0_in5_in,
      O => and_ln192_7_fu_2434_p2
    );
\and_ln192_7_reg_3920[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_26_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      I3 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_7_reg_3920[0]_i_10_n_3\
    );
\and_ln192_7_reg_3920[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_27_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \and_ln192_7_reg_3920[0]_i_28_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_7_reg_3920[0]_i_11_n_3\
    );
\and_ln192_7_reg_3920[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_29_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \and_ln192_7_reg_3920[0]_i_30_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_7_reg_3920[0]_i_12_n_3\
    );
\and_ln192_7_reg_3920[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_31_n_3\,
      I1 => sub_i_i29_reg_3668(1),
      I2 => \and_ln192_7_reg_3920[0]_i_32_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_7_reg_3920[0]_i_13_n_3\
    );
\and_ln192_7_reg_3920[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441141D14D17D1"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \and_ln192_7_reg_3920[0]_i_26_n_3\,
      I2 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_7_reg_3920[0]_i_14_n_3\
    );
\and_ln192_7_reg_3920[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \and_ln192_7_reg_3920[0]_i_27_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \and_ln192_7_reg_3920[0]_i_28_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_15_n_3\
    );
\and_ln192_7_reg_3920[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \and_ln192_7_reg_3920[0]_i_29_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \and_ln192_7_reg_3920[0]_i_30_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_16_n_3\
    );
\and_ln192_7_reg_3920[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \and_ln192_7_reg_3920[0]_i_31_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \and_ln192_7_reg_3920[0]_i_32_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_17_n_3\
    );
\and_ln192_7_reg_3920[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_23_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_18_n_3\
    );
\and_ln192_7_reg_3920[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_26_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      I3 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \and_ln192_7_reg_3920[0]_i_19_n_3\
    );
\and_ln192_7_reg_3920[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_27_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \and_ln192_7_reg_3920[0]_i_28_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \and_ln192_7_reg_3920[0]_i_20_n_3\
    );
\and_ln192_7_reg_3920[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_29_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \and_ln192_7_reg_3920[0]_i_30_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \and_ln192_7_reg_3920[0]_i_21_n_3\
    );
\and_ln192_7_reg_3920[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_32_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \and_ln192_7_reg_3920[0]_i_31_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \and_ln192_7_reg_3920[0]_i_22_n_3\
    );
\and_ln192_7_reg_3920[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_4_1_reg_957(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_6_3_reg_642(7),
      O => \and_ln192_7_reg_3920[0]_i_23_n_3\
    );
\and_ln192_7_reg_3920[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_4_1_reg_957(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_6_3_reg_642(6),
      O => \and_ln192_7_reg_3920[0]_i_24_n_3\
    );
\and_ln192_7_reg_3920[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_33_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_7_reg_3920[0]_i_34_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \and_ln192_7_reg_3920[0]_i_35_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_25_n_3\
    );
\and_ln192_7_reg_3920[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => src_buf_V_6_3_reg_642(7),
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_6_4_1_reg_957(7),
      O => \and_ln192_7_reg_3920[0]_i_26_n_3\
    );
\and_ln192_7_reg_3920[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_34_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \and_ln192_7_reg_3920[0]_i_33_n_3\,
      I3 => \and_ln192_7_reg_3920[0]_i_35_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \and_ln192_7_reg_3920[0]_i_27_n_3\
    );
\and_ln192_7_reg_3920[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_33_n_3\,
      I1 => src_buf_V_6_4_1_reg_957(4),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_6_3_reg_642(4),
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \and_ln192_7_reg_3920[0]_i_28_n_3\
    );
\and_ln192_7_reg_3920[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_36_n_3\,
      I1 => src_buf_V_6_4_1_reg_957(3),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_6_3_reg_642(3),
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \and_ln192_7_reg_3920[0]_i_29_n_3\
    );
\and_ln192_7_reg_3920[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_37_n_3\,
      I1 => src_buf_V_6_4_1_reg_957(2),
      I2 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I3 => src_buf_V_6_3_reg_642(2),
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \and_ln192_7_reg_3920[0]_i_30_n_3\
    );
\and_ln192_7_reg_3920[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I1 => src_buf_V_6_4_1_reg_957(0),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_6_3_reg_642(0),
      I4 => \and_ln192_7_reg_3920[0]_i_38_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_31_n_3\
    );
\and_ln192_7_reg_3920[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(0),
      I1 => src_buf_V_3_3_1_reg_1077(0),
      I2 => src_buf_V_6_3_reg_642(0),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I4 => src_buf_V_6_4_1_reg_957(0),
      O => \and_ln192_7_reg_3920[0]_i_32_n_3\
    );
\and_ln192_7_reg_3920[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_36_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => src_buf_V_6_3_reg_642(3),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_6_4_1_reg_957(3),
      O => \and_ln192_7_reg_3920[0]_i_33_n_3\
    );
\and_ln192_7_reg_3920[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_4_1_reg_957(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_3_reg_642(4),
      O => \and_ln192_7_reg_3920[0]_i_34_n_3\
    );
\and_ln192_7_reg_3920[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_4_1_reg_957(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_3_reg_642(5),
      O => \and_ln192_7_reg_3920[0]_i_35_n_3\
    );
\and_ln192_7_reg_3920[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_37_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => src_buf_V_6_3_reg_642(2),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_6_4_1_reg_957(2),
      O => \and_ln192_7_reg_3920[0]_i_36_n_3\
    );
\and_ln192_7_reg_3920[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => src_buf_V_6_3_reg_642(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_4_1_reg_957(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \and_ln192_7_reg_3920[0]_i_38_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_37_n_3\
    );
\and_ln192_7_reg_3920[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_4_1_reg_957(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_3_reg_642(1),
      O => \and_ln192_7_reg_3920[0]_i_38_n_3\
    );
\and_ln192_7_reg_3920[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \and_ln192_7_reg_3920[0]_i_23_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \and_ln192_7_reg_3920[0]_i_4_n_3\
    );
\and_ln192_7_reg_3920[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EB2E82E28228828"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \and_ln192_7_reg_3920[0]_i_26_n_3\,
      I2 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \and_ln192_7_reg_3920[0]_i_5_n_3\
    );
\and_ln192_7_reg_3920[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \and_ln192_7_reg_3920[0]_i_27_n_3\,
      I2 => \and_ln192_7_reg_3920[0]_i_28_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \and_ln192_7_reg_3920[0]_i_6_n_3\
    );
\and_ln192_7_reg_3920[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \and_ln192_7_reg_3920[0]_i_29_n_3\,
      I2 => \and_ln192_7_reg_3920[0]_i_30_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \and_ln192_7_reg_3920[0]_i_7_n_3\
    );
\and_ln192_7_reg_3920[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \and_ln192_7_reg_3920[0]_i_31_n_3\,
      I2 => \and_ln192_7_reg_3920[0]_i_32_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \and_ln192_7_reg_3920[0]_i_8_n_3\
    );
\and_ln192_7_reg_3920[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \and_ln192_7_reg_3920[0]_i_23_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \and_ln192_7_reg_3920[0]_i_24_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \and_ln192_7_reg_3920[0]_i_25_n_3\,
      O => \and_ln192_7_reg_3920[0]_i_9_n_3\
    );
\and_ln192_7_reg_3920_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_7_reg_3920,
      Q => and_ln192_7_reg_3920_pp3_iter4_reg,
      R => '0'
    );
\and_ln192_7_reg_3920_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => and_ln192_7_reg_3920_pp3_iter4_reg,
      Q => and_ln192_7_reg_3920_pp3_iter5_reg,
      R => '0'
    );
\and_ln192_7_reg_3920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => and_ln192_7_fu_2434_p2,
      Q => and_ln192_7_reg_3920,
      R => '0'
    );
\and_ln192_7_reg_3920_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_7_reg_3920_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln164_7_fu_2323_p2,
      CO(3) => \and_ln192_7_reg_3920_reg[0]_i_2_n_7\,
      CO(2) => \and_ln192_7_reg_3920_reg[0]_i_2_n_8\,
      CO(1) => \and_ln192_7_reg_3920_reg[0]_i_2_n_9\,
      CO(0) => \and_ln192_7_reg_3920_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \and_ln192_7_reg_3920[0]_i_4_n_3\,
      DI(3) => \and_ln192_7_reg_3920[0]_i_5_n_3\,
      DI(2) => \and_ln192_7_reg_3920[0]_i_6_n_3\,
      DI(1) => \and_ln192_7_reg_3920[0]_i_7_n_3\,
      DI(0) => \and_ln192_7_reg_3920[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_and_ln192_7_reg_3920_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_7_reg_3920[0]_i_9_n_3\,
      S(3) => \and_ln192_7_reg_3920[0]_i_10_n_3\,
      S(2) => \and_ln192_7_reg_3920[0]_i_11_n_3\,
      S(1) => \and_ln192_7_reg_3920[0]_i_12_n_3\,
      S(0) => \and_ln192_7_reg_3920[0]_i_13_n_3\
    );
\and_ln192_7_reg_3920_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_and_ln192_7_reg_3920_reg[0]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in5_in,
      CO(3) => \and_ln192_7_reg_3920_reg[0]_i_3_n_7\,
      CO(2) => \and_ln192_7_reg_3920_reg[0]_i_3_n_8\,
      CO(1) => \and_ln192_7_reg_3920_reg[0]_i_3_n_9\,
      CO(0) => \and_ln192_7_reg_3920_reg[0]_i_3_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \and_ln192_7_reg_3920[0]_i_14_n_3\,
      DI(2) => \and_ln192_7_reg_3920[0]_i_15_n_3\,
      DI(1) => \and_ln192_7_reg_3920[0]_i_16_n_3\,
      DI(0) => \and_ln192_7_reg_3920[0]_i_17_n_3\,
      O(7 downto 0) => \NLW_and_ln192_7_reg_3920_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \and_ln192_7_reg_3920[0]_i_18_n_3\,
      S(3) => \and_ln192_7_reg_3920[0]_i_19_n_3\,
      S(2) => \and_ln192_7_reg_3920[0]_i_20_n_3\,
      S(1) => \and_ln192_7_reg_3920[0]_i_21_n_3\,
      S(0) => \and_ln192_7_reg_3920[0]_i_22_n_3\
    );
\and_ln192_reg_3969[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => icmp_ln882_2_reg_3771_pp3_iter3_reg,
      I2 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => add_ln197_2_reg_39960
    );
\and_ln192_reg_3969[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln192_reg_3874,
      I1 => or_ln162_reg_3853,
      O => p_0_in16_out
    );
\and_ln192_reg_3969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => p_0_in16_out,
      Q => and_ln192_reg_3969,
      R => '0'
    );
\and_ln271_reg_3784[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => icmp_ln265_fu_1662_p2,
      O => and_ln271_reg_37840
    );
\and_ln271_reg_3784[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp_i_i307_i_reg_3692,
      I1 => \icmp_ln265_reg_3762[0]_i_3_n_3\,
      O => and_ln271_fu_1680_p2
    );
\and_ln271_reg_3784_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => and_ln271_reg_3784,
      Q => and_ln271_reg_3784_pp3_iter1_reg,
      R => '0'
    );
\and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone,
      CLK => ap_clk,
      D => and_ln271_reg_3784_pp3_iter1_reg,
      Q => \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3\
    );
\and_ln271_reg_3784_pp3_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \and_ln271_reg_3784_pp3_iter4_reg_reg[0]_srl3_n_3\,
      Q => and_ln271_reg_3784_pp3_iter5_reg,
      R => '0'
    );
\and_ln271_reg_3784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_37840,
      D => and_ln271_fu_1680_p2,
      Q => and_ln271_reg_3784,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      I1 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F0000777FFFFF"
    )
        port map (
      I0 => threshold_c_empty_n,
      I1 => fast_0_0_1080_1920_1_U0_ap_start,
      I2 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => ap_done_reg_reg_2(0),
      I5 => \^ap_done_reg_reg_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \cmp_i_i307_i_reg_3692[0]_i_3_n_3\,
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => empty_30_reg_607_reg(1),
      I4 => \empty_30_reg_607_reg__0\(2),
      O => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A880000"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_enable_reg_pp3_iter6_reg_n_3,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => ap_enable_reg_pp3_iter4,
      I4 => ap_block_pp3_stage0_subdone,
      I5 => ap_enable_reg_pp3_iter5,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_NS_fsm178_out,
      I1 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      I2 => ap_done_reg,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222222222222"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => ap_done_reg_reg_2(0),
      I2 => \ap_CS_fsm_reg[1]_1\,
      I3 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I4 => fast_0_0_1080_1920_1_U0_ap_start,
      I5 => threshold_c_empty_n,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F1FFF"
    )
        port map (
      I0 => ap_done_reg,
      I1 => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
      I2 => ap_done_reg_reg_2(1),
      I3 => ap_done_reg_reg_3,
      I4 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      O => \^ap_done_reg_reg_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in0,
      I1 => \ap_CS_fsm_reg_n_3_[5]\,
      O => \ap_CS_fsm[3]_i_1_n_3\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln882_1_fu_1478_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm[4]_i_2_n_3\,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => icmp_ln510_fu_1487_p2,
      I1 => img_gray_src_data_empty_n,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \ap_CS_fsm[4]_i_2_n_3\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_3\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => img_gray_src_data_empty_n,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => icmp_ln510_fu_1487_p2,
      O => \ap_CS_fsm[5]_i_2_n_3\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln882_1_fu_1478_p2,
      I1 => ap_CS_fsm_state4,
      I2 => sel,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[50]\,
      I1 => \init_buf_reg_497_reg_n_3_[51]\,
      O => \ap_CS_fsm[6]_i_10_n_3\
    );
\ap_CS_fsm[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[48]\,
      I1 => \init_buf_reg_497_reg_n_3_[49]\,
      O => \ap_CS_fsm[6]_i_11_n_3\
    );
\ap_CS_fsm[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[46]\,
      I1 => \init_buf_reg_497_reg_n_3_[47]\,
      O => \ap_CS_fsm[6]_i_13_n_3\
    );
\ap_CS_fsm[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[44]\,
      I1 => \init_buf_reg_497_reg_n_3_[45]\,
      O => \ap_CS_fsm[6]_i_14_n_3\
    );
\ap_CS_fsm[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[42]\,
      I1 => \init_buf_reg_497_reg_n_3_[43]\,
      O => \ap_CS_fsm[6]_i_15_n_3\
    );
\ap_CS_fsm[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[40]\,
      I1 => \init_buf_reg_497_reg_n_3_[41]\,
      O => \ap_CS_fsm[6]_i_16_n_3\
    );
\ap_CS_fsm[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[38]\,
      I1 => \init_buf_reg_497_reg_n_3_[39]\,
      O => \ap_CS_fsm[6]_i_17_n_3\
    );
\ap_CS_fsm[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[36]\,
      I1 => \init_buf_reg_497_reg_n_3_[37]\,
      O => \ap_CS_fsm[6]_i_18_n_3\
    );
\ap_CS_fsm[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[34]\,
      I1 => \init_buf_reg_497_reg_n_3_[35]\,
      O => \ap_CS_fsm[6]_i_19_n_3\
    );
\ap_CS_fsm[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[32]\,
      I1 => \init_buf_reg_497_reg_n_3_[33]\,
      O => \ap_CS_fsm[6]_i_20_n_3\
    );
\ap_CS_fsm[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[30]\,
      I1 => \init_buf_reg_497_reg_n_3_[31]\,
      O => \ap_CS_fsm[6]_i_22_n_3\
    );
\ap_CS_fsm[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[28]\,
      I1 => \init_buf_reg_497_reg_n_3_[29]\,
      O => \ap_CS_fsm[6]_i_23_n_3\
    );
\ap_CS_fsm[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[26]\,
      I1 => \init_buf_reg_497_reg_n_3_[27]\,
      O => \ap_CS_fsm[6]_i_24_n_3\
    );
\ap_CS_fsm[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[24]\,
      I1 => \init_buf_reg_497_reg_n_3_[25]\,
      O => \ap_CS_fsm[6]_i_25_n_3\
    );
\ap_CS_fsm[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[22]\,
      I1 => \init_buf_reg_497_reg_n_3_[23]\,
      O => \ap_CS_fsm[6]_i_26_n_3\
    );
\ap_CS_fsm[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[20]\,
      I1 => \init_buf_reg_497_reg_n_3_[21]\,
      O => \ap_CS_fsm[6]_i_27_n_3\
    );
\ap_CS_fsm[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[18]\,
      I1 => \init_buf_reg_497_reg_n_3_[19]\,
      O => \ap_CS_fsm[6]_i_28_n_3\
    );
\ap_CS_fsm[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[16]\,
      I1 => \init_buf_reg_497_reg_n_3_[17]\,
      O => \ap_CS_fsm[6]_i_29_n_3\
    );
\ap_CS_fsm[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[3]\,
      I1 => wide_trip_count_reg_3607(2),
      I2 => \init_buf_reg_497_reg_n_3_[2]\,
      O => \ap_CS_fsm[6]_i_30_n_3\
    );
\ap_CS_fsm[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[1]\,
      I1 => wide_trip_count_reg_3607(1),
      I2 => wide_trip_count_reg_3607(0),
      I3 => \init_buf_reg_497_reg_n_3_[0]\,
      O => \ap_CS_fsm[6]_i_31_n_3\
    );
\ap_CS_fsm[6]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[14]\,
      I1 => \init_buf_reg_497_reg_n_3_[15]\,
      O => \ap_CS_fsm[6]_i_32_n_3\
    );
\ap_CS_fsm[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[12]\,
      I1 => \init_buf_reg_497_reg_n_3_[13]\,
      O => \ap_CS_fsm[6]_i_33_n_3\
    );
\ap_CS_fsm[6]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[10]\,
      I1 => \init_buf_reg_497_reg_n_3_[11]\,
      O => \ap_CS_fsm[6]_i_34_n_3\
    );
\ap_CS_fsm[6]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[8]\,
      I1 => \init_buf_reg_497_reg_n_3_[9]\,
      O => \ap_CS_fsm[6]_i_35_n_3\
    );
\ap_CS_fsm[6]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[6]\,
      I1 => \init_buf_reg_497_reg_n_3_[7]\,
      O => \ap_CS_fsm[6]_i_36_n_3\
    );
\ap_CS_fsm[6]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[4]\,
      I1 => \init_buf_reg_497_reg_n_3_[5]\,
      O => \ap_CS_fsm[6]_i_37_n_3\
    );
\ap_CS_fsm[6]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[3]\,
      I1 => \init_buf_reg_497_reg_n_3_[2]\,
      I2 => wide_trip_count_reg_3607(2),
      O => \ap_CS_fsm[6]_i_38_n_3\
    );
\ap_CS_fsm[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wide_trip_count_reg_3607(1),
      I1 => \init_buf_reg_497_reg_n_3_[1]\,
      I2 => wide_trip_count_reg_3607(0),
      I3 => \init_buf_reg_497_reg_n_3_[0]\,
      O => \ap_CS_fsm[6]_i_39_n_3\
    );
\ap_CS_fsm[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[62]\,
      I1 => \init_buf_reg_497_reg_n_3_[63]\,
      O => \ap_CS_fsm[6]_i_4_n_3\
    );
\ap_CS_fsm[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[60]\,
      I1 => \init_buf_reg_497_reg_n_3_[61]\,
      O => \ap_CS_fsm[6]_i_5_n_3\
    );
\ap_CS_fsm[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[58]\,
      I1 => \init_buf_reg_497_reg_n_3_[59]\,
      O => \ap_CS_fsm[6]_i_6_n_3\
    );
\ap_CS_fsm[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[56]\,
      I1 => \init_buf_reg_497_reg_n_3_[57]\,
      O => \ap_CS_fsm[6]_i_7_n_3\
    );
\ap_CS_fsm[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[54]\,
      I1 => \init_buf_reg_497_reg_n_3_[55]\,
      O => \ap_CS_fsm[6]_i_8_n_3\
    );
\ap_CS_fsm[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_buf_reg_497_reg_n_3_[52]\,
      I1 => \init_buf_reg_497_reg_n_3_[53]\,
      O => \ap_CS_fsm[6]_i_9_n_3\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => buf_0_V_U_n_13,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEEAAAAAAAA"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => ap_enable_reg_pp3_iter5,
      I2 => p_21_in,
      I3 => ap_enable_reg_pp3_iter3,
      I4 => \ap_CS_fsm[9]_i_2_n_3\,
      I5 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6_reg_n_3,
      I1 => ap_block_pp3_stage0_subdone,
      O => \ap_CS_fsm[9]_i_2_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => p_0_in0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1_n_3\,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \ap_CS_fsm_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[6]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[6]_i_21_n_3\,
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[6]_i_12_n_3\,
      CO(6) => \ap_CS_fsm_reg[6]_i_12_n_4\,
      CO(5) => \ap_CS_fsm_reg[6]_i_12_n_5\,
      CO(4) => \ap_CS_fsm_reg[6]_i_12_n_6\,
      CO(3) => \ap_CS_fsm_reg[6]_i_12_n_7\,
      CO(2) => \ap_CS_fsm_reg[6]_i_12_n_8\,
      CO(1) => \ap_CS_fsm_reg[6]_i_12_n_9\,
      CO(0) => \ap_CS_fsm_reg[6]_i_12_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[6]_i_22_n_3\,
      S(6) => \ap_CS_fsm[6]_i_23_n_3\,
      S(5) => \ap_CS_fsm[6]_i_24_n_3\,
      S(4) => \ap_CS_fsm[6]_i_25_n_3\,
      S(3) => \ap_CS_fsm[6]_i_26_n_3\,
      S(2) => \ap_CS_fsm[6]_i_27_n_3\,
      S(1) => \ap_CS_fsm[6]_i_28_n_3\,
      S(0) => \ap_CS_fsm[6]_i_29_n_3\
    );
\ap_CS_fsm_reg[6]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[6]_i_3_n_3\,
      CI_TOP => '0',
      CO(7) => icmp_ln882_1_fu_1478_p2,
      CO(6) => \ap_CS_fsm_reg[6]_i_2_n_4\,
      CO(5) => \ap_CS_fsm_reg[6]_i_2_n_5\,
      CO(4) => \ap_CS_fsm_reg[6]_i_2_n_6\,
      CO(3) => \ap_CS_fsm_reg[6]_i_2_n_7\,
      CO(2) => \ap_CS_fsm_reg[6]_i_2_n_8\,
      CO(1) => \ap_CS_fsm_reg[6]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[6]_i_2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[6]_i_4_n_3\,
      S(6) => \ap_CS_fsm[6]_i_5_n_3\,
      S(5) => \ap_CS_fsm[6]_i_6_n_3\,
      S(4) => \ap_CS_fsm[6]_i_7_n_3\,
      S(3) => \ap_CS_fsm[6]_i_8_n_3\,
      S(2) => \ap_CS_fsm[6]_i_9_n_3\,
      S(1) => \ap_CS_fsm[6]_i_10_n_3\,
      S(0) => \ap_CS_fsm[6]_i_11_n_3\
    );
\ap_CS_fsm_reg[6]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[6]_i_21_n_3\,
      CO(6) => \ap_CS_fsm_reg[6]_i_21_n_4\,
      CO(5) => \ap_CS_fsm_reg[6]_i_21_n_5\,
      CO(4) => \ap_CS_fsm_reg[6]_i_21_n_6\,
      CO(3) => \ap_CS_fsm_reg[6]_i_21_n_7\,
      CO(2) => \ap_CS_fsm_reg[6]_i_21_n_8\,
      CO(1) => \ap_CS_fsm_reg[6]_i_21_n_9\,
      CO(0) => \ap_CS_fsm_reg[6]_i_21_n_10\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ap_CS_fsm[6]_i_30_n_3\,
      DI(0) => \ap_CS_fsm[6]_i_31_n_3\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[6]_i_32_n_3\,
      S(6) => \ap_CS_fsm[6]_i_33_n_3\,
      S(5) => \ap_CS_fsm[6]_i_34_n_3\,
      S(4) => \ap_CS_fsm[6]_i_35_n_3\,
      S(3) => \ap_CS_fsm[6]_i_36_n_3\,
      S(2) => \ap_CS_fsm[6]_i_37_n_3\,
      S(1) => \ap_CS_fsm[6]_i_38_n_3\,
      S(0) => \ap_CS_fsm[6]_i_39_n_3\
    );
\ap_CS_fsm_reg[6]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[6]_i_12_n_3\,
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[6]_i_3_n_3\,
      CO(6) => \ap_CS_fsm_reg[6]_i_3_n_4\,
      CO(5) => \ap_CS_fsm_reg[6]_i_3_n_5\,
      CO(4) => \ap_CS_fsm_reg[6]_i_3_n_6\,
      CO(3) => \ap_CS_fsm_reg[6]_i_3_n_7\,
      CO(2) => \ap_CS_fsm_reg[6]_i_3_n_8\,
      CO(1) => \ap_CS_fsm_reg[6]_i_3_n_9\,
      CO(0) => \ap_CS_fsm_reg[6]_i_3_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[6]_i_13_n_3\,
      S(6) => \ap_CS_fsm[6]_i_14_n_3\,
      S(5) => \ap_CS_fsm[6]_i_15_n_3\,
      S(4) => \ap_CS_fsm[6]_i_16_n_3\,
      S(3) => \ap_CS_fsm[6]_i_17_n_3\,
      S(2) => \ap_CS_fsm[6]_i_18_n_3\,
      S(1) => \ap_CS_fsm[6]_i_19_n_3\,
      S(0) => \ap_CS_fsm[6]_i_20_n_3\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"332A0000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => ap_done_reg_reg_2(1),
      I2 => ap_done_reg_reg_3,
      I3 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      I4 => ap_rst_n,
      O => ap_done_reg_i_1_n_3
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_3,
      Q => ap_done_reg,
      R => '0'
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln882_1_fu_1478_p2,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm[5]_i_2_n_3\,
      O => ap_enable_reg_pp1_iter0_i_1_n_3
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_3,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F70400000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter00,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => img_gray_src_data_empty_n,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm[4]_i_2_n_3\,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_i_1_n_3
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_3,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => icmp_ln265_fu_1662_p2,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_block_pp3_stage0_subdone,
      I3 => p_1_in4_in,
      I4 => ap_enable_reg_pp3_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp3_iter0_i_1_n_3
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_3,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter0,
      Q => ap_enable_reg_pp3_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter1,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter2,
      Q => ap_enable_reg_pp3_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter3,
      Q => ap_enable_reg_pp3_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => ap_enable_reg_pp3_iter3,
      O => ap_enable_reg_pp3_iter5_i_1_n_3
    );
ap_enable_reg_pp3_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => ap_enable_reg_pp3_iter5_i_1_n_3,
      Q => ap_enable_reg_pp3_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => ap_enable_reg_pp3_iter5,
      I2 => ap_block_pp3_stage0_subdone,
      I3 => ap_enable_reg_pp3_iter6_reg_n_3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp3_iter6_i_1_n_3
    );
ap_enable_reg_pp3_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter6_i_1_n_3,
      Q => ap_enable_reg_pp3_iter6_reg_n_3,
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      I1 => icmp_ln886_2_reg_3834,
      I2 => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      O => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3\
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_288,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_287,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_286,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_285,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_284,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_283,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_282,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_281,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_208,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_207,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_206,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_205,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_204,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_203,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_202,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_201,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_160,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_159,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_158,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_157,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_156,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_155,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_154,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_153,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_136,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_135,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_134,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_133,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_132,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_131,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_130,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_129,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_32,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_31,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_30,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_29,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_28,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_27,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_26,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_25,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_80,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_79,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_78,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_77,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_76,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_75,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_74,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_73,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(7),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_128,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(0),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_127,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(1),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_126,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(2),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_125,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(3),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_124,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(4),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_123,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(5),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_122,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(6),
      R => '0'
    );
\ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_121,
      Q => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(7),
      R => '0'
    );
ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg_reg_0\,
      O => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready
    );
ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_done_reg,
      I1 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      I2 => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
      O => ap_done_reg_reg_1
    );
ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      I1 => ap_done_reg_reg_3,
      O => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg
    );
\arraydecay72249_load_05376_fu_222[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(0),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[0]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(1),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[1]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(2),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[2]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(3),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[3]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(4),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[4]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(5),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[5]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(6),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[6]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter6_reg_n_3,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => icmp_ln265_reg_3762_pp3_iter5_reg,
      I3 => cmp_i_i268_i_reg_3697,
      I4 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      O => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln265_reg_3762_pp3_iter5_reg,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => ap_enable_reg_pp3_iter6_reg_n_3,
      O => arraydecay72249_load_05376_fu_2220
    );
\arraydecay72249_load_05376_fu_222[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAA2AAAAAA"
    )
        port map (
      I0 => arraydecay72249_load_05376_fu_222(7),
      I1 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I2 => cmp_i_i67_i_not_reg_3722,
      I3 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I4 => and_ln271_reg_3784_pp3_iter5_reg,
      I5 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      O => \arraydecay72249_load_05376_fu_222[7]_i_3_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEAEAEAEAE"
    )
        port map (
      I0 => \arraydecay72249_load_05376_fu_222[7]_i_5_n_3\,
      I1 => and_ln192_4_reg_3900_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_6_n_3\,
      I3 => \arraydecay72249_load_05376_fu_222[7]_i_7_n_3\,
      I4 => \arraydecay72249_load_05376_fu_222[7]_i_8_n_3\,
      I5 => and_ln192_5_reg_3907_pp3_iter5_reg,
      O => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => or_ln202_7_reg_4039,
      I1 => or_ln202_10_reg_4044,
      I2 => and_ln192_3_reg_3893_pp3_iter5_reg,
      I3 => icmp_ln194_12_reg_4024,
      O => \arraydecay72249_load_05376_fu_222[7]_i_5_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => add_ln193_6_reg_4029(3),
      I1 => add_ln193_6_reg_4029(1),
      I2 => add_ln193_6_reg_4029(2),
      I3 => add_ln193_6_reg_4029(0),
      I4 => add_ln193_6_reg_4029(4),
      O => \arraydecay72249_load_05376_fu_222[7]_i_6_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557FFFFFFF"
    )
        port map (
      I0 => and_ln192_6_reg_3914_pp3_iter5_reg,
      I1 => and_ln192_7_reg_3920_pp3_iter5_reg,
      I2 => add_ln197_6_reg_4034(0),
      I3 => add_ln197_6_reg_4034(2),
      I4 => add_ln197_6_reg_4034(1),
      I5 => add_ln197_6_reg_4034(3),
      O => \arraydecay72249_load_05376_fu_222[7]_i_7_n_3\
    );
\arraydecay72249_load_05376_fu_222[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => add_ln197_6_reg_4034(4),
      I1 => add_ln197_6_reg_4034(2),
      I2 => add_ln197_6_reg_4034(1),
      I3 => add_ln197_6_reg_4034(0),
      I4 => add_ln197_6_reg_4034(3),
      O => \arraydecay72249_load_05376_fu_222[7]_i_8_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[0]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(0),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[1]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(1),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[2]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(2),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[3]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(3),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[4]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(4),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[5]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(5),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[6]_i_1_n_3\,
      Q => arraydecay72249_load_05376_fu_222(6),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
\arraydecay72249_load_05376_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => arraydecay72249_load_05376_fu_2220,
      D => \arraydecay72249_load_05376_fu_222[7]_i_3_n_3\,
      Q => arraydecay72249_load_05376_fu_222(7),
      R => \arraydecay72249_load_05376_fu_222[7]_i_1_n_3\
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V
     port map (
      ADDRARDADDR(10 downto 0) => buf_0_V_address1(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_0_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_0_V_ce1,
      and_ln271_reg_3784 => and_ln271_reg_3784,
      \and_ln271_reg_3784_reg[0]\ => buf_0_V_U_n_11,
      \ap_CS_fsm[7]_i_2\(10 downto 0) => empty_29_reg_519_reg(10 downto 0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      buf_0_V_ce0 => buf_0_V_ce0,
      \empty_29_reg_519_reg[1]\ => buf_0_V_U_n_13,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_0(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_1 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_0_2(2) => ap_CS_fsm_pp3_stage0,
      ram_reg_bram_0_2(1) => \^ap_cs_fsm_reg[6]_0\(0),
      ram_reg_bram_0_2(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_3 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      sel => sel
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_2
     port map (
      ADDRARDADDR(10 downto 0) => buf_0_V_address1(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_1_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_0_V_ce1,
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_0 => buf_0_V_U_n_11,
      ram_reg_bram_0_1(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_2(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_3 => ap_enable_reg_pp1_iter1_reg_n_3,
      sel => sel
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_3
     port map (
      ADDRARDADDR(10 downto 0) => buf_0_V_address1(10 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => buf_2_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_0_V_ce1,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter1_reg => buf_2_V_U_n_23,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_0 => buf_0_V_U_n_11,
      ram_reg_bram_0_1(2) => ap_CS_fsm_pp3_stage0,
      ram_reg_bram_0_1(1) => \^ap_cs_fsm_reg[6]_0\(0),
      ram_reg_bram_0_1(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_2 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_0_3(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_4(10) => \empty_32_reg_619_reg_n_3_[10]\,
      ram_reg_bram_0_4(9) => \empty_32_reg_619_reg_n_3_[9]\,
      ram_reg_bram_0_4(8) => \empty_32_reg_619_reg_n_3_[8]\,
      ram_reg_bram_0_4(7) => \empty_32_reg_619_reg_n_3_[7]\,
      ram_reg_bram_0_4(6) => \empty_32_reg_619_reg_n_3_[6]\,
      ram_reg_bram_0_4(5) => \empty_32_reg_619_reg_n_3_[5]\,
      ram_reg_bram_0_4(4) => \empty_32_reg_619_reg_n_3_[4]\,
      ram_reg_bram_0_4(3) => \empty_32_reg_619_reg_n_3_[3]\,
      ram_reg_bram_0_4(2) => \empty_32_reg_619_reg_n_3_[2]\,
      ram_reg_bram_0_4(1) => \empty_32_reg_619_reg_n_3_[1]\,
      ram_reg_bram_0_4(0) => \empty_32_reg_619_reg_n_3_[0]\,
      ram_reg_bram_0_5(10 downto 0) => empty_29_reg_519_reg(10 downto 0),
      ram_reg_bram_0_6(10) => \empty_reg_507_reg_n_3_[10]\,
      ram_reg_bram_0_6(9) => \empty_reg_507_reg_n_3_[9]\,
      ram_reg_bram_0_6(8) => \empty_reg_507_reg_n_3_[8]\,
      ram_reg_bram_0_6(7) => \empty_reg_507_reg_n_3_[7]\,
      ram_reg_bram_0_6(6) => \empty_reg_507_reg_n_3_[6]\,
      ram_reg_bram_0_6(5) => \empty_reg_507_reg_n_3_[5]\,
      ram_reg_bram_0_6(4) => \empty_reg_507_reg_n_3_[4]\,
      ram_reg_bram_0_6(3) => \empty_reg_507_reg_n_3_[3]\,
      ram_reg_bram_0_6(2) => \empty_reg_507_reg_n_3_[2]\,
      ram_reg_bram_0_6(1) => \empty_reg_507_reg_n_3_[1]\,
      ram_reg_bram_0_6(0) => \empty_reg_507_reg_n_3_[0]\,
      sel => sel
    );
buf_3_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_4
     port map (
      ADDRARDADDR(10 downto 0) => buf_3_V_address1(10 downto 0),
      CO(0) => icmp_ln164_5_fu_2259_p2,
      D(7) => buf_3_V_U_n_9,
      D(6) => buf_3_V_U_n_10,
      D(5) => buf_3_V_U_n_11,
      D(4) => buf_3_V_U_n_12,
      D(3) => buf_3_V_U_n_13,
      D(2) => buf_3_V_U_n_14,
      D(1) => buf_3_V_U_n_15,
      D(0) => buf_3_V_U_n_16,
      DOUTBDOUT(7 downto 0) => buf_2_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_3_V_ce1,
      \and_ln192_5_reg_3907[0]_i_38\ => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      \and_ln192_5_reg_3907[0]_i_52\ => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      \and_ln192_5_reg_3907_reg[0]_i_5\(7 downto 0) => sub_i_i29_reg_3668(8 downto 1),
      ap_clk => ap_clk,
      ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6 downto 1) => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7 downto 2),
      ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0) => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]\ => \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370[7]_i_2_n_3\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_0\(7 downto 0) => src_buf_V_0_3_1_reg_1209(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(7) => \src_buf_V_0_2_1_reg_945_reg_n_3_[7]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(6) => \src_buf_V_0_2_1_reg_945_reg_n_3_[6]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(5) => \src_buf_V_0_2_1_reg_945_reg_n_3_[5]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(4) => \src_buf_V_0_2_1_reg_945_reg_n_3_[4]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(3) => \src_buf_V_0_2_1_reg_945_reg_n_3_[3]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(2) => \src_buf_V_0_2_1_reg_945_reg_n_3_[2]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(1) => \src_buf_V_0_2_1_reg_945_reg_n_3_[1]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370_reg[7]_1\(0) => \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[0]\ => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[5]\ => \src_buf_V_3_4_1_reg_1065[7]_i_3_n_3\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[6]\ => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]\(7 downto 0) => src_buf_V_1_2_1_reg_1185(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358_reg[7]_0\(7 downto 0) => src_buf_V_1_1_1_reg_911(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]\(7 downto 0) => src_buf_V_2_1_1_reg_1149(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346_reg[7]_0\(7 downto 0) => src_buf_V_2_0_1_reg_866(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[4]\ => \src_buf_V_3_6_3_reg_3945[4]_i_3_n_3\,
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]\(7 downto 0) => src_buf_V_3_1_1_reg_1101(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334_reg[7]_0\(7 downto 0) => src_buf_V_3_0_1_reg_810(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]\(7 downto 0) => src_buf_V_4_1_1_reg_1053(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322_reg[7]_0\(7 downto 0) => src_buf_V_4_0_1_reg_754(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]\(7 downto 0) => src_buf_V_5_2_1_reg_1005(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310_reg[7]_0\(7 downto 0) => src_buf_V_5_1_1_reg_698(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]\(7 downto 0) => src_buf_V_6_3_1_reg_969(7 downto 0),
      \ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298_reg[7]_0\(7 downto 0) => src_buf_V_6_2_1_reg_653(7 downto 0),
      buf_0_V_ce0 => buf_0_V_ce0,
      icmp_ln882_2_reg_3771_pp3_iter2_reg => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(7 downto 0) => Q(7 downto 0),
      ram_reg_bram_0_0(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_1 => buf_0_V_U_n_11,
      ram_reg_bram_0_2(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_3 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_0_4(0) => ap_CS_fsm_pp1_stage0,
      spec_select5203_reg_3707 => spec_select5203_reg_3707,
      spec_select5219_reg_3712 => spec_select5219_reg_3712,
      spec_select5235_reg_3717 => spec_select5235_reg_3717,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(7) => buf_3_V_U_n_281,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(6) => buf_3_V_U_n_282,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(5) => buf_3_V_U_n_283,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(4) => buf_3_V_U_n_284,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(3) => buf_3_V_U_n_285,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(2) => buf_3_V_U_n_286,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(1) => buf_3_V_U_n_287,
      \src_buf_V_0_3_1_reg_1209_reg[7]\(0) => buf_3_V_U_n_288,
      \src_buf_V_0_3_1_reg_1209_reg[7]_0\(7 downto 0) => src_buf_V_0_4_1_reg_1197(7 downto 0),
      \src_buf_V_0_3_1_reg_1209_reg[7]_1\(7 downto 0) => src_buf_V_0_3_reg_934(7 downto 0),
      \src_buf_V_0_4_1_reg_1197_reg[7]\(7) => buf_3_V_U_n_273,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(6) => buf_3_V_U_n_274,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(5) => buf_3_V_U_n_275,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(4) => buf_3_V_U_n_276,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(3) => buf_3_V_U_n_277,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(2) => buf_3_V_U_n_278,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(1) => buf_3_V_U_n_279,
      \src_buf_V_0_4_1_reg_1197_reg[7]\(0) => buf_3_V_U_n_280,
      src_buf_V_0_6_3_fu_2502_p3(7 downto 0) => src_buf_V_0_6_3_fu_2502_p3(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[0]\(2 downto 0) => trunc_ln324_1_reg_3727(2 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[0]_0\ => buf_6_V_U_n_56,
      \src_buf_V_0_6_3_reg_3963_reg[1]\ => buf_6_V_U_n_55,
      \src_buf_V_0_6_3_reg_3963_reg[2]\ => buf_6_V_U_n_54,
      \src_buf_V_0_6_3_reg_3963_reg[3]\ => buf_6_V_U_n_53,
      \src_buf_V_0_6_3_reg_3963_reg[4]\ => buf_6_V_U_n_52,
      \src_buf_V_0_6_3_reg_3963_reg[5]\ => buf_6_V_U_n_51,
      \src_buf_V_0_6_3_reg_3963_reg[6]\ => buf_6_V_U_n_50,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(7) => buf_3_V_U_n_257,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(6) => buf_3_V_U_n_258,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(5) => buf_3_V_U_n_259,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(4) => buf_3_V_U_n_260,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(3) => buf_3_V_U_n_261,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(2) => buf_3_V_U_n_262,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(1) => buf_3_V_U_n_263,
      \src_buf_V_0_6_3_reg_3963_reg[7]\(0) => buf_3_V_U_n_264,
      \src_buf_V_0_6_3_reg_3963_reg[7]_0\(7 downto 0) => src_buf_V_0_6_3_reg_3963(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[7]_1\(7 downto 0) => src_buf_V_0_6_reg_923(7 downto 0),
      \src_buf_V_0_6_3_reg_3963_reg[7]_2\ => buf_6_V_U_n_49,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(7) => buf_3_V_U_n_201,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(6) => buf_3_V_U_n_202,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(5) => buf_3_V_U_n_203,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(4) => buf_3_V_U_n_204,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(3) => buf_3_V_U_n_205,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(2) => buf_3_V_U_n_206,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(1) => buf_3_V_U_n_207,
      \src_buf_V_1_2_1_reg_1185_reg[7]\(0) => buf_3_V_U_n_208,
      \src_buf_V_1_2_1_reg_1185_reg[7]_0\(7 downto 0) => src_buf_V_1_3_1_reg_1173(7 downto 0),
      \src_buf_V_1_2_1_reg_1185_reg[7]_1\(7 downto 0) => src_buf_V_1_2_reg_900(7 downto 0),
      \src_buf_V_1_3_1_reg_1173_reg[7]\(7) => buf_3_V_U_n_217,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(6) => buf_3_V_U_n_218,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(5) => buf_3_V_U_n_219,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(4) => buf_3_V_U_n_220,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(3) => buf_3_V_U_n_221,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(2) => buf_3_V_U_n_222,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(1) => buf_3_V_U_n_223,
      \src_buf_V_1_3_1_reg_1173_reg[7]\(0) => buf_3_V_U_n_224,
      \src_buf_V_1_3_1_reg_1173_reg[7]_0\(7 downto 0) => src_buf_V_1_4_1_reg_1161(7 downto 0),
      \src_buf_V_1_3_1_reg_1173_reg[7]_1\(7 downto 0) => src_buf_V_1_3_reg_889(7 downto 0),
      \src_buf_V_1_4_1_reg_1161_reg[0]\ => \src_buf_V_1_4_1_reg_1161[4]_i_2_n_3\,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(7) => buf_3_V_U_n_225,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(6) => buf_3_V_U_n_226,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(5) => buf_3_V_U_n_227,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(4) => buf_3_V_U_n_228,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(3) => buf_3_V_U_n_229,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(2) => buf_3_V_U_n_230,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(1) => buf_3_V_U_n_231,
      \src_buf_V_1_4_1_reg_1161_reg[7]\(0) => buf_3_V_U_n_232,
      src_buf_V_1_6_3_fu_2492_p3(7 downto 0) => src_buf_V_1_6_3_fu_2492_p3(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[0]\(2 downto 0) => trunc_ln324_2_reg_3732(2 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[0]_0\ => buf_6_V_U_n_80,
      \src_buf_V_1_6_3_reg_3957_reg[1]\ => buf_6_V_U_n_79,
      \src_buf_V_1_6_3_reg_3957_reg[2]\ => buf_6_V_U_n_78,
      \src_buf_V_1_6_3_reg_3957_reg[3]\ => buf_6_V_U_n_77,
      \src_buf_V_1_6_3_reg_3957_reg[4]\ => buf_6_V_U_n_76,
      \src_buf_V_1_6_3_reg_3957_reg[5]\ => buf_6_V_U_n_75,
      \src_buf_V_1_6_3_reg_3957_reg[6]\ => buf_6_V_U_n_74,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(7) => buf_3_V_U_n_289,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(6) => buf_3_V_U_n_290,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(5) => buf_3_V_U_n_291,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(4) => buf_3_V_U_n_292,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(3) => buf_3_V_U_n_293,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(2) => buf_3_V_U_n_294,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(1) => buf_3_V_U_n_295,
      \src_buf_V_1_6_3_reg_3957_reg[7]\(0) => buf_3_V_U_n_296,
      \src_buf_V_1_6_3_reg_3957_reg[7]_0\(7 downto 0) => src_buf_V_1_6_3_reg_3957(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_1\(7 downto 0) => src_buf_V_1_6_reg_878(7 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_2\ => buf_6_V_U_n_73,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(7) => buf_3_V_U_n_153,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(6) => buf_3_V_U_n_154,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(5) => buf_3_V_U_n_155,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(4) => buf_3_V_U_n_156,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(3) => buf_3_V_U_n_157,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(2) => buf_3_V_U_n_158,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(1) => buf_3_V_U_n_159,
      \src_buf_V_2_1_1_reg_1149_reg[7]\(0) => buf_3_V_U_n_160,
      \src_buf_V_2_1_1_reg_1149_reg[7]_0\(7 downto 0) => src_buf_V_2_2_1_reg_1137(7 downto 0),
      \src_buf_V_2_1_1_reg_1149_reg[7]_1\(7 downto 0) => src_buf_V_2_1_reg_855(7 downto 0),
      \src_buf_V_2_2_1_reg_1137_reg[7]\(7) => buf_3_V_U_n_169,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(6) => buf_3_V_U_n_170,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(5) => buf_3_V_U_n_171,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(4) => buf_3_V_U_n_172,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(3) => buf_3_V_U_n_173,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(2) => buf_3_V_U_n_174,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(1) => buf_3_V_U_n_175,
      \src_buf_V_2_2_1_reg_1137_reg[7]\(0) => buf_3_V_U_n_176,
      \src_buf_V_2_2_1_reg_1137_reg[7]_0\(7 downto 0) => src_buf_V_2_3_1_reg_1125(7 downto 0),
      \src_buf_V_2_2_1_reg_1137_reg[7]_1\(7 downto 0) => src_buf_V_2_2_reg_844(7 downto 0),
      \src_buf_V_2_3_1_reg_1125_reg[7]\(7) => buf_3_V_U_n_177,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(6) => buf_3_V_U_n_178,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(5) => buf_3_V_U_n_179,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(4) => buf_3_V_U_n_180,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(3) => buf_3_V_U_n_181,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(2) => buf_3_V_U_n_182,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(1) => buf_3_V_U_n_183,
      \src_buf_V_2_3_1_reg_1125_reg[7]\(0) => buf_3_V_U_n_184,
      \src_buf_V_2_3_1_reg_1125_reg[7]_0\(7 downto 0) => src_buf_V_2_4_1_reg_1113(7 downto 0),
      \src_buf_V_2_3_1_reg_1125_reg[7]_1\(7 downto 0) => src_buf_V_2_3_reg_833(7 downto 0),
      \src_buf_V_2_4_1_reg_1113_reg[7]\(7) => buf_3_V_U_n_185,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(6) => buf_3_V_U_n_186,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(5) => buf_3_V_U_n_187,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(4) => buf_3_V_U_n_188,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(3) => buf_3_V_U_n_189,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(2) => buf_3_V_U_n_190,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(1) => buf_3_V_U_n_191,
      \src_buf_V_2_4_1_reg_1113_reg[7]\(0) => buf_3_V_U_n_192,
      src_buf_V_2_6_3_fu_2481_p3(7 downto 0) => src_buf_V_2_6_3_fu_2481_p3(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[0]\ => buf_6_V_U_n_44,
      \src_buf_V_2_6_3_reg_3951_reg[1]\ => buf_6_V_U_n_45,
      \src_buf_V_2_6_3_reg_3951_reg[2]\ => buf_6_V_U_n_43,
      \src_buf_V_2_6_3_reg_3951_reg[3]\ => buf_6_V_U_n_46,
      \src_buf_V_2_6_3_reg_3951_reg[4]\ => buf_6_V_U_n_42,
      \src_buf_V_2_6_3_reg_3951_reg[5]\ => buf_6_V_U_n_47,
      \src_buf_V_2_6_3_reg_3951_reg[6]\ => buf_6_V_U_n_41,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(7) => buf_3_V_U_n_193,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(6) => buf_3_V_U_n_194,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(5) => buf_3_V_U_n_195,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(4) => buf_3_V_U_n_196,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(3) => buf_3_V_U_n_197,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(2) => buf_3_V_U_n_198,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(1) => buf_3_V_U_n_199,
      \src_buf_V_2_6_3_reg_3951_reg[7]\(0) => buf_3_V_U_n_200,
      \src_buf_V_2_6_3_reg_3951_reg[7]_0\(7 downto 0) => src_buf_V_2_6_3_reg_3951(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_1\(7 downto 0) => src_buf_V_2_6_reg_822(7 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_2\(2 downto 0) => trunc_ln324_3_reg_3737(2 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[7]_3\ => buf_6_V_U_n_48,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(7) => buf_3_V_U_n_129,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(6) => buf_3_V_U_n_130,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(5) => buf_3_V_U_n_131,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(4) => buf_3_V_U_n_132,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(3) => buf_3_V_U_n_133,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(2) => buf_3_V_U_n_134,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(1) => buf_3_V_U_n_135,
      \src_buf_V_3_1_1_reg_1101_reg[7]\(0) => buf_3_V_U_n_136,
      \src_buf_V_3_1_1_reg_1101_reg[7]_0\(7 downto 0) => src_buf_V_3_2_1_reg_1089(7 downto 0),
      \src_buf_V_3_1_1_reg_1101_reg[7]_1\(7 downto 0) => src_buf_V_3_1_reg_799(7 downto 0),
      \src_buf_V_3_2_1_reg_1089_reg[7]\(7) => buf_3_V_U_n_145,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(6) => buf_3_V_U_n_146,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(5) => buf_3_V_U_n_147,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(4) => buf_3_V_U_n_148,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(3) => buf_3_V_U_n_149,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(2) => buf_3_V_U_n_150,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(1) => buf_3_V_U_n_151,
      \src_buf_V_3_2_1_reg_1089_reg[7]\(0) => buf_3_V_U_n_152,
      \src_buf_V_3_2_1_reg_1089_reg[7]_0\(7 downto 0) => src_buf_V_3_3_1_reg_1077(7 downto 0),
      \src_buf_V_3_2_1_reg_1089_reg[7]_1\(7 downto 0) => src_buf_V_3_2_reg_788(7 downto 0),
      \src_buf_V_3_3_1_reg_1077_reg[7]\(7) => buf_3_V_U_n_249,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(6) => buf_3_V_U_n_250,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(5) => buf_3_V_U_n_251,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(4) => buf_3_V_U_n_252,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(3) => buf_3_V_U_n_253,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(2) => buf_3_V_U_n_254,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(1) => buf_3_V_U_n_255,
      \src_buf_V_3_3_1_reg_1077_reg[7]\(0) => buf_3_V_U_n_256,
      \src_buf_V_3_3_1_reg_1077_reg[7]_0\(7 downto 0) => src_buf_V_3_4_1_reg_1065(7 downto 0),
      \src_buf_V_3_3_1_reg_1077_reg[7]_1\(7 downto 0) => src_buf_V_3_3_reg_777(7 downto 0),
      \src_buf_V_3_4_1_reg_1065_reg[7]\(7) => buf_3_V_U_n_233,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(6) => buf_3_V_U_n_234,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(5) => buf_3_V_U_n_235,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(4) => buf_3_V_U_n_236,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(3) => buf_3_V_U_n_237,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(2) => buf_3_V_U_n_238,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(1) => buf_3_V_U_n_239,
      \src_buf_V_3_4_1_reg_1065_reg[7]\(0) => buf_3_V_U_n_240,
      src_buf_V_3_6_3_fu_2470_p3(7 downto 0) => src_buf_V_3_6_3_fu_2470_p3(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[0]\ => buf_6_V_U_n_34,
      \src_buf_V_3_6_3_reg_3945_reg[1]\ => buf_6_V_U_n_35,
      \src_buf_V_3_6_3_reg_3945_reg[2]\ => buf_6_V_U_n_36,
      \src_buf_V_3_6_3_reg_3945_reg[3]\ => buf_6_V_U_n_37,
      \src_buf_V_3_6_3_reg_3945_reg[4]\ => buf_6_V_U_n_38,
      \src_buf_V_3_6_3_reg_3945_reg[5]\ => buf_6_V_U_n_39,
      \src_buf_V_3_6_3_reg_3945_reg[6]\ => buf_6_V_U_n_33,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(7) => buf_3_V_U_n_241,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(6) => buf_3_V_U_n_242,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(5) => buf_3_V_U_n_243,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(4) => buf_3_V_U_n_244,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(3) => buf_3_V_U_n_245,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(2) => buf_3_V_U_n_246,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(1) => buf_3_V_U_n_247,
      \src_buf_V_3_6_3_reg_3945_reg[7]\(0) => buf_3_V_U_n_248,
      \src_buf_V_3_6_3_reg_3945_reg[7]_0\(7 downto 0) => src_buf_V_3_6_3_reg_3945(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_1\(7 downto 0) => src_buf_V_3_6_reg_766(7 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_2\(2 downto 0) => trunc_ln324_4_reg_3742(2 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[7]_3\ => buf_6_V_U_n_40,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(7) => buf_3_V_U_n_25,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(6) => buf_3_V_U_n_26,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(5) => buf_3_V_U_n_27,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(4) => buf_3_V_U_n_28,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(3) => buf_3_V_U_n_29,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(2) => buf_3_V_U_n_30,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(1) => buf_3_V_U_n_31,
      \src_buf_V_4_1_1_reg_1053_reg[7]\(0) => buf_3_V_U_n_32,
      \src_buf_V_4_1_1_reg_1053_reg[7]_0\(7 downto 0) => src_buf_V_4_2_1_reg_1041(7 downto 0),
      \src_buf_V_4_1_1_reg_1053_reg[7]_1\(7 downto 0) => src_buf_V_4_1_reg_743(7 downto 0),
      \src_buf_V_4_2_1_reg_1041_reg[7]\(7) => buf_3_V_U_n_49,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(6) => buf_3_V_U_n_50,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(5) => buf_3_V_U_n_51,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(4) => buf_3_V_U_n_52,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(3) => buf_3_V_U_n_53,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(2) => buf_3_V_U_n_54,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(1) => buf_3_V_U_n_55,
      \src_buf_V_4_2_1_reg_1041_reg[7]\(0) => buf_3_V_U_n_56,
      \src_buf_V_4_2_1_reg_1041_reg[7]_0\(7 downto 0) => src_buf_V_4_3_1_reg_1029(7 downto 0),
      \src_buf_V_4_2_1_reg_1041_reg[7]_1\(7 downto 0) => src_buf_V_4_2_reg_732(7 downto 0),
      \src_buf_V_4_3_1_reg_1029_reg[7]\(7) => buf_3_V_U_n_41,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(6) => buf_3_V_U_n_42,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(5) => buf_3_V_U_n_43,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(4) => buf_3_V_U_n_44,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(3) => buf_3_V_U_n_45,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(2) => buf_3_V_U_n_46,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(1) => buf_3_V_U_n_47,
      \src_buf_V_4_3_1_reg_1029_reg[7]\(0) => buf_3_V_U_n_48,
      \src_buf_V_4_3_1_reg_1029_reg[7]_0\(7 downto 0) => src_buf_V_4_4_1_reg_1017(7 downto 0),
      \src_buf_V_4_3_1_reg_1029_reg[7]_1\(7 downto 0) => src_buf_V_4_3_reg_721(7 downto 0),
      \src_buf_V_4_4_1_reg_1017_reg[7]\(7) => buf_3_V_U_n_33,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(6) => buf_3_V_U_n_34,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(5) => buf_3_V_U_n_35,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(4) => buf_3_V_U_n_36,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(3) => buf_3_V_U_n_37,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(2) => buf_3_V_U_n_38,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(1) => buf_3_V_U_n_39,
      \src_buf_V_4_4_1_reg_1017_reg[7]\(0) => buf_3_V_U_n_40,
      src_buf_V_4_6_3_fu_2459_p3(7 downto 0) => src_buf_V_4_6_3_fu_2459_p3(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[0]\ => buf_6_V_U_n_29,
      \src_buf_V_4_6_3_reg_3939_reg[1]\ => buf_6_V_U_n_30,
      \src_buf_V_4_6_3_reg_3939_reg[2]\ => buf_6_V_U_n_28,
      \src_buf_V_4_6_3_reg_3939_reg[3]\ => buf_6_V_U_n_31,
      \src_buf_V_4_6_3_reg_3939_reg[4]\ => buf_6_V_U_n_27,
      \src_buf_V_4_6_3_reg_3939_reg[5]\ => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      \src_buf_V_4_6_3_reg_3939_reg[5]_0\ => buf_6_V_U_n_32,
      \src_buf_V_4_6_3_reg_3939_reg[6]\(2) => \trunc_ln324_7_reg_3757_reg_n_3_[2]\,
      \src_buf_V_4_6_3_reg_3939_reg[6]\(1) => p_1_in,
      \src_buf_V_4_6_3_reg_3939_reg[6]\(0) => \trunc_ln324_7_reg_3757_reg_n_3_[0]\,
      \src_buf_V_4_6_3_reg_3939_reg[6]_0\ => buf_4_V_U_n_11,
      \src_buf_V_4_6_3_reg_3939_reg[7]\(7 downto 0) => src_buf_V_4_6_3_reg_3939(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[7]_0\(7 downto 0) => src_buf_V_4_6_reg_710(7 downto 0),
      \src_buf_V_4_6_3_reg_3939_reg[7]_1\ => buf_6_V_U_n_26,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(7) => buf_3_V_U_n_73,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(6) => buf_3_V_U_n_74,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(5) => buf_3_V_U_n_75,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(4) => buf_3_V_U_n_76,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(3) => buf_3_V_U_n_77,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(2) => buf_3_V_U_n_78,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(1) => buf_3_V_U_n_79,
      \src_buf_V_5_2_1_reg_1005_reg[7]\(0) => buf_3_V_U_n_80,
      \src_buf_V_5_2_1_reg_1005_reg[7]_0\(7 downto 0) => src_buf_V_5_3_1_reg_993(7 downto 0),
      \src_buf_V_5_2_1_reg_1005_reg[7]_1\(7 downto 0) => src_buf_V_5_2_reg_687(7 downto 0),
      \src_buf_V_5_3_1_reg_993_reg[7]\(7) => buf_3_V_U_n_89,
      \src_buf_V_5_3_1_reg_993_reg[7]\(6) => buf_3_V_U_n_90,
      \src_buf_V_5_3_1_reg_993_reg[7]\(5) => buf_3_V_U_n_91,
      \src_buf_V_5_3_1_reg_993_reg[7]\(4) => buf_3_V_U_n_92,
      \src_buf_V_5_3_1_reg_993_reg[7]\(3) => buf_3_V_U_n_93,
      \src_buf_V_5_3_1_reg_993_reg[7]\(2) => buf_3_V_U_n_94,
      \src_buf_V_5_3_1_reg_993_reg[7]\(1) => buf_3_V_U_n_95,
      \src_buf_V_5_3_1_reg_993_reg[7]\(0) => buf_3_V_U_n_96,
      \src_buf_V_5_3_1_reg_993_reg[7]_0\(7 downto 0) => src_buf_V_5_4_1_reg_981(7 downto 0),
      \src_buf_V_5_3_1_reg_993_reg[7]_1\(7 downto 0) => src_buf_V_5_3_reg_676(7 downto 0),
      \src_buf_V_5_4_1_reg_981_reg[7]\(7) => buf_3_V_U_n_81,
      \src_buf_V_5_4_1_reg_981_reg[7]\(6) => buf_3_V_U_n_82,
      \src_buf_V_5_4_1_reg_981_reg[7]\(5) => buf_3_V_U_n_83,
      \src_buf_V_5_4_1_reg_981_reg[7]\(4) => buf_3_V_U_n_84,
      \src_buf_V_5_4_1_reg_981_reg[7]\(3) => buf_3_V_U_n_85,
      \src_buf_V_5_4_1_reg_981_reg[7]\(2) => buf_3_V_U_n_86,
      \src_buf_V_5_4_1_reg_981_reg[7]\(1) => buf_3_V_U_n_87,
      \src_buf_V_5_4_1_reg_981_reg[7]\(0) => buf_3_V_U_n_88,
      \src_buf_V_5_4_1_reg_981_reg[7]_0\(7 downto 0) => src_buf_V_5_6_3_reg_3933(7 downto 0),
      \src_buf_V_5_4_1_reg_981_reg[7]_1\(7 downto 0) => src_buf_V_5_6_reg_665(7 downto 0),
      src_buf_V_5_6_3_fu_2449_p3(7 downto 0) => src_buf_V_5_6_3_fu_2449_p3(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[0]\ => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[0]_0\(2 downto 0) => trunc_ln324_6_reg_3752(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[0]_1\ => buf_6_V_U_n_72,
      \src_buf_V_5_6_3_reg_3933_reg[1]\ => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[1]_0\ => buf_6_V_U_n_71,
      \src_buf_V_5_6_3_reg_3933_reg[2]\ => \src_buf_V_5_6_3_reg_3933[2]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[2]_0\ => buf_6_V_U_n_70,
      \src_buf_V_5_6_3_reg_3933_reg[3]\ => \src_buf_V_5_6_3_reg_3933[3]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[3]_0\ => buf_6_V_U_n_69,
      \src_buf_V_5_6_3_reg_3933_reg[4]\ => \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[4]_0\ => buf_6_V_U_n_68,
      \src_buf_V_5_6_3_reg_3933_reg[5]\ => \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[5]_0\ => buf_6_V_U_n_67,
      \src_buf_V_5_6_3_reg_3933_reg[6]\ => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[6]_0\ => buf_6_V_U_n_66,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(7) => buf_3_V_U_n_57,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(6) => buf_3_V_U_n_58,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(5) => buf_3_V_U_n_59,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(4) => buf_3_V_U_n_60,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(3) => buf_3_V_U_n_61,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(2) => buf_3_V_U_n_62,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(1) => buf_3_V_U_n_63,
      \src_buf_V_5_6_3_reg_3933_reg[7]\(0) => buf_3_V_U_n_64,
      \src_buf_V_5_6_3_reg_3933_reg[7]_0\ => \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_1\ => buf_6_V_U_n_65,
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7 downto 0) => buf_1_V_q0(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2_0\(7 downto 0) => buf_0_V_q0(7 downto 0),
      \src_buf_V_6_3_1_reg_969_reg[7]\(7) => buf_3_V_U_n_121,
      \src_buf_V_6_3_1_reg_969_reg[7]\(6) => buf_3_V_U_n_122,
      \src_buf_V_6_3_1_reg_969_reg[7]\(5) => buf_3_V_U_n_123,
      \src_buf_V_6_3_1_reg_969_reg[7]\(4) => buf_3_V_U_n_124,
      \src_buf_V_6_3_1_reg_969_reg[7]\(3) => buf_3_V_U_n_125,
      \src_buf_V_6_3_1_reg_969_reg[7]\(2) => buf_3_V_U_n_126,
      \src_buf_V_6_3_1_reg_969_reg[7]\(1) => buf_3_V_U_n_127,
      \src_buf_V_6_3_1_reg_969_reg[7]\(0) => buf_3_V_U_n_128,
      \src_buf_V_6_3_1_reg_969_reg[7]_0\(7 downto 0) => src_buf_V_6_4_1_reg_957(7 downto 0),
      \src_buf_V_6_3_1_reg_969_reg[7]_1\(7 downto 0) => src_buf_V_6_3_reg_642(7 downto 0),
      \src_buf_V_6_4_1_reg_957_reg[2]\ => \src_buf_V_3_4_1_reg_1065[5]_i_2_n_3\,
      \src_buf_V_6_4_1_reg_957_reg[7]\(7) => buf_3_V_U_n_113,
      \src_buf_V_6_4_1_reg_957_reg[7]\(6) => buf_3_V_U_n_114,
      \src_buf_V_6_4_1_reg_957_reg[7]\(5) => buf_3_V_U_n_115,
      \src_buf_V_6_4_1_reg_957_reg[7]\(4) => buf_3_V_U_n_116,
      \src_buf_V_6_4_1_reg_957_reg[7]\(3) => buf_3_V_U_n_117,
      \src_buf_V_6_4_1_reg_957_reg[7]\(2) => buf_3_V_U_n_118,
      \src_buf_V_6_4_1_reg_957_reg[7]\(1) => buf_3_V_U_n_119,
      \src_buf_V_6_4_1_reg_957_reg[7]\(0) => buf_3_V_U_n_120,
      \src_buf_V_6_4_1_reg_957_reg[7]_0\(7 downto 0) => src_buf_V_6_6_3_reg_3927(7 downto 0),
      \src_buf_V_6_4_1_reg_957_reg[7]_1\(7 downto 0) => src_buf_V_6_6_reg_631(7 downto 0),
      src_buf_V_6_6_3_fu_2440_p3(7 downto 0) => src_buf_V_6_6_3_fu_2440_p3(7 downto 0),
      \src_buf_V_6_6_3_reg_3927_reg[0]\ => \src_buf_V_6_6_3_reg_3927[0]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[0]_0\ => buf_6_V_U_n_20,
      \src_buf_V_6_6_3_reg_3927_reg[0]_1\ => buf_6_V_U_n_64,
      \src_buf_V_6_6_3_reg_3927_reg[1]\ => \src_buf_V_6_6_3_reg_3927[1]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[1]_0\ => buf_6_V_U_n_21,
      \src_buf_V_6_6_3_reg_3927_reg[1]_1\ => buf_6_V_U_n_63,
      \src_buf_V_6_6_3_reg_3927_reg[2]\ => \src_buf_V_6_6_3_reg_3927[2]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[2]_0\ => buf_6_V_U_n_19,
      \src_buf_V_6_6_3_reg_3927_reg[2]_1\ => buf_6_V_U_n_62,
      \src_buf_V_6_6_3_reg_3927_reg[3]\ => \src_buf_V_6_6_3_reg_3927[3]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[3]_0\ => buf_6_V_U_n_22,
      \src_buf_V_6_6_3_reg_3927_reg[3]_1\ => buf_6_V_U_n_61,
      \src_buf_V_6_6_3_reg_3927_reg[4]\ => \src_buf_V_6_6_3_reg_3927[4]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[4]_0\ => buf_6_V_U_n_18,
      \src_buf_V_6_6_3_reg_3927_reg[4]_1\ => buf_6_V_U_n_60,
      \src_buf_V_6_6_3_reg_3927_reg[5]\ => \src_buf_V_6_6_3_reg_3927[5]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[5]_0\ => buf_6_V_U_n_23,
      \src_buf_V_6_6_3_reg_3927_reg[5]_1\ => buf_6_V_U_n_59,
      \src_buf_V_6_6_3_reg_3927_reg[6]\ => \src_buf_V_6_6_3_reg_3927[6]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[6]_0\ => buf_6_V_U_n_24,
      \src_buf_V_6_6_3_reg_3927_reg[6]_1\ => buf_6_V_U_n_58,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(7) => buf_3_V_U_n_97,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(6) => buf_3_V_U_n_98,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(5) => buf_3_V_U_n_99,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(4) => buf_3_V_U_n_100,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(3) => buf_3_V_U_n_101,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(2) => buf_3_V_U_n_102,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(1) => buf_3_V_U_n_103,
      \src_buf_V_6_6_3_reg_3927_reg[7]\(0) => buf_3_V_U_n_104,
      \src_buf_V_6_6_3_reg_3927_reg[7]_0\ => \src_buf_V_6_6_3_reg_3927[7]_i_3_n_3\,
      \src_buf_V_6_6_3_reg_3927_reg[7]_1\ => buf_6_V_U_n_17,
      \src_buf_V_6_6_3_reg_3927_reg[7]_2\ => buf_6_V_U_n_57,
      \sub_i_i29_reg_3668_reg[8]\(0) => icmp_ln164_4_fu_2227_p2,
      \sub_i_i29_reg_3668_reg[8]_0\(0) => icmp_ln164_3_fu_2195_p2,
      tmp_5_fu_1807_p9(2 downto 0) => tmp_5_fu_1807_p9(2 downto 0),
      zext_ln37_reg_3648(7 downto 0) => zext_ln37_reg_3648(7 downto 0),
      \zext_ln37_reg_3648_reg[7]\(0) => p_0_in9_in,
      \zext_ln37_reg_3648_reg[7]_0\(0) => p_0_in11_in,
      \zext_ln37_reg_3648_reg[7]_1\(0) => p_0_in13_in
    );
buf_4_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_5
     port map (
      ADDRARDADDR(10 downto 0) => buf_3_V_address1(10 downto 0),
      DOUTBDOUT(7 downto 0) => buf_4_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_3_V_ce1,
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0 => buf_4_V_U_n_11,
      ram_reg_bram_0_0(7 downto 0) => Q(7 downto 0),
      ram_reg_bram_0_1(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_2(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_3 => buf_0_V_U_n_11,
      ram_reg_bram_0_4(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_5 => ap_enable_reg_pp1_iter1_reg_n_3,
      \src_buf_V_4_6_3_reg_3939[6]_i_2\(2) => \trunc_ln324_7_reg_3757_reg_n_3_[2]\,
      \src_buf_V_4_6_3_reg_3939[6]_i_2\(1) => p_1_in,
      \src_buf_V_4_6_3_reg_3939[6]_i_2\(0) => \trunc_ln324_7_reg_3757_reg_n_3_[0]\,
      \src_buf_V_4_6_3_reg_3939[6]_i_2_0\(0) => buf_5_V_q0(6),
      \src_buf_V_4_6_3_reg_3939[6]_i_2_1\(0) => buf_6_V_q0(6)
    );
buf_5_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_6
     port map (
      ADDRARDADDR(10 downto 0) => buf_3_V_address1(10 downto 0),
      DOUTBDOUT(7 downto 0) => buf_5_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_3_V_ce1,
      ap_clk => ap_clk,
      buf_0_V_ce0 => buf_0_V_ce0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(7 downto 0) => Q(7 downto 0),
      ram_reg_bram_0_0(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_1 => buf_0_V_U_n_11,
      ram_reg_bram_0_2(2 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 0),
      ram_reg_bram_0_3 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_0_4(0) => ap_CS_fsm_pp1_stage0
    );
buf_6_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_buf_0_V_7
     port map (
      ADDRARDADDR(10 downto 0) => buf_3_V_address1(10 downto 0),
      DOUTBDOUT(7 downto 0) => buf_5_V_q0(7 downto 0),
      Q(10 downto 0) => empty_32_reg_619_pp3_iter1_reg(10 downto 0),
      WEA(0) => buf_3_V_ce1,
      and_ln271_reg_3784 => and_ln271_reg_3784,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1 => ap_enable_reg_pp3_iter1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\ => ap_enable_reg_pp3_iter6_reg_n_3,
      \icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0_0\ => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      icmp_ln886_2_reg_3834_pp3_iter5_reg => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      ram_reg_bram_0(0) => buf_6_V_q0(6),
      ram_reg_bram_0_0 => buf_6_V_U_n_17,
      ram_reg_bram_0_1 => buf_6_V_U_n_18,
      ram_reg_bram_0_10 => buf_6_V_U_n_28,
      ram_reg_bram_0_11 => buf_6_V_U_n_29,
      ram_reg_bram_0_12 => buf_6_V_U_n_30,
      ram_reg_bram_0_13 => buf_6_V_U_n_31,
      ram_reg_bram_0_14 => buf_6_V_U_n_32,
      ram_reg_bram_0_15 => buf_6_V_U_n_33,
      ram_reg_bram_0_16 => buf_6_V_U_n_34,
      ram_reg_bram_0_17 => buf_6_V_U_n_35,
      ram_reg_bram_0_18 => buf_6_V_U_n_36,
      ram_reg_bram_0_19 => buf_6_V_U_n_37,
      ram_reg_bram_0_2 => buf_6_V_U_n_19,
      ram_reg_bram_0_20 => buf_6_V_U_n_38,
      ram_reg_bram_0_21 => buf_6_V_U_n_39,
      ram_reg_bram_0_22 => buf_6_V_U_n_40,
      ram_reg_bram_0_23 => buf_6_V_U_n_41,
      ram_reg_bram_0_24 => buf_6_V_U_n_42,
      ram_reg_bram_0_25 => buf_6_V_U_n_43,
      ram_reg_bram_0_26 => buf_6_V_U_n_44,
      ram_reg_bram_0_27 => buf_6_V_U_n_45,
      ram_reg_bram_0_28 => buf_6_V_U_n_46,
      ram_reg_bram_0_29 => buf_6_V_U_n_47,
      ram_reg_bram_0_3 => buf_6_V_U_n_20,
      ram_reg_bram_0_30 => buf_6_V_U_n_48,
      ram_reg_bram_0_31 => buf_6_V_U_n_49,
      ram_reg_bram_0_32 => buf_6_V_U_n_50,
      ram_reg_bram_0_33 => buf_6_V_U_n_51,
      ram_reg_bram_0_34 => buf_6_V_U_n_52,
      ram_reg_bram_0_35 => buf_6_V_U_n_53,
      ram_reg_bram_0_36 => buf_6_V_U_n_54,
      ram_reg_bram_0_37 => buf_6_V_U_n_55,
      ram_reg_bram_0_38 => buf_6_V_U_n_56,
      ram_reg_bram_0_39 => buf_6_V_U_n_57,
      ram_reg_bram_0_4 => buf_6_V_U_n_21,
      ram_reg_bram_0_40 => buf_6_V_U_n_58,
      ram_reg_bram_0_41 => buf_6_V_U_n_59,
      ram_reg_bram_0_42 => buf_6_V_U_n_60,
      ram_reg_bram_0_43 => buf_6_V_U_n_61,
      ram_reg_bram_0_44 => buf_6_V_U_n_62,
      ram_reg_bram_0_45 => buf_6_V_U_n_63,
      ram_reg_bram_0_46 => buf_6_V_U_n_64,
      ram_reg_bram_0_47 => buf_6_V_U_n_65,
      ram_reg_bram_0_48 => buf_6_V_U_n_66,
      ram_reg_bram_0_49 => buf_6_V_U_n_67,
      ram_reg_bram_0_5 => buf_6_V_U_n_22,
      ram_reg_bram_0_50 => buf_6_V_U_n_68,
      ram_reg_bram_0_51 => buf_6_V_U_n_69,
      ram_reg_bram_0_52 => buf_6_V_U_n_70,
      ram_reg_bram_0_53 => buf_6_V_U_n_71,
      ram_reg_bram_0_54 => buf_6_V_U_n_72,
      ram_reg_bram_0_55 => buf_6_V_U_n_73,
      ram_reg_bram_0_56 => buf_6_V_U_n_74,
      ram_reg_bram_0_57 => buf_6_V_U_n_75,
      ram_reg_bram_0_58 => buf_6_V_U_n_76,
      ram_reg_bram_0_59 => buf_6_V_U_n_77,
      ram_reg_bram_0_6 => buf_6_V_U_n_23,
      ram_reg_bram_0_60 => buf_6_V_U_n_78,
      ram_reg_bram_0_61 => buf_6_V_U_n_79,
      ram_reg_bram_0_62 => buf_6_V_U_n_80,
      ram_reg_bram_0_63(7 downto 0) => Q(7 downto 0),
      ram_reg_bram_0_64(1 downto 0) => \trunc_ln324_reg_3616__0\(2 downto 1),
      ram_reg_bram_0_65(2 downto 0) => \trunc_ln324_5_reg_3747__0\(2 downto 0),
      ram_reg_bram_0_66 => buf_0_V_U_n_11,
      ram_reg_bram_0_67 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_0_68(1) => ap_CS_fsm_pp3_stage0,
      ram_reg_bram_0_68(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_bram_0_69(10) => \empty_32_reg_619_reg_n_3_[10]\,
      ram_reg_bram_0_69(9) => \empty_32_reg_619_reg_n_3_[9]\,
      ram_reg_bram_0_69(8) => \empty_32_reg_619_reg_n_3_[8]\,
      ram_reg_bram_0_69(7) => \empty_32_reg_619_reg_n_3_[7]\,
      ram_reg_bram_0_69(6) => \empty_32_reg_619_reg_n_3_[6]\,
      ram_reg_bram_0_69(5) => \empty_32_reg_619_reg_n_3_[5]\,
      ram_reg_bram_0_69(4) => \empty_32_reg_619_reg_n_3_[4]\,
      ram_reg_bram_0_69(3) => \empty_32_reg_619_reg_n_3_[3]\,
      ram_reg_bram_0_69(2) => \empty_32_reg_619_reg_n_3_[2]\,
      ram_reg_bram_0_69(1) => \empty_32_reg_619_reg_n_3_[1]\,
      ram_reg_bram_0_69(0) => \empty_32_reg_619_reg_n_3_[0]\,
      ram_reg_bram_0_7 => buf_6_V_U_n_24,
      ram_reg_bram_0_70(10) => \empty_reg_507_reg_n_3_[10]\,
      ram_reg_bram_0_70(9) => \empty_reg_507_reg_n_3_[9]\,
      ram_reg_bram_0_70(8) => \empty_reg_507_reg_n_3_[8]\,
      ram_reg_bram_0_70(7) => \empty_reg_507_reg_n_3_[7]\,
      ram_reg_bram_0_70(6) => \empty_reg_507_reg_n_3_[6]\,
      ram_reg_bram_0_70(5) => \empty_reg_507_reg_n_3_[5]\,
      ram_reg_bram_0_70(4) => \empty_reg_507_reg_n_3_[4]\,
      ram_reg_bram_0_70(3) => \empty_reg_507_reg_n_3_[3]\,
      ram_reg_bram_0_70(2) => \empty_reg_507_reg_n_3_[2]\,
      ram_reg_bram_0_70(1) => \empty_reg_507_reg_n_3_[1]\,
      ram_reg_bram_0_70(0) => \empty_reg_507_reg_n_3_[0]\,
      ram_reg_bram_0_8 => buf_6_V_U_n_26,
      ram_reg_bram_0_9 => buf_6_V_U_n_27,
      \src_buf_V_0_6_3_reg_3963_reg[7]_i_2\(1 downto 0) => trunc_ln324_1_reg_3727(1 downto 0),
      \src_buf_V_1_6_3_reg_3957_reg[7]_i_2\(1 downto 0) => trunc_ln324_2_reg_3732(1 downto 0),
      \src_buf_V_2_6_3_reg_3951_reg[6]_i_2\(1 downto 0) => trunc_ln324_3_reg_3737(1 downto 0),
      \src_buf_V_3_6_3_reg_3945_reg[6]_i_2\(1 downto 0) => trunc_ln324_4_reg_3742(1 downto 0),
      \src_buf_V_4_6_3_reg_3939[7]_i_2\(1) => p_1_in,
      \src_buf_V_4_6_3_reg_3939[7]_i_2\(0) => \trunc_ln324_7_reg_3757_reg_n_3_[0]\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_2\(7 downto 0) => buf_4_V_q0(7 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_3\(1 downto 0) => trunc_ln324_6_reg_3752(1 downto 0),
      tmp_5_fu_1807_p9(1 downto 0) => tmp_5_fu_1807_p9(1 downto 0)
    );
\cmp_i_i268_i_reg_3697[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(10),
      I1 => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\,
      I2 => \empty_30_reg_607_reg__0\(3),
      I3 => \empty_30_reg_607_reg__0\(4),
      I4 => \empty_30_reg_607_reg__0\(5),
      O => cmp_i_i268_i_fu_1556_p2
    );
\cmp_i_i268_i_reg_3697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => cmp_i_i268_i_fu_1556_p2,
      Q => cmp_i_i268_i_reg_3697,
      R => '0'
    );
\cmp_i_i307_i_reg_3692[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \cmp_i_i307_i_reg_3692[0]_i_3_n_3\,
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => empty_30_reg_607_reg(1),
      I4 => \empty_30_reg_607_reg__0\(2),
      O => p_1_in4_in
    );
\cmp_i_i307_i_reg_3692[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(5),
      I1 => \empty_30_reg_607_reg__0\(4),
      I2 => \empty_30_reg_607_reg__0\(3),
      I3 => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\,
      I4 => \empty_30_reg_607_reg__0\(10),
      O => cmp_i_i307_i_fu_1550_p2
    );
\cmp_i_i307_i_reg_3692[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(5),
      I1 => \empty_30_reg_607_reg__0\(4),
      I2 => \empty_30_reg_607_reg__0\(3),
      I3 => \empty_30_reg_607_reg__0\(10),
      I4 => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\,
      O => \cmp_i_i307_i_reg_3692[0]_i_3_n_3\
    );
\cmp_i_i307_i_reg_3692[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(7),
      I1 => \empty_30_reg_607_reg__0\(8),
      I2 => \empty_30_reg_607_reg__0\(6),
      I3 => \empty_30_reg_607_reg__0\(9),
      O => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\
    );
\cmp_i_i307_i_reg_3692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => cmp_i_i307_i_fu_1550_p2,
      Q => cmp_i_i307_i_reg_3692,
      R => '0'
    );
\cmp_i_i67_i_not_reg_3722[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100010"
    )
        port map (
      I0 => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\,
      I1 => \empty_30_reg_607_reg__0\(10),
      I2 => \cmp_i_i67_i_not_reg_3722[0]_i_2_n_3\,
      I3 => \empty_30_reg_607_reg__0\(3),
      I4 => \empty_30_reg_607_reg__0\(2),
      I5 => empty_30_reg_607_reg(1),
      O => cmp_i_i67_i_not_fu_1628_p2
    );
\cmp_i_i67_i_not_reg_3722[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(5),
      I1 => \empty_30_reg_607_reg__0\(4),
      O => \cmp_i_i67_i_not_reg_3722[0]_i_2_n_3\
    );
\cmp_i_i67_i_not_reg_3722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => cmp_i_i67_i_not_fu_1628_p2,
      Q => cmp_i_i67_i_not_reg_3722,
      R => '0'
    );
\cmp_i_i_i_reg_3838[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03AA"
    )
        port map (
      I0 => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      I1 => empty_32_reg_619_pp3_iter1_reg(1),
      I2 => empty_32_reg_619_pp3_iter1_reg(0),
      I3 => cmp_i_i_i_reg_38380,
      O => \cmp_i_i_i_reg_3838[0]_i_1_n_3\
    );
\cmp_i_i_i_reg_3838[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040404"
    )
        port map (
      I0 => icmp_ln265_reg_3762_pp3_iter1_reg,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => empty_32_reg_619_pp3_iter1_reg(2),
      I3 => empty_32_reg_619_pp3_iter1_reg(0),
      I4 => empty_32_reg_619_pp3_iter1_reg(1),
      I5 => \icmp_ln886_2_reg_3834[0]_i_3_n_3\,
      O => cmp_i_i_i_reg_38380
    );
\cmp_i_i_i_reg_3838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp_i_i_i_reg_3838[0]_i_1_n_3\,
      Q => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      R => '0'
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_valid_reg\,
      O => E(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAAAABFFFAAAA"
    )
        port map (
      I0 => empty_n,
      I1 => ap_done_reg_reg_2(1),
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => img_gray_src_data_empty_n,
      I5 => buf_0_V_U_n_11,
      O => empty_n_reg
    );
\empty_29_reg_519[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_29_reg_519_reg(0),
      O => add_ln695_1_fu_1522_p2(0)
    );
\empty_29_reg_519[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln882_1_fu_1478_p2,
      O => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(10),
      I1 => empty_29_reg_519_reg(8),
      I2 => empty_29_reg_519_reg(6),
      I3 => \empty_29_reg_519[10]_i_4_n_3\,
      I4 => empty_29_reg_519_reg(7),
      I5 => empty_29_reg_519_reg(9),
      O => add_ln695_1_fu_1522_p2(10)
    );
\empty_29_reg_519[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => empty_29_reg_519_reg(5),
      I1 => empty_29_reg_519_reg(3),
      I2 => empty_29_reg_519_reg(1),
      I3 => empty_29_reg_519_reg(0),
      I4 => empty_29_reg_519_reg(2),
      I5 => empty_29_reg_519_reg(4),
      O => \empty_29_reg_519[10]_i_4_n_3\
    );
\empty_29_reg_519[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_29_reg_519_reg(1),
      I1 => empty_29_reg_519_reg(0),
      O => add_ln695_1_fu_1522_p2(1)
    );
\empty_29_reg_519[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_29_reg_519_reg(2),
      I1 => empty_29_reg_519_reg(0),
      I2 => empty_29_reg_519_reg(1),
      O => add_ln695_1_fu_1522_p2(2)
    );
\empty_29_reg_519[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(3),
      I1 => empty_29_reg_519_reg(1),
      I2 => empty_29_reg_519_reg(0),
      I3 => empty_29_reg_519_reg(2),
      O => add_ln695_1_fu_1522_p2(3)
    );
\empty_29_reg_519[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(4),
      I1 => empty_29_reg_519_reg(2),
      I2 => empty_29_reg_519_reg(0),
      I3 => empty_29_reg_519_reg(1),
      I4 => empty_29_reg_519_reg(3),
      O => add_ln695_1_fu_1522_p2(4)
    );
\empty_29_reg_519[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(5),
      I1 => empty_29_reg_519_reg(3),
      I2 => empty_29_reg_519_reg(1),
      I3 => empty_29_reg_519_reg(0),
      I4 => empty_29_reg_519_reg(2),
      I5 => empty_29_reg_519_reg(4),
      O => add_ln695_1_fu_1522_p2(5)
    );
\empty_29_reg_519[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_29_reg_519_reg(6),
      I1 => \empty_29_reg_519[10]_i_4_n_3\,
      O => add_ln695_1_fu_1522_p2(6)
    );
\empty_29_reg_519[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => empty_29_reg_519_reg(7),
      I1 => \empty_29_reg_519[10]_i_4_n_3\,
      I2 => empty_29_reg_519_reg(6),
      O => add_ln695_1_fu_1522_p2(7)
    );
\empty_29_reg_519[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(8),
      I1 => empty_29_reg_519_reg(6),
      I2 => \empty_29_reg_519[10]_i_4_n_3\,
      I3 => empty_29_reg_519_reg(7),
      O => add_ln695_1_fu_1522_p2(8)
    );
\empty_29_reg_519[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => empty_29_reg_519_reg(9),
      I1 => empty_29_reg_519_reg(7),
      I2 => \empty_29_reg_519[10]_i_4_n_3\,
      I3 => empty_29_reg_519_reg(6),
      I4 => empty_29_reg_519_reg(8),
      O => add_ln695_1_fu_1522_p2(9)
    );
\empty_29_reg_519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(0),
      Q => empty_29_reg_519_reg(0),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(10),
      Q => empty_29_reg_519_reg(10),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(1),
      Q => empty_29_reg_519_reg(1),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(2),
      Q => empty_29_reg_519_reg(2),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(3),
      Q => empty_29_reg_519_reg(3),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(4),
      Q => empty_29_reg_519_reg(4),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(5),
      Q => empty_29_reg_519_reg(5),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(6),
      Q => empty_29_reg_519_reg(6),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(7),
      Q => empty_29_reg_519_reg(7),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(8),
      Q => empty_29_reg_519_reg(8),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_29_reg_519_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => add_ln695_1_fu_1522_p2(9),
      Q => empty_29_reg_519_reg(9),
      R => \empty_29_reg_519[10]_i_1_n_3\
    );
\empty_30_reg_607[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state18,
      O => clear
    );
\empty_30_reg_607[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(10),
      I1 => \empty_30_reg_607_reg__0\(9),
      I2 => \empty_30_reg_607[10]_i_3_n_3\,
      I3 => \empty_30_reg_607_reg__0\(7),
      I4 => \empty_30_reg_607_reg__0\(8),
      O => add_ln695_2_fu_3494_p2(10)
    );
\empty_30_reg_607[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(6),
      I1 => \empty_30_reg_607_reg__0\(2),
      I2 => \empty_30_reg_607[6]_i_2_n_3\,
      I3 => \empty_30_reg_607_reg__0\(3),
      I4 => \empty_30_reg_607_reg__0\(4),
      I5 => \empty_30_reg_607_reg__0\(5),
      O => \empty_30_reg_607[10]_i_3_n_3\
    );
\empty_30_reg_607[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_30_reg_607_reg(1),
      I1 => \empty_30_reg_607_reg__0\(0),
      O => add_ln695_2_fu_3494_p2(1)
    );
\empty_30_reg_607[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(2),
      I1 => \empty_30_reg_607_reg__0\(0),
      I2 => empty_30_reg_607_reg(1),
      O => add_ln695_2_fu_3494_p2(2)
    );
\empty_30_reg_607[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(3),
      I1 => empty_30_reg_607_reg(1),
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => \empty_30_reg_607_reg__0\(2),
      O => add_ln695_2_fu_3494_p2(3)
    );
\empty_30_reg_607[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(4),
      I1 => \empty_30_reg_607_reg__0\(3),
      I2 => \empty_30_reg_607_reg__0\(2),
      I3 => \empty_30_reg_607_reg__0\(0),
      I4 => empty_30_reg_607_reg(1),
      O => add_ln695_2_fu_3494_p2(4)
    );
\empty_30_reg_607[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(5),
      I1 => empty_30_reg_607_reg(1),
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => \empty_30_reg_607_reg__0\(2),
      I4 => \empty_30_reg_607_reg__0\(3),
      I5 => \empty_30_reg_607_reg__0\(4),
      O => add_ln695_2_fu_3494_p2(5)
    );
\empty_30_reg_607[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(6),
      I1 => \empty_30_reg_607_reg__0\(2),
      I2 => \empty_30_reg_607[6]_i_2_n_3\,
      I3 => \empty_30_reg_607_reg__0\(3),
      I4 => \empty_30_reg_607_reg__0\(4),
      I5 => \empty_30_reg_607_reg__0\(5),
      O => \empty_30_reg_607[6]_i_1_n_3\
    );
\empty_30_reg_607[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_30_reg_607_reg(1),
      I1 => \empty_30_reg_607_reg__0\(0),
      O => \empty_30_reg_607[6]_i_2_n_3\
    );
\empty_30_reg_607[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(7),
      I1 => \empty_30_reg_607_reg__0\(5),
      I2 => \empty_30_reg_607_reg__0\(4),
      I3 => \empty_30_reg_607_reg__0\(3),
      I4 => \empty_30_reg_607[7]_i_2_n_3\,
      I5 => \empty_30_reg_607_reg__0\(6),
      O => add_ln695_2_fu_3494_p2(7)
    );
\empty_30_reg_607[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(2),
      I1 => \empty_30_reg_607_reg__0\(0),
      I2 => empty_30_reg_607_reg(1),
      O => \empty_30_reg_607[7]_i_2_n_3\
    );
\empty_30_reg_607[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(8),
      I1 => \empty_30_reg_607[10]_i_3_n_3\,
      I2 => \empty_30_reg_607_reg__0\(7),
      O => add_ln695_2_fu_3494_p2(8)
    );
\empty_30_reg_607[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(9),
      I1 => \empty_30_reg_607_reg__0\(8),
      I2 => \empty_30_reg_607_reg__0\(7),
      I3 => \empty_30_reg_607[10]_i_3_n_3\,
      O => add_ln695_2_fu_3494_p2(9)
    );
\empty_30_reg_607_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \empty_31_reg_3702[0]_i_1_n_3\,
      Q => \empty_30_reg_607_reg__0\(0),
      S => clear
    );
\empty_30_reg_607_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(10),
      Q => \empty_30_reg_607_reg__0\(10),
      R => clear
    );
\empty_30_reg_607_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(1),
      Q => empty_30_reg_607_reg(1),
      S => clear
    );
\empty_30_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(2),
      Q => \empty_30_reg_607_reg__0\(2),
      R => clear
    );
\empty_30_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(3),
      Q => \empty_30_reg_607_reg__0\(3),
      R => clear
    );
\empty_30_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(4),
      Q => \empty_30_reg_607_reg__0\(4),
      R => clear
    );
\empty_30_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(5),
      Q => \empty_30_reg_607_reg__0\(5),
      R => clear
    );
\empty_30_reg_607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \empty_30_reg_607[6]_i_1_n_3\,
      Q => \empty_30_reg_607_reg__0\(6),
      R => clear
    );
\empty_30_reg_607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(7),
      Q => \empty_30_reg_607_reg__0\(7),
      R => clear
    );
\empty_30_reg_607_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(8),
      Q => \empty_30_reg_607_reg__0\(8),
      R => clear
    );
\empty_30_reg_607_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => add_ln695_2_fu_3494_p2(9),
      Q => \empty_30_reg_607_reg__0\(9),
      R => clear
    );
\empty_31_reg_3702[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(0),
      O => \empty_31_reg_3702[0]_i_1_n_3\
    );
\empty_31_reg_3702[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(2),
      I1 => empty_30_reg_607_reg(1),
      O => sel0(0)
    );
\empty_31_reg_3702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => \empty_31_reg_3702[0]_i_1_n_3\,
      Q => empty_31_reg_3702(0),
      R => '0'
    );
\empty_31_reg_3702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => empty_30_reg_607_reg(1),
      Q => empty_31_reg_3702(1),
      R => '0'
    );
\empty_31_reg_3702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => sel0(0),
      Q => empty_31_reg_3702(2),
      R => '0'
    );
\empty_32_reg_619[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => ap_block_pp3_stage0_subdone,
      O => empty_32_reg_619
    );
\empty_32_reg_619[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      O => empty_32_reg_6190
    );
\empty_32_reg_619_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[0]\,
      Q => empty_32_reg_619_pp3_iter1_reg(0),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[10]\,
      Q => empty_32_reg_619_pp3_iter1_reg(10),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[1]\,
      Q => empty_32_reg_619_pp3_iter1_reg(1),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[2]\,
      Q => empty_32_reg_619_pp3_iter1_reg(2),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[3]\,
      Q => empty_32_reg_619_pp3_iter1_reg(3),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[4]\,
      Q => empty_32_reg_619_pp3_iter1_reg(4),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[5]\,
      Q => empty_32_reg_619_pp3_iter1_reg(5),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[6]\,
      Q => empty_32_reg_619_pp3_iter1_reg(6),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[7]\,
      Q => empty_32_reg_619_pp3_iter1_reg(7),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[8]\,
      Q => empty_32_reg_619_pp3_iter1_reg(8),
      R => '0'
    );
\empty_32_reg_619_pp3_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \empty_32_reg_619_reg_n_3_[9]\,
      Q => empty_32_reg_619_pp3_iter1_reg(9),
      R => '0'
    );
\empty_32_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(0),
      Q => \empty_32_reg_619_reg_n_3_[0]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(10),
      Q => \empty_32_reg_619_reg_n_3_[10]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(1),
      Q => \empty_32_reg_619_reg_n_3_[1]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(2),
      Q => \empty_32_reg_619_reg_n_3_[2]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(3),
      Q => \empty_32_reg_619_reg_n_3_[3]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(4),
      Q => \empty_32_reg_619_reg_n_3_[4]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(5),
      Q => \empty_32_reg_619_reg_n_3_[5]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(6),
      Q => \empty_32_reg_619_reg_n_3_[6]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(7),
      Q => \empty_32_reg_619_reg_n_3_[7]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(8),
      Q => \empty_32_reg_619_reg_n_3_[8]\,
      R => empty_32_reg_619
    );
\empty_32_reg_619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_32_reg_6190,
      D => add_ln695_3_reg_3766_reg(9),
      Q => \empty_32_reg_619_reg_n_3_[9]\,
      R => empty_32_reg_619
    );
\empty_reg_507[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln882_1_fu_1478_p2,
      I2 => icmp_ln510_reg_3620,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_enable_reg_pp1_iter1_reg_n_3,
      I5 => img_gray_src_data_empty_n,
      O => empty_reg_507
    );
\empty_reg_507[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => img_gray_src_data_empty_n,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => icmp_ln510_reg_3620,
      O => empty_reg_5070
    );
\empty_reg_507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(0),
      Q => \empty_reg_507_reg_n_3_[0]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(10),
      Q => \empty_reg_507_reg_n_3_[10]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(1),
      Q => \empty_reg_507_reg_n_3_[1]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(2),
      Q => \empty_reg_507_reg_n_3_[2]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(3),
      Q => \empty_reg_507_reg_n_3_[3]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(4),
      Q => \empty_reg_507_reg_n_3_[4]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(5),
      Q => \empty_reg_507_reg_n_3_[5]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(6),
      Q => \empty_reg_507_reg_n_3_[6]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(7),
      Q => \empty_reg_507_reg_n_3_[7]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(8),
      Q => \empty_reg_507_reg_n_3_[8]\,
      R => empty_reg_507
    );
\empty_reg_507_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_reg_5070,
      D => add_ln695_reg_3624_reg(9),
      Q => \empty_reg_507_reg_n_3_[9]\,
      R => empty_reg_507
    );
grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => ap_done_reg_reg_2(1),
      I1 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      I2 => ap_done_reg_reg_3,
      I3 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(0),
      I4 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\icmp_ln192_reg_3874[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F009"
    )
        port map (
      I0 => icmp_ln164_fu_2067_p2,
      I1 => icmp_ln164_1_fu_2131_p2,
      I2 => p_0_in1_in,
      I3 => p_0_in17_in,
      O => icmp_ln192_fu_2350_p2
    );
\icmp_ln192_reg_3874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => icmp_ln192_fu_2350_p2,
      Q => icmp_ln192_reg_3874,
      R => '0'
    );
\icmp_ln194_12_reg_4024[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0E0E0E"
    )
        port map (
      I0 => add_ln197_2_reg_3996(3),
      I1 => add_ln197_2_reg_3996(2),
      I2 => \add_ln197_6_reg_4034[2]_i_2_n_3\,
      I3 => add_ln197_2_reg_3996(1),
      I4 => add_ln197_2_reg_3996(0),
      I5 => \icmp_ln194_12_reg_4024[0]_i_2_n_3\,
      O => icmp_ln194_12_fu_3258_p2
    );
\icmp_ln194_12_reg_4024[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => and_ln192_12_reg_3990,
      I1 => and_ln192_13_reg_4001,
      I2 => and_ln192_14_reg_4007,
      O => \icmp_ln194_12_reg_4024[0]_i_2_n_3\
    );
\icmp_ln194_12_reg_4024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => icmp_ln194_12_fu_3258_p2,
      Q => icmp_ln194_12_reg_4024,
      R => '0'
    );
\icmp_ln194_4_reg_3980[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2303330300000000"
    )
        port map (
      I0 => \icmp_ln194_4_reg_3980[0]_i_2_n_3\,
      I1 => \add_ln197_2_reg_3996[3]_i_5_n_3\,
      I2 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      I3 => \add_ln197_2_reg_3996[3]_i_2_n_3\,
      I4 => \add_ln197_2_reg_3996[3]_i_3_n_3\,
      I5 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      O => icmp_ln194_4_fu_3000_p2
    );
\icmp_ln194_4_reg_3980[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I1 => \or_ln202_3_reg_4019[0]_i_5_n_3\,
      I2 => and_ln192_7_reg_3920,
      O => \icmp_ln194_4_reg_3980[0]_i_2_n_3\
    );
\icmp_ln194_4_reg_3980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => icmp_ln194_4_fu_3000_p2,
      Q => icmp_ln194_4_reg_3980,
      R => '0'
    );
\icmp_ln265_reg_3762[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_block_pp3_stage0_subdone,
      O => and_ln271_reg_3784_pp3_iter1_reg0
    );
\icmp_ln265_reg_3762[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \icmp_ln265_reg_3762[0]_i_3_n_3\,
      I1 => \icmp_ln265_reg_3762[0]_i_4_n_3\,
      I2 => \icmp_ln265_reg_3762[0]_i_5_n_3\,
      I3 => \icmp_ln265_reg_3762[0]_i_6_n_3\,
      I4 => \icmp_ln265_reg_3762[0]_i_7_n_3\,
      I5 => \icmp_ln265_reg_3762[0]_i_8_n_3\,
      O => icmp_ln265_fu_1662_p2
    );
\icmp_ln265_reg_3762[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \icmp_ln265_reg_3762[0]_i_9_n_3\,
      I1 => \empty_32_reg_619_reg_n_3_[10]\,
      I2 => \add_ln695_3_reg_3766[10]_i_4_n_3\,
      I3 => add_ln695_3_reg_3766_reg(10),
      I4 => \empty_32_reg_619_reg_n_3_[9]\,
      I5 => add_ln695_3_reg_3766_reg(9),
      O => \icmp_ln265_reg_3762[0]_i_3_n_3\
    );
\icmp_ln265_reg_3762[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCA0CC0000A000"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(0),
      I1 => \empty_32_reg_619_reg_n_3_[0]\,
      I2 => add_ln695_3_reg_3766_reg(1),
      I3 => buf_2_V_U_n_23,
      I4 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I5 => \empty_32_reg_619_reg_n_3_[1]\,
      O => \icmp_ln265_reg_3762[0]_i_4_n_3\
    );
\icmp_ln265_reg_3762[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(3),
      I1 => \empty_32_reg_619_reg_n_3_[3]\,
      I2 => add_ln695_3_reg_3766_reg(6),
      I3 => buf_2_V_U_n_23,
      I4 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I5 => \empty_32_reg_619_reg_n_3_[6]\,
      O => \icmp_ln265_reg_3762[0]_i_5_n_3\
    );
\icmp_ln265_reg_3762[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_32_reg_619_reg_n_3_[4]\,
      I1 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_3_reg_3766_reg(4),
      O => \icmp_ln265_reg_3762[0]_i_6_n_3\
    );
\icmp_ln265_reg_3762[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_32_reg_619_reg_n_3_[2]\,
      I1 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_3_reg_3766_reg(2),
      O => \icmp_ln265_reg_3762[0]_i_7_n_3\
    );
\icmp_ln265_reg_3762[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_32_reg_619_reg_n_3_[5]\,
      I1 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => add_ln695_3_reg_3766_reg(5),
      O => \icmp_ln265_reg_3762[0]_i_8_n_3\
    );
\icmp_ln265_reg_3762[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCA0CC0000A000"
    )
        port map (
      I0 => add_ln695_3_reg_3766_reg(7),
      I1 => \empty_32_reg_619_reg_n_3_[7]\,
      I2 => add_ln695_3_reg_3766_reg(8),
      I3 => buf_2_V_U_n_23,
      I4 => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      I5 => \empty_32_reg_619_reg_n_3_[8]\,
      O => \icmp_ln265_reg_3762[0]_i_9_n_3\
    );
\icmp_ln265_reg_3762_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      Q => icmp_ln265_reg_3762_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln265_reg_3762_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln265_reg_3762_pp3_iter1_reg,
      Q => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln265_reg_3762_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      Q => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln265_reg_3762_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      Q => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln265_reg_3762_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      Q => icmp_ln265_reg_3762_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln265_reg_3762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => icmp_ln265_fu_1662_p2,
      Q => \icmp_ln265_reg_3762_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln510_reg_3620[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => icmp_ln510_fu_1487_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => img_gray_src_data_empty_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => icmp_ln510_reg_3620,
      O => \icmp_ln510_reg_3620[0]_i_1_n_3\
    );
\icmp_ln510_reg_3620[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \icmp_ln510_reg_3620[0]_i_3_n_3\,
      I1 => \icmp_ln510_reg_3620[0]_i_4_n_3\,
      I2 => \icmp_ln510_reg_3620[0]_i_5_n_3\,
      I3 => \add_ln695_reg_3624[10]_i_4_n_3\,
      I4 => \icmp_ln510_reg_3620[0]_i_6_n_3\,
      I5 => \icmp_ln510_reg_3620[0]_i_7_n_3\,
      O => icmp_ln510_fu_1487_p2
    );
\icmp_ln510_reg_3620[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000305050"
    )
        port map (
      I0 => add_ln695_reg_3624_reg(6),
      I1 => \empty_reg_507_reg_n_3_[6]\,
      I2 => \add_ln695_reg_3624[10]_i_6_n_3\,
      I3 => \empty_reg_507_reg_n_3_[4]\,
      I4 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I5 => add_ln695_reg_3624_reg(4),
      O => \icmp_ln510_reg_3620[0]_i_3_n_3\
    );
\icmp_ln510_reg_3620[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[3]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(3),
      O => \icmp_ln510_reg_3620[0]_i_4_n_3\
    );
\icmp_ln510_reg_3620[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[1]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(1),
      O => \icmp_ln510_reg_3620[0]_i_5_n_3\
    );
\icmp_ln510_reg_3620[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[7]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(7),
      O => \icmp_ln510_reg_3620[0]_i_6_n_3\
    );
\icmp_ln510_reg_3620[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[10]\,
      I1 => \add_ln695_reg_3624[10]_i_3_n_3\,
      I2 => add_ln695_reg_3624_reg(10),
      I3 => \add_ln695_reg_3624[2]_i_2_n_3\,
      I4 => \icmp_ln510_reg_3620[0]_i_8_n_3\,
      I5 => \icmp_ln510_reg_3620[0]_i_9_n_3\,
      O => \icmp_ln510_reg_3620[0]_i_7_n_3\
    );
\icmp_ln510_reg_3620[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[5]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(5),
      O => \icmp_ln510_reg_3620[0]_i_8_n_3\
    );
\icmp_ln510_reg_3620[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \empty_reg_507_reg_n_3_[2]\,
      I1 => icmp_ln510_reg_3620,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => add_ln695_reg_3624_reg(2),
      O => \icmp_ln510_reg_3620[0]_i_9_n_3\
    );
\icmp_ln510_reg_3620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln510_reg_3620[0]_i_1_n_3\,
      Q => icmp_ln510_reg_3620,
      R => '0'
    );
\icmp_ln882_2_reg_3771[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln265_reg_3762[0]_i_3_n_3\,
      O => icmp_ln882_2_fu_1674_p2
    );
\icmp_ln882_2_reg_3771_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_3784_pp3_iter1_reg0,
      D => icmp_ln882_2_reg_3771,
      Q => icmp_ln882_2_reg_3771_pp3_iter1_reg,
      R => '0'
    );
\icmp_ln882_2_reg_3771_pp3_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_2_reg_3771_pp3_iter1_reg,
      Q => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      R => '0'
    );
\icmp_ln882_2_reg_3771_pp3_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_2_reg_3771_pp3_iter2_reg,
      Q => icmp_ln882_2_reg_3771_pp3_iter3_reg,
      R => '0'
    );
\icmp_ln882_2_reg_3771_pp3_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_2_reg_3771_pp3_iter3_reg,
      Q => icmp_ln882_2_reg_3771_pp3_iter4_reg,
      R => '0'
    );
\icmp_ln882_2_reg_3771_pp3_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => icmp_ln882_2_reg_3771_pp3_iter4_reg,
      Q => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln882_2_reg_3771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln271_reg_37840,
      D => icmp_ln882_2_fu_1674_p2,
      Q => icmp_ln882_2_reg_3771,
      R => '0'
    );
\icmp_ln886_1_reg_3829[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => empty_32_reg_619_pp3_iter1_reg(10),
      I1 => empty_32_reg_619_pp3_iter1_reg(7),
      I2 => empty_32_reg_619_pp3_iter1_reg(9),
      I3 => empty_32_reg_619_pp3_iter1_reg(8),
      O => icmp_ln886_1_fu_1713_p2
    );
\icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln886_1_reg_3829,
      Q => \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3\
    );
\icmp_ln886_1_reg_3829_pp3_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln886_1_reg_3829_pp3_iter4_reg_reg[0]_srl2_n_3\,
      Q => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln886_1_reg_3829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln886_1_reg_38290,
      D => icmp_ln886_1_fu_1713_p2,
      Q => icmp_ln886_1_reg_3829,
      R => '0'
    );
\icmp_ln886_2_reg_3834[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => icmp_ln265_reg_3762_pp3_iter1_reg,
      O => icmp_ln886_1_reg_38290
    );
\icmp_ln886_2_reg_3834[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \icmp_ln886_2_reg_3834[0]_i_3_n_3\,
      I1 => empty_32_reg_619_pp3_iter1_reg(1),
      I2 => empty_32_reg_619_pp3_iter1_reg(0),
      I3 => empty_32_reg_619_pp3_iter1_reg(2),
      O => icmp_ln886_2_fu_1719_p2
    );
\icmp_ln886_2_reg_3834[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => empty_32_reg_619_pp3_iter1_reg(3),
      I1 => empty_32_reg_619_pp3_iter1_reg(9),
      I2 => empty_32_reg_619_pp3_iter1_reg(10),
      I3 => empty_32_reg_619_pp3_iter1_reg(8),
      I4 => \icmp_ln886_2_reg_3834[0]_i_4_n_3\,
      O => \icmp_ln886_2_reg_3834[0]_i_3_n_3\
    );
\icmp_ln886_2_reg_3834[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_32_reg_619_pp3_iter1_reg(6),
      I1 => empty_32_reg_619_pp3_iter1_reg(5),
      I2 => empty_32_reg_619_pp3_iter1_reg(7),
      I3 => empty_32_reg_619_pp3_iter1_reg(4),
      O => \icmp_ln886_2_reg_3834[0]_i_4_n_3\
    );
\icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln886_2_reg_3834,
      Q => \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3\
    );
\icmp_ln886_2_reg_3834_pp3_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln886_2_reg_3834_pp3_iter4_reg_reg[0]_srl2_n_3\,
      Q => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln886_2_reg_3834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln886_1_reg_38290,
      D => icmp_ln886_2_fu_1719_p2,
      Q => icmp_ln886_2_reg_3834,
      R => '0'
    );
\icmp_ln886_reg_3824[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFFFEA000000"
    )
        port map (
      I0 => \icmp_ln886_2_reg_3834[0]_i_3_n_3\,
      I1 => empty_32_reg_619_pp3_iter1_reg(2),
      I2 => empty_32_reg_619_pp3_iter1_reg(1),
      I3 => icmp_ln882_2_reg_3771_pp3_iter1_reg,
      I4 => icmp_ln886_1_reg_38290,
      I5 => icmp_ln886_reg_3824,
      O => \icmp_ln886_reg_3824[0]_i_1_n_3\
    );
\icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln886_reg_3824,
      Q => \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3\
    );
\icmp_ln886_reg_3824_pp3_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone,
      D => \icmp_ln886_reg_3824_pp3_iter4_reg_reg[0]_srl2_n_3\,
      Q => icmp_ln886_reg_3824_pp3_iter5_reg,
      R => '0'
    );
\icmp_ln886_reg_3824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln886_reg_3824[0]_i_1_n_3\,
      Q => icmp_ln886_reg_3824,
      R => '0'
    );
\init_buf_reg_497[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => row_ind_V_3_0_fu_170(0),
      I1 => \init_buf_reg_497_reg_n_3_[0]\,
      I2 => p_0_in0,
      O => p_2_in(0)
    );
\init_buf_reg_497[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_3_0_fu_170(1),
      I1 => p_0_in0,
      I2 => add_ln506_fu_1510_p2(1),
      O => p_2_in(1)
    );
\init_buf_reg_497[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_3_0_fu_170(2),
      I1 => p_0_in0,
      I2 => add_ln506_fu_1510_p2(2),
      O => p_2_in(2)
    );
\init_buf_reg_497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[3]_i_1_n_3\,
      D => p_2_in(0),
      Q => \init_buf_reg_497_reg_n_3_[0]\,
      R => '0'
    );
\init_buf_reg_497_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(10),
      Q => \init_buf_reg_497_reg_n_3_[10]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(11),
      Q => \init_buf_reg_497_reg_n_3_[11]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(12),
      Q => \init_buf_reg_497_reg_n_3_[12]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(13),
      Q => \init_buf_reg_497_reg_n_3_[13]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(14),
      Q => \init_buf_reg_497_reg_n_3_[14]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(15),
      Q => \init_buf_reg_497_reg_n_3_[15]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(16),
      Q => \init_buf_reg_497_reg_n_3_[16]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[16]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[16]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[16]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[16]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[16]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[16]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[16]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[16]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(16 downto 9),
      S(7) => \init_buf_reg_497_reg_n_3_[16]\,
      S(6) => \init_buf_reg_497_reg_n_3_[15]\,
      S(5) => \init_buf_reg_497_reg_n_3_[14]\,
      S(4) => \init_buf_reg_497_reg_n_3_[13]\,
      S(3) => \init_buf_reg_497_reg_n_3_[12]\,
      S(2) => \init_buf_reg_497_reg_n_3_[11]\,
      S(1) => \init_buf_reg_497_reg_n_3_[10]\,
      S(0) => \init_buf_reg_497_reg_n_3_[9]\
    );
\init_buf_reg_497_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(17),
      Q => \init_buf_reg_497_reg_n_3_[17]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(18),
      Q => \init_buf_reg_497_reg_n_3_[18]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(19),
      Q => \init_buf_reg_497_reg_n_3_[19]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[3]_i_1_n_3\,
      D => p_2_in(1),
      Q => \init_buf_reg_497_reg_n_3_[1]\,
      R => '0'
    );
\init_buf_reg_497_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(20),
      Q => \init_buf_reg_497_reg_n_3_[20]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(21),
      Q => \init_buf_reg_497_reg_n_3_[21]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(22),
      Q => \init_buf_reg_497_reg_n_3_[22]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(23),
      Q => \init_buf_reg_497_reg_n_3_[23]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(24),
      Q => \init_buf_reg_497_reg_n_3_[24]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[16]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[24]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[24]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[24]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[24]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[24]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[24]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[24]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[24]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(24 downto 17),
      S(7) => \init_buf_reg_497_reg_n_3_[24]\,
      S(6) => \init_buf_reg_497_reg_n_3_[23]\,
      S(5) => \init_buf_reg_497_reg_n_3_[22]\,
      S(4) => \init_buf_reg_497_reg_n_3_[21]\,
      S(3) => \init_buf_reg_497_reg_n_3_[20]\,
      S(2) => \init_buf_reg_497_reg_n_3_[19]\,
      S(1) => \init_buf_reg_497_reg_n_3_[18]\,
      S(0) => \init_buf_reg_497_reg_n_3_[17]\
    );
\init_buf_reg_497_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(25),
      Q => \init_buf_reg_497_reg_n_3_[25]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(26),
      Q => \init_buf_reg_497_reg_n_3_[26]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(27),
      Q => \init_buf_reg_497_reg_n_3_[27]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(28),
      Q => \init_buf_reg_497_reg_n_3_[28]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(29),
      Q => \init_buf_reg_497_reg_n_3_[29]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[3]_i_1_n_3\,
      D => p_2_in(2),
      Q => \init_buf_reg_497_reg_n_3_[2]\,
      R => '0'
    );
\init_buf_reg_497_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(30),
      Q => \init_buf_reg_497_reg_n_3_[30]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(31),
      Q => \init_buf_reg_497_reg_n_3_[31]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(32),
      Q => \init_buf_reg_497_reg_n_3_[32]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[24]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[32]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[32]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[32]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[32]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[32]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[32]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[32]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[32]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(32 downto 25),
      S(7) => \init_buf_reg_497_reg_n_3_[32]\,
      S(6) => \init_buf_reg_497_reg_n_3_[31]\,
      S(5) => \init_buf_reg_497_reg_n_3_[30]\,
      S(4) => \init_buf_reg_497_reg_n_3_[29]\,
      S(3) => \init_buf_reg_497_reg_n_3_[28]\,
      S(2) => \init_buf_reg_497_reg_n_3_[27]\,
      S(1) => \init_buf_reg_497_reg_n_3_[26]\,
      S(0) => \init_buf_reg_497_reg_n_3_[25]\
    );
\init_buf_reg_497_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(33),
      Q => \init_buf_reg_497_reg_n_3_[33]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(34),
      Q => \init_buf_reg_497_reg_n_3_[34]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(35),
      Q => \init_buf_reg_497_reg_n_3_[35]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(36),
      Q => \init_buf_reg_497_reg_n_3_[36]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(37),
      Q => \init_buf_reg_497_reg_n_3_[37]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(38),
      Q => \init_buf_reg_497_reg_n_3_[38]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(39),
      Q => \init_buf_reg_497_reg_n_3_[39]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(3),
      Q => \init_buf_reg_497_reg_n_3_[3]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(40),
      Q => \init_buf_reg_497_reg_n_3_[40]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[32]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[40]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[40]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[40]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[40]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[40]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[40]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[40]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[40]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(40 downto 33),
      S(7) => \init_buf_reg_497_reg_n_3_[40]\,
      S(6) => \init_buf_reg_497_reg_n_3_[39]\,
      S(5) => \init_buf_reg_497_reg_n_3_[38]\,
      S(4) => \init_buf_reg_497_reg_n_3_[37]\,
      S(3) => \init_buf_reg_497_reg_n_3_[36]\,
      S(2) => \init_buf_reg_497_reg_n_3_[35]\,
      S(1) => \init_buf_reg_497_reg_n_3_[34]\,
      S(0) => \init_buf_reg_497_reg_n_3_[33]\
    );
\init_buf_reg_497_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(41),
      Q => \init_buf_reg_497_reg_n_3_[41]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(42),
      Q => \init_buf_reg_497_reg_n_3_[42]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(43),
      Q => \init_buf_reg_497_reg_n_3_[43]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(44),
      Q => \init_buf_reg_497_reg_n_3_[44]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(45),
      Q => \init_buf_reg_497_reg_n_3_[45]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(46),
      Q => \init_buf_reg_497_reg_n_3_[46]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(47),
      Q => \init_buf_reg_497_reg_n_3_[47]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(48),
      Q => \init_buf_reg_497_reg_n_3_[48]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[40]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[48]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[48]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[48]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[48]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[48]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[48]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[48]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[48]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(48 downto 41),
      S(7) => \init_buf_reg_497_reg_n_3_[48]\,
      S(6) => \init_buf_reg_497_reg_n_3_[47]\,
      S(5) => \init_buf_reg_497_reg_n_3_[46]\,
      S(4) => \init_buf_reg_497_reg_n_3_[45]\,
      S(3) => \init_buf_reg_497_reg_n_3_[44]\,
      S(2) => \init_buf_reg_497_reg_n_3_[43]\,
      S(1) => \init_buf_reg_497_reg_n_3_[42]\,
      S(0) => \init_buf_reg_497_reg_n_3_[41]\
    );
\init_buf_reg_497_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(49),
      Q => \init_buf_reg_497_reg_n_3_[49]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(4),
      Q => \init_buf_reg_497_reg_n_3_[4]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(50),
      Q => \init_buf_reg_497_reg_n_3_[50]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(51),
      Q => \init_buf_reg_497_reg_n_3_[51]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(52),
      Q => \init_buf_reg_497_reg_n_3_[52]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(53),
      Q => \init_buf_reg_497_reg_n_3_[53]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(54),
      Q => \init_buf_reg_497_reg_n_3_[54]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(55),
      Q => \init_buf_reg_497_reg_n_3_[55]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(56),
      Q => \init_buf_reg_497_reg_n_3_[56]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[48]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[56]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[56]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[56]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[56]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[56]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[56]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[56]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[56]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(56 downto 49),
      S(7) => \init_buf_reg_497_reg_n_3_[56]\,
      S(6) => \init_buf_reg_497_reg_n_3_[55]\,
      S(5) => \init_buf_reg_497_reg_n_3_[54]\,
      S(4) => \init_buf_reg_497_reg_n_3_[53]\,
      S(3) => \init_buf_reg_497_reg_n_3_[52]\,
      S(2) => \init_buf_reg_497_reg_n_3_[51]\,
      S(1) => \init_buf_reg_497_reg_n_3_[50]\,
      S(0) => \init_buf_reg_497_reg_n_3_[49]\
    );
\init_buf_reg_497_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(57),
      Q => \init_buf_reg_497_reg_n_3_[57]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(58),
      Q => \init_buf_reg_497_reg_n_3_[58]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(59),
      Q => \init_buf_reg_497_reg_n_3_[59]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(5),
      Q => \init_buf_reg_497_reg_n_3_[5]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(60),
      Q => \init_buf_reg_497_reg_n_3_[60]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(61),
      Q => \init_buf_reg_497_reg_n_3_[61]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(62),
      Q => \init_buf_reg_497_reg_n_3_[62]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(63),
      Q => \init_buf_reg_497_reg_n_3_[63]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg[56]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_init_buf_reg_497_reg[63]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \init_buf_reg_497_reg[63]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[63]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[63]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[63]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[63]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[63]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_init_buf_reg_497_reg[63]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln506_fu_1510_p2(63 downto 57),
      S(7) => '0',
      S(6) => \init_buf_reg_497_reg_n_3_[63]\,
      S(5) => \init_buf_reg_497_reg_n_3_[62]\,
      S(4) => \init_buf_reg_497_reg_n_3_[61]\,
      S(3) => \init_buf_reg_497_reg_n_3_[60]\,
      S(2) => \init_buf_reg_497_reg_n_3_[59]\,
      S(1) => \init_buf_reg_497_reg_n_3_[58]\,
      S(0) => \init_buf_reg_497_reg_n_3_[57]\
    );
\init_buf_reg_497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(6),
      Q => \init_buf_reg_497_reg_n_3_[6]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(7),
      Q => \init_buf_reg_497_reg_n_3_[7]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(8),
      Q => \init_buf_reg_497_reg_n_3_[8]\,
      R => p_0_in0
    );
\init_buf_reg_497_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_buf_reg_497_reg_n_3_[0]\,
      CI_TOP => '0',
      CO(7) => \init_buf_reg_497_reg[8]_i_1_n_3\,
      CO(6) => \init_buf_reg_497_reg[8]_i_1_n_4\,
      CO(5) => \init_buf_reg_497_reg[8]_i_1_n_5\,
      CO(4) => \init_buf_reg_497_reg[8]_i_1_n_6\,
      CO(3) => \init_buf_reg_497_reg[8]_i_1_n_7\,
      CO(2) => \init_buf_reg_497_reg[8]_i_1_n_8\,
      CO(1) => \init_buf_reg_497_reg[8]_i_1_n_9\,
      CO(0) => \init_buf_reg_497_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln506_fu_1510_p2(8 downto 1),
      S(7) => \init_buf_reg_497_reg_n_3_[8]\,
      S(6) => \init_buf_reg_497_reg_n_3_[7]\,
      S(5) => \init_buf_reg_497_reg_n_3_[6]\,
      S(4) => \init_buf_reg_497_reg_n_3_[5]\,
      S(3) => \init_buf_reg_497_reg_n_3_[4]\,
      S(2) => \init_buf_reg_497_reg_n_3_[3]\,
      S(1) => \init_buf_reg_497_reg_n_3_[2]\,
      S(0) => \init_buf_reg_497_reg_n_3_[1]\
    );
\init_buf_reg_497_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[5]\,
      D => add_ln506_fu_1510_p2(9),
      Q => \init_buf_reg_497_reg_n_3_[9]\,
      R => p_0_in0
    );
mem_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I1 => mem_reg_bram_0_i_27_n_3,
      I2 => arraydecay72249_load_05376_fu_222(7),
      I3 => cmp_i_i268_i_reg_3697,
      I4 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(7)
    );
mem_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(6),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(6)
    );
mem_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(5),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(5)
    );
mem_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(4),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(4)
    );
mem_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(3),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(3)
    );
mem_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(2),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(2)
    );
\mem_reg_bram_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444CCCCFFFFFFFF"
    )
        port map (
      I0 => buf_0_V_U_n_11,
      I1 => img_gray_src_data_empty_n,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => ap_done_reg_reg_2(1),
      I5 => empty_n,
      O => \^dout_valid_reg\
    );
mem_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(1),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(1)
    );
mem_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => cmp_i_i268_i_reg_3697,
      I1 => icmp_ln886_1_reg_3829_pp3_iter5_reg,
      I2 => \arraydecay72249_load_05376_fu_222[7]_i_4_n_3\,
      I3 => mem_reg_bram_0_i_27_n_3,
      I4 => arraydecay72249_load_05376_fu_222(0),
      O => \arraydecay72249_load_05376_fu_222_reg[7]_0\(0)
    );
mem_reg_bram_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_done_reg_reg_2(1),
      I1 => ap_enable_reg_pp3_iter6_reg_n_3,
      I2 => ap_block_pp3_stage0_subdone,
      I3 => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      O => WEA(0)
    );
mem_reg_bram_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => icmp_ln886_reg_3824_pp3_iter5_reg,
      I1 => cmp_i_i67_i_not_reg_3722,
      I2 => icmp_ln882_2_reg_3771_pp3_iter5_reg,
      I3 => and_ln271_reg_3784_pp3_iter5_reg,
      O => mem_reg_bram_0_i_27_n_3
    );
mux_73_13_1_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1
     port map (
      Q(2 downto 0) => empty_31_reg_3702(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_0\(2 downto 0) => row_ind_V_5_1_reg_530(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_1\(2 downto 0) => row_ind_V_4_reg_540(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_2\(2 downto 0) => row_ind_V_3_reg_551(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_3\(2 downto 0) => row_ind_V_2_reg_562(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_4\(2 downto 0) => row_ind_V_1_reg_573(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_5\(2 downto 0) => row_ind_V_0_reg_584(2 downto 0),
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(2) => \row_ind_V_6_reg_595_reg_n_3_[2]\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(1) => \row_ind_V_6_reg_595_reg_n_3_[1]\,
      \src_buf_V_5_6_3_reg_3933_reg[7]_i_5_6\(0) => \row_ind_V_6_reg_595_reg_n_3_[0]\,
      tmp_5_fu_1807_p9(2 downto 0) => tmp_5_fu_1807_p9(2 downto 0)
    );
\or_ln162_reg_3853[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => icmp_ln164_fu_2067_p2,
      O => p_1_in2_out
    );
\or_ln162_reg_3853[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_14_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \select_ln162_1_reg_3859[0]_i_15_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \or_ln162_reg_3853[0]_i_10_n_3\
    );
\or_ln162_reg_3853[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_16_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \select_ln162_1_reg_3859[0]_i_17_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \or_ln162_reg_3853[0]_i_11_n_3\
    );
\or_ln162_reg_3853[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_18_n_3\,
      I1 => sub_i_i29_reg_3668(1),
      I2 => \select_ln162_1_reg_3859[0]_i_19_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \or_ln162_reg_3853[0]_i_12_n_3\
    );
\or_ln162_reg_3853[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_20_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \or_ln162_reg_3853[0]_i_3_n_3\
    );
\or_ln162_reg_3853[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EB2E82E28228828"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \select_ln162_1_reg_3859[0]_i_11_n_3\,
      I2 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \or_ln162_reg_3853[0]_i_4_n_3\
    );
\or_ln162_reg_3853[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \select_ln162_1_reg_3859[0]_i_14_n_3\,
      I2 => \select_ln162_1_reg_3859[0]_i_15_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \or_ln162_reg_3853[0]_i_5_n_3\
    );
\or_ln162_reg_3853[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \select_ln162_1_reg_3859[0]_i_16_n_3\,
      I2 => \select_ln162_1_reg_3859[0]_i_17_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \or_ln162_reg_3853[0]_i_6_n_3\
    );
\or_ln162_reg_3853[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \select_ln162_1_reg_3859[0]_i_18_n_3\,
      I2 => \select_ln162_1_reg_3859[0]_i_19_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \or_ln162_reg_3853[0]_i_7_n_3\
    );
\or_ln162_reg_3853[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \select_ln162_1_reg_3859[0]_i_20_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      O => \or_ln162_reg_3853[0]_i_8_n_3\
    );
\or_ln162_reg_3853[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_11_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      I3 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \or_ln162_reg_3853[0]_i_9_n_3\
    );
\or_ln162_reg_3853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => p_1_in2_out,
      Q => or_ln162_reg_3853,
      R => '0'
    );
\or_ln162_reg_3853_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_or_ln162_reg_3853_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln164_fu_2067_p2,
      CO(3) => \or_ln162_reg_3853_reg[0]_i_2_n_7\,
      CO(2) => \or_ln162_reg_3853_reg[0]_i_2_n_8\,
      CO(1) => \or_ln162_reg_3853_reg[0]_i_2_n_9\,
      CO(0) => \or_ln162_reg_3853_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \or_ln162_reg_3853[0]_i_3_n_3\,
      DI(3) => \or_ln162_reg_3853[0]_i_4_n_3\,
      DI(2) => \or_ln162_reg_3853[0]_i_5_n_3\,
      DI(1) => \or_ln162_reg_3853[0]_i_6_n_3\,
      DI(0) => \or_ln162_reg_3853[0]_i_7_n_3\,
      O(7 downto 0) => \NLW_or_ln162_reg_3853_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \or_ln162_reg_3853[0]_i_8_n_3\,
      S(3) => \or_ln162_reg_3853[0]_i_9_n_3\,
      S(2) => \or_ln162_reg_3853[0]_i_10_n_3\,
      S(1) => \or_ln162_reg_3853[0]_i_11_n_3\,
      S(0) => \or_ln162_reg_3853[0]_i_12_n_3\
    );
\or_ln169_reg_3864[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => icmp_ln171_fu_2099_p2,
      O => p_1_in4_out
    );
\or_ln169_reg_3864[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_14_n_3\,
      I1 => sub_i_i29_reg_3668(5),
      I2 => \select_ln169_1_reg_3869[0]_i_15_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \or_ln169_reg_3864[0]_i_10_n_3\
    );
\or_ln169_reg_3864[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_16_n_3\,
      I1 => sub_i_i29_reg_3668(3),
      I2 => \select_ln169_1_reg_3869[0]_i_17_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \or_ln169_reg_3864[0]_i_11_n_3\
    );
\or_ln169_reg_3864[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_18_n_3\,
      I1 => sub_i_i29_reg_3668(1),
      I2 => \select_ln169_1_reg_3869[0]_i_19_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \or_ln169_reg_3864[0]_i_12_n_3\
    );
\or_ln169_reg_3864[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B2BB22B2"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_20_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      I5 => sub_i_i29_reg_3668(8),
      O => \or_ln169_reg_3864[0]_i_3_n_3\
    );
\or_ln169_reg_3864[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EB2E82E28228828"
    )
        port map (
      I0 => sub_i_i29_reg_3668(7),
      I1 => \select_ln169_1_reg_3869[0]_i_11_n_3\,
      I2 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I5 => sub_i_i29_reg_3668(6),
      O => \or_ln169_reg_3864[0]_i_4_n_3\
    );
\or_ln169_reg_3864[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(5),
      I1 => \select_ln169_1_reg_3869[0]_i_14_n_3\,
      I2 => \select_ln169_1_reg_3869[0]_i_15_n_3\,
      I3 => sub_i_i29_reg_3668(4),
      O => \or_ln169_reg_3864[0]_i_5_n_3\
    );
\or_ln169_reg_3864[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(3),
      I1 => \select_ln169_1_reg_3869[0]_i_16_n_3\,
      I2 => \select_ln169_1_reg_3869[0]_i_17_n_3\,
      I3 => sub_i_i29_reg_3668(2),
      O => \or_ln169_reg_3864[0]_i_6_n_3\
    );
\or_ln169_reg_3864[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sub_i_i29_reg_3668(1),
      I1 => \select_ln169_1_reg_3869[0]_i_18_n_3\,
      I2 => \select_ln169_1_reg_3869[0]_i_19_n_3\,
      I3 => zext_ln37_reg_3648(0),
      O => \or_ln169_reg_3864[0]_i_7_n_3\
    );
\or_ln169_reg_3864[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A599A9A59599A59"
    )
        port map (
      I0 => sub_i_i29_reg_3668(8),
      I1 => \select_ln169_1_reg_3869[0]_i_20_n_3\,
      I2 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I3 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      O => \or_ln169_reg_3864[0]_i_8_n_3\
    );
\or_ln169_reg_3864[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_11_n_3\,
      I1 => sub_i_i29_reg_3668(7),
      I2 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      I3 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => sub_i_i29_reg_3668(6),
      O => \or_ln169_reg_3864[0]_i_9_n_3\
    );
\or_ln169_reg_3864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => p_1_in4_out,
      Q => or_ln169_reg_3864,
      R => '0'
    );
\or_ln169_reg_3864_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_or_ln169_reg_3864_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => icmp_ln171_fu_2099_p2,
      CO(3) => \or_ln169_reg_3864_reg[0]_i_2_n_7\,
      CO(2) => \or_ln169_reg_3864_reg[0]_i_2_n_8\,
      CO(1) => \or_ln169_reg_3864_reg[0]_i_2_n_9\,
      CO(0) => \or_ln169_reg_3864_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \or_ln169_reg_3864[0]_i_3_n_3\,
      DI(3) => \or_ln169_reg_3864[0]_i_4_n_3\,
      DI(2) => \or_ln169_reg_3864[0]_i_5_n_3\,
      DI(1) => \or_ln169_reg_3864[0]_i_6_n_3\,
      DI(0) => \or_ln169_reg_3864[0]_i_7_n_3\,
      O(7 downto 0) => \NLW_or_ln169_reg_3864_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \or_ln169_reg_3864[0]_i_8_n_3\,
      S(3) => \or_ln169_reg_3864[0]_i_9_n_3\,
      S(2) => \or_ln169_reg_3864[0]_i_10_n_3\,
      S(1) => \or_ln169_reg_3864[0]_i_11_n_3\,
      S(0) => \or_ln169_reg_3864[0]_i_12_n_3\
    );
\or_ln202_10_reg_4044[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080F08"
    )
        port map (
      I0 => add_ln197_2_reg_3996(3),
      I1 => and_ln192_15_reg_4013,
      I2 => \icmp_ln194_12_reg_4024[0]_i_2_n_3\,
      I3 => add_ln197_2_reg_3996(2),
      I4 => \add_ln197_6_reg_4034[2]_i_2_n_3\,
      I5 => \or_ln202_10_reg_4044[0]_i_2_n_3\,
      O => or_ln202_10_fu_3318_p2
    );
\or_ln202_10_reg_4044[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C00080000000"
    )
        port map (
      I0 => and_ln192_1_reg_3879_pp3_iter4_reg,
      I1 => \or_ln202_10_reg_4044[0]_i_3_n_3\,
      I2 => and_ln192_15_reg_4013,
      I3 => and_ln192_reg_3969,
      I4 => add_ln197_2_reg_3996(0),
      I5 => add_ln197_2_reg_3996(1),
      O => \or_ln202_10_reg_4044[0]_i_2_n_3\
    );
\or_ln202_10_reg_4044[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => add_ln197_2_reg_3996(2),
      I1 => and_ln192_14_reg_4007,
      I2 => and_ln192_13_reg_4001,
      I3 => and_ln192_12_reg_3990,
      O => \or_ln202_10_reg_4044[0]_i_3_n_3\
    );
\or_ln202_10_reg_4044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => or_ln202_10_fu_3318_p2,
      Q => or_ln202_10_reg_4044,
      R => '0'
    );
\or_ln202_3_reg_4019[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030F030F010F0101"
    )
        port map (
      I0 => \or_ln202_3_reg_4019[0]_i_2_n_3\,
      I1 => \add_ln197_2_reg_3996[3]_i_5_n_3\,
      I2 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      I3 => \or_ln202_3_reg_4019[0]_i_3_n_3\,
      I4 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I5 => \or_ln202_3_reg_4019[0]_i_5_n_3\,
      O => or_ln202_3_fu_3078_p2
    );
\or_ln202_3_reg_4019[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222000"
    )
        port map (
      I0 => \add_ln197_2_reg_3996[3]_i_11_n_3\,
      I1 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      I2 => and_ln192_1_reg_3879,
      I3 => and_ln192_2_reg_3886,
      I4 => and_ln192_7_reg_3920,
      I5 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      O => \or_ln202_3_reg_4019[0]_i_2_n_3\
    );
\or_ln202_3_reg_4019[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => and_ln192_7_reg_3920,
      I1 => and_ln192_2_reg_3886,
      I2 => and_ln192_1_reg_3879,
      O => \or_ln202_3_reg_4019[0]_i_3_n_3\
    );
\or_ln202_3_reg_4019[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30000090"
    )
        port map (
      I0 => icmp_ln171_1_fu_2579_p2,
      I1 => select_ln169_1_reg_3869(1),
      I2 => or_ln169_reg_3864,
      I3 => select_ln169_1_reg_3869(0),
      I4 => p_0_in23_in,
      O => \or_ln202_3_reg_4019[0]_i_4_n_3\
    );
\or_ln202_3_reg_4019[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => and_ln192_6_reg_3914,
      I1 => \or_ln202_3_reg_4019[0]_i_6_n_3\,
      I2 => and_ln192_5_reg_3907,
      O => \or_ln202_3_reg_4019[0]_i_5_n_3\
    );
\or_ln202_3_reg_4019[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => and_ln192_4_reg_3900,
      I1 => and_ln192_2_reg_3886,
      I2 => icmp_ln192_reg_3874,
      I3 => or_ln162_reg_3853,
      I4 => and_ln192_1_reg_3879,
      I5 => and_ln192_3_reg_3893,
      O => \or_ln202_3_reg_4019[0]_i_6_n_3\
    );
\or_ln202_3_reg_4019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => or_ln202_3_fu_3078_p2,
      Q => or_ln202_3_reg_4019,
      R => '0'
    );
\or_ln202_7_reg_4039[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFFFF"
    )
        port map (
      I0 => \or_ln202_7_reg_4039[0]_i_2_n_3\,
      I1 => \or_ln202_7_reg_4039[0]_i_3_n_3\,
      I2 => and_ln192_11_reg_3975,
      I3 => icmp_ln194_4_reg_3980,
      I4 => \add_ln197_6_reg_4034[4]_i_3_n_3\,
      I5 => or_ln202_3_reg_4019,
      O => or_ln202_7_fu_3301_p2
    );
\or_ln202_7_reg_4039[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => and_ln192_12_reg_3990,
      I1 => select_ln192_7_reg_3985(3),
      I2 => select_ln192_7_reg_3985(1),
      I3 => select_ln192_7_reg_3985(2),
      I4 => add_ln197_2_reg_3996(0),
      O => \or_ln202_7_reg_4039[0]_i_2_n_3\
    );
\or_ln202_7_reg_4039[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => and_ln192_13_reg_4001,
      I1 => and_ln192_12_reg_3990,
      I2 => add_ln197_2_reg_3996(3),
      I3 => add_ln197_2_reg_3996(2),
      I4 => add_ln197_2_reg_3996(0),
      I5 => add_ln197_2_reg_3996(1),
      O => \or_ln202_7_reg_4039[0]_i_3_n_3\
    );
\or_ln202_7_reg_4039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln193_6_reg_40290,
      D => or_ln202_7_fu_3301_p2,
      Q => or_ln202_7_reg_4039,
      R => '0'
    );
\row_ind_V_0_0_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      O => \row_ind_V_0_0_fu_158[2]_i_1_n_3\
    );
\row_ind_V_0_0_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_V_0_0_fu_158[2]_i_1_n_3\,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_0_0_fu_158_reg(0),
      R => '0'
    );
\row_ind_V_0_0_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_V_0_0_fu_158[2]_i_1_n_3\,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_0_0_fu_158_reg(1),
      R => '0'
    );
\row_ind_V_0_0_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_V_0_0_fu_158[2]_i_1_n_3\,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_0_0_fu_158_reg(2),
      R => '0'
    );
\row_ind_V_0_0_load_reg_3559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_158_reg(0),
      Q => \row_ind_V_0_0_load_reg_3559_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_0_0_load_reg_3559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_158_reg(1),
      Q => \row_ind_V_0_0_load_reg_3559_reg_n_3_[1]\,
      R => '0'
    );
\row_ind_V_0_0_load_reg_3559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_0_0_fu_158_reg(2),
      Q => \row_ind_V_0_0_load_reg_3559_reg_n_3_[2]\,
      R => '0'
    );
\row_ind_V_0_2_reg_486[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => init_row_ind_fu_1409_p2(0)
    );
\row_ind_V_0_2_reg_486[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => init_row_ind_fu_1409_p2(1)
    );
\row_ind_V_0_2_reg_486[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      I1 => ap_done_reg,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      I3 => ap_NS_fsm178_out,
      O => row_ind_V_0_2_reg_486
    );
\row_ind_V_0_2_reg_486[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => ap_NS_fsm178_out
    );
\row_ind_V_0_2_reg_486[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      O => init_row_ind_fu_1409_p2(2)
    );
\row_ind_V_0_2_reg_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm178_out,
      D => init_row_ind_fu_1409_p2(0),
      Q => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      R => row_ind_V_0_2_reg_486
    );
\row_ind_V_0_2_reg_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm178_out,
      D => init_row_ind_fu_1409_p2(1),
      Q => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      R => row_ind_V_0_2_reg_486
    );
\row_ind_V_0_2_reg_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm178_out,
      D => init_row_ind_fu_1409_p2(2),
      Q => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      R => row_ind_V_0_2_reg_486
    );
\row_ind_V_0_reg_584[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_1_reg_573(0),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_1_0_load_reg_3564_reg(0),
      O => \row_ind_V_0_reg_584[0]_i_1_n_3\
    );
\row_ind_V_0_reg_584[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_1_reg_573(1),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_1_0_load_reg_3564_reg(1),
      O => \row_ind_V_0_reg_584[1]_i_1_n_3\
    );
\row_ind_V_0_reg_584[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_1_reg_573(2),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_1_0_load_reg_3564_reg(2),
      O => \row_ind_V_0_reg_584[2]_i_1_n_3\
    );
\row_ind_V_0_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_0_reg_584[0]_i_1_n_3\,
      Q => row_ind_V_0_reg_584(0),
      R => '0'
    );
\row_ind_V_0_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_0_reg_584[1]_i_1_n_3\,
      Q => row_ind_V_0_reg_584(1),
      R => '0'
    );
\row_ind_V_0_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_0_reg_584[2]_i_1_n_3\,
      Q => row_ind_V_0_reg_584(2),
      R => '0'
    );
\row_ind_V_1_0_fu_162[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I1 => ap_CS_fsm_state2,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => row_ind_V_1_0_fu_162_reg0
    );
\row_ind_V_1_0_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_1_0_fu_162_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_1_0_fu_162_reg(0),
      R => '0'
    );
\row_ind_V_1_0_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_1_0_fu_162_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_1_0_fu_162_reg(1),
      R => '0'
    );
\row_ind_V_1_0_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_1_0_fu_162_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_1_0_fu_162_reg(2),
      R => '0'
    );
\row_ind_V_1_0_load_reg_3564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_162_reg(0),
      Q => row_ind_V_1_0_load_reg_3564_reg(0),
      R => '0'
    );
\row_ind_V_1_0_load_reg_3564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_162_reg(1),
      Q => row_ind_V_1_0_load_reg_3564_reg(1),
      R => '0'
    );
\row_ind_V_1_0_load_reg_3564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_1_0_fu_162_reg(2),
      Q => row_ind_V_1_0_load_reg_3564_reg(2),
      R => '0'
    );
\row_ind_V_1_reg_573[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_2_reg_562(0),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_2_0_load_reg_3569_reg(0),
      O => \row_ind_V_1_reg_573[0]_i_1_n_3\
    );
\row_ind_V_1_reg_573[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_2_reg_562(1),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_2_0_load_reg_3569_reg(1),
      O => \row_ind_V_1_reg_573[1]_i_1_n_3\
    );
\row_ind_V_1_reg_573[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_2_reg_562(2),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_2_0_load_reg_3569_reg(2),
      O => \row_ind_V_1_reg_573[2]_i_1_n_3\
    );
\row_ind_V_1_reg_573_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_1_reg_573[0]_i_1_n_3\,
      Q => row_ind_V_1_reg_573(0),
      R => '0'
    );
\row_ind_V_1_reg_573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_1_reg_573[1]_i_1_n_3\,
      Q => row_ind_V_1_reg_573(1),
      R => '0'
    );
\row_ind_V_1_reg_573_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_1_reg_573[2]_i_1_n_3\,
      Q => row_ind_V_1_reg_573(2),
      R => '0'
    );
\row_ind_V_2_0_fu_166[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I1 => ap_CS_fsm_state2,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => row_ind_V_2_0_fu_166_reg0
    );
\row_ind_V_2_0_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_0_fu_166_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_2_0_fu_166_reg(0),
      R => '0'
    );
\row_ind_V_2_0_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_0_fu_166_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_2_0_fu_166_reg(1),
      R => '0'
    );
\row_ind_V_2_0_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_2_0_fu_166_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_2_0_fu_166_reg(2),
      R => '0'
    );
\row_ind_V_2_0_load_reg_3569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_166_reg(0),
      Q => row_ind_V_2_0_load_reg_3569_reg(0),
      R => '0'
    );
\row_ind_V_2_0_load_reg_3569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_166_reg(1),
      Q => row_ind_V_2_0_load_reg_3569_reg(1),
      R => '0'
    );
\row_ind_V_2_0_load_reg_3569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_2_0_fu_166_reg(2),
      Q => row_ind_V_2_0_load_reg_3569_reg(2),
      R => '0'
    );
\row_ind_V_2_reg_562[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_3_reg_551(0),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_3_0_load_reg_3574_reg(0),
      O => \row_ind_V_2_reg_562[0]_i_1_n_3\
    );
\row_ind_V_2_reg_562[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_3_reg_551(1),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_3_0_load_reg_3574_reg(1),
      O => \row_ind_V_2_reg_562[1]_i_1_n_3\
    );
\row_ind_V_2_reg_562[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_3_reg_551(2),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_3_0_load_reg_3574_reg(2),
      O => \row_ind_V_2_reg_562[2]_i_1_n_3\
    );
\row_ind_V_2_reg_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_2_reg_562[0]_i_1_n_3\,
      Q => row_ind_V_2_reg_562(0),
      R => '0'
    );
\row_ind_V_2_reg_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_2_reg_562[1]_i_1_n_3\,
      Q => row_ind_V_2_reg_562(1),
      R => '0'
    );
\row_ind_V_2_reg_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_2_reg_562[2]_i_1_n_3\,
      Q => row_ind_V_2_reg_562(2),
      R => '0'
    );
\row_ind_V_3_0_fu_170[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I3 => ap_CS_fsm_state2,
      O => row_ind_V_3_0_fu_170_reg0
    );
\row_ind_V_3_0_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_3_0_fu_170_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_3_0_fu_170(0),
      R => '0'
    );
\row_ind_V_3_0_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_3_0_fu_170_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_3_0_fu_170(1),
      R => '0'
    );
\row_ind_V_3_0_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_3_0_fu_170_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_3_0_fu_170(2),
      R => '0'
    );
\row_ind_V_3_0_load_reg_3574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_3_0_fu_170(0),
      Q => row_ind_V_3_0_load_reg_3574_reg(0),
      R => '0'
    );
\row_ind_V_3_0_load_reg_3574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_3_0_fu_170(1),
      Q => row_ind_V_3_0_load_reg_3574_reg(1),
      R => '0'
    );
\row_ind_V_3_0_load_reg_3574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_3_0_fu_170(2),
      Q => row_ind_V_3_0_load_reg_3574_reg(2),
      R => '0'
    );
\row_ind_V_3_reg_551[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_4_reg_540(0),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_4_0_load_reg_3579_reg(0),
      O => \row_ind_V_3_reg_551[0]_i_1_n_3\
    );
\row_ind_V_3_reg_551[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_4_reg_540(1),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_4_0_load_reg_3579_reg(1),
      O => \row_ind_V_3_reg_551[1]_i_1_n_3\
    );
\row_ind_V_3_reg_551[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_4_reg_540(2),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_4_0_load_reg_3579_reg(2),
      O => \row_ind_V_3_reg_551[2]_i_1_n_3\
    );
\row_ind_V_3_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_3_reg_551[0]_i_1_n_3\,
      Q => row_ind_V_3_reg_551(0),
      R => '0'
    );
\row_ind_V_3_reg_551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_3_reg_551[1]_i_1_n_3\,
      Q => row_ind_V_3_reg_551(1),
      R => '0'
    );
\row_ind_V_3_reg_551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_3_reg_551[2]_i_1_n_3\,
      Q => row_ind_V_3_reg_551(2),
      R => '0'
    );
\row_ind_V_4_0_fu_174[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      O => row_ind_V_4_0_fu_174_reg0
    );
\row_ind_V_4_0_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_4_0_fu_174_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_4_0_fu_174_reg(0),
      R => '0'
    );
\row_ind_V_4_0_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_4_0_fu_174_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_4_0_fu_174_reg(1),
      R => '0'
    );
\row_ind_V_4_0_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_4_0_fu_174_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_4_0_fu_174_reg(2),
      R => '0'
    );
\row_ind_V_4_0_load_reg_3579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_4_0_fu_174_reg(0),
      Q => row_ind_V_4_0_load_reg_3579_reg(0),
      R => '0'
    );
\row_ind_V_4_0_load_reg_3579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_4_0_fu_174_reg(1),
      Q => row_ind_V_4_0_load_reg_3579_reg(1),
      R => '0'
    );
\row_ind_V_4_0_load_reg_3579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_4_0_fu_174_reg(2),
      Q => row_ind_V_4_0_load_reg_3579_reg(2),
      R => '0'
    );
\row_ind_V_4_reg_540[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_5_1_reg_530(0),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_5_0_load_reg_3584_reg(0),
      O => \row_ind_V_4_reg_540[0]_i_1_n_3\
    );
\row_ind_V_4_reg_540[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_5_1_reg_530(1),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_5_0_load_reg_3584_reg(1),
      O => \row_ind_V_4_reg_540[1]_i_1_n_3\
    );
\row_ind_V_4_reg_540[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_5_1_reg_530(2),
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_5_0_load_reg_3584_reg(2),
      O => \row_ind_V_4_reg_540[2]_i_1_n_3\
    );
\row_ind_V_4_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_4_reg_540[0]_i_1_n_3\,
      Q => row_ind_V_4_reg_540(0),
      R => '0'
    );
\row_ind_V_4_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_4_reg_540[1]_i_1_n_3\,
      Q => row_ind_V_4_reg_540(1),
      R => '0'
    );
\row_ind_V_4_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_4_reg_540[2]_i_1_n_3\,
      Q => row_ind_V_4_reg_540(2),
      R => '0'
    );
\row_ind_V_5_0_fu_178[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      O => row_ind_V_5_0_fu_178_reg0
    );
\row_ind_V_5_0_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_5_0_fu_178_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_5_0_fu_178_reg(0),
      R => '0'
    );
\row_ind_V_5_0_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_5_0_fu_178_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_5_0_fu_178_reg(1),
      R => '0'
    );
\row_ind_V_5_0_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_5_0_fu_178_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_5_0_fu_178_reg(2),
      R => '0'
    );
\row_ind_V_5_0_load_reg_3584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_5_0_fu_178_reg(0),
      Q => row_ind_V_5_0_load_reg_3584_reg(0),
      R => '0'
    );
\row_ind_V_5_0_load_reg_3584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_5_0_fu_178_reg(1),
      Q => row_ind_V_5_0_load_reg_3584_reg(1),
      R => '0'
    );
\row_ind_V_5_0_load_reg_3584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_5_0_fu_178_reg(2),
      Q => row_ind_V_5_0_load_reg_3584_reg(2),
      R => '0'
    );
\row_ind_V_5_1_reg_530[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_6_reg_595_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_6_0_load_reg_3589_reg(0),
      O => \row_ind_V_5_1_reg_530[0]_i_1_n_3\
    );
\row_ind_V_5_1_reg_530[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_6_reg_595_reg_n_3_[1]\,
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_6_0_load_reg_3589_reg(1),
      O => \row_ind_V_5_1_reg_530[1]_i_1_n_3\
    );
\row_ind_V_5_1_reg_530[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \row_ind_V_6_reg_595_reg_n_3_[2]\,
      I1 => ap_CS_fsm_state18,
      I2 => row_ind_V_6_0_load_reg_3589_reg(2),
      O => \row_ind_V_5_1_reg_530[2]_i_1_n_3\
    );
\row_ind_V_5_1_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_5_1_reg_530[0]_i_1_n_3\,
      Q => row_ind_V_5_1_reg_530(0),
      R => '0'
    );
\row_ind_V_5_1_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_5_1_reg_530[1]_i_1_n_3\,
      Q => row_ind_V_5_1_reg_530(1),
      R => '0'
    );
\row_ind_V_5_1_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_5_1_reg_530[2]_i_1_n_3\,
      Q => row_ind_V_5_1_reg_530(2),
      R => '0'
    );
\row_ind_V_6_0_fu_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      I2 => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      I3 => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      O => row_ind_V_6_0_fu_182_reg0
    );
\row_ind_V_6_0_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_6_0_fu_182_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[0]\,
      Q => row_ind_V_6_0_fu_182_reg(0),
      R => '0'
    );
\row_ind_V_6_0_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_6_0_fu_182_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[1]\,
      Q => row_ind_V_6_0_fu_182_reg(1),
      R => '0'
    );
\row_ind_V_6_0_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_ind_V_6_0_fu_182_reg0,
      D => \row_ind_V_0_2_reg_486_reg_n_3_[2]\,
      Q => row_ind_V_6_0_fu_182_reg(2),
      R => '0'
    );
\row_ind_V_6_0_load_reg_3589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_6_0_fu_182_reg(0),
      Q => row_ind_V_6_0_load_reg_3589_reg(0),
      R => '0'
    );
\row_ind_V_6_0_load_reg_3589_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_6_0_fu_182_reg(1),
      Q => row_ind_V_6_0_load_reg_3589_reg(1),
      R => '0'
    );
\row_ind_V_6_0_load_reg_3589_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_V_6_0_fu_182_reg(2),
      Q => row_ind_V_6_0_load_reg_3589_reg(2),
      R => '0'
    );
\row_ind_V_6_reg_595[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_0_reg_584(0),
      I1 => ap_CS_fsm_state18,
      I2 => \row_ind_V_0_0_load_reg_3559_reg_n_3_[0]\,
      O => \row_ind_V_6_reg_595[0]_i_1_n_3\
    );
\row_ind_V_6_reg_595[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_0_reg_584(1),
      I1 => ap_CS_fsm_state18,
      I2 => \row_ind_V_0_0_load_reg_3559_reg_n_3_[1]\,
      O => \row_ind_V_6_reg_595[1]_i_1_n_3\
    );
\row_ind_V_6_reg_595[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_ind_V_0_reg_584(2),
      I1 => ap_CS_fsm_state18,
      I2 => \row_ind_V_0_0_load_reg_3559_reg_n_3_[2]\,
      O => \row_ind_V_6_reg_595[2]_i_1_n_3\
    );
\row_ind_V_6_reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_6_reg_595[0]_i_1_n_3\,
      Q => \row_ind_V_6_reg_595_reg_n_3_[0]\,
      R => '0'
    );
\row_ind_V_6_reg_595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_6_reg_595[1]_i_1_n_3\,
      Q => \row_ind_V_6_reg_595_reg_n_3_[1]\,
      R => '0'
    );
\row_ind_V_6_reg_595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \row_ind_V_6_reg_595[2]_i_1_n_3\,
      Q => \row_ind_V_6_reg_595_reg_n_3_[2]\,
      R => '0'
    );
\select_ln162_1_reg_3859[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_19_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \select_ln162_1_reg_3859[0]_i_18_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \select_ln162_1_reg_3859[0]_i_10_n_3\
    );
\select_ln162_1_reg_3859[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[7]\,
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_0_3_1_reg_1209(7),
      O => \select_ln162_1_reg_3859[0]_i_11_n_3\
    );
\select_ln162_1_reg_3859[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_21_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \select_ln162_1_reg_3859[0]_i_22_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \select_ln162_1_reg_3859[0]_i_23_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_12_n_3\
    );
\select_ln162_1_reg_3859[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_3_1_reg_1209(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[6]\,
      O => \select_ln162_1_reg_3859[0]_i_13_n_3\
    );
\select_ln162_1_reg_3859[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_22_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \select_ln162_1_reg_3859[0]_i_21_n_3\,
      I3 => \select_ln162_1_reg_3859[0]_i_23_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \select_ln162_1_reg_3859[0]_i_14_n_3\
    );
\select_ln162_1_reg_3859[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_21_n_3\,
      I1 => src_buf_V_0_3_1_reg_1209(4),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[4]\,
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \select_ln162_1_reg_3859[0]_i_15_n_3\
    );
\select_ln162_1_reg_3859[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_24_n_3\,
      I1 => src_buf_V_0_3_1_reg_1209(3),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[3]\,
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \select_ln162_1_reg_3859[0]_i_16_n_3\
    );
\select_ln162_1_reg_3859[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_25_n_3\,
      I1 => src_buf_V_0_3_1_reg_1209(2),
      I2 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[2]\,
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \select_ln162_1_reg_3859[0]_i_17_n_3\
    );
\select_ln162_1_reg_3859[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I1 => src_buf_V_0_3_1_reg_1209(0),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\,
      I4 => \select_ln162_1_reg_3859[0]_i_26_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_18_n_3\
    );
\select_ln162_1_reg_3859[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(0),
      I1 => src_buf_V_3_3_1_reg_1077(0),
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\,
      I3 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I4 => src_buf_V_0_3_1_reg_1209(0),
      O => \select_ln162_1_reg_3859[0]_i_19_n_3\
    );
\select_ln162_1_reg_3859[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441141D14D17D1"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \select_ln162_1_reg_3859[0]_i_11_n_3\,
      I2 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \select_ln162_1_reg_3859[0]_i_2_n_3\
    );
\select_ln162_1_reg_3859[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_3_1_reg_1209(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[7]\,
      O => \select_ln162_1_reg_3859[0]_i_20_n_3\
    );
\select_ln162_1_reg_3859[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_24_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[3]\,
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_0_3_1_reg_1209(3),
      O => \select_ln162_1_reg_3859[0]_i_21_n_3\
    );
\select_ln162_1_reg_3859[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_3_1_reg_1209(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[4]\,
      O => \select_ln162_1_reg_3859[0]_i_22_n_3\
    );
\select_ln162_1_reg_3859[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_3_1_reg_1209(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[5]\,
      O => \select_ln162_1_reg_3859[0]_i_23_n_3\
    );
\select_ln162_1_reg_3859[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_25_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => \src_buf_V_0_2_1_reg_945_reg_n_3_[2]\,
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_0_3_1_reg_1209(2),
      O => \select_ln162_1_reg_3859[0]_i_24_n_3\
    );
\select_ln162_1_reg_3859[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\,
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_0_3_1_reg_1209(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \select_ln162_1_reg_3859[0]_i_26_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_25_n_3\
    );
\select_ln162_1_reg_3859[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_0_3_1_reg_1209(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => \src_buf_V_0_2_1_reg_945_reg_n_3_[1]\,
      O => \select_ln162_1_reg_3859[0]_i_26_n_3\
    );
\select_ln162_1_reg_3859[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \select_ln162_1_reg_3859[0]_i_14_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \select_ln162_1_reg_3859[0]_i_15_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_3_n_3\
    );
\select_ln162_1_reg_3859[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \select_ln162_1_reg_3859[0]_i_16_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \select_ln162_1_reg_3859[0]_i_17_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_4_n_3\
    );
\select_ln162_1_reg_3859[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \select_ln162_1_reg_3859[0]_i_18_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \select_ln162_1_reg_3859[0]_i_19_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_5_n_3\
    );
\select_ln162_1_reg_3859[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_20_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      O => \select_ln162_1_reg_3859[0]_i_6_n_3\
    );
\select_ln162_1_reg_3859[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_11_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \select_ln162_1_reg_3859[0]_i_12_n_3\,
      I3 => \select_ln162_1_reg_3859[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \select_ln162_1_reg_3859[0]_i_7_n_3\
    );
\select_ln162_1_reg_3859[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_14_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \select_ln162_1_reg_3859[0]_i_15_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \select_ln162_1_reg_3859[0]_i_8_n_3\
    );
\select_ln162_1_reg_3859[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln162_1_reg_3859[0]_i_16_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \select_ln162_1_reg_3859[0]_i_17_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \select_ln162_1_reg_3859[0]_i_9_n_3\
    );
\select_ln162_1_reg_3859[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln164_fu_2067_p2,
      I1 => p_0_in1_in,
      O => select_ln162_1_fu_2086_p3(1)
    );
\select_ln162_1_reg_3859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => p_0_in1_in,
      Q => select_ln162_1_reg_3859(0),
      R => '0'
    );
\select_ln162_1_reg_3859_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_select_ln162_1_reg_3859_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in1_in,
      CO(3) => \select_ln162_1_reg_3859_reg[0]_i_1_n_7\,
      CO(2) => \select_ln162_1_reg_3859_reg[0]_i_1_n_8\,
      CO(1) => \select_ln162_1_reg_3859_reg[0]_i_1_n_9\,
      CO(0) => \select_ln162_1_reg_3859_reg[0]_i_1_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \select_ln162_1_reg_3859[0]_i_2_n_3\,
      DI(2) => \select_ln162_1_reg_3859[0]_i_3_n_3\,
      DI(1) => \select_ln162_1_reg_3859[0]_i_4_n_3\,
      DI(0) => \select_ln162_1_reg_3859[0]_i_5_n_3\,
      O(7 downto 0) => \NLW_select_ln162_1_reg_3859_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \select_ln162_1_reg_3859[0]_i_6_n_3\,
      S(3) => \select_ln162_1_reg_3859[0]_i_7_n_3\,
      S(2) => \select_ln162_1_reg_3859[0]_i_8_n_3\,
      S(1) => \select_ln162_1_reg_3859[0]_i_9_n_3\,
      S(0) => \select_ln162_1_reg_3859[0]_i_10_n_3\
    );
\select_ln162_1_reg_3859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => select_ln162_1_fu_2086_p3(1),
      Q => select_ln162_1_reg_3859(1),
      R => '0'
    );
\select_ln169_1_reg_3869[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_19_n_3\,
      I1 => zext_ln37_reg_3648(0),
      I2 => \select_ln169_1_reg_3869[0]_i_18_n_3\,
      I3 => zext_ln37_reg_3648(1),
      O => \select_ln169_1_reg_3869[0]_i_10_n_3\
    );
\select_ln169_1_reg_3869[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(7),
      I1 => src_buf_V_3_3_1_reg_1077(7),
      I2 => src_buf_V_6_2_1_reg_653(7),
      I3 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I4 => src_buf_V_6_3_1_reg_969(7),
      O => \select_ln169_1_reg_3869[0]_i_11_n_3\
    );
\select_ln169_1_reg_3869[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_21_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \select_ln169_1_reg_3869[0]_i_22_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      I4 => \select_ln169_1_reg_3869[0]_i_23_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_12_n_3\
    );
\select_ln169_1_reg_3869[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_3_1_reg_969(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_6_2_1_reg_653(6),
      O => \select_ln169_1_reg_3869[0]_i_13_n_3\
    );
\select_ln169_1_reg_3869[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_22_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      I2 => \select_ln169_1_reg_3869[0]_i_21_n_3\,
      I3 => \select_ln169_1_reg_3869[0]_i_23_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      O => \select_ln169_1_reg_3869[0]_i_14_n_3\
    );
\select_ln169_1_reg_3869[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_21_n_3\,
      I1 => src_buf_V_6_3_1_reg_969(4),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_6_2_1_reg_653(4),
      I4 => src_buf_V_3_3_1_reg_1077(4),
      I5 => src_buf_V_3_2_reg_788(4),
      O => \select_ln169_1_reg_3869[0]_i_15_n_3\
    );
\select_ln169_1_reg_3869[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_24_n_3\,
      I1 => src_buf_V_6_3_1_reg_969(3),
      I2 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I3 => src_buf_V_6_2_1_reg_653(3),
      I4 => src_buf_V_3_3_1_reg_1077(3),
      I5 => src_buf_V_3_2_reg_788(3),
      O => \select_ln169_1_reg_3869[0]_i_16_n_3\
    );
\select_ln169_1_reg_3869[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_25_n_3\,
      I1 => src_buf_V_6_3_1_reg_969(2),
      I2 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I3 => src_buf_V_6_2_1_reg_653(2),
      I4 => src_buf_V_3_3_1_reg_1077(2),
      I5 => src_buf_V_3_2_reg_788(2),
      O => \select_ln169_1_reg_3869[0]_i_17_n_3\
    );
\select_ln169_1_reg_3869[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I1 => src_buf_V_6_3_1_reg_969(0),
      I2 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I3 => src_buf_V_6_2_1_reg_653(0),
      I4 => \select_ln169_1_reg_3869[0]_i_26_n_3\,
      I5 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_18_n_3\
    );
\select_ln169_1_reg_3869[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(0),
      I1 => src_buf_V_3_3_1_reg_1077(0),
      I2 => src_buf_V_6_2_1_reg_653(0),
      I3 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I4 => src_buf_V_6_3_1_reg_969(0),
      O => \select_ln169_1_reg_3869[0]_i_19_n_3\
    );
\select_ln169_1_reg_3869[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441141D14D17D1"
    )
        port map (
      I0 => zext_ln37_reg_3648(7),
      I1 => \select_ln169_1_reg_3869[0]_i_11_n_3\,
      I2 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I5 => zext_ln37_reg_3648(6),
      O => \select_ln169_1_reg_3869[0]_i_2_n_3\
    );
\select_ln169_1_reg_3869[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_3_1_reg_969(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_6_2_1_reg_653(7),
      O => \select_ln169_1_reg_3869[0]_i_20_n_3\
    );
\select_ln169_1_reg_3869[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_24_n_3\,
      I1 => src_buf_V_3_2_reg_788(3),
      I2 => src_buf_V_3_3_1_reg_1077(3),
      I3 => src_buf_V_6_2_1_reg_653(3),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_6_3_1_reg_969(3),
      O => \select_ln169_1_reg_3869[0]_i_21_n_3\
    );
\select_ln169_1_reg_3869[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_3_1_reg_969(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_2_1_reg_653(4),
      O => \select_ln169_1_reg_3869[0]_i_22_n_3\
    );
\select_ln169_1_reg_3869[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_3_1_reg_969(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_2_1_reg_653(5),
      O => \select_ln169_1_reg_3869[0]_i_23_n_3\
    );
\select_ln169_1_reg_3869[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_25_n_3\,
      I1 => src_buf_V_3_2_reg_788(2),
      I2 => src_buf_V_3_3_1_reg_1077(2),
      I3 => src_buf_V_6_2_1_reg_653(2),
      I4 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I5 => src_buf_V_6_3_1_reg_969(2),
      O => \select_ln169_1_reg_3869[0]_i_24_n_3\
    );
\select_ln169_1_reg_3869[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E200E20000"
    )
        port map (
      I0 => src_buf_V_6_2_1_reg_653(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_3_1_reg_969(0),
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      I4 => \and_ln192_5_reg_3907[0]_i_51_n_3\,
      I5 => \select_ln169_1_reg_3869[0]_i_26_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_25_n_3\
    );
\select_ln169_1_reg_3869[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_3_1_reg_969(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_6_2_1_reg_653(1),
      O => \select_ln169_1_reg_3869[0]_i_26_n_3\
    );
\select_ln169_1_reg_3869[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(5),
      I1 => \select_ln169_1_reg_3869[0]_i_14_n_3\,
      I2 => zext_ln37_reg_3648(4),
      I3 => \select_ln169_1_reg_3869[0]_i_15_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_3_n_3\
    );
\select_ln169_1_reg_3869[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(3),
      I1 => \select_ln169_1_reg_3869[0]_i_16_n_3\,
      I2 => zext_ln37_reg_3648(2),
      I3 => \select_ln169_1_reg_3869[0]_i_17_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_4_n_3\
    );
\select_ln169_1_reg_3869[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => zext_ln37_reg_3648(1),
      I1 => \select_ln169_1_reg_3869[0]_i_18_n_3\,
      I2 => zext_ln37_reg_3648(0),
      I3 => \select_ln169_1_reg_3869[0]_i_19_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_5_n_3\
    );
\select_ln169_1_reg_3869[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DD4D"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_20_n_3\,
      I1 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      I2 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I3 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I4 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      O => \select_ln169_1_reg_3869[0]_i_6_n_3\
    );
\select_ln169_1_reg_3869[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006099006609006"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_11_n_3\,
      I1 => zext_ln37_reg_3648(7),
      I2 => \select_ln169_1_reg_3869[0]_i_12_n_3\,
      I3 => \select_ln169_1_reg_3869[0]_i_13_n_3\,
      I4 => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      I5 => zext_ln37_reg_3648(6),
      O => \select_ln169_1_reg_3869[0]_i_7_n_3\
    );
\select_ln169_1_reg_3869[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_14_n_3\,
      I1 => zext_ln37_reg_3648(5),
      I2 => \select_ln169_1_reg_3869[0]_i_15_n_3\,
      I3 => zext_ln37_reg_3648(4),
      O => \select_ln169_1_reg_3869[0]_i_8_n_3\
    );
\select_ln169_1_reg_3869[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \select_ln169_1_reg_3869[0]_i_16_n_3\,
      I1 => zext_ln37_reg_3648(3),
      I2 => \select_ln169_1_reg_3869[0]_i_17_n_3\,
      I3 => zext_ln37_reg_3648(2),
      O => \select_ln169_1_reg_3869[0]_i_9_n_3\
    );
\select_ln169_1_reg_3869[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln171_fu_2099_p2,
      I1 => p_0_in3_in,
      O => select_ln169_1_fu_2118_p3(1)
    );
\select_ln169_1_reg_3869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => p_0_in3_in,
      Q => select_ln169_1_reg_3869(0),
      R => '0'
    );
\select_ln169_1_reg_3869_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_select_ln169_1_reg_3869_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in3_in,
      CO(3) => \select_ln169_1_reg_3869_reg[0]_i_1_n_7\,
      CO(2) => \select_ln169_1_reg_3869_reg[0]_i_1_n_8\,
      CO(1) => \select_ln169_1_reg_3869_reg[0]_i_1_n_9\,
      CO(0) => \select_ln169_1_reg_3869_reg[0]_i_1_n_10\,
      DI(7 downto 4) => B"0000",
      DI(3) => \select_ln169_1_reg_3869[0]_i_2_n_3\,
      DI(2) => \select_ln169_1_reg_3869[0]_i_3_n_3\,
      DI(1) => \select_ln169_1_reg_3869[0]_i_4_n_3\,
      DI(0) => \select_ln169_1_reg_3869[0]_i_5_n_3\,
      O(7 downto 0) => \NLW_select_ln169_1_reg_3869_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \select_ln169_1_reg_3869[0]_i_6_n_3\,
      S(3) => \select_ln169_1_reg_3869[0]_i_7_n_3\,
      S(2) => \select_ln169_1_reg_3869[0]_i_8_n_3\,
      S(1) => \select_ln169_1_reg_3869[0]_i_9_n_3\,
      S(0) => \select_ln169_1_reg_3869[0]_i_10_n_3\
    );
\select_ln169_1_reg_3869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => select_ln169_1_fu_2118_p3(1),
      Q => select_ln169_1_reg_3869(1),
      R => '0'
    );
\select_ln192_7_reg_3985[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A4A0A4A0A4A0"
    )
        port map (
      I0 => p_0_in27_in,
      I1 => icmp_ln171_4_fu_2675_p2,
      I2 => p_0_in29_in,
      I3 => icmp_ln171_3_fu_2643_p2,
      I4 => \add_ln197_2_reg_3996[3]_i_3_n_3\,
      I5 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      O => select_ln192_7_fu_3006_p3(1)
    );
\select_ln192_7_reg_3985[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A00000"
    )
        port map (
      I0 => p_0_in27_in,
      I1 => icmp_ln171_4_fu_2675_p2,
      I2 => p_0_in29_in,
      I3 => icmp_ln171_3_fu_2643_p2,
      I4 => \add_ln197_2_reg_3996[2]_i_4_n_3\,
      O => select_ln192_7_fu_3006_p3(2)
    );
\select_ln192_7_reg_3985[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A00000"
    )
        port map (
      I0 => p_0_in27_in,
      I1 => icmp_ln171_4_fu_2675_p2,
      I2 => p_0_in29_in,
      I3 => icmp_ln171_3_fu_2643_p2,
      I4 => \select_ln192_7_reg_3985[3]_i_2_n_3\,
      O => select_ln192_7_fu_3006_p3(3)
    );
\select_ln192_7_reg_3985[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A0000000000"
    )
        port map (
      I0 => \add_ln197_2_reg_3996[3]_i_4_n_3\,
      I1 => \add_ln197_2_reg_3996[3]_i_2_n_3\,
      I2 => \add_ln197_2_reg_3996[3]_i_6_n_3\,
      I3 => \or_ln202_3_reg_4019[0]_i_4_n_3\,
      I4 => \add_ln197_2_reg_3996[0]_i_2_n_3\,
      I5 => and_ln192_7_reg_3920,
      O => \select_ln192_7_reg_3985[3]_i_2_n_3\
    );
\select_ln192_7_reg_3985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => select_ln192_7_fu_3006_p3(1),
      Q => select_ln192_7_reg_3985(1),
      R => '0'
    );
\select_ln192_7_reg_3985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => select_ln192_7_fu_3006_p3(2),
      Q => select_ln192_7_reg_3985(2),
      R => '0'
    );
\select_ln192_7_reg_3985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln197_2_reg_39960,
      D => select_ln192_7_fu_3006_p3(3),
      Q => select_ln192_7_reg_3985(3),
      R => '0'
    );
\spec_select5203_reg_3707[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \cmp_i_i307_i_reg_3692[0]_i_3_n_3\,
      I1 => \empty_30_reg_607_reg__0\(2),
      I2 => empty_30_reg_607_reg(1),
      O => \spec_select5203_reg_3707[0]_i_1_n_3\
    );
\spec_select5203_reg_3707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => \spec_select5203_reg_3707[0]_i_1_n_3\,
      Q => spec_select5203_reg_3707,
      R => '0'
    );
\spec_select5219_reg_3712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A28"
    )
        port map (
      I0 => \cmp_i_i307_i_reg_3692[0]_i_3_n_3\,
      I1 => empty_30_reg_607_reg(1),
      I2 => \empty_30_reg_607_reg__0\(2),
      I3 => \empty_30_reg_607_reg__0\(0),
      O => spec_select5219_fu_1610_p2
    );
\spec_select5219_reg_3712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => spec_select5219_fu_1610_p2,
      Q => spec_select5219_reg_3712,
      R => '0'
    );
\spec_select5235_reg_3717[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => cmp_i_i213_i_6_fu_1616_p2,
      I1 => \empty_30_reg_607_reg__0\(5),
      I2 => \empty_30_reg_607_reg__0\(4),
      I3 => \empty_30_reg_607_reg__0\(3),
      I4 => \cmp_i_i307_i_reg_3692[0]_i_4_n_3\,
      I5 => \empty_30_reg_607_reg__0\(10),
      O => spec_select5235_fu_1622_p2
    );
\spec_select5235_reg_3717[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFFE000"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(3),
      I1 => \empty_30_reg_607[7]_i_2_n_3\,
      I2 => \empty_30_reg_607_reg__0\(5),
      I3 => \empty_30_reg_607_reg__0\(4),
      I4 => \empty_30_reg_607_reg__0\(6),
      I5 => \empty_30_reg_607_reg__0\(7),
      O => \spec_select5235_reg_3717[0]_i_10_n_3\
    );
\spec_select5235_reg_3717[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888881111111"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(4),
      I1 => \empty_30_reg_607_reg__0\(5),
      I2 => \empty_30_reg_607_reg__0\(2),
      I3 => \empty_30_reg_607_reg__0\(0),
      I4 => empty_30_reg_607_reg(1),
      I5 => \empty_30_reg_607_reg__0\(3),
      O => \spec_select5235_reg_3717[0]_i_11_n_3\
    );
\spec_select5235_reg_3717[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(3),
      I1 => empty_30_reg_607_reg(1),
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => \empty_30_reg_607_reg__0\(2),
      O => \spec_select5235_reg_3717[0]_i_12_n_3\
    );
\spec_select5235_reg_3717[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_30_reg_607_reg(1),
      I1 => \empty_30_reg_607_reg__0\(0),
      O => \spec_select5235_reg_3717[0]_i_13_n_3\
    );
\spec_select5235_reg_3717[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(4),
      I1 => \empty_30_reg_607_reg__0\(5),
      I2 => \empty_30_reg_607_reg__0\(2),
      I3 => \empty_30_reg_607_reg__0\(0),
      I4 => empty_30_reg_607_reg(1),
      I5 => \empty_30_reg_607_reg__0\(3),
      O => \spec_select5235_reg_3717[0]_i_14_n_3\
    );
\spec_select5235_reg_3717[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(8),
      I1 => \spec_select5235_reg_3717[0]_i_14_n_3\,
      I2 => \empty_30_reg_607_reg__0\(6),
      I3 => \empty_30_reg_607_reg__0\(7),
      I4 => \empty_30_reg_607_reg__0\(9),
      O => \spec_select5235_reg_3717[0]_i_3_n_3\
    );
\spec_select5235_reg_3717[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBEBBBEBBBBBBB"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(7),
      I1 => \empty_30_reg_607_reg__0\(6),
      I2 => \empty_30_reg_607_reg__0\(4),
      I3 => \empty_30_reg_607_reg__0\(5),
      I4 => \empty_30_reg_607[7]_i_2_n_3\,
      I5 => \empty_30_reg_607_reg__0\(3),
      O => \spec_select5235_reg_3717[0]_i_4_n_3\
    );
\spec_select5235_reg_3717[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFFFFFEAAA"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(3),
      I1 => empty_30_reg_607_reg(1),
      I2 => \empty_30_reg_607_reg__0\(0),
      I3 => \empty_30_reg_607_reg__0\(2),
      I4 => \empty_30_reg_607_reg__0\(5),
      I5 => \empty_30_reg_607_reg__0\(4),
      O => \spec_select5235_reg_3717[0]_i_5_n_3\
    );
\spec_select5235_reg_3717[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA7F"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(2),
      I1 => \empty_30_reg_607_reg__0\(0),
      I2 => empty_30_reg_607_reg(1),
      I3 => \empty_30_reg_607_reg__0\(3),
      O => \spec_select5235_reg_3717[0]_i_6_n_3\
    );
\spec_select5235_reg_3717[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(0),
      I1 => empty_30_reg_607_reg(1),
      O => \spec_select5235_reg_3717[0]_i_7_n_3\
    );
\spec_select5235_reg_3717[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(10),
      I1 => \empty_30_reg_607_reg__0\(7),
      I2 => \empty_30_reg_607_reg__0\(8),
      I3 => \spec_select5235_reg_3717[0]_i_14_n_3\,
      I4 => \empty_30_reg_607_reg__0\(6),
      I5 => \empty_30_reg_607_reg__0\(9),
      O => \spec_select5235_reg_3717[0]_i_8_n_3\
    );
\spec_select5235_reg_3717[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
        port map (
      I0 => \empty_30_reg_607_reg__0\(9),
      I1 => \empty_30_reg_607_reg__0\(7),
      I2 => \empty_30_reg_607_reg__0\(6),
      I3 => \spec_select5235_reg_3717[0]_i_14_n_3\,
      I4 => \empty_30_reg_607_reg__0\(8),
      O => \spec_select5235_reg_3717[0]_i_9_n_3\
    );
\spec_select5235_reg_3717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => spec_select5235_fu_1622_p2,
      Q => spec_select5235_reg_3717,
      R => '0'
    );
\spec_select5235_reg_3717_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_spec_select5235_reg_3717_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => cmp_i_i213_i_6_fu_1616_p2,
      CO(4) => \spec_select5235_reg_3717_reg[0]_i_2_n_6\,
      CO(3) => \spec_select5235_reg_3717_reg[0]_i_2_n_7\,
      CO(2) => \spec_select5235_reg_3717_reg[0]_i_2_n_8\,
      CO(1) => \spec_select5235_reg_3717_reg[0]_i_2_n_9\,
      CO(0) => \spec_select5235_reg_3717_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \spec_select5235_reg_3717[0]_i_3_n_3\,
      DI(3) => \spec_select5235_reg_3717[0]_i_4_n_3\,
      DI(2) => \spec_select5235_reg_3717[0]_i_5_n_3\,
      DI(1) => \spec_select5235_reg_3717[0]_i_6_n_3\,
      DI(0) => \spec_select5235_reg_3717[0]_i_7_n_3\,
      O(7 downto 0) => \NLW_spec_select5235_reg_3717_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \spec_select5235_reg_3717[0]_i_8_n_3\,
      S(4) => \spec_select5235_reg_3717[0]_i_9_n_3\,
      S(3) => \spec_select5235_reg_3717[0]_i_10_n_3\,
      S(2) => \spec_select5235_reg_3717[0]_i_11_n_3\,
      S(1) => \spec_select5235_reg_3717[0]_i_12_n_3\,
      S(0) => \spec_select5235_reg_3717[0]_i_13_n_3\
    );
\src_buf_V_0_2_0_reg_1287[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp3_iter5,
      I3 => p_1_in4_in,
      O => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \icmp_ln265_reg_3762_pp3_iter4_reg_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp3_iter5,
      O => src_buf_V_0_2_0_reg_12870
    );
\src_buf_V_0_2_0_reg_1287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(0),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[0]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(1),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[1]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(2),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[2]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(3),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[3]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(4),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[4]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(5),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[5]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(6),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[6]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_0_reg_1287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_0_2_1_40_reg_1370(7),
      Q => \src_buf_V_0_2_0_reg_1287_reg_n_3_[7]\,
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_0_2_1_40_reg_1370[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => ap_block_pp3_stage0_subdone,
      O => p_21_in
    );
\src_buf_V_0_2_1_40_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(0),
      Q => src_buf_V_0_2_1_40_reg_1370(0),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(1),
      Q => src_buf_V_0_2_1_40_reg_1370(1),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(2),
      Q => src_buf_V_0_2_1_40_reg_1370(2),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(3),
      Q => src_buf_V_0_2_1_40_reg_1370(3),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(4),
      Q => src_buf_V_0_2_1_40_reg_1370(4),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(5),
      Q => src_buf_V_0_2_1_40_reg_1370(5),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(6),
      Q => src_buf_V_0_2_1_40_reg_1370(6),
      R => '0'
    );
\src_buf_V_0_2_1_40_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_1370(7),
      Q => src_buf_V_0_2_1_40_reg_1370(7),
      R => '0'
    );
\src_buf_V_0_2_1_reg_945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(0),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[0]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(1),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[1]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(2),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[2]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(3),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[3]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(4),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[4]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(5),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[5]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(6),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[6]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_2_1_reg_945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_3_1_reg_1209(7),
      Q => \src_buf_V_0_2_1_reg_945_reg_n_3_[7]\,
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_1_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_280,
      Q => src_buf_V_0_3_1_reg_1209(0),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_279,
      Q => src_buf_V_0_3_1_reg_1209(1),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_278,
      Q => src_buf_V_0_3_1_reg_1209(2),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_277,
      Q => src_buf_V_0_3_1_reg_1209(3),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_276,
      Q => src_buf_V_0_3_1_reg_1209(4),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_275,
      Q => src_buf_V_0_3_1_reg_1209(5),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_274,
      Q => src_buf_V_0_3_1_reg_1209(6),
      R => '0'
    );
\src_buf_V_0_3_1_reg_1209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_273,
      Q => src_buf_V_0_3_1_reg_1209(7),
      R => '0'
    );
\src_buf_V_0_3_reg_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(0),
      Q => src_buf_V_0_3_reg_934(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(1),
      Q => src_buf_V_0_3_reg_934(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(2),
      Q => src_buf_V_0_3_reg_934(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(3),
      Q => src_buf_V_0_3_reg_934(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(4),
      Q => src_buf_V_0_3_reg_934(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(5),
      Q => src_buf_V_0_3_reg_934(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(6),
      Q => src_buf_V_0_3_reg_934(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_3_reg_934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_4_1_reg_1197(7),
      Q => src_buf_V_0_3_reg_934(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_4_1_reg_1197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_264,
      Q => src_buf_V_0_4_1_reg_1197(0),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_263,
      Q => src_buf_V_0_4_1_reg_1197(1),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_262,
      Q => src_buf_V_0_4_1_reg_1197(2),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_261,
      Q => src_buf_V_0_4_1_reg_1197(3),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_260,
      Q => src_buf_V_0_4_1_reg_1197(4),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_259,
      Q => src_buf_V_0_4_1_reg_1197(5),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_258,
      Q => src_buf_V_0_4_1_reg_1197(6),
      R => '0'
    );
\src_buf_V_0_4_1_reg_1197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_257,
      Q => src_buf_V_0_4_1_reg_1197(7),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(0),
      Q => src_buf_V_0_6_3_reg_3963(0),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(1),
      Q => src_buf_V_0_6_3_reg_3963(1),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(2),
      Q => src_buf_V_0_6_3_reg_3963(2),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(3),
      Q => src_buf_V_0_6_3_reg_3963(3),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(4),
      Q => src_buf_V_0_6_3_reg_3963(4),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(5),
      Q => src_buf_V_0_6_3_reg_3963(5),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(6),
      Q => src_buf_V_0_6_3_reg_3963(6),
      R => '0'
    );
\src_buf_V_0_6_3_reg_3963_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_0_6_3_fu_2502_p3(7),
      Q => src_buf_V_0_6_3_reg_3963(7),
      R => '0'
    );
\src_buf_V_0_6_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(0),
      Q => src_buf_V_0_6_reg_923(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(1),
      Q => src_buf_V_0_6_reg_923(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(2),
      Q => src_buf_V_0_6_reg_923(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(3),
      Q => src_buf_V_0_6_reg_923(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(4),
      Q => src_buf_V_0_6_reg_923(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(5),
      Q => src_buf_V_0_6_reg_923(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(6),
      Q => src_buf_V_0_6_reg_923(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_0_6_reg_923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_0_6_3_reg_3963(7),
      Q => src_buf_V_0_6_reg_923(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_0_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(0),
      Q => src_buf_V_1_1_0_reg_1276(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(1),
      Q => src_buf_V_1_1_0_reg_1276(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(2),
      Q => src_buf_V_1_1_0_reg_1276(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(3),
      Q => src_buf_V_1_1_0_reg_1276(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(4),
      Q => src_buf_V_1_1_0_reg_1276(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(5),
      Q => src_buf_V_1_1_0_reg_1276(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(6),
      Q => src_buf_V_1_1_0_reg_1276(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_0_reg_1276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_1_1_1_39_reg_1358(7),
      Q => src_buf_V_1_1_0_reg_1276(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_1_1_1_39_reg_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(0),
      Q => src_buf_V_1_1_1_39_reg_1358(0),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(1),
      Q => src_buf_V_1_1_1_39_reg_1358(1),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(2),
      Q => src_buf_V_1_1_1_39_reg_1358(2),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(3),
      Q => src_buf_V_1_1_1_39_reg_1358(3),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(4),
      Q => src_buf_V_1_1_1_39_reg_1358(4),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(5),
      Q => src_buf_V_1_1_1_39_reg_1358(5),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(6),
      Q => src_buf_V_1_1_1_39_reg_1358(6),
      R => '0'
    );
\src_buf_V_1_1_1_39_reg_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_39_reg_1358(7),
      Q => src_buf_V_1_1_1_39_reg_1358(7),
      R => '0'
    );
\src_buf_V_1_1_1_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(0),
      Q => src_buf_V_1_1_1_reg_911(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(1),
      Q => src_buf_V_1_1_1_reg_911(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(2),
      Q => src_buf_V_1_1_1_reg_911(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(3),
      Q => src_buf_V_1_1_1_reg_911(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(4),
      Q => src_buf_V_1_1_1_reg_911(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(5),
      Q => src_buf_V_1_1_1_reg_911(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(6),
      Q => src_buf_V_1_1_1_reg_911(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_1_1_reg_911_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_2_1_reg_1185(7),
      Q => src_buf_V_1_1_1_reg_911(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_1_reg_1185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_224,
      Q => src_buf_V_1_2_1_reg_1185(0),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_223,
      Q => src_buf_V_1_2_1_reg_1185(1),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_222,
      Q => src_buf_V_1_2_1_reg_1185(2),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_221,
      Q => src_buf_V_1_2_1_reg_1185(3),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_220,
      Q => src_buf_V_1_2_1_reg_1185(4),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_219,
      Q => src_buf_V_1_2_1_reg_1185(5),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_218,
      Q => src_buf_V_1_2_1_reg_1185(6),
      R => '0'
    );
\src_buf_V_1_2_1_reg_1185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_217,
      Q => src_buf_V_1_2_1_reg_1185(7),
      R => '0'
    );
\src_buf_V_1_2_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(0),
      Q => src_buf_V_1_2_reg_900(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(1),
      Q => src_buf_V_1_2_reg_900(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(2),
      Q => src_buf_V_1_2_reg_900(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(3),
      Q => src_buf_V_1_2_reg_900(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(4),
      Q => src_buf_V_1_2_reg_900(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(5),
      Q => src_buf_V_1_2_reg_900(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(6),
      Q => src_buf_V_1_2_reg_900(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_2_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_3_1_reg_1173(7),
      Q => src_buf_V_1_2_reg_900(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_1_reg_1173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_232,
      Q => src_buf_V_1_3_1_reg_1173(0),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_231,
      Q => src_buf_V_1_3_1_reg_1173(1),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_230,
      Q => src_buf_V_1_3_1_reg_1173(2),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_229,
      Q => src_buf_V_1_3_1_reg_1173(3),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_228,
      Q => src_buf_V_1_3_1_reg_1173(4),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_227,
      Q => src_buf_V_1_3_1_reg_1173(5),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_226,
      Q => src_buf_V_1_3_1_reg_1173(6),
      R => '0'
    );
\src_buf_V_1_3_1_reg_1173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_225,
      Q => src_buf_V_1_3_1_reg_1173(7),
      R => '0'
    );
\src_buf_V_1_3_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(0),
      Q => src_buf_V_1_3_reg_889(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(1),
      Q => src_buf_V_1_3_reg_889(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(2),
      Q => src_buf_V_1_3_reg_889(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(3),
      Q => src_buf_V_1_3_reg_889(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(4),
      Q => src_buf_V_1_3_reg_889(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(5),
      Q => src_buf_V_1_3_reg_889(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(6),
      Q => src_buf_V_1_3_reg_889(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_3_reg_889_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_4_1_reg_1161(7),
      Q => src_buf_V_1_3_reg_889(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_4_1_reg_1161[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln886_2_reg_3834,
      I1 => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      O => \src_buf_V_1_4_1_reg_1161[4]_i_2_n_3\
    );
\src_buf_V_1_4_1_reg_1161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_296,
      Q => src_buf_V_1_4_1_reg_1161(0),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_295,
      Q => src_buf_V_1_4_1_reg_1161(1),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_294,
      Q => src_buf_V_1_4_1_reg_1161(2),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_293,
      Q => src_buf_V_1_4_1_reg_1161(3),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_292,
      Q => src_buf_V_1_4_1_reg_1161(4),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_291,
      Q => src_buf_V_1_4_1_reg_1161(5),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_290,
      Q => src_buf_V_1_4_1_reg_1161(6),
      R => '0'
    );
\src_buf_V_1_4_1_reg_1161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_289,
      Q => src_buf_V_1_4_1_reg_1161(7),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(0),
      Q => src_buf_V_1_6_3_reg_3957(0),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(1),
      Q => src_buf_V_1_6_3_reg_3957(1),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(2),
      Q => src_buf_V_1_6_3_reg_3957(2),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(3),
      Q => src_buf_V_1_6_3_reg_3957(3),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(4),
      Q => src_buf_V_1_6_3_reg_3957(4),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(5),
      Q => src_buf_V_1_6_3_reg_3957(5),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(6),
      Q => src_buf_V_1_6_3_reg_3957(6),
      R => '0'
    );
\src_buf_V_1_6_3_reg_3957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_1_6_3_fu_2492_p3(7),
      Q => src_buf_V_1_6_3_reg_3957(7),
      R => '0'
    );
\src_buf_V_1_6_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(0),
      Q => src_buf_V_1_6_reg_878(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(1),
      Q => src_buf_V_1_6_reg_878(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(2),
      Q => src_buf_V_1_6_reg_878(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(3),
      Q => src_buf_V_1_6_reg_878(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(4),
      Q => src_buf_V_1_6_reg_878(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(5),
      Q => src_buf_V_1_6_reg_878(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(6),
      Q => src_buf_V_1_6_reg_878(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_1_6_reg_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_1_6_3_reg_3957(7),
      Q => src_buf_V_1_6_reg_878(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_0_reg_1265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(0),
      Q => src_buf_V_2_0_0_reg_1265(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(1),
      Q => src_buf_V_2_0_0_reg_1265(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(2),
      Q => src_buf_V_2_0_0_reg_1265(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(3),
      Q => src_buf_V_2_0_0_reg_1265(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(4),
      Q => src_buf_V_2_0_0_reg_1265(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(5),
      Q => src_buf_V_2_0_0_reg_1265(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(6),
      Q => src_buf_V_2_0_0_reg_1265(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_0_reg_1265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_2_0_1_38_reg_1346(7),
      Q => src_buf_V_2_0_0_reg_1265(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_2_0_1_38_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(0),
      Q => src_buf_V_2_0_1_38_reg_1346(0),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(1),
      Q => src_buf_V_2_0_1_38_reg_1346(1),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(2),
      Q => src_buf_V_2_0_1_38_reg_1346(2),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(3),
      Q => src_buf_V_2_0_1_38_reg_1346(3),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(4),
      Q => src_buf_V_2_0_1_38_reg_1346(4),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(5),
      Q => src_buf_V_2_0_1_38_reg_1346(5),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(6),
      Q => src_buf_V_2_0_1_38_reg_1346(6),
      R => '0'
    );
\src_buf_V_2_0_1_38_reg_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_38_reg_1346(7),
      Q => src_buf_V_2_0_1_38_reg_1346(7),
      R => '0'
    );
\src_buf_V_2_0_1_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(0),
      Q => src_buf_V_2_0_1_reg_866(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(1),
      Q => src_buf_V_2_0_1_reg_866(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(2),
      Q => src_buf_V_2_0_1_reg_866(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(3),
      Q => src_buf_V_2_0_1_reg_866(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(4),
      Q => src_buf_V_2_0_1_reg_866(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(5),
      Q => src_buf_V_2_0_1_reg_866(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(6),
      Q => src_buf_V_2_0_1_reg_866(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_0_1_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_1_1_reg_1149(7),
      Q => src_buf_V_2_0_1_reg_866(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_1_reg_1149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_176,
      Q => src_buf_V_2_1_1_reg_1149(0),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_175,
      Q => src_buf_V_2_1_1_reg_1149(1),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_174,
      Q => src_buf_V_2_1_1_reg_1149(2),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_173,
      Q => src_buf_V_2_1_1_reg_1149(3),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_172,
      Q => src_buf_V_2_1_1_reg_1149(4),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_171,
      Q => src_buf_V_2_1_1_reg_1149(5),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_170,
      Q => src_buf_V_2_1_1_reg_1149(6),
      R => '0'
    );
\src_buf_V_2_1_1_reg_1149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_169,
      Q => src_buf_V_2_1_1_reg_1149(7),
      R => '0'
    );
\src_buf_V_2_1_reg_855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(0),
      Q => src_buf_V_2_1_reg_855(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(1),
      Q => src_buf_V_2_1_reg_855(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(2),
      Q => src_buf_V_2_1_reg_855(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(3),
      Q => src_buf_V_2_1_reg_855(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(4),
      Q => src_buf_V_2_1_reg_855(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(5),
      Q => src_buf_V_2_1_reg_855(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(6),
      Q => src_buf_V_2_1_reg_855(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_1_reg_855_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_2_1_reg_1137(7),
      Q => src_buf_V_2_1_reg_855(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_1_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_184,
      Q => src_buf_V_2_2_1_reg_1137(0),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_183,
      Q => src_buf_V_2_2_1_reg_1137(1),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_182,
      Q => src_buf_V_2_2_1_reg_1137(2),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_181,
      Q => src_buf_V_2_2_1_reg_1137(3),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_180,
      Q => src_buf_V_2_2_1_reg_1137(4),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_179,
      Q => src_buf_V_2_2_1_reg_1137(5),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_178,
      Q => src_buf_V_2_2_1_reg_1137(6),
      R => '0'
    );
\src_buf_V_2_2_1_reg_1137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_177,
      Q => src_buf_V_2_2_1_reg_1137(7),
      R => '0'
    );
\src_buf_V_2_2_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(0),
      Q => src_buf_V_2_2_reg_844(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(1),
      Q => src_buf_V_2_2_reg_844(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(2),
      Q => src_buf_V_2_2_reg_844(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(3),
      Q => src_buf_V_2_2_reg_844(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(4),
      Q => src_buf_V_2_2_reg_844(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(5),
      Q => src_buf_V_2_2_reg_844(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(6),
      Q => src_buf_V_2_2_reg_844(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_2_reg_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_3_1_reg_1125(7),
      Q => src_buf_V_2_2_reg_844(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_1_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_192,
      Q => src_buf_V_2_3_1_reg_1125(0),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_191,
      Q => src_buf_V_2_3_1_reg_1125(1),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_190,
      Q => src_buf_V_2_3_1_reg_1125(2),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_189,
      Q => src_buf_V_2_3_1_reg_1125(3),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_188,
      Q => src_buf_V_2_3_1_reg_1125(4),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_187,
      Q => src_buf_V_2_3_1_reg_1125(5),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_186,
      Q => src_buf_V_2_3_1_reg_1125(6),
      R => '0'
    );
\src_buf_V_2_3_1_reg_1125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_185,
      Q => src_buf_V_2_3_1_reg_1125(7),
      R => '0'
    );
\src_buf_V_2_3_reg_833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(0),
      Q => src_buf_V_2_3_reg_833(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(1),
      Q => src_buf_V_2_3_reg_833(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(2),
      Q => src_buf_V_2_3_reg_833(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(3),
      Q => src_buf_V_2_3_reg_833(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(4),
      Q => src_buf_V_2_3_reg_833(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(5),
      Q => src_buf_V_2_3_reg_833(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(6),
      Q => src_buf_V_2_3_reg_833(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_3_reg_833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_4_1_reg_1113(7),
      Q => src_buf_V_2_3_reg_833(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_4_1_reg_1113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_200,
      Q => src_buf_V_2_4_1_reg_1113(0),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_199,
      Q => src_buf_V_2_4_1_reg_1113(1),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_198,
      Q => src_buf_V_2_4_1_reg_1113(2),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_197,
      Q => src_buf_V_2_4_1_reg_1113(3),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_196,
      Q => src_buf_V_2_4_1_reg_1113(4),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_195,
      Q => src_buf_V_2_4_1_reg_1113(5),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_194,
      Q => src_buf_V_2_4_1_reg_1113(6),
      R => '0'
    );
\src_buf_V_2_4_1_reg_1113_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_193,
      Q => src_buf_V_2_4_1_reg_1113(7),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(0),
      Q => src_buf_V_2_6_3_reg_3951(0),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(1),
      Q => src_buf_V_2_6_3_reg_3951(1),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(2),
      Q => src_buf_V_2_6_3_reg_3951(2),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(3),
      Q => src_buf_V_2_6_3_reg_3951(3),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(4),
      Q => src_buf_V_2_6_3_reg_3951(4),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(5),
      Q => src_buf_V_2_6_3_reg_3951(5),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(6),
      Q => src_buf_V_2_6_3_reg_3951(6),
      R => '0'
    );
\src_buf_V_2_6_3_reg_3951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_2_6_3_fu_2481_p3(7),
      Q => src_buf_V_2_6_3_reg_3951(7),
      R => '0'
    );
\src_buf_V_2_6_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(0),
      Q => src_buf_V_2_6_reg_822(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(1),
      Q => src_buf_V_2_6_reg_822(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(2),
      Q => src_buf_V_2_6_reg_822(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(3),
      Q => src_buf_V_2_6_reg_822(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(4),
      Q => src_buf_V_2_6_reg_822(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(5),
      Q => src_buf_V_2_6_reg_822(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(6),
      Q => src_buf_V_2_6_reg_822(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_2_6_reg_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_2_6_3_reg_3951(7),
      Q => src_buf_V_2_6_reg_822(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_0_reg_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(0),
      Q => src_buf_V_3_0_0_reg_1254(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(1),
      Q => src_buf_V_3_0_0_reg_1254(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(2),
      Q => src_buf_V_3_0_0_reg_1254(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(3),
      Q => src_buf_V_3_0_0_reg_1254(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(4),
      Q => src_buf_V_3_0_0_reg_1254(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(5),
      Q => src_buf_V_3_0_0_reg_1254(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(6),
      Q => src_buf_V_3_0_0_reg_1254(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_0_reg_1254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_3_0_1_37_reg_1334(7),
      Q => src_buf_V_3_0_0_reg_1254(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_3_0_1_37_reg_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(0),
      Q => src_buf_V_3_0_1_37_reg_1334(0),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(1),
      Q => src_buf_V_3_0_1_37_reg_1334(1),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(2),
      Q => src_buf_V_3_0_1_37_reg_1334(2),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(3),
      Q => src_buf_V_3_0_1_37_reg_1334(3),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(4),
      Q => src_buf_V_3_0_1_37_reg_1334(4),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(5),
      Q => src_buf_V_3_0_1_37_reg_1334(5),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(6),
      Q => src_buf_V_3_0_1_37_reg_1334(6),
      R => '0'
    );
\src_buf_V_3_0_1_37_reg_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_37_reg_1334(7),
      Q => src_buf_V_3_0_1_37_reg_1334(7),
      R => '0'
    );
\src_buf_V_3_0_1_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(0),
      Q => src_buf_V_3_0_1_reg_810(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(1),
      Q => src_buf_V_3_0_1_reg_810(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(2),
      Q => src_buf_V_3_0_1_reg_810(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(3),
      Q => src_buf_V_3_0_1_reg_810(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(4),
      Q => src_buf_V_3_0_1_reg_810(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(5),
      Q => src_buf_V_3_0_1_reg_810(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(6),
      Q => src_buf_V_3_0_1_reg_810(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_0_1_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_1_1_reg_1101(7),
      Q => src_buf_V_3_0_1_reg_810(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_1_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_152,
      Q => src_buf_V_3_1_1_reg_1101(0),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_151,
      Q => src_buf_V_3_1_1_reg_1101(1),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_150,
      Q => src_buf_V_3_1_1_reg_1101(2),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_149,
      Q => src_buf_V_3_1_1_reg_1101(3),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_148,
      Q => src_buf_V_3_1_1_reg_1101(4),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_147,
      Q => src_buf_V_3_1_1_reg_1101(5),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_146,
      Q => src_buf_V_3_1_1_reg_1101(6),
      R => '0'
    );
\src_buf_V_3_1_1_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_145,
      Q => src_buf_V_3_1_1_reg_1101(7),
      R => '0'
    );
\src_buf_V_3_1_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(0),
      Q => src_buf_V_3_1_reg_799(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(1),
      Q => src_buf_V_3_1_reg_799(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(2),
      Q => src_buf_V_3_1_reg_799(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(3),
      Q => src_buf_V_3_1_reg_799(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(4),
      Q => src_buf_V_3_1_reg_799(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(5),
      Q => src_buf_V_3_1_reg_799(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(6),
      Q => src_buf_V_3_1_reg_799(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_1_reg_799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_2_1_reg_1089(7),
      Q => src_buf_V_3_1_reg_799(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_1_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_256,
      Q => src_buf_V_3_2_1_reg_1089(0),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_255,
      Q => src_buf_V_3_2_1_reg_1089(1),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_254,
      Q => src_buf_V_3_2_1_reg_1089(2),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_253,
      Q => src_buf_V_3_2_1_reg_1089(3),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_252,
      Q => src_buf_V_3_2_1_reg_1089(4),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_251,
      Q => src_buf_V_3_2_1_reg_1089(5),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_250,
      Q => src_buf_V_3_2_1_reg_1089(6),
      R => '0'
    );
\src_buf_V_3_2_1_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_249,
      Q => src_buf_V_3_2_1_reg_1089(7),
      R => '0'
    );
\src_buf_V_3_2_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(0),
      Q => src_buf_V_3_2_reg_788(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(1),
      Q => src_buf_V_3_2_reg_788(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(2),
      Q => src_buf_V_3_2_reg_788(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(3),
      Q => src_buf_V_3_2_reg_788(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(4),
      Q => src_buf_V_3_2_reg_788(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(5),
      Q => src_buf_V_3_2_reg_788(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(6),
      Q => src_buf_V_3_2_reg_788(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_2_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_3_1_reg_1077(7),
      Q => src_buf_V_3_2_reg_788(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_1_reg_1077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_240,
      Q => src_buf_V_3_3_1_reg_1077(0),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_239,
      Q => src_buf_V_3_3_1_reg_1077(1),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_238,
      Q => src_buf_V_3_3_1_reg_1077(2),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_237,
      Q => src_buf_V_3_3_1_reg_1077(3),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_236,
      Q => src_buf_V_3_3_1_reg_1077(4),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_235,
      Q => src_buf_V_3_3_1_reg_1077(5),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_234,
      Q => src_buf_V_3_3_1_reg_1077(6),
      R => '0'
    );
\src_buf_V_3_3_1_reg_1077_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_233,
      Q => src_buf_V_3_3_1_reg_1077(7),
      R => '0'
    );
\src_buf_V_3_3_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(0),
      Q => src_buf_V_3_3_reg_777(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(1),
      Q => src_buf_V_3_3_reg_777(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(2),
      Q => src_buf_V_3_3_reg_777(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(3),
      Q => src_buf_V_3_3_reg_777(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(4),
      Q => src_buf_V_3_3_reg_777(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(5),
      Q => src_buf_V_3_3_reg_777(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(6),
      Q => src_buf_V_3_3_reg_777(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_3_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_4_1_reg_1065(7),
      Q => src_buf_V_3_3_reg_777(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_4_1_reg_1065[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln886_2_reg_3834,
      I1 => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      O => \src_buf_V_3_4_1_reg_1065[5]_i_2_n_3\
    );
\src_buf_V_3_4_1_reg_1065[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3,
      I1 => ap_block_pp3_stage0_subdone,
      O => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700
    );
\src_buf_V_3_4_1_reg_1065[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln886_2_reg_3834,
      I1 => \cmp_i_i_i_reg_3838_reg_n_3_[0]\,
      I2 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      O => \src_buf_V_3_4_1_reg_1065[7]_i_3_n_3\
    );
\src_buf_V_3_4_1_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_248,
      Q => src_buf_V_3_4_1_reg_1065(0),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_247,
      Q => src_buf_V_3_4_1_reg_1065(1),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_246,
      Q => src_buf_V_3_4_1_reg_1065(2),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_245,
      Q => src_buf_V_3_4_1_reg_1065(3),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_244,
      Q => src_buf_V_3_4_1_reg_1065(4),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_243,
      Q => src_buf_V_3_4_1_reg_1065(5),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_242,
      Q => src_buf_V_3_4_1_reg_1065(6),
      R => '0'
    );
\src_buf_V_3_4_1_reg_1065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_241,
      Q => src_buf_V_3_4_1_reg_1065(7),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => \src_buf_V_3_6_3_reg_3945[4]_i_3_n_3\
    );
\src_buf_V_3_6_3_reg_3945[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3,
      I1 => ap_block_pp3_stage0_subdone,
      I2 => \icmp_ln265_reg_3762_pp3_iter2_reg_reg_n_3_[0]\,
      O => src_buf_V_0_6_3_reg_39630
    );
\src_buf_V_3_6_3_reg_3945[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\
    );
\src_buf_V_3_6_3_reg_3945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(0),
      Q => src_buf_V_3_6_3_reg_3945(0),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(1),
      Q => src_buf_V_3_6_3_reg_3945(1),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(2),
      Q => src_buf_V_3_6_3_reg_3945(2),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(3),
      Q => src_buf_V_3_6_3_reg_3945(3),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(4),
      Q => src_buf_V_3_6_3_reg_3945(4),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(5),
      Q => src_buf_V_3_6_3_reg_3945(5),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(6),
      Q => src_buf_V_3_6_3_reg_3945(6),
      R => '0'
    );
\src_buf_V_3_6_3_reg_3945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_3_6_3_fu_2470_p3(7),
      Q => src_buf_V_3_6_3_reg_3945(7),
      R => '0'
    );
\src_buf_V_3_6_reg_766[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => p_1_in4_in,
      O => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp3_stage0_subdone,
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      O => src_buf_V_0_2_1_reg_9450
    );
\src_buf_V_3_6_reg_766[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => \src_buf_V_3_6_reg_766[7]_i_3_n_3\
    );
\src_buf_V_3_6_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(0),
      Q => src_buf_V_3_6_reg_766(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(1),
      Q => src_buf_V_3_6_reg_766(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(2),
      Q => src_buf_V_3_6_reg_766(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(3),
      Q => src_buf_V_3_6_reg_766(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(4),
      Q => src_buf_V_3_6_reg_766(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(5),
      Q => src_buf_V_3_6_reg_766(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(6),
      Q => src_buf_V_3_6_reg_766(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_3_6_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_3_6_3_reg_3945(7),
      Q => src_buf_V_3_6_reg_766(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_0_reg_1243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(0),
      Q => src_buf_V_4_0_0_reg_1243(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(1),
      Q => src_buf_V_4_0_0_reg_1243(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(2),
      Q => src_buf_V_4_0_0_reg_1243(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(3),
      Q => src_buf_V_4_0_0_reg_1243(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(4),
      Q => src_buf_V_4_0_0_reg_1243(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(5),
      Q => src_buf_V_4_0_0_reg_1243(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(6),
      Q => src_buf_V_4_0_0_reg_1243(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_0_reg_1243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_4_0_1_36_reg_1322(7),
      Q => src_buf_V_4_0_0_reg_1243(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_4_0_1_36_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(0),
      Q => src_buf_V_4_0_1_36_reg_1322(0),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(1),
      Q => src_buf_V_4_0_1_36_reg_1322(1),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(2),
      Q => src_buf_V_4_0_1_36_reg_1322(2),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(3),
      Q => src_buf_V_4_0_1_36_reg_1322(3),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(4),
      Q => src_buf_V_4_0_1_36_reg_1322(4),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(5),
      Q => src_buf_V_4_0_1_36_reg_1322(5),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(6),
      Q => src_buf_V_4_0_1_36_reg_1322(6),
      R => '0'
    );
\src_buf_V_4_0_1_36_reg_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_36_reg_1322(7),
      Q => src_buf_V_4_0_1_36_reg_1322(7),
      R => '0'
    );
\src_buf_V_4_0_1_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(0),
      Q => src_buf_V_4_0_1_reg_754(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(1),
      Q => src_buf_V_4_0_1_reg_754(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(2),
      Q => src_buf_V_4_0_1_reg_754(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(3),
      Q => src_buf_V_4_0_1_reg_754(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(4),
      Q => src_buf_V_4_0_1_reg_754(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(5),
      Q => src_buf_V_4_0_1_reg_754(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(6),
      Q => src_buf_V_4_0_1_reg_754(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_0_1_reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_1_1_reg_1053(7),
      Q => src_buf_V_4_0_1_reg_754(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_1_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_56,
      Q => src_buf_V_4_1_1_reg_1053(0),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_55,
      Q => src_buf_V_4_1_1_reg_1053(1),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_54,
      Q => src_buf_V_4_1_1_reg_1053(2),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_53,
      Q => src_buf_V_4_1_1_reg_1053(3),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_52,
      Q => src_buf_V_4_1_1_reg_1053(4),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_51,
      Q => src_buf_V_4_1_1_reg_1053(5),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_50,
      Q => src_buf_V_4_1_1_reg_1053(6),
      R => '0'
    );
\src_buf_V_4_1_1_reg_1053_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_49,
      Q => src_buf_V_4_1_1_reg_1053(7),
      R => '0'
    );
\src_buf_V_4_1_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(0),
      Q => src_buf_V_4_1_reg_743(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(1),
      Q => src_buf_V_4_1_reg_743(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(2),
      Q => src_buf_V_4_1_reg_743(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(3),
      Q => src_buf_V_4_1_reg_743(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(4),
      Q => src_buf_V_4_1_reg_743(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(5),
      Q => src_buf_V_4_1_reg_743(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(6),
      Q => src_buf_V_4_1_reg_743(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_1_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_2_1_reg_1041(7),
      Q => src_buf_V_4_1_reg_743(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_1_reg_1041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_48,
      Q => src_buf_V_4_2_1_reg_1041(0),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_47,
      Q => src_buf_V_4_2_1_reg_1041(1),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_46,
      Q => src_buf_V_4_2_1_reg_1041(2),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_45,
      Q => src_buf_V_4_2_1_reg_1041(3),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_44,
      Q => src_buf_V_4_2_1_reg_1041(4),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_43,
      Q => src_buf_V_4_2_1_reg_1041(5),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_42,
      Q => src_buf_V_4_2_1_reg_1041(6),
      R => '0'
    );
\src_buf_V_4_2_1_reg_1041_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_41,
      Q => src_buf_V_4_2_1_reg_1041(7),
      R => '0'
    );
\src_buf_V_4_2_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(0),
      Q => src_buf_V_4_2_reg_732(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(1),
      Q => src_buf_V_4_2_reg_732(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(2),
      Q => src_buf_V_4_2_reg_732(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(3),
      Q => src_buf_V_4_2_reg_732(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(4),
      Q => src_buf_V_4_2_reg_732(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(5),
      Q => src_buf_V_4_2_reg_732(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(6),
      Q => src_buf_V_4_2_reg_732(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_2_reg_732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_3_1_reg_1029(7),
      Q => src_buf_V_4_2_reg_732(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_1_reg_1029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_40,
      Q => src_buf_V_4_3_1_reg_1029(0),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_39,
      Q => src_buf_V_4_3_1_reg_1029(1),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_38,
      Q => src_buf_V_4_3_1_reg_1029(2),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_37,
      Q => src_buf_V_4_3_1_reg_1029(3),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_36,
      Q => src_buf_V_4_3_1_reg_1029(4),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_35,
      Q => src_buf_V_4_3_1_reg_1029(5),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_34,
      Q => src_buf_V_4_3_1_reg_1029(6),
      R => '0'
    );
\src_buf_V_4_3_1_reg_1029_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_33,
      Q => src_buf_V_4_3_1_reg_1029(7),
      R => '0'
    );
\src_buf_V_4_3_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(0),
      Q => src_buf_V_4_3_reg_721(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(1),
      Q => src_buf_V_4_3_reg_721(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(2),
      Q => src_buf_V_4_3_reg_721(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(3),
      Q => src_buf_V_4_3_reg_721(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(4),
      Q => src_buf_V_4_3_reg_721(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(5),
      Q => src_buf_V_4_3_reg_721(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(6),
      Q => src_buf_V_4_3_reg_721(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_3_reg_721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_4_1_reg_1017(7),
      Q => src_buf_V_4_3_reg_721(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_4_1_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_16,
      Q => src_buf_V_4_4_1_reg_1017(0),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_15,
      Q => src_buf_V_4_4_1_reg_1017(1),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_14,
      Q => src_buf_V_4_4_1_reg_1017(2),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_13,
      Q => src_buf_V_4_4_1_reg_1017(3),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_12,
      Q => src_buf_V_4_4_1_reg_1017(4),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_11,
      Q => src_buf_V_4_4_1_reg_1017(5),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_10,
      Q => src_buf_V_4_4_1_reg_1017(6),
      R => '0'
    );
\src_buf_V_4_4_1_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_9,
      Q => src_buf_V_4_4_1_reg_1017(7),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\
    );
\src_buf_V_4_6_3_reg_3939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(0),
      Q => src_buf_V_4_6_3_reg_3939(0),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(1),
      Q => src_buf_V_4_6_3_reg_3939(1),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(2),
      Q => src_buf_V_4_6_3_reg_3939(2),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(3),
      Q => src_buf_V_4_6_3_reg_3939(3),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(4),
      Q => src_buf_V_4_6_3_reg_3939(4),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(5),
      Q => src_buf_V_4_6_3_reg_3939(5),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(6),
      Q => src_buf_V_4_6_3_reg_3939(6),
      R => '0'
    );
\src_buf_V_4_6_3_reg_3939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_4_6_3_fu_2459_p3(7),
      Q => src_buf_V_4_6_3_reg_3939(7),
      R => '0'
    );
\src_buf_V_4_6_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(0),
      Q => src_buf_V_4_6_reg_710(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(1),
      Q => src_buf_V_4_6_reg_710(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(2),
      Q => src_buf_V_4_6_reg_710(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(3),
      Q => src_buf_V_4_6_reg_710(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(4),
      Q => src_buf_V_4_6_reg_710(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(5),
      Q => src_buf_V_4_6_reg_710(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(6),
      Q => src_buf_V_4_6_reg_710(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_4_6_reg_710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_4_6_3_reg_3939(7),
      Q => src_buf_V_4_6_reg_710(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_0_reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(0),
      Q => src_buf_V_5_1_0_reg_1232(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(1),
      Q => src_buf_V_5_1_0_reg_1232(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(2),
      Q => src_buf_V_5_1_0_reg_1232(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(3),
      Q => src_buf_V_5_1_0_reg_1232(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(4),
      Q => src_buf_V_5_1_0_reg_1232(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(5),
      Q => src_buf_V_5_1_0_reg_1232(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(6),
      Q => src_buf_V_5_1_0_reg_1232(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_0_reg_1232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_5_1_1_35_reg_1310(7),
      Q => src_buf_V_5_1_0_reg_1232(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_5_1_1_35_reg_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(0),
      Q => src_buf_V_5_1_1_35_reg_1310(0),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(1),
      Q => src_buf_V_5_1_1_35_reg_1310(1),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(2),
      Q => src_buf_V_5_1_1_35_reg_1310(2),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(3),
      Q => src_buf_V_5_1_1_35_reg_1310(3),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(4),
      Q => src_buf_V_5_1_1_35_reg_1310(4),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(5),
      Q => src_buf_V_5_1_1_35_reg_1310(5),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(6),
      Q => src_buf_V_5_1_1_35_reg_1310(6),
      R => '0'
    );
\src_buf_V_5_1_1_35_reg_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_35_reg_1310(7),
      Q => src_buf_V_5_1_1_35_reg_1310(7),
      R => '0'
    );
\src_buf_V_5_1_1_reg_698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(0),
      Q => src_buf_V_5_1_1_reg_698(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(1),
      Q => src_buf_V_5_1_1_reg_698(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(2),
      Q => src_buf_V_5_1_1_reg_698(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(3),
      Q => src_buf_V_5_1_1_reg_698(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(4),
      Q => src_buf_V_5_1_1_reg_698(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(5),
      Q => src_buf_V_5_1_1_reg_698(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(6),
      Q => src_buf_V_5_1_1_reg_698(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_1_1_reg_698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_2_1_reg_1005(7),
      Q => src_buf_V_5_1_1_reg_698(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_1_reg_1005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_96,
      Q => src_buf_V_5_2_1_reg_1005(0),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_95,
      Q => src_buf_V_5_2_1_reg_1005(1),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_94,
      Q => src_buf_V_5_2_1_reg_1005(2),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_93,
      Q => src_buf_V_5_2_1_reg_1005(3),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_92,
      Q => src_buf_V_5_2_1_reg_1005(4),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_91,
      Q => src_buf_V_5_2_1_reg_1005(5),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_90,
      Q => src_buf_V_5_2_1_reg_1005(6),
      R => '0'
    );
\src_buf_V_5_2_1_reg_1005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_89,
      Q => src_buf_V_5_2_1_reg_1005(7),
      R => '0'
    );
\src_buf_V_5_2_reg_687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(0),
      Q => src_buf_V_5_2_reg_687(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(1),
      Q => src_buf_V_5_2_reg_687(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(2),
      Q => src_buf_V_5_2_reg_687(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(3),
      Q => src_buf_V_5_2_reg_687(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(4),
      Q => src_buf_V_5_2_reg_687(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(5),
      Q => src_buf_V_5_2_reg_687(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(6),
      Q => src_buf_V_5_2_reg_687(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_2_reg_687_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_3_1_reg_993(7),
      Q => src_buf_V_5_2_reg_687(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_1_reg_993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_88,
      Q => src_buf_V_5_3_1_reg_993(0),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_87,
      Q => src_buf_V_5_3_1_reg_993(1),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_86,
      Q => src_buf_V_5_3_1_reg_993(2),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_85,
      Q => src_buf_V_5_3_1_reg_993(3),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_84,
      Q => src_buf_V_5_3_1_reg_993(4),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_83,
      Q => src_buf_V_5_3_1_reg_993(5),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_82,
      Q => src_buf_V_5_3_1_reg_993(6),
      R => '0'
    );
\src_buf_V_5_3_1_reg_993_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_81,
      Q => src_buf_V_5_3_1_reg_993(7),
      R => '0'
    );
\src_buf_V_5_3_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(0),
      Q => src_buf_V_5_3_reg_676(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(1),
      Q => src_buf_V_5_3_reg_676(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(2),
      Q => src_buf_V_5_3_reg_676(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(3),
      Q => src_buf_V_5_3_reg_676(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(4),
      Q => src_buf_V_5_3_reg_676(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(5),
      Q => src_buf_V_5_3_reg_676(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(6),
      Q => src_buf_V_5_3_reg_676(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_3_reg_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_4_1_reg_981(7),
      Q => src_buf_V_5_3_reg_676(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_4_1_reg_981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_64,
      Q => src_buf_V_5_4_1_reg_981(0),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_63,
      Q => src_buf_V_5_4_1_reg_981(1),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_62,
      Q => src_buf_V_5_4_1_reg_981(2),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_61,
      Q => src_buf_V_5_4_1_reg_981(3),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_60,
      Q => src_buf_V_5_4_1_reg_981(4),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_59,
      Q => src_buf_V_5_4_1_reg_981(5),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_58,
      Q => src_buf_V_5_4_1_reg_981(6),
      R => '0'
    );
\src_buf_V_5_4_1_reg_981_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_57,
      Q => src_buf_V_5_4_1_reg_981(7),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(0),
      O => \src_buf_V_5_6_3_reg_3933[0]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(1),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(1),
      O => \src_buf_V_5_6_3_reg_3933[1]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(2),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(2),
      O => \src_buf_V_5_6_3_reg_3933[2]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(3),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(3),
      O => \src_buf_V_5_6_3_reg_3933[3]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(4),
      O => \src_buf_V_5_6_3_reg_3933[4]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_5_6_reg_665(5),
      O => \src_buf_V_5_6_3_reg_3933[5]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_5_6_reg_665(6),
      O => \src_buf_V_5_6_3_reg_3933[6]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_5_6_3_reg_3933(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_5_6_reg_665(7),
      O => \src_buf_V_5_6_3_reg_3933[7]_i_4_n_3\
    );
\src_buf_V_5_6_3_reg_3933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(0),
      Q => src_buf_V_5_6_3_reg_3933(0),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(1),
      Q => src_buf_V_5_6_3_reg_3933(1),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(2),
      Q => src_buf_V_5_6_3_reg_3933(2),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(3),
      Q => src_buf_V_5_6_3_reg_3933(3),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(4),
      Q => src_buf_V_5_6_3_reg_3933(4),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(5),
      Q => src_buf_V_5_6_3_reg_3933(5),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(6),
      Q => src_buf_V_5_6_3_reg_3933(6),
      R => '0'
    );
\src_buf_V_5_6_3_reg_3933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_5_6_3_fu_2449_p3(7),
      Q => src_buf_V_5_6_3_reg_3933(7),
      R => '0'
    );
\src_buf_V_5_6_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(0),
      Q => src_buf_V_5_6_reg_665(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(1),
      Q => src_buf_V_5_6_reg_665(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(2),
      Q => src_buf_V_5_6_reg_665(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(3),
      Q => src_buf_V_5_6_reg_665(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(4),
      Q => src_buf_V_5_6_reg_665(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(5),
      Q => src_buf_V_5_6_reg_665(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(6),
      Q => src_buf_V_5_6_reg_665(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_5_6_reg_665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_5_6_3_reg_3933(7),
      Q => src_buf_V_5_6_reg_665(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_0_reg_1221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(0),
      Q => src_buf_V_6_2_0_reg_1221(0),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(1),
      Q => src_buf_V_6_2_0_reg_1221(1),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(2),
      Q => src_buf_V_6_2_0_reg_1221(2),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(3),
      Q => src_buf_V_6_2_0_reg_1221(3),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(4),
      Q => src_buf_V_6_2_0_reg_1221(4),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(5),
      Q => src_buf_V_6_2_0_reg_1221(5),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(6),
      Q => src_buf_V_6_2_0_reg_1221(6),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_0_reg_1221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_0_reg_12870,
      D => src_buf_V_6_2_1_34_reg_1298(7),
      Q => src_buf_V_6_2_0_reg_1221(7),
      R => src_buf_V_0_2_0_reg_1287
    );
\src_buf_V_6_2_1_34_reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(0),
      Q => src_buf_V_6_2_1_34_reg_1298(0),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(1),
      Q => src_buf_V_6_2_1_34_reg_1298(1),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(2),
      Q => src_buf_V_6_2_1_34_reg_1298(2),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(3),
      Q => src_buf_V_6_2_1_34_reg_1298(3),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(4),
      Q => src_buf_V_6_2_1_34_reg_1298(4),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(5),
      Q => src_buf_V_6_2_1_34_reg_1298(5),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(6),
      Q => src_buf_V_6_2_1_34_reg_1298(6),
      R => '0'
    );
\src_buf_V_6_2_1_34_reg_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_34_reg_1298(7),
      Q => src_buf_V_6_2_1_34_reg_1298(7),
      R => '0'
    );
\src_buf_V_6_2_1_reg_653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(0),
      Q => src_buf_V_6_2_1_reg_653(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(1),
      Q => src_buf_V_6_2_1_reg_653(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(2),
      Q => src_buf_V_6_2_1_reg_653(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(3),
      Q => src_buf_V_6_2_1_reg_653(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(4),
      Q => src_buf_V_6_2_1_reg_653(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(5),
      Q => src_buf_V_6_2_1_reg_653(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(6),
      Q => src_buf_V_6_2_1_reg_653(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_2_1_reg_653_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_3_1_reg_969(7),
      Q => src_buf_V_6_2_1_reg_653(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_1_reg_969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_120,
      Q => src_buf_V_6_3_1_reg_969(0),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_119,
      Q => src_buf_V_6_3_1_reg_969(1),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_118,
      Q => src_buf_V_6_3_1_reg_969(2),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_117,
      Q => src_buf_V_6_3_1_reg_969(3),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_116,
      Q => src_buf_V_6_3_1_reg_969(4),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_115,
      Q => src_buf_V_6_3_1_reg_969(5),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_114,
      Q => src_buf_V_6_3_1_reg_969(6),
      R => '0'
    );
\src_buf_V_6_3_1_reg_969_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_113,
      Q => src_buf_V_6_3_1_reg_969(7),
      R => '0'
    );
\src_buf_V_6_3_reg_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(0),
      Q => src_buf_V_6_3_reg_642(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(1),
      Q => src_buf_V_6_3_reg_642(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(2),
      Q => src_buf_V_6_3_reg_642(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(3),
      Q => src_buf_V_6_3_reg_642(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(4),
      Q => src_buf_V_6_3_reg_642(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(5),
      Q => src_buf_V_6_3_reg_642(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(6),
      Q => src_buf_V_6_3_reg_642(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_3_reg_642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_4_1_reg_957(7),
      Q => src_buf_V_6_3_reg_642(7),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_4_1_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_104,
      Q => src_buf_V_6_4_1_reg_957(0),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_103,
      Q => src_buf_V_6_4_1_reg_957(1),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_102,
      Q => src_buf_V_6_4_1_reg_957(2),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_101,
      Q => src_buf_V_6_4_1_reg_957(3),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_100,
      Q => src_buf_V_6_4_1_reg_957(4),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_99,
      Q => src_buf_V_6_4_1_reg_957(5),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_98,
      Q => src_buf_V_6_4_1_reg_957(6),
      R => '0'
    );
\src_buf_V_6_4_1_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_40_reg_13700,
      D => buf_3_V_U_n_97,
      Q => src_buf_V_6_4_1_reg_957(7),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(0),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(0),
      O => \src_buf_V_6_6_3_reg_3927[0]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(1),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(1),
      O => \src_buf_V_6_6_3_reg_3927[1]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(2),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(2),
      O => \src_buf_V_6_6_3_reg_3927[2]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(3),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(3),
      O => \src_buf_V_6_6_3_reg_3927[3]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(4),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(4),
      O => \src_buf_V_6_6_3_reg_3927[4]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(5),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(5),
      O => \src_buf_V_6_6_3_reg_3927[5]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(6),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(6),
      O => \src_buf_V_6_6_3_reg_3927[6]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_6_6_3_reg_3927(7),
      I1 => \src_buf_V_4_6_3_reg_3939[7]_i_3_n_3\,
      I2 => src_buf_V_6_6_reg_631(7),
      O => \src_buf_V_6_6_3_reg_3927[7]_i_3_n_3\
    );
\src_buf_V_6_6_3_reg_3927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(0),
      Q => src_buf_V_6_6_3_reg_3927(0),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(1),
      Q => src_buf_V_6_6_3_reg_3927(1),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(2),
      Q => src_buf_V_6_6_3_reg_3927(2),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(3),
      Q => src_buf_V_6_6_3_reg_3927(3),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(4),
      Q => src_buf_V_6_6_3_reg_3927(4),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(5),
      Q => src_buf_V_6_6_3_reg_3927(5),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(6),
      Q => src_buf_V_6_6_3_reg_3927(6),
      R => '0'
    );
\src_buf_V_6_6_3_reg_3927_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_6_3_reg_39630,
      D => src_buf_V_6_6_3_fu_2440_p3(7),
      Q => src_buf_V_6_6_3_reg_3927(7),
      R => '0'
    );
\src_buf_V_6_6_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(0),
      Q => src_buf_V_6_6_reg_631(0),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(1),
      Q => src_buf_V_6_6_reg_631(1),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(2),
      Q => src_buf_V_6_6_reg_631(2),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(3),
      Q => src_buf_V_6_6_reg_631(3),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(4),
      Q => src_buf_V_6_6_reg_631(4),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(5),
      Q => src_buf_V_6_6_reg_631(5),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(6),
      Q => src_buf_V_6_6_reg_631(6),
      R => src_buf_V_0_2_1_reg_945
    );
\src_buf_V_6_6_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_V_0_2_1_reg_9450,
      D => src_buf_V_6_6_3_reg_3927(7),
      Q => src_buf_V_6_6_reg_631(7),
      R => src_buf_V_0_2_1_reg_945
    );
start_once_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => \ap_CS_fsm_reg[1]_1\,
      I2 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I3 => fast_0_0_1080_1920_1_U0_ap_start,
      O => start_once_reg_reg
    );
\sub_i_i29_reg_3668[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(1),
      O => \sub_i_i29_reg_3668[1]_i_1_n_3\
    );
\sub_i_i29_reg_3668[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(1),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I2 => \zext_ln37_reg_3648_reg[7]_0\(2),
      O => \sub_i_i29_reg_3668[2]_i_1_n_3\
    );
\sub_i_i29_reg_3668[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(2),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I2 => \zext_ln37_reg_3648_reg[7]_0\(1),
      I3 => \zext_ln37_reg_3648_reg[7]_0\(3),
      O => \sub_i_i29_reg_3668[3]_i_1_n_3\
    );
\sub_i_i29_reg_3668[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(3),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(1),
      I2 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I3 => \zext_ln37_reg_3648_reg[7]_0\(2),
      I4 => \zext_ln37_reg_3648_reg[7]_0\(4),
      O => \sub_i_i29_reg_3668[4]_i_1_n_3\
    );
\sub_i_i29_reg_3668[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(4),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(2),
      I2 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I3 => \zext_ln37_reg_3648_reg[7]_0\(1),
      I4 => \zext_ln37_reg_3648_reg[7]_0\(3),
      I5 => \zext_ln37_reg_3648_reg[7]_0\(5),
      O => \sub_i_i29_reg_3668[5]_i_1_n_3\
    );
\sub_i_i29_reg_3668[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_i_i29_reg_3668[8]_i_2_n_3\,
      I1 => \zext_ln37_reg_3648_reg[7]_0\(6),
      O => \sub_i_i29_reg_3668[6]_i_1_n_3\
    );
\sub_i_i29_reg_3668[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(6),
      I1 => \sub_i_i29_reg_3668[8]_i_2_n_3\,
      I2 => \zext_ln37_reg_3648_reg[7]_0\(7),
      O => \sub_i_i29_reg_3668[7]_i_1_n_3\
    );
\sub_i_i29_reg_3668[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(7),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(6),
      I2 => \sub_i_i29_reg_3668[8]_i_2_n_3\,
      O => \sub_i_i29_reg_3668[8]_i_1_n_3\
    );
\sub_i_i29_reg_3668[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \zext_ln37_reg_3648_reg[7]_0\(4),
      I1 => \zext_ln37_reg_3648_reg[7]_0\(2),
      I2 => \zext_ln37_reg_3648_reg[7]_0\(0),
      I3 => \zext_ln37_reg_3648_reg[7]_0\(1),
      I4 => \zext_ln37_reg_3648_reg[7]_0\(3),
      I5 => \zext_ln37_reg_3648_reg[7]_0\(5),
      O => \sub_i_i29_reg_3668[8]_i_2_n_3\
    );
\sub_i_i29_reg_3668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[1]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(1),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[2]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(2),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[3]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(3),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[4]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(4),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[5]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(5),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[6]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(6),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[7]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(7),
      R => '0'
    );
\sub_i_i29_reg_3668_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \sub_i_i29_reg_3668[8]_i_1_n_3\,
      Q => sub_i_i29_reg_3668(8),
      R => '0'
    );
\trunc_ln324_1_reg_3727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => \row_ind_V_6_reg_595_reg_n_3_[0]\,
      Q => trunc_ln324_1_reg_3727(0),
      R => '0'
    );
\trunc_ln324_1_reg_3727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => \row_ind_V_6_reg_595_reg_n_3_[1]\,
      Q => trunc_ln324_1_reg_3727(1),
      R => '0'
    );
\trunc_ln324_1_reg_3727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => \row_ind_V_6_reg_595_reg_n_3_[2]\,
      Q => trunc_ln324_1_reg_3727(2),
      R => '0'
    );
\trunc_ln324_2_reg_3732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_0_reg_584(0),
      Q => trunc_ln324_2_reg_3732(0),
      R => '0'
    );
\trunc_ln324_2_reg_3732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_0_reg_584(1),
      Q => trunc_ln324_2_reg_3732(1),
      R => '0'
    );
\trunc_ln324_2_reg_3732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_0_reg_584(2),
      Q => trunc_ln324_2_reg_3732(2),
      R => '0'
    );
\trunc_ln324_3_reg_3737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_1_reg_573(0),
      Q => trunc_ln324_3_reg_3737(0),
      R => '0'
    );
\trunc_ln324_3_reg_3737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_1_reg_573(1),
      Q => trunc_ln324_3_reg_3737(1),
      R => '0'
    );
\trunc_ln324_3_reg_3737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_1_reg_573(2),
      Q => trunc_ln324_3_reg_3737(2),
      R => '0'
    );
\trunc_ln324_4_reg_3742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_2_reg_562(0),
      Q => trunc_ln324_4_reg_3742(0),
      R => '0'
    );
\trunc_ln324_4_reg_3742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_2_reg_562(1),
      Q => trunc_ln324_4_reg_3742(1),
      R => '0'
    );
\trunc_ln324_4_reg_3742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_2_reg_562(2),
      Q => trunc_ln324_4_reg_3742(2),
      R => '0'
    );
\trunc_ln324_5_reg_3747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_5_1_reg_530(0),
      Q => \trunc_ln324_5_reg_3747__0\(0),
      R => '0'
    );
\trunc_ln324_5_reg_3747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_5_1_reg_530(1),
      Q => \trunc_ln324_5_reg_3747__0\(1),
      R => '0'
    );
\trunc_ln324_5_reg_3747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_5_1_reg_530(2),
      Q => \trunc_ln324_5_reg_3747__0\(2),
      R => '0'
    );
\trunc_ln324_6_reg_3752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_4_reg_540(0),
      Q => trunc_ln324_6_reg_3752(0),
      R => '0'
    );
\trunc_ln324_6_reg_3752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_4_reg_540(1),
      Q => trunc_ln324_6_reg_3752(1),
      R => '0'
    );
\trunc_ln324_6_reg_3752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_4_reg_540(2),
      Q => trunc_ln324_6_reg_3752(2),
      R => '0'
    );
\trunc_ln324_7_reg_3757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_3_reg_551(0),
      Q => \trunc_ln324_7_reg_3757_reg_n_3_[0]\,
      R => '0'
    );
\trunc_ln324_7_reg_3757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_3_reg_551(1),
      Q => p_1_in,
      R => '0'
    );
\trunc_ln324_7_reg_3757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in4_in,
      D => row_ind_V_3_reg_551(2),
      Q => \trunc_ln324_7_reg_3757_reg_n_3_[2]\,
      R => '0'
    );
\trunc_ln324_reg_3616[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln882_1_fu_1478_p2,
      I1 => ap_CS_fsm_state4,
      O => ap_enable_reg_pp1_iter00
    );
\trunc_ln324_reg_3616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \init_buf_reg_497_reg_n_3_[0]\,
      Q => \trunc_ln324_reg_3616__0\(0),
      R => '0'
    );
\trunc_ln324_reg_3616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \init_buf_reg_497_reg_n_3_[1]\,
      Q => \trunc_ln324_reg_3616__0\(1),
      R => '0'
    );
\trunc_ln324_reg_3616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \init_buf_reg_497_reg_n_3_[2]\,
      Q => \trunc_ln324_reg_3616__0\(2),
      R => '0'
    );
\waddr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_gray_dst_data_full_n,
      I1 => icmp_ln886_2_reg_3834_pp3_iter5_reg,
      I2 => ap_block_pp3_stage0_subdone,
      I3 => ap_enable_reg_pp3_iter6_reg_n_3,
      I4 => ap_done_reg_reg_2(1),
      O => push
    );
\wide_trip_count_reg_3607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => row_ind_V_6_0_fu_182_reg(0),
      Q => wide_trip_count_reg_3607(0),
      R => '0'
    );
\wide_trip_count_reg_3607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => row_ind_V_6_0_fu_182_reg(1),
      Q => wide_trip_count_reg_3607(1),
      R => '0'
    );
\wide_trip_count_reg_3607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in0,
      D => row_ind_V_6_0_fu_182_reg(2),
      Q => wide_trip_count_reg_3607(2),
      R => '0'
    );
\zext_ln1351_reg_3842[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(0),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(0),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0)
    );
\zext_ln1351_reg_3842[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => src_buf_V_3_2_reg_788(1),
      I1 => \zext_ln1351_reg_3842[1]_i_2_n_3\,
      I2 => src_buf_V_3_3_1_reg_1077(1),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1)
    );
\zext_ln1351_reg_3842[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter4,
      I1 => \icmp_ln265_reg_3762_pp3_iter3_reg_reg_n_3_[0]\,
      O => \zext_ln1351_reg_3842[1]_i_2_n_3\
    );
\zext_ln1351_reg_3842[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(2),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(2),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2)
    );
\zext_ln1351_reg_3842[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(3),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(3),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3)
    );
\zext_ln1351_reg_3842[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(4),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(4),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4)
    );
\zext_ln1351_reg_3842[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(5),
      I1 => \src_buf_V_3_6_reg_766[7]_i_3_n_3\,
      I2 => src_buf_V_3_2_reg_788(5),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5)
    );
\zext_ln1351_reg_3842[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(6),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_3_2_reg_788(6),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6)
    );
\zext_ln1351_reg_3842[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_buf_V_3_3_1_reg_1077(7),
      I1 => \src_buf_V_3_6_3_reg_3945[7]_i_4_n_3\,
      I2 => src_buf_V_3_2_reg_788(7),
      O => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7)
    );
\zext_ln1351_reg_3842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(0),
      Q => zext_ln1351_reg_3842_reg(0),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(1),
      Q => zext_ln1351_reg_3842_reg(1),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(2),
      Q => zext_ln1351_reg_3842_reg(2),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(3),
      Q => zext_ln1351_reg_3842_reg(3),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(4),
      Q => zext_ln1351_reg_3842_reg(4),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(5),
      Q => zext_ln1351_reg_3842_reg(5),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(6),
      Q => zext_ln1351_reg_3842_reg(6),
      R => '0'
    );
\zext_ln1351_reg_3842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln192_1_reg_38790,
      D => ap_phi_mux_src_buf_V_3_2_phi_fu_792_p4(7),
      Q => zext_ln1351_reg_3842_reg(7),
      R => '0'
    );
\zext_ln37_reg_3648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(0),
      Q => zext_ln37_reg_3648(0),
      R => '0'
    );
\zext_ln37_reg_3648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(1),
      Q => zext_ln37_reg_3648(1),
      R => '0'
    );
\zext_ln37_reg_3648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(2),
      Q => zext_ln37_reg_3648(2),
      R => '0'
    );
\zext_ln37_reg_3648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(3),
      Q => zext_ln37_reg_3648(3),
      R => '0'
    );
\zext_ln37_reg_3648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(4),
      Q => zext_ln37_reg_3648(4),
      R => '0'
    );
\zext_ln37_reg_3648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(5),
      Q => zext_ln37_reg_3648(5),
      R => '0'
    );
\zext_ln37_reg_3648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(6),
      Q => zext_ln37_reg_3648(6),
      R => '0'
    );
\zext_ln37_reg_3648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \zext_ln37_reg_3648_reg[7]_0\(7),
      Q => zext_ln37_reg_3648(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s is
  port (
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    \icmp_ln37_reg_155_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfrgb2gray_1080_1920_U0_ap_start : in STD_LOGIC;
    Loop_loop_height_proc1720_U0_img_in_data_write : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    img_in_data_empty_n : in STD_LOGIC;
    img_gray_src_data_full_n : in STD_LOGIC;
    \usedw_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s is
  signal \ap_CS_fsm[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_n_3 : STD_LOGIC;
  signal grp_fu_131_ce : STD_LOGIC;
  signal icmp_ln37_fu_84_p2 : STD_LOGIC;
  signal \icmp_ln37_reg_155[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln37_reg_155[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln37_reg_155[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln37_reg_155[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln37_reg_155[0]_i_6_n_3\ : STD_LOGIC;
  signal icmp_ln37_reg_155_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3\ : STD_LOGIC;
  signal icmp_ln37_reg_155_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln37_reg_155_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_67 : STD_LOGIC;
  signal indvar_flatten_reg_670 : STD_LOGIC;
  signal \indvar_flatten_reg_67[0]_i_4_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_67_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_67_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_10 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_11 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_12 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_13 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_14 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_15 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_16 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_17 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_18 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_19 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_20 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_21 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_22 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_23 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_24 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_3 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_4 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_5 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_6 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_7 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_8 : STD_LOGIC;
  signal mul_mul_8ns_15ns_22_4_1_U13_n_9 : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal rgb_V_1_reg_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_V_1_reg_1640 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_67_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_indvar_flatten_reg_67_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair249";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_155_pp0_iter4_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_67_reg[0]_i_3\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_67_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_67_reg[8]_i_1\ : label is 16;
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => xfrgb2gray_1080_1920_U0_ap_start,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm[0]_i_1__3_n_3\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAC0"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_3\,
      I1 => xfrgb2gray_1080_1920_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2__0_n_3\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBBFFFFB0BB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter6_reg_n_3,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I5 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      O => \ap_CS_fsm[2]_i_2__0_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__3_n_3\,
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000E0E0E0E0"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_3,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => xfrgb2gray_1080_1920_U0_ap_start,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => ap_enable_reg_pp0_iter6_reg_n_3,
      I3 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter6_i_1_n_3
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6_i_1_n_3,
      Q => ap_enable_reg_pp0_iter6_reg_n_3,
      R => '0'
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => empty_n,
      I1 => \icmp_ln37_reg_155_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I5 => img_in_data_empty_n,
      O => \^pop\
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8AAA"
    )
        port map (
      I0 => img_in_data_empty_n,
      I1 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => \icmp_ln37_reg_155_reg_n_3_[0]\,
      I5 => empty_n,
      O => dout_valid_reg
    );
\icmp_ln37_reg_155[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      O => icmp_ln37_fu_84_p2
    );
\icmp_ln37_reg_155[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln37_reg_155[0]_i_3_n_3\,
      I1 => indvar_flatten_reg_67_reg(8),
      I2 => indvar_flatten_reg_67_reg(12),
      I3 => indvar_flatten_reg_67_reg(5),
      I4 => \icmp_ln37_reg_155[0]_i_4_n_3\,
      I5 => \icmp_ln37_reg_155[0]_i_5_n_3\,
      O => \icmp_ln37_reg_155[0]_i_2_n_3\
    );
\icmp_ln37_reg_155[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_67_reg(7),
      I1 => indvar_flatten_reg_67_reg(17),
      I2 => indvar_flatten_reg_67_reg(0),
      I3 => indvar_flatten_reg_67_reg(13),
      I4 => indvar_flatten_reg_67_reg(9),
      I5 => indvar_flatten_reg_67_reg(16),
      O => \icmp_ln37_reg_155[0]_i_3_n_3\
    );
\icmp_ln37_reg_155[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => indvar_flatten_reg_67_reg(19),
      I1 => indvar_flatten_reg_67_reg(10),
      I2 => indvar_flatten_reg_67_reg(15),
      I3 => indvar_flatten_reg_67_reg(4),
      O => \icmp_ln37_reg_155[0]_i_4_n_3\
    );
\icmp_ln37_reg_155[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => indvar_flatten_reg_67_reg(14),
      I1 => indvar_flatten_reg_67_reg(18),
      I2 => indvar_flatten_reg_67_reg(3),
      I3 => indvar_flatten_reg_67_reg(20),
      I4 => \icmp_ln37_reg_155[0]_i_6_n_3\,
      O => \icmp_ln37_reg_155[0]_i_5_n_3\
    );
\icmp_ln37_reg_155[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_67_reg(6),
      I1 => indvar_flatten_reg_67_reg(2),
      I2 => indvar_flatten_reg_67_reg(11),
      I3 => indvar_flatten_reg_67_reg(1),
      O => \icmp_ln37_reg_155[0]_i_6_n_3\
    );
\icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_131_ce,
      D => \icmp_ln37_reg_155_reg_n_3_[0]\,
      Q => icmp_ln37_reg_155_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln37_reg_155_pp0_iter1_reg,
      Q => \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3\
    );
\icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln37_reg_155_pp0_iter4_reg_reg[0]_srl3_n_3\,
      Q => icmp_ln37_reg_155_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln37_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_131_ce,
      D => icmp_ln37_fu_84_p2,
      Q => \icmp_ln37_reg_155_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_67[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^ap_cs_fsm_reg[2]_0\(0),
      I5 => xfrgb2gray_1080_1920_U0_ap_start,
      O => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \icmp_ln37_reg_155[0]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      I3 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_670
    );
\indvar_flatten_reg_67[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_67_reg(0),
      O => \indvar_flatten_reg_67[0]_i_4_n_3\
    );
\indvar_flatten_reg_67_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_18\,
      Q => indvar_flatten_reg_67_reg(0),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_67_reg[0]_i_3_n_3\,
      CO(6) => \indvar_flatten_reg_67_reg[0]_i_3_n_4\,
      CO(5) => \indvar_flatten_reg_67_reg[0]_i_3_n_5\,
      CO(4) => \indvar_flatten_reg_67_reg[0]_i_3_n_6\,
      CO(3) => \indvar_flatten_reg_67_reg[0]_i_3_n_7\,
      CO(2) => \indvar_flatten_reg_67_reg[0]_i_3_n_8\,
      CO(1) => \indvar_flatten_reg_67_reg[0]_i_3_n_9\,
      CO(0) => \indvar_flatten_reg_67_reg[0]_i_3_n_10\,
      DI(7 downto 0) => B"00000001",
      O(7) => \indvar_flatten_reg_67_reg[0]_i_3_n_11\,
      O(6) => \indvar_flatten_reg_67_reg[0]_i_3_n_12\,
      O(5) => \indvar_flatten_reg_67_reg[0]_i_3_n_13\,
      O(4) => \indvar_flatten_reg_67_reg[0]_i_3_n_14\,
      O(3) => \indvar_flatten_reg_67_reg[0]_i_3_n_15\,
      O(2) => \indvar_flatten_reg_67_reg[0]_i_3_n_16\,
      O(1) => \indvar_flatten_reg_67_reg[0]_i_3_n_17\,
      O(0) => \indvar_flatten_reg_67_reg[0]_i_3_n_18\,
      S(7 downto 1) => indvar_flatten_reg_67_reg(7 downto 1),
      S(0) => \indvar_flatten_reg_67[0]_i_4_n_3\
    );
\indvar_flatten_reg_67_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_16\,
      Q => indvar_flatten_reg_67_reg(10),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_15\,
      Q => indvar_flatten_reg_67_reg(11),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_14\,
      Q => indvar_flatten_reg_67_reg(12),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_13\,
      Q => indvar_flatten_reg_67_reg(13),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_12\,
      Q => indvar_flatten_reg_67_reg(14),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_67_reg(15),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[16]_i_1_n_18\,
      Q => indvar_flatten_reg_67_reg(16),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_67_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_indvar_flatten_reg_67_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \indvar_flatten_reg_67_reg[16]_i_1_n_7\,
      CO(2) => \indvar_flatten_reg_67_reg[16]_i_1_n_8\,
      CO(1) => \indvar_flatten_reg_67_reg[16]_i_1_n_9\,
      CO(0) => \indvar_flatten_reg_67_reg[16]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_indvar_flatten_reg_67_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \indvar_flatten_reg_67_reg[16]_i_1_n_14\,
      O(3) => \indvar_flatten_reg_67_reg[16]_i_1_n_15\,
      O(2) => \indvar_flatten_reg_67_reg[16]_i_1_n_16\,
      O(1) => \indvar_flatten_reg_67_reg[16]_i_1_n_17\,
      O(0) => \indvar_flatten_reg_67_reg[16]_i_1_n_18\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => indvar_flatten_reg_67_reg(20 downto 16)
    );
\indvar_flatten_reg_67_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[16]_i_1_n_17\,
      Q => indvar_flatten_reg_67_reg(17),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[16]_i_1_n_16\,
      Q => indvar_flatten_reg_67_reg(18),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[16]_i_1_n_15\,
      Q => indvar_flatten_reg_67_reg(19),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_17\,
      Q => indvar_flatten_reg_67_reg(1),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[16]_i_1_n_14\,
      Q => indvar_flatten_reg_67_reg(20),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_16\,
      Q => indvar_flatten_reg_67_reg(2),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_15\,
      Q => indvar_flatten_reg_67_reg(3),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_14\,
      Q => indvar_flatten_reg_67_reg(4),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_13\,
      Q => indvar_flatten_reg_67_reg(5),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_12\,
      Q => indvar_flatten_reg_67_reg(6),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[0]_i_3_n_11\,
      Q => indvar_flatten_reg_67_reg(7),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_18\,
      Q => indvar_flatten_reg_67_reg(8),
      R => indvar_flatten_reg_67
    );
\indvar_flatten_reg_67_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten_reg_67_reg[0]_i_3_n_3\,
      CI_TOP => '0',
      CO(7) => \indvar_flatten_reg_67_reg[8]_i_1_n_3\,
      CO(6) => \indvar_flatten_reg_67_reg[8]_i_1_n_4\,
      CO(5) => \indvar_flatten_reg_67_reg[8]_i_1_n_5\,
      CO(4) => \indvar_flatten_reg_67_reg[8]_i_1_n_6\,
      CO(3) => \indvar_flatten_reg_67_reg[8]_i_1_n_7\,
      CO(2) => \indvar_flatten_reg_67_reg[8]_i_1_n_8\,
      CO(1) => \indvar_flatten_reg_67_reg[8]_i_1_n_9\,
      CO(0) => \indvar_flatten_reg_67_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7) => \indvar_flatten_reg_67_reg[8]_i_1_n_11\,
      O(6) => \indvar_flatten_reg_67_reg[8]_i_1_n_12\,
      O(5) => \indvar_flatten_reg_67_reg[8]_i_1_n_13\,
      O(4) => \indvar_flatten_reg_67_reg[8]_i_1_n_14\,
      O(3) => \indvar_flatten_reg_67_reg[8]_i_1_n_15\,
      O(2) => \indvar_flatten_reg_67_reg[8]_i_1_n_16\,
      O(1) => \indvar_flatten_reg_67_reg[8]_i_1_n_17\,
      O(0) => \indvar_flatten_reg_67_reg[8]_i_1_n_18\,
      S(7 downto 0) => indvar_flatten_reg_67_reg(15 downto 8)
    );
\indvar_flatten_reg_67_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_670,
      D => \indvar_flatten_reg_67_reg[8]_i_1_n_17\,
      Q => indvar_flatten_reg_67_reg(9),
      R => indvar_flatten_reg_67
    );
mac_muladd_8ns_13ns_22ns_22_4_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1
     port map (
      CEA2 => grp_fu_131_ce,
      DSP_ALU_INST(21) => mul_mul_8ns_15ns_22_4_1_U13_n_3,
      DSP_ALU_INST(20) => mul_mul_8ns_15ns_22_4_1_U13_n_4,
      DSP_ALU_INST(19) => mul_mul_8ns_15ns_22_4_1_U13_n_5,
      DSP_ALU_INST(18) => mul_mul_8ns_15ns_22_4_1_U13_n_6,
      DSP_ALU_INST(17) => mul_mul_8ns_15ns_22_4_1_U13_n_7,
      DSP_ALU_INST(16) => mul_mul_8ns_15ns_22_4_1_U13_n_8,
      DSP_ALU_INST(15) => mul_mul_8ns_15ns_22_4_1_U13_n_9,
      DSP_ALU_INST(14) => mul_mul_8ns_15ns_22_4_1_U13_n_10,
      DSP_ALU_INST(13) => mul_mul_8ns_15ns_22_4_1_U13_n_11,
      DSP_ALU_INST(12) => mul_mul_8ns_15ns_22_4_1_U13_n_12,
      DSP_ALU_INST(11) => mul_mul_8ns_15ns_22_4_1_U13_n_13,
      DSP_ALU_INST(10) => mul_mul_8ns_15ns_22_4_1_U13_n_14,
      DSP_ALU_INST(9) => mul_mul_8ns_15ns_22_4_1_U13_n_15,
      DSP_ALU_INST(8) => mul_mul_8ns_15ns_22_4_1_U13_n_16,
      DSP_ALU_INST(7) => mul_mul_8ns_15ns_22_4_1_U13_n_17,
      DSP_ALU_INST(6) => mul_mul_8ns_15ns_22_4_1_U13_n_18,
      DSP_ALU_INST(5) => mul_mul_8ns_15ns_22_4_1_U13_n_19,
      DSP_ALU_INST(4) => mul_mul_8ns_15ns_22_4_1_U13_n_20,
      DSP_ALU_INST(3) => mul_mul_8ns_15ns_22_4_1_U13_n_21,
      DSP_ALU_INST(2) => mul_mul_8ns_15ns_22_4_1_U13_n_22,
      DSP_ALU_INST(1) => mul_mul_8ns_15ns_22_4_1_U13_n_23,
      DSP_ALU_INST(0) => mul_mul_8ns_15ns_22_4_1_U13_n_24,
      E(0) => rgb_V_1_reg_1640,
      P(21) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3,
      P(20) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4,
      P(19) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5,
      P(18) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6,
      P(17) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7,
      P(16) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8,
      P(15) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9,
      P(14) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10,
      P(13) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11,
      P(12) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12,
      P(11) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13,
      P(10) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14,
      P(9) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15,
      P(8) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16,
      P(7) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17,
      P(6) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18,
      P(5) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19,
      P(4) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20,
      P(3) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21,
      P(2) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22,
      P(1) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23,
      P(0) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24,
      Q(7 downto 0) => Q(23 downto 16),
      ap_clk => ap_clk,
      icmp_ln37_reg_155_pp0_iter5_reg => icmp_ln37_reg_155_pp0_iter5_reg,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      img_in_data_empty_n => img_in_data_empty_n,
      \rgb_V_1_reg_164_reg[0]\ => \icmp_ln37_reg_155_reg_n_3_[0]\,
      \rgb_V_1_reg_164_reg[0]_0\(0) => ap_CS_fsm_pp0_stage0,
      \rgb_V_1_reg_164_reg[0]_1\ => ap_enable_reg_pp0_iter6_reg_n_3,
      \rgb_V_1_reg_164_reg[0]_2\ => ap_enable_reg_pp0_iter1_reg_n_3
    );
mac_muladd_8ns_16ns_22ns_23_4_1_U15: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1
     port map (
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_131_ce,
      P(7 downto 0) => P(7 downto 0),
      Q(7 downto 0) => rgb_V_1_reg_164(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]\(0) => ap_CS_fsm_pp0_stage0,
      \icmp_ln37_reg_155_pp0_iter1_reg_reg[0]_0\ => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_26,
      icmp_ln37_reg_155_pp0_iter5_reg => icmp_ln37_reg_155_pp0_iter5_reg,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0\ => \icmp_ln37_reg_155_reg_n_3_[0]\,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_0\ => ap_enable_reg_pp0_iter1_reg_n_3,
      \icmp_ln37_reg_155_pp0_iter5_reg_reg[0]__0_1\ => ap_enable_reg_pp0_iter6_reg_n_3,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      img_in_data_empty_n => img_in_data_empty_n,
      \q_tmp_reg[7]\(21) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_3,
      \q_tmp_reg[7]\(20) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_4,
      \q_tmp_reg[7]\(19) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_5,
      \q_tmp_reg[7]\(18) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_6,
      \q_tmp_reg[7]\(17) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_7,
      \q_tmp_reg[7]\(16) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_8,
      \q_tmp_reg[7]\(15) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_9,
      \q_tmp_reg[7]\(14) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_10,
      \q_tmp_reg[7]\(13) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_11,
      \q_tmp_reg[7]\(12) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_12,
      \q_tmp_reg[7]\(11) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_13,
      \q_tmp_reg[7]\(10) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_14,
      \q_tmp_reg[7]\(9) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_15,
      \q_tmp_reg[7]\(8) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_16,
      \q_tmp_reg[7]\(7) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_17,
      \q_tmp_reg[7]\(6) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_18,
      \q_tmp_reg[7]\(5) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_19,
      \q_tmp_reg[7]\(4) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_20,
      \q_tmp_reg[7]\(3) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_21,
      \q_tmp_reg[7]\(2) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_22,
      \q_tmp_reg[7]\(1) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_23,
      \q_tmp_reg[7]\(0) => mac_muladd_8ns_13ns_22ns_22_4_1_U14_n_24
    );
\mem_reg_bram_0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB000000"
    )
        port map (
      I0 => \icmp_ln37_reg_155_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => img_in_data_empty_n,
      I3 => img_gray_src_data_full_n,
      I4 => ap_enable_reg_pp0_iter6_reg_n_3,
      I5 => icmp_ln37_reg_155_pp0_iter5_reg,
      O => \^push\
    );
mul_mul_8ns_15ns_22_4_1_U13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1
     port map (
      CEA2 => grp_fu_131_ce,
      P(21) => mul_mul_8ns_15ns_22_4_1_U13_n_3,
      P(20) => mul_mul_8ns_15ns_22_4_1_U13_n_4,
      P(19) => mul_mul_8ns_15ns_22_4_1_U13_n_5,
      P(18) => mul_mul_8ns_15ns_22_4_1_U13_n_6,
      P(17) => mul_mul_8ns_15ns_22_4_1_U13_n_7,
      P(16) => mul_mul_8ns_15ns_22_4_1_U13_n_8,
      P(15) => mul_mul_8ns_15ns_22_4_1_U13_n_9,
      P(14) => mul_mul_8ns_15ns_22_4_1_U13_n_10,
      P(13) => mul_mul_8ns_15ns_22_4_1_U13_n_11,
      P(12) => mul_mul_8ns_15ns_22_4_1_U13_n_12,
      P(11) => mul_mul_8ns_15ns_22_4_1_U13_n_13,
      P(10) => mul_mul_8ns_15ns_22_4_1_U13_n_14,
      P(9) => mul_mul_8ns_15ns_22_4_1_U13_n_15,
      P(8) => mul_mul_8ns_15ns_22_4_1_U13_n_16,
      P(7) => mul_mul_8ns_15ns_22_4_1_U13_n_17,
      P(6) => mul_mul_8ns_15ns_22_4_1_U13_n_18,
      P(5) => mul_mul_8ns_15ns_22_4_1_U13_n_19,
      P(4) => mul_mul_8ns_15ns_22_4_1_U13_n_20,
      P(3) => mul_mul_8ns_15ns_22_4_1_U13_n_21,
      P(2) => mul_mul_8ns_15ns_22_4_1_U13_n_22,
      P(1) => mul_mul_8ns_15ns_22_4_1_U13_n_23,
      P(0) => mul_mul_8ns_15ns_22_4_1_U13_n_24,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
\rgb_V_1_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(8),
      Q => rgb_V_1_reg_164(0),
      R => '0'
    );
\rgb_V_1_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(9),
      Q => rgb_V_1_reg_164(1),
      R => '0'
    );
\rgb_V_1_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(10),
      Q => rgb_V_1_reg_164(2),
      R => '0'
    );
\rgb_V_1_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(11),
      Q => rgb_V_1_reg_164(3),
      R => '0'
    );
\rgb_V_1_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(12),
      Q => rgb_V_1_reg_164(4),
      R => '0'
    );
\rgb_V_1_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(13),
      Q => rgb_V_1_reg_164(5),
      R => '0'
    );
\rgb_V_1_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(14),
      Q => rgb_V_1_reg_164(6),
      R => '0'
    );
\rgb_V_1_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rgb_V_1_reg_1640,
      D => Q(15),
      Q => rgb_V_1_reg_164(7),
      R => '0'
    );
\usedw[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pop\,
      I1 => Loop_loop_height_proc1720_U0_img_in_data_write,
      O => E(0)
    );
\usedw[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^push\,
      I1 => \usedw_reg[0]\,
      O => \icmp_ln37_reg_155_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s is
  port (
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready : out STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \arraydecay72249_load_05376_fu_222_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \zext_ln37_reg_3648_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_gray_src_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg : in STD_LOGIC;
    img_gray_dst_data_full_n : in STD_LOGIC;
    ap_done_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg_2 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    fast_0_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    threshold_c_empty_n : in STD_LOGIC;
    ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done : in STD_LOGIC;
    grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s is
begin
xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15
     port map (
      D(1 downto 0) => D(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[6]_0\(0) => \ap_CS_fsm_reg[6]\(0),
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => ap_done_reg_reg,
      ap_done_reg_reg_1 => ap_done_reg_reg_0,
      ap_done_reg_reg_2(1 downto 0) => ap_done_reg_reg_1(1 downto 0),
      ap_done_reg_reg_3 => ap_done_reg_reg_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg,
      \arraydecay72249_load_05376_fu_222_reg[7]_0\(7 downto 0) => \arraydecay72249_load_05376_fu_222_reg[7]\(7 downto 0),
      dout_valid_reg => dout_valid_reg,
      empty_n => empty_n,
      empty_n_reg => empty_n_reg,
      fast_0_0_1080_1920_1_U0_ap_start => fast_0_0_1080_1920_1_U0_ap_start,
      grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(0) => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(0),
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      push => push,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_once_reg_reg => start_once_reg_reg,
      threshold_c_empty_n => threshold_c_empty_n,
      \zext_ln37_reg_3648_reg[7]_0\(7 downto 0) => \zext_ln37_reg_3648_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_1 : out STD_LOGIC;
    fast_0_0_1080_1920_1_U0_threshold_read : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    img_gray_src_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_gray_dst_data_full_n : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    start_for_xfgray2rgb_1080_1920_U0_full_n : in STD_LOGIC;
    fast_0_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    threshold_c_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s is
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready : STD_LOGIC;
  signal ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3 : STD_LOGIC;
  signal \^fast_0_0_1080_1920_1_u0_threshold_read\ : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12 : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13 : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15 : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16 : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6 : STD_LOGIC;
  signal grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal trunc_ln152_reg_48 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  fast_0_0_1080_1920_1_U0_threshold_read <= \^fast_0_0_1080_1920_1_u0_threshold_read\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7,
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12,
      Q => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
      R => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready
    );
ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15,
      Q => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3,
      R => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready
    );
grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s
     port map (
      D(1) => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_6,
      D(0) => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_7,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]\ => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16,
      \ap_CS_fsm_reg[1]_0\ => \^start_once_reg_reg_0\,
      \ap_CS_fsm_reg[6]\(0) => \ap_CS_fsm_reg[6]\(0),
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_done_reg_reg,
      ap_done_reg_reg_0 => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_12,
      ap_done_reg_reg_1(1) => ap_CS_fsm_state2,
      ap_done_reg_reg_1(0) => \ap_CS_fsm_reg_n_3_[0]\,
      ap_done_reg_reg_2 => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_done,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready => ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready,
      ap_sync_reg_grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_ready_reg => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_15,
      \arraydecay72249_load_05376_fu_222_reg[7]\(7 downto 0) => D(7 downto 0),
      dout_valid_reg => dout_valid_reg,
      empty_n => empty_n,
      empty_n_reg => empty_n_reg,
      fast_0_0_1080_1920_1_U0_ap_start => fast_0_0_1080_1920_1_U0_ap_start,
      grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg(0) => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      push => push,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_once_reg_reg => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13,
      threshold_c_empty_n => threshold_c_empty_n,
      \zext_ln37_reg_3648_reg[7]\(7 downto 0) => trunc_ln152_reg_48(7 downto 0)
    );
grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_16,
      Q => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_ap_start_reg,
      R => ap_rst_n_inv
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I2 => fast_0_0_1080_1920_1_U0_ap_start,
      O => start_once_reg_reg_1
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6AAAAAAA"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => threshold_c_empty_n,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      I3 => fast_0_0_1080_1920_1_U0_ap_start,
      I4 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I5 => \^start_once_reg_reg_0\,
      O => internal_empty_n_reg(0)
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34_n_13,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
\trunc_ln152_reg_48[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_xfgray2rgb_1080_1920_U0_full_n,
      I2 => fast_0_0_1080_1920_1_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      I4 => threshold_c_empty_n,
      O => \^fast_0_0_1080_1920_1_u0_threshold_read\
    );
\trunc_ln152_reg_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(0),
      Q => trunc_ln152_reg_48(0),
      R => '0'
    );
\trunc_ln152_reg_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(1),
      Q => trunc_ln152_reg_48(1),
      R => '0'
    );
\trunc_ln152_reg_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(2),
      Q => trunc_ln152_reg_48(2),
      R => '0'
    );
\trunc_ln152_reg_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(3),
      Q => trunc_ln152_reg_48(3),
      R => '0'
    );
\trunc_ln152_reg_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(4),
      Q => trunc_ln152_reg_48(4),
      R => '0'
    );
\trunc_ln152_reg_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(5),
      Q => trunc_ln152_reg_48(5),
      R => '0'
    );
\trunc_ln152_reg_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(6),
      Q => trunc_ln152_reg_48(6),
      R => '0'
    );
\trunc_ln152_reg_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fast_0_0_1080_1920_1_u0_threshold_read\,
      D => \out\(7),
      Q => trunc_ln152_reg_48(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner is
  port (
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    overly_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    overly_x : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_h : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    threshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    threshold_ap_vld : in STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal Loop_loop_height_proc1618_U0_ap_start : STD_LOGIC;
  signal Loop_loop_height_proc1618_U0_n_5 : STD_LOGIC;
  signal Loop_loop_height_proc1720_U0_img_in_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Loop_loop_height_proc1720_U0_img_in_data_write : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal call_ret_ExtractPixel_fu_78_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal call_ret_ExtractPixel_fu_78_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal empty_n_1 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_ap_start : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_img_gray_dst_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fast_0_0_1080_1920_1_U0_img_gray_dst_data_write : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_10 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_11 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_13 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_3 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_6 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_n_7 : STD_LOGIC;
  signal fast_0_0_1080_1920_1_U0_threshold_read : STD_LOGIC;
  signal \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8\ : STD_LOGIC;
  signal \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_gray_dst_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_gray_dst_data_empty_n : STD_LOGIC;
  signal img_gray_dst_data_full_n : STD_LOGIC;
  signal img_gray_src_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_gray_src_data_empty_n : STD_LOGIC;
  signal img_gray_src_data_full_n : STD_LOGIC;
  signal img_in_data_U_n_22 : STD_LOGIC;
  signal img_in_data_U_n_23 : STD_LOGIC;
  signal img_in_data_U_n_24 : STD_LOGIC;
  signal img_in_data_U_n_25 : STD_LOGIC;
  signal img_in_data_U_n_26 : STD_LOGIC;
  signal img_in_data_U_n_27 : STD_LOGIC;
  signal img_in_data_U_n_28 : STD_LOGIC;
  signal img_in_data_U_n_29 : STD_LOGIC;
  signal img_in_data_empty_n : STD_LOGIC;
  signal img_in_data_full_n : STD_LOGIC;
  signal img_out_data_U_n_10 : STD_LOGIC;
  signal img_out_data_U_n_11 : STD_LOGIC;
  signal img_out_data_U_n_12 : STD_LOGIC;
  signal img_out_data_U_n_13 : STD_LOGIC;
  signal img_out_data_U_n_14 : STD_LOGIC;
  signal img_out_data_U_n_15 : STD_LOGIC;
  signal img_out_data_U_n_16 : STD_LOGIC;
  signal img_out_data_U_n_17 : STD_LOGIC;
  signal img_out_data_U_n_18 : STD_LOGIC;
  signal img_out_data_U_n_19 : STD_LOGIC;
  signal img_out_data_U_n_20 : STD_LOGIC;
  signal img_out_data_U_n_21 : STD_LOGIC;
  signal img_out_data_U_n_22 : STD_LOGIC;
  signal img_out_data_U_n_23 : STD_LOGIC;
  signal img_out_data_U_n_24 : STD_LOGIC;
  signal img_out_data_U_n_25 : STD_LOGIC;
  signal img_out_data_U_n_26 : STD_LOGIC;
  signal img_out_data_U_n_27 : STD_LOGIC;
  signal img_out_data_U_n_28 : STD_LOGIC;
  signal img_out_data_U_n_29 : STD_LOGIC;
  signal img_out_data_U_n_6 : STD_LOGIC;
  signal img_out_data_U_n_7 : STD_LOGIC;
  signal img_out_data_U_n_8 : STD_LOGIC;
  signal img_out_data_U_n_9 : STD_LOGIC;
  signal img_out_data_empty_n : STD_LOGIC;
  signal img_out_data_full_n : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop_2 : STD_LOGIC;
  signal pop_4 : STD_LOGIC;
  signal pop_6 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal start_for_Loop_loop_height_proc1618_U0_full_n : STD_LOGIC;
  signal start_for_fast_0_0_1080_1920_1_U0_U_n_5 : STD_LOGIC;
  signal start_for_fast_0_0_1080_1920_1_U0_full_n : STD_LOGIC;
  signal start_for_xfgray2rgb_1080_1920_U0_full_n : STD_LOGIC;
  signal start_for_xfrgb2gray_1080_1920_U0_U_n_5 : STD_LOGIC;
  signal start_for_xfrgb2gray_1080_1920_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal threshold_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal threshold_c_empty_n : STD_LOGIC;
  signal threshold_c_full_n : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_ap_ready : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_ap_start : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_10 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_11 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_3 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_4 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_7 : STD_LOGIC;
  signal xfgray2rgb_1080_1920_U0_n_8 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_ap_ready : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_ap_start : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_img_gray_src_4255_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfrgb2gray_1080_1920_U0_n_12 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_13 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_16 : STD_LOGIC;
  signal xfrgb2gray_1080_1920_U0_n_17 : STD_LOGIC;
begin
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(2) <= \<const1>\;
  video_out_TKEEP(1) <= \<const1>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(2) <= \<const0>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_loop_height_proc1618_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1618
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[0]\ => video_out_TVALID,
      \B_V_data_1_state_reg[1]\ => Loop_loop_height_proc1618_U0_n_5,
      Loop_loop_height_proc1618_U0_ap_start => Loop_loop_height_proc1618_U0_ap_start,
      Q(23) => img_out_data_U_n_6,
      Q(22) => img_out_data_U_n_7,
      Q(21) => img_out_data_U_n_8,
      Q(20) => img_out_data_U_n_9,
      Q(19) => img_out_data_U_n_10,
      Q(18) => img_out_data_U_n_11,
      Q(17) => img_out_data_U_n_12,
      Q(16) => img_out_data_U_n_13,
      Q(15) => img_out_data_U_n_14,
      Q(14) => img_out_data_U_n_15,
      Q(13) => img_out_data_U_n_16,
      Q(12) => img_out_data_U_n_17,
      Q(11) => img_out_data_U_n_18,
      Q(10) => img_out_data_U_n_19,
      Q(9) => img_out_data_U_n_20,
      Q(8) => img_out_data_U_n_21,
      Q(7) => img_out_data_U_n_22,
      Q(6) => img_out_data_U_n_23,
      Q(5) => img_out_data_U_n_24,
      Q(4) => img_out_data_U_n_25,
      Q(3) => img_out_data_U_n_26,
      Q(2) => img_out_data_U_n_27,
      Q(1) => img_out_data_U_n_28,
      Q(0) => img_out_data_U_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_data_empty_n => img_out_data_empty_n,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0)
    );
Loop_loop_height_proc1720_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1720
     port map (
      \B_V_data_1_state_reg[1]\ => video_in_TREADY,
      Loop_loop_height_proc1720_U0_img_in_data_write => Loop_loop_height_proc1720_U0_img_in_data_write,
      Q(23 downto 0) => Loop_loop_height_proc1720_U0_img_in_data_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_data_full_n => img_in_data_full_n,
      shiftReg_ce => shiftReg_ce,
      start_for_fast_0_0_1080_1920_1_U0_full_n => start_for_fast_0_0_1080_1920_1_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      threshold_ap_vld => threshold_ap_vld,
      threshold_c_full_n => threshold_c_full_n,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
fast_0_0_1080_1920_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s
     port map (
      D(7 downto 0) => fast_0_0_1080_1920_1_U0_img_gray_dst_data_din(7 downto 0),
      DINADIN(7 downto 0) => \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1\(7 downto 0),
      E(0) => pop,
      Q(7 downto 0) => img_gray_src_data_dout(7 downto 0),
      WEA(0) => fast_0_0_1080_1920_1_U0_img_gray_dst_data_write,
      \ap_CS_fsm_reg[6]\(0) => \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8\,
      ap_clk => ap_clk,
      ap_done_reg_reg => fast_0_0_1080_1920_1_U0_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => fast_0_0_1080_1920_1_U0_n_6,
      empty_n => empty_n_0,
      empty_n_reg => fast_0_0_1080_1920_1_U0_n_13,
      fast_0_0_1080_1920_1_U0_ap_start => fast_0_0_1080_1920_1_U0_ap_start,
      fast_0_0_1080_1920_1_U0_threshold_read => fast_0_0_1080_1920_1_U0_threshold_read,
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      internal_empty_n_reg(0) => fast_0_0_1080_1920_1_U0_n_10,
      \out\(7 downto 0) => threshold_c_dout(7 downto 0),
      push => push,
      shiftReg_ce => shiftReg_ce,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_once_reg_reg_0 => fast_0_0_1080_1920_1_U0_n_3,
      start_once_reg_reg_1 => fast_0_0_1080_1920_1_U0_n_11,
      threshold_c_empty_n => threshold_c_empty_n
    );
img_gray_dst_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A
     port map (
      D(7 downto 0) => fast_0_0_1080_1920_1_U0_img_gray_dst_data_din(7 downto 0),
      Q(7 downto 0) => img_gray_dst_data_dout(7 downto 0),
      WEA(0) => fast_0_0_1080_1920_1_U0_img_gray_dst_data_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => xfgray2rgb_1080_1920_U0_n_11,
      empty_n => empty_n,
      full_n_reg_0 => xfgray2rgb_1080_1920_U0_n_7,
      img_gray_dst_data_empty_n => img_gray_dst_data_empty_n,
      img_gray_dst_data_full_n => img_gray_dst_data_full_n,
      pop => pop_4,
      push => push,
      push_0 => push_3
    );
img_gray_src_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0
     port map (
      D(7 downto 0) => xfrgb2gray_1080_1920_U0_img_gray_src_4255_din(7 downto 0),
      DINADIN(7 downto 0) => \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/buf_0_V_d1\(7 downto 0),
      E(0) => pop,
      Q(7 downto 0) => img_gray_src_data_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => fast_0_0_1080_1920_1_U0_n_13,
      empty_n => empty_n_0,
      img_gray_src_data_empty_n => img_gray_src_data_empty_n,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      mem_reg_bram_0_0 => fast_0_0_1080_1920_1_U0_n_6,
      push => push_5,
      ram_reg_bram_0(0) => \grp_xFFastCornerDetection_0_1080_1920_0_1_1_12_0_s_fu_34/xFfast7x7_0_1080_1920_0_1_1_1923_7_49_15_U0/ap_CS_fsm_state8\,
      \usedw_reg[0]_0\(0) => xfrgb2gray_1080_1920_U0_n_16
    );
img_in_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A
     port map (
      E(0) => xfrgb2gray_1080_1920_U0_n_13,
      Loop_loop_height_proc1720_U0_img_in_data_write => Loop_loop_height_proc1720_U0_img_in_data_write,
      Q(23 downto 16) => call_ret_ExtractPixel_fu_78_ap_return_2(7 downto 0),
      Q(15 downto 8) => call_ret_ExtractPixel_fu_78_ap_return_1(7 downto 0),
      Q(7) => img_in_data_U_n_22,
      Q(6) => img_in_data_U_n_23,
      Q(5) => img_in_data_U_n_24,
      Q(4) => img_in_data_U_n_25,
      Q(3) => img_in_data_U_n_26,
      Q(2) => img_in_data_U_n_27,
      Q(1) => img_in_data_U_n_28,
      Q(0) => img_in_data_U_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => xfrgb2gray_1080_1920_U0_n_17,
      empty_n => empty_n_1,
      if_din(23 downto 0) => Loop_loop_height_proc1720_U0_img_in_data_din(23 downto 0),
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      pop => pop_6
    );
img_out_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out\,
      E(0) => xfgray2rgb_1080_1920_U0_n_8,
      Q(23) => img_out_data_U_n_6,
      Q(22) => img_out_data_U_n_7,
      Q(21) => img_out_data_U_n_8,
      Q(20) => img_out_data_U_n_9,
      Q(19) => img_out_data_U_n_10,
      Q(18) => img_out_data_U_n_11,
      Q(17) => img_out_data_U_n_12,
      Q(16) => img_out_data_U_n_13,
      Q(15) => img_out_data_U_n_14,
      Q(14) => img_out_data_U_n_15,
      Q(13) => img_out_data_U_n_16,
      Q(12) => img_out_data_U_n_17,
      Q(11) => img_out_data_U_n_18,
      Q(10) => img_out_data_U_n_19,
      Q(9) => img_out_data_U_n_20,
      Q(8) => img_out_data_U_n_21,
      Q(7) => img_out_data_U_n_22,
      Q(6) => img_out_data_U_n_23,
      Q(5) => img_out_data_U_n_24,
      Q(4) => img_out_data_U_n_25,
      Q(3) => img_out_data_U_n_26,
      Q(2) => img_out_data_U_n_27,
      Q(1) => img_out_data_U_n_28,
      Q(0) => img_out_data_U_n_29,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => img_gray_dst_data_dout(7 downto 0),
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      pop => pop_2,
      push => push_3
    );
start_for_Loop_loop_height_proc1618_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1618_U0
     port map (
      Loop_loop_height_proc1618_U0_ap_start => Loop_loop_height_proc1618_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => xfgray2rgb_1080_1920_U0_n_4,
      \mOutPtr_reg[0]_0\ => xfgray2rgb_1080_1920_U0_n_3,
      \mOutPtr_reg[1]_0\ => Loop_loop_height_proc1618_U0_n_5,
      start_for_Loop_loop_height_proc1618_U0_full_n => start_for_Loop_loop_height_proc1618_U0_full_n,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
start_for_fast_0_0_1080_1920_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fast_0_0_1080_1920_1_U0_ap_start => fast_0_0_1080_1920_1_U0_ap_start,
      internal_empty_n_reg_0 => start_for_fast_0_0_1080_1920_1_U0_U_n_5,
      internal_empty_n_reg_1 => start_for_xfrgb2gray_1080_1920_U0_U_n_5,
      \mOutPtr_reg[0]_0\ => fast_0_0_1080_1920_1_U0_n_7,
      \mOutPtr_reg[1]_0\ => fast_0_0_1080_1920_1_U0_n_3,
      start_for_fast_0_0_1080_1920_1_U0_full_n => start_for_fast_0_0_1080_1920_1_U0_full_n,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_xfgray2rgb_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfgray2rgb_1080_1920_U0
     port map (
      Q(0) => xfgray2rgb_1080_1920_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fast_0_0_1080_1920_1_U0_ap_start => fast_0_0_1080_1920_1_U0_ap_start,
      internal_empty_n_reg_0 => fast_0_0_1080_1920_1_U0_n_11,
      internal_full_n_reg_0 => xfgray2rgb_1080_1920_U0_n_10,
      \mOutPtr_reg[1]_0\ => fast_0_0_1080_1920_1_U0_n_3,
      \mOutPtr_reg[1]_1\ => start_for_fast_0_0_1080_1920_1_U0_U_n_5,
      start_for_xfgray2rgb_1080_1920_U0_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
start_for_xfrgb2gray_1080_1920_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0
     port map (
      Q(1) => xfrgb2gray_1080_1920_U0_ap_ready,
      Q(0) => xfrgb2gray_1080_1920_U0_n_12,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => start_for_xfrgb2gray_1080_1920_U0_U_n_5,
      start_for_fast_0_0_1080_1920_1_U0_full_n => start_for_fast_0_0_1080_1920_1_U0_full_n,
      start_for_xfrgb2gray_1080_1920_U0_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
      start_once_reg => start_once_reg,
      xfrgb2gray_1080_1920_U0_ap_start => xfrgb2gray_1080_1920_U0_ap_start
    );
threshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S
     port map (
      E(0) => fast_0_0_1080_1920_1_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fast_0_0_1080_1920_1_U0_threshold_read => fast_0_0_1080_1920_1_U0_threshold_read,
      \out\(7 downto 0) => threshold_c_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      threshold(7 downto 0) => threshold(7 downto 0),
      threshold_c_empty_n => threshold_c_empty_n,
      threshold_c_full_n => threshold_c_full_n
    );
xfgray2rgb_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfgray2rgb_1080_1920_s
     port map (
      E(0) => xfgray2rgb_1080_1920_U0_n_8,
      Q(0) => xfgray2rgb_1080_1920_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\ => xfgray2rgb_1080_1920_U0_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => xfgray2rgb_1080_1920_U0_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n => empty_n,
      empty_n_reg => xfgray2rgb_1080_1920_U0_n_11,
      img_gray_dst_data_empty_n => img_gray_dst_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      pop => pop_4,
      pop_0 => pop_2,
      push => push_3,
      start_for_Loop_loop_height_proc1618_U0_full_n => start_for_Loop_loop_height_proc1618_U0_full_n,
      start_once_reg_reg_0 => xfgray2rgb_1080_1920_U0_n_3,
      start_once_reg_reg_1 => xfgray2rgb_1080_1920_U0_n_4,
      xfgray2rgb_1080_1920_U0_ap_start => xfgray2rgb_1080_1920_U0_ap_start
    );
xfrgb2gray_1080_1920_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s
     port map (
      E(0) => xfrgb2gray_1080_1920_U0_n_13,
      Loop_loop_height_proc1720_U0_img_in_data_write => Loop_loop_height_proc1720_U0_img_in_data_write,
      P(7 downto 0) => xfrgb2gray_1080_1920_U0_img_gray_src_4255_din(7 downto 0),
      Q(23 downto 16) => call_ret_ExtractPixel_fu_78_ap_return_2(7 downto 0),
      Q(15 downto 8) => call_ret_ExtractPixel_fu_78_ap_return_1(7 downto 0),
      Q(7) => img_in_data_U_n_22,
      Q(6) => img_in_data_U_n_23,
      Q(5) => img_in_data_U_n_24,
      Q(4) => img_in_data_U_n_25,
      Q(3) => img_in_data_U_n_26,
      Q(2) => img_in_data_U_n_27,
      Q(1) => img_in_data_U_n_28,
      Q(0) => img_in_data_U_n_29,
      \ap_CS_fsm_reg[2]_0\(1) => xfrgb2gray_1080_1920_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\(0) => xfrgb2gray_1080_1920_U0_n_12,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg => xfrgb2gray_1080_1920_U0_n_17,
      empty_n => empty_n_1,
      \icmp_ln37_reg_155_reg[0]_0\(0) => xfrgb2gray_1080_1920_U0_n_16,
      img_gray_src_data_full_n => img_gray_src_data_full_n,
      img_in_data_empty_n => img_in_data_empty_n,
      pop => pop_6,
      push => push_5,
      \usedw_reg[0]\ => fast_0_0_1080_1920_1_U0_n_6,
      xfrgb2gray_1080_1920_U0_ap_start => xfrgb2gray_1080_1920_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    threshold_ap_vld : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    overly_alpha : in STD_LOGIC_VECTOR ( 7 downto 0 );
    overly_x : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_h : in STD_LOGIC_VECTOR ( 31 downto 0 );
    overly_w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    threshold : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_detectCorner_0_0,detectCorner,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "detectCorner,Vivado 2020.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_in_TREADY : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute X_INTERFACE_INFO of video_in_TVALID : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute X_INTERFACE_INFO of video_out_TREADY : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute X_INTERFACE_INFO of video_out_TVALID : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute X_INTERFACE_INFO of overly_alpha : signal is "xilinx.com:signal:data:1.0 overly_alpha DATA";
  attribute X_INTERFACE_PARAMETER of overly_alpha : signal is "XIL_INTERFACENAME overly_alpha, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of overly_h : signal is "xilinx.com:signal:data:1.0 overly_h DATA";
  attribute X_INTERFACE_PARAMETER of overly_h : signal is "XIL_INTERFACENAME overly_h, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of overly_w : signal is "xilinx.com:signal:data:1.0 overly_w DATA";
  attribute X_INTERFACE_PARAMETER of overly_w : signal is "XIL_INTERFACENAME overly_w, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of overly_x : signal is "xilinx.com:signal:data:1.0 overly_x DATA";
  attribute X_INTERFACE_PARAMETER of overly_x : signal is "XIL_INTERFACENAME overly_x, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of overly_y : signal is "xilinx.com:signal:data:1.0 overly_y DATA";
  attribute X_INTERFACE_PARAMETER of overly_y : signal is "XIL_INTERFACENAME overly_y, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of threshold : signal is "xilinx.com:signal:data:1.0 threshold DATA";
  attribute X_INTERFACE_PARAMETER of threshold : signal is "XIL_INTERFACENAME threshold, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of video_in_TDATA : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute X_INTERFACE_INFO of video_in_TDEST : signal is "xilinx.com:interface:axis:1.0 video_in TDEST";
  attribute X_INTERFACE_PARAMETER of video_in_TDEST : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_in_TID : signal is "xilinx.com:interface:axis:1.0 video_in TID";
  attribute X_INTERFACE_INFO of video_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_in TKEEP";
  attribute X_INTERFACE_INFO of video_in_TLAST : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute X_INTERFACE_INFO of video_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_in TSTRB";
  attribute X_INTERFACE_INFO of video_in_TUSER : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute X_INTERFACE_INFO of video_out_TDATA : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute X_INTERFACE_INFO of video_out_TDEST : signal is "xilinx.com:interface:axis:1.0 video_out TDEST";
  attribute X_INTERFACE_PARAMETER of video_out_TDEST : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of video_out_TID : signal is "xilinx.com:interface:axis:1.0 video_out TID";
  attribute X_INTERFACE_INFO of video_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_out TKEEP";
  attribute X_INTERFACE_INFO of video_out_TLAST : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute X_INTERFACE_INFO of video_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_out TSTRB";
  attribute X_INTERFACE_INFO of video_out_TUSER : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      overly_alpha(7 downto 0) => overly_alpha(7 downto 0),
      overly_h(31 downto 0) => overly_h(31 downto 0),
      overly_w(31 downto 0) => overly_w(31 downto 0),
      overly_x(31 downto 0) => overly_x(31 downto 0),
      overly_y(31 downto 0) => overly_y(31 downto 0),
      threshold(31 downto 0) => threshold(31 downto 0),
      threshold_ap_vld => threshold_ap_vld,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(2 downto 0) => video_in_TKEEP(2 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(2 downto 0) => video_in_TSTRB(2 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(2 downto 0) => video_out_TKEEP(2 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(2 downto 0) => video_out_TSTRB(2 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
