

================================================================
== Vitis HLS Report for 'hscale_core_polyphase_Pipeline_loop_width'
================================================================
* Date:           Mon Aug 29 12:25:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.470 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       43|     1947|  0.242 us|  10.952 us|   43|  1947|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop_width  |       41|     1945|        22|          1|          1|  21 ~ 1925|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 5 6 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 
2 --> 3 
3 --> 4 
4 --> 7 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 25 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%xReadPos = alloca i32 1"   --->   Operation 26 'alloca' 'xReadPos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ReadEn = alloca i32 1"   --->   Operation 27 'alloca' 'ReadEn' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%LoopSize_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %LoopSize"   --->   Operation 28 'read' 'LoopSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln224_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln224"   --->   Operation 29 'read' 'zext_ln224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln637_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln637"   --->   Operation 30 'read' 'add_ln637_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln224_cast = zext i16 %zext_ln224_read"   --->   Operation 31 'zext' 'zext_ln224_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %phasesH, i64 666, i64 207, i64 1"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %phasesH, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %ReadEn"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %xReadPos"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body49"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_5 = load i11 %x"   --->   Operation 46 'load' 'x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 1925, i64 0"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln653 = icmp_eq  i11 %x_5, i11 %add_ln637_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653]   --->   Operation 48 'icmp' 'icmp_ln653' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.63ns)   --->   "%x_6 = add i11 %x_5, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653]   --->   Operation 49 'add' 'x_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln653 = br i1 %icmp_ln653, void %for.body49.split, void %for.inc186.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653]   --->   Operation 50 'br' 'br_ln653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %x_5, i32 2, i32 10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:715]   --->   Operation 51 'partselect' 'tmp_17' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.66ns)   --->   "%icmp_ln715 = icmp_eq  i9 %tmp_17, i9 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:715]   --->   Operation 52 'icmp' 'icmp_ln715' <Predicate = (!icmp_ln653)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %icmp_ln715, void %for.inc156, void %for.inc181" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:715]   --->   Operation 53 'br' 'br_ln715' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.63ns)   --->   "%xbySamples = add i11 %x_5, i11 2044" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:717]   --->   Operation 54 'add' 'xbySamples' <Predicate = (!icmp_ln653 & !icmp_ln715)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln653 = store i11 %x_6, i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653]   --->   Operation 55 'store' 'store_ln653' <Predicate = (!icmp_ln653)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln653 = br void %for.body49" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653]   --->   Operation 56 'br' 'br_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>

State 2 <SV = 3> <Delay = 4.47>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ReadEn_load = load i32 %ReadEn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:663]   --->   Operation 57 'load' 'ReadEn_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln657 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:657]   --->   Operation 58 'specpipeline' 'specpipeline_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln587 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:587]   --->   Operation 59 'specloopname' 'specloopname_ln587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln663 = icmp_eq  i32 %ReadEn_load, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:663]   --->   Operation 60 'icmp' 'icmp_ln663' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln663 = br i1 %icmp_ln663, void %for.body54, void %if.end118" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:663]   --->   Operation 61 'br' 'br_ln663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%xReadPos_load_1 = load i16 %xReadPos" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 62 'load' 'xReadPos_load_1' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %x_5, i32 1, i32 10"   --->   Operation 63 'partselect' 'tmp' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.77ns)   --->   "%icmp29 = icmp_eq  i10 %tmp, i10 0"   --->   Operation 64 'icmp' 'icmp29' <Predicate = (!icmp_ln663)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln676 = zext i16 %xReadPos_load_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 65 'zext' 'zext_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.07ns)   --->   "%add_ln676 = add i17 %zext_ln676, i17 4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 66 'add' 'add_ln676' <Predicate = (!icmp_ln663)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%xReadPos_load = load i16 %xReadPos" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752]   --->   Operation 67 'load' 'xReadPos_load' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "%phases_V = call i9 @reg<ap_uint<9> >, i9 %phasesH_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 68 'call' 'phases_V' <Predicate = (!icmp_ln715)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%PhaseH_0 = trunc i9 %phases_V"   --->   Operation 69 'trunc' 'PhaseH_0' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ArrayLoc = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %phases_V, i32 6, i32 7"   --->   Operation 70 'partselect' 'ArrayLoc' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %phases_V, i32 8"   --->   Operation 71 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.95ns)   --->   "%ReadEn_1 = icmp_ne  i2 %ArrayLoc, i2 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:737]   --->   Operation 72 'icmp' 'ReadEn_1' <Predicate = (!icmp_ln715)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i1 %ReadEn_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:737]   --->   Operation 73 'zext' 'zext_ln737' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.07ns)   --->   "%xReadPos_1 = add i16 %xReadPos_load, i16 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752]   --->   Operation 74 'add' 'xReadPos_1' <Predicate = (!icmp_ln715)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.80ns)   --->   "%xReadPos_2 = select i1 %ReadEn_1, i16 %xReadPos_1, i16 %xReadPos_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750]   --->   Operation 75 'select' 'xReadPos_2' <Predicate = (!icmp_ln715)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.88ns)   --->   "%icmp_ln757 = icmp_ult  i11 %x_5, i11 %LoopSize_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:757]   --->   Operation 76 'icmp' 'icmp_ln757' <Predicate = (!icmp_ln715)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln757 = and i1 %p_Result_s, i1 %icmp_ln757" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:757]   --->   Operation 77 'and' 'and_ln757' <Predicate = (!icmp_ln715)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln757 = br i1 %and_ln757, void %if.end179, void %if.then178" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:757]   --->   Operation 78 'br' 'br_ln757' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln930 = store i32 %zext_ln737, i32 %ReadEn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:930]   --->   Operation 79 'store' 'store_ln930' <Predicate = (!icmp_ln715)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln930 = store i16 %xReadPos_2, i16 %xReadPos" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:930]   --->   Operation 80 'store' 'store_ln930' <Predicate = (!icmp_ln715)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln930 = br void %for.inc181" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:930]   --->   Operation 81 'br' 'br_ln930' <Predicate = (!icmp_ln715)> <Delay = 0.00>

State 3 <SV = 4> <Delay = 2.43>
ST_3 : Operation 82 [1/1] (2.43ns)   --->   "%icmp_ln676 = icmp_ugt  i17 %zext_ln224_cast, i17 %add_ln676" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 82 'icmp' 'icmp_ln676' <Predicate = (!icmp_ln663)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln676 = br i1 %icmp_ln676, void %if.end118, void %for.inc98" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 83 'br' 'br_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>

State 4 <SV = 5> <Delay = 2.05>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%PixArray_val_V_3_out_load = load i8 %PixArray_val_V_3_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 84 'load' 'PixArray_val_V_3_out_load' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%PixArray_val_V_4_out_load = load i8 %PixArray_val_V_4_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 85 'load' 'PixArray_val_V_4_out_load' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%PixArray_val_V_5_out_load = load i8 %PixArray_val_V_5_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 86 'load' 'PixArray_val_V_5_out_load' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%PixArray_val_V_6_1_out_load = load i8 %PixArray_val_V_6_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 87 'load' 'PixArray_val_V_6_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%PixArray_val_V_7_1_out_load = load i8 %PixArray_val_V_7_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 88 'load' 'PixArray_val_V_7_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%PixArray_val_V_8_1_out_load = load i8 %PixArray_val_V_8_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 89 'load' 'PixArray_val_V_8_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%PixArray_val_V_9_1_out_load = load i8 %PixArray_val_V_9_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 90 'load' 'PixArray_val_V_9_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%PixArray_val_V_10_1_out_load = load i8 %PixArray_val_V_10_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 91 'load' 'PixArray_val_V_10_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%PixArray_val_V_11_1_out_load = load i8 %PixArray_val_V_11_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 92 'load' 'PixArray_val_V_11_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%PixArray_val_V_12_1_out_load = load i8 %PixArray_val_V_12_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 93 'load' 'PixArray_val_V_12_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%PixArray_val_V_13_1_out_load = load i8 %PixArray_val_V_13_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 94 'load' 'PixArray_val_V_13_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%PixArray_val_V_14_1_out_load = load i8 %PixArray_val_V_14_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 95 'load' 'PixArray_val_V_14_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%PixArray_val_V_15_1_out_load = load i8 %PixArray_val_V_15_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 96 'load' 'PixArray_val_V_15_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%PixArray_val_V_16_1_out_load = load i8 %PixArray_val_V_16_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 97 'load' 'PixArray_val_V_16_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%PixArray_val_V_17_1_out_load = load i8 %PixArray_val_V_17_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 98 'load' 'PixArray_val_V_17_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%PixArray_val_V_18_1_out_load = load i8 %PixArray_val_V_18_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 99 'load' 'PixArray_val_V_18_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%PixArray_val_V_19_1_out_load = load i8 %PixArray_val_V_19_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 100 'load' 'PixArray_val_V_19_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%PixArray_val_V_20_1_out_load = load i8 %PixArray_val_V_20_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 101 'load' 'PixArray_val_V_20_1_out_load' <Predicate = (!icmp_ln663 & !icmp29)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.24ns)   --->   "%select_ln671 = select i1 %icmp29, i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_17_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 102 'select' 'select_ln671' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.24ns)   --->   "%select_ln671_1 = select i1 %icmp29, i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_16_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 103 'select' 'select_ln671_1' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.24ns)   --->   "%select_ln671_2 = select i1 %icmp29, i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_15_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 104 'select' 'select_ln671_2' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.24ns)   --->   "%select_ln671_3 = select i1 %icmp29, i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_14_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 105 'select' 'select_ln671_3' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.24ns)   --->   "%select_ln671_4 = select i1 %icmp29, i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_13_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 106 'select' 'select_ln671_4' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.24ns)   --->   "%select_ln671_5 = select i1 %icmp29, i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_12_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 107 'select' 'select_ln671_5' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.24ns)   --->   "%select_ln671_6 = select i1 %icmp29, i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_11_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 108 'select' 'select_ln671_6' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.24ns)   --->   "%select_ln671_7 = select i1 %icmp29, i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_10_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 109 'select' 'select_ln671_7' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.24ns)   --->   "%select_ln671_8 = select i1 %icmp29, i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_9_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 110 'select' 'select_ln671_8' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.24ns)   --->   "%select_ln671_9 = select i1 %icmp29, i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_8_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 111 'select' 'select_ln671_9' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.24ns)   --->   "%select_ln671_10 = select i1 %icmp29, i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_7_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 112 'select' 'select_ln671_10' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.24ns)   --->   "%select_ln671_11 = select i1 %icmp29, i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_6_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 113 'select' 'select_ln671_11' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.24ns)   --->   "%PixArray_val_V = select i1 %icmp29, i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_18_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 114 'select' 'PixArray_val_V' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.24ns)   --->   "%PixArray_val_V_1 = select i1 %icmp29, i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_19_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 115 'select' 'PixArray_val_V_1' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.24ns)   --->   "%PixArray_val_V_2 = select i1 %icmp29, i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_20_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:671]   --->   Operation 116 'select' 'PixArray_val_V_2' <Predicate = (!icmp_ln663)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V_5_out_load, i8 %PixArray_val_V_20_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 117 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V_4_out_load, i8 %PixArray_val_V_19_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 118 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V_3_out_load, i8 %PixArray_val_V_18_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 119 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V_2, i8 %PixArray_val_V_17_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 120 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V_1, i8 %PixArray_val_V_16_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 121 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %PixArray_val_V, i8 %PixArray_val_V_15_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 122 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671, i8 %PixArray_val_V_14_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 123 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_1, i8 %PixArray_val_V_13_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 124 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_2, i8 %PixArray_val_V_12_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 125 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_3, i8 %PixArray_val_V_11_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 126 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_4, i8 %PixArray_val_V_10_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 127 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_5, i8 %PixArray_val_V_9_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 128 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_6, i8 %PixArray_val_V_8_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 129 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_7, i8 %PixArray_val_V_7_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 130 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_8, i8 %PixArray_val_V_6_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 131 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_9, i8 %PixArray_val_V_5_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 132 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_10, i8 %PixArray_val_V_4_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 133 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln676 = store i8 %select_ln671_11, i8 %PixArray_val_V_3_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676]   --->   Operation 134 'store' 'store_ln676' <Predicate = (!icmp_ln663)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (2.05ns)   --->   "%stream_upsampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_upsampled" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'stream_upsampled_read' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%PixArray_val_V_3 = trunc i24 %stream_upsampled_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'trunc' 'PixArray_val_V_3' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%PixArray_val_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_upsampled_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'partselect' 'PixArray_val_V_4' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%PixArray_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_upsampled_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'partselect' 'PixArray_val_V_5' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln691 = store i8 %PixArray_val_V_5, i8 %PixArray_val_V_5_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:691]   --->   Operation 139 'store' 'store_ln691' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln691 = store i8 %PixArray_val_V_4, i8 %PixArray_val_V_4_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:691]   --->   Operation 140 'store' 'store_ln691' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln691 = store i8 %PixArray_val_V_3, i8 %PixArray_val_V_3_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:691]   --->   Operation 141 'store' 'store_ln691' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln691 = br void %if.end118" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:691]   --->   Operation 142 'br' 'br_ln691' <Predicate = (!icmp_ln663 & icmp_ln676)> <Delay = 0.00>

State 5 <SV = 1> <Delay = 3.25>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i11 %xbySamples" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 143 'zext' 'zext_ln722' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%phasesH_addr = getelementptr i9 %phasesH, i64 0, i64 %zext_ln722" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 144 'getelementptr' 'phasesH_addr' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%phasesH_load = load i11 %phasesH_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 145 'load' 'phasesH_load' <Predicate = (!icmp_ln715)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1920> <RAM>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 146 [1/2] (3.25ns)   --->   "%phasesH_load = load i11 %phasesH_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 146 'load' 'phasesH_load' <Predicate = (!icmp_ln715)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 147 [2/2] (0.00ns)   --->   "%phases_V = call i9 @reg<ap_uint<9> >, i9 %phasesH_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722]   --->   Operation 147 'call' 'phases_V' <Predicate = (!icmp_ln715)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%PixArray_val_V_3_out_load_1 = load i8 %PixArray_val_V_3_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 148 'load' 'PixArray_val_V_3_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%PixArray_val_V_4_out_load_1 = load i8 %PixArray_val_V_4_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 149 'load' 'PixArray_val_V_4_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%PixArray_val_V_5_out_load_1 = load i8 %PixArray_val_V_5_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 150 'load' 'PixArray_val_V_5_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%PixArray_val_V_3_1_out_load = load i8 %PixArray_val_V_3_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 151 'load' 'PixArray_val_V_3_1_out_load' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%PixArray_val_V_4_1_out_load = load i8 %PixArray_val_V_4_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 152 'load' 'PixArray_val_V_4_1_out_load' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%PixArray_val_V_5_1_out_load = load i8 %PixArray_val_V_5_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 153 'load' 'PixArray_val_V_5_1_out_load' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%PixArray_val_V_6_1_out_load_1 = load i8 %PixArray_val_V_6_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 154 'load' 'PixArray_val_V_6_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%PixArray_val_V_7_1_out_load_1 = load i8 %PixArray_val_V_7_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 155 'load' 'PixArray_val_V_7_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%PixArray_val_V_8_1_out_load_1 = load i8 %PixArray_val_V_8_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 156 'load' 'PixArray_val_V_8_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%PixArray_val_V_9_1_out_load_1 = load i8 %PixArray_val_V_9_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 157 'load' 'PixArray_val_V_9_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%PixArray_val_V_10_1_out_load_1 = load i8 %PixArray_val_V_10_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 158 'load' 'PixArray_val_V_10_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%PixArray_val_V_11_1_out_load_1 = load i8 %PixArray_val_V_11_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 159 'load' 'PixArray_val_V_11_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%PixArray_val_V_12_1_out_load_1 = load i8 %PixArray_val_V_12_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 160 'load' 'PixArray_val_V_12_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%PixArray_val_V_13_1_out_load_1 = load i8 %PixArray_val_V_13_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 161 'load' 'PixArray_val_V_13_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%PixArray_val_V_14_1_out_load_1 = load i8 %PixArray_val_V_14_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 162 'load' 'PixArray_val_V_14_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%PixArray_val_V_15_1_out_load_1 = load i8 %PixArray_val_V_15_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 163 'load' 'PixArray_val_V_15_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%PixArray_val_V_16_1_out_load_1 = load i8 %PixArray_val_V_16_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 164 'load' 'PixArray_val_V_16_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%PixArray_val_V_17_1_out_load_1 = load i8 %PixArray_val_V_17_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 165 'load' 'PixArray_val_V_17_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%PixArray_val_V_18_1_out_load_1 = load i8 %PixArray_val_V_18_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 166 'load' 'PixArray_val_V_18_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%PixArray_val_V_19_1_out_load_1 = load i8 %PixArray_val_V_19_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 167 'load' 'PixArray_val_V_19_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%PixArray_val_V_20_1_out_load_1 = load i8 %PixArray_val_V_20_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 168 'load' 'PixArray_val_V_20_1_out_load_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_7 : Operation 169 [16/16] (3.51ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 169 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 170 [15/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 170 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 171 [14/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 171 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.58>
ST_10 : Operation 172 [13/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 172 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 173 [12/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 173 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 174 [11/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 174 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.58>
ST_13 : Operation 175 [10/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 175 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.58>
ST_14 : Operation 176 [9/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 176 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 177 [8/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 177 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 178 [7/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 178 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 179 [6/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 179 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 180 [5/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 180 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.58>
ST_19 : Operation 181 [4/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 181 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.58>
ST_20 : Operation 182 [3/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 182 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.58>
ST_21 : Operation 183 [2/16] (3.58ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 183 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 191 'ret' 'ret_ln0' <Predicate = (icmp_ln653)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.30>
ST_22 : Operation 184 [1/16] (1.24ns)   --->   "%call_ret = call i24 @hscale_polyphase, i16 %FiltCoeff, i16 %FiltCoeff_1, i16 %FiltCoeff_2, i16 %FiltCoeff_3, i16 %FiltCoeff_4, i16 %FiltCoeff_5, i8 %PixArray_val_V_3_1_out_load, i8 %PixArray_val_V_4_1_out_load, i8 %PixArray_val_V_5_1_out_load, i8 %PixArray_val_V_6_1_out_load_1, i8 %PixArray_val_V_7_1_out_load_1, i8 %PixArray_val_V_8_1_out_load_1, i8 %PixArray_val_V_9_1_out_load_1, i8 %PixArray_val_V_10_1_out_load_1, i8 %PixArray_val_V_11_1_out_load_1, i8 %PixArray_val_V_12_1_out_load_1, i8 %PixArray_val_V_13_1_out_load_1, i8 %PixArray_val_V_14_1_out_load_1, i8 %PixArray_val_V_15_1_out_load_1, i8 %PixArray_val_V_16_1_out_load_1, i8 %PixArray_val_V_17_1_out_load_1, i8 %PixArray_val_V_18_1_out_load_1, i8 %PixArray_val_V_19_1_out_load_1, i8 %PixArray_val_V_20_1_out_load_1, i8 %PixArray_val_V_3_out_load_1, i8 %PixArray_val_V_4_out_load_1, i8 %PixArray_val_V_5_out_load_1, i6 %PhaseH_0, i2 %ArrayLoc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 184 'call' 'call_ret' <Predicate = (!icmp_ln715)> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%OutPix_val_V = extractvalue i24 %call_ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 185 'extractvalue' 'OutPix_val_V' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%OutPix_val_V_1 = extractvalue i24 %call_ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 186 'extractvalue' 'OutPix_val_V_1' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%OutPix_val_V_2 = extractvalue i24 %call_ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749]   --->   Operation 187 'extractvalue' 'OutPix_val_V_2' <Predicate = (!icmp_ln715)> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %OutPix_val_V_2, i8 %OutPix_val_V_1, i8 %OutPix_val_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln715 & and_ln757)> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_scaled, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'write' 'write_ln174' <Predicate = (!icmp_ln715 & and_ln757)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln763 = br void %if.end179" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:763]   --->   Operation 190 'br' 'br_ln763' <Predicate = (!icmp_ln715 & and_ln757)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('x') [34]  (0 ns)
	'load' operation ('x') on local variable 'x' [56]  (0 ns)
	'add' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653) [59]  (1.64 ns)
	'store' operation ('store_ln653', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653) of variable 'x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:653 on local variable 'x' [190]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 2>: 4.47ns
The critical path consists of the following:
	'load' operation ('xReadPos_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752) on local variable 'xReadPos' [143]  (0 ns)
	'add' operation ('xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752) [176]  (2.08 ns)
	'select' operation ('xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750) [177]  (0.805 ns)
	'store' operation ('store_ln930', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:930) of variable 'xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750 on local variable 'xReadPos' [187]  (1.59 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln676', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:676) [106]  (2.43 ns)

 <State 4>: 2.05ns
The critical path consists of the following:
	fifo read operation ('stream_upsampled_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'stream_upsampled' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [127]  (2.05 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('phasesH_addr', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722) [164]  (0 ns)
	'load' operation ('phasesH_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722) on array 'phasesH' [165]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('phasesH_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:722) on array 'phasesH' [165]  (3.25 ns)

 <State 7>: 3.51ns
The critical path consists of the following:
	'load' operation ('PixArray_val_V_3_out_load_1', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) on local variable 'PixArray_val_V_3_out' [140]  (0 ns)
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.51 ns)

 <State 8>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 9>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 10>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 11>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 12>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 13>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 14>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 15>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 16>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 17>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 18>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 19>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 20>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 21>: 3.59ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (3.59 ns)

 <State 22>: 3.3ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:749) to 'hscale_polyphase' [172]  (1.25 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'stream_scaled' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [183]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
