$date
	Sun Oct 23 07:35:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1051491
b10111 !
1"
#1051494
b10111 &
b10111 %
1$
#1051495
0"
#1051498
b1000110 &
b1000110 %
#1051502
b100011 &
b100011 %
#1051506
b1101010 &
b1101010 %
#1051510
b110101 &
b110101 %
#1051514
b10100000 &
b10100000 %
#1051518
b1010000 &
b1010000 %
#1051522
b101000 &
b101000 %
#1051526
b10100 &
b10100 %
#1051530
b1010 &
b1010 %
#1051534
b101 &
b101 %
#1051538
b10000 &
b10000 %
#1051542
b1000 &
b1000 %
#1051546
b100 &
b100 %
#1051550
b10 &
b10 %
#1051554
b1 &
b1 %
1#
#1051558
b0 &
0#
b0 %
0$
#1996356
b10000 !
1"
#1996358
b10000 &
b10000 %
1$
#1996359
0"
#1996362
b1000 &
b1000 %
#1996366
b100 &
b100 %
#1996370
b10 &
b10 %
#1996374
b1 &
1#
b1 %
#1996378
b0 &
b0 %
0#
0$
#3042903
b101 !
1"
#3042906
b101 &
b101 %
1$
#3042907
0"
#3042910
b10000 &
b10000 %
#3042914
b1000 &
b1000 %
#3042918
b100 &
b100 %
#3042922
b10 &
b10 %
#3042926
b1 &
1#
b1 %
#3042930
b0 &
b0 %
0#
0$
#4500012
