

================================================================
== Vitis HLS Report for 'write_data'
================================================================
* Date:           Fri Feb 14 14:38:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_151_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln108_fu_119_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln113_fu_194_p2        |         +|   0|  0|  14|           6|           6|
    |c_fu_145_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_223           |       and|   0|  0|   2|           1|           1|
    |ap_condition_84            |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_163_p2       |      icmp|   0|  0|  14|           6|           2|
    |icmp_ln110_fu_157_p2       |      icmp|   0|  0|  13|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |r_fu_133_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln105_fu_125_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  97|          36|          26|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln1104_phi_fu_88_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_c3_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_r2_load               |   9|          2|    4|          8|
    |c3_fu_54                               |   9|          2|    4|          8|
    |indvar_flatten1_fu_46                  |   9|          2|    6|         12|
    |r2_fu_50                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |c3_fu_54                                          |  4|   0|    4|          0|
    |icmp_ln108_reg_241                                |  1|   0|    1|          0|
    |icmp_ln110_reg_236                                |  1|   0|    1|          0|
    |indvar_flatten1_fu_46                             |  6|   0|    6|          0|
    |r2_fu_50                                          |  4|   0|    4|          0|
    |select_ln105_reg_226                              |  4|   0|    4|          0|
    |trunc_ln113_reg_231                               |  3|   0|    3|          0|
    |zext_ln113_1_reg_245                              |  6|   0|   64|         58|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 36|   0|   94|         58|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|buf_r_address0     |  out|    6|   ap_memory|         buf_r|         array|
|buf_r_ce0          |  out|    1|   ap_memory|         buf_r|         array|
|buf_r_q0           |   in|   16|   ap_memory|         buf_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r2 = alloca i32 1"   --->   Operation 7 'alloca' 'r2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c3 = alloca i32 1"   --->   Operation 8 'alloca' 'c3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %c3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %r2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc8"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%icmp_ln1104 = phi i1 0, void %entry, i1 %icmp_ln110, void %for.inc8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110]   --->   Operation 14 'phi' 'icmp_ln1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 15 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r2_load = load i4 %r2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 16 'load' 'r2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c3_load = load i4 %c3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:105]   --->   Operation 17 'load' 'c3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln108 = add i4 %r2_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 18 'add' 'add_ln108' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln105 = select i1 %icmp_ln1104, i4 0, i4 %c3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:105]   --->   Operation 19 'select' 'select_ln105' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%r = select i1 %icmp_ln1104, i4 %add_ln108, i4 %r2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 20 'select' 'r' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 21 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln105, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110]   --->   Operation 22 'add' 'c' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln108_1 = add i6 %indvar_flatten1_load, i6 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 23 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln110 = icmp_eq  i4 %c, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110]   --->   Operation 24 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%icmp_ln108 = icmp_eq  i6 %indvar_flatten1_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 25 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln110 = store i4 %c, i4 %c3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110]   --->   Operation 26 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln108 = store i4 %r, i4 %r2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 27 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln108 = store i6 %add_ln108_1, i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 28 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc8, void %for.end10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108]   --->   Operation 29 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln113, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i4 %select_ln105" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 31 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln113 = add i6 %tmp, i6 %zext_ln113" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 32 'add' 'add_ln113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i6 %add_ln113" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 33 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_r, i64 0, i64 %zext_ln113_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 34 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 35 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:111]   --->   Operation 38 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_load = load i6 %buf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 39 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln113_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 40 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln113 = store i16 %buf_load, i6 %output_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113]   --->   Operation 41 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%ret_ln115 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115]   --->   Operation 42 'ret' 'ret_ln115' <Predicate = (icmp_ln108)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 0100]
r2                    (alloca           ) [ 0100]
c3                    (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
icmp_ln1104           (phi              ) [ 0100]
indvar_flatten1_load  (load             ) [ 0000]
r2_load               (load             ) [ 0000]
c3_load               (load             ) [ 0000]
add_ln108             (add              ) [ 0000]
select_ln105          (select           ) [ 0110]
r                     (select           ) [ 0000]
trunc_ln113           (trunc            ) [ 0110]
c                     (add              ) [ 0000]
add_ln108_1           (add              ) [ 0000]
icmp_ln110            (icmp             ) [ 0100]
icmp_ln108            (icmp             ) [ 0111]
store_ln110           (store            ) [ 0000]
store_ln108           (store            ) [ 0000]
store_ln108           (store            ) [ 0000]
br_ln108              (br               ) [ 0100]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln113            (zext             ) [ 0000]
add_ln113             (add              ) [ 0000]
zext_ln113_1          (zext             ) [ 0101]
buf_addr              (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln111    (specpipeline     ) [ 0000]
buf_load              (load             ) [ 0000]
output_r_addr         (getelementptr    ) [ 0000]
store_ln113           (store            ) [ 0000]
ret_ln115             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="indvar_flatten1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="c3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="output_r_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="1"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln113_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="icmp_ln1104_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="87" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1104 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln1104_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln1104/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten1_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r2_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r2_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c3_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln108_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln105_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln113_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="c_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln108_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln110_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln108_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln110_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln108_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln108_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln113_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln113_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln113_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="r2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="select_ln105_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="231" class="1005" name="trunc_ln113_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln110_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln108_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="245" class="1005" name="zext_ln113_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="buf_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="88" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="88" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="119" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="113" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="125" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="110" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="145" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="110" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="145" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="133" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="151" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="198"><net_src comp="184" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="208"><net_src comp="46" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="215"><net_src comp="50" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="222"><net_src comp="54" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="229"><net_src comp="125" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="234"><net_src comp="141" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="239"><net_src comp="157" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="244"><net_src comp="163" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="200" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="253"><net_src comp="58" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
 - Input state : 
	Port: write_data : buf_r | {2 3 }
	Port: write_data : output_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln1104 : 1
		indvar_flatten1_load : 1
		r2_load : 1
		c3_load : 1
		add_ln108 : 2
		select_ln105 : 2
		r : 3
		trunc_ln113 : 4
		c : 3
		add_ln108_1 : 2
		icmp_ln110 : 4
		icmp_ln108 : 2
		store_ln110 : 4
		store_ln108 : 4
		store_ln108 : 3
		br_ln108 : 3
	State 2
		add_ln113 : 1
		zext_ln113_1 : 2
		buf_addr : 3
		buf_load : 4
	State 3
		store_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln108_fu_119  |    0    |    13   |
|    add   |       c_fu_145      |    0    |    13   |
|          |  add_ln108_1_fu_151 |    0    |    14   |
|          |   add_ln113_fu_194  |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln110_fu_157  |    0    |    13   |
|          |  icmp_ln108_fu_163  |    0    |    14   |
|----------|---------------------|---------|---------|
|  select  | select_ln105_fu_125 |    0    |    4    |
|          |       r_fu_133      |    0    |    4    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln113_fu_141 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|      tmp_fu_184     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln113_fu_191  |    0    |    0    |
|          | zext_ln113_1_fu_200 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    89   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    buf_addr_reg_250   |    6   |
|       c3_reg_219      |    4   |
|   icmp_ln108_reg_241  |    1   |
|   icmp_ln1104_reg_85  |    1   |
|   icmp_ln110_reg_236  |    1   |
|indvar_flatten1_reg_205|    6   |
|       r2_reg_212      |    4   |
|  select_ln105_reg_226 |    4   |
|  trunc_ln113_reg_231  |    3   |
|  zext_ln113_1_reg_245 |   64   |
+-----------------------+--------+
|         Total         |   94   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   94   |   98   |
+-----------+--------+--------+--------+
