TimeQuest Timing Analyzer report for vga_top
Tue May 14 12:25:22 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; vga_top                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                        ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; -3.000 ; 17.000 ; 50.00      ; 2         ; 1           ; -27.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 277.55 MHz ; 277.55 MHz      ; PLL|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.397 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.403 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.891  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.711 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.397 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.521      ;
; 36.397 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.521      ;
; 36.469 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.450      ;
; 36.469 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.450      ;
; 36.477 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.442      ;
; 36.477 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.442      ;
; 36.524 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.396      ;
; 36.524 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.396      ;
; 36.527 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.392      ;
; 36.527 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.392      ;
; 36.559 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.361      ;
; 36.559 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.361      ;
; 36.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.342      ;
; 36.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.342      ;
; 36.605 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.314      ;
; 36.605 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.314      ;
; 36.684 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.233      ;
; 36.686 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.231      ;
; 36.697 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.220      ;
; 36.698 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.219      ;
; 36.700 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.217      ;
; 36.702 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.215      ;
; 36.703 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.214      ;
; 36.704 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.214      ;
; 36.704 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.214      ;
; 36.739 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.180      ;
; 36.739 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.180      ;
; 36.753 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.166      ;
; 36.753 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.166      ;
; 36.826 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.092      ;
; 36.834 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.085      ;
; 36.836 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.083      ;
; 36.841 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.077      ;
; 36.842 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.076      ;
; 36.843 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.075      ;
; 36.844 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.074      ;
; 36.846 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.073      ;
; 36.847 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.072      ;
; 36.848 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.071      ;
; 36.848 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.071      ;
; 36.850 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.069      ;
; 36.852 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.067      ;
; 36.853 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.067      ;
; 36.853 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.067      ;
; 36.853 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.066      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.064      ;
; 36.855 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.063      ;
; 36.855 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.063      ;
; 36.856 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.062      ;
; 36.857 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.061      ;
; 36.858 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.060      ;
; 36.859 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.059      ;
; 36.859 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.060      ;
; 36.860 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.058      ;
; 36.860 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.059      ;
; 36.860 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.058      ;
; 36.861 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.057      ;
; 36.862 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.057      ;
; 36.864 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.055      ;
; 36.865 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.054      ;
; 36.865 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.054      ;
; 36.867 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.052      ;
; 36.878 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.041      ;
; 36.879 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.040      ;
; 36.881 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.038      ;
; 36.883 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.036      ;
; 36.884 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.035      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.033      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.033      ;
; 36.912 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.006      ;
; 36.914 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.004      ;
; 36.917 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.001      ;
; 36.920 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.998      ;
; 36.922 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.996      ;
; 36.923 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.995      ;
; 36.949 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.969      ;
; 36.951 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.967      ;
; 36.969 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.949      ;
; 36.971 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.947      ;
; 36.982 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.936      ;
; 36.983 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.935      ;
; 36.985 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.933      ;
; 36.987 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.931      ;
; 36.988 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.932      ;
; 36.988 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.930      ;
; 36.989 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.931      ;
; 37.013 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 2.904      ;
; 37.028 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.891      ;
; 37.031 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.887      ;
; 37.034 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.884      ;
; 37.040 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.878      ;
; 37.040 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.878      ;
; 37.042 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.876      ;
; 37.045 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.873      ;
; 37.053 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.865      ;
; 37.056 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.862      ;
; 37.059 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.859      ;
; 37.064 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.854      ;
; 37.072 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 2.845      ;
; 37.074 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 2.843      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.611 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.613 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.613 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.661 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.926      ;
; 0.664 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.666 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.683 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.692 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.692 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.772 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.789 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.821 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.862 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.128      ;
; 0.895 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.160      ;
; 0.966 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.968 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.982 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.248      ;
; 0.983 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.991 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.996 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.262      ;
; 1.007 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.273      ;
; 1.017 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.283      ;
; 1.019 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.285      ;
; 1.024 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.290      ;
; 1.031 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.297      ;
; 1.037 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.303      ;
; 1.079 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.096 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.098 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.100 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.104 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.370      ;
; 1.108 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.374      ;
; 1.109 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.117 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.122 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.388      ;
; 1.128 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.145 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.175 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.441      ;
; 1.182 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.449      ;
; 1.200 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.467      ;
; 1.201 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.468      ;
; 1.202 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.229 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.495      ;
; 1.232 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.498      ;
; 1.235 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.501      ;
; 1.248 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.514      ;
; 1.296 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.563      ;
; 1.311 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.576      ;
; 1.325 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.331 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.597      ;
; 1.333 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.339 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.606      ;
; 1.352 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.359 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.625      ;
; 1.363 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.369 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.635      ;
; 1.371 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.637      ;
; 1.372 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.638      ;
; 1.388 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.654      ;
; 1.408 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.674      ;
; 1.410 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.676      ;
; 1.412 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.678      ;
; 1.413 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.679      ;
; 1.413 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.679      ;
; 1.415 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.416 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.685      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.685      ;
; 1.418 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.684      ;
; 1.420 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.420 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.421 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.421 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.423 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.443 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.709      ;
; 1.449 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.450 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.717      ;
; 1.452 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.719      ;
; 1.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.721      ;
; 1.454 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.721      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.697  ; 1.686  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.697  ; 1.686  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.785  ; 1.707  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.269  ; 2.225  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.269  ; 2.225  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.004  ; 0.958  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.235  ; 2.194  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.235  ; 2.194  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.078  ; 1.948  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.074  ; 1.061  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.074  ; 1.061  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.157  ; 1.080  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.564 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.623  ; 1.579  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.623  ; 1.579  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.408  ; 0.362  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.588  ; 1.547  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.588  ; 1.547  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.440  ; 1.313  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.648 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+-----------+-----------------+---------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                      ; Note ;
+-----------+-----------------+---------------------------------+------+
; 301.3 MHz ; 301.3 MHz       ; PLL|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.681 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.354 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.887  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.711 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.681 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.247      ;
; 36.681 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.247      ;
; 36.769 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.159      ;
; 36.769 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.159      ;
; 36.775 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.153      ;
; 36.775 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.153      ;
; 36.782 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.147      ;
; 36.782 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.147      ;
; 36.818 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.110      ;
; 36.818 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.110      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.075      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.075      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.075      ;
; 36.854 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 3.075      ;
; 36.882 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.046      ;
; 36.882 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.046      ;
; 36.980 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.948      ;
; 36.980 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.948      ;
; 37.000 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.928      ;
; 37.000 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.928      ;
; 37.021 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.906      ;
; 37.023 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.904      ;
; 37.030 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.897      ;
; 37.031 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.896      ;
; 37.033 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.894      ;
; 37.036 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.891      ;
; 37.037 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.890      ;
; 37.043 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.885      ;
; 37.043 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.885      ;
; 37.090 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.839      ;
; 37.090 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.839      ;
; 37.124 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.803      ;
; 37.137 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.790      ;
; 37.138 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.789      ;
; 37.139 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.788      ;
; 37.139 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.788      ;
; 37.141 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.786      ;
; 37.143 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.786      ;
; 37.143 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.786      ;
; 37.143 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.784      ;
; 37.143 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.784      ;
; 37.144 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.783      ;
; 37.144 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.783      ;
; 37.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.782      ;
; 37.145 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.782      ;
; 37.147 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.780      ;
; 37.149 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.778      ;
; 37.150 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.778      ;
; 37.150 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.777      ;
; 37.151 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.777      ;
; 37.152 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.776      ;
; 37.152 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.776      ;
; 37.154 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.774      ;
; 37.156 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.772      ;
; 37.157 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.771      ;
; 37.164 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.764      ;
; 37.166 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.762      ;
; 37.173 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.755      ;
; 37.174 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.754      ;
; 37.176 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.752      ;
; 37.179 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.749      ;
; 37.180 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.748      ;
; 37.183 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.745      ;
; 37.185 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.743      ;
; 37.186 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.741      ;
; 37.187 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.740      ;
; 37.188 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.739      ;
; 37.190 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.737      ;
; 37.192 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.735      ;
; 37.192 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.736      ;
; 37.193 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.734      ;
; 37.193 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.735      ;
; 37.195 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.733      ;
; 37.198 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.730      ;
; 37.199 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.729      ;
; 37.210 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.719      ;
; 37.210 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.717      ;
; 37.211 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 2.718      ;
; 37.229 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.698      ;
; 37.250 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.677      ;
; 37.251 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.676      ;
; 37.252 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.675      ;
; 37.252 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.675      ;
; 37.254 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.673      ;
; 37.256 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.671      ;
; 37.257 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.670      ;
; 37.276 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.651      ;
; 37.294 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.633      ;
; 37.311 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.616      ;
; 37.315 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.612      ;
; 37.325 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.602      ;
; 37.328 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.600      ;
; 37.336 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.591      ;
; 37.338 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.589      ;
; 37.342 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.585      ;
; 37.344 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.583      ;
; 37.345 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.582      ;
; 37.348 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.579      ;
; 37.349 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.578      ;
; 37.350 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 2.577      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.395 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.557 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.564 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.807      ;
; 0.564 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.807      ;
; 0.567 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.567 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.851      ;
; 0.624 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.631 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.631 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.721 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.730 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.971      ;
; 0.762 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.795 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.038      ;
; 0.831 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.072      ;
; 0.881 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.124      ;
; 0.883 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.896 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.904 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.916 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.919 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.162      ;
; 0.930 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.173      ;
; 0.936 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.178      ;
; 0.939 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.182      ;
; 0.950 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.193      ;
; 0.988 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.995 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.006 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.249      ;
; 1.011 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 1.012 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.258      ;
; 1.016 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.259      ;
; 1.017 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.260      ;
; 1.029 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.073 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.090 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.092 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
; 1.098 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.342      ;
; 1.102 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.345      ;
; 1.106 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.349      ;
; 1.116 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.359      ;
; 1.124 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.135 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.191 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.200 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.443      ;
; 1.203 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.214 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.455      ;
; 1.215 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.219 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.461      ;
; 1.221 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.223 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.466      ;
; 1.225 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.468      ;
; 1.233 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.251 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.493      ;
; 1.257 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.260 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.503      ;
; 1.262 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.505      ;
; 1.279 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.280 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.281 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.282 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.525      ;
; 1.284 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.285 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.288 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.532      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.534      ;
; 1.292 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.298 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.299 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.306 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.314 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.314 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.314 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.315 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.315 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.316 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.560      ;
; 1.317 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.317 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.319 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.563      ;
; 1.320 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.564      ;
; 1.320 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.564      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.028 ; 20.028       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 20.028 ; 20.028       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.327  ; 1.276  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.327  ; 1.276  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.427  ; 1.290  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.262 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.885  ; 1.754  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.885  ; 1.754  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.680  ; 0.624  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.841  ; 1.730  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.841  ; 1.730  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.683  ; 1.515  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.338 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 0.754  ; 0.705  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 0.754  ; 0.705  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 0.849  ; 0.717  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.762 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.290  ; 1.164  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.290  ; 1.164  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.132  ; 0.077  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.247  ; 1.140  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.247  ; 1.140  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.096  ; 0.934  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.836 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 38.222 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.181 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.574  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.780 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 38.222 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.724      ;
; 38.222 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.724      ;
; 38.283 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.666      ;
; 38.283 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.666      ;
; 38.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.656      ;
; 38.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.656      ;
; 38.298 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.651      ;
; 38.298 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.651      ;
; 38.311 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.636      ;
; 38.311 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.636      ;
; 38.311 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.636      ;
; 38.311 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.636      ;
; 38.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.593      ;
; 38.354 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.593      ;
; 38.367 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.580      ;
; 38.367 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.580      ;
; 38.375 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.569      ;
; 38.377 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.567      ;
; 38.378 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.566      ;
; 38.378 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.566      ;
; 38.380 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.564      ;
; 38.385 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.559      ;
; 38.385 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.559      ;
; 38.391 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.556      ;
; 38.391 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.556      ;
; 38.435 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.511      ;
; 38.435 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.041     ; 1.511      ;
; 38.436 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.511      ;
; 38.438 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.509      ;
; 38.439 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.508      ;
; 38.439 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.508      ;
; 38.441 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.506      ;
; 38.444 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.501      ;
; 38.446 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.501      ;
; 38.446 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.501      ;
; 38.446 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.501      ;
; 38.448 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.499      ;
; 38.449 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.498      ;
; 38.449 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.498      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.498      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.496      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.498      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.496      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.496      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.496      ;
; 38.453 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.494      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.495      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.495      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.493      ;
; 38.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.493      ;
; 38.456 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.491      ;
; 38.456 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.491      ;
; 38.456 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.491      ;
; 38.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.486      ;
; 38.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.486      ;
; 38.464 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.481      ;
; 38.464 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.481      ;
; 38.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.479      ;
; 38.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.479      ;
; 38.467 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.478      ;
; 38.467 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.478      ;
; 38.467 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.478      ;
; 38.467 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.478      ;
; 38.469 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.476      ;
; 38.469 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.476      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.471      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.471      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.471      ;
; 38.474 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.471      ;
; 38.501 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.448      ;
; 38.502 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.443      ;
; 38.502 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.447      ;
; 38.507 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.438      ;
; 38.509 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.436      ;
; 38.510 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.435      ;
; 38.510 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.435      ;
; 38.512 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.433      ;
; 38.517 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.428      ;
; 38.520 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.425      ;
; 38.522 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.423      ;
; 38.523 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.422      ;
; 38.523 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.422      ;
; 38.525 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.420      ;
; 38.526 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.421      ;
; 38.530 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.415      ;
; 38.530 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.415      ;
; 38.534 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.411      ;
; 38.539 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.043     ; 1.405      ;
; 38.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.405      ;
; 38.544 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.401      ;
; 38.546 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.399      ;
; 38.547 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.398      ;
; 38.547 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.398      ;
; 38.549 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.396      ;
; 38.549 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.398      ;
; 38.550 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.397      ;
; 38.553 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.394      ;
; 38.554 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.391      ;
; 38.554 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.391      ;
; 38.557 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.390      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.260 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.264 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.267 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.291 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.415      ;
; 0.305 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.313 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.318 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.319 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.444      ;
; 0.338 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.465      ;
; 0.351 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.475      ;
; 0.370 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.495      ;
; 0.399 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.523      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.529      ;
; 0.445 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.570      ;
; 0.446 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.571      ;
; 0.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.462 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.590      ;
; 0.468 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.593      ;
; 0.472 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.597      ;
; 0.477 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.602      ;
; 0.479 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.604      ;
; 0.497 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.622      ;
; 0.506 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.635      ;
; 0.511 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.517 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.520 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.520 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.528 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.653      ;
; 0.531 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.531 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.667      ;
; 0.541 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.668      ;
; 0.542 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.667      ;
; 0.549 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.674      ;
; 0.559 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.685      ;
; 0.564 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.691      ;
; 0.566 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.693      ;
; 0.583 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.708      ;
; 0.586 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.711      ;
; 0.587 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.714      ;
; 0.590 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.717      ;
; 0.593 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.595 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.722      ;
; 0.597 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.722      ;
; 0.602 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.729      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.735      ;
; 0.620 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.745      ;
; 0.623 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.748      ;
; 0.629 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.754      ;
; 0.632 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.757      ;
; 0.633 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.758      ;
; 0.642 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.769      ;
; 0.643 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.768      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.769      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.771      ;
; 0.644 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.771      ;
; 0.645 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.772      ;
; 0.645 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.772      ;
; 0.646 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.773      ;
; 0.647 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.774      ;
; 0.649 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.649 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.649 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.774      ;
; 0.657 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.784      ;
; 0.660 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.785      ;
; 0.661 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.788      ;
; 0.661 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.788      ;
; 0.662 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.787      ;
; 0.662 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.786      ;
; 0.670 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.795      ;
; 0.673 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.799      ;
; 0.674 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.800      ;
; 0.675 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.801      ;
; 0.676 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.803      ;
; 0.677 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.804      ;
; 0.677 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.804      ;
; 0.677 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.803      ;
; 0.678 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.805      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.581 ; -0.484 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.581 ; -0.484 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -0.570 ; -0.489 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.403 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -0.312 ; -0.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -0.312 ; -0.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -0.955 ; -0.913 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -0.345 ; -0.211 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -0.345 ; -0.211 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.425 ; -0.340 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.371 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.906 ; -0.813 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.906 ; -0.813 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -0.897 ; -0.819 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -0.648 ; -0.525 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -0.648 ; -0.525 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -1.267 ; -1.227 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -0.681 ; -0.552 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -0.681 ; -0.552 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.756 ; -0.674 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 36.397 ; 0.181 ; N/A      ; N/A     ; 9.574               ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  PLL|altpll_component|pll|clk[0] ; 36.397 ; 0.181 ; N/A      ; N/A     ; 19.711              ;
; Design-wide TNS                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.697  ; 1.686  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.697  ; 1.686  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.785  ; 1.707  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.269  ; 2.225  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.269  ; 2.225  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.004  ; 0.958  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.235  ; 2.194  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.235  ; 2.194  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.078  ; 1.948  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.906 ; -0.813 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.906 ; -0.813 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -0.897 ; -0.819 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -0.648 ; -0.525 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -0.648 ; -0.525 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -1.267 ; -1.227 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -0.681 ; -0.552 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -0.681 ; -0.552 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.756 ; -0.674 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UP                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DOWN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 439      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 439      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 14 12:25:19 2019
Info: Command: quartus_sta vga_top -c vga_top
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.397         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.681         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.354         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.887         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.222         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.181         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.574         0.000 CLOCK_50 
    Info (332119):    19.780         0.000 PLL|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 330 megabytes
    Info: Processing ended: Tue May 14 12:25:22 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


