
# NOTES:
#  --> All Systemverilog DESIGN related files should be placed in design directory and add the file name to rtl.cfg file.
#  --> All Systemverilog TESTBENCH related files should be placed in verif directory and add the file name to tb.cfg file.

# To run your simulation go inside the sim directory and do:

# you need to run the following command only once when open a new terminal
source setup.csh

# you need to run the following command only once to create the libraries
source pre_compile.csh

# run the following command for compilation and simulations

source run

