

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'
================================================================
* Date:           Thu Mar 27 00:01:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12308|    12308|  98.464 us|  98.464 us|  12308|  12308|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Configurable_PE_fu_310  |Configurable_PE  |       17|       17|  0.136 us|  0.136 us|    1|    1|      yes|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP  |    12306|    12306|        22|          3|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    276|    -|
|Register         |        -|    -|     892|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     892|    796|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U481  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    |mux_8_3_32_1_1_U482  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  84|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln172_1_fu_364_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln172_fu_352_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln181_fu_510_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln189_3_fu_396_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln189_4_fu_408_p2     |         +|   0|  0|  13|          10|          10|
    |icmp_ln172_fu_346_p2      |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln181_fu_370_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln172_2_fu_376_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln172_fu_384_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|          70|          55|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |DataRAM_1_address0                      |  14|          3|   13|         39|
    |DataRAM_2_address0                      |  14|          3|   13|         39|
    |DataRAM_3_address0                      |  14|          3|   13|         39|
    |DataRAM_4_address0                      |  14|          3|   13|         39|
    |DataRAM_5_address0                      |  14|          3|   13|         39|
    |DataRAM_6_address0                      |  14|          3|   13|         39|
    |DataRAM_7_address0                      |  14|          3|   13|         39|
    |DataRAM_address0                        |  14|          3|   13|         39|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten83_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    7|         14|
    |indvar_flatten83_fu_94                  |   9|          2|   13|         26|
    |j_fu_90                                 |   9|          2|    7|         14|
    |k_fu_86                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 276|         60|  169|        444|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AddInput1_Reg_reg_684             |  32|   0|   32|          0|
    |AddInput2_Reg_reg_689             |  32|   0|   32|          0|
    |DataRAM_1_addr_10_reg_601         |  13|   0|   13|          0|
    |DataRAM_2_addr_10_reg_612         |  13|   0|   13|          0|
    |DataRAM_3_addr_10_reg_623         |  13|   0|   13|          0|
    |DataRAM_4_addr_10_reg_634         |  13|   0|   13|          0|
    |DataRAM_5_addr_10_reg_645         |  13|   0|   13|          0|
    |DataRAM_6_addr_10_reg_656         |  13|   0|   13|          0|
    |DataRAM_7_addr_10_reg_667         |  13|   0|   13|          0|
    |DataRAM_addr_10_reg_590           |  13|   0|   13|          0|
    |add_ln172_reg_563                 |  13|   0|   13|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln172_reg_559                |   1|   0|    1|          0|
    |icmp_ln181_reg_573                |   1|   0|    1|          0|
    |indvar_flatten83_fu_94            |  13|   0|   13|          0|
    |j_fu_90                           |   7|   0|    7|          0|
    |k_fu_86                           |   7|   0|    7|          0|
    |k_load_reg_568                    |   7|   0|    7|          0|
    |select_ln172_2_reg_578            |   7|   0|    7|          0|
    |select_ln172_reg_585              |   7|   0|    7|          0|
    |trunc_ln181_1_reg_678             |   3|   0|    3|          0|
    |DataRAM_1_addr_10_reg_601         |  64|  32|   13|          0|
    |DataRAM_2_addr_10_reg_612         |  64|  32|   13|          0|
    |DataRAM_3_addr_10_reg_623         |  64|  32|   13|          0|
    |DataRAM_4_addr_10_reg_634         |  64|  32|   13|          0|
    |DataRAM_5_addr_10_reg_645         |  64|  32|   13|          0|
    |DataRAM_6_addr_10_reg_656         |  64|  32|   13|          0|
    |DataRAM_7_addr_10_reg_667         |  64|  32|   13|          0|
    |DataRAM_addr_10_reg_590           |  64|  32|   13|          0|
    |icmp_ln172_reg_559                |  64|  32|    1|          0|
    |trunc_ln181_1_reg_678             |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 892| 320|  360|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|grp_Configurable_PE_fu_4773_p_din1   |  out|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|grp_Configurable_PE_fu_4773_p_din2   |  out|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|grp_Configurable_PE_fu_4773_p_din3   |  out|    2|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|grp_Configurable_PE_fu_4773_p_din4   |  out|    2|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|grp_Configurable_PE_fu_4773_p_dout0  |   in|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5|  return value|
|add_ln188                            |   in|   42|     ap_none|                                              add_ln188|        scalar|
|add_ln189                            |   in|   42|     ap_none|                                              add_ln189|        scalar|
|DataRAM_address0                     |  out|   13|   ap_memory|                                                DataRAM|         array|
|DataRAM_ce0                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_we0                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_d0                           |  out|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_q0                           |   in|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_address1                     |  out|   13|   ap_memory|                                                DataRAM|         array|
|DataRAM_ce1                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_q1                           |   in|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_1_address0                   |  out|   13|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_ce0                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_we0                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_d0                         |  out|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_q0                         |   in|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_address1                   |  out|   13|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_ce1                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_q1                         |   in|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_2_address0                   |  out|   13|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_ce0                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_we0                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_d0                         |  out|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_q0                         |   in|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_address1                   |  out|   13|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_ce1                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_q1                         |   in|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_3_address0                   |  out|   13|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_ce0                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_we0                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_d0                         |  out|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_q0                         |   in|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_address1                   |  out|   13|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_ce1                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_q1                         |   in|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_4_address0                   |  out|   13|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_ce0                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_we0                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_d0                         |  out|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_q0                         |   in|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_address1                   |  out|   13|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_ce1                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_q1                         |   in|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_5_address0                   |  out|   13|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_ce0                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_we0                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_d0                         |  out|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_q0                         |   in|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_address1                   |  out|   13|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_ce1                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_q1                         |   in|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_6_address0                   |  out|   13|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_ce0                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_we0                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_d0                         |  out|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_q0                         |   in|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_address1                   |  out|   13|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_ce1                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_q1                         |   in|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_7_address0                   |  out|   13|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_ce0                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_we0                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_d0                         |  out|   32|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_q0                         |   in|   32|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_address1                   |  out|   13|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_ce1                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_q1                         |   in|   32|   ap_memory|                                              DataRAM_7|         array|
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

