// Seed: 2824296315
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    output tri1 id_4
);
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input wand id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output tri0 id_9
);
  wire id_11;
  module_0(
      id_0, id_3, id_7, id_9, id_9
  );
  reg id_12;
  always #(id_6) begin
    id_1 <= id_12;
  end
endmodule
