<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="MainDesign_ClockDivider_1_0_synth_1" LaunchDir="C:/Users/usman/Desktop/FPGA stuffs/pynqz2-clock/pynqz2-clock.runs/MainDesign_ClockDivider_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_0_0_synth_1" LaunchDir="C:/Users/usman/Desktop/FPGA stuffs/pynqz2-clock/pynqz2-clock.runs/MainDesign_ClockDivider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_2_0_synth_1" LaunchDir="C:/Users/usman/Desktop/FPGA stuffs/pynqz2-clock/pynqz2-clock.runs/MainDesign_ClockDivider_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_3_0_synth_1" LaunchDir="C:/Users/usman/Desktop/FPGA stuffs/pynqz2-clock/pynqz2-clock.runs/MainDesign_ClockDivider_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/usman/Desktop/FPGA stuffs/pynqz2-clock/pynqz2-clock.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="MainDesign_ClockDivider_1_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_0_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_2_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_3_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

