# do mic1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA_1BIT
# 
# Top level modules:
# 	ULA_1BIT
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA_1BIT_vlg_sample_tst
# -- Compiling module ULA_1BIT_vlg_check_tst
# -- Compiling module ULA_1BIT_vlg_vec_tst
# 
# Top level modules:
# 	ULA_1BIT_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ULA_1BIT_vlg_vec_tst 
# Loading work.ULA_1BIT_vlg_vec_tst
# Loading work.ULA_1BIT
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading work.ULA_1BIT_vlg_sample_tst
# Loading work.ULA_1BIT_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from mic1_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from mic1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ULA_1BIT_vlg_vec_tst File: mic1.vt
# ERROR! Vector Mismatch for output port S :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port CO :: @time = 1560000.000 ps
#      Expected value = 0
#      Real value = 1
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : mic1.vt(191)
#    Time: 1600 ns  Iteration: 0  Instance: /ULA_1BIT_vlg_vec_tst/tb_out
