
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP4-1 for linux64 - Sep 10, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list mux_8_1.v   decoder_3_8.v   mux16_2_1.v   nand2.v     dff.v           mux16_8_1.v   not1.v      rf_bypass.v mux_2_1.v     reg_16.v    rf.v   ]
mux_8_1.v decoder_3_8.v mux16_2_1.v nand2.v dff.v mux16_8_1.v not1.v rf_bypass.v mux_2_1.v reg_16.v rf.v
set my_toplevel rf_bypass
rf_bypass
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./mux_8_1.v
Compiling source file ./decoder_3_8.v
Compiling source file ./mux16_2_1.v
Compiling source file ./nand2.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./mux16_8_1.v
Compiling source file ./not1.v
Compiling source file ./rf_bypass.v
Compiling source file ./mux_2_1.v
Compiling source file ./reg_16.v
Compiling source file ./rf.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rf_bypass'.
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux16_2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decoder_3_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux16_8_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux_8_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'rf_bypass'.
{rf_bypass}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : rf_bypass
Version: L-2016.03-SP4-1
Date   : Mon Feb 27 00:12:04 2017
****************************************

Information: This design contains unmapped logic. (RPT-7)

rf_bypass
    GTECH_NOT                                gtech
    GTECH_OR2                                gtech
    GTECH_XOR2                               gtech
    mux16_2_1
        mux_2_1
            nand2
                GTECH_AND2                   gtech
                GTECH_NOT                    gtech
            not1
                GTECH_NOT                    gtech
    rf
        GTECH_AND2                           gtech
        decoder_3_8
            GTECH_AND2                       gtech
            GTECH_NOT                        gtech
        mux16_8_1
            mux_8_1
                mux_2_1
                    ...
        reg_16
            GTECH_AND2                       gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                GTECH_BUF                    gtech
                GTECH_NOT                    gtech
1
link

  Linking design 'rf_bypass'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 2 instances of design 'mux16_2_1'. (OPT-1056)
Information: Uniquified 8 instances of design 'reg_16'. (OPT-1056)
Information: Uniquified 2 instances of design 'mux16_8_1'. (OPT-1056)
Information: Uniquified 256 instances of design 'mux_2_1'. (OPT-1056)
Information: Uniquified 128 instances of design 'dff'. (OPT-1056)
Information: Uniquified 32 instances of design 'mux_8_1'. (OPT-1056)
Information: Uniquified 256 instances of design 'not1'. (OPT-1056)
Information: Uniquified 768 instances of design 'nand2'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -map_effort low  -area_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'rf_bypass'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'nand2_672'
  Processing 'not1_224'
  Processing 'mux_2_1_224'
  Processing 'mux16_2_1_0'
  Processing 'mux16_2_1_1'
  Processing 'mux_8_1_0'
  Processing 'mux16_8_1_0'
  Processing 'mux16_8_1_1'
  Processing 'dff_0'
  Processing 'reg_16_0'
  Processing 'reg_16_7'
  Processing 'decoder_3_8'
  Processing 'rf'
  Processing 'rf_bypass'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    4357.0      0.86      27.4       2.4                          
    0:00:01    4357.0      0.86      27.4       2.4                          
    0:00:01    4562.1      0.86      13.7       2.3                          
    0:00:01    4655.9      0.86      13.7       2.3                          
    0:00:01    4861.0      0.00       0.0       2.2                          

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    5075.0      0.00       0.0       2.1                          
    0:00:01    5075.0      0.00       0.0       2.1                          
    0:00:01    5075.0      0.00       0.0       2.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    5075.0      0.00       0.0       2.1                          
    0:00:01    5135.1      0.00       0.0       2.1 rfile/reg1/n33           
    0:00:01    5195.2      0.00       0.0       2.0 rfile/reg3/n33           
    0:00:01    5255.2      0.00       0.0       2.0 rfile/reg5/n33           
    0:00:01    5315.3      0.00       0.0       2.0 rfile/reg7/n33           
    0:00:01    5520.8      0.00       0.0       1.9 rfile/read1/m5/m6/B/out  
    0:00:01    5726.4      0.00       0.0       1.8 rfile/read1/m11/m6/B/out 
    0:00:01    5932.0      0.00       0.0       1.7 rfile/read2/m1/m6/B/out  
    0:00:01    6137.5      0.00       0.0       1.6 rfile/read2/m7/m6/B/out  
    0:00:02    6343.1      0.00       0.0       1.5 rfile/read2/m13/m6/B/out 
    0:00:02    6556.1      0.00       0.0       1.4 m2/m11/B/out             
    0:00:02    6755.1      0.00       0.0       1.3 rfile/read1/m3/m4/C/out  
    0:00:02    6952.2      0.00       0.0       1.2 rfile/read1/m7/m6/A/out  
    0:00:02    7149.3      0.00       0.0       1.2 rfile/read1/m12/m0/C/out 
    0:00:02    7346.4      0.00       0.0       1.1 rfile/read2/m0/m2/A/out  
    0:00:02    7543.5      0.00       0.0       1.0 rfile/read2/m4/m3/A/out  
    0:00:02    7740.6      0.00       0.0       0.9 rfile/read2/m8/m4/C/out  
    0:00:02    7937.7      0.00       0.0       0.8 rfile/read2/m12/m6/A/out 
    0:00:02    8134.8      0.00       0.0       0.7 m1/m11/A/out             
    0:00:02    8332.0      0.00       0.0       0.7 rfile/read1/m5/m3/C/out  
    0:00:02    8529.1      0.00       0.0       0.6 rfile/read1/m15/m6/C/out 
    0:00:02    8726.2      0.00       0.0       0.5 rfile/read2/m10/m3/C/out 
    0:00:02    8913.9      0.00       0.0       0.4 rfile/reg1/ff3/N3        
    0:00:02    9091.3      0.00       0.0       0.3 rfile/reg3/ff13/N3       
    0:00:02    9268.7      0.00       0.0       0.3 rfile/reg6/ff7/N3        
    0:00:02    9366.3      0.00       0.0       0.2 rfile/reg1/n18           
    0:00:03    9362.5      0.00       0.0       0.2 rfile/reg3/n18           
    0:00:03    9358.8      0.00       0.0       0.2 rfile/reg5/n18           
    0:00:03    9355.0      0.00       0.0       0.2 rfile/reg7/n18           
    0:00:04    9364.4      0.00       0.0       0.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    9364.4      0.00       0.0       0.2                          
    0:00:04    9364.4      0.00       0.0       0.2                          
    0:00:04    8237.2      0.00       0.0       0.2                          
    0:00:04    7497.5      0.00       0.0       0.2                          
    0:00:04    6853.7      0.00       0.0       0.2                          
    0:00:04    6847.1      0.00       0.0       0.2                          
    0:00:04    6847.1      0.00       0.0       0.2                          
    0:00:04    6847.1      0.00       0.0       0.2                          
    0:00:04    6847.1      0.00       0.0       0.2                          
    0:00:04    6484.8      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
    0:00:04    6150.6      0.00       0.0       0.2                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design -summary
 
****************************************
check_design summary:
Version:     L-2016.03-SP4-1
Date:        Mon Feb 27 00:12:10 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Constant outputs (LINT-52)                                      2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : rf_bypass
Version: L-2016.03-SP4-1
Date   : Mon Feb 27 00:12:10 2017
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   m1_sel                       0.00           0.00           0.00  (VIOLATED: increase significant digits)
   m2_sel                       0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n18               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n19               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n20               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n21               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n22               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n23               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n24               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n25               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n26               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n27               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n28               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n29               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n30               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n31               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n32               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg0/n33               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n18               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n19               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n20               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n21               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n22               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n23               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n24               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n25               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n26               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n27               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n28               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n29               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n30               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n31               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n32               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg1/n33               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg2/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg3/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg4/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg5/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg6/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n52               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n53               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n54               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n55               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n56               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n57               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n58               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n59               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n60               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n61               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n62               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n63               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n64               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n65               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n66               0.00           0.00           0.00  (VIOLATED: increase significant digits)
   rfile/reg7/n67               0.00           0.00           0.00  (VIOLATED: increase significant digits)

   -----------------------------------------------------------------
   Total                      130                -0.20  

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
rf_bypass.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/l/u/luick/private/cs552/hw3/hw3_3/synth/rf_bypass.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
rf_bypass.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/rf_bypass.ddc'.
1
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
