diff --git a/modules/monster/monster.vhd b/modules/monster/monster.vhd
index 593b3070f..fb9f3e057 100644
--- a/modules/monster/monster.vhd
+++ b/modules/monster/monster.vhd
@@ -107,6 +107,7 @@ entity monster is
     g_en_beam_dump         : boolean;
     g_en_i2c_wrapper       : boolean;
     g_num_i2c_interfaces   : integer;
+    g_num_pwm_channels     : integer;
     g_dual_port_wr         : boolean;
     g_io_table             : t_io_mapping_table_arg_array;
     g_en_pmc               : boolean;
@@ -395,10 +396,8 @@ entity monster is
     -- g_en_user_ow
     ow_io                  : inout std_logic_vector(1 downto 0);
     hw_version             : in    std_logic_vector(31 downto 0);
-   -- g_en_tempsens
-    tempsens_clr_out       : out   std_logic;
-    -- g_en_pwm
-    pwm_o                  : out    std_logic_vector(7 downto 0));
+    -- g_en_tempsens
+    tempsens_clr_out       : out   std_logic);
 end monster;
 
 architecture rtl of monster is
@@ -931,6 +930,7 @@ architecture rtl of monster is
   signal s_gpio_src_ioc       : std_logic_vector(f_sub1(c_eca_gpio) downto 0);
   signal s_gpio_src_wr_pps    : std_logic_vector(f_sub1(c_eca_gpio) downto 0);
   signal s_gpio_src_butis_t0  : std_logic_vector(f_sub1(c_eca_gpio) downto 0);
+  signal s_gpio_pwm           : std_logic_vector(f_sub1(c_eca_gpio) downto 0);
 
   signal s_gpio_mux           : std_logic_vector(f_sub1(c_eca_gpio) downto 0);
   signal s_lvds_mux           : std_logic_vector(f_sub1(c_eca_lvds) downto 0);
@@ -975,6 +975,11 @@ architecture rtl of monster is
   signal asmi_i : t_wishbone_slave_in;
   signal asmi_o : t_wishbone_slave_out;
 
+  ----------------------------------------------------------------------------------
+  -- pwm signals ------------------------------------------------------------------
+  ----------------------------------------------------------------------------------
+  signal s_pwm_dummy_vector : std_logic_vector(f_sub1(c_eca_gpio - g_pwm_channel_num) downto 0) := (others => '0');
+
 begin
 
   ----------------------------------------------------------------------------------
@@ -2403,7 +2408,7 @@ end generate;
     s_gpio_src_wr_pps(i) <= '0' when s_gpio_pps_mux(i)='0' else ext_pps;
   end generate;
 
-  s_gpio_out <= s_gpio_src_eca or s_gpio_src_ioc or s_gpio_src_butis_t0 or s_gpio_src_wr_pps;
+  s_gpio_out <= s_gpio_src_eca or s_gpio_src_ioc or s_gpio_src_butis_t0 or s_gpio_src_wr_pps or s_gpio_src_pwm;
   process(clk_ref, rstn_ref)
   begin
     if(rstn_ref = '0') then
@@ -3320,12 +3325,17 @@ end generate;
     
   pwm_y : if g_en_pwm generate
     pwm_pwm : pwm
+      genetic map (
+        g_pwm_channel_num => g_num_pwm_channels 
+      )
       port map (
-        s_clk_sys_i     => clk_sys,
-        s_rst_sys_n_i   => rstn_sys,
-        t_wb_out        => dev_bus_master_i(dev_slaves'pos(devs_pwm)),
-        t_wb_in         => dev_bus_master_o(dev_slaves'pos(devs_pwm)),
-        s_pwm_o         => pwm_o);
+        s_clk_sys_i         => clk_sys,
+        s_rst_sys_n_i       => rstn_sys,
+        t_wb_out            => dev_bus_master_i(dev_slaves'pos(devs_pwm)),
+        t_wb_in             => dev_bus_master_o(dev_slaves'pos(devs_pwm)),
+        s_pwm_o             => s_gpio_pwm(g_num_pwm_channels-1 downto 0),
+        s_pwm_dummy_vector  => s_gpio_pwm(f_sub1(c_eca_gpio) downto g_num_pwm_channels)
+        );
   end generate;
 
   -- END OF Wishbone slaves
