.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000100000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000010000000000000
000001110000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000011010000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000001100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000001100000
000000011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000110000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000010000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000011010
000100000000000000
000000000000000000
000000000000010001
000000000000100010
000000000000110000
001000000000000100
000000000000010000
100000000000000000
000100000000000000
010001110000000000
000000001000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000011000
000001011000000000
000000000000011001
000000000000100010
000000000000010000
001000000000000100
000000000000100000
000001110000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000001001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000001001000011111111001010110000110000001000
000000010000011101100011110111010000110000110001000000
001010000001010011100111011011111000110000110000001000
001001000000101001100111011101100000110000110000000010
000100000000001111000111100011101010110000110000001001
000000000000001111100110011001100000110000110000000000
000000000000000111100000000111001100110000110000001000
000000001110000000000010010001100000110000110000000010
000000000000000000000111101011001000110000110000001000
000010000000001001000000001111110000110000110000000010
000000000000000000000010011101111000110000110000001000
000000000000000001000011100001010000110000110000000010
000000000000100000000111000111111110110000110000001000
000000000000000101000100001101010000110000110001000000
000000000000001111100010001101011100110000110010001000
000000000000000111100010001001000000110000110000000000

.logic_tile 1 1
000000001100000011100111010011001011101000000010000000
000000000000000000100111111101111100011000000000000000
000000000110000000000111001011101000100000000000000000
000000000000000000000000001011011010110100000001000000
000000000000000000000111011011101011101000000000000000
000000000000000001000011110101011100011000000010000000
000000000000000111000000000111011100100000010000000001
000000100000000000000000001001101011010000010000000000
000000001010000011100011101011001011101000000000000000
000000000000000000000000000111011100011000000010000000
000010100000101011100111000011101110110000010000000001
000001000001001111000100000001001011010000000000000000
000000000000000011100111001101011001101001000000000001
000000100000000000100100001111111100100000000000000000
000000000000101111100011101001011101100001010000000000
000000000001011011100010000111101111100000000000000001

.logic_tile 2 1
000010100100000000000000001111101011100000010010000000
000001000000000000000000001001011000101000000000000000
000000000000001111000011101011100000000000010000000000
000000000000001111000111111011001100000000000000100000
000000000000000000000000011111101110101000000000000000
000000000000000000000011111001001111100000010000000001
000000000000010000000000001011011001100001010010000000
000000000000100000000000000111111111010000000000000000
000000000000000011100000000011011000000100000000000000
000000000000000000100011110000010000000000000001000000
000000000000000000000010001000000000000000000000000000
000000000000001001000100001001001100000000100001000000
000100000000000000000111101111111001101000000000000001
000000000000000001000000001001001111100000010000000000
000011000000100000000111000000011101010000000000000000
000011000001001111000111110011001101000000000010000000

.logic_tile 3 1
000000000000000000000111100001001101010110000000000000
000000000000000000000100000000111100000000000000000100
000001000000001111100011101011111000000001000000000001
000010000000000111100100000001000000000000000000000000
000000000000000000000000001000011001000000000000000000
000000000000000000000000000011011000000100000001000000
000010100000000111100000000001111101000000000000000000
000000000000000000000000000000001001100000000000100000
000000000000000000000010001000001001000010000000000001
000000000000000000000100000101011100000010100000000000
000011000000001000000000000000011100000000100000000000
000011100000001011000000001011001001010000100000000100
000000001000000000000000001000001001010100000000000000
000000000000000000000000000011011010010000000000000100
000000000000000000000000001011111000001000000000000000
000000000000000000000000000001000000000000000000100000

.logic_tile 4 1
000000000000000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000000000010000000
000000000000001111000000000111010000001000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000001000000000000000001011000000000010000010000000
000000000110100000000000000000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000100000000000111000000001000000000000000000000000000
000000000000000000100000001011000000000010000000000010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000001001010000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000001000000
101000000000001111100000010000000000000000000000000000
100010100010000111000010000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000000001100000000000000001000100
000000000000000000000000001000000000000000000100000000
000010100001000000000000000001000000000010000000000000
010000101010000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000100000000000000000000000000000

.logic_tile 7 1
000000000000000111100000011000000000000000000100000000
000000001000000000100011101001000000000010000010000000
101000000000000111000000000001000000000000000100000000
100000000000000000000011100000100000000001000010000000
110000000000000011000011100000000000000000100100000001
010000000000000000100000000000001010000000000000000000
000000100000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000100000000000000000001011000001000000000000000
000000000001000000000011000111000000000000000001000000
000001001010000000000000001111000000000001000010000000
000000100000000000000000000001001000000000000000000000
000000000010000011000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000010100000001000000000001111000000000000010000000000
000001000000000101000000000111001000000000000000100000

.logic_tile 8 1
000000001100000000000000000000000001000000100100000000
000000000001000000000000000000001110000000000001000000
101011101010000000000000000000001100000100000000000000
100011100000000000000000000000000000000000000000000001
110000001010000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010101100000000000011100000001110000100000110000000
000001000000000000010100000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011010011100011000000000010000010000000
000000001010000000010000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100001010000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000100101100000000000011010000100000000000010
100000100000010000000000000000010000000000000000000000

.logic_tile 9 1
000001001000000111100000000000011010000100000110000000
000010000000000000100000000000010000000000000000000000
101000000000000000000000000000001010000100000000000010
100000000000000000000000000000010000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000000000000000000001100000100000000000010
000010000000010000000000000000010000000000000000000000
010000000000000000000000001000000000000000000000000000
100000000000000000000011011111000000000010000001000000

.logic_tile 10 1
000000000000000000000000000101000000000000000010000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100000000010
000000000000000000000000000000001110000000000000000000
000000000000000000000000010000011010000100000000000100
000000000000001001000011110000010000000000000000000000
000000000000000000000000010000000000000000000000000100
000000001011000000000011111101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000110000000000000001000000000000000000000000000
000000000000011111000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000010000000000000010101101100000010000001000000
000000100000000000000011101011100000000111000000000000
101000001101000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110110001000100000000000000111000000000000000000000010
110000000000010000000000000000000000000001000000000000
000000001110001000000000010111011101000010000000000000
000000100000000001000010001111011111000000000000000001
000000001000000001010000010000000000000000000100000000
000000100001000000000011001001000000000010000000000000
000100000000001000000000010001001101000110100000000000
000000001110001011000010100000111010001000000001000000
000001000000000101000011100000001100000100000100000000
000010100000000111000010100000000000000000000000000000
010000000000000000000000000011100000000000000000000001
100000000000000000000010100000000000000001000000000000

.logic_tile 12 1
000000000000000000000000000101000000000000001000000000
000000000001000000000000000000100000000000000000001000
101001000000000000000010000011100001000000001000000000
100000100000000000000010000000101001000000000000000000
010110100110000101010111000101101001001100111000000000
110000000000000000100010110000101001110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
110000000000000000000000011000000000001100110000000000
110010000000000000000010001001001011110011000000000000
110001100010000000000000000000000001000010000100000000
110001000000000000000000000000001101000000000000000000
110000000000000000000000000000011000001100110000000100
100010101001000000010000000000011011110011000000000000

.logic_tile 13 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000001000000
010001000000000000000111100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000010101010000000000111101000000000000000000000000010
000001000000000000000100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100001110000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000011100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000001010011000000000000000000000000100100000000
100010001100100000100000000000001110000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100011000000000000000001000000100000000010
000000001101000000000000000000001000000000000000000000
000000001000000111100000000011101001010100000010000000
000000000001010000000000000111011110011000000000000000
000000000000000111100000001000000000000000000000000010
000000000000000000000000000111000000000010000000000000
000000001000000001100000001000000000000000000000000000
000000000001000001000000000101000000000010000000000001
000010100000001001000000000000000000000000000000000010
000001100000001111000000000011000000000010000000000000

.logic_tile 15 1
000000000000000000000010100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
101000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000011100000000000000000000010000000
110000000000000011000100000000000000000000000001000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000101000000000010000000000000
000000001000000000010000001000001001000000000100000001
000000000001000000000000000111011111000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000011000000100000000000010
000000000000000000000000000000010000000000000000000000
000000000000010011100010000000011100000100000010000000
000000000010100000100000000000010000000000000000000000

.logic_tile 16 1
000000000000001000000000010001111010000000000100000000
000000001100001111000010000000100000001000000000000000
101000000000010000000010101000000000000000000100000000
100000000000100000000110110101001110000000100000000001
010001000100000000010111101000011010000000000100000000
110010000000000000000100000101000000000100000000000000
000000000000000101000111100011100001000000000100000001
000000000000001111100000000000101010000000010000000001
000000000110001001110000000111011101100001010000000010
000000000000000001000000000001101011100000000000000000
000000000000010001000110011011001000000010000000000001
000000001100100000000010001011011100000000000000000000
000000001010001101000110000000000000001100110000000000
000000000000010011100010001111001110110011000000000000
110000000000100000000000001001100000000001000100000000
100000001011000000000000000101100000000000000000000000

.logic_tile 17 1
000000000000000111100011000000000000000000000000000000
000000101010010000100000000000000000000000000000000000
101000000100000111100000000000000000000000000100000001
100000000000000000100000001001000000000010000000000000
010000000000000000000011100001100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000000000011110000000000000000000000000001
000000000000000000000011111011000000000010000000000000
000001000100100000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110100000000000000000011011010110100000000001
000001000001000000010000000001011011010010100000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000001000000000000000000010000000000000000000000000000
000000000100001001000010100000000000000000000000000000
101000001110100111000111101000001010000000000000000000
100000000000010111000100001001011110010000000010000000
110000000000000000000011100000001111000000100100000001
110010100001011111000100000000011100000000000000000000
000000001010001111100000000000000000000010000000000100
000000000000000111100000000000000000000000000001000000
000000001010000000000000001000000000000000000000000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000001001101001101000000000000001
000000000000001111000000000001011010111001110000000000
000000000000100000000111010000000000000000100000000100
000000000000000001000010000000001000000000000000000000
110000000000000000000000000000001010000000000000000000
100000001110000000000000000111011010000000100010000000

.ramb_tile 19 1
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001000000010000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 1
000000000110100000000000000000000000000000000110000000
000000000000001001000011110001000000000010000000000000
101000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000000010000000000000000001001000000000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 1
000001000000000111100000010001011100000000000000000000
000000000001000000000011100000001110100000000000000010
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000001000000
000000001010000000000000000001000000000000000010000000
000000100001010000000000000111001001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000000011110000000001011110000000000010000000
000010000000000000000000000000011110001000000000000000
000000000000000000000000000111000001000000010001000000
000000000000000000000011110001001111000000000000000000

.logic_tile 22 1
000000001100000000000011101000011011000000000000000000
000000000000000000010100000101011000000000100010000000
000100000000011000000111101000011000000000100000000000
000000000000101111000000000011001001010000100001000000
000000000000000000000000000101111001010000000000000000
000010100000000000000000000000111000000000000000100000
000000001000010111110010100101111001000000000010000000
000000000000100000000111110000001011100000000000000000
000101001000000000000000001000011011000000000001000000
000110000000000000000000001101011000000000100000000000
000000000000100111100000000000011001010010100000000000
000000000001000000000000001001001100000000000000000001
000000001010000000000000001000011011000000000000000000
000000000000000000010000000001011011010000000000000000
000010000000000000000000001001100001000000010000000000
000001000010000000000000001101001001000000000001000000

.logic_tile 23 1
000000000110000000000000010101001100000000000000000000
000000000000000011000011110000001011100000000010000000
000000000110000000000000000000001011000000000000000000
000000000000000000000000000011011101000000100010000000
000000000110001000000111101000001100000000000001000000
000000000000000111000110010111001011010000000000000000
000000000000001000000000000001001000100000010000000000
000000001010001101000000001101011110010000010001000000
000000000110001111110000001000001100000000000000000001
000000000000011011000000000111001011000100000000000000
000000000000100000000011101001001100100000000000000100
000000000000010000000100000101101110110000100000000000
001000000000001000000000000011101100000000000000100000
000000000001001111000000000000101011100000000000000000
000000000000000001000000000101000000000000000000000000
000000100000000000100000000101101100000000100001000000

.logic_tile 24 1
000000000110100111100010001111001010110000010010000000
000000001000000000100000001111111011100000000000000000
000000000000000111000111001111101011111000000000000000
000001000000000000000100001111111100010000000000000100
000000000100100000000111101101011000110000010010000000
000000000001011001000010001111001011100000000000000000
000000000000001000000000000111101010100000000000000000
000000000000001011000010010001111100110100000010000000
000000001000000111000010001011011010100000000000000000
000000001110000000000000001111111011110000010000000100
000000000000000011100011101111101010100000000010000000
000000100000000000000000001011111001110100000000000000
000000000000010000000000000111011011101000010010000000
000000100000110001000010001101001111000100000000000000
001000000000000000000011101101011111100001010000000000
000000000000000111000110001001111110100000000000000100

.ipcon_tile 25 1
000000010001110000000011101101011100110000110001001000
000000010001011011000111110001110000110000110000000000
001000000001011011100111011001011010110000110001001000
101000001000101111000111011001000000110000110000000000
000000000001011111100011110011111110110000110001001000
000000100000101111100011111011010000110000110000000000
000000000000000011100111100101111100110000110000001000
000000001000000111100011001001100000110000110010000000
000000000001110111000111101011011010110000110000001000
000000000000011111100011111111010000110000110001000000
000110100000001011100111101001011000110000110000001000
000000000000100111000100000101110000110000110000100000
000000000001000000000000001011011000110000110000001000
000000000000000000000000000111100000110000110001000000
000000100001000111100011110101001100110000110001001000
000000000000000000000111110101100000110000110000000000

.ipcon_tile 0 2
000000000000000000000011100111011000110000110000001000
000001000000100111000100000111000000110000110001000000
001000001010000111100111111011101100110000110000001000
001000000000000111000111100101000000110000110000000010
000000100110001111100111101011101000110000110000001000
000000000000000111100111100101010000110000110000000100
000000000000000011000011100011111000110000110010001000
000000000000001001000100001101110000110000110000000000
000000100000000000000111101001101010110000110000001000
000000000000001111000000001101100000110000110000000010
000010000000001011000111000001101010110000110010001000
000001000000000111000111111011010000110000110000000000
000000000000000111100010011111011100110000110000001000
000000000000000111000111001111110000110000110010000000
000000000000001000000011101111001010110000110000001000
000000000000000111000000000111100000110000110001000000

.logic_tile 1 2
000001000000011011100111000011111110000001000000000000
000000101000101111100000001111100000000000000000000000
000000000110000000000011101001111110110000010000000000
000000000001011111000100001001011010010000000000000001
000000000000001111100000001011011100110000010010000000
000000000000001111100011100001001000100000000000000000
001000000000000000000000000001101010100000000010000000
000000000000000000000000001011001001110100000000000000
000000001010000111000111000011111110001000000010000000
000000000000000000100000001111100000000000000000000000
000000000000000011100010100000000001000000000000000000
000000000000000000100000001101001110000000100000100000
000000000000000011100111000101011110000000000000000000
000000000000100000100100000000100000000001000010000000
000000000000000000000111000111011000100000010000000000
000000000000000001000100000001001010010000010000100000

.logic_tile 2 2
000000000100000001000000000001011001000000000000000000
000000000000000000000000000000001000100000000001000000
000000000000000001000011100000011000000000100000000000
000010000000000111100000000000001110000000000001000000
000000001110000000000000000001100001000000000000000000
000000000000000000000000000000101000000000010000000001
000000000000000000000000001001100000000000000010000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000111000001000000000010000000
000001000000100000000000000000001000000000010000000000
000001000000000000000000000001100000000000000010000000
000010000000100000000000000000001111000000010000000000
000000000001001000000000000000001111000100000000000000
000000000000101011000010010000011000000000000010000000
000001000000100000000000001000011000000000000000000100
000010000000010000000000000001001000000000100000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000010000011100000000111011011000000000000000000
000000000000000000100000000000001101100000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001101101110000000000010000000
000000000000000000000000001011000000000100000000000000

.logic_tile 4 2
000000000000000000000000001000000000000000000000000010
000000000000000000000000001111000000000010000000000000
101010000001000111100000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
010000000000000000000010000000011000000100000100000000
110000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000011000010110000000000000
000000000000000000100000000000001110000000000001000000
010000000000000000000111000000000000000000000000000000
100000000000100000000100000000000000000000000000000000

.logic_tile 5 2
000001000000000000000000010000000000000000100100000001
000000100000000000000011100000001111000000000000000000
101100000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100000100000000000000000000000000000000000000000
010001000000000000000000000111000000000010000000000001
000000001000000000000000000000011100000100000000000010
000000000000000000000000000000010000000000000000000000
000010000000000111100000000001100000000000000001000000
000010000001010000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100011000111101000000000000000000000000010
000000000000000000000000000111000000000010000000000000
000000000110000011000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000001

.ramt_tile 6 2
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000101000000100000000000000000000000000000
000100100001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000100000000000000000000000000000

.logic_tile 7 2
000000100000000000000000000001100001000000100000000000
000001000000000000000000000000101100000001010010000000
101000000000000000000010000000000001000000100000000010
100000001110000000000000000000001101000000000000000000
010100000000000000000111100000001010000100000100000000
110000000001000000000111110000010000000000000010000000
000011100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000001000000000000000111100000000000000100000001
000000000000000000000000000000000000000001000000000000
000001000000000011010111000111000000000000000100000000
000010100001011001110100000000100000000001000010000000
010000000001000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000100000000000001000000000000000000000000000
000010000000010111000000000011000000000010000001000000

.logic_tile 8 2
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
101010000001011000000000000000000000000000000000000010
100010000000110111000000001111000000000010000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000000000001000000000010000000000000
000000000000100000000000000000001110000100000000000100
000000000001000000000000000000010000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100001000000000011100000000000000000000000000000
000000000001110000010000000000000000000000000000000000
000000000110010000000010010000000000000000000000000000
000000001111010000000011110000001100000100000000000100
000000000000100000000111000000000000000000000000000000
000000100100000000000000000000011100000100000100000000
000000001110000000000000000000010000000000000000100000

.logic_tile 9 2
000000000000100000000000011000000000000000000000000000
000000000000010000000011111011000000000010000010000000
101000000000000000000000000000000000000000000000000000
100001000000001001000000000000000000000000000000000000
010000001010000000000000000000000001000000100000000010
010000000001000000000000000000001000000000000000000000
000000001110000000000000000000000000000000100110000000
000000000000000000010000000000001111000000000000000000
000010000000000000000000000000000001000000100000100000
000001000000000000000000000000001111000000000000000000
000000001000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000001000000000000000000001000000000000000000000000001
000000000000000000000011110111000000000010000000000000
000100001000010011000011000000000000000000000000000000
000100000000100000010100000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
101000000000000001100000000111101001010000000010000000
100000001100000000000000000000011011100001010010000000
110000000010000000000110000000000000000000100000000010
010000000000000000000000000000001110000000000000000000
000000000000100001000110010101100000000000000100000000
000000000000010000000010110000100000000001000000000000
000001000000000000000000000000000000000000100110000000
000000000001010000000010000000001011000000000000000100
000001000000000000000000000000011010000100000100000000
000010000000000000000000000000000000000000000001000000
000100000000000111100000010111000000000000000000000000
000000100000000000000011000000100000000001000010000000
110000000000000101000000001000000000000000000100000000
100000000000000000100000000001000000000010000001000000

.logic_tile 11 2
000000000110000000000000000111000000000000001000000000
000000000000010000000011100000100000000000000000001000
101000001110001000000011100000000001000000001000000000
100000000001001101000100000000001011000000000000000000
010000000101000000000000000000001001001100111000000000
010000000001100000000000000000001101110011000000000000
000001000000001111000000010000001000001100111000000000
000010000000001111000010010000001100110011000000000010
000000000110101101100000000000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000011000000100000000111111011011001100001010000000000
000011000000000000000010101001001101110101010000000010
000000000001110000000000010000000001000000100100000000
000000001001100000000010100000001010000000000010000000
000000000000000000000000000000000001000000100100000001
000000100000100000000000000000001010000000000000000000

.logic_tile 12 2
000010100000000000000010111000011000001100110000000000
000000100000001101000010100001010000110011000000000000
101000000000011101000110000001011010001000000100000000
100000001010100101000010001001010000001110000000000000
010000000000101000000110000001101100001101000100000000
110000000001010001000010100001010000001000000000000000
000000000110000000000111000001011100010100100000000000
000000000000010101000000000000011100101001000000000000
000001100000000111100111000001111011001100110000000000
000011000000000000100100000000101001110011000000000000
110000000110001000010000010001011100111100000000000100
110000000000000001000010110011011111111110010000000000
000000000010000000000000010101000000000000010100000000
000010101101000000000010000001101001000001110000000000
110000000001000000000000000001011100010100000100000000
100010000000000000000000000000001010100000010000000000

.logic_tile 13 2
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000000000000
101000000000000000000000000000000001000000100000000000
100000000000100000000000000000001100000000000000000000
110000000000000000000000000000000000000000100000000010
110010100001000000000000000000001100000000000000000000
000000000001000101000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000001000000011101000000000000000000110000000
000000000000000111000000000111000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000111101000000000000000000000000000
000000100000000000000100000101000000000010000010000000
010100001010000111000111100000000000000000100100000000
100100000001000000000000000000001101000000000010000000

.logic_tile 14 2
000010000000000111100011011000000000000000000100000000
000011101000000000000011101111000000000010000000000100
101000000000000111100000000011101011000010000000000000
100000000010000000000000001001011000000111000000100000
010000000000000000000011100000011100000100000000000100
010000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001110000000000000000000011110000100000100000000
000001000001010000000000000000010000000000000000000001
000000000000001101000000000000000000000000100100000100
000000000000000111100000000000001000000000000000000000
000100000100000011100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000111010000000011000000001110000100000000000010
000000000000100000000010000000000000000000000000000000

.logic_tile 15 2
000000000100100111000000000000000001000010000000000000
000000000000000000100011110000001000000000000000000000
101000000000000000000010010000000001000000100000000000
100000000000000101000011110000001001000000000000000000
010000000001100111100011100000000000000000000100000000
010000000000001001100100001101000000000010000010000000
000101000000000000000000000000001101001100110000000000
000110000000000011000000000101001001110011000000000000
000000001010001000000000000111000000000000000001000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000111100000000000000100000000
000000100000000000000000000000000000000001000010000000
110100000000100000000000000001011011001000000000000000
110000000000010111000000000101001001000110100010000000
000000101111011001000000001000000000000000000100000000
000000100000101011100000000111000000000010000010000000

.logic_tile 16 2
000010101010100000000010100001000000000000001000000000
000001000000010101000010100000100000000000000000001000
000010000001000111100010000001100001000000001000000000
000001000011010000100010000000101000000000000000000000
000011100010000000000000000011001001001100111000000000
000000100000000000000000000000101001110011000000000000
000000001011000000000010100001101001001100111000000000
000000000000000000000000000000101101110011000000000000
000000101000000000000110100001101001001100111000000000
000001000000000000000000000000101100110011000000000000
110000001111111000000110100001001001001100111000000000
110000001010000101000000000000101001110011000000000000
110000001000000000000000000001101001001100111000000000
110000000101010000000000000000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 17 2
000000001010000000000110110000000000000000000000000000
000001000000000000000010010000000000000000000000000000
101000000000101000000011101000000001000000000100000000
100000100001010101000100000111001101000000100000000000
110000000000100000000000011101011000101001000000000001
010100000001011111000010101011011100111001100000000000
000000000000001000000110000000000001000000000100000000
000000001100000001000000001101001110000000100000000000
000011000000000000010110000111100001000000000100000000
000011000110000001000010000000001000000000010000000000
000001000000000000000010111001011010000010000000000000
000010100000000000000111100101111101000000000000000001
000000000000000000000010100000011110010000000100000000
000000100000000000000100000000001111000000000000000000
110000000000101000000000000000000001000000000100000000
100000000001010011000000001001001110000000100000000000

.logic_tile 18 2
000000000000100000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
101000000000001000000000000101111010010000110000100000
100000000000001111000000000011011001000000010000000000
110000000000000000000000000000011100000100000100000000
110000000000000000000000000000010000000000000000000001
000000001001000111100111100000000000000000000000000000
000000001011100000000000000000000000000000000000000000
000000000001000111100000000000000001000000100010000000
000000000001010000100000000000001101000000000000000000
000101000000000000000010000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000100100100100111000010000000000000000000100000000010
000000000000010000000000000000001110000000000000000000
010000000000000000000000000000011000000100000100100000
100000000000010000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000010000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000

.logic_tile 20 2
000000000000000001000000000000000000000000000000000000
000000001111000000100010000000000000000000000000000000
101000000000000111100111100111100000000000000100000000
100000000000000000100000000000100000000001000000000000
110000001000000000000010000001001101000001010000000100
010000100000000000000000001101001011001001000000000000
000000100000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000010100010000001100000000001100000000000000100000000
000000000000000000000011110000100000000001000000000010
000000100000100001000000000000000001000000100100000000
000000100001000000000000000000001000000000000001000000
000000000000000000000000000000000000000000100000000010
000000000001000000000000000000001001000000000000000000
000000000000000000000111000000000001000000100000100000
000000000000000000000100000000001100000000000000000000

.logic_tile 21 2
000000000000000000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101101000000000000000000000000000000000000000000000000
100000100000010000000000000000000000000000000000000000
010000100110000000000000000000011110000100000010000000
010001000000000000000000000000000000000000000000000000
000000000110000011000000001000000000000000000100000000
000000000000000000010000000011000000000010000000000100
000000000000000000000000001000000000000000000000000010
000000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000100000000000
000000000000000000100000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000000000010000000011110000100000100000000
000001000010001001000000000000010000000000000000000000

.logic_tile 22 2
000000001100100000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
010001001010000000000111100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000010000010000000000000000000000000000100000
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010001000000000000000000001000000000000000000100000000
100000001000001111000000000111000000000010000000000000

.logic_tile 23 2
000000001010100000000010001101001000000000000000000000
000000000000000000000011110011010000000100000001000000
000000100000000000000000000101000001000000010000000000
000001000000000000000000001001001011000001010000100000
000000000000000111100000000001001011000000000000000000
000010100000000111100000000000101101000000010001000000
000000001110000000000000000000011100000000000000000000
000000000000000000000011101001011010010000000000000001
000000000000000000000000000001001011000000000010000000
000000000000000000000000000000101100100000000000000000
001000000000110000000000010000001000010000000000000000
000000000000101111000011110101011001000000000010000000
000000000000000000000000000001011010000110000000000000
000000000000000000000000000000111010001000000000100000
000000000001010000000000000001000000000000010010000000
000000000000100000000000001001101010000000000000000000

.logic_tile 24 2
000001000001000000000000001111101100111000000010000000
000010001000001111000011101011011011010000000000000000
000000000000000000000000000111011100001000000000000000
000000000000000111000000001111100000000000000000000010
000000000110000001000111100111101101111000000000000000
000000001010010000000100001001011110010000000001000000
000000000000000111000000001011001010100000000000000001
000000000000000000000000000111001101110000010000000000
000001000001001000000011101000001110010000000000000000
000010000000001111000010000011011111000000000000000010
000001000000000000000000000111011011101001000000000000
000000100010000001000010011011001110010000000000000100
000000000000100111000011101111101100111000000000000001
000000000000000000100110010001011000010000000000000000
000000000000000011100111101011011110110000010000000000
000000000000001111100100000111111101100000000000100000

.ipcon_tile 25 2
000011000001010111000000000101101010110000110000001000
000001001010101011000000001101000000110000110001000000
101000000000000111000000001101111110110000110000001000
001000000000000111100011000011000000110000110010000000
001000000001101111100111111011011010110000110010001000
000000000000011111100111111001110000110000110000000000
000000000000100111000111010001001010110000110000001010
000000000000010111100111110001000000110000110000000000
000010000000000111000011111011011110110000110001001000
000001000100000111100111100011000000110000110000000000
000000000000001111000111101111111010110000110000001000
000000000000000011000000001011110000110000110001000000
000000000011001111000000001101001110110000110001001000
000000001000101111010000000001100000110000110000000000
000000000000001101000111001111001100110000110010001000
000000000000001011110100000001010000110000110000000000

.ipcon_tile 0 3
000000000000000111000011111011001110110000110000001000
000000000000000000100011110001110000110000110000000010
000010000000001111100111001101111110110000110000001001
000001000000001111100110010101100000110000110000000000
000000000001001111000000010101011110110000110000001000
000000000000101111100011111001000000110000110000000010
000000000000001111100111000011011100110000110000001001
000000000000001111100000001101000000110000110000000000
000000000000000000000011100111011000110000110000001000
000000000100001111000000000101010000110000110000000010
000000000000001000000000010111111000110000110000001000
000000000000000011000010100001110000110000110000000010
000000000000000001000000001111101000110000110000001001
000000000100001001000011000101110000110000110000000000
000000000000001001000010011011101110110000110000001000
000000000000001111000110100001100000110000110000000010

.logic_tile 1 3
000000000000000000000000000111101100000000000000000000
000000000000000000000000000000100000001000000000000100
000000000000000000000010001000000000000000000000100000
000000000000000000000000001111001100000010000000000000
000001000000000000000000000011000001000000100000100000
000000100000000000000000000000001011000000000000000000
000000000000000000000010000101100000000000000000100000
000000000000000000000100000000101100000000010000000000
000000000000000001000000000011000001000000100000000000
000000001010000000000000000000001100000000000000100000
000000000001011000000000000000011100000000000000000000
000000001100101101000000000011000000000100000000100000
110000000000000000000000000001100000000000000000000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000010101110000000000011100000000000000000000000000000

.logic_tile 2 3
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
101011100000000000000000000000000000000000000000000000
110011100000000000000000000000000000000000000000000000
010001000000000000000010000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100001000000000000000000000000000000100000
000000000101010000100000000111000000000010000010000000
010000000000100000000000000000000000000000000100000000
100000000001000000000000001001000000000010000000000000

.logic_tile 3 3
000010000000100000000000000000011100000100000000000010
000000001000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000100001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000011100011000000000000011000000100000100000000
000000000000000000100000000000000000000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000000
100010001100000000000000000000010000000000000001000000

.logic_tile 4 3
000000000001000000000010010101000000000000000100000010
000000000000100111000111010000000000000001000000000000
101000000100010000000000010000000000000000000000000000
100010000000100000000011110000000000000000000000000000
010000000000000111000111100011100000000000000100000000
010100000000000011100100000000000000000001000000100000
000000000000000001000000000000000000000000000000000010
000000000010001111000000001001000000000010000000000000
000000000000000000000110100000000000000000100100000100
000010000000000000000100000000001010000000000010000000
000000000000010001110000001101111000111101010000000000
000000000000100000000000000101011101111110110001000000
000000000000000000010000001101100000000011010010000000
000000000010100000000000000111001011000011110000000010
010010100000000011100000000001000000000000000100000010
100001000000000000000000000000000000000001000000000000

.logic_tile 5 3
000000000000000000000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000100000000111101000000000000000000100000000
100000001100000000000100001001000000000010000010000000
010000000000000000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000111000011100000011010000100000110000000
000000001100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100000100000
000000000000000000000000000000001001000000000000000000
000001000000000001100000000000000000000000100100000000
000000100000000011000000000000001100000000000000000000
000000000000000000000000000000000001000000100000100000
000000000001010000000000000000001100000000000000000000
010010100000000000000000001101100000000001010000100000
100001001100000000000000000011101001000001100000100001

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001001100100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001001110000000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000111110000000000000000000000000000
000000100001000000000111110000000000000000000000000000
101000000110000000000000010000011000000100000101000000
100000000000001111000011100000010000000000000000000000
010000000000000111100011100000001001010110000000000000
110000000010001111100000000101011000010110100000100000
000000000110000000000000010111111101010111100000100000
000110000000000000000011110111001110001011100000000000
000000000001000000000111100101101010010010100000000110
000000001001000000000000000000101010101001010000000000
000011000000110000000000000101011111111001010000000000
000001000001010011000000001011001111111111110010000000
000000000000101000000000010000000000000000000100000000
000000000001000011010010001001000000000010000000000100
010010100001011111010000010000000000000000000100000000
100010000000101011100011011111000000000010000000100000

.logic_tile 8 3
000001000000000101000000000101100000000001000010000000
000000000110000000100000000111000000000000000001000100
101000001000000000000010100000011001010000000100000000
100000001111001001000110000000011001000000000010000100
010100000001001000000010000000000000000000100100000000
000000000000100111000010100000001011000000000010000100
000011101010101000000010000000000000000000000100000000
000001001110001111000011001101000000000010000000000101
000000000000000000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
010100000000000000000000000000001100000100000000000000
110100000000000000000000000000000000000000000000000001
000000000000010101100000001101101011111101010000000000
000000000000000000000000000001101011111110110010000000
010010100100000000000000000000000000000000000100000001
100001000000000000000000000001000000000010000000000000

.logic_tile 9 3
000000000000011000000010100111000001000000000000000000
000000000000100001000110000000101100000000010010000000
101000001011000111000000001000001110000000000010000001
100000000000101101000000000001000000000100000010000000
010000100000001000000000010000000000000000100100000001
010001000000001111000011000000001100000000000010000001
000000000110100011100000001011101110111010100000000000
000110100001010000100011000111011111011111110000000001
000000000000001000000000000101100000000000000100000001
000000000000001111000000000000100000000001000010000000
000100000000001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000000000010100101100010110111101010000000000001000000
000010000000000000000010001111001000100000000000000000
010000001010000000000000000101100000000001110000000001
100000000000000001000000001101001001000000100000000000

.logic_tile 10 3
000000000000000000000010100111100000000000000100000000
000000000110000000000010000000000000000001000010000001
101011100000001011100000000000000000000000000110000000
100010000000000101100000000111000000000010000011000111
110010100000000000000010110000000000000000000100000001
010000000001010000000110101001000000000010000010000010
000100000110000000000110010111001111010111100001000000
000010100000000111000011111001011011000111010000000000
000000000000000000000000011000000001000000000000000000
000000000000001011000011000011001101000000100010000001
000010100000001000000000011011001111010111100000000000
000001000000000101000010001101011000000111010000000010
000000001000001111000111001000011010000000000000000000
000000000000000101000000001101001011000000100001000000
010000000000000000000000000000011000000010000000000000
100000001110000001000000001101000000000000000010000000

.logic_tile 11 3
000010100110010111000000000101100000000000000100000000
000010000000100000100011100000100000000001000000000000
101000000000000000000110001000000000000000000100000000
100000000000000000000100000101000000000010000000000100
010100000110100101100000000001000000000000000100000001
010010000001000000000000000000000000000001000000000000
000001000010000001100110111000000001000000100000000011
000000000000001111000011111001001101000000000001000000
000000000000010000000010100000001100000000100000000000
000000000010100000000000000000011010000000000001000000
000000001110001000000010001111000000000010000000000000
000000100000000001000000001111100000000000000010000010
000000000000100000000010101000000001000000000000000000
000000000000011111000100000101001011000000100001000010
010000000000000000000000000011111010000000000000000000
100000000000000000000010100000001110100000000010000000

.logic_tile 12 3
000000000001100000000011100001100001000001000000000000
000000000010110000000011110011101011000010100010100001
101100001000000001100111001000001001000110100000000000
100100000000000000000110110001011100000000000000000000
010000000000001001100011111101000001000001010101000000
110000001010001001100111111111001110000010010001000000
000000000001000111100010100001111010010000000000000000
000000001000000000100000000000101110000000000000000000
000000000000100001100110001111100000000000010100000000
000000000001011011000011110111101010000001110001000000
000000000000100111100000010000011100000000000000000000
000010101010010000000011101101010000000100000000000000
000000001100000000000111010011001100000010000000000000
000000000000000001000111011011101111100001010000000010
110100000000100011100110000000011110010000000100100000
100100001010000000100011111001001111010010100000000000

.logic_tile 13 3
000000001010101000000000011001100000000000000000000000
000000000000000111000011100001100000000010000001000000
101000100000000101110011100000000000000000100101000000
100000000010001111000100000000001010000000000000000000
110000001010000000000000000111001101001110000000000000
110000000001010001000000000011111101001111000000000000
000000000000000000000110000001001100001000000000000000
000000000000000000000000001111100000000000000000000001
000000000110001000000010101011011001110000010000000000
000010100001010001000100001101101111010000000000000001
000011100000000001000000010011001001000000000001100011
000010000110000000000011100000011100100000000000100110
000000001011010000000011010111011001001000000000000000
000000000001000000000011101001111000000000000000000000
010000000001000000000111101001000001000001000000000000
100000000000000000000010110011001111000000000000000000

.logic_tile 14 3
000000100000000111100000001001111101111001110000000000
000000000000000001100011101101001000010110110000000101
101000001001001111100000001000000000000000000100000000
100000000010100001100000000111000000000010000010000000
010000000000100000000000011000000000000000000000100000
010000000001010000000011111011000000000010000000000000
000000000000000011110111100001000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000100000000000001001001011111101110000000000
000001000000010000000000000101011100111011110000000000
000000001001000001100000000011111010000000000000000001
000010000000000001000010000000000000001000000001000000
000000001000000001000000000000000001000000100010000000
000000000000000000100000000111001111000010100001000001
000010000000001000000011000001111010000010000000000001
000011000001000011000000000000010000000000000000000000

.logic_tile 15 3
000000000001110000000000000000000000000000100100000000
000000100001000000000010000000001010000000000000000001
101000000000100111000111110001011111111001110010000000
100000000001000000100111101011101010111101110000000000
110000000100000111000110101101101100111001010000000000
110000100000000000000111100101011101111111110001100000
000000000000001001010011100101101011111101110010000000
000000000000000111000000001011111010111100110000000100
000000000000100000000111110001100000000000000100000001
000010000000000000000011000000000000000001000000000000
000001000000000000000011000111101111111000110001000000
000010100000000000000000001111101101011000100000000000
000000000000011101010010011101011001100100010000000010
000000000000100011000011011111111001111000110000000000
000000000000000011000011100000000000000000000100000000
000001000010000000100000000111000000000010000000000000

.logic_tile 16 3
000000000000100000000000010011001001001100111000100000
000010100000000000000011100000101000110011000000010000
000000000000000001000000010001101001001100111001000000
000001000000000001000011110000101000110011000000000000
000000000000001001100000010101001001001100111000000000
000100000000100111100011110000001000110011000000000010
110011100000001000000000010001101001001100111000000000
110011000001010111000010010000001011110011000000000000
111000001110000000000010000101001001001100111000000000
110000000010000000000000000000101000110011000000000010
000010100000000000000000000001101001001100111001000000
000001000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000000000000001001110011000000000000
000010100000010000000000000101001001001100111000000000
000101001110100000000000000000001000110011000000000000

.logic_tile 17 3
000000001010000101000111010011100000000000000100000000
000000000001010000000011110000000000000001000000000001
101000000001010001100000000001111111000010000000000000
110000000000000000000010100111101101000000000000000000
110000000000100001100000000111111011001000000010000001
110010100001000000000000001001011011000000000001100100
000000000000000000000111000111100000000000000000100000
000010100000000000000110010000100000000001000000000000
000000000000000101100000010001101000001000000000000000
000000001110000000000010100101010000000000000000000000
000010100000010111100110100000001100000010000000000000
000000000000001001100000000011011000000000000000000000
000001000000101000000010000000000000000000000000000000
000000101110000101000100000000000000000000000000000000
000010100000001101100011000000011100000100000100000000
000001000000000001000100000000000000000000000000000010

.logic_tile 18 3
000000001010001000000000001000000000000000000100000000
000010100000001111010000001011001000000000100001000000
101000000000001000000011010000011100010000000100000000
100001000000001111000010110000011010000000000001000000
110000000000100000000000001000000001000000000100000000
010000000000011111000000001001001101000000100001000000
000000000000000000000000000000000000000000000000000000
000110100000000000000011000000000000000000000000000000
000000000000100000000000010001100000000000000000000000
000100000001000000000010110000100000000001000000000001
000000000000000000000000000001111100000000000100000000
000010100000000000000010000000010000001000000001000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000011101010000000100000000
100010100000000000000000000000011011000000000001000000

.ramb_tile 19 3
000000001100010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100001010000010000000000000000000000
000000000000000000000000000000000000000000
000001000001010000010000000000000000000000
000010100110000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000001000000000000000000000000001100000100000100000000
000010001000001111000000000000000000000000000000000000
101000000000000000000110000011100000000000000100000000
100000000000000000000000000000000000000001000001000000
010000000000000000000111110000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000010011111101111111001110000000000
000000100001000000000011101101111001010100000000000000
000000000000001111100011110111001011111101010000100000
000000000000000001000011000001111011111110110000000000
000000000000000000000110101011011110110001010000000100
000000000000001011000000001011011101110001100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000010000000001100000100000100000000
000100000001000000000000000000010000000000000000000000

.logic_tile 21 3
000010101000000000000010001000000000000000000100000000
000000001100000000000100000011000000000010000000000000
101000000000000000000010100000000000000000100100000000
100000000000000000000000000000001001000000000000000000
110000000000000000000010000000000001000000100100000000
010010000000001001000000000000001101000000000000100000
000000000000000000000011100000000000000000100100000000
000001000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000001010000011110000011101101101000010100000000001
000000000000000001100011000011101001000110000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000100000000000000000100000000001000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000100000
000000000000000000000000000000010000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100010000000
000000000000000000000000000000001110000000000000000000
000001000000000001010000000000000000000000000000000000
000010100000000000100010010000000000000000000000000000

.logic_tile 23 3
000000000000100000000000000000000000000000001000000000
000000000000010000000010010000001100000000000000001000
101000000000000000000010100011100000000000001000000000
100000001000000000000100000000100000000000000000000000
010000100001110000000000000001101000001100111000000000
010001000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001011110011000000000000
000000001110001000000000010000001000111100001000000100
000010000000100011000011010000000000111100000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000001010000000000000000000001000010000100000000
000000000000100000000000000000001101000000000000000000
110000000000000000000000000011000000000000000001000000
100000000000000000000000000000100000000001000000000000

.logic_tile 24 3
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000011000011000010000000001000000
000001000000000001000011010111011010000000000000000000
000000000001001011100011100111100001000000010000000000
000000000000001111000000001101001001000000000000000010
110001000000000000000000000000011000000100000000000000
110000000000010000000000000000000000000000000000000000
000000000001000000000000000000000001000000100000000000
000000001000000000000000000000001000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001111101010001000000000000000
000001000000000000000000001001000000000000000000000000
000000000100001000000000000001101011000000000000000100
000010100000010111000000000000111110001000000000000000

.ipcon_tile 25 3
000000100000011000000011001111111010110000110000001000
000001001100101011000111101101110000110000110001000000
000000000000001011100111001001111000110000110010001000
000000000000000011100111001001010000110000110000000000
000010100000001000000110101111001000110000110010001000
000000001110001011000000001111110000110000110000000000
000000000000001011100111001001001100110000110000101000
000000000000000101100111111011110000110000110000000000
000001000000001101000111010111101100110000110000001100
000010000000001011100111000001010000110000110000000000
000001000000001000000011100011101110110000110000001100
000010100000001011000100000101000000110000110000000000
000000000000000011100000001101101100110000110000001000
000000000000000000100011110101000000110000110010000000
000000000000101000000011101101001100110000110000001000
000000000000001011000111110001100000110000110010000000

.ipcon_tile 0 4
000000000001000000000000000000011000110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000011100010000000011010110000110000001000
000000001100000001100000000000000000110000110000000010
000000000000000000000000000000011000110000110000001000
000000000000000000000000000000000000110000110000100000
110000000000000011100000000000011010110000110000001000
110000000000000000100000000000000000110000110000100000
000000011110000000000000000000011000110000110000001000
000000010000010000000000000000010000110000110000000010
000000010001010000000000000000011000110000110010001000
000000010000000000000000000000000000110000110000000000
110000011100010000000000000000000000110000110000001000
110001010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000000010000000001000000100000000010
010000000010000000000011110000001110000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000010001000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100001000000
000000010000000000000000000000001101000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001010001000000000000000000000000000000000000
100000010000100000100000000000000000000000000000000000

.logic_tile 2 4
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000001110000000000000000101000000000000000100000001
110000000000000111000000000000000000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010001000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000011000000000000000000000010
000000010000000000000000000000100000000001000000000000

.logic_tile 3 4
000000000001000000000000001000000000000000000100000000
000000000010001101000010011101000000000010000000000000
101000000000000000000000000111111010000010000000000000
100000001000000000000000000111110000001011000000000100
010000000101000000000000010011100001000010100000000000
010000000000000000000011100001001111000001100001000000
000000000000000000000010100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000001010000000000000000010000000000000000000000000000
000010110000000000000010110000000000000000000000000000
000000010001010001100000000001000000000000000100000000
000000010000100000000000000000000000000001000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010000010001010000000111000000000000000000000000100000
100000010000100000000100001101000000000010000000000000

.logic_tile 4 4
000100000000000001000111110101001110111001110000000000
000100000000000000100111111111101100111110110001000010
101010100000000000000000010111100000000000000000000001
100001101010000000000010110000100000000001000000000000
110000000000000000000000001000000000000000000000000000
010000000000100000000011110111000000000010000000000000
000000000001000000000000001011011000001011000010000000
000000001100000000000000000111010000001111000010000000
000000010100000000000111110001001110111001110000000100
000000010001001111000011010111101100111101110001000000
000000010000000000000000000000000000000000100100000000
000000010000001001000000000000001000000000000001000000
000001010000000001000111011111001110111101110000000000
000000110000001001100111000011011100111100110010000001
110010110001010101100010100011001000111001010000000000
100111110000100001000000001011011110111111110000000010

.logic_tile 5 4
000000000000000000000000001000000000000010000100000000
000000000000000000000000000111001100000010100000100000
101000100000000000000111100000000000000000000000000000
100000000000001111000100000000000000000000000000000000
010000000000000000000000000000001010000100000100000100
000000000000001111000000000000000000000000000000000000
000001100000000000000000001011101101000100000100000000
000001000000000000000011111011001011000000000000100100
000010010001000000010000000101100000000000000100000000
000000010000100001000000000000100000000001000000000000
000001010000010011100010000000000000000000100100000000
000000110000101001100100000000001111000000000000000100
000000010000000000000000000000000001000000100100000000
000000011000000000000010000000001000000000000000000000
010010110000100001000000001000011001000010000000000000
100000010001000000000000001001001100000000000000000000

.ramt_tile 6 4
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000110000000000000000000000000000
000000100001110000000000000000000000000000
000010110111100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000101111100000011011011110000000000100000000
000010100000001101100011111001010000000001000000000000
101001000000000000000110010000001100000100000100000000
100010101000010000000011110000000000000000000001000000
010000000000000011000111100000001111010100000000000010
110000000000000000100100001011001010010000100001000000
000000000000000111100000000000000001000000100100000000
000000000011000000000000000000001001000000000000100000
000010110000001001000000010001011100111001010000000000
000000010000001011100010111001011000111111110001000000
000000010111111000000011100000011100000100000110000000
000000011101011111000100000000000000000000000010000100
000001010000001000000000010000000000000000100110000000
000010110000000101000010100000001010000000000000000000
010101011100001000000000010001100001000011100000000000
100110110000001011000010101111101110000001000000000000

.logic_tile 8 4
000010101101001000000110000111100000000000000100000000
000000000000100101000000000000100000000001000000000000
101001000001010000000110100000011111010000000000000000
100000100001010000000010000000001011000000000010000000
110001000000000000010000001111101110000111000000000000
010000000000000000000000001011000000000010000000000000
000000001100010000000000011000000000000000000110000001
000010100000100000000010011001000000000010001000100000
000000010000000001000111111001000000001100110000000000
000000011101000000000011101001100000110011000000000000
110000010001010000000000010000011110000100000110000100
110000010000000000000010000000010000000000000000000000
000001010110001000000000000011000000000001000000000001
000000010000000111000000000001000000000000000011100111
010100011010001001100010000001000000000000000000000000
100100011110000001000110101011000000000001000010000010

.logic_tile 9 4
000011000011010111100011101001001010001011000010000000
000010001010000111000110100101111010000010000000000001
101000000001010001100000011111000001000010100000000001
110010100110000101000010101011001010000001100000000101
010000000000010001100010001000000000000000000100000011
110000000000100000100010010011000000000010001000000000
000000000000101111100000001000000000000000000100000000
000000000000011111000011101101000000000010000000000000
000000011101000000000110101001100000000011100000000000
000000011010010000000000001011001000000010000000000000
000000010010101000000110010111011000001111110000000000
000000110000010001000011111111111110001100000000000000
000000111010000111000111110001001101111111110000000100
000000010000000001000010001001011000011110110000000100
010000010000000000000000001000000000000000000100000000
100000010000000000000011111111000000000010000000000000

.logic_tile 10 4
000001000000100000000000010000011110000100000100000001
000010100001011001000011100000010000000000001000000010
101000000000000011100000010011100000000000000100100000
100000000000100000000010000000000000000001000000000000
010000100000000000000000010000000001000000100100000000
010000001010000000010010100000001001000000000000100000
000010001011010011000000010011000000000000000110000000
000011100001100000100011010000100000000001000010000001
000000010000000000000000000000000001000000100100000100
000000010000000000000011010000001110000000001000000000
000000010000011000000000001001011011000110100000100000
000010110000100001000000000001001011001111110000000000
000000110000000000000000000000001110000100000100000000
000010110000000000000010110000010000000000001000000001
010100011000000101000000000000000000000000000100000101
100000010110000000100010111101000000000010000000000000

.logic_tile 11 4
000000000000010000010110010001101001010110100010100111
000010000000100000000111100000011001000001000000000111
101010000000001111100010101001100001000010000010000000
100000001000000001010110100001101010000011000000000000
010000000001000111100110101001100000000010100000000000
010000000000100111000011100101101010000010010000000000
000100101000100011100000000000000000000000100111000000
000000000000010001000000000000001011000000000000000000
000010110000000000000000000011111001000000000000000000
000001011010000001000000001101101101100000000010000000
000101011000010000000110010000011110000100000110000000
000110010000000000000110100000010000000000001000000001
000010010000000000000000001101011010001000000010000000
000011110001010000000000000001000000001100000000000000
010000010000000000000110100000001100000100000101000000
100000010000000000000000000000000000000000000011000000

.logic_tile 12 4
000000001000100101010000010000001100000100000100000010
000000000000010000100010100000000000000000001000000100
101001000000000000000000001000001000000010100000000000
100000001010000000000000001111011011000110000000000000
110010000000000000000000000000001110000100000100000000
010001000010010000010010110000000000000000001000000100
000010100000010000000010100000011100000100000100000001
000000001010000000000100000000000000000000000001100001
000010010000000001100010110111000000000000000100000000
000011110000000000010011100000000000000001000010000000
000001011000000000000000000000000000000000000100000000
000010010000100101000000000011000000000010000010000000
000000010000000000000000000011000000000000000110000000
000000110000000001000000000000100000000001000011000010
010000010000000000000000011101100000000010000000000000
100000011110000000000011011111101000000011100010000000

.logic_tile 13 4
000000000100000000000110100001011011000000000000000000
000000000000001111000000000000111110000001000000000000
101000000000000000000000010000000001000000100100000000
100001000000000000000010000000001111000000000010000000
110011101011111011100000000001011011000000000000000100
110101100001100001100010000000111001001000000001000000
000000000000000000000000010001101100001100000010000000
000000000111010000000010100101100000001110000000100000
000001110000101011100111100011101010111001010000000000
000010110001010111100100000001011010111111110000100100
000000110000001111000111100000000000000000100100000000
000000110000001011100000000000001110000000000000000000
000010010110000000000010000011011101000010000000000000
000000010000000111000000000000111100000000010000000000
000100010000000011100000000000000000000000100100000000
000100011000000000100011000000001100000000000000000000

.logic_tile 14 4
000010100011000000000010100000001010000100000100000000
000001001100000000000011100000010000000000000000100000
101000100000000011100110111011101100001111000010000000
100000000000000001100011110111110000001011000000000000
010010100001011111000111011001101100101110000000000010
110001000000001011100011101101011111101000000000000000
010100000000010101100111001011011010001001000001000000
110000000000000000000110001011001010010111110000000000
000001010000001000000010010111101111100000000000000010
000000111000001011000110011011111000100000010000000000
000000010000000111000111011001101010000110000000100000
000000010001000000000010011101101001000010100000000000
000000010000000000000111000011111000001001000001000000
000000010000000000000010000011111001101011110000000000
010100011111000000000000011011100001000000010000000000
100100010000000001000011110011101111000000110000000100

.logic_tile 15 4
000010000000001101100010000111011001101001000000000000
000001001100001111100100000011111000010000000000100000
101000000000001111100111101101001100011101000100100100
100000000000011101000000000011111010011111100000000000
110011100001001111000111110000001000010000100110000000
110010001000001011100110001101011010010100000000000000
000000000110100111000110000001001010000000100100000000
000000000000000001000000000000011011101000010010000000
000000010000101000010000000101100000000000000101100000
000000010011010011000010000000001011000001000000000000
000000011000000101100000001101011010110100010100000000
000000010000000000100000000011111000100000010000100000
000001010011010000000010000001100001000001110100100000
000000010000000011000111111101001010000000010000000000
110100011000000000000110101111101010101000100100000000
100000010100000000000100000011111110101000010000000000

.logic_tile 16 4
000000001010000000000111100000001000111100001000100000
000000000001010000000000000000000000111100000000010000
101101000000000001100000010000000000000000000100000000
100100100000100000000011010101000000000010000000000000
110000000110001111100011101101100000000001010000000001
110000000100001111000100001101101010000001100000000000
000001000110000001000010000101011010001000000001000001
000010000000001111000111111001000000001110000000100000
000000010000000000000010001001101111010000100000000010
000010110001010000000110011011001100100010110000000000
000000011000001001000000001011011110000000100000000000
000000010000000101000010000011111101100000110000000000
000000010000101000000111100011011011100000010010000000
000000111000010101000000001011101001111110100000000000
000000010001010000000110000101000000000000000100000000
000000010000100000000100000000100000000001000000000000

.logic_tile 17 4
000000000000000101100000000001000000000000000000000000
000000000100000000100011110000000000000001000000000000
101001000001010000000111000101011010111001010010000000
100010000010100000000100001101011010111111110000000000
110010000001001111000011100000000000000000000000000000
010101001100001101100110100111000000000010000000000000
000000000001010000000010110011111011111001110000000000
000000000000000000000111101101111110111110110010100000
000000010000000000000000010011111100111000000000000000
000000010000000000000010001101101001110101010000000000
000000110000000001000010001000000000000000000110000000
000001011000000000100011111101000000000010000000000000
000001011000000011100000000000000000000000000000000000
000100110000000000100000000000000000000000000000000000
000011110000001000000000000000000001000000100001000000
000010010011010011000000000000001001000000000000000000

.logic_tile 18 4
000000001100001000000110101001111010001001000100000001
000000000000000011000110000111110000000101000000000010
101001000000100000010110011011101011010100100110000000
100010000000000000000011001101011111111110110001000000
010000001000000111100110000101101010010000100100000000
010000000000000000100011010000111010101000000001000000
000001000000100001000110101001000000000001110110000000
000000100000000000000110011101001001000000010000000000
000000110000000000000010000101100001000000100110000000
000010010000000000000000000000101011000000000000000000
000010011111101001100000001111111010001000000100000001
000001010000000011000000001101100000001101000000000000
000001010000000000000111100101111101010100000101000000
000000110000000000000100000000101001100000010000100000
110000011000100001000011000111000001000001010100000000
100000010001010000000110001011101011000001100001000000

.ramt_tile 19 4
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000010000000000000000000000000000000000000
000011000000000000000000000000000000000000
000010101010000000010000000000000000000000
000001001011000000000000000000000000000000
000000110000000000000000000000000000000000
000010110000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000

.logic_tile 20 4
000000000000000000000010110000000000000000000100000000
000000000000000000000111101111000000000010000010000000
101000000000001000000000010101111100111101110010000000
100000000000001011000011100111001011111100110001000000
010000000000000000000010101001001010010000100000000000
010000000000001001000011110001101101010000010000000000
000000000000000001000111110011111011111001110001000001
000000100001000111000011110111011010111101110000000000
001000110000001000000000000000011100000100000100000000
000000010000001101000010000000010000000000000010000000
000000010000001001100111101011101100000010100000000000
000000011100101111000110001101111010000001100000000000
000000011010000000000111000000000001000000100100000000
000000110000000001000010000000001001000000000000000010
010000110000000000000000000101001101000001000000000100
100001010000000000000000001111101100101011010000000000

.logic_tile 21 4
000000000000000101000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101001001010000000000000000101111100001001100000100000
100010100000010000000000001101111111001001010000000000
110000000001010000000000010000000000000000100100000000
110000000000100101010010100000001100000000000000000000
000010000110000001100110010111000000000000000100000000
000011000000000000000011100000000000000001000000100000
000000010000001111100000010101100000000000000100000000
000000011100000111100010000000100000000001000010000000
000000010000000000000000000111100000000000000100000000
000000010001000000000010000000000000000001000000000000
000000010000001111000111000101001110010110000000000000
000000010000000011100010001001001101000001000010000000
000000010000000001000000000001011010111101010000000000
000000010000000000000000000011101000010000100000000000

.logic_tile 22 4
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000100001000000
000000000000000000000000000000001101000000000000000000
000000010000000000010111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100111100000000000000000100010000000
000000010000000000000100000000001110000000000000000000
000000010000000000000000000101100000000000000100100000
000000010000000000000000000000100000000001000000000000

.logic_tile 23 4
000010001110000000000010100000000000000000001000000000
000001000000001101000000000000001000000000000000001000
101000001110000000000110010001100001000000001000000000
100000000000000001000010000000001011000000000000000000
010100000000000000000010100001101001001100111000000000
110000000000010000000110100000101000110011000000000000
110000000110101011100010000001101001001100111000000000
110000000001011001100010100000101010110011000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000010000100000000000001001111011000010000000000000
000000010001000000000000001001101011000000000001000000
000000010000000000000110011000001000010000100100000000
000000010000000000010010001101011111010100000000000000
110000010000000000000000000101100000000000010100000000
100000010000000000000000001111101011000010110000000000

.logic_tile 24 4
000000000000001000000000000000001100000100000000000010
000000000000001111000000000000010000000000000000000000
000000000000100000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000010100000000000010000001111001100001000000000000000
000001000010000000000000000111100000000000000000000100
000001000000000000000000000000000000000000000000000000
000010100000010000000010100000000000000000000000000000
000010110000010001000010000011001111010000000000000000
000001010100100000000000000000011110000000000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000000000000000000000
000001011110000000000010000000100000000001000000000010
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000001100110000110000001000
000000000100000000000000000000010000110000110000000100
000000000010000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000000100
000000000000000000000000000000001100110000110010001000
000000000110000000000000000000010000110000110000000000
000001000000100000000000000000001110110000110010001000
000000000000000000000000000000010000110000110000000000
000000010000000000000010100000011110110000110000001000
000000010000000000000100000000000000110000110000000100
000000010000001000000000000000011100110000110000001100
000000010000001001000000000000000000110000110000000000
000000010000000000000010100000000000110000110000001100
000000011010000000000100000000000000110000110000000000
000000010000001000000000000000000000110000110000001000
000000010000001001000000000000000000110000110000100000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000000000000000000111100101100000000000000100000000
110000000000000000000100000000000000000001000000000100
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
101000100000000111000000000000000000000000000000000001
100001000000000000100000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000010000001000000000000000000000000010
000000000000100111000000000011000000000010000000000000
000000010000000011000000010011000000000000000000000001
000000010000000000000010100000000000000001000000000000
000000010000000101100000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000001100000000000000000000001
000000010000000000000000000000000000000001000000000000
010100010000000000000000000000000000000000000000000000
100100010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000101110111100000001010000100000100000000
000000000000000000100011110000010000000000000000000000
101010000000000001100000000011100001000001000000000000
100001001010000000000000001011101000000000000000000000
110001000100000101000010110111111010101001110000000000
110000100000000000100010011001101010010111110000000000
000000000000000111000000000011000001000010000000000000
000000000000001111100000000011001010000000000010000000
000100010000101001100110101111001000001000000010000000
000100010101000101000010010101110000001110000001000010
000000010000000000000010111011000000000000000101000011
000000010000000001000111000111100000000001000011100000
000000010000000000000011100001011100000110000000000000
000000110000010000000111101101010000001010000000000100
010001010000001000010000000011100000000000000100000000
100010110000000111000010100000000000000001000000000000

.logic_tile 4 5
000000000101000000000011111001100000000000000001000000
000000000000001111000010001111001001000000100000000000
101000001010001101100000000001100000000010000000000000
100000000000001001000000000000001001000000000000000000
010100100000000001000010010000000001000000100100000000
110001000000000000000011100000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000010010000000000110000000001110010110000000000000
000010010000000111000000000101011100010110100000000001
000001010000000001000110001000000000000000000100000000
000010110000000000000000000011000000000010000000000000
000000010010000000000000001101011100100001010000000000
000000010000000000000010000001111000000001010000000000
010000010000000000000111000000001000000010000000000000
100000010000000000000000001001011101000000000000000000

.logic_tile 5 5
000011000000000111110110110001000000000000000101000000
000000000000000000000111110000100000000001000000000000
101000000000010000000000011011111000001110000000000000
100000000110000000000011101101111110000110000000000000
010000100000000101100010000011100000000000000100000000
010001000111010000000000000000000000000001000000000100
000001000000000111100010101000011010000000000000000000
000010000000000000100010101011001100010000000000000001
000000010000100111000011100111011011010000000000000000
000000010001010000100000000000011001000000000000000010
000000010000000001000010101001100000000010000000000000
000000010110000000000110001101101110000011000011000000
000000010000001000000000001111111100010110100000000000
000000010000000111000000001101111010001000000000000001
000011110000000000000000000000001010010000100000100110
000011010000000000000011111011011000010100000000000000

.ramb_tile 6 5
000000000000010000000000000000000000000000
000000100000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000010000000000000000000000
000000000001110000000000000000000000000000
000001011000000000000000000000000000000000
000010110010100000000000000000000000000000
000000010001000000000000000000000000000000
000000010001100000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000100111100000000000000000000000000000000

.logic_tile 7 5
000010000110110111000000010101011110010000100010000000
000000000001010000100011110000111001100000000000000000
101000001100000000000011111111101100010000100000000000
100010100001010000000010001111111111000000010000000000
000000000001100001100010000011100000000000000000000000
000010000001010000000010000000000000000001000000000010
000010000000000000000011000000001110000010000000100000
000000000001000000000000000001000000000110000010000000
000100010000000000000000000101011101101000010000000000
000000011010000000000010000101111011010110100001100101
000000010000000011100111100001100000000000000101000010
000000011100000000000110000000100000000001001100000000
000100010100000111000010010000000000000000000100000000
000000110001010000100011101101000000000010001100000000
010000010000010000000011100011101111010110000010000000
000000010000100000000111100000111001000001000000000000

.logic_tile 8 5
000000000001000000000010100000011010000100000100000100
000000000001010000000000000000010000000000001010000000
101001100001000000000000000000000001000000100100000000
100011000000100000000000000000001011000000000000000100
110000000000001000000000000011000000000000000100000000
110000000000000011000000000000100000000001000000000100
000100000000000000000000000011000000000000000100000000
000110001100000000000010110000100000000001000001000000
000010110100000000000010110111100000000000000100000000
000000011110000000000010100000000000000001001010000110
000010010000100000000000000000000000000000100100000100
000001010000000000000000000000001010000000000000000000
000000010010100000000011100000000001000000100100000000
000000010001010000000100000000001111000000000001000000
010101010001010000000010100000000000000000100100000001
100010110000101101000000000000001001000000000000000100

.logic_tile 9 5
000001000000000000000011100000001001000100000001000010
000000100110000000000100001011011001000000000001000000
101010001110011000000000000011111001000010100000000000
100000001100110111000010100000101010001001000000000000
110010101010110001100110000111101110000010000000000000
110000000000110000000000001101110000001011000000000000
000000000000000111000000000011111010000111000000000000
000000000000001001000010110111000000000010000000000000
000010110000100000000011100000001100000100000100000010
000000010001010000000110000000010000000000000000000000
000000010100000000000000011000001011000010100000000100
000000010000000111000010011111001011000110000000000000
000001011101000000000111010111111111000110100000000000
000000010000000001000010100000011110001000000000000000
110000010001011111100010010000011110000100000100000000
100000010000100101000011110000010000000000000000000100

.logic_tile 10 5
000000001101100000000011000000000001000000100100000000
000010100001011001000100000000001111000000000000000100
101000000000001111100011110000011010000100000110000000
100000001010011011000111010000000000000000000000000000
110010100000000000000000000111111001010110000000000000
110000000000000000000011100000101110000001000000000000
000010100001010111000110000101101111000110100010000000
000001100100000000000000000000101001000000010000000000
000000011010000000000000001001111110000111000000000000
000000010000000000000000001011000000000001000000000000
000010010000010101100000010001111000101000100000000000
000001010001100000000010101101011001111100010001000000
000000011100000101000111000111000000000000000100000100
000000010000000001100000000000000000000001000000000000
000101010101001101000111101001000001000010100000000000
000100110000001011000110010011001000000001100000000000

.logic_tile 11 5
000100000010000000000000000000000000000000001000000000
000000000110000000000000000000001101000000000000001000
000100100001010000000000000101100000000000001000000000
000101100010000000000000000000100000000000000000000000
000000000001111000000000010000001001001100111000000000
000000000000011001000010010000001100110011000001000000
000000001000000000000111100111101000001100111000100000
000000000000000000000000000000000000110011000000000000
000001010001001000000000010011101000001100111000000000
000010110000001001010011100000000000110011000001000000
000000010000001111100000000000001000001100111000000000
000000011010001001000000000000001011110011000000000000
000000010000100000000000000000001000001100111000000000
000000110000010000000000000000001100110011000000000000
000000010000010111100000000000001000001100111000000000
000000010000000000100000000000001010110011000000000000

.logic_tile 12 5
000100000110010000000000010011001111000010100000000000
000000000000100000000011000000101101001001000000000110
101000000001011000000000000111100001000011100000000000
100000000000100111000000000101001101000001000000000000
010010001100001000000011100000011110000110000000000000
010010000000001011000000001101001110000010100000000000
000000000101001000000111000011100000000000000100100000
000000000010001011010100000000000000000001000000000000
000100010000010000000111001000000000000000000101000000
000100010000000000000000001101000000000010000000000000
000101010000000000000110100000000001000000100100100000
000110110000000111000110000000001010000000000000000000
000001010110001001010000001000001111010010100000000000
000010110000000011000010110001011110000010000000000000
010001010000011111100000000101011101000110000000000000
100000110000100011010010000000101111000001010000000000

.logic_tile 13 5
000000000000100000000111000001000001000011010000000010
000000000001000000000011101101101101000011110010000000
101000101110101111000111010001111011010010100000000000
100001001100001011010111100000001001000001000000000000
110000000001011001110011100101100000000010100000000000
110000000001111111000000000101101101000010010000000000
000010100000001001000110010000000000000000100100000000
000010000000000111100010100000001010000000000000000000
000001011001001011100110010111100000000000000100000000
000010110001000111000111110000100000000001000000000000
000010110001010000000000010001011010000000000010000100
000011010110100111010010001111110000000001000000000011
000000011100000000010011111001111011000110100000000000
000000010000000000000010100011001001001111110000000000
010000110000000000000000010000001100010000000000000000
100000010000000000000011110011001101000000000000000000

.logic_tile 14 5
000000000000000111000000000000001010000100000101000010
000001000000010000000011110000010000000000001000100000
101000100001000111100111110101001110000100000000000000
100001000000100000100110000001011111000000000000000001
010000000110001101000111111001100000000010000000000000
010000000000001011000110101001100000000000000000000000
000001000001010011100000000000011100000010000000000000
000010101110101111100000000011010000000000000000000000
000010010000000011100000001101111001000000000000000000
000000010001010000000000000111011010000000100000000000
000000010000000000000000010000000001000000100011000101
000010010000010000000011110101001000000000000010000001
000000010000000000000110010111111011110111010000000000
000000010000000000000010001101101010110101010000000000
010001010000000111100000000000000000000000100100000001
100000111001010000110011100000001011000000000000000000

.logic_tile 15 5
000011000001000111000111000101001001111101010011000000
000011001000000000100111101101011110111110110000000000
101000000000001011100010101111011111001001000000000010
100000001110100111100011110001011010101011110000000000
010001000000001101100010011101011100111001110000000000
010000000000001011100111110111111011111101110010000010
000000001000001111100000010000000000000000000100000000
000000000010101111000011000001000000000010000000000000
000000011010000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000010000000
000000010000000000000110100101011011110110110000000000
000001011010010000000100000111001110111010110001000000
001000010000100001000000001000000000000000000100000000
000000010000000011000000000001000000000010000000100000
000100010000000111000011101101011111111001110000000000
000000010000000001100100001001101011111101110011000000

.logic_tile 16 5
000000001100000101100011100000000001000000100000000000
000010100001001101100100000000001100000000000000000000
101000000000000000000111000101111111101100010000000000
100000000000100111000100001001111111011100010000000000
110000100000000000000110100101100000000000000100000000
110011001110000000000000000000000000000001000000000010
000010100000100000000010100001000000000000000100000000
000000000000000001000010000000000000000001000000000010
000010110000101000000000000101100000000000000100000000
000011010000001101000000000000100000000001000000000010
000010110000000000000010001111001011111001110001000000
000000010001011111000100001111011101101000000000000000
000001010110100001100010000001011111100010010000000010
000000110000000000000000000011001000100001010000000000
010000010000001000000010000000000001000000100110000000
100001010000000101000010000000001001000000000000000000

.logic_tile 17 5
000000101010010111000000010000001110000100000000000010
000000000110000000100011110000010000000000000000000000
101000001010000101000000000000000000000000000000000000
100000000000000000100011100000000000000000000000000000
010000000000101000000111101000000000000000000000000000
010001001011011111000000000111000000000010000010000000
000000000000000000000000001000000000000000000001000000
000000000000000000000000000001000000000010000000000000
000000010000000000000000001111011110000000100000000000
000000010000000000000000001001001011101000010000000000
000000010000000001000000000000000001000000100110000000
000000010010000000000000000000001100000000000000000000
000000010000001000000000010101000000000000000100000000
000000010000000111000011100000000000000001000000000100
000000010000000101000000000000000000000000100000000000
000000011110000001100000000000001000000000000000000000

.logic_tile 18 5
000010101010100000000000001000000000000000000000000000
000001000000000001000011100111000000000010000010000000
101000000010000000000000000000000000000000000000000000
100010101100000000000000000000000000000000000000000000
110000000000001000000000010101101010010000110000000000
110000001110000111000011100111011001000000010000000000
001000100000000111100000000001000000000000000000000000
000000000000000111100000000000000000000001000000000001
000000010001000000000000000000000000000000000000000000
000000010111000000000000000000000000000000000000000000
000010111000000111010000000000000001000000100100000000
000000010000000000100011000000001100000000000000000001
000000010001000111100011101000000000000000000000100000
000000010000100000000000001011000000000010000000000000
001001010000000101000000001101101000000010000000000000
000100010000000000100000000101011010000011100000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000010100000000000000000000000000000000
000100010000000000010000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010110010000000000000000000000000000
000000011010110000000000000000000000000000
000010111100000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 20 5
000010100001000111100000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
101000000000000000000000000111000000000000000100000000
100000000000100000000000000000100000000001000001000000
010000001010000111000111100111000000000000000000000000
110000000000000000100011010101100000000001000000000100
000000000000100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000110000001011000000000000000000000000000000000000
000000110110000000000000000000000000000000100100000000
000001010000000000000000000000001011000000000001000000
000000010000000000000011100000000000000000000100000000
000000010001000000000011100011000000000010000000100000
000000010000000000000000000101000000000001000000000100
000000011000000000000000001111000000000000000000000000

.logic_tile 21 5
000000000110000111100010000000001110000100000100000000
000000000000000000000000000000010000000000000010000000
101000000000000000000000000011001111110110000001000000
100000001010000000000000000001101110110101000000000000
010000000100000000000011100001000000000000000100000000
110000001110000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010010000000000010000000000000000000000000000000000
000001011000000000000011110000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000111100000000111000000000000000000000000
000000010000000011000011100000000000000001000000100000
000100010000100000000000001000000000000000000000000010
000100011000000001000000001011000000000010000000000000

.logic_tile 22 5
000000100000000000000000000000000000000000000000000000
000001000000001001000011100000000000000000000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000010
010000001110000000000011100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000100000000000000000001111000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010010000000000000000011100000000000000001000000
000000010000001001000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
010000010000000000000000000000001000000100000100000000
100000010000000000000000000000010000000000000000000010

.logic_tile 23 5
000000000000000000000000011101111100001000000100100000
000000000000000000000010000111100000001101000000000000
101000001100000000000110000001101001001100110000000000
100000000000000000000010000000111010110011000000000000
110000000000000001100000000001101110001001000100000000
110000000000000111000000000101110000001010000001000000
000000000100000000010000010011000001000000110000000000
000000000010000101000010001111001111000011110000000000
000000010000000000000000000111011111111100000000000000
000000010000000111000000000011011110111110010000000010
110100010000000001110000000000011000001100110000000000
110000010000000000000000000000011110110011000000000000
000000010110001000000110001111000000001100110000000000
000000011100000001000010011001000000110011000000000000
110001010000000001000000000001000000001100110000000000
100010111100000000100010010000101010110011000000000000

.logic_tile 24 5
000000000000000000000000000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000011010000001110000000000000000000
000010010000000111000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000100010000000000000000000000000001000000100000000001
000000010000000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000001000000
000001010000000000000000000000000000000000000000000000
000000110000001111000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000001000000000010000000001000000100100000000
000000000000001101000011100000001011000000000000000000
101000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000110000000000101100111000001000000000000000000000000
000101001100000000100100000000000000000001000000000001
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000100
000000000110000101100000000111100000000000000000000100
000000000000000000000000000000000000000001000000000000
000001000110000000000000000000011100000100000100000000
000010100010010000000000000000000000000000000000000000
010100000000000101000000000000000000000000000000000000
100100001110000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000011000001000010000000000000
000000000100000000000000000000101010000000000010000000
101000000000000101100111100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000001101000110010000001100000100000100000000
000000001110001011000010100000000000000000000000000100
000000000010000000000011110000000000000000000000000000
000010000000011111000011010000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000001100000100000000000001101100001000010000000000100
000010000000000000000000001101101110000011100000000000
010000000000000001100000000000000001000000100100000100
100000000000000000000000000000001010000000000010000111

.logic_tile 3 6
000101000100001000000000000000000000000000000000000010
000110100000001001000000000111001000000000100000000000
101010000001010000000000001101001010000001000000000000
100000000000100000000000000111011010000000000000000000
110000000000001101000011110000000000000010000000000000
010010000010000001000111110001001010000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000111000000000000000010000000
000000000000000011100000010101011110010110100000000000
000000000000000000000011000101001011010010100000000001
000010100000000000000000000000000000000000000000000000
000000001100000000000000001101000000000010000000000000
000000000000000101100000010111001101001111000010000100
000000000000001001000010000111101110001111100011000100
010100000001010111000000000000011110010010100010000101
100100000000100001000000000000001010000000000010100100

.logic_tile 4 6
000000000000100111000000001001101010000000000000000000
000000000111010000100000000111011011100001010000000000
101001000000000101000111001011000000000000000010000000
100010000110001101000100001101000000000001000000000100
110000001000000000000011100000011010000100000100000000
110000000000000000000010110000000000000000000000000010
000000000000001000000110000000011100000100000100000000
000000000000000111000010100000000000000000000000100000
000000100000000000000000000001101010000110000000000000
000000000000001111000000000000011011000001000000000000
001000000001011000000000000111101011000000000011000010
000000000000000101000000001101011000000000100011000110
000010000000000000000011100001011111000000000010000000
000001001100000000000100000000011011100000000000000000
010010100000010001100000011001101101100000110000000010
100001000000100000100011001101001001110000110000000011

.logic_tile 5 6
000000000000000000000000010001101110010100000100000000
000000001110000000000011100000001011100000010010000000
101000000000100111100111101000001110000000000100000000
100000000000011111100000000001010000000100000001000000
010010100000000101000111010000011010000100000100000000
010011100000000000000011110000010000000000000000000000
000000000000000101100011110000001111010000000100000000
000001000001000000000010110000001000000000000000000010
000110001010100000000000010000000000000000000100000000
000101000011010000000010111011000000000010000000000000
000010000000000000000000000101111000000110000000000000
000001001110000000000000001111100000001000000000000000
000001000010000001000010011000001011000110100010000000
000010000110001001100010001111011010000000100000000000
010000000000000000000110001000001011010100000100000000
100000000000000000000000000001001001010000100000000000

.ramt_tile 6 6
000011101000100000000000000000000000000000
000011000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010100000000000000000000000000000
000000100000010000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001101010000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010010000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 6
000000000000000111000000000000011010000100000100100000
000010100000000000000000000000000000000000000000000000
101000000000100111000110001000000000000000000100000000
100001000000010000000111111101000000000010000000000000
010000000000000000000110100000011010000100000100000000
000000000000000000000100000000000000000000000001000100
000000000000101000000000000000000001000000100101000000
000000000000001111000011100000001001000000000000000000
000100000000000000000010100001011100000111000000000000
000110100000011111000010001101000000000001000000100000
000100000001010001100111101011000000000011100000000000
000000000010100000000100001011001101000010000000000000
000010000000011000000110001000011100000110100000000000
000011000110101111000000001001011111000100000000100000
010000000001100111000000000011011111101101010110000000
100010100111010000000000000111101000111101110001000000

.logic_tile 8 6
000001001100001000000000010000000000000000100100000100
000000100000001111000011000000001101000000000000000010
101000000000001111100111100111111101000010100000000000
100000000000001011000110010000011001001001000000000000
010000000100110000000110101000011110000110000000000000
000000000001010000000111110001001011000100000001000000
000000000001010111000010000011100001000010110100000100
000010100001101111000000001101001001000000100000000000
000000000010100001100000010111011011010111100000000000
000011100000000000000011010001001001000111010000000100
000110001110101000000000000000001000000100000100100000
000101000100001011000011100000010000000000000000000000
000000001111010000000000000011011001000110100000000000
000000000000000111000000000000001010000000010000000000
010100100001000001000000000000011010000100000100000000
100110100000100001000000000000010000000000000010000000

.logic_tile 9 6
000001001100001000000011010001111100000110000100000000
000000000000000011000011100000001111001000000000000000
101000000000000111100110110011011010000111000000000000
100000000001000000000011110111000000000010000000000000
010000000000100000000111110101100000000000000101000000
010010100001000000000110110000000000000001000010000000
000000000100101101100000011000011111010010100000000000
000000000001011111000011001111011110000010000000000000
000000000010111000000000001101101010110001110100000100
000000000001110001000000001001111000110000010000000000
000000000001000111100000000000011100000110000000000000
000000000110000000000010110111011001000010100000000000
000000101000101101100011010001101110010010100000000000
000000100000001111000111110000111011000001000000000000
010000000000100001100110100111101111010010100000000000
100000001110010001000011000000001110000001000000000000

.logic_tile 10 6
000001000000001000000010110011101000000110100001000000
000000100001001111000111100000111000000000010000000000
101000000000000000010000000001000001000011100000000000
100000001110000000000000000011001111000001000000000000
010000100000010000000111100000000000000000100100000000
110001100110100000000100000000001111000000000010000000
000000000001010001100000000001011010000010100000000000
000000000000100000000010000000001110001001000010000000
000010000000010101100110100111111100000111000000000000
000001000100100000000000000001000000000010000010000000
000000100000000001000010000001011100001100110000000000
000000000000000000000110000000110000110011000000000000
000001000000000000000110100000011010000100000100000001
000000001110000001000100000000010000000000000000000000
000001001100001000000010010001011110000110000000000000
000000000000100101000110110000011101000001010000000000

.logic_tile 11 6
000001000001101000000000000101101000001100111000000010
000000000001011111000000000000000000110011000000010000
000000000110000000000000000101001000001100111000000000
000000000011000000000000000000100000110011000000000000
000000000110001000000011100000001000001100111000000000
000000100001110111000000000000001000110011000000000000
000000000110001111000000000000001001001100111000000000
000000000001011111000000000000001111110011000000000000
000100000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000000000010000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000001111000000000000001111110011000000000001
000000101110010000000000000000001000001100111000000001
000000000001110000000010000000001110110011000000000000

.logic_tile 12 6
000010100000000000000010000000000001000000100100000101
000000000000000000000110000000001011000000000000000000
101000000000011000000000000101111101010010100100000000
100000001100111011000010110000011011000001000001000001
010000001011000000000000000000000001000000100100100001
010001000000000000000000000000001000000000000000000000
000100100000000001000011111000011001010010100101000010
000100000000000000000011010111011011000010000000000000
000010001100001001100000000000000000000000000100000001
000001000000000101000000000011000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000110000000000011111001000000000010000000100000
000000001010000101000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
010010100001001000000000000111000000000000000100100000
100011100001111011000000000000000000000001000000000100

.logic_tile 13 6
000001000000100111100000000000000001000000100100000000
000010001100010000000000000000001000000000001001000001
101100000000001000000000010000000000000000000100000001
100000001011010001000011111101000000000010000001000000
110100000000000001000000000001000000000000000100000010
010100000000010000000010110000000000000001000000100000
000000000000001000000000000001100000000000000100000001
000000000000001101000011110000000000000001000000000000
000000000001000011100000011000011101000110100000000000
000001001100000000100011000111011101000000100000000000
000000000001010000000110101000000000000000000100000000
000010100000000000000110001111000000000010000001100000
000010100000000111000000001011001110000110100001000000
000001000000000000000010011001011110001111110000000000
010000000000000111110000001101000001000011110001000000
100000000010000000100011110101001011000001110000100000

.logic_tile 14 6
000010000100101101000111011101101010111001010000000000
000011100001000001000110111011001101011001000000000000
101000000001010011000011101001101011101100000100000001
100000000000000101000111101001111000101101000000000000
110000000000000111000111110111011010110001010000000000
110000100000001111110011000101111000110001100000000010
000100000000111101000000010000011000010110100000000000
000100000000100111100011110001001011010100100000000000
000000000001010000000011000011011001110001110110000000
000000001010100000000010001101101010110000010000000000
000100000000000111000000001001001011100000110100000001
000100000000000000100011110001111100111000110000000000
000000001110000000000111010111001001010100000100100000
000001001010001001000011000000011110100000010000000000
010100000000000101100000001001101011010111010100000001
100000000001000000100000000001111001111110100000000000

.logic_tile 15 6
000010000100100011100110100001000000000000000110000001
000001000001010000100000000000000000000001000011000101
101000000000001001000000001111100000000000010000100000
100000000000001101100000000101001111000000000001000010
010000000000001000000000000000011000000100000000100000
000000000000001001000000001011000000000110000000000000
000000000001010101000000000000000000000000000110000000
000000000000101101100000000101000000000010000001000100
000100000010000000000000000000001000000100000100100000
000000001000000000000010000000010000000000000000000000
000000100000000000000000000000011000000100000101000000
000001100000000000000000001001000000000110000000000000
000000000000000000000000011000001111000000000000000010
000000000010000000000011110101011110000010000000100000
010000100000000001000000001011000000000011000001000000
100000101111010000000000000001100000000001000000000000

.logic_tile 16 6
000100000000000000000110010000000001000000100000000000
000010000000000000000010100000001011000000000000000000
101010001000000011100000000000000000000000100100000000
100000001110000000000000000000001001000000000000000010
010000000000001000000000000101000000000000000110000000
010000001100001101000000000000000000000001000000000000
000000000000100111000111101000000000000000000100100000
000000000000010000000100000001000000000010000000000000
000000001000000000000000001111000001000000000000000000
000000000000000000000000000101101110000000010010000110
000000000000000000000000000101111110000000000000100000
000000100000000000000000000000001111001000000001000000
000000101000010001100000000000000000000000000100000000
000000000010000000000010000111000000000010000000000100
110000000000000101000000000111111010000000000010000100
100000000000010000100000000000001111100000000010000000

.logic_tile 17 6
000000100001010000000011100000000001000000100100000001
000000000000100000000000000000001111000000000011100101
101010000110000000000000000000000000000000000100000011
100001000000000000000000001001000000000010000010000011
010001000001110000000000000000011110000100000110000011
000010100000010000000000000000010000000000000010000001
000001000001000011100000000000000000000000000110000000
000000001010100111110000001001000000000010000000000000
000010101000000000000000001011100001000000000001000101
000001000101000000000000001011001010000000010000100100
000000000000000011010111001000000000000000000100100011
000010000000000000000010000101000000000010000000000010
000000000000000000000000001000011101000000000000000001
000000001000100000000000000101001101000000100001000001
010000000000000000000111110000000001000000100100000101
100010100011000000000111000000001101000000000010000011

.logic_tile 18 6
000000000100000000000000000000000000000000100001000000
000001000111110000000000000000001100000000000000000000
101000000000000000000000000111000000000000000001000000
100000000000000000000000000000000000000001000000000000
010000000000100000000110100011000000000000000110000000
110000000001000000000110100000000000000001000000000000
000000000010000000000010100111111101000000000001000001
000000000110000000000000000000011101000001000000000010
000001100000001001000000000000000000000000000000000000
000011001000100011000000000000000000000000000000000000
000000001010000000000011100011111011100010110000000000
000000000010001111000110001101011111100000010000000001
000000100000000001000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000001
000000100001011001000000010000000000000000000000000000
000000000010000111000010110000000000000000000000000000

.ramt_tile 19 6
000000000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001110110000000000000000000000000000
000001001010010000000000000000000000000000

.logic_tile 20 6
000000000001011000000111110000000000000000000101000000
000000100000101111000010010001000000000010000000000000
101000001010000000000000001101111111000001000000000000
100000000001010000000000001111101101101011010010000000
110000000100000111000000000000000000000000000000000000
010000100000000001000011100000000000000000000000000000
000000101100100000000111000011100000000000000000000000
000000000001001111000000000000000000000001000000000100
000000000000000000000000010111001010000100000000100000
000000000000000001000011100101110000000000000010100001
000010100001000000000110001111001110100010110000000100
000011001010000011000000000101101001010000100000000000
000000000000000011100011100111001010010000000000000000
000000000110000000100010000000111010000000000010100000
110000000000001111000000001001001100000010100000000000
100001000000101111100010010111101010000001100000000000

.logic_tile 21 6
000010101010000000000110001001001110111001010010000000
000000000000001101000000000111101000110110110001000000
101000100100000111000010100000000000000000000000000000
100001000010101111100100000000000000000000000000000000
110001101000101000000011111111011000000010000000000000
110010000000010111000110000001101011001011000000000000
000100000001000000000000011011101100000001010000000000
000000000000000000000011100111011011000011100000000000
000001000000000000000000010001111011010110000000000000
000011000000000001000011101101111100101000000000000000
000000000000001000000110111111111100001000000000000000
000000000000000011000010001011110000001110000000000010
000000000000000000000010010000001010000100000100000000
000010000000001111000011000000000000000000000000000000
010000101110101101000011100011000000000000000100000000
100000000101000001000000000000000000000001000000000100

.logic_tile 22 6
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000011110000100000000000010
100000100000000000000000000000010000000000000000000000
110010100000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000001001110000000100000000000000000000000000000000000
000000001110100000000000000000000000000000100000000010
000000000001000000000000000000001100000000000000000000
000010100000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001000100000000010000111000000000000000100000000
100000000101000000000100000000000000000001000000000000

.logic_tile 23 6
000000000000000000000000001000000000000000000000000000
000000000000000000000011100111000000000010000001000000
101000000000000000000000000011001111101100010000000000
100000000000000000000000001111001010011100010000000000
010000000000001001100000010000001010000100000100000000
010010000000001001000011010000010000000000000000000000
000000000000001000000000001111011101001001100000000000
000000100000010111000000000011001010101001110000000100
000001001100001000000000010000000000000000000000000000
000000101110000101000011010000000000000000000000000000
000000000000001001100111000000000001000000100100000000
000000000000000101000000000000001101000000000000000000
000000001100000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001001101110000011000000001011001010101000100000000000
000010000000000000000000000101101010111100010001000000

.logic_tile 24 6
000000000000000000000000010000011000000100000100000000
000000000110000000000011110000010000000000000000000000
101000000001010001000111100000000000000000000000000000
100000000000100000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000001110000000000000000000001000000000000000000100
110010100000000000000000000000011100000100000100000000
110000000001000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
101000000110000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100001110000000000110100000000000000000000000000000
010000001010000101000111110000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000000000110100000000100000000000000000000000000000000
000100000000000111100000000011100000000000000110000001
000100000000000000000000000000100000000001000010000010
000000100000000000000011000000011010010110000000000000
000000001110000000000100000101011011000010000010000000
000001000000000000000000000011000000000000000001000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000001010000100000000000000
100000001010000000000000000000010000000000000000000001

.logic_tile 2 7
000000000000000000000000000000000000000000000100000000
000000000000000000000010010111000000000010000000000000
101000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
010010100000000000000000000111100000000000000100000000
010000000000000000000010100000000000000001000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000100000000001100110010101001101000110100000000000
000000000000100000000010000000111011000000010000000000
000000000001010000000000010111011010000110100000000000
000000000000000000000010100000011110001000000000000000
000000000001001101100000001111100000000011100000000000
000000000110000001000000001101001101000010000000000100
010000000000011000000000000101111100000010000000000000
100000001100100101000000000011110000001011000000100000

.logic_tile 3 7
000010000000100101100011000001000000000000000100000000
000001100001010000100000000000100000000001000000100000
101000000000010000000000000101100000000000000100000000
110000000110000101000010010000100000000001000000000000
110000000000000000000110101111100000000011100010000011
110000000000000000000100000001001100000011000011100000
001010100000000000000011000111100000000000000110100000
000001000000000000000100000000000000000001000000000011
000000001110001000000000000000000001000000100100000000
000000000000001011000000000000001101000000000000000000
000010100000000000000000000001100000000000000110000000
000000000010000000000011110000100000000001000000000000
000000000000100000000111100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010001000000001101100000000000000000000000000100000000
100010000000000011000000000001000000000010000000100000

.logic_tile 4 7
000000000000001001000110110001000000000000000100000000
000010101100001111000011110000000000000001000000000000
101100000001010000000111100001000001000000000100000000
100100000111100101000000000000001100000000010000000100
110000000110100101000111000000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000001000000000000000010110001000001000010100100000000
000000000110000000000011010000001001000000010000000100
000000100000000000000000001001001110001111000000000000
000000000001000000000010110001101011000111000000000000
000000000111001001100000000000011010010000000000000000
000000001010010001100000000000011111000000000000100000
000000000000001000000000001000000000000000100000000001
000000000000000001000010000011001010000000000010000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000

.logic_tile 5 7
000000000010101000000110010101111110100000000000100000
000010100001001111000011010001101001000000000001000000
101010100010000101000010110001100000000000000010000101
100001000000001101000110100111100000000001000001000011
110000001010000000000011100111001100000100000000000010
110000000000100001000000000000101011101000010001000001
000001000001111111100000011111100001000010000000000000
000000000001011111000011101001001000000010100000000000
000111000010000011100000000001011101000001010000000000
000110000000000000100000000111111000000011100010000000
000001000000000000000010000000000000000000000100000000
000010000000000000000000000101000000000010000000000010
000000000001001001100011100000000001000000100101000000
000000100000101001000111010000001010000000000000000000
010000000000100001000000000000000001000000100100000001
100000000000000111000000000000001010000000000000000000

.ramb_tile 6 7
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000100010000000000000000000000000000000
000001000000010000000000000000000000000000
000010100110100000000000000000000000000000
000010100110000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000001101100000000000000000000000000000
000000100000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000001000101000000000000000000000000000110000000
000000000000100011000011101001000000000010000000100000
101010000000000000000111000101000000000000000100000000
100000001010000000000100000000000000000001000001000000
110000000111000111000000000001001110000000000010000000
110000001110001101000000000000010000001000000000000000
000000000001010000000000011000000000000000000100000000
000010100000010000000011001111000000000010000010000001
000000000110000000000000000000011000010000000000000100
000000000001010000010010001011011000010010100000000000
000001000000000000000000001011100000000001110000100000
000010000000100000000011101001101010000000010000000000
000100000000001000000111100111000000000000000101000000
000010000101001101000111110000000000000001000000000000
010001100000000000000000011000000000000000000100100000
100010000000000000000011001101000000000010000000000000

.logic_tile 8 7
000001000001110000000000000000000000000010000010000000
000010100000000000000011100101001011000000000000000000
101010100110100000000000000001000000000000000100000000
100000000001010000000000000000100000000001000001000000
010100001001000111100011100011100000000000000101000000
000010100000100000100000000000100000000001000000000100
000001000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000001000000
000100001101001000000000001000000000000000000100100000
000010000000001011000000001101000000000010000000000000
000001000000000101100110100111001101000010000110000000
000000100000000000000010100000001110100001010000000000
000000000000011101100000001000000000000000000100100000
000000000000100001000000001011000000000010000000000000
010011000000101111100000000111100000000000000000000000
100010100001010011100000000000001110000001000000100000

.logic_tile 9 7
000000000000000000000010110000001010000100000100000000
000001001100010111000011000000000000000000000000000010
101000000000001011000111000001100001001100110000000001
100000000000001111000000000000001001110011000000000000
110111100001010000000000000001100001000010100000000000
010110001101010011000000000001001110000001100001000000
000000000000100111100010100000000000000000100110000010
000000000001010000100000000000001001000000001000000000
000000001110000000000000001000000000000000000110000000
000000000001000000000011111101000000000010001000000000
000110000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000110110000000111001000000000000000000100000100
000000001100000000000100000101000000000010000010000000
010000000000000111000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 10 7
000100000100000111100111110011000000000000001000000000
000100100000000000100111010000001100000000000000000000
000000000000011111000110110001001001001100111000000100
000001000000101111100011000000101000110011000000000000
000010101000101000000000000011101001001100111000100000
000000100001010101000000000000101011110011000001000000
000000100000001101100011100101101000001100111000000000
000001000110000111000000000000001010110011000001000000
000000001110100111100000000001101001001100111000000000
000000001111011111000000000000101001110011000000000001
000000000000101000000011100111101001001100111000000010
000000000001001011000100000000001010110011000000000010
000010100000100000000000000001001001001100111000000000
000001100000000000000000000000001000110011000000100000
000000000000000111000000000011101000001100111000000000
000000001000000000100000000000001001110011000000000010

.logic_tile 11 7
000011100100000000000110000000001000001100111001000000
000000001100000000000100000000001011110011000000010000
000000000000000000000110010101101000001100111000000100
000000000001010000000111110000000000110011000000000000
000010101011000000000111100000001001001100111000000100
000100000111100000000100000000001001110011000000000000
000000000000000001100011100101101000001100111000000100
000000000000000000100000000000100000110011000000000000
000010100000000000000000000111101000001100111000000000
000001001100000000000000000000000000110011000010000000
000010000000000000000000000000001001001100111000100000
000001000000000000000000000000001001110011000000000000
000000000000000101000000000000001000001100111000000000
000000100001000000000000000000001110110011000000000010
000000001101001000000000000000001000001100111000000000
000000000110100111000000000000001001110011000000000000

.logic_tile 12 7
000000000000000000000110100001111101000110100000100000
000010000001000000000110000000001000001000000000000000
101000000001011111110110100000000001000000100100000100
100000001100000111100110100000001001000000000000000000
010010000110100111000000000000000001000000100100000000
000001100001000000000000000000001101000000000000100000
000010100000100000000110101111100000000011010000000000
000000001101001101000010001101001110000001000010000001
000000000110000000000000000000000000000000100100100000
000000000000000000000000000000001001000000000000000100
000000000001100001000000010000011000000100000100100000
000000000000000000000011100000010000000000000000000000
000001000000110000000000001111111100000110000000000000
000010000000100001000000001101100000000101000000000000
010001001000000011100000011101000000000010110100100000
100000100000000000000011000101001001000000010000000000

.logic_tile 13 7
000000000000001101100111111011111010000010000000000000
000000000000000111100011010101000000000111000000000000
101001000011010000000010101001000001000010100000000000
100010100000000000000111111001001011000001100001000000
010000000100011101100111001101101110000010000000000000
010010100000101111000100000011100000001011000000000000
000010100100000011100000010101000000000000000100000011
000101000010000011100011100000100000000001000000000000
000100000000000000000000011111100000000011100000000000
000010100000000000000010110111101010000001000000000000
000001000000001111100000000000000000000000100100000100
000000100000000001100000000000001000000000000000000000
000000001010101000000000000111001001000000000000000000
000000000010010001000010000000111001100000000000000001
010001000001010101100000000000001101000010000001000100
100000001010101101100010010101011110010110000000000001

.logic_tile 14 7
000001000110000000000111111001001011101111000010100001
000010000000000000010111110111101010001111000001000101
101000100000100000000000010001111010000010000010000000
100000000000000000000010100000100000001001000000000000
010011001000100000000110001000001110000110000010000000
010011000000001111000100000101000000000010000000000000
000100000000000111000000000000011100000000000000000000
000100000000000000100011101111000000000100000001000000
000001001100000000000011101011100000000001010000100000
000110100010001111000000001111001100000010010000000000
000011000000001011000000000101001110010000100000100000
000001000000001111100000000000101101101000000000000000
000000000000001011000000000101000001000000000000000000
000010100000101111100011000000001100000001000010000000
010010001010000001000010001000000000000000000101000000
100000000100000000100000001101000000000010000000000000

.logic_tile 15 7
000001000110011000000110100011011110111001110000100000
000000000001001111000011110011101011111101110000000010
101000000000001011100000001101011010111001110000000100
100000000000011011000000000111111100111101110000000100
010000000011010000000010000001100000000000000000000000
010000100111100001000000000001000000000010000000000000
000000000000000111100111100000011111000000000000000001
000000000000000000000100000101001111000000100010000010
000000000110000001000010011101011110000000000010000000
000000000001011011000010000111010000000001000000100000
000001000100000000000000000000011111000000000000000000
000010100000000000000000000101001111000100000000000000
000001000110100000000000011000001111010000000100000010
000010100001000000000011101101011000010110000000000000
110000000000000001000000010101101100000100000000000000
100000000100001111000011110000011001000000000000000000

.logic_tile 16 7
000000000011011111000110010000000001000010000000000000
000000000000101111100010101111001010000000000011000011
101000000101010000000110100111001101010110000100000000
100000001010001101000000000000011110101001010010100000
010000001100000000000010000001011010000001000000000000
110000000001011001000010001001111000101001010000000000
000000000000000001100000011001111100000110000000000000
000000000000000000100011101001010000000001000000000000
000000001101010000000000000001000000000001000000000000
000000100000100000000010001001101000000001010010000000
000000000000001111000000011001011100010010100011000101
000000001010000111100010000011011010110001010000000010
000000000110000101100110001000000000000000000000000000
000000000000000000000100000011001001000000100000000000
010000001011011000000000000101101110100000110100000100
100000000000000101000000000001011011110100110000000000

.logic_tile 17 7
000010000000000011100010110000000001000000100100000011
000001000000000000100010000000001011000000000010000101
101010100001000000000000010001101001001001010000000000
100001000000100000000010000011111010000000000000000000
010010001100100000000000000001000000000000000100000000
000001000001000000000000000000000000000001000000000000
000010100001011000000011110000000000000000000100000011
000001001010101111000011101011000000000010000010100011
000000001100100001000111100101101001101100110000000000
000000000000000000000000001001011001001110110000000000
000010000000100000000000001111011111010111100000000000
000001001110000000000000001111011011000111010000000000
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001011000000000000000000
010000000000000000000111000001101001000000000000000010
100000000000000000000110111001111010010110000000000000

.logic_tile 18 7
000101001110100000000011100000000000000000000001000000
000010100001000001000100000111000000000010000000000000
101000000000000011100111110000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110010100001100000000010011000011111000010000010000000
110101000000100000000011111101001010000010100000000000
000010100000000001100010000101000000000000000000000010
000000000000001011000000001101101101000000100000000000
000001001000101000000111100001011001010000000100000001
000010000001001001000100000001101101101001000000000000
000000100000000000000110011011011101101111010000000000
000000001010101011000111101011001001111101010000000000
000000101110000011000111100101100000000000000000000000
000000000000000001100000000000000000000001000000000001
011000101111000000000111100001111110000100000000000011
100000000111101111000100000000111110101000010000000000

.ramb_tile 19 7
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010100110000000000000000000000000000000
000010100000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 7
000000001100000111000010001011100001000001000000000000
000000000000000000000000001101001000000010100000100000
101000000000001011000111001011011010001001000010000000
100001000000000111100100001101101000000001010000000000
010000000000000001000010010000000000000000100110000011
000100000100000000000010000000001011000000000011000100
000001100001000101000011111011011010100001010000000000
000010000000000000100111001001001110111010100000000000
000010100110100000000110011011001011010010100000000000
000001001100011111000011100111111010011011100000000010
001000000000000111100000000000000001000000100100000001
000001000000000000100000000000001000000000000010000000
000001000000101000000000010111111111000011010010000000
000010000000010111000010100101011111000010000000000000
010001100000011111100010000101101100010100100000000000
100010000001000011000011101001111111010000100001000000

.logic_tile 21 7
000000000000100111100011111101111001000010100000000000
000000001000000000000110110011111000010010100000000000
101000000000000001100010011011011010010100000000000000
100000000000011111000111101011001110000110000000000000
010001001011000101000111011011111100000101000000000000
110010000100010000100110101001011100000110000000000000
000001000001000011100000010011001101001001000000000000
000000100000000000000011000011011110000111000000100000
000010000110000001100000000000000000000000000100000000
000001001101010111000010110101000000000010000000000000
000000000000001011100111101011001000010100000000000000
000000000000000001000011111011011000000110000000000000
000001000000001000000000001111111000010100100000000000
000000001100001111000000001011001100010100000000000000
010000000000001000000000000000001010000110100000000000
100000000010001011000000001101001001000100000000000000

.logic_tile 22 7
000000000000100000000010000011001110000100000000000000
000000000000000000000100000000010000000001000000000001
101100000000000001000000000101100001000000100000000000
100000001000001111100000000000001110000001000000000010
010111000110000000000111100000011100000100000100000000
110010000000000000000100000000010000000000000001000000
001001000000000111000111100000000000000010000000000000
000010000000000000000110011111001100000010100000000001
000010000000000101000000000000000000000000000110000000
000001000001000101100000000011000000000010000000000000
000000000000000000000010101101111000111000000000000000
000000001000000000000000000001101001010000000000000000
000000000000001000000000000000011010001100110000000000
000000000000000011000010110000010000110011000010000000
010010100000100000000000010000011011000110100000000101
100000000001010001000010110111011111000100000000100000

.logic_tile 23 7
000000100000000000000000001001111001111100010000000000
000000000000000000000000000111011001101000100000000000
101000000000000111100010110001111111100001010000000000
100000000010000000100111100101111000111010100000000000
010000000001010000000000010000001011000100100000000000
000000001100101101000011100000001111000000000000000100
000010000000000000000000011111001100001111100000000000
000000000000000000000010001011001100000110010001000000
000010100000001001110000000011111010000111110010000000
000001000000000111000011110111011100000101010000000000
000000000000000111000111100000000001000000100100000000
000010100000000000110100000000001110000000000010000100
000010100001011111100000000011111001101000000000000000
000001000000100001100000001011001001110110110000000000
010000000000001001100111100011001110011011100001000000
100001000000001111000100001101001110000111000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
101010000000001000000000000101101101110101010000000000
100000001000001101000000000111111111111000000000000001
111000000000000000000000000000000000000000100000000000
110000000000000000000000000000001000000000000000000001
000000000000000000000010100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000110101000000000000000000010000000
000000000000100000000111111111000000000010000000000000
000001000000000011100000000000000000000000100000000000
000000100000000000110000000000001101000000000000000100
000000000000000000000010000000000001000000100100000000
000000000000001001000000000000001000000000000000000000
000000000000000000000111110000000001000000100000100000
000000001000000000000010000000001100000000000000000000

.dsp2_tile 25 7
000000100000100000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001011010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001100000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010100000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000001000000000000000000010000000000000000000001000000
000000100000000000000010000111000000000010000000000000
101000000000010000000000011011111000000111000000000100
100000001100100000000010001101110000000010000000000000
110000000000000000000110100000011100000100000100000000
010000000000000000000100000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001001000010000000000000000000000000000000
000000000000100000000000010000011010000100000000000000
000000000001010000000011010000000000000000000000000100
000000000000000111000000001001000001000010100000000000
000000000000000000110010000011101011000001100000000100
000000100000100101000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
010010100000000000000000000000001010000100000000000100
100000000000000000010000000000010000000000000000000000

.logic_tile 2 8
001001000000000000000000010111000000000000000000000000
000010100000001001000011000000000000000001000000000100
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000110100101100000000000000100000000
110000000000000000000100000000100000000001000000000100
000010101001010000000000011000000000000000000100000000
000001000000100000000011100011000000000010000001000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000001
000000100000000001000000000001000000000000000100000001
000001000000000000000000000000000000000001000000000000
000000000100000000000000001000000000000000000100000000
000000001110000101000000001001000000000010000000000001
010010100001010000000000000000001000000100000100000010
100001000000100000000000000000010000000000000000000000

.logic_tile 3 8
000000000000000101100111010011000000000000000110000000
000010000000000000100111110000000000000001000000000000
101000100001010111000000000001000000000000100000100000
100000000000000000000000000000101011000001010000000000
010001001100100000000111101000000000000000000000000000
110010100000010001000110101011000000000010000001000001
000000000000110000000000000000000000000000000110000000
000000000100100000000000001001000000000010000000000000
000001000000000001000010000001000000000000000100000100
000000100010000000000000000000000000000001000000000000
000000101010000000000000010000000000000000000100000000
000001000000000000000010101011000000000010000010000000
000000000000000000000000000000011000010010100011000100
000000000001010000000000000000001001000000000011000110
010010000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000010000000

.logic_tile 4 8
000001001110100000000000010011100000000000000000000000
000000000001010000000011010000000000000001000000000000
101000000001000000000010100111101100000000000000000011
100000001100000000000010000000010000001000000000000000
110000100000000000000011101000011111000100000000000000
110000000000000000000111101111011001010100100000000000
000100000000000000000000001001000000000001000000100000
000100001010000001000011101101100000000000000010000011
000100001000000001000000010001101010000110000000000010
000100000000000000000010001101110000001010000010000000
010000000010000101100000000000000000000000100100000000
110000001010000000000000000000001100000000000001000000
000000000000000000000111101000000000000010100010000011
000010100001000000000100000111001001000000100011100011
010010000000000001000110101000000000000000000100000000
100000000000000000000110110101000000000010000000000100

.logic_tile 5 8
000000000000000111100000000000000001000000100100000000
000000000000001101100000000000001001000000000001000000
101010001001000000000000010101111100101000010000000010
100001000001010000000011111011101000010101110000000000
110100000000001101000111100011101111100000000000000100
110110100000101111100010011011011010111000000010000000
000001000001000111100011100000000000000000000100000000
000000000000000000000100000011000000000010000000000010
000010001110000111100111000101011100110000000000000000
000000000000000000000111110001011010110100000000000000
000000000001011001000111000011011010000000000000000001
000010101010000011000000000000101011001000000001000000
000000000000100101000011100000000000000000100101000000
000000000000010000100110010000001011000000000000000000
010100000001000000000000001000001110010010100000000000
100100000010101101000000000111001010000000000000000000

.ramt_tile 6 8
001000000000000000000000000000000000000000
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001100000000000000000000000000000000000
000011001100000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001010100000010000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 8
000100000000110001100000010000000000000010000100000000
000100000000000111100011110001000000000000000000000000
101010000000100001000000010000000000000000100000000100
100001000001000111000011010000001000000000000000000000
010010101000000111100000010011100001000010000010000000
010000000000000011100010000000001111000000000000000000
000000000001000111100000000111101010010100000001000010
000000001010000000100000000000101010100000010000000000
010000100000100000000000010000011110010010100000100000
110001100001000000000011111111011101000010000000000000
000000000001000001000000000001011000000010100011000000
000001000000100000000000000000001011100001010010100001
000000000000111000000010000001101011101111000000000000
000010100000011101000000000001011000111111010010000000
010011000000000000000010010001111010010110000010000000
100001001000000000000011010000101110101001010000000100

.logic_tile 8 8
000000000000000000000111010101101110001011000010000000
000000000001000000000111001111100000000001000000000000
101000000001000101000111110011100000000001000010000000
100000000010000000100011110011100000000000000000100010
110000000000000111100000000111001100001001010101000000
010010000000000000000000001001111110000111100000000000
000101001010100000000000011000001010000010100000000000
000110000000000111000011100011001001000110000000000000
000010001100001111100010010000011010000100000100000100
000001000000000011100011100000000000000000000000000000
000000000000000001000000001001100001000010100000000010
000000001110000000000010010001101001000001100000000000
000000100001000011110010000000011011000110100000000000
000001000000001101100011110011011110000000100001100000
010110101001000001000000000000000001000000100100100100
100000000000100000000000000000001011000000000000000000

.logic_tile 9 8
001010000000000000000111101011011000000110000000000000
000010000001000000000000000101000000000101000000000000
101001000000000011100000000000000001000000100101000000
100010000000000101100000000000001111000000000000000000
010001000001010011110110100000000000000000000100000100
110100001001010000000100000011000000000010000000000000
000000000001000011000111000000000000000000100110000001
000000001110100000100000000000001001000000000000000000
000100100111011101000000000011101110000010000000000000
000001000000100111000000001111100000000111000010000000
000000000000000000000110100000011010000100000100000000
000000000000000000000100000000010000000000000000000010
000100100000011000000111100000000001000000100100000000
000001000111010001000100000000001000000000000000000000
010000001010000000000000000000001010000100000100000010
100000000000000000000010110000000000000000000000000000

.logic_tile 10 8
000000001110100000000111000101001001001100111001000000
000000000000000000000000000000101100110011000000010000
000100000000101011100110110001101000001100111001000100
000000001110010111000010100000101101110011000000000000
000001000110000101100010000001101001001100111000000001
000010000000000111000011110000001011110011000000000000
000000000011010000000011100011101001001100111000000011
000001001110000000000100000000101101110011000000000000
000000000000100000000111100001001001001100111000000000
000000100101010000000000000000101000110011000000000001
000000000110100000000011100101001000001100111000000000
000000000000001111000110000000101010110011000010000010
000001000000000000000011100001101000001100111000100000
000000000000000000000100000000101111110011000000000000
000000000000000000000000000101001001001100111010000000
000000000000010001000000000000001110110011000000000000

.logic_tile 11 8
000000000000000000000000000000001000001100111000000000
000000000001000000000000000000001101110011000000010000
101000100001000000000000000000001000001100111000000010
100001001100000000000000000000001110110011000000000000
110000000000101011100000000000001000001100111000000000
110000001111000101000000000000001100110011000000000000
000001100000001000000000000000001000001100111000000000
000010001000001111000000000000001111110011000000000000
000001101110100000000000010101101000001100111000000000
000000101100011001000011010000000000110011000000000000
000000000001010000000000010000001000111100001000000100
000101000000000011000011000000000000111100000000000000
000000100000001000000111010000001011000110000000000100
000000001010001011000111000101001100000010100000000000
000010100001000000000000000000011100000100000100000000
000000000010100000000000000000010000000000000000000000

.logic_tile 12 8
000000001110001111000110111101011001100000000000000010
000100000001001011000111110101011000110000010000000000
101000000110010000000110100001000001000010100101000000
100000100000001001000000001011001111000001100000000000
010001000000101000000111111001011100001010000000000000
110000000001001111000111011111010000001001000010000001
000000001110000001000000000001001110000111000000000000
000000001010000000100000001101110000000001000000000000
000000000000100001100110001001001110000110000000000000
000000000000000011000000000111100000000101000000000000
000010000000000111100010000011000000000000000100000000
000000000110010000100100000000000000000001000000000001
000000000001110000000110100000011100000100000100000010
000000000000100001000100000000000000000000000000000000
010100000110000011100011100000000000000000000100000000
100110100000000000000011110011000000000010000000000010

.logic_tile 13 8
000000000001001000000011100011101110111001010000000000
000100000000000011000110100011001111110000000010000000
101000100101001101100000000000011010000110000000000010
100000001010101111100000000011001001010100000010000000
110001000000010001000000001011111001010111100001000000
010010000000100001000000000001101100001011100000000000
000010101110000001000011100011011011010110000000000000
000001000000000000000010000000011011000001000000100000
000000000000010101100000011101000000000000000000000000
000000000000101011100010101111000000000001000001000101
000000000000010101100110100000001110000100000100000000
000011100100100001000100000000000000000000000001000000
000010101010001011000110100000000000000000000100000100
000001000000000111000000001001000000000010000000000000
010100000110011000000010000001001011000010100000000000
100010000000100111000000000000001110001001000000000000

.logic_tile 14 8
000000000000000000000000001011011010001110000001000000
000000000000001111000000001011110000001000000000000000
101000000000011001000000000001000000000000000100100000
100000001100100001000000000000000000000001000000000000
010010000000001000000111101001100000000011000011100000
110001000000000011000110000111000000000001000001100111
000100000000001011100010011000011010000010000010000010
000000001110100101100111010101000000000000000010100100
010000001001011000000011111000011100000000000000000011
110000000000000111000110111101001100010000000000000010
000010000000000111000000010111000001000000100000000110
000001000000100000100010100000001010000000000010000000
000000000000001001000010001101000000000000000000000000
000000000000000011000000000001101111000000100010000011
000000100001010111000000000011000000000000000010000000
000001000101100000000000000101101110000010000001000000

.logic_tile 15 8
000100000000111000000000010101111110001000000010000011
000000000110011011000011101011010000000000000001000101
101010100000000011000000000101100001000010100000000000
100000101000001101000011110000001100000000010000000010
010000000100100111100010000101111110000000000010000010
110000000000010000100000001011010000000010000000000001
000000000010000111000000011001000001000010100000000000
000000000000001111000011100101101111000010000000000000
000000000000000000000010010111111010101001010001000000
000000000000010000000010100001101101000110100000000101
001010000000000011000000001101011001000010000000000000
000100000000000000110000001101001110010111100001000001
000000000001000000000000000000000001000000100100000000
000000000000100000000000000000001010000000000000000000
000000000001000111000000001111111000111001110001000010
000011100000101111100011100001011101111101110000000000

.logic_tile 16 8
000001000000000000000111100011000000000000000101000000
000010100000000000000000000000000000000001000000000000
101000000000000000000000010001101010000000000010000011
100110000000101111000011111101100000001000000010100110
010001000001010111100000010101100000000000000100000000
000010100000100000100010000000000000000001000000000000
000000000000000000000000001011101110000001000000000000
000000000000000111000011111101000000001001000000000000
000010000110010001000010000101000001000001110000000000
000011000000100000000000000101101001000011110000000000
000010100001011000000000000111011000001011100000000000
000000000000100101000000001011101001000110000001000100
000000000010001001100110001101000000000000000001000010
000000000000001011000000001001101010000010000010000111
010000001110000000000000000000000000000000100100000000
100010000110000000000000000000001110000000000000000010

.logic_tile 17 8
000000001000000011000010101001000000000010000000000000
000000000001001011000000001001001111000001010000000100
101010000000001000000111111111011101011111100000000000
100000000010000111000111100101001100011101000001000000
110001000000101101100000001111001001001110100001000000
010010000001011111000010001101011000001100000001000000
000000001000101101000110010001000001000000010100000000
000000000110001001000010101011001010000010110000000001
000000000010001101100110110011011011010000100000000000
000000000000001111000110010000011001000000010000000000
000001100000001101100110101000001010010000100000000000
000011100110001111000000001001001010000000100010000000
000000000000000111000110100011101110010111100000000000
000010100000000111100010000011111110001011100000000000
010000000000000000000000000101100000000001000000000000
100000000000000000000000001101000000000000000000000000

.logic_tile 18 8
000000101111001011100000001111001111010111010000000000
000000000000000001100000001001011010000011100000000000
101001000000100011100000010000000001000000100100000000
100000100011010000100011110000001011000000000000000000
110001001100000000010111011101111000101000000000000000
110010100001000001000111101001101011111001110000000000
000100001011010111100111000101101100101111010000000000
000010000100000000100010110001101011111110100000000000
000000001000001111100000011001001100010000100000000000
000000000000000111000011011101001000000010100000000000
000010100000011000000000000000001110000100000100000000
000001000110000001000000000000000000000000000000000000
000000000000101001000011111001011110001001000010000000
000000000001001001000010000011011101000111000000000000
010000000001110000000000010000000000000000100100000000
100001001010110000000011100000001010000000000000000000

.ramt_tile 19 8
000000100010100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010101000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000100100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001011100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 8
000000000001010000000000000111011111001111100000000000
000000100000000000000010101001101000001001100000100000
101000101010001000000111111001011101000110110000000000
100000000100001011000011110111101101001010110001000000
010000000000000000000000000000000000000000100100000001
000000000110000000000000000000001101000000000000000001
000100000000100111000000000011011001000001010001000000
000001000110000011000000001011011101000110000000000000
000000101000000001000011111011011011010111100010000000
000000000000000111000111110111001101000111010000000000
000000000000101000000110100111100000000000000110000001
000000000111010101000011110000100000000001000010000000
000000000000000011100111100111011000111100010000000000
000000000000000000100010000111111111010100010000100000
010001000000100111000111100101100000000000000100000000
100000100000011111100000000000000000000001000011000000

.logic_tile 21 8
000001001000001000000000010000011111000110000010000000
000010000000000111000011101101011100000010100000000000
101000000000000111000000000000011010000100000100100001
100000000000100000100010100000000000000000000000000000
010000000000000000000011110000000000000000100100100000
000000000001000000000111110000001111000000000000000000
000000000010000011100000001001000000000011000010000000
000000000110100000100011111011000000000010000000000000
000000000100000000000000000111011100101000110000000000
000110100010010000000000000111111000011000110000000000
000001000001100000000110000111111100001100110000000000
000011000000000001000011010000010000110011000000100000
000000000000000011100011110101111001010110000010000000
000001000001010000100011001001101001101010000000000000
010000000001010001000000000000000000000000100100000000
100000000000000000000010100000001011000000000010000001

.logic_tile 22 8
000010000000000000000000001011111010000110000000000000
000100000000000000000000000101010000001010000001000000
101000000000000000000011100000011101010010100000000000
100000001000000000000100000000001111000000000000000000
110000000000000000000000000000011000000100000110000000
010000000000000000000000000000010000000000000000000000
000000000000000101000111011000000000000000100000000000
000001000000000000100111101001001101000010000000100001
000000000011010000000011100111100001000000100000000000
000000000000100000000111100000101100000001000000000001
000001000000001101010111100000011011010110000000000000
000010100000010111000000000000011101000000000000000000
000100000000000000000000011011100000000000000000000001
000000000000000000000011101101100000000011000000000000
010000000000001000000000011000000000000010100000000100
100000100000001111000011100111001111000000100000000000

.logic_tile 23 8
000010000110000000000110000000000000000000100100000000
000000000100000000000010100000001011000000000000000000
101000000000000101000110010000011011000010100000000000
100000000000000000000010101011011100000110000001000000
010000000001000000000111101000000000000010000000000000
000000000000100000000000001111001100000010100000000000
000000000000000011100010101001101111000010000000000000
000001000000000000100111101011101011000000000000000000
001000000000001000000110101001001110000001000000000001
000000000110000001000000000101101001000000000000000000
000101000000000001000111001000000001000010000000000100
000010100000000000000000000001001001000010100000000000
000010000010101001100111100001111000000100000000000000
000001000100011001100000000000010000000001000000000001
010000000000000000000010000111000000000000000100000000
100000000000000000000100000000100000000001000000000100

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000001100000000000000000000000000000000000000000000
100000000001000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000001001000000111101000000000000000000100000011
110000000010000111000100000101000000000010000001100111
000000000001010000000000000000000001000000100000000100
000000000010100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100000000100
000001000000000000000000000000001011000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000

.logic_tile 1 9
000100000000001000000000000000000000000000100100100000
000000000000001101000011000000001001000000000000000000
101010000000010111000000000111100000000000000100100000
100000000000100000100010010000100000000001000000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000100000000001101000000000000000001
000010100000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000001
000000000000000000000000010000011100000100000100000100
000000000000000000000011010000010000000000000000000000
000010000000000000000111000001100000000000000000000000
000000000000000000000100000000100000000001000010000000
000000000000100000000000000000000000000000000001000000
000000000001000000000000000001000000000010000000000000
010100000000000000000111000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000001011100000010111000000000001000100000000
000000000001001111100011001111100000000000000000000000
101010100000100000000010000000011100000000000000000000
100000000000010000000000000111000000000100000000000011
001100000000101001000000010000001010000100000000000100
000000000001010011000010110000010000000000000000000000
000000000000010000000000000000011101010000100101100000
000000000000000000000000001011011001010010100011000000
000100000000000000000110000000000000000000000100000000
000100000000000000000000000101000000000010000000000000
000000000000001001000011110001001011010100100100000010
000000001100000001000111010001001100101000100000000000
010000000000001101100111000011101010000001010100000000
110000000000000001000110001001101000000111010000000001
010000000000010000010000000111000000000000000000000000
100000000000000000000000000000000000000001000000000001

.logic_tile 3 9
000000000000001000000000010000011001010000000100000000
000000000000000001000010000001001100010010100011000000
101000100000001001000000000000001100000100000100000000
110001000001010001000000000000010000000000000000000110
000000000100101000000110010101011010000010000100100000
000000000000011001000010011001000000000110000000100011
000000000000000000000000000011100000000000000110000001
000000000000000001000000000000100000000001000011000000
010000100001000000000111000011011001000000100110000000
110001000100000000000010000000101000101000010010000010
000000000000000000000000000111001011100010000000000000
000000000000000001000010000111011111000100010000000000
000000000000001001100000000000001010000100000100000001
000000000001010011000000000000010000000000000010000010
010000000000010000000000010011101101110011000000000000
100000000100000000000011010111111111000000000000000000

.logic_tile 4 9
000001000101000101000010110101000000000000000100000000
000000000000101111100111010000100000000001000000000001
101000000100000111000110100011101011000000000010000010
100000000000000011100010000000111111100000000001100011
110001000110000111000110011000000000000000000110000000
010010100000000000000011100001000000000010000000000000
000000000000000000000111010001011010110000000000000000
000001000110000111000111010011111000000000000000000000
000011100100000011100111010001101000001000000010000101
000010100010000001100111110101110000000000000010100001
010000100001010111100000011001101101111000000000000001
110001100000100001000010000101101100010000000000000000
000001000010000101000000000011011011100010000000000000
000000000000100000010000000001111100001000100000000000
000000000000000000000000001001001110100010000000000000
000000000000000000000010110001001101001000100000000000

.logic_tile 5 9
000000000000000000000011111001111100100000000000000101
000000000000000001000011011011111001000000000010000000
101010000001011000000111000011101001100000000000000011
100000000000101111000010111101011001000000000011000101
110100000000101000000111100000001110010000000000000000
110000000001001111000010111101001101010110000010000000
000000000001001111000110111011001010001101000000000000
000000000001110111000011101101110000000100000001000000
000000001011001000000000001101011111100010000000000000
000000000000000111000010000101001000000100010000000000
000010000000001000000110010001000000000000000100000011
000000000000100001000010000000000000000001000000000000
000000001000000000000010001111001000110011000000000000
000000000000001111000100000101011100000000000000000000
000110000001011000000000001001111010001100000000000000
000101000000000111000000000101110000000000000000000000

.ramb_tile 6 9
000010100110000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000101101010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000010101110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 9
000110000001010000000111011101111000100001010000000000
000000000000000000010111110001011010111011110000000000
101000000000001111000110001000001011010000000000000000
100000001000000111000100001011011110010010100010000000
010000000001010111100111101011101010001001000010000000
000000001010101001100100000111100000000101000000000000
000011100000000000000010000111111100010010100000000000
000010100000000111000100000000101111000001000010000000
000000100000010011100000010011001011010000000100000010
000000000000100000000011011001001011100001010001000000
000010100000001000000110101000001110000010100100100000
000001001000001011000000000001011001010000100000000000
000010001000001000000110000111000000000000000100000000
000000101110001011000011110000000000000001000000000100
010000000000001111110010000011001011000000100000000000
100100000010000111000000000000111101101000010000100000

.logic_tile 8 9
000100000000000111100010111001000000000000010010000000
000010100001010000100011001111001010000010110000000000
101100000000100101100000001000000000000000000110000001
100100000000010000100000001011000000000010000000000010
110010000001010111100110000111101010010010100000000010
010000000000000000000010000000011001100000000000000000
000000000000000111100111100111101110000110000000000000
000000000100000000100100000000001001000001010000000000
000000000000000111000000011000001101010100100000000000
000000000001000000000011100101001011000100000000100000
000100000000000000000111100000001010000100000100000000
000100001100000000000100000000010000000000000000000000
000000100110000001000000000000000000000000000100000000
000000100110000000000000001101000000000010000000000011
010000000000011111000110000000000001000000100100000000
100000000001110001100000000000001000000000000011100010

.logic_tile 9 9
000000000000001000000011100000011100000100000100000000
000000100000001111000100000000010000000000000000000001
101000000100000000000000000000000001000000100101000000
100001000000100000000000000000001101000000000000000001
010000001000100000000010000000011010000100000100000000
110010100000010000000000000000000000000000000000000001
000100000001000000000000011000000000000000000100000100
000010100000000111000011011111000000000010000000000000
000110100001111001100010000001000000000000000110000000
000001001000111111000000000000100000000001000000000000
000000000000000000000110000000000000000000100100000000
000000000010010000000000000000001101000000000000100000
000010101110000000000000000000001100000100000100000001
000010100001000000000000000000000000000000000000000000
010000000000000000000000001001001100000110000000000000
100010100000000000000011001101000000001010000000000000

.logic_tile 10 9
000000001001000000000110110111001001001100111000000100
000000000000001111000011000000101111110011000000010000
000100000001010000000111100011101000001100111000000010
000101000000100000000000000000001101110011000000000000
000000000000100111100011110101101000001100111000000000
000000100000010000100110100000101001110011000000000010
000100001010011101100000010101001000001100111000000010
000000000110100101000010100000001001110011000000000000
000000000100001000000010100101001000001100111000000001
000000000100001111000000000000101011110011000000000000
000000100000000000000000000001001001001100111000000110
000010000000100001000000000000001010110011000000000000
000000101110000000000000010001101000001100111000100001
000000100000000001000010010000101100110011000000000000
000000101010010000000111100101101000001100111010000000
000001000101100000000000000000001110110011000000100000

.logic_tile 11 9
000000000000000000000110101011000001000010110100000000
000000000000000000000000001111101100000000100000000100
101010000111000000000000001000011111000010000100000010
100000001100000000000000000111011011010110000000000000
010000000100000000000000011001001110000010000000000000
000111100000000101000010101011110000000111000000000001
000000000010010000000000011000000000000000000100100100
000000000000101111000011011011000000000010000000000000
000000001010000000000111010101001111010010100000000000
000000100000001101000010010000101101000001000001000000
000100000000011000000011100111000000000000000100100000
000100000101111101000010000000000000000001000000000000
000010100000001111110000011101100000000010110100100000
000001000000001101000010111111001101000000100000000000
010010100000001000000110100011011100000110000000000000
100000001000011001000100000101010000000101000000000000

.logic_tile 12 9
000000000000000000000111111000011111000010100000000000
000100001000000000000111101111001010000110000000000000
101000000001010111000111000011001100001010000000000010
100000000010100000100100001001100000001001000010000000
010111100000000001000000001111000001000011100000000000
010011000000010001000000001111101101000010000000000100
000001001111000011100011100111011110000110000000000000
000010100000100000100011101011110000000101000000000000
000010000000000000000110010001111010010110000000100000
000011100000000001000111100000011100100000000000000001
000100001000000000000000001000000000000000000101000000
000000000000000000000010001001000000000010000000000000
000000001010000000000010010000000000000000000110000000
000001001010000000000010010101000000000010000000000000
010000000000111000000010000101100000000000100000100000
100000000000011001000000000000101010000001010000000000

.logic_tile 13 9
000100000000001011100111110101100000000000000101000000
000100000000000011100111100000100000000001000000000000
101000001011100000000111000001001000010100000000000100
100001000000100111000000000000011101101000010000000000
110000000000010000000111101011001010000010000000000000
110000000100100000000010000001010000001011000010000000
000000000000010000000000010000000000000000000101000000
000000000000100000000011000001000000000010000000000000
000100000100100111100111101111100001000010000001000000
000000000001000000000010000111101101000011010000000000
000000101100000000000000010000000000000000100100000000
000001000000100000000010100000001111000000000000000000
000000000000000000010011110001101100000000000000000010
000000001101000000000011011101101101000010000000000000
010000000000000011100000000101001100010000000001000000
100000000010000000000010000000111001100001010000000000

.logic_tile 14 9
000000000000101000000011000000001100000100000110000011
000100001111010111000100000000010000000000000011000001
101010100000010101000110101101111100001101000100000100
100001001000011101000100001001000000000100000000000000
110010000000000001000010100101001110000111000000000000
110000000000000000000010000101100000000010000000100000
000000000000001001000000001111101101111101000101000000
000000000100001111000000000011111101111000000000000000
000010000100000000000111111001011100101001010101000000
000000001100001111000011111011101000100101010000000000
000000000001000111100111001000000000000000000100100010
000000000001111011100111000101000000000010000000000100
000001000000001000000011101000001110010000100100000000
000000000000000011000111010101011100010100000000000000
010000000000010000000010000101011001101000010000000000
100000000001010000000000000111101000111000100010100000

.logic_tile 15 9
000000000000000001100000000101101010000110110000000000
000000000000010000100010110101011110000000110010000001
101000101000001001110000010001011011010000000000000000
100000100100010111010011110001101000110000000000000000
110001000000100001100010110000001110000010000100000000
010010100001001001000011100000010000000000000000000010
000010000000000011100000001001111100111001110001000000
000000000000011111100011111111101101111101110000100000
000000001100010111100010001001001100000001000000000000
000000000000000000100111110101001011000110000000000000
000000000000000000000111000111011000000111010000000000
000000000010011011000000000111101010101011010000000000
000000000000000111000010011101111100101001000000000000
000010000000001111100010000001111111101000000001000000
010000000101010000000011100000011110000010000010000000
100010000110110000000111010011010000000110000000000000

.logic_tile 16 9
000000000000000111000000000001000000000000000100100000
000000000111000111100000000000000000000001000000000000
101010101010001111100000000111001011010000100000000000
100000000000001011100000000000101110000000010001000000
110000000000000101000111010101111100000001000000000000
010000000000001001000011110101110000001001000000000000
000000001100000111000000001101111111010101000010000000
000000000000000001000011000101011100101001000000000000
000000001100000101000000000001100001000000000001100000
000000000000000000000010001101001000000001000010100000
000010001011000111100010101000000000000000000100000000
000000000000100001100110001111000000000010000000100000
000001000000000000000010111111001010001110100000000000
000000000000000000000110000111101000001100000011000000
000000000000001101100010010011111100010101000000000010
000000000111011001000011011101011100111101000000000000

.logic_tile 17 9
000101000000000001000111100001111001010100000000000000
000000100111010000000000001101011100000110000000000000
101011001111001011100111100000000000000000100100000000
100000000001100001100100000000001111000000000000000000
110001000000001000000111000000001000000100000100000000
010000101100000001000100000000010000000000000001000000
000010100000010000000011101011011000000010000010000000
000000000000100000000110100011001101101011010001000000
000001000000101001100111011101101100001001010000000000
000010000001000011100011001111101110000000000000000000
000000100000000001000000000011111111000001110000000000
000001000000001011000010010111111000000010100000000000
000001000000001111100010011001101011001100000010000000
000000100000000101000111011101001111001101000000000000
010000101001010000000010000111101110001000000000000000
100001000000000000000000000001111100101000000000000000

.logic_tile 18 9
001001000110010011100000011011011110000000100000000000
000010000000001111100011010011111001001001010000000000
101010000000000000000000000000011110000100000110000000
100000001010000000000000000000000000000000000010000000
010001001110001000000010011101101011111001100000000000
000010100000000011000111101111101101110000010000000000
000010000000000000000000001000000000000000000110000000
000000000100000000000011101011000000000010000000000001
000101000000100001000010000101000000000000000110000000
000010101000000000000000000000100000000001000000000100
000000000000100000000111100101011110010111100000000000
000010000010010001000010001111111000101010000000000001
000001000110000000000000010000000000000000100100000000
000010100000110000000010000000001000000000000010000001
010010000000000001000110000000000000000000000100000000
100000000000010000000011110011000000000010000000000010

.ramb_tile 19 9
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001110000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000011110000000001000000100100000000
000000000000010000000111110000001111000000000000000000
101000001010010111100000000000000000000000000100000000
100000001010000111000000001001000000000010000000000000
010001000000001111100011111111111001010100100000000000
110010000010000001000011100101101100100100010000000000
000010000000101001100011101111011111010110000010000000
000010100000011011000000000111101010101011100000000000
000000000001010001000000001001011101100000010000000000
000000000001100000000000000111111000111101010000000000
000001000000000111100010000101101010000110100000000000
000010100000000001000000000101101011001111110000000000
000000000110010001100011100111001101001000000000000000
000000100000000001000100001001001110001001010000000000
010000000010001111000011010111011101010100000000100000
100000001010000001000010000000001100001000000000000000

.logic_tile 21 9
000010101100100000000011100000011010000100100000000000
000101000000010111000000000000011110000000000001000000
101000000000001000000000010101111000000110000000000000
100000000010000111000011111011010000001010000001000000
110001000111000111100000000000011110000100000100000000
110000100000100000000000000000010000000000000000000001
000000000001000111100000010000011110000010000000000000
000001000000000000000011100000000000000000000010000000
000000000000100111100110100011001000111001110010000000
000000001101000000100000000001011010111110100000000000
000000000000000000000000000111100000000000000100100000
000001001110000000000000000000100000000001000001000000
000010000101001001000011111000001111000110100000000101
000001000000100001100110100001011001000000100000000000
010000000110000111100010011000011110000010000010000000
100000000000001111100011010111001110000100000000000000

.logic_tile 22 9
000000100000011111100000010101000000000000001000000000
000000001000101001100011000000000000000000000000001000
000100000001000111100111110101111101001100111000000100
000000000000000000100011000000101000110011000000000000
000000000000100000000000000111101000001100111000000000
000000000110001111000010000000101110110011000000000000
000000000000100000000111110001001001001100111000000000
000000001000000000000111100000101001110011000000000000
000000000001010000000000000111001001001100111000000000
000000001110000000000000000000101001110011000001000000
000000000000000000000000000011101000001100111000000000
000000000000001111000010010000101000110011000000000000
001010100000100111100010010101101000001100111000000000
000000000001000000100010010000101000110011000000000000
000000000001000000000000000111001000001100111010000000
000000000000000000000011100000101011110011000000000000

.logic_tile 23 9
000011101110000000000000000000000000000000001000000000
000011001010000000000010100000001101000000000000001000
000010101000001000000111000011001100001100111010000000
000000000010001011000100000000111110110011000000000000
000000000000010011100010000111101000001100111000000000
000000000000100111100000000000101111110011000001000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010100000101010110011000000000010
000000100000000001100000010011101000001100111000000000
000001000000000000100011010000001010110011000000100000
000010100000001001110000000011101001001100111000000000
000001000000001001100000000000001001110011000000000000
000000000111001000000110100011001001001100111000000000
000000000000100101000000000000001000110011000010000000
000000000000000000000000000001001001001100111000000000
000000100000000000000011110000101011110011000000000000

.logic_tile 24 9
000010100000000111100000001011111100000011000000000000
000101000000011101000000000001100000001100000000000000
101000000000001001100111100001001111000000000000000000
100010000000000001000100001111011000000000010000000000
010000000000000001100010010111111001111001010000000000
000000000000000000000110000111011111010001010000000000
000000001010101000000000001001100001000000110000000000
000000000000011011000000001011001100000001010000000000
001010100000000000000000000000000000000010000110000000
000000000000000111000000000011000000000000000010000000
000000000010001111100111101000011111000010000000000000
000000000000100011100100001011001100000000100000000000
000010000000000001000111110001101011101000100000000000
000010000000000000000011001101111100111100100001000000
010000000000100111000010000101000001000000010000000000
100000000000000111100000000001001010000000000000000100

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000

.logic_tile 1 10
000100000000000101100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
101000000000010000000000000000000000000000000000000000
100000000100000000000000000001000000000010000000000100
010000000000001001000111100000011100000100000000000000
110000000000001101000100000000000000000000000000000100
000000000000000111100000010011000000000000000100000000
000000000000000000100011110000100000000001000000000001
000010000000000000000000011000000000000000000000000000
000000000000010000000010110101000000000010000000000000
000000000001010111000000000000000001000000100001000000
000000001010000000100000000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000001
000010100001010000000000000000000000000000000000000000
000001000100000000000000000101000000000010000000100000

.logic_tile 2 10
000000000001100000000000000000000001000000100110000000
000000000101010101000000000000001000000000000000100100
101000000000001001000111100000000000000000000100000010
100000000000001111100111010101000000000010000001000101
000001101110001000000010000101100000000001000000000010
000001000000000111000000000001000000000000000000000100
000000000000001001000000001001111011001001000100000000
000000000100000001000011110001101111001011100000000001
000100000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000100000000000000000000100000000001000000000001
000000000010010000000000000001100000000000000000000000
000000000000000000010011110000100000000001000000000001
010000000000000000000000010000000001000000100100000001
100000000000000000000011000000001011000000000011100000

.logic_tile 3 10
000000000010100101000111111101011010100001000000000000
000000001010000101000010100101111010000000000000000000
101000000000000101000110101011111000100010000000000000
100000000000000101100010101001111010000100010000000000
110000000001001101100010110001011110000000100000000000
110000000000000101000010100000001001100000000000000000
000000000001010101000111000011011101000000000010000001
000000000011000101000010110000101101100000000010000001
000000000000100000000000010001111000100010000000000000
000000000001010000000010001101101000000100010000000000
000000000000101001000110000101100000000010000100000000
000100000001010001100010000000101001000000000000100000
000000001110100000000010001101111110100010000000000000
000000000000010000000000001111011000001000100000000000
010100100000000000000110111001101010100010000000000000
100001000000000001000010100011001010000100010000000000

.logic_tile 4 10
000000000000001000000111000000001111010110000100000000
000000000000000001000110000000011111000000000001000010
101000000010000000000000011111100000000011000100000000
100000001111000000000010000011100000000010000010000000
010100000110000111000000011011001010100000000000100000
010100000000100111100011001001011110001000000000000000
000000000000000000000110000001011011100010000000000000
000010000000000000000000000101011111000100010000000000
000001000000000001100000001011101110000000000000000000
000010100000000000000000001011101110010000000000000010
000000000000101001000010100111001011110011000000000000
000010100101010101000110111001001101000000000000000000
000101000100000101000000000000001001010110000100000000
000100000000001101100010000000011111000000000001000000
010000000000000000000111000111111100000110000110000000
100000000000010000000010110000100000001000000000000000

.logic_tile 5 10
000000000001011001100111100001100000000000000110000000
000000000000101101000100000000000000000001000000000000
101000000000000111100000011111001110111001010100000000
100000001100000000000011100111011010111111010000100000
010000000000100111000000001001000001000000110000000000
000000000101000111000010110011001010000000000000000000
000110000000000101100010000000011000000100000010000000
000000000000100000000000001001011010010100100000000000
000000000000000000000000001111001010111001110100000000
000010100000000000000000001111001110111010110000100000
000000000000000000000111000001000000000000000100000010
000000000000000001000100000000000000000001000000000001
000000000101101001000011100011101010111001110100000000
000010100001110111000100000101101110111010110011000000
010100000011011001000111100101111110000110000000000000
100100000000101011000000000000101011000001010000000001

.ramt_tile 6 10
000001000111110000000000000000000000000000
000010100000010000000000000000000000000000
000000000000010000000000000000000000000000
000010000000100000000000000000000000000000
000001001100000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000101001100000000000000000000000000000000
000110000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000001000000000000000000100000000
000000000001000000000010001001000000000010000000000000
101000100001010111000111010101100000000001000100100000
100000100000000000100111111101000000000000000000000000
010000000000100011100011100000000000000000000101000000
010000000110001111000011101011000000000010000000000000
000000000000100011100110010000000001000000100000000001
000010000000000000100111101011001011000010100000000000
000001000000000101000111100101001110000011000000000000
000010100000000000000010001111011011000111000010000000
000000001000000001000000000000001010000100000100000000
000001000100000000000000000000000000000000000001000000
000110101000000000000011100011111001010000100010000000
000110100000000000000111100000011011101000000000000000
010000000001000000000000000000011011000000100100000000
100000000000000000000000000011001000010100100000100000

.logic_tile 8 10
000000000000000000000000001001111011011001000000100000
000000000000000000000000001111011100010110000000000000
101001000001000111100010110001101110000010000000000010
100010000000000000000011000101100000001011000000000000
010000000010101001000011100000000000000000100100000001
110000001011010111000100000000001010000000000000000000
000011100000000011100111101000000000000000000110000000
000000000000001011110011100101000000000010000000000000
000000000111110000000000000011111001000100000001000000
000000000000011111000010000000011010101000010000000000
000000000000000001000111111101111100001000000000000000
000000000000000001000111001011110000000000000000000010
000000000000000111100000001001101110010100000000000000
000000001001000111000011100011001101111000100000000000
010000000000000111000010000111101100000101000000000001
100000000000000000100100001111000000001001000010000000

.logic_tile 9 10
000000000000100111000011110000000001000000100100000010
000010101110010111000111100000001011000000000000000001
101001001000000000000000000000000000000000000100000000
100011000010000000000011001001000000000010000000000100
110010100100000000000111100000000001000000100110000000
110001000110000000000100000000001001000000000000000000
000100000000000000000011110111101100000110000000000100
000110000000000000000110100001110000000101000000000000
000000000000000000000000010000000000000000100101000000
000000000000000000000011110000001000000000001000000010
000000000100100111100000001101000001000010000000000000
000001000000010000010000000011101011000011100000000000
000100000000000000000010001000000000000000000100000100
000100000001000000000000001101000000000010000000000000
010000100000000000010010000000001000000100000100000000
100001000010100000000000000000010000000000000000000000

.logic_tile 10 10
000000100000000000000000010011001000001100111000000100
000011100001010000000010100000101001110011000000010000
101100000001000111100000000101101000001100111001000000
100101000110100000000000000000001111110011000000000000
010000000110000000000111000111101001001100111010000000
110000000000000000000100000000101010110011000000000000
001100000000000111100110100101101001001100111001000000
000000001000000000000000000000101000110011000000000010
000000000001000001000111100001101001001100111010000000
000010101110100011000000000000001111110011000000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000100000110100000000000010000000000000000100100000000
000100001010010000000010100000001100000000000000000010
010000000001010001100110110101111110001100110000000000
100000100000000000000010100000001100110011000000000110

.logic_tile 11 10
000111000000100000000000000011011110000010100000000000
000110000000010000000000000000011010001001000000000000
101001000000001000000010100000000000000000000100100001
100010001100000001000000001011000000000010001001000000
010010001010000101100011100000000001000000100101000000
110001000000100000000000000000001000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000010001101000000000010000000000000
000000000100001011100110101000011100000110000100000000
000010100000000001100000000111001100000010100010100000
000000000100001011000000000000011111010110000100100010
000000000000000101000000001111001001000010000000100000
000000000100000000000000011000000000000000000100000001
000000000000000000000011110011000000000010000000000000
010000000001000001000000001000000000000000000100000100
100000000000001111000011000111000000000010000000000000

.logic_tile 12 10
001010000000000011000010100000000001000000100100000100
000001000000000101100000000000001010000000000001100000
101000000000000101000000010000000000000000100100000010
100000000000000000100011100000001000000000000000000100
010001000000010000000010010000001100000100000101000000
110010101100000000000110110000000000000000000000100000
000001000000000001100110000000011011000110100000000000
000010000000000000100000001001011101000000100001000000
000000000000100101100000010000011000000100000100000000
000110000000010000100011100000000000000000000001100000
000010000001010000000111001001011100000111000000000000
000010000010000000000011111011010000000010000001000000
000000000000100000000000001000001010010010100000100000
000000000110000000000010001001011101000010000000000000
010010000110000000000110100011011110000010100000000000
100000001010000000000000000000111111001001000000000000

.logic_tile 13 10
000100000010000111100010010001100000000000000110000010
000100000000000000100011100000000000000001000000000000
101000000010001111000000010111011110000110100000000010
100000000000001011000011100000111111001000000000000000
010010100001100001000010100111111011101001010100000000
010011000011010000100100000111111001101001100001000000
000000100000001111100111000101000000000000000101000100
000001001010001111100011110000000000000001000000000000
000010000000100011000011101011000001000001110101000000
000001000001010000000011110101101011000000010000000000
000000000000000000000000000101101010001000000100000010
000100000000000000000000000011010000001110000000000000
000000001010000011100110111001011010010111100000000000
000001000000000000100011101101001101001011100000000000
010000000000000000000111100101111000001101000100000000
100000000000100000000111101001000000000100000000000000

.logic_tile 14 10
000100001000000111100011100001111001010000000000000000
000001000110000101100111001011101001110000000000000000
101000100000000011100010010000011111010110000010000000
100001000010001011000110101011011010010000000010000000
010001001110101011000111100001001011010010100000000000
010010001100010001000000001101001011100010010001000000
000010000000000001000011110101000001000001010100000000
000000000000000111000110001111001111000010010000000000
001010000000000111100111111001001100001101000000000000
000000001010000000100011100101100000000100000000000000
000000000000000000000000001001101110110110000010000000
000000000000000000000010001101001001110000000000000000
000100000000010001000010010111100001000001010000000000
000010000000100000000010110001001110000001000000000000
010001000001001111000110101011101110001101000101000000
100000100110101011100110011111110000001000000000000000

.logic_tile 15 10
000100000000000000000000000111100000000000001000000000
000000100000000000000010100000100000000000000000001000
101000000001010000000000010001000000000000001000000000
100000000010000000000010000000100000000000000000000000
000000000010000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000001000001011001100000000101001000001100111100000000
000000000110100001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000001
000000001100000000000000000000000000110011000000000000
000000000001010000000110000101101000001100111110000000
000001001010100000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000001
000000000000000000000010000000001001110011000000000000
010010000000100000000000000000001001001100111100000000
100010000000000000000010100000001101110011000000000000

.logic_tile 16 10
000100000000001001100000010111111111110100010000000000
000000000000001111100011011011101100101000010000000000
101010000000000000000011100000001010000100000100000000
100010001110000000000000000000010000000000000011000001
010001000001001111000111100000000000000000000111000000
000010000000000001000011100011000000000010000010000000
000000000100000111100000001111011011000111010010000000
000000000000000000100010001011101001000001010000000000
000010000001010000000000000011101010110111110000000000
000001000000101001000011100101001001101011110000000100
000000000010010111000110101001000000000011000000000000
000000000100100001000000001101001011000010000000000010
000001001110000000000010001000000000000000000100000011
000000100000010000000010111111000000000010000010000000
010011000100001001000010000111101000000110100000000000
100000000100000101000110000001011111001111110000100000

.logic_tile 17 10
000000000000011111000000000111100000000000000100000010
000000001100111011000011110000100000000001000000000000
101000100000001011100010100000011110000100000100000000
100010100010001111000010110000010000000000000000000000
010010000000001101000111100001101111000110110000000000
010001000000000011100100000001101101000000110000100000
000000100010000111000000001001111001001000000000000000
000001000000000000000000000001011100010100000000000000
000000100000100001000000001011011100001011100000000000
000000000110010001100010000101011010101111010000000000
000000000000000101100010000011001110000000010000000000
000010101010000000000010000101011000000110100000000000
000000000000001000000011110001001010011100000000000000
000011000000000101000110101101001111001000000000000000
000000000000000001100010000011011110010110000000000000
000000000001000000000111110000101111000000000000000000

.logic_tile 18 10
000000100100000000000000011101001100000010000000000000
000000001101001001000011110001000000001011000000000000
101000000000001111100010110001101001101000000000000001
100010000000000011000011010101111000100000010000000000
111010100000011001000000000111011101101011010000000000
010001000000111111000011100101101011110111110000000000
000010100001000111000011100011100001000010100000000000
000001001000101111000010010000001001000000010000000010
000000000001110111000000001111011010111011110000000000
000010100001010000100011101101011010110001110001000000
000010100010000111000000001000000000000000000100000010
000000000110001111100000000101000000000010000000000000
000001000100000000000000001101011000001001000000000000
000000100000001001000010010101111000000001010010000000
010000000000000000000000001000011100000100000000000000
100000000001000000000000001001000000000010000010000000

.ramt_tile 19 10
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000011100000010000000000000000000000000000
000011001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100100000000000000000000000000000000
000010000000010000000000000000000000000000
000011100000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000010000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 10
000000000000010011100000001011001011111000110000000000
000010100000100000000010100111011100100100010000000000
101000001010000001000000010111101100010111010000000000
100010100100000000100010000111001000000011010010000000
010000000000011000000110001101011010000110000000000000
000010000110000111000010000101000000000101000010000000
000000000000101111100000000000000000000000100100000000
000001000110011011000000000000001111000000000010000010
000000001110001001000000010001100000000000110000000101
000000000000000001000011101001001110000010110000000000
000000000100000000000000000001101010010110000000000000
000000100010010001000000000111111000010111010000000000
000000000000000101100000000101001100111001100000000000
000000001100000001000011111101101101110000010000000000
010010100001000111000000000000000001000000100100000001
100001000000100000100010000000001111000000000000000011

.logic_tile 21 10
000000000000000000000000010000011100000010000000000000
000000000000000000000011101101000000000110000010000000
000000000000010000000000000001011111101000000000000000
000010100110000000000000000011101111011000000000000000
000001000000000000000110100000011100000100000010000000
000000000100010000000010001101000000000010000000000000
000000001101011000000000000000000001000000100010000000
000000000000011011000000000111001010000010000000000000
000001101100001101100000010000000000000010000000000000
000010000000000111000010100011001111000010100010000000
000000000000000011100000011011111110000111000000000000
000000000000100000100011101111110000000010000001000000
000001000000111000000010000111011010000010000000000000
000010100000001111000000000000000000001001000010000000
000010100100100111100110110000001101000110100000000000
000000000001000000100011001101011111000000100001000000

.logic_tile 22 10
000000100111001000000011110001001001001100111000000000
000001000110000111000011100000101100110011000001010000
000000000000001000000000010011001000001100111000000000
000000000000001111000011100000101010110011000000000000
000000001010001000000000010011101000001100111000000000
000000001010001111000011110000101100110011000000000000
000000000110000000000011100001001001001100111000000000
000000101100000000000000000000001111110011000010000000
000000000000100000000111110111001001001100111000000000
000000001110011111000111110000101011110011000000100000
000000000000001000000111100001001000001100111000000000
000001000000000011000000000000101011110011000000000010
000000001000000000000000010111101001001100111000100000
000000000000000000000011000000001001110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001111000010000000001101110011000000000000

.logic_tile 23 10
000100001000000111000000000101001001001100111000000000
000000000000000000100000000000101100110011000010010000
000100000000000000000000000111101000001100111000000000
000000100000001001000000000000101110110011000001000000
000000000000000000000000000111101001001100111010000000
000000000111010000000011100000101010110011000000000000
000000000001010111100111010011101000001100111000000000
000000000001010000000111010000101000110011000000000000
000000001000000001000000000111101001001100111000000000
000000000110001111000000000000001011110011000001000000
000000000000001000000111110001101000001100111000000000
000000000000001011000111110000001100110011000000000000
000000000000101000000000000011101000001100111010000000
000000000001000111000000000000101100110011000000000000
000000000000001101100110100111101001001100111000000000
000000000000000111000011110000001011110011000010000000

.logic_tile 24 10
000010000000000000000000011011001110000010000000000000
000001000000001101000011001101101000000000000000000000
101000100001000000000000010000011100000100000000000100
100000000000000000000011010101010000000010000010000000
010000000000011000000110111000011110000110000010000000
010000000000001111000011111001011011000010100000000000
000000000000000101100011111001111010000010000000000000
000000000100000000000111111101100000001011000000100000
000000001010000000000111100101000000000010000010000000
000000000000000000000100000000101110000001010000000000
000000000000000011100000010011100000000011000000000000
000000000000000000100011100101100000000001000000000000
000010000000000011100000000011100000000000000100000010
000001001000000111100000000000000000000001000000000000
000000001010000000000000000111000000000000000000000001
000000001010000000000011111101000000000011000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010101110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
001000000000100000000110100101100000000000000100000000
000000000110000000000100000000000000000001000000000100
101010100000000000000000000000000000000000000000000100
100000000000000000000000001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000101000100000000000000011000000000000000000000000000
000000100001000000000011001101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000110001000100111100000000000000000000000000100000000
000000000001000000000000000111000000000010000000000000
010000000010000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 2 11
000001000000010000000111101000000000000000000100000000
000000000000000111000100001001000000000010000000000001
101000000000000000000000000101100000000000000100000000
100000000100000000000011100000000000000001000000000000
000100000000001000000000010101100000000000000100000000
000100000000001011000011010000100000000001000010000001
000010000000000001000000000000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000000000101000000000000001011111000100000110000000
000001001010010111000000000011101111011110100000000000
000000000001000000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000000
000100000000101000000000001101001110000000110100000001
000100000001010011000000001111101100001001110000000000
010000000000001111100111000111100000000000000100000000
100000001110001001100000000000000000000001000000000000

.logic_tile 3 11
000000001010001000000000000011011000000000100100100000
000000000000000001000000000000011000101000010000000001
101000000000010000000010000111001111010000000100000000
100000001010000000000000000000011001101001000010000010
000100000000000101000000000000001010000000000010000001
000100100000000101000010000101000000000100000010000101
000000000000101000000111110111101100000000100100000000
000010001011000001000110001101001101010110110000000000
000000000000000101100011100001111011010100000110000001
000000000000001001000100000000101100100000010010000010
000000000000101000000000000000000000000000100100000000
000000000000000101000000000000001111000000000010000010
010000000000000001100010010001111011010100000110000000
110000000000000000000010100000111011100000010010100000
010110000000001001000110001000011111000100000100000001
100110001010001101100000000111011001010100100010100000

.logic_tile 4 11
000001000000000011100010001001101001110000010010000010
000000100001000000000100000001011011010000000000000000
101000000000001001000111101000000000000000000100000000
100001001110000011000100000101000000000010000000000000
110000001110001000000000001001111000001001000000000000
010000000000000101000000001011100000000101000000000001
000110100000000111100010000111011011101000000010000000
000101000110100111100100000101011000100100000000100000
010000000000000000000000000000011100000100000100000000
110001000000000000000011000000000000000000000000000000
000010100000110001000000011101111011100000000010000000
000000000100000000000010000001011110111000000010000000
000100000000000001100000000111100000000000000100000000
000100000000000000000000000000100000000001000000000000
010000000001011000000000000000000000000000100110000000
100000001101000001000010000000001000000000000000000000

.logic_tile 5 11
000000001100100111100011100000000000000000100100000001
000010100001011001000011110000001000000000000000000000
101000000001000000000011101000001100000000000110000000
100000000100101011000000000011000000000100000000000000
010001001010000011100000000001100000000000000100000000
010010101000000000000000000000101100000000010000000000
000000000000001111000000000000000000000000100100100000
000000000000000111100000000000001000000000000000000000
000000001010000000000011100111011111010110000000000000
000010100000001111000000000101001000000001000010000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000001011000000000010000001000000
000000001010100000000000000001011010000000000000000000
000000000001001101000000000000100000001000000000000010
010000000001010000000000000000011010000100000100000000
100000000100001111000000000000000000000000000010000000

.ramb_tile 6 11
000011000001100000000000000000000000000000
000010001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100110100000000000000000000000000000
000011100001000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 11
000001000000010000000000001000000000000000000100000000
000000100000101001000010101001000000000010000000000010
101101100000000000000000010000011010000100000100000000
100001000000000000000011100000010000000000000000100000
011000000110000000000011110101000000000000000100000000
110000000000000101000011100000100000000001000001000000
000000000000000000000111101001001000010110000000000000
000000000010100000000110111101011101001001000000000000
000011000000000111000111101000000000000000000101000000
000010101000000000000000001111000000000010000000000000
000000000001000001000000000111011101000011100000000001
000000000000000000000011111111111100000001000000000000
000100000001110111000011100111101100000000010000000000
000100001101010000100010010111001001101001110000100000
010000100000001000000010000000000000000000000100000000
100000000010000011000100000101000000000010000000100000

.logic_tile 8 11
000000000001000000000110100000000001000000100100000100
000000000001000000000000000000001001000000000000000000
101000100000000001000000000000011101000010000100000000
100001000000001101100011110101011110010010100000000000
010010000000001011000011100011000001000000100000000000
000001000000001111000000001011101100000001110010000000
000000000001010111000111111101111010001001000000000000
000000001000100111000011101111100000000010000000000000
000000000000000101100111100101101110010000000000000100
000010000001010000100010000000011011101001000000100010
000010100000000000000110110000001111010000000000000001
000011100000000001000011001001001000010110000000000000
000000001100000001000000000011111010000110100000000000
000000000000000000000010010000111010000000010000000001
010000000000101000000000010000011001000010000100000000
100010100000000011010011110011001110010010100000000000

.logic_tile 9 11
000010000110110011000000010101000001000010000000000100
000001001101010000000011101011101111000011010000000000
101100000000000101000110100000000001000000100100000000
100000000000001001000000000000001110000000000001000000
010010101011000000000000001011001110001001000100000000
010010100110000000000011001011000000000101000000100000
000000000001010011000000000011111111111100000100000000
000000000011100011100000000001001010110100010001000000
000001000000001001000000011011111000001011000001000100
000010000110000111100010100001100000000001000010000000
000000000000000000000110101000000000000000000101000000
000000000000001001000110101111000000000010000000000000
000000001010000000000000000000000001000000100100000000
000010100011001111000000000000001010000000000000000100
010001100000001111100010010011000001000000010100000000
100011100110000111100110110111001001000001110000000000

.logic_tile 10 11
000100000000000000000111000000000000000000000101000010
000000001110000000000000001011000000000010000000000000
101010001000010011100000001000000000000000000110000000
100000001100100000000011101011000000000010000010000000
010000000000000000000110000000000000000000000101000000
000000000000000000000100001101000000000010000000000000
000010000001000011100000010000000001000000100101000000
000001000100000000100010110000001000000000000000000000
000000000000000000000110100011000000000000000100000000
000001001000000000000111110000100000000001000000100000
000001000000010000010110000111111000001010000100000000
000000100000100000000100001001010000000110000001000000
000001001010000000000000000000011010000100000100100000
000010000000000000000000000000010000000000000001000000
010010000000000001100000000101100000000000000100100000
100000000110100000100000000000000000000001000000000001

.logic_tile 11 11
000000000000000011100110000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
101000000100010000000010010111000000000000001000000000
100000000001100000000010000000100000000000000000000000
010010000110000000000011010000001000001100111100000001
110000000001010000000110110000001101110011000000000000
000000000000100000000000000000001000111100001000000000
000000001000000000000000000000000000111100000000000000
000000000000000000000000010001001010000111000010000000
000000000000000001000010000011010000000010000001000000
000000000000000001000000000111100000001100110100000100
000000000111010000000000001001000000110011000000000010
110000000000000000000010100001100001001100110100100010
110000000001000000000000000000101001110011000001000000
110000000001000001100011000011011111000110000000000000
100000000000000000000100000000011100000001010000000100

.logic_tile 12 11
000101001010101001000000010001101100000100000000100000
000010000001001001100011110000101000101000000000000000
101011100101010011000111110011111110001010000100000100
100010000000100000110011111101000000001001000000000000
010000000000001111100000010000011000000100000100000000
000000000000001011100011010000000000000000000000000010
000011100000001101000000001111001000001001110000000000
000001001110001011100011111101011000001111110000000000
000101000000000011100000001111111110001101000100000000
000010100101000000000000000111010000001000000000000000
000000000001001001000000001000011010000110100000000010
000000000000000111100000000101001010000000100000000000
000100000010001111110000000111000001000010010100000010
000000001110001011100000000101001110000010100000000000
010000100001010011100000011001111110001001000100000000
100001000001101111000011000011100000001010000010000000

.logic_tile 13 11
000101000000001111000110110001001101000110100000000000
000000100100000111100011101001001010001111110001000000
101000000001000000000111101101001100101000010000000000
100000001110100000000011110011101111111000100010000000
010000001010000000000010000011011110010000100100000000
000000000000000000000011010000101111101000000000000000
000000000001010111000110000000011000010110000100000000
000000000011011101000000001001011101010000000000000000
000001000001100011100110101101011010000010000000100000
000110001101010111000110110111100000001011000000000000
000000000000000111100000000101100000000000000100000000
000001000000000001000000000000100000000001000000000010
000000001010101000000111010001011000001110000000000001
000000000001010011000010010001110000000100000000000001
010000000001011111000000000011101100000100000000000000
100001000000001111100000000000011110101000010000000000

.logic_tile 14 11
000100000000000000000000000000011010000100000110000001
000100000000000000000011100000010000000000000000000000
101010101011010000000110000101101110000000000001000010
100010000000000101000011100000011110100000000000000000
011000000000110111100010000000000001000000100100000001
000000000001011001000100000000001000000000000000000010
000010100110000101100000001000001010000000100000000010
000010000100000000100011111001011010010100100000000000
000100001011100000000011100000000001000000100101000000
000010100001110000000100000000001110000000000000000000
000000001100000000000000000101000000000000000101000000
000010000001000000000000000000000000000001000000000010
000000000000000000000110101111101101001000000010000000
000000000000001111000100001001111111101000000000000000
010000000001010001000010000001000000000000000100000000
100000000001000000100010000000100000000001000000000000

.logic_tile 15 11
000000000001111001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010001
101000000000000000000000000000001000001100111100000000
100000001010010000000000000000001000110011000000100000
000010001010100000000000000000001000001100111100000000
000001000010000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000100000000000000000000000001001001100111100000000
000100001010000000000000000000001100110011000010000000
000000001011001001100000010000001001001100111100000001
000000000000100001000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000100
010010000000000000000110000111101000001100111100000000
100000001100000000000000000000100000110011000000000000

.logic_tile 16 11
000000001110000111100011100001000000000000010001000010
000000000000001111100100001101101010000000000000000000
101010100000011111000110110001011100000000000000000000
100000001000000001000011100000000000001000000010000000
000001000000000011000011100111000001001100110100000000
000010000000000001000011110000101111110011000000000000
000111100000001111100111001101111110111101010010000000
000000000001111111000011110101001100101101010001000000
000000000000010011100000001001111100010111100000000000
000000000000001101000000001001011100001011100000000000
000010000000000000000110110101111000001111000000000000
000000000000000001000110001101101010000111000000000000
000000000000000000000010010000011011001100110100000000
000000001110000000000010000000011101110011000000000100
010011100000110001100111000111011011001000000000000000
100000000110110000000100000001111001010100000000000001

.logic_tile 17 11
000000000000001111100010110001011011000110000000000000
000110101001000011000010100000011000001000000000000000
101000000010001000000110000000000001000000100100000000
100000000010000111000000000000001111000000000001000000
110000000010101111100011100111001000001011100010000000
110000000000011011100000000001011010000110000000000000
000010100001001000000000000000000001000000100100000000
000000000000001011000010100000001101000000000000000000
000000000100101000000110000011001010010111100000000000
000000000001000111000000001101101001000111010000000000
001000000001010000000010001001111111000000010000000010
000100000000000000000100000101011110100000010000000000
000000000001011000000111000001101010010111100000000000
000000001010110001000100001101101100000111010000000000
010011000000001001000110100111100000000000000100000000
100000000000100001100010010000000000000001000000000000

.logic_tile 18 11
000001000000000000000000001000001011000110100000000000
000000001110001111000000001101001010000100000000000001
101000001010000000000000000001101100000000000000000000
100000000000000000000011100000110000001000000001000000
010000000000011000000010000101000000000000000100000000
110000001110001011000110000000100000000001000001000000
000010100000000101000111100111000000000000000101000001
000001000000000000100110110000100000000001001000000000
000001001100100011000000010101100000000000000110100000
000010100000000000100010000000100000000001000000000000
000010100000000000000111000001000000000000000100000000
000000000110000000000100000000000000000001000000000100
000000000000100000000110100011000000000000000100100100
000010000001000000000100000000000000000001001000000000
010001001010000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000000000100

.ramb_tile 19 11
000000000010000000000000000000000000000000
000100001110100000000000000000000000000000
000000100001010000000000000000000000000000
000001100000000000000000000000000000000000
000000000010110000000000000000000000000000
000010000000100000000000000000000000000000
000010000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 11
000000000000000111100000000000011111000000000000000000
000000000010000000000010010101011000000100000000100000
101000100000001101000000000000000000000000000110000000
100001001010000011000000000001000000000010000000000000
010000000000001011000010000000011100000100000100000000
110000000110000011100100000000000000000000000000000000
000000101000000111000000000011000000000000100000000000
000000000110000000000000000000001110000001000010000000
000000000000001000000000001011101011000001000000000000
000000000000000111000000000101101101101001000000100000
000010000001000001000011110111100000000000000000000000
000010100000000000000111000000001111000000010000100000
000000000000000111000011110011111000101011110000000000
000000000000001111000010000111101111111001110001000000
011000000001110111100000000001000000000000000100000000
100000000000000000100010000000100000000001000000000001

.logic_tile 21 11
000000000000000000000000010011000000000011000000000000
000000001110000000000011110111000000000010000010000000
101000000010000111100111101111100000000011000000000000
100000000000100000100000000011000000000001000010000000
010010101010100001000000000001111000101000010000000000
000010101100010001000000000101101001000000100000000001
000000000000000000000011111011001011101000000000000100
000100001100000000000111101011001000011000000000000000
000010100000000011100000000001101011100000010010000000
000001000000100001100000000101001011010100000000000000
000010100001000111100110101101001111101000000000000100
000000000000100000000000000001011011100000010000000000
000010100011010111000110100011000000000000000000000001
000000000000100000100000000111000000000011000010000000
010000001100000111100000000000000001000000100100000000
100000000000100001100000000000001110000000000000100010

.logic_tile 22 11
000000100000010000000000000111101000001100111000000000
000100100000000000000000000000101111110011000000010001
000000000000100111000111100001101000001100111010000000
000000000001011111000111110000101110110011000000000000
000000101010100000000011100101001000001100111000100000
000001000001011111000011100000101011110011000000000000
000000000000000001000000000001101000001100111000000000
000000000001010000000000000000001010110011000000000000
000010000001000000000000000111101001001100111000000010
000011000000000000000000000000001111110011000000000000
001000000000000000000111000101101001001100111010000000
000100001010000000000110010000001101110011000000000000
000001000000000000000111000001101001001100111000000010
000000100000000001000000000000001110110011000000000000
000000000000001001000111010011101001001100111000000000
000000000000100111000011100000101001110011000000000000

.logic_tile 23 11
000000000000001000000000000101001000001100111000000000
000000000000000111000000000000001110110011000010010000
000010000000100000000000000011101000001100111010000000
000001000001000000000000000000101111110011000000000000
000000000011001111000000000111101000001100111000000001
000000100000101111000000000000101010110011000000000000
000000000000000000000010000111001000001100111000000000
000000000110000000000000000000101101110011000001000000
000001000010100101000110100111101000001100111000000000
000000000000001111000011110000001101110011000000100000
000000000000000001000000000011001000001100111000000000
000010000000000000000010010000001110110011000001000000
000000001111011101100111100011001001001100111000000100
000000001110100101000110100000001011110011000000000000
000011000000001000000000010001001001001100111000000000
000010100000000111000011110000001100110011000010000000

.logic_tile 24 11
000000000000000000000111110001001010000100000000000000
000000000000001101000110000000110000000001000000000000
000000000000000101000111110111011000000100000000100000
000000000000001111100111100000010000000001000000000000
000000000010001111100010010111001100000010000000000000
000000000000001011100111110001101010000000000000000000
000010000010000000000011100101100001000010100000000000
000100000000000000000011110000101000000000010000000000
000000000000000101100000001000000001000010000000000000
000000100110000001100000001011001111000010100010000000
000000000001011001100111001001101011000010000000000000
000000000000011101000111111011011011000000000000000000
000000000000000011100111000011111110100000000000000000
000000000000000000000010001001011111000000000000000100
000011100010100000000010011011011100000010000000000000
000000000000010000000011111001001010000000000001000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
001001000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000000011100110001011001011010110110000000000
100000000110000000100000001101011101010001110010000000
000000001110001000000111100111111101010110000000000000
000000000000000001000000000111111011111111000000000000
000000000000000000000010101011011110101000010000000000
000000000000000000000010101001101010010110110000100000
000000001110001000000000000000011100000100000100000000
000000000000000001000010010000000000000000000000000000
000001100000000111000011111111101101100000110000000010
000011101110000000100010110111011111110100110000000000
000101000000101001000000000111000000000000000100000000
000110000000001111000000000000000000000001000000000000
010000000000001111100000010000011100000100000100000000
100000000000000001100010000000010000000000000001000000

.logic_tile 2 12
000100000000101101000010100111001000000000000000000000
000100000000011111000011111011110000001000000000000100
101000000000000000000011111101101111001011100000000000
100000000000000000000111111111111010010111100000000000
000000000000000001100011100001011011011110100000000000
000000000000000000000000001001011100101110000000000000
000000000000010101000010100101101101101001010000000010
000000000000110111000011111001111001100101010000000000
000000000010100000000111111001011011011110100000000000
000010000001010000000111010101111001011101000000000000
000000000000100101100000001101001011010100110000000000
000000000001010111100000000111011100111100110010000001
000100000000000000000010010000000000000000000100000000
000000000000000000000011000001000000000010000000000000
010010000001001000000000000000000000000000000100000000
100000000000100001000011101011000000000010000000000000

.logic_tile 3 12
000000000000100000000010110011001100000000000000000000
000000000001010000000010100000011111000000010000000001
101000100001000000000000000000001111010000000000000000
100000001010100000000000001011011100000000000000000000
010001000000000000000011100101000000000000000100000000
110010100000000000000110010000100000000001000010000000
000101000000001000000000011000000000000000000100000000
000100000000011111000010100101000000000010000010000000
000000001110000001100111000011011010010000000000000000
000000000000010000100111110000111111000000000000000000
000010000100000001100010101000000000000000000100000000
000010101010000000100000000111000000000010000000000100
000000000000000000000111000001011100011101010000000000
000000000001010000000000001001111101101101010010100000
010100000000001000000000010000000001000000100100000000
100101000110001101000011100000001111000000000000100000

.logic_tile 4 12
000000000000101101100000011001111011101001000010000000
000000000001010111000011001101101101111111000010000001
101000000111000011100010100000011010000000100000000010
100100000000100000000100000000001010000000000000000010
010000000010101001000000001001011100111100110010000000
010000000001001001100000001011001111101000010000000001
000000000100001111000111101001011010001000000000000000
000000101010000101000000000001000000000110000010000000
000110000110000000000000000000000000000000100100000000
000101000000000000000000000000001010000000000001000000
000000000000010011110000000000000000000000000100000000
000000000000000000110010000111000000000010000000100000
000000000000000000000111000000000001000000100100000000
000010100000000001000000000000001110000000000000000000
010000000000100111100000010000000001000000100100000000
100010100100010000000011010000001111000000000000000100

.logic_tile 5 12
000000000010000111100000011011101010001001000001000000
000010000000000000100010100011100000001010000000000000
101000001100010000000011100111111000100001010000000000
100010000000100111000010001101111100010000000010000001
000000000000000000000000000001000000000000000100000000
000010100001011111000011100000000000000001000010000000
000000000000000000000010100001000000000000000110000000
000000000110000000000000000000100000000001000000000100
000000100110001111000000000011111000000000100000000000
000001000000000111100000000000111110101000010000000010
010000100000000000000110000001111010000100000000100000
110001100000001001000000000000010000000000000000000000
000001001110100001000111101111101010111000000000000011
000010000001010000000000001001111111100000000000000000
000000000000000000000011110000001100000100000100000000
000000000000000000000111110000000000000000000000000000

.ramt_tile 6 12
000100000001000000000000000000000000000000
000110000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110100000000000000000000000000000
000010100001000000000000000000000000000000
000000100001000000000000000000000000000000
000000001110110000000000000000000000000000
000010101110000000000000000000000000000000
000011100010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010000001000000000000000000000000000000

.logic_tile 7 12
000001000000010111100010001111011101000110100000000000
000010000001010000100111100001111100000100000000000000
101011000010000000000000000101100000000000000100000000
100001000110000011000000000000100000000001000000000010
110101000000000000000110000000011110000000100010000000
010010100000000000000011100000011011000000000001000010
000000000000000000000010010111100000000000000100000100
000000000100100000000011100000100000000001000000000000
000100000110000000000000011101011010010010100000000000
000100000001010000000011110011111111000010000000000000
000010000000000001000111100111100001000000010000000000
000001000000000001000011100111001110000001110010000000
000000000000000000000111010001001000010010100000000000
000000000000101111000111101001011111000001000000000000
011100000100000101000010001000011101000100000010000000
100100000000001111100010000111011100010100100000000000

.logic_tile 8 12
000111000000000111100010101001001010001001000000000000
000111000001010000000011111011010000000101000000100000
101000000000001000000011100111111000001000000000000010
100000000100000101000111101011110000001001000000000000
010001001000101000000110111111011001100001010000100000
110000000001010101000111101111011001111011110000000000
000000000000000111000111100000001100000100000100000010
000010100010101111000100000000000000000000000000000000
000000100010011000000110100101011100001101010000000000
000001000000101111000100001001011111001111110010000000
000000000001000001000010001101101111000011100000000000
000000000000110000000011110111001010000001000000000000
000001001010100001000010000011101001101011010000000000
000000000100001111100000001111011000000010000010000000
000000001100001000000111100101111111000011100000000000
000100000000001111000100001101111010000010000000000000

.logic_tile 9 12
000010100000001000000111101011111100001000000000000000
000000001100001111000011101111010000001001000000000000
101010100000000101100110100111100000000000000100100000
100001000000000000000000000000000000000001000000000000
110110101010100000000000000001000000000000000101000000
010100100001000111000000000000100000000001000001000000
000010100000000001100000000001000001000001110100100000
000001000000000000000011101011001011000000100000000000
000000001000000000000110110001101110011101100000000000
000000000000000001000011010011101001101101010010000000
000010100000100001000010000111011111000000000000000000
000000000000000000000000000000111101100001010000000000
000000000001001000000010001101011000100010110000100000
000000000001000001000000000101001100100000010010000000
010010100000000101000110000000001100000100000100000010
100001001100000000000000000000000000000000000000000000

.logic_tile 10 12
000001001100010000000110101001000000000010010100000010
000010100000000000000100001001101100000001010000000000
101000100000001000000000010001101010010010100000000000
100000001001010011000011010000101111100000000010000000
010000000000000111000000001101101100001011000000000000
000000000000001111000000000011110000000001000010000000
000000000000000001000000000001101100001010000100000000
000000000000001101000011100111000000001001000000000000
000000000001000101100111100101101100001110000100100000
000000000000000001100000000011000000000100000000000000
000000000001001000000111100000000001000000100100000000
000000001000100011000000000000001110000000000000000001
000000001101010000000011100000001011000110000100000000
000000000000101001000110000011001010010100000000000000
011010000001111000000000011111000001000001110001000000
100000000000010111000011011011101111000000100000000000

.logic_tile 11 12
000000000000101000000000000111011000010110000100000000
000000000001001011000000000000011000100000000010000000
101000000000010111000111100000011000000100000111000000
100000000010000000000111100000010000000000000000000000
010000000111011000000010000111100000000010010110000000
000100000000000011000100000011101000000010100000000000
000010000000000001000010000111100001000001010001000000
000000000100000000000100000101101000000010010000000000
000001000000001000000111000000011111000010100000000000
000010000110001011000100001101001110010000100010000000
000010000000000000000010010101011100000110000010000000
000110000000000001000010110000111110101000000000000001
000000000110101000000000001011011101001001010000000001
000000000001000111000000001101111100001001100000000000
010000000000100001000011110101100000000000000100000000
100000000001011101100011000000000000000001000000100001

.logic_tile 12 12
000000000000100001000010101011100001000010010010000000
000000100001000000000100000101001101000001010000000001
101000000000000000000010010101101011010110000010000000
100000001110000000010111000000111110000001000000000000
110000001010000111000111100001001110000110000000000000
010000000001000000000000000101001110001001010000000000
000100000000000111000111100000000000000010000101000010
000100000100001111000100000000001101000000000000000000
000000000000001111100110011101101100001110000000000000
000000100000001111100011111011000000000100000010000000
000000000000001011100011110011011111000110000000000000
000010100000000011100110110000011001000001010000000000
000000001101000001000000001000001001000100000000000000
000010100001110001100000001001011101010100100010000001
110010100000001000000011100011011101000010100010000000
100001000000001101000000000000001101001001000000000000

.logic_tile 13 12
000000000000001011000000000011100000000001010100000000
000000000000011111000000000011001000000001100000000001
101000000000010000000111000101000000000000000110000000
100000000000000000000011010000000000000001000000000000
110000001100100101100000000000011001010010100000000000
010000000000010000100010101111011110000010000000000000
000000000000000001000010010001000000000000010100000010
000000001010000000000110110001001011000010110000000000
000000000000000011000000000111111010001101000100000000
000000000000001111100011110001010000001000000000000000
000000000001010011000011001001111011101001010100000000
000010100110001111000000001011111111100101010000100000
000000100000000000000111111011001111000000110000000000
000101000000000000000010000011011010000110110010000000
010001000000001001000010010111100000000000000100000000
100010101010001001000111110000100000000001000000000100

.logic_tile 14 12
000011100000001011100000011001000001000010100001000000
000000000001001101100011110001001100000010010000000000
101000000000000000000000011001101100111001010000000001
100000000000001111000011001011111111110000000000000010
110010100110001101000111011111101010110001110101000000
110001000001000111100111011011001100110000010000000000
000000000000011111000011111101001000000011110000000000
000000100001010001100111000101011101000011010001000000
000000000110000001000010010101001100000110100000000000
000000001000000001000010111101101000001111110000000000
000010000000100000000110000011101110000110000000000001
000001001011000001000110000000001000000001010000000000
000000000000100011100111100101101111101000010000000000
000000000001011111000111111011101011110100010010000000
010000000001101000000000000000011010000100000101100000
100000000010111011000000000000000000000000000000000010

.logic_tile 15 12
000001001000001001100000000000001000001100111100000000
000000100000100001000000000000001000110011000000010000
101000100000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000010000000000000111001000001100111100000000
000000000001000000000000000000100000110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000001001110000000000110000000001001001100111110000000
000010000001000000000000000000001100110011000000000000
000010000000001000000000010000001001001100111100000100
000000000000100001000010000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000110000000000010000000001101110011000010000000
010000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 16 12
000000001000001111100111011101100000000010100000000000
000000000000000001000111110111001111000001000000000000
101010000000010000000110110101001101010111100000000000
100000001000000011000011111101011110000111010000000000
010010001010000101100000011111000000000000100000100001
010000000000000000000011101001101000000001110000000000
000000000000001011100111011000001100000000000000000000
000010100010001011100111101001010000000100000001000000
000000000000000001000111101000000000000000000100000000
000000000000000000000011000011000000000010000000000010
000010000000001011100000001111011011000000010000000000
000001001100101011100010001101001100100000010000000000
000000000000010001100111001001001100001101000000100010
000000100000100000000010001101100000000100000000000000
011000000001001001100000000001111100000000100000000010
100000000100001101000000001011011000010110110000000100

.logic_tile 17 12
000000000000010111000000000101111101010111100000000000
000000000000100000000000000101011100001011100010000000
101000000000000011100110011101011001010111100000000000
100000000000001111100011100001011001000111010000000000
010011001010100011100011111011011011001111000000000000
110011000001010011000011100001011011000111000000000000
000000000000000011100111000011101101101001010000000000
000000001000000111110010010101101111011111110001000000
000001000001100001100110111111111011010111100000000000
000100000000110101000110000101001110000111010000000001
000000000101011001000111101000000000000000000100000000
000000001010110111100111110011000000000010000000000000
000000000000100001000000000001001010111100100000000000
000010100001010000000000000111011101111100110001100000
010000001010000001100000000000000000000000100100000000
100000000000001111000010000000001101000000000000000000

.logic_tile 18 12
000000101110010000000000010000000000000000100100000100
000000000000110000000011000000001110000000000011000000
101000000001010000000000010000000001000000100110000001
100000000000101111000011100000001110000000000000000000
010001100000000001000000001000000000000000000000000100
000110000000010001000000000001001010000000100000000000
000010100000011000000000000101011000000110100000000000
000000000100001111000000001011011010001111110010000000
000000000000000000000111100000011010000100000110000011
000100000000000000000000000000000000000000000000000010
000010100000100111110000000000000001000000100110000001
000010000010000000100000000000001100000000000010000010
000000000000000111000000000000000001000000100100000000
000000000000000000100000000000001110000000000011000010
010000001100001001000000000001000000000000000100000001
100000000000000111000000000000100000000001000000000010

.ramt_tile 19 12
000001001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000010010000000000000000000000000000

.logic_tile 20 12
000000000001000000000111001001011111010110100000000100
000010100000100000000000000101111101101001000000000000
101010100000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000100000
110000001010000000000000000000000001000000100101000000
110000000000000000000000000000001111000000000000000000
000000100000000001000000000000000000000000100100000000
000001100000000000000000000000001111000000000000000000
000010100001010000000000000000001110000100000100000000
000001000000101111000011110000000000000000000010000000
000000000101001111100000000000001100000100000100000000
000010000000101011000011110000000000000000000000100000
000010100100001000000111000000000000000000100110000000
000000000000000011000011000000001101000000000000000000
010000000100100000000111011011111010000011110000000000
100000000000010011000011010011001001000011010000000000

.logic_tile 21 12
000000000000001000000000010101101111000110000000000000
000011000000001101000011110000111011000001010001000000
101010100001000011100000001001011101100000000000000000
100000000110010000000000001101011000110000010000000001
110001000110101111000010110000001010010110000010000000
110000000000000111000111100000011010000000000000000000
000000000000000000000111110101000000000000100010000000
000000000110000000000011000000101010000001000000000000
000000000000101000010000001101111000111000000000100000
000000100000010101000010000011101001010000000000000000
000000000000001000000000011011001101101000010000000000
000100000000101111000010100001011011000100000000100000
000000000110000000000011100000001010010010100000000000
000000000000000000000110010000001011000000000010000000
010010100100000000000000000000001010000100000100100000
100000000110100000000000000000000000000000000010000000

.logic_tile 22 12
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101110110011000000010000
000000000000000011100111110001101001001100111000000100
000000000000000111000111100000101111110011000000000000
000000000111001000000111100011101001001100111000000100
000000001110101111000100000000101100110011000000000000
000010000000000111100000000101101001001100111000000000
000000000000000000100000000000001000110011000010000000
000010100001010000000011110111001000001100111000000001
000001000011110000000011010000101011110011000000000000
000000001010001000000011100001101000001100111000000010
000000000001011111000000000000001101110011000000000000
000010100001011001000000010111001000001100111000000000
000001000010111011000011100000001101110011000000000000
000011100000000111110000000111101000001100111000000000
000010000000000000000010110000001010110011000000000010

.logic_tile 23 12
000000100000010000000010100111001000001100111010000000
000100000110000000000110110000001100110011000000010000
000000000000000101000000000101001000001100111000000000
000000001000000000100010110000101111110011000000000000
000000000010010111100010000101101000001100111000000000
000000000010100000000000000000001111110011000000000001
000000000000000000000000000101001001001100111000000000
000000000000001101000000000000001111110011000000000010
000000000001011000000000000111101001001100111000000100
000100000000100011000000000000001001110011000000000000
000000000000001000000010000001001001001100111000000000
000000000000000011000111100000101101110011000000000100
000000000001000000000010100001001001001100111001000000
000010000100100101000110110000101100110011000000000000
000000000000001000000000010011101001001100111000000000
000000000000000111000011110000101000110011000000000100

.logic_tile 24 12
000000000000100000000011101000011100000100000000100000
000000000111010001000100001111000000000010000000000000
101000000000000000000011101101000000000011000000000000
100100000001000000000100000111000000000001000000000000
011011100000000111100110001011000000000000000000000000
000011000000000000100000000111000000000011000000000001
000000000000000001100000010000011010000100100010000000
000000000000000000000010000000001110000000000000000000
000000101010001111100010101111011010101000100010000000
000001000000000011100100000011011100111100100000000000
000000000100000111100000000000000000000000100110000000
000000000000001111000010110000001001000000000000000000
000000100000001000000000001111101110100001010000000000
000001001110000111000000000101101000111010100000000000
010000000000001001000010100101011101000010000000000000
100000000000001011000110011011111001000000000000100000

.dsp2_tile 25 12
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000100000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000001000000000000000000011001101110011110100000000000
000010100000000101000011010001011100011101000000000000
101000000001011001100000001000001111010000000000000001
100000000100100111000000000011001010000000000000000000
000000000000001000000000000011101010010000000000000010
000000000000001011000000000000001110000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000101000100000011000000000010000000000000
000000000000001011100000001101101011010010100000000000
000000000000001011000000001101001100110011110000000000
000000000001010101000000000000001000000100000100000000
000000000000101001000000000000010000000000000000000000
000001000000000101000000010000011100000000000000000001
000010100000000000000011010001001110000000100000000000
010000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000001011100110100000000001000000100100000000
000000000000000101100011100000001011000000000000000000
101000000001000101000010101001001010010001110000000001
100000000000100000100011111111011011110110110010000000
010000000000000101000110001001111001101001010000000000
010000001010000000100010000111101111100101010000100000
000010100000001000000110100011111100000111010000000000
000000001010000101000110101001011100101011010000000000
000100000000000001000000010001011000010110110000000000
000101000000000000000010010111011111010001110000000001
000000000001001000000111011001101100010001110000000100
000000000000101011000011000101111110111001110010000000
000010100000001101100111000001101100010000000010000000
000000000000001111000100000000001010000000000000000000
010000100001000101110111011111111101010110000000000001
100001000110100000000111111011001011111111000000000000

.logic_tile 3 13
000101000000100000000110101101001010000111000000000000
000100100001010000000100000001100000000001000000000000
101001000111001000000010001000000000000000000100000000
100011000000100111000100001101000000000010000000000000
000000000000101111100000010000000000000000000100000000
000000000110000101100011010101000000000010000001000000
000010000110100111000110011101111011101001110000000000
000001001010000111100010011011101110100010110011000000
000100000000000111100000001011001000000100000100000000
000100000100000001000000001111011100011110100000000000
000000000000000101000110100000000001000000100100000000
000000000000000000100000000000001001000000000000000000
000000000000000101000000011111011010000001010100000000
000010100000000000100011011111101100001011100000000000
010000100000001001100111100111011111000000000000000000
100000000001010001000100000000001100001000000000000000

.logic_tile 4 13
000000000000000011000011110001001111000100000100100000
000000100000001011100110000000001001101000010000000010
101010100000010000000000000001111010111000000010000000
100000000010001111000010001001111101010000000010000000
000000001000011000000000001111101100000000100100000000
000000000000001111000000000111001000101001110000000000
000000000000000000000010010000001111010000000001000000
000001000100000000000011111111011111010010100000000000
000001000100100001000111001101100000000001010001000000
000000000001010000000100000011101111000001100000000000
011000000001011000010110001001011000101001000000100100
110000000000111011000000001011101010111111000000000000
000100000100001011100011101001001111101000010000000101
000000000000000001000010001101001001000100000000000000
010000100001001011100000010000001110000100000110000001
100001000000100011000011010000000000000000000011100010

.logic_tile 5 13
000000000000000011000111001101100000000010000000000100
000000000000000000100110010011101010000011010000000000
101010000001000111100111100101101000010110000000000000
100000000000100000000100000101011000000001000010000000
110010000000000101100011101000000000000000000101000000
010010000110000001100100000111000000000010000001000000
000000000001001101100010011111101000001001000000000000
000000000000000011000011010101110000001010000001000000
000001001010000000000000001001101000000010100000000000
000000101010000000000011111011011110000010010010000000
000010100000000000010111100101101001010000000000000000
000001000001011111000011110000111101100001010010000000
000001000000100001000010101001101000000010100000000000
000000001011000000000000001111111110000010010010000000
010000000000001101100111100111001011010000000000100000
100000000000000011100100000000111110100001010000000000

.ramb_tile 6 13
000001000000100111100000000111111000001000
000010110001010000100000000000000000000000
101010000000000101100000000011111010001000
100000000000101001100000000000100000000000
110001000000100000000111100001011000000000
100000101011000000000100000000000000000000
000100000111001101100011100111111010000010
000100000000101011100000001111000000000000
000001000000000001100000000101111000000000
000010100100010000100000001101000000000000
000000000001010111000000000101111010000000
000000000000000111100010000011100000000000
000011101010000000000111101011111000000001
000101000000010000000111110001000000000000
110000000000000011100000011111011010100000
010000000000000001000010011111100000000000

.logic_tile 7 13
000010100000001111100111101001100000000010100000000000
000000000001011111100111110101001000000010010010000000
101000101010000001000110100011101110000110000010000000
100000000000000000100111100011101001001010000000000000
010001000001000000000011100011011011010000100000000010
110010001010000000000100000000111111101000000000000000
000010101010001001100111101001001110000110000000000000
000000000000001111000110111001101001000101000000000000
000000001100000111000011100000011100000100000100000000
000000000000000000100100000000010000000000000010000000
000000000000000000000110100000000001000000100100000000
000001000100100000000011000000001000000000000000000000
000010000000000011100000001001000001000011100000000000
000000000000000000100000001001001011000010000000100000
010000000011010101000010101000011110000100000000000010
100000000100000000100100000101001101010100100000000000

.logic_tile 8 13
000011100001010111100111010001000000000000000100000100
000011001110000000000111110000000000000001000000000000
101000000001000001100000011101111000011101000000000000
100100000000100111000011011011101000011111100010000000
110000000110000111000110100101100000000000000101000000
110000000000000000000010000000100000000001000000000000
000000000000101001000010010101001111011101000000100000
000000101111011111000011111101101011101111010010000000
000000000000010000000000001001011000101011010000000000
000000000000100011010011000101001010000001000010000000
000100000000000001000111100000001000000100000000000000
000100000000100000100000001001011110010100000000000000
000010100000001101100010001101111100101001000100000000
000000001000000001010000001001001101011110000000000001
010000000000000000000000000011000000000000000101000000
100010000000000000000000000000000000000001000000000000

.logic_tile 9 13
000000000000000000000000011001101011000010000000000000
000000001010000000000010100101001101000011100010000000
101001101110010111000111010001000000000000110000000000
100010100000000000100110111101101010000000100000000000
110101001010000000010000000111011011000010100000000010
110100100001010001000010000000001111001001000000000000
000000001100101001000000001000001000000000000000000000
000000000001000011100010001101011011010010100000000000
000000101010100000000000000011100000000000000100000010
000000000000010000000000000000000000000001000000000000
000000000001010101000010110011101111010100000000000000
000000000000000001000111110000001001100000010000000100
000001000001101011100010001011101011000010100000000000
000010101101011111000000001001101010000001100010000000
010010000000000000000110000000000001000000100100000000
100000000000000000000000000000001010000000000000000000

.logic_tile 10 13
000000000000100111100000010111100000000000000101000001
000000100000000000100010110000000000000001000000000000
101000001000000000000000010000000000000000100100000000
100000000000000000000011010000001011000000000000000000
010000101110100001000110100000000001000000100100000000
000001000000010000000011110000001010000000000000000000
000000101010000111000000010000011100000100000101000000
000001000000000000100011110000010000000000000000000000
000100000000000011100000000000011100010100000000000000
000000000101000001000010001011011010000110000000000000
000000000001000011100011110111001100001001000000000000
000000000000000000100010000011000000001010000000000000
000000000110100001100000000001011010101010000000000000
000010000001010000000011001001011011010110000000000001
010000000001001000000000001000011000010100000100000000
100000000110101101000000000011011111010000100000000000

.logic_tile 11 13
000001000000000000000000000011000000000000000100000100
000000100000000000000000000000000000000001000000000100
101000000001010111100000000000001010000110000000000000
100000000000000000000000001011001110010100000010000000
010000000110000011100010000000011100000100000100000100
000000000100000000000000000000000000000000000000000000
000110000001010000000111001101011100000110000000000100
000100000001010000000100000001100000001010000000000000
000100000000001001100111100000000000000000000101000001
000000000000000111000000000111000000000010000000000000
000110100001001111100111000111111101010010100000000000
000100001000100011100010000000011101100000000010000001
000000000000000111100111101000011110010010100100100000
000000000000001001000100001101011100010000000000000000
010010000000001011100000011111011100001010000000000000
100011100111001011000011110111110000000110000010000001

.logic_tile 12 13
000110001000001111000000001000000000000000000100000000
000000000000000101100010001111000000000010000000000010
101000000000000000000110000101101101101010000000000000
100000000100001111010100001111111110101001000010000010
010000000000101011100000010101000001000000010000000000
010000001101011111000011110101001010000010100010000000
000001000001000001000011101001101101110010100000100000
000010100000100111000100000011011101110000000000000000
000100000001010000000111101000011000000000100000000000
000000000101110000000010000101011010010000100000000000
000000000000001111100111111001000001000001010000000000
000000000000000001000010001111001010000001100000100010
000000100000100000000000011001001010110110000000000000
000001000000010000000011100011011101110000000000000010
010001001000101101100111100011111110010000000000000001
100010000000010011100110010000101101100001010010000010

.logic_tile 13 13
000000000000000111000111110101001100000111000000000000
000000000000000011010011000001100000000010000000000001
101010001000000000000000010000011100000100000101000000
100000000001010000000011010000010000000000000000000000
110100000000000000000010000011001101111001010000000000
110100001010000001000110001101011111110000000010000100
000000000000000000000000010011001010111001010000000000
000100000000000000000011111011111000110000000000000011
000000000000000111000010000011001000101000010000000010
000000001010001111000011111101111100111000100000000010
000010100001010000000000010001001100000110000000000000
000011001000000000000010110000001011000001010000000000
000000000000000000000010000000001010000100000100100000
000000000001010000000100000000000000000000000000000001
010010001001000000000111101001011001010100100000000000
100001000100100000000011001111111011010100010010000000

.logic_tile 14 13
000000000000000000000110100101100000000000000110000000
000000000001010000000100000000100000000001000000000000
101000000111010000000111000000011010010000000000000000
100000000100100000000100000000011111000000000000000000
110010100000100001000111010011100000000000000100000100
110001100001000000000111000000000000000001000000000000
000000000000000111100111110101011100000110000000000001
000000000100000000100011100000011011000001010000000000
000000100100000101100000001011011000111001010000000000
000001000000000000100011111011011011110000000010000010
000101000000000111000010000000000000000000100100000000
000000100000000000100011100000001001000000000010000000
000000000000000000000010010000011111010000000000000100
000000000000000000000010101011001010010110000000000010
010000100000000000000000001000000000000000000101000000
100000000000000001000000001011000000000010000000000000

.logic_tile 15 13
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000001001000001100000000000001000001100111100000000
100000000100100000000000000000001000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000001100000000000000111001000001100111100000000
000000000001100000000000000000100000110011000000000000
000101000110010000000000000000001001001100111100000000
000000100000000000000000000000001100110011000000000000
000010100110001000000000010000001001001100111100000000
000000000100000001010010000000001000110011000000000010
000000001000000000000110010000001001001100111100000000
000000000001010000000010000000001101110011000010000000
010001000000100000000000000000001000111100001000000000
100000100000010000000000000000000000111100000000000010

.logic_tile 16 13
000000000001000101100111001011001001010111100010000000
000000000010100000000011101101111100001011100000000000
101000000000000001100010100000001100000100000100000000
100000001010000111000100000000010000000000000000000000
010000000000111000000000000000011110000100000100000000
010000000001010101000000000000010000000000000000000000
000000000000000000000011100101101110010111100000000000
000000000000000000000010111111111000001011100000100000
000001000000001000000110100000000001000000100100000000
000010100100000011000110010000001111000000000000000000
000011000110011000000111000000000001000000100100000000
000010000000100001000000000000001101000000000000000000
000001000000000000000110110001111010010000000000000000
000000000001010000000110001111011100110000000000000000
010000001000000000000110100001111011010111100000000000
100000000000000000000111000101011001001011100010000000

.logic_tile 17 13
000000000000001011100000010001111100101001010000000000
000000000000001111100010001001101100101111110001000000
101000000010000111100111100001001011000110100001000000
100000100000010000000000000001011110001111110000000000
010001000000001011100111100011001111000010110000000000
000000001000000011100110011111101011000011110000000000
000000000001000000000011000000011110000100000100000001
000010100000100000000000000000010000000000000010000000
000000000000101000000011110111101010100000000000000010
000000000000010101000110111011111110010100100000000000
000000000000001011000000000000000000000000000110000000
000010000000010111000000001111000000000010000010000000
000001000000100111100010010000000001000000100100000000
000010101111000001100011110000001110000000000000000010
010010001100000001000011101101011100010111100000000000
100011100000000001100011010001001010000111010000000100

.logic_tile 18 13
000100000000000011100010000011111111010010100010000001
000100000000000111100011100000001100000000000011000001
101010000000000101100111101001011010010110100000000000
100001000010000000000000000011001101010110000010000000
110001000100001011100010110001101000100100010000000000
110000000001000011000111001001011110110100110000000000
000000001100000001100111100101111110101000100000000000
000000000000000000000000000001111001111100100000000000
000001000011000011100111010111101100101111110001000000
000010000000100000100010001011001010101001110000000000
000000100000001001000000000000011100010000000000000000
000001000000001111000011110000011011000000000000000000
000000001010110111000010000000001110000100000100000010
000000000000101001100000000000000000000000000000000000
000000000000100000000110000001001011101100010000000000
000000000000010001000000000101111001011100010000000000

.ramb_tile 19 13
000001000110000000000000000000000000000000
000000100001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000100000010000000000000000000000000000
000001001000000000000000000000000000000000
000001001011010000000000000000000000000000
000000001001000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 13
000110000100000111000010101001011011110110110000000000
000000000000000001100011101011011100110101110001000000
101100000110000001000111100111111011110000010000000001
100110000001010111000100001101011000100000000000000000
110000000000001001000111110101001111111101000000000000
110000000000000111000111001011011000111110100011000000
000000001001001001000111101001001111101000100000000100
000000100010101011000011101011101010111100100000000000
010000100000000000000000001000000001000000000001000000
110001000001000000000011111111001010000000100000000000
000000000000000000000010011101001010110101010000000000
000000000000000001000010111001011110111000000010000000
000011000001100111000111001001000000000001000000100000
000011100000100001100110000101100000000000000000000000
010010100010000001000010000001000000000000000100000001
100000000100000000000000000000000000000001000000000000

.logic_tile 21 13
000010101011000000000110001001111101111101000000000000
000001000000100000000000000001001100111110100001000001
101001000000001111100000000000000000000000000110000000
100000100001001111100011110011000000000010000010000110
010000001010000011100000000001001010101000000000000000
000010001110000111000000001111101010111001110001000000
000000000110000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000001
000000001010001111000111100000000000000000000100000001
000000000000001111100110000011000000000010000010000000
000100000100000001000000000011011000000110100000000001
000000000000001111000000000000111110001000000000000000
000010100000001001000010010011000000000000000100000000
000001000000010101100010110000100000000001000000000000
010000100000000111000110001111011110110100110000000000
100001000000000000000100000001011111111100110010000000

.logic_tile 22 13
000100100010100001100111110101001000001100111000000000
000010101000011111100111110000101000110011000000010000
101000000000001000000011110000001000111100001000000000
100000000000000011000011110000000000111100000000000010
010000000000000111000000000101100001000000100010000000
010000000000000000000011110000101001000001000000000000
000000000001000000000000011001100000000011000000000000
000000000000100000000010101101100000000010000000000000
000000000001010000000010000001100000000000000100000000
000010101100000000000000000000100000000001000000000000
000010000000000000000111100111111000110110110000000001
000001000110000000000100001011101110110101110000000000
000010100000000101100111100000011100000100000000100000
000001000011010001100100001111010000000010000000000010
010000000000000000000010000111001010111000000010000000
100000001100000000000000001001001000100000000000000000

.logic_tile 23 13
000000000000000000000000000011101000001100111010000000
000000000000000000000011100000001101110011000000010000
101000000000000000000000000000001000111100001010000000
100000000000000000000000000000000000111100000000000000
010001000000000111100000000000011010000100000000000000
000010001110000000000000001001010000000010000000000010
000000101101000001000000011000011110000100000000000000
000001000000101001100011111111000000000010000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000010110101000000000011000000100000
000010000000000101000000001111100000000011000000000000
000000000000000000100000001111000000000001000000000000
000000000000000000000000001000000001000000100000000000
000000101010100000000000001111001010000010000000000000
011010000000001001000010001000000000000000000100000000
100000000010101011000110000111000000000010000000100000

.logic_tile 24 13
000000100000100000000000001000000001000010100000000000
000101001110010000000000001011001011000000100000000000
101000000000000011100000010001111111110101010000000000
100000000000000001100011101011101100110100000000000000
010000000000000000000011100011111010000100000100000000
110000000000000000000000000000100000000000000000100000
110010100000001000000110101001101110110000010010000000
110000000000000001010000000001111100110110010000000000
000000000000000001100010001111000000001100110000000000
000000000010000000000100000001100000110011000000000000
000000000000010001000111010001100000000000000000000010
000000000000000000000111100000000000000001000000000000
000010100000000000000010011011011101111001100000000001
000000000100000001000010001011101011110000010000000000
110000000000000111100111100000011110000110000000000000
100000000000000000100000000111010000000100000000100000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000001000000000000000000000000110000110000001000
000000000001110000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
010000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000011110000000000010000000000000000110000110000001000
000011110000000000000000000000000000110000110000000000
000000010010100000010000000000000000110000110000001000
000000010001010000010000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000001010100000000010100011100000000000001000000000
000000000001010000000010000000000000000000000000001000
101000000000010101000010000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
010100100000000101000111100000001000001100111110000110
110101000000010000100000000000001101110011000010000011
000000000000100001000000000000001000111100001000000000
000000100001000000100000000000000000111100000000000100
000011011110000000000000010000000001000000100000000000
000010010000000000000010000000001111000000000010000000
000000010000100001100000001000000001001100110110000001
000000010101000000000000000011001001110011000010000111
110000010000100000000000001000000000000000000000000000
110000010000010000000000000101000000000010000010000000
110010010000010101100111001001011110111001010000000000
100000010100000000000100000001101001010010100000100000

.logic_tile 2 14
000010100000000000000000010101011101011110100000000000
000000001010000000000010001001001100011101000000000000
101000000000001001100000000111100000000000000100100000
100000000000001011000000000000000000000001000010000111
000010000000000000000110000000000000000000100100000000
000000000000000001000000000000001110000000000000000000
000000000000011000000000000000011000000100000100000000
000000000000000001000011010000000000000000000000000000
000001010000000001100000000111000000000000000100000100
000000110000000000000000000000100000000001000000000000
000000010001110101000000000000000001000000100100000100
000000011110101101100000000000001011000000000000100010
000000011110100011100110010001101100000000000010000000
000000010000010000100110111111000000000100000000000000
010010010000000111100000001011101011001011100000000000
100000010000000000110000000011011010010111100000000001

.logic_tile 3 14
000000000100000101100000001011011011000000100100000010
000000000000000000000000000111011101010110110000000000
101000000001011101100110000101011001111100110010000000
100000000000000001000110100101111001101000010000000001
000001000010001111000110000011100000000000000100000000
000010000001010111010000000000000000000001000000000000
000000000001000000000000000000011001000000000000000000
000000000000100000000011110001001000000100000000000000
000000011111110111000010100000000000000000000100000000
000000011110000000100011111111000000000010000000000000
000100010000000101100000010111101101000001010100000000
000100010011010000100011110111011011000111010000000000
000000011010101000000111100000000000000000000100000001
000010011111010111000100000101000000000010000000000000
010000010000000001000000000000000000000000000000000000
100010011010000000000000001011000000000010000010000000

.logic_tile 4 14
000001000000001101100011100001001110000000110100000000
000010000000100001100000001101001010001001110000000000
101011000000000111100110001001111011111100110001000001
100010001000001111100000000001011001101000010000000000
000000001000000111000111100101000000000000000000000001
000000001110000001000111110000001110000000010000100000
000000100000001101000010100011101010000000000000000000
000001001010000011000000000000011011101001000000000000
000001011101010101100111100011011001101001110010000000
000010110000100000100000000001101011100010110010000000
000001010000100000000010001111011010000110100000000000
000000010000010001000000001011101001000000010010000000
000000010000101001000011100001011100001100000000000001
000000010000011001100100001101010000000100000000000000
010000010001010000010000000101001011010100100100000000
100001010000000000000000000011101010101000100000000000

.logic_tile 5 14
000100001010000000000110110001101011010110000000000000
000100000000000000000011111001011001000001000010000000
101000000000010011100011110101111101100010010000000000
100000000110000111100011101001101001100001010010000010
010000001000000000000111000111101100000110000010000000
110010001100010000000110001001111101001101000000000000
000000000000001111000110111000001101010100000000000000
000000001000001001100111011011001011010000100000000000
000010010000110001000011111001111110010110000000000000
000011111001010001000011010111001111000001000000000000
000000010000001000000111000000000000000000000100000010
000000010000000001000000000011000000000010000000000000
000001010110001000000110000101111101010000000000000000
000000110000000101000000000000011010100001010010000000
010100010000000001000000001001100000000001110000000000
100000010000000001110011111011001110000000010000000001

.ramt_tile 6 14
000010100000000111000010000001101000000000
000000000010000000000000000000110000000000
101010101011001000000111010111111010000000
100000000010101111000111110000010000010000
110000000000000000000011100111101000000000
010010100000001001000000000000010000000000
000000100001000000000010000001111010000000
000000000000000000000100000001110000000000
000000111100001111100111010101001000000000
000000110001011111100111010011010000000100
000000010001000000000000000101011010000000
000000011001110001000000001011110000000000
000001011110000000000000001011001000000000
000010111010000000000010001111010000000100
110110110000001001000010000001111010000000
010001011010000111100100001111010000000000

.logic_tile 7 14
000001001110000000000000010000001101010000000001000000
000000100000000000000010100111011000010010100000000000
101001000001010001100111010000000001000000100100000000
100010001110001001000110000000001001000000000000000100
000010001010100001100000010101000000000001010000000001
000001001010110000000011010101101111000001100000000000
000000000000000000000000000111111000010000000000000000
000000000000000000000000000000111101101001000000000010
000000010001110000000011110000001110010000000000000000
000010110001010000000110011011011111010110000001000000
000100010000000000000000001000000000000000000100000000
000110111000000000000000000111000000000010000000000000
000010010000100011100111001000000000000000000100000000
000001010001000000100110000111000000000010000000000000
000000010000000011100111000111001001010100000000000001
000000010000100001000100000000111000100000010000000000

.logic_tile 8 14
000010000000100111100011111101011000000010000000000000
000001000100011001100011001001011110000111000000000000
101000000000100000000011110000000000000000100101000000
100000000000011111000011110000001100000000000000000000
110001000110001111100111000000000000000000000110000000
010010001110000111000000001101000000000010000000000000
000000000000000001000000001001101010000110100000000000
000000000000000000100000000011001010001000000000000000
000010110001001011000000001001011111111000100010000001
000000010001100001000010000101011110110110100000000001
000010010001000011100011100000000000000000100100000000
000000010000100000000100000000001001000000000000000101
000001010001011001000000000011111110101110000000000000
000010010010000011000000000011101000101000000000100010
010000010001000111100000000001011110111100110000000000
100000010000001111100011110001101110101000010001100100

.logic_tile 9 14
000000000111001001100110110011111010101011010000000000
000000000001110111000010011111011000000010000010000000
101010000000001000000111100000001100000100000101000000
100000001110001111000000000000000000000000000000000000
010001001000000111000111001001000001000000110000000000
110010100000010000000100001111001101000000100000000000
000000000000011000000000010111000000000000000110000000
000000001010000101000010000000100000000001000000000000
000000010000000000000110010000000000000000000100000000
000000010101010001000010001001000000000010000001000000
000000010000000111000000001011001100010001110010000000
000001010000000000000010011111101001101011110000000000
000000011010100000000011100000001101000000000000000000
000010110001000000000100000101011111010010100000000000
010100110000000000000011101011111001010110000000000000
100100010000000000000110000101101001000010000001000000

.logic_tile 10 14
000001000000000011100000001001011001111101000100000100
000000100000000001000010000111001101110100000000000000
101000001110001101000111000101000000000000000100000010
100000000001011011000100000000100000000001000000000010
010010100001110000000011001001011101101000010100000100
010001000001011001000100000001011101011110100000000000
000000101011000000010010101101100001000001010100000000
000000000100100000000000000011101111000010010010000000
000000011110000000000000000000000001000000100100000000
000000010110100000000000000000001100000000000000000010
000000010000001001000010111000000000000000000100000000
000000010000000111000010111001000000000010000000000000
000010111010000000000010000001011110010000100000100000
000000011001000000000000000000001000101000000000000000
010000010000000101000000000011101110111001010101000000
100000010000001101100010000101111000010110000000000000

.logic_tile 11 14
000010100000010111100110000101101110000110100000000010
000001000000100000110010110000011110000000010000000000
101000100000001111100000010101001100010100000000000000
100001000010001111000011110000111101100000010010000001
110000001100100000000010001000001101000000100001000000
110000000000010001000000000001001100010100100000000000
000011000000001111000000000011011001011101100000100000
000010001010001101100011110101011000101101010000000000
000000010000000001000111111001001101111001010100000000
000000010001110011000111100011001111010010100001000000
000000011001000000000000000001001110000110000001000000
000001010000100001000000000111100000000101000000000000
000001010000000111000111110001011110010110000000000010
000000010000000101100010010000101011100000000010000000
010100010110000000000110100101101011010010100000000001
100000011100000001000000000000011011100000000010000001

.logic_tile 12 14
000000000000011111100000011111100000000000010000000000
000001000100010111100011111111001001000001010000100000
101000000000001000000010110001100000000000000100000000
100000000000001111000111010000000000000001000000000001
010001001110001101000000010011101010000010000101000000
000000100010001011100011100000011000100001010000000000
000000000000000011000000010101111100000110000000000000
000001000000000000000011110001000000001010000000000100
000100010000001000000000000101011010001010000100000000
000100010000001111000000000111010000001001000000000000
000001010000001111000000000111111001010000100010000000
000000010000000111100000000000011111101000000000000000
000000010011000101000000000101111000001011000100000000
000000010000100000100000000011110000000010000000000000
010000010001010001000110100000001010000100000100000000
100000010000000001100011100000000000000000000000000000

.logic_tile 13 14
000000000000000111000111100101011000001000000101000000
000000100000000000100100000101110000001101000000000000
101010100001001011100011110001101010000000100100000000
100001000000100011100010100000101001101000010010000000
010000001000010111100111010011011110010000100010000000
110000000001010000100111110000011111101000010000000001
000000000000001101000000010000001011010000000110000000
000001000000000101000011100001001010010010100000000000
000001010001110111100000011111000000000010000000000000
000000110011110000000011010001001101000011010000000000
000101011000000001000000001101011110001000000101000000
000100010010000111000000000001010000001110000000000000
000001011010101101000110101101111100010100100000000000
000000111111001101100100000101101110101000100010000001
010000110001000000000011000000011100000100000100000000
100000010000000000000110000000000000000000000000000001

.logic_tile 14 14
000000001000111111000000010101000000000000000100000000
000000000001110011000011000000000000000001000000000000
101100000000001000000000010000001100000100000100000100
100100000000000101000011010000010000000000000000000000
010000000001000000000011101000000001000000000000000000
000000000100101101000000001001001100000000100000000001
000100001010000111100000000000001000000100000100100010
000000000000000000000000000000010000000000000000000000
000001010100000000000011101001001100001001000000000001
000010011100000000000111110101011000001011100000000000
000000110000110000000000000001101110010001100000000100
000001010000010001000000000101011000010010100010000000
000000010000000000000011100000000001000000100100000000
000000010000000000000100000000001010000000000000100000
010001010000010000000000000000001010000100000100000000
100000110100000000000000000000010000000000000000000010

.logic_tile 15 14
000001000010001000000011000011101011101001010100000000
000000100001000101000111100001001010100101010000100000
101011000000000001000000000101011011101000010100000010
100010000000000101100000000101101000101001110000000000
110000000000000000000110100000001110000100000110000000
110000000000000001000000000000000000000000000000000000
000100000000001111100000010011011000000000000000000000
000011000000000011100011010000100000001000000000000000
000001010000000000000000001111111010000110100000000000
000000010000000000000010000011011101001111110010000000
000000010100001101100111001000011110010100000100100000
000010010010001101100100001011001001010000100000000000
000000011110000001000111100000000000000000100100000100
000000010000000001000000000000001110000000000000000000
010000010011011101100000011001001101010111100000000000
100000011111000011000011011111111010000111010010000000

.logic_tile 16 14
000000000000000101000110011000000000000000000100000010
000000000000000000000011011111000000000010000000000000
101011100000000000000000001000001100000010100000000000
100011000000000000000010010011011010000010000000000000
110000000110001011100110101101111010010110100000000000
110001000001011101100000000111101011100001010000000000
000000000000001101000000010000011000000100000101000000
000001000000000001100011010000010000000000000000000000
000000010000001000000110000001001110010111100000000000
000000010000000001000110000101001100000111010000000000
000000011100100111000010000000011010000100000100000000
000010010000000000000100000000000000000000000010000000
000000010000101000000011100011001000000110100000000000
000000010001001101000000001001111010001111110000000000
010000010000000001000010001000000000000000000101000000
100000010000000000000000001011000000000010000000000000

.logic_tile 17 14
000000000110000000000111000111101101100000010000000000
000110100000000000000010001011111100111110100000000000
101010000010000001100000010111011011101111010010000000
100000000000000000000011011001111000010111110000000000
010000001010001111000110010000001110000100000100000001
000000000011011001000011100000000000000000000000000000
000000000000000111100111000011111010000110100000000000
000000001000000000100100000000101010000000000000000000
000000010000111000000110110101000000000000100000000000
000000010000010001000110000111101011000010110001000000
000010010100001011000000011001101100111000000000000000
000001011100001101000010011111101111110101010000000000
000010110000010011000010010000000000000000100100000000
000000010000001111000010110000001010000000000000000010
010010110000000000000000010111001001101011110000000000
100000011000000000000010001001111100011111100010000000

.logic_tile 18 14
000000001001000111000011101001111011101000100000000000
000000001110000000100000001101101101111100010010000000
101000000000000000000111000101111000000110100000000000
100000001110100000000011110111011010010110100010000000
010000000000000000000010101000000000000000000100000001
000010000001010001000000001111000000000010000000000000
000000100000000011100011101000000000000000000110000001
000000000100000011000000000011000000000010000000000000
000001010001000001000000000001000000000000000110000000
000010010000000001000000000000000000000001000010000000
000000110000001111000000000000011100000100000110000010
000000010000010111100010000000000000000000000010000000
000001010001101000000000000011001000101111110001000000
000000010001111101000010011101011100101101010000000000
010000010001000111100111100101111110010110100000000000
100000010100000000100000000101001111010010100010000000

.ramt_tile 19 14
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001010011110000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000100000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 20 14
000010000110100111000111100101101110110010110000000000
000000000000010000100111110111001010111011110010000000
101010100000001101000111011111011000010110100000000000
100001000000000111100110001111111001010110000000100000
110000001001101001000000001101011001101001010011000000
010000000000111111000000001011001011101111110000000000
000000000001011001000111100001011000000000010000000000
000000000100100011000100000001101001100000010000000000
000010111110010000000011101001101111111100010000100000
000000010001010000000011100101111110010100010000000000
000001010000000111100000011000000000000000000100000000
000010011001010000100011100011000000000010000001000000
000000010000000011000111111000011110000000000000000000
000000011010001111000011010001000000000100000000000000
000000010000001001000000000101000001000000100000000000
000000110000000011000010001011001010000000000010000000

.logic_tile 21 14
000100100000000011100000010000000000000000000100000001
000001000000000001100011000111000000000010000000000000
101000000001011111000000010001001000101000010000000000
100001001100001001000011011101011010101110010000000001
110011101000001111000110011011001110111001110010000100
010000000100001111000011111101111011101001110000100000
000000000000000011100010001111111100010110100000000000
000000000000100000000010101111101000101001000000000000
000000010000000000000010001000000000000000000000000000
000000010000000000000011110001001010000000100000000000
000000110000001000000000010011111000000110000000000010
000000110000000001000011000000110000001000000000000000
001000010001000001000111011101111000111001010000100000
000000010001100000100011100101101111011001000000000000
000000011010000111100010011101111110101100010000000001
000000010000000000100111110001001010101100100000000000

.logic_tile 22 14
000000001010000000000000000011011101100000000000000000
000000000110000000000000001011011011110000010000000000
101000000000000111000000000000001010000100000100100001
100000000000100000100000000000000000000000000010000001
010100000001010111100010000011100000000011000000000000
000100000001010000100110001101000000000001000000000000
001000000110000000000011100101101101100001010001000000
000000001000000000000110001101111111100000000000000000
000000011010010001000110110011001111100000010000000000
000100010100100000000111100111111011100000100001000000
000000011010000111100110101011100000000000000000000000
000000010000000001100100000001000000000011000000000010
000011110000000001000000011111011010101000010000000000
000000011100011001000011101101011101000100000000000000
010000010000000000000000010000000001000000100110000000
100000010000001111000010110000001110000000000000000010

.logic_tile 23 14
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001110000000000000000001
101000000000000011100011100101011101010110000000000001
100000000000000000100000000000111100000001000000000000
110000000000000011100110100001100001000010100000100000
110000100000000111000100000000101011000000010000000000
000000000000000000000011100011111101010110000000000000
000000000000000000000100000000011000000001000001000000
000000011001000000000011100000000000000000100100000000
000000011100000000000100000000001001000000000000000001
000000010000000001000000000101011100000110000010000000
000000010000000111000010000101010000000101000000000000
000000010100000001000010001000000000000010000000000000
000000011010000001000100001111001110000010100000000100
000000010000000111000010000000000000000010100000000000
000000010000000000000000000111001101000000100000000010

.logic_tile 24 14
000001000000001001000000000000000000000000001000000000
000000000001010011000010100000001001000000000000001000
101000000000000000000000010000000001000000001000000000
100000001010000000000010000000001010000000000000000000
010000000001000000000011100111001000001100111000000000
110010000000000001000111110000100000110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000000001000010000000000000111100000000000000
000000111100010000000000000111011010000010000100000000
000001010000100000000011110000000000000000000000000000
000000010000000000000000001011101110110001010000000100
000000011010000000000010000111101000110010010000000000
000000010001011111100010000101001010111001010000000000
000000010000101011000010111011011111100010100000000000
110010010110001000000000001001011000111001000000000001
100000010000001101000000001101011011110101000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000001001001100000001000001100000110000000000000
000000001000001111000000000101001010000110100000000000
101000001010000101000000010000000000000010000110000001
100000000000000000000010000000001000000000000011000000
110000000101001001110000001000011000010000000000000000
010000000000100001100011101011001000010110100000000000
000000000000000001100000000101011011000010000000000000
000000000000000000100000000011001101000000000011100010
000000010000000101000000010011011101000000000000000001
000000011110000000000010000101011010000001000000100010
000000110001010000000110110000011000000000100000000000
000001010000000000000011010000011010000000000000100010
000110010000000000000000001011011100001001000000000000
000000010000000000000000000101011010001110000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000001101000000000010000001000000

.logic_tile 2 15
000011100001100101000000010000001110000100000100000000
000000000000010000000011010000000000000000000000000000
101000000000001101000000000001011000010110110000000000
100000000000001001000000001111101010100010110000000010
000000000000101101010110010001011000000000000000000000
000000001111000101100011110000001010001000000000000100
000000000000000000000010000111101011000000000000000000
000000000000000000000000000001101000000001000000000000
000001010000001000000000000001011000000000000000000000
000011010000000001000000000000001100000000010001000000
000000110000010000000110000101101111010001110000000000
000001010000000000000000001101101101110110110010000001
000000010000001001000000010111000000000010000000000000
000000010000001011010010000000101011000000000000100000
010000010110000101100110000000011111000010000100000000
100000010000000001100000000000001110000000000000000000

.logic_tile 3 15
000000000110000101100000000001000000000000000100000000
000000000000010000100010100000000000000001000000100000
101000000111010000000000001001101110000000000000000000
100000000000000101000010100011100000001000000001000000
010001000000001101000011101101101101101101010000000000
110010100001001111100110110011011110011101000011000100
000100000000000101000000010101011110100001010010000000
000100000000001101000010101011001010110011110010000000
000000011110001000000111011111111010010110000000000000
000000010000001001000011100001111001111111000000000000
000000110000010001100000001111001000000000000000000000
000001010000101111100000000011010000001000000010000000
000000010000000001100000001011011110001001010000000100
000010110000000000100000000101101100011111110010000010
010000010000001011100000000111101100111000100000000101
100000010110000001000011111101011101110110100000100000

.logic_tile 4 15
000000000000000000000000001101001110101101010000000000
000000000000000000000000001101001011101110000011000001
101000100001010000000111110000000001000000100100000000
100001000000000000000011110000001001000000000000000000
000000000000001000000010000101100000000000000100000000
000000000000001111000111100000000000000001000000000001
000000000000100000000010011111100001000001010000000000
000000000110010101000010000011101111000010010000000000
000001010000001000000000000000000000000000000100000000
000000110000000001000000000011000000000010000000000010
000010110000000001000000001001100001000000010000000010
000000011000000000000000001111101011000001110000000000
000000010110000000000111000000000000000000000100000000
000010110000000101000000001111000000000010000000100000
000000110000000000000110010000000000000000000100000000
000001010000000000000011001101000000000010000000100000

.logic_tile 5 15
000001001110000101100000010000011010000100000110000000
000010100000000000000010100000010000000000000000000001
101000000000001000000000001111101000001000000001000000
110000000000000101000011100111110000001110000000000000
000000000000100000000111111000000000000000000100100000
000000000001000000000111000101000000000010000010000000
000100000000100111100000000111111000001000000001000000
000100000000010000100010000111100000001110000000000000
000001011110100000000010100101011111000010100010000000
000000110001000001000100001101111101000110000000000000
000000010101000000000000000111000000000000000100000000
000000010110100000000010000000000000000001000000000010
000000011010100001100000001000000000000000000100000000
000000010001000101100000001001000000000010000010000000
000001010001001000000111000000001100010100000000000000
000010111100100101000011101011001000010000100000000010

.ramb_tile 6 15
000010000001010000000000000011101110000000
000000010000100000000000000000110000000000
101000000000000000000111000101011100000000
100000001000000001000010010000110000100000
110000001111011000000111100111101110000000
100000000000101111000100000000010000000000
110010100000000111100000011111011100000000
110000000000000000100011111101110000000000
000000010000000000000011100111001110000000
000001010001010000000110001011010000000000
000000111000000000000111100011111100000000
000001010000100111000010000101010000000001
000000011010100000000111101011001110000000
000000010001000111000110000101110000000000
010010010000001000000000001001111100100000
010000111000001011000000001001110000000000

.logic_tile 7 15
000000000001100111100011110000011101010000000010000000
000000001011010000100110101011001010010010100000000000
101010100000010000000111111000011110010100000000000000
100000000000100000000011110011001110010000100000000000
010111100110000111100011100011111110010000100001000000
110110100001010000000000000000001111101000000000000000
000000000000000101000000000000000000000000000100000111
000000000110000000000011101011000000000010000000000000
000011110110000000000011000011101000000110100000000000
000011111100000001000010110011111010000100000010000000
000000010001001011100011101001011100001000000000000000
000000010001110111000100000011100000001101000010000000
000001010000001000000010100001111101010000000000000000
000010010000001111000100000000101001100001010010000000
010000110001000101000000001000011000010000100000000000
100000010000001111100000001101011000010100000000000001

.logic_tile 8 15
000000000001001101100000000000001110000100000100000100
000000000000001111000011100000010000000000000000000000
101000000000100000000000010001101111000010100000000000
100000000000000000000011100101111100001001000010000000
010001001100000000000111111000000000000000000100000000
110010000000010111000111111011000000000010000000000000
000001000000001001000010100001011000000110000000000000
000000100100000011000100001101111010001010000010000000
000000010010000000000010001001011011000110100000000000
000000011110000000000100000101001111001000000010000000
000000010001010111100000001111111010000011100000000000
000000010000010000000010000101001011000010000010000000
000010010000000111000011111101111100000110000000000000
000001011110000000100011100101001110000001010010000000
010000010000001111000110001001011010101101010010000001
100000011000000111100000000111011101101110000000000010

.logic_tile 9 15
000001000000100111100000001001011010000010000000000000
000010001000000000100000000011001101000011010000000000
101000100000100000000000001000011011010010100000000000
100001000000000111000011010111001111000010000000000000
010010000000000111100000001111001100001011000100000010
000001000000001011100000000001100000000010000000000000
000000000000001001100010011111101010010110000010000000
000010000100000011100011100101101010000001000000000000
000001010001000001000000011000000000000000000100000000
000010110110000000100011101101000000000010000000000000
000000010000001101100000001000000000000000000100000000
000000010000001001000000000011000000000010000000000000
000000010001000101000000000101111011000010000000000000
000000010000100000100010000101101001000011100010000000
010001010000001000000110000111000000000000000100000100
100000111000001101000110000000000000000001000000000000

.logic_tile 10 15
000000000000101000000111000000001010010000100000000000
000000000000001111000110011001011111010000000000000000
101000000000000000000111100001000000000000010000000000
100000000000000000000010110111101011000010100000000000
110000001010101000000011100101101000010100100000000000
010000000001010101000010000000111011000000010000000010
000100100000001111100011110101101110101010000000000001
000111000000001111100111111111101100101001000000000000
000001010000001001100000010001100000000010110000000000
000010011010000001000010110111101000000000100010000000
000000011111000000000110101001111010101110000000000000
000000011010100000000100001011101010010100000010000000
000001010000001111000111010001011111011101000000000000
000000110000001011000111100011111011011111100000000000
001001010001000000000000000000000001000000100100000000
000000110000100000000011110000001010000000000000100000

.logic_tile 11 15
000000100000000001000110101001000000000000010000000000
000010100000000000000011110111001001000001010000000000
101001000001011000000000001011011000001001110000000000
100010000100101101000011001011001010001111110000000000
010010100110101001100000000000001100000100000101000000
000000000001011111000000000000000000000000000000000000
000010100000001000000111110001101010000010100010000000
000001000000000101000010100000101111100000010000000000
000000010000001101000110100000001100010010100101000000
000000010000000001100111001111011101010000000000000000
000100010000000000000111100000000001000000100100000000
000100010000000000000000000000001010000000000000100000
000000010000100000000111011011011010001011000110000000
000000010000010000000111111101110000000010000000000000
010010110001000101000000000000000000000000100100000000
100001010000100000000000000000001001000000000000000000

.logic_tile 12 15
000001000000100111100110111101000001000000010100000000
000010100000010000100111001111001100000010110000000000
101000000000001011100000000111001101101010000000000000
100000000000000111110011011101101100101001000000000000
010000000000001101000010000000001101010100000000000000
010000000001001111100011110101001011010000000000000000
000000000000000000000111110000011000010100000100000000
000000000000000001000011110101011001010000100001000000
000000010000000001000000000001011110100010110010000000
000000010110001001000000000011001011010000100010000000
000010010000000001000010001111000001000010110000000101
000001010110001111000000000001001101000000010010000000
000000010000100101100011110101111111000000000000000000
000010110000010000100110000000011011100001010000000010
010000010000001111000111100111111001010001110000000000
100010110000000011100110011111001011010111110000000000

.logic_tile 13 15
000010001110001001000000001001100001000000010000000000
000001000001011111100011110011001010000001110010000000
000010101100001011100011110111011010000010000010000000
010001000000000011000011000000011011100001010001000001
000000000000000111100010000001111110000110100000000000
000001000000000000100011010000111010000000010000000000
000000000000000001000110110001100000000000010000000000
000000000001010001100011110001001111000001010000000000
000000010000101011100010011011111100101000100001000000
000000010001000011100010001001101000111100100000000000
000000010000100011100011100001001101000000110000000000
000000010110010001000000001101111010001001110010000100
000000010000000111000110000111101101111001010000000000
000000011110000000000011111101111110110000000000000010
000111110000000111100000011111001100110010100000000000
000111110001000000100011011101101100110000000010000000

.logic_tile 14 15
000000000110000011100111011101011000101010000000000000
000000000000000000100111001101011110010110000000000000
101000000000000011000011001101011110101000010010000000
100100000000000011100011111111111001111000100000000001
010000001101011111000111010111101010000100000000000000
010010000000001011100010010000010000000000000000000100
000001000000001001000011101011011111000001010000000001
000010000000000011100010010101001000001011100000000000
000010110000001011100010001011011110001000000000000000
000001110110000111000010010101000000001001000000100000
000000011000000000000000001000001100000110100000000000
000000010000000000000000001101011101000100000000000000
000000010000000111100000000001011011010101000000000000
000000110011000000000000000101001001010110000000000001
010000010000001001100110100001100000000000000101000000
100000010000001101000110000000000000000001000000000010

.logic_tile 15 15
000010000000000000000010111101001110110000000100000100
000000000000000111000111010111001000110110000000000000
101000001000000000000011100000000000000000000000000000
100100000000010000000100001001001101000000100000000000
110000000000001111100000000000011000000000000000100000
010000000000000011100011001001011100010000000000000000
000000000001001000000000010111000001000001110000000000
000000100000001111000011011111001010000000100000000000
000010010010000001000110100101011100110100010100000010
000010110000010111000110000001001111010000100000000000
000000011110100011000000011001000000000000010101000000
000100010000010000100011011101001011000010110000000000
000000010001000001000110001111101100010001100010000100
000000010000101111000010101011101010100001010000000000
110001010001000101100110110111101101000000000000000001
100000010000100000100111100000101001100000000000000000

.logic_tile 16 15
000000000110000101000111101000000000000000000100000000
000000000000000000000010101001000000000010000000100000
101000001111000011100000000000000001000000100100000001
100000000000100000100011110000001101000000000011000000
010001000000000000000000001001011000010100100001000000
000000101000000000000000000111101100100100010000000100
000000000001000000000000000011000000000000000110000000
000000000000000000000000000000100000000001000000000010
000001011000000000000000010111100000000000000100000000
000010010010000001000011110000000000000001000000100000
000001010000000011100111100000011100000100000110000010
000100010000000001100100000000000000000000000010000000
000000010000001000000010000111101110110001110000000000
000000010000001011000100001001101111110110110010000010
010010010000000001000000001011000000000000100000000000
100001010110000001000010000011001000000001110011000000

.logic_tile 17 15
000000000001010001100000010111111011010110100010000000
000000000000001101000010001111111101010010100000000000
101000000001011000010000001000000000000000000100000010
110000001000100001000010110101000000000010000011000001
010000000000000001000111000001001100111001100000000000
000000001100001001000000000111011000110000100000000000
000001000000011000000000010101001000111001000000000000
000010000001010111000011100111111000110101000000000000
000000010000000000000110100111001011000110100000000000
000000010000000000000100000000101001000000000000000000
000000010000000000000000001000000000000000000110000001
000010010000100001000010110111000000000010000010100000
000100010000001101100111010000000001000000100100000011
000100010000001101100110110000001100000000000000000011
010001010001010000000000010101011001010100100000000001
100000010000101101000010110000001111001000000000100000

.logic_tile 18 15
000000001111110111000111100000001000000100000100000001
000000000010110000000011110000010000000000000011000001
101001000000001011100000000111101010111101010000000000
100010000000001101100000001111011000010000100000000000
011000000001010000000010001001111011100000010000000000
000000000000000000000010000111011011111101010000000000
000000000000000000000111010000011110000100000100000000
000000000001010000000011010000010000000000000010000001
000000010000000000000000001101000000000011000000000000
000000010000000000000000000001100000000001000001000000
001000011000000011110000001000000000000000000100000001
000000010001000000100010000011000000000010000000000010
000010111010000000000000010000000000000000100100000000
000000011101010000000010000000001001000000000010000011
010000010000000001100011100000011100000100000100000000
100000011110100000000100000000010000000000000010000010

.ramb_tile 19 15
000000000110100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101110000000000000000000000000000
000000000000100000000000000000000000000000
000100100010000000000000000000000000000000
000101000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010111000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000001011010100000000000000000000000000000
000000110000010000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 15
000001001010011111000000010001011101010110100001000000
000010100000100011100011010001011000110111110000000000
101100000000011000000010111011011101100100010000000000
100100000000100011000110111001001110111000110000000000
110001001010101001100111100101000000000000000100000000
110010100000010011000011100000100000000001000000100000
000000000000000111100111100000000000000000000101000000
000000000000000000000010000111000000000010000000000000
000000011100000111000000011101011011000110100000000000
000000010000000001000011111101011010000000000010000000
000000010000001000000110001001001100111011110000000000
000100010000001101000000001101111100010111100000000000
000010111000100111000011100001111111111100010000000100
000000011010000011100000000111111001010100010000000000
000000010000100000000000001101001010101101010000000000
000000110000010111000010001101101100111110110000000000

.logic_tile 21 15
000000100000001000000010100101101011111101010000000100
000000000100001011000100000111111101101101010010000000
101000000000000001000000010111001110000010000000000000
100100100000001111100011101001010000000011000000000000
110000100111001111000111111011001110111001010000000001
010000100000101001000111110001111000100010100000000000
000000000000101111100000010000011000000100000100000011
000000000000011011000010010000010000000000000000000000
001000010000100001100010010101101100000100000000000000
000010110001000000000011001101000000001101000000000100
000100010000000000000010001111101110110001110000100000
000100010000000000000110011011101010110110110001000000
000000011010000111100110001000000000000000000101000000
000000010000000001000110110111000000000010000000000001
110001010000000111000011101101101010110000010000000000
100000010110000000100100000001001110100000000000000001

.logic_tile 22 15
000000100001100000000011100011011110111000000000000000
000001000000100000000111001101011001110101010010000000
101010000000000111100110010011001001110000010000000000
100001000000000000100011010011111001110110010000000000
110001000000000111100111100000001100000100000110000001
110010000000000000100111110000010000000000000000000100
000000000100000000000000000111011001111110100000000000
000000000000000111000000001101011010111110010000000010
000010010000000001000110111011111001111000110000000000
000001110000100000000111101111001110011000100000000000
000000010000001001000000000011101010000100000000000000
000100010000010001000010000000100000000001000000000010
000001011010100101100010000011011101110001010000100000
000000011101000000000100001001001100110001100000000000
110001010000000111100111010011011111101000000000000000
100000010000000000100010101001111000110110110000000000

.logic_tile 23 15
000000000000000011100111100011111110000100000100000000
000010101100010000100111100000110000000000000000000000
101000000000000000000110000101101011110001010000000000
100000000000000000000000000001011001110010010000000000
010000000000000000000011110011101010000100000100000000
010000000000000000000010010000110000000000000000000000
000000000000000011000000011111111010111001110000000000
000000000000000000000011110011001000101000000000000000
000000010000101000000011100011000000000011000000000000
000000010001010111000100001101100000000001000000100000
001010110100000001000010000101000000000000100000000000
000001010000000000000011110000101101000001000000000010
000000010000000000000000000101101001101100010000000000
000000011100000000000000000011111101101100100000000000
110000010000000111000000001011001010101000110000000000
100000010000100000100010001101011101011000110000000000

.logic_tile 24 15
000000000000001000000000000000000000000000100001000000
000000000010000101000000000000001100000000000000000000
101000000000010000000000000001011000000000000000000010
100000000000110101000000001101000000000001000010100000
110000000000010000000010110000000000000000000100000000
110000001110100000000010100111000000000010000000000000
000000000000000111100111100001001010001100110000000000
000000000110000000100000000000010000110011000000100000
000000010000000000000000001000000000000000000000000000
000000010000000001000000000101000000000010000010000000
000001010000000011100000000000000001000000100100000010
000000010000000000000000000000001100000000000000000000
000000010000000111100010010000000001000000100100000000
000000011110000000000011100000001011000000000000000000
000000010000000000000000000000000000000000100001000000
000000010000000000000000000000001111000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000000100001010000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000100000000000000000011000000100000000000000
000001000001000101000000001111000000000110000000100100
101000000000000011000000000000011010000100000100000000
100000000000000000000010100000010000000000000000000001
000000000000100011100000000111100000000000000000000000
000000000001010000000000000001100000000001000010000000
000000000000001101000011100101100000000000000000000000
000000000000000001100100000000000000000001000001000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000000000000001000010000000
000010000000000111000000001001100000000001000000000000
000000000000000000100000001111100000000000000000000000
000000001110000000000111000000000000000000000100000000
000000000000000000000010000101000000000010000000000000
010000000000000000000000010011000001000000000000000100
100000000000000000000010001111101010000000010000000000

.logic_tile 2 16
000000001110000000000110000101001101100000000000000000
000000000000000111000010100101111110000000000000000000
101000000001011000000000000000001101000100000100100000
100000000000000101000000001111011011000000000000000000
000000001100100001100010100000001111000000100000000000
000000100000000101000011100000001110000000000000000000
000000000000000101100000010111011101010000100000000000
000000001110000111000011010000101111000000010000000100
000000000000000011100010010001001011000001000000000000
000000000000000000000011101001101010001001000010000000
000000100000000000000110101101011111001001010010000001
000001001100000001000000000101011101101111110000000000
000101000000101000000110010101011111000110100000000000
000110100001001001000110111101001110001111110000000000
010000000000001101100010010001011000001111110000000000
100000000000001001000010000111001100000110100000000000

.logic_tile 3 16
000000000000100000000111100001100000000000100100000000
000000100001000000000100000111001111000010110000000000
101000000001010011100000000111011110001001000100000000
100000000000000000100000001001001010001011100000000000
000001000000001000000000001111001110010100100100000000
000000100000001111000000000111101110011000100000000000
000100000000100001000000010000000000000000100000000000
000100000000000111000011100000001100000000000000100000
000101001110001101100011101101111010000000110100000000
000110100000000111000110000111011110001001110000000000
000000000000000111000000000011000000000000000100000000
000000000100000000100000000000100000000001000000000000
000000000000001001000111110011011110000000100100000001
000000000000001111100011100000101110001001010000000000
010000000000001111000000011101101101010110110000000000
100000000100000111000010010011001111100010110000000000

.logic_tile 4 16
000001000000000000000110110001101110011111110010000000
000000100000011101000111001011111011110111110000000000
101010000000001011100110001000000000000010000001000010
110000000000101111100011100111000000000000000000000000
000000000010001101000111110011001110100001010000000100
000000000000001011100110001111001110111011110001000000
000000000001011111000111001000000000000000000110100001
000000000000001011000100000111000000000010000000000011
000000001100100001000111110001011001110101010010000000
000000000001000000000010110001101001110110100000000000
000001000001000000000000000000001010010100000000000000
000010001010000000000000000101001011000110000010000000
000000000000001111100111011101000001000001100000000000
000000100000000111100110101111101011000010100010000000
010001001110000000000011100001011011100010000000000000
010010100000001111000000001011101010000100010000000000

.logic_tile 5 16
000000100010001111000110110011111010010101000100000000
000000000010001001100011000101011100010110000000000000
101010000000001111100000000001000000000001010000000000
100001100000001011100011100011001101000001100001000000
000001100000100111100000000011111110100010000000000000
000000000000011001100000001001101101001000100000000000
000101000000000111100111010011111011000000100000000000
000110100100000001000110110000001000001001010000000010
000100000000000001100010101101111110000010000000000000
000100000000000001100111110111011111010111100000100000
000000101110001011100011100101111010000010000000000000
000000000000001011000100000101011000000011100000100000
000000000001101000000111011111001011000110100000000000
000001000001010111000011101101101001001000000010000000
010000000000001001000000000001100000000001110000000010
100000000000111101000010111001001110000000010000000000

.ramt_tile 6 16
000010000000000000000111110011111010000000
000000100000000111000011010000010000000000
101000000000000000000000000111111000000000
100000001000000001000011000000110000010000
010000000000000001000000000111111010000000
010000000000000001000000000000010000000000
110010000000000001000111100111011000000000
110000000010000000000011001001110000000000
000001000000100000000000000101011010000000
000000100001010000000000000101010000000001
000010000111000111000111101101111000000000
000010100000100000000000001011110000000000
000010000000000000000111110111111010000000
000000101111000000000011110001110000000100
010000000110000000000011110101111000000000
010000000000001001000111101111010000000001

.logic_tile 7 16
001000001010000000000000010011000000000000010000000000
000000000000000111000011010001101001000001110000000000
101010000001010111100000000011001110010100100110100101
100001000100100000100000000000111100100000000001000110
000001001100100101000111100111101010010000000001000000
000011000000011101100111100000101000101001000000000000
000100000000000001000010000111111100000110000000000000
000100001000000000000100001101011110000001010010000000
000000000000000001100110001000000000000000000110000000
000000001010000000000111001101000000000010000011000100
000100000000101000000111001011100000000001100000000000
000100000000001111000011100111001011000010100000000010
000000000000011000000111000000011100010000000000000000
000010100000100001000100000101011011010010100000100000
110100100001011001000010011101111111000110000000000000
100010100000101011000010011011011000000010100010000000

.logic_tile 8 16
000000001000000111000000000001111001001001000100100000
000000000000000000000000001011011100001011100000000000
101000000000001011100111010111100000000011010000000000
100000000000000001100111010001001111000010000010000000
001000000000100001100011000001111000001001000100000000
000000000000010000100100001101011010001011100000000010
000010000000010011100111101001111111101001000000000000
000000101010000000000011110011011111111111000000100100
000000000000100000000000001001111000001001000100000000
000010100000010111000010011101011111001011100000000000
000000000000001001000000011101111101111001110010000000
000000000000000011000011101001011011010001110000000000
001100100000000011000011111001111001000000100100000000
000101000000000000000011001001011101101001110001000000
010000000001000001000011001111001101000100000100000000
100000000010110000000010000001001001011110100000000000

.logic_tile 9 16
000000000000000001000010010001000000000000000100000100
000010100000000000100011100000000000000001000000000000
101000000000100000000111010111101010000110000000000000
100000000000000000000111001001011010000010100010000000
110000000000000000000110100111100000000000000100000000
110000001110001011000000000000000000000001000001000000
000100001000000101000000000111111111101101010010000000
000000000000100000100011110011101111101110100000000000
000100000010100111100000010000011100000100000110000000
000110100100010000000010100000000000000000000000000000
000010100000100001000000001001111010000111000000000000
000010000000000001100000001101100000000010000000000001
000000000000010000000111010000011001010100100000000000
000000000000100000000010011001011100000000100000000010
110000000000001001000010000011000001000010100000000000
100000000000001011000010011111101011000010010000000001

.logic_tile 10 16
000000000000000000000000011111100001000010010000000000
000000000000000000000011111011001100000001010000000001
101000100000010011000011100000001000000100000100100000
100101001000100000100011110000010000000000000000000000
110001000000100000000000000000011000000100000100000000
010000100000010000000000000000000000000000000000000000
000000001001010111000000011000000000000000000100000010
000000001010100000000011111011000000000010000000000000
000011101000000000000010011101101100011101100010000000
000011000000000000000111101001111111011110100000000010
000010100000011000000010011000000000000000000101000000
000001000110000011000011001011000000000010000000000010
000000000000000111000010011001100001000000110000000000
000000100010000000100011001111101010000000010000000000
010000001000000000000110100011101111100010110000000000
100001000010001001000000001111001011100000010010000000

.logic_tile 11 16
000000000110100000000000010000000000000000000101000010
000001000001010000000011001011000000000010000000000000
101100000000100101100000000111000000000000000101000000
110000000000010000000000000000100000000001000000000000
010000001111000000000000001111000001000000110000000100
010010100000110000000000001101001100000000010000000000
000010000001001011100110001000011100000010000000000000
000000000100001101100000000001011101010010100010000001
000000000000100000000010010111100000000000000101100000
000000000000000000000111010000000000000001000000000000
000010000000000000000111010111111010000010000001000000
000000000000000001000010010000101101100001010001000100
000001000000000000000011100011011101000110000000000000
000010000000000001000000000000111110101000000010000000
010000101000000101000011100000000001000000100100000010
100000000110100111100100000000001010000000000000000000

.logic_tile 12 16
000010001011010000000000001011111100100010110000000000
000001000000100111000010001001011111100000010010000000
101010100000010000000000000000011010000100000100000000
100100000000000000000010110000000000000000000001000010
010000001111111000000000001011111011101011010000000000
010000000000111101000000000101001011000010000001000000
000001000001011001000110000000001110000100000110000000
000000100000001111000000000000010000000000000000000000
000001001100010000000011101000000000000000000100000100
000000100000000000000110010011000000000010000000000000
000000000000000001000111100000000001000000100110000010
000100000000001001000000000000001110000000000000000000
000001000110100001100010001101001100001101000000000010
000010100001000000000010000111011101001000000000000000
010010101110000011000000000001001110000000100000000000
100000000000001001100000000000001111100000010000000000

.logic_tile 13 16
000000001100001000000000000000000001000000100100000000
000000000000000101000000000000001111000000000000000001
101000000000001000000111001111000000000001000000000000
100000000000001111000000001001100000000000000001000010
010001001011000000000000000000000001000000100100000000
000010000000000000000011000000001110000000000000000101
000000001100000000000010000000000001000000100100100000
000000000000000000000011110000001011000000000000000000
000001000000000011000000000000000000000000100110100000
000010000000001101000000000000001111000000000000000000
000000000000000000000000000111111011101000010000000000
000000000000000000000000001101111001110100010010000000
000010100000000000000010100000000000000000100100000010
000010100000000000000100000000001000000000000000000000
010000001011100011100010100001101100000010000000000000
100000000000110000000100000000001100100001010010000101

.logic_tile 14 16
000001000000000000000000001011111001111001010000000001
000000101110000000000000001011011001110000000001000000
101001000001000011100111011101101100000000100010000000
100100100000000000000011100001101110010110110000000000
110000000110000000000000000000001110000100000100100000
010010100000000000000000000000010000000000000000000000
000000000001010101100110001011111111101000010010000000
000000001110000111100011111001101010111000100000000000
000000000000101000000010000011011000010100100001000001
000000000001011101000111110011101110010100010000000000
000000000000000111000000011000000000000000000100000000
000000000000000001100010111101000000000010000000000100
000001000000100111100010010000000001000000100101000000
000010100001011111100011110000001010000000000000000000
000000000000000111100000001011101110000010000000000000
000001000001010000100000000101010000001011000000000000

.logic_tile 15 16
000000001100000000000010001111101000100000010010000001
000000000000000000000011101001111011010001110000000000
101000000000001111000000010001111010000100000010000000
100000000000001111100011110000000000001001000000000000
010000000000110011100011100000011010000100000100100000
010001000000011111100000000000010000000000000000000100
000100100000001011100011000101100000000000000100000100
000101001100001011100111110000100000000001000000000000
000000001100000000000010000101101100000111000000000000
000000001110000000000010001101010000000001000000000000
000110001010010000000000000101001101000110100000000000
000100000000000000000000000000111010000000010000000000
000011101101010000000000001001111110000001010000000000
000011000000100000000000001001001010001011100010000010
010000000000001000000000000000000000000000000100000001
100000000000000001000011110101000000000010000000100000

.logic_tile 16 16
000000001000000000000011011101101100000010000000000011
000000000000000000000011001001100000000000000010000000
101000000000000001010000010000011010000100000100000000
100100000101010000100011010000010000000000000000000001
010000000000000000000011000000011000000100000100000000
010001000000000000000100000000000000000000000000000000
000000000000000101100011110000001010000100000100000000
000000000000000000000011000000010000000000000000100000
000000001010000011100111101011011111001001000000000000
000000000001000000100000000011101010001011100001000000
001000000001001000000000000001100001000000000000100100
000001000100001111000000000000101011000001000000000000
000000000110000001100000000000000000000000100000000000
000000000000000000100000000000001110000000000000000000
010100100001000000000000000000000000000000000100100000
100000001000100001000000001001000000000010000000000000

.logic_tile 17 16
000000001000000111100010100000000000000000000100000001
000000001110000111000000000011000000000010000010000001
101001100000000000000110100111101110101000010000000000
100000000001000000000100001101111100000000010000100000
010000000001010000000000010111101011101000010000000000
000000000000101101000011110111001111001000000000000000
000000000000000000000111001001011010111110000000000100
000000001100100000000011111011011000111111010000000000
000000001010001111000000000001100000000000000110000000
000010100000001111100000000000100000000001000000000010
000000000000000000000111101111101110100001010010000000
000000000000010000000000001101111110100000000000000000
000010001110001111100010010001001111110111110000000000
000001001100100011100011000001111011110010110000000000
010000100000000000000010000000000000000000100110000000
100000000110000001000000000000001100000000000000100010

.logic_tile 18 16
000000001000000101000011110101101000100001010000000000
000010101110000000000011111101011100010000000000000001
101000000000111000000111111101001000101000010000000000
100000000001110111000111101001111001001000000000000001
110101001010000001000111100000000001000000100100000110
110010000000001111000000000000001001000000000000000000
000000000000010011100000011101101100010000100000000000
000000000000101111000011001101011000010100000000000001
000000000000000001000111000001001100100000010000000001
000000000000100001000011101101111010010100000000000000
000000000000000000000111100101011101101000000000000001
000000100000000000000111101001111101100000010000000000
000001000000000000000010000000001100000100000110000000
000010100000000000000000000000000000000000000000000010
010000001000000000000000000101011000101000010000000000
100000001010000000000000000101101001001000000000000010

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100001000000000000000000000000000000
000011100000100000000000000000000000000000
000011100010010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000

.logic_tile 20 16
000000000110100111000000010000000000000000000100000100
000000000101010000100011111101000000000010000010000001
101010000000000000000000000111000000000000000110000101
100000000000000000000000000000000000000001000000000010
010001000000000111000111100000000001000000100110000100
000000101100000111000010000000001011000000000000000010
000001000001010000000111100000001010000100000100000001
000000100000000000000100000000000000000000000011000011
000000000000000111100110100101001010100000010000000000
000000001111010000000110001011101111010000010000000000
000001000000000000000000000000000000000000000100000001
000010100000000000000000000001000000000010000010100000
000000000001100111000111101011001100101101010000000000
000000000000111111100000000111011001011000100001000000
010000000000000011100000000000000000000000100100000001
100000000000000000000000000000001110000000000000100000

.logic_tile 21 16
000000000000000001100000010101000000000000000000000000
000000000000000000110010100000100000000001000000100000
101000000000000000000000011001111010101000000000000000
100100000000010111000011101111101110100100000000000001
110000000000001111000010010000001110000100000101000000
110010000000000011000010010000010000000000000010000000
000000101000001001000011100101001100101111110000000000
000000000000000001000100000001111100101001110000000000
000110100010000001000010000111101010101101010000000000
000001000000000001000011100011001001011000100000000000
000000000000100000000011000101101011111110000000000001
000000000000110000000000000011111010111111100000000000
000001000000000000000010001111011101100000000000000000
000000000000000001000011110001011010110000100000000000
110000000000001000000000010101001010101111010000000001
100000000001001111000011100011101101101011110000000000

.logic_tile 22 16
001100100100000011100110000001011101101111010000000001
000000000000010000100100001101001010010111110000000000
101000000000000000000000000011000000000000000100000000
100000000001000000000000000000000000000001000000000000
110001000000010000000111000001001000110010110000100000
110000000000000000000000001011011011111011110000000000
000000000000000111100000000101011110101011110010000000
000000000001000000000011100001101101101111010000000000
000000101100000001000011100000011010000100000100000000
000001000000001001000011100000010000000000000001000000
000001000000000111000000001000000000000000000100000000
000010000000000001000000000111000000000010000000000000
000000000000000000000010000011000000000000000100000000
000000000000000000000100000000000000000001000010000000
000000000100100011100000000011100000000000000100000000
000000000001010111100000000000000000000001000000000010

.logic_tile 23 16
000111100001010001000000000000000000000000100010000000
000001000000100000000000000000001110000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000
010010100001010001100011110000000001000000100000000000
110001100000000000000010010000001111000000000010000000
000000001000001001000000000011101011101000010000000000
000000000000000111100000000001101010101110010000000000
000010100000101000000000010000000000000000000000000000
000001001011001101000010010000000000000000000000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010000000000000000000000000100000
000000100000000111100011111101011010111001010000000000
000001000000000000000111010101101111100010100000000000
000010100000100000000111100000001100000100000000100000
000001000001010000000000000000010000000000000000000000

.logic_tile 24 16
000010100001010000000000000101111101111100010000000000
000001000000100111000000000111101110101000100000000010
101000000000000111110000000000000001000000100100000000
100000000000100000000000000000001000000000000000000000
110000100001010011100111001000000000000000000100000000
110001000000000000100000000101000000000010000000000001
000000000000000111110011100101000000000000000100000000
000000000000000000100010100000100000000001000000000100
000010100000010001100000000011101100010010100000000000
000001000000100000000000000101001110000010000000000000
000000000000000011100000001000000000000000000000100000
000000000100100000000000000111000000000010000000000000
000000000000000111000111001000000000000000000100000000
000000001100000000100100001101000000000010000000000010
000000000000000111000000000001000000000000000100000010
000000000000000001000000000000000000000001000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000101000000000000000000000000000000110000110000001000
000110100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100001000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000001010000101000111000111111000000000000000000100
000000000000000000000111100000010000001000000000000001
101000000000000000000111101111101010010110000000000000
100000000000000000000000001111011000111111000010000000
010000001010000000000110000011000000000000000000000100
010000000000000000010110000000100000000001000000000000
000100000000100000000000000000000000000000100100000000
000100000111010000000000000000001111000000000000000000
001000001110000101100011000001001101001111110000000000
000000000000000000100000001101001110000110100010000000
000000000000000000000000000000001110000110100000000000
000000000000010000000000001111011011000000100000000000
000000000000100000000110001001001000010110110000000000
000000000001010000000010000111011011100010110010000000
010000000000001001000000010000000000000000000000000000
100000000000000101000011000000000000000000000000000000

.logic_tile 2 17
000001000000100001100000000001111011000111000010000001
000000100000000000000000001101111111001111000001000001
101001000000001111010110011111011000001000000000000000
100000100000001011000011100101010000000000000000000000
110000000000000001100110000101111000000000000010000001
010000000000000101000010100000111010001000000000000010
000000100000001000000111000001111011010110100000000000
000011100100001011000010110001111000101001000000000000
000001000000000000000000010000001110000100000100000000
000010000001010000000011110000010000000000000000000000
000010100000000001100000000111101110000000000000000000
000000000110000000000000000000000000001000000000000000
000000001110000001100000001101011101000010100000000000
000000000000000000100011100001101001000010000000000000
010000100000000001100111100111011110000110000000000000
100001000000000000100100000101000000000111000000000000

.logic_tile 3 17
000000000000000000000111010001101001110101010010000000
000000001000000000000010000011011010111001010000000000
101000000000000101000010100101011011101001000000000001
100000000000000000100100000111101110111111100010000000
110100001100100000000111001000000001000000100000000000
110100000001010101000000000101001101000000000000000000
000000000000000101100011110011011010111000100000000100
000000000000000000000110101001101010110110110010000000
000000000011001000000000001011101000011101000000000000
000000000100100111000011111101111001011110100010000100
000000000010000000000110001101011101010001110000000001
000000000000001111000110111101111001101001110010000000
000001000000000011000111100001011110001001010000000000
000000000000000001000000000111111001001111110010000000
110000001100001000000110010011111110001100110110000000
100000000000000111000011000000010000110011000010000011

.logic_tile 4 17
000100000000001000000010101011111010000110000000000000
000000100000000111000000000101110000001010000000000000
101000100000100111000000001101100000000010100000000000
100001000000010000000010110001101001000001100000000000
000000001011001101000000000101101000010000000000000000
000000000000100101100000000111111010010010100000000000
000000000000001101100011110000000000000000000110100001
000000000000000011000011011111000000000010000010000011
000000000000000000000000010101011010000000000000000000
000000000000000000000010000000010000001000000000000000
000000001110001000000110001011101101001011100000000000
000000000000000001000010110101011111000110000010000000
000100000000000111100000011000011010000000000000000000
000100000010000000000011101011010000000100000000000000
110000000000000000000000000001011000001000000000000000
000000000000100000000011111001010000001101000000000000

.logic_tile 5 17
000000001000000000000000001101001011010110000000000001
000000000010001001000010011011101000101010000000000000
101011100000000101100011101000000000000000000100000001
100101000110001111100100000111000000000010000010000000
000011100000000000000000010111011001010100000000000000
000011000011010001000010001001111100100000010000000000
000001000000000000000000000111000000000001110000000000
000010000000000000000000001011101100000000100000000010
000000000001011101000010101000011100010000000001000000
000000000000000011000110110111011111010110000000000000
000000000000001001100010101001001100010000000000000000
000000001000000011000111100001101111010110000000000000
000101001101010000000110010111011110001101000000000000
000110000000100000000111000001111001000100000010000000
000000000000000101100011100011011111000111010000000000
000000000000001111000010000101111100000010100001000000

.ramb_tile 6 17
000000001000100000000111000011101110100000
000000110001010001000100000000100000000000
101000000000010111000111000111001110000000
100000001000000001000100000000100000010000
110000100000100111000000000001001110000000
100001100000010001100000000000100000001000
110000000000000101100000000111101110000000
110000000000000000100000000101100000000100
000010001010000000000000001111101110000100
000000000001000000000000000101000000000000
000010101010000111100111101101001110000000
000000000000000000100100001001000000000000
000000000011011001000111100011101110000000
000000000000101111100100000001000000000000
010100000000001001000111101111101110010000
010010000010001111000000000001000000000000

.logic_tile 7 17
000000000000000000000011100000000000000000100100000000
000000000001010111000111100000001011000000000001000000
101000001000001101000111010111001100010000000000000000
100000000000000111100111010000111111101001000000000000
000001000001110000000110001111011010001101000000000000
000000000110110000000111111101110000000100000000000000
000000000000001000000011111001100001000010000000000000
000000000000001101000110101001101000000011100010000000
000000000010000000000000000101100001000000010000100000
000000000001000000000011111001001000000001110000000000
000000000000000000000000010011111100001101000000000000
000001000010001101000011011111100000001000000000000001
000011100000100000000010110101000000000001000010000000
000010100001000000000111101001100000000000000000000000
000100000000000000000000000001000000000000010010000000
000100000100100000000000001111001001000001110000000000

.logic_tile 8 17
000011000110101000000000010001111010001001000000000000
000011100100001111000010101001010000001010000000000010
101000000000101111100000000101100000000000000100000000
100000000000011111100000000000000000000001000000000010
000010000000101000000000000011000000000000000100000011
000000000000011011000000000000000000000001000010000001
000000000000100111000111000000000000000000100100000000
000000000000010000000011100000001110000000000000000000
000000000000000101100000001000000000000000000100100010
000000001110000000100011110011000000000010000010000000
000000000000000001100010001001000000000001000000000000
000001001100001001000000001101000000000000000000000000
000000000000001000000000001101011001001000000010000000
000000001110001011000000001111001000001110000000000000
110010000000000000000111001101101101001110100010000000
100001000000010000000000000011111101001100000000000000

.logic_tile 9 17
000001001100000000000010000000011100000100000100000000
000010000000000000000111110000010000000000000000000000
101001000000001111100000000001100000000000000100000000
100010000000001101000000000000000000000001000000100000
010000000111011011100010011000000001000000000000000100
110000000000010001100111000001001011000010000000000010
000000000000000000000111100111111011111000100000000000
000000001110001011000100000011011111110110110010000000
000000000000001111100010001101101010110011100010000000
000000000000001111000000001111011001110010000000000010
000000000000000000000010010011000000000000000100000000
000000000000000000000111010000000000000001000000000000
000000000001010000000110001001001100000011100010000000
000000000101110000000100001011111111000001000000000000
010000000001110001000111101101000000000011100000000000
100000000000010000000011110001001010000010000000000100

.logic_tile 10 17
000000000110000111000000000011101011000000000000000000
000010101110001111000010000000111011000000010000000000
101000000000000000000000000111101000010000000000100000
100000000000000000000000000000111000101001000000000000
000000001010001011000111010101000000000000000110000000
000000101010001111000111010000000000000001000001000000
000000000001001000000010000101011100000000000100000000
000000001110000111000010001011010000000100000000100001
000000000000000111000011100101011010010100100000000000
000000100111010000100000000111111111101000100000000000
000000100000001000000110100001000001000001100000000000
000001000000000001000011100011101011000010100000000010
000000000000101001000111100001001110111101110000000000
000000000001010001000000000111001000010100100000000101
010000000000000000000010101011101011111111010010000001
100000000001000000000100001101011010000001000000000000

.logic_tile 11 17
000010001110100111000000000111000000000000000101000000
000001000000010111000000000000100000000001000000000000
101000000000001000000010001000000000000000000100000000
100000000000000111000100000111000000000010000000000100
110001000000000000000111110101111000000001000000100001
110010100000000101000111111101110000000111000000000000
000000000000000001000011110000000000000000000100000001
000000000000000000000011001101000000000010000000000000
000000000110000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000010100000010000000000001101111010000000100010000000
000000000000000000000000001101101010010110110000000000
000000001000000000000111110000000000000000100100100000
000000000000000000000011000000001000000000000000000010
010000000011010000000000000000000000000000100100100000
100000000000001111000000000000001000000000000001000000

.logic_tile 12 17
000010100000000111000010110101111110011101100000000000
000001000000000000000011111001101101011110100000100000
101000000000000101000000010001100000000000000100000000
100000000000000000000011100000100000000001000000000000
010001001110000011100011000101111001000000000000100000
110000100000000000000100000000001010100001010000000000
000000000000011011100000000011000000000011010000000000
000000001000100111000010000001001101000010000000000000
000000100000000000000111100000001001000000000000000000
000000000110000001000110000101011010010010100000000000
000000001000000101000111000000000000000000000110000000
000000000000000000100000001111000000000010000000000000
000001100101100000000000010001011011010100000000000000
000001000000110000000011100000101010100000000000000000
010000000010001000000000001011000001000011010000000000
100010100010000001000000001011001100000010000000000000

.logic_tile 13 17
000000000000100000000110110101111001000000000000000000
000000000101000000000110110000101000000000010000000000
101000000000001001000010001111111010001100110000000000
100000000000000111000010111001100000110011000000000000
010100000001001000000111011101111001000000010000000000
010100000110000001000110000001001111010100100000000000
000000000000000101000000010011101011000011110001000000
000010100000000001100010001111011100000010110010000000
010000000000001101100000010101101101000010000000000000
110000000001011101000011001111101111000000000000000000
000000000000101001100000000011000001000010110100000100
000000000001000001000010011001101111000010100000000000
110101000000000001100110111111101010111101010100000000
110110100001010000000010101001101100111110110000000000
010010101000000000000110000011101110010100100100000000
100001001110000000000010000000101011100000010000000000

.logic_tile 14 17
000000000000001001100011101101011000000100000110000001
000000000000000001100010111111001000101000010011000101
101000000000010001100010011001000000000010110100000000
100000000010100000000010001101101001000010100000000000
110000101000100101000010110001011010000110000100000000
010001000000111011100111000000011011101001000000000000
000000000000000000000011101000001010000010100100000000
000000000000000000000011101101001011010010100000000000
000111100000100000000000000101011111001010000000000000
000010100001000000000011110001011111101001000000000000
000000001001000000000110101000011011010000000000000000
000000000000000000000100001111011001000000000000000000
010000000000100000000000001111111100001001000100000000
110000000001000000000000001001010000001000000001000100
010010000100001000000110010001011111110000110110000101
100001000000000001000010000101011011110100110010000011

.logic_tile 15 17
000000000000000000000000010101000001000000100001000001
000000000001000000000011100000001001000000000010000000
101000000001000111000111110011001001010111110000000000
100000000000000000100110100111011111101111010000000000
110001001100001001000000001101000001000010000010000011
010000000000010101000011111001001011000000000001000101
000000000000000011000110101000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000001000000010001000000000101001111000111110000000000
000010100000000011100011100011101101011111110000000000
000000000000000000000010001111101110010000100000000001
000000000000000000000011101001011100100010110000000000
000100000000101000000111110101111111111000100000000000
000000001101000111000010000101101010111101010010000000
000000000000001111100111001111100000000010110001000000
000000000000001111000110000001101111000011110000000000

.logic_tile 16 17
000000001000000101100011100111001011010100100100000100
000000000001010101000110010000001100000000000000000000
101000000000111000000010011011011010011100100100000100
100000100000010101000011111111011010111100110000000000
010000101101010011100110111001111100101000010000000000
010001000000100101000010110111101010001000000001000000
000100100000001101110110000001001110100001010100000000
000001001011011111100010001101001001100000000000000000
000000000100000000000000010001001011011101010100000000
000000000001000111000010111011001010011110100000000000
000000100010001101100011100101011111110001010000100000
000000000000000001100000001111111011110010010000000000
010010100000000111000110000011111001111000000000000000
110001001100001101000010000101111001100000000010000000
111000100001000011100010000001101111011101000100000000
100000001100000000000011000101011010111110100000000000

.logic_tile 17 17
000001000000001011000000000111100000000000110100000010
000010000000100001000010101101001001000010110001000000
101000000000000011100000001101011100101000000000000000
100010100010000000100010010001101111011000000000000000
110000000000000111100110000101011010101000010000000000
110000100000001111100000001011011010000000100000000000
000010100100000001100000001001100000000000110100000000
000000000000001101000010000111101100000001110000000100
000000100000001001100000001111011111110000010000000000
000000000000001011000010000111111100010000000000000000
000000101000001000000000001001011110001100000100000100
000000000010001111000000000111010000001101000000000001
000001000001000000000011101101101110100001010000000000
000010000010000000000110010011011100010000000000000000
010000001000000011100110000011111010101000010000000000
100000000010000011000010010001001111001000000000000000

.logic_tile 18 17
000001000000000111000010000101100001000010110100000100
000010000000000000100111101111001001000001010000000000
101100000001101111100000011101101100000010100010000000
100001001000011011100011100001011110000001100000000000
010001001000100000000000011001000001000010110100000000
010010000000000000000011100001101001000010100000000010
000000000000001111000111011111011110100000000010000000
000000000000001101100111001101011011110000010000000000
000000001110000000000000011101101010111000000000000000
000000100001000001000011001101111100010000000000000100
000000000100000011100110001000011001000110000100000000
000000000000000000000011001011011111010110000000000010
000110000000000111100010001011100001000010110100000000
000101001000000001100100001011001001000001010000000010
010000001010000111100011100000011110010000000000000000
100000000000100000000011110000001000000000000000000000

.ramb_tile 19 17
000000001000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 17
000000001000100111100000011111100000000011010100100000
000000001010001101100011100111101011000011000000000000
101000000000001011100111101011101101111000000000000000
100000100010000011000100000001011101100000000000000001
010000000000000001000010000011111010101000000000000000
010000000000000000000000001111011000111001110001000000
000000000000000111100000011101111111100011110100100000
000010100000000000000011111111011001000011110000000000
000000000000010000000011011111101100100011110100000001
000000001010001111000111100101111010000011110000000000
000000100000000001000011100011101101101000000000000100
000000100010000001000111110001111000011000000000000000
000000000111010000000010000001101111101000000000000000
000000000000000001000000001011001000010000100000000100
010011100100110001000011010011000000000000000000000010
100001000000110000100111100000000000000001000000000000

.logic_tile 21 17
000000000001010000000111110000001110000000100000000000
000000000000000000000010000000001001000000000000000000
101000000000001000000110010000000001000000100000000000
100000000001010111000010000111001001000000000000000000
110000100000001001100010101101101010101001010100000000
010000000100000001000100001011001110111110110001000100
000000001010001000000000001001111111111001110100000010
000000000001000111000000000101111100110100110000100000
001001000000000000000000001001011010111000110100000000
000000100000000000000010110111101011111100110000000100
001001000001001111000000010000011100000100000000000000
000110000001010001000011000111000000000000000000000000
001000000001010111000110000000001110000000100000000000
000000100001001001100000000000001111000000000000000000
010000000010001001100010001001101011101001010100000000
100000000000001001000010011111001110111110110000000001

.logic_tile 22 17
000000100000001101000000001011001110111000000000000001
000001000000010111000000000101101000100000000000000000
101000000000000000000011000111000000000000000000000010
100000001101000111000100000000000000000001000000000000
110000000000000000000111100011000000000000000001000000
110000001100000111000000000000000000000001000010000000
000100000001000011100000000000000001000000100100000000
000101001100000000000000000000001100000000000000000001
000000000001010101000010000011100000000000000101000000
000000000001000101100000000000100000000001000001000000
000000000000000011100010000011011000001000000000000000
000000000000000000000000000101001000000110100010000000
000000000001000111000011100001100000000000000000000100
000000000000110111100000000000100000000001000000000000
110000001100000000000000011111001010101001010000000010
100000000001010000000010011111011110001000000000000000

.logic_tile 23 17
000010000000100000000010100000000000000000000000000000
000001100111000000000000000000000000000000000000000000
101000000000001000000000001000000000000000000000000001
100000000000100001000000000111000000000010000000000000
110000001110000000000000000000000000000000000100000000
110100000000000000000000000011000000000010000000000100
000001100000000011100111110001111011000101010000000000
000101000000000001100010001001011011000110100001000000
000100000001001000000111010111011101000000010000000000
000000000100101011000111000111001010001001010000000000
000010100000000001100000000000000000000000000000100000
000001000000000000100000001011000000000010000000000000
000000000000000001000111001111011011000110100000000000
000000000000000001110000001111001010000000100000000000
000000001101001000000111100000001100000100000100000000
000000000001011111000000000000010000000000000010000000

.logic_tile 24 17
000000000000100111100000001000000000000000000000000100
000000001010010000100000001001000000000010000000000000
101000000000010111000111100000000001000000100100000000
100110100000100101000010010000001101000000000000000001
110001000000010000000000000000000000000000100000000000
110000100000000111000000000000001101000000000010000000
000000000000000000000111000000000000000000100000000000
000000000000000000000000000000001000000000000001000000
000100000000000000000000010111100000000000000000000000
000000000000000000000011100000100000000001000001000000
000011000010000001100111000011111111001001000000000000
000011000000000001000000000101011001000010100000000000
000010100000000000000010001011101111000101010000000000
000000001010000000000011111101011000000110100000000010
000000000001000000000010000000000001000000100100000000
000000000000100000000010000000001000000000000010000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000001100000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001001101000000000000000000000000110000110000001000
000010100000100000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000010000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000001000000010110000011000000100000000000010
100000000000000001000111010000010000000000000000000000
010000000000100111110111001000011000010010100000000100
010001000000000000100100000001011011000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000011000000100000100000000
000000000001010000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000101000000000010000000000000
010000000000000000000000010101001011000010100000000000
100000000000000000000010000000101111001001000001000000

.logic_tile 2 18
000000000000001000000111010101000000000000000001000000
000000000000000111000111110000100000000001000000000000
101000000000000000000000010001000000000000000100000000
100000000000000000000011010000000000000001000010000000
010010000000001011100111110000000000000000000000000000
110010101010001011100011100000000000000000000000000000
000100000000000000000000000011011000010110000000000000
000100000000000000000000000101111001111111000000000000
000000001010000000000000000000000000000000000000000000
000010000000010000000011000000000000000000000000000000
000000000011000000000000000001101010000111010000000000
000000000000100000000000000101101001101011010000000000
000000000000000000000000011000001000000000100000000000
000000001010000000000010101001011001010000100000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000001111010000000000000000000001

.logic_tile 3 18
000011100010000000000000010011001111010000100100000000
000010100000001101000011110000001111000001010000000000
101000000000000101100010100111111101111101010000000000
100000001011011011010110011011001000101110000010100000
000001000000001000000110101001101101010100100100000000
000000100000000001000000000101101101010100010000000000
000000000000000111000000001001011010010001100100000100
000000000000001111000000000101001100010010100000000000
000000000000100011000010000011000001000001000100000000
000000000001011001000000000011001000000011100000000000
000000100000001000000000010001000001000000100100000000
000000000000000001000011100011101111000010110000000000
000001001010101000000000000101001101110101010000000100
000000100001010111000000001101011110111001010010100000
010000000000000001100010000001111011000000100100000000
100000001010001011100110000011101110010110110000000000

.logic_tile 4 18
000001000110100000000111000001101100000010000010000000
000010100001000000000000000011101011000011010000000000
101001000000010111100111000000001100000100000100000000
100010000000000000100100000000000000000000000000000000
000100000110000101100010100001000000000000000000000000
000100000001010000000100000000101010000000010000000000
000000000101011000000000001000000000000000000100000000
000000100000001111000000000001000000000010000000000000
000001001110001101100000000000011010000100000100000000
000010100000101001100000000000000000000000000000000000
000000000000000001100000010000000000000000100100000000
000000000000000000100010010000001110000000000000100000
000100000100001000000000000000011100000100000100000000
000100000000001101000000000000000000000000000000000000
000000000001000000000000000000011100000100000100000001
000000000000000000000000000000010000000000000000000000

.logic_tile 5 18
000000000000000001000111100001001101010000000000000000
000010100000001001100100000000011000100001010000000100
101100001110001000000111000111001010000110000100000000
100100000000000101010100000000000000000001000010000000
110000101110010111100110100011001010001101000000000000
010000000001110111000010011101110000000100000000000001
000000001110000001000111001111100000000000010000000000
000000100100000000100100001001101010000001110010000000
000000001110010000000110010011101000001001000000000000
000000000000000000000111101111110000000101000010000000
000000000010000101100110010101111010010100000000000000
000000000000000000000010101001101110100000010010000000
000100000001010111000011100001111101000010100000000000
000110100000010001000100000000101000001001000000100000
110000000000000000000110101001011100001101000000000000
100000000000000000000000001001010000001000000000000000

.ramt_tile 6 18
000001000010001000000000000101101110100000
000010100001001111000010010000010000000000
101000000001011000000000000111101000000000
100000001000101011000000000000110000000000
010000001010000000000011110011001110000000
110000100000000000000111110000010000000001
000000000000001000000011100011101000000000
000000000000001101000000001101110000000000
000000000000000011100111000011001110000000
000000100000000000000000000001110000000000
000000100000000000000010011001101000000000
000001000000000111000011000111010000000000
000001000000000000000000011111101110000000
000000000000000000000011100111110000000000
110000000100000111000111011101101000000000
010000000001001111100111101011110000000000

.logic_tile 7 18
000000000000100000000010000001101000001000000110000000
000000100001001111000010000011111110000000000000100001
101000000000000000000011100001000000000001000100000000
100000000000000000000111110011100000000000000000000100
000010000110000000000000010111101100001001000000000000
000001000001000000000011000001110000000101000000000000
000000101111000111100000001001100001000001010000000000
000001000000000000000010110011101110000010010000000001
000001001011010011000010010000000000000000000100000101
000000000000101001000010111011000000000010000010000001
000001000000000011100111010011111111000100000000000000
000010100000000000000011000000101110101000010000000000
000001001100100111100011100101101010000110100000000000
000000000000000000000000000000111111001000000000100000
110000000000000011100000001101100001000001010000000000
100000000000001111100011111011001110000010010001000000

.logic_tile 8 18
000000001000000000000000000001111101111101010000000000
000000100101001101000010010011001101111101110000000001
101000000000000111000111101000001110000100000000100000
100000000000000000100000001101001101000110100000000000
010010100001010000000010110101011001010110000000000000
010000000100101111000010100000011111000001000010000000
000000000000001111000000001000011110010100100000000000
000000100000001011000010110111001011000000100010000000
000000000000001000000111000000011100000100000100000000
000000001100000011000100000000000000000000000000000000
000000000000000001100000000101101010000100000000000000
000000000000000000000011110000010000000000000000000000
000000000000000001000000000111111010000100000000000000
000000000000000111000000000111000000001110000010000000
110000000000001011100011100001001110000100000000000000
100000100000000011000000000000001110001001010000000010

.logic_tile 9 18
000000000001000011100000000001100000000000000000000000
000000000001000111000011110000100000000001000000000000
101000100000001011100010011111111011000110100010000000
100001000000001011000011111111101010001111110000000000
110001101100000111000000000101101011000110100000000000
110010000000000001000011100001001010001111110000000001
000001000000001011100010100001011010000010000000000100
000010000110000101100100001101111000000000000000100010
000000001010000111100110110000001100000100000100000000
000000000000000000110111010000000000000000000010000000
000000000000000000000000001011011001100000000000000000
000000001110000000000000001001111000111000000000000000
010100000000100000000011100000000001000000100100000010
110100000010010000000100000000001000000000000000000000
000000100000000111000110110101011110000010100000000000
000001000000000000100111010000001101000000010000000000

.logic_tile 10 18
000010101010000000000111100101101011001000000000000000
000100001101000000000100001111101101101101010010000000
101000000000000000000000000101111100001000000000100000
100000000000000000000000001011010000001001000000000000
010001000000001111100010000000000000000000100010000000
110000000000001011000100000000001010000000000000000000
000000000000000011000000010101111101111000100000100000
000000000000100000000011111111011100111001110000000000
000000000100010000000011101111000001000010100000100000
000000000000000001000100000011001111000001100000000000
000000000000101001000111100011101110001100000000000000
000000000000010011000110001011110000001000000000000010
000010101110100000000011110001011100000000000000000000
000000001111010001000011010000110000001000000000100000
010000000000100000000111000011000000000000000100000010
100001000000010000000000000000000000000001000000000000

.logic_tile 11 18
000001000000001111000000001101000000000010100000000010
000010100000000011000000000011001010000010010000000000
101000000000001111000000010000000001000000100100000100
100000000010001111000011010000001100000000000000000000
110000001001010111000111010001000000000010000001000000
010000000001110001000011010011001011000011010000000000
000001000000000000000111100000000001000000100100000000
000000100000000000000111000000001101000000000000000000
000000000000100000000000001001111011110000010000000000
000000000011010111000011101101011111110001110000000110
000000000001010001000010001111011000000001000000000000
000000000000000111000100001101000000001011000000000000
000000001000000111100011000001000000000010000000000000
000010100000000000100000001111001000000011010001000000
000010100000000000000110000001111011101000100000000000
000000000000000011000000001101111110010100100000000000

.logic_tile 12 18
000001001111000000000111100000000000000000000100000000
000010101111110111000100000001000000000010000000000010
101000000000000101100111100111111010000101010010000000
100100000010001111100111110011011001011110100000000000
110000000110100101000011100101100000000001010000000000
110000001011010000000011111101001101000001100000000010
000000000000101111000010000000000000000000000000000000
000010000001011111100011000000000000000000000000000000
000000000000000001000011110101011011001001000001000001
000001000000001111000111101101111010000101000000000000
000000100000000001000000001011111000101011010000000000
000001000001010000000011110001101110000010000000000000
000101001010000000000111101101111100000001110010000100
000110100000000011000000001001101100000000100000000000
010000000000100111110000001000001010010000100000000000
100000000000010000100000001001001101010100000000000100

.logic_tile 13 18
000001001110000001100000000000000001000000001000000000
000010100000000000100000000000001010000000000000001000
101001001110000001000000000001100000000000001000000000
100000101110000001000010100000001011000000000000000000
111000000000000000000110010001101000001100111000000000
110000001100000000000110010000001011110011000010000000
110010000000001101000000000001101000001100111000000000
110001000000010001000000000000001000110011000000000000
110001000000000000000000000001101001001100111000000000
110010000000000000000000000000001001110011000000000000
000000000000000000000010100000001000111100001000000000
000010000000000000000000000000000000111100000000000000
000001000110100000000010000011111010000100000000000000
000000100011000000000000000000100000000000000000000000
110010001100000011100000000111100000000000000100000010
100000000000000000000000000000000000000001000000000000

.logic_tile 14 18
000010101100001111100110101101000000000000000000000000
000010100000000001100010101001101010000000010000000000
101000000000001001100000000011111010010110000000000000
100000001000000111010010000000011000000000000000000000
110011100000100101000010110000001001010010100000000000
010000100110010000000010010001011011000000000000000000
000000000000000111000010101001101000000110100000000000
000000001010010000100100000001111011101001010000000000
000000000100100000000000010000001011000000000000000000
000000001101000000000011011101011001000100000000000000
010001000000101001100011001001011010000011000000000000
110010100001010001100100000011110000000000000000000000
000001000000000111100000011011101111110110000000000000
000010000000000000100011110101111000111010000000000000
110000000000000000000000000111000000000000000100000000
100010101110000000000000000000000000000001000010000010

.logic_tile 15 18
000001001010101101000111101111011010101000000000000000
000000100001001101100000001011111111011000000000000000
101000000000001000000010111001001110000001010000000010
100000000000001111000110101001001100000001100000000000
000000001011000111010000011111001011100010010000000000
000000000000110111100011011001011111010010100000000000
000000000001000101000000001101101111110010100000000000
000000000100000011100010000111001010110001100000000000
000100101110101111100110010111111101101000010100000100
000001000001000111000011100011111000001000000000000000
000000000000001001100010010011101110101011100000000000
000010100100000011000010111001001000101001000000000000
000001000000000111000010011011001010111101000000000010
000000100000001011100010001111101010111111010000000000
110000000000000000000111100111101101111001110000000000
100000000110000101000111110101111100101011110000100000

.logic_tile 16 18
000000000000110000000110000101101111101001000000000000
000010000001010000000000001011101000010000000000000000
101010100000000111000110001000001011010100100100000010
100000000000000001000010010001011001010000100001000000
110000000000000011000011101101101101100000010000000000
110000000000010000000100000101001000010000010000000100
010010100000001111100000011011111110001101000100000001
110001000000001111000010000001010000001001000000000000
000000001000101111000000011111001000100000010000000000
000000000001000001000010010001111010101000000000000000
000000100000111000000010000111111100000110000010100100
000010000000000001000010000000010000000001000000000000
000000100000010001100011111001100000000000110100000000
000000000000101111000110011001001100000010110000100010
010000000001100001000111101111011000100000010000000000
100001001101110000110000001011001111010000010000000000

.logic_tile 17 18
000000000001001011100000011001001101101000010000000000
000000001010100001100011100101011011000100000000000000
101010000000100111100000010111011000001100000100000011
100001000001000101100010001101100000001110000000000001
110000000001010001000000011001111111101000000000000000
010000000000100000100011111101001001100000010000000000
000010100001100111100010000001001111000000100100000000
000001000000010001100110100000011111101001010010000000
000000000001000000000110010000011010010100000100000100
000000000000000000000011110101011111010110000000000000
000010000110000000000000001001011010101000010000000000
000001001011000000000000000001111110000000100000000100
000000000000001000000011010111001110001100000100100110
000000000000001011000010001111010000001101000000000000
010000000000000000000000011101111011111000000000000100
100000000000001111000010110101101111010000000000000000

.logic_tile 18 18
000010000000000001100011011101101100111001010110000001
000001000001000000000011111101011101110110110000000000
101000000000001001100000010001101010100001010000000000
100000000010100001010010000111001111010000100000000000
010000000000000111000010000001100001000000000000000010
010000000000011111100000000000001110000000010000000000
000100101010000000000010110101001110111100010110000001
000000000000001111000011000101101110111100110000000100
000000000000000001000010000001011111101001010100000010
000000000010000000000011110111001111111001010000000100
000000000000000111100000000001101100111000110100000000
000000000110000000100010000011111001111100110000000001
000100001010001111000000010000011000000100000000000000
000100000000000111100010010000001010000000000000000000
010100000000000111000111101011101011100000000010000000
100000000000000001100000000011101011110100000000000000

.ramt_tile 19 18
000000001100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010100111000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000100000010010000000000000000000000000000

.logic_tile 20 18
000000001011000000000111100000001010000100000100000000
000000000000111111000000000000010000000000000000000000
101000001110001000000000010111000000000000000110000000
100000000000101111000011100000000000000001000000000000
110000000000000011000111000111001000010110100001000000
110000000000000000100111110000011011101000010011100000
000001001010000000000011100101111001101000010000000000
000000101100000000000010010011111011000100000010000000
001110100000011111000000001011000000000000000010000000
000001000000001111100000001011000000000010000000000000
000000000000000000000000010001001011101001000000000000
000001000000000000000011110011001011010000000010000000
000000000001110011000011000000001100000000000010000000
000000000100111001000100000011000000000010000000000000
000000000110000000000010000111111001000000010000000000
000000100000000000000000000011101011000110100000000100

.logic_tile 21 18
000000000010000111000000000000000001000000100100000000
000000000001010111100000000000001101000000000001000000
101001000001111000000000010101111000000000000000000000
100100100001010111000011100000100000001000000000000000
110000000110000000000000000000000001000000100101000000
110000000101000000000010100000001111000000000000000000
000000101100000111000010110101111000000000000000000000
000011000000000101100011010000000000001000000001000000
000000000000010000000000001000011010000000000000100000
000010000000000000000000000001000000000100000010000000
000000100110000000000000000000000000000010000000000100
000000000111010000000010000000001011000000000000000000
000000000000100000000111000101100000000000000110000000
000010101001000000000100000000100000000001000000000000
000000000110001000000111001001011000100111010000100000
000000100110000011000000000111011000010010100000000000

.logic_tile 22 18
000000001100000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000001101000000000000010011000000000000001000000000
100000000000100000000010000000100000000000000000000000
010000001100110000000011010101001000001100111100000000
110000000000000000000010000000100000110011000000000001
000000100000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000001000000000000000010100101101000001100111100000000
000011000000000000000010010000000000110011000010000000
000000000000110001100000000000001001001100111100000100
000011100000100000000000000000001100110011000000000000
000010001000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
110000000000000000000000000101101000001100111100000001
100000000010000000000000000000100000110011000000000000

.logic_tile 23 18
000010000111001000000010100000000000000000000100000000
000000000000101011000110000001000000000010000000000000
101000000000000111000000001000000000000000000000000000
100000001000000000100000001111000000000010000001000000
010000000000000111000000000000011110000100000001000000
010000000001000000000010001111000000000110000010000100
000000000000001000000000001000000000000000000100000000
000000000100000111000000000101000000000010000001000000
000010000000010000000000000111000000000000100000000000
000000001000000000000010010101001110000000110000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001111000000000010000000000000
000000000000001001000011100101011000001110000000000000
000000000110001011000111101011100000001001000001000100
000000000000001000000000001000001110010100000000000010
000000001110000001000011100111011001010100100000000000

.logic_tile 24 18
000011000000010000000000000000011110000100000000000001
000010100000000000010000000000000000000000000000000000
101000000000001011100011100000011001010110100110000000
100000100000000111100100000011001000010000000000000000
110010100001011011100000000000000000000000000000000000
010001000000001111100010000000000000000000000000000000
000000000000000101100011110001100001000011010100000000
000000001000000000000111011101001100000011000000000010
000000000011010011100000011011111011100000010000000000
000000000000100001000011100111111010111110100000000000
000000000100100111000010000101011010101111000000000000
000001000001010000000100000101011111001111000000100000
000000000001000000000000010001101011100000000000000100
000000000000000000000011010101101111000000000000000000
010100000000000111000111000011000000000000000000000000
100000001000001111100000000000000000000001000000000100

.dsp3_tile 25 18
000000000001010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
001000000000000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010100000000000000000001000000100000000000100
000000000001000000000000000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000110000000000000000011010000100000100000000
100000000000100000000000000000010000000000000000000000

.logic_tile 2 19
000010000001101111000000010000011110000100000000000000
000000100001010111000011000000010000000000000000100000
101001000000000000000110000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000100000101000000001000000000000000000111000111
000010000100000000100000000101000000000010000001000011
000000000000000111100000000001000000000000000010000100
000000000000000000100000000000001000000000010000000000
000001000000000000000000000001100000000000000111000001
000000100000000000000000000000100000000001000001000101
000000000000000000000000000000011100000100000000000010
000000000000001001000000000000000000000000000000000000
000100000000000000000000000000000000000000000111000001
000100000000000000000000001001000000000010000010100001
110010000000000000010000010101000000000000000000000001
100000000000000000000010100000001000000000010000000000

.logic_tile 3 19
000001001110000000000000000101011010000010100000000000
000000100000000000000011100000111101001001000000000000
101000000000000000000000000000000000000000000000000000
100000001000000001000000000000000000000000000000000000
010001001110000000000000010000011010000100000100000000
010000100000000000000011010000010000000000000000000000
110000000000001011100111000000011010000100000100000000
110000000000100001100111110000000000000000000000000000
000000001110100000000110010000000001000000100100000000
000000000001010000000010000000001011000000000000000000
000010100000000000000000000000011000000100000000000000
000000000000000000000000000000000000000000000010000000
000000000000100000000000001101001100000111000000000000
000000000001010000000000000101110000000001000000000000
010000000000000000000000001101100000000010100000000000
100000000000000000000000000101101011000010010000000000

.logic_tile 4 19
000000000000001011100000000000000000000000100100000000
000000100010000011000011100000001111000000000001000000
101000000000001101000000000001011111001111110000000000
100000000000001011010010101011011111111111110010000000
010001000000000101000111011000001010000110100010000000
010000100000000111000011000011011011000100000000000000
000100000000000101100010011000001011010000000000000000
000100000000000000100011000011001101010110000000000000
000000000110001000000111001001011100001001000000000000
000010000000001101000100001001010000000101000000000000
000000000000001111100010001000011001010010100000000000
000000000000000001000011110001001101000010000000100000
000001000001011000000111001111011010100010000000000000
000000100000100011000011111011011100001000100000000000
010000000000000000000110010101111010110011000000000000
100000001010000000000010001111101010000000000000000000

.logic_tile 5 19
000000001000000001000000000011000000000000000100100000
000000000000001111010000000000000000000001000000000000
101001000000001000000111000000011111000100000000000000
100010001000000001010100001101001001010100100000000000
000000000001100001100000000000000000000000000100100000
000000000001010000010011101111000000000010000010000000
000000000000001000000000011000011101010100000000000000
000000100000001111000011111001001011010000100000000100
000001001100101111000000000001100001000001110000000000
000000000001000001100010000001101111000000100000000000
000000000000000000000110101101000000000000010010000000
000000000000000101000000000101001000000001110000000000
000000000110000000000011101000011010010000000000000000
000000000000010000000100000001001101010010100010000000
000000001010000101100010101011000001000001110000000000
000001000100000000000000001001001101000000010001000000

.ramb_tile 6 19
000010000000001000000111000011011010100000
000010110000001111000000000000110000000000
101000000001010111100000000001101010000000
100000000000000111100010010000110000000000
110001001110000000000111110111011010000000
100010000000100000000111110000110000010000
000000000000000000000010010101101010000000
000000000001010000000111111101110000000000
000000001010000000000011100111111010000000
000000000000000001000100000011010000100000
000000000000001111100000001111001010000000
000000001110000111000000000001010000000000
000000000001010011100000010011111010000000
000000000001110000000011010001010000000000
010001000000001000010000000011101010000000
010010000000001011000000001001010000000000

.logic_tile 7 19
000001001000001111100011110001000000000000000110000000
000010000001000111100110000000100000000001000000000000
101010100000000000000000010101001000001000000000000000
100000000000000000000010101011110000001101000000000001
000000001010100101100110100011100000000000000110000000
000010100000000000000000000000100000000001000000000000
000000000000000000000000001000011000000100000000000000
000000001000001111000000000011011101010100100000000010
000001000000000000000111000001000000000000000110000000
000000000101010000000100000000000000000001000000000000
000000000001000001100111000001000000000000000100000000
000010100000101111000000000000000000000001000000000100
000000000000000000000000000011000001000000010000000000
000000001101000000000000000101101100000010110000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000001100000

.logic_tile 8 19
000010100001001001100010011000011011000110100000000000
000011001101000101000111111101001001000100000000000000
101000000000001001100000011101101010001101000100000000
100001000000000111100011100011010000000110000001000000
010000001111001000000010000001000000000000000010000000
010100000000001001000000000000100000000001000000000000
000000000001011111000110000000011011010000100100000001
000000000000100011100000000001001000010010100000000001
000000101000001000000000000011100000000000000000000010
000001000001011101000000000000100000000001000000000000
000000000000000001100111110111001100101000000000000000
000000000000000000000111000101001000100000010000000000
000000000000001011100000001101100001000010000000000000
000000000000000111100000000001001111000011010000000000
010000000000000000000011100001011100001001000000000000
100000000000000000000100000111010000001010000000000000

.logic_tile 9 19
000000001000000000000000000000011110000100000000000000
000000001100000000000000000000000000000000000000000000
101000000000001111010000010000011010000100000101000100
100100000000000001000011000000000000000000000000100100
000000001111010000000000000011100000000000000010000000
000001000000000000000000000000000000000001000000000000
000011100000000001100110000001111000000000000010000000
000011000000000000000010000000010000000001000000100000
000000000001100000000000000101100000000000000000000000
000010001000100000000010001011100000000010000000000000
000010100000000001000000000001111000000000000000000000
000000000000000000000000000000010000001000000010000000
000000000000000000000000001000011010000000000000000000
000000000000000000000000001001011101000100000000100000
110000000001010000000000000101100001000000100100000000
100000000000100101000000000000101000000000000000000000

.logic_tile 10 19
000010000111000000000111101000001100010110000010000000
000001000000110111000000000011011011000010000000000000
101000001010001111000000011111111010001001000000000000
100100000000000001000010000101011011101011110001000000
110000000001001000000010110000000001000000000001000000
110000100000000101000111100001001001000000100010000000
000000000000000011100111001111111011011001110010000000
000000000000000111000000000001001010001001010000000000
000000001010000000000111100101000000000000000100000000
000000000001010000000100000000000000000001000000000000
000000000000000000000000000000000001000000100100000100
000010000000000001000000000000001111000000000000000000
000100100000000000000010000000001000000100000100000000
000100000000010000000000000000010000000000000000000000
010000000000000011100000000001011000000000000000100000
100000000000000000000010000000000000001000000000000000

.logic_tile 11 19
000010000000100011100010110000001010000100000100000000
000011000000010000000010110000010000000000000000000000
101000000000000111100000000000001000000100000000000100
100000000000000000100011110000010000000000000000000000
110000000001000001000010100011100000000000000110000000
010000000101110000000111110000000000000001000000000000
000000000000000101100000001011011100101000010000000000
000000000000000000100000001111011101011101100001000000
000010100001111111000011110000011111010010100010000000
000000100000110011100011010101001001000010000000000000
000010101000000111100000010000000000000000100110000000
000001000110000000100011000000001100000000000000000000
000101000000000001000000000011001001101000000000000000
000100000000000000100000000111111010110110110000000000
000000000100010000000000010101000001000000000000100001
000000001110100001000010000001101000000000010000000001

.logic_tile 12 19
000000100110100000000000010000000000000000100000000001
000010100111000000000011100000001110000000000000000000
101000000000000101000111010000001000000100000100000000
100000000010100000100111110000010000000000000001000000
110000001010000000000000001011111101011101010000000001
110000000000000000000000000011011110000110100000000000
000010000000000000000000000001100000000000000100000001
000101000001011101000000000000100000000001000000000000
000000000000000000000011000000011000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000010111100010000000000000000000000000000001
000000000000101001100000001011001111000000100000000000
001001000110010101100010000001111110000000000000000000
000000000001010000100111110000000000001000000011100010
000000000000001101100111101000011111000000000000000000
000000000000000011000110000101011111010000000010000000

.logic_tile 13 19
000000000000000000000111111001111010101000100000000000
000000000001010000000111101001001010111100010000000000
101000000000000101100010000101000001000010100000100000
100000000000100001100010011111101101000000100000000000
110000100111110111000110000101011000001100110000000000
110000000000100000100011100000110000110011000000000000
010001000000000000000000010001100000000000000000000000
110010000000001101000011011101001100000000100000000000
000000000110000001000011000000011010000100000100000000
000000000000000000100100000000010000000000000000000000
000000101111000101000110100001000000000000000100000000
000000000000100000100000000000100000000001000000000000
110000000000000000000111111001011101011100000000000000
110000000000000000000110001001101110000100000000000100
000000000000000001100000000000000000000000000100000000
000000001010000000100000001011000000000010000000000000

.logic_tile 14 19
000000001111111000000000000101000000000000000100000000
000000000001101011000011100000000000000001000000000000
101000000000001111100000001000000000000000000000000000
100000000000000011100011001111000000000010000000000000
010000000111001011100111110000000000000000000100000010
010100000001011101100011111101000000000010000000000000
000010100000010111000000001111011011111001010000000000
000101000110010111100011100001001010011001000000000000
000010101000001111100000000101111110111001110000100000
000000000101000001000000001111001100010100000000000000
000001100000000101100000000011101010000110100000000111
000001100000000001100011000000001100101001010011000000
000010100001000011100110001011101011010100110001000000
000000000001110000000000001011011001000000110000000000
000000000000000000000000010001011001000010000000000000
000000000000000001000011000000001011100000010010100010

.logic_tile 15 19
000001101000100000000000001111101110100111010001000000
000011000000010000000000000011011100010010100000000000
101000000000000111000000010000000000000000100100000000
100000000000000000100011110000001011000000000000000000
110000000000100000000000011000000000000000000100000000
010000000000011111000011111111000000000010000000000000
000100000010010011100111100000000000000000100100000000
000001000000000000000000000000001010000000000000000000
000011100010110000000000001011111100110100110000100000
000000000000110111000011000101101110111110110000000000
000000000001001101100011000101100000000000000100000000
000100000100100111000100000000100000000001000000000000
000001001110000001000000010000011000000100000100000000
000000100000000000000010000000000000000000000000000000
000000000000010000000111100000011000000100000100000000
000000000000100111000100000000010000000000000000000000

.logic_tile 16 19
000000000000000000000000010001100000000000000100000000
000000000000000000000011110000000000000001000000000000
101000000001001111100000001111111100000010000000000000
100000000000101011000011100111111111000111000000000000
010000000000000000000110101111011110000110100000000100
010000000000000000000010011101101111000100000000000000
000101000000011011100111010001111001100000000000000100
000100001010001101100111011011011011110000010000000000
000010100111001000000010000000000000000000000100000000
000001000000000111000011010011000000000010000000000000
000011101010000000000000000011001011100111010000000000
000010100011000000000011110111111110100001010000000000
000000001010011011000011100101011011100000010000000010
000100000000100001000110010111111010010000010000000000
000000000000000000000010001000000000000000000110000000
000000000000000001000000000101000000000010000000000000

.logic_tile 17 19
000000000000001000000000001111111100110110100100000100
000000000000001111000010000011101010010110100000000000
101001001000001101000000001101011010001011000100000100
100000000000001011100000000011110000000011000000000000
110010000000000011000010000011100000000011010100000001
110011000010000000000000001011001000000011000000000000
000000000000000111010010001011000001000011010100100000
000000001000001001100110110011001010000011000000000000
000000000110101000000000011111011100110110100100000000
000000000000010111000011100101001010101001010000000010
000010100001010101100000000111101001111000000000100000
000000000001011011000000001111111000100000000000000000
000010001010000000000011100111111101010110100100000000
000001000000000001000110000000001110100000000010000000
010010101010001011100010011001101000101000000000000000
100010000000000111100010111101011111100100000000000000

.logic_tile 18 19
000000000000001000000111101000000000000000000000000000
000000001000100011000111100101001010000000100000000100
101001000000000000000111010111101000000110100000000000
100010000000001001000110110000011100001000000000000000
110000000001100111100111010001101111110100010110000001
010110101110010001100011100111111000101000010010000000
000000000000001111100000011111111001010110110010000000
000010001000001011100011011101111110101001010010000000
000000000000001011100000000111001010101001010100000101
000000001000000111000011111101111000111110110010000000
000000000000000000000010000000000001000000100000000000
000000001010000001000100000000001101000000000000000000
000000000000000001100000010101101111100000000000000100
000000000001000000000011001001011100111000000000000000
010001000000000001000010000011001010100000000010000000
100010001000001111000100001001001010000000000000000000

.ramb_tile 19 19
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000110100000000000000000000000000000000000
001000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000110000000000000000000000000000000000000
000100001110000000000000000000000000000000
000001001111010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000101110000000000000000000000000000

.logic_tile 20 19
000000000000000000000000010111000000000001000000100000
000100001111010001000011001111000000000000000000000001
101000000000000111100000011000000000000000100000000000
100000000000010111000011011101001110000000000001000000
010000101101000000000000001000000000000000000100000000
010001000000100000000000001001000000000010000001000000
000001000110100101000000000001000000000000000100000001
000000000000000000100011100000000000000001000000000000
000001001000001000000010000000000000000000000100000000
000010101110001011000000000011000000000010000010000000
000000000000000000000000010000011000000100000100000000
000000000011010000000011000000000000000000000010000000
000001000000011000000111001101101101110000000000000000
000000101100000111000100000101111101110000100000000000
000000000000000000000000001000000000000000000100100000
000100000001000000000000000001000000000010000000000000

.logic_tile 21 19
000000000000001001000000001011101010000010000000000000
000000000000000111000000000001001101000000000000100000
101000100000001011100110000001011101000110100000000000
100010100001001011100100000111011110001111110000000001
110000100001001000000000000001101110010110100100000000
110000000000000011000000000000011100100000000001000000
000000000110000001100000011000000000000000000000100000
000001000001000000100010010011001000000000100000000000
000000000000001000000000010000000000000010000000000100
000010101011001011000011101011000000000000000000000000
000011000000000001000000001011001110110110100100000000
000010000000100000100011111111001000101001010001000000
000000000110001111100010000101000000000010000000000010
000000000000000101100110010000000000000000000000000000
010000000000010001000000001111111011100000000000000000
100001000000101111100010011001001011000000000010000000

.logic_tile 22 19
000100000010110000000000010000001000001100111100000000
000000000000010000000010010000001100110011000000010000
101001000000100000010000000000001000001100111100000000
100010100001010000000000000000001100110011000000000000
010010000000010000000000010101001000001100111100100000
010001000000100000000010000000100000110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000010100001011001100110000111101000001100111110000000
000000001010000001000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000001010000000000010000000000000110011000001000100
000010000001000000000000000000001001001100111100000000
000000000000100000000000000000001101110011000010000000
110000000000001001100000000000001001001100111100000000
100000000000000001000000000000001101110011000011000000

.logic_tile 23 19
000000000001010101100000001001101100000001000000000000
000010000000101111000010101101110000000110000000000100
101001001100000001100011100001100000000000000000000100
100000100000100000000111000000100000000001000000000000
010010100000001101100110111011111011100000000000100000
010001000000100101000010101011101111000000000000000000
000000000000001101000010101000001110001100110100000000
000010000000000001100110001101010000110011000010000000
000000000111011000000110000101001010100000000000000000
000000000000100111000100000101011011000000000000000000
000000000001000000000110010001000001001100110100000001
000000100000100000000011100000001000110011000000100000
000010000000000000000110011001011000010111100000000000
000000000000000000000010010101011100001011100000000100
110000000000000000000111100101101110100000000000000000
100000000000000000000000001011011111000000000000000000

.logic_tile 24 19
000010101100000001000000010000011010000100000010000000
000101000000000000100011000000000000000000000000000000
101000001111000000000000000000011000000100000001000000
100000000000000011000000000000000000000000000000000000
110000000000000000000000010000001110000100000100000000
110000000000000000000011100000010000000000000000000000
000010100000000000000000000111001100101001000000000000
000001001000000101000000001101011110111001100000000001
000000100000010000000000010001000000000000000000100000
000000001100100000000010110000000000000001000000000000
000000000000000000000000000000001000000100000000100000
000000000000000000000000000000010000000000000000000000
000000001000000111000111100000000001000000100100000001
000000100000000001100111110000001111000000000000000000
110000000000100111000111100000011110000100000000100000
100000000001000000000100000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 20
000000001100100000000000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000
101000000000000000000000000101000000000000000100000000
100000000000000111000000000000000000000001000000000000
110000000010000001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011101100010000000001
000000000000000000000000001001111000011100010000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000111100111000000000000000000000000000000
000001001000000000100100000000000000000000000000000000
101000000010000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000010000000
010000000000000001000111100000000000000000100100000000
110000000000000000100000000000001100000000000010000000
000000000000000000000000000000011110000100000000000000
000000000110000000000000000000010000000000000010000000
000000000000000000000000000001000000000010000100000000
000000000000001001000000000101000000000000000010000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000000000000000000000000010
000000000000010011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000100000000011000111000000000010000100000001
000000000011000000010000000000000000000000000010000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000110100000000000000000000000000000
110000001000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000100000000100
000000000000000000000000000000001001000000000000000000
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001111000000000000000001
000010101100001000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
110000000000000000000110000111100000000000000100000001
100000000000000000000000000111100000000011000010000000

.logic_tile 5 20
000001000000001000000000000000000000000000000000000000
000010100000001111000011100000000000000000000000000000
101000000000000000000000000000000001000000100000000000
100000000000000000010000000000001011000000000000000100
000000000000001111000111100101000000000000000000000000
000000000001000101100010010000100000000001000010000000
000000100000000000010000010001000000000000000110000000
000001000000010000000010110000100000000001000011000100
000000000000000000000000000000011110000000000000000010
000000000000000001000000000101000000000100000010000000
000000000000000000000000000011000000000000000000000000
000000001010000000000000000000000000000001000000100000
000000101000000000000000000101011110111001110001000000
000000000000000000000000001101001000111101110000000000
110000000010001000000000001000000000000000000000100000
100000000000001101000011111111000000000010000000000000

.ramt_tile 6 20
000000001100000011100111000001101100100000
000001000000010000000011100000000000000000
101000000000000111100000010101101110000000
100000000000000000000011000000110000001000
010000000110100001010000000001001100000000
010000000000010000000000000000000000000001
000000000000001001000111001001101110000000
000001000000000011100100000101110000000001
000000000000000001000010000001001100000000
000000000000000000000000000101100000000000
000000000000000001000000000011101110000000
000000000000000000100011111011110000000100
000000100110000000000011101111001100000000
000101000000100000000111111111100000000001
110000000000000101000010001101101110000000
110000000000000000100000000011010000000000

.logic_tile 7 20
000001000000000000000000000101100000000000000000000100
000010000000000000000000000000000000000001000000000000
101011001000001000000000000000000000000000000000000000
100010001010000111000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000001000001000000000111100000000000000110100000
000000000000100011100011110000100000000001000000000000
000001000000000000000000001101100000000001000000000000
000010000000000000010000000101100000000011000001000100
000000000000000000000000000011100000000000000100000000
000000000000000000000011100000100000000001000010000000
000000000000100000000000000000001010000100000100000000
000000000000010000000000000000000000000000000000000010
000000000000100000000111100000011000000100000100000000
000000000000010000010000000000000000000000000000100100

.logic_tile 8 20
000000001101000001100010000000011100000100000001000000
000001000000110000100111100000010000000000000000000000
101000000000000111000111000000000000000000100001000000
100000000000000000000000000000001000000000000000000000
010000000000000000000000000001100000000000000100000000
010000000000000000010011110000100000000001000010000000
000100001011000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000000000100
000000001011000000000000000001000000000000000010000000
000000001010100000000000000000100000000001000000000000
000000000000000000000111100000000001000000100001000000
000000000000000000000000000000001000000000000000000000
000001001000000001000000000000000000000000100100000000
000000100000000000000000000000001110000000000000000001
000000000000000000000000000000000000000000100100000000
000000000100000000000010010000001011000000000010000000

.logic_tile 9 20
000001000000000000000010101011101011100111010000000000
000010100000000000000110110011001000101011010000000000
101000000100001001100000001101111000010100110000000000
100000000001000111000000000111101011111100110000000000
110100100000001001100010010011100000000001000000000011
010000000011001111000010111101100000000000000010000000
000000100000001001000110011101011110110100000010000000
000001000000000011100011101111001101010100000000000000
000001000000010000000110111001111111111000110000000100
000010100000100000000111110101011111110000110000000000
000000000001000001000111100000001000000000000010000000
000001000000101011000000001001010000000100000000000000
000001001000000111100000000101111011111101110000000000
000010000000000000100000000111101111111100110001000000
110000000000100001100011110000000001000000100100000000
100000000000000111000011100000001010000000000000100000

.logic_tile 10 20
000001000110000000000111100000000001000000100100000000
000000000001000000000111110000001111000000000001000100
101000000001000111100000000001001010000100000010000000
100000000100000000000000000000110000000000000000000001
110011000000000000000111000000000000000000100100000000
010010100000000000000000000000001111000000000001000000
000000000000000000000011100101100000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000010100000000000000000000000000000100100000000
000000000000010000010010000000001110000000000000000000
000000001000000000000000000000000001000000100100000100
000000000000000000000000000000001000000000000000000000
000000000001000001000010010111100000000000000100000000
000000000000000000000110100000100000000001000001000000
010110000000000000000011000000000000000000100000000001
100000000000000000000010001001001111000000000010100000

.logic_tile 11 20
000001001010000101100000000001111011101100010001000000
000000000101000101000011110001111001101100100000000000
101000000000001000000010010000011100000100000100000001
100100000000001101000111100000000000000000000000000010
010001001000000011110111000000001101010000000001000000
110010000000010000100000000000001110000000000000000000
001000100000000001000111101001011000100000000000000000
000000000010000000000010010111101100000000000001000010
000001000000000011100000000000000000000000000101000000
000010000000000000000010000111000000000010000000000000
000000000000000011000000000011001000000000000010100000
000000001011010001000000000000110000001000000010000000
000000000000100011100000000000000000000000100100100000
000000000001010000100000000000001010000000000000000000
010000000000011011100000000101111011010111100001000000
100000001010101111000000000001101100000111010000000000

.logic_tile 12 20
000001000110000000000111110000011110000010000100000000
000010000000000111010010000000000000000000000000000000
101000100000010011100111101011000001000000010000000010
100010000000100000100100001111001000000001110000000000
000001001000100111100000011000000000000000000100000000
000000000101010000000011110101000000000010000000000000
000000000001010011100000010101001101101100000001000000
000000000000011001000011011101011011000100000000000000
000001000000101000000000010000011110000010000100000000
000000100000000001000011110000000000000000000000100000
000000100000000000000000001101000000000000000000000000
000000000000000000000000000101000000000010000000100000
000000001001000000000110100001101000111101000100000000
000010100001000000000000000001111111111101010000000000
110010100000001000000000000101101000000100000000000000
100000000000000001000011100000010000000000000001000000

.logic_tile 13 20
000001001100000011000010001111101110001111110000000100
000000100000100001100010011111011100001001010000000000
101000100001000001100010101001001010111001010010000000
100000000000000000100011100101101011011001000000000000
010000000010110111100011100001000000000000000100000000
110001000000110101100011110000100000000001000000000100
000100000000000101100000000001011000011111100000000000
000001001000000101000011111101011010010111110000000000
000000000000100000000000000111111000101001000000000000
000000100001000111000000001001111111110110010000000000
000000000000000000000000000101111101010110110001000000
000001000000000000000010000001011011011001110000000000
000100001100000000000010001101100000000000000000000011
000000000001010000000010000101100000000010000000000000
110000000000000000000010101000000000000000000000000000
100001000000001111000111110001000000000010000001000000

.logic_tile 14 20
000000001000000111100000011101101100101001110000000010
000001000000000111100011001011001110101111110000000000
101010100000010111000111010101101001101000010000000000
100000000000100011100110010001111001101010110000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000011000000000010000000000000
000000000001010111100011010000011110000110000000000010
000000000000001111000011001011000000000010000000000000
000010101010001001100111011001111110010110000000000000
000000001010000011000010100101001000111111000000000000
000000000001000000000111110011011001110000010110000000
000000000000100011000110001111101101100000000000000000
000001000000001111000000011111111010100010010000000000
000000101010000111100010001001111001101011010000000000
110000000000001001000000001011011100100000010100000000
100000000000000111000010001011001110010100000000000100

.logic_tile 15 20
000110101010100001100111000000001110000100000000000000
000100000001010001100010010000010000000000000000000000
101000000000000111100000001111111010000001000001000000
100000001010000000100000000011010000000000000000100000
110000001111011011000011000011101100000101010000000000
110000100000000011100011010101101011001001010000000000
000000000000001011100010000111101100101010000000000010
000000000000001111000000000101101000010110000000000000
000001000000000001100011011011001111110000000101000000
000100100110000111100111100011101010111001000000000000
000000001010000111100010000101111100011101000100000010
000000001110000111000100001101001001011111100000000000
000000001101001000000010000000000000000000000000000000
000001000000101111000111110001000000000010000000000000
110000000000000111010110001011001001000100000000000000
100000000000000000100000000101111000011100000000000000

.logic_tile 16 20
000001000001001011100111110001001010100000010000000010
000000100000101011100110001011101000010100000000000000
101010000000010000000000011111011010111100010100000000
100000001100100111000011010011101101111100110010000000
010010000001010000000010010000011110000100000000000000
110000101110000001000111110000011101000000000000000000
000000000001011111000111110011011000101000000000000000
000100001100001011100110111001101111100000010000000100
000001001000000000000111011101011011001000000010000000
000000100000000000000111100011111011000000000000000000
000100100000000001100000000111001100000000000000000000
000000000110001011000000000000010000000001000000000000
000000000000000001100010001011011010101001010100000000
000000000000000000000010001111101001111110110000000010
010000000000000000000011010011011000101000010000000100
100000001100000000000110000001111001001000000000000000

.logic_tile 17 20
000001000010000000000111100001101111101000000000000000
000010001100000000000111111111011000100000010000000000
101000000001001111100110011011100001000000110100000100
100000000001111111000011111011101011000001110000000001
110000001010101111000110010011101011010100100110000100
010000000001000001000011000000101001101000000000000000
000010100000000111100010101101101110100001010000000000
000010100100000000000011101001011001100000000000000000
000000000000000001000111111101011100001001000100000100
000000000001010000000111110111110000001011000000100000
000000100000000000000110111001101000001100000100000100
000001000000000000000111011011010000001101000000000000
000001000001010000000010001111101100101001110100000010
000010100001100000000011111101011010010110100010000100
010001000000000001100000001101000000000001110100000000
100000100000001111000000001011101100000001010001000000

.logic_tile 18 20
000001001000000000000111101101000001000001010000000000
000000101010000001000110011101101000000000100001000000
101000000000000111100111111111101110101000010000000100
100000000000000011100111101111111001101110010000000000
110000100000001101000011100101101010101000010000000000
010000000000001111100011111101101100000100000010000000
000000000001010000000111000001000000000000000100000000
000000000001110000000111100000000000000001000000000000
000101000000001000000110100000000001000000100100000000
000010000010001101010110000000001101000000000010000000
000011000000100000000000000001101011100000000000000000
000010100111000000000010011011101001000000000001000000
000000100000000011100110000111011001000110100010000000
000001000001001001000011011001001110001111110000000000
000000001010000111100011100101101110101000000000000001
000000000000100000100110001101101111100000010000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000011101100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000100100000000000000000000000000000000000
000110100001000000000000000000000000000000

.logic_tile 20 20
000000000000001000000011111111111000111001010100000000
000000101010001111000111111101011011111001110000000001
101000000000000111100111010001001010111001010100000000
100100000000100000100011001101111001111110100010000000
110000100000001000000011111011011001000010000000000000
010001000000000111000011100101101100000000000000000100
000000000001100001100110000101100000000010000000000001
000000001101011001000010100000000000000000000000000000
000001000000010001000010001001101011110100010100100100
000010000001001001100111101001001110101000010000000110
000000000000001000000000001111100000000001010100100000
000000000000000001000000001101001101000010110000000000
000000000001011000000000000101101110001001000000100000
000001000000000111000011110011001000000001010000000000
010000000010000011100000000000000000000000000000000000
100000000001000001000000000011001111000010000000000000

.logic_tile 21 20
000010000000000101100111100001001010000010000000000000
000001000000000000000100001011001110000000000010000000
101000000000100000000000001001111010001110000100100000
100000000001000000000010111111100000001001000000000000
010001001010001111100010000000001010000010000000000000
110010101100010101100110000000000000000000000000000100
000001000001010111000000000000001100000010000000000000
000010000000001111000000000000010000000000000000100000
000000000000000001000000000011111111100000000000000000
000001001110001001000010000101101110000000000010000000
000001001010001000000110100000000000000000000000000000
000010100000000101000000000011001010000000100000000011
000001000001000111100011100101101001000110100000000000
000010100000100000000100000011011100001111110000100000
010000000010001101100000000101101110100011110100000000
100001001100100101000011110011011011000011110000100000

.logic_tile 22 20
000000000100001000000110000000001000001100111100000000
000000000100000001000000000000001000110011000000010000
101000000000100001100000000111001000001100111100000000
100000000001000000000000000000000000110011000000000000
110010000001000000000000000111001000001100111100000000
010000000000100000000000000000100000110011000000000000
000000000001000000000110010000001000001100111100000000
000000001000000000000010000000001001110011000000000000
000010000000000000000000000000001001001100111100000000
000101000000000000000010010000001100110011000000000000
000000100000001000000000000000001001001100111100000000
000000001100000001000000000000001000110011000000000010
000000000000000001100000010101101000001100111110000000
000000000000000000000010000000100000110011000000000000
110000001010000000000000000101101000001100111101000000
100010000000000000000000000000100000110011000000000000

.logic_tile 23 20
000011000000001000000110110011100000000010000000000001
000100000000000101000010010000100000000000000000000000
101000000100100001100000011000000001000000000010000000
100010000001000000000010001101001101000000100001000000
110001000001000101100011111111101011000110100000000000
010000000000100000000110100101011101001111110000100000
000000000001000011100000011101000000000000000000000000
000010101000100000100011011011100000000010000001000000
000010100100000000000010001011101111100000000000000000
000000000000000000000111001111001001000000000000100000
000000000000000001000111111000000000000010000100000000
000000000000000000000011010001000000000000000000100000
000000000000001000000000000101001000100000000000000000
000000000000000111000000000001111010000000000000000000
110000100000100000000011100001011100010111100000000000
100110100000001111000000001001111101001011100000000000

.logic_tile 24 20
000000100010000001100000010000000000000000000000000000
000001001000000111000011000000000000000000000000000000
101000000000000111100000000001000000000000000100000000
100001000000000000000000000000000000000001000000000000
010000000000001001000010000000011100000100000100100000
010000000000001011000100000000000000000000000000000000
000000000000000000000000000111001010000001010000000000
000000000000000000000000000011001000000110000000000000
000000000000000011100000000000011110000100000000000001
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000001010000010000010000000
000000000000000000000000000101010000000000000000100000
000010100000000111000000000000000001000000100000000000
000000000000000000100000000000001111000000000010000000
000001001111001000000010101000000000000000000100000001
000010100000111111000100000001000000000010000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001101000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001111000000000000000011000000000000000000100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 2 21
000000000001010011100000000000000001000000100100000000
000000000000000000100011110000001110000000000000000001
101000100000000000000000010000001110000100000100000000
100001000000000000000011000000000000000000000000000000
010000000000000000000111000000000000000000100100000000
010000000000000000000000000000001111000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000001100011000011000000000000000010000000
000010100000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100001001101101000000000000000
000000000000000000100100001101001001100000010010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000001100000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
101000000000000000010000000000000000000000000000100000
100000000001000000010000001011000000000010000000000000
010000000000100000000011100000000000000000000000000000
110100000001000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000110100101000000000000000100000001
000000000000000000000100000000100000000001000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011010000100000000001000010000000
000000000000100000000000000000011110000100000100000000
000000000001010000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 4 21
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000001100000000000000000000000
100000000000000000000011100000100000000001000010000000
010011000000010000000011101000000000000000000110000000
110011000001010000000000001011000000000010000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011001101101000101110000001000000
000000000000000000000110010111111111101000000000000000
000000000000100000000000000011100000000000000000100000
000000001000000000000011100000100000000001000000000000
110000000000001000000000001000000000000000000100000000
100000000000000111000000001101000000000010000001000000

.logic_tile 5 21
000000000100000101100110101000000000000000000000000100
000000000000000000100110011101000000000010000000000000
101010000000000011100000000000000000000000000010000000
100001000000000000000010000001000000000010000000000000
010000000100010000000000000000000001000000100000000000
010000000000000000000000000000001111000000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000010100000000000000000000000001001000000000000000010
111001000000010000000000000001100000000000000000000000
110000000000100000000000000000100000000001000000000001
000001000000000000000000000001100000000000000100000000
000010100001000000000000000000000000000001000011000000
110010100000000000000011000000000000000000100001000000
100000000000000000000000000000001001000000000000000000

.ramb_tile 6 21
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001001100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 21
000000000110000000000000010000000001000000100110000100
000000100010000000000011110000001010000000000000000010
101000000000000111100111110001100000000000000000000000
100000000001000000000111010000100000000001000000000001
000001000110000111100000000000000000000000000000000000
000010100001010000000000001001000000000010000000000001
000000000000001001000000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000001010000000000000000001111101111111110100000000
000000000000001111010000000111001111111111100000100000
000000100000000111000000001011001011001000000010000000
000000000000000000000000001001001111000110000000000000
000001000000100111000000000000000001000000100001000000
000000000001010000100000000000001110000000000000000000
110000000000000111000110101000000000000000000000000001
100000000000000000100010000101000000000010000000000000

.logic_tile 8 21
000000000000001000000000000111111010000000000000000000
000010000001000001000000001101100000001000000000000000
101000000000000000000000000111000000000000000100000000
100000000000001111000000000000100000000001000000000000
000010000000001000000110100011000000000000000100000000
000001000001001001000110000000000000000001000000000000
000000000010001001100111110000011010010100000100000000
000000000000000001100111010101001011010000000000000010
000001001000011101000010010011000000000000000100000000
000010100000100101100010001011101100000000010010000000
000100100000001001100000001000011101000000000100000000
000100000000000011000000000111001011000110100000000000
000001001110000000000011101011101110111111110100000000
000010001111000000000111110001011000111101110000100000
110001000010001001100000011101111111111111100000000000
100010100000000101100010010101101111101001010000000000

.logic_tile 9 21
000010100101001101100000001001011110000010000000000000
000001000000000001000011100111000000000000000000000000
101000000000000000000000000001001010000000000001000101
100000100000000000000000000000011011000001000010000000
010000001000100000000111010001001010000000000000000000
010000000000010000000110101101010000000001000000000000
000000100000100000000000001000011110000000000000000000
000000000000010000000000000111000000000010000000000000
000000001101000000000000010000011111000000000000000001
000000000000000000000010001011001110000010000010000100
000000000000010000000000000111100000000000000100000000
000000000001100000000000000000100000000001000000000000
000010000010000000000110000001001010000000000000000001
000001000001000000000000001111011011000000100010100010
000000001000001101100011100001001010000000000010000000
000000000000000101000100000000011011000000010010000000

.logic_tile 10 21
000001000100000000000111100111101111010000000000000000
000000000100001101000000001101101101001000000000000000
101000000000000000000110100111000000000010000000100000
100000000000010111000000001001101011000000000000000000
000000000110001000000010010011001010000110000100000100
000000000000000001000011110000000000001000000000000000
000010000000000000000111010011001101000000000100000000
000000000110000000000010110000101001100000000000000000
000100000000000101100000000000000001000000100100000000
000000000110001111100010110000001000000000000000000000
000011001101010000000110100111100000000000000100000000
000011000000100000000010010000000000000001000000000000
000001000001011000000110000101111101111111110100000000
000010101110100111000000000001111111111101110000100000
110000001000000111000110001101101100001000000100000000
100010000110000000110011111001110000000000000000000000

.logic_tile 11 21
000010000000101111100000010000000001000000000001000000
000001000001010001000011101001001101000000100000000000
101000000000001111100000000001011101010000000000000000
100100001111010111100000001011111100100000010000000000
000001100111000000000011101011111000000010000000000000
000000000000101101000100000101101011000000000000000000
000000000000000111100000000111111000001000000100000000
000000000010000000000000000001000000000000000000000000
000000000000100000000111111011101100111111100000000000
000000000010010000000110001011011001011111110000000000
000000000000001111100010010001001101010011110100000000
000000000001010001100111011011011100110011110000000010
000001100000000000000110010101001111111111110100100000
000011000011010000000011111111011100111111100000000000
110000101000000011000000000011101001000000000000000000
100000000000000000000000001011111100010000000000000000

.logic_tile 12 21
000110000000011011000110011101100000000011110100000000
000001000000000011100011101101101111000010110000000010
101000000000001111000000001101111100001111110000000000
100000000000001111000010100001001110001001010001000000
000010100110000111000010000011000000000000000100000100
000001000000000000100010000000000000000001000000000000
000000001010001011100110100111011001101100000100000000
000001000000000011100010111111001111001100000000000000
000000001101011111100111001001011100000010000000000000
000010000000101111100100001001111111000000000010000000
000000000000001001000110100101001100010000110110000000
000000000000000011100000001101001000110000110000000000
000000001000001001000010110011011100010111100000000000
000000000001001011000111010001101011010111110000000000
110000000000000000000000011001001110000000000011000001
100000000000000000000010000101100000001000000000000100

.logic_tile 13 21
000000000011001101100110001000001111000000000000000000
000010000000000001100000001111001101000110100000000000
101001000000000011100111111101011000000100000000000000
100010100000101111100011100011110000001100000000000000
000000000110101000000111101001001010111101110100000100
000000000000011111000000000001001101111111110000000000
000000000000000111000111001001011011011100000100000000
000000000000000001100110101011001001111100000000000000
000100100000000001100111011001111011010110100010000001
000000000000000000000111110011011010000110100010100000
000000000000000101000010010101101110000010000000000000
000000000000000001100110001001101101000000000000000000
000000000001001111000000000000011100000100000000000000
000000000001000111100000000000000000000000000000000000
110010000000000111000011000101111111001001010100000000
100010000100000000000100000011001010101001010000000000

.logic_tile 14 21
000110000000001000000110100001011110010000110100000000
000100000000000111000111000011101011110000110010000000
101000000000000111000111110001100000000001000000000000
100000000000000000100010100011101111000010100000000000
001000000000011001100011010001111011010110110000000000
000001001001111111000110001001011111010001110000000000
000001000000000101100000000101101010001001010101000000
000010101011010101100011110101001011010110100000000000
000000100110001001000111100101101101000000000000000000
000100000010001101000010000001011001101001000000000000
000000001100011000000110000011001111001001010100100000
000001000001011101000000000101101101010110100000000000
000001000100001011100000010000001111010000000100000000
000010000110000011100011000000001100000000000000000010
110100000001001011000010001001011111010111100000000000
100100000001100001000100000001101001000111010000000000

.logic_tile 15 21
000010000000000111000011110011001000010000100000000000
000111100000000101000111110000111101000000010000000000
101000001010011000000011100000011010000100000001000100
100000000000101111000111111101011000000000100011000000
000000000000101101100011010101011011010110000000000000
000000000001001111100011001101011000111111000001000000
000010000000101001000011111111111001001001010110000000
000000000001010111000011001001011110101001010000000000
000000100001000011100111100011101110001001010100000000
000100000000100001000110110111001010101001010001000000
000001001010000111000000000000011010010110000001100010
000000100100000000100000001101011000010100100000000000
000000100000011001000000010000001110010000100000000000
000000001000100001100011110001011100010100100001000000
110000001110001111000000001001011010110000010010000000
100000000000000011100000000101101100111001100000000000

.logic_tile 16 21
000001001110101111100011000001000000000000000100100000
000010000001001101000000000000100000000001000000000000
101001000001110101100011100000001010000010000000000000
100100100000010000000000000000000000000000000000000100
000000000000000101000111010000011100000110100010000001
000000000000100000000111010000001011000000000000000000
000000000000000111100111100011011111111000000110000000
000010101000001011100010100001111001010000000000000000
000000000001000000000000010111111010000000000000100000
000000000001110000000011100000110000001000000000000000
000010000000000111100010001101111101001011100000000010
000000000000000001100100000001101110010111100000000000
000000000100000111000000000101111100100000000100000000
000000000000000000100000001011011000111000000000100000
110000000000011000000011010101101111100000010101000000
100000000000000011000110011101001101100000100000000000

.logic_tile 17 21
000000000000010001000000000000000000000000100100000000
000000100000001001000000000000001000000000000000000000
101000100000000101000011111001101100000111010000000100
100000000001001001000110111101011000010111100000000000
010001001110001011100111101000000000000000000100000000
110000101000000001100110100101000000000010000000000010
000000100000010111100000010011011001010110000000000010
000000001110000000100010111101111110111111000000000000
000001000000010001000000000011000000000000000100000000
000010100000100000000011110000000000000001000010000000
000010100000000000000010001111011110000110100000100000
000000000000000000000100001001111010000100000000000000
000000001000100000000010001011111000001111110001000000
000000000000010111000000001001101101000110100000000000
000010100000001000000010001011001010000111010000000000
000010100000001011000000001101101110010111100010000000

.logic_tile 18 21
000100000000000111100111100000001000000010000000000000
000100000000000111000111100000010000000000000000000100
101010001010000111000010001001001100000010000000000000
100000000001000000000100000001011001000000000000000000
110001000000000111000000011001111010111001010101000000
110000100110001001100011000011111110111001110000000000
000000001000000011100000011000000000000000000000000010
000010100000000000100011100001001000000000100000000000
000000100000100011000010010000000000000000000000000000
000000001010010000000110001011001010000010000000000000
000000000000101000000000000011000000000001000001000000
000000100000000001000000000001100000000000000000000000
000000001100000011100010000011001010100000000000000000
000000001010000000100000000101011001111000000000000000
010000000000000001000000000101111110010111100001000000
100100000110000000100000001011001010000111010000000000

.ramb_tile 19 21
000001000000010000000000000000000000000000
000010100000100000000000000000000000000000
000000001111000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000011101011000000000000000000000000000000
000011100110100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000010000000000000000000000000000
000000100000000000000000000000000000000000
000001100000100000000000000000000000000000
000000001011010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 20 21
000010000000000000000000001000000000000010000010000000
000001000000000000000000001011000000000000000000000000
101000000000000111100000000000000000000000000100100000
100000000100000000000000000101000000000010000000000000
110010000110000000000000010101101101010111100001000000
010001001110000001000011110111011100000111010000000000
000010100000011111000000001000000000000000000110000000
000000000001111011100000000111000000000010000000000000
000001000001010000000011010001100000000010000000000000
000010100000001111000111100000000000000000000010000000
000000001010010000000000010011000000000000000100000000
000010100100100111000011110000000000000001000001000000
000000001010000111000111100111011001000010000001000000
000000000110000000000010001111101010000000000000000000
000001000000001000000000000000000000000010000000000001
000000001111011011000000000000001011000000000000000000

.logic_tile 21 21
000100000001000000000000010111001100100000000001000000
000101000000000000000011110011101111000000000000000000
101010100100101000000011101101011110010111100000000000
100001000000000111000000001111001100000111010001000000
010000000001010001100111100000000000000010000000000000
110000001010100000100100000000001110000000000000000001
000000000000001001000111100011011001010100000010000000
000000000110000001000000000000001111001000000000000000
000010100000001101100111000101100000000010000101000000
000011100000000101000100000000000000000000000011000010
000010100000000000000000010111111010010111100000100000
000000000000000001000011100111111101000111010000000000
000000000000101011100110110000000001000000000000000000
000000000000011011100010101001001101000000100000000000
110000100000010101100010001101111101100001010000000000
100000001010000101100011100111001001100000010000000000

.logic_tile 22 21
000110101100000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101101001110100001100000000101001000001100111100000000
110100100000000000000000000000000000110011000000000000
110000000000101001100110000111001000001100111110000000
110000000001000001000000000000100000110011000000000000
000000000010000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000100001010000000000000111101000001100111101000000
000001000001000000000000000000000000110011000000000000
000000100101000000000000010000001001001100111100000000
000001100000100000000010000000001000110011000000000000
000000001110000000000111110000001001001100111100000000
000000001010000000000110000000001101110011000000000000
110000000000101000000000000000001000111100001000000001
100110100001010001000000000000000000111100000000000000

.logic_tile 23 21
000001000000001000000111000000011101000100000000000000
000010100000000001000010000000011101000000000000000000
101110000000000101100000011001101011100000000000000000
100001000000010111000010100101111000000000000000000100
010000000101011000000010010011011110010111100000000000
010000100000001111000011001011111100001011100001000000
000000000100001111100111111111111011010111100000000000
000000000000000101100110100001001111001011100001000000
000000000000001000000111011011101000001001000100000000
000000001010001001000011100001010000001101000001000000
000000000000100001100110011011111110110000000000000000
000010000000000001000011010111111010110000100000000000
000000000000000000000000001101111111010111100000100000
000000000110000000000000000011111010001011100000000000
010000000000001111000010000001011010111100010100000000
100000000000000001000010001101011010111100110000100000

.logic_tile 24 21
000010000000000011100010101111111101010010100000000000
000001000100000000100000000001101110000001000000000000
101001000000100000000000010101100000000010100000000001
100010000001010111000011100000001000000000010000000000
010001000001010111100111000000000000000000000000000000
110010100000000000100110000000000000000000000000000000
000010000001010101000000010101000000000000000100000000
000101000000100000000010000000000000000001000010000000
000000000001001000000000001101001000000001000000100000
000000001010100001000000001111111100010111100000000000
000010000010000101100010010001100000000000000000000010
000000001010000000100011010000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000110000000000000000000001101000000000000000000
000001000000000001000110011001111111110001010000000000
000010001100000000000011111101101101110001100000000000

.ipcon_tile 25 21
000000100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000001100000000000000000000000000000110000110000001000
000011000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
001000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001001000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
001000000011000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000100000000000000000000000101100000000000000111100001
000100000000000000000000000000100000000001000000100011
101000000000000000000000001000000000000000000111000101
100000000000000000000000000111000000000010000010000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000101100000000000000110100001
000000000000000000000011100000000000000001000010000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001010000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
110000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100000000000000000000000001100000100000110000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000000000000100000000000000000001000010000000
110000000000000000000000001011001010111000110000000000
100000000000000001000000000111101010011000100010000000

.logic_tile 3 22
000000000000001000000011110101100000000000000100000000
000000000000001011000110000000000000000001000010000000
101010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001110000000000111110000011110000100000100000000
110000000000000000000111010000010000000000000000000000
000001100000001011100000000001000000000000000100000000
000001000000000011000010010000000000000001000000000000
000001000000100000000000000011101011110001010010000000
000010100001000000000000001001011010110010010000000000
000000000010000111000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000110000111100000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000001000001100000000111011111100100010001000000
000000000000100000000011111101001011111000110000000000

.logic_tile 4 22
000000100000000111100000011001111001110101010010000000
000010001000000000100011100111011111110100000000000000
101001100000010011100011100000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000010001111000110100000000000000000000000000000
010000001010000111100000000000000000000000000000000000
000000000100000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000010000000
000110100000000000000111100000011010000010000000000001
000101000000000000000100000101010000000000000000100000
000000000001000000000000010001100000000000000100000000
000000000010100000000011100000100000000001000000000000
000001000000000000000000000000001100000100000100000000
000000001110000000000000000000010000000000000010000000
000000000000000001100011100011101010101101010001000000
000000000010000000000000000101111000100100010000000000

.logic_tile 5 22
000000000000001000000000000000011110000000000010000000
000000000000001101000000000001010000000010000000000000
101000000000001011000011110111011001000000110000000001
100000000000100011000010001101011000000000010000000000
010000000000000111000011100000011010000100000100000000
110000000000000000100111110000010000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000111000011110000001010000000000000000000
000010100010000000000000000111011001101100010000000000
000001100000000000000000000101111000011100010000100000
000000000000000000000000000000011100000100000100000000
000001000000000000000010110000010000000000000010000000
000000000000000111100011110000001110000000100000000000
000010100000000001000110000000001000000000000000000000
000000000001010000000000000000001110000100000100000000
000000000000100000000010000000010000000000000010000000

.ramt_tile 6 22
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000110000101100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
101000000000000000000010000000000001000000100000000000
100000000010000000000111110000001100000000000000000000
000001001010000000000010101000000001000010000000000000
000000100000000000010100001001001010000000000000100101
000011000000000001000000000000000001000000000100000000
000000000000000000000000000001001110000000100000000100
000100000000100000000000000001000000000000000100000000
000100100000010000000000000000001011000000010000000001
000000000001010101100000001000000000000000000100000100
000000000000100000100000001001001000000000100000000000
000000000000010000000000000000000000000000000000000000
000010100110100000000000000000000000000000000000000000
110000000000001011100000000111100000000001000100000100
100000001100000011100000000001000000000000000000000000

.logic_tile 8 22
001000000000000111100000010101011110101000000000000000
000010100000000000100011111111001010110110110000000100
101000001010010000000000000000000000000000000000000000
100000000000100000000011110000000000000000000000000000
010011100000000111100111101101001111111101010000000000
010010000110100001000000001111011001010000100000100000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000001001010000000000000010000011010000100000100000000
000000000110000000000011110000010000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000001000001010000000010010000000000000000100100000010
000110000001110000000010110000001101000000000000000000
000000001000001000000110000101001111110101010000000000
000001000000000001000000000101111101111000000000000000

.logic_tile 9 22
000001000000101000000110110000000001000000100000000001
000010000001000011000010000000001101000000000000000000
101000001100000101000010100101101001101001010000000000
100010100000000101000000000101011001110110100001000000
110001000000001101000011111111000000000010000000000010
010110100000001111000011011111100000000000000010100000
000000100001010001000000001001001011110101010000000000
000011101011000001000011111101011100110100000001000000
000000000000000000000011101101101011111100010000000100
000010100001010000000110000101001000111100000000100100
000000000000000011100000010000000000000000000110000100
000000000000000000100010101011000000000010000000000000
000100001110000000000000010101001011101001010001000000
000100000010000000000011000101011010111001010001100010
110000000000010000000010101001001010110101010000000001
100000000000100000000000000001011001110100000000000000

.logic_tile 10 22
000001001000000000000111000011000000000010000000000000
000000100000000000000110110101001111000000000000000000
101000100000011000000111000000000000000000000100100010
100000000000001111000111111011000000000010000000000000
010010000000101111000111111000000001000000000000100100
010000000001000111100010101001001011000010000010100011
000000000000000011100010101101011110000010000000000010
000000000000000000000111001001101010000000000000000000
000000000000100111000111100000000000000000000100000100
000000100000010000100100000111000000000010000000000000
000000001000000000000000001001111010101001010000000100
000000000000000000010000000111001011111001010000100000
000000000000010111100111001101101001101001010010000010
000000000000100000100100000001111010110110100000000000
110000001010001111000000000000000001000000100100000000
100000001100011001000010000000001111000000000001000001

.logic_tile 11 22
000010101110000011100000000000001011000010000000000000
000011100000000001000011110111011100000000000000000000
101110000000001000000000000000011000000100000100000000
100100001000000011000000000000000000000000000000000010
010000001010001101000111010001001110000000000011000000
010001001100011111000111011101010000000010000000000010
000000000000000101100110000000001010000100000000000000
000000000010100000100100000000000000000000000000000000
000000001110001000000000011101011101111100010001000100
000001000001010111000010110101001011111100000000000100
000100001010011001000000000000000001000000100000000010
000101000110001011000000000000001110000000000000000000
000000000000000101000000010000000000000000100000000010
000000100100000000100011100000001101000000000000000000
000000000000000000000000000001001100000000000000000101
000000000000001111000000001111001000010000000000100000

.logic_tile 12 22
000010000000000000000000011000000000000000000000000000
000001000000000000000011111001000000000010000000000100
101000001000100000000010110000011110010000000000100000
100000000000001001000111010000001110000000000001100100
110000001110100000000000000001100000000000000000000000
010000100011001001000011110000100000000001000000000100
000000000000100001100000000000001110000100000100000100
000000000000010000100010010000010000000000000000100000
000000000000000000000000000101111110000100000001100100
000000001100000000000011100000101001000000000011100000
000000000001000000000000011001011000000100000000100000
000000000000110000000011011101100000000000000000000001
000000000001000000000010001000000000000000000000000000
000100000000001111000000000101000000000010000000000000
110000001000000111000000000011111110101001010000000100
100000000000001111100000001101101010110110100000000000

.logic_tile 13 22
000000000001001001000111001001001010010111100000000000
000001000001101111000000001001011000001011100000000100
000000000000000111100111110000011110010010100000000000
000100000000000000100011100000001111000000000001000000
000001000000100101100000000000011110000100000000000000
000010001100010000000011100000000000000000000010000000
000000000000001001000111100101011011111100000000000001
000000000000000001000000000011011000111100010001000001
000001100000000011100000010111111101000000000000000000
000010001000000000100011001011111100100000000010000000
000010101010001000000011101101101010010110100000000000
000001000110000011000100000101101110000110100000000000
000000000001010011100000011001001100010100110000000000
000100000100101111000011010101101110111100110000000000
000010000000100001100000010101101011111000110000000001
000000100001010101000011000011001001110000110000000000

.logic_tile 14 22
000101100000100000000000011111011100111100100000000000
000010000000000111000010110101001110111101110000000010
101000000000100000000000010111111000000000000010100001
100000000001011111000011101101000000000001000001000001
010010100000000000000111001011100001000001000000000000
110000000000000000000111111011101011000001010000000000
000000000000000101100111100111111000000001000010000000
000001000000000000100110001101000000000000000001000000
000001000000001000000011100101011011000000000001000000
000010000000001111000000000000111000001000000000100000
000010101010001111000110010000001100000100000100000010
000000000000000111000011000000000000000000000000000000
000000000100010011100000000011101110111101110000000000
000001000000000001110000001001001000101001110000000000
111100000001010001000000001001111100010111100000000000
100101000000110000100010001111101101001011100000000000

.logic_tile 15 22
001100001110100111100000001101111111010111100000000000
000110100001010000100000000111111100111111100000000001
101000000001100000000111100000000000000000100100100000
100000000110011111000000000000001111000000000000000000
010010101010000001100111001101001100101000010000000010
110000000000011111000100000101001101101010110000000000
000000000000000011100000000000001010010000000010000000
000000000100000001100010010000001110000000000000000000
000000101110100001000000000000000000000000100000000000
000011100000001111000010010111001100000010100000100000
000011100000001000000000010000011111000000000001000000
000010000000001111000011000001011001000100000011000000
000100000001101111100000011111111011111000000000000000
000101000000000111100011000001101101111010100000000100
110000000000100001000011100111100001000000000000100100
100000000000010000000011110001101001000000010000000000

.logic_tile 16 22
000001001011001000010000011101101100100000010000000000
000000100000001011000010111101001000100000100000000100
101000000100010000000000000001101100100000000000000000
100000000001110111000000000011001010111000000010000000
010000000001010000000111000111101101101000010000000000
110000000110000111000011100001001101000000100000000100
000000000000001000000010000000011100000000100100000001
000000000000100111000100001111001110000010101000000000
000000000000001111000000000111111100011110100001000000
000000001101000011100011101111101001101110000000000000
000010000000001001100010001111001001010110110000000000
000000101100001101100011001011011100010001110010000000
000000000000001011100010010011001010101000000000000100
000000000000000111000011100001011101010000100000000000
110101000001000000000000000000001111001100110000000000
100010101111110001000010000000001101110011000000000001

.logic_tile 17 22
000001000010111000000011100101000001000000001000000000
000010101001110111000000000000101011000000000000000000
000000000000001111000000000101001001001100111010000000
000010100000001011000011100000001000110011000000000000
000000000000000111000000010111001000001100111000000000
000000000000000000100011100000001110110011000000000000
000000000000010000000111010001001001001100111000000000
000000000000000001000111000000001010110011000001000000
001000001010101011100010000001001001001100111000000001
000000000000011101000000000000101001110011000000000000
000010000000000000000000000011101000001100111000000000
000001000000000000000010000000101101110011000000000000
001000001110000001000000000101101001001100111000000000
000000001110100001000000000000101000110011000000000010
000000000000000000000000000011001000001100111000000010
000000101010000000000000000000001100110011000000000000

.logic_tile 18 22
000010000000101011100111000011111100010110100000000001
000001000001001111100111101011101011101000010000000000
101000000110001101100111011000011010010100100100000000
100000000000001011000111011001001000010000100000000101
010100000000000111100010011101111001101000000000000000
010100001000001001000110100111001001100000010000000000
000000001100000001000010001001000001000001010100000100
000001000000001001100010101101001001000011100000000100
000000100001010000000000011001011110011110100000000001
000000100000000000000010001001111010011101000000000000
000010101010000001100010000111000000000011100000000000
000001000001000000000000000111001010000010000000000000
000000000000001011100111001101101011101001000000000000
000000000010000011100100000001011110100000000000000000
010000000001010111000000001111011010001100000100000111
100010100000000000100011011001110000001101000000000000

.ramt_tile 19 22
000000101100000000000000000000000000000000
000001001110000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000110000000000000000000000000000
000010000001010000010000000000000000000000
000100000000000000000000000000000000000000
000100001100000000000000000000000000000000
000000001011010000000000000000000000000000
000001000000110000000000000000000000000000
000000000001010000000000000000000000000000
000010001000100000000000000000000000000000

.logic_tile 20 22
000001000110100001000000000001100001000011010100000000
000010101100010011100011001111001111000011000000000100
101000000000000111100000010001001101110110100100000000
100001000000000000100011010101001000010110100000000100
110010100000011000000010100101011010000000000000000000
010000000000000111000110110000000000001000000010000000
000011100101001000000111111000011011010110100100000000
000001100000011101000011111101011000010000000000100000
001000000001000000000000001101011110011110100000000010
000100001001010111000011110111101001101110000000000000
000000000001010111100000000101000001000010110100000000
000000100000001111100000000001101000000010100000100000
000010001111100000000010010111111101000111010000000010
000001000000010000000010001001001100101011010000000000
010000000000000111100010001000011000000010100100000000
100000000110000111000000000001011111010010100001000000

.logic_tile 21 22
000000100000000000000000010000000001000000001000000000
000000001110000000000010000000001000000000000000001000
101000000000001111100111000000000001000000001000000000
100000000110000001100010000000001010000000000000000000
110000000000000000000000000000001000001100111111100001
010000000000000000000000000000001001110011000001000010
000000000110000000000110000000001000111100001000000000
000000000001000101000000000000000000111100000000000000
000000000000000000000110011000000001001100110110000011
000000000000000000000011101001001000110011000011100110
110001100000000000000000001000001110000000000010000000
110001000010000000000000000001010000000100000010000000
000000000000000000000011100001100000000010000000000010
000000000000100000000100000000100000000000000000000000
110000000000000000000000000000011010001100110100000000
100010100110000000000000001011010000110011000011000001

.logic_tile 22 22
000100000000000000000010001101101011111001010100100000
000100001010000000000011101111111100110110110000000000
101001000000011000000000001011111110111101010100000000
100010000000101001000000000111001111111100010010000001
110000000000001111100000010000000001000010000000000000
010000000000000001100011000000001000000000000000000100
000000001100010000000000010001101111010000100110000000
000000000000101101000010000000011100101000010000000101
000000000000000011000111110011100000000001010101000100
000000001100001111000011100101101111000001110000000010
000000101110000101100110011011011100111100010100000010
000001000001010111100110010101011100111100110001000000
000001000001000011100010010001001010000100000000000000
000000000000100001100011010000100000000000000000000000
010001001101001001000111000111001000010111100000100000
100000100000000011100000000111011101001011100000000000

.logic_tile 23 22
000110000000010011100000010011111000000000000010000000
000001000000000000000010000000010000001000000000000000
101000000000000000000110000011101110111001110100000000
100000001000000000000000000101101110110100110000000000
010000000000000001100010000000001100000000000000000000
110000000000001001000000001111010000000010000000000000
000001000000100101010010100101101001101001010100000000
000000000101010000100010000101011011111101110000000000
000010000001010000000111001000000000000010000000000100
000001000000000000000000001101000000000000000000000000
000000000000000111100000011000000000000000000000000000
000000000000000001100010001001001101000010000000000000
000000000001011001000110000011000000000000100000000000
000000000000000001000000000000101010000000000000000000
010000000000000001100000000111111100111101010100000000
100000001010000000000000000101001000111100100000000100

.logic_tile 24 22
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100101100000
100000001000100000000000000000001101000000000000100101
110000101000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000000000001000000100010000000
000000000000100000000100000000001110000000000000000000
000001000110000000010000000111000000000000000000000000
000000100000000000000000000000000000000001000001000000
000010001110010001000111101000000000000000000000000000
000001000000100000100100001111000000000010000000000100
110000000000000101100111100000000000000000000000000000
100000000000000000100100000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000000000000000010000001010000100000100000000
100000000000000000000010110000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001100000000000000000000000
000001000000000000000000000000100000000001000000000100

.logic_tile 3 23
000001000000000111100000010001000000000000000110000000
000000000000000000000011100000000000000001000000000000
101000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000001000000000000001000000000000000110000000
000000001110001001000000000000100000000001000000000000
000001001110000000000000010000011010000100000100000001
000000100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000001111000000000000100000000
000000000000000000000010110000010000001000000000000000
101000000000000111100010100000000000001100110000000000
100000000000000000010100000111001101110011000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000000100000001
000000000000000000100000000011001000000000100000000000
000000000000000001100110000000011000010000000100000000
000000000000001011000000000000001001000000000000000000
000000000110000000000000001000011010000000000100000000
000000001110000000000000000001000000000100000000000000
000100000000000000000000000000000000000000000100100111
000100000000000001000000000011000000000010000010100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000001011000011100111100001111110001100000000000000
000000000000100000000000000011100000001000000010000000
101000000000000000000111010000011010000010000010000000
100000000000000000000111010001010000000000000000000000
110001001010000111000111100000000001000000100100000001
010000100000000000000111100000001111000000000000100000
000000000000010000000111110001100000000000000100000001
000000001010101101000111100000100000000001000010000000
000000001110001000000111111101011010011110100000000000
000000000000000011000111111011111011011101000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000011100000001101000000000000000100
000001000010000000000111100111111010100011110000000001
000000100000000000000000001111101010111011110000000000
110010000000001000000111110000000000000010000000000000
100000000000000001000110110000001001000000000000000001

.ramb_tile 6 23
001001100110000000000000000000000000000000
000011100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000001010100111100111110000001010000100000100000000
000000000001010000000011110000000000000000000000000100
101000000000000111100111001000000000000000000100000001
100000000000100101100100000101000000000010000000000101
110001001100000000000011110000000000000000100100000000
010010100000000001000010000000001110000000000001000001
000000000000001000000111100001100001001100110000000000
000000000000000111000000000000001001110011000000000000
000010001000100000000000010000011000000010000000000100
000001001111000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000111000000000000000001000000100100000001
000010100000100000100000000000001011000000000000000000
110001001001010000000000000001001010111101100000000000
100000000011100000000000001101111001111101010000000010

.logic_tile 8 23
000000000000000001100000011000000000000010000010000000
000000000000000000000011100111000000000000000000000100
101000000000000000000000010000000000000000100100000000
100000000000000000000011110000001111000000000010000000
010000000000100000000010001011011101111110110000100000
110000000001010000000100001001011110111100100000000000
000100001010000000000110001111011000010110110001000000
000100000000000000000000001011111000111101110000000000
000000000000000101000000010000000000000000000100000000
000000000000000000000010010111000000000010000000000000
000000000001010000000010001001111011011111100000000100
000000100000100000000000001011111110111101010000000000
000001000110000101100111100000000000000000000100000000
000000100000000000000110001011000000000010000000000000
000000000110000101100000000000001000000100000100000000
000000000000000001000000000000010000000000000001000000

.logic_tile 9 23
000000001000000111100000010000000000000000100100000000
000000000000000000100010000000001111000000000000000000
101010000001000101000111110000011001000010000000000001
100001000000001111000111100000011110000000000011000000
110000000010001000000000000101000000000000000100000000
010000000000000011000011100000100000000001000000000000
000000000000010111100111010001111110101001010010000000
000000000000100000000111000101111110111001010001000000
000001000110000000000110101011011011110101010001000000
000010000001010000000110001011111000111000000000000000
000000100001000000000110110000000001000000100100000000
000001001000000000000011010000001001000000000000000000
000000000000001000000011101001000001000001110000000100
000010001000000111000100000101001001000000110001100010
000010100000001000000011001001011011111110010001000000
000001001100000111000000000001111101111101010000000000

.logic_tile 10 23
000000001001110011100000000000000000001100110000000000
000000000000000000000011110000001111110011000010000000
101000000000000000000011110000011100010000100100000000
100000000000000000000110000111011000000000100000000000
000001000000001011000000000000000001000000100000000000
000010000000011111000011010000001100000000000000000000
000010101100100011100111100101000000000000100110000000
000000000111000101000100001101001000000000110000000000
000001100000100000000011101001001111111000110000100000
000011100000010000000000001111011011110000110000100000
000000000001001101000000001101111001001001010100000010
000010001010100101000010110011011001101001010000000000
000100001010000000000010000101011011000001000000000000
000100001110001101000010011001001110000110000000000000
110010000001000011100111100000000000000000100100000101
100001000000000000100000000000001101000000000001100000

.logic_tile 11 23
000000001000100000000000001000000000000000000100000100
000000000001010000000011100111000000000010000000000000
101000000000000000000011101000000000000000000100100000
100000000000000000000000000111000000000010000000000000
010000001010000001100000010111000000000000000100000000
010000001101010001100010110000000000000001000000000010
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000001
000000001000000000000000001000001010010100000010000000
000000000000000000000000000011001010010100100000100000
000000100000001000000011100000000000000000000100000000
000101000000000101000100001101000000000010000000000100
000010000000000000000000000001100000000000000100000000
000001000000010001000000000000100000000001000000100000
010000000000001111000000011000000000000000000100000000
100000000000001011000011111011000000000010000000000100

.logic_tile 12 23
000001100000000000000011100111100000000000000101000000
000010000000000000000000000000000000000001000000000000
101000000000010000000000000101000000000000000100000000
100010000000000000000000000000000000000001000000000001
010001000000000011100110000001000000000001000010100000
110010100000000000000100000111101111000000000000000010
000000000110000000000010000000001101000100000000000000
000010101010000000000000000000011101000000000001000100
000000000000100000000000010000011101000000100000000001
000000000000010000000010000000011011000000000001000110
000001001000100001000010000000011100000100000000000000
000000000000010000000011000000010000000000000000000000
000000000000000001000010000011111100000100000000000000
000001000100000000000000000000100000000000000000000100
110000000000001000000000000111000001000000000001000000
100000000000000111000000001001101100000000100010100000

.logic_tile 13 23
000000000100100000000000001111111000111100010010000000
000000000001000000000000000011011101111100000010100000
101000000000000000000011100000000001000000100000000010
100000000000000111000100000000001010000000000000000000
010010101010100111000111000000000001000000100100100000
110001000000010000100000000000001010000000000000000000
000000000001010111100000000111000000000000000100000100
000000000000000001100010100000000000000001000000000100
000000000000100000000111110000000001000000100100000100
000000000001000000000011000000001110000000000000000100
000000000000000000000110101111001010001000000000000000
000001001010001111000100001101101101010100000001000000
000000000000010111000111011000011100000100000000000000
000010100000100000100011010001010000000000000011000100
110100100110000111000000000000000000000000100000000000
100001000100001001100000000000001111000000000000000000

.logic_tile 14 23
000110000111010001100011001111111101010001110100000000
000101000000100111000010011101101010110110110000000000
101000000000000111100111100001011111011111100000000000
100000000000000000100010101011011011101011110000000000
010000000000000001000111000101111001101110100000000000
110000000000001001100010010001001101011100000000100000
000000000000000001100110101101011100110001010000000000
000000000000001101000011111001001001110010010010000000
000100000000000000000111001000001010000000000000000000
000000000010000000000100000111001001000100000000100100
000000100000001001000111100101101111001001010100000000
000000000000000011010110001111111101011111110000000000
000010101110001000000011010000001010000100000010000000
000001000000000001000011100000010000000000000000000000
110000000001000011100010000101111000001001010100000000
100000000010000000110111110111111000011111110000000000

.logic_tile 15 23
000101100000010000010000000000011100010000000001000000
000111000100000000000011100000001011000000000000000000
101000100000000000000000010111000001000000100010000100
100000000000000000000010101111001111000000000000000000
010000000000000001000111101000001110000000000000100000
010000000000000000000000000011001010000110100000000000
000010000000000000000000000111100000000000000100000010
000000000000000000000000000000000000000001000000000000
000001001000100000010000010111100000000001000001000000
000010000000010000000011011101000000000000000000000000
000000000000010001000000000111001100000000000000000101
000000000010101111100010000000011111100000000000100000
000000100000000011100000011000000001000000000001100000
000001100000001001100011101111001001000010000001000000
000000001111001111000010111011100000000000000000000000
000000001010100101110111010111100000000010000000000000

.logic_tile 16 23
000000000000001101100111000000000001000000000000000000
000010101001000001100011101011001111000010000000000000
101000000000101011100111000000001010000000000000000010
100000001111010001100111010001001101010000000000000000
110001000000001111100111010001011110111100010100000000
110010000000000111000110110001111110111100110010000000
000100000000010001000110111001101101000010000000000000
000100000000101001000011100011011001000000000000000000
000001000001000000000110010111011001111001010100000001
000110000000000000000010001101001011111101010000000000
000001001010000011100000010111111000010110000010000000
000010100000000000100011111111011010111111000000000000
000000101100000111100010000001111011101000010010000000
000001000000001111000110001001011111001000000000000000
010000001100000011010010010011111011001111110001000000
100001000000000000100011101101101010000110100000000000

.logic_tile 17 23
000010100000010000000011100011101001001100111000000000
000111001000000111000000000000101011110011000000010100
000000000000000011100000000101001001001100111010000000
000000000000000000000011100000101000110011000000000000
000111000000000000000111100011001000001100111000000000
000010000001010000000000000000101000110011000000000100
000000100000000000000111010111001000001100111000000000
000001000100000000000011010000101111110011000000000000
000000000000100111000110100001001000001100111000000000
000000000000000000100100000000101110110011000000000000
000101001000001000000010000011101000001100111000000000
000100000000001101000000000000001100110011000010000000
000000000001100001000111000101101001001100111000000100
000000000000000000000110000000101001110011000000000000
000000001100100001000000000111101001001100111000000100
000000000001000000100010000000001111110011000000000000

.logic_tile 18 23
000000000001110000000000010111111011101000000000000000
000110100011110111000011011011111100010000100000000000
101001000000000001000011101001011111010010100000000100
100010100000000000100110100001001100110011110000000000
010000100001010111100011101111101011010010100010000000
010000000000101111100010001001011010101001010000000000
000000000000000111000010100000011011000100000100000010
000000000000001001100010000101011001010110100001000000
000001000000000000000000010011111001000111010001000000
000010100000000111000011010111001101101011010000000000
000000000001100011000010011111101101011110100000000000
000000001001000111100111001011101010011101000000000001
000010100000001111100111000111011000001001000101000100
000010100000100001100000001111010000001011000000000000
010001000000100111000111001101001011001111110000000000
100000101000010001000110010011011000000110100000000010

.ramb_tile 19 23
000010001100100000000000000000000000000000
000001000001000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
001000001101010000000000000000000000000000
000001000001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000110010000000000000000000000000000

.logic_tile 20 23
000010100000010001100010101111001011001111000100000001
000011100000101111000100001001001100101111000001000000
101000001000000001100000010101011000010110110100000000
100001000000000000000011010101011000010110100001000000
110010100000000111100111111001101011011110100100000000
110000000000000111100110001111011001010110100001000100
000000000000111011100111101101001111010110000000000000
000000001010000001000010110111101011111111000000000000
000000000000000000000111001101001001101000000000000000
000000000000000111000000001011111010011000000000000000
000000000000101000000000000101111111001111000000000000
000000000001001111000011111011101010001110000000000000
000000000000001011100010000000000000000010000010000000
000000000000000001100000000000001000000000000000000000
010010100001010101100011100001001100000000000000000100
100001101001100001000000000000000000001000000000000000

.logic_tile 21 23
001000001010000101100110000111000000000010000000000000
000000000000000000000100000000100000000000000010000000
101000000000000000000010100101011010000010000001000000
100000001001110000000100000111001111000000000000000000
111000000000000001100010100011111011010110100100100000
110000100000000000100100000000101100100000000000000000
000000001111000001100111100111001011000010100000000000
000000001110001011100100000000011100001001000001000000
000000000000000000000000000001000000000010000000000000
000110100000000000000000000000100000000000000000000000
000011100111011111000111001111000000000011100000000000
000011100100000011000000001001001000000001000000000000
000001000000100011000010010000001110000010000000000010
000010100010010001100111100000000000000000000000000000
010010100000000000000000000000011010000010000000000100
100000000000000000000000000000010000000000000000000000

.logic_tile 22 23
001001000000000101000000000000011111000110000100100000
000010000000000101000000000111001001010110000000000000
101000000000000000000000011111011100001011000100100000
100000001100000101000011111011000000000011000000000000
110010000000000101000000001000001100000010100100100000
110001000000000000100000000111011110010010100000000000
000000000000000101000000000000011000000010000000000000
000000000001010000000010000000000000000000000000100000
000000000000100000000111010000000001000000100000000000
000000000000000000000111000101001010000000000000000000
000000000000000000000110100011001111010110100100000000
000000000010000001000000000000101111100000000000100000
000001100000000001000011100001011010000000000000100000
000011100000000000000000000000010000001000000000000000
010000100000101101100000010001000000000010000000000001
100000000000010101000010000000000000000000000000000000

.logic_tile 23 23
000001100000000101000010100011000000000000100000000000
000011100010000000000000000000001111000000000000000000
101000100000000000000000000000000000000010000000000000
100000000000100000000000000000001000000000000001000000
010010100000010000000010000001000000000010000000000000
110101000000100000000000000000100000000000000000000001
000001000001000000000010101111011110111101010100000000
000010100000100000000000000011011110111100100000000000
000000000000000101000000000000000001000000000000000000
000000000000000000100000001111001100000000100010000000
000001100000010001000000000000011100010000000000000000
000010000011010011000000000000001000000000000000000000
000010100000001111000110001001001000000010000000000000
000000000000000001010000001101011111000000000001000000
010000000000000000000110000011100000000000000000000000
100000000000100000000000000000001001000000010000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000000000100
101000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000010000000011110000100000000000000
110000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000001000000
000010100000000000000000001111000000000010000000000000
000000001100000000000010000000000001000000100100000000
000000000000001111000100000000001100000000000000100000
000000000000001000000000000000000000000000000000100000
000000000000000111000000001111000000000010000000000000
000000000001000000000000010000000000000000100000100000
000000000000100000000011010000001010000000000000000000
110000000100101000000000000000000000000000000000000000
100000000001001011000000001011000000000010000010000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000001000100000000
000000000000000000000000000111000000000000000000000000
000000100000000101100110100000011110010000000100000000
000000000000000000000000000000011110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011100000000000001100010000000100000000
000000000000000000000000000000011110000000000000000000
110000000000001000000000010111000000000001000100000000
100000000000000101000010100011000000000000000000000000

.logic_tile 4 24
000100000000000000000110000101100000000000001000000000
000100000000000101000100000000001101000000000000000000
000000000000000111100110110111001001001100111000000000
000010100000000101100010100000001001110011000000000000
000000000000000000000110110101001001001100111000000000
000000000000000001000010110000001000110011000000000000
000000000000011101000000000001101001001100111000000000
000000000000101101000000000000101101110011000000000000
000000100010001001000000000011001000001100111000000000
000000000111010101000010000000001011110011000000000000
000010000000000000000010000101101000001100111000000000
000001000000000000000000000000001001110011000000000000
000000000001000101100000000001101000001100111000000000
000000000000100000000000000000001100110011000000000000
000000000000000000000000000001001000001100111000000000
000000001100000000000000000000001011110011000000000000

.logic_tile 5 24
000000101100011000000111100000001000000010000000000000
000000000000001011000000000000010000000000000010000000
101000000000001111000111110000011000000010000000000000
100000000000000001000011100000010000000000000010000000
000000000000001001000011100000000000000000000100000000
000000000010101111000000001101000000000010000010000000
000000000000000000000110011001101010111111010000000000
000000000000000111000011111101001010101011010000000000
000000000001000000000110000101100000000000000110000001
000010100000000000000000000000000000000001000010000010
000000000000000001000000001000011011010000100110000000
000000000000000000100000001001011000000000100000000000
000001001000000000000000000011011000000100000100000001
000010100000000000000000000001100000001100000000000000
110000000000001000000000001001101011111111100000000000
100000000000000001000000000111101100101011010000000000

.ramt_tile 6 24
000001000000100000000000000000000000000000
000010000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000101000001001111100000000101000000000000001000000000
000000000000001111100011100000101110000000000000000000
000000001010000000000000010011101000001100111000000000
000000001100000000000011010000101111110011000000000000
000000000000000011100000010011101001001100111000100000
000000000000000000000011110000001001110011000000000000
000000000000100000000111100001001001001100111000000000
000000100000110000000000000000101101110011000000000010
000011100111010101000010100011001001001100111000000000
000011100001110000000000000000001011110011000000000000
000000000000000101100111000101001000001100111000000000
000000000000000101000110100000001000110011000000000010
000000000000100001000000000111001001001100111000000000
000000000001011111000011110000001100110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 8 24
000000000000000000000000000000011110000100000100000000
000000001110000000000000000000000000000000000010000000
101000001000100000010000000000000001000010000000000000
100000000000000000000000000000001010000000000000000100
010000000000000011100110001101101111110111110000000000
110000001000000000000100000111101100111001010000000010
000011101100000011100000001011011110011011110000000000
000011000001010101100010100101101110010111110001000000
000001000000100000000000000000000001000000100100000000
000010100001000000000011110000001010000000000000000000
000011100000001000010000000000011100000010000000000000
000010001100000001000000000000000000000000000001000000
000010100000101000000000000000011010000010000000000000
000000000000010111000000000000010000000000000010000100
000010100111010111100000000101000000000000000100000000
000001001100110001100000000000000000000001000001000000

.logic_tile 9 24
000001000001010000000000010001100000000000000000000000
000000100001110000000011000000000000000001000000000000
101000000001000011100011100011000000000000000110000000
100000000000000000000100000000100000000001000000000000
010001001000000000000111100000001110000100000110000000
110000101010000101000110100000000000000000000000000000
000000100001011000000110000000000000000010000000000000
000000000001110011000100001101000000000000000000100000
000001000000000000000010000001111011010111100000000000
000000101110000000000111101001101011111011110000000000
000010100000000000000011100000000000000010000010000000
000001001110000000000100000101000000000000000000000100
000000000000101000000000000101001101101011010000000000
000001000000010011000000001001011111111111100000000000
110010100001000000000110001000000000000000000100000000
100000000000100000000000001011000000000010000010000000

.logic_tile 10 24
000000001110001111000111100011111000000110000000000000
000000000000001111000100001111110000000101000000000000
101010000001010001000111011001011101111001010000000000
100001001010000000100111100001001011110000000000000000
110101000000001000000011101011001110001001000000100011
010110000000000111000000001011110000001101000000100110
000000000000110000000111110000000001000000100100000000
000001000000110000000011010000001110000000000010000000
000000001110000000000010001000000000000000000100000100
000000000000100001000111101101000000000010000000000000
000000000110001001000010010001101110000001000010000011
000000000000010011000110000001101001000000000000100000
000001001111000001000111111001011100000000000000000000
000000100000100000000111101001101110000100000000000000
110000000001000000000000000011001011101000010000000000
100000001100100001000000000101011000111000100000000000

.logic_tile 11 24
000000000001001000000010010111001001111001010000000000
000000000000001001000111000001011100110000000000000000
101010100001010001100110010011101101001011100000000000
100001000110101111100011111011101000101011010000000000
010000000000101000000111111111111011100001010000000000
010000000001011111000011111001001000111010100001000000
000001000000001000000000000000001111000110100000000001
000010000001011111000000001101011100000100000000000000
000010101000001001000111010000000000000000100100000000
000001000000100001000010100000001011000000000000000000
000010000000000011100000001111101111010000100000000000
000001000000100111100011111001001111000000010000000000
001000001110000101100010011101001010010111100000000000
000000000001000001000011001111011101000111010000000000
000000000000001001000011110000011100000000000000000000
000010100000000001000010000011011111000000100000000000

.logic_tile 12 24
000001000000001111000000001011101110010111100000000000
000010100000001111000000000001011111001011100000000010
101000000000001000000111010001101010100000000000000000
100000000000001101000011000111111000110000100000000000
110000001110000000000011101101000000000000000000000000
010000000100000000000010001101100000000010000001100100
000010000110100000000010100001111001000000000000000100
000001000010010000000010001101101011100000000010000110
000000000000000111000000010001011011000000000010000101
000000000000000000000011000000011001001000000010000100
000010000000010011100000000000000000000000000110100000
000001000010100000000000000011000000000010000001000000
000001000000100011100010011000000000000000000110100000
000010100000010011000010101111000000000010000011000000
110000000101011000000011001001001111000110100000000000
100000001010100101000000000111001001001111110000000000

.logic_tile 13 24
000000000000000000000011110000001100000100000010000000
000000000001000000000111000000001001000000000010100100
101010000000010111100011111101011100001101000000000000
100001000000000000000111000111010000001100000000100110
110000000000100111100111001001101001100100010000000000
010100000001000001100000000011011001000100000000000000
000010000001000000000000001000000000000000000100000000
000001000001110000000011101011000000000010000000000000
000000000110000001000000010000000000000000100000000000
000000000000000000100010101001001011000000000001000101
000000000000001000000011111000000001000000000010000000
000000000000000011000111001001001111000010000000100000
000000000001000000000111100000000000000000100110000000
000000000000000000000000000000001111000000000000000000
000000000000001000000111000101011111111001010000000000
000000001010000001000011100101111011110000000010000000

.logic_tile 14 24
000000000000100000000000000111100000000000000000000000
000000000111010000000000001011001100000000010000000101
101010100000000000000000000101100000000000000000000000
100001000000000000000000000000100000000001000000000100
110000000000100000000000000011111110001000000000000000
110000000011010000000000001011100000000000000010100000
000010000000000000000010100011001101000000000010000000
000000000000000000000000000000011110000001000000000001
000011000000000000000000011000000000000000000100000000
000011000000000101000011001011000000000010000000000000
000000100001000001000010111000000000000000000100000000
000000000001100000100011110011000000000010000000100000
000100000000000000000110000111100000000000010000100001
000100000000000000000011010011001101000000000001000100
000000000000000000000000000000000000000000100000000000
000000001000100001000000000000001111000000000000000000

.logic_tile 15 24
000000001100110000000000000111001010011110100000000000
000000000000110000000011110111001101011101000000000000
101000000000000101000111101011011011101001000000000000
100010100000000111100100001011111001010000000000000000
110000000000001001000000010000000000000000100100000000
110001000000001111100010000000001001000000000000000000
000000000000001001000111101001100001000000000010000001
000000001010001101000000000001001111000010000000000000
000000100000001000000000011001111100111000000000000000
000001000000000101000010100101111100010000000010000000
000000000000100011100110111111111100101000100000000001
000000100001000000100111110101011011111100010000000000
000010000000000111000110000000000000000000000100000100
000000001100001101100000000101000000000010000000000000
000000000000000001000000001000000000000000000110000000
000000000000000000000010010011000000000010000000000000

.logic_tile 16 24
000000000000000000000000000111101111010100100100000000
000000000000000000000011110000101010100000010000000000
101010001001010000000000001000011001010100000110000000
100000000001010111000000000011001111010110000000100000
010000100000001101100110000111101010010100100100000000
010000000000001011000010010000111010100000010000000000
000000000000001111100111100000001101000100000100000000
000000000000001011100100000101011111010110100000000010
000100000000000111000000011111001101010110000000000000
000100000000000000100010001011001011111111000000000010
000010100000000001100011101101000001000001010100000010
000001000000000000000110000101101111000011100000000000
000000000001010000000110101011111101010010100000000000
000000100000000001000100001011011110110011110000000001
010010100000000111000011011111011110001101000100000010
100001000000000000100110011111110000001001000000000010

.logic_tile 17 24
000000000100100111000110010111101001001100111010000000
000000001010010111100110100000101001110011000000010000
000000001100000000000111010111001000001100111000000010
000000000000000000000011110000001001110011000000000000
000000000001000101100010000001001000001100111000000000
000000000000100000000000000000001001110011000000000100
000010100000000101100000000011001001001100111000000000
000011101100000000000000000000001001110011000001000000
000000000001110000000111100011101001001100111000000010
000000000000110111000000000000101010110011000000000000
000000000000000000000010000101001001001100111000000100
000000000010000000000100000000001110110011000000000000
000100000000000001000000010011001000001100111000000100
000000001000100000100011100000101011110011000000000000
000010100001010000010000000001001000001100111000000000
000011000000100001000010000000001111110011000010000000

.logic_tile 18 24
000000101101001000000111001001001011001111110000000000
000000000000101111000000000101111101000110100000100000
101010101010010000000010000001001011110000010000000000
100001000000101111000100001011011011010000000000000000
110010000000000000000010110000011000000010000000000000
010000001001000000000111010000010000000000000000000001
000000000001010111000000010000000001000000100100000000
000000000000100111110011100000001101000000000001000000
000000000000100011100110000011100000000000000100000000
000000000000010000000111100000000000000001000000100000
000000001100000001000111111001011001100000010000000000
000000000001010000000011001101001110010100000010000000
000000000000000111000000010111001101011110100000000000
000001000001010001000011110111001110011101000000100000
000000101010001011000000001011111010011110100001000000
000000000000001001100000000101101111011101000000000000

.ramt_tile 19 24
000010001110000000000000000000000000000000
000011000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010001000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100010000000000000000000000000000000
000000001010000000010000000000000000000000
000000000000000000000000000000000000000000
000010001111010000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
000010101000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010001100110000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 24
000000100000001000000111110000001110000000000000000000
000001001000001111000011001001000000000100000010000010
101011001000001000000000011011011110000111010000000000
100011000000001011000010000101001001101011010010000000
110000100100000000000110010101001110010110100110000000
110000000001000000000011100001111110111001010000000001
000000000000001001000110010000000001000000000010000100
000000000000000111000011100111001011000010000011100100
000000000000001111000000011011001110110000010000000000
000000000000000111100011100101011011100000000010000000
000011000000000001100010001011011001010010100000000000
000011000000000000000000001101101101010110100000000000
000010000001011101100111111101011100000011110110000000
000001000001000011100110001001101110010011110000000000
010000001001111011110000001101101110011110100100000000
100000001101110011100000000111101011101001010001000101

.logic_tile 21 24
000001001101000111100011110000000000000000001000000000
000000000000101111000010100000001010000000000000001000
000000000000000000000000000101100000000000001000000000
000000001110000101010000000000101000000000000000000000
000000001010000111100000000101001000001100111010000000
000000000000000001100000000000001000110011000000000000
000000000110100000000111000011001000001100111000000000
000000000000001001000000000000001001110011000000000000
000011000001011001100010010111001001001100111000000000
000000000100101011100011000000001000110011000000000000
000001001011010000000000000011101001001100111000000000
000000100000100001000000000000001010110011000000000000
000001001110001000000000000011001000001100111000000000
000000000000001001000000000000101001110011000001000000
000001000110000000000000000011001000001100111000000000
000010001110000000000000000000101100110011000000000000

.logic_tile 22 24
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
101000000000000000000111100001100000000000000010100001
100000100001000001000100000000000000000001000011100111
110010000000000000000011100011100001000000000000000001
110001000000000000000000000000001101000000010000000000
010001000000001101100011111000000000000000000110000000
110010100000000101000111001101000000000010000000000000
000000000100001001000010000011101100010110000000000000
000000000000000111000000000011101011101001010001000000
000001001100000001000110010001100000000000100000000000
000000100000000000000010110000001101000000000000100000
000000000000000000000111001101111000000111000000000001
000001000000000000000100001101010000000010000000000000
110000000000001000000000000101111011000010100000000000
100000000000000011000010010000101110001001000000000000

.logic_tile 23 24
000010100000010000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
101000000000000000000000000101000000000010000000000000
100000000000000000000000000000100000000000000000000001
010000000000000000000010100000011100000100000110000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100001000000
000001000000000000000011000000001100000000000000000000
000000000000000011100111000011000000000000000100000000
000000001100000000000000000000100000000001000000100000
000000000000100011100000001000000000000010000010000000
000000001011010000100000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000101000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000001100000000000000000000000000000010000000000001
000000000000000000000000000000001000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000100000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000010000000000010000000000000000000100
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000011111010000000000100000000
000000000000000000000000000000000000001000000000000000
101000000000000000000000000000011101010000000100000000
100000000000000000000000000000001010000000000000000000
000001001100000000000000000101101110000000000100000000
000000000000000000000000000000010000001000000000000000
000000000000001000000000001111100000000001000100000000
000000000000001011000000000101000000000000000000000000
000000000001011000000110100000011010000000000100000000
000001000000000101000000000011000000000100000000000000
000000000000001101000000010000000001000000000100000000
000000001110000101000010101011001010000000100000000000
000000000000000101100000001101100000000001000100000000
000000000000000000000010101011000000000000000000000000
110000000000000101100000000111000001000000000100000000
100000000000000000000000000000001010000000010010000000

.logic_tile 4 25
000000000000000101100110110101001001001100111000000000
000000000000000000010011110000001000110011000000010000
000000000000001111100000000111001001001100111000000000
000000000000000101100000000000101101110011000000000000
000000000000001000000000010011101001001100111000000001
000000000000100111000011100000001111110011000000000000
000000000000000101100111110101101000001100111000000000
000000000000000000000110100000001011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001000111010111001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000001000111100011100101101000001100111000000000
000000000100100000100100000000101001110011000000000000
000000000000000000000110100011101001001100111000000000
000000000000000000000000000000101000110011000000000000

.logic_tile 5 25
000000000000001000000111000000000000000000000000000000
000000001100001011000011100000000000000000000000000000
101000000000000001100110101111011000011111110000000000
100000000000000101000000001101001011001011110000000000
000001100000100000000000010011011000000001000100000001
000000001010010000000011000001000000000110000000000000
000000001000000111000111101001001111110110110000000000
000000000000000101000111111011101010111010110000000010
000000100000000001100000000001000001000000000100000000
000000000000000000000000000000101100000000010010000000
000010100000000001000011101101101111111111010000000000
000001000000000111000100000101101111010111100000000000
000000000000100001000000000001111100000000000100000000
000000000001010000000000000000100000001000000000000000
110000000000000000000000000000011011010000000100000000
100000000000000000000010000000001100000000000000000000

.ramb_tile 6 25
000000000110000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001111010000000000000000000000000000

.logic_tile 7 25
000000000000000000000000010011001000001100111000100000
000000000000000000000011000000101011110011000000010000
000000000100000000010111100011001001001100111000000000
000000000000000000000000000000001100110011000001000000
000000001000101000000111000111001001001100111000000000
000000000001001011000100000000001110110011000000000000
000000000000010001000000000101101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000101000000111000001101000001100111000000000
000000000001000111000110100000101110110011000000000100
000000000010100001000011100011001001001100111000000000
000010101110000000000100000000101110110011000000000000
000010100000000111100000010111001000001100111000000000
000001000000000111100010100000101001110011000000000000
000000100100000101000010100111101000001100111000000000
000001000000001111000000000000101010110011000000000000

.logic_tile 8 25
000001000100000000000000010111011000101111010001000000
000010100000000000000011111001001101101011110000000000
101000000000000111100000001000000001000000000100000000
100000001010000000100000001111001110000000100000000000
000000000000000000000110100101111110000000000100000000
000001000000000000000000000000110000001000000000000000
001000000010100000000000011111100000000001000100000000
000000000000010000000010101111100000000000000000000000
000000000000100111000000000111100001000000000100000000
000000000111010001100011000000101101000000010000000000
000000000000100000000011110101000001000000000100000000
000000000000000000000110010000101111000000010001000000
000000000000000001100000000111100000000001000100000000
000000000000001001100000000111100000000000000000000000
110000000010001000000110000011000001000001000100000000
100000000000001001000111100011001101000001010010000000

.logic_tile 9 25
000000000000000111100000011000000000000000000100100000
000000000110000000000011110001000000000010000000000000
101010001110000111100110000000000001000000100100100000
100111000000001111000111100000001101000000000000000000
010001000010000000000011111111001010010111100000000000
010000000000000000000111101001011110000111010000000000
000000000010000111000011100011000000000000000100000000
000000000000100000100100000000100000000001000010000000
000000000010001000000000010000000001000000100100000000
000000000000001011000011000000001100000000000010000000
000001000000000000000111000101101011010111100000000000
000000100000001111000100000001011000000111010000000000
000010100000000011100000010000000001000000100100000000
000001000000000001100010000000001111000000000000100000
000010000000000000000111100101101101101001000000000000
000001001100100000000100001111101001000000000000000000

.logic_tile 10 25
000000001110010001100000001111011001001001010100100000
000000000100000111100010111101001000101001010000000000
101000000000001101100111101111000000000001000100000000
100010100000000111010011111011001010000011010010000001
000001001110000101000000011000011001000010100000000000
000010100001000101000011100011011101000110000000000000
000000000110010000000110100011001011001000000100000001
000010100000000011000000001111001111101001010000000000
000000000000001000010000010001001010001001010100100000
000000000000001011000010000011011001010110100000000000
000000000000000000000010010001001101000000100101000000
000000000000001111000010100000011101001001010000000000
000001000001011111000111001011100001000000100100000000
000010000000001011100111101001101111000001110000100000
110000000000001000000111111111000001000001000100100000
100001000001001001000011010101101110000001010000000000

.logic_tile 11 25
000000000000100000000000000001100000000000001000000000
000000000000000000000011110000000000000000000000001000
000000001000100111000010010111100001000000001000000000
000000000001010000100010100000101001000000000000000000
000010001000100000000000000001101000001100111000000000
000001000000000000000000000000101111110011000000000001
000000000000000101100000000001001001001100111000000100
000000000000000000000000000000101001110011000000000000
000100000000100000000000000001101001001100111010000000
000100000000010000000000000000101110110011000000000000
000000000100000000000000000001101001001100111000000000
000001000110000000000000000000101001110011000000000000
110000000000000011100111100001101001001100111000000000
110000000000000000000000000000101010110011000000000000
000000000011000011100010000111001001001100111000000000
000000000100100000000000000000001001110011000001000000

.logic_tile 12 25
000100000000010111100010100000000000000000100100000000
000100000000100000000011100000001001000000000000000000
101100000000100000000010000011011010010000000000000000
100000000000010000000111101001011000110000000001000000
110000000000000000000011101101001101000001000000000000
110010000000001101000100000011011110000001010001000000
000001001110110101100010110000001101010000000000000000
000010000000000000000010110000011110000000000000000000
000010101010111000000110000101100000000000000100000000
000000000110110001000011100000100000000001000000000000
000000000111011000000000000000000000000000100100000010
000000000000000001000000000000001111000000000000000000
000000001100000000000011100000000001000000100100000000
000010000000000000000111110000001001000000000000100000
110010000000011101100000000101011011000110000010000000
100000000000001011100000000000101001000001010000000000

.logic_tile 13 25
000001000000000111100010101111100001000001000100000000
000010100001011111000011110011101011000011010000000101
101010100001010000000010110001011010101000010000000000
100000000001110111000111100011001000110100010000000000
000011101010000001100111110001001101101100010000000000
000010100000000101000111111001111000011100010000000010
000000000000101111100111111111101011011100000100000000
000000001010000011100111000111111001111100000000100000
000001000000010101100010000111001010000111010000000000
000010100000000111100000000011001010010111100000000000
000000000000000111000000001011000000000000000000000101
000100000000000001000000001101000000000010000010000100
000001000000100111100000010111001011000110100000000000
000000000001000001000010110000111001000000010000000100
110000001000101000000110011111000001000001000000000000
100010000001000001000011010011001010000010100000000000

.logic_tile 14 25
000001001000001111100000000101000000000000000000000000
000000000000001001000000000000100000000001000000000000
101010100000001000000000000001000000000000000000000000
100001000000000011000000000000000000000001000010000000
010000000000001111100110001000001101000000000000000001
110000000000000111100110000011001011000100000001000000
000000000000010000000111000001111110100100010000000001
000000000000000000000100000111001101110100110000000000
000000000000000001000011101000000000000000000100000000
000000000110010000000000001011000000000010000000000000
000000001000001111100000010000000001000000100100000000
000000000000000101100011000000001100000000000000000000
000000000000001000000000001011000001000000010010000100
000000101010000011010000001101001100000000000000000000
000000000000000001100000000001101010000001010000000000
000000000011000000000000000001001010001001000000000000

.logic_tile 15 25
000000000000000000000000000000011001000100000000100000
000010100110001001000000000111011110000000000000000000
101000000000000000000111000000000001000000100110000000
100011000000000000000000000000001011000000000010000000
000001000001010011100000001000000000000000000100100000
000000100000000000100000001111000000000010000000000000
000000000000000000000000011001001010000000000010100100
000000000000001111000010001011000000000100000000100000
000000001010000000000000001000011000000000000000000000
000000000001000000000000000111011110010000000000100000
000000100000000000000110001111011110000000000000000000
000000000000000000000000001001000000000100000000100000
000010100000000001000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000010001000111000111101111010000000000000000
000010100001010000100100000000001001000000000000100000

.logic_tile 16 25
000000100000100000000011110101101110011110100000000000
000000000001000101000011111111011000011101000000000100
101000000000000000000111011011111000100001010000000000
100010100000000000000111111101111001010000000000000000
010000000001000001000110011101101110101000000000000000
010000000000000000000010001001101011100000010000000000
000000000000010000000000010001000000000000110100000000
000000000000100001000011000011001011000001110000000000
000000000000010011100000000101111100001011100000000000
000000000000000000100010111011001011010111100001000000
000000000000000111000000010000001010000010000000000000
000010100000000000100010000000000000000000000000000100
000001001110100001100011000011000001000001110100100000
000010100001000001000110110111001110000010100000000001
010000000000100101100000000000001011010100100111000000
100000000000010000100000000011011001010000100000000100

.logic_tile 17 25
000000001010100111000110110011101000001100111010000000
000000000001010000000011000000001100110011000000010000
000010000001010000000000000111001000001100111000000010
000000000000000000000000000000101001110011000000000000
000001000110000000000010000001001001001100111000000010
000000100000000000000000000000001011110011000000000000
000010000000000000000110100101001000001100111000000000
000000000010000000000011110000101110110011000001000000
000000001000001000000000000111101000001100111000000100
000000000000001001000000000000001110110011000000000000
000010100011000011000000000001001001001100111000000010
000000000001000000000000000000101011110011000000000000
000000001110001001000010000111101001001100111000000010
000000000000100011100100000000101111110011000000000000
000010000001010000000010000000001000111100001010000000
000000000000100001000110000000000000111100000000000000

.logic_tile 18 25
000000000000000000000111010001101100011110100001000000
000000100000011111000010000111111000011101000000000000
101010000000000111000111110001111000000111010000100000
100000000100000111100111101011101100010111100000000000
010000000000001101000010000111101010001011000000000000
110000001010000011000011111111101010001111000000000000
000010000000101000000011100101101000000011110110100010
000101001111011111000111101111111110010011110010000000
000000000001110111000011101101001000010110110001000000
000000000001111001000111111001111100100010110000000000
000000100001000101000110000111111001001111110000000000
000000001110000000100000001011111011000110100000000001
000000001100101001000111101001111100000111000000000000
000001000001010011000011110111000000000010000000000000
010000000000000111000011111011011011001111010110000001
100000000100000000000010001011111010001111000000000010

.ramb_tile 19 25
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000010100000000000000000000000000000
000001001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000111000000000000000000000000000000

.logic_tile 20 25
000100000000100000000011111001100001000011010100000000
000101000001010000000111011101101010000011000000000010
101001000001001111000111100101111110000110000100100000
100010000000001011000011110000101100101001000000000000
010000000000000011100010101101011000100000010000000000
010000000001010001000010011001101011100000100000000000
000000001000000001100111001101100001000010110100000010
000000101010000111000010100011101010000001010000000000
000000000000000111100000011111000001000011100000000000
000000100000000001100011111111001000000010000001000000
000000100110000111100110000011001100010010100000000000
000001000001000000000000000101101001110011110000000000
000010100000001000000000011011101110000011010000000000
000001000000000101000010001101111010000011110001000000
010000000000010011100111011111100001000011100000000000
100000000000000000100110101111101011000001000000000000

.logic_tile 21 25
000000000001001111000111110011001001001100111000000000
000000000000000111000111110000001011110011000000010000
000000000000000000010000000111001000001100111000000000
000010100000000000000000000000001110110011000010000000
000000000000000000000111010101101000001100111000000000
000000000000000000000111010000001000110011000000100000
000000000000001011100111100101101000001100111000000000
000000000100001011100000000000001011110011000001000000
000100000001010011100111100001001001001100111000000000
000100001110010000000100000000001111110011000001000000
000001000001010111000000010001001000001100111000000000
000010100010110000100010010000101101110011000000000000
000000000000001111000000000011101001001100111000000000
000000000000001101000000000000001101110011000000000000
000010000000000000000011100101001000001100111000000000
000000001000000000000100000000101001110011000000000000

.logic_tile 22 25
001000000101010000000000000000000000000000100100100110
000000000000100000000000000000001010000000000001000101
101000000010000101100111001000000000000010000000000000
100000000000000000000100001001000000000000000000000100
110000000000000111000111100101111000000010000010000000
110000001100000000100000001011100000000111000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000000000000000000011100000100000110000001
000000100000000000010011100000010000000000000010000011
000000000100010000000111000111000000000000000001000000
000000000000000000000100000000000000000001000000000000
000000000000110111100111001000000000000000000111100110
000011000000100000100100001111000000000010000000000010
110001000000000000000011100000001010000100000101100000
100010100100000000000000000000010000000000000010000110

.logic_tile 23 25
000000000000100111100010000000000000000000001000000000
000000000001010000000000000000001101000000000000001000
000000000000000000000010000001100001000000001000000000
000000000001000000000110000000101001000000000000000000
000000000000100000000000000101001001001100111000000000
000000001010000001000000000000001001110011000000000001
000000100000100000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000011010000001001110011000000000000
110000000101100101100000000001101000001100111000000000
110000000000010000000000000000101001110011000000000001
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000101001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000010000000011110000101110110011000000000000

.logic_tile 24 25
000010100001010000000110100000001100000010000000000000
000000000010100000000010010000010000000000000000000000
101000000000001000000110010001100001000010000100000000
100000000000000001000010100000101011000000000000000000
010000000000000000000000001000000000000010000010000000
010000001100000000000000000001000000000000000000000000
000000000000001000000110110000011011000010000100000000
000010000000000101000011000000011011000000000000000000
000000000000000000000110000001011010000010000100000000
000000000001010000000000000000110000000000000000000000
000000000100000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000100000000001100000010001101111100000000000000000
000001000000000000000011000111111000000000000000000000
000001000001010000000000001000000001000010000100000000
000010100010000000000000001101001010000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000100000000010000000000000000000000110000110000000000
000001000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000111000000000101000000000010000001000000
000001010000000000000000000001100000000000000110000000
000000110000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000001000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000111100000000000000000000000000000
110000000100000000000100000000000000000000000000000000
000010000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000010000000001010000100000100000000
000000011110000000000100000000000000000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000111100011001000001100111000000000
000000100000010000000000000000101111110011000000010000
000000100000011000000000000111101000001100111000000010
000001001010001011000000000000101001110011000000000000
000000001110001111100011100111001000001100111000000000
000000000001001111000100000000101010110011000000000000
000000100000000000000111110011001001001100111000000000
000001000000000111000111010000101011110011000000000000
000001010000001000000010100111001000001100111000000000
000010110000001001000010110000001011110011000000000000
000000010000010000000000000011001000001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000011110111101001001100111000000000
000000010000011101000110010000101011110011000000000000
000000010000000000000010000001101001001100111000000000
000000010000000000000010100000001010110011000000000000

.logic_tile 5 26
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000010000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
011000000000000111000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110010000000000000000000000000000000000000000000
000000010000000000000000000001100000000000000100000001
000000010000000000000000000000000000000001000000000001
000000010100000000000000000000000000000000100100000001
000000010000000000000000000000001010000000000010000000
110100010000000000000000000000000000000000000000000000
100100010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000011000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000111101000001100111000000000
000000100000000000000011100000101010110011000000010000
000000000110000000000111100001001000001100111000000000
000000000100000000000100000000101110110011000000000000
000001000000000111100000000111101000001100111000000000
000000100000000000100000000000001110110011000000000000
000000000000000011100000000011101001001100111000000000
000000000111000111000000000000101001110011000000000000
000000010010001101000110100011101000001100111000000000
000000110000000101000010000000001101110011000000000000
000010110000000001000000000011001000001100111000000000
000000010000000001100010000000001100110011000000000000
000000010000000011100000000011001001001100111000000000
000000010000000101000000000000101010110011000000000000
000000010010001000000000010011101001001100111000000000
000000010000000101000010100000001010110011000000000010

.logic_tile 8 26
000000001010000000000110110000000001000010000010000000
000000100000000000000010100000001010000000000000000000
101000100000000000000000000000001110010000000100000000
100000000000000000000000000000011001000000000001000000
000000000110101000000000000011100000000001000100000000
000000000000010101000000001111000000000000000000000000
000000000001000111000000011111000000000001000100000000
000010001000100000000010101101100000000000000000000000
000010110111010000000000000000000000000000000100000000
000000010000000000000000001001001111000000100000000000
000000010000010001100110000000001110000000000100000000
000001010000100000100100001111010000000100000000000000
000001010000000000000111010000001010010000000100000000
000000110000100000000110010000001111000000000000000000
110000010000000000000000000111000001000000000100000000
100010010000000000000000000000101101000000010000000000

.logic_tile 9 26
000010100000001111100000010000011100010100100100000000
000001000000001011100010001001011000000000100010000000
101000000000100000000011110011000001000011100000000000
100000001100010000000011001111001010000010000000000000
000001000000000111000000010011101111000110100000000000
000010100000000111100011010000011011001000000000000000
000010100100000111100111111011100000000010100000000000
000001100000001111000011101101101111000010010000000010
000010110110011000000000000011111110000100000100000000
000000010000101011000010000111110000001101000010000010
000010010011100011000011100101111110010111100000000000
000001010001110000000111111101011010000111010000000000
000001010010000001100000000001100001000001010000000000
000010011100000000000011101011101111000001110001000110
110000010001010000000111011101011000010111100000000000
100000010000000001000011010111011000000111010000000010

.logic_tile 10 26
000000001100100011100000000001100000000001000100000001
000000000001011111000010111111101000000011100000000000
101000000000010101000011100111100000000010000000000000
100000001010001111000100000011101110000011010000000000
000000000010010001100110000101101011010000100000000000
000000000010101001000000001011001010000000010000000000
000000000000000101100111110011011110010110000000000000
000000000000000111000110000000011111000001000000000000
000010110100001101100000011001011000000010000000000000
000001010000000101000011100011001001000000000010000000
000000010000000001100000001101011000000100000101000000
000010110000000001000000001001100000001110000000000000
000001010000000000000010000001111110000100000100100000
000000110000001111000110000101100000001101000000000000
110000010000100111000111001101111111000010000010000000
100000011010000001000100000011101011000000000000000000

.logic_tile 11 26
000000000000010000000000000001101001001100111000000000
000000000000000000000010010000001010110011000000010000
000010100000001001000000010001101001001100111000000000
000100000000001111010010100000101000110011000000000000
000000000000100000000111100001101000001100111000000001
000000100001000000000000000000001101110011000000000000
000000000001000101100000000011101001001100111000000000
000001000000000000000000000000001000110011000001000000
110000010100100000000000010001101000001100111000000000
110000010000001111000011100000001100110011000000000010
000000010000000000000000000001001001001100111010000000
000000010000000111000000000000101000110011000000000000
000001010001000000000000000001101001001100111010000000
000010110000010000000000000000001000110011000000000000
000000111011010000000000000101001001001100111000000010
000001010000000000000000000000101000110011000000000000

.logic_tile 12 26
000000000000000111100000010111001011010111100000000000
000000000000001111000011110001101100001011100000000000
101010000000000111100000010000000000000000100100000000
100000000000011001100011110000001100000000000000000001
110001000110010000000000000000001010000100000100000000
010000100001110001000010000000010000000000000000000100
001000000000001000000011101001011011000010000000000000
000100000000000111000110011101111000000000000000000000
000100010010001111000110001101111100000110000010000000
000100011000000111100011110111010000001010000000000000
000010110000001111100011100011011110100000000000000100
000001011000011011000000000001011101000000000000000000
000001010111000000000000010000011100000100000100000000
000010010110100000000011010000000000000000000000000000
110000011111110101000110001001111000000010000000000000
100000010001010000100000000011101011000000000000000000

.logic_tile 13 26
000001000001010011000000001000000000000000000100000000
000010000000100111000011100101000000000010000000000000
101010100010000011100011101000000000000000000100000000
100001000000100000100100000001000000000010000000000000
110000000000001001100111000000001110000100000100100000
010000000000000011000000000000000000000000000000000000
000000000000000111000000011001011100000110100000000000
000000000000000000000011101101101010001111110000000000
000000010000001000000011100101101110000110100000000100
000000010000000001000010011101111010001111110000000000
000000010000000000000000000000000000000000000100000100
000010011000001001000000000001000000000010000000000000
000001010000001111100110010001111010010111100000000000
000000110000000111000011010111111100000111010000100000
110000010000100000000000001001001110010000000000000000
100001010000011111000000000111011101110000000000000000

.logic_tile 14 26
000010100001010001100000000011011110010111110000000001
000001001110001001000000000001011010011011110000000000
101000000000001111100000000001101101111001100000000000
100000000000001111000000001101011111110000100000000000
110000001100010001000000000000000001000000100100000000
110000000000000000000010000000001101000000000001000100
000010000000000111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000100010000000111000000010000000001000000100110000000
000100010100000000100011000000001110000000000000000000
000001010000000000000000010000000001000000100100000000
000000110000000000000011100000001000000000000010000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000011110000001000000001001111010110000010010000000
100000011100010000000010000101001000110110010000000000

.logic_tile 15 26
000000100010100011100000000001100000000000000100000000
000001000000000111000011100000000000000001000000000100
101000000000000111000000000000001101000100000000000000
100000000000010000000000000000001010000000000000000000
010000000000100111000000000011000000000000000000000000
010000000001000000100000000000000000000001000000000000
000010101010000111100000000000000000000000000000000100
000000000000001111000011101111000000000010000000000000
000001010000001101100000000000000000000000100100000001
000000110000000101100000000000001010000000000010000000
000000010001000000000110001000000000000000000001000000
000000010000000000000100001011000000000010000000000000
000000011110000000000000001001011010000111110000000000
000000010000001111000011000101011000101111110000000010
110100010000000000000000000000000000000000000110000000
100000010010000000000000000111000000000010000000000000

.logic_tile 16 26
000000001010000111100000010101111110111001010100100000
000000001000000000100011010101001100111001110000000000
101000001100001000000111100101111010101000010000000000
100000000000001011000100000011101010000100000000000000
010000000000000101100111101011001010101000010000000000
010000000100000111000100000001001111000000010001000000
000000000000000111100111001101001111000011110000000000
000000000000001001000000001001101111000001110000000000
000000010001001001000000000000001110000010000000000000
000000010000000011100000000000000000000000000001000000
000000010000001001000010010111100000000000000000000000
000000010000000011100011000000101000000001000000000000
000101011000101001100110101011100001000010000000000000
000111010001000001000011100011101101000011100000000000
010000110001011001100110010011011111111001110110000000
100000011000101101000010001111001100111000110010000000

.logic_tile 17 26
000000000001000000000010001111111000100000010000000000
000000000000100000000100000001001110010000010000000000
101000000000000111100111010011100000000010100000000000
100000000000001111100011111011101001000010010000000000
110001001000000011100110111111111000000011110000000000
110010100011000000000010001111111100000001110000000000
000000000010001000000000010011111000010110100100000000
000000000000000001000010001101011101111001010010100000
000000010000001001100110000111011011011110100110000000
000000011110000101000000001101101100101001010010100000
000100011110100001100110001011111001001111000100000000
000100010001001111000010010011011101011111000010000100
000000010000000011100111000001111100100000010000000000
000000010000000000100010010111001010010100000000000000
010000010000001111000010001111111110010110100000000000
100000010100000101000011111101101100101000010000000000

.logic_tile 18 26
000010100011000000000000010000011010010010100000000000
000001000110001001000011111111001100000010000000000000
101001000000000111100111110101111010010010100000000000
100000100000001111000011100101011111101001010000000000
010000000000111000000111010001111110000111000000000000
010000000100000101000011100011010000000010000000000000
000000000000101001000011100101011000101000010000000000
000000000001011111000000001011101110000100000010000000
000000010110001000000010000011101011010110110100000000
000000010000001011000100000111111100101001010010100000
000010110000001000000011111011011100000111000010000000
000001010000000001000011101001000000000001000000000000
000000010000001001100111011000000000000010000000000000
000000010000000111000110001011000000000000000010000000
010000010000000000000000000001011001101000000000000000
100000010000000000000011110111011111100000010001000000

.ramt_tile 19 26
000000000110100000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000011000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011011010000000000000000000000000000
000000010000100000000000000000000000000000
000010111100000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000010000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 20 26
000000001000000111000000010000000000000010000000000000
000000000000000111100011110000001000000000000000000001
101000000000001111100111110111101101010010100000000000
100000000000100111000011011101101100110011110000100000
110000000000001000000010000111101011010110000000100000
010000000000001111000010011001101000101001010000000000
000001000010001000000110001011111110000011110000000000
000000100111010111000111100101101010000001110010000000
000000010000000000000000000001000000000000000100000010
000000010110001111000010010000000000000001000000000000
000001010001110111000111001001001010110000010000000000
000000010000100000100010001101011111010000000000000000
000010010000000000000000010001111101010110000000000000
000000010001000001000010110000111011000001000000000000
110000110000000001100010011001011000100000000000000000
100000011000000000000110000001011110110100000010000000

.logic_tile 21 26
000010100000000111100000000001101001001100111000000000
000001000000000000100000000000101000110011000010010000
000000000001010000000011100111101000001100111000000000
000000101011000111000000000000001011110011000010000000
000000000110000111000111000101101000001100111000000000
000001001110000000000111100000001100110011000000000000
000000000000000111100000000111001000001100111000000000
000000000000101111000000000000001111110011000000100000
000000011100010000000110100111101000001100111000000000
000000010000101101000000000000001011110011000000000000
000000010100000000000010000011101000001100111000000000
000000010100001101000000000000001000110011000000000000
000000010000000001000000000011101001001100111000000000
000000010000000000000010000000101010110011000000000000
000001010000001111100000000101001000001100111000000000
000000011011010111100000000000001101110011000000000000

.logic_tile 22 26
000000000000000111100000011101111000000111000000000000
000000000110000000000011111111110000000010000000000000
101001000000000000000111010101101101010110000000000000
100000101010000000000111100001011101101001010000000000
010000000000000000000000010101001110001111000100100000
010000000000000000000011011111111110011111000010000000
000000001000010001000110110011101110011110100100000000
000000000000000000000010101011011011010110100000000110
000000010001010000000110000111011101001011000000000000
000000010000100000000010001011011101001111000000000000
000000010000001000000010010101111110000110100010000000
000000011000000001000011100000111101001000000000000000
000001010000001001100111110000000000000000000000000000
000010010000000001000010000000000000000000000000000000
010001010100000000000111001001101110011110100100000000
100000010000000000000011111111111011101001010011000100

.logic_tile 23 26
000000000000000000000000010001101001001100111000000000
000000000000000000000010000000001000110011000000010000
101000000000000001100000000001101000001100111000000000
100010000000000001000000000000001100110011000000000000
110010100000001000000011100111001001001100111000000000
010001000000000001000000000000101000110011000000000000
110000000011010000000000000000001000111100001000000000
110000000000100000000000000000000000111100000000000000
000000010000000101100000010000000000000010000100000000
000000010000000000000011100111001011000000000000000000
000000010000000000000000010011100000000010000000000000
000000010000000000000010000000100000000000000000000000
000000010000000001100000010000001010000010000100000000
000000010000000000000010101101000000000000000000000000
000000010000000000000000000001001010000010000100000000
000000010000000000000000000000110000000000000000000000

.logic_tile 24 26
000000001000000111000110110001001101001100110000000000
000000000000000000100011000000101011110011000000000000
101001000000001101000110100001100000000010000000000000
100000000000000101100010100000000000000000000000000000
010000000000000101000010100001100000000010000000000000
010000000000000000100000000000100000000000000000000000
000000000010000000000110011001111100000111000011100101
000000000000000000000010100001110000001111000010100111
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000100100000000
000100010000000000000010000000001000000000000000100000
000000110000000000000000001001111010100000000000000000
000001010000000000000000000001111011000000000000000000
110001010000000000000000000101000000000010000000000000
100010010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000110000000000000000000001000000000
000000000000000000000010110000001100000000000000001000
101000000000001000000010100000000001000000001000000000
100000000000000001000100000000001001000000000000000000
010000000000000001000000000000001001001100111000000000
010000000000000000000000000000001101110011000000000000
000000000000000001100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000010000001000000000011000000000000000000100000000
000000010000001011000010000101001010000000100000000000
000000010000000000000000010001100000001100110000000000
000000010000000000000010000000001001110011000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101001101000000100000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000001000000000011100000000000000000000000000000000000
000000100110000000100000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000100000000001000010000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000001000000000000000000001000000100100000000
100000010000001101000000000000001110000000000000000010

.logic_tile 3 27
000010100000000011100000001000011110000000000100000000
000000000000000000000000000001000000000100000000000000
101000000000001000000110000000001111010000000100000000
100000000000001001000100000000001110000000000000000000
000000000000000000000110000111100000000000000100000000
000000000000000000000100000000001011000000010000000000
000000000000000000000000001000000001000000000100000000
000000000000000001000000000111001001000000100001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011000011110000000000100000000
000000010000000000000010100111000000000100000000000010
000000011100000101100000001111100000000001000100000000
000000010000000000000000001011000000000000000000000010
110000010000001101100000001000000000000010000000000000
100000010000001011000000000101001000000000000010100010

.logic_tile 4 27
000000000000000000000111000011101001001100111000000000
000000001000000111000110110000101011110011000000010000
000000000000000011100010100101001000001100111000000000
000000000000000000100110010000001111110011000000000000
000000000000000101100011100001101000001100111000000000
000001000010000000000000000000101011110011000000000000
000000000000000000000011100001001001001100111000000000
000000000000000000000010110000101100110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010000000111000110100001101000001100111000000000
000000010000000000100000000000101001110011000000000000
000010110000000001000010010001101000001100111000000000
000001010000000000000010100000001110110011000000000000
000000010000000000000000000111001001001100111000000000
000000010000000000000010000000101111110011000000000000

.logic_tile 5 27
000000000000001000000000000001100000000000000100000000
000000000000000101000000000000001100000000010000000001
101000000000000111100000000101100001000000000110000000
100000000000000000100000000000101000000000010000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000010
000000000000000000000111100000000001000000000100000000
000000000000000000000000000111001111000000100000000000
000000010000000000000000010000000000000000000000000000
000000010000001111000011000000000000000000000000000000
000010110000000000000000010000000000000000000000000000
000001010000000000000010010000000000000000000000000000
000000010000001000000000000000011111010000000100000000
000000011000101001000000000000011101000000000000000000
110000010000000000000000000001000001000000000100000000
100000010000000000000011100000001111000000010000000000

.ramb_tile 6 27
000000100111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000011111000100000000000000000000000000000
000011010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101110110011000000010000
000001000000000000000000000101101001001100111000000000
000000000000000000000010110000001011110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000110110000001011110011000000000000
000000000000000101000111110101101000001100111000000000
000000000000001101100011110000101011110011000000000000
000000010000000111000110100101101001001100111000000000
000010110010000000000000000000001101110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000111000010000000101100110011000000000000
000000111100000000000111000011001001001100111000000000
000000010000000000000010000000101100110011000000000010
000000010000000101100000010111001001001100111000000000
000000010000000001000011010000101111110011000000000000

.logic_tile 8 27
000000000000001000000111110011000001000000000100000000
000000001110000111000010110000001001000000010000000000
101000001000100011100010000001100001000000000100000000
100000000000000000100111100000101100000000010000000000
000000000010001000010000010001011011111001010000000000
000001000000000101000011100011111011101001010000000100
000000000000000000000011101001100000000001000100000000
000000100000000000000010000001100000000000000000000000
000001010000000001100000001000000001000000000100000000
000000010000000001100000000011001001000000100000000100
000000010000101001100000000001100000000000000100000000
000000010000011001100000000000101010000000010000000000
000000010000000000000110110101011000000110000000000000
000000010000000000000111010001110000001010000000000000
110000010000000000000000001111001000110010110000000000
100000010001000000000010001111111111010001100001000000

.logic_tile 9 27
000000000000000011100000000011011111010010100000000000
000000000000000000100000000000101111000001000000000000
101001100000000111100000010111011100000110100000000001
100001000000000000000011010111111011001111110000000000
010000000000000000000011101011100000000011100000000000
110000001010000000000011101111101100000010000000000000
000000000000010000000010000111101111000010100000000000
000000000000000000000100000000111000001001000000000000
000000010000001000000011101001001011000110100000000000
000000010000000011000100000011011011001111110010000000
000000010000001111100111101000000000000000000110000000
000000010100000111100111110011000000000010000011000000
000000010001010000000110110000001110000100000110000000
000000010000000001000111100000010000000000000010100000
110000011000001000000111000000011000000100000100000000
100000010000001111000000000000010000000000000010000100

.logic_tile 10 27
000000000000001001100110111011100001000000100101000000
000000000000000001000011111001101111000001110000000000
101010100000100111100110111011011011000000010000000000
100001000000010000100110001111011000100000010000000000
000000001010001111000000011101011100000101000110000000
000000000000001011100010101011110000000110000000000010
000000000000001000000111100101000000000001000100100000
000000000000000111000011100101001000000010100000000000
000000011110001000000010010001011100000101000100000100
000000010000000011000010100111110000000110000010000000
000000010000011000000010011000001001000000100110000000
000001011100000001000111001101011101000110100010000000
000000010000000001000000010111011000000010000000000000
000000010000000000000011001011110000001011000000000000
110010010000000000000010011001011100000010000000000000
100001010000000000000011000101001101000000000000000001

.logic_tile 11 27
000000000000000000000111000001101001001100111000100000
000000000010000000000100000000101001110011000000010000
000000001010000111100111100001101000001100111000100000
000000000000000000100010000000101001110011000000000000
000000000000001000000000000101001001001100111000000000
000000000000000101000000000000001001110011000000000000
000001000000001000000000010001101001001100111000000000
000000000000000011000011100000101000110011000000000010
000001010100000000000000000101101001001100111000000000
000000111110000000000000000000101001110011000000000010
110000010001010000000111100001101001001100111000000000
110000010000100000000000000000101010110011000000000000
000010111110000000000000000011101001001100111000000000
000000010010000001000000000000101001110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000101110110011000000000010

.logic_tile 12 27
000000000100001011100000011001011110000110100000000000
000000000000000001000011110001011011001111110000000000
101000000000010000000111101000000000000000000100000000
100010000000001111000100000111000000000010000000000000
010000000000000000000111000000001011000000000000000001
010000000000000000000010110001011010000110100000000000
000000000000000011100000010000000001000000100100000000
000000000001000000000010100000001001000000000001000000
000000010000000000000011110001101110000010000000000000
000000110000000101000011011111111100000000000000000100
000000010000100000000000000011000001000011100000000000
000000010000000000000000001011101011000001000001000000
000001011110000000000110110000001110000100000100000000
000000111110000000000011100000010000000000000000100000
110000011010001000000000000111000000000000000100000000
100000010001001111000010000000100000000001000001000000

.logic_tile 13 27
000000000000100101100111010111100000000000100100100000
000010000000011111010111101001001000000001110001000000
101000000010101011100011111011111011010111100000000000
100000000000001111100011100011101111001011100000000000
000001000000000001100111101101101011001001010000000000
000010100000000000000111110111111100000000000001000000
000000000000000011100110011000011010010000100100000000
000000000000000001000010000111011111000010100001000000
000001010000000000000000000001011101000110000000000000
000000110000000000000000000000111001000001010000000000
000000010001000011100111011111101011010111100000000000
000000010000000001100110010001111010001011100000000000
000000011111010101100000000001011000000001000000000000
000000010000000000000010000101011110000110000000000000
110000010000001001100010000111111000000111000000000000
100000010100001011000111111001100000000010000000000000

.logic_tile 14 27
000000000000100000000111110000000000000000000000000000
000001000001010000000111010000000000000000000000000000
101000000000000000000000010111000000000001000000000000
100000000000010000000011100011001001000000000000000000
010000001000000000000010010000001100000100000001000000
010000000000000001000011110000010000000000000000000000
000000000000000000000000000101000000000011110000000101
000000000000000000000000000111101011000001110001000000
000000010001000101000010000000000001000000100100000000
000000010000100000000100000000001001000000000001000000
000000010000000000000000000000000000000000000110000000
000010110000000000000000000101000000000010000010000000
000001010000100111000000000000000001000000100110000000
000010110001001001100000000000001110000000000000000000
110000010000100001000000000000000000000000000000000000
100000110000010000100000000000000000000000000000000000

.logic_tile 15 27
000000000000000111110111000000000000000000000000000000
000000000010010000100000000000000000000000000000000000
101000000000100000000000000000000000000000000100000000
100000000000010000000000000101000000000010000000000000
110100001110011000000000000000001110000100000000000100
010100000000001011000000000000000000000000000000000000
000000000000000000000000000011000000000001000000100100
000001000000000000000000001001000000000000000000000001
000000010000000000000000010000000000000000000000000000
000000010000000111000010110000000000000000000000000000
000000010000000000000111100000000000000000100100000000
000000010000000000000100000000001000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000011010000000000000000000000000000000000
000100010000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000100000

.logic_tile 16 27
000000000000000111000111100001101010001111000000000000
000000000000000000000110001001101011001101000000000000
101000000000000000000111111101111001100000010010000000
100000000000000000000111100111011100010100000000000000
110001100000000001000110001101011111100000000010000000
010000100000001111000010000101101100111000000000000000
000000000000000011100000001101101011100000000000000000
000010100001010001000011111111001110110000100000000000
000000010110100000000000000101100000000000000110000000
000010110001010000000011110000000000000001000000000000
000000010000001101000000000000000000000000000100100000
000000010000000111100000001111000000000010000000000000
001000010001010000000000001001001000000010000000000000
000000010100000000000010001001010000001011000000000000
000000010000000000000000010000000001000000100100000000
000000010001000001000010100000001011000000000000100000

.logic_tile 17 27
000000000001001001000000001011101111001111000100100000
000000000000000101100010010001101100011111000010000001
101000001100001000000000010111011001110000010000000010
100000000000001101000011100101111010100000000000000000
010000000000001011100011100101011010100000000000000000
110000000000101111100000001001001100110100000000000000
000000000000000001000110001111101110101000010000000000
000000000000000111000000000101001010000100000010000000
000000010000000011100000000111101111000011110000000000
000000010000001001000010001011011011000001110000000000
000000011010001001000010011101011110101000010000000000
000000010000000001000010000101011010000100000010000000
000100010000001111000110110001011101010110110100000000
000100010110000001100110000001011101101001010010100001
010000010000000011000110100000011011000010100000000000
100000010000001111000000000011001100000110000000000000

.logic_tile 18 27
000010000000000111100000011011001011001011000000000000
000000001100000111100011100011111110001111000000000000
101000100000000000000111000101101111011110100100100000
100000000000000011000100000111111001101001010011100000
110000000000000001000110001111011000001111010100100000
010000000000100000000010001101111010001111000011000000
000000000000001111000110101101011011011110100100000001
000000000000000111000100000101111001101001010011000000
000000111010000000000010000001001111000110100010000000
000000010000000000000010010000011010000000010000000000
000000011100100111000110001001011001110000010010000000
000000010001010001100000000011001111100000000000000000
000000010000101001000011111111101010010010100010000000
000001010000000001000110000011011110010110100000000000
010000010000001001000000001001011011010110100100000000
100000010000001111000010001001111101110110100010100000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010001010000000000000000000000000000
000010110000100000000000000000000000000000
000000010001010000000000000000000000000000
000010110001100000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000111100011000001101001011110100100000000
000100000000000000100000000011111100010110100010100000
101000000000001001100110011101011101001111000000000000
100000000000000001100011100011011101001110000001000000
110000001010101111100111000101011011001111000000000000
110000000000011111100011110101001001001101000001000000
000000000000100011100011100000011001000110000010000000
000000000000001001000111101011001000000010100000000000
000000010110001000000010101101001001011110100100100000
000000010000000001000000000001111100010110100001100000
000000010000000111000111111101011010101000010000000000
000001011010000001000111001101101110000000010000000000
000000011100001000000010001001011111011110100100000000
000010110000000001000100001101111100101001010001000010
010001010000000001110111011111111110010110000000000000
100000010001000000000110000101011000010110100000000000

.logic_tile 21 27
000000000000000111100111100001001001001100111000000000
000000100000000111100000000000101010110011000000010000
000000000000000000000111110111001000001100111000000000
000000000000000000000111000000101000110011000001000000
000010100000000000000000000011101000001100111000000000
000000000000001111000000000000001100110011000000000000
000000000011000111000110000001001001001100111000000000
000000000110000000000100000000001001110011000000000000
000000010000000001000000000011001001001100111000000000
000000010000000111000010000000001011110011000001000000
000000010000000001000000000011001000001100111000000000
000000011100000000000000000000101010110011000000000000
000001010000001001000111100111101000001100111000000000
000010010001010011000100000000101110110011000000000000
000000010000000000000000000001101000001100111000000000
000000010001010000000011110000101110110011000000100000

.logic_tile 22 27
000000000000010000000110010000001100000110100000000000
000000000000100000000011101011011100000100000000000000
101000000100001000000000010111001010010010100010000000
100000100000001111000011110000111101000001000000000000
010001000000001000000110101111001111001111000000000000
010010001100000101000000001101101000001101000001000000
000000000000000001000010001000001110000110100000000000
000000000000000000000000000111001101000000100000000000
000000010000000000000010110101001101000110100000000000
000000010000001111000110010000011001001000000001000000
000000010000000111000000001011111010010010100010000000
000000010000000000100010000011111001101001010000000000
000000010110011111100010000000000001000000100100000000
000000010000100001000010000000001010000000000001000000
110000010000001000000000000000000000000000000000000000
100000110000001001000000000000000000000000000000000000

.logic_tile 23 27
000001000000000000000110000000001001010000100000000000
000010100000000000000110011111011001010100100000000001
101000000000000000000000010000000000000010000000000000
100000000000000000000011000000001110000000000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000000000010
001000010000000000000000000011100000001100110000000000
000000010000000000000000000111000000110011000000000000
000000010000100001100000010000001110000010000000000000
000000010000000000000010000000010000000000000000100000
000000010000001001000110101000000001000010000100000000
000000010000000101000000001011001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000011110000001001000010000100000000
000000000000000101000010000000011010000000000000000000
101000000000000011100000000001011010000010000100100000
100000000000000000100000000000000000000000000000000000
110000000000000000000110001000011000000010000100000000
110000000000000000000000000101000000000000000000000000
000000000000001111100000010101100001000010000100000000
000000000000000101000010100000001010000000000000000000
000000010000010000000000000000000001000000100010000000
000000010000000000000010001011001010000010100000000011
000000010000000000000000001001001010100000000000000000
000000010000000000000000001101111110000000000000000000
000000010000001000000011100000000000000010000000000000
000000010000000001000100001001000000000000000000000100
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000010000000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000001111111001000010000000000000
100000000000000101000000001101101010000000000010000000
110000000000000000000111100011101010000110000000000000
110000000000000111000100000000100000001000000000000000
000000000000000000000000001001001010110011110000000000
000000000000001101000010100101011010110010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101001111111000000000000000000
000000000000000000000000001101011010000000010010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000001011110000000000100000000
100000000000000000000000000000010000000001000000000000

.logic_tile 2 28
000000000000100101100000000000000000000000000000000000
000000000001000111000011100000000000000000000000000000
101000000000000000000111010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000001001111010101000010000000100
000000000000001011000000001101101000001000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000001000000000010000000000010
000000000000000000000000000011111001010111110010000000
000000000000000000000000000111011011100010110000000000

.logic_tile 3 28
000000000000000000000010000011000000000000000100000000
000000000000000000000111100000000000000001000001000000
101000000000001000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000011010000011000000100000100000001
110000000000000000000011110000010000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001001111010000001010000000000
000000000000000000000000001101011001000010010000000010
000001000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000

.logic_tile 4 28
000000000000001000000000000000001000111100001000000000
000000000000000001000010100000000000111100000000010000
101000000000000000000010100001000000001100110000000000
100000000000000101000000000000000000110011000000000000
000000000000000001100010100101100000000000000100000000
000000000000000000000000000000001011000000010000000000
000000000000001000000000000000001011010000000100000000
000000000000001111000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000001000010000100000000
000000000000000000000000001001001010000010100000000010
000000000000000000000000001101100000000001000100000000
000000000000000000000000000001000000000000000000000000
110000000000000000000000001001000000000001000100000000
100000000000000000000000000101100000000000000000000000

.logic_tile 5 28
000000000111010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
101000000000000000000000000011000000000000000100000000
100000000000000000000000000000100000000001000001100000
010000000000100000000110110000000000000000000000000000
010000000010010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000111010011100000000000000100000000
000001000000000000000111000000100000000001000001000000
000000000000000011000010001111101010101001010000000000
000000000000000000100010000011111101110110100010000000
000000000000000000000000001011001010100000000000000000
000001001100000000000010001011111011000000000010100000
110000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.ramt_tile 6 28
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000110000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
101000000000000000000000000111100000000010000000100000
100000000000000000000000000011000000000000000000000000
000000001010000101000010100000001100000000000100000000
000000000000000000000010101101010000000100000000000000
000000000000000101000010100000000000000000000100000000
000000000000000101000000001101001101000000100000000000
000000000000000111000010000101101100000000000100000000
000000000000000000100000000000010000001000000000000000
000000000010000000000000000000001010010000000100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000001000000000100000000
000000000000000000000000000000101010000000010000000000
110000000000000111000000000101100000000001000100000000
100000000000000000100000001011100000000000000000100000

.logic_tile 8 28
000001000000000101000111110001101000001100110000000000
000010100010000000100010001001110000110011000000000000
101000000001010000000010000000000001000000100000000000
100000000000001111000010100000001001000000000000100000
000000000000000111100111100101101101010100100110000000
000000000000001001100100000000011011000000010000000000
000000000000001000000011101101001110010111100000000000
000000000000000001000100000111011110001011100000000000
000000001010001000000111000111000000000011100000000000
000000000000000001000000001101101100000001000000000000
000000000000000000000000001000000000000000000000000000
000000000001000000000000001001000000000010000011000000
110000000000001000000011101101001100000101000100000001
110010100000001011000110001001010000001001000000000000
110000000000000000000000001001111010010111100000000000
100000000000000001000000000111011000001011100010000000

.logic_tile 9 28
000000000110000111100110110000011010000100000100000000
000000000000001111100010000000010000000000000000000000
101000000000000001000111110000001001010100000000000000
100000000000010111100011100111011110000100000000000000
110000000000001001000111100111101101000110100000000000
010000000000000001000110110101101000001111110000000000
000000000000001000000111010011111110100000000000000000
000000000000001011000010101101001001000000000000000010
000000001001001111000000000001011010000110100000000000
000000000000100011100010000011001000001111110000000000
000000000000001001000000000111111000000001000000000000
000010101010000001100000000101110000001001000000000000
000001000000000000000000000000011000000100000100000000
000010100000000111000000000000000000000000000000000000
110001000000001001100110011101011011000110100000000000
100010000001011111000010001001111100001111110000000000

.logic_tile 10 28
000000001100000000000000011000011001010100100100000000
000000000000000000000011101001001111000100000010000000
101000000000010111000011110101111100000110000000000000
100100000000100000100010000000111011000001010000000000
000000000000000101100000000101100001000001100100000000
000000000001000111000010001111101111000001010000000000
000000100000000000000111000000011010010110000000000000
000001000000000111000110000011011101000010000000000000
000001000000001101100111000111111100011100000100000000
000000100000001001000000000101101001111100000000100000
000000100010000111000000010111011111010100100100000000
000000000000000000000010100000011010000000010000000001
000000000000001001100110001111001010000010000000000000
000000000000000101000000001101000000000111000000000000
110000000000000000000111001111101100000001000100000001
100000000000000000000010111001100000000111000001000010

.logic_tile 11 28
000000000000100000000000000101001001001100111000000000
000000000000010000000000000000001001110011000000010000
000000000000000101100000000001101000001100111000000000
000000000000000000000010000000101011110011000000000000
000000001000001000000000010011001001001100111000000000
000000100010000101000010100000101001110011000000000000
000000000000000000000000010001101001001100111000000000
000000000000000000000011110000101111110011000000000100
000000001110100000000010100011101001001100111000000000
000000000001000000000100000000001001110011000000000000
110001000000000101000000000001101001001100111000000000
110010100000000000100000000000101011110011000010000000
000000000000000000000000000001101001001100111000000000
000000100010000000000000000000001001110011000000000000
000000000000000000000000000000001000111100001000000000
000001000000000000000010110000000000111100000001000000

.logic_tile 12 28
000001000000101000000000010000000000000000000100000100
000010000001000011000011110011000000000010000000000000
101000000000001101000111101011111011000001000000000000
100000000001011111100000000101101011000001010001000000
010000000000001111100111000011100000000000000100000000
010000000000101011100010000000100000000001000000000000
000000000011001111100110010000001110000100000100000000
000010000000000001000011000000010000000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000001111000000000000100000000001000000000000
000001000000000000000110101001001010000010000000000000
000000000001000000000011110001000000000111000000000000
000000001000000000000110100101001011011110100000000000
000001000000000000000000001101011011011101000000000000
110000000000000000000000000001100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 13 28
000100001110000000000000001000001101000100000110000000
000100000000000000000000001001001101000110100000000000
101000000000000101100111011111111001001001010100000001
100010000000001101000111010011101011101001010000000000
000000000110000111000000010101101101010100100110100000
000000000001010111100011110000001010000000010000000000
000001000000000001000111111000001100010100100100100000
000010000000000101100010100001001100000100000000100000
000000001110100011100011110101000001000010100000000000
000000000001011101000111101011101110000010010000000000
000000000000001001100000010101001110000000010000000000
000010101000000001000010000101011101010000100000000000
000000000000000000000010001001100001000010100000000000
000000000000000000000100001101101110000010010000000000
110000001010000101000111001011100000000001100100000000
100000001010000001100000000111001100000010100001000010

.logic_tile 14 28
000000000000100001000000000000000000000000000000000000
000000001101010000100000000000000000000000000000000000
101000000000000000000000000101100000000000000100100000
100000000000010000000000000000100000000001000000000000
110000000000001000000111010000000000000000000000000000
110000000000100011000111110000000000000000000000000000
000000000000000111100011100000011010000000000000000000
000000000000000000100000001011001000000000100000000010
000001000000000000000110100000001010000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000101011101101000100000000000
000000000000000000000010001101111101111100100000000010
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110100000011110000100000100000000
000000000000000000000100000000010000000000000000100000

.logic_tile 15 28
000000000001011000000000001101011011100001010000000000
000000000000100001000010010101111000110101010000000000
101000000000001111000111100000001000000100000110000000
100010000000000101000000000000010000000000000000000000
010000001100000101000111100001111000111101010000000100
110000000000000000000110001011101010010000100000000000
000000000000000101000000011000000000000000000100100000
000000000000010000010011110011000000000010000000000000
000000000000000001000110100011011010101001110000000100
000000000000000000000010000001111110010100010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000011000000000010000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000100010000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
101000000000000000000000001011011000010110100000000000
100000000000000000000010101011111000010100100000000000
010000000000000000000111100011001100100001010000000000
110000000010000000000100001111011000100000000000000000
000000100000000000000000000000000000000000100100000000
000000000000000000010000000000001111000000000000000000
000001001111010001000010010000000000000000000000000000
000010100001010000000010000000000000000000000000000000
000000001000000000000010000011100000000000000000000010
000000000001010000000010000000100000000001000000000000
000000001000000000000110110000000000000000100000000010
000000000010000000000011010000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000100011100111110001001011100001010000000000
000000000001011111100111101011001010100000000000000000
101001000000100001100000010111011110100000000000000000
100000100001000000000011100101101000110000010000000000
010000001000000101100010111101111101000011010000000000
110000000000001111010110000011111011000011110000000000
000000000000000011100111000001101010000011110100000100
000000000000000000000111101001101101010011110001000000
000000000000100000000110010000000000000000000000000000
000001000001000000000010100000000000000000000000000000
000000000000000101100110000001101111010110100100000000
000000000000001111000000001101101000111001010010100000
000000000000000001000110111001011100101000010000000000
000000000000000000000010111111001000001000000010000000
010000000110010011000110100001001000110000010000000000
100000001010000000000100001111011000010000000000000000

.logic_tile 18 28
000000000000001101100011111000001001000110100000000000
000000000000001111000111001001011110000100000010000000
101000000000001001000011110001111010001011000000000000
100000000000000111100011100011001010001111000000000000
010000000000001001100111100001101110001111000100100000
110000000000000101000100001001111010101111000010000000
000000000000101011100011101001011010010110100110100000
000000000000011111100000000111111101111001010001100000
000101000001001001000110001001001100010110100000000000
000110000000000111000000000101001000010100100000000000
000000000000000001100000011101101001001111010110000000
000000000000000000000011000011111010001111000010100000
000001000000000000000011010000011111001100110000000000
000000100000100000000110001111011101110011000000000010
010000000000001001000000001011000000000001000000000101
100000000000000001000010000001000000000011000001000000

.ramt_tile 19 28
000000100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000001000111000011111011001010001100110000000000
000000000000100000000010010111010000110011000000000000
101001000000000000000000010000000000000000000110000000
100010000000001111000011001011000000000010000000000000
110000100110101000000000011111000000000010100000000000
010001001110010001000011100101001111000001100001000000
000000000000100001100000000111011110000111000010000000
000010000001000000100000000101100000000001000000000000
000000000000000001000011100000011110000110000000000000
000000000110001111000010001111011001000010100001000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000001000000001000110100001001001001111000000000000
000001000000001001100010000011011000001110000001000000
110000000000011111100110101001111110100000010000000000
100000000001100011100011110111111111101000000000000001

.logic_tile 21 28
000000000001011011100000000011001001001100111000000000
000000000001100001000000000000101111110011000000010000
101001000000001111000111100000001000111100001000000000
100010000000000011000110100000000000111100000000000000
010000000001011111000111101000011000010010100000000000
110000001110101111000000000001001111000010000000000000
000001000000000001100000011000001110001100110010000100
000000000000000111000011101001000000110011000001100010
000010000110000111100110111000001100000110100000000000
000000000010000000100110001001001111000000100000000000
000001000110000000000011101011001011010110000000000000
000000100000000000000000001011101010101001010000000000
000000000000010001100110000101000000000010100000000000
000000000000010000000000000001001111000001100000000000
010000000000000001000111100111111011000011110100000000
100000000000000000000100000001001011100011110011100000

.logic_tile 22 28
000010100000001001110000010000001100000100000100000100
000001000000000001000011110000010000000000000000000000
101000000001000001100000010000011000000100000100100000
100000000000000000000010000000010000000000000000000000
010000000000000000000000010000000001000000100100000000
010000001100000000000010000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000100000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000010000000001000000000000000100000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000100000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000

.logic_tile 23 28
000000000000000000000000010000001010000100000100000100
000000000000000000000011100000010000000000000001000110
101000000000000000000110100000000001000000100101100101
100000000000000000000000000000001001000000000000000010
010000000000000000000000010000000000000000000000000000
010000000000000000010010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000101100000000000000100100010
000000000000000000000000000000000000000001000001100001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000001111100000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000111011010000000000100000000
000000000000000000000000000000010000001000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001100110000000000
000000000000000101000000000000001010110011000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010100000000100000000000000000001110000100000100000000
010101000001000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000001000010000000001100000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 4 29
000000000000000000000000011111111001101000110010000000
000000000000000000000011111111001011011000110000000000
101000000000001111000000001000000000000010000000100000
100000000000001101000000000101001011000000000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000001010000000000000000001110000000000000100000
000000000000001000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000000000000110000000011000000100000100000000
000000000000001111000000000000000000000000000000000000

.logic_tile 5 29
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000100100000
100000000000000000000000000001000000000010000000000001
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000001010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010000000001000000000000000011000000100000101000000
100001000000001011000000000000000000000000000000000001
010000000000100000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000010
000001000000100001000010000000001000000100000100000000
000000100001010000000000000000010000000000000010000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000010000000

.logic_tile 8 29
000000000000100000000010110000000000000000000100000000
000000000000010111000110001101000000000010000010000000
101000000000000111000000010000000001000000100100000000
100010000001010000000011110000001010000000000001000000
010000000000000000000011101101100000000001010000000000
010000000000000000000000000011101000000001110010000000
000000000000001000000000000000011000000100000100000001
000000000000001111000011110000010000000000000000000000
000000000000000000000010000101111000001001000010000001
000000000000000101000000000001100000001101000001000000
000000000000000000000000001011011110000101010000000000
000000000000000001000000001111001001011110100000100000
000000000000001000000000000000001100000100000100000000
000000000000000111000000000000010000000000000001000000
110000000000000001000000000000000000000000000100000000
100000000000000000000010000111000000000010000000000110

.logic_tile 9 29
000000000000000000000111010011011001000110100000000000
000000001000000000000111011101001000001111110000000000
101000000000001111100110011101011111010111100000100000
100000000001011011000011010101101110000111010000000000
110010100000001000000011101101011100000001000000000000
010001000001000111000000000101010000001001000000000000
000000000000001111100111100001100000000000000100000100
000000000000001111100110010000100000000001000000000010
000000000000001101000000000000001000000100000100000100
000000001000000011000011100000010000000000000000000000
000000000000000000000010000111000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000110101111100000000001101111001000000000000000
000000000001000001000010101001101011101000000000000000
110000000000001101000011101111101100010111100000000000
100000000000000001000100001101101111001011100000000000

.logic_tile 10 29
000000000000000111000000010111111000000110100000100000
000000001100101101100010010001101111001111110000000000
101000000000001111100011111001111010000101000101000001
100000000000000011000011100011000000001001000000000000
000010000000000111100000010001011100010100100100000001
000001001110000000000011110000011110000000010010100010
000000000000000111000111100101011111000000100100000000
000000000000001101000100000000011101001001010000000000
000000000000000000000000000111011001000000100100000000
000001000001010000000000000000011010001001010000100010
000000000001010101100010001001101110000100000100000000
000000000000100000000000001011110000001110000000000000
000101000000100001000011100011111011010000100100000000
000110001000011111000000000000101011000001010000000000
110000000000000101100110010111101000000110100000000000
100000000000000000100011010000011011000000010000000000

.logic_tile 11 29
000000001110000000000110111101011100000110100000000000
000000000001010000000011111001101010001111110001000000
101000000000001101100111100000000000000000000100000000
100010100000000001000011101001000000000010000000000000
010000000000100001100111010000001110000100000100000000
110000000000010001000110000000000000000000000000000000
000000000000000111000011110001111011100000000000000000
000000000000000000100010100101011111000000000000000000
000000000011101011000000010101101000000010000000000000
000000000000011001000010010011111101000000000000000000
000000000100000001000000001000011010000010100000000000
000000000110000000000000001001001100000110000000000000
000000001100101000000000000001111111000010000000000000
000010100001001011000000001001001110000000000000000000
110000000000000001100000010011000000000000000100000000
100000000000000111100010000000100000000001000000000000

.logic_tile 12 29
000000000000001011100110110000000001000000100100000000
000010100000001111110011110000001000000000000000000010
101000000000000011100110101000000000000000000100000000
100000000110001011100011101111000000000010000011000000
010000000000000000000000001001111001010111100000100000
010000000000000000000000001001011110000111010000000000
000000000000000001100111000101111101000110000000000000
000000000000000000000000000000001100000001010001000000
000000000000000000010000000001000000000000000000000000
000000000000000000000000000000001000000000010000000000
000010100000101001000000000101100000000010100010000001
000001100000001001000000000000101001000001000001100000
000000001010000000000000000111000000000000000101000000
000000000000000111000000000000000000000001000001000000
110001001010000001000000000000000001000000100110000000
100000000000000001010010000000001110000000000000000000

.logic_tile 13 29
000000001010000011000011101011101110010111100000000000
000000000000000000100010100001011110001011100000000000
101001000100001101100000000001000000000000000100000000
100000000000000011000000000000100000000001000000000000
110010000000000001100000000001011001000110100000000000
110000000000000101000000000000101011001000000001000000
000010100000011000000110011111001010010111100000100000
000001000000100101000010111101001110000111010000000000
000000000001001111100000000101111011000000000000000000
000000000000100001100011100011011101000110100000000000
000000000000000001100000010000000000000000000100000000
000000100000000000000010000001000000000010000000000000
000010000000001111000111110000001010000100000100000000
000001000001001011100011100000000000000000000000000000
110000000000000000000000000011000000001100110000000000
100000000000000000000000000000101100110011000000000000

.logic_tile 14 29
000000000000100000000111100000011100000100000010000000
000000000000010000000100000000000000000000000000000000
101000000000000000000000010111011110000110000000000000
100000000000000000000010000000100000000001000000100000
110000001010000000000010100000000000000000000000000000
010100000000000000000100000000000000000000000000000000
000000000000000000000000000001111100000000000100000000
000000001110000000000000000000100000001000000000000000
000001000000000000000110010001011100000110100000000000
000100101010000000000010110000111011000000000000000010
000000000010001101100110010101011100000000000000000000
000000000000000101100010100000110000001000000000000000
000000000001100000000110100011000001001100110000000000
000001000001010000000000000000101111110011000000000000
110000000000000001100010100011101110000100000000000000
100000000000000000000000000000110000000000000000000000

.logic_tile 15 29
000001000001010000000000000111100000000001000100000000
000000100010100000000010111001000000000000000000000000
101000000000000101100110010011001101000000000000000000
100000000000000000000010001011101000000000100000000000
110010100000000001100010100000011110000000000100000000
110001000000100000000100001101000000000100000000000000
000000000010000000000000000011001100000010000000000000
000000000000000000000000001011100000000000000000000000
000000001101011000000110110000001110000010000000000000
000000000000100001000010000000011010000000000000000000
000000000000000000000010001000011001010100100000000000
000000000000000000010010011011011111010110100000000001
000000000000000000000111000001101110000100000100000000
000000000000000000000010110000111010001001000000000000
110000000000001000000000000011111000001100110000000000
100000000000000001000010000000110000110011000000000000

.logic_tile 16 29
000000000000000000000110000101100001000000100000000000
000000000000000000000000000000101010000001010000100000
101000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
110000000000000101100011101101100001000001010000000000
110000001110000000100000000101101011000001110000000000
000100000000000111100010100011100000000010000100000000
000000000000000000000111111001100000000000000000000000
000000000000000001000111100011011101101001000010000000
000000000000100000000000001101011111111001100000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000011101111101100111000000000000000
000000000000000000000000001111011010110101010000100000
110000000000000000000010000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 17 29
000101001000000000000000010111000000000010000100000001
000110100010000000000010100000000000000000000001000000
101000000000000000000000010000000000000000000000000000
100000000010000000000011110000000000000000000000000000
010000000000100000000000001111011011110000010000000000
010000000001000000000000001011101001100000000010000000
000000000000001000000011110000001110000100000000000000
000000000010000111000011100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010100001010101000011100000000000000000000000000000
000000000000001000000011111011111011101000010000000000
000000000001000001000110110011011011101110010000000010
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 18 29
000100000000000000000000000000011100000100000100000000
000100000000000000000000000000010000000000000001000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000010000010000000000000000000000000000000000
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000000000000000000000100000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramb_tile 19 29
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 29
000000000000001111000000010001100000000000000100000000
000000000000000111000011000000100000000001000010000000
101000001010000000000011100011100000000000000000000100
100000000000000000000000000000100000000001000000000000
010000000000000000000111010101000000000000000110000000
010000000000000000000111110000100000000001000000000000
000001000000000111100000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000000000000000000111111101101100010000000100
000000000000000000000000000001011100101100100000000000
000001000000000000000010001101011010101001000000000000
000010000000000001000011001111101000100000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011011101111111001100000000000
000000000000000101000010101101001101110000100000100000

.logic_tile 21 29
000000001010000011100000000111101111011110100110100000
000010100000000000100011100011001100010110100001000000
101000000000000001100000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000100011100000000000000000000000000000000000
010000000001011111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000000000001101101010000011010000000000
000000000000000001000000000001001010000011110000000000
000000100000100000000000000101111001010110100000000000
000000000000010001000000000001011010010100100000000000
000000000000001000000000000001111111011110100100000000
000000000001000001000000000011011100010110100000000010
010000001010001000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000001000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000011000000000000000110000000
000010000000000000000000000000000000000001000000000000

.logic_tile 23 29
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100001000000
010000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000010000011000000000000000000000010
000000000000000000000010000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000111111100010001100110100001
000000000000000000000011101001111100100001010010100011
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000100000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 30
000000000000000000000111000000001010000100000110000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001111001110000000100000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000100000000000010000000000000000000100000000
000000000001000000000011001001000000000010000010000001
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001100000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000001010000100000110100000
100000000000000000000000000000000000000000000011000010
110000100000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000111100011100000000000000000000010
000000000000000000000100000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000010000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000110000000000000000000011000000100000100000000
000001000000000000000010000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
010010000000010000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000

.logic_tile 10 30
000000000000000011100000000000011000000100000100000000
000000000000000000000011100000000000000000000000000000
101000000000000101000000000001100000000000000100000000
100000000000000111000010100000100000000001000000000000
010010000000000001000000000000011010000100000100000000
010011100000000000000000000000000000000000000000000000
000000000000000000000000010101011000010000000000000000
000000000000000101000011100000001000101001010011000001
000000000001000000000000001011111010000010000000000000
000000001100000000000000001011010000001011000000000000
000000000000000111000000000111000000000000000100000000
000000000000000000000010000000100000000001000000000000
000001000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000010000000111000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001010000011100000000000000000000000000000000000
110000001000000000100000000000000000000000000000000000
000000001010000000000010000000000000000000100110000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001010100000000010001000000000000000000100000000
000000100001010000000100001101000000000010000000100000
110000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000001100000010001000001000010010000000000
000000000000000000000011101101001010000001010000000000
101000000000000000000000000011011011010100100100100000
100000000000000000000000000000011111000000010000000000
010000000001001000000111100111100000000000000000100000
010000100000001111000100000000101101000000010000000000
000000000000000101000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110001111100000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000101100000000010110000000000
000000000000000000000000000011101010000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101000000000000000000000011000000000000000000100000001
100000000000000000000011100011000000000010000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000001111000000000010000000000000
000000100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111100000000001000000100100000000
000000000000100000000111000000001001000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000010000000011100001000000000100000000
000000000000000000000000000000001000000000010000000000
101000000000001000000000000001100001000000000100000000
100000000000001001000000000000001111000000010000000000
110000000001010001100010101111011101000000000010000000
010000000010101011010000001101011101000000100000000010
000000000000000000000010100101001011010000000000000000
000000000000000000000000000111011101000000000000000000
000000000000000000000000001011101111000000010010000011
000001000000000000000010011011101011000000000000000010
000000100000001101100110010000000000000000000000000010
000001000000000101000010000101000000000010000000000000
000000000000001000000000000000000000000010000000000000
000000000000000001000000001101001010000000000000000000
110000000000000000000000010001111100000000000100000000
100000000000000000000010100000000000001000000000000000

.logic_tile 15 30
000000000000011101100000000101100000000000001000000000
000000000000000101000000000000100000000000000000001000
000000001011000000000000000101000000000000001000000000
000000000001100000000000000000100000000000000000000000
000000000000000000000110000101001000001100111000000000
000000000000000101000110100000000000110011000000000000
000001000000000000000110100000001000001100111000000000
000000000001000000000010100000001011110011000000000000
000000000000100000000000000000001001001100111000000000
000000000001000000010000000000001011110011000000000000
000001000000000000000000000001001000001100111000000000
000010000001010000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000100001000000000000000000000000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 16 30
000100000000001000000000000000000001000000001000000000
000100000000001001000000000000001111000000000000001000
101000000000001000000000000001000000000000001000000000
100000000000000001000000000000000000000000000000000000
010001000000000000000111100111001000001100111100100000
110000100000000000000000000000100000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000001100000000000000110000000001101001100110100000000
000010000000000000000000000000011000110011000000000100
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000111010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
110000000000000000000110000111101110001100110110000000
100000000000000000000000000000110000110011000000100010

.logic_tile 17 30
000000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
101000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000111110011000000000000000110000000
000000000000000000000011010000000000000001000000100100
000000000000000000000000000000000000000000100110100000
000000000000000000000000000000001101000000000000000100
000000000000000000000010000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000001000010

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000100000110000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100010000000
000000000000000000010000000000001100000000000000000000
000000000000000011000000000000000001000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 19 30
000000000001010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000001000000
000000000001010000000011101001000000000010000000000000
101000101010000000000000000000000000000000000000000000
100001000000000000000000001111000000000010000000000001
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000001110000000110110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000001100000000000000110000000
000000000000000000000010000000100000000001000000000000
101000000000000000000111100111000000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000100000000000011
000010000000000000
001000110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000011000
001000000000000100
000000000000000000
010001010000000000
000100001000000000
000010000000000000
000001110000000000
000000000000010100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 sys_clk
.sym 5 $PACKER_GND_NET_$glb_sr
.sym 6 $abc$42206$n2400_$glb_ce
.sym 7 lm32_cpu.rst_i_$glb_sr
.sym 8 sys_clk_$glb_clk
.sym 9 $abc$42206$n2417_$glb_sr
.sym 10 $abc$42206$n3222_1_$glb_clk
.sym 11 sys_rst_$glb_sr
.sym 12 $PACKER_VCC_NET_$glb_clk
.sym 13 sys_clk
.sym 14 spram_datain10[3]
.sym 15 spram_datain10[2]
.sym 16 spram_datain00[4]
.sym 17 spram_datain00[1]
.sym 18 spram_datain10[5]
.sym 19 spram_datain00[5]
.sym 20 spram_datain10[7]
.sym 21 spram_datain00[2]
.sym 22 spram_datain00[15]
.sym 23 spram_datain00[0]
.sym 24 spram_datain10[6]
.sym 26 spram_datain00[13]
.sym 27 spram_datain10[1]
.sym 29 spram_datain00[3]
.sym 32 spram_datain00[12]
.sym 33 spram_datain00[7]
.sym 35 spram_datain00[9]
.sym 36 spram_datain00[10]
.sym 37 spram_datain00[8]
.sym 40 spram_datain00[11]
.sym 41 spram_datain00[14]
.sym 42 spram_datain10[0]
.sym 43 spram_datain00[6]
.sym 44 spram_datain10[4]
.sym 45 spram_datain10[0]
.sym 46 spram_datain00[8]
.sym 47 spram_datain00[0]
.sym 48 spram_datain10[1]
.sym 49 spram_datain00[9]
.sym 50 spram_datain00[1]
.sym 51 spram_datain10[2]
.sym 52 spram_datain00[10]
.sym 53 spram_datain00[2]
.sym 54 spram_datain10[3]
.sym 55 spram_datain00[11]
.sym 56 spram_datain00[3]
.sym 57 spram_datain10[4]
.sym 58 spram_datain00[12]
.sym 59 spram_datain00[4]
.sym 60 spram_datain10[5]
.sym 61 spram_datain00[13]
.sym 62 spram_datain00[5]
.sym 63 spram_datain10[6]
.sym 64 spram_datain00[14]
.sym 65 spram_datain00[6]
.sym 66 spram_datain10[7]
.sym 67 spram_datain00[15]
.sym 68 spram_datain00[7]
.sym 101 $abc$42206$n5706_1
.sym 102 $abc$42206$n5724_1
.sym 103 $abc$42206$n5709_1
.sym 104 $abc$42206$n5718_1
.sym 105 $abc$42206$n5703_1
.sym 106 $abc$42206$n5715_1
.sym 107 $abc$42206$n5712_1
.sym 108 $abc$42206$n5727_1
.sym 116 spram_datain00[8]
.sym 117 $abc$42206$n5741
.sym 118 $abc$42206$n5739_1
.sym 119 $abc$42206$n5729
.sym 120 spram_datain10[8]
.sym 121 spram_datain10[4]
.sym 122 spram_datain00[4]
.sym 123 $abc$42206$n5735
.sym 131 spram_dataout00[0]
.sym 132 spram_dataout00[1]
.sym 133 spram_dataout00[2]
.sym 134 spram_dataout00[3]
.sym 135 spram_dataout00[4]
.sym 136 spram_dataout00[5]
.sym 137 spram_dataout00[6]
.sym 138 spram_dataout00[7]
.sym 141 sys_clk
.sym 153 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 171 spram_bus_adr[2]
.sym 190 sys_clk
.sym 203 $PACKER_GND_NET
.sym 204 spram_datain00[15]
.sym 205 spram_bus_adr[5]
.sym 206 spram_dataout10[11]
.sym 208 spram_datain00[13]
.sym 211 spram_datain00[2]
.sym 213 spram_datain10[2]
.sym 214 spram_datain10[6]
.sym 215 spram_dataout10[10]
.sym 219 $abc$42206$n5724_1
.sym 227 spram_dataout00[7]
.sym 229 spram_dataout00[0]
.sym 230 $abc$42206$n5075_1
.sym 232 spram_datain00[12]
.sym 233 spram_datain00[14]
.sym 235 spram_datain00[9]
.sym 237 slave_sel_r[2]
.sym 242 spram_dataout00[6]
.sym 243 spram_datain10[0]
.sym 244 spram_dataout10[6]
.sym 246 $abc$42206$n5706_1
.sym 247 spram_dataout00[10]
.sym 248 slave_sel_r[2]
.sym 249 spram_datain10[14]
.sym 252 spram_bus_adr[6]
.sym 254 spram_dataout00[5]
.sym 255 spram_datain00[7]
.sym 256 $abc$42206$n4620_1
.sym 257 spram_dataout00[9]
.sym 258 spram_datain00[10]
.sym 264 spram_dataout00[12]
.sym 265 spram_dataout00[2]
.sym 266 spram_datain00[6]
.sym 267 spram_datain10[4]
.sym 269 spram_dataout10[0]
.sym 270 spram_datain00[0]
.sym 271 $abc$42206$n5735
.sym 272 spram_datain00[1]
.sym 273 spram_dataout10[2]
.sym 274 spram_dataout00[1]
.sym 275 spram_datain10[1]
.sym 276 spram_datain0[4]
.sym 277 spram_datain00[3]
.sym 278 spram_dataout10[4]
.sym 279 spram_datain10[3]
.sym 280 spram_dataout10[5]
.sym 281 spram_dataout10[8]
.sym 283 spram_dataout10[9]
.sym 284 spram_dataout10[7]
.sym 287 spram_bus_adr[9]
.sym 289 spram_dataout10[1]
.sym 290 spram_dataout10[12]
.sym 291 spram_bus_adr[3]
.sym 292 grant
.sym 293 spram_dataout10[3]
.sym 296 spram_dataout00[3]
.sym 298 spram_dataout00[4]
.sym 304 spram_datain10[5]
.sym 305 spram_datain00[5]
.sym 306 spram_datain10[7]
.sym 310 spram_datain00[4]
.sym 321 sys_clk
.sym 324 spram_bus_adr[11]
.sym 326 spram_bus_adr[5]
.sym 327 slave_sel_r[2]
.sym 328 spram_datain00[11]
.sym 329 shared_dat_r[12]
.sym 330 $abc$42206$n4738_1
.sym 332 spram_bus_adr[6]
.sym 337 spram_bus_adr[8]
.sym 338 spram_bus_adr[6]
.sym 340 $abc$42206$n4620_1
.sym 341 lm32_cpu.pc_d[12]
.sym 347 spram_dataout00[10]
.sym 348 $PACKER_GND_NET
.sym 350 spram_datain10[14]
.sym 351 spram_bus_adr[0]
.sym 352 spram_bus_adr[5]
.sym 355 spram_dataout10[10]
.sym 357 spram_dataout10[11]
.sym 358 spram_bus_adr[0]
.sym 359 sys_clk
.sym 364 sys_clk
.sym 367 spram_datain10[10]
.sym 368 spram_bus_adr[5]
.sym 369 spram_datain10[8]
.sym 370 spram_datain10[11]
.sym 371 spram_bus_adr[4]
.sym 372 spram_datain10[12]
.sym 373 spram_datain10[15]
.sym 374 spram_bus_adr[11]
.sym 375 spram_datain10[13]
.sym 376 spram_bus_adr[9]
.sym 377 spram_bus_adr[10]
.sym 379 spram_bus_adr[12]
.sym 380 spram_datain10[9]
.sym 383 spram_bus_adr[13]
.sym 384 spram_bus_adr[1]
.sym 385 spram_bus_adr[2]
.sym 386 spram_bus_adr[3]
.sym 387 spram_datain10[14]
.sym 388 spram_bus_adr[0]
.sym 389 spram_bus_adr[8]
.sym 390 spram_bus_adr[6]
.sym 391 spram_bus_adr[7]
.sym 392 spram_bus_adr[1]
.sym 395 spram_bus_adr[0]
.sym 396 spram_bus_adr[8]
.sym 397 spram_bus_adr[0]
.sym 398 spram_datain10[8]
.sym 399 spram_bus_adr[9]
.sym 400 spram_bus_adr[1]
.sym 401 spram_datain10[9]
.sym 402 spram_bus_adr[10]
.sym 403 spram_bus_adr[2]
.sym 404 spram_datain10[10]
.sym 405 spram_bus_adr[11]
.sym 406 spram_bus_adr[3]
.sym 407 spram_datain10[11]
.sym 408 spram_bus_adr[12]
.sym 409 spram_bus_adr[4]
.sym 410 spram_datain10[12]
.sym 411 spram_bus_adr[13]
.sym 412 spram_bus_adr[5]
.sym 413 spram_datain10[13]
.sym 414 spram_bus_adr[0]
.sym 415 spram_bus_adr[6]
.sym 416 spram_datain10[14]
.sym 417 spram_bus_adr[1]
.sym 418 spram_bus_adr[7]
.sym 419 spram_datain10[15]
.sym 451 spram_datain10[0]
.sym 452 spram_datain00[0]
.sym 453 spram_datain00[1]
.sym 454 spram_datain10[1]
.sym 455 spram_datain00[3]
.sym 456 spram_datain10[3]
.sym 457 $PACKER_VCC_NET_$glb_clk
.sym 466 spram_dataout00[8]
.sym 467 spram_dataout00[9]
.sym 468 spram_dataout00[10]
.sym 469 spram_dataout00[11]
.sym 470 spram_dataout00[12]
.sym 471 spram_dataout00[13]
.sym 472 spram_dataout00[14]
.sym 473 spram_dataout00[15]
.sym 481 spram_bus_adr[10]
.sym 483 lm32_cpu.load_store_unit.store_data_x[12]
.sym 502 slave_sel_r[2]
.sym 514 spram_datain10[5]
.sym 515 spram_datain00[4]
.sym 516 spram_datain00[5]
.sym 517 $abc$42206$n5729
.sym 518 spram_dataout00[14]
.sym 519 spram_datain10[8]
.sym 520 spram_datain10[11]
.sym 523 spram_datain10[15]
.sym 525 spram_datain10[13]
.sym 526 spram_datain10[7]
.sym 529 spram_dataout00[11]
.sym 530 spram_bus_adr[4]
.sym 531 spram_datain10[9]
.sym 533 spram_dataout00[13]
.sym 537 spram_datain10[10]
.sym 538 spram_bus_adr[3]
.sym 540 spram_dataout00[8]
.sym 541 spram_bus_adr[8]
.sym 543 spram_bus_adr[13]
.sym 544 spram_bus_adr[1]
.sym 547 spram_datain00[10]
.sym 548 slave_sel_r[2]
.sym 555 spram_dataout00[15]
.sym 557 slave_sel_r[2]
.sym 558 spram_bus_adr[10]
.sym 559 spram_bus_adr[12]
.sym 560 spram_datain10[12]
.sym 561 $abc$42206$n5739_1
.sym 563 spram_dataout10[14]
.sym 565 spram_dataout10[15]
.sym 566 spram_dataout10[6]
.sym 569 spram_bus_adr[7]
.sym 571 spram_datain10[0]
.sym 581 spram_bus_adr[10]
.sym 592 spram_maskwren10[1]
.sym 593 spram_maskwren00[3]
.sym 594 spram_bus_adr[8]
.sym 595 spram_maskwren00[1]
.sym 596 spram_maskwren10[3]
.sym 597 spram_bus_adr[7]
.sym 598 spram_bus_adr[6]
.sym 599 spram_bus_adr[12]
.sym 600 spram_maskwren10[1]
.sym 601 spram_maskwren00[3]
.sym 603 spram_maskwren00[1]
.sym 604 spram_maskwren10[3]
.sym 606 spram_bus_adr[11]
.sym 607 spram_bus_adr[13]
.sym 610 spram_bus_adr[10]
.sym 611 spram_bus_adr[5]
.sym 613 $PACKER_VCC_NET_$glb_clk
.sym 615 spram_wren1
.sym 616 spram_bus_adr[9]
.sym 617 spram_bus_adr[2]
.sym 619 spram_bus_adr[4]
.sym 620 spram_bus_adr[3]
.sym 621 $PACKER_VCC_NET_$glb_clk
.sym 622 spram_wren1
.sym 623 spram_maskwren00[1]
.sym 624 spram_bus_adr[10]
.sym 625 spram_bus_adr[2]
.sym 626 spram_maskwren00[1]
.sym 627 spram_bus_adr[11]
.sym 628 spram_bus_adr[3]
.sym 629 spram_maskwren00[3]
.sym 630 spram_bus_adr[12]
.sym 631 spram_bus_adr[4]
.sym 632 spram_maskwren00[3]
.sym 633 spram_bus_adr[13]
.sym 634 spram_bus_adr[5]
.sym 635 spram_maskwren10[1]
.sym 636 spram_wren1
.sym 637 spram_bus_adr[6]
.sym 638 spram_maskwren10[1]
.sym 639 spram_wren1
.sym 640 spram_bus_adr[7]
.sym 641 spram_maskwren10[3]
.sym 642 $PACKER_VCC_NET_$glb_clk
.sym 643 spram_bus_adr[8]
.sym 644 spram_maskwren10[3]
.sym 645 $PACKER_VCC_NET_$glb_clk
.sym 646 spram_bus_adr[9]
.sym 680 lm32_cpu.pc_x[6]
.sym 681 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 683 basesoc_bus_wishbone_dat_r[2]
.sym 693 spram_dataout10[0]
.sym 694 spram_dataout10[1]
.sym 695 spram_dataout10[2]
.sym 696 spram_dataout10[3]
.sym 697 spram_dataout10[4]
.sym 698 spram_dataout10[5]
.sym 699 spram_dataout10[6]
.sym 700 spram_dataout10[7]
.sym 703 shared_dat_r[24]
.sym 706 $abc$42206$n3242_1
.sym 708 spram_bus_adr[3]
.sym 711 spram_bus_adr[4]
.sym 723 lm32_cpu.pc_d[14]
.sym 724 $abc$42206$n4786
.sym 726 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 741 lm32_cpu.pc_d[15]
.sym 742 spram_maskwren10[1]
.sym 744 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 747 lm32_cpu.write_idx_x[1]
.sym 749 spram_bus_adr[12]
.sym 751 spram_maskwren00[3]
.sym 754 spram_maskwren00[1]
.sym 755 spram_maskwren10[3]
.sym 758 spram_bus_adr[13]
.sym 761 spram_datain0[0]
.sym 770 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 780 spram_bus_adr[4]
.sym 791 lm32_cpu.branch_target_x[3]
.sym 793 spram_wren1
.sym 800 spram_wren1
.sym 802 lm32_cpu.pc_d[15]
.sym 804 sys_clk
.sym 807 spram_bus_adr[11]
.sym 812 slave_sel_r[2]
.sym 814 $PACKER_VCC_NET_$glb_clk
.sym 817 $PACKER_VCC_NET_$glb_clk
.sym 822 $PACKER_VCC_NET_$glb_clk
.sym 823 $PACKER_GND_NET
.sym 825 $PACKER_VCC_NET_$glb_clk
.sym 831 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET_$glb_clk
.sym 867 $PACKER_VCC_NET_$glb_clk
.sym 907 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 920 spram_dataout10[8]
.sym 921 spram_dataout10[9]
.sym 922 spram_dataout10[10]
.sym 923 spram_dataout10[11]
.sym 924 spram_dataout10[12]
.sym 925 spram_dataout10[13]
.sym 926 spram_dataout10[14]
.sym 927 spram_dataout10[15]
.sym 931 basesoc_bus_wishbone_dat_r[2]
.sym 939 $abc$42206$n2079
.sym 942 lm32_cpu.instruction_unit.bus_error_f
.sym 968 $abc$42206$n5704_1
.sym 969 $abc$42206$n4744_1
.sym 970 lm32_cpu.pc_d[12]
.sym 972 lm32_cpu.data_bus_error_seen
.sym 987 spram_dataout10[13]
.sym 1013 shared_dat_r[12]
.sym 1014 $abc$42206$n4914
.sym 1015 spram_bus_adr[6]
.sym 1019 lm32_cpu.pc_m[17]
.sym 1021 spram_datain0[4]
.sym 1022 shared_dat_r[13]
.sym 1025 spram_datain0[2]
.sym 1027 lm32_cpu.pc_d[14]
.sym 1028 $abc$42206$n4744_1
.sym 1030 $abc$42206$n4914
.sym 1037 $abc$42206$n4738_1
.sym 1038 $abc$42206$n4620_1
.sym 1130 lm32_cpu.memop_pc_w[17]
.sym 1133 lm32_cpu.operand_m[16]
.sym 1134 lm32_cpu.pc_x[5]
.sym 1135 $abc$42206$n4762_1
.sym 1136 lm32_cpu.memop_pc_w[1]
.sym 1140 $abc$42206$n3264_1
.sym 1141 sys_rst
.sym 1145 spram_bus_adr[9]
.sym 1157 shared_dat_r[21]
.sym 1164 lm32_cpu.operand_m[9]
.sym 1165 slave_sel_r[2]
.sym 1179 $abc$42206$n4712_1
.sym 1191 $abc$42206$n4511
.sym 1221 spram_bus_adr[0]
.sym 1222 $abc$42206$n2110
.sym 1223 lm32_cpu.load_store_unit.exception_m
.sym 1226 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 1227 lm32_cpu.pc_x[5]
.sym 1229 lm32_cpu.operand_m[4]
.sym 1234 $abc$42206$n2110
.sym 1236 shared_dat_r[11]
.sym 1244 lm32_cpu.load_store_unit.exception_m
.sym 1340 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 1341 $abc$42206$n4752_1
.sym 1342 lm32_cpu.branch_target_d[3]
.sym 1343 lm32_cpu.sign_extend_x
.sym 1347 lm32_cpu.pc_x[0]
.sym 1348 lm32_cpu.instruction_unit.instruction_d[14]
.sym 1358 lm32_cpu.pc_x[5]
.sym 1369 lm32_cpu.size_x[0]
.sym 1384 lm32_cpu.pc_x[7]
.sym 1386 $abc$42206$n2145
.sym 1408 lm32_cpu.branch_target_x[5]
.sym 1418 lm32_cpu.size_x[0]
.sym 1421 $abc$42206$n2408
.sym 1431 $abc$42206$n2408
.sym 1433 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 1435 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 1438 $abc$42206$n4762_1
.sym 1439 spram_bus_adr[0]
.sym 1442 lm32_cpu.pc_f[21]
.sym 1448 $abc$42206$n2145
.sym 1544 $abc$42206$n4511
.sym 1545 $abc$42206$n4732_1
.sym 1546 lm32_cpu.memop_pc_w[9]
.sym 1548 $abc$42206$n4718_1
.sym 1549 $abc$42206$n4736_1
.sym 1550 lm32_cpu.memop_pc_w[7]
.sym 1551 lm32_cpu.branch_target_d[14]
.sym 1554 lm32_cpu.sign_extend_x
.sym 1562 lm32_cpu.pc_x[22]
.sym 1571 lm32_cpu.branch_target_d[3]
.sym 1572 lm32_cpu.pc_x[9]
.sym 1573 $abc$42206$n3207_1
.sym 1574 lm32_cpu.operand_m[26]
.sym 1577 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 1578 $abc$42206$n4620_1
.sym 1593 $abc$42206$n2124
.sym 1597 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 1599 lm32_cpu.operand_m[26]
.sym 1604 spram_bus_adr[11]
.sym 1605 lm32_cpu.branch_target_d[3]
.sym 1615 lm32_cpu.load_store_unit.exception_m
.sym 1622 $abc$42206$n4752_1
.sym 1626 lm32_cpu.operand_m[6]
.sym 1637 $abc$42206$n2124
.sym 1638 lm32_cpu.load_store_unit.exception_m
.sym 1640 $abc$42206$n4848
.sym 1641 $abc$42206$n4718_1
.sym 1642 lm32_cpu.data_bus_error_exception_m
.sym 1643 $abc$42206$n4736_1
.sym 1645 $abc$42206$n2408
.sym 1647 sram_bus_dat_w[4]
.sym 1651 $abc$42206$n2408
.sym 1657 lm32_cpu.operand_m[6]
.sym 1659 sys_clk
.sym 1661 lm32_cpu.pc_d[15]
.sym 1753 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 1754 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 1755 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 1756 lm32_cpu.m_result_sel_compare_m
.sym 1757 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 1758 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 1759 lm32_cpu.branch_target_x[10]
.sym 1763 lm32_cpu.branch_target_d[14]
.sym 1764 spram_bus_adr[2]
.sym 1775 $abc$42206$n4152
.sym 1780 $abc$42206$n4914
.sym 1781 lm32_cpu.branch_target_x[6]
.sym 1783 lm32_cpu.operand_m[6]
.sym 1784 $abc$42206$n4511
.sym 1802 $abc$42206$n2396
.sym 1804 lm32_cpu.operand_m[17]
.sym 1807 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 1808 lm32_cpu.operand_m[6]
.sym 1809 lm32_cpu.pc_m[9]
.sym 1811 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 1822 $abc$42206$n2396
.sym 1824 $abc$42206$n4914
.sym 1846 $abc$42206$n4848
.sym 1848 $abc$42206$n2110
.sym 1849 spram_datain0[4]
.sym 1851 lm32_cpu.operand_m[4]
.sym 1853 $abc$42206$n6037_1
.sym 1854 spram_datain0[2]
.sym 1855 shared_dat_r[14]
.sym 1856 $abc$42206$n4752_1
.sym 1857 sram_bus_dat_w[2]
.sym 1859 lm32_cpu.branch_target_d[14]
.sym 1860 shared_dat_r[13]
.sym 1866 $abc$42206$n4738_1
.sym 1869 $abc$42206$n4744_1
.sym 1870 $abc$42206$n4620_1
.sym 1871 lm32_cpu.operand_m[17]
.sym 1966 $abc$42206$n2309
.sym 1967 spram_bus_adr[4]
.sym 1968 storage[3][3]
.sym 1969 lm32_cpu.operand_m[19]
.sym 1970 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 1971 storage[3][4]
.sym 1972 lm32_cpu.operand_m[4]
.sym 1990 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 1991 lm32_cpu.operand_m[30]
.sym 1992 request[0]
.sym 2002 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 2007 lm32_cpu.branch_target_x[10]
.sym 2008 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 2009 lm32_cpu.branch_target_x[2]
.sym 2012 $abc$42206$n7013
.sym 2013 shared_dat_r[28]
.sym 2014 lm32_cpu.operand_m[30]
.sym 2029 $abc$42206$n2396
.sym 2034 request[0]
.sym 2035 lm32_cpu.write_idx_w[1]
.sym 2047 lm32_cpu.write_idx_w[1]
.sym 2051 lm32_cpu.write_idx_w[1]
.sym 2072 $abc$42206$n2110
.sym 2073 lm32_cpu.load_store_unit.exception_m
.sym 2076 lm32_cpu.branch_target_d[8]
.sym 2078 $abc$42206$n2396
.sym 2079 shared_dat_r[7]
.sym 2080 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 2084 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 2087 $abc$42206$n2309
.sym 2090 lm32_cpu.write_idx_w[1]
.sym 2099 lm32_cpu.load_store_unit.exception_m
.sym 2190 lm32_cpu.load_store_unit.data_w[21]
.sym 2191 lm32_cpu.pc_x[21]
.sym 2194 lm32_cpu.load_store_unit.store_data_x[8]
.sym 2196 lm32_cpu.load_store_unit.data_w[4]
.sym 2197 lm32_cpu.load_store_unit.data_w[5]
.sym 2201 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 2210 lm32_cpu.load_store_unit.exception_m
.sym 2218 lm32_cpu.operand_1_x[9]
.sym 2239 $abc$42206$n4920
.sym 2240 lm32_cpu.write_idx_w[2]
.sym 2241 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 2246 spram_bus_adr[4]
.sym 2250 lm32_cpu.write_enable_m
.sym 2252 lm32_cpu.load_store_unit.d_we_o
.sym 2253 lm32_cpu.write_idx_w[3]
.sym 2261 lm32_cpu.write_idx_w[1]
.sym 2282 $abc$42206$n7418
.sym 2284 lm32_cpu.operand_m[19]
.sym 2286 spram_bus_adr[4]
.sym 2287 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 2288 $abc$42206$n4762_1
.sym 2289 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 2293 spram_bus_adr[0]
.sym 2295 lm32_cpu.load_store_unit.data_w[21]
.sym 2296 $abc$42206$n6128_1
.sym 2297 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 2300 lm32_cpu.write_idx_w[1]
.sym 2301 $abc$42206$n2145
.sym 2302 lm32_cpu.operand_m[9]
.sym 2309 lm32_cpu.write_idx_w[2]
.sym 2396 lm32_cpu.load_store_unit.data_w[28]
.sym 2397 $abc$42206$n3950_1
.sym 2398 $abc$42206$n3930
.sym 2399 $abc$42206$n6128_1
.sym 2400 lm32_cpu.load_store_unit.data_w[29]
.sym 2401 $abc$42206$n6120_1
.sym 2402 lm32_cpu.load_store_unit.data_w[13]
.sym 2403 lm32_cpu.load_store_unit.data_w[12]
.sym 2406 lm32_cpu.pc_x[21]
.sym 2409 $abc$42206$n3699
.sym 2418 lm32_cpu.pc_x[20]
.sym 2427 $abc$42206$n4758_1
.sym 2444 lm32_cpu.operand_w[19]
.sym 2447 lm32_cpu.operand_m[6]
.sym 2450 lm32_cpu.write_idx_w[0]
.sym 2452 $abc$42206$n4848
.sym 2456 lm32_cpu.pc_d[15]
.sym 2457 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 2458 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 2466 lm32_cpu.load_store_unit.store_data_x[8]
.sym 2484 lm32_cpu.read_idx_1_d[0]
.sym 2486 $abc$42206$n6037_1
.sym 2487 $abc$42206$n4758_1
.sym 2490 lm32_cpu.load_store_unit.exception_m
.sym 2492 $abc$42206$n4848
.sym 2494 sram_bus_dat_w[1]
.sym 2495 $abc$42206$n4736_1
.sym 2498 $abc$42206$n2408
.sym 2499 sram_bus_dat_w[4]
.sym 2500 lm32_cpu.write_idx_w[3]
.sym 2501 $abc$42206$n4718_1
.sym 2502 lm32_cpu.data_bus_error_exception_m
.sym 2503 $abc$42206$n2408
.sym 2515 sys_clk
.sym 2604 $abc$42206$n3911
.sym 2605 $abc$42206$n3463
.sym 2606 $abc$42206$n3608
.sym 2607 lm32_cpu.load_store_unit.data_w[30]
.sym 2608 $abc$42206$n3931
.sym 2609 lm32_cpu.load_store_unit.data_w[14]
.sym 2610 $abc$42206$n3481
.sym 2622 $abc$42206$n4030
.sym 2626 lm32_cpu.store_operand_x[6]
.sym 2631 lm32_cpu.bypass_data_1[26]
.sym 2637 $abc$42206$n3809_1
.sym 2653 lm32_cpu.instruction_unit.instruction_d[14]
.sym 2655 lm32_cpu.operand_m[17]
.sym 2658 lm32_cpu.read_idx_0_d[0]
.sym 2660 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 2662 lm32_cpu.write_idx_w[3]
.sym 2663 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 2665 $abc$42206$n4030
.sym 2674 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 2675 lm32_cpu.operand_m[2]
.sym 2678 lm32_cpu.operand_w[1]
.sym 2681 lm32_cpu.load_store_unit.data_w[12]
.sym 2686 $abc$42206$n2396
.sym 2690 sram_bus_dat_w[5]
.sym 2696 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 2699 $abc$42206$n3872_1
.sym 2700 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 2701 spram_datain0[2]
.sym 2702 $abc$42206$n6113_1
.sym 2703 lm32_cpu.branch_target_d[9]
.sym 2704 spram_datain0[4]
.sym 2706 lm32_cpu.load_store_unit.store_data_x[8]
.sym 2708 sram_bus_dat_w[2]
.sym 2709 $abc$42206$n3400
.sym 2711 $abc$42206$n3912
.sym 2714 $abc$42206$n3872_1
.sym 2716 $abc$42206$n4620_1
.sym 2718 $abc$42206$n4738_1
.sym 2719 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 2720 $abc$42206$n4744_1
.sym 2722 lm32_cpu.operand_m[17]
.sym 2815 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 2816 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 2817 lm32_cpu.operand_m[2]
.sym 2818 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 2819 spram_datain0[5]
.sym 2820 $abc$42206$n6113_1
.sym 2825 lm32_cpu.w_result[22]
.sym 2828 $abc$42206$n3627
.sym 2835 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 2840 lm32_cpu.pc_m[25]
.sym 2843 $abc$42206$n3591
.sym 2845 lm32_cpu.operand_m[22]
.sym 2846 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 2848 sys_clk
.sym 2861 $abc$42206$n4259_1
.sym 2862 lm32_cpu.load_store_unit.data_w[6]
.sym 2863 lm32_cpu.load_store_unit.exception_m
.sym 2865 $abc$42206$n4742_1
.sym 2866 $abc$42206$n4742_1
.sym 2869 lm32_cpu.operand_w[5]
.sym 2870 lm32_cpu.operand_m[21]
.sym 2876 lm32_cpu.w_result_sel_load_w
.sym 2884 lm32_cpu.w_result[24]
.sym 2895 $abc$42206$n3590
.sym 2907 lm32_cpu.write_idx_w[1]
.sym 2909 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 2910 sram_bus_dat_w[5]
.sym 2912 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 2914 $abc$42206$n4748_1
.sym 2915 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 2916 $abc$42206$n2396
.sym 2919 $abc$42206$n3402_1
.sym 2927 $abc$42206$n4259_1
.sym 2928 lm32_cpu.load_store_unit.exception_m
.sym 2931 lm32_cpu.write_idx_w[1]
.sym 3025 $abc$42206$n3720
.sym 3026 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 3027 $abc$42206$n2285
.sym 3028 $abc$42206$n3402_1
.sym 3029 $abc$42206$n3400
.sym 3030 $abc$42206$n3912
.sym 3031 $abc$42206$n3405_1
.sym 3032 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 3050 lm32_cpu.load_store_unit.store_data_x[9]
.sym 3052 lm32_cpu.load_store_unit.store_data_m[17]
.sym 3060 lm32_cpu.load_store_unit.size_m[0]
.sym 3062 lm32_cpu.w_result[30]
.sym 3083 $abc$42206$n4722_1
.sym 3088 $abc$42206$n4448_1
.sym 3089 spram_datain0[5]
.sym 3090 lm32_cpu.operand_m[30]
.sym 3091 lm32_cpu.operand_m[9]
.sym 3092 lm32_cpu.load_store_unit.store_data_x[9]
.sym 3093 lm32_cpu.w_result[30]
.sym 3095 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 3097 lm32_cpu.load_store_unit.store_data_m[17]
.sym 3100 $abc$42206$n4722_1
.sym 3101 lm32_cpu.write_idx_w[3]
.sym 3102 lm32_cpu.load_store_unit.size_m[1]
.sym 3114 $abc$42206$n3499
.sym 3120 lm32_cpu.load_store_unit.store_data_x[9]
.sym 3122 $abc$42206$n3445
.sym 3123 $abc$42206$n4732_1
.sym 3128 $abc$42206$n2263
.sym 3132 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 3134 $abc$42206$n3464_1
.sym 3135 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 3136 spram_bus_adr[4]
.sym 3138 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 3139 lm32_cpu.operand_m[2]
.sym 3140 $abc$42206$n2263
.sym 3145 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 3146 $abc$42206$n6128_1
.sym 3148 lm32_cpu.write_idx_w[2]
.sym 3149 $abc$42206$n4722_1
.sym 3150 lm32_cpu.write_idx_w[1]
.sym 3152 lm32_cpu.operand_m[30]
.sym 3155 $abc$42206$n4448_1
.sym 3158 $abc$42206$n2145
.sym 3159 $abc$42206$n5215
.sym 3250 $abc$42206$n2263
.sym 3251 lm32_cpu.load_store_unit.sign_extend_w
.sym 3252 $abc$42206$n3891_1
.sym 3253 $abc$42206$n4756_1
.sym 3254 lm32_cpu.load_store_unit.data_w[25]
.sym 3255 $abc$42206$n3404_1
.sym 3256 lm32_cpu.load_store_unit.data_w[7]
.sym 3257 $abc$42206$n3536_1
.sym 3261 $abc$42206$n4232_1
.sym 3272 lm32_cpu.eba[1]
.sym 3279 $abc$42206$n4268_1
.sym 3299 lm32_cpu.w_result[21]
.sym 3302 $abc$42206$n3662
.sym 3306 $abc$42206$n3572
.sym 3314 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 3318 $abc$42206$n3402_1
.sym 3326 spram_datain0[0]
.sym 3327 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 3328 lm32_cpu.load_store_unit.store_data_x[8]
.sym 3341 $abc$42206$n4611
.sym 3343 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 3347 sram_bus_dat_w[1]
.sym 3348 sys_rst
.sym 3349 $abc$42206$n4736_1
.sym 3350 $abc$42206$n4732_1
.sym 3352 $abc$42206$n2408
.sym 3353 sram_bus_dat_w[4]
.sym 3354 lm32_cpu.write_idx_w[3]
.sym 3355 $abc$42206$n2263
.sym 3356 lm32_cpu.data_bus_error_exception_m
.sym 3357 $abc$42206$n2408
.sym 3456 spram_datain0[3]
.sym 3457 $abc$42206$n6114_1
.sym 3458 lm32_cpu.store_operand_x[25]
.sym 3459 lm32_cpu.memop_pc_w[19]
.sym 3460 $abc$42206$n6121_1
.sym 3461 $abc$42206$n4756_1
.sym 3462 $abc$42206$n6129_1
.sym 3466 $abc$42206$n5215
.sym 3467 lm32_cpu.instruction_unit.pc_a[26]
.sym 3468 $abc$42206$n4611
.sym 3478 $abc$42206$n6825
.sym 3483 lm32_cpu.operand_m[29]
.sym 3484 lm32_cpu.load_store_unit.store_data_m[21]
.sym 3491 $abc$42206$n5215
.sym 3505 $abc$42206$n4738_1
.sym 3506 lm32_cpu.operand_m[1]
.sym 3509 $abc$42206$n6825
.sym 3512 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 3516 lm32_cpu.w_result[1]
.sym 3524 $abc$42206$n4756_1
.sym 3527 $abc$42206$n3872_1
.sym 3547 lm32_cpu.operand_m[17]
.sym 3548 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 3551 $abc$42206$n3742
.sym 3554 lm32_cpu.eba[4]
.sym 3555 spram_datain0[4]
.sym 3557 $abc$42206$n3608
.sym 3559 $abc$42206$n6113_1
.sym 3560 sram_bus_dat_w[2]
.sym 3561 spram_datain0[2]
.sym 3562 $abc$42206$n3536_1
.sym 3565 $abc$42206$n4744_1
.sym 3665 lm32_cpu.eba[4]
.sym 3666 $abc$42206$n4748_1
.sym 3668 lm32_cpu.memop_pc_w[15]
.sym 3670 lm32_cpu.memop_pc_w[11]
.sym 3671 $abc$42206$n4740_1
.sym 3674 slave_sel_r[2]
.sym 3675 lm32_cpu.operand_m[9]
.sym 3681 spram_bus_adr[13]
.sym 3691 $abc$42206$n6143_1
.sym 3712 lm32_cpu.load_store_unit.exception_m
.sym 3713 $abc$42206$n6129_1
.sym 3715 lm32_cpu.write_idx_w[1]
.sym 3722 $abc$42206$n2127
.sym 3724 grant
.sym 3728 $abc$42206$n3410_1
.sym 3729 sram_bus_dat_w[7]
.sym 3732 $abc$42206$n3764
.sym 3747 lm32_cpu.pc_x[8]
.sym 3752 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 3757 $abc$42206$n4259_1
.sym 3758 lm32_cpu.w_result[31]
.sym 3759 spram_bus_adr[13]
.sym 3767 $abc$42206$n2396
.sym 3774 spram_bus_adr[13]
.sym 3877 $abc$42206$n4760_1
.sym 3880 lm32_cpu.pc_m[15]
.sym 3883 $abc$42206$n7030
.sym 3890 $abc$42206$n4730_1
.sym 3901 $abc$42206$n3242_1
.sym 3921 $abc$42206$n4722_1
.sym 3922 lm32_cpu.write_idx_w[2]
.sym 3923 $abc$42206$n5215
.sym 3925 $abc$42206$n7030
.sym 3928 $abc$42206$n2168
.sym 3944 lm32_cpu.operand_m[31]
.sym 3946 lm32_cpu.write_enable_q_w
.sym 3950 $abc$42206$n4740_1
.sym 3955 lm32_cpu.pc_m[11]
.sym 3965 $abc$42206$n4448_1
.sym 3968 lm32_cpu.write_idx_w[1]
.sym 3974 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 3979 lm32_cpu.pc_x[8]
.sym 3990 $abc$42206$n2145
.sym 4110 sram_bus_dat_w[0]
.sym 4111 $abc$42206$n4620_1
.sym 4122 spram_datain0[4]
.sym 4128 lm32_cpu.pc_x[15]
.sym 4131 $abc$42206$n3764
.sym 4132 sram_bus_dat_w[2]
.sym 4148 sram_bus_dat_w[7]
.sym 4152 sram_bus_dat_w[2]
.sym 4156 sram_bus_dat_w[7]
.sym 4165 sram_bus_dat_w[3]
.sym 4182 sram_bus_dat_w[0]
.sym 4189 $abc$42206$n3536_1
.sym 4191 $abc$42206$n3764
.sym 4197 sram_bus_dat_w[1]
.sym 4200 $abc$42206$n4760_1
.sym 4203 sram_bus_dat_w[4]
.sym 4204 storage[6][5]
.sym 4314 storage[6][5]
.sym 4318 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 4342 spiflash_sr[26]
.sym 4354 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 4375 $abc$42206$n4744_1
.sym 4379 sram_bus_dat_w[2]
.sym 4427 sram_bus_dat_w[1]
.sym 4432 spram_datain0[4]
.sym 4433 spram_datain0[1]
.sym 4539 sram_bus_dat_w[1]
.sym 4540 sram_bus_dat_w[3]
.sym 4542 sram_bus_dat_w[4]
.sym 4568 $abc$42206$n5239_1
.sym 4575 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 4581 lm32_cpu.load_store_unit.store_data_m[1]
.sym 4587 $abc$42206$n5289_1
.sym 4602 $abc$42206$n4728_1
.sym 4609 $abc$42206$n7615
.sym 4623 lm32_cpu.write_enable_q_w
.sym 4625 lm32_cpu.load_store_unit.store_data_m[1]
.sym 4649 spram_bus_adr[13]
.sym 4660 sram_bus_dat_w[5]
.sym 4661 sram_bus_dat_w[3]
.sym 4792 $abc$42206$n6324
.sym 4803 $abc$42206$n5423_1
.sym 4808 $abc$42206$n2145
.sym 4812 sram_bus_dat_w[1]
.sym 4814 sram_bus_dat_w[3]
.sym 4829 $abc$42206$n2147
.sym 4832 sram_bus_dat_w[4]
.sym 4835 lm32_cpu.pc_x[18]
.sym 4839 lm32_cpu.pc_m[5]
.sym 4841 csrbank0_scratch0_w[0]
.sym 4852 $abc$42206$n2145
.sym 4863 $abc$42206$n6825
.sym 4872 sram_bus_dat_w[1]
.sym 4874 sram_bus_dat_w[3]
.sym 4893 sram_bus_dat_w[4]
.sym 5005 sram_bus_dat_w[6]
.sym 5013 lm32_cpu.operand_m[29]
.sym 5079 lm32_cpu.pc_m[18]
.sym 5084 $abc$42206$n2149
.sym 5245 $abc$42206$n2075
.sym 5296 lm32_cpu.pc_m[18]
.sym 5415 sys_clk
.sym 5427 interface4_bank_bus_dat_r[7]
.sym 5436 lm32_cpu.branch_target_x[8]
.sym 5616 $abc$42206$n5950
.sym 5617 $auto$alumacc.cc:474:replace_alu$3967.C[3]
.sym 5618 basesoc_uart_phy_rx_bitcount[3]
.sym 5619 $abc$42206$n5952
.sym 5620 basesoc_uart_phy_rx_bitcount[2]
.sym 5624 basesoc_timer0_value[9]
.sym 5641 $abc$42206$n4754_1
.sym 5662 csrbank2_reload1_w[1]
.sym 5668 csrbank2_reload1_w[3]
.sym 5705 sram_bus_dat_w[4]
.sym 5714 sys_rst
.sym 5719 basesoc_uart_phy_rx_bitcount[0]
.sym 5827 $abc$42206$n4594_1
.sym 5828 $abc$42206$n2247
.sym 5829 $abc$42206$n2245
.sym 5831 $abc$42206$n4591
.sym 5833 basesoc_uart_phy_rx_bitcount[1]
.sym 5912 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 6057 basesoc_uart_phy_rx_bitcount[0]
.sym 6059 $abc$42206$n5946
.sym 6096 $abc$42206$n2147
.sym 6160 $abc$42206$n4596_1
.sym 6346 storage[2][1]
.sym 6389 $PACKER_VCC_NET_$glb_clk
.sym 6673 $abc$42206$n5721_1
.sym 6674 spram_datain10[9]
.sym 6675 $abc$42206$n5733_1
.sym 6676 $abc$42206$n5731_1
.sym 6677 spram_datain00[2]
.sym 6678 spram_datain10[2]
.sym 6679 $abc$42206$n5737_1
.sym 6680 spram_datain00[9]
.sym 6686 lm32_cpu.branch_target_x[3]
.sym 6689 basesoc_bus_wishbone_dat_r[2]
.sym 6690 $abc$42206$n4732_1
.sym 6692 lm32_cpu.operand_m[4]
.sym 6695 sram_bus_dat_w[3]
.sym 6696 lm32_cpu.pc_x[21]
.sym 6703 spram_datain0[3]
.sym 6708 lm32_cpu.pc_d[12]
.sym 6716 spram_dataout00[4]
.sym 6717 slave_sel_r[2]
.sym 6718 spram_dataout00[5]
.sym 6722 spram_dataout00[3]
.sym 6723 spram_dataout00[7]
.sym 6725 slave_sel_r[2]
.sym 6726 spram_dataout00[1]
.sym 6728 spram_dataout00[2]
.sym 6732 spram_dataout10[0]
.sym 6734 spram_dataout10[1]
.sym 6735 $abc$42206$n5075_1
.sym 6736 spram_dataout10[2]
.sym 6738 spram_dataout10[7]
.sym 6740 spram_dataout10[4]
.sym 6742 spram_dataout10[5]
.sym 6743 spram_dataout10[8]
.sym 6744 spram_dataout00[0]
.sym 6745 spram_dataout00[8]
.sym 6746 spram_dataout10[3]
.sym 6748 spram_dataout00[1]
.sym 6749 spram_dataout10[1]
.sym 6750 $abc$42206$n5075_1
.sym 6751 slave_sel_r[2]
.sym 6754 spram_dataout10[7]
.sym 6755 $abc$42206$n5075_1
.sym 6756 spram_dataout00[7]
.sym 6757 slave_sel_r[2]
.sym 6760 spram_dataout00[2]
.sym 6761 spram_dataout10[2]
.sym 6762 $abc$42206$n5075_1
.sym 6763 slave_sel_r[2]
.sym 6766 spram_dataout00[5]
.sym 6767 spram_dataout10[5]
.sym 6768 slave_sel_r[2]
.sym 6769 $abc$42206$n5075_1
.sym 6772 spram_dataout00[0]
.sym 6773 spram_dataout10[0]
.sym 6774 $abc$42206$n5075_1
.sym 6775 slave_sel_r[2]
.sym 6778 spram_dataout00[4]
.sym 6779 $abc$42206$n5075_1
.sym 6780 slave_sel_r[2]
.sym 6781 spram_dataout10[4]
.sym 6784 spram_dataout10[3]
.sym 6785 slave_sel_r[2]
.sym 6786 $abc$42206$n5075_1
.sym 6787 spram_dataout00[3]
.sym 6790 spram_dataout10[8]
.sym 6791 slave_sel_r[2]
.sym 6792 spram_dataout00[8]
.sym 6793 $abc$42206$n5075_1
.sym 6825 spram_datain10[12]
.sym 6826 spram_datain00[5]
.sym 6827 spram_datain10[6]
.sym 6828 spram_datain00[6]
.sym 6829 spram_datain10[5]
.sym 6830 spram_datain10[7]
.sym 6831 spram_datain00[7]
.sym 6832 spram_datain00[12]
.sym 6837 spram_bus_adr[7]
.sym 6838 spram_bus_adr[6]
.sym 6839 spram_datain00[14]
.sym 6840 $abc$42206$n5731_1
.sym 6842 spram_datain00[9]
.sym 6843 $abc$42206$n5709_1
.sym 6844 $abc$42206$n5721_1
.sym 6846 spram_dataout10[6]
.sym 6847 $abc$42206$n5703_1
.sym 6848 spram_dataout00[6]
.sym 6849 spram_dataout00[7]
.sym 6859 spram_datain10[9]
.sym 6860 spram_bus_adr[8]
.sym 6863 spram_dataout00[13]
.sym 6864 spram_dataout00[8]
.sym 6865 $abc$42206$n5718_1
.sym 6869 $abc$42206$n5715_1
.sym 6871 $abc$42206$n5712_1
.sym 6876 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6877 spram_datain0[6]
.sym 6882 spram_dataout10[13]
.sym 6889 spram_datain0[5]
.sym 6890 $abc$42206$n5741
.sym 6891 $abc$42206$n5727_1
.sym 6902 slave_sel_r[2]
.sym 6903 spram_dataout00[12]
.sym 6905 spram_dataout00[9]
.sym 6906 $abc$42206$n5075_1
.sym 6909 spram_dataout00[15]
.sym 6910 slave_sel_r[2]
.sym 6911 slave_sel_r[2]
.sym 6912 spram_datain0[4]
.sym 6919 spram_dataout00[14]
.sym 6921 spram_dataout10[9]
.sym 6923 spram_dataout10[14]
.sym 6925 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 6927 spram_dataout10[12]
.sym 6929 grant
.sym 6930 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6933 spram_dataout10[15]
.sym 6935 grant
.sym 6936 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 6938 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6941 spram_dataout00[15]
.sym 6942 $abc$42206$n5075_1
.sym 6943 slave_sel_r[2]
.sym 6944 spram_dataout10[15]
.sym 6947 $abc$42206$n5075_1
.sym 6948 spram_dataout00[14]
.sym 6949 slave_sel_r[2]
.sym 6950 spram_dataout10[14]
.sym 6953 spram_dataout10[9]
.sym 6954 $abc$42206$n5075_1
.sym 6955 spram_dataout00[9]
.sym 6956 slave_sel_r[2]
.sym 6959 grant
.sym 6960 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 6962 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6965 spram_datain0[4]
.sym 6967 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6972 spram_datain0[4]
.sym 6974 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 6977 spram_dataout00[12]
.sym 6978 spram_dataout10[12]
.sym 6979 slave_sel_r[2]
.sym 6980 $abc$42206$n5075_1
.sym 7014 spram_bus_adr[4]
.sym 7015 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 7016 $abc$42206$n4207_1
.sym 7019 lm32_cpu.pc_x[6]
.sym 7020 $abc$42206$n4620_1
.sym 7021 spram_datain00[7]
.sym 7022 spram_bus_adr[1]
.sym 7023 spram_datain00[6]
.sym 7026 $abc$42206$n5075_1
.sym 7028 spram_datain00[10]
.sym 7029 spram_dataout00[15]
.sym 7031 $abc$42206$n2406
.sym 7032 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7036 $PACKER_GND_NET
.sym 7038 spram_datain0[1]
.sym 7040 $abc$42206$n4746_1
.sym 7042 spram_datain00[12]
.sym 7048 $PACKER_VCC_NET_$glb_clk
.sym 7056 $PACKER_VCC_NET_$glb_clk
.sym 7064 spram_datain0[1]
.sym 7066 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7069 spram_datain0[3]
.sym 7079 spram_datain0[0]
.sym 7083 spram_datain0[0]
.sym 7085 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7088 spram_datain0[0]
.sym 7090 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7095 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7096 spram_datain0[1]
.sym 7101 spram_datain0[1]
.sym 7102 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7107 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7108 spram_datain0[3]
.sym 7112 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7115 spram_datain0[3]
.sym 7119 $PACKER_VCC_NET_$glb_clk
.sym 7157 lm32_cpu.data_bus_error_seen
.sym 7162 lm32_cpu.pc_d[12]
.sym 7164 spiflash_sr[10]
.sym 7165 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 7168 spram_bus_adr[4]
.sym 7171 spram_datain0[2]
.sym 7172 $abc$42206$n5735
.sym 7173 lm32_cpu.pc_d[14]
.sym 7175 lm32_cpu.load_store_unit.store_data_m[8]
.sym 7176 shared_dat_r[13]
.sym 7179 sram_bus_dat_w[4]
.sym 7186 lm32_cpu.branch_target_x[5]
.sym 7187 $abc$42206$n5283
.sym 7188 spram_dataout00[8]
.sym 7198 $abc$42206$n2110
.sym 7206 shared_dat_r[12]
.sym 7215 basesoc_bus_wishbone_dat_r[2]
.sym 7225 lm32_cpu.pc_x[6]
.sym 7243 lm32_cpu.pc_x[6]
.sym 7247 shared_dat_r[12]
.sym 7261 basesoc_bus_wishbone_dat_r[2]
.sym 7275 $abc$42206$n2110
.sym 7276 sys_clk_$glb_clk
.sym 7277 lm32_cpu.rst_i_$glb_sr
.sym 7303 $abc$42206$n3928
.sym 7305 lm32_cpu.load_store_unit.exception_m
.sym 7306 lm32_cpu.branch_predict_x
.sym 7307 lm32_cpu.stall_wb_load
.sym 7308 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 7310 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 7311 $abc$42206$n5710_1
.sym 7313 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 7317 spram_bus_adr[9]
.sym 7318 $abc$42206$n2110
.sym 7319 spram_bus_adr[3]
.sym 7321 shared_dat_r[11]
.sym 7322 grant
.sym 7323 csrbank0_scratch0_w[1]
.sym 7326 lm32_cpu.data_bus_error_seen
.sym 7327 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 7328 spram_datain0[0]
.sym 7333 spram_bus_adr[13]
.sym 7334 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7335 lm32_cpu.pc_x[6]
.sym 7336 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 7337 spram_datain0[6]
.sym 7354 $abc$42206$n2110
.sym 7355 shared_dat_r[21]
.sym 7389 shared_dat_r[21]
.sym 7422 $abc$42206$n2110
.sym 7423 sys_clk_$glb_clk
.sym 7424 lm32_cpu.rst_i_$glb_sr
.sym 7449 $abc$42206$n3232_1
.sym 7451 lm32_cpu.pc_m[0]
.sym 7452 lm32_cpu.pc_m[7]
.sym 7454 lm32_cpu.pc_m[1]
.sym 7455 $abc$42206$n4720_1
.sym 7456 lm32_cpu.data_bus_error_exception_m
.sym 7457 storage[9][6]
.sym 7459 $abc$42206$n6120_1
.sym 7460 spram_datain0[3]
.sym 7461 spram_bus_adr[0]
.sym 7466 $abc$42206$n2396
.sym 7472 $abc$42206$n4851
.sym 7475 $abc$42206$n4726_1
.sym 7476 shared_dat_r[9]
.sym 7480 lm32_cpu.data_bus_error_exception_m
.sym 7484 $abc$42206$n2396
.sym 7490 lm32_cpu.operand_m[16]
.sym 7492 $abc$42206$n2408
.sym 7503 lm32_cpu.pc_x[5]
.sym 7505 lm32_cpu.pc_m[17]
.sym 7511 lm32_cpu.pc_m[1]
.sym 7519 $abc$42206$n4762_1
.sym 7525 lm32_cpu.pc_m[17]
.sym 7542 lm32_cpu.operand_m[16]
.sym 7549 lm32_cpu.pc_x[5]
.sym 7554 $abc$42206$n4762_1
.sym 7562 lm32_cpu.pc_m[1]
.sym 7569 $abc$42206$n2408
.sym 7570 sys_clk_$glb_clk
.sym 7571 lm32_cpu.rst_i_$glb_sr
.sym 7596 lm32_cpu.memop_pc_w[22]
.sym 7597 lm32_cpu.memop_pc_w[4]
.sym 7598 lm32_cpu.memop_pc_w[3]
.sym 7599 lm32_cpu.memop_pc_w[0]
.sym 7600 $abc$42206$n4718_1
.sym 7601 $abc$42206$n4762_1
.sym 7602 $abc$42206$n4724_1
.sym 7603 $abc$42206$n4726_1
.sym 7604 lm32_cpu.operand_m[16]
.sym 7605 lm32_cpu.pc_f[21]
.sym 7606 lm32_cpu.pc_f[21]
.sym 7607 lm32_cpu.operand_m[16]
.sym 7610 $abc$42206$n2408
.sym 7611 sram_bus_dat_w[4]
.sym 7612 lm32_cpu.pc_x[1]
.sym 7613 lm32_cpu.data_bus_error_exception_m
.sym 7614 $abc$42206$n2408
.sym 7615 spram_wren1
.sym 7616 $abc$42206$n2127
.sym 7617 $abc$42206$n4848
.sym 7619 lm32_cpu.branch_target_x[3]
.sym 7620 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7621 $abc$42206$n4746_1
.sym 7622 lm32_cpu.pc_m[7]
.sym 7623 lm32_cpu.operand_m[16]
.sym 7624 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 7625 $abc$42206$n4724_1
.sym 7627 request[0]
.sym 7628 $abc$42206$n4720_1
.sym 7630 lm32_cpu.data_bus_error_exception_m
.sym 7639 $abc$42206$n2124
.sym 7645 lm32_cpu.memop_pc_w[17]
.sym 7647 lm32_cpu.pc_m[17]
.sym 7648 lm32_cpu.sign_extend_x
.sym 7652 lm32_cpu.data_bus_error_exception_m
.sym 7654 lm32_cpu.branch_target_d[3]
.sym 7660 lm32_cpu.operand_m[16]
.sym 7695 lm32_cpu.operand_m[16]
.sym 7700 lm32_cpu.memop_pc_w[17]
.sym 7702 lm32_cpu.pc_m[17]
.sym 7703 lm32_cpu.data_bus_error_exception_m
.sym 7707 lm32_cpu.branch_target_d[3]
.sym 7715 lm32_cpu.sign_extend_x
.sym 7716 $abc$42206$n2124
.sym 7717 sys_clk_$glb_clk
.sym 7718 lm32_cpu.rst_i_$glb_sr
.sym 7743 lm32_cpu.read_idx_1_d[3]
.sym 7745 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 7746 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 7747 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 7748 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 7749 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 7750 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 7751 lm32_cpu.store_operand_x[25]
.sym 7752 lm32_cpu.branch_target_x[3]
.sym 7754 lm32_cpu.store_operand_x[25]
.sym 7756 shared_dat_r[14]
.sym 7757 $abc$42206$n4752_1
.sym 7758 $abc$42206$n2396
.sym 7759 lm32_cpu.pc_m[17]
.sym 7760 lm32_cpu.write_enable_x
.sym 7761 lm32_cpu.pc_d[14]
.sym 7762 $abc$42206$n6037_1
.sym 7763 lm32_cpu.pc_x[3]
.sym 7765 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 7766 sram_bus_dat_w[2]
.sym 7767 sram_bus_dat_w[4]
.sym 7769 sram_bus_dat_w[1]
.sym 7770 lm32_cpu.write_idx_x[0]
.sym 7772 spram_bus_adr[1]
.sym 7773 $abc$42206$n2408
.sym 7776 lm32_cpu.read_idx_1_d[3]
.sym 7777 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 7778 lm32_cpu.sign_extend_x
.sym 7786 lm32_cpu.memop_pc_w[9]
.sym 7790 lm32_cpu.memop_pc_w[7]
.sym 7795 lm32_cpu.branch_target_d[14]
.sym 7796 $abc$42206$n4718_1
.sym 7798 lm32_cpu.data_bus_error_exception_m
.sym 7802 $abc$42206$n2408
.sym 7805 lm32_cpu.pc_m[9]
.sym 7806 lm32_cpu.pc_m[7]
.sym 7809 $abc$42206$n4511
.sym 7817 $abc$42206$n4511
.sym 7823 lm32_cpu.data_bus_error_exception_m
.sym 7824 lm32_cpu.pc_m[7]
.sym 7826 lm32_cpu.memop_pc_w[7]
.sym 7832 lm32_cpu.pc_m[9]
.sym 7844 $abc$42206$n4718_1
.sym 7847 lm32_cpu.pc_m[9]
.sym 7848 lm32_cpu.memop_pc_w[9]
.sym 7849 lm32_cpu.data_bus_error_exception_m
.sym 7853 lm32_cpu.pc_m[7]
.sym 7862 lm32_cpu.branch_target_d[14]
.sym 7863 $abc$42206$n2408
.sym 7864 sys_clk_$glb_clk
.sym 7865 lm32_cpu.rst_i_$glb_sr
.sym 7890 lm32_cpu.valid_w
.sym 7891 $abc$42206$n4511
.sym 7892 $abc$42206$n2308
.sym 7893 request[0]
.sym 7894 lm32_cpu.exception_w
.sym 7895 lm32_cpu.operand_w[3]
.sym 7896 lm32_cpu.operand_w[16]
.sym 7897 lm32_cpu.write_idx_w[0]
.sym 7898 $abc$42206$n2110
.sym 7901 $abc$42206$n4748_1
.sym 7902 lm32_cpu.pc_x[5]
.sym 7903 lm32_cpu.branch_target_d[8]
.sym 7905 shared_dat_r[11]
.sym 7906 shared_dat_r[7]
.sym 7907 shared_dat_r[1]
.sym 7908 $abc$42206$n2110
.sym 7909 lm32_cpu.branch_target_x[6]
.sym 7910 $abc$42206$n2079
.sym 7911 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 7912 lm32_cpu.operand_m[4]
.sym 7913 $abc$42206$n2396
.sym 7914 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 7916 lm32_cpu.write_idx_w[3]
.sym 7917 spram_datain0[6]
.sym 7918 lm32_cpu.write_idx_w[4]
.sym 7920 spram_datain0[0]
.sym 7921 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 7923 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 7924 lm32_cpu.valid_m
.sym 7925 lm32_cpu.operand_m[5]
.sym 7931 lm32_cpu.branch_target_x[10]
.sym 7933 shared_dat_r[28]
.sym 7936 lm32_cpu.m_result_sel_compare_m
.sym 7937 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 7942 $abc$42206$n2110
.sym 7949 shared_dat_r[13]
.sym 7954 shared_dat_r[7]
.sym 7962 shared_dat_r[14]
.sym 7966 shared_dat_r[28]
.sym 7971 shared_dat_r[14]
.sym 7978 shared_dat_r[13]
.sym 7984 lm32_cpu.m_result_sel_compare_m
.sym 7991 shared_dat_r[7]
.sym 7995 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 8000 lm32_cpu.branch_target_x[10]
.sym 8010 $abc$42206$n2110
.sym 8011 sys_clk_$glb_clk
.sym 8012 lm32_cpu.rst_i_$glb_sr
.sym 8037 lm32_cpu.write_idx_w[4]
.sym 8038 lm32_cpu.write_idx_w[2]
.sym 8039 lm32_cpu.write_enable_q_w
.sym 8040 lm32_cpu.operand_w[6]
.sym 8041 lm32_cpu.write_enable_w
.sym 8042 lm32_cpu.load_store_unit.data_w[3]
.sym 8043 $abc$42206$n2396
.sym 8044 lm32_cpu.write_idx_w[3]
.sym 8045 lm32_cpu.branch_target_x[10]
.sym 8046 $abc$42206$n2308
.sym 8047 $abc$42206$n4732_1
.sym 8048 basesoc_bus_wishbone_dat_r[2]
.sym 8049 lm32_cpu.read_idx_1_d[4]
.sym 8051 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 8052 lm32_cpu.pc_f[21]
.sym 8053 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 8056 lm32_cpu.m_result_sel_compare_m
.sym 8058 $abc$42206$n7013
.sym 8059 lm32_cpu.read_idx_1_d[3]
.sym 8062 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 8063 $abc$42206$n4521
.sym 8064 lm32_cpu.m_result_sel_compare_m
.sym 8065 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 8068 $abc$42206$n4726_1
.sym 8069 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 8070 lm32_cpu.write_idx_w[4]
.sym 8071 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 8072 lm32_cpu.write_idx_w[2]
.sym 8079 $abc$42206$n2309
.sym 8086 lm32_cpu.operand_m[4]
.sym 8087 sram_bus_dat_w[4]
.sym 8089 $abc$42206$n7418
.sym 8091 lm32_cpu.operand_m[19]
.sym 8092 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 8096 sram_bus_dat_w[3]
.sym 8099 spram_bus_adr[4]
.sym 8117 $abc$42206$n2309
.sym 8126 spram_bus_adr[4]
.sym 8130 sram_bus_dat_w[3]
.sym 8135 lm32_cpu.operand_m[19]
.sym 8143 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 8149 sram_bus_dat_w[4]
.sym 8153 lm32_cpu.operand_m[4]
.sym 8157 $abc$42206$n7418
.sym 8158 sys_clk_$glb_clk
.sym 8184 lm32_cpu.load_store_unit.data_w[22]
.sym 8185 lm32_cpu.load_store_unit.data_w[20]
.sym 8186 lm32_cpu.load_store_unit.data_w[10]
.sym 8187 lm32_cpu.load_store_unit.data_w[27]
.sym 8188 lm32_cpu.operand_w[19]
.sym 8189 lm32_cpu.load_store_unit.data_w[19]
.sym 8190 lm32_cpu.operand_w[5]
.sym 8191 lm32_cpu.load_store_unit.data_w[11]
.sym 8192 lm32_cpu.operand_m[4]
.sym 8193 $abc$42206$n2309
.sym 8195 lm32_cpu.store_operand_x[25]
.sym 8197 $abc$42206$n4902
.sym 8198 $abc$42206$n2396
.sym 8201 lm32_cpu.write_idx_w[3]
.sym 8203 lm32_cpu.write_idx_w[4]
.sym 8206 sram_bus_dat_w[1]
.sym 8207 lm32_cpu.write_idx_m[4]
.sym 8208 lm32_cpu.write_enable_q_w
.sym 8209 $abc$42206$n4724_1
.sym 8211 storage[3][3]
.sym 8212 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 8213 $abc$42206$n3400
.sym 8214 lm32_cpu.m_result_sel_compare_m
.sym 8215 lm32_cpu.w_result_sel_load_w
.sym 8216 $abc$42206$n3400
.sym 8217 storage[3][4]
.sym 8218 lm32_cpu.data_bus_error_exception_m
.sym 8228 lm32_cpu.pc_x[21]
.sym 8237 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 8240 lm32_cpu.load_store_unit.store_data_x[8]
.sym 8243 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 8250 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 8259 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 8264 lm32_cpu.pc_x[21]
.sym 8282 lm32_cpu.load_store_unit.store_data_x[8]
.sym 8294 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 8303 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 8305 sys_clk_$glb_clk
.sym 8306 lm32_cpu.rst_i_$glb_sr
.sym 8331 $abc$42206$n3499
.sym 8332 $abc$42206$n3969
.sym 8333 $abc$42206$n3949_1
.sym 8334 $abc$42206$n6135_1
.sym 8335 $abc$42206$n3968_1
.sym 8336 lm32_cpu.w_result[3]
.sym 8337 lm32_cpu.load_store_unit.data_w[16]
.sym 8338 lm32_cpu.load_store_unit.data_w[8]
.sym 8339 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8340 sram_bus_dat_w[3]
.sym 8341 sram_bus_dat_w[3]
.sym 8342 $abc$42206$n3608
.sym 8343 lm32_cpu.read_idx_1_d[0]
.sym 8345 $abc$42206$n6037_1
.sym 8346 lm32_cpu.branch_target_d[14]
.sym 8347 lm32_cpu.branch_target_d[9]
.sym 8348 lm32_cpu.operand_m[4]
.sym 8349 lm32_cpu.read_idx_0_d[2]
.sym 8351 $abc$42206$n4752_1
.sym 8352 lm32_cpu.load_store_unit.store_data_x[8]
.sym 8353 lm32_cpu.read_idx_1_d[0]
.sym 8355 sram_bus_dat_w[4]
.sym 8356 sram_bus_dat_w[1]
.sym 8357 sram_bus_dat_w[3]
.sym 8358 lm32_cpu.load_store_unit.size_w[1]
.sym 8359 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8360 spram_bus_adr[1]
.sym 8361 $abc$42206$n2408
.sym 8362 $abc$42206$n3463
.sym 8363 $abc$42206$n6158_1
.sym 8364 $abc$42206$n3499
.sym 8365 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8366 lm32_cpu.load_store_unit.size_w[0]
.sym 8377 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 8379 lm32_cpu.load_store_unit.data_w[12]
.sym 8380 lm32_cpu.load_store_unit.data_w[28]
.sym 8383 $abc$42206$n3402_1
.sym 8386 lm32_cpu.load_store_unit.data_w[4]
.sym 8387 lm32_cpu.load_store_unit.data_w[5]
.sym 8388 lm32_cpu.load_store_unit.data_w[28]
.sym 8390 lm32_cpu.load_store_unit.size_w[0]
.sym 8393 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 8394 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 8395 $abc$42206$n3912
.sym 8396 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 8397 $abc$42206$n3400
.sym 8400 lm32_cpu.load_store_unit.data_w[29]
.sym 8401 lm32_cpu.operand_w[1]
.sym 8402 lm32_cpu.load_store_unit.data_w[13]
.sym 8408 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 8411 lm32_cpu.load_store_unit.data_w[4]
.sym 8412 lm32_cpu.load_store_unit.data_w[28]
.sym 8413 $abc$42206$n3912
.sym 8414 $abc$42206$n3402_1
.sym 8417 $abc$42206$n3400
.sym 8418 lm32_cpu.load_store_unit.data_w[13]
.sym 8419 lm32_cpu.load_store_unit.data_w[5]
.sym 8420 $abc$42206$n3912
.sym 8423 lm32_cpu.load_store_unit.data_w[12]
.sym 8424 lm32_cpu.load_store_unit.size_w[0]
.sym 8425 lm32_cpu.load_store_unit.data_w[28]
.sym 8426 lm32_cpu.operand_w[1]
.sym 8432 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 8435 lm32_cpu.load_store_unit.data_w[29]
.sym 8436 lm32_cpu.operand_w[1]
.sym 8437 lm32_cpu.load_store_unit.data_w[13]
.sym 8438 lm32_cpu.load_store_unit.size_w[0]
.sym 8442 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 8450 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 8452 sys_clk_$glb_clk
.sym 8453 lm32_cpu.rst_i_$glb_sr
.sym 8478 lm32_cpu.memop_pc_w[25]
.sym 8479 lm32_cpu.w_result[6]
.sym 8480 $abc$42206$n6158_1
.sym 8481 $abc$42206$n3909
.sym 8482 $abc$42206$n4028
.sym 8483 lm32_cpu.w_result[5]
.sym 8484 $abc$42206$n3590
.sym 8485 $abc$42206$n4027
.sym 8486 $abc$42206$n3681
.sym 8487 lm32_cpu.pc_x[21]
.sym 8489 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8490 shared_dat_r[0]
.sym 8491 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 8493 $abc$42206$n3402_1
.sym 8494 $abc$42206$n3950_1
.sym 8496 $abc$42206$n2309
.sym 8497 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 8498 $abc$42206$n4241_1
.sym 8499 lm32_cpu.branch_target_d[8]
.sym 8501 sram_bus_dat_w[5]
.sym 8502 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 8503 sram_bus_dat_w[1]
.sym 8504 lm32_cpu.write_idx_w[3]
.sym 8505 spram_datain0[6]
.sym 8506 $abc$42206$n3481
.sym 8507 spram_datain0[0]
.sym 8508 $abc$42206$n3402_1
.sym 8509 $abc$42206$n3402_1
.sym 8510 $abc$42206$n3400
.sym 8511 lm32_cpu.write_idx_w[4]
.sym 8512 $abc$42206$n3912
.sym 8513 lm32_cpu.load_store_unit.data_w[10]
.sym 8519 lm32_cpu.load_store_unit.data_w[28]
.sym 8521 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 8523 lm32_cpu.load_store_unit.data_w[6]
.sym 8524 lm32_cpu.load_store_unit.data_w[14]
.sym 8527 lm32_cpu.load_store_unit.data_w[21]
.sym 8531 lm32_cpu.load_store_unit.data_w[29]
.sym 8534 $abc$42206$n3402_1
.sym 8535 $abc$42206$n3400
.sym 8536 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 8539 $abc$42206$n3910
.sym 8540 lm32_cpu.load_store_unit.size_w[0]
.sym 8544 lm32_cpu.load_store_unit.size_w[1]
.sym 8545 $abc$42206$n3912
.sym 8552 lm32_cpu.load_store_unit.data_w[6]
.sym 8553 lm32_cpu.load_store_unit.data_w[14]
.sym 8554 $abc$42206$n3400
.sym 8555 $abc$42206$n3912
.sym 8558 lm32_cpu.load_store_unit.size_w[0]
.sym 8560 lm32_cpu.load_store_unit.data_w[29]
.sym 8561 lm32_cpu.load_store_unit.size_w[1]
.sym 8565 lm32_cpu.load_store_unit.size_w[0]
.sym 8566 lm32_cpu.load_store_unit.size_w[1]
.sym 8567 lm32_cpu.load_store_unit.data_w[21]
.sym 8570 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 8576 $abc$42206$n3402_1
.sym 8577 lm32_cpu.load_store_unit.data_w[29]
.sym 8578 $abc$42206$n3910
.sym 8579 lm32_cpu.load_store_unit.data_w[21]
.sym 8585 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 8588 lm32_cpu.load_store_unit.data_w[28]
.sym 8590 lm32_cpu.load_store_unit.size_w[1]
.sym 8591 lm32_cpu.load_store_unit.size_w[0]
.sym 8599 sys_clk_$glb_clk
.sym 8600 lm32_cpu.rst_i_$glb_sr
.sym 8625 $abc$42206$n3987_1
.sym 8626 lm32_cpu.load_store_unit.size_w[1]
.sym 8627 lm32_cpu.load_store_unit.data_w[2]
.sym 8628 lm32_cpu.load_store_unit.data_w[1]
.sym 8629 lm32_cpu.load_store_unit.data_w[9]
.sym 8630 lm32_cpu.load_store_unit.size_w[0]
.sym 8631 $abc$42206$n3445
.sym 8632 $abc$42206$n4006
.sym 8633 lm32_cpu.branch_target_x[25]
.sym 8637 spram_bus_adr[0]
.sym 8640 lm32_cpu.w_result_sel_load_w
.sym 8641 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 8647 lm32_cpu.operand_m[2]
.sym 8648 $abc$42206$n4762_1
.sym 8649 $abc$42206$n3910
.sym 8651 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8652 lm32_cpu.operand_w[1]
.sym 8653 spram_datain0[5]
.sym 8654 lm32_cpu.write_enable_q_w
.sym 8655 lm32_cpu.w_result[5]
.sym 8656 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8657 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 8659 lm32_cpu.write_idx_w[4]
.sym 8660 lm32_cpu.load_store_unit.size_w[1]
.sym 8665 $PACKER_VCC_NET_$glb_clk
.sym 8668 lm32_cpu.operand_w[1]
.sym 8669 lm32_cpu.load_store_unit.data_w[30]
.sym 8671 lm32_cpu.load_store_unit.data_w[14]
.sym 8673 $PACKER_VCC_NET_$glb_clk
.sym 8675 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8677 $abc$42206$n2263
.sym 8679 spram_datain0[5]
.sym 8684 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8687 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8695 lm32_cpu.load_store_unit.size_w[0]
.sym 8697 lm32_cpu.operand_m[2]
.sym 8700 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8704 $auto$alumacc.cc:474:replace_alu$4000.C[2]
.sym 8706 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8710 $nextpnr_ICESTORM_LC_34$I3
.sym 8713 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8714 $auto$alumacc.cc:474:replace_alu$4000.C[2]
.sym 8720 $nextpnr_ICESTORM_LC_34$I3
.sym 8725 lm32_cpu.operand_m[2]
.sym 8729 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8731 $PACKER_VCC_NET_$glb_clk
.sym 8735 spram_datain0[5]
.sym 8741 lm32_cpu.load_store_unit.data_w[14]
.sym 8742 lm32_cpu.operand_w[1]
.sym 8743 lm32_cpu.load_store_unit.data_w[30]
.sym 8744 lm32_cpu.load_store_unit.size_w[0]
.sym 8745 $abc$42206$n2263
.sym 8746 sys_clk_$glb_clk
.sym 8747 sys_rst_$glb_sr
.sym 8772 lm32_cpu.load_store_unit.data_w[23]
.sym 8773 $abc$42206$n3827_1
.sym 8774 $abc$42206$n3409
.sym 8775 $abc$42206$n3401_1
.sym 8776 $abc$42206$n3572
.sym 8777 lm32_cpu.w_result[0]
.sym 8778 $abc$42206$n3910
.sym 8779 lm32_cpu.operand_w[0]
.sym 8780 lm32_cpu.pc_x[6]
.sym 8781 lm32_cpu.eba[15]
.sym 8785 $abc$42206$n4732_1
.sym 8786 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8787 $abc$42206$n2263
.sym 8788 $abc$42206$n4718_1
.sym 8789 lm32_cpu.load_store_unit.store_data_x[9]
.sym 8790 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8791 sram_bus_dat_w[1]
.sym 8792 lm32_cpu.load_store_unit.store_data_x[9]
.sym 8793 $abc$42206$n4848
.sym 8794 lm32_cpu.operand_m[2]
.sym 8796 $abc$42206$n3400
.sym 8797 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8798 lm32_cpu.m_result_sel_compare_m
.sym 8799 lm32_cpu.data_bus_error_exception_m
.sym 8800 lm32_cpu.load_store_unit.data_w[9]
.sym 8801 lm32_cpu.write_enable_q_w
.sym 8802 lm32_cpu.load_store_unit.size_w[0]
.sym 8803 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8804 lm32_cpu.w_result_sel_load_w
.sym 8805 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 8806 storage[3][4]
.sym 8807 storage[3][3]
.sym 8813 $abc$42206$n4611
.sym 8814 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8818 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8819 $abc$42206$n3405_1
.sym 8821 $abc$42206$n3720
.sym 8822 lm32_cpu.load_store_unit.size_w[1]
.sym 8823 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 8826 lm32_cpu.load_store_unit.size_w[0]
.sym 8830 lm32_cpu.operand_w[1]
.sym 8831 $abc$42206$n2285
.sym 8835 sys_rst
.sym 8836 lm32_cpu.operand_w[0]
.sym 8846 lm32_cpu.load_store_unit.size_w[0]
.sym 8848 lm32_cpu.load_store_unit.size_w[1]
.sym 8849 lm32_cpu.operand_w[1]
.sym 8854 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8858 sys_rst
.sym 8860 $abc$42206$n4611
.sym 8861 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 8864 lm32_cpu.operand_w[1]
.sym 8865 lm32_cpu.load_store_unit.size_w[1]
.sym 8866 lm32_cpu.operand_w[0]
.sym 8867 lm32_cpu.load_store_unit.size_w[0]
.sym 8870 lm32_cpu.load_store_unit.size_w[1]
.sym 8871 lm32_cpu.operand_w[1]
.sym 8872 lm32_cpu.load_store_unit.size_w[0]
.sym 8873 lm32_cpu.operand_w[0]
.sym 8878 $abc$42206$n3720
.sym 8879 $abc$42206$n3405_1
.sym 8882 lm32_cpu.load_store_unit.size_w[0]
.sym 8883 lm32_cpu.operand_w[1]
.sym 8884 lm32_cpu.load_store_unit.size_w[1]
.sym 8885 lm32_cpu.operand_w[0]
.sym 8888 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 8892 $abc$42206$n2285
.sym 8893 sys_clk_$glb_clk
.sym 8894 sys_rst_$glb_sr
.sym 8919 $abc$42206$n3406
.sym 8920 lm32_cpu.operand_w[1]
.sym 8921 $abc$42206$n3719
.sym 8922 $abc$42206$n3398_1
.sym 8923 $abc$42206$n3890_1
.sym 8924 lm32_cpu.w_result[1]
.sym 8925 $abc$42206$n3399_1
.sym 8926 $abc$42206$n3847_1
.sym 8927 $abc$42206$n4295_1
.sym 8928 lm32_cpu.eba[4]
.sym 8929 lm32_cpu.eba[4]
.sym 8932 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 8933 $abc$42206$n3680
.sym 8935 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 8937 $abc$42206$n3608
.sym 8938 lm32_cpu.load_store_unit.store_data_x[8]
.sym 8939 $abc$42206$n3402_1
.sym 8940 lm32_cpu.w_result_sel_load_w
.sym 8942 lm32_cpu.branch_target_d[9]
.sym 8943 $abc$42206$n3409
.sym 8945 sram_bus_dat_w[3]
.sym 8946 lm32_cpu.write_enable_q_w
.sym 8947 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 8948 sram_bus_dat_w[1]
.sym 8949 lm32_cpu.pc_m[19]
.sym 8951 $abc$42206$n6158_1
.sym 8952 lm32_cpu.load_store_unit.size_w[1]
.sym 8953 lm32_cpu.load_store_unit.sign_extend_w
.sym 8954 sram_bus_dat_w[4]
.sym 8960 $abc$42206$n3720
.sym 8965 $abc$42206$n4611
.sym 8966 $abc$42206$n3405_1
.sym 8969 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 8972 lm32_cpu.load_store_unit.data_w[25]
.sym 8973 $abc$42206$n4756_1
.sym 8975 lm32_cpu.load_store_unit.sign_extend_m
.sym 8978 lm32_cpu.load_store_unit.size_w[1]
.sym 8981 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 8986 lm32_cpu.load_store_unit.size_w[0]
.sym 8987 sys_rst
.sym 8990 lm32_cpu.load_store_unit.data_w[7]
.sym 8993 sys_rst
.sym 8996 $abc$42206$n4611
.sym 9002 lm32_cpu.load_store_unit.sign_extend_m
.sym 9005 $abc$42206$n3720
.sym 9006 lm32_cpu.load_store_unit.data_w[7]
.sym 9012 $abc$42206$n4756_1
.sym 9018 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 9023 lm32_cpu.load_store_unit.data_w[7]
.sym 9024 $abc$42206$n3405_1
.sym 9029 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 9035 lm32_cpu.load_store_unit.size_w[0]
.sym 9036 lm32_cpu.load_store_unit.size_w[1]
.sym 9037 lm32_cpu.load_store_unit.data_w[25]
.sym 9040 sys_clk_$glb_clk
.sym 9041 lm32_cpu.rst_i_$glb_sr
.sym 9066 lm32_cpu.w_result[31]
.sym 9067 $abc$42206$n3408_1
.sym 9068 $abc$42206$n3444_1
.sym 9069 $abc$42206$n3407_1
.sym 9070 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 9071 $abc$42206$n3718
.sym 9072 $abc$42206$n3717
.sym 9073 $abc$42206$n3403
.sym 9074 $abc$42206$n4250_1
.sym 9078 sram_bus_dat_w[5]
.sym 9079 lm32_cpu.w_result[7]
.sym 9080 $abc$42206$n4748_1
.sym 9081 $abc$42206$n3742
.sym 9082 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9083 $abc$42206$n3787_1
.sym 9084 $abc$42206$n3891_1
.sym 9085 $abc$42206$n3402_1
.sym 9087 lm32_cpu.load_store_unit.sign_extend_m
.sym 9088 lm32_cpu.load_store_unit.data_w[25]
.sym 9091 lm32_cpu.branch_target_x[8]
.sym 9092 $abc$42206$n3398_1
.sym 9093 spram_datain0[0]
.sym 9095 sram_bus_dat_w[1]
.sym 9097 lm32_cpu.write_idx_w[3]
.sym 9098 spram_datain0[3]
.sym 9099 lm32_cpu.write_idx_w[4]
.sym 9108 lm32_cpu.load_store_unit.sign_extend_w
.sym 9109 $abc$42206$n2408
.sym 9110 $abc$42206$n6128_1
.sym 9114 grant
.sym 9117 lm32_cpu.data_bus_error_exception_m
.sym 9118 $abc$42206$n3398_1
.sym 9124 $abc$42206$n6120_1
.sym 9126 lm32_cpu.store_operand_x[25]
.sym 9133 lm32_cpu.pc_m[19]
.sym 9134 lm32_cpu.memop_pc_w[19]
.sym 9135 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 9136 lm32_cpu.load_store_unit.size_w[1]
.sym 9137 $abc$42206$n6113_1
.sym 9141 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 9143 grant
.sym 9146 $abc$42206$n6113_1
.sym 9147 lm32_cpu.load_store_unit.size_w[1]
.sym 9148 lm32_cpu.load_store_unit.sign_extend_w
.sym 9149 $abc$42206$n3398_1
.sym 9153 lm32_cpu.store_operand_x[25]
.sym 9160 lm32_cpu.pc_m[19]
.sym 9164 $abc$42206$n3398_1
.sym 9165 lm32_cpu.load_store_unit.sign_extend_w
.sym 9166 lm32_cpu.load_store_unit.size_w[1]
.sym 9167 $abc$42206$n6120_1
.sym 9170 lm32_cpu.pc_m[19]
.sym 9172 lm32_cpu.data_bus_error_exception_m
.sym 9173 lm32_cpu.memop_pc_w[19]
.sym 9176 lm32_cpu.load_store_unit.size_w[1]
.sym 9177 lm32_cpu.load_store_unit.sign_extend_w
.sym 9178 $abc$42206$n3398_1
.sym 9179 $abc$42206$n6128_1
.sym 9186 $abc$42206$n2408
.sym 9187 sys_clk_$glb_clk
.sym 9188 lm32_cpu.rst_i_$glb_sr
.sym 9213 $abc$42206$n3242_1
.sym 9214 storage[12][3]
.sym 9216 $abc$42206$n6136_1
.sym 9218 $abc$42206$n6159_1
.sym 9219 $abc$42206$n3397
.sym 9220 $abc$42206$n3410_1
.sym 9221 lm32_cpu.pc_m[18]
.sym 9224 lm32_cpu.pc_m[18]
.sym 9225 $abc$42206$n2396
.sym 9226 lm32_cpu.pc_x[8]
.sym 9228 $abc$42206$n2263
.sym 9229 $abc$42206$n6114_1
.sym 9230 lm32_cpu.load_store_unit.data_w[31]
.sym 9231 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 9232 lm32_cpu.w_result[31]
.sym 9233 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 9234 spram_bus_adr[4]
.sym 9235 $abc$42206$n6121_1
.sym 9236 $abc$42206$n3444_1
.sym 9237 sram_bus_dat_w[0]
.sym 9240 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 9241 $abc$42206$n4770_1
.sym 9242 grant
.sym 9243 lm32_cpu.load_store_unit.store_data_m[3]
.sym 9244 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9256 $abc$42206$n2408
.sym 9258 lm32_cpu.memop_pc_w[15]
.sym 9260 lm32_cpu.eba[4]
.sym 9261 lm32_cpu.pc_m[15]
.sym 9263 lm32_cpu.pc_m[11]
.sym 9265 lm32_cpu.data_bus_error_exception_m
.sym 9284 lm32_cpu.memop_pc_w[11]
.sym 9296 lm32_cpu.eba[4]
.sym 9299 lm32_cpu.memop_pc_w[15]
.sym 9301 lm32_cpu.data_bus_error_exception_m
.sym 9302 lm32_cpu.pc_m[15]
.sym 9314 lm32_cpu.pc_m[15]
.sym 9323 lm32_cpu.pc_m[11]
.sym 9330 lm32_cpu.data_bus_error_exception_m
.sym 9331 lm32_cpu.memop_pc_w[11]
.sym 9332 lm32_cpu.pc_m[11]
.sym 9333 $abc$42206$n2408
.sym 9334 sys_clk_$glb_clk
.sym 9335 lm32_cpu.rst_i_$glb_sr
.sym 9360 $abc$42206$n4770_1
.sym 9362 sram_bus_dat_w[2]
.sym 9363 spram_datain0[1]
.sym 9364 sram_bus_dat_w[7]
.sym 9365 lm32_cpu.load_store_unit.store_data_x[9]
.sym 9366 sram_bus_dat_w[0]
.sym 9367 spram_datain0[7]
.sym 9373 basesoc_counter[1]
.sym 9377 sys_rst
.sym 9378 $abc$42206$n4614_1
.sym 9379 $abc$42206$n4760_1
.sym 9381 lm32_cpu.w_result_sel_load_w
.sym 9382 $abc$42206$n4736_1
.sym 9383 lm32_cpu.write_idx_w[3]
.sym 9385 sram_bus_dat_w[7]
.sym 9386 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 9387 lm32_cpu.operand_m[29]
.sym 9389 lm32_cpu.write_enable_q_w
.sym 9390 storage[3][4]
.sym 9391 storage[3][3]
.sym 9392 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9404 $abc$42206$n4760_1
.sym 9412 $abc$42206$n2396
.sym 9416 lm32_cpu.pc_x[15]
.sym 9461 $abc$42206$n4760_1
.sym 9479 lm32_cpu.pc_x[15]
.sym 9480 $abc$42206$n2396
.sym 9481 sys_clk_$glb_clk
.sym 9482 lm32_cpu.rst_i_$glb_sr
.sym 9508 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 9513 $abc$42206$n6311_1
.sym 9519 $abc$42206$n5909
.sym 9520 sram_bus_dat_w[0]
.sym 9521 lm32_cpu.eba[4]
.sym 9522 spram_datain0[1]
.sym 9523 spram_datain0[4]
.sym 9524 $abc$42206$n4760_1
.sym 9528 $abc$42206$n3536_1
.sym 9529 spram_datain0[2]
.sym 9530 sram_bus_dat_w[2]
.sym 9531 sram_bus_dat_w[1]
.sym 9533 sram_bus_dat_w[3]
.sym 9537 sram_bus_dat_w[4]
.sym 9540 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 9654 storage[7][0]
.sym 9655 storage[7][3]
.sym 9656 storage[7][4]
.sym 9658 $abc$42206$n4728_1
.sym 9660 $abc$42206$n5555_1
.sym 9662 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 9668 $abc$42206$n3537_1
.sym 9673 sram_bus_dat_w[5]
.sym 9679 lm32_cpu.branch_target_x[8]
.sym 9683 sram_bus_dat_w[1]
.sym 9685 sram_bus_dat_w[3]
.sym 9686 spram_datain0[3]
.sym 9689 sram_bus_dat_w[4]
.sym 9712 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9713 $abc$42206$n7615
.sym 9717 sram_bus_dat_w[5]
.sym 9742 sram_bus_dat_w[5]
.sym 9765 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9774 $abc$42206$n7615
.sym 9775 sys_clk_$glb_clk
.sym 9806 csrbank0_scratch0_w[0]
.sym 9807 csrbank0_scratch0_w[7]
.sym 9808 $abc$42206$n6271
.sym 9809 basesoc_bus_wishbone_dat_r[2]
.sym 9814 $abc$42206$n5555_1
.sym 9815 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 9816 csrbank0_scratch1_w[0]
.sym 9821 lm32_cpu.pc_x[8]
.sym 9830 sram_bus_dat_w[0]
.sym 9832 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9833 sram_bus_dat_w[1]
.sym 9835 sram_bus_dat_w[3]
.sym 9855 spram_datain0[4]
.sym 9856 spram_datain0[1]
.sym 9870 spram_datain0[3]
.sym 9876 spram_datain0[1]
.sym 9881 spram_datain0[3]
.sym 9894 spram_datain0[4]
.sym 9922 sys_clk_$glb_clk
.sym 9923 sys_rst_$glb_sr
.sym 9949 storage[3][0]
.sym 9955 lm32_cpu.operand_m[29]
.sym 9956 lm32_cpu.store_operand_x[25]
.sym 9957 $abc$42206$n6272
.sym 9960 $abc$42206$n6312
.sym 9961 csrbank0_scratch0_w[7]
.sym 9964 sram_bus_dat_w[3]
.sym 9965 $abc$42206$n6271
.sym 9968 sram_bus_dat_w[4]
.sym 9971 storage[6][5]
.sym 9973 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 9975 sram_bus_dat_w[4]
.sym 9979 lm32_cpu.operand_m[29]
.sym 10104 $abc$42206$n5181
.sym 10114 sram_bus_dat_w[1]
.sym 10117 lm32_cpu.pc_m[18]
.sym 10126 $abc$42206$n2151
.sym 10130 $abc$42206$n2325
.sym 10248 lm32_cpu.branch_target_x[8]
.sym 10250 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 10256 sram_bus_dat_w[3]
.sym 10266 basesoc_uart_phy_rx_busy
.sym 10267 sram_bus_dat_w[1]
.sym 10271 lm32_cpu.branch_target_x[8]
.sym 10273 sram_bus_dat_w[4]
.sym 10274 sram_bus_dat_w[3]
.sym 10392 csrbank2_reload1_w[3]
.sym 10393 csrbank2_reload1_w[1]
.sym 10398 csrbank2_load2_w[5]
.sym 10402 interface2_bank_bus_dat_r[1]
.sym 10405 interface4_bank_bus_dat_r[7]
.sym 10407 csrbank4_tuning_word1_w[5]
.sym 10416 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 10419 sram_bus_dat_w[3]
.sym 10539 csrbank2_reload0_w[3]
.sym 10541 csrbank2_reload0_w[4]
.sym 10543 csrbank2_reload0_w[2]
.sym 10562 $abc$42206$n2323
.sym 10564 sram_bus_dat_w[4]
.sym 10566 $abc$42206$n7615
.sym 10570 regs1
.sym 10579 $abc$42206$n2247
.sym 10580 $auto$alumacc.cc:474:replace_alu$3967.C[3]
.sym 10581 basesoc_uart_phy_rx_bitcount[3]
.sym 10584 basesoc_uart_phy_rx_bitcount[1]
.sym 10586 basesoc_uart_phy_rx_busy
.sym 10590 $abc$42206$n5952
.sym 10593 basesoc_uart_phy_rx_bitcount[0]
.sym 10595 $abc$42206$n5950
.sym 10599 basesoc_uart_phy_rx_bitcount[2]
.sym 10612 basesoc_uart_phy_rx_bitcount[0]
.sym 10615 $auto$alumacc.cc:474:replace_alu$3967.C[2]
.sym 10618 basesoc_uart_phy_rx_bitcount[1]
.sym 10621 $nextpnr_ICESTORM_LC_14$I3
.sym 10624 basesoc_uart_phy_rx_bitcount[2]
.sym 10625 $auto$alumacc.cc:474:replace_alu$3967.C[2]
.sym 10631 $nextpnr_ICESTORM_LC_14$I3
.sym 10634 $abc$42206$n5952
.sym 10636 basesoc_uart_phy_rx_busy
.sym 10641 basesoc_uart_phy_rx_bitcount[3]
.sym 10642 $auto$alumacc.cc:474:replace_alu$3967.C[3]
.sym 10646 basesoc_uart_phy_rx_busy
.sym 10648 $abc$42206$n5950
.sym 10656 $abc$42206$n2247
.sym 10657 sys_clk_$glb_clk
.sym 10658 sys_rst_$glb_sr
.sym 10687 storage[6][3]
.sym 10688 $abc$42206$n5456_1
.sym 10689 storage[6][4]
.sym 10690 $abc$42206$n4596_1
.sym 10708 basesoc_uart_phy_rx_busy
.sym 10724 basesoc_uart_phy_rx_busy
.sym 10728 basesoc_uart_phy_rx_bitcount[3]
.sym 10732 sys_rst
.sym 10735 $abc$42206$n4596_1
.sym 10736 basesoc_uart_phy_rx_bitcount[0]
.sym 10738 basesoc_uart_phy_rx_bitcount[2]
.sym 10747 $abc$42206$n4596_1
.sym 10751 $abc$42206$n2245
.sym 10755 basesoc_uart_phy_rx_bitcount[1]
.sym 10763 basesoc_uart_phy_rx_bitcount[2]
.sym 10764 basesoc_uart_phy_rx_bitcount[1]
.sym 10765 basesoc_uart_phy_rx_bitcount[0]
.sym 10766 basesoc_uart_phy_rx_bitcount[3]
.sym 10770 $abc$42206$n4596_1
.sym 10772 sys_rst
.sym 10775 basesoc_uart_phy_rx_bitcount[0]
.sym 10776 basesoc_uart_phy_rx_busy
.sym 10777 sys_rst
.sym 10778 $abc$42206$n4596_1
.sym 10787 basesoc_uart_phy_rx_bitcount[2]
.sym 10788 basesoc_uart_phy_rx_bitcount[3]
.sym 10789 basesoc_uart_phy_rx_bitcount[0]
.sym 10790 basesoc_uart_phy_rx_bitcount[1]
.sym 10800 basesoc_uart_phy_rx_busy
.sym 10802 basesoc_uart_phy_rx_bitcount[1]
.sym 10803 $abc$42206$n2245
.sym 10804 sys_clk_$glb_clk
.sym 10805 sys_rst_$glb_sr
.sym 10832 storage[6][2]
.sym 10844 $abc$42206$n4591
.sym 10846 $abc$42206$n4594_1
.sym 10847 basesoc_uart_phy_uart_clk_rxen
.sym 10852 $abc$42206$n50
.sym 10854 basesoc_uart_phy_rx_r
.sym 10858 basesoc_uart_phy_rx_busy
.sym 10860 $abc$42206$n5456_1
.sym 10873 $abc$42206$n2247
.sym 10883 basesoc_uart_phy_rx_bitcount[0]
.sym 10884 $PACKER_VCC_NET_$glb_clk
.sym 10885 $abc$42206$n5946
.sym 10895 basesoc_uart_phy_rx_busy
.sym 10929 basesoc_uart_phy_rx_busy
.sym 10931 $abc$42206$n5946
.sym 10942 $PACKER_VCC_NET_$glb_clk
.sym 10943 basesoc_uart_phy_rx_bitcount[0]
.sym 10950 $abc$42206$n2247
.sym 10951 sys_clk_$glb_clk
.sym 10952 sys_rst_$glb_sr
.sym 10977 basesoc_uart_phy_rx_busy
.sym 10983 basesoc_uart_phy_rx_r
.sym 10996 sys_rst
.sym 11143 basesoc_uart_phy_rx_busy
.sym 11151 regs1
.sym 11229 spram_maskwren10[3]
.sym 11230 spram_datain00[11]
.sym 11231 spram_datain00[15]
.sym 11232 spram_datain10[15]
.sym 11233 spram_maskwren10[1]
.sym 11234 spram_maskwren00[3]
.sym 11235 spram_maskwren00[1]
.sym 11236 spram_datain10[11]
.sym 11246 lm32_cpu.branch_predict_x
.sym 11247 spram_datain0[1]
.sym 11250 $abc$42206$n2308
.sym 11251 lm32_cpu.pc_d[12]
.sym 11253 lm32_cpu.branch_target_x[5]
.sym 11275 spram_dataout00[6]
.sym 11276 spram_dataout00[13]
.sym 11277 $abc$42206$n5075_1
.sym 11278 spram_datain0[2]
.sym 11281 spram_dataout10[6]
.sym 11288 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11289 spram_dataout10[10]
.sym 11291 grant
.sym 11294 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 11295 spram_dataout00[11]
.sym 11298 spram_dataout10[11]
.sym 11299 slave_sel_r[2]
.sym 11301 spram_dataout00[10]
.sym 11302 spram_dataout10[13]
.sym 11304 $abc$42206$n5075_1
.sym 11305 slave_sel_r[2]
.sym 11306 spram_dataout00[6]
.sym 11307 spram_dataout10[6]
.sym 11310 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 11311 grant
.sym 11312 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11316 $abc$42206$n5075_1
.sym 11317 slave_sel_r[2]
.sym 11318 spram_dataout10[11]
.sym 11319 spram_dataout00[11]
.sym 11322 slave_sel_r[2]
.sym 11323 spram_dataout10[10]
.sym 11324 spram_dataout00[10]
.sym 11325 $abc$42206$n5075_1
.sym 11329 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11331 spram_datain0[2]
.sym 11334 spram_datain0[2]
.sym 11336 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11340 $abc$42206$n5075_1
.sym 11341 slave_sel_r[2]
.sym 11342 spram_dataout10[13]
.sym 11343 spram_dataout00[13]
.sym 11346 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11348 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 11349 grant
.sym 11360 spram_datain10[10]
.sym 11364 spram_datain00[10]
.sym 11366 lm32_cpu.store_operand_x[2]
.sym 11367 lm32_cpu.store_operand_x[2]
.sym 11369 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 11370 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11376 $PACKER_GND_NET
.sym 11377 $abc$42206$n5075_1
.sym 11378 spram_datain0[2]
.sym 11379 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 11380 $abc$42206$n4746_1
.sym 11387 spram_datain10[11]
.sym 11389 spram_dataout00[11]
.sym 11396 spram_datain10[15]
.sym 11398 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11399 shared_dat_r[12]
.sym 11400 spram_maskwren00[3]
.sym 11401 $abc$42206$n2127
.sym 11402 spram_maskwren00[1]
.sym 11403 $abc$42206$n5737_1
.sym 11406 $abc$42206$n4738_1
.sym 11407 spram_maskwren10[3]
.sym 11411 grant
.sym 11412 $abc$42206$n5733_1
.sym 11414 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 11416 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 11426 lm32_cpu.branch_target_d[2]
.sym 11435 grant
.sym 11438 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11439 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 11441 spram_datain0[6]
.sym 11458 spram_datain0[5]
.sym 11460 spram_datain0[7]
.sym 11468 grant
.sym 11469 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11470 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 11475 spram_datain0[5]
.sym 11476 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11480 spram_datain0[6]
.sym 11481 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11485 spram_datain0[6]
.sym 11486 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11492 spram_datain0[5]
.sym 11493 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11498 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11499 spram_datain0[7]
.sym 11505 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11506 spram_datain0[7]
.sym 11509 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 11511 grant
.sym 11512 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11516 lm32_cpu.store_operand_x[24]
.sym 11521 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 11523 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 11526 lm32_cpu.operand_w[3]
.sym 11529 sram_bus_dat_w[4]
.sym 11531 lm32_cpu.load_store_unit.store_data_x[12]
.sym 11533 spram_bus_adr[3]
.sym 11534 $abc$42206$n5718_1
.sym 11536 spram_bus_adr[8]
.sym 11538 spram_bus_adr[13]
.sym 11541 spram_datain10[6]
.sym 11542 lm32_cpu.branch_target_d[2]
.sym 11546 spram_datain0[7]
.sym 11547 $abc$42206$n2131
.sym 11549 lm32_cpu.data_bus_error_seen
.sym 11551 lm32_cpu.load_store_unit.exception_m
.sym 11560 lm32_cpu.load_store_unit.store_data_m[8]
.sym 11568 $abc$42206$n2127
.sym 11582 spram_bus_adr[4]
.sym 11626 spram_bus_adr[4]
.sym 11632 lm32_cpu.load_store_unit.store_data_m[8]
.sym 11636 $abc$42206$n2127
.sym 11637 sys_clk_$glb_clk
.sym 11638 lm32_cpu.rst_i_$glb_sr
.sym 11639 lm32_cpu.memop_pc_w[24]
.sym 11640 $abc$42206$n4766_1
.sym 11641 $abc$42206$n4744_1
.sym 11642 lm32_cpu.memop_pc_w[10]
.sym 11644 lm32_cpu.memop_pc_w[13]
.sym 11646 $abc$42206$n2079
.sym 11648 lm32_cpu.instruction_unit.wb_data_f[27]
.sym 11649 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 11654 $abc$42206$n5712_1
.sym 11655 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 11656 $abc$42206$n5715_1
.sym 11657 shared_dat_r[1]
.sym 11659 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 11664 lm32_cpu.operand_m[3]
.sym 11668 spram_bus_adr[4]
.sym 11670 $abc$42206$n3928
.sym 11674 $abc$42206$n4766_1
.sym 11688 $PACKER_GND_NET
.sym 11698 lm32_cpu.pc_d[12]
.sym 11707 $abc$42206$n2131
.sym 11726 $PACKER_GND_NET
.sym 11756 lm32_cpu.pc_d[12]
.sym 11759 $abc$42206$n2131
.sym 11760 sys_clk_$glb_clk
.sym 11762 lm32_cpu.pc_m[13]
.sym 11763 $abc$42206$n3265_1
.sym 11764 $abc$42206$n2142
.sym 11765 $abc$42206$n3263_1
.sym 11766 spram_bus_adr[0]
.sym 11767 lm32_cpu.load_store_unit.exception_m
.sym 11768 $abc$42206$n4738_1
.sym 11769 lm32_cpu.pc_m[24]
.sym 11772 lm32_cpu.load_store_unit.exception_m
.sym 11774 $abc$42206$n3200_1
.sym 11777 $abc$42206$n5741
.sym 11779 spram_datain0[5]
.sym 11780 $abc$42206$n5727_1
.sym 11781 lm32_cpu.branch_target_d[0]
.sym 11784 shared_dat_r[9]
.sym 11786 lm32_cpu.branch_predict_x
.sym 11787 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 11788 $abc$42206$n2127
.sym 11789 lm32_cpu.data_bus_error_exception_m
.sym 11790 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 11791 $abc$42206$n4738_1
.sym 11793 lm32_cpu.valid_m
.sym 11795 lm32_cpu.write_idx_x[1]
.sym 11797 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 11804 $abc$42206$n3928
.sym 11808 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 11815 $abc$42206$n5283
.sym 11820 lm32_cpu.branch_predict_x
.sym 11821 $abc$42206$n2142
.sym 11824 lm32_cpu.load_store_unit.exception_m
.sym 11842 $abc$42206$n3928
.sym 11854 lm32_cpu.load_store_unit.exception_m
.sym 11861 lm32_cpu.branch_predict_x
.sym 11866 $abc$42206$n5283
.sym 11873 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 11882 $abc$42206$n2142
.sym 11883 sys_clk_$glb_clk
.sym 11884 lm32_cpu.rst_i_$glb_sr
.sym 11885 $abc$42206$n2122
.sym 11886 $abc$42206$n4540_1
.sym 11887 $abc$42206$n4696_1
.sym 11888 lm32_cpu.load_store_unit.d_stb_o
.sym 11889 $abc$42206$n4535
.sym 11890 lm32_cpu.write_idx_x[0]
.sym 11891 $abc$42206$n2408
.sym 11892 $abc$42206$n2127
.sym 11894 lm32_cpu.load_store_unit.exception_m
.sym 11895 lm32_cpu.load_store_unit.exception_m
.sym 11897 $abc$42206$n4866
.sym 11900 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 11901 sys_rst
.sym 11904 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 11906 $abc$42206$n4714_1
.sym 11907 $abc$42206$n3435_1
.sym 11908 $abc$42206$n3928
.sym 11909 lm32_cpu.data_bus_error_seen
.sym 11911 lm32_cpu.pc_m[29]
.sym 11912 $abc$42206$n2119
.sym 11913 lm32_cpu.pc_m[9]
.sym 11914 $abc$42206$n2408
.sym 11915 grant
.sym 11916 $abc$42206$n2127
.sym 11917 $abc$42206$n2124
.sym 11918 shared_dat_r[4]
.sym 11919 shared_dat_r[19]
.sym 11931 lm32_cpu.pc_x[0]
.sym 11933 lm32_cpu.pc_x[1]
.sym 11938 lm32_cpu.data_bus_error_seen
.sym 11939 lm32_cpu.stall_wb_load
.sym 11940 lm32_cpu.memop_pc_w[1]
.sym 11941 lm32_cpu.data_bus_error_exception_m
.sym 11942 lm32_cpu.pc_x[7]
.sym 11944 $abc$42206$n2396
.sym 11945 request[0]
.sym 11955 lm32_cpu.pc_m[1]
.sym 11960 request[0]
.sym 11961 lm32_cpu.stall_wb_load
.sym 11972 lm32_cpu.pc_x[0]
.sym 11980 lm32_cpu.pc_x[7]
.sym 11989 lm32_cpu.pc_x[1]
.sym 11995 lm32_cpu.data_bus_error_exception_m
.sym 11996 lm32_cpu.memop_pc_w[1]
.sym 11997 lm32_cpu.pc_m[1]
.sym 12003 lm32_cpu.data_bus_error_seen
.sym 12005 $abc$42206$n2396
.sym 12006 sys_clk_$glb_clk
.sym 12007 lm32_cpu.rst_i_$glb_sr
.sym 12008 lm32_cpu.pc_m[9]
.sym 12009 lm32_cpu.pc_m[22]
.sym 12010 $abc$42206$n2124
.sym 12011 lm32_cpu.valid_m
.sym 12012 lm32_cpu.pc_m[3]
.sym 12013 lm32_cpu.pc_m[17]
.sym 12014 lm32_cpu.pc_m[4]
.sym 12015 lm32_cpu.pc_m[29]
.sym 12017 lm32_cpu.m_bypass_enable_x
.sym 12020 $abc$42206$n3232_1
.sym 12021 $abc$42206$n2408
.sym 12022 spram_bus_adr[1]
.sym 12023 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 12024 $abc$42206$n4848
.sym 12025 $abc$42206$n2127
.sym 12026 $abc$42206$n5283
.sym 12028 sram_bus_dat_w[4]
.sym 12029 lm32_cpu.write_idx_x[0]
.sym 12030 sram_bus_dat_w[1]
.sym 12031 lm32_cpu.branch_target_x[5]
.sym 12032 lm32_cpu.load_store_unit.exception_m
.sym 12033 shared_dat_r[29]
.sym 12034 $abc$42206$n4511
.sym 12037 request[1]
.sym 12038 spram_datain0[7]
.sym 12039 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 12040 $abc$42206$n2408
.sym 12041 $abc$42206$n5288
.sym 12042 $abc$42206$n2127
.sym 12043 lm32_cpu.data_bus_error_exception_m
.sym 12051 $abc$42206$n2408
.sym 12059 lm32_cpu.pc_m[0]
.sym 12064 lm32_cpu.data_bus_error_exception_m
.sym 12066 lm32_cpu.memop_pc_w[4]
.sym 12067 lm32_cpu.memop_pc_w[3]
.sym 12068 lm32_cpu.memop_pc_w[0]
.sym 12071 lm32_cpu.pc_m[4]
.sym 12073 lm32_cpu.memop_pc_w[22]
.sym 12074 lm32_cpu.pc_m[22]
.sym 12077 lm32_cpu.pc_m[3]
.sym 12082 lm32_cpu.pc_m[22]
.sym 12091 lm32_cpu.pc_m[4]
.sym 12095 lm32_cpu.pc_m[3]
.sym 12102 lm32_cpu.pc_m[0]
.sym 12107 lm32_cpu.pc_m[0]
.sym 12108 lm32_cpu.data_bus_error_exception_m
.sym 12109 lm32_cpu.memop_pc_w[0]
.sym 12113 lm32_cpu.pc_m[22]
.sym 12114 lm32_cpu.memop_pc_w[22]
.sym 12115 lm32_cpu.data_bus_error_exception_m
.sym 12118 lm32_cpu.data_bus_error_exception_m
.sym 12119 lm32_cpu.pc_m[3]
.sym 12120 lm32_cpu.memop_pc_w[3]
.sym 12124 lm32_cpu.memop_pc_w[4]
.sym 12125 lm32_cpu.data_bus_error_exception_m
.sym 12127 lm32_cpu.pc_m[4]
.sym 12128 $abc$42206$n2408
.sym 12129 sys_clk_$glb_clk
.sym 12130 lm32_cpu.rst_i_$glb_sr
.sym 12131 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 12132 $abc$42206$n2119
.sym 12133 $abc$42206$n2396
.sym 12134 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 12135 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 12136 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 12137 $abc$42206$n2110
.sym 12138 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 12139 lm32_cpu.pc_x[4]
.sym 12140 $abc$42206$n4156
.sym 12141 lm32_cpu.write_idx_w[2]
.sym 12143 lm32_cpu.branch_target_x[0]
.sym 12144 spram_bus_adr[13]
.sym 12145 lm32_cpu.operand_m[5]
.sym 12146 lm32_cpu.valid_m
.sym 12148 lm32_cpu.read_idx_0_d[0]
.sym 12149 $abc$42206$n3207_1
.sym 12151 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 12153 lm32_cpu.pc_x[6]
.sym 12154 $abc$42206$n2124
.sym 12155 lm32_cpu.load_store_unit.store_data_m[17]
.sym 12156 lm32_cpu.operand_m[3]
.sym 12157 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 12158 lm32_cpu.instruction_unit.instruction_d[14]
.sym 12159 lm32_cpu.m_result_sel_compare_m
.sym 12160 $abc$42206$n2110
.sym 12161 $abc$42206$n3226_1
.sym 12162 $abc$42206$n4766_1
.sym 12163 request[1]
.sym 12165 shared_dat_r[3]
.sym 12166 lm32_cpu.load_store_unit.wb_load_complete
.sym 12172 shared_dat_r[3]
.sym 12174 shared_dat_r[9]
.sym 12178 shared_dat_r[11]
.sym 12183 $abc$42206$n2110
.sym 12186 shared_dat_r[1]
.sym 12188 shared_dat_r[4]
.sym 12193 shared_dat_r[29]
.sym 12196 lm32_cpu.read_idx_1_d[3]
.sym 12206 lm32_cpu.read_idx_1_d[3]
.sym 12218 shared_dat_r[1]
.sym 12223 shared_dat_r[29]
.sym 12231 shared_dat_r[4]
.sym 12236 shared_dat_r[3]
.sym 12241 shared_dat_r[11]
.sym 12250 shared_dat_r[9]
.sym 12251 $abc$42206$n2110
.sym 12252 sys_clk_$glb_clk
.sym 12253 lm32_cpu.rst_i_$glb_sr
.sym 12254 lm32_cpu.read_idx_1_d[3]
.sym 12255 lm32_cpu.write_idx_w[0]
.sym 12256 request[1]
.sym 12257 lm32_cpu.write_idx_w[1]
.sym 12258 lm32_cpu.read_idx_1_d[4]
.sym 12259 $abc$42206$n6038_1
.sym 12260 lm32_cpu.read_idx_0_d[3]
.sym 12261 $abc$42206$n6031_1
.sym 12262 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 12265 lm32_cpu.write_enable_q_w
.sym 12266 lm32_cpu.data_bus_error_exception_m
.sym 12267 $abc$42206$n2110
.sym 12268 lm32_cpu.write_idx_w[2]
.sym 12269 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 12271 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 12272 $abc$42206$n2396
.sym 12273 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 12274 $abc$42206$n2110
.sym 12275 $abc$42206$n4530_1
.sym 12277 $abc$42206$n4521
.sym 12278 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 12279 lm32_cpu.read_idx_0_d[1]
.sym 12280 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 12281 lm32_cpu.data_bus_error_exception_m
.sym 12282 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 12283 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 12284 lm32_cpu.operand_m[26]
.sym 12285 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 12286 $abc$42206$n2110
.sym 12287 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 12288 $abc$42206$n4511
.sym 12289 lm32_cpu.write_idx_w[0]
.sym 12294 $abc$42206$n3222_1_$glb_clk
.sym 12295 lm32_cpu.m_result_sel_compare_m
.sym 12296 $abc$42206$n4720_1
.sym 12297 lm32_cpu.operand_m[16]
.sym 12302 $abc$42206$n3222_1_$glb_clk
.sym 12303 $abc$42206$n4746_1
.sym 12304 lm32_cpu.load_store_unit.exception_m
.sym 12305 $abc$42206$n2308
.sym 12314 request[0]
.sym 12315 lm32_cpu.exception_w
.sym 12316 lm32_cpu.operand_m[3]
.sym 12317 $abc$42206$n4521
.sym 12318 lm32_cpu.load_store_unit.exception_m
.sym 12319 lm32_cpu.valid_w
.sym 12320 lm32_cpu.write_idx_w[0]
.sym 12321 $abc$42206$n3226_1
.sym 12322 lm32_cpu.valid_m
.sym 12328 lm32_cpu.valid_m
.sym 12329 $abc$42206$n3226_1
.sym 12334 lm32_cpu.valid_w
.sym 12337 lm32_cpu.exception_w
.sym 12343 $abc$42206$n2308
.sym 12346 request[0]
.sym 12348 $abc$42206$n3222_1_$glb_clk
.sym 12349 $abc$42206$n4521
.sym 12352 lm32_cpu.load_store_unit.exception_m
.sym 12358 $abc$42206$n4720_1
.sym 12359 lm32_cpu.m_result_sel_compare_m
.sym 12360 lm32_cpu.operand_m[3]
.sym 12361 lm32_cpu.load_store_unit.exception_m
.sym 12364 lm32_cpu.operand_m[16]
.sym 12365 lm32_cpu.load_store_unit.exception_m
.sym 12366 lm32_cpu.m_result_sel_compare_m
.sym 12367 $abc$42206$n4746_1
.sym 12371 lm32_cpu.write_idx_w[0]
.sym 12375 sys_clk_$glb_clk
.sym 12376 lm32_cpu.rst_i_$glb_sr
.sym 12377 $abc$42206$n6351_1
.sym 12378 $abc$42206$n6352_1
.sym 12379 $abc$42206$n4177_1
.sym 12380 $abc$42206$n4176_1
.sym 12381 $abc$42206$n4178_1
.sym 12382 lm32_cpu.load_store_unit.wb_load_complete
.sym 12383 $abc$42206$n6036_1
.sym 12384 $abc$42206$n4179_1
.sym 12385 sram_bus_dat_w[2]
.sym 12386 lm32_cpu.branch_predict_x
.sym 12388 sram_bus_dat_w[2]
.sym 12389 $abc$42206$n6034_1
.sym 12390 lm32_cpu.read_idx_0_d[3]
.sym 12391 $abc$42206$n6037_1
.sym 12392 lm32_cpu.write_idx_w[1]
.sym 12393 lm32_cpu.write_idx_w[1]
.sym 12394 lm32_cpu.decoder.branch_offset[20]
.sym 12395 lm32_cpu.branch_target_x[2]
.sym 12396 lm32_cpu.data_bus_error_exception_m
.sym 12397 request[0]
.sym 12398 lm32_cpu.m_result_sel_compare_m
.sym 12401 lm32_cpu.read_idx_0_d[2]
.sym 12402 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 12403 lm32_cpu.read_idx_0_d[0]
.sym 12404 $abc$42206$n2127
.sym 12405 lm32_cpu.operand_m[6]
.sym 12406 $abc$42206$n2408
.sym 12407 lm32_cpu.write_idx_w[3]
.sym 12408 lm32_cpu.pc_m[29]
.sym 12409 $abc$42206$n2124
.sym 12410 lm32_cpu.operand_w[16]
.sym 12411 lm32_cpu.write_idx_w[2]
.sym 12412 lm32_cpu.write_idx_w[0]
.sym 12418 lm32_cpu.valid_w
.sym 12422 lm32_cpu.write_idx_m[4]
.sym 12423 lm32_cpu.operand_m[6]
.sym 12424 lm32_cpu.load_store_unit.exception_m
.sym 12425 $abc$42206$n2396
.sym 12426 lm32_cpu.write_idx_m[2]
.sym 12429 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 12430 lm32_cpu.write_enable_w
.sym 12431 lm32_cpu.m_result_sel_compare_m
.sym 12432 lm32_cpu.write_idx_m[3]
.sym 12444 lm32_cpu.write_enable_m
.sym 12448 $abc$42206$n4726_1
.sym 12453 lm32_cpu.write_idx_m[4]
.sym 12457 lm32_cpu.write_idx_m[2]
.sym 12463 lm32_cpu.valid_w
.sym 12464 lm32_cpu.write_enable_w
.sym 12469 lm32_cpu.operand_m[6]
.sym 12470 lm32_cpu.load_store_unit.exception_m
.sym 12471 $abc$42206$n4726_1
.sym 12472 lm32_cpu.m_result_sel_compare_m
.sym 12476 lm32_cpu.write_enable_m
.sym 12482 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 12488 $abc$42206$n2396
.sym 12495 lm32_cpu.write_idx_m[3]
.sym 12498 sys_clk_$glb_clk
.sym 12499 lm32_cpu.rst_i_$glb_sr
.sym 12500 lm32_cpu.read_idx_0_d[1]
.sym 12501 lm32_cpu.read_idx_0_d[4]
.sym 12502 $abc$42206$n6353_1
.sym 12503 lm32_cpu.operand_w[4]
.sym 12504 lm32_cpu.read_idx_1_d[0]
.sym 12505 lm32_cpu.read_idx_1_d[1]
.sym 12506 lm32_cpu.read_idx_0_d[2]
.sym 12507 lm32_cpu.read_idx_0_d[0]
.sym 12508 $abc$42206$n4902
.sym 12509 lm32_cpu.pc_f[24]
.sym 12510 spram_datain0[1]
.sym 12512 $abc$42206$n4848
.sym 12514 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 12515 $abc$42206$n4176_1
.sym 12516 lm32_cpu.read_idx_1_d[3]
.sym 12517 sram_bus_dat_w[3]
.sym 12518 lm32_cpu.sign_extend_x
.sym 12520 lm32_cpu.write_idx_m[3]
.sym 12522 lm32_cpu.write_idx_m[2]
.sym 12523 lm32_cpu.write_idx_x[0]
.sym 12524 lm32_cpu.w_result[4]
.sym 12525 $abc$42206$n2408
.sym 12526 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 12527 lm32_cpu.operand_w[6]
.sym 12528 lm32_cpu.operand_w[5]
.sym 12529 sram_bus_dat_w[0]
.sym 12530 spram_datain0[7]
.sym 12531 lm32_cpu.load_store_unit.data_w[3]
.sym 12532 lm32_cpu.load_store_unit.data_w[22]
.sym 12533 $abc$42206$n2396
.sym 12534 $abc$42206$n2127
.sym 12535 lm32_cpu.data_bus_error_exception_m
.sym 12541 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 12544 $abc$42206$n4752_1
.sym 12547 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 12549 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 12551 lm32_cpu.operand_m[5]
.sym 12554 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 12555 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 12557 lm32_cpu.load_store_unit.exception_m
.sym 12565 $abc$42206$n4724_1
.sym 12569 lm32_cpu.operand_m[19]
.sym 12570 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 12572 lm32_cpu.m_result_sel_compare_m
.sym 12574 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 12581 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 12587 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 12592 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 12598 lm32_cpu.load_store_unit.exception_m
.sym 12599 $abc$42206$n4752_1
.sym 12600 lm32_cpu.m_result_sel_compare_m
.sym 12601 lm32_cpu.operand_m[19]
.sym 12605 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 12610 lm32_cpu.m_result_sel_compare_m
.sym 12611 lm32_cpu.operand_m[5]
.sym 12612 lm32_cpu.load_store_unit.exception_m
.sym 12613 $abc$42206$n4724_1
.sym 12617 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 12621 sys_clk_$glb_clk
.sym 12622 lm32_cpu.rst_i_$glb_sr
.sym 12623 $abc$42206$n3626
.sym 12624 $abc$42206$n3644
.sym 12625 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 12626 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 12627 $abc$42206$n3698
.sym 12628 lm32_cpu.load_store_unit.d_we_o
.sym 12629 lm32_cpu.w_result[4]
.sym 12630 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 12631 $abc$42206$n2308
.sym 12632 lm32_cpu.pc_d[12]
.sym 12633 $abc$42206$n6135_1
.sym 12635 sram_bus_dat_w[1]
.sym 12636 lm32_cpu.read_idx_0_d[2]
.sym 12637 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 12638 lm32_cpu.write_idx_w[4]
.sym 12639 $abc$42206$n4169
.sym 12640 lm32_cpu.read_idx_0_d[0]
.sym 12641 lm32_cpu.load_store_unit.data_w[10]
.sym 12643 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 12644 lm32_cpu.load_store_unit.store_data_m[9]
.sym 12645 lm32_cpu.load_store_unit.store_data_x[8]
.sym 12646 $abc$42206$n6353_1
.sym 12647 $abc$42206$n6353_1
.sym 12648 lm32_cpu.load_store_unit.data_w[10]
.sym 12649 lm32_cpu.load_store_unit.size_w[1]
.sym 12650 lm32_cpu.load_store_unit.d_we_o
.sym 12651 request[1]
.sym 12652 lm32_cpu.write_idx_w[3]
.sym 12653 lm32_cpu.load_store_unit.store_data_x[9]
.sym 12654 lm32_cpu.w_result[6]
.sym 12655 $abc$42206$n4766_1
.sym 12656 sram_bus_dat_w[7]
.sym 12657 lm32_cpu.load_store_unit.size_w[0]
.sym 12658 lm32_cpu.load_store_unit.store_data_m[17]
.sym 12664 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 12665 lm32_cpu.load_store_unit.data_w[20]
.sym 12666 lm32_cpu.load_store_unit.data_w[12]
.sym 12667 lm32_cpu.load_store_unit.data_w[27]
.sym 12670 $abc$42206$n3402_1
.sym 12671 lm32_cpu.operand_w[1]
.sym 12673 $abc$42206$n3969
.sym 12675 lm32_cpu.w_result_sel_load_w
.sym 12676 $abc$42206$n3400
.sym 12677 lm32_cpu.load_store_unit.data_w[19]
.sym 12678 $abc$42206$n3910
.sym 12679 lm32_cpu.load_store_unit.data_w[11]
.sym 12682 lm32_cpu.load_store_unit.size_w[0]
.sym 12683 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 12684 $abc$42206$n3400
.sym 12685 lm32_cpu.operand_w[3]
.sym 12690 lm32_cpu.load_store_unit.size_w[1]
.sym 12691 lm32_cpu.load_store_unit.data_w[3]
.sym 12692 $abc$42206$n3968_1
.sym 12694 $abc$42206$n3912
.sym 12697 lm32_cpu.load_store_unit.size_w[0]
.sym 12698 lm32_cpu.load_store_unit.size_w[1]
.sym 12700 lm32_cpu.load_store_unit.data_w[27]
.sym 12703 $abc$42206$n3912
.sym 12704 lm32_cpu.load_store_unit.data_w[11]
.sym 12705 $abc$42206$n3400
.sym 12706 lm32_cpu.load_store_unit.data_w[3]
.sym 12709 lm32_cpu.load_store_unit.data_w[12]
.sym 12710 lm32_cpu.load_store_unit.data_w[20]
.sym 12711 $abc$42206$n3400
.sym 12712 $abc$42206$n3910
.sym 12715 lm32_cpu.load_store_unit.data_w[27]
.sym 12716 lm32_cpu.load_store_unit.data_w[11]
.sym 12717 lm32_cpu.operand_w[1]
.sym 12718 lm32_cpu.load_store_unit.size_w[0]
.sym 12721 lm32_cpu.load_store_unit.data_w[19]
.sym 12722 lm32_cpu.load_store_unit.data_w[27]
.sym 12723 $abc$42206$n3402_1
.sym 12724 $abc$42206$n3910
.sym 12727 $abc$42206$n3968_1
.sym 12728 $abc$42206$n3969
.sym 12729 lm32_cpu.operand_w[3]
.sym 12730 lm32_cpu.w_result_sel_load_w
.sym 12733 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 12739 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 12744 sys_clk_$glb_clk
.sym 12745 lm32_cpu.rst_i_$glb_sr
.sym 12746 $abc$42206$n4768_1
.sym 12747 lm32_cpu.load_store_unit.data_w[0]
.sym 12748 lm32_cpu.load_store_unit.data_w[6]
.sym 12749 lm32_cpu.w_result[24]
.sym 12750 lm32_cpu.operand_w[24]
.sym 12751 lm32_cpu.load_store_unit.data_w[24]
.sym 12752 lm32_cpu.operand_w[26]
.sym 12753 $abc$42206$n3554_1
.sym 12754 lm32_cpu.branch_target_x[5]
.sym 12755 lm32_cpu.load_store_unit.store_data_x[9]
.sym 12756 lm32_cpu.load_store_unit.store_data_x[9]
.sym 12758 $abc$42206$n2178
.sym 12759 lm32_cpu.w_result[4]
.sym 12760 lm32_cpu.w_result[3]
.sym 12761 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 12762 lm32_cpu.load_store_unit.data_w[12]
.sym 12765 spram_datain0[5]
.sym 12766 $abc$42206$n3910
.sym 12767 lm32_cpu.operand_w[1]
.sym 12768 lm32_cpu.m_result_sel_compare_m
.sym 12769 lm32_cpu.operand_m[14]
.sym 12770 lm32_cpu.write_idx_w[0]
.sym 12772 $abc$42206$n3827_1
.sym 12773 lm32_cpu.data_bus_error_exception_m
.sym 12774 $abc$42206$n4848
.sym 12775 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 12776 $abc$42206$n4027
.sym 12777 lm32_cpu.w_result[3]
.sym 12778 $abc$42206$n2110
.sym 12781 lm32_cpu.operand_m[26]
.sym 12787 $abc$42206$n3911
.sym 12788 $abc$42206$n3400
.sym 12789 $abc$42206$n2408
.sym 12790 lm32_cpu.load_store_unit.data_w[30]
.sym 12792 lm32_cpu.load_store_unit.size_w[0]
.sym 12793 lm32_cpu.w_result_sel_load_w
.sym 12794 lm32_cpu.load_store_unit.data_w[8]
.sym 12796 lm32_cpu.load_store_unit.size_w[1]
.sym 12797 lm32_cpu.operand_w[6]
.sym 12798 $abc$42206$n3909
.sym 12799 $abc$42206$n3931
.sym 12801 lm32_cpu.load_store_unit.data_w[16]
.sym 12802 lm32_cpu.pc_m[25]
.sym 12804 lm32_cpu.load_store_unit.data_w[22]
.sym 12805 $abc$42206$n3930
.sym 12807 $abc$42206$n3910
.sym 12809 $abc$42206$n3402_1
.sym 12810 $abc$42206$n3402_1
.sym 12811 lm32_cpu.operand_w[5]
.sym 12812 lm32_cpu.load_store_unit.data_w[0]
.sym 12814 $abc$42206$n3912
.sym 12816 lm32_cpu.load_store_unit.data_w[24]
.sym 12817 lm32_cpu.w_result_sel_load_w
.sym 12818 lm32_cpu.operand_w[1]
.sym 12822 lm32_cpu.pc_m[25]
.sym 12826 lm32_cpu.w_result_sel_load_w
.sym 12827 $abc$42206$n3911
.sym 12828 lm32_cpu.operand_w[6]
.sym 12829 $abc$42206$n3909
.sym 12832 lm32_cpu.load_store_unit.data_w[24]
.sym 12833 lm32_cpu.load_store_unit.data_w[8]
.sym 12834 lm32_cpu.operand_w[1]
.sym 12835 lm32_cpu.load_store_unit.size_w[0]
.sym 12838 lm32_cpu.load_store_unit.data_w[30]
.sym 12839 $abc$42206$n3910
.sym 12840 lm32_cpu.load_store_unit.data_w[22]
.sym 12841 $abc$42206$n3402_1
.sym 12844 lm32_cpu.load_store_unit.data_w[0]
.sym 12845 $abc$42206$n3400
.sym 12846 $abc$42206$n3912
.sym 12847 lm32_cpu.load_store_unit.data_w[8]
.sym 12850 $abc$42206$n3931
.sym 12851 lm32_cpu.w_result_sel_load_w
.sym 12852 lm32_cpu.operand_w[5]
.sym 12853 $abc$42206$n3930
.sym 12857 lm32_cpu.load_store_unit.size_w[0]
.sym 12858 lm32_cpu.load_store_unit.size_w[1]
.sym 12859 lm32_cpu.load_store_unit.data_w[22]
.sym 12862 $abc$42206$n3402_1
.sym 12863 lm32_cpu.load_store_unit.data_w[24]
.sym 12864 lm32_cpu.load_store_unit.data_w[16]
.sym 12865 $abc$42206$n3910
.sym 12866 $abc$42206$n2408
.sym 12867 sys_clk_$glb_clk
.sym 12868 lm32_cpu.rst_i_$glb_sr
.sym 12869 lm32_cpu.operand_w[9]
.sym 12870 lm32_cpu.w_result[26]
.sym 12871 lm32_cpu.load_store_unit.data_w[18]
.sym 12872 $abc$42206$n3518_1
.sym 12873 lm32_cpu.load_store_unit.data_w[26]
.sym 12874 lm32_cpu.operand_w[2]
.sym 12875 lm32_cpu.load_store_unit.data_w[17]
.sym 12876 $abc$42206$n4277
.sym 12877 lm32_cpu.operand_m[24]
.sym 12878 lm32_cpu.store_operand_x[2]
.sym 12882 lm32_cpu.pc_m[25]
.sym 12883 lm32_cpu.w_result[5]
.sym 12885 lm32_cpu.w_result[6]
.sym 12886 $abc$42206$n3928
.sym 12887 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 12889 lm32_cpu.w_result_sel_load_w
.sym 12893 lm32_cpu.write_idx_w[0]
.sym 12894 lm32_cpu.write_idx_w[3]
.sym 12895 lm32_cpu.w_result[17]
.sym 12896 lm32_cpu.write_idx_w[2]
.sym 12897 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 12898 $abc$42206$n4028
.sym 12899 $abc$42206$n2408
.sym 12900 lm32_cpu.pc_m[29]
.sym 12901 $abc$42206$n4030
.sym 12903 lm32_cpu.load_store_unit.size_w[1]
.sym 12904 $abc$42206$n2127
.sym 12912 lm32_cpu.load_store_unit.data_w[2]
.sym 12914 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 12915 lm32_cpu.load_store_unit.size_w[0]
.sym 12918 lm32_cpu.load_store_unit.data_w[10]
.sym 12921 lm32_cpu.load_store_unit.data_w[1]
.sym 12922 lm32_cpu.load_store_unit.data_w[9]
.sym 12924 lm32_cpu.load_store_unit.size_m[0]
.sym 12927 lm32_cpu.load_store_unit.size_w[1]
.sym 12930 $abc$42206$n3400
.sym 12931 $abc$42206$n3912
.sym 12935 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 12936 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 12937 lm32_cpu.load_store_unit.data_w[30]
.sym 12939 lm32_cpu.load_store_unit.size_m[1]
.sym 12943 lm32_cpu.load_store_unit.data_w[2]
.sym 12944 lm32_cpu.load_store_unit.data_w[10]
.sym 12945 $abc$42206$n3400
.sym 12946 $abc$42206$n3912
.sym 12950 lm32_cpu.load_store_unit.size_m[1]
.sym 12957 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 12964 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 12968 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 12975 lm32_cpu.load_store_unit.size_m[0]
.sym 12979 lm32_cpu.load_store_unit.data_w[30]
.sym 12980 lm32_cpu.load_store_unit.size_w[0]
.sym 12982 lm32_cpu.load_store_unit.size_w[1]
.sym 12985 $abc$42206$n3912
.sym 12986 $abc$42206$n3400
.sym 12987 lm32_cpu.load_store_unit.data_w[9]
.sym 12988 lm32_cpu.load_store_unit.data_w[1]
.sym 12990 sys_clk_$glb_clk
.sym 12991 lm32_cpu.rst_i_$glb_sr
.sym 12992 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 12993 $abc$42206$n3680
.sym 12994 lm32_cpu.w_result[21]
.sym 12995 lm32_cpu.w_result[28]
.sym 12996 $abc$42206$n3988
.sym 12997 $abc$42206$n3662
.sym 12998 lm32_cpu.w_result[2]
.sym 12999 lm32_cpu.w_result[17]
.sym 13000 lm32_cpu.x_result[19]
.sym 13004 lm32_cpu.w_result[27]
.sym 13005 lm32_cpu.pc_m[19]
.sym 13006 spram_bus_adr[1]
.sym 13007 $abc$42206$n3499
.sym 13008 lm32_cpu.load_store_unit.size_w[1]
.sym 13009 $abc$42206$n4277
.sym 13012 $abc$42206$n3463
.sym 13013 lm32_cpu.w_result[26]
.sym 13014 lm32_cpu.w_result[29]
.sym 13016 lm32_cpu.load_store_unit.data_w[31]
.sym 13017 $abc$42206$n4742_1
.sym 13018 lm32_cpu.w_result_sel_load_w
.sym 13019 $abc$42206$n2127
.sym 13020 $abc$42206$n3444_1
.sym 13021 lm32_cpu.w_result[4]
.sym 13022 spram_datain0[7]
.sym 13024 lm32_cpu.operand_m[21]
.sym 13025 sram_bus_dat_w[0]
.sym 13026 $abc$42206$n6825
.sym 13027 $abc$42206$n4006
.sym 13034 lm32_cpu.load_store_unit.size_w[1]
.sym 13035 lm32_cpu.load_store_unit.data_w[10]
.sym 13037 lm32_cpu.load_store_unit.data_w[26]
.sym 13038 lm32_cpu.load_store_unit.size_w[0]
.sym 13041 $abc$42206$n3720
.sym 13042 lm32_cpu.operand_w[1]
.sym 13043 lm32_cpu.w_result_sel_load_w
.sym 13044 $abc$42206$n3401_1
.sym 13048 $abc$42206$n4027
.sym 13049 lm32_cpu.load_store_unit.data_w[23]
.sym 13056 lm32_cpu.operand_w[0]
.sym 13057 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 13058 $abc$42206$n4028
.sym 13059 $abc$42206$n3409
.sym 13061 $abc$42206$n4030
.sym 13062 lm32_cpu.load_store_unit.exception_m
.sym 13064 lm32_cpu.operand_w[0]
.sym 13069 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 13072 $abc$42206$n3409
.sym 13073 lm32_cpu.load_store_unit.data_w[10]
.sym 13074 $abc$42206$n3720
.sym 13075 lm32_cpu.load_store_unit.data_w[26]
.sym 13079 lm32_cpu.load_store_unit.size_w[1]
.sym 13080 lm32_cpu.operand_w[1]
.sym 13081 lm32_cpu.load_store_unit.size_w[0]
.sym 13084 lm32_cpu.load_store_unit.size_w[1]
.sym 13085 lm32_cpu.operand_w[0]
.sym 13086 lm32_cpu.load_store_unit.size_w[0]
.sym 13087 lm32_cpu.operand_w[1]
.sym 13091 lm32_cpu.load_store_unit.size_w[1]
.sym 13092 lm32_cpu.load_store_unit.data_w[23]
.sym 13093 lm32_cpu.load_store_unit.size_w[0]
.sym 13096 lm32_cpu.w_result_sel_load_w
.sym 13097 $abc$42206$n4027
.sym 13098 lm32_cpu.operand_w[0]
.sym 13099 $abc$42206$n4028
.sym 13103 $abc$42206$n3409
.sym 13104 $abc$42206$n3401_1
.sym 13110 $abc$42206$n4030
.sym 13111 lm32_cpu.load_store_unit.exception_m
.sym 13113 sys_clk_$glb_clk
.sym 13114 lm32_cpu.rst_i_$glb_sr
.sym 13115 lm32_cpu.operand_w[14]
.sym 13116 lm32_cpu.operand_w[28]
.sym 13117 lm32_cpu.operand_w[17]
.sym 13118 $abc$42206$n6825
.sym 13119 lm32_cpu.operand_w[21]
.sym 13120 lm32_cpu.load_store_unit.data_w[15]
.sym 13121 lm32_cpu.operand_w[12]
.sym 13122 $abc$42206$n4007
.sym 13123 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 13127 lm32_cpu.branch_target_x[8]
.sym 13128 lm32_cpu.w_result[2]
.sym 13129 lm32_cpu.w_result[0]
.sym 13130 lm32_cpu.w_result[28]
.sym 13131 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 13134 $abc$42206$n3481
.sym 13135 $abc$42206$n3402_1
.sym 13136 spram_datain0[0]
.sym 13137 lm32_cpu.w_result[23]
.sym 13138 spram_datain0[6]
.sym 13139 lm32_cpu.w_result[21]
.sym 13140 sram_bus_dat_w[7]
.sym 13141 lm32_cpu.w_result[1]
.sym 13142 lm32_cpu.w_result[6]
.sym 13143 lm32_cpu.load_store_unit.d_we_o
.sym 13144 lm32_cpu.w_result[31]
.sym 13145 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13146 lm32_cpu.w_result[0]
.sym 13147 lm32_cpu.w_result[2]
.sym 13148 $abc$42206$n3444_1
.sym 13149 lm32_cpu.w_result[17]
.sym 13150 lm32_cpu.load_store_unit.store_data_x[9]
.sym 13156 lm32_cpu.load_store_unit.data_w[9]
.sym 13158 $abc$42206$n3409
.sym 13159 $abc$42206$n3398_1
.sym 13160 lm32_cpu.load_store_unit.data_w[25]
.sym 13164 lm32_cpu.load_store_unit.data_w[23]
.sym 13165 lm32_cpu.operand_w[1]
.sym 13166 lm32_cpu.load_store_unit.size_w[0]
.sym 13167 $abc$42206$n3401_1
.sym 13168 lm32_cpu.w_result_sel_load_w
.sym 13169 $abc$42206$n3404_1
.sym 13170 lm32_cpu.m_result_sel_compare_m
.sym 13173 $abc$42206$n3409
.sym 13174 lm32_cpu.operand_m[1]
.sym 13175 lm32_cpu.load_store_unit.size_w[1]
.sym 13176 lm32_cpu.load_store_unit.data_w[31]
.sym 13179 $abc$42206$n4007
.sym 13180 $abc$42206$n3720
.sym 13182 lm32_cpu.load_store_unit.exception_m
.sym 13183 $abc$42206$n3402_1
.sym 13184 $abc$42206$n3400
.sym 13185 lm32_cpu.load_store_unit.data_w[15]
.sym 13186 $abc$42206$n3399_1
.sym 13187 $abc$42206$n4006
.sym 13189 lm32_cpu.operand_w[1]
.sym 13190 lm32_cpu.load_store_unit.size_w[0]
.sym 13191 lm32_cpu.load_store_unit.data_w[15]
.sym 13192 lm32_cpu.load_store_unit.size_w[1]
.sym 13195 lm32_cpu.load_store_unit.exception_m
.sym 13197 lm32_cpu.m_result_sel_compare_m
.sym 13198 lm32_cpu.operand_m[1]
.sym 13203 lm32_cpu.load_store_unit.data_w[15]
.sym 13204 $abc$42206$n3720
.sym 13208 $abc$42206$n3402_1
.sym 13209 $abc$42206$n3399_1
.sym 13210 lm32_cpu.load_store_unit.data_w[31]
.sym 13213 $abc$42206$n3409
.sym 13214 $abc$42206$n3398_1
.sym 13215 $abc$42206$n3404_1
.sym 13216 lm32_cpu.load_store_unit.data_w[23]
.sym 13219 lm32_cpu.w_result_sel_load_w
.sym 13220 lm32_cpu.operand_w[1]
.sym 13221 $abc$42206$n4007
.sym 13222 $abc$42206$n4006
.sym 13225 $abc$42206$n3401_1
.sym 13226 lm32_cpu.load_store_unit.data_w[23]
.sym 13227 lm32_cpu.load_store_unit.data_w[15]
.sym 13228 $abc$42206$n3400
.sym 13231 $abc$42206$n3720
.sym 13232 lm32_cpu.load_store_unit.data_w[9]
.sym 13233 $abc$42206$n3409
.sym 13234 lm32_cpu.load_store_unit.data_w[25]
.sym 13236 sys_clk_$glb_clk
.sym 13237 lm32_cpu.rst_i_$glb_sr
.sym 13238 lm32_cpu.w_result[13]
.sym 13239 lm32_cpu.w_result[12]
.sym 13240 $abc$42206$n3826
.sym 13241 lm32_cpu.w_result[14]
.sym 13242 lm32_cpu.w_result[9]
.sym 13243 lm32_cpu.w_result[15]
.sym 13244 lm32_cpu.w_result[10]
.sym 13245 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 13246 $abc$42206$n3435_1
.sym 13247 lm32_cpu.load_store_unit.exception_m
.sym 13250 $abc$42206$n3714
.sym 13251 lm32_cpu.w_result[5]
.sym 13252 grant
.sym 13253 lm32_cpu.write_idx_w[4]
.sym 13255 $abc$42206$n4756_1
.sym 13256 lm32_cpu.write_enable_q_w
.sym 13257 $abc$42206$n4770_1
.sym 13258 lm32_cpu.operand_m[28]
.sym 13259 lm32_cpu.load_store_unit.store_data_m[3]
.sym 13260 $abc$42206$n3890_1
.sym 13261 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13262 lm32_cpu.w_result[11]
.sym 13263 lm32_cpu.w_result[9]
.sym 13264 lm32_cpu.w_result[14]
.sym 13265 lm32_cpu.w_result[3]
.sym 13266 sram_bus_dat_w[2]
.sym 13268 lm32_cpu.w_result[8]
.sym 13269 $abc$42206$n3827_1
.sym 13270 lm32_cpu.w_result[31]
.sym 13271 lm32_cpu.m_result_sel_compare_m
.sym 13273 lm32_cpu.data_bus_error_exception_m
.sym 13280 $abc$42206$n3408_1
.sym 13283 $abc$42206$n3409
.sym 13284 lm32_cpu.load_store_unit.size_w[1]
.sym 13285 lm32_cpu.load_store_unit.data_w[31]
.sym 13286 $abc$42206$n3403
.sym 13287 $abc$42206$n3406
.sym 13288 $abc$42206$n3408_1
.sym 13289 $abc$42206$n3719
.sym 13290 $abc$42206$n3407_1
.sym 13291 $abc$42206$n3409
.sym 13293 $abc$42206$n3397
.sym 13294 lm32_cpu.load_store_unit.size_w[0]
.sym 13297 $abc$42206$n2127
.sym 13300 $abc$42206$n3718
.sym 13304 lm32_cpu.load_store_unit.sign_extend_w
.sym 13305 lm32_cpu.load_store_unit.store_data_m[3]
.sym 13308 $abc$42206$n3404_1
.sym 13310 $abc$42206$n3410_1
.sym 13312 $abc$42206$n3407_1
.sym 13313 $abc$42206$n3403
.sym 13314 $abc$42206$n3410_1
.sym 13315 $abc$42206$n3397
.sym 13318 $abc$42206$n3409
.sym 13319 lm32_cpu.load_store_unit.sign_extend_w
.sym 13321 lm32_cpu.load_store_unit.data_w[31]
.sym 13325 $abc$42206$n3397
.sym 13326 $abc$42206$n3408_1
.sym 13327 $abc$42206$n3403
.sym 13330 $abc$42206$n3408_1
.sym 13331 lm32_cpu.load_store_unit.data_w[31]
.sym 13332 lm32_cpu.load_store_unit.size_w[1]
.sym 13333 lm32_cpu.load_store_unit.size_w[0]
.sym 13339 lm32_cpu.load_store_unit.store_data_m[3]
.sym 13343 $abc$42206$n3404_1
.sym 13345 lm32_cpu.load_store_unit.sign_extend_w
.sym 13348 $abc$42206$n3409
.sym 13349 $abc$42206$n3719
.sym 13350 lm32_cpu.load_store_unit.data_w[31]
.sym 13351 $abc$42206$n3718
.sym 13354 $abc$42206$n3406
.sym 13355 lm32_cpu.load_store_unit.sign_extend_w
.sym 13357 $abc$42206$n3404_1
.sym 13358 $abc$42206$n2127
.sym 13359 sys_clk_$glb_clk
.sym 13360 lm32_cpu.rst_i_$glb_sr
.sym 13361 lm32_cpu.operand_w[11]
.sym 13362 lm32_cpu.w_result[8]
.sym 13363 lm32_cpu.operand_w[31]
.sym 13364 lm32_cpu.operand_w[10]
.sym 13365 lm32_cpu.operand_w[8]
.sym 13366 lm32_cpu.operand_w[13]
.sym 13367 lm32_cpu.w_result[11]
.sym 13368 lm32_cpu.operand_w[15]
.sym 13372 sram_bus_dat_w[2]
.sym 13373 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13374 lm32_cpu.w_result[10]
.sym 13375 lm32_cpu.write_enable_q_w
.sym 13376 $abc$42206$n3865_1
.sym 13377 lm32_cpu.operand_m[29]
.sym 13378 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 13380 lm32_cpu.w_result[13]
.sym 13381 $abc$42206$n3764
.sym 13382 $abc$42206$n3764
.sym 13383 sram_bus_dat_w[7]
.sym 13384 $abc$42206$n6570
.sym 13385 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13386 lm32_cpu.pc_m[26]
.sym 13388 lm32_cpu.pc_m[29]
.sym 13391 $abc$42206$n2408
.sym 13394 sram_bus_dat_w[2]
.sym 13395 $abc$42206$n7
.sym 13396 $abc$42206$n2127
.sym 13402 sram_bus_dat_w[3]
.sym 13404 lm32_cpu.w_result_sel_load_w
.sym 13405 lm32_cpu.load_store_unit.sign_extend_w
.sym 13408 $abc$42206$n3398_1
.sym 13410 lm32_cpu.load_store_unit.size_w[1]
.sym 13411 $abc$42206$n6158_1
.sym 13412 $abc$42206$n3242_1
.sym 13413 $abc$42206$n7415
.sym 13420 $abc$42206$n6135_1
.sym 13428 lm32_cpu.operand_w[31]
.sym 13436 $abc$42206$n3242_1
.sym 13442 sram_bus_dat_w[3]
.sym 13453 lm32_cpu.load_store_unit.size_w[1]
.sym 13454 $abc$42206$n6135_1
.sym 13455 lm32_cpu.load_store_unit.sign_extend_w
.sym 13456 $abc$42206$n3398_1
.sym 13465 lm32_cpu.load_store_unit.size_w[1]
.sym 13466 $abc$42206$n3398_1
.sym 13467 lm32_cpu.load_store_unit.sign_extend_w
.sym 13468 $abc$42206$n6158_1
.sym 13471 $abc$42206$n3398_1
.sym 13473 lm32_cpu.w_result_sel_load_w
.sym 13474 lm32_cpu.load_store_unit.sign_extend_w
.sym 13477 lm32_cpu.operand_w[31]
.sym 13480 lm32_cpu.w_result_sel_load_w
.sym 13481 $abc$42206$n7415
.sym 13482 sys_clk_$glb_clk
.sym 13484 $abc$42206$n4734_1
.sym 13486 lm32_cpu.memop_pc_w[8]
.sym 13487 lm32_cpu.memop_pc_w[26]
.sym 13488 lm32_cpu.memop_pc_w[29]
.sym 13489 $PACKER_VCC_NET_$glb_clk
.sym 13490 $abc$42206$n4770_1
.sym 13491 $abc$42206$n4776
.sym 13492 $abc$42206$n4728_1
.sym 13495 $abc$42206$n4728_1
.sym 13497 lm32_cpu.w_result[11]
.sym 13498 $abc$42206$n3242_1
.sym 13499 $abc$42206$n7415
.sym 13500 storage[12][3]
.sym 13501 lm32_cpu.write_enable_q_w
.sym 13504 sram_bus_dat_w[1]
.sym 13505 $abc$42206$n4740_1
.sym 13506 sram_bus_dat_w[3]
.sym 13508 sram_bus_dat_w[7]
.sym 13511 lm32_cpu.operand_w[9]
.sym 13512 sram_bus_dat_w[0]
.sym 13514 spram_datain0[7]
.sym 13516 lm32_cpu.w_result[11]
.sym 13519 $abc$42206$n3410_1
.sym 13525 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 13526 grant
.sym 13527 spram_datain0[0]
.sym 13532 spram_datain0[7]
.sym 13534 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 13538 spram_datain0[2]
.sym 13545 lm32_cpu.load_store_unit.store_data_x[9]
.sym 13555 $abc$42206$n4770_1
.sym 13561 $abc$42206$n4770_1
.sym 13570 spram_datain0[2]
.sym 13577 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 13578 grant
.sym 13583 spram_datain0[7]
.sym 13591 lm32_cpu.load_store_unit.store_data_x[9]
.sym 13594 spram_datain0[0]
.sym 13601 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 13602 grant
.sym 13605 sys_clk_$glb_clk
.sym 13606 sys_rst_$glb_sr
.sym 13608 $abc$42206$n48
.sym 13609 $abc$42206$n46
.sym 13610 spiflash_sr[26]
.sym 13611 $abc$42206$n42
.sym 13612 lm32_cpu.operand_m[23]
.sym 13615 sram_bus_dat_w[7]
.sym 13616 lm32_cpu.write_idx_w[2]
.sym 13619 sram_bus_dat_w[3]
.sym 13622 $abc$42206$n4401_1
.sym 13623 lm32_cpu.write_idx_w[4]
.sym 13624 sram_bus_dat_w[4]
.sym 13625 sram_bus_dat_w[1]
.sym 13626 $abc$42206$n5896
.sym 13627 lm32_cpu.write_idx_w[3]
.sym 13629 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 13630 spram_datain0[0]
.sym 13631 lm32_cpu.load_store_unit.store_data_x[9]
.sym 13632 sram_bus_dat_w[2]
.sym 13633 lm32_cpu.pc_x[18]
.sym 13634 lm32_cpu.pc_m[5]
.sym 13635 $abc$42206$n6311_1
.sym 13636 sram_bus_dat_w[7]
.sym 13638 $abc$42206$n7030
.sym 13640 sram_bus_dat_w[0]
.sym 13642 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13650 storage[7][4]
.sym 13652 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13657 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13658 storage[3][4]
.sym 13662 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13666 $abc$42206$n2127
.sym 13688 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13717 storage[7][4]
.sym 13718 storage[3][4]
.sym 13719 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13720 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13727 $abc$42206$n2127
.sym 13728 sys_clk_$glb_clk
.sym 13729 lm32_cpu.rst_i_$glb_sr
.sym 13730 storage_1[8][6]
.sym 13731 lm32_cpu.operand_w[9]
.sym 13734 storage_1[8][4]
.sym 13735 storage_1[8][3]
.sym 13736 storage_1[8][0]
.sym 13739 $abc$42206$n4614_1
.sym 13743 sram_bus_dat_w[0]
.sym 13746 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 13747 sram_bus_adr[4]
.sym 13748 sram_bus_dat_w[3]
.sym 13751 sram_bus_dat_w[0]
.sym 13754 sram_bus_dat_w[2]
.sym 13758 sram_bus_dat_w[7]
.sym 13761 lm32_cpu.data_bus_error_exception_m
.sym 13762 storage[7][0]
.sym 13772 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13773 $abc$42206$n6951
.sym 13777 storage[3][3]
.sym 13782 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13788 storage[7][3]
.sym 13790 $abc$42206$n4728_1
.sym 13796 sram_bus_dat_w[3]
.sym 13798 sram_bus_dat_w[4]
.sym 13800 sram_bus_dat_w[0]
.sym 13806 sram_bus_dat_w[0]
.sym 13813 sram_bus_dat_w[3]
.sym 13818 sram_bus_dat_w[4]
.sym 13829 $abc$42206$n4728_1
.sym 13840 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13841 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13842 storage[3][3]
.sym 13843 storage[7][3]
.sym 13850 $abc$42206$n6951
.sym 13851 sys_clk_$glb_clk
.sym 13853 storage[2][7]
.sym 13855 storage[2][4]
.sym 13856 storage[2][0]
.sym 13857 $abc$42206$n6312
.sym 13858 storage[2][5]
.sym 13860 $abc$42206$n6324
.sym 13862 $abc$42206$n5614_1
.sym 13866 storage_1[8][0]
.sym 13869 $abc$42206$n6951
.sym 13873 sram_bus_dat_w[7]
.sym 13874 lm32_cpu.write_enable_q_w
.sym 13876 csrbank2_load3_w[6]
.sym 13879 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13882 sram_bus_dat_w[2]
.sym 13884 $abc$42206$n7418
.sym 13887 $abc$42206$n7
.sym 13902 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13903 storage[3][0]
.sym 13906 sram_bus_dat_w[7]
.sym 13910 sram_bus_dat_w[0]
.sym 13912 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13921 $abc$42206$n2145
.sym 13922 storage[7][0]
.sym 13960 sram_bus_dat_w[0]
.sym 13964 sram_bus_dat_w[7]
.sym 13969 storage[7][0]
.sym 13970 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 13971 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 13972 storage[3][0]
.sym 13973 $abc$42206$n2145
.sym 13974 sys_clk_$glb_clk
.sym 13975 sys_rst_$glb_sr
.sym 13976 $abc$42206$n58
.sym 13979 $abc$42206$n60
.sym 13980 $abc$42206$n62
.sym 13988 $abc$42206$n2151
.sym 13996 $abc$42206$n7613
.sym 14005 sram_bus_dat_w[7]
.sym 14007 $abc$42206$n2145
.sym 14009 storage[6][4]
.sym 14023 lm32_cpu.operand_m[29]
.sym 14026 sram_bus_dat_w[0]
.sym 14044 $abc$42206$n7418
.sym 14059 sram_bus_dat_w[0]
.sym 14093 lm32_cpu.operand_m[29]
.sym 14096 $abc$42206$n7418
.sym 14097 sys_clk_$glb_clk
.sym 14102 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 14103 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 14105 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 14106 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 14107 $abc$42206$n2176
.sym 14113 sram_bus_dat_w[4]
.sym 14114 $abc$42206$n60
.sym 14116 $abc$42206$n2174
.sym 14118 $abc$42206$n58
.sym 14119 sram_bus_dat_w[3]
.sym 14120 $abc$42206$n2174
.sym 14123 basesoc_uart_phy_rx_busy
.sym 14124 sram_bus_dat_w[7]
.sym 14125 sram_bus_dat_w[2]
.sym 14128 $abc$42206$n52
.sym 14133 sram_bus_dat_w[0]
.sym 14222 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 14223 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 14224 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 14225 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 14226 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 14227 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 14228 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 14229 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 14230 csrbank4_tuning_word0_w[0]
.sym 14245 sram_bus_dat_w[1]
.sym 14246 sram_bus_dat_w[6]
.sym 14247 basesoc_uart_phy_rx_busy
.sym 14251 $abc$42206$n3
.sym 14257 csrbank2_reload1_w[3]
.sym 14266 lm32_cpu.branch_target_x[8]
.sym 14335 lm32_cpu.branch_target_x[8]
.sym 14348 $abc$42206$n64
.sym 14350 $abc$42206$n66
.sym 14353 interface2_bank_bus_dat_r[1]
.sym 14359 $abc$42206$n5184
.sym 14360 regs1
.sym 14361 sram_bus_dat_w[4]
.sym 14362 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 14365 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 14366 $abc$42206$n7615
.sym 14371 $abc$42206$n7
.sym 14372 csrbank2_reload0_w[2]
.sym 14388 $abc$42206$n2325
.sym 14391 sram_bus_dat_w[1]
.sym 14398 sram_bus_dat_w[3]
.sym 14437 sram_bus_dat_w[3]
.sym 14444 sram_bus_dat_w[1]
.sym 14465 $abc$42206$n2325
.sym 14466 sys_clk_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14468 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 14469 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 14470 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 14471 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 14473 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 14474 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 14475 $abc$42206$n7
.sym 14480 basesoc_uart_phy_rx_busy
.sym 14485 csrbank4_tuning_word2_w[0]
.sym 14487 $abc$42206$n2325
.sym 14488 $abc$42206$n2151
.sym 14493 storage[6][4]
.sym 14494 $abc$42206$n54
.sym 14498 $abc$42206$n11
.sym 14510 sram_bus_dat_w[3]
.sym 14515 sram_bus_dat_w[4]
.sym 14536 $abc$42206$n2323
.sym 14537 sram_bus_dat_w[2]
.sym 14560 sram_bus_dat_w[3]
.sym 14573 sram_bus_dat_w[4]
.sym 14586 sram_bus_dat_w[2]
.sym 14588 $abc$42206$n2323
.sym 14589 sys_clk_$glb_clk
.sym 14590 sys_rst_$glb_sr
.sym 14591 $abc$42206$n50
.sym 14593 $abc$42206$n56
.sym 14596 $abc$42206$n5556_1
.sym 14597 $abc$42206$n52
.sym 14598 $abc$42206$n54
.sym 14603 sram_bus_dat_w[1]
.sym 14605 csrbank2_reload0_w[4]
.sym 14608 $abc$42206$n7
.sym 14610 csrbank4_tuning_word3_w[3]
.sym 14611 csrbank2_reload0_w[3]
.sym 14615 basesoc_uart_phy_rx_busy
.sym 14617 sram_bus_dat_w[2]
.sym 14620 $abc$42206$n52
.sym 14621 $abc$42206$n7613
.sym 14625 sram_bus_dat_w[0]
.sym 14632 sram_bus_dat_w[4]
.sym 14633 $abc$42206$n4594_1
.sym 14634 $abc$42206$n7615
.sym 14638 basesoc_uart_phy_uart_clk_rxen
.sym 14639 sram_bus_dat_w[3]
.sym 14645 $abc$42206$n4591
.sym 14646 regs1
.sym 14652 basesoc_uart_phy_rx_r
.sym 14656 basesoc_uart_phy_rx_busy
.sym 14692 sram_bus_dat_w[3]
.sym 14695 regs1
.sym 14696 basesoc_uart_phy_uart_clk_rxen
.sym 14697 $abc$42206$n4594_1
.sym 14698 $abc$42206$n4591
.sym 14701 sram_bus_dat_w[4]
.sym 14707 basesoc_uart_phy_rx_busy
.sym 14708 basesoc_uart_phy_rx_r
.sym 14709 regs1
.sym 14710 basesoc_uart_phy_uart_clk_rxen
.sym 14711 $abc$42206$n7615
.sym 14712 sys_clk_$glb_clk
.sym 14715 storage[2][2]
.sym 14719 storage[2][6]
.sym 14720 storage[2][3]
.sym 14721 storage[2][1]
.sym 14730 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 14733 csrbank2_load3_w[4]
.sym 14735 $abc$42206$n3
.sym 14743 basesoc_uart_phy_rx_busy
.sym 14757 $abc$42206$n7615
.sym 14779 sram_bus_dat_w[2]
.sym 14803 sram_bus_dat_w[2]
.sym 14834 $abc$42206$n7615
.sym 14835 sys_clk_$glb_clk
.sym 14837 csrbank2_load0_w[6]
.sym 14841 csrbank2_load0_w[0]
.sym 14845 sram_bus_dat_w[2]
.sym 14846 spiflash_bitbang_storage_full[0]
.sym 14851 $abc$42206$n7615
.sym 14854 $abc$42206$n2323
.sym 14855 storage[6][2]
.sym 14856 sram_bus_dat_w[4]
.sym 14869 basesoc_uart_phy_rx_busy
.sym 14880 $abc$42206$n5456_1
.sym 14894 basesoc_uart_phy_rx_busy
.sym 14901 regs1
.sym 14908 basesoc_uart_phy_rx_r
.sym 14911 $abc$42206$n5456_1
.sym 14912 basesoc_uart_phy_rx_r
.sym 14913 basesoc_uart_phy_rx_busy
.sym 14914 regs1
.sym 14950 regs1
.sym 14958 sys_clk_$glb_clk
.sym 14959 sys_rst_$glb_sr
.sym 14968 basesoc_uart_phy_rx_busy
.sym 14975 csrbank2_load0_w[6]
.sym 14977 csrbank2_reload3_w[1]
.sym 15062 spram_datain00[13]
.sym 15064 lm32_cpu.load_store_unit.store_data_x[11]
.sym 15066 lm32_cpu.load_store_unit.store_data_x[11]
.sym 15071 lm32_cpu.operand_m[3]
.sym 15078 lm32_cpu.load_store_unit.exception_m
.sym 15081 lm32_cpu.store_operand_x[24]
.sym 15091 lm32_cpu.pc_m[10]
.sym 15093 lm32_cpu.branch_target_d[2]
.sym 15105 $abc$42206$n5075_1
.sym 15106 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15107 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 15109 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 15115 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 15121 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 15122 grant
.sym 15136 $abc$42206$n5075_1
.sym 15137 grant
.sym 15138 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 15141 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 15142 grant
.sym 15144 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15147 grant
.sym 15149 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15150 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 15154 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15155 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 15156 grant
.sym 15159 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 15161 grant
.sym 15162 $abc$42206$n5075_1
.sym 15165 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 15167 $abc$42206$n5075_1
.sym 15168 grant
.sym 15171 grant
.sym 15173 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 15174 $abc$42206$n5075_1
.sym 15177 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 15178 grant
.sym 15180 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15188 $abc$42206$n4330
.sym 15190 lm32_cpu.valid_f
.sym 15194 $abc$42206$n2406
.sym 15198 lm32_cpu.store_operand_x[24]
.sym 15199 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 15202 $abc$42206$n5724_1
.sym 15208 $abc$42206$n2131
.sym 15209 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 15210 spram_bus_adr[9]
.sym 15211 spram_datain00[13]
.sym 15217 slave_sel_r[2]
.sym 15223 spram_datain00[11]
.sym 15230 spram_maskwren10[1]
.sym 15231 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15237 lm32_cpu.pc_d[15]
.sym 15240 $abc$42206$n2079
.sym 15241 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 15247 shared_dat_r[8]
.sym 15251 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 15254 $abc$42206$n2396
.sym 15257 spram_bus_adr[5]
.sym 15278 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15288 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15290 grant
.sym 15317 grant
.sym 15318 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15319 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15340 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15341 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15343 grant
.sym 15347 lm32_cpu.instruction_unit.wb_data_f[24]
.sym 15349 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 15350 $abc$42206$n4774
.sym 15351 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 15352 shared_dat_r[13]
.sym 15353 shared_dat_r[1]
.sym 15354 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 15358 $abc$42206$n2122
.sym 15362 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 15364 spram_datain10[13]
.sym 15366 spram_bus_adr[4]
.sym 15367 lm32_cpu.w_result_sel_load_x
.sym 15369 $abc$42206$n2404
.sym 15370 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 15373 $abc$42206$n2110
.sym 15374 $abc$42206$n4330
.sym 15375 $abc$42206$n5706_1
.sym 15379 spram_bus_adr[0]
.sym 15392 shared_dat_r[10]
.sym 15399 $abc$42206$n2110
.sym 15403 shared_dat_r[24]
.sym 15409 lm32_cpu.store_operand_x[24]
.sym 15424 lm32_cpu.store_operand_x[24]
.sym 15454 shared_dat_r[10]
.sym 15466 shared_dat_r[24]
.sym 15467 $abc$42206$n2110
.sym 15468 sys_clk_$glb_clk
.sym 15469 lm32_cpu.rst_i_$glb_sr
.sym 15470 shared_dat_r[9]
.sym 15471 spram_bus_adr[9]
.sym 15472 lm32_cpu.pc_x[13]
.sym 15473 shared_dat_r[2]
.sym 15474 shared_dat_r[11]
.sym 15475 csrbank0_scratch0_w[1]
.sym 15476 shared_dat_r[14]
.sym 15477 shared_dat_r[15]
.sym 15479 $abc$42206$n5713_1
.sym 15482 $abc$42206$n5713_1
.sym 15483 shared_dat_r[12]
.sym 15484 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 15485 $abc$42206$n5737_1
.sym 15486 lm32_cpu.data_bus_error_exception_m
.sym 15487 lm32_cpu.write_idx_x[1]
.sym 15488 shared_dat_r[10]
.sym 15490 $abc$42206$n5707_1
.sym 15492 sram_bus_dat_w[6]
.sym 15493 spram_bus_adr[12]
.sym 15494 lm32_cpu.pc_x[24]
.sym 15495 $abc$42206$n4920
.sym 15497 $abc$42206$n5739_1
.sym 15498 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 15501 lm32_cpu.load_x
.sym 15502 $abc$42206$n2408
.sym 15503 lm32_cpu.branch_target_x[4]
.sym 15504 $abc$42206$n5729
.sym 15505 $abc$42206$n2145
.sym 15511 lm32_cpu.pc_m[13]
.sym 15513 $abc$42206$n2408
.sym 15521 $abc$42206$n2079
.sym 15526 lm32_cpu.pc_m[24]
.sym 15529 lm32_cpu.pc_m[10]
.sym 15532 lm32_cpu.memop_pc_w[13]
.sym 15535 lm32_cpu.memop_pc_w[24]
.sym 15542 lm32_cpu.data_bus_error_exception_m
.sym 15544 lm32_cpu.pc_m[24]
.sym 15550 lm32_cpu.memop_pc_w[24]
.sym 15551 lm32_cpu.data_bus_error_exception_m
.sym 15553 lm32_cpu.pc_m[24]
.sym 15556 lm32_cpu.pc_m[13]
.sym 15557 lm32_cpu.memop_pc_w[13]
.sym 15558 lm32_cpu.data_bus_error_exception_m
.sym 15565 lm32_cpu.pc_m[10]
.sym 15575 lm32_cpu.pc_m[13]
.sym 15586 $abc$42206$n2079
.sym 15590 $abc$42206$n2408
.sym 15591 sys_clk_$glb_clk
.sym 15592 lm32_cpu.rst_i_$glb_sr
.sym 15593 $abc$42206$n3264_1
.sym 15594 $abc$42206$n3266_1
.sym 15595 lm32_cpu.store_m
.sym 15596 lm32_cpu.load_m
.sym 15597 shared_dat_r[0]
.sym 15598 lm32_cpu.branch_predict_taken_m
.sym 15599 $abc$42206$n3227_1
.sym 15600 $abc$42206$n3231_1
.sym 15603 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 15605 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 15606 shared_dat_r[14]
.sym 15607 $abc$42206$n2079
.sym 15608 shared_dat_r[2]
.sym 15609 shared_dat_r[4]
.sym 15611 $abc$42206$n2408
.sym 15612 shared_dat_r[19]
.sym 15613 $abc$42206$n5733_1
.sym 15614 spiflash_sr[15]
.sym 15615 grant
.sym 15616 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 15617 $abc$42206$n2124
.sym 15619 lm32_cpu.load_store_unit.exception_m
.sym 15620 lm32_cpu.valid_x
.sym 15621 shared_dat_r[11]
.sym 15622 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 15623 lm32_cpu.valid_m
.sym 15624 lm32_cpu.condition_met_m
.sym 15625 lm32_cpu.load_store_unit.wb_select_m
.sym 15626 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 15627 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15628 $abc$42206$n6794
.sym 15635 lm32_cpu.pc_m[10]
.sym 15636 $abc$42206$n2131
.sym 15637 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 15639 lm32_cpu.load_store_unit.exception_m
.sym 15643 $abc$42206$n4540_1
.sym 15644 lm32_cpu.pc_x[13]
.sym 15645 lm32_cpu.memop_pc_w[10]
.sym 15646 request[1]
.sym 15647 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 15650 $abc$42206$n3264_1
.sym 15651 $abc$42206$n3265_1
.sym 15652 $abc$42206$n6794
.sym 15653 lm32_cpu.load_m
.sym 15654 lm32_cpu.pc_x[24]
.sym 15656 lm32_cpu.valid_m
.sym 15657 lm32_cpu.data_bus_error_exception_m
.sym 15660 grant
.sym 15661 $abc$42206$n2396
.sym 15662 $abc$42206$n4712_1
.sym 15664 $abc$42206$n5283
.sym 15670 lm32_cpu.pc_x[13]
.sym 15673 lm32_cpu.load_m
.sym 15674 lm32_cpu.valid_m
.sym 15675 lm32_cpu.load_store_unit.exception_m
.sym 15679 $abc$42206$n2131
.sym 15680 $abc$42206$n5283
.sym 15681 $abc$42206$n4540_1
.sym 15682 request[1]
.sym 15685 $abc$42206$n3265_1
.sym 15686 $abc$42206$n3264_1
.sym 15687 request[1]
.sym 15691 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 15692 grant
.sym 15694 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 15697 $abc$42206$n4712_1
.sym 15698 $abc$42206$n6794
.sym 15703 lm32_cpu.memop_pc_w[10]
.sym 15704 lm32_cpu.pc_m[10]
.sym 15706 lm32_cpu.data_bus_error_exception_m
.sym 15710 lm32_cpu.pc_x[24]
.sym 15713 $abc$42206$n2396
.sym 15714 sys_clk_$glb_clk
.sym 15715 lm32_cpu.rst_i_$glb_sr
.sym 15716 $abc$42206$n3235_1
.sym 15717 $abc$42206$n3226_1
.sym 15718 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 15719 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 15720 $abc$42206$n3234_1
.sym 15721 $abc$42206$n4848
.sym 15722 $abc$42206$n5283
.sym 15723 $abc$42206$n3238_1
.sym 15725 lm32_cpu.pc_m[10]
.sym 15727 $abc$42206$n2124
.sym 15728 shared_dat_r[29]
.sym 15729 lm32_cpu.load_x
.sym 15730 lm32_cpu.load_store_unit.exception_m
.sym 15731 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 15732 $abc$42206$n2131
.sym 15733 lm32_cpu.branch_target_d[2]
.sym 15734 request[1]
.sym 15735 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 15736 $abc$42206$n3263_1
.sym 15738 lm32_cpu.data_bus_error_seen
.sym 15739 $abc$42206$n4511
.sym 15740 $abc$42206$n2396
.sym 15741 shared_dat_r[2]
.sym 15742 lm32_cpu.x_result[0]
.sym 15743 $abc$42206$n4848
.sym 15744 $abc$42206$n5704_1
.sym 15745 $abc$42206$n4712_1
.sym 15746 $abc$42206$n2127
.sym 15747 $abc$42206$n3284_1
.sym 15748 shared_dat_r[22]
.sym 15749 $abc$42206$n2124
.sym 15750 shared_dat_r[8]
.sym 15751 $abc$42206$n3226_1
.sym 15757 $abc$42206$n3264_1
.sym 15765 $abc$42206$n2122
.sym 15766 $abc$42206$n3265_1
.sym 15767 lm32_cpu.write_idx_x[0]
.sym 15768 lm32_cpu.load_store_unit.wb_load_complete
.sym 15774 lm32_cpu.data_bus_error_seen
.sym 15775 $abc$42206$n2119
.sym 15781 request[1]
.sym 15782 $abc$42206$n3226_1
.sym 15783 $abc$42206$n4696_1
.sym 15785 lm32_cpu.load_store_unit.wb_select_m
.sym 15786 $abc$42206$n5288
.sym 15790 $abc$42206$n3226_1
.sym 15792 $abc$42206$n3264_1
.sym 15796 lm32_cpu.load_store_unit.wb_select_m
.sym 15797 $abc$42206$n3265_1
.sym 15798 $abc$42206$n2122
.sym 15799 lm32_cpu.load_store_unit.wb_load_complete
.sym 15802 $abc$42206$n3264_1
.sym 15804 $abc$42206$n3265_1
.sym 15808 request[1]
.sym 15814 $abc$42206$n3265_1
.sym 15815 $abc$42206$n2122
.sym 15816 lm32_cpu.load_store_unit.wb_load_complete
.sym 15817 lm32_cpu.load_store_unit.wb_select_m
.sym 15820 lm32_cpu.write_idx_x[0]
.sym 15826 $abc$42206$n3226_1
.sym 15827 $abc$42206$n4696_1
.sym 15828 $abc$42206$n5288
.sym 15829 lm32_cpu.data_bus_error_seen
.sym 15834 $abc$42206$n2122
.sym 15835 $abc$42206$n5288
.sym 15836 $abc$42206$n2119
.sym 15837 sys_clk_$glb_clk
.sym 15838 lm32_cpu.rst_i_$glb_sr
.sym 15839 lm32_cpu.branch_m
.sym 15840 lm32_cpu.write_idx_m[0]
.sym 15841 lm32_cpu.branch_predict_m
.sym 15842 lm32_cpu.write_idx_m[1]
.sym 15843 $abc$42206$n3233_1
.sym 15844 $abc$42206$n6794
.sym 15845 $abc$42206$n3225_1
.sym 15846 lm32_cpu.operand_m[0]
.sym 15847 lm32_cpu.operand_m[3]
.sym 15848 $abc$42206$n4848
.sym 15849 $abc$42206$n4848
.sym 15851 $abc$42206$n3928
.sym 15852 lm32_cpu.load_store_unit.store_data_m[17]
.sym 15853 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 15854 spram_bus_adr[4]
.sym 15855 lm32_cpu.pc_x[2]
.sym 15856 lm32_cpu.load_store_unit.wb_load_complete
.sym 15857 $abc$42206$n4860
.sym 15858 shared_dat_r[3]
.sym 15859 lm32_cpu.load_store_unit.d_stb_o
.sym 15860 $abc$42206$n3226_1
.sym 15861 lm32_cpu.instruction_unit.instruction_d[14]
.sym 15862 lm32_cpu.pc_f[16]
.sym 15863 $abc$42206$n2396
.sym 15864 $abc$42206$n2110
.sym 15865 lm32_cpu.write_idx_w[0]
.sym 15866 $abc$42206$n7422
.sym 15867 request[1]
.sym 15868 $abc$42206$n4535
.sym 15869 lm32_cpu.m_result_sel_compare_m
.sym 15870 lm32_cpu.pc_x[17]
.sym 15871 lm32_cpu.read_idx_1_d[4]
.sym 15872 $abc$42206$n6034_1
.sym 15873 $abc$42206$n3285_1
.sym 15874 lm32_cpu.write_idx_m[0]
.sym 15881 lm32_cpu.pc_x[29]
.sym 15883 lm32_cpu.pc_x[9]
.sym 15884 $abc$42206$n4535
.sym 15886 lm32_cpu.pc_x[17]
.sym 15891 lm32_cpu.pc_x[4]
.sym 15895 lm32_cpu.pc_x[22]
.sym 15896 $abc$42206$n5288
.sym 15902 lm32_cpu.pc_x[3]
.sym 15907 $abc$42206$n2396
.sym 15908 request[1]
.sym 15909 $abc$42206$n6794
.sym 15914 lm32_cpu.pc_x[9]
.sym 15920 lm32_cpu.pc_x[22]
.sym 15925 $abc$42206$n4535
.sym 15926 request[1]
.sym 15927 $abc$42206$n5288
.sym 15932 $abc$42206$n6794
.sym 15939 lm32_cpu.pc_x[3]
.sym 15944 lm32_cpu.pc_x[17]
.sym 15949 lm32_cpu.pc_x[4]
.sym 15955 lm32_cpu.pc_x[29]
.sym 15959 $abc$42206$n2396
.sym 15960 sys_clk_$glb_clk
.sym 15961 lm32_cpu.rst_i_$glb_sr
.sym 15962 $abc$42206$n4530_1
.sym 15963 $abc$42206$n4185
.sym 15964 $abc$42206$n4184
.sym 15965 $abc$42206$n3284_1
.sym 15966 $abc$42206$n4030
.sym 15967 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 15968 $abc$42206$n2396
.sym 15969 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 15970 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 15971 lm32_cpu.pc_x[29]
.sym 15974 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 15975 $abc$42206$n3225_1
.sym 15976 $abc$42206$n3224_1
.sym 15977 $abc$42206$n4511
.sym 15978 lm32_cpu.write_idx_x[1]
.sym 15979 $abc$42206$n2124
.sym 15980 $abc$42206$n2124
.sym 15981 $abc$42206$n4712_1
.sym 15982 lm32_cpu.branch_target_d[3]
.sym 15983 lm32_cpu.branch_predict_x
.sym 15984 lm32_cpu.eret_d
.sym 15985 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 15986 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 15987 lm32_cpu.read_idx_0_d[3]
.sym 15988 lm32_cpu.write_idx_m[1]
.sym 15989 lm32_cpu.valid_m
.sym 15990 lm32_cpu.pc_x[24]
.sym 15991 $abc$42206$n6032_1
.sym 15992 $abc$42206$n6037_1
.sym 15993 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 15994 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 15995 $abc$42206$n4920
.sym 15996 lm32_cpu.write_idx_x[4]
.sym 15997 lm32_cpu.write_idx_w[1]
.sym 16004 shared_dat_r[20]
.sym 16005 $abc$42206$n4530_1
.sym 16006 shared_dat_r[19]
.sym 16008 $abc$42206$n5288
.sym 16011 shared_dat_r[2]
.sym 16013 $abc$42206$n2124
.sym 16014 $abc$42206$n2110
.sym 16020 shared_dat_r[22]
.sym 16022 shared_dat_r[8]
.sym 16025 $abc$42206$n2396
.sym 16037 shared_dat_r[22]
.sym 16043 $abc$42206$n4530_1
.sym 16044 $abc$42206$n2124
.sym 16048 $abc$42206$n2396
.sym 16054 shared_dat_r[19]
.sym 16061 shared_dat_r[20]
.sym 16066 shared_dat_r[8]
.sym 16074 $abc$42206$n4530_1
.sym 16075 $abc$42206$n5288
.sym 16080 shared_dat_r[2]
.sym 16082 $abc$42206$n2110
.sym 16083 sys_clk_$glb_clk
.sym 16084 lm32_cpu.rst_i_$glb_sr
.sym 16085 storage_1[12][4]
.sym 16086 $abc$42206$n6037_1
.sym 16087 storage_1[12][6]
.sym 16088 $abc$42206$n3276_1
.sym 16089 $abc$42206$n6034_1
.sym 16090 $abc$42206$n4177
.sym 16091 $abc$42206$n6035_1
.sym 16092 $abc$42206$n3244_1
.sym 16093 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 16094 shared_dat_r[20]
.sym 16095 lm32_cpu.w_result[14]
.sym 16097 lm32_cpu.write_idx_w[3]
.sym 16098 $abc$42206$n2396
.sym 16099 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 16100 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 16101 grant
.sym 16102 $abc$42206$n2124
.sym 16103 $abc$42206$n2408
.sym 16104 lm32_cpu.operand_m[6]
.sym 16105 $abc$42206$n2127
.sym 16107 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 16108 lm32_cpu.operand_m[8]
.sym 16109 shared_dat_r[11]
.sym 16110 $abc$42206$n2396
.sym 16111 lm32_cpu.read_idx_0_d[4]
.sym 16112 lm32_cpu.load_store_unit.exception_m
.sym 16113 lm32_cpu.read_idx_0_d[3]
.sym 16114 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 16115 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 16116 $abc$42206$n2117
.sym 16117 lm32_cpu.read_idx_1_d[0]
.sym 16118 lm32_cpu.load_store_unit.exception_m
.sym 16119 lm32_cpu.read_idx_1_d[1]
.sym 16120 $abc$42206$n4176_1
.sym 16123 $abc$42206$n3222_1_$glb_clk
.sym 16126 lm32_cpu.read_idx_1_d[3]
.sym 16128 request[1]
.sym 16130 lm32_cpu.read_idx_1_d[4]
.sym 16131 $abc$42206$n3222_1_$glb_clk
.sym 16134 $abc$42206$n4530_1
.sym 16136 $abc$42206$n4184
.sym 16137 lm32_cpu.write_idx_w[1]
.sym 16138 $abc$42206$n4535
.sym 16144 lm32_cpu.write_idx_m[0]
.sym 16145 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 16146 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 16148 lm32_cpu.write_idx_m[1]
.sym 16150 lm32_cpu.read_idx_0_d[1]
.sym 16151 lm32_cpu.write_idx_w[0]
.sym 16156 lm32_cpu.read_idx_0_d[0]
.sym 16159 lm32_cpu.read_idx_1_d[3]
.sym 16161 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 16162 $abc$42206$n3222_1_$glb_clk
.sym 16168 lm32_cpu.write_idx_m[0]
.sym 16171 request[1]
.sym 16172 $abc$42206$n4530_1
.sym 16174 $abc$42206$n4535
.sym 16178 lm32_cpu.write_idx_m[1]
.sym 16184 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 16185 lm32_cpu.read_idx_1_d[4]
.sym 16186 $abc$42206$n3222_1_$glb_clk
.sym 16189 lm32_cpu.read_idx_0_d[1]
.sym 16190 lm32_cpu.write_idx_w[0]
.sym 16191 lm32_cpu.read_idx_0_d[0]
.sym 16192 lm32_cpu.write_idx_w[1]
.sym 16198 $abc$42206$n4184
.sym 16201 lm32_cpu.read_idx_0_d[1]
.sym 16202 lm32_cpu.write_idx_m[1]
.sym 16203 lm32_cpu.read_idx_0_d[0]
.sym 16204 lm32_cpu.write_idx_m[0]
.sym 16206 sys_clk_$glb_clk
.sym 16207 lm32_cpu.rst_i_$glb_sr
.sym 16208 lm32_cpu.write_idx_m[2]
.sym 16209 lm32_cpu.write_enable_m
.sym 16210 $abc$42206$n6032_1
.sym 16211 $abc$42206$n6033_1
.sym 16212 $abc$42206$n3258_1
.sym 16213 $abc$42206$n3240_1
.sym 16214 lm32_cpu.write_idx_m[4]
.sym 16215 lm32_cpu.write_idx_m[3]
.sym 16218 lm32_cpu.operand_w[10]
.sym 16220 lm32_cpu.read_idx_1_d[3]
.sym 16221 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 16222 $abc$42206$n3237_1
.sym 16223 request[0]
.sym 16225 $abc$42206$n5288
.sym 16226 sram_bus_dat_w[0]
.sym 16227 lm32_cpu.write_idx_w[1]
.sym 16228 lm32_cpu.write_idx_w[1]
.sym 16229 $abc$42206$n6037_1
.sym 16230 lm32_cpu.read_idx_1_d[4]
.sym 16231 storage_1[12][6]
.sym 16232 $abc$42206$n2127
.sym 16233 request[1]
.sym 16235 $abc$42206$n2110
.sym 16236 $abc$42206$n6034_1
.sym 16237 $abc$42206$n2396
.sym 16238 $abc$42206$n4712_1
.sym 16239 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 16240 shared_dat_r[22]
.sym 16241 $abc$42206$n6353_1
.sym 16242 $abc$42206$n4181
.sym 16243 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 16249 lm32_cpu.read_idx_1_d[3]
.sym 16250 lm32_cpu.write_idx_w[0]
.sym 16251 lm32_cpu.write_enable_q_w
.sym 16252 lm32_cpu.load_store_unit.d_we_o
.sym 16253 lm32_cpu.read_idx_1_d[4]
.sym 16254 lm32_cpu.read_idx_1_d[1]
.sym 16255 lm32_cpu.read_idx_0_d[3]
.sym 16256 lm32_cpu.write_idx_w[3]
.sym 16257 lm32_cpu.write_idx_w[4]
.sym 16258 lm32_cpu.write_idx_w[2]
.sym 16259 lm32_cpu.write_enable_q_w
.sym 16260 lm32_cpu.write_idx_w[1]
.sym 16261 lm32_cpu.read_idx_1_d[4]
.sym 16262 $abc$42206$n6038_1
.sym 16263 lm32_cpu.read_idx_0_d[2]
.sym 16264 $abc$42206$n3226_1
.sym 16267 $abc$42206$n4177_1
.sym 16269 $abc$42206$n4178_1
.sym 16270 lm32_cpu.read_idx_1_d[2]
.sym 16271 lm32_cpu.read_idx_0_d[4]
.sym 16272 $abc$42206$n4179_1
.sym 16276 $abc$42206$n2117
.sym 16277 lm32_cpu.read_idx_1_d[0]
.sym 16279 lm32_cpu.write_idx_m[4]
.sym 16280 lm32_cpu.write_idx_m[3]
.sym 16282 $abc$42206$n6038_1
.sym 16283 lm32_cpu.write_enable_q_w
.sym 16284 lm32_cpu.write_idx_w[2]
.sym 16285 lm32_cpu.read_idx_0_d[2]
.sym 16288 lm32_cpu.write_idx_w[3]
.sym 16289 lm32_cpu.read_idx_0_d[4]
.sym 16290 lm32_cpu.write_idx_w[4]
.sym 16291 lm32_cpu.read_idx_0_d[3]
.sym 16295 lm32_cpu.write_idx_w[0]
.sym 16296 lm32_cpu.write_enable_q_w
.sym 16297 lm32_cpu.read_idx_1_d[0]
.sym 16301 $abc$42206$n4177_1
.sym 16302 $abc$42206$n4179_1
.sym 16303 $abc$42206$n4178_1
.sym 16306 lm32_cpu.write_idx_w[1]
.sym 16307 lm32_cpu.write_idx_w[3]
.sym 16308 lm32_cpu.read_idx_1_d[3]
.sym 16309 lm32_cpu.read_idx_1_d[1]
.sym 16313 $abc$42206$n3226_1
.sym 16314 lm32_cpu.load_store_unit.d_we_o
.sym 16318 lm32_cpu.write_idx_m[3]
.sym 16319 lm32_cpu.read_idx_1_d[4]
.sym 16320 lm32_cpu.read_idx_1_d[3]
.sym 16321 lm32_cpu.write_idx_m[4]
.sym 16324 lm32_cpu.read_idx_1_d[2]
.sym 16325 lm32_cpu.read_idx_1_d[4]
.sym 16326 lm32_cpu.write_idx_w[4]
.sym 16327 lm32_cpu.write_idx_w[2]
.sym 16328 $abc$42206$n2117
.sym 16329 sys_clk_$glb_clk
.sym 16330 lm32_cpu.rst_i_$glb_sr
.sym 16331 $abc$42206$n4175
.sym 16332 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 16333 $abc$42206$n4170
.sym 16334 $abc$42206$n4181
.sym 16335 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 16336 $abc$42206$n4169
.sym 16337 lm32_cpu.instruction_unit.wb_data_f[17]
.sym 16338 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 16340 lm32_cpu.branch_target_d[27]
.sym 16341 lm32_cpu.load_store_unit.exception_m
.sym 16342 lm32_cpu.operand_w[9]
.sym 16343 lm32_cpu.m_result_sel_compare_m
.sym 16344 sram_bus_dat_w[7]
.sym 16345 $abc$42206$n2110
.sym 16346 lm32_cpu.load_store_unit.d_we_o
.sym 16347 lm32_cpu.load_store_unit.d_we_o
.sym 16348 lm32_cpu.instruction_unit.instruction_d[13]
.sym 16350 spram_bus_adr[4]
.sym 16351 $abc$42206$n4176_1
.sym 16352 lm32_cpu.branch_target_d[27]
.sym 16353 lm32_cpu.instruction_unit.instruction_d[14]
.sym 16355 lm32_cpu.read_idx_1_d[0]
.sym 16356 lm32_cpu.read_idx_1_d[2]
.sym 16357 lm32_cpu.write_idx_w[1]
.sym 16358 $abc$42206$n4176_1
.sym 16359 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 16360 $abc$42206$n6034_1
.sym 16361 lm32_cpu.read_idx_0_d[0]
.sym 16362 lm32_cpu.write_idx_w[0]
.sym 16363 lm32_cpu.read_idx_0_d[1]
.sym 16364 lm32_cpu.m_result_sel_compare_m
.sym 16365 $abc$42206$n7422
.sym 16366 lm32_cpu.pc_x[17]
.sym 16371 $abc$42206$n3222_1_$glb_clk
.sym 16372 lm32_cpu.read_idx_0_d[1]
.sym 16379 $abc$42206$n3222_1_$glb_clk
.sym 16380 $abc$42206$n6351_1
.sym 16381 $abc$42206$n6352_1
.sym 16382 lm32_cpu.load_store_unit.exception_m
.sym 16384 lm32_cpu.read_idx_1_d[0]
.sym 16386 lm32_cpu.read_idx_0_d[2]
.sym 16387 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 16388 lm32_cpu.m_result_sel_compare_m
.sym 16389 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 16391 lm32_cpu.operand_m[4]
.sym 16392 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 16397 lm32_cpu.read_idx_0_d[4]
.sym 16398 $abc$42206$n4170
.sym 16399 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 16400 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 16401 $abc$42206$n4722_1
.sym 16403 lm32_cpu.read_idx_0_d[0]
.sym 16406 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 16407 lm32_cpu.read_idx_0_d[1]
.sym 16408 $abc$42206$n3222_1_$glb_clk
.sym 16412 lm32_cpu.read_idx_0_d[4]
.sym 16413 $abc$42206$n3222_1_$glb_clk
.sym 16414 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 16417 $abc$42206$n6352_1
.sym 16420 $abc$42206$n6351_1
.sym 16423 lm32_cpu.load_store_unit.exception_m
.sym 16424 $abc$42206$n4722_1
.sym 16425 lm32_cpu.operand_m[4]
.sym 16426 lm32_cpu.m_result_sel_compare_m
.sym 16430 $abc$42206$n3222_1_$glb_clk
.sym 16431 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 16432 lm32_cpu.read_idx_1_d[0]
.sym 16437 $abc$42206$n4170
.sym 16442 $abc$42206$n3222_1_$glb_clk
.sym 16443 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 16444 lm32_cpu.read_idx_0_d[2]
.sym 16447 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 16449 $abc$42206$n3222_1_$glb_clk
.sym 16450 lm32_cpu.read_idx_0_d[0]
.sym 16452 sys_clk_$glb_clk
.sym 16453 lm32_cpu.rst_i_$glb_sr
.sym 16454 lm32_cpu.w_result[16]
.sym 16455 $abc$42206$n3742
.sym 16456 lm32_cpu.w_result[19]
.sym 16457 $abc$42206$n3691
.sym 16458 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 16459 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 16460 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 16461 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 16462 lm32_cpu.store_operand_x[24]
.sym 16463 lm32_cpu.pc_x[18]
.sym 16464 lm32_cpu.pc_x[18]
.sym 16466 $abc$42206$n4712_1
.sym 16467 $abc$42206$n4848
.sym 16468 lm32_cpu.read_idx_1_d[1]
.sym 16469 $abc$42206$n4181
.sym 16470 lm32_cpu.read_idx_0_d[4]
.sym 16471 lm32_cpu.write_idx_w[0]
.sym 16472 $abc$42206$n6353_1
.sym 16473 $abc$42206$n4175
.sym 16476 lm32_cpu.read_idx_1_d[0]
.sym 16478 lm32_cpu.pc_m[11]
.sym 16479 $abc$42206$n6353_1
.sym 16480 lm32_cpu.w_result_sel_load_w
.sym 16481 lm32_cpu.operand_m[19]
.sym 16483 lm32_cpu.operand_m[30]
.sym 16484 $abc$42206$n6037_1
.sym 16485 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 16486 $abc$42206$n3626
.sym 16487 $abc$42206$n4722_1
.sym 16489 $abc$42206$n7418
.sym 16497 $abc$42206$n3949_1
.sym 16498 lm32_cpu.operand_w[4]
.sym 16505 lm32_cpu.operand_m[19]
.sym 16506 $abc$42206$n2124
.sym 16507 lm32_cpu.operand_m[14]
.sym 16509 lm32_cpu.load_store_unit.data_w[16]
.sym 16512 lm32_cpu.load_store_unit.data_w[20]
.sym 16513 $abc$42206$n3950_1
.sym 16514 lm32_cpu.load_store_unit.size_w[0]
.sym 16516 lm32_cpu.load_store_unit.data_w[19]
.sym 16518 lm32_cpu.w_result_sel_load_w
.sym 16522 lm32_cpu.load_store_unit.size_w[1]
.sym 16523 $abc$42206$n2122
.sym 16525 lm32_cpu.operand_m[2]
.sym 16529 lm32_cpu.load_store_unit.data_w[20]
.sym 16530 lm32_cpu.load_store_unit.size_w[1]
.sym 16531 lm32_cpu.load_store_unit.size_w[0]
.sym 16534 lm32_cpu.load_store_unit.size_w[0]
.sym 16536 lm32_cpu.load_store_unit.data_w[19]
.sym 16537 lm32_cpu.load_store_unit.size_w[1]
.sym 16541 lm32_cpu.operand_m[19]
.sym 16546 lm32_cpu.operand_m[14]
.sym 16553 lm32_cpu.load_store_unit.size_w[0]
.sym 16554 lm32_cpu.load_store_unit.size_w[1]
.sym 16555 lm32_cpu.load_store_unit.data_w[16]
.sym 16558 $abc$42206$n2122
.sym 16564 $abc$42206$n3949_1
.sym 16565 lm32_cpu.operand_w[4]
.sym 16566 $abc$42206$n3950_1
.sym 16567 lm32_cpu.w_result_sel_load_w
.sym 16572 lm32_cpu.operand_m[2]
.sym 16574 $abc$42206$n2124
.sym 16575 sys_clk_$glb_clk
.sym 16576 lm32_cpu.rst_i_$glb_sr
.sym 16577 lm32_cpu.read_idx_1_d[2]
.sym 16578 $abc$42206$n4187
.sym 16579 lm32_cpu.operand_w[22]
.sym 16580 $abc$42206$n3591
.sym 16581 $abc$42206$n3555_1
.sym 16582 lm32_cpu.w_result[22]
.sym 16583 $abc$42206$n4173
.sym 16584 lm32_cpu.w_result_sel_load_w
.sym 16585 lm32_cpu.pc_m[5]
.sym 16586 lm32_cpu.operand_m[23]
.sym 16587 lm32_cpu.operand_m[23]
.sym 16588 lm32_cpu.pc_m[5]
.sym 16589 lm32_cpu.pc_f[22]
.sym 16590 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 16591 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 16592 lm32_cpu.read_idx_0_d[0]
.sym 16593 lm32_cpu.operand_w[16]
.sym 16594 $abc$42206$n2124
.sym 16595 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 16596 lm32_cpu.w_result[16]
.sym 16597 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 16598 lm32_cpu.read_idx_0_d[2]
.sym 16599 lm32_cpu.w_result[17]
.sym 16600 lm32_cpu.w_result[19]
.sym 16601 lm32_cpu.w_result_sel_load_m
.sym 16602 lm32_cpu.operand_w[19]
.sym 16603 shared_dat_r[26]
.sym 16605 $abc$42206$n4758_1
.sym 16606 lm32_cpu.load_store_unit.exception_m
.sym 16607 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 16608 $abc$42206$n4176_1
.sym 16609 $abc$42206$n4171
.sym 16610 lm32_cpu.load_store_unit.exception_m
.sym 16611 lm32_cpu.read_idx_0_d[4]
.sym 16612 $abc$42206$n4169
.sym 16621 lm32_cpu.operand_m[24]
.sym 16622 lm32_cpu.pc_m[25]
.sym 16625 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 16626 lm32_cpu.memop_pc_w[25]
.sym 16627 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 16628 lm32_cpu.data_bus_error_exception_m
.sym 16630 $abc$42206$n4766_1
.sym 16631 $abc$42206$n3444_1
.sym 16632 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 16633 $abc$42206$n3554_1
.sym 16634 lm32_cpu.m_result_sel_compare_m
.sym 16635 $abc$42206$n4762_1
.sym 16639 lm32_cpu.load_store_unit.size_w[0]
.sym 16641 lm32_cpu.w_result_sel_load_w
.sym 16643 lm32_cpu.load_store_unit.size_w[1]
.sym 16644 lm32_cpu.operand_m[26]
.sym 16646 lm32_cpu.operand_w[24]
.sym 16647 lm32_cpu.load_store_unit.data_w[24]
.sym 16649 lm32_cpu.load_store_unit.exception_m
.sym 16651 lm32_cpu.pc_m[25]
.sym 16652 lm32_cpu.data_bus_error_exception_m
.sym 16654 lm32_cpu.memop_pc_w[25]
.sym 16657 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 16663 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 16669 lm32_cpu.w_result_sel_load_w
.sym 16670 $abc$42206$n3554_1
.sym 16671 lm32_cpu.operand_w[24]
.sym 16672 $abc$42206$n3444_1
.sym 16675 lm32_cpu.load_store_unit.exception_m
.sym 16676 $abc$42206$n4762_1
.sym 16677 lm32_cpu.m_result_sel_compare_m
.sym 16678 lm32_cpu.operand_m[24]
.sym 16683 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 16687 lm32_cpu.load_store_unit.exception_m
.sym 16688 lm32_cpu.operand_m[26]
.sym 16689 lm32_cpu.m_result_sel_compare_m
.sym 16690 $abc$42206$n4766_1
.sym 16694 lm32_cpu.load_store_unit.size_w[1]
.sym 16695 lm32_cpu.load_store_unit.size_w[0]
.sym 16696 lm32_cpu.load_store_unit.data_w[24]
.sym 16698 sys_clk_$glb_clk
.sym 16699 lm32_cpu.rst_i_$glb_sr
.sym 16700 lm32_cpu.operand_w[27]
.sym 16701 lm32_cpu.w_result[30]
.sym 16702 $abc$42206$n4171
.sym 16703 $abc$42206$n3646_1
.sym 16704 lm32_cpu.w_result[27]
.sym 16705 $abc$42206$n4276
.sym 16706 $abc$42206$n4233
.sym 16707 lm32_cpu.operand_w[30]
.sym 16708 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 16709 lm32_cpu.store_operand_x[24]
.sym 16712 $abc$42206$n2408
.sym 16713 lm32_cpu.operand_m[21]
.sym 16714 $abc$42206$n4742_1
.sym 16715 $abc$42206$n4449
.sym 16716 $abc$42206$n2396
.sym 16717 lm32_cpu.w_result_sel_load_w
.sym 16718 lm32_cpu.memop_pc_w[28]
.sym 16719 $abc$42206$n3444_1
.sym 16720 lm32_cpu.w_result[24]
.sym 16721 $abc$42206$n4187
.sym 16722 lm32_cpu.w_result[22]
.sym 16723 $abc$42206$n4742_1
.sym 16724 $abc$42206$n3940
.sym 16725 lm32_cpu.w_result[2]
.sym 16726 $abc$42206$n3977
.sym 16727 $abc$42206$n4181
.sym 16728 lm32_cpu.load_store_unit.data_w[17]
.sym 16729 $abc$42206$n2127
.sym 16730 lm32_cpu.w_result[22]
.sym 16731 $abc$42206$n3419
.sym 16732 $abc$42206$n4173
.sym 16733 $abc$42206$n6353_1
.sym 16734 lm32_cpu.w_result[26]
.sym 16735 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 16742 lm32_cpu.load_store_unit.size_w[1]
.sym 16745 lm32_cpu.load_store_unit.data_w[26]
.sym 16746 lm32_cpu.load_store_unit.size_w[0]
.sym 16747 lm32_cpu.operand_w[26]
.sym 16748 lm32_cpu.w_result_sel_load_w
.sym 16749 $abc$42206$n3444_1
.sym 16750 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 16752 $abc$42206$n3518_1
.sym 16755 lm32_cpu.m_result_sel_compare_m
.sym 16758 $abc$42206$n4732_1
.sym 16759 $abc$42206$n4718_1
.sym 16760 $abc$42206$n4277
.sym 16762 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 16763 lm32_cpu.operand_m[9]
.sym 16765 lm32_cpu.operand_m[2]
.sym 16768 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 16770 lm32_cpu.load_store_unit.exception_m
.sym 16774 lm32_cpu.load_store_unit.exception_m
.sym 16775 $abc$42206$n4732_1
.sym 16776 lm32_cpu.operand_m[9]
.sym 16777 lm32_cpu.m_result_sel_compare_m
.sym 16780 $abc$42206$n3444_1
.sym 16781 $abc$42206$n3518_1
.sym 16782 lm32_cpu.w_result_sel_load_w
.sym 16783 lm32_cpu.operand_w[26]
.sym 16787 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 16792 lm32_cpu.load_store_unit.size_w[1]
.sym 16794 lm32_cpu.load_store_unit.size_w[0]
.sym 16795 lm32_cpu.load_store_unit.data_w[26]
.sym 16798 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 16804 lm32_cpu.operand_m[2]
.sym 16805 lm32_cpu.load_store_unit.exception_m
.sym 16806 lm32_cpu.m_result_sel_compare_m
.sym 16807 $abc$42206$n4718_1
.sym 16810 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 16816 $abc$42206$n4277
.sym 16821 sys_clk_$glb_clk
.sym 16822 lm32_cpu.rst_i_$glb_sr
.sym 16823 lm32_cpu.w_result[23]
.sym 16824 $abc$42206$n4508
.sym 16825 $abc$42206$n4329
.sym 16826 $abc$42206$n4277
.sym 16827 $abc$42206$n3950
.sym 16828 $abc$42206$n4259_1
.sym 16829 $abc$42206$n3940
.sym 16830 $abc$42206$n3977
.sym 16831 $abc$42206$n4304
.sym 16832 lm32_cpu.load_store_unit.size_m[0]
.sym 16835 lm32_cpu.load_store_unit.size_m[1]
.sym 16836 lm32_cpu.w_result[21]
.sym 16837 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 16838 request[1]
.sym 16839 lm32_cpu.eba[15]
.sym 16840 lm32_cpu.w_result[30]
.sym 16841 lm32_cpu.w_result[17]
.sym 16842 lm32_cpu.write_idx_w[3]
.sym 16843 lm32_cpu.m_result_sel_compare_m
.sym 16844 $abc$42206$n6353_1
.sym 16845 $abc$42206$n3444_1
.sym 16846 lm32_cpu.w_result[31]
.sym 16847 lm32_cpu.write_idx_w[1]
.sym 16848 $abc$42206$n6034_1
.sym 16849 lm32_cpu.w_result[24]
.sym 16850 $abc$42206$n4176_1
.sym 16851 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 16852 $abc$42206$n6034_1
.sym 16853 lm32_cpu.w_result[17]
.sym 16854 $abc$42206$n3937
.sym 16855 lm32_cpu.write_idx_w[0]
.sym 16856 $abc$42206$n4187
.sym 16857 lm32_cpu.m_result_sel_compare_m
.sym 16858 $abc$42206$n4426
.sym 16865 shared_dat_r[25]
.sym 16866 lm32_cpu.load_store_unit.data_w[18]
.sym 16868 lm32_cpu.load_store_unit.data_w[26]
.sym 16870 lm32_cpu.load_store_unit.data_w[17]
.sym 16872 $abc$42206$n3481
.sym 16873 lm32_cpu.operand_w[28]
.sym 16874 lm32_cpu.operand_w[17]
.sym 16875 $abc$42206$n2110
.sym 16876 lm32_cpu.operand_w[21]
.sym 16877 lm32_cpu.operand_w[2]
.sym 16878 $abc$42206$n3910
.sym 16880 $abc$42206$n3987_1
.sym 16882 $abc$42206$n3680
.sym 16883 lm32_cpu.w_result_sel_load_w
.sym 16884 $abc$42206$n3608
.sym 16885 lm32_cpu.load_store_unit.size_w[0]
.sym 16889 lm32_cpu.load_store_unit.size_w[1]
.sym 16892 $abc$42206$n3988
.sym 16893 $abc$42206$n3444_1
.sym 16894 $abc$42206$n3402_1
.sym 16898 shared_dat_r[25]
.sym 16903 lm32_cpu.load_store_unit.size_w[0]
.sym 16904 lm32_cpu.load_store_unit.data_w[17]
.sym 16906 lm32_cpu.load_store_unit.size_w[1]
.sym 16909 $abc$42206$n3608
.sym 16910 lm32_cpu.operand_w[21]
.sym 16911 $abc$42206$n3444_1
.sym 16912 lm32_cpu.w_result_sel_load_w
.sym 16915 lm32_cpu.w_result_sel_load_w
.sym 16916 lm32_cpu.operand_w[28]
.sym 16917 $abc$42206$n3481
.sym 16918 $abc$42206$n3444_1
.sym 16921 lm32_cpu.load_store_unit.data_w[26]
.sym 16922 $abc$42206$n3402_1
.sym 16923 lm32_cpu.load_store_unit.data_w[18]
.sym 16924 $abc$42206$n3910
.sym 16927 lm32_cpu.load_store_unit.size_w[0]
.sym 16928 lm32_cpu.load_store_unit.size_w[1]
.sym 16930 lm32_cpu.load_store_unit.data_w[18]
.sym 16933 lm32_cpu.operand_w[2]
.sym 16934 lm32_cpu.w_result_sel_load_w
.sym 16935 $abc$42206$n3987_1
.sym 16936 $abc$42206$n3988
.sym 16939 lm32_cpu.operand_w[17]
.sym 16940 $abc$42206$n3444_1
.sym 16941 lm32_cpu.w_result_sel_load_w
.sym 16942 $abc$42206$n3680
.sym 16943 $abc$42206$n2110
.sym 16944 sys_clk_$glb_clk
.sym 16945 lm32_cpu.rst_i_$glb_sr
.sym 16946 $abc$42206$n356
.sym 16947 $abc$42206$n6825
.sym 16948 lm32_cpu.w_result[7]
.sym 16949 $abc$42206$n3419
.sym 16950 $abc$42206$n3714
.sym 16951 $abc$42206$n3888_1
.sym 16952 $abc$42206$n4408
.sym 16953 $abc$42206$n3295_1
.sym 16954 spiflash_sr[26]
.sym 16955 shared_dat_r[25]
.sym 16957 spiflash_sr[26]
.sym 16958 $abc$42206$n4441
.sym 16959 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 16960 $abc$42206$n3662
.sym 16961 $abc$42206$n3939
.sym 16962 lm32_cpu.w_result[31]
.sym 16963 $abc$42206$n2110
.sym 16964 lm32_cpu.w_result[21]
.sym 16965 $abc$42206$n3572
.sym 16966 lm32_cpu.w_result[28]
.sym 16967 lm32_cpu.write_idx_w[0]
.sym 16968 lm32_cpu.m_result_sel_compare_m
.sym 16969 $abc$42206$n3662
.sym 16970 spram_datain0[5]
.sym 16971 $abc$42206$n6353_1
.sym 16972 $abc$42206$n6353_1
.sym 16973 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 16974 lm32_cpu.operand_w[12]
.sym 16975 lm32_cpu.pc_m[11]
.sym 16977 lm32_cpu.w_result[12]
.sym 16978 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 16979 $abc$42206$n6574
.sym 16980 lm32_cpu.w_result_sel_load_w
.sym 16981 $abc$42206$n6575
.sym 16990 lm32_cpu.operand_m[28]
.sym 16992 $abc$42206$n4742_1
.sym 16995 $abc$42206$n4770_1
.sym 16999 lm32_cpu.operand_m[21]
.sym 17000 lm32_cpu.load_store_unit.data_w[17]
.sym 17001 $abc$42206$n4756_1
.sym 17003 lm32_cpu.load_store_unit.data_w[25]
.sym 17004 $abc$42206$n6825
.sym 17005 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 17006 $abc$42206$n3787_1
.sym 17008 $abc$42206$n3402_1
.sym 17011 lm32_cpu.operand_m[17]
.sym 17012 lm32_cpu.load_store_unit.exception_m
.sym 17013 $abc$42206$n4748_1
.sym 17014 $abc$42206$n3742
.sym 17015 $abc$42206$n4738_1
.sym 17016 lm32_cpu.m_result_sel_compare_m
.sym 17017 $abc$42206$n3910
.sym 17020 lm32_cpu.load_store_unit.exception_m
.sym 17021 $abc$42206$n4742_1
.sym 17022 $abc$42206$n3742
.sym 17026 lm32_cpu.operand_m[28]
.sym 17027 lm32_cpu.load_store_unit.exception_m
.sym 17028 $abc$42206$n4770_1
.sym 17029 lm32_cpu.m_result_sel_compare_m
.sym 17032 lm32_cpu.m_result_sel_compare_m
.sym 17033 $abc$42206$n4748_1
.sym 17034 lm32_cpu.load_store_unit.exception_m
.sym 17035 lm32_cpu.operand_m[17]
.sym 17040 $abc$42206$n6825
.sym 17044 lm32_cpu.m_result_sel_compare_m
.sym 17045 lm32_cpu.operand_m[21]
.sym 17046 lm32_cpu.load_store_unit.exception_m
.sym 17047 $abc$42206$n4756_1
.sym 17051 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 17057 $abc$42206$n3787_1
.sym 17058 lm32_cpu.load_store_unit.exception_m
.sym 17059 $abc$42206$n4738_1
.sym 17062 $abc$42206$n3402_1
.sym 17063 lm32_cpu.load_store_unit.data_w[17]
.sym 17064 $abc$42206$n3910
.sym 17065 lm32_cpu.load_store_unit.data_w[25]
.sym 17067 sys_clk_$glb_clk
.sym 17068 lm32_cpu.rst_i_$glb_sr
.sym 17069 $abc$42206$n3715
.sym 17070 $abc$42206$n3892_1
.sym 17071 $abc$42206$n3763
.sym 17072 $abc$42206$n3937
.sym 17073 $abc$42206$n3758
.sym 17074 $abc$42206$n3757
.sym 17075 $abc$42206$n3803_1
.sym 17076 $abc$42206$n3721_1
.sym 17077 lm32_cpu.operand_m[15]
.sym 17078 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 17080 lm32_cpu.operand_m[15]
.sym 17081 $abc$42206$n6825
.sym 17082 $abc$42206$n4408
.sym 17083 $abc$42206$n4180_1
.sym 17084 $abc$42206$n3419
.sym 17085 lm32_cpu.write_idx_w[2]
.sym 17086 lm32_cpu.w_result[17]
.sym 17087 $abc$42206$n6825
.sym 17088 $abc$42206$n356
.sym 17089 lm32_cpu.write_idx_w[3]
.sym 17090 lm32_cpu.write_idx_w[0]
.sym 17091 $abc$42206$n4334
.sym 17092 $abc$42206$n356
.sym 17093 $abc$42206$n5931
.sym 17094 $abc$42206$n4171
.sym 17095 lm32_cpu.w_result[15]
.sym 17096 $abc$42206$n4176_1
.sym 17098 lm32_cpu.load_store_unit.exception_m
.sym 17099 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 17100 $abc$42206$n4169
.sym 17101 $abc$42206$n4176_1
.sym 17103 $abc$42206$n3764
.sym 17104 $abc$42206$n4409_1
.sym 17112 $abc$42206$n3826
.sym 17113 lm32_cpu.w_result_sel_load_w
.sym 17115 lm32_cpu.operand_w[13]
.sym 17117 lm32_cpu.operand_w[15]
.sym 17118 lm32_cpu.operand_w[14]
.sym 17121 lm32_cpu.w_result_sel_load_w
.sym 17123 $abc$42206$n3718
.sym 17124 $abc$42206$n3717
.sym 17125 lm32_cpu.operand_w[9]
.sym 17126 $abc$42206$n6121_1
.sym 17128 $abc$42206$n6114_1
.sym 17130 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 17132 $abc$42206$n3397
.sym 17133 $abc$42206$n3847_1
.sym 17134 lm32_cpu.operand_w[12]
.sym 17135 lm32_cpu.operand_w[10]
.sym 17137 $abc$42206$n2263
.sym 17138 $abc$42206$n6129_1
.sym 17140 $abc$42206$n3827_1
.sym 17141 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17143 $abc$42206$n6121_1
.sym 17144 lm32_cpu.operand_w[13]
.sym 17145 $abc$42206$n3718
.sym 17146 lm32_cpu.w_result_sel_load_w
.sym 17149 lm32_cpu.operand_w[12]
.sym 17150 lm32_cpu.w_result_sel_load_w
.sym 17151 $abc$42206$n6129_1
.sym 17152 $abc$42206$n3718
.sym 17155 $abc$42206$n3718
.sym 17157 $abc$42206$n3397
.sym 17161 lm32_cpu.w_result_sel_load_w
.sym 17162 $abc$42206$n6114_1
.sym 17163 lm32_cpu.operand_w[14]
.sym 17164 $abc$42206$n3718
.sym 17167 lm32_cpu.operand_w[9]
.sym 17168 $abc$42206$n3847_1
.sym 17169 $abc$42206$n3826
.sym 17170 lm32_cpu.w_result_sel_load_w
.sym 17173 $abc$42206$n3717
.sym 17174 lm32_cpu.w_result_sel_load_w
.sym 17175 lm32_cpu.operand_w[15]
.sym 17176 $abc$42206$n3397
.sym 17179 lm32_cpu.operand_w[10]
.sym 17180 lm32_cpu.w_result_sel_load_w
.sym 17181 $abc$42206$n3826
.sym 17182 $abc$42206$n3827_1
.sym 17186 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 17188 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17189 $abc$42206$n2263
.sym 17190 sys_clk_$glb_clk
.sym 17191 sys_rst_$glb_sr
.sym 17192 $abc$42206$n4359_1
.sym 17193 $abc$42206$n5910
.sym 17194 $abc$42206$n3866_1
.sym 17195 $abc$42206$n4208
.sym 17196 $abc$42206$n5887
.sym 17197 $abc$42206$n6575
.sym 17198 $abc$42206$n5932
.sym 17199 $abc$42206$n5884
.sym 17200 $abc$42206$n2124
.sym 17201 $abc$42206$n3417
.sym 17205 lm32_cpu.load_store_unit.data_w[31]
.sym 17206 lm32_cpu.w_result[15]
.sym 17207 $abc$42206$n3937
.sym 17208 lm32_cpu.w_result[12]
.sym 17210 lm32_cpu.w_result[4]
.sym 17211 $abc$42206$n6825
.sym 17212 lm32_cpu.w_result[14]
.sym 17213 lm32_cpu.operand_w[9]
.sym 17214 lm32_cpu.w_result[9]
.sym 17215 lm32_cpu.w_result[11]
.sym 17216 $abc$42206$n6601
.sym 17217 lm32_cpu.w_result[2]
.sym 17218 $abc$42206$n3742
.sym 17219 lm32_cpu.w_result[1]
.sym 17220 $abc$42206$n4173
.sym 17221 lm32_cpu.operand_m[1]
.sym 17222 $abc$42206$n2127
.sym 17223 $abc$42206$n4744_1
.sym 17224 sram_bus_dat_w[6]
.sym 17225 $abc$42206$n3872_1
.sym 17226 lm32_cpu.operand_m[23]
.sym 17227 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17233 $abc$42206$n4734_1
.sym 17235 $abc$42206$n4740_1
.sym 17237 $abc$42206$n4730_1
.sym 17238 $abc$42206$n6159_1
.sym 17239 $abc$42206$n4744_1
.sym 17240 $abc$42206$n4776
.sym 17241 lm32_cpu.operand_w[11]
.sym 17244 $abc$42206$n6136_1
.sym 17245 lm32_cpu.operand_m[10]
.sym 17246 lm32_cpu.m_result_sel_compare_m
.sym 17249 $abc$42206$n3872_1
.sym 17250 lm32_cpu.load_store_unit.exception_m
.sym 17252 lm32_cpu.w_result_sel_load_w
.sym 17253 lm32_cpu.operand_w[8]
.sym 17255 lm32_cpu.operand_m[31]
.sym 17257 $abc$42206$n4736_1
.sym 17261 lm32_cpu.operand_m[15]
.sym 17262 $abc$42206$n3718
.sym 17263 $abc$42206$n3764
.sym 17264 $abc$42206$n3809_1
.sym 17267 lm32_cpu.load_store_unit.exception_m
.sym 17268 $abc$42206$n3809_1
.sym 17269 $abc$42206$n4736_1
.sym 17272 lm32_cpu.w_result_sel_load_w
.sym 17273 $abc$42206$n3718
.sym 17274 $abc$42206$n6159_1
.sym 17275 lm32_cpu.operand_w[8]
.sym 17278 lm32_cpu.m_result_sel_compare_m
.sym 17279 $abc$42206$n4776
.sym 17280 lm32_cpu.operand_m[31]
.sym 17281 lm32_cpu.load_store_unit.exception_m
.sym 17284 lm32_cpu.operand_m[10]
.sym 17285 $abc$42206$n4734_1
.sym 17286 lm32_cpu.load_store_unit.exception_m
.sym 17287 lm32_cpu.m_result_sel_compare_m
.sym 17290 $abc$42206$n3872_1
.sym 17291 lm32_cpu.load_store_unit.exception_m
.sym 17292 $abc$42206$n4730_1
.sym 17296 lm32_cpu.load_store_unit.exception_m
.sym 17297 $abc$42206$n4740_1
.sym 17298 $abc$42206$n3764
.sym 17302 $abc$42206$n6136_1
.sym 17303 lm32_cpu.operand_w[11]
.sym 17304 $abc$42206$n3718
.sym 17305 lm32_cpu.w_result_sel_load_w
.sym 17308 lm32_cpu.load_store_unit.exception_m
.sym 17309 $abc$42206$n4744_1
.sym 17310 lm32_cpu.operand_m[15]
.sym 17311 lm32_cpu.m_result_sel_compare_m
.sym 17313 sys_clk_$glb_clk
.sym 17314 lm32_cpu.rst_i_$glb_sr
.sym 17315 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 17316 $abc$42206$n2417
.sym 17317 $abc$42206$n4340
.sym 17318 $abc$42206$n4360
.sym 17319 $abc$42206$n4341
.sym 17320 $abc$42206$n4409_1
.sym 17321 $abc$42206$n4698_1
.sym 17322 $abc$42206$n4703
.sym 17327 lm32_cpu.w_result[0]
.sym 17328 sram_bus_dat_w[0]
.sym 17329 $abc$42206$n2168
.sym 17330 lm32_cpu.load_store_unit.d_we_o
.sym 17331 lm32_cpu.w_result[8]
.sym 17332 lm32_cpu.w_result[1]
.sym 17333 lm32_cpu.operand_m[10]
.sym 17334 $abc$42206$n4359_1
.sym 17335 $abc$42206$n2168
.sym 17337 lm32_cpu.w_result[6]
.sym 17338 lm32_cpu.w_result[2]
.sym 17339 $abc$42206$n4259_1
.sym 17340 lm32_cpu.write_idx_w[0]
.sym 17341 lm32_cpu.load_store_unit.store_data_m[1]
.sym 17342 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 17343 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 17349 lm32_cpu.write_idx_w[1]
.sym 17350 $abc$42206$n3809_1
.sym 17352 $PACKER_VCC_NET_$glb_clk
.sym 17358 $abc$42206$n2408
.sym 17360 $PACKER_VCC_NET_$glb_clk
.sym 17366 lm32_cpu.data_bus_error_exception_m
.sym 17368 lm32_cpu.memop_pc_w[29]
.sym 17369 lm32_cpu.pc_m[26]
.sym 17370 lm32_cpu.pc_m[8]
.sym 17371 lm32_cpu.pc_m[29]
.sym 17374 lm32_cpu.memop_pc_w[8]
.sym 17375 lm32_cpu.memop_pc_w[26]
.sym 17390 lm32_cpu.data_bus_error_exception_m
.sym 17391 lm32_cpu.memop_pc_w[8]
.sym 17392 lm32_cpu.pc_m[8]
.sym 17404 lm32_cpu.pc_m[8]
.sym 17410 lm32_cpu.pc_m[26]
.sym 17415 lm32_cpu.pc_m[29]
.sym 17422 $PACKER_VCC_NET_$glb_clk
.sym 17425 lm32_cpu.pc_m[26]
.sym 17426 lm32_cpu.data_bus_error_exception_m
.sym 17428 lm32_cpu.memop_pc_w[26]
.sym 17431 lm32_cpu.memop_pc_w[29]
.sym 17432 lm32_cpu.pc_m[29]
.sym 17433 lm32_cpu.data_bus_error_exception_m
.sym 17435 $abc$42206$n2408
.sym 17436 sys_clk_$glb_clk
.sym 17437 lm32_cpu.rst_i_$glb_sr
.sym 17438 basesoc_counter[0]
.sym 17441 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 17443 $abc$42206$n6825
.sym 17445 basesoc_counter[1]
.sym 17447 lm32_cpu.eba[4]
.sym 17450 lm32_cpu.w_result[9]
.sym 17451 lm32_cpu.w_result[8]
.sym 17452 $PACKER_VCC_NET_$glb_clk
.sym 17453 sram_bus_dat_w[2]
.sym 17454 $abc$42206$n6194
.sym 17455 lm32_cpu.w_result[14]
.sym 17456 lm32_cpu.data_bus_error_exception_m
.sym 17458 lm32_cpu.pc_m[8]
.sym 17459 lm32_cpu.w_result[11]
.sym 17460 lm32_cpu.w_result[3]
.sym 17461 $abc$42206$n4340
.sym 17462 sys_rst
.sym 17463 $abc$42206$n2147
.sym 17465 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17466 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 17467 $abc$42206$n6825
.sym 17469 $abc$42206$n2147
.sym 17471 $abc$42206$n13
.sym 17472 $abc$42206$n4448_1
.sym 17473 $abc$42206$n6825
.sym 17480 sram_bus_dat_w[3]
.sym 17482 $abc$42206$n7
.sym 17488 sys_rst
.sym 17490 $abc$42206$n2145
.sym 17495 $abc$42206$n13
.sym 17504 lm32_cpu.operand_m[23]
.sym 17510 spiflash_sr[26]
.sym 17518 $abc$42206$n7
.sym 17526 $abc$42206$n13
.sym 17533 spiflash_sr[26]
.sym 17536 sys_rst
.sym 17537 sram_bus_dat_w[3]
.sym 17545 lm32_cpu.operand_m[23]
.sym 17558 $abc$42206$n2145
.sym 17559 sys_clk_$glb_clk
.sym 17562 $abc$42206$n4448_1
.sym 17563 csrbank0_scratch1_w[5]
.sym 17566 $abc$42206$n5551_1
.sym 17567 $abc$42206$n5239_1
.sym 17568 csrbank0_scratch1_w[0]
.sym 17569 $abc$42206$n2172
.sym 17570 slave_sel_r[1]
.sym 17573 lm32_cpu.pc_m[26]
.sym 17574 lm32_cpu.load_store_unit.store_data_m[7]
.sym 17576 $abc$42206$n2145
.sym 17577 $abc$42206$n48
.sym 17578 basesoc_counter[1]
.sym 17579 $abc$42206$n46
.sym 17581 spiflash_sr[26]
.sym 17583 $abc$42206$n42
.sym 17584 sram_bus_dat_w[2]
.sym 17585 storage_1[8][4]
.sym 17596 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 17612 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 17613 $abc$42206$n7030
.sym 17615 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 17621 lm32_cpu.operand_w[9]
.sym 17624 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17632 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 17635 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 17641 lm32_cpu.operand_w[9]
.sym 17660 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 17666 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17674 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 17681 $abc$42206$n7030
.sym 17682 sys_clk_$glb_clk
.sym 17684 $abc$42206$n6341_1
.sym 17687 storage[12][5]
.sym 17688 $abc$42206$n13
.sym 17689 storage[12][6]
.sym 17690 storage[12][4]
.sym 17691 $abc$42206$n6272
.sym 17692 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17693 $abc$42206$n5551_1
.sym 17696 storage_1[8][6]
.sym 17697 sram_bus_dat_w[7]
.sym 17698 storage_1[8][3]
.sym 17699 sram_bus_dat_w[0]
.sym 17700 $abc$42206$n7615
.sym 17703 sram_bus_dat_w[0]
.sym 17707 csrbank0_scratch1_w[5]
.sym 17708 sram_bus_dat_w[6]
.sym 17710 $abc$42206$n6825
.sym 17714 $abc$42206$n5556_1
.sym 17715 $abc$42206$n6323_1
.sym 17718 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 17725 sram_bus_dat_w[0]
.sym 17727 storage[2][4]
.sym 17728 sram_bus_dat_w[5]
.sym 17735 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17736 $abc$42206$n7613
.sym 17737 sram_bus_dat_w[7]
.sym 17738 $abc$42206$n6311_1
.sym 17739 $abc$42206$n6323_1
.sym 17746 storage[6][4]
.sym 17750 storage[6][5]
.sym 17754 storage[2][5]
.sym 17755 sram_bus_dat_w[4]
.sym 17759 sram_bus_dat_w[7]
.sym 17773 sram_bus_dat_w[4]
.sym 17777 sram_bus_dat_w[0]
.sym 17782 storage[2][4]
.sym 17783 storage[6][4]
.sym 17784 $abc$42206$n6311_1
.sym 17785 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17788 sram_bus_dat_w[5]
.sym 17800 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17801 storage[6][5]
.sym 17802 $abc$42206$n6323_1
.sym 17803 storage[2][5]
.sym 17804 $abc$42206$n7613
.sym 17805 sys_clk_$glb_clk
.sym 17807 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 17808 $abc$42206$n5962
.sym 17810 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 17811 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 17812 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 17813 sram_bus_dat_w[6]
.sym 17816 $abc$42206$n4545
.sym 17819 storage[2][7]
.sym 17820 storage[12][4]
.sym 17821 lm32_cpu.pc_m[5]
.sym 17822 lm32_cpu.pc_x[18]
.sym 17824 sram_bus_dat_w[5]
.sym 17825 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17826 $abc$42206$n6341_1
.sym 17827 sram_bus_dat_w[2]
.sym 17829 sram_bus_dat_w[0]
.sym 17830 $abc$42206$n52
.sym 17831 $abc$42206$n62
.sym 17835 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 17841 $abc$42206$n56
.sym 17842 storage[14][6]
.sym 17849 $abc$42206$n11
.sym 17850 $abc$42206$n3
.sym 17860 $abc$42206$n13
.sym 17866 $abc$42206$n2149
.sym 17882 $abc$42206$n11
.sym 17900 $abc$42206$n3
.sym 17908 $abc$42206$n13
.sym 17927 $abc$42206$n2149
.sym 17928 sys_clk_$glb_clk
.sym 17931 $abc$42206$n5964
.sym 17932 $abc$42206$n5966
.sym 17933 $abc$42206$n5968
.sym 17934 $abc$42206$n5970
.sym 17935 $abc$42206$n5972
.sym 17936 $abc$42206$n5974
.sym 17937 $abc$42206$n5976
.sym 17942 basesoc_uart_phy_rx_busy
.sym 17943 sram_bus_dat_w[6]
.sym 17944 $abc$42206$n3
.sym 17945 sram_bus_adr[1]
.sym 17946 csrbank4_tuning_word0_w[3]
.sym 17949 sram_bus_dat_w[7]
.sym 17950 lm32_cpu.data_bus_error_exception_m
.sym 17951 sram_bus_dat_w[2]
.sym 17953 $abc$42206$n11
.sym 17954 $abc$42206$n6825
.sym 17955 sram_bus_dat_w[3]
.sym 17957 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17960 csrbank0_scratch0_w[0]
.sym 17962 sram_bus_dat_w[6]
.sym 17963 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 17964 $abc$42206$n66
.sym 17965 sram_bus_dat_w[1]
.sym 17988 $abc$42206$n5964
.sym 17990 $abc$42206$n5968
.sym 17996 basesoc_uart_phy_rx_busy
.sym 17999 $abc$42206$n5970
.sym 18001 $abc$42206$n5974
.sym 18022 $abc$42206$n5970
.sym 18023 basesoc_uart_phy_rx_busy
.sym 18030 basesoc_uart_phy_rx_busy
.sym 18031 $abc$42206$n5974
.sym 18042 basesoc_uart_phy_rx_busy
.sym 18043 $abc$42206$n5968
.sym 18046 $abc$42206$n5964
.sym 18047 basesoc_uart_phy_rx_busy
.sym 18051 sys_clk_$glb_clk
.sym 18052 sys_rst_$glb_sr
.sym 18053 $abc$42206$n5978
.sym 18054 $abc$42206$n5980
.sym 18055 $abc$42206$n5982
.sym 18056 $abc$42206$n5984
.sym 18057 $abc$42206$n5986
.sym 18058 $abc$42206$n5988
.sym 18059 $abc$42206$n5990
.sym 18060 $abc$42206$n5992
.sym 18062 csrbank4_tuning_word0_w[7]
.sym 18065 sram_bus_adr[0]
.sym 18066 $abc$42206$n7418
.sym 18069 interface4_bank_bus_dat_r[1]
.sym 18070 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 18071 sram_bus_dat_w[2]
.sym 18072 csrbank4_tuning_word1_w[2]
.sym 18075 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 18077 csrbank4_tuning_word2_w[7]
.sym 18079 csrbank4_tuning_word2_w[3]
.sym 18082 sys_rst
.sym 18083 csrbank4_tuning_word1_w[1]
.sym 18085 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 18087 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 18088 $abc$42206$n64
.sym 18106 basesoc_uart_phy_rx_busy
.sym 18110 $abc$42206$n5978
.sym 18113 $abc$42206$n5984
.sym 18114 $abc$42206$n5986
.sym 18115 $abc$42206$n6004
.sym 18116 $abc$42206$n5990
.sym 18119 $abc$42206$n5980
.sym 18120 $abc$42206$n5998
.sym 18123 $abc$42206$n5988
.sym 18128 $abc$42206$n6004
.sym 18130 basesoc_uart_phy_rx_busy
.sym 18135 basesoc_uart_phy_rx_busy
.sym 18136 $abc$42206$n5986
.sym 18140 basesoc_uart_phy_rx_busy
.sym 18142 $abc$42206$n5998
.sym 18145 basesoc_uart_phy_rx_busy
.sym 18146 $abc$42206$n5988
.sym 18151 $abc$42206$n5978
.sym 18154 basesoc_uart_phy_rx_busy
.sym 18157 $abc$42206$n5984
.sym 18159 basesoc_uart_phy_rx_busy
.sym 18163 $abc$42206$n5990
.sym 18164 basesoc_uart_phy_rx_busy
.sym 18170 $abc$42206$n5980
.sym 18171 basesoc_uart_phy_rx_busy
.sym 18174 sys_clk_$glb_clk
.sym 18175 sys_rst_$glb_sr
.sym 18176 $abc$42206$n5994
.sym 18177 $abc$42206$n5996
.sym 18178 $abc$42206$n5998
.sym 18179 $abc$42206$n6000
.sym 18180 $abc$42206$n6002
.sym 18181 $abc$42206$n6004
.sym 18182 $abc$42206$n6006
.sym 18183 $abc$42206$n6008
.sym 18189 $abc$42206$n11
.sym 18190 csrbank4_tuning_word1_w[4]
.sym 18193 $abc$42206$n54
.sym 18194 sram_bus_dat_w[7]
.sym 18196 $abc$42206$n2145
.sym 18197 csrbank4_tuning_word1_w[6]
.sym 18198 csrbank4_tuning_word1_w[7]
.sym 18201 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 18203 $abc$42206$n7
.sym 18204 csrbank4_tuning_word3_w[4]
.sym 18207 csrbank4_tuning_word3_w[2]
.sym 18209 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 18210 $abc$42206$n5556_1
.sym 18211 csrbank4_tuning_word3_w[0]
.sym 18226 $abc$42206$n3
.sym 18228 $abc$42206$n2151
.sym 18240 $abc$42206$n5
.sym 18268 $abc$42206$n5
.sym 18283 $abc$42206$n3
.sym 18296 $abc$42206$n2151
.sym 18297 sys_clk_$glb_clk
.sym 18299 $abc$42206$n6010
.sym 18300 $abc$42206$n6012
.sym 18301 $abc$42206$n6014
.sym 18302 $abc$42206$n6016
.sym 18303 $abc$42206$n6018
.sym 18304 $abc$42206$n6020
.sym 18305 $abc$42206$n6022
.sym 18306 $abc$42206$n6024
.sym 18311 sram_bus_dat_w[7]
.sym 18312 $abc$42206$n7613
.sym 18313 csrbank4_tuning_word2_w[6]
.sym 18318 csrbank4_tuning_word2_w[5]
.sym 18319 csrbank2_reload1_w[3]
.sym 18326 $abc$42206$n5
.sym 18332 $abc$42206$n56
.sym 18334 storage[14][6]
.sym 18341 sram_bus_dat_w[6]
.sym 18344 $abc$42206$n6002
.sym 18347 $abc$42206$n6008
.sym 18351 $abc$42206$n6000
.sym 18352 sys_rst
.sym 18362 $abc$42206$n6022
.sym 18365 $abc$42206$n6012
.sym 18368 basesoc_uart_phy_rx_busy
.sym 18369 $abc$42206$n6020
.sym 18373 $abc$42206$n6002
.sym 18376 basesoc_uart_phy_rx_busy
.sym 18381 basesoc_uart_phy_rx_busy
.sym 18382 $abc$42206$n6012
.sym 18386 basesoc_uart_phy_rx_busy
.sym 18387 $abc$42206$n6000
.sym 18391 basesoc_uart_phy_rx_busy
.sym 18393 $abc$42206$n6008
.sym 18403 basesoc_uart_phy_rx_busy
.sym 18406 $abc$42206$n6020
.sym 18409 $abc$42206$n6022
.sym 18410 basesoc_uart_phy_rx_busy
.sym 18415 sys_rst
.sym 18417 sram_bus_dat_w[6]
.sym 18420 sys_clk_$glb_clk
.sym 18421 sys_rst_$glb_sr
.sym 18422 $auto$alumacc.cc:474:replace_alu$3970.C[32]
.sym 18423 $abc$42206$n5679
.sym 18424 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 18425 basesoc_uart_phy_uart_clk_rxen
.sym 18427 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 18428 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 18429 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 18434 $abc$42206$n6075
.sym 18436 csrbank2_reload1_w[3]
.sym 18446 sram_bus_dat_w[1]
.sym 18447 sram_bus_dat_w[6]
.sym 18448 sram_bus_dat_w[3]
.sym 18449 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 18453 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 18454 csrbank2_load0_w[0]
.sym 18455 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 18465 $abc$42206$n11
.sym 18466 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 18467 storage[6][3]
.sym 18470 $abc$42206$n7
.sym 18473 $abc$42206$n3
.sym 18474 $abc$42206$n2147
.sym 18477 storage[2][3]
.sym 18478 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 18480 $abc$42206$n5
.sym 18497 $abc$42206$n5
.sym 18511 $abc$42206$n7
.sym 18526 storage[2][3]
.sym 18527 storage[6][3]
.sym 18528 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 18529 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 18534 $abc$42206$n11
.sym 18538 $abc$42206$n3
.sym 18542 $abc$42206$n2147
.sym 18543 sys_clk_$glb_clk
.sym 18545 $abc$42206$n6301_1
.sym 18546 $abc$42206$n5
.sym 18550 storage[14][6]
.sym 18552 storage[14][2]
.sym 18559 csrbank2_load3_w[3]
.sym 18566 $abc$42206$n4593
.sym 18567 csrbank2_reload0_w[2]
.sym 18568 basesoc_uart_phy_rx_busy
.sym 18588 $abc$42206$n7613
.sym 18600 sram_bus_dat_w[2]
.sym 18606 sram_bus_dat_w[1]
.sym 18607 sram_bus_dat_w[6]
.sym 18608 sram_bus_dat_w[3]
.sym 18627 sram_bus_dat_w[2]
.sym 18651 sram_bus_dat_w[6]
.sym 18655 sram_bus_dat_w[3]
.sym 18662 sram_bus_dat_w[1]
.sym 18665 $abc$42206$n7613
.sym 18666 sys_clk_$glb_clk
.sym 18671 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 18682 storage[2][6]
.sym 18684 storage[2][2]
.sym 18687 $abc$42206$n6301_1
.sym 18689 $abc$42206$n7019
.sym 18712 sram_bus_dat_w[0]
.sym 18717 sram_bus_dat_w[6]
.sym 18720 $abc$42206$n2315
.sym 18745 sram_bus_dat_w[6]
.sym 18767 sram_bus_dat_w[0]
.sym 18788 $abc$42206$n2315
.sym 18789 sys_clk_$glb_clk
.sym 18790 sys_rst_$glb_sr
.sym 18804 $abc$42206$n2315
.sym 18809 csrbank2_load0_w[0]
.sym 18891 spram_bus_adr[9]
.sym 18896 spram_datain0[2]
.sym 18897 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 18905 lm32_cpu.pc_d[15]
.sym 18909 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 18910 $abc$42206$n4330
.sym 18912 lm32_cpu.instruction_unit.wb_data_f[24]
.sym 18913 $abc$42206$n4848
.sym 18914 lm32_cpu.load_store_unit.store_data_x[11]
.sym 18915 $abc$42206$n4030
.sym 18920 spiflash_sr[13]
.sym 18936 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 18941 grant
.sym 18955 lm32_cpu.load_store_unit.store_data_x[11]
.sym 18958 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 18978 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 18979 grant
.sym 18981 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 18990 lm32_cpu.load_store_unit.store_data_x[11]
.sym 19002 lm32_cpu.load_store_unit.store_data_x[11]
.sym 19019 storage_1[2][0]
.sym 19021 lm32_cpu.pc_f[23]
.sym 19022 lm32_cpu.w_result_sel_load_x
.sym 19023 spram_bus_adr[3]
.sym 19025 $abc$42206$n3224_1
.sym 19026 storage_1[2][7]
.sym 19028 $abc$42206$n3238_1
.sym 19029 $abc$42206$n3238_1
.sym 19031 grant
.sym 19032 lm32_cpu.load_store_unit.store_data_m[2]
.sym 19034 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 19035 spram_bus_adr[0]
.sym 19037 slave_sel_r[2]
.sym 19038 spram_datain10[14]
.sym 19040 spram_bus_adr[5]
.sym 19041 lm32_cpu.load_store_unit.store_data_x[11]
.sym 19042 $PACKER_GND_NET
.sym 19048 lm32_cpu.load_store_unit.store_data_x[11]
.sym 19049 $abc$42206$n2406
.sym 19054 $abc$42206$n2127
.sym 19062 spram_datain0[2]
.sym 19065 slave_sel_r[1]
.sym 19073 shared_dat_r[9]
.sym 19074 shared_dat_r[1]
.sym 19075 spram_bus_adr[3]
.sym 19081 grant
.sym 19083 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 19085 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 19101 $abc$42206$n2404
.sym 19107 $abc$42206$n2406
.sym 19121 $abc$42206$n5288
.sym 19127 $abc$42206$n4330
.sym 19129 $abc$42206$n4330
.sym 19144 $abc$42206$n2404
.sym 19167 $abc$42206$n5288
.sym 19168 $abc$42206$n2404
.sym 19175 $abc$42206$n2406
.sym 19176 sys_clk_$glb_clk
.sym 19177 lm32_cpu.rst_i_$glb_sr
.sym 19179 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 19181 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 19182 $abc$42206$n4786
.sym 19183 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 19184 $abc$42206$n3242_1
.sym 19185 spram_bus_adr[3]
.sym 19188 $abc$42206$n4774
.sym 19189 $abc$42206$n2396
.sym 19190 $abc$42206$n4920
.sym 19192 lm32_cpu.load_store_unit.store_data_m[19]
.sym 19193 spram_bus_adr[12]
.sym 19194 lm32_cpu.branch_target_x[4]
.sym 19196 lm32_cpu.valid_f
.sym 19197 lm32_cpu.size_x[1]
.sym 19200 lm32_cpu.pc_d[5]
.sym 19202 $abc$42206$n5703_1
.sym 19203 $abc$42206$n2396
.sym 19204 $abc$42206$n2396
.sym 19205 shared_dat_r[15]
.sym 19206 lm32_cpu.branch_x
.sym 19207 $abc$42206$n5288
.sym 19209 spram_bus_adr[9]
.sym 19210 $abc$42206$n5709_1
.sym 19211 $abc$42206$n4774
.sym 19212 lm32_cpu.write_enable_x
.sym 19219 shared_dat_r[8]
.sym 19221 $abc$42206$n2079
.sym 19222 $abc$42206$n4774
.sym 19225 $abc$42206$n5737_1
.sym 19227 shared_dat_r[24]
.sym 19228 shared_dat_r[19]
.sym 19230 $abc$42206$n5707_1
.sym 19231 $abc$42206$n3200_1
.sym 19232 slave_sel_r[1]
.sym 19238 spiflash_sr[13]
.sym 19240 shared_dat_r[13]
.sym 19248 $abc$42206$n5706_1
.sym 19253 shared_dat_r[24]
.sym 19265 shared_dat_r[13]
.sym 19270 $abc$42206$n4774
.sym 19278 shared_dat_r[19]
.sym 19282 $abc$42206$n3200_1
.sym 19283 slave_sel_r[1]
.sym 19284 spiflash_sr[13]
.sym 19285 $abc$42206$n5737_1
.sym 19288 $abc$42206$n5706_1
.sym 19289 $abc$42206$n3200_1
.sym 19290 $abc$42206$n5707_1
.sym 19295 shared_dat_r[8]
.sym 19298 $abc$42206$n2079
.sym 19299 sys_clk_$glb_clk
.sym 19300 lm32_cpu.rst_i_$glb_sr
.sym 19301 lm32_cpu.branch_x
.sym 19303 lm32_cpu.branch_predict_taken_x
.sym 19304 lm32_cpu.write_enable_x
.sym 19305 lm32_cpu.store_x
.sym 19306 lm32_cpu.pc_x[13]
.sym 19307 lm32_cpu.bus_error_x
.sym 19308 $abc$42206$n3256_1
.sym 19309 spram_bus_adr[4]
.sym 19310 $abc$42206$n3435_1
.sym 19314 shared_dat_r[19]
.sym 19315 lm32_cpu.operand_m[22]
.sym 19316 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 19317 lm32_cpu.valid_x
.sym 19318 lm32_cpu.load_store_unit.wb_select_m
.sym 19319 $abc$42206$n3200_1
.sym 19320 $abc$42206$n2079
.sym 19321 $abc$42206$n2124
.sym 19323 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 19325 $abc$42206$n4848
.sym 19326 lm32_cpu.branch_predict_taken_x
.sym 19327 lm32_cpu.branch_target_x[3]
.sym 19328 lm32_cpu.pc_x[13]
.sym 19329 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 19331 $abc$42206$n3200_1
.sym 19332 $abc$42206$n2127
.sym 19335 $abc$42206$n4848
.sym 19336 sram_bus_dat_w[1]
.sym 19343 sram_bus_dat_w[1]
.sym 19344 spiflash_sr[15]
.sym 19345 $abc$42206$n5733_1
.sym 19348 $abc$42206$n5710_1
.sym 19352 spiflash_sr[9]
.sym 19358 $abc$42206$n3200_1
.sym 19360 $abc$42206$n2145
.sym 19361 $abc$42206$n5741
.sym 19362 spiflash_sr[14]
.sym 19366 slave_sel_r[1]
.sym 19367 spiflash_sr[11]
.sym 19368 $abc$42206$n5739_1
.sym 19369 $abc$42206$n5729
.sym 19370 $abc$42206$n5709_1
.sym 19371 lm32_cpu.pc_x[13]
.sym 19373 spram_bus_adr[9]
.sym 19375 $abc$42206$n5729
.sym 19376 spiflash_sr[9]
.sym 19377 $abc$42206$n3200_1
.sym 19378 slave_sel_r[1]
.sym 19382 spram_bus_adr[9]
.sym 19387 lm32_cpu.pc_x[13]
.sym 19393 $abc$42206$n5709_1
.sym 19394 $abc$42206$n3200_1
.sym 19396 $abc$42206$n5710_1
.sym 19399 spiflash_sr[11]
.sym 19400 $abc$42206$n5733_1
.sym 19401 $abc$42206$n3200_1
.sym 19402 slave_sel_r[1]
.sym 19407 sram_bus_dat_w[1]
.sym 19411 spiflash_sr[14]
.sym 19412 slave_sel_r[1]
.sym 19413 $abc$42206$n3200_1
.sym 19414 $abc$42206$n5739_1
.sym 19417 $abc$42206$n5741
.sym 19418 $abc$42206$n3200_1
.sym 19419 slave_sel_r[1]
.sym 19420 spiflash_sr[15]
.sym 19421 $abc$42206$n2145
.sym 19422 sys_clk_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 storage[9][6]
.sym 19425 $abc$42206$n4784
.sym 19426 storage[9][4]
.sym 19427 $abc$42206$n3280_1
.sym 19428 $abc$42206$n4786
.sym 19429 $abc$42206$n4714_1
.sym 19430 $abc$42206$n3255_1
.sym 19431 spram_bus_adr[9]
.sym 19432 spiflash_sr[13]
.sym 19433 lm32_cpu.pc_d[10]
.sym 19434 $abc$42206$n2079
.sym 19436 $abc$42206$n5704_1
.sym 19437 spram_bus_adr[6]
.sym 19438 lm32_cpu.scall_d
.sym 19440 spiflash_sr[9]
.sym 19441 shared_dat_r[22]
.sym 19442 $abc$42206$n4712_1
.sym 19443 shared_dat_r[8]
.sym 19444 shared_dat_r[2]
.sym 19445 $abc$42206$n2127
.sym 19446 $abc$42206$n4914
.sym 19447 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 19448 spiflash_sr[14]
.sym 19449 lm32_cpu.eret_d
.sym 19450 lm32_cpu.write_enable_x
.sym 19451 $abc$42206$n3238_1
.sym 19452 slave_sel_r[1]
.sym 19453 spiflash_sr[11]
.sym 19455 lm32_cpu.load_store_unit.store_data_m[8]
.sym 19456 lm32_cpu.instruction_unit.instruction_d[31]
.sym 19457 shared_dat_r[14]
.sym 19458 $abc$42206$n2396
.sym 19459 $abc$42206$n3252_1
.sym 19465 $abc$42206$n3228_1
.sym 19467 lm32_cpu.store_m
.sym 19468 lm32_cpu.load_x
.sym 19469 lm32_cpu.store_x
.sym 19470 lm32_cpu.load_store_unit.exception_m
.sym 19474 $abc$42206$n5703_1
.sym 19475 request[1]
.sym 19476 $abc$42206$n2396
.sym 19481 $abc$42206$n5704_1
.sym 19484 lm32_cpu.load_m
.sym 19486 lm32_cpu.branch_predict_taken_x
.sym 19488 $abc$42206$n3231_1
.sym 19491 $abc$42206$n3200_1
.sym 19496 lm32_cpu.valid_m
.sym 19498 lm32_cpu.valid_m
.sym 19499 lm32_cpu.load_store_unit.exception_m
.sym 19500 lm32_cpu.store_m
.sym 19505 lm32_cpu.store_x
.sym 19506 lm32_cpu.load_x
.sym 19512 lm32_cpu.store_x
.sym 19516 lm32_cpu.load_x
.sym 19522 $abc$42206$n5703_1
.sym 19524 $abc$42206$n5704_1
.sym 19525 $abc$42206$n3200_1
.sym 19528 lm32_cpu.branch_predict_taken_x
.sym 19534 lm32_cpu.store_x
.sym 19535 request[1]
.sym 19536 $abc$42206$n3228_1
.sym 19537 $abc$42206$n3231_1
.sym 19540 lm32_cpu.load_x
.sym 19542 lm32_cpu.load_m
.sym 19543 lm32_cpu.store_m
.sym 19544 $abc$42206$n2396
.sym 19545 sys_clk_$glb_clk
.sym 19546 lm32_cpu.rst_i_$glb_sr
.sym 19547 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 19548 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 19549 lm32_cpu.m_bypass_enable_m
.sym 19550 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 19551 lm32_cpu.load_store_unit.store_data_m[10]
.sym 19552 $abc$42206$n3279_1
.sym 19553 $abc$42206$n4860
.sym 19554 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 19555 sram_bus_dat_w[6]
.sym 19557 $abc$42206$n4185
.sym 19558 sram_bus_dat_w[6]
.sym 19559 $abc$42206$n3228_1
.sym 19560 $abc$42206$n2396
.sym 19561 request[1]
.sym 19564 lm32_cpu.valid_x
.sym 19566 $abc$42206$n4712_1
.sym 19567 $abc$42206$n2396
.sym 19568 $abc$42206$n7422
.sym 19569 lm32_cpu.decoder.op_wcsr
.sym 19570 $abc$42206$n4330
.sym 19571 storage[9][4]
.sym 19572 csrbank0_scratch0_w[1]
.sym 19573 shared_dat_r[1]
.sym 19575 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 19576 shared_dat_r[0]
.sym 19577 $abc$42206$n3284_1
.sym 19578 grant
.sym 19579 shared_dat_r[9]
.sym 19580 shared_dat_r[17]
.sym 19581 spram_bus_adr[9]
.sym 19589 lm32_cpu.load_x
.sym 19592 $abc$42206$n3233_1
.sym 19593 lm32_cpu.branch_predict_taken_m
.sym 19595 lm32_cpu.valid_x
.sym 19598 lm32_cpu.branch_predict_m
.sym 19599 lm32_cpu.condition_met_m
.sym 19600 lm32_cpu.load_store_unit.store_data_m[17]
.sym 19602 $abc$42206$n3227_1
.sym 19603 $abc$42206$n3238_1
.sym 19604 $abc$42206$n3232_1
.sym 19608 lm32_cpu.load_store_unit.store_data_m[10]
.sym 19615 $abc$42206$n2127
.sym 19617 lm32_cpu.load_store_unit.exception_m
.sym 19618 $abc$42206$n3284_1
.sym 19621 lm32_cpu.load_store_unit.exception_m
.sym 19622 lm32_cpu.branch_predict_taken_m
.sym 19623 lm32_cpu.condition_met_m
.sym 19624 lm32_cpu.branch_predict_m
.sym 19627 $abc$42206$n3227_1
.sym 19628 $abc$42206$n3232_1
.sym 19636 lm32_cpu.load_store_unit.store_data_m[17]
.sym 19642 lm32_cpu.load_store_unit.store_data_m[10]
.sym 19646 lm32_cpu.branch_predict_taken_m
.sym 19647 lm32_cpu.condition_met_m
.sym 19648 lm32_cpu.branch_predict_m
.sym 19651 lm32_cpu.branch_predict_m
.sym 19652 lm32_cpu.load_store_unit.exception_m
.sym 19653 lm32_cpu.branch_predict_taken_m
.sym 19654 lm32_cpu.condition_met_m
.sym 19658 lm32_cpu.load_x
.sym 19659 $abc$42206$n3238_1
.sym 19660 $abc$42206$n3284_1
.sym 19663 $abc$42206$n3227_1
.sym 19664 $abc$42206$n3233_1
.sym 19665 lm32_cpu.valid_x
.sym 19666 $abc$42206$n3232_1
.sym 19667 $abc$42206$n2127
.sym 19668 sys_clk_$glb_clk
.sym 19669 lm32_cpu.rst_i_$glb_sr
.sym 19670 lm32_cpu.eret_d
.sym 19671 $abc$42206$n3224_1
.sym 19672 spram_bus_adr[13]
.sym 19673 $abc$42206$n3254_1
.sym 19674 $abc$42206$n3223_1
.sym 19675 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 19676 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 19677 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 19678 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 19680 $abc$42206$n6037_1
.sym 19681 lm32_cpu.w_result[7]
.sym 19683 lm32_cpu.load_x
.sym 19684 $abc$42206$n4848
.sym 19685 lm32_cpu.write_idx_x[4]
.sym 19686 lm32_cpu.branch_target_x[4]
.sym 19687 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 19688 lm32_cpu.size_x[0]
.sym 19689 lm32_cpu.instruction_unit.instruction_d[15]
.sym 19691 lm32_cpu.pc_x[4]
.sym 19692 $abc$42206$n4712_1
.sym 19693 lm32_cpu.pc_x[7]
.sym 19694 lm32_cpu.branch_x
.sym 19695 $abc$42206$n2396
.sym 19696 $abc$42206$n6037_1
.sym 19697 shared_dat_r[15]
.sym 19698 $abc$42206$n3225_1
.sym 19700 lm32_cpu.write_enable_x
.sym 19701 $abc$42206$n4185
.sym 19702 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 19703 $abc$42206$n5288
.sym 19705 $abc$42206$n3238_1
.sym 19711 $abc$42206$n4712_1
.sym 19712 lm32_cpu.branch_x
.sym 19713 lm32_cpu.branch_predict_x
.sym 19714 lm32_cpu.valid_m
.sym 19715 $abc$42206$n3234_1
.sym 19718 lm32_cpu.write_idx_x[1]
.sym 19720 $abc$42206$n3226_1
.sym 19722 lm32_cpu.load_store_unit.exception_m
.sym 19725 lm32_cpu.x_result[0]
.sym 19726 $abc$42206$n3238_1
.sym 19729 $abc$42206$n2396
.sym 19731 $abc$42206$n3233_1
.sym 19732 lm32_cpu.write_idx_x[0]
.sym 19735 lm32_cpu.branch_m
.sym 19737 $abc$42206$n3284_1
.sym 19745 lm32_cpu.branch_x
.sym 19751 $abc$42206$n4712_1
.sym 19752 lm32_cpu.write_idx_x[0]
.sym 19756 lm32_cpu.branch_predict_x
.sym 19763 $abc$42206$n4712_1
.sym 19764 lm32_cpu.write_idx_x[1]
.sym 19768 $abc$42206$n3234_1
.sym 19769 lm32_cpu.valid_m
.sym 19770 lm32_cpu.load_store_unit.exception_m
.sym 19771 lm32_cpu.branch_m
.sym 19776 $abc$42206$n3284_1
.sym 19777 $abc$42206$n3238_1
.sym 19780 $abc$42206$n3233_1
.sym 19782 $abc$42206$n3226_1
.sym 19786 lm32_cpu.x_result[0]
.sym 19790 $abc$42206$n2396
.sym 19791 sys_clk_$glb_clk
.sym 19792 lm32_cpu.rst_i_$glb_sr
.sym 19793 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 19794 $abc$42206$n6321_1
.sym 19795 $abc$42206$n3206_1
.sym 19796 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 19797 $abc$42206$n3236_1
.sym 19798 $abc$42206$n4530_1
.sym 19799 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 19800 $abc$42206$n3267_1
.sym 19801 lm32_cpu.pc_x[22]
.sym 19804 $abc$42206$n4175
.sym 19805 lm32_cpu.operand_m[6]
.sym 19806 lm32_cpu.condition_met_m
.sym 19808 lm32_cpu.load_store_unit.store_data_m[15]
.sym 19809 spram_bus_adr[11]
.sym 19810 $abc$42206$n3247
.sym 19811 $abc$42206$n2124
.sym 19812 lm32_cpu.read_idx_0_d[3]
.sym 19813 $abc$42206$n2079
.sym 19814 $abc$42206$n3224_1
.sym 19815 lm32_cpu.load_store_unit.exception_m
.sym 19816 lm32_cpu.operand_m[11]
.sym 19817 lm32_cpu.write_idx_m[2]
.sym 19819 lm32_cpu.data_bus_error_exception_m
.sym 19820 sram_bus_dat_w[1]
.sym 19821 $abc$42206$n2396
.sym 19822 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 19823 $abc$42206$n3251_1
.sym 19824 lm32_cpu.write_idx_x[4]
.sym 19825 $abc$42206$n3258_1
.sym 19826 lm32_cpu.write_idx_x[3]
.sym 19827 $abc$42206$n6320
.sym 19832 $abc$42206$n3222_1_$glb_clk
.sym 19836 $abc$42206$n3226_1
.sym 19840 $abc$42206$n3222_1_$glb_clk
.sym 19841 lm32_cpu.operand_m[0]
.sym 19844 lm32_cpu.m_result_sel_compare_m
.sym 19845 lm32_cpu.condition_met_m
.sym 19846 shared_dat_r[0]
.sym 19848 $abc$42206$n3285_1
.sym 19851 shared_dat_r[9]
.sym 19852 $abc$42206$n4184
.sym 19855 $abc$42206$n4530_1
.sym 19861 $abc$42206$n2079
.sym 19863 $abc$42206$n5288
.sym 19864 lm32_cpu.read_idx_0_d[3]
.sym 19865 lm32_cpu.instruction_unit.wb_data_f[24]
.sym 19868 $abc$42206$n4530_1
.sym 19874 $abc$42206$n5288
.sym 19876 $abc$42206$n4184
.sym 19879 lm32_cpu.instruction_unit.wb_data_f[24]
.sym 19881 $abc$42206$n3222_1_$glb_clk
.sym 19882 lm32_cpu.read_idx_0_d[3]
.sym 19885 $abc$42206$n3285_1
.sym 19886 $abc$42206$n3226_1
.sym 19891 lm32_cpu.condition_met_m
.sym 19892 lm32_cpu.operand_m[0]
.sym 19894 lm32_cpu.m_result_sel_compare_m
.sym 19899 shared_dat_r[9]
.sym 19903 $abc$42206$n5288
.sym 19905 $abc$42206$n3226_1
.sym 19909 shared_dat_r[0]
.sym 19913 $abc$42206$n2079
.sym 19914 sys_clk_$glb_clk
.sym 19915 lm32_cpu.rst_i_$glb_sr
.sym 19916 $abc$42206$n3242_1
.sym 19917 $abc$42206$n3237_1
.sym 19918 lm32_cpu.decoder.branch_offset[19]
.sym 19919 lm32_cpu.decoder.branch_offset[20]
.sym 19920 $abc$42206$n3241_1
.sym 19921 $abc$42206$n116
.sym 19922 $abc$42206$n3245_1
.sym 19923 $abc$42206$n3243_1
.sym 19924 $abc$42206$n5239_1
.sym 19925 lm32_cpu.pc_d[15]
.sym 19926 $abc$42206$n4259_1
.sym 19927 $abc$42206$n5239_1
.sym 19928 request[1]
.sym 19929 $abc$42206$n2127
.sym 19930 lm32_cpu.x_result[0]
.sym 19931 lm32_cpu.operand_m[17]
.sym 19932 $abc$42206$n2124
.sym 19933 lm32_cpu.condition_met_m
.sym 19934 storage[11][4]
.sym 19935 lm32_cpu.w_result_sel_load_d
.sym 19936 $abc$42206$n3284_1
.sym 19937 $abc$42206$n4848
.sym 19938 $abc$42206$n4030
.sym 19939 $abc$42206$n2396
.sym 19940 $abc$42206$n6034_1
.sym 19941 lm32_cpu.write_enable_x
.sym 19942 $abc$42206$n4177
.sym 19943 $abc$42206$n3284_1
.sym 19944 lm32_cpu.instruction_unit.instruction_d[31]
.sym 19945 lm32_cpu.read_idx_1_d[0]
.sym 19946 lm32_cpu.write_idx_x[2]
.sym 19947 lm32_cpu.load_store_unit.store_data_m[8]
.sym 19948 storage_1[12][4]
.sym 19949 $abc$42206$n2396
.sym 19950 $abc$42206$n6037_1
.sym 19951 $abc$42206$n3237_1
.sym 19955 $abc$42206$n3222_1_$glb_clk
.sym 19957 lm32_cpu.read_idx_1_d[2]
.sym 19958 lm32_cpu.write_enable_m
.sym 19959 lm32_cpu.write_idx_m[0]
.sym 19960 $abc$42206$n6033_1
.sym 19961 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 19962 lm32_cpu.write_idx_x[1]
.sym 19963 $abc$42206$n3222_1_$glb_clk
.sym 19964 $abc$42206$n6031_1
.sym 19966 $abc$42206$n6032_1
.sym 19967 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19968 $abc$42206$n3276_1
.sym 19969 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 19971 lm32_cpu.write_idx_m[1]
.sym 19972 lm32_cpu.valid_m
.sym 19973 $abc$42206$n5288
.sym 19974 lm32_cpu.read_idx_1_d[0]
.sym 19975 $abc$42206$n7013
.sym 19976 lm32_cpu.read_idx_1_d[1]
.sym 19977 lm32_cpu.write_idx_m[2]
.sym 19978 lm32_cpu.read_idx_1_d[4]
.sym 19979 $abc$42206$n6035_1
.sym 19982 lm32_cpu.write_idx_x[2]
.sym 19987 $abc$42206$n6036_1
.sym 19991 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19997 $abc$42206$n6035_1
.sym 19998 $abc$42206$n6036_1
.sym 19999 $abc$42206$n3276_1
.sym 20002 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 20008 lm32_cpu.read_idx_1_d[0]
.sym 20009 lm32_cpu.write_idx_m[0]
.sym 20010 lm32_cpu.write_enable_m
.sym 20011 lm32_cpu.valid_m
.sym 20014 $abc$42206$n6032_1
.sym 20015 $abc$42206$n6031_1
.sym 20017 $abc$42206$n6033_1
.sym 20020 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 20021 $abc$42206$n3222_1_$glb_clk
.sym 20022 lm32_cpu.read_idx_1_d[4]
.sym 20023 $abc$42206$n5288
.sym 20026 lm32_cpu.read_idx_1_d[2]
.sym 20027 lm32_cpu.read_idx_1_d[1]
.sym 20028 lm32_cpu.write_idx_m[2]
.sym 20029 lm32_cpu.write_idx_m[1]
.sym 20032 lm32_cpu.write_idx_x[1]
.sym 20033 lm32_cpu.read_idx_1_d[2]
.sym 20034 lm32_cpu.read_idx_1_d[1]
.sym 20035 lm32_cpu.write_idx_x[2]
.sym 20036 $abc$42206$n7013
.sym 20037 sys_clk_$glb_clk
.sym 20039 lm32_cpu.pc_x[24]
.sym 20040 lm32_cpu.write_idx_x[2]
.sym 20041 $abc$42206$n3239_1
.sym 20042 lm32_cpu.decoder.branch_offset[24]
.sym 20043 lm32_cpu.write_idx_x[3]
.sym 20044 lm32_cpu.pc_x[25]
.sym 20045 lm32_cpu.write_idx_x[0]
.sym 20046 $abc$42206$n4866
.sym 20047 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 20048 lm32_cpu.pc_f[18]
.sym 20049 $abc$42206$n3742
.sym 20051 lm32_cpu.read_idx_1_d[2]
.sym 20052 lm32_cpu.read_idx_1_d[0]
.sym 20053 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 20054 $abc$42206$n3285_1
.sym 20055 lm32_cpu.m_result_sel_compare_m
.sym 20056 lm32_cpu.read_idx_1_d[4]
.sym 20057 $abc$42206$n2396
.sym 20058 lm32_cpu.write_idx_x[1]
.sym 20059 $abc$42206$n2110
.sym 20060 lm32_cpu.read_idx_0_d[0]
.sym 20061 $abc$42206$n6034_1
.sym 20062 lm32_cpu.read_idx_0_d[1]
.sym 20064 shared_dat_r[16]
.sym 20065 $abc$42206$n3742
.sym 20066 $abc$42206$n2396
.sym 20067 lm32_cpu.pc_x[5]
.sym 20068 $abc$42206$n6034_1
.sym 20069 shared_dat_r[0]
.sym 20070 grant
.sym 20072 csrbank0_scratch0_w[1]
.sym 20073 shared_dat_r[17]
.sym 20074 lm32_cpu.branch_target_x[6]
.sym 20080 lm32_cpu.write_idx_m[2]
.sym 20082 $abc$42206$n2396
.sym 20083 lm32_cpu.write_idx_x[4]
.sym 20086 lm32_cpu.write_idx_m[4]
.sym 20088 lm32_cpu.read_idx_0_d[3]
.sym 20089 lm32_cpu.write_idx_x[0]
.sym 20090 lm32_cpu.valid_m
.sym 20095 lm32_cpu.write_idx_m[3]
.sym 20097 lm32_cpu.write_enable_m
.sym 20100 lm32_cpu.write_idx_x[3]
.sym 20101 lm32_cpu.write_enable_x
.sym 20102 lm32_cpu.read_idx_0_d[2]
.sym 20103 lm32_cpu.read_idx_0_d[0]
.sym 20104 lm32_cpu.read_idx_0_d[1]
.sym 20105 lm32_cpu.read_idx_0_d[4]
.sym 20106 lm32_cpu.write_idx_x[2]
.sym 20110 lm32_cpu.read_idx_0_d[2]
.sym 20111 $abc$42206$n4712_1
.sym 20115 $abc$42206$n4712_1
.sym 20116 lm32_cpu.write_idx_x[2]
.sym 20119 lm32_cpu.write_enable_x
.sym 20120 $abc$42206$n4712_1
.sym 20125 lm32_cpu.write_idx_m[4]
.sym 20126 lm32_cpu.write_enable_m
.sym 20127 lm32_cpu.read_idx_0_d[4]
.sym 20128 lm32_cpu.valid_m
.sym 20131 lm32_cpu.read_idx_0_d[3]
.sym 20132 lm32_cpu.write_idx_m[2]
.sym 20133 lm32_cpu.read_idx_0_d[2]
.sym 20134 lm32_cpu.write_idx_m[3]
.sym 20137 lm32_cpu.read_idx_0_d[2]
.sym 20138 lm32_cpu.read_idx_0_d[0]
.sym 20139 lm32_cpu.read_idx_0_d[4]
.sym 20140 lm32_cpu.read_idx_0_d[1]
.sym 20143 lm32_cpu.write_idx_x[4]
.sym 20144 lm32_cpu.read_idx_0_d[4]
.sym 20145 lm32_cpu.read_idx_0_d[0]
.sym 20146 lm32_cpu.write_idx_x[0]
.sym 20151 $abc$42206$n4712_1
.sym 20152 lm32_cpu.write_idx_x[4]
.sym 20156 $abc$42206$n4712_1
.sym 20158 lm32_cpu.write_idx_x[3]
.sym 20159 $abc$42206$n2396
.sym 20160 sys_clk_$glb_clk
.sym 20161 lm32_cpu.rst_i_$glb_sr
.sym 20162 lm32_cpu.operand_m[14]
.sym 20163 lm32_cpu.w_result_sel_load_m
.sym 20164 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 20165 lm32_cpu.load_store_unit.store_data_m[8]
.sym 20166 $abc$42206$n3696
.sym 20167 lm32_cpu.load_store_unit.store_data_m[9]
.sym 20168 spram_datain0[5]
.sym 20169 lm32_cpu.operand_m[11]
.sym 20170 $abc$42206$n4330
.sym 20171 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 20172 $abc$42206$n7422
.sym 20174 lm32_cpu.pc_d[24]
.sym 20175 lm32_cpu.write_idx_x[0]
.sym 20176 $abc$42206$n7418
.sym 20177 lm32_cpu.decoder.branch_offset[24]
.sym 20178 lm32_cpu.write_enable_m
.sym 20179 lm32_cpu.instruction_unit.instruction_d[15]
.sym 20180 $abc$42206$n4920
.sym 20181 lm32_cpu.pc_x[24]
.sym 20182 lm32_cpu.read_idx_0_d[3]
.sym 20183 lm32_cpu.pc_m[11]
.sym 20185 $abc$42206$n3626
.sym 20186 lm32_cpu.read_idx_1_d[2]
.sym 20187 $abc$42206$n2396
.sym 20188 $abc$42206$n3444_1
.sym 20189 lm32_cpu.instruction_unit.instruction_d[11]
.sym 20190 shared_dat_r[15]
.sym 20191 $abc$42206$n3932
.sym 20192 $abc$42206$n5288
.sym 20193 $abc$42206$n4185
.sym 20194 lm32_cpu.m_result_sel_compare_m
.sym 20195 lm32_cpu.read_idx_1_d[3]
.sym 20196 $abc$42206$n6037_1
.sym 20197 $abc$42206$n3937
.sym 20200 $abc$42206$n3222_1_$glb_clk
.sym 20204 shared_dat_r[11]
.sym 20206 lm32_cpu.read_idx_1_d[3]
.sym 20207 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 20208 $abc$42206$n3222_1_$glb_clk
.sym 20210 lm32_cpu.read_idx_1_d[1]
.sym 20211 lm32_cpu.read_idx_0_d[1]
.sym 20215 shared_dat_r[22]
.sym 20216 lm32_cpu.read_idx_1_d[0]
.sym 20218 $abc$42206$n5288
.sym 20221 $abc$42206$n2079
.sym 20224 shared_dat_r[16]
.sym 20225 lm32_cpu.instruction_unit.wb_data_f[17]
.sym 20228 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 20231 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 20233 shared_dat_r[17]
.sym 20236 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 20237 $abc$42206$n3222_1_$glb_clk
.sym 20238 $abc$42206$n5288
.sym 20239 lm32_cpu.read_idx_1_d[3]
.sym 20242 shared_dat_r[22]
.sym 20248 lm32_cpu.instruction_unit.wb_data_f[17]
.sym 20249 lm32_cpu.read_idx_1_d[1]
.sym 20251 $abc$42206$n3222_1_$glb_clk
.sym 20254 lm32_cpu.read_idx_0_d[1]
.sym 20255 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 20256 $abc$42206$n3222_1_$glb_clk
.sym 20257 $abc$42206$n5288
.sym 20263 shared_dat_r[16]
.sym 20266 $abc$42206$n3222_1_$glb_clk
.sym 20267 lm32_cpu.read_idx_1_d[0]
.sym 20268 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 20269 $abc$42206$n5288
.sym 20273 shared_dat_r[17]
.sym 20280 shared_dat_r[11]
.sym 20282 $abc$42206$n2079
.sym 20283 sys_clk_$glb_clk
.sym 20284 lm32_cpu.rst_i_$glb_sr
.sym 20285 $abc$42206$n3681
.sym 20286 $abc$42206$n4183
.sym 20287 $abc$42206$n4332
.sym 20288 $abc$42206$n4235
.sym 20289 $abc$42206$n4322
.sym 20290 $abc$42206$n3809_1
.sym 20291 $abc$42206$n4179
.sym 20292 $abc$42206$n4241
.sym 20293 lm32_cpu.pc_x[17]
.sym 20294 $abc$42206$n4848
.sym 20295 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 20296 lm32_cpu.pc_x[17]
.sym 20297 $abc$42206$n2396
.sym 20298 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 20299 $abc$42206$n4169
.sym 20300 lm32_cpu.operand_m[6]
.sym 20301 lm32_cpu.pc_d[15]
.sym 20302 lm32_cpu.operand_m[11]
.sym 20303 $abc$42206$n4176_1
.sym 20305 $abc$42206$n2117
.sym 20306 lm32_cpu.w_result_sel_load_m
.sym 20308 shared_dat_r[26]
.sym 20309 shared_dat_r[16]
.sym 20310 $abc$42206$n4170
.sym 20311 lm32_cpu.data_bus_error_exception_m
.sym 20312 lm32_cpu.w_result_sel_load_w
.sym 20313 lm32_cpu.write_idx_w[4]
.sym 20314 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 20315 $abc$42206$n4453
.sym 20316 lm32_cpu.load_store_unit.store_data_x[9]
.sym 20317 lm32_cpu.w_result[16]
.sym 20318 $abc$42206$n6320
.sym 20319 $abc$42206$n2396
.sym 20320 $abc$42206$n5940_1
.sym 20326 lm32_cpu.operand_m[17]
.sym 20327 $abc$42206$n3644
.sym 20328 $abc$42206$n2110
.sym 20331 $abc$42206$n6034_1
.sym 20333 lm32_cpu.w_result_sel_load_w
.sym 20334 lm32_cpu.operand_m[14]
.sym 20335 shared_dat_r[16]
.sym 20338 $abc$42206$n3698
.sym 20339 lm32_cpu.m_result_sel_compare_m
.sym 20341 lm32_cpu.operand_w[16]
.sym 20347 lm32_cpu.operand_w[19]
.sym 20348 $abc$42206$n3444_1
.sym 20350 shared_dat_r[15]
.sym 20353 lm32_cpu.w_result_sel_load_w
.sym 20355 shared_dat_r[0]
.sym 20356 shared_dat_r[26]
.sym 20359 lm32_cpu.operand_w[16]
.sym 20360 lm32_cpu.w_result_sel_load_w
.sym 20361 $abc$42206$n3444_1
.sym 20362 $abc$42206$n3698
.sym 20367 lm32_cpu.operand_m[14]
.sym 20368 lm32_cpu.m_result_sel_compare_m
.sym 20371 $abc$42206$n3444_1
.sym 20372 $abc$42206$n3644
.sym 20373 lm32_cpu.w_result_sel_load_w
.sym 20374 lm32_cpu.operand_w[19]
.sym 20377 $abc$42206$n6034_1
.sym 20378 lm32_cpu.operand_m[17]
.sym 20380 lm32_cpu.m_result_sel_compare_m
.sym 20385 shared_dat_r[16]
.sym 20389 shared_dat_r[15]
.sym 20397 shared_dat_r[0]
.sym 20403 shared_dat_r[26]
.sym 20405 $abc$42206$n2110
.sym 20406 sys_clk_$glb_clk
.sym 20407 lm32_cpu.rst_i_$glb_sr
.sym 20408 $abc$42206$n4774
.sym 20409 $abc$42206$n3588
.sym 20410 lm32_cpu.pc_m[25]
.sym 20411 $abc$42206$n3928
.sym 20412 $abc$42206$n4258_1
.sym 20413 $abc$42206$n3907
.sym 20414 $abc$42206$n4425
.sym 20415 $abc$42206$n3627
.sym 20417 lm32_cpu.load_store_unit.store_data_x[11]
.sym 20419 $abc$42206$n7418
.sym 20420 lm32_cpu.w_result[16]
.sym 20421 $abc$42206$n3872_1
.sym 20422 lm32_cpu.instruction_unit.instruction_d[14]
.sym 20423 $abc$42206$n4235
.sym 20424 $abc$42206$n6353_1
.sym 20425 lm32_cpu.operand_m[2]
.sym 20426 lm32_cpu.w_result[26]
.sym 20427 $abc$42206$n6034_1
.sym 20428 $abc$42206$n3691
.sym 20429 $abc$42206$n2396
.sym 20430 lm32_cpu.operand_m[17]
.sym 20431 lm32_cpu.instruction_unit.instruction_d[14]
.sym 20432 $abc$42206$n6034_1
.sym 20433 lm32_cpu.w_result[19]
.sym 20434 $abc$42206$n4235
.sym 20435 $abc$42206$n6037_1
.sym 20436 $abc$42206$n4173
.sym 20437 $abc$42206$n3983
.sym 20438 lm32_cpu.w_result_sel_load_w
.sym 20439 lm32_cpu.w_result[30]
.sym 20440 $abc$42206$n3950
.sym 20441 $abc$42206$n4171
.sym 20442 $abc$42206$n4177
.sym 20443 $abc$42206$n3237_1
.sym 20447 $abc$42206$n3222_1_$glb_clk
.sym 20449 lm32_cpu.operand_m[22]
.sym 20450 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 20451 lm32_cpu.operand_w[22]
.sym 20452 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 20453 $abc$42206$n3590
.sym 20455 $abc$42206$n3222_1_$glb_clk
.sym 20457 $abc$42206$n3444_1
.sym 20463 $abc$42206$n4449
.sym 20464 $abc$42206$n5288
.sym 20466 lm32_cpu.m_result_sel_compare_m
.sym 20468 lm32_cpu.read_idx_0_d[4]
.sym 20469 $abc$42206$n3940
.sym 20472 lm32_cpu.w_result_sel_load_w
.sym 20473 lm32_cpu.read_idx_1_d[2]
.sym 20474 lm32_cpu.w_result_sel_load_m
.sym 20475 $abc$42206$n4453
.sym 20476 $abc$42206$n3419
.sym 20477 lm32_cpu.load_store_unit.exception_m
.sym 20478 $abc$42206$n4758_1
.sym 20479 $abc$42206$n3977
.sym 20483 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 20484 $abc$42206$n3222_1_$glb_clk
.sym 20485 lm32_cpu.read_idx_1_d[2]
.sym 20488 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 20489 $abc$42206$n3222_1_$glb_clk
.sym 20490 lm32_cpu.read_idx_0_d[4]
.sym 20491 $abc$42206$n5288
.sym 20494 $abc$42206$n4758_1
.sym 20495 lm32_cpu.load_store_unit.exception_m
.sym 20496 lm32_cpu.operand_m[22]
.sym 20497 lm32_cpu.m_result_sel_compare_m
.sym 20500 $abc$42206$n4453
.sym 20502 $abc$42206$n3977
.sym 20503 $abc$42206$n3419
.sym 20506 $abc$42206$n3940
.sym 20507 $abc$42206$n4449
.sym 20508 $abc$42206$n3419
.sym 20512 lm32_cpu.w_result_sel_load_w
.sym 20513 lm32_cpu.operand_w[22]
.sym 20514 $abc$42206$n3444_1
.sym 20515 $abc$42206$n3590
.sym 20518 $abc$42206$n5288
.sym 20519 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 20520 $abc$42206$n3222_1_$glb_clk
.sym 20521 lm32_cpu.read_idx_1_d[2]
.sym 20527 lm32_cpu.w_result_sel_load_m
.sym 20529 sys_clk_$glb_clk
.sym 20530 lm32_cpu.rst_i_$glb_sr
.sym 20531 $abc$42206$n4303
.sym 20532 $abc$42206$n3641
.sym 20533 $abc$42206$n4448_1
.sym 20534 $abc$42206$n3645
.sym 20535 $abc$42206$n3642
.sym 20536 lm32_cpu.load_store_unit.sign_extend_m
.sym 20537 $abc$42206$n3500_1
.sym 20538 $abc$42206$n3573
.sym 20539 $abc$42206$n3555_1
.sym 20540 $abc$42206$n6825
.sym 20541 $abc$42206$n6825
.sym 20543 $abc$42206$n4259_1
.sym 20544 $abc$42206$n4425
.sym 20545 $abc$42206$n4426
.sym 20547 $abc$42206$n4187
.sym 20548 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 20549 $abc$42206$n3590
.sym 20550 lm32_cpu.w_result[25]
.sym 20551 $abc$42206$n3937
.sym 20552 lm32_cpu.w_result[17]
.sym 20553 $abc$42206$n4176_1
.sym 20554 $abc$42206$n4812
.sym 20555 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 20556 $abc$42206$n3976
.sym 20557 grant
.sym 20558 $abc$42206$n4183
.sym 20559 $abc$42206$n4233
.sym 20560 csrbank0_scratch0_w[1]
.sym 20561 $abc$42206$n3419
.sym 20562 $abc$42206$n3742
.sym 20563 lm32_cpu.operand_w[7]
.sym 20564 $abc$42206$n3802
.sym 20565 lm32_cpu.w_result[29]
.sym 20566 $abc$42206$n4449_1
.sym 20572 lm32_cpu.operand_w[27]
.sym 20573 lm32_cpu.operand_m[27]
.sym 20575 $abc$42206$n4176_1
.sym 20576 $abc$42206$n3445
.sym 20577 $abc$42206$n3444_1
.sym 20579 lm32_cpu.operand_w[30]
.sym 20580 $abc$42206$n4170
.sym 20581 lm32_cpu.load_store_unit.exception_m
.sym 20582 lm32_cpu.operand_m[19]
.sym 20583 lm32_cpu.m_result_sel_compare_m
.sym 20584 lm32_cpu.operand_m[30]
.sym 20585 lm32_cpu.w_result[22]
.sym 20587 lm32_cpu.w_result_sel_load_w
.sym 20589 $abc$42206$n4774
.sym 20591 $abc$42206$n3499
.sym 20592 $abc$42206$n6034_1
.sym 20595 $abc$42206$n6037_1
.sym 20596 $abc$42206$n4768_1
.sym 20597 $abc$42206$n5288
.sym 20599 $abc$42206$n4277
.sym 20605 lm32_cpu.m_result_sel_compare_m
.sym 20606 lm32_cpu.operand_m[27]
.sym 20607 lm32_cpu.load_store_unit.exception_m
.sym 20608 $abc$42206$n4768_1
.sym 20611 $abc$42206$n3444_1
.sym 20612 $abc$42206$n3445
.sym 20613 lm32_cpu.operand_w[30]
.sym 20614 lm32_cpu.w_result_sel_load_w
.sym 20618 $abc$42206$n4170
.sym 20619 $abc$42206$n5288
.sym 20624 $abc$42206$n6034_1
.sym 20625 lm32_cpu.operand_m[19]
.sym 20626 lm32_cpu.m_result_sel_compare_m
.sym 20629 lm32_cpu.operand_w[27]
.sym 20630 $abc$42206$n3499
.sym 20631 lm32_cpu.w_result_sel_load_w
.sym 20632 $abc$42206$n3444_1
.sym 20635 $abc$42206$n6037_1
.sym 20636 $abc$42206$n4277
.sym 20637 $abc$42206$n4176_1
.sym 20638 lm32_cpu.w_result[22]
.sym 20641 lm32_cpu.m_result_sel_compare_m
.sym 20642 lm32_cpu.operand_m[27]
.sym 20644 $abc$42206$n6037_1
.sym 20647 $abc$42206$n4774
.sym 20648 lm32_cpu.m_result_sel_compare_m
.sym 20649 lm32_cpu.operand_m[30]
.sym 20650 lm32_cpu.load_store_unit.exception_m
.sym 20652 sys_clk_$glb_clk
.sym 20653 lm32_cpu.rst_i_$glb_sr
.sym 20654 $abc$42206$n4238
.sym 20655 $abc$42206$n4232_1
.sym 20656 $abc$42206$n3983
.sym 20657 $abc$42206$n4268_1
.sym 20658 $abc$42206$n4441
.sym 20659 $abc$42206$n4296
.sym 20660 $abc$42206$n4299
.sym 20661 $abc$42206$n3418_1
.sym 20663 lm32_cpu.operand_m[27]
.sym 20666 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 20667 $abc$42206$n3500_1
.sym 20668 $abc$42206$n4276
.sym 20669 $abc$42206$n3464_1
.sym 20670 lm32_cpu.operand_m[19]
.sym 20671 $abc$42206$n4304
.sym 20672 $abc$42206$n3445
.sym 20673 $abc$42206$n3464_1
.sym 20674 $abc$42206$n6353_1
.sym 20675 $abc$42206$n6037_1
.sym 20676 lm32_cpu.w_result[27]
.sym 20677 $abc$42206$n4448_1
.sym 20678 $abc$42206$n3936
.sym 20679 $abc$42206$n2396
.sym 20680 $abc$42206$n3444_1
.sym 20681 $abc$42206$n6037_1
.sym 20682 spram_bus_adr[0]
.sym 20683 $abc$42206$n5288
.sym 20684 $abc$42206$n3937
.sym 20685 lm32_cpu.operand_m[2]
.sym 20686 lm32_cpu.w_result[23]
.sym 20687 $abc$42206$n3932
.sym 20688 lm32_cpu.w_result[31]
.sym 20689 $abc$42206$n3419
.sym 20701 $abc$42206$n3939
.sym 20702 lm32_cpu.w_result[31]
.sym 20703 $abc$42206$n3572
.sym 20705 lm32_cpu.w_result[22]
.sym 20706 $abc$42206$n3444_1
.sym 20707 lm32_cpu.w_result[27]
.sym 20709 $abc$42206$n3940
.sym 20710 lm32_cpu.w_result_sel_load_w
.sym 20711 lm32_cpu.w_result[23]
.sym 20716 $abc$42206$n3976
.sym 20719 lm32_cpu.operand_w[23]
.sym 20722 lm32_cpu.w_result[24]
.sym 20725 $abc$42206$n3937
.sym 20726 $abc$42206$n3977
.sym 20728 lm32_cpu.w_result_sel_load_w
.sym 20729 $abc$42206$n3572
.sym 20730 $abc$42206$n3444_1
.sym 20731 lm32_cpu.operand_w[23]
.sym 20736 lm32_cpu.w_result[31]
.sym 20741 lm32_cpu.w_result[27]
.sym 20746 $abc$42206$n3976
.sym 20747 $abc$42206$n3977
.sym 20748 $abc$42206$n3937
.sym 20752 lm32_cpu.w_result[23]
.sym 20758 $abc$42206$n3937
.sym 20759 $abc$42206$n3939
.sym 20760 $abc$42206$n3940
.sym 20764 lm32_cpu.w_result[24]
.sym 20770 lm32_cpu.w_result[22]
.sym 20775 sys_clk_$glb_clk
.sym 20777 lm32_cpu.operand_w[23]
.sym 20778 $abc$42206$n4180_1
.sym 20779 $abc$42206$n3292_1
.sym 20780 $abc$42206$n3985
.sym 20781 $abc$42206$n3802
.sym 20782 $abc$42206$n4449_1
.sym 20783 $abc$42206$n4175_1
.sym 20784 $abc$42206$n3537_1
.sym 20786 $abc$42206$n3435_1
.sym 20789 lm32_cpu.w_result[23]
.sym 20790 $abc$42206$n4299
.sym 20791 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 20793 $abc$42206$n4611
.sym 20794 lm32_cpu.w_result[25]
.sym 20795 $abc$42206$n4232_1
.sym 20796 $abc$42206$n4238
.sym 20797 $abc$42206$n4176_1
.sym 20799 lm32_cpu.w_result[20]
.sym 20800 lm32_cpu.w_result[21]
.sym 20801 lm32_cpu.write_idx_w[4]
.sym 20802 $abc$42206$n4329
.sym 20803 $abc$42206$n3808
.sym 20804 lm32_cpu.w_result_sel_load_w
.sym 20805 $abc$42206$n4760_1
.sym 20806 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 20810 $abc$42206$n6320
.sym 20811 $abc$42206$n4442_1
.sym 20812 $abc$42206$n3937
.sym 20818 $abc$42206$n3715
.sym 20820 $abc$42206$n4181
.sym 20821 lm32_cpu.operand_m[15]
.sym 20822 $abc$42206$n356
.sym 20823 $abc$42206$n6034_1
.sym 20824 lm32_cpu.m_result_sel_compare_m
.sym 20825 $abc$42206$n3295_1
.sym 20826 $abc$42206$n6353_1
.sym 20827 $abc$42206$n3892_1
.sym 20828 lm32_cpu.w_result[7]
.sym 20829 lm32_cpu.write_idx_w[3]
.sym 20830 lm32_cpu.write_idx_w[1]
.sym 20831 $abc$42206$n4187
.sym 20833 $abc$42206$n4176_1
.sym 20835 lm32_cpu.operand_w[7]
.sym 20836 $abc$42206$n4185
.sym 20837 lm32_cpu.write_idx_w[4]
.sym 20842 $abc$42206$n3890_1
.sym 20843 $abc$42206$n3891_1
.sym 20844 $abc$42206$n3292_1
.sym 20845 lm32_cpu.w_result_sel_load_w
.sym 20846 lm32_cpu.write_enable_q_w
.sym 20849 $abc$42206$n4409_1
.sym 20851 $abc$42206$n4185
.sym 20852 $abc$42206$n3295_1
.sym 20853 lm32_cpu.write_idx_w[3]
.sym 20854 $abc$42206$n3292_1
.sym 20857 lm32_cpu.write_enable_q_w
.sym 20863 lm32_cpu.w_result_sel_load_w
.sym 20864 lm32_cpu.operand_w[7]
.sym 20865 $abc$42206$n3891_1
.sym 20866 $abc$42206$n3890_1
.sym 20869 lm32_cpu.write_enable_q_w
.sym 20875 $abc$42206$n3715
.sym 20876 lm32_cpu.operand_m[15]
.sym 20877 lm32_cpu.m_result_sel_compare_m
.sym 20878 $abc$42206$n6034_1
.sym 20881 $abc$42206$n6353_1
.sym 20883 lm32_cpu.w_result[7]
.sym 20884 $abc$42206$n3892_1
.sym 20887 $abc$42206$n4409_1
.sym 20888 lm32_cpu.w_result[7]
.sym 20889 $abc$42206$n4176_1
.sym 20893 lm32_cpu.write_idx_w[4]
.sym 20894 $abc$42206$n4181
.sym 20895 lm32_cpu.write_idx_w[1]
.sym 20896 $abc$42206$n4187
.sym 20898 sys_clk_$glb_clk
.sym 20899 $abc$42206$n356
.sym 20900 $abc$42206$n3735
.sym 20901 $abc$42206$n5863
.sym 20902 $abc$42206$n3741
.sym 20903 $abc$42206$n3913
.sym 20904 $abc$42206$n6142_1
.sym 20905 $abc$42206$n3871_1
.sym 20906 $abc$42206$n3786
.sym 20907 $abc$42206$n3865_1
.sym 20908 lm32_cpu.operand_1_x[13]
.sym 20912 lm32_cpu.w_result[2]
.sym 20913 $abc$42206$n4175_1
.sym 20914 $abc$42206$n3888_1
.sym 20915 lm32_cpu.w_result[20]
.sym 20916 sram_bus_dat_w[6]
.sym 20917 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 20918 lm32_cpu.operand_m[23]
.sym 20919 sram_bus_dat_w[5]
.sym 20921 lm32_cpu.w_result[22]
.sym 20922 $abc$42206$n6353_1
.sym 20923 $abc$42206$n3742
.sym 20924 $abc$42206$n3989
.sym 20925 $abc$42206$n3418
.sym 20926 lm32_cpu.branch_target_d[9]
.sym 20927 $abc$42206$n3419
.sym 20928 $abc$42206$n5899
.sym 20929 $abc$42206$n5929
.sym 20930 $abc$42206$n4177
.sym 20933 $abc$42206$n4173
.sym 20934 $abc$42206$n4171
.sym 20935 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 20941 $abc$42206$n6597
.sym 20944 $abc$42206$n3419
.sym 20946 $abc$42206$n6574
.sym 20947 $abc$42206$n5932
.sym 20949 lm32_cpu.w_result[13]
.sym 20950 $abc$42206$n5910
.sym 20953 $abc$42206$n6034_1
.sym 20954 lm32_cpu.w_result[15]
.sym 20955 $abc$42206$n6353_1
.sym 20956 $abc$42206$n6575
.sym 20959 $abc$42206$n3763
.sym 20961 $abc$42206$n3758
.sym 20963 lm32_cpu.w_result[11]
.sym 20964 $abc$42206$n3721_1
.sym 20966 $abc$42206$n6570
.sym 20967 lm32_cpu.write_enable_q_w
.sym 20971 $abc$42206$n3764
.sym 20974 lm32_cpu.w_result[15]
.sym 20975 $abc$42206$n3721_1
.sym 20977 $abc$42206$n6353_1
.sym 20980 $abc$42206$n6574
.sym 20981 $abc$42206$n6575
.sym 20982 $abc$42206$n3419
.sym 20986 $abc$42206$n6570
.sym 20987 $abc$42206$n6353_1
.sym 20988 $abc$42206$n5910
.sym 20989 $abc$42206$n3419
.sym 20992 lm32_cpu.write_enable_q_w
.sym 20999 lm32_cpu.w_result[13]
.sym 21001 $abc$42206$n6353_1
.sym 21004 $abc$42206$n6034_1
.sym 21005 $abc$42206$n3758
.sym 21006 $abc$42206$n3764
.sym 21007 $abc$42206$n3763
.sym 21010 lm32_cpu.w_result[11]
.sym 21013 $abc$42206$n6353_1
.sym 21016 $abc$42206$n3419
.sym 21017 $abc$42206$n6597
.sym 21019 $abc$42206$n5932
.sym 21021 sys_clk_$glb_clk
.sym 21022 $abc$42206$n2417_$glb_sr
.sym 21023 $abc$42206$n4450
.sym 21024 basesoc_bus_wishbone_ack
.sym 21025 $abc$42206$n4417_1
.sym 21026 $abc$42206$n4029_1
.sym 21027 $abc$42206$n4004
.sym 21028 $abc$42206$n3808
.sym 21029 $abc$42206$n3989
.sym 21030 $abc$42206$n4008_1
.sym 21032 $abc$42206$n4185
.sym 21034 sram_bus_dat_w[6]
.sym 21035 lm32_cpu.load_store_unit.exception_m
.sym 21036 $abc$42206$n3786
.sym 21037 $abc$42206$n3757
.sym 21038 grant
.sym 21039 lm32_cpu.operand_m[9]
.sym 21041 lm32_cpu.w_result[31]
.sym 21042 $abc$42206$n4426
.sym 21043 $abc$42206$n3937
.sym 21045 $abc$42206$n6597
.sym 21047 lm32_cpu.load_store_unit.sign_extend_m
.sym 21048 sram_bus_dat_w[5]
.sym 21049 lm32_cpu.operand_m[7]
.sym 21050 $abc$42206$n3937
.sym 21051 $abc$42206$n3537_1
.sym 21052 csrbank0_scratch0_w[1]
.sym 21053 $abc$42206$n5884
.sym 21054 lm32_cpu.w_result[7]
.sym 21055 $abc$42206$n3787_1
.sym 21056 $abc$42206$n4450
.sym 21057 $abc$42206$n3742
.sym 21058 $abc$42206$n3872_1
.sym 21067 $abc$42206$n6353_1
.sym 21069 lm32_cpu.w_result[6]
.sym 21071 $abc$42206$n4176_1
.sym 21073 lm32_cpu.w_result[8]
.sym 21075 $abc$42206$n4360
.sym 21076 lm32_cpu.w_result[2]
.sym 21080 lm32_cpu.w_result[13]
.sym 21081 $abc$42206$n6037_1
.sym 21085 lm32_cpu.w_result[15]
.sym 21086 lm32_cpu.w_result[10]
.sym 21088 lm32_cpu.w_result[7]
.sym 21097 lm32_cpu.w_result[13]
.sym 21098 $abc$42206$n4176_1
.sym 21099 $abc$42206$n4360
.sym 21100 $abc$42206$n6037_1
.sym 21106 lm32_cpu.w_result[13]
.sym 21110 $abc$42206$n6353_1
.sym 21111 lm32_cpu.w_result[8]
.sym 21115 lm32_cpu.w_result[6]
.sym 21124 lm32_cpu.w_result[2]
.sym 21129 lm32_cpu.w_result[7]
.sym 21136 lm32_cpu.w_result[15]
.sym 21142 lm32_cpu.w_result[10]
.sym 21144 sys_clk_$glb_clk
.sym 21146 $abc$42206$n3418
.sym 21147 $abc$42206$n6193_1
.sym 21148 $abc$42206$n5929
.sym 21149 $abc$42206$n4442_1
.sym 21150 $abc$42206$n4466
.sym 21151 $abc$42206$n6194
.sym 21152 $abc$42206$n4465_1
.sym 21153 $abc$42206$n4401_1
.sym 21154 lm32_cpu.w_result[7]
.sym 21155 $abc$42206$n6037_1
.sym 21158 lm32_cpu.w_result[12]
.sym 21159 $abc$42206$n5215
.sym 21160 $abc$42206$n6825
.sym 21161 $abc$42206$n4434
.sym 21162 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21163 lm32_cpu.operand_m[31]
.sym 21164 lm32_cpu.write_idx_w[2]
.sym 21165 lm32_cpu.write_idx_w[1]
.sym 21166 $abc$42206$n6353_1
.sym 21167 spram_datain0[5]
.sym 21168 $abc$42206$n6574
.sym 21169 $abc$42206$n4722_1
.sym 21170 spram_bus_adr[0]
.sym 21171 $abc$42206$n3932
.sym 21172 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 21174 sram_bus_dat_w[6]
.sym 21175 basesoc_counter[0]
.sym 21176 spram_bus_adr[4]
.sym 21177 lm32_cpu.pc_x[8]
.sym 21187 $abc$42206$n4171
.sym 21188 $abc$42206$n5931
.sym 21189 $abc$42206$n2127
.sym 21191 $abc$42206$n6601
.sym 21192 $abc$42206$n6575
.sym 21193 $abc$42206$n5932
.sym 21195 $abc$42206$n4173
.sym 21196 $abc$42206$n5910
.sym 21197 $abc$42206$n4176_1
.sym 21198 lm32_cpu.w_result[15]
.sym 21200 lm32_cpu.write_idx_w[2]
.sym 21201 $abc$42206$n4169
.sym 21202 $abc$42206$n4177
.sym 21203 $abc$42206$n4175
.sym 21206 lm32_cpu.write_idx_w[1]
.sym 21207 $abc$42206$n4341
.sym 21208 $abc$42206$n5909
.sym 21209 lm32_cpu.write_idx_w[3]
.sym 21210 $abc$42206$n3937
.sym 21211 lm32_cpu.write_idx_w[0]
.sym 21213 lm32_cpu.write_idx_w[4]
.sym 21214 lm32_cpu.load_store_unit.store_data_m[1]
.sym 21217 $abc$42206$n4698_1
.sym 21218 $abc$42206$n4703
.sym 21222 lm32_cpu.load_store_unit.store_data_m[1]
.sym 21226 lm32_cpu.write_idx_w[1]
.sym 21227 $abc$42206$n4171
.sym 21228 $abc$42206$n4698_1
.sym 21229 $abc$42206$n4703
.sym 21232 $abc$42206$n4341
.sym 21234 lm32_cpu.w_result[15]
.sym 21235 $abc$42206$n4176_1
.sym 21238 $abc$42206$n5909
.sym 21240 $abc$42206$n3937
.sym 21241 $abc$42206$n5910
.sym 21244 $abc$42206$n5932
.sym 21245 $abc$42206$n5931
.sym 21247 $abc$42206$n3937
.sym 21250 $abc$42206$n6575
.sym 21252 $abc$42206$n3937
.sym 21253 $abc$42206$n6601
.sym 21256 lm32_cpu.write_idx_w[3]
.sym 21257 lm32_cpu.write_idx_w[0]
.sym 21258 $abc$42206$n4175
.sym 21259 $abc$42206$n4169
.sym 21262 lm32_cpu.write_idx_w[4]
.sym 21263 $abc$42206$n4177
.sym 21264 $abc$42206$n4173
.sym 21265 lm32_cpu.write_idx_w[2]
.sym 21266 $abc$42206$n2127
.sym 21267 sys_clk_$glb_clk
.sym 21268 lm32_cpu.rst_i_$glb_sr
.sym 21270 $abc$42206$n4614_1
.sym 21271 $abc$42206$n3787_1
.sym 21272 sram_bus_adr[4]
.sym 21273 $abc$42206$n5940_1
.sym 21274 $abc$42206$n3872_1
.sym 21275 $abc$42206$n2172
.sym 21276 spiflash_sr[26]
.sym 21277 spram_datain0[6]
.sym 21278 slave_sel_r[1]
.sym 21280 spram_datain0[6]
.sym 21281 sram_bus_dat_w[7]
.sym 21282 $abc$42206$n4465_1
.sym 21284 $abc$42206$n5881
.sym 21285 $abc$42206$n2417
.sym 21286 lm32_cpu.w_result[15]
.sym 21289 storage_1[8][4]
.sym 21290 sram_bus_dat_w[0]
.sym 21291 $abc$42206$n5931
.sym 21292 $abc$42206$n4176_1
.sym 21295 $abc$42206$n4442_1
.sym 21298 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21299 basesoc_counter[1]
.sym 21300 $abc$42206$n6312
.sym 21302 $abc$42206$n6320
.sym 21304 $abc$42206$n4614_1
.sym 21313 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 21321 $abc$42206$n2172
.sym 21334 basesoc_counter[0]
.sym 21336 $abc$42206$n6825
.sym 21341 basesoc_counter[1]
.sym 21344 basesoc_counter[0]
.sym 21363 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 21375 $abc$42206$n6825
.sym 21385 basesoc_counter[0]
.sym 21386 basesoc_counter[1]
.sym 21389 $abc$42206$n2172
.sym 21390 sys_clk_$glb_clk
.sym 21391 sys_rst_$glb_sr
.sym 21392 lm32_cpu.store_operand_x[0]
.sym 21393 interface0_bank_bus_dat_r[2]
.sym 21394 lm32_cpu.store_operand_x[1]
.sym 21396 $PACKER_VCC_NET_$glb_clk
.sym 21397 $PACKER_VCC_NET_$glb_clk
.sym 21398 csrbank2_load3_w[6]
.sym 21399 $abc$42206$n5614_1
.sym 21400 $abc$42206$n4614_1
.sym 21401 $abc$42206$n4974_1
.sym 21403 $abc$42206$n5239_1
.sym 21404 basesoc_counter[0]
.sym 21406 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21407 sram_bus_adr[4]
.sym 21408 lm32_cpu.w_result[1]
.sym 21409 $abc$42206$n6825
.sym 21410 lm32_cpu.operand_m[1]
.sym 21411 $abc$42206$n2168
.sym 21412 lm32_cpu.w_result[2]
.sym 21414 $abc$42206$n6601
.sym 21416 sram_bus_dat_w[0]
.sym 21418 sram_bus_adr[4]
.sym 21419 $abc$42206$n6310
.sym 21423 $abc$42206$n6825
.sym 21424 sram_bus_dat_w[2]
.sym 21427 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21435 $abc$42206$n6310
.sym 21439 $abc$42206$n4448_1
.sym 21444 $abc$42206$n2147
.sym 21447 sram_bus_dat_w[0]
.sym 21448 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21455 sram_bus_dat_w[5]
.sym 21456 $abc$42206$n5239_1
.sym 21459 $abc$42206$n5556_1
.sym 21461 $abc$42206$n5555_1
.sym 21473 $abc$42206$n4448_1
.sym 21478 sram_bus_dat_w[5]
.sym 21496 $abc$42206$n5555_1
.sym 21497 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21498 $abc$42206$n5556_1
.sym 21499 $abc$42206$n6310
.sym 21503 $abc$42206$n5239_1
.sym 21508 sram_bus_dat_w[0]
.sym 21512 $abc$42206$n2147
.sym 21513 sys_clk_$glb_clk
.sym 21514 sys_rst_$glb_sr
.sym 21515 $abc$42206$n5434
.sym 21516 $abc$42206$n5421
.sym 21517 storage[13][4]
.sym 21518 storage[13][2]
.sym 21519 $abc$42206$n6320
.sym 21520 storage[13][6]
.sym 21521 $abc$42206$n5422
.sym 21522 storage[13][5]
.sym 21523 $abc$42206$n5614_1
.sym 21524 $abc$42206$n3290_1
.sym 21528 csrbank2_load3_w[6]
.sym 21529 $abc$42206$n3809_1
.sym 21530 $abc$42206$n56
.sym 21531 $abc$42206$n4448_1
.sym 21532 $abc$42206$n4728_1
.sym 21533 $abc$42206$n4368
.sym 21534 spram_bus_adr[13]
.sym 21535 $abc$42206$n62
.sym 21536 interface0_bank_bus_dat_r[2]
.sym 21537 $abc$42206$n5289_1
.sym 21538 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 21539 $abc$42206$n13
.sym 21540 csrbank4_tuning_word0_w[2]
.sym 21541 sram_bus_dat_w[5]
.sym 21542 $abc$42206$n50
.sym 21543 csrbank4_tuning_word0_w[0]
.sym 21544 $abc$42206$n70
.sym 21545 csrbank0_scratch0_w[1]
.sym 21547 csrbank4_tuning_word0_w[4]
.sym 21548 $abc$42206$n5178
.sym 21550 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 21557 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21558 $abc$42206$n7415
.sym 21561 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21562 sram_bus_dat_w[6]
.sym 21563 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21564 storage[6][0]
.sym 21565 sys_rst
.sym 21567 storage[2][0]
.sym 21570 sram_bus_dat_w[5]
.sym 21575 sram_bus_dat_w[4]
.sym 21578 $abc$42206$n6271
.sym 21585 storage[12][6]
.sym 21587 storage[14][6]
.sym 21589 storage[12][6]
.sym 21590 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21591 storage[14][6]
.sym 21592 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21607 sram_bus_dat_w[5]
.sym 21613 sys_rst
.sym 21616 sram_bus_dat_w[5]
.sym 21620 sram_bus_dat_w[6]
.sym 21628 sram_bus_dat_w[4]
.sym 21631 storage[6][0]
.sym 21632 $abc$42206$n6271
.sym 21633 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21634 storage[2][0]
.sym 21635 $abc$42206$n7415
.sym 21636 sys_clk_$glb_clk
.sym 21638 $abc$42206$n5414_1
.sym 21639 $abc$42206$n9
.sym 21640 csrbank4_tuning_word0_w[4]
.sym 21641 csrbank4_tuning_word0_w[5]
.sym 21642 $abc$42206$n5415
.sym 21643 csrbank4_tuning_word0_w[3]
.sym 21644 $abc$42206$n5184
.sym 21645 csrbank4_tuning_word2_w[0]
.sym 21646 $abc$42206$n4551
.sym 21647 $abc$42206$n7422
.sym 21650 csrbank0_scratch0_w[0]
.sym 21651 sys_rst
.sym 21652 $abc$42206$n7415
.sym 21653 storage[13][2]
.sym 21655 storage[13][5]
.sym 21656 $abc$42206$n66
.sym 21657 $abc$42206$n5434
.sym 21658 storage[12][5]
.sym 21659 $abc$42206$n2147
.sym 21660 storage[6][0]
.sym 21661 sram_bus_dat_w[6]
.sym 21662 interface2_bank_bus_dat_r[1]
.sym 21663 $abc$42206$n4545
.sym 21664 $abc$42206$n6069
.sym 21665 csrbank4_tuning_word0_w[3]
.sym 21666 sram_bus_dat_w[6]
.sym 21667 $abc$42206$n5957
.sym 21669 basesoc_timer0_zero_trigger
.sym 21670 spram_bus_adr[0]
.sym 21671 $abc$42206$n4574_1
.sym 21681 $abc$42206$n5966
.sym 21684 basesoc_uart_phy_rx_busy
.sym 21686 $abc$42206$n5976
.sym 21692 $abc$42206$n5972
.sym 21695 spram_datain0[6]
.sym 21696 $abc$42206$n5962
.sym 21698 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 21703 csrbank4_tuning_word0_w[0]
.sym 21713 basesoc_uart_phy_rx_busy
.sym 21715 $abc$42206$n5976
.sym 21718 csrbank4_tuning_word0_w[0]
.sym 21720 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 21730 $abc$42206$n5962
.sym 21732 basesoc_uart_phy_rx_busy
.sym 21738 $abc$42206$n5966
.sym 21739 basesoc_uart_phy_rx_busy
.sym 21742 basesoc_uart_phy_rx_busy
.sym 21745 $abc$42206$n5972
.sym 21748 spram_datain0[6]
.sym 21759 sys_clk_$glb_clk
.sym 21760 sys_rst_$glb_sr
.sym 21761 csrbank4_tuning_word0_w[6]
.sym 21762 csrbank4_tuning_word0_w[1]
.sym 21763 basesoc_timer0_zero_old_trigger
.sym 21764 $abc$42206$n5179
.sym 21765 sram_bus_adr[0]
.sym 21766 interface4_bank_bus_dat_r[1]
.sym 21767 interface4_bank_bus_dat_r[4]
.sym 21768 $abc$42206$n5169
.sym 21770 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 21771 $abc$42206$n5996
.sym 21774 csrbank4_tuning_word1_w[1]
.sym 21775 sys_rst
.sym 21778 $abc$42206$n64
.sym 21779 $abc$42206$n2149
.sym 21781 $abc$42206$n4543
.sym 21782 $abc$42206$n9
.sym 21786 csrbank4_tuning_word1_w[2]
.sym 21788 sram_bus_dat_w[3]
.sym 21791 csrbank4_tuning_word3_w[6]
.sym 21792 sram_bus_dat_w[4]
.sym 21794 $abc$42206$n5982
.sym 21795 $abc$42206$n4551
.sym 21802 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 21805 csrbank4_tuning_word0_w[5]
.sym 21806 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 21807 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 21808 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 21809 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 21810 csrbank4_tuning_word0_w[2]
.sym 21812 csrbank4_tuning_word0_w[7]
.sym 21813 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 21814 csrbank4_tuning_word0_w[0]
.sym 21815 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 21818 csrbank4_tuning_word0_w[6]
.sym 21819 csrbank4_tuning_word0_w[4]
.sym 21820 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 21825 csrbank4_tuning_word0_w[3]
.sym 21827 csrbank4_tuning_word0_w[1]
.sym 21834 $auto$alumacc.cc:474:replace_alu$3970.C[1]
.sym 21836 csrbank4_tuning_word0_w[0]
.sym 21837 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 21840 $auto$alumacc.cc:474:replace_alu$3970.C[2]
.sym 21842 csrbank4_tuning_word0_w[1]
.sym 21843 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 21844 $auto$alumacc.cc:474:replace_alu$3970.C[1]
.sym 21846 $auto$alumacc.cc:474:replace_alu$3970.C[3]
.sym 21848 csrbank4_tuning_word0_w[2]
.sym 21849 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 21850 $auto$alumacc.cc:474:replace_alu$3970.C[2]
.sym 21852 $auto$alumacc.cc:474:replace_alu$3970.C[4]
.sym 21854 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 21855 csrbank4_tuning_word0_w[3]
.sym 21856 $auto$alumacc.cc:474:replace_alu$3970.C[3]
.sym 21858 $auto$alumacc.cc:474:replace_alu$3970.C[5]
.sym 21860 csrbank4_tuning_word0_w[4]
.sym 21861 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 21862 $auto$alumacc.cc:474:replace_alu$3970.C[4]
.sym 21864 $auto$alumacc.cc:474:replace_alu$3970.C[6]
.sym 21866 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 21867 csrbank4_tuning_word0_w[5]
.sym 21868 $auto$alumacc.cc:474:replace_alu$3970.C[5]
.sym 21870 $auto$alumacc.cc:474:replace_alu$3970.C[7]
.sym 21872 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 21873 csrbank4_tuning_word0_w[6]
.sym 21874 $auto$alumacc.cc:474:replace_alu$3970.C[6]
.sym 21876 $auto$alumacc.cc:474:replace_alu$3970.C[8]
.sym 21878 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 21879 csrbank4_tuning_word0_w[7]
.sym 21880 $auto$alumacc.cc:474:replace_alu$3970.C[7]
.sym 21885 $abc$42206$n5175
.sym 21886 interface4_bank_bus_dat_r[3]
.sym 21887 $abc$42206$n5185
.sym 21888 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 21889 $abc$42206$n5176
.sym 21890 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 21891 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 21892 $abc$42206$n7418
.sym 21897 $abc$42206$n6323_1
.sym 21898 csrbank4_tuning_word3_w[0]
.sym 21899 csrbank4_tuning_word1_w[4]
.sym 21900 $abc$42206$n5170
.sym 21901 $abc$42206$n68
.sym 21902 $abc$42206$n2075
.sym 21903 csrbank4_tuning_word3_w[4]
.sym 21904 csrbank4_tuning_word3_w[2]
.sym 21905 $abc$42206$n7
.sym 21906 $abc$42206$n2075
.sym 21912 $abc$42206$n2176
.sym 21913 sram_bus_dat_w[0]
.sym 21916 sram_bus_dat_w[2]
.sym 21918 $abc$42206$n6310
.sym 21919 csrbank4_tuning_word2_w[1]
.sym 21920 $auto$alumacc.cc:474:replace_alu$3970.C[8]
.sym 21926 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 21927 csrbank4_tuning_word1_w[6]
.sym 21928 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 21929 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 21930 csrbank4_tuning_word1_w[7]
.sym 21933 csrbank4_tuning_word1_w[0]
.sym 21935 csrbank4_tuning_word1_w[3]
.sym 21938 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 21939 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 21940 csrbank4_tuning_word1_w[4]
.sym 21946 csrbank4_tuning_word1_w[2]
.sym 21947 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 21948 csrbank4_tuning_word1_w[1]
.sym 21950 csrbank4_tuning_word1_w[5]
.sym 21952 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 21956 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 21957 $auto$alumacc.cc:474:replace_alu$3970.C[9]
.sym 21959 csrbank4_tuning_word1_w[0]
.sym 21960 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 21961 $auto$alumacc.cc:474:replace_alu$3970.C[8]
.sym 21963 $auto$alumacc.cc:474:replace_alu$3970.C[10]
.sym 21965 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 21966 csrbank4_tuning_word1_w[1]
.sym 21967 $auto$alumacc.cc:474:replace_alu$3970.C[9]
.sym 21969 $auto$alumacc.cc:474:replace_alu$3970.C[11]
.sym 21971 csrbank4_tuning_word1_w[2]
.sym 21972 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 21973 $auto$alumacc.cc:474:replace_alu$3970.C[10]
.sym 21975 $auto$alumacc.cc:474:replace_alu$3970.C[12]
.sym 21977 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 21978 csrbank4_tuning_word1_w[3]
.sym 21979 $auto$alumacc.cc:474:replace_alu$3970.C[11]
.sym 21981 $auto$alumacc.cc:474:replace_alu$3970.C[13]
.sym 21983 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 21984 csrbank4_tuning_word1_w[4]
.sym 21985 $auto$alumacc.cc:474:replace_alu$3970.C[12]
.sym 21987 $auto$alumacc.cc:474:replace_alu$3970.C[14]
.sym 21989 csrbank4_tuning_word1_w[5]
.sym 21990 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 21991 $auto$alumacc.cc:474:replace_alu$3970.C[13]
.sym 21993 $auto$alumacc.cc:474:replace_alu$3970.C[15]
.sym 21995 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 21996 csrbank4_tuning_word1_w[6]
.sym 21997 $auto$alumacc.cc:474:replace_alu$3970.C[14]
.sym 21999 $auto$alumacc.cc:474:replace_alu$3970.C[16]
.sym 22001 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 22002 csrbank4_tuning_word1_w[7]
.sym 22003 $auto$alumacc.cc:474:replace_alu$3970.C[15]
.sym 22012 csrbank2_load3_w[2]
.sym 22013 csrbank2_load3_w[0]
.sym 22015 $abc$42206$n5188
.sym 22021 csrbank4_tuning_word1_w[3]
.sym 22025 csrbank4_tuning_word1_w[4]
.sym 22026 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 22029 csrbank4_tuning_word1_w[0]
.sym 22034 $abc$42206$n50
.sym 22036 csrbank4_tuning_word3_w[6]
.sym 22038 csrbank4_tuning_word3_w[7]
.sym 22039 basesoc_uart_phy_tx_busy
.sym 22041 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 22042 $abc$42206$n4591
.sym 22043 $auto$alumacc.cc:474:replace_alu$3970.C[16]
.sym 22051 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 22052 csrbank4_tuning_word2_w[7]
.sym 22056 csrbank4_tuning_word2_w[5]
.sym 22057 csrbank4_tuning_word2_w[2]
.sym 22059 csrbank4_tuning_word2_w[4]
.sym 22060 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 22062 csrbank4_tuning_word2_w[3]
.sym 22063 csrbank4_tuning_word2_w[6]
.sym 22064 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 22066 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 22067 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 22072 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 22074 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 22075 csrbank4_tuning_word2_w[0]
.sym 22078 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 22079 csrbank4_tuning_word2_w[1]
.sym 22080 $auto$alumacc.cc:474:replace_alu$3970.C[17]
.sym 22082 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 22083 csrbank4_tuning_word2_w[0]
.sym 22084 $auto$alumacc.cc:474:replace_alu$3970.C[16]
.sym 22086 $auto$alumacc.cc:474:replace_alu$3970.C[18]
.sym 22088 csrbank4_tuning_word2_w[1]
.sym 22089 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 22090 $auto$alumacc.cc:474:replace_alu$3970.C[17]
.sym 22092 $auto$alumacc.cc:474:replace_alu$3970.C[19]
.sym 22094 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 22095 csrbank4_tuning_word2_w[2]
.sym 22096 $auto$alumacc.cc:474:replace_alu$3970.C[18]
.sym 22098 $auto$alumacc.cc:474:replace_alu$3970.C[20]
.sym 22100 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 22101 csrbank4_tuning_word2_w[3]
.sym 22102 $auto$alumacc.cc:474:replace_alu$3970.C[19]
.sym 22104 $auto$alumacc.cc:474:replace_alu$3970.C[21]
.sym 22106 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 22107 csrbank4_tuning_word2_w[4]
.sym 22108 $auto$alumacc.cc:474:replace_alu$3970.C[20]
.sym 22110 $auto$alumacc.cc:474:replace_alu$3970.C[22]
.sym 22112 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 22113 csrbank4_tuning_word2_w[5]
.sym 22114 $auto$alumacc.cc:474:replace_alu$3970.C[21]
.sym 22116 $auto$alumacc.cc:474:replace_alu$3970.C[23]
.sym 22118 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 22119 csrbank4_tuning_word2_w[6]
.sym 22120 $auto$alumacc.cc:474:replace_alu$3970.C[22]
.sym 22122 $auto$alumacc.cc:474:replace_alu$3970.C[24]
.sym 22124 csrbank4_tuning_word2_w[7]
.sym 22125 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 22126 $auto$alumacc.cc:474:replace_alu$3970.C[23]
.sym 22130 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 22131 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 22132 csrbank4_tuning_word3_w[1]
.sym 22133 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 22136 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 22137 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 22142 csrbank2_reload1_w[1]
.sym 22143 csrbank2_load3_w[0]
.sym 22145 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 22146 csrbank2_load0_w[0]
.sym 22147 csrbank4_tuning_word2_w[4]
.sym 22148 sram_bus_dat_w[1]
.sym 22149 sram_bus_dat_w[4]
.sym 22150 sram_bus_dat_w[3]
.sym 22151 $abc$42206$n4754_1
.sym 22153 csrbank4_tuning_word2_w[2]
.sym 22154 $abc$42206$n5957
.sym 22156 $abc$42206$n5
.sym 22157 $abc$42206$n118
.sym 22160 csrbank2_load3_w[3]
.sym 22161 csrbank4_tuning_word3_w[5]
.sym 22166 $auto$alumacc.cc:474:replace_alu$3970.C[24]
.sym 22171 csrbank4_tuning_word3_w[4]
.sym 22173 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 22174 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 22176 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 22177 csrbank4_tuning_word3_w[5]
.sym 22178 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 22180 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 22182 csrbank4_tuning_word3_w[2]
.sym 22185 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 22186 csrbank4_tuning_word3_w[0]
.sym 22192 csrbank4_tuning_word3_w[3]
.sym 22194 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 22196 csrbank4_tuning_word3_w[6]
.sym 22197 csrbank4_tuning_word3_w[1]
.sym 22198 csrbank4_tuning_word3_w[7]
.sym 22201 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 22203 $auto$alumacc.cc:474:replace_alu$3970.C[25]
.sym 22205 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 22206 csrbank4_tuning_word3_w[0]
.sym 22207 $auto$alumacc.cc:474:replace_alu$3970.C[24]
.sym 22209 $auto$alumacc.cc:474:replace_alu$3970.C[26]
.sym 22211 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 22212 csrbank4_tuning_word3_w[1]
.sym 22213 $auto$alumacc.cc:474:replace_alu$3970.C[25]
.sym 22215 $auto$alumacc.cc:474:replace_alu$3970.C[27]
.sym 22217 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 22218 csrbank4_tuning_word3_w[2]
.sym 22219 $auto$alumacc.cc:474:replace_alu$3970.C[26]
.sym 22221 $auto$alumacc.cc:474:replace_alu$3970.C[28]
.sym 22223 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 22224 csrbank4_tuning_word3_w[3]
.sym 22225 $auto$alumacc.cc:474:replace_alu$3970.C[27]
.sym 22227 $auto$alumacc.cc:474:replace_alu$3970.C[29]
.sym 22229 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 22230 csrbank4_tuning_word3_w[4]
.sym 22231 $auto$alumacc.cc:474:replace_alu$3970.C[28]
.sym 22233 $auto$alumacc.cc:474:replace_alu$3970.C[30]
.sym 22235 csrbank4_tuning_word3_w[5]
.sym 22236 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 22237 $auto$alumacc.cc:474:replace_alu$3970.C[29]
.sym 22239 $auto$alumacc.cc:474:replace_alu$3970.C[31]
.sym 22241 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 22242 csrbank4_tuning_word3_w[6]
.sym 22243 $auto$alumacc.cc:474:replace_alu$3970.C[30]
.sym 22245 $nextpnr_ICESTORM_LC_15$I3
.sym 22247 csrbank4_tuning_word3_w[7]
.sym 22248 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 22249 $auto$alumacc.cc:474:replace_alu$3970.C[31]
.sym 22254 csrbank2_load3_w[3]
.sym 22256 csrbank2_load3_w[7]
.sym 22257 csrbank2_load3_w[4]
.sym 22258 $abc$42206$n2237
.sym 22259 $abc$42206$n5957
.sym 22266 csrbank4_tuning_word2_w[7]
.sym 22268 sys_rst
.sym 22269 $abc$42206$n6097
.sym 22270 csrbank4_tuning_word2_w[3]
.sym 22274 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 22275 basesoc_uart_phy_tx_busy
.sym 22280 sram_bus_dat_w[3]
.sym 22287 basesoc_uart_phy_rx_busy
.sym 22288 csrbank2_reload3_w[1]
.sym 22289 $nextpnr_ICESTORM_LC_15$I3
.sym 22294 $auto$alumacc.cc:474:replace_alu$3970.C[32]
.sym 22296 $abc$42206$n6014
.sym 22298 $abc$42206$n6018
.sym 22301 $abc$42206$n6024
.sym 22303 $abc$42206$n5679
.sym 22305 $abc$42206$n6016
.sym 22306 basesoc_uart_phy_rx_busy
.sym 22330 $nextpnr_ICESTORM_LC_15$I3
.sym 22334 $auto$alumacc.cc:474:replace_alu$3970.C[32]
.sym 22340 basesoc_uart_phy_rx_busy
.sym 22341 $abc$42206$n6016
.sym 22347 basesoc_uart_phy_rx_busy
.sym 22348 $abc$42206$n5679
.sym 22357 $abc$42206$n6024
.sym 22359 basesoc_uart_phy_rx_busy
.sym 22363 $abc$42206$n6018
.sym 22364 basesoc_uart_phy_rx_busy
.sym 22369 basesoc_uart_phy_rx_busy
.sym 22370 $abc$42206$n6014
.sym 22374 sys_clk_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22377 $abc$42206$n118
.sym 22389 $abc$42206$n5957
.sym 22391 csrbank2_load3_w[7]
.sym 22398 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 22407 $abc$42206$n2329
.sym 22419 $abc$42206$n7019
.sym 22421 sram_bus_dat_w[2]
.sym 22422 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22427 sys_rst
.sym 22429 sram_bus_dat_w[1]
.sym 22432 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 22441 sram_bus_dat_w[6]
.sym 22445 storage[6][2]
.sym 22448 storage[14][2]
.sym 22450 storage[14][2]
.sym 22451 storage[6][2]
.sym 22452 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 22453 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22456 sram_bus_dat_w[1]
.sym 22458 sys_rst
.sym 22482 sram_bus_dat_w[6]
.sym 22495 sram_bus_dat_w[2]
.sym 22496 $abc$42206$n7019
.sym 22497 sys_clk_$glb_clk
.sym 22499 csrbank2_reload3_w[3]
.sym 22504 csrbank2_reload3_w[1]
.sym 22511 $PACKER_VCC_NET_$glb_clk
.sym 22514 storage[2][1]
.sym 22515 sys_rst
.sym 22564 basesoc_uart_phy_rx_busy
.sym 22566 $abc$42206$n5996
.sym 22591 $abc$42206$n5996
.sym 22593 basesoc_uart_phy_rx_busy
.sym 22620 sys_clk_$glb_clk
.sym 22621 sys_rst_$glb_sr
.sym 22638 $abc$42206$n2331
.sym 22639 sram_bus_dat_w[1]
.sym 22732 lm32_cpu.pc_f[23]
.sym 22733 lm32_cpu.branch_predict_taken_x
.sym 22735 lm32_cpu.load_store_unit.store_data_x[10]
.sym 22736 $abc$42206$n3224_1
.sym 22737 $abc$42206$n3224_1
.sym 22738 $abc$42206$n3242_1
.sym 22741 $abc$42206$n3206_1
.sym 22745 spram_bus_adr[9]
.sym 22757 lm32_cpu.pc_d[12]
.sym 22768 lm32_cpu.load_store_unit.store_data_m[2]
.sym 22769 grant
.sym 22770 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 22775 $abc$42206$n2127
.sym 22794 spram_bus_adr[9]
.sym 22800 spram_bus_adr[9]
.sym 22827 grant
.sym 22828 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 22833 lm32_cpu.load_store_unit.store_data_m[2]
.sym 22843 $abc$42206$n2127
.sym 22844 sys_clk_$glb_clk
.sym 22845 lm32_cpu.rst_i_$glb_sr
.sym 22860 lm32_cpu.w_result_sel_load_x
.sym 22861 $abc$42206$n4774
.sym 22862 $abc$42206$n2396
.sym 22863 $abc$42206$n5721_1
.sym 22865 $abc$42206$n5731_1
.sym 22866 spram_datain00[14]
.sym 22868 spram_bus_adr[7]
.sym 22870 spram_bus_adr[9]
.sym 22873 spram_bus_adr[6]
.sym 22876 sys_rst
.sym 22885 $abc$42206$n4932
.sym 22895 storage_1[2][0]
.sym 22899 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 22901 lm32_cpu.operand_m[5]
.sym 22912 $abc$42206$n4932
.sym 22914 $abc$42206$n4183_1
.sym 22919 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 22929 $abc$42206$n7049
.sym 22934 spram_bus_adr[3]
.sym 22944 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 22949 lm32_cpu.w_result_sel_load_x
.sym 22952 lm32_cpu.pc_f[23]
.sym 22954 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 22956 $abc$42206$n3224_1
.sym 22962 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 22972 lm32_cpu.pc_f[23]
.sym 22981 lm32_cpu.w_result_sel_load_x
.sym 22985 spram_bus_adr[3]
.sym 22996 $abc$42206$n3224_1
.sym 23004 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 23006 $abc$42206$n7049
.sym 23007 sys_clk_$glb_clk
.sym 23017 spram_bus_adr[3]
.sym 23019 $abc$42206$n116
.sym 23020 lm32_cpu.load_store_unit.store_data_x[12]
.sym 23021 lm32_cpu.load_store_unit.store_data_x[11]
.sym 23023 $abc$42206$n7049
.sym 23024 $abc$42206$n4848
.sym 23027 $abc$42206$n5075_1
.sym 23028 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 23029 $abc$42206$n4848
.sym 23030 spram_bus_adr[1]
.sym 23031 $abc$42206$n4620_1
.sym 23034 lm32_cpu.pc_f[23]
.sym 23035 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 23036 sys_rst
.sym 23037 lm32_cpu.pc_d[19]
.sym 23039 lm32_cpu.pc_d[13]
.sym 23041 $abc$42206$n4786
.sym 23042 $abc$42206$n3435_1
.sym 23043 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 23044 storage_1[2][7]
.sym 23052 $abc$42206$n4786
.sym 23053 grant
.sym 23057 lm32_cpu.operand_m[22]
.sym 23061 $abc$42206$n2124
.sym 23063 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 23065 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 23067 lm32_cpu.operand_m[5]
.sym 23070 $abc$42206$n3242_1
.sym 23071 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 23089 lm32_cpu.operand_m[22]
.sym 23104 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 23109 $abc$42206$n4786
.sym 23115 lm32_cpu.operand_m[5]
.sym 23121 $abc$42206$n3242_1
.sym 23125 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 23126 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 23127 grant
.sym 23129 $abc$42206$n2124
.sym 23130 sys_clk_$glb_clk
.sym 23131 lm32_cpu.rst_i_$glb_sr
.sym 23142 lm32_cpu.pc_x[25]
.sym 23145 spiflash_sr[14]
.sym 23146 $abc$42206$n3252_1
.sym 23147 $abc$42206$n5735
.sym 23148 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 23149 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23150 spiflash_sr[11]
.sym 23151 slave_sel_r[1]
.sym 23157 sram_bus_dat_w[4]
.sym 23158 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 23159 $abc$42206$n4932
.sym 23160 spram_bus_adr[1]
.sym 23162 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 23163 spram_bus_adr[8]
.sym 23165 spram_bus_adr[13]
.sym 23166 lm32_cpu.load_store_unit.store_data_x[12]
.sym 23167 spram_bus_adr[3]
.sym 23177 lm32_cpu.instruction_unit.bus_error_d
.sym 23180 lm32_cpu.scall_d
.sym 23181 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 23187 lm32_cpu.store_d
.sym 23189 $abc$42206$n4183_1
.sym 23193 $abc$42206$n3260_1
.sym 23194 lm32_cpu.eret_d
.sym 23196 lm32_cpu.decoder.op_wcsr
.sym 23199 lm32_cpu.pc_d[13]
.sym 23202 $abc$42206$n3435_1
.sym 23206 $abc$42206$n3435_1
.sym 23208 $abc$42206$n4183_1
.sym 23221 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 23224 lm32_cpu.decoder.op_wcsr
.sym 23225 $abc$42206$n3260_1
.sym 23226 lm32_cpu.store_d
.sym 23227 $abc$42206$n4183_1
.sym 23231 lm32_cpu.store_d
.sym 23238 lm32_cpu.pc_d[13]
.sym 23244 lm32_cpu.instruction_unit.bus_error_d
.sym 23248 lm32_cpu.scall_d
.sym 23250 lm32_cpu.eret_d
.sym 23251 lm32_cpu.instruction_unit.bus_error_d
.sym 23252 $abc$42206$n2400_$glb_ce
.sym 23253 sys_clk_$glb_clk
.sym 23254 lm32_cpu.rst_i_$glb_sr
.sym 23263 spiflash_sr[22]
.sym 23264 $abc$42206$n5244_1
.sym 23265 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 23267 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 23269 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 23271 lm32_cpu.instruction_unit.instruction_d[13]
.sym 23273 lm32_cpu.instruction_unit.bus_error_d
.sym 23274 lm32_cpu.pc_f[14]
.sym 23275 lm32_cpu.store_d
.sym 23276 slave_sel_r[1]
.sym 23277 shared_dat_r[17]
.sym 23278 $abc$42206$n4693
.sym 23279 $abc$42206$n3260_1
.sym 23280 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 23281 $abc$42206$n3224_1
.sym 23282 lm32_cpu.decoder.op_wcsr
.sym 23283 lm32_cpu.operand_m[5]
.sym 23284 lm32_cpu.read_idx_0_d[0]
.sym 23285 lm32_cpu.branch_target_x[0]
.sym 23286 lm32_cpu.branch_target_x[0]
.sym 23287 sram_bus_dat_w[1]
.sym 23288 $abc$42206$n3435_1
.sym 23289 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 23297 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 23298 $abc$42206$n7422
.sym 23299 sram_bus_dat_w[6]
.sym 23302 lm32_cpu.valid_x
.sym 23305 $abc$42206$n3266_1
.sym 23307 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 23309 lm32_cpu.decoder.op_wcsr
.sym 23310 lm32_cpu.bus_error_x
.sym 23311 $abc$42206$n3256_1
.sym 23313 lm32_cpu.load_x
.sym 23315 grant
.sym 23317 sram_bus_dat_w[4]
.sym 23318 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 23319 $abc$42206$n3238_1
.sym 23320 lm32_cpu.data_bus_error_seen
.sym 23326 $abc$42206$n3263_1
.sym 23330 sram_bus_dat_w[6]
.sym 23335 lm32_cpu.bus_error_x
.sym 23336 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 23337 lm32_cpu.data_bus_error_seen
.sym 23338 lm32_cpu.valid_x
.sym 23342 sram_bus_dat_w[4]
.sym 23347 $abc$42206$n3238_1
.sym 23349 lm32_cpu.load_x
.sym 23350 lm32_cpu.decoder.op_wcsr
.sym 23354 lm32_cpu.data_bus_error_seen
.sym 23355 lm32_cpu.valid_x
.sym 23356 lm32_cpu.bus_error_x
.sym 23359 lm32_cpu.bus_error_x
.sym 23360 lm32_cpu.valid_x
.sym 23361 lm32_cpu.data_bus_error_seen
.sym 23365 $abc$42206$n3256_1
.sym 23366 $abc$42206$n3263_1
.sym 23367 $abc$42206$n3266_1
.sym 23368 $abc$42206$n3238_1
.sym 23371 grant
.sym 23373 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 23374 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 23375 $abc$42206$n7422
.sym 23376 sys_clk_$glb_clk
.sym 23386 $abc$42206$n4207_1
.sym 23388 $abc$42206$n6321_1
.sym 23389 spram_bus_adr[13]
.sym 23390 $abc$42206$n2396
.sym 23391 $abc$42206$n5288
.sym 23392 $abc$42206$n4714_1
.sym 23394 lm32_cpu.pc_f[3]
.sym 23395 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 23397 $abc$42206$n4851
.sym 23398 $abc$42206$n4851
.sym 23399 lm32_cpu.scall_x
.sym 23400 shared_dat_r[15]
.sym 23401 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 23402 $abc$42206$n2110
.sym 23404 spram_datain0[5]
.sym 23405 $abc$42206$n3280_1
.sym 23406 $abc$42206$n4812
.sym 23407 $abc$42206$n2396
.sym 23408 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 23409 $abc$42206$n3224_1
.sym 23411 $abc$42206$n3255_1
.sym 23412 lm32_cpu.branch_target_d[0]
.sym 23413 $abc$42206$n4932
.sym 23421 $abc$42206$n2396
.sym 23423 $abc$42206$n3253
.sym 23424 $abc$42206$n4712_1
.sym 23426 lm32_cpu.branch_target_x[4]
.sym 23428 $abc$42206$n4784
.sym 23429 lm32_cpu.pc_x[4]
.sym 23430 lm32_cpu.branch_target_x[3]
.sym 23432 $abc$42206$n4848
.sym 23433 lm32_cpu.m_bypass_enable_x
.sym 23434 $abc$42206$n3252_1
.sym 23437 lm32_cpu.load_store_unit.store_data_x[10]
.sym 23443 $abc$42206$n4782
.sym 23444 lm32_cpu.branch_target_x[2]
.sym 23445 lm32_cpu.m_bypass_enable_m
.sym 23446 lm32_cpu.branch_target_x[0]
.sym 23450 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 23453 $abc$42206$n4712_1
.sym 23454 lm32_cpu.branch_target_x[3]
.sym 23455 $abc$42206$n4782
.sym 23458 $abc$42206$n4712_1
.sym 23461 lm32_cpu.branch_target_x[0]
.sym 23467 lm32_cpu.m_bypass_enable_x
.sym 23472 $abc$42206$n4712_1
.sym 23473 lm32_cpu.branch_target_x[2]
.sym 23476 lm32_cpu.load_store_unit.store_data_x[10]
.sym 23482 lm32_cpu.m_bypass_enable_m
.sym 23483 $abc$42206$n3252_1
.sym 23485 $abc$42206$n3253
.sym 23488 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 23490 $abc$42206$n4848
.sym 23491 lm32_cpu.pc_x[4]
.sym 23494 $abc$42206$n4712_1
.sym 23496 lm32_cpu.branch_target_x[4]
.sym 23497 $abc$42206$n4784
.sym 23498 $abc$42206$n2396
.sym 23499 sys_clk_$glb_clk
.sym 23500 lm32_cpu.rst_i_$glb_sr
.sym 23510 lm32_cpu.pc_f[23]
.sym 23511 $abc$42206$n3237_1
.sym 23512 $abc$42206$n4179
.sym 23513 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 23514 $abc$42206$n3251_1
.sym 23515 $abc$42206$n2396
.sym 23516 lm32_cpu.pc_x[1]
.sym 23517 $abc$42206$n3200_1
.sym 23518 $abc$42206$n4848
.sym 23519 $abc$42206$n3253
.sym 23520 spram_wren1
.sym 23521 lm32_cpu.write_idx_x[4]
.sym 23522 sram_bus_dat_w[4]
.sym 23523 lm32_cpu.pc_x[13]
.sym 23524 $abc$42206$n2127
.sym 23525 $abc$42206$n3435_1
.sym 23526 request[0]
.sym 23529 $abc$42206$n4782
.sym 23530 lm32_cpu.branch_target_x[2]
.sym 23531 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 23532 $abc$42206$n4866
.sym 23533 $abc$42206$n3928
.sym 23534 lm32_cpu.pc_d[19]
.sym 23535 $abc$42206$n3224_1
.sym 23536 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23542 lm32_cpu.read_idx_0_d[3]
.sym 23544 $abc$42206$n3252_1
.sym 23545 $abc$42206$n3254_1
.sym 23546 $abc$42206$n3236_1
.sym 23547 $abc$42206$n3279_1
.sym 23548 $abc$42206$n3225_1
.sym 23549 $abc$42206$n3267_1
.sym 23550 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 23553 grant
.sym 23554 lm32_cpu.operand_m[11]
.sym 23555 lm32_cpu.operand_m[6]
.sym 23556 $abc$42206$n3247
.sym 23559 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 23565 $abc$42206$n3280_1
.sym 23566 $abc$42206$n3235_1
.sym 23567 $abc$42206$n3224_1
.sym 23568 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 23569 $abc$42206$n2124
.sym 23570 $abc$42206$n3258_1
.sym 23571 $abc$42206$n3255_1
.sym 23575 lm32_cpu.read_idx_0_d[3]
.sym 23576 $abc$42206$n3247
.sym 23577 $abc$42206$n3252_1
.sym 23578 $abc$42206$n3258_1
.sym 23581 $abc$42206$n3235_1
.sym 23582 $abc$42206$n3225_1
.sym 23588 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 23589 grant
.sym 23590 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 23593 $abc$42206$n3267_1
.sym 23594 $abc$42206$n3255_1
.sym 23595 $abc$42206$n3279_1
.sym 23599 $abc$42206$n3224_1
.sym 23600 $abc$42206$n3254_1
.sym 23601 $abc$42206$n3236_1
.sym 23602 $abc$42206$n3280_1
.sym 23605 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 23613 lm32_cpu.operand_m[6]
.sym 23619 lm32_cpu.operand_m[11]
.sym 23621 $abc$42206$n2124
.sym 23622 sys_clk_$glb_clk
.sym 23623 lm32_cpu.rst_i_$glb_sr
.sym 23632 lm32_cpu.instruction_unit.wb_data_f[3]
.sym 23633 lm32_cpu.load_store_unit.store_data_x[10]
.sym 23634 lm32_cpu.load_store_unit.sign_extend_m
.sym 23636 lm32_cpu.pc_d[14]
.sym 23637 $abc$42206$n2396
.sym 23638 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 23640 $abc$42206$n3238_1
.sym 23641 lm32_cpu.pc_x[3]
.sym 23642 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 23643 slave_sel_r[1]
.sym 23644 lm32_cpu.write_enable_x
.sym 23645 $abc$42206$n3284_1
.sym 23646 $abc$42206$n3223_1
.sym 23647 sram_bus_dat_w[2]
.sym 23649 spram_bus_adr[13]
.sym 23650 $abc$42206$n4530_1
.sym 23651 $abc$42206$n3199_1
.sym 23653 $abc$42206$n3242_1
.sym 23654 $abc$42206$n4848
.sym 23655 $abc$42206$n3237_1
.sym 23658 lm32_cpu.load_store_unit.store_data_x[12]
.sym 23659 $abc$42206$n4932
.sym 23665 $abc$42206$n3242_1
.sym 23666 storage[11][4]
.sym 23671 lm32_cpu.operand_m[17]
.sym 23673 lm32_cpu.w_result_sel_load_d
.sym 23674 $abc$42206$n3237_1
.sym 23675 $abc$42206$n3199_1
.sym 23676 lm32_cpu.operand_m[4]
.sym 23678 request[1]
.sym 23680 storage[9][4]
.sym 23682 lm32_cpu.operand_m[8]
.sym 23683 grant
.sym 23684 $abc$42206$n6320
.sym 23685 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 23686 request[0]
.sym 23688 $abc$42206$n3251_1
.sym 23690 $abc$42206$n6037_1
.sym 23691 $abc$42206$n3207_1
.sym 23692 $abc$42206$n2124
.sym 23693 $abc$42206$n6034_1
.sym 23700 lm32_cpu.operand_m[17]
.sym 23704 $abc$42206$n6320
.sym 23705 storage[9][4]
.sym 23706 storage[11][4]
.sym 23707 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 23710 grant
.sym 23711 request[0]
.sym 23712 request[1]
.sym 23713 $abc$42206$n3207_1
.sym 23716 lm32_cpu.operand_m[8]
.sym 23722 $abc$42206$n3242_1
.sym 23723 lm32_cpu.w_result_sel_load_d
.sym 23724 $abc$42206$n3237_1
.sym 23725 $abc$42206$n3251_1
.sym 23729 grant
.sym 23730 $abc$42206$n3199_1
.sym 23731 request[1]
.sym 23736 lm32_cpu.operand_m[4]
.sym 23740 $abc$42206$n6034_1
.sym 23742 lm32_cpu.w_result_sel_load_d
.sym 23743 $abc$42206$n6037_1
.sym 23744 $abc$42206$n2124
.sym 23745 sys_clk_$glb_clk
.sym 23746 lm32_cpu.rst_i_$glb_sr
.sym 23755 $abc$42206$n3224_1
.sym 23756 lm32_cpu.branch_target_d[9]
.sym 23757 lm32_cpu.branch_target_d[9]
.sym 23759 shared_dat_r[16]
.sym 23760 lm32_cpu.branch_target_d[8]
.sym 23761 $abc$42206$n2079
.sym 23762 lm32_cpu.operand_m[4]
.sym 23763 $abc$42206$n2079
.sym 23764 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 23765 $abc$42206$n3206_1
.sym 23766 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 23767 shared_dat_r[7]
.sym 23768 storage[9][4]
.sym 23770 $abc$42206$n3905_1
.sym 23771 lm32_cpu.read_idx_0_d[2]
.sym 23772 $abc$42206$n7
.sym 23773 $abc$42206$n116
.sym 23774 lm32_cpu.read_idx_0_d[2]
.sym 23775 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 23776 $abc$42206$n3435_1
.sym 23777 $abc$42206$n3207_1
.sym 23778 sram_bus_dat_w[1]
.sym 23779 lm32_cpu.read_idx_0_d[0]
.sym 23780 lm32_cpu.pc_x[6]
.sym 23781 $abc$42206$n3237_1
.sym 23788 $abc$42206$n7
.sym 23790 $abc$42206$n3238_1
.sym 23791 lm32_cpu.write_idx_x[4]
.sym 23792 lm32_cpu.read_idx_0_d[1]
.sym 23794 lm32_cpu.write_idx_x[0]
.sym 23795 lm32_cpu.write_enable_x
.sym 23796 lm32_cpu.write_idx_x[1]
.sym 23798 $abc$42206$n3239_1
.sym 23799 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23800 lm32_cpu.read_idx_1_d[0]
.sym 23801 lm32_cpu.write_idx_x[3]
.sym 23802 lm32_cpu.read_idx_1_d[4]
.sym 23803 $abc$42206$n3244_1
.sym 23804 lm32_cpu.read_idx_1_d[4]
.sym 23806 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23808 $abc$42206$n3241_1
.sym 23810 $abc$42206$n3245_1
.sym 23811 $abc$42206$n3243_1
.sym 23812 lm32_cpu.read_idx_1_d[3]
.sym 23815 $abc$42206$n2178
.sym 23816 lm32_cpu.read_idx_0_d[3]
.sym 23821 $abc$42206$n3245_1
.sym 23822 lm32_cpu.write_enable_x
.sym 23823 $abc$42206$n3238_1
.sym 23824 $abc$42206$n3243_1
.sym 23827 $abc$42206$n3239_1
.sym 23828 $abc$42206$n3241_1
.sym 23829 lm32_cpu.write_enable_x
.sym 23830 $abc$42206$n3238_1
.sym 23833 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23835 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23836 lm32_cpu.read_idx_1_d[3]
.sym 23839 lm32_cpu.read_idx_1_d[4]
.sym 23840 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23842 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23845 lm32_cpu.write_idx_x[3]
.sym 23846 lm32_cpu.write_idx_x[1]
.sym 23847 lm32_cpu.read_idx_0_d[1]
.sym 23848 lm32_cpu.read_idx_0_d[3]
.sym 23852 $abc$42206$n7
.sym 23857 lm32_cpu.write_idx_x[3]
.sym 23858 lm32_cpu.read_idx_1_d[3]
.sym 23859 lm32_cpu.read_idx_1_d[4]
.sym 23860 lm32_cpu.write_idx_x[4]
.sym 23863 lm32_cpu.read_idx_1_d[0]
.sym 23864 lm32_cpu.write_idx_x[0]
.sym 23866 $abc$42206$n3244_1
.sym 23867 $abc$42206$n2178
.sym 23868 sys_clk_$glb_clk
.sym 23878 lm32_cpu.store_operand_x[0]
.sym 23879 lm32_cpu.operand_m[7]
.sym 23880 lm32_cpu.operand_m[7]
.sym 23881 lm32_cpu.store_operand_x[0]
.sym 23882 $abc$42206$n3242_1
.sym 23883 lm32_cpu.branch_predict_d
.sym 23884 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 23885 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23886 $abc$42206$n3237_1
.sym 23887 $abc$42206$n5288
.sym 23888 lm32_cpu.decoder.branch_offset[19]
.sym 23889 $abc$42206$n3225_1
.sym 23891 lm32_cpu.pc_f[21]
.sym 23892 lm32_cpu.instruction_unit.instruction_d[11]
.sym 23893 lm32_cpu.m_result_sel_compare_m
.sym 23894 $abc$42206$n4812
.sym 23895 spram_datain0[5]
.sym 23896 lm32_cpu.write_idx_w[2]
.sym 23897 $abc$42206$n3872_1
.sym 23898 $abc$42206$n4812
.sym 23899 lm32_cpu.operand_m[14]
.sym 23900 $abc$42206$n4932
.sym 23901 $abc$42206$n2178
.sym 23902 $abc$42206$n4322
.sym 23911 lm32_cpu.pc_d[25]
.sym 23912 lm32_cpu.write_idx_x[2]
.sym 23914 lm32_cpu.read_idx_0_d[3]
.sym 23916 lm32_cpu.pc_d[24]
.sym 23917 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23919 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23920 lm32_cpu.read_idx_1_d[0]
.sym 23921 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 23924 $abc$42206$n3240_1
.sym 23926 $abc$42206$n4848
.sym 23931 lm32_cpu.read_idx_0_d[2]
.sym 23934 lm32_cpu.instruction_unit.instruction_d[11]
.sym 23935 lm32_cpu.instruction_unit.instruction_d[14]
.sym 23936 $abc$42206$n3435_1
.sym 23938 lm32_cpu.instruction_unit.instruction_d[13]
.sym 23939 lm32_cpu.read_idx_1_d[2]
.sym 23940 lm32_cpu.pc_x[6]
.sym 23942 lm32_cpu.read_idx_1_d[3]
.sym 23945 lm32_cpu.pc_d[24]
.sym 23950 lm32_cpu.read_idx_1_d[2]
.sym 23951 $abc$42206$n3435_1
.sym 23952 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23953 lm32_cpu.instruction_unit.instruction_d[13]
.sym 23956 lm32_cpu.read_idx_0_d[2]
.sym 23957 lm32_cpu.write_idx_x[2]
.sym 23958 $abc$42206$n3240_1
.sym 23962 lm32_cpu.read_idx_0_d[3]
.sym 23964 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23965 lm32_cpu.instruction_unit.instruction_d[15]
.sym 23968 lm32_cpu.read_idx_1_d[3]
.sym 23969 lm32_cpu.instruction_unit.instruction_d[14]
.sym 23970 $abc$42206$n3435_1
.sym 23971 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23975 lm32_cpu.pc_d[25]
.sym 23980 lm32_cpu.read_idx_1_d[0]
.sym 23981 lm32_cpu.instruction_unit.instruction_d[11]
.sym 23982 $abc$42206$n3435_1
.sym 23983 lm32_cpu.instruction_unit.instruction_d[31]
.sym 23987 $abc$42206$n4848
.sym 23988 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 23989 lm32_cpu.pc_x[6]
.sym 23990 $abc$42206$n2400_$glb_ce
.sym 23991 sys_clk_$glb_clk
.sym 23992 lm32_cpu.rst_i_$glb_sr
.sym 24001 lm32_cpu.pc_d[25]
.sym 24002 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 24003 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 24004 $abc$42206$n3206_1
.sym 24005 lm32_cpu.branch_target_d[26]
.sym 24006 shared_dat_r[16]
.sym 24007 $abc$42206$n5940_1
.sym 24008 $abc$42206$n2396
.sym 24010 lm32_cpu.operand_m[3]
.sym 24011 lm32_cpu.decoder.branch_offset[29]
.sym 24012 $abc$42206$n2396
.sym 24013 $abc$42206$n2396
.sym 24014 lm32_cpu.operand_1_x[15]
.sym 24015 lm32_cpu.pc_f[26]
.sym 24016 $abc$42206$n4902
.sym 24018 $abc$42206$n6034_1
.sym 24019 $abc$42206$n6037_1
.sym 24020 lm32_cpu.write_idx_w[1]
.sym 24021 lm32_cpu.data_bus_error_exception_m
.sym 24022 $abc$42206$n4240
.sym 24023 $abc$42206$n3913
.sym 24024 lm32_cpu.pc_x[25]
.sym 24025 $abc$42206$n3928
.sym 24026 lm32_cpu.pc_d[19]
.sym 24027 lm32_cpu.x_result[14]
.sym 24028 $abc$42206$n4866
.sym 24034 lm32_cpu.x_result[14]
.sym 24035 lm32_cpu.load_store_unit.store_data_x[8]
.sym 24036 $abc$42206$n2396
.sym 24037 grant
.sym 24038 $abc$42206$n3699
.sym 24041 lm32_cpu.branch_target_x[6]
.sym 24043 $abc$42206$n6034_1
.sym 24046 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 24047 lm32_cpu.x_result[11]
.sym 24050 $abc$42206$n4712_1
.sym 24053 lm32_cpu.load_store_unit.store_data_x[9]
.sym 24055 lm32_cpu.w_result_sel_load_x
.sym 24058 lm32_cpu.w_result[16]
.sym 24062 $abc$42206$n6353_1
.sym 24069 lm32_cpu.x_result[14]
.sym 24073 lm32_cpu.w_result_sel_load_x
.sym 24076 $abc$42206$n4712_1
.sym 24080 lm32_cpu.branch_target_x[6]
.sym 24081 $abc$42206$n4712_1
.sym 24087 lm32_cpu.load_store_unit.store_data_x[8]
.sym 24091 $abc$42206$n6034_1
.sym 24092 lm32_cpu.w_result[16]
.sym 24093 $abc$42206$n3699
.sym 24094 $abc$42206$n6353_1
.sym 24097 lm32_cpu.load_store_unit.store_data_x[9]
.sym 24104 grant
.sym 24106 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 24112 lm32_cpu.x_result[11]
.sym 24113 $abc$42206$n2396
.sym 24114 sys_clk_$glb_clk
.sym 24115 lm32_cpu.rst_i_$glb_sr
.sym 24124 $abc$42206$n4911
.sym 24125 lm32_cpu.size_x[0]
.sym 24126 $abc$42206$n3537_1
.sym 24128 lm32_cpu.read_idx_0_d[2]
.sym 24129 $abc$42206$n6034_1
.sym 24130 lm32_cpu.branch_target_d[9]
.sym 24131 $abc$42206$n6037_1
.sym 24132 $abc$42206$n2396
.sym 24133 storage_1[12][4]
.sym 24134 lm32_cpu.read_idx_1_d[0]
.sym 24135 lm32_cpu.x_result[11]
.sym 24136 $abc$42206$n6037_1
.sym 24137 lm32_cpu.branch_target_d[14]
.sym 24138 $abc$42206$n3696
.sym 24139 lm32_cpu.load_store_unit.store_data_x[8]
.sym 24140 lm32_cpu.w_result[27]
.sym 24141 $abc$42206$n3735
.sym 24142 $abc$42206$n3641
.sym 24143 $abc$42206$n4176_1
.sym 24144 $abc$42206$n4179
.sym 24145 $abc$42206$n4176_1
.sym 24146 $abc$42206$n3242_1
.sym 24147 $abc$42206$n3199_1
.sym 24148 lm32_cpu.sign_extend_x
.sym 24149 $abc$42206$n4467
.sym 24150 $abc$42206$n4183
.sym 24151 lm32_cpu.w_result[26]
.sym 24155 $abc$42206$n3222_1_$glb_clk
.sym 24158 lm32_cpu.w_result[26]
.sym 24159 lm32_cpu.w_result[19]
.sym 24161 lm32_cpu.m_result_sel_compare_m
.sym 24163 $abc$42206$n3222_1_$glb_clk
.sym 24164 $abc$42206$n3937
.sym 24165 $abc$42206$n3419
.sym 24167 $abc$42206$n5288
.sym 24172 lm32_cpu.operand_m[11]
.sym 24173 lm32_cpu.w_result[17]
.sym 24174 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 24177 $abc$42206$n4471
.sym 24180 $abc$42206$n4241
.sym 24182 $abc$42206$n4240
.sym 24184 lm32_cpu.read_idx_0_d[0]
.sym 24187 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 24188 lm32_cpu.read_idx_0_d[2]
.sym 24190 $abc$42206$n4471
.sym 24191 $abc$42206$n4241
.sym 24193 $abc$42206$n3419
.sym 24196 $abc$42206$n5288
.sym 24197 lm32_cpu.read_idx_0_d[2]
.sym 24198 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 24199 $abc$42206$n3222_1_$glb_clk
.sym 24203 lm32_cpu.w_result[26]
.sym 24209 lm32_cpu.w_result[19]
.sym 24215 $abc$42206$n4241
.sym 24216 $abc$42206$n4240
.sym 24217 $abc$42206$n3937
.sym 24221 lm32_cpu.m_result_sel_compare_m
.sym 24223 lm32_cpu.operand_m[11]
.sym 24226 $abc$42206$n3222_1_$glb_clk
.sym 24227 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 24228 lm32_cpu.read_idx_0_d[0]
.sym 24229 $abc$42206$n5288
.sym 24235 lm32_cpu.w_result[17]
.sym 24237 sys_clk_$glb_clk
.sym 24239 $abc$42206$n4510
.sym 24240 $abc$42206$n4295
.sym 24241 $abc$42206$n4298
.sym 24242 $abc$42206$n4301
.sym 24243 $abc$42206$n4328
.sym 24244 $abc$42206$n4331
.sym 24245 $abc$42206$n4334
.sym 24246 $abc$42206$n4449
.sym 24248 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 24250 $abc$42206$n5940_1
.sym 24251 $abc$42206$n3419
.sym 24252 $abc$42206$n3802
.sym 24253 $abc$42206$n6034_1
.sym 24254 lm32_cpu.pc_x[5]
.sym 24255 $abc$42206$n4183
.sym 24256 lm32_cpu.branch_target_d[8]
.sym 24257 $abc$42206$n4332
.sym 24258 sram_bus_dat_w[5]
.sym 24259 $abc$42206$n4241_1
.sym 24260 $abc$42206$n2309
.sym 24261 lm32_cpu.pc_f[15]
.sym 24262 $abc$42206$n4241_1
.sym 24263 $abc$42206$n4471
.sym 24264 $abc$42206$n7
.sym 24265 $abc$42206$n116
.sym 24266 lm32_cpu.w_result[23]
.sym 24267 lm32_cpu.w_result[28]
.sym 24268 lm32_cpu.write_idx_w[4]
.sym 24269 $abc$42206$n4169
.sym 24270 lm32_cpu.w_result[18]
.sym 24271 $abc$42206$n6353_1
.sym 24272 $abc$42206$n4510
.sym 24273 $abc$42206$n4296
.sym 24274 $abc$42206$n4295
.sym 24281 $abc$42206$n3591
.sym 24282 $abc$42206$n6353_1
.sym 24283 $abc$42206$n6037_1
.sym 24285 $abc$42206$n4259_1
.sym 24287 $abc$42206$n4426
.sym 24288 $abc$42206$n6034_1
.sym 24289 lm32_cpu.pc_m[28]
.sym 24291 $abc$42206$n3419
.sym 24292 $abc$42206$n3932
.sym 24293 lm32_cpu.w_result[22]
.sym 24294 lm32_cpu.data_bus_error_exception_m
.sym 24295 $abc$42206$n3913
.sym 24298 $abc$42206$n2396
.sym 24300 lm32_cpu.memop_pc_w[28]
.sym 24302 lm32_cpu.w_result[24]
.sym 24303 lm32_cpu.w_result[6]
.sym 24305 $abc$42206$n4176_1
.sym 24307 $abc$42206$n4465
.sym 24308 $abc$42206$n3983
.sym 24309 lm32_cpu.pc_x[25]
.sym 24311 lm32_cpu.w_result[5]
.sym 24313 lm32_cpu.memop_pc_w[28]
.sym 24314 lm32_cpu.data_bus_error_exception_m
.sym 24315 lm32_cpu.pc_m[28]
.sym 24319 $abc$42206$n6034_1
.sym 24320 lm32_cpu.w_result[22]
.sym 24321 $abc$42206$n3591
.sym 24322 $abc$42206$n6353_1
.sym 24325 lm32_cpu.pc_x[25]
.sym 24331 $abc$42206$n3932
.sym 24332 lm32_cpu.w_result[5]
.sym 24334 $abc$42206$n6353_1
.sym 24337 lm32_cpu.w_result[24]
.sym 24338 $abc$42206$n4259_1
.sym 24339 $abc$42206$n4176_1
.sym 24340 $abc$42206$n6037_1
.sym 24344 $abc$42206$n3913
.sym 24345 lm32_cpu.w_result[6]
.sym 24346 $abc$42206$n6353_1
.sym 24349 lm32_cpu.w_result[5]
.sym 24350 $abc$42206$n4426
.sym 24351 $abc$42206$n4176_1
.sym 24352 $abc$42206$n6037_1
.sym 24356 $abc$42206$n4465
.sym 24357 $abc$42206$n3983
.sym 24358 $abc$42206$n3419
.sym 24359 $abc$42206$n2396
.sym 24360 sys_clk_$glb_clk
.sym 24361 lm32_cpu.rst_i_$glb_sr
.sym 24362 $abc$42206$n4451
.sym 24363 $abc$42206$n4453
.sym 24364 $abc$42206$n4463
.sym 24365 $abc$42206$n4465
.sym 24366 $abc$42206$n4467
.sym 24367 $abc$42206$n4469
.sym 24368 $abc$42206$n4471
.sym 24369 $abc$42206$n4473
.sym 24371 lm32_cpu.pc_m[28]
.sym 24374 lm32_cpu.operand_m[2]
.sym 24375 lm32_cpu.w_result[18]
.sym 24376 $abc$42206$n3907
.sym 24377 $abc$42206$n6037_1
.sym 24378 $abc$42206$n3588
.sym 24379 $abc$42206$n3419
.sym 24380 lm32_cpu.w_result[29]
.sym 24381 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 24382 $abc$42206$n4185
.sym 24383 lm32_cpu.w_result_sel_load_w
.sym 24384 $abc$42206$n4258_1
.sym 24385 lm32_cpu.w_result[23]
.sym 24387 $abc$42206$n2178
.sym 24388 lm32_cpu.w_result[3]
.sym 24389 $abc$42206$n3418_1
.sym 24390 $abc$42206$n3872_1
.sym 24391 $abc$42206$n3809_1
.sym 24392 $abc$42206$n3985
.sym 24393 lm32_cpu.w_result[4]
.sym 24394 $PACKER_VCC_NET_$glb_clk
.sym 24395 lm32_cpu.m_result_sel_compare_m
.sym 24396 lm32_cpu.write_idx_w[2]
.sym 24397 lm32_cpu.write_enable_q_w
.sym 24405 $abc$42206$n6037_1
.sym 24406 $abc$42206$n3646_1
.sym 24407 $abc$42206$n3950
.sym 24408 lm32_cpu.w_result[19]
.sym 24409 $abc$42206$n4304
.sym 24410 $abc$42206$n3237_1
.sym 24413 $abc$42206$n4176_1
.sym 24414 $abc$42206$n2396
.sym 24415 $abc$42206$n4328
.sym 24416 $abc$42206$n4329
.sym 24417 $abc$42206$n4235
.sym 24418 lm32_cpu.x_result[19]
.sym 24419 $abc$42206$n4467
.sym 24420 lm32_cpu.sign_extend_x
.sym 24421 $abc$42206$n4449_1
.sym 24422 lm32_cpu.operand_m[2]
.sym 24423 $abc$42206$n3642
.sym 24426 $abc$42206$n3419
.sym 24427 $abc$42206$n4451
.sym 24430 $abc$42206$n3645
.sym 24431 $abc$42206$n6353_1
.sym 24432 $abc$42206$n6034_1
.sym 24433 lm32_cpu.m_result_sel_compare_m
.sym 24436 $abc$42206$n6037_1
.sym 24437 lm32_cpu.w_result[19]
.sym 24438 $abc$42206$n4304
.sym 24439 $abc$42206$n4176_1
.sym 24442 $abc$42206$n3646_1
.sym 24443 lm32_cpu.x_result[19]
.sym 24444 $abc$42206$n3237_1
.sym 24445 $abc$42206$n3642
.sym 24448 $abc$42206$n6037_1
.sym 24449 lm32_cpu.m_result_sel_compare_m
.sym 24450 $abc$42206$n4449_1
.sym 24451 lm32_cpu.operand_m[2]
.sym 24454 $abc$42206$n3419
.sym 24456 $abc$42206$n4235
.sym 24457 $abc$42206$n4467
.sym 24460 $abc$42206$n6034_1
.sym 24461 lm32_cpu.w_result[19]
.sym 24462 $abc$42206$n3645
.sym 24463 $abc$42206$n6353_1
.sym 24466 lm32_cpu.sign_extend_x
.sym 24473 $abc$42206$n4328
.sym 24474 $abc$42206$n4329
.sym 24475 $abc$42206$n3419
.sym 24478 $abc$42206$n3419
.sym 24479 $abc$42206$n3950
.sym 24480 $abc$42206$n4451
.sym 24482 $abc$42206$n2396
.sym 24483 sys_clk_$glb_clk
.sym 24484 lm32_cpu.rst_i_$glb_sr
.sym 24485 $abc$42206$n4507
.sym 24486 $abc$42206$n4512
.sym 24487 $abc$42206$n4944
.sym 24488 $abc$42206$n5130
.sym 24489 $abc$42206$n5173
.sym 24490 $abc$42206$n6607
.sym 24491 $abc$42206$n3935
.sym 24492 $abc$42206$n3939
.sym 24493 lm32_cpu.load_store_unit.store_data_x[12]
.sym 24495 $abc$42206$n116
.sym 24497 $abc$42206$n4303
.sym 24498 sram_bus_dat_w[1]
.sym 24499 $abc$42206$n4848
.sym 24500 lm32_cpu.w_result[20]
.sym 24501 $abc$42206$n3641
.sym 24502 $abc$42206$n3937
.sym 24503 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 24504 $abc$42206$n4329
.sym 24505 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 24506 $abc$42206$n4453
.sym 24507 lm32_cpu.w_result_sel_load_w
.sym 24508 lm32_cpu.w_result[16]
.sym 24509 $abc$42206$n4240
.sym 24510 $abc$42206$n6034_1
.sym 24511 $abc$42206$n4417_1
.sym 24512 lm32_cpu.w_result[6]
.sym 24513 lm32_cpu.write_idx_w[1]
.sym 24514 $abc$42206$n6570
.sym 24515 $abc$42206$n3913
.sym 24516 $abc$42206$n3573
.sym 24517 $abc$42206$n4238
.sym 24518 $abc$42206$n6034_1
.sym 24519 lm32_cpu.w_result[13]
.sym 24520 $abc$42206$n3573
.sym 24527 $abc$42206$n4508
.sym 24528 $abc$42206$n4329
.sym 24530 $abc$42206$n3950
.sym 24532 lm32_cpu.w_result[29]
.sym 24536 $abc$42206$n6037_1
.sym 24537 $abc$42206$n4176_1
.sym 24539 lm32_cpu.w_result[20]
.sym 24540 lm32_cpu.w_result[18]
.sym 24542 $abc$42206$n4510
.sym 24545 $abc$42206$n3419
.sym 24548 lm32_cpu.w_result[3]
.sym 24550 $abc$42206$n3949
.sym 24551 lm32_cpu.w_result[30]
.sym 24554 $abc$42206$n5173
.sym 24556 $abc$42206$n4442_1
.sym 24557 $abc$42206$n3937
.sym 24562 lm32_cpu.w_result[18]
.sym 24565 $abc$42206$n5173
.sym 24566 $abc$42206$n3937
.sym 24568 $abc$42206$n4329
.sym 24571 lm32_cpu.w_result[20]
.sym 24577 $abc$42206$n3949
.sym 24578 $abc$42206$n3937
.sym 24580 $abc$42206$n3950
.sym 24583 $abc$42206$n4176_1
.sym 24584 $abc$42206$n6037_1
.sym 24585 lm32_cpu.w_result[3]
.sym 24586 $abc$42206$n4442_1
.sym 24590 lm32_cpu.w_result[30]
.sym 24595 lm32_cpu.w_result[29]
.sym 24601 $abc$42206$n3419
.sym 24603 $abc$42206$n4508
.sym 24604 $abc$42206$n4510
.sym 24606 sys_clk_$glb_clk
.sym 24608 $abc$42206$n3949
.sym 24609 $abc$42206$n3976
.sym 24610 $abc$42206$n3979
.sym 24611 $abc$42206$n3982
.sym 24612 $abc$42206$n4234
.sym 24613 $abc$42206$n4237
.sym 24614 $abc$42206$n4240
.sym 24615 $abc$42206$n4267
.sym 24616 lm32_cpu.pc_x[8]
.sym 24619 lm32_cpu.pc_x[8]
.sym 24620 lm32_cpu.w_result[30]
.sym 24621 lm32_cpu.w_result_sel_load_w
.sym 24622 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 24623 $abc$42206$n4177
.sym 24624 lm32_cpu.load_store_unit.store_data_x[8]
.sym 24625 lm32_cpu.load_store_unit.store_data_x[8]
.sym 24626 $abc$42206$n3983
.sym 24627 $abc$42206$n4173
.sym 24628 lm32_cpu.w_result[30]
.sym 24629 $abc$42206$n6034_1
.sym 24630 $abc$42206$n4171
.sym 24631 lm32_cpu.eba[18]
.sym 24632 lm32_cpu.w_result[29]
.sym 24633 $abc$42206$n4176_1
.sym 24634 spram_bus_adr[1]
.sym 24635 $abc$42206$n4183
.sym 24636 lm32_cpu.w_result[27]
.sym 24637 $abc$42206$n3735
.sym 24638 lm32_cpu.w_result[26]
.sym 24639 $abc$42206$n5863
.sym 24640 lm32_cpu.w_result[26]
.sym 24641 $abc$42206$n4179
.sym 24642 $abc$42206$n6572
.sym 24643 $abc$42206$n3242_1
.sym 24649 $abc$42206$n4507
.sym 24650 $abc$42206$n4450
.sym 24651 $abc$42206$n4183
.sym 24652 $abc$42206$n3419
.sym 24653 $abc$42206$n3936
.sym 24654 $abc$42206$n6353_1
.sym 24655 lm32_cpu.w_result[31]
.sym 24657 $abc$42206$n4176_1
.sym 24658 lm32_cpu.operand_m[23]
.sym 24661 $abc$42206$n3809_1
.sym 24662 lm32_cpu.w_result[2]
.sym 24663 lm32_cpu.load_store_unit.exception_m
.sym 24664 $abc$42206$n6037_1
.sym 24665 lm32_cpu.m_result_sel_compare_m
.sym 24666 $abc$42206$n4508
.sym 24667 lm32_cpu.write_idx_w[2]
.sym 24668 $abc$42206$n3937
.sym 24669 $abc$42206$n3989
.sym 24670 $abc$42206$n4760_1
.sym 24672 lm32_cpu.write_idx_w[0]
.sym 24673 $abc$42206$n4334
.sym 24675 $abc$42206$n4180_1
.sym 24676 $abc$42206$n3808
.sym 24677 $abc$42206$n4179
.sym 24678 $abc$42206$n6034_1
.sym 24679 $abc$42206$n3803_1
.sym 24682 lm32_cpu.operand_m[23]
.sym 24683 $abc$42206$n4760_1
.sym 24684 lm32_cpu.m_result_sel_compare_m
.sym 24685 lm32_cpu.load_store_unit.exception_m
.sym 24688 $abc$42206$n4508
.sym 24689 $abc$42206$n4507
.sym 24690 $abc$42206$n3937
.sym 24694 $abc$42206$n4183
.sym 24695 lm32_cpu.write_idx_w[0]
.sym 24696 lm32_cpu.write_idx_w[2]
.sym 24697 $abc$42206$n4179
.sym 24701 $abc$42206$n3989
.sym 24702 $abc$42206$n6353_1
.sym 24703 lm32_cpu.w_result[2]
.sym 24706 $abc$42206$n6034_1
.sym 24707 $abc$42206$n3809_1
.sym 24708 $abc$42206$n3808
.sym 24709 $abc$42206$n3803_1
.sym 24712 $abc$42206$n4176_1
.sym 24713 lm32_cpu.w_result[2]
.sym 24714 $abc$42206$n4450
.sym 24715 $abc$42206$n6037_1
.sym 24718 $abc$42206$n6037_1
.sym 24719 $abc$42206$n4180_1
.sym 24720 lm32_cpu.w_result[31]
.sym 24721 $abc$42206$n4176_1
.sym 24724 $abc$42206$n3419
.sym 24725 $abc$42206$n3936
.sym 24726 $abc$42206$n4334
.sym 24729 sys_clk_$glb_clk
.sym 24730 lm32_cpu.rst_i_$glb_sr
.sym 24731 $abc$42206$n6597
.sym 24732 $abc$42206$n6568
.sym 24733 $abc$42206$n6570
.sym 24734 $abc$42206$n6572
.sym 24735 $abc$42206$n6577
.sym 24736 $abc$42206$n6595
.sym 24737 $abc$42206$n6566
.sym 24738 $abc$42206$n3417
.sym 24739 lm32_cpu.store_operand_x[1]
.sym 24740 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 24742 lm32_cpu.store_operand_x[1]
.sym 24743 sram_bus_dat_w[5]
.sym 24744 $abc$42206$n4450
.sym 24745 grant
.sym 24746 $abc$42206$n4233
.sym 24747 lm32_cpu.w_result[18]
.sym 24748 lm32_cpu.operand_m[7]
.sym 24749 lm32_cpu.instruction_unit.instruction_d[8]
.sym 24750 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 24751 lm32_cpu.w_result[29]
.sym 24752 $abc$42206$n3976
.sym 24753 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 24754 lm32_cpu.operand_w[7]
.sym 24755 lm32_cpu.w_result[2]
.sym 24756 $abc$42206$n7
.sym 24757 $abc$42206$n4169
.sym 24759 $abc$42206$n5890
.sym 24762 $abc$42206$n116
.sym 24763 $abc$42206$n6353_1
.sym 24764 lm32_cpu.w_result[23]
.sym 24765 $abc$42206$n5896
.sym 24766 lm32_cpu.w_result[0]
.sym 24772 $abc$42206$n5896
.sym 24774 $abc$42206$n6353_1
.sym 24776 $abc$42206$n3736_1
.sym 24777 $abc$42206$n3417
.sym 24779 $abc$42206$n6568
.sym 24780 $abc$42206$n6034_1
.sym 24782 $abc$42206$n3741
.sym 24788 $abc$42206$n3418
.sym 24789 $abc$42206$n4207
.sym 24790 $abc$42206$n3866_1
.sym 24791 $abc$42206$n4208
.sym 24792 $abc$42206$n5929
.sym 24793 $abc$42206$n3871_1
.sym 24794 $abc$42206$n3742
.sym 24795 $abc$42206$n5884
.sym 24798 $abc$42206$n3419
.sym 24799 $abc$42206$n3419
.sym 24800 lm32_cpu.w_result[4]
.sym 24801 $abc$42206$n6595
.sym 24802 $abc$42206$n6572
.sym 24803 $abc$42206$n3872_1
.sym 24805 $abc$42206$n3742
.sym 24806 $abc$42206$n3741
.sym 24807 $abc$42206$n3736_1
.sym 24808 $abc$42206$n6034_1
.sym 24811 lm32_cpu.w_result[4]
.sym 24817 $abc$42206$n6353_1
.sym 24818 $abc$42206$n3419
.sym 24819 $abc$42206$n5929
.sym 24820 $abc$42206$n6568
.sym 24823 $abc$42206$n4208
.sym 24824 $abc$42206$n3419
.sym 24825 $abc$42206$n4207
.sym 24829 $abc$42206$n6595
.sym 24831 $abc$42206$n3419
.sym 24832 $abc$42206$n5884
.sym 24835 $abc$42206$n3417
.sym 24836 $abc$42206$n6353_1
.sym 24837 $abc$42206$n3419
.sym 24838 $abc$42206$n3418
.sym 24841 $abc$42206$n5896
.sym 24842 $abc$42206$n3419
.sym 24843 $abc$42206$n6353_1
.sym 24844 $abc$42206$n6572
.sym 24847 $abc$42206$n6034_1
.sym 24848 $abc$42206$n3866_1
.sym 24849 $abc$42206$n3871_1
.sym 24850 $abc$42206$n3872_1
.sym 24852 sys_clk_$glb_clk
.sym 24854 $abc$42206$n6574
.sym 24855 $abc$42206$n4207
.sym 24856 $abc$42206$n4941
.sym 24857 $abc$42206$n5862
.sym 24858 $abc$42206$n5880
.sym 24859 $abc$42206$n5886
.sym 24860 $abc$42206$n5892
.sym 24861 $abc$42206$n5898
.sym 24862 $abc$42206$n6142_1
.sym 24863 $abc$42206$n6321_1
.sym 24866 lm32_cpu.load_store_unit.data_w[31]
.sym 24867 lm32_cpu.pc_x[8]
.sym 24868 $abc$42206$n3419
.sym 24869 $abc$42206$n5288
.sym 24870 $abc$42206$n5863
.sym 24871 $abc$42206$n2396
.sym 24872 $abc$42206$n3736_1
.sym 24873 $abc$42206$n3444_1
.sym 24874 $abc$42206$n3932
.sym 24875 $abc$42206$n6568
.sym 24876 $abc$42206$n3936
.sym 24877 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 24878 lm32_cpu.w_result[5]
.sym 24879 $abc$42206$n2178
.sym 24880 lm32_cpu.w_result[3]
.sym 24881 $abc$42206$n6599
.sym 24882 $abc$42206$n6577
.sym 24883 lm32_cpu.write_idx_w[4]
.sym 24885 lm32_cpu.w_result[4]
.sym 24886 $PACKER_VCC_NET_$glb_clk
.sym 24887 $abc$42206$n3872_1
.sym 24888 $abc$42206$n5893
.sym 24889 $abc$42206$n6564
.sym 24895 $abc$42206$n5893
.sym 24896 $abc$42206$n6564
.sym 24898 $abc$42206$n6353_1
.sym 24899 $abc$42206$n5887
.sym 24902 $abc$42206$n3419
.sym 24903 $abc$42206$n5899
.sym 24904 basesoc_counter[1]
.sym 24905 $abc$42206$n6599
.sym 24906 $abc$42206$n4208
.sym 24908 $abc$42206$n6577
.sym 24910 $abc$42206$n3419
.sym 24913 $abc$42206$n2168
.sym 24914 $abc$42206$n3937
.sym 24916 $abc$42206$n5886
.sym 24917 $abc$42206$n5892
.sym 24918 $abc$42206$n4008_1
.sym 24919 $abc$42206$n5890
.sym 24920 basesoc_counter[0]
.sym 24922 lm32_cpu.w_result[1]
.sym 24926 $abc$42206$n5898
.sym 24929 $abc$42206$n6564
.sym 24930 $abc$42206$n5887
.sym 24931 $abc$42206$n3937
.sym 24935 basesoc_counter[0]
.sym 24937 basesoc_counter[1]
.sym 24940 $abc$42206$n4208
.sym 24941 $abc$42206$n3937
.sym 24943 $abc$42206$n6599
.sym 24946 $abc$42206$n3419
.sym 24947 $abc$42206$n5898
.sym 24948 $abc$42206$n5899
.sym 24952 lm32_cpu.w_result[1]
.sym 24953 $abc$42206$n4008_1
.sym 24955 $abc$42206$n6353_1
.sym 24958 $abc$42206$n6353_1
.sym 24959 $abc$42206$n3419
.sym 24960 $abc$42206$n5890
.sym 24961 $abc$42206$n6577
.sym 24965 $abc$42206$n3419
.sym 24966 $abc$42206$n5887
.sym 24967 $abc$42206$n5886
.sym 24970 $abc$42206$n3419
.sym 24971 $abc$42206$n5893
.sym 24973 $abc$42206$n5892
.sym 24974 $abc$42206$n2168
.sym 24975 sys_clk_$glb_clk
.sym 24976 sys_rst_$glb_sr
.sym 24977 $abc$42206$n5931
.sym 24978 $abc$42206$n5928
.sym 24979 $abc$42206$n5909
.sym 24980 $abc$42206$n5895
.sym 24981 $abc$42206$n5889
.sym 24982 $abc$42206$n5883
.sym 24983 $abc$42206$n5865
.sym 24984 $abc$42206$n5843
.sym 24985 $abc$42206$n4730_1
.sym 24986 $abc$42206$n3237_1
.sym 24989 $abc$42206$n4614_1
.sym 24991 $abc$42206$n3808
.sym 24992 $abc$42206$n6312
.sym 24993 basesoc_bus_wishbone_ack
.sym 24994 sys_rst
.sym 24995 $abc$42206$n3937
.sym 24996 lm32_cpu.write_idx_w[3]
.sym 24997 $abc$42206$n4029_1
.sym 24998 lm32_cpu.write_idx_w[4]
.sym 24999 $abc$42206$n4004
.sym 25000 basesoc_counter[1]
.sym 25001 lm32_cpu.w_result[10]
.sym 25002 $abc$42206$n4417_1
.sym 25004 lm32_cpu.w_result[6]
.sym 25005 lm32_cpu.store_operand_x[1]
.sym 25006 lm32_cpu.pc_x[23]
.sym 25007 lm32_cpu.write_enable_q_w
.sym 25008 $abc$42206$n3573
.sym 25009 $PACKER_VCC_NET_$glb_clk
.sym 25012 lm32_cpu.w_result[13]
.sym 25018 $abc$42206$n5899
.sym 25019 lm32_cpu.w_result[10]
.sym 25022 $abc$42206$n4466
.sym 25025 $abc$42206$n3937
.sym 25027 $abc$42206$n6193_1
.sym 25028 $abc$42206$n5884
.sym 25030 $abc$42206$n4176_1
.sym 25032 $abc$42206$n5881
.sym 25034 $abc$42206$n3418
.sym 25035 lm32_cpu.w_result[8]
.sym 25036 lm32_cpu.w_result[0]
.sym 25038 $abc$42206$n6562
.sym 25041 $abc$42206$n5843
.sym 25045 lm32_cpu.w_result[14]
.sym 25047 $abc$42206$n5883
.sym 25049 $abc$42206$n6605
.sym 25052 lm32_cpu.w_result[8]
.sym 25057 $abc$42206$n5884
.sym 25059 $abc$42206$n3937
.sym 25060 $abc$42206$n5883
.sym 25063 lm32_cpu.w_result[14]
.sym 25069 $abc$42206$n3937
.sym 25071 $abc$42206$n5881
.sym 25072 $abc$42206$n6562
.sym 25075 $abc$42206$n5899
.sym 25076 $abc$42206$n3937
.sym 25077 $abc$42206$n6605
.sym 25081 $abc$42206$n4176_1
.sym 25082 $abc$42206$n6193_1
.sym 25083 lm32_cpu.w_result[10]
.sym 25087 $abc$42206$n4466
.sym 25089 lm32_cpu.w_result[0]
.sym 25090 $abc$42206$n4176_1
.sym 25093 $abc$42206$n3937
.sym 25094 $abc$42206$n3418
.sym 25095 $abc$42206$n5843
.sym 25098 sys_clk_$glb_clk
.sym 25100 $abc$42206$n6601
.sym 25101 $abc$42206$n6599
.sym 25102 $abc$42206$n6558
.sym 25103 $abc$42206$n6560
.sym 25104 $abc$42206$n6562
.sym 25105 $abc$42206$n6564
.sym 25106 $abc$42206$n6603
.sym 25107 $abc$42206$n6605
.sym 25112 $abc$42206$n5899
.sym 25113 sram_bus_dat_w[0]
.sym 25114 $abc$42206$n3536_1
.sym 25115 $abc$42206$n6825
.sym 25116 lm32_cpu.eba[4]
.sym 25117 $abc$42206$n4760_1
.sym 25118 $abc$42206$n5929
.sym 25119 $abc$42206$n4171
.sym 25120 $abc$42206$n6825
.sym 25121 $abc$42206$n4177
.sym 25122 $abc$42206$n4173
.sym 25123 $abc$42206$n5909
.sym 25124 lm32_cpu.w_result[11]
.sym 25127 $abc$42206$n3787_1
.sym 25131 spram_bus_adr[1]
.sym 25132 spram_bus_adr[9]
.sym 25133 $abc$42206$n6344_1
.sym 25141 $abc$42206$n2168
.sym 25143 spram_bus_adr[4]
.sym 25149 basesoc_counter[0]
.sym 25150 slave_sel[2]
.sym 25151 $abc$42206$n3787_1
.sym 25152 slave_sel[0]
.sym 25155 $abc$42206$n4614_1
.sym 25157 $abc$42206$n3872_1
.sym 25169 $abc$42206$n3206_1
.sym 25171 spiflash_sr[26]
.sym 25182 $abc$42206$n4614_1
.sym 25187 $abc$42206$n3787_1
.sym 25193 spram_bus_adr[4]
.sym 25198 slave_sel[2]
.sym 25201 $abc$42206$n3206_1
.sym 25205 $abc$42206$n3872_1
.sym 25210 slave_sel[0]
.sym 25211 basesoc_counter[0]
.sym 25212 $abc$42206$n2168
.sym 25213 $abc$42206$n3206_1
.sym 25216 spiflash_sr[26]
.sym 25221 sys_clk_$glb_clk
.sym 25222 sys_rst_$glb_sr
.sym 25231 $abc$42206$n4609
.sym 25232 $abc$42206$n6268_1
.sym 25235 lm32_cpu.w_result[7]
.sym 25236 slave_sel[2]
.sym 25237 $abc$42206$n3537_1
.sym 25238 slave_sel[0]
.sym 25239 $abc$42206$n4614_1
.sym 25241 $abc$42206$n3787_1
.sym 25242 sram_bus_dat_w[5]
.sym 25243 sram_bus_adr[4]
.sym 25245 $abc$42206$n5940_1
.sym 25248 $abc$42206$n7
.sym 25250 $abc$42206$n116
.sym 25251 $abc$42206$n58
.sym 25253 lm32_cpu.store_operand_x[0]
.sym 25254 $abc$42206$n5421
.sym 25255 $abc$42206$n2321
.sym 25257 $abc$42206$n60
.sym 25262 $PACKER_VCC_NET_$glb_clk
.sym 25265 interface0_bank_bus_dat_r[2]
.sym 25266 $abc$42206$n2321
.sym 25267 $abc$42206$n5614_1
.sym 25269 sram_bus_dat_w[6]
.sym 25270 $PACKER_VCC_NET_$glb_clk
.sym 25279 lm32_cpu.store_operand_x[0]
.sym 25295 lm32_cpu.store_operand_x[1]
.sym 25297 lm32_cpu.store_operand_x[0]
.sym 25303 interface0_bank_bus_dat_r[2]
.sym 25311 lm32_cpu.store_operand_x[1]
.sym 25323 $PACKER_VCC_NET_$glb_clk
.sym 25328 $PACKER_VCC_NET_$glb_clk
.sym 25334 sram_bus_dat_w[6]
.sym 25341 $abc$42206$n5614_1
.sym 25343 $abc$42206$n2321
.sym 25344 sys_clk_$glb_clk
.sym 25345 sys_rst_$glb_sr
.sym 25354 $abc$42206$n3290_1
.sym 25355 interface0_bank_bus_dat_r[2]
.sym 25358 $abc$42206$n4545
.sym 25359 interface2_bank_bus_dat_r[1]
.sym 25360 $abc$42206$n2178
.sym 25361 csrbank0_scratch1_w[0]
.sym 25362 $abc$42206$n5433
.sym 25364 $abc$42206$n5957
.sym 25365 $abc$42206$n3290_1
.sym 25366 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 25368 $abc$42206$n4574_1
.sym 25369 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 25370 sram_bus_adr[1]
.sym 25372 sram_bus_adr[4]
.sym 25377 $PACKER_VCC_NET_$glb_clk
.sym 25378 sram_bus_adr[0]
.sym 25379 csrbank4_tuning_word0_w[4]
.sym 25381 csrbank4_tuning_word0_w[5]
.sym 25387 $abc$42206$n4548_1
.sym 25391 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 25392 $abc$42206$n5423_1
.sym 25393 $abc$42206$n5422
.sym 25394 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25396 storage[15][4]
.sym 25397 $abc$42206$n4545
.sym 25398 $abc$42206$n7016
.sym 25399 sram_bus_dat_w[2]
.sym 25401 sram_bus_dat_w[4]
.sym 25409 sram_bus_dat_w[6]
.sym 25411 $abc$42206$n58
.sym 25412 $abc$42206$n52
.sym 25413 storage[13][4]
.sym 25414 sram_bus_dat_w[5]
.sym 25417 $abc$42206$n60
.sym 25420 $abc$42206$n4548_1
.sym 25423 $abc$42206$n60
.sym 25426 $abc$42206$n4545
.sym 25427 $abc$42206$n52
.sym 25428 $abc$42206$n5423_1
.sym 25429 $abc$42206$n5422
.sym 25435 sram_bus_dat_w[4]
.sym 25440 sram_bus_dat_w[2]
.sym 25444 storage[15][4]
.sym 25445 storage[13][4]
.sym 25446 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 25447 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25453 sram_bus_dat_w[6]
.sym 25458 $abc$42206$n4548_1
.sym 25459 $abc$42206$n58
.sym 25465 sram_bus_dat_w[5]
.sym 25466 $abc$42206$n7016
.sym 25467 sys_clk_$glb_clk
.sym 25477 $abc$42206$n4548_1
.sym 25481 $abc$42206$n3289_1
.sym 25482 storage[15][4]
.sym 25483 storage[13][6]
.sym 25485 $abc$42206$n4545
.sym 25486 $abc$42206$n7016
.sym 25488 $abc$42206$n4551
.sym 25489 sram_bus_dat_w[4]
.sym 25490 sram_bus_dat_w[3]
.sym 25492 csrbank0_scratch0_w[7]
.sym 25494 $abc$42206$n5854_1
.sym 25495 spram_bus_adr[10]
.sym 25497 $abc$42206$n5184
.sym 25499 $abc$42206$n5185
.sym 25501 csrbank2_load3_w[6]
.sym 25503 sram_bus_dat_w[7]
.sym 25511 sram_bus_dat_w[0]
.sym 25513 $abc$42206$n108
.sym 25516 sram_bus_dat_w[5]
.sym 25517 $abc$42206$n50
.sym 25519 $abc$42206$n70
.sym 25520 csrbank0_scratch0_w[1]
.sym 25521 $abc$42206$n4543
.sym 25522 sram_bus_adr[0]
.sym 25524 $abc$42206$n64
.sym 25525 sys_rst
.sym 25526 $abc$42206$n4545
.sym 25528 $abc$42206$n2174
.sym 25529 sram_bus_dat_w[3]
.sym 25532 $abc$42206$n4551
.sym 25537 sram_bus_adr[1]
.sym 25538 $abc$42206$n5415
.sym 25540 $abc$42206$n116
.sym 25541 sram_bus_dat_w[4]
.sym 25543 $abc$42206$n4545
.sym 25544 $abc$42206$n50
.sym 25546 $abc$42206$n5415
.sym 25549 sram_bus_dat_w[0]
.sym 25552 sys_rst
.sym 25557 sram_bus_dat_w[4]
.sym 25562 sram_bus_dat_w[5]
.sym 25567 $abc$42206$n4551
.sym 25568 csrbank0_scratch0_w[1]
.sym 25569 $abc$42206$n4543
.sym 25570 $abc$42206$n64
.sym 25575 sram_bus_dat_w[3]
.sym 25579 sram_bus_adr[1]
.sym 25580 $abc$42206$n116
.sym 25581 $abc$42206$n70
.sym 25582 sram_bus_adr[0]
.sym 25587 $abc$42206$n108
.sym 25589 $abc$42206$n2174
.sym 25590 sys_clk_$glb_clk
.sym 25591 sys_rst_$glb_sr
.sym 25600 $abc$42206$n3437_1
.sym 25601 $abc$42206$n3303_1
.sym 25604 $abc$42206$n5414_1
.sym 25605 sram_bus_dat_w[1]
.sym 25606 $abc$42206$n2176
.sym 25607 $abc$42206$n108
.sym 25609 sram_bus_adr[4]
.sym 25610 lm32_cpu.pc_m[18]
.sym 25611 $abc$42206$n2176
.sym 25612 csrbank4_tuning_word0_w[5]
.sym 25613 sram_bus_dat_w[0]
.sym 25615 sram_bus_dat_w[2]
.sym 25616 sram_bus_adr[0]
.sym 25617 basesoc_uart_phy_rx_busy
.sym 25620 interface4_bank_bus_dat_r[4]
.sym 25621 sram_bus_adr[1]
.sym 25623 spram_bus_adr[1]
.sym 25625 interface4_bank_bus_dat_r[3]
.sym 25626 csrbank4_tuning_word3_w[3]
.sym 25627 csrbank4_tuning_word2_w[0]
.sym 25633 $abc$42206$n5178
.sym 25636 $abc$42206$n70
.sym 25637 sram_bus_adr[0]
.sym 25638 $abc$42206$n4574_1
.sym 25639 $abc$42206$n68
.sym 25640 $abc$42206$n5170
.sym 25641 csrbank4_tuning_word3_w[4]
.sym 25642 sram_bus_adr[1]
.sym 25644 basesoc_timer0_zero_trigger
.sym 25645 spram_bus_adr[0]
.sym 25647 csrbank4_tuning_word1_w[4]
.sym 25648 $abc$42206$n5169
.sym 25652 $abc$42206$n5179
.sym 25654 csrbank4_tuning_word2_w[1]
.sym 25661 sram_bus_adr[0]
.sym 25669 $abc$42206$n70
.sym 25675 $abc$42206$n68
.sym 25678 basesoc_timer0_zero_trigger
.sym 25684 csrbank4_tuning_word1_w[4]
.sym 25685 sram_bus_adr[0]
.sym 25686 csrbank4_tuning_word3_w[4]
.sym 25687 sram_bus_adr[1]
.sym 25691 spram_bus_adr[0]
.sym 25696 $abc$42206$n5170
.sym 25698 $abc$42206$n4574_1
.sym 25699 $abc$42206$n5169
.sym 25702 $abc$42206$n5178
.sym 25703 $abc$42206$n5179
.sym 25705 $abc$42206$n4574_1
.sym 25708 sram_bus_adr[0]
.sym 25709 $abc$42206$n68
.sym 25710 csrbank4_tuning_word2_w[1]
.sym 25711 sram_bus_adr[1]
.sym 25713 sys_clk_$glb_clk
.sym 25714 sys_rst_$glb_sr
.sym 25727 csrbank4_tuning_word0_w[6]
.sym 25728 $abc$42206$n13
.sym 25729 sram_bus_dat_w[3]
.sym 25730 $abc$42206$n70
.sym 25731 csrbank4_tuning_word0_w[1]
.sym 25732 $abc$42206$n5178
.sym 25733 basesoc_timer0_zero_old_trigger
.sym 25734 csrbank4_tuning_word0_w[0]
.sym 25735 sram_bus_dat_w[3]
.sym 25736 csrbank4_tuning_word0_w[2]
.sym 25737 sram_bus_adr[0]
.sym 25738 sram_bus_dat_w[5]
.sym 25740 csrbank4_tuning_word2_w[1]
.sym 25742 $abc$42206$n118
.sym 25743 csrbank4_tuning_word3_w[1]
.sym 25747 $abc$42206$n7
.sym 25756 $abc$42206$n4574_1
.sym 25758 csrbank4_tuning_word3_w[6]
.sym 25759 $abc$42206$n6069
.sym 25760 sram_bus_adr[0]
.sym 25761 $abc$42206$n5176
.sym 25763 $abc$42206$n5992
.sym 25766 csrbank4_tuning_word0_w[3]
.sym 25768 sram_bus_adr[0]
.sym 25769 $abc$42206$n5982
.sym 25770 csrbank4_tuning_word2_w[3]
.sym 25771 csrbank4_tuning_word1_w[3]
.sym 25773 $abc$42206$n5175
.sym 25776 basesoc_uart_phy_tx_busy
.sym 25777 basesoc_uart_phy_rx_busy
.sym 25779 csrbank4_tuning_word1_w[6]
.sym 25781 sram_bus_adr[1]
.sym 25786 csrbank4_tuning_word3_w[3]
.sym 25795 csrbank4_tuning_word2_w[3]
.sym 25796 sram_bus_adr[1]
.sym 25797 csrbank4_tuning_word0_w[3]
.sym 25798 sram_bus_adr[0]
.sym 25801 $abc$42206$n4574_1
.sym 25802 $abc$42206$n5175
.sym 25804 $abc$42206$n5176
.sym 25807 csrbank4_tuning_word1_w[6]
.sym 25808 csrbank4_tuning_word3_w[6]
.sym 25809 sram_bus_adr[0]
.sym 25810 sram_bus_adr[1]
.sym 25814 $abc$42206$n6069
.sym 25815 basesoc_uart_phy_tx_busy
.sym 25819 sram_bus_adr[0]
.sym 25820 csrbank4_tuning_word1_w[3]
.sym 25821 csrbank4_tuning_word3_w[3]
.sym 25822 sram_bus_adr[1]
.sym 25826 $abc$42206$n5992
.sym 25828 basesoc_uart_phy_rx_busy
.sym 25833 basesoc_uart_phy_rx_busy
.sym 25834 $abc$42206$n5982
.sym 25836 sys_clk_$glb_clk
.sym 25837 sys_rst_$glb_sr
.sym 25850 csrbank4_tuning_word3_w[5]
.sym 25851 basesoc_timer0_zero_trigger
.sym 25852 $abc$42206$n6069
.sym 25853 sram_bus_dat_w[6]
.sym 25855 $abc$42206$n5
.sym 25856 csrbank4_tuning_word1_w[5]
.sym 25857 interface4_bank_bus_dat_r[7]
.sym 25858 csrbank4_tuning_word2_w[3]
.sym 25859 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 25860 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 25864 csrbank2_load3_w[2]
.sym 25866 csrbank2_load3_w[0]
.sym 25883 sram_bus_dat_w[2]
.sym 25888 sram_bus_dat_w[0]
.sym 25890 $abc$42206$n2321
.sym 25943 sram_bus_dat_w[2]
.sym 25950 sram_bus_dat_w[0]
.sym 25958 $abc$42206$n2321
.sym 25959 sys_clk_$glb_clk
.sym 25960 sys_rst_$glb_sr
.sym 25970 sys_rst
.sym 25971 sys_rst
.sym 25975 csrbank2_reload3_w[1]
.sym 25977 csrbank4_tuning_word3_w[6]
.sym 25978 $abc$42206$n2321
.sym 25979 $abc$42206$n4629
.sym 25981 sram_bus_dat_w[4]
.sym 25982 csrbank4_tuning_word1_w[2]
.sym 25983 csrbank2_load1_w[4]
.sym 25987 regs1
.sym 25988 sram_bus_dat_w[4]
.sym 25989 $abc$42206$n7615
.sym 25991 sram_bus_dat_w[7]
.sym 25992 csrbank2_load3_w[2]
.sym 25993 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 25996 $abc$42206$n2180
.sym 26002 $abc$42206$n6010
.sym 26007 basesoc_uart_phy_tx_busy
.sym 26017 $abc$42206$n6097
.sym 26018 $abc$42206$n6075
.sym 26020 $abc$42206$n118
.sym 26024 $abc$42206$n6006
.sym 26026 $abc$42206$n5994
.sym 26032 basesoc_uart_phy_rx_busy
.sym 26036 basesoc_uart_phy_tx_busy
.sym 26037 $abc$42206$n6075
.sym 26042 $abc$42206$n6097
.sym 26043 basesoc_uart_phy_tx_busy
.sym 26047 $abc$42206$n118
.sym 26053 $abc$42206$n5994
.sym 26055 basesoc_uart_phy_rx_busy
.sym 26073 $abc$42206$n6006
.sym 26074 basesoc_uart_phy_rx_busy
.sym 26078 $abc$42206$n6010
.sym 26079 basesoc_uart_phy_rx_busy
.sym 26082 sys_clk_$glb_clk
.sym 26083 sys_rst_$glb_sr
.sym 26096 $abc$42206$n2329
.sym 26098 csrbank4_tuning_word2_w[1]
.sym 26099 $abc$42206$n6310
.sym 26112 csrbank2_load0_w[6]
.sym 26127 $abc$42206$n2321
.sym 26135 $abc$42206$n4591
.sym 26136 basesoc_uart_phy_uart_clk_rxen
.sym 26143 sram_bus_dat_w[3]
.sym 26144 basesoc_uart_phy_rx_busy
.sym 26146 sys_rst
.sym 26147 regs1
.sym 26148 sram_bus_dat_w[4]
.sym 26151 sram_bus_dat_w[7]
.sym 26156 $abc$42206$n4593
.sym 26165 sram_bus_dat_w[3]
.sym 26176 sram_bus_dat_w[7]
.sym 26183 sram_bus_dat_w[4]
.sym 26188 sys_rst
.sym 26189 $abc$42206$n4593
.sym 26190 basesoc_uart_phy_rx_busy
.sym 26191 basesoc_uart_phy_uart_clk_rxen
.sym 26194 regs1
.sym 26195 basesoc_uart_phy_rx_busy
.sym 26196 basesoc_uart_phy_uart_clk_rxen
.sym 26197 $abc$42206$n4591
.sym 26204 $abc$42206$n2321
.sym 26205 sys_clk_$glb_clk
.sym 26206 sys_rst_$glb_sr
.sym 26220 $abc$42206$n4591
.sym 26221 $abc$42206$n2237
.sym 26222 csrbank4_tuning_word3_w[6]
.sym 26223 $abc$42206$n2321
.sym 26226 $abc$42206$n4594_1
.sym 26227 csrbank4_tuning_word3_w[7]
.sym 26228 $PACKER_VCC_NET_$glb_clk
.sym 26230 basesoc_uart_phy_tx_busy
.sym 26241 $abc$42206$n118
.sym 26249 $abc$42206$n5
.sym 26266 $abc$42206$n2180
.sym 26287 $abc$42206$n5
.sym 26327 $abc$42206$n2180
.sym 26328 sys_clk_$glb_clk
.sym 26339 basesoc_timer0_value[15]
.sym 26346 sys_rst
.sym 26349 $abc$42206$n2323
.sym 26351 csrbank2_load3_w[3]
.sym 26353 csrbank2_load1_w[6]
.sym 26362 csrbank2_reload3_w[3]
.sym 26373 sram_bus_dat_w[3]
.sym 26381 sram_bus_dat_w[1]
.sym 26382 $abc$42206$n2329
.sym 26404 sram_bus_dat_w[3]
.sym 26434 sram_bus_dat_w[1]
.sym 26450 $abc$42206$n2329
.sym 26451 sys_clk_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26461 csrbank2_reload3_w[3]
.sym 26463 csrbank2_en0_w
.sym 26465 sram_bus_dat_w[3]
.sym 26525 sys_clk
.sym 26527 sys_rst
.sym 26547 sys_rst
.sym 26553 storage_1[5][7]
.sym 26554 storage_1[5][3]
.sym 26555 storage_1[5][2]
.sym 26556 storage_1[5][1]
.sym 26557 spram_datain10[14]
.sym 26558 spram_datain00[14]
.sym 26560 spram_datain10[13]
.sym 26571 lm32_cpu.operand_m[5]
.sym 26577 spram_bus_adr[8]
.sym 26629 $abc$42206$n2404
.sym 26630 lm32_cpu.pc_d[21]
.sym 26631 storage_1[1][2]
.sym 26633 storage_1[1][6]
.sym 26634 storage_1[1][4]
.sym 26636 spram_bus_adr[12]
.sym 26672 $abc$42206$n4746_1
.sym 26674 lm32_cpu.pc_d[19]
.sym 26677 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 26678 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 26679 $abc$42206$n5075_1
.sym 26680 $abc$42206$n5087
.sym 26681 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 26682 $PACKER_GND_NET
.sym 26684 lm32_cpu.branch_target_d[18]
.sym 26688 lm32_cpu.pc_f[16]
.sym 26689 spram_datain10[13]
.sym 26694 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 26697 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 26698 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 26701 lm32_cpu.branch_target_d[18]
.sym 26704 spram_bus_adr[12]
.sym 26707 $abc$42206$n5707_1
.sym 26708 lm32_cpu.branch_target_d[2]
.sym 26709 lm32_cpu.instruction_unit.instruction_d[31]
.sym 26711 lm32_cpu.write_idx_x[1]
.sym 26712 spram_bus_adr[12]
.sym 26714 lm32_cpu.pc_f[16]
.sym 26715 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 26721 $abc$42206$n2079
.sym 26722 shared_dat_r[4]
.sym 26768 lm32_cpu.instruction_unit.wb_data_f[27]
.sym 26769 shared_dat_r[4]
.sym 26770 $abc$42206$n5707_1
.sym 26771 shared_dat_r[3]
.sym 26772 shared_dat_r[12]
.sym 26773 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 26774 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 26806 spram_bus_adr[10]
.sym 26807 spram_bus_adr[10]
.sym 26809 $abc$42206$n5718_1
.sym 26814 spram_bus_adr[3]
.sym 26815 spram_bus_adr[13]
.sym 26816 spram_bus_adr[1]
.sym 26817 $abc$42206$n7051
.sym 26820 sram_bus_dat_w[4]
.sym 26822 basesoc_bus_wishbone_dat_r[1]
.sym 26823 $abc$42206$n5724_1
.sym 26824 lm32_cpu.pc_d[21]
.sym 26825 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 26826 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 26827 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 26828 $abc$42206$n2131
.sym 26829 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 26830 $abc$42206$n4712_1
.sym 26831 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 26869 lm32_cpu.valid_d
.sym 26870 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 26871 spram_bus_adr[6]
.sym 26872 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 26873 shared_dat_r[8]
.sym 26874 lm32_cpu.instruction_unit.instruction_d[13]
.sym 26875 lm32_cpu.instruction_unit.bus_error_d
.sym 26876 lm32_cpu.instruction_unit.pc_a[0]
.sym 26907 spiflash_sr[11]
.sym 26908 spram_bus_adr[3]
.sym 26911 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 26912 $abc$42206$n3260_1
.sym 26913 storage_1[2][0]
.sym 26914 $abc$42206$n5712_1
.sym 26915 $abc$42206$n3435_1
.sym 26916 shared_dat_r[27]
.sym 26917 $abc$42206$n3200_1
.sym 26918 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 26919 $abc$42206$n5715_1
.sym 26920 shared_dat_r[1]
.sym 26921 lm32_cpu.decoder.op_wcsr
.sym 26922 sram_bus_dat_w[1]
.sym 26923 spiflash_sr[1]
.sym 26924 lm32_cpu.w_result_sel_load_x
.sym 26925 spiflash_sr[12]
.sym 26926 lm32_cpu.instruction_unit.instruction_d[13]
.sym 26927 shared_dat_r[3]
.sym 26931 lm32_cpu.pc_f[16]
.sym 26932 lm32_cpu.instruction_unit.pc_a[3]
.sym 26933 spram_bus_adr[4]
.sym 26934 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 26971 $abc$42206$n4782
.sym 26972 $abc$42206$n4713
.sym 26973 lm32_cpu.pc_f[9]
.sym 26974 $abc$42206$n2131
.sym 26975 $abc$42206$n4712_1
.sym 26976 por_rst
.sym 26977 rst1
.sym 26978 $abc$42206$n4851
.sym 27013 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 27014 $abc$42206$n2110
.sym 27015 $abc$42206$n2075
.sym 27016 $abc$42206$n3224_1
.sym 27017 lm32_cpu.instruction_unit.instruction_d[2]
.sym 27018 $abc$42206$n4183_1
.sym 27019 $abc$42206$n3200_1
.sym 27020 $abc$42206$n4812
.sym 27021 $abc$42206$n2075
.sym 27022 $abc$42206$n5727_1
.sym 27023 lm32_cpu.branch_target_d[0]
.sym 27025 $abc$42206$n4847
.sym 27026 $abc$42206$n4712_1
.sym 27028 sram_bus_dat_w[6]
.sym 27029 lm32_cpu.pc_f[9]
.sym 27030 $abc$42206$n3224_1
.sym 27032 shared_dat_r[26]
.sym 27033 lm32_cpu.branch_target_d[18]
.sym 27034 lm32_cpu.instruction_unit.instruction_d[31]
.sym 27035 lm32_cpu.decoder.op_wcsr
.sym 27036 lm32_cpu.read_idx_1_d[1]
.sym 27073 lm32_cpu.w_result_sel_load_x
.sym 27074 lm32_cpu.csr_write_enable_x
.sym 27075 lm32_cpu.load_x
.sym 27076 lm32_cpu.pc_x[0]
.sym 27077 lm32_cpu.instruction_unit.pc_a[3]
.sym 27078 $abc$42206$n4857
.sym 27079 $abc$42206$n4847
.sym 27080 lm32_cpu.write_idx_x[4]
.sym 27112 por_rst
.sym 27113 spram_bus_adr[9]
.sym 27115 $abc$42206$n4866
.sym 27117 lm32_cpu.instruction_unit.instruction_d[31]
.sym 27118 $abc$42206$n3224_1
.sym 27119 lm32_cpu.pc_d[13]
.sym 27120 $abc$42206$n2075
.sym 27121 storage_1[2][7]
.sym 27122 $abc$42206$n4782
.sym 27123 lm32_cpu.pc_f[23]
.sym 27124 $abc$42206$n4714_1
.sym 27125 $abc$42206$n3435_1
.sym 27126 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 27127 shared_dat_r[14]
.sym 27129 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 27130 grant
.sym 27131 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 27132 shared_dat_r[2]
.sym 27133 shared_dat_r[23]
.sym 27134 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 27135 lm32_cpu.operand_m[8]
.sym 27136 lm32_cpu.pc_f[16]
.sym 27137 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 27138 $abc$42206$n2079
.sym 27175 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 27176 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 27177 $abc$42206$n4509
.sym 27178 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 27179 spram_bus_adr[4]
.sym 27180 $abc$42206$n3207_1
.sym 27181 lm32_cpu.instruction_unit.wb_data_f[3]
.sym 27182 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 27213 $abc$42206$n4856
.sym 27217 lm32_cpu.branch_target_x[5]
.sym 27218 $abc$42206$n2408
.sym 27219 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 27220 $abc$42206$n2127
.sym 27221 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 27222 $abc$42206$n2127
.sym 27223 sram_bus_dat_w[1]
.sym 27224 $abc$42206$n4848
.sym 27225 $abc$42206$n2127
.sym 27226 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 27227 sram_bus_dat_w[1]
.sym 27228 lm32_cpu.w_result_sel_load_d
.sym 27229 lm32_cpu.load_x
.sym 27230 basesoc_bus_wishbone_dat_r[1]
.sym 27231 $abc$42206$n5724_1
.sym 27232 lm32_cpu.pc_d[21]
.sym 27233 request[0]
.sym 27234 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 27235 $abc$42206$n6345_1
.sym 27236 shared_dat_r[20]
.sym 27237 $abc$42206$n5288
.sym 27238 lm32_cpu.read_idx_1_d[4]
.sym 27239 lm32_cpu.branch_target_d[2]
.sym 27240 sram_bus_dat_w[0]
.sym 27277 lm32_cpu.instruction_unit.i_stb_o
.sym 27278 lm32_cpu.pc_x[11]
.sym 27279 $abc$42206$n4521
.sym 27280 spram_bus_adr[2]
.sym 27281 $abc$42206$n4914
.sym 27282 $abc$42206$n2079
.sym 27283 $abc$42206$n2085
.sym 27284 shared_dat_r[7]
.sym 27315 spiflash_mosi
.sym 27319 $abc$42206$n2124
.sym 27320 $abc$42206$n4935
.sym 27321 lm32_cpu.pc_x[11]
.sym 27322 lm32_cpu.read_idx_0_d[0]
.sym 27323 lm32_cpu.branch_target_x[0]
.sym 27324 $abc$42206$n3224_1
.sym 27325 lm32_cpu.read_idx_0_d[0]
.sym 27326 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 27328 $abc$42206$n3207_1
.sym 27329 lm32_cpu.pc_x[6]
.sym 27330 $abc$42206$n4509
.sym 27331 lm32_cpu.pc_x[11]
.sym 27332 $abc$42206$n3928
.sym 27333 lm32_cpu.decoder.branch_offset[17]
.sym 27334 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 27335 spram_bus_adr[4]
.sym 27336 sram_bus_dat_w[5]
.sym 27337 lm32_cpu.pc_x[2]
.sym 27338 shared_dat_r[7]
.sym 27339 $abc$42206$n4416
.sym 27340 $abc$42206$n4812
.sym 27341 lm32_cpu.load_store_unit.d_stb_o
.sym 27342 lm32_cpu.instruction_unit.instruction_d[13]
.sym 27379 $abc$42206$n4415_1
.sym 27380 lm32_cpu.decoder.branch_offset[16]
.sym 27381 lm32_cpu.decoder.branch_offset[18]
.sym 27382 $abc$42206$n3945_1
.sym 27383 lm32_cpu.write_idx_x[1]
.sym 27384 lm32_cpu.branch_target_x[2]
.sym 27385 lm32_cpu.eret_x
.sym 27386 lm32_cpu.decoder.branch_offset[17]
.sym 27417 lm32_cpu.branch_target_d[8]
.sym 27418 $abc$42206$n2079
.sym 27421 $abc$42206$n2396
.sym 27422 $abc$42206$n2085
.sym 27423 $abc$42206$n2396
.sym 27424 lm32_cpu.branch_target_d[0]
.sym 27425 $abc$42206$n4040
.sym 27426 lm32_cpu.data_bus_error_exception_m
.sym 27427 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 27429 $abc$42206$n3224_1
.sym 27430 $abc$42206$n2085
.sym 27431 $abc$42206$n3200_1
.sym 27432 $abc$42206$n4521
.sym 27433 lm32_cpu.read_idx_1_d[1]
.sym 27434 $abc$42206$n4712_1
.sym 27435 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 27436 lm32_cpu.read_idx_0_d[4]
.sym 27437 lm32_cpu.branch_target_d[18]
.sym 27438 lm32_cpu.eret_x
.sym 27439 lm32_cpu.branch_target_x[1]
.sym 27440 $abc$42206$n4441
.sym 27441 $abc$42206$n2124
.sym 27442 lm32_cpu.eret_d
.sym 27443 sram_bus_dat_w[6]
.sym 27444 lm32_cpu.read_idx_1_d[1]
.sym 27481 lm32_cpu.load_store_unit.store_data_m[12]
.sym 27482 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 27483 lm32_cpu.operand_m[4]
.sym 27484 $abc$42206$n2117
.sym 27485 $abc$42206$n4440_1
.sym 27486 lm32_cpu.pc_m[11]
.sym 27487 lm32_cpu.decoder.branch_offset[29]
.sym 27488 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 27520 lm32_cpu.instruction_unit.wb_data_f[15]
.sym 27523 $abc$42206$n6034_1
.sym 27524 $abc$42206$n6037_1
.sym 27525 $abc$42206$n2075
.sym 27526 lm32_cpu.x_result[14]
.sym 27527 lm32_cpu.pc_f[18]
.sym 27528 lm32_cpu.decoder.branch_offset[20]
.sym 27529 lm32_cpu.m_result_sel_compare_m
.sym 27530 $abc$42206$n3224_1
.sym 27531 lm32_cpu.instruction_unit.instruction_d[31]
.sym 27532 $abc$42206$n3435_1
.sym 27533 $abc$42206$n6034_1
.sym 27534 lm32_cpu.decoder.branch_offset[18]
.sym 27535 $abc$42206$n3946_1
.sym 27536 lm32_cpu.pc_f[22]
.sym 27537 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 27538 grant
.sym 27539 lm32_cpu.write_idx_w[3]
.sym 27540 shared_dat_r[14]
.sym 27541 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 27542 $abc$42206$n2127
.sym 27543 $abc$42206$n2396
.sym 27544 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 27545 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 27546 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 27583 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 27584 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 27585 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 27586 $abc$42206$n4432
.sym 27587 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 27588 $abc$42206$n4330
.sym 27589 $abc$42206$n3946_1
.sym 27590 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 27621 lm32_cpu.instruction_unit.instruction_d[0]
.sym 27622 lm32_cpu.operand_m[5]
.sym 27625 $abc$42206$n3237_1
.sym 27626 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 27627 $abc$42206$n4932
.sym 27628 lm32_cpu.load_store_unit.store_data_x[12]
.sym 27629 $abc$42206$n4176_1
.sym 27630 $abc$42206$n4530_1
.sym 27631 $abc$42206$n3242_1
.sym 27632 $abc$42206$n3735
.sym 27633 sram_bus_dat_w[3]
.sym 27634 $abc$42206$n4848
.sym 27635 $abc$42206$n4848
.sym 27636 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 27637 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 27638 basesoc_bus_wishbone_dat_r[1]
.sym 27639 $abc$42206$n6345_1
.sym 27641 $abc$42206$n4742_1
.sym 27642 $abc$42206$n3947_1
.sym 27643 $abc$42206$n6037_1
.sym 27644 lm32_cpu.pc_d[21]
.sym 27645 $abc$42206$n5288
.sym 27648 lm32_cpu.write_idx_w[1]
.sym 27685 $abc$42206$n3678
.sym 27686 lm32_cpu.operand_m[17]
.sym 27687 $abc$42206$n3872_1
.sym 27688 lm32_cpu.operand_m[8]
.sym 27689 $abc$42206$n4321
.sym 27690 $abc$42206$n3519_1
.sym 27691 $abc$42206$n4433
.sym 27692 $abc$42206$n4241_1
.sym 27723 lm32_cpu.pc_x[15]
.sym 27727 $abc$42206$n6353_1
.sym 27728 lm32_cpu.store_operand_x[5]
.sym 27729 lm32_cpu.load_store_unit.store_data_m[9]
.sym 27730 $abc$42206$n3237_1
.sym 27731 lm32_cpu.read_idx_0_d[2]
.sym 27732 lm32_cpu.load_store_unit.store_data_m[24]
.sym 27735 lm32_cpu.branch_target_d[16]
.sym 27736 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 27737 lm32_cpu.load_store_unit.store_data_x[8]
.sym 27738 lm32_cpu.read_idx_0_d[2]
.sym 27739 $abc$42206$n4416
.sym 27740 lm32_cpu.branch_target_d[27]
.sym 27741 lm32_cpu.w_result[30]
.sym 27742 shared_dat_r[7]
.sym 27743 lm32_cpu.eba[15]
.sym 27744 lm32_cpu.m_result_sel_compare_m
.sym 27745 lm32_cpu.pc_x[2]
.sym 27746 $abc$42206$n4176_1
.sym 27747 lm32_cpu.w_result[31]
.sym 27748 sram_bus_dat_w[5]
.sym 27749 $abc$42206$n4176_1
.sym 27750 $abc$42206$n4301
.sym 27787 $abc$42206$n4742_1
.sym 27788 $abc$42206$n3660
.sym 27789 $abc$42206$n3699
.sym 27790 $abc$42206$n3552_1
.sym 27791 lm32_cpu.memop_pc_w[28]
.sym 27792 lm32_cpu.memop_pc_w[12]
.sym 27793 $abc$42206$n4416
.sym 27794 $abc$42206$n3663
.sym 27825 spram_bus_adr[8]
.sym 27826 lm32_cpu.pc_x[28]
.sym 27829 $abc$42206$n3985
.sym 27830 lm32_cpu.pc_m[5]
.sym 27831 $abc$42206$n3809_1
.sym 27832 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 27833 $abc$42206$n4932
.sym 27834 $abc$42206$n4322
.sym 27835 lm32_cpu.w_result[4]
.sym 27836 $abc$42206$n4812
.sym 27837 lm32_cpu.w_result[3]
.sym 27838 $abc$42206$n4812
.sym 27840 $abc$42206$n3872_1
.sym 27841 $PACKER_VCC_NET_$glb_clk
.sym 27842 $abc$42206$n2124
.sym 27843 sram_bus_dat_w[6]
.sym 27844 lm32_cpu.w_result[28]
.sym 27845 $abc$42206$n4175
.sym 27846 $abc$42206$n4181
.sym 27847 lm32_cpu.write_idx_w[0]
.sym 27848 $abc$42206$n4441
.sym 27849 $abc$42206$n6353_1
.sym 27850 lm32_cpu.write_idx_w[0]
.sym 27851 $abc$42206$n6607
.sym 27852 $abc$42206$n4175
.sym 27858 lm32_cpu.w_result[29]
.sym 27861 $abc$42206$n4181
.sym 27862 $abc$42206$n6825
.sym 27868 $abc$42206$n4185
.sym 27869 lm32_cpu.w_result[27]
.sym 27870 $abc$42206$n6825
.sym 27872 lm32_cpu.w_result[26]
.sym 27874 $abc$42206$n4183
.sym 27877 $PACKER_VCC_NET_$glb_clk
.sym 27878 lm32_cpu.w_result[25]
.sym 27879 lm32_cpu.w_result[30]
.sym 27883 $abc$42206$n4187
.sym 27884 lm32_cpu.w_result[24]
.sym 27885 lm32_cpu.w_result[31]
.sym 27886 lm32_cpu.w_result[28]
.sym 27887 $abc$42206$n4179
.sym 27889 $abc$42206$n4304
.sym 27890 $abc$42206$n4302
.sym 27891 $abc$42206$n3482_1
.sym 27892 $abc$42206$n4331_1
.sym 27893 $abc$42206$n3464_1
.sym 27894 $abc$42206$n3980
.sym 27895 $abc$42206$n4268
.sym 27896 $abc$42206$n3609
.sym 27897 $abc$42206$n6825
.sym 27898 $abc$42206$n6825
.sym 27899 $abc$42206$n6825
.sym 27900 $abc$42206$n6825
.sym 27901 $abc$42206$n6825
.sym 27902 $abc$42206$n6825
.sym 27903 $abc$42206$n6825
.sym 27904 $abc$42206$n6825
.sym 27905 $abc$42206$n4179
.sym 27906 $abc$42206$n4181
.sym 27908 $abc$42206$n4183
.sym 27909 $abc$42206$n4185
.sym 27910 $abc$42206$n4187
.sym 27916 sys_clk_$glb_clk
.sym 27917 $PACKER_VCC_NET_$glb_clk
.sym 27918 $PACKER_VCC_NET_$glb_clk
.sym 27919 lm32_cpu.w_result[26]
.sym 27920 lm32_cpu.w_result[27]
.sym 27921 lm32_cpu.w_result[28]
.sym 27922 lm32_cpu.w_result[29]
.sym 27923 lm32_cpu.w_result[30]
.sym 27924 lm32_cpu.w_result[31]
.sym 27925 lm32_cpu.w_result[24]
.sym 27926 lm32_cpu.w_result[25]
.sym 27927 lm32_cpu.pc_x[23]
.sym 27928 $abc$42206$n3627
.sym 27930 lm32_cpu.pc_x[23]
.sym 27931 lm32_cpu.pc_x[25]
.sym 27932 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 27933 lm32_cpu.w_result[6]
.sym 27934 $abc$42206$n3573
.sym 27935 lm32_cpu.pc_d[19]
.sym 27936 $abc$42206$n6037_1
.sym 27937 $abc$42206$n4417_1
.sym 27938 lm32_cpu.data_bus_error_exception_m
.sym 27939 $abc$42206$n6034_1
.sym 27940 $abc$42206$n3660
.sym 27941 $abc$42206$n4417_1
.sym 27942 $abc$42206$n4238
.sym 27943 lm32_cpu.write_idx_w[3]
.sym 27944 lm32_cpu.w_result[19]
.sym 27945 $abc$42206$n6825
.sym 27946 grant
.sym 27947 lm32_cpu.w_result[16]
.sym 27948 shared_dat_r[14]
.sym 27949 $abc$42206$n6825
.sym 27950 $abc$42206$n2075
.sym 27951 $abc$42206$n4234
.sym 27952 $abc$42206$n4334
.sym 27953 $abc$42206$n3419
.sym 27954 $abc$42206$n4302
.sym 27960 lm32_cpu.write_idx_w[4]
.sym 27962 $abc$42206$n6825
.sym 27963 lm32_cpu.w_result[16]
.sym 27965 lm32_cpu.w_result[20]
.sym 27966 lm32_cpu.w_result[23]
.sym 27967 lm32_cpu.w_result[19]
.sym 27970 lm32_cpu.w_result[18]
.sym 27974 $abc$42206$n6825
.sym 27975 lm32_cpu.write_idx_w[3]
.sym 27976 lm32_cpu.w_result[17]
.sym 27977 lm32_cpu.write_enable_q_w
.sym 27978 lm32_cpu.write_idx_w[2]
.sym 27979 $PACKER_VCC_NET_$glb_clk
.sym 27985 lm32_cpu.write_idx_w[0]
.sym 27987 lm32_cpu.w_result[21]
.sym 27988 lm32_cpu.w_result[22]
.sym 27990 lm32_cpu.write_idx_w[1]
.sym 27991 $abc$42206$n4286
.sym 27992 $abc$42206$n4313
.sym 27993 $abc$42206$n4295_1
.sym 27994 lm32_cpu.instruction_unit.instruction_d[14]
.sym 27995 $abc$42206$n3479_1
.sym 27996 $abc$42206$n4214_1
.sym 27997 $abc$42206$n4204_1
.sym 27998 $abc$42206$n3446_1
.sym 27999 $abc$42206$n6825
.sym 28000 $abc$42206$n6825
.sym 28001 $abc$42206$n6825
.sym 28002 $abc$42206$n6825
.sym 28003 $abc$42206$n6825
.sym 28004 $abc$42206$n6825
.sym 28005 $abc$42206$n6825
.sym 28006 $abc$42206$n6825
.sym 28007 lm32_cpu.write_idx_w[0]
.sym 28008 lm32_cpu.write_idx_w[1]
.sym 28010 lm32_cpu.write_idx_w[2]
.sym 28011 lm32_cpu.write_idx_w[3]
.sym 28012 lm32_cpu.write_idx_w[4]
.sym 28018 sys_clk_$glb_clk
.sym 28019 lm32_cpu.write_enable_q_w
.sym 28020 lm32_cpu.w_result[16]
.sym 28021 lm32_cpu.w_result[17]
.sym 28022 lm32_cpu.w_result[18]
.sym 28023 lm32_cpu.w_result[19]
.sym 28024 lm32_cpu.w_result[20]
.sym 28025 lm32_cpu.w_result[21]
.sym 28026 lm32_cpu.w_result[22]
.sym 28027 lm32_cpu.w_result[23]
.sym 28028 $PACKER_VCC_NET_$glb_clk
.sym 28029 lm32_cpu.branch_target_x[23]
.sym 28030 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 28031 spram_bus_adr[10]
.sym 28033 lm32_cpu.w_result[29]
.sym 28034 $abc$42206$n3199_1
.sym 28035 $abc$42206$n4176_1
.sym 28036 $abc$42206$n3461_1
.sym 28037 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 28038 lm32_cpu.w_result[26]
.sym 28039 lm32_cpu.x_result[27]
.sym 28040 lm32_cpu.pc_m[19]
.sym 28041 $abc$42206$n3463
.sym 28042 $abc$42206$n3242_1
.sym 28043 lm32_cpu.w_result[27]
.sym 28044 $abc$42206$n3641
.sym 28045 $abc$42206$n3947_1
.sym 28046 $abc$42206$n4187
.sym 28047 $abc$42206$n6037_1
.sym 28048 $abc$42206$n4267
.sym 28049 $abc$42206$n3937
.sym 28050 basesoc_bus_wishbone_dat_r[1]
.sym 28051 $abc$42206$n6037_1
.sym 28052 lm32_cpu.w_result[24]
.sym 28053 $abc$42206$n5288
.sym 28054 lm32_cpu.w_result[22]
.sym 28055 $abc$42206$n6345_1
.sym 28056 lm32_cpu.write_idx_w[1]
.sym 28057 $PACKER_VCC_NET_$glb_clk
.sym 28065 $PACKER_VCC_NET_$glb_clk
.sym 28067 lm32_cpu.w_result[24]
.sym 28068 $abc$42206$n4169
.sym 28069 $abc$42206$n4173
.sym 28072 lm32_cpu.w_result[30]
.sym 28074 $abc$42206$n4171
.sym 28075 $abc$42206$n4177
.sym 28079 $abc$42206$n4175
.sym 28080 lm32_cpu.w_result[25]
.sym 28081 lm32_cpu.w_result[26]
.sym 28083 $abc$42206$n6825
.sym 28084 lm32_cpu.w_result[31]
.sym 28085 lm32_cpu.w_result[27]
.sym 28087 $abc$42206$n6825
.sym 28088 lm32_cpu.w_result[28]
.sym 28089 lm32_cpu.w_result[29]
.sym 28093 $abc$42206$n4223_1
.sym 28094 grant
.sym 28095 $abc$42206$n4250_1
.sym 28096 $abc$42206$n4222_1
.sym 28097 sram_bus_dat_w[5]
.sym 28098 $abc$42206$n4349
.sym 28099 $abc$42206$n3947_1
.sym 28100 $abc$42206$n3395_1
.sym 28101 $abc$42206$n6825
.sym 28102 $abc$42206$n6825
.sym 28103 $abc$42206$n6825
.sym 28104 $abc$42206$n6825
.sym 28105 $abc$42206$n6825
.sym 28106 $abc$42206$n6825
.sym 28107 $abc$42206$n6825
.sym 28108 $abc$42206$n6825
.sym 28109 $abc$42206$n4169
.sym 28110 $abc$42206$n4171
.sym 28112 $abc$42206$n4173
.sym 28113 $abc$42206$n4175
.sym 28114 $abc$42206$n4177
.sym 28120 sys_clk_$glb_clk
.sym 28121 $PACKER_VCC_NET_$glb_clk
.sym 28122 $PACKER_VCC_NET_$glb_clk
.sym 28123 lm32_cpu.w_result[26]
.sym 28124 lm32_cpu.w_result[27]
.sym 28125 lm32_cpu.w_result[28]
.sym 28126 lm32_cpu.w_result[29]
.sym 28127 lm32_cpu.w_result[30]
.sym 28128 lm32_cpu.w_result[31]
.sym 28129 lm32_cpu.w_result[24]
.sym 28130 lm32_cpu.w_result[25]
.sym 28136 $abc$42206$n4204_1
.sym 28137 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 28138 $abc$42206$n4296
.sym 28139 $abc$42206$n4512
.sym 28140 $abc$42206$n3435_1
.sym 28141 $abc$42206$n4295
.sym 28142 $abc$42206$n4286
.sym 28143 lm32_cpu.w_result[18]
.sym 28144 spram_datain0[0]
.sym 28145 lm32_cpu.branch_target_x[8]
.sym 28146 spram_datain0[6]
.sym 28147 lm32_cpu.m_result_sel_compare_m
.sym 28148 sram_bus_dat_w[5]
.sym 28149 lm32_cpu.w_result[1]
.sym 28150 $abc$42206$n4176_1
.sym 28151 $abc$42206$n4941
.sym 28153 $abc$42206$n6353_1
.sym 28156 lm32_cpu.w_result[8]
.sym 28157 request[1]
.sym 28158 grant
.sym 28159 $PACKER_VCC_NET_$glb_clk
.sym 28163 lm32_cpu.write_idx_w[1]
.sym 28165 lm32_cpu.write_enable_q_w
.sym 28166 lm32_cpu.write_idx_w[4]
.sym 28167 $PACKER_VCC_NET_$glb_clk
.sym 28169 $abc$42206$n6825
.sym 28171 lm32_cpu.w_result[19]
.sym 28172 lm32_cpu.write_idx_w[3]
.sym 28176 lm32_cpu.w_result[16]
.sym 28177 $abc$42206$n6825
.sym 28178 lm32_cpu.w_result[18]
.sym 28184 lm32_cpu.w_result[23]
.sym 28186 lm32_cpu.write_idx_w[2]
.sym 28189 lm32_cpu.write_idx_w[0]
.sym 28190 lm32_cpu.w_result[20]
.sym 28191 lm32_cpu.w_result[21]
.sym 28193 lm32_cpu.w_result[17]
.sym 28194 lm32_cpu.w_result[22]
.sym 28195 $abc$42206$n3936
.sym 28196 $abc$42206$n3951
.sym 28197 $abc$42206$n6150_1
.sym 28198 $abc$42206$n4457
.sym 28199 $abc$42206$n6143_1
.sym 28200 $abc$42206$n3970_1
.sym 28201 $abc$42206$n3736_1
.sym 28202 $abc$42206$n3932
.sym 28203 $abc$42206$n6825
.sym 28204 $abc$42206$n6825
.sym 28205 $abc$42206$n6825
.sym 28206 $abc$42206$n6825
.sym 28207 $abc$42206$n6825
.sym 28208 $abc$42206$n6825
.sym 28209 $abc$42206$n6825
.sym 28210 $abc$42206$n6825
.sym 28211 lm32_cpu.write_idx_w[0]
.sym 28212 lm32_cpu.write_idx_w[1]
.sym 28214 lm32_cpu.write_idx_w[2]
.sym 28215 lm32_cpu.write_idx_w[3]
.sym 28216 lm32_cpu.write_idx_w[4]
.sym 28222 sys_clk_$glb_clk
.sym 28223 lm32_cpu.write_enable_q_w
.sym 28224 lm32_cpu.w_result[16]
.sym 28225 lm32_cpu.w_result[17]
.sym 28226 lm32_cpu.w_result[18]
.sym 28227 lm32_cpu.w_result[19]
.sym 28228 lm32_cpu.w_result[20]
.sym 28229 lm32_cpu.w_result[21]
.sym 28230 lm32_cpu.w_result[22]
.sym 28231 lm32_cpu.w_result[23]
.sym 28232 $PACKER_VCC_NET_$glb_clk
.sym 28234 lm32_cpu.load_store_unit.store_data_m[3]
.sym 28237 $abc$42206$n3714
.sym 28238 csrbank2_reload2_w[0]
.sym 28239 lm32_cpu.operand_m[28]
.sym 28240 lm32_cpu.write_idx_w[4]
.sym 28241 $abc$42206$n3887_1
.sym 28242 $abc$42206$n3395_1
.sym 28243 lm32_cpu.load_store_unit.store_data_m[3]
.sym 28244 lm32_cpu.operand_m[15]
.sym 28245 lm32_cpu.w_result[4]
.sym 28246 grant
.sym 28247 $abc$42206$n3418_1
.sym 28248 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 28249 $abc$42206$n4350
.sym 28250 $abc$42206$n4181
.sym 28252 lm32_cpu.write_idx_w[0]
.sym 28253 sram_bus_we
.sym 28254 lm32_cpu.write_idx_w[0]
.sym 28255 sram_bus_dat_w[6]
.sym 28257 lm32_cpu.w_result[21]
.sym 28258 $abc$42206$n4175
.sym 28259 lm32_cpu.w_result[28]
.sym 28260 $PACKER_VCC_NET_$glb_clk
.sym 28261 $PACKER_VCC_NET_$glb_clk
.sym 28265 $abc$42206$n4181
.sym 28268 lm32_cpu.w_result[13]
.sym 28269 $PACKER_VCC_NET_$glb_clk
.sym 28270 $abc$42206$n4179
.sym 28272 $abc$42206$n4183
.sym 28273 $abc$42206$n4187
.sym 28274 lm32_cpu.w_result[10]
.sym 28278 $abc$42206$n4185
.sym 28286 lm32_cpu.w_result[9]
.sym 28288 lm32_cpu.w_result[15]
.sym 28289 $abc$42206$n6825
.sym 28290 $abc$42206$n6825
.sym 28292 lm32_cpu.w_result[14]
.sym 28293 lm32_cpu.w_result[11]
.sym 28294 lm32_cpu.w_result[8]
.sym 28296 lm32_cpu.w_result[12]
.sym 28297 sram_bus_we
.sym 28298 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 28299 $abc$42206$n4025
.sym 28300 $abc$42206$n4426
.sym 28301 sram_bus_adr[2]
.sym 28302 $abc$42206$n4458
.sym 28303 $abc$42206$n4350
.sym 28304 $abc$42206$n4434
.sym 28305 $abc$42206$n6825
.sym 28306 $abc$42206$n6825
.sym 28307 $abc$42206$n6825
.sym 28308 $abc$42206$n6825
.sym 28309 $abc$42206$n6825
.sym 28310 $abc$42206$n6825
.sym 28311 $abc$42206$n6825
.sym 28312 $abc$42206$n6825
.sym 28313 $abc$42206$n4179
.sym 28314 $abc$42206$n4181
.sym 28316 $abc$42206$n4183
.sym 28317 $abc$42206$n4185
.sym 28318 $abc$42206$n4187
.sym 28324 sys_clk_$glb_clk
.sym 28325 $PACKER_VCC_NET_$glb_clk
.sym 28326 $PACKER_VCC_NET_$glb_clk
.sym 28327 lm32_cpu.w_result[10]
.sym 28328 lm32_cpu.w_result[11]
.sym 28329 lm32_cpu.w_result[12]
.sym 28330 lm32_cpu.w_result[13]
.sym 28331 lm32_cpu.w_result[14]
.sym 28332 lm32_cpu.w_result[15]
.sym 28333 lm32_cpu.w_result[8]
.sym 28334 lm32_cpu.w_result[9]
.sym 28335 $abc$42206$n4475
.sym 28336 $abc$42206$n4475
.sym 28337 spram_bus_adr[9]
.sym 28339 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 28340 lm32_cpu.w_result[10]
.sym 28341 lm32_cpu.store_operand_x[1]
.sym 28342 $abc$42206$n3764
.sym 28343 $abc$42206$n6034_1
.sym 28344 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 28345 $abc$42206$n4391
.sym 28346 lm32_cpu.operand_m[29]
.sym 28347 $abc$42206$n3780
.sym 28348 $abc$42206$n3865_1
.sym 28349 sram_bus_dat_w[7]
.sym 28351 lm32_cpu.write_idx_w[3]
.sym 28352 csrbank2_reload2_w[1]
.sym 28353 $abc$42206$n5881
.sym 28354 sram_bus_dat_w[5]
.sym 28355 $abc$42206$n6558
.sym 28356 $abc$42206$n6825
.sym 28357 $abc$42206$n6560
.sym 28358 $abc$42206$n5893
.sym 28359 $abc$42206$n6825
.sym 28361 lm32_cpu.write_idx_w[2]
.sym 28362 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 28367 lm32_cpu.write_idx_w[3]
.sym 28369 $abc$42206$n6825
.sym 28371 lm32_cpu.w_result[2]
.sym 28377 lm32_cpu.write_idx_w[4]
.sym 28378 lm32_cpu.write_enable_q_w
.sym 28379 lm32_cpu.w_result[7]
.sym 28382 lm32_cpu.w_result[0]
.sym 28384 lm32_cpu.w_result[5]
.sym 28386 lm32_cpu.w_result[3]
.sym 28387 $PACKER_VCC_NET_$glb_clk
.sym 28389 lm32_cpu.w_result[4]
.sym 28390 lm32_cpu.write_idx_w[0]
.sym 28393 $abc$42206$n6825
.sym 28395 lm32_cpu.write_idx_w[2]
.sym 28396 lm32_cpu.write_idx_w[1]
.sym 28397 lm32_cpu.w_result[1]
.sym 28398 lm32_cpu.w_result[6]
.sym 28399 $abc$42206$n5890
.sym 28400 $abc$42206$n4368
.sym 28401 $abc$42206$n5896
.sym 28402 $abc$42206$n4392
.sym 28403 $abc$42206$n5899
.sym 28404 $abc$42206$n5866
.sym 28405 $abc$42206$n4351
.sym 28406 $abc$42206$n5881
.sym 28407 $abc$42206$n6825
.sym 28408 $abc$42206$n6825
.sym 28409 $abc$42206$n6825
.sym 28410 $abc$42206$n6825
.sym 28411 $abc$42206$n6825
.sym 28412 $abc$42206$n6825
.sym 28413 $abc$42206$n6825
.sym 28414 $abc$42206$n6825
.sym 28415 lm32_cpu.write_idx_w[0]
.sym 28416 lm32_cpu.write_idx_w[1]
.sym 28418 lm32_cpu.write_idx_w[2]
.sym 28419 lm32_cpu.write_idx_w[3]
.sym 28420 lm32_cpu.write_idx_w[4]
.sym 28426 sys_clk_$glb_clk
.sym 28427 lm32_cpu.write_enable_q_w
.sym 28428 lm32_cpu.w_result[0]
.sym 28429 lm32_cpu.w_result[1]
.sym 28430 lm32_cpu.w_result[2]
.sym 28431 lm32_cpu.w_result[3]
.sym 28432 lm32_cpu.w_result[4]
.sym 28433 lm32_cpu.w_result[5]
.sym 28434 lm32_cpu.w_result[6]
.sym 28435 lm32_cpu.w_result[7]
.sym 28436 $PACKER_VCC_NET_$glb_clk
.sym 28441 $abc$42206$n5863
.sym 28442 $abc$42206$n6344_1
.sym 28444 $abc$42206$n7415
.sym 28445 storage[12][3]
.sym 28446 lm32_cpu.write_enable_q_w
.sym 28447 sram_bus_dat_w[3]
.sym 28448 sram_bus_we
.sym 28449 sram_bus_dat_w[1]
.sym 28451 $abc$42206$n3787_1
.sym 28452 spram_bus_adr[9]
.sym 28453 $abc$42206$n5288
.sym 28454 $abc$42206$n6603
.sym 28455 $abc$42206$n4942
.sym 28456 $abc$42206$n5866
.sym 28457 sram_bus_adr[2]
.sym 28459 lm32_cpu.w_result[12]
.sym 28460 lm32_cpu.w_result[14]
.sym 28461 $abc$42206$n6299_1
.sym 28462 basesoc_bus_wishbone_dat_r[1]
.sym 28463 $abc$42206$n3937
.sym 28464 lm32_cpu.write_idx_w[1]
.sym 28469 $abc$42206$n4171
.sym 28472 $abc$42206$n4169
.sym 28473 $PACKER_VCC_NET_$glb_clk
.sym 28474 $abc$42206$n4173
.sym 28475 lm32_cpu.w_result[14]
.sym 28479 $abc$42206$n4177
.sym 28480 $abc$42206$n6825
.sym 28483 $abc$42206$n6825
.sym 28484 lm32_cpu.w_result[12]
.sym 28485 $abc$42206$n4175
.sym 28488 lm32_cpu.w_result[15]
.sym 28489 lm32_cpu.w_result[8]
.sym 28490 lm32_cpu.w_result[9]
.sym 28494 lm32_cpu.w_result[10]
.sym 28495 lm32_cpu.w_result[13]
.sym 28497 lm32_cpu.w_result[11]
.sym 28501 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 28504 $abc$42206$n5893
.sym 28505 $abc$42206$n2168
.sym 28506 $abc$42206$n3078
.sym 28507 $abc$42206$n3425
.sym 28508 $abc$42206$n4942
.sym 28509 $abc$42206$n6825
.sym 28510 $abc$42206$n6825
.sym 28511 $abc$42206$n6825
.sym 28512 $abc$42206$n6825
.sym 28513 $abc$42206$n6825
.sym 28514 $abc$42206$n6825
.sym 28515 $abc$42206$n6825
.sym 28516 $abc$42206$n6825
.sym 28517 $abc$42206$n4169
.sym 28518 $abc$42206$n4171
.sym 28520 $abc$42206$n4173
.sym 28521 $abc$42206$n4175
.sym 28522 $abc$42206$n4177
.sym 28528 sys_clk_$glb_clk
.sym 28529 $PACKER_VCC_NET_$glb_clk
.sym 28530 $PACKER_VCC_NET_$glb_clk
.sym 28531 lm32_cpu.w_result[10]
.sym 28532 lm32_cpu.w_result[11]
.sym 28533 lm32_cpu.w_result[12]
.sym 28534 lm32_cpu.w_result[13]
.sym 28535 lm32_cpu.w_result[14]
.sym 28536 lm32_cpu.w_result[15]
.sym 28537 lm32_cpu.w_result[8]
.sym 28538 lm32_cpu.w_result[9]
.sym 28539 $abc$42206$n6350_1
.sym 28543 sram_bus_dat_w[1]
.sym 28544 lm32_cpu.store_operand_x[0]
.sym 28545 lm32_cpu.mc_arithmetic.a[2]
.sym 28546 sram_bus_dat_w[4]
.sym 28548 sram_bus_dat_w[3]
.sym 28549 lm32_cpu.w_result[0]
.sym 28550 $abc$42206$n5890
.sym 28551 spram_datain0[0]
.sym 28552 $abc$42206$n4401_1
.sym 28553 $abc$42206$n5889
.sym 28554 $abc$42206$n5896
.sym 28556 $abc$42206$n2168
.sym 28557 sram_bus_dat_w[5]
.sym 28559 lm32_cpu.w_result[0]
.sym 28562 $abc$42206$n4942
.sym 28563 $abc$42206$n6284
.sym 28565 lm32_cpu.pc_x[18]
.sym 28566 lm32_cpu.operand_m[10]
.sym 28572 lm32_cpu.w_result[5]
.sym 28573 lm32_cpu.write_enable_q_w
.sym 28574 lm32_cpu.w_result[3]
.sym 28576 lm32_cpu.w_result[7]
.sym 28577 lm32_cpu.w_result[4]
.sym 28580 lm32_cpu.write_idx_w[3]
.sym 28583 lm32_cpu.write_idx_w[4]
.sym 28584 lm32_cpu.w_result[0]
.sym 28586 lm32_cpu.w_result[6]
.sym 28588 $abc$42206$n6825
.sym 28590 lm32_cpu.write_idx_w[2]
.sym 28592 lm32_cpu.write_idx_w[0]
.sym 28593 lm32_cpu.w_result[2]
.sym 28597 lm32_cpu.w_result[1]
.sym 28598 $abc$42206$n6825
.sym 28600 $PACKER_VCC_NET_$glb_clk
.sym 28602 lm32_cpu.write_idx_w[1]
.sym 28603 slave_sel_r[0]
.sym 28604 sram_bus_dat_w[5]
.sym 28605 $abc$42206$n2180
.sym 28607 basesoc_bus_wishbone_dat_r[1]
.sym 28608 $abc$42206$n5433
.sym 28609 $abc$42206$n3290_1
.sym 28610 lm32_cpu.operand_m[18]
.sym 28611 $abc$42206$n6825
.sym 28612 $abc$42206$n6825
.sym 28613 $abc$42206$n6825
.sym 28614 $abc$42206$n6825
.sym 28615 $abc$42206$n6825
.sym 28616 $abc$42206$n6825
.sym 28617 $abc$42206$n6825
.sym 28618 $abc$42206$n6825
.sym 28619 lm32_cpu.write_idx_w[0]
.sym 28620 lm32_cpu.write_idx_w[1]
.sym 28622 lm32_cpu.write_idx_w[2]
.sym 28623 lm32_cpu.write_idx_w[3]
.sym 28624 lm32_cpu.write_idx_w[4]
.sym 28630 sys_clk_$glb_clk
.sym 28631 lm32_cpu.write_enable_q_w
.sym 28632 lm32_cpu.w_result[0]
.sym 28633 lm32_cpu.w_result[1]
.sym 28634 lm32_cpu.w_result[2]
.sym 28635 lm32_cpu.w_result[3]
.sym 28636 lm32_cpu.w_result[4]
.sym 28637 lm32_cpu.w_result[5]
.sym 28638 lm32_cpu.w_result[6]
.sym 28639 lm32_cpu.w_result[7]
.sym 28640 $PACKER_VCC_NET_$glb_clk
.sym 28642 spiflash_sr[26]
.sym 28645 $abc$42206$n2178
.sym 28646 lm32_cpu.w_result[5]
.sym 28647 sram_bus_dat_w[0]
.sym 28648 $abc$42206$n5893
.sym 28649 sram_bus_adr[0]
.sym 28650 $abc$42206$n4609
.sym 28651 sram_bus_dat_w[0]
.sym 28652 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 28654 $abc$42206$n2251
.sym 28656 $abc$42206$n2251
.sym 28658 lm32_cpu.write_idx_w[0]
.sym 28661 lm32_cpu.instruction_unit.instruction_d[14]
.sym 28662 lm32_cpu.data_bus_error_exception_m
.sym 28663 sram_bus_dat_w[6]
.sym 28664 lm32_cpu.data_bus_error_exception_m
.sym 28665 $abc$42206$n11
.sym 28666 sram_bus_we
.sym 28667 sram_bus_adr[1]
.sym 28706 spram_bus_adr[12]
.sym 28707 $abc$42206$n11
.sym 28708 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 28709 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 28710 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 28712 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 28743 $abc$42206$n5239_1
.sym 28744 $abc$42206$n3303_1
.sym 28747 $abc$42206$n5854_1
.sym 28748 storage_1[8][0]
.sym 28749 $abc$42206$n5435_1
.sym 28751 interface2_bank_bus_dat_r[0]
.sym 28752 spram_bus_adr[10]
.sym 28753 lm32_cpu.pc_x[23]
.sym 28754 slave_sel_r[0]
.sym 28755 $abc$42206$n6951
.sym 28756 $abc$42206$n2180
.sym 28758 lm32_cpu.operand_m[18]
.sym 28759 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 28760 csrbank2_reload2_w[1]
.sym 28762 csrbank4_tuning_word0_w[0]
.sym 28763 sram_bus_dat_w[5]
.sym 28764 $abc$42206$n6055
.sym 28766 sram_bus_adr[0]
.sym 28768 interface4_bank_bus_dat_r[1]
.sym 28807 csrbank4_tuning_word1_w[7]
.sym 28808 csrbank4_tuning_word1_w[4]
.sym 28809 csrbank4_tuning_word1_w[1]
.sym 28810 $abc$42206$n6051
.sym 28811 csrbank4_tuning_word2_w[6]
.sym 28812 csrbank4_tuning_word1_w[6]
.sym 28813 csrbank4_tuning_word1_w[3]
.sym 28814 $abc$42206$n5170
.sym 28850 interface4_bank_bus_dat_r[3]
.sym 28851 $abc$42206$n7613
.sym 28852 $abc$42206$n3290_1
.sym 28854 $abc$42206$n6344_1
.sym 28856 interface4_bank_bus_dat_r[4]
.sym 28857 sram_bus_adr[0]
.sym 28858 $abc$42206$n5311
.sym 28860 $abc$42206$n2151
.sym 28861 $abc$42206$n11
.sym 28862 $abc$42206$n6067
.sym 28863 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 28864 csrbank4_tuning_word1_w[6]
.sym 28865 sram_bus_dat_w[0]
.sym 28867 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 28868 sram_bus_dat_w[7]
.sym 28869 $abc$42206$n54
.sym 28870 csrbank4_tuning_word1_w[7]
.sym 28871 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 28872 csrbank4_tuning_word1_w[4]
.sym 28910 $abc$42206$n6053
.sym 28911 $abc$42206$n6055
.sym 28912 $abc$42206$n6057
.sym 28913 $abc$42206$n6059
.sym 28914 $abc$42206$n6061
.sym 28915 $abc$42206$n6063
.sym 28916 $abc$42206$n6065
.sym 28947 sram_bus_dat_w[6]
.sym 28948 $abc$42206$n5182
.sym 28951 $abc$42206$n5421
.sym 28952 sram_bus_dat_w[4]
.sym 28954 $abc$42206$n2174
.sym 28955 sram_bus_dat_w[3]
.sym 28956 $abc$42206$n2174
.sym 28957 $abc$42206$n2176
.sym 28958 csrbank0_scratch1_w[3]
.sym 28959 $abc$42206$n4574_1
.sym 28960 $abc$42206$n118
.sym 28961 $abc$42206$n116
.sym 28962 $abc$42206$n2321
.sym 28963 sram_bus_dat_w[0]
.sym 28965 sram_bus_dat_w[5]
.sym 28966 lm32_cpu.operand_m[10]
.sym 28967 csrbank4_tuning_word2_w[6]
.sym 28972 csrbank4_tuning_word3_w[5]
.sym 28974 $abc$42206$n2351
.sym 29011 $abc$42206$n6067
.sym 29012 $abc$42206$n6069
.sym 29013 $abc$42206$n6071
.sym 29014 $abc$42206$n6073
.sym 29015 $abc$42206$n6075
.sym 29016 $abc$42206$n6077
.sym 29017 $abc$42206$n6079
.sym 29018 $abc$42206$n6081
.sym 29053 sram_bus_dat_w[1]
.sym 29057 csrbank4_tuning_word0_w[4]
.sym 29058 sram_bus_adr[4]
.sym 29059 csrbank4_tuning_word0_w[5]
.sym 29060 csrbank4_tuning_word0_w[7]
.sym 29062 csrbank4_tuning_word0_w[0]
.sym 29063 sram_bus_adr[1]
.sym 29066 $abc$42206$n6075
.sym 29068 csrbank4_tuning_word0_w[3]
.sym 29071 csrbank4_tuning_word2_w[1]
.sym 29073 csrbank4_tuning_word2_w[7]
.sym 29075 csrbank4_tuning_word1_w[0]
.sym 29076 sram_bus_dat_w[7]
.sym 29113 $abc$42206$n6083
.sym 29114 $abc$42206$n6085
.sym 29115 $abc$42206$n6087
.sym 29116 $abc$42206$n6089
.sym 29117 $abc$42206$n6091
.sym 29118 $abc$42206$n6093
.sym 29119 $abc$42206$n6095
.sym 29120 $abc$42206$n6097
.sym 29151 lm32_cpu.mc_arithmetic.a[31]
.sym 29155 $abc$42206$n5854_1
.sym 29156 $abc$42206$n5184
.sym 29157 sram_bus_dat_w[4]
.sym 29158 $abc$42206$n7615
.sym 29159 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 29160 regs1
.sym 29161 $abc$42206$n2180
.sym 29162 sram_bus_dat_w[4]
.sym 29163 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 29164 $abc$42206$n5185
.sym 29166 csrbank2_load3_w[6]
.sym 29167 csrbank4_tuning_word2_w[2]
.sym 29168 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 29170 $abc$42206$n4593
.sym 29171 csrbank4_tuning_word1_w[2]
.sym 29215 $abc$42206$n6099
.sym 29216 $abc$42206$n6101
.sym 29217 $abc$42206$n6103
.sym 29218 $abc$42206$n6105
.sym 29219 $abc$42206$n6107
.sym 29220 $abc$42206$n6109
.sym 29221 $abc$42206$n6111
.sym 29222 $abc$42206$n6113
.sym 29257 spram_bus_adr[1]
.sym 29259 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 29260 sram_bus_adr[1]
.sym 29263 csrbank4_tuning_word2_w[0]
.sym 29264 csrbank2_load0_w[6]
.sym 29265 csrbank4_tuning_word3_w[3]
.sym 29268 $abc$42206$n2325
.sym 29271 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 29273 sram_bus_dat_w[0]
.sym 29275 $abc$42206$n7019
.sym 29277 sram_bus_dat_w[7]
.sym 29317 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 29318 $abc$42206$n4593
.sym 29319 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 29320 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 29321 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 29322 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 29323 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 29324 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 29355 basesoc_timer0_value[18]
.sym 29360 csrbank2_reload0_w[4]
.sym 29361 csrbank2_reload0_w[4]
.sym 29362 csrbank4_tuning_word3_w[1]
.sym 29363 csrbank4_tuning_word3_w[3]
.sym 29367 csrbank2_reload0_w[3]
.sym 29368 csrbank4_tuning_word2_w[1]
.sym 29369 sram_bus_dat_w[1]
.sym 29370 csrbank2_reload0_w[3]
.sym 29371 sram_bus_dat_w[0]
.sym 29373 csrbank4_tuning_word3_w[7]
.sym 29374 csrbank2_en0_w
.sym 29376 csrbank4_tuning_word3_w[5]
.sym 29378 $abc$42206$n2351
.sym 29379 csrbank4_tuning_word3_w[6]
.sym 29420 spiflash_bitbang_storage_full[0]
.sym 29424 spiflash_bitbang_storage_full[1]
.sym 29425 spiflash_bitbang_storage_full[2]
.sym 29426 spiflash_bitbang_storage_full[3]
.sym 29462 csrbank2_load3_w[4]
.sym 29466 csrbank2_load3_w[2]
.sym 29468 csrbank2_load3_w[0]
.sym 29470 $abc$42206$n3
.sym 29472 csrbank2_reload3_w[3]
.sym 29522 csrbank2_en0_w
.sym 29527 $abc$42206$n7422
.sym 29563 $abc$42206$n2323
.sym 29564 spiflash_bitbang_storage_full[2]
.sym 29565 csrbank2_load1_w[7]
.sym 29568 spiflash_bitbang_storage_full[3]
.sym 29571 csrbank2_load3_w[2]
.sym 29573 sram_bus_dat_w[4]
.sym 29657 lm32_cpu.eba[13]
.sym 29666 csrbank2_reload3_w[1]
.sym 29670 csrbank2_en0_w
.sym 29674 $abc$42206$n7422
.sym 29697 sys_clk
.sym 29721 sys_clk
.sym 29753 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 29754 lm32_cpu.pc_f[4]
.sym 29756 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 29757 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 29760 $abc$42206$n4750_1
.sym 29763 $abc$42206$n7042
.sym 29765 shared_dat_r[3]
.sym 29768 $abc$42206$n5725_1
.sym 29769 slave_sel_r[0]
.sym 29770 lm32_cpu.pc_x[11]
.sym 29771 por_rst
.sym 29775 lm32_cpu.pc_d[21]
.sym 29776 spram_bus_adr[12]
.sym 29784 grant
.sym 29788 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 29796 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 29797 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 29800 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 29801 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 29804 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29806 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 29813 $abc$42206$n7042
.sym 29820 grant
.sym 29823 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 29828 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 29835 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 29842 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29847 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 29852 grant
.sym 29853 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 29855 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 29858 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 29859 grant
.sym 29860 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 29870 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 29871 grant
.sym 29872 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 29874 $abc$42206$n7042
.sym 29875 sys_clk_$glb_clk
.sym 29882 lm32_cpu.branch_target_d[15]
.sym 29883 lm32_cpu.pc_d[1]
.sym 29884 spram_bus_adr[3]
.sym 29887 $abc$42206$n3199_1
.sym 29888 lm32_cpu.load_store_unit.wb_select_m
.sym 29889 $abc$42206$n4746_1
.sym 29892 lm32_cpu.write_idx_x[1]
.sym 29893 storage_1[5][7]
.sym 29894 lm32_cpu.branch_target_d[18]
.sym 29895 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 29896 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 29897 storage_1[5][3]
.sym 29898 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 29899 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 29901 storage_1[5][1]
.sym 29902 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 29903 spram_bus_adr[9]
.sym 29904 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 29906 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 29910 $abc$42206$n4712_1
.sym 29914 lm32_cpu.pc_x[10]
.sym 29915 $abc$42206$n4920
.sym 29918 lm32_cpu.branch_target_x[4]
.sym 29919 storage_1[5][2]
.sym 29920 lm32_cpu.size_x[1]
.sym 29921 lm32_cpu.load_store_unit.store_data_m[19]
.sym 29923 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 29925 lm32_cpu.load_store_unit.wb_select_m
.sym 29927 $abc$42206$n2079
.sym 29929 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 29933 lm32_cpu.operand_m[22]
.sym 29934 lm32_cpu.load_store_unit.store_data_m[15]
.sym 29935 storage_1[1][6]
.sym 29936 $abc$42206$n4712_1
.sym 29938 lm32_cpu.branch_target_d[15]
.sym 29942 $abc$42206$n2127
.sym 29943 lm32_cpu.size_x[1]
.sym 29957 $abc$42206$n3222_1_$glb_clk
.sym 29965 $abc$42206$n3222_1_$glb_clk
.sym 29968 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29969 $abc$42206$n7051
.sym 29978 $abc$42206$n4693
.sym 29979 spram_bus_adr[12]
.sym 29981 lm32_cpu.pc_d[21]
.sym 29985 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 29986 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 29992 $abc$42206$n3222_1_$glb_clk
.sym 29993 $abc$42206$n4693
.sym 29999 lm32_cpu.pc_d[21]
.sym 30006 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30016 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30022 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 30033 spram_bus_adr[12]
.sym 30037 $abc$42206$n7051
.sym 30038 sys_clk_$glb_clk
.sym 30040 lm32_cpu.decoder.op_wcsr
.sym 30041 lm32_cpu.valid_x
.sym 30042 lm32_cpu.pc_x[7]
.sym 30043 lm32_cpu.pc_x[1]
.sym 30045 lm32_cpu.store_operand_x[27]
.sym 30046 shared_dat_r[10]
.sym 30047 lm32_cpu.scall_x
.sym 30048 spram_bus_adr[6]
.sym 30049 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 30051 spram_bus_adr[6]
.sym 30052 $abc$42206$n2404
.sym 30053 lm32_cpu.pc_d[1]
.sym 30054 storage_1[1][4]
.sym 30055 spiflash_sr[2]
.sym 30056 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30057 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 30058 storage_1[1][2]
.sym 30059 spram_bus_adr[4]
.sym 30060 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 30061 spiflash_sr[1]
.sym 30062 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 30063 spiflash_sr[12]
.sym 30064 $abc$42206$n4693
.sym 30065 lm32_cpu.pc_f[11]
.sym 30066 $PACKER_GND_NET
.sym 30067 $abc$42206$n3228_1
.sym 30068 lm32_cpu.pc_f[9]
.sym 30069 slave_sel_r[2]
.sym 30070 $abc$42206$n2396
.sym 30071 grant
.sym 30072 $abc$42206$n3199_1
.sym 30073 lm32_cpu.decoder.op_wcsr
.sym 30074 lm32_cpu.pc_f[0]
.sym 30075 lm32_cpu.valid_x
.sym 30083 shared_dat_r[1]
.sym 30084 $abc$42206$n5715_1
.sym 30085 $abc$42206$n5716_1
.sym 30087 shared_dat_r[27]
.sym 30089 $abc$42206$n5713_1
.sym 30090 $abc$42206$n3200_1
.sym 30092 $abc$42206$n2079
.sym 30095 $abc$42206$n5712_1
.sym 30100 $abc$42206$n5735
.sym 30101 slave_sel_r[0]
.sym 30105 basesoc_bus_wishbone_dat_r[1]
.sym 30107 shared_dat_r[4]
.sym 30109 spiflash_sr[1]
.sym 30110 slave_sel_r[1]
.sym 30111 spiflash_sr[12]
.sym 30123 shared_dat_r[27]
.sym 30126 $abc$42206$n3200_1
.sym 30128 $abc$42206$n5716_1
.sym 30129 $abc$42206$n5715_1
.sym 30132 basesoc_bus_wishbone_dat_r[1]
.sym 30133 slave_sel_r[1]
.sym 30134 spiflash_sr[1]
.sym 30135 slave_sel_r[0]
.sym 30139 $abc$42206$n5712_1
.sym 30140 $abc$42206$n3200_1
.sym 30141 $abc$42206$n5713_1
.sym 30144 $abc$42206$n5735
.sym 30145 $abc$42206$n3200_1
.sym 30146 spiflash_sr[12]
.sym 30147 slave_sel_r[1]
.sym 30150 shared_dat_r[1]
.sym 30156 shared_dat_r[4]
.sym 30160 $abc$42206$n2079
.sym 30161 sys_clk_$glb_clk
.sym 30162 lm32_cpu.rst_i_$glb_sr
.sym 30163 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 30164 lm32_cpu.scall_d
.sym 30165 $abc$42206$n4846
.sym 30166 lm32_cpu.pc_f[0]
.sym 30167 $abc$42206$n4135
.sym 30168 lm32_cpu.instruction_unit.instruction_d[2]
.sym 30169 $abc$42206$n4693
.sym 30170 $abc$42206$n4194_1
.sym 30171 $abc$42206$n3260_1
.sym 30173 lm32_cpu.operand_m[8]
.sym 30174 $abc$42206$n3242_1
.sym 30175 $abc$42206$n5713_1
.sym 30176 shared_dat_r[10]
.sym 30177 shared_dat_r[12]
.sym 30178 spram_bus_adr[12]
.sym 30179 lm32_cpu.data_bus_error_exception_m
.sym 30180 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30181 $abc$42206$n5716_1
.sym 30182 lm32_cpu.decoder.op_wcsr
.sym 30183 shared_dat_r[26]
.sym 30184 lm32_cpu.branch_target_d[2]
.sym 30185 sram_bus_dat_w[6]
.sym 30186 $abc$42206$n3282_1
.sym 30187 lm32_cpu.pc_x[7]
.sym 30188 $abc$42206$n4712_1
.sym 30189 lm32_cpu.pc_x[1]
.sym 30190 lm32_cpu.pc_d[5]
.sym 30191 lm32_cpu.size_x[1]
.sym 30192 $abc$42206$n4693
.sym 30193 lm32_cpu.size_x[1]
.sym 30194 $abc$42206$n4848
.sym 30195 lm32_cpu.valid_f
.sym 30196 $abc$42206$n4712_1
.sym 30197 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30198 $abc$42206$n3435_1
.sym 30204 spiflash_sr[8]
.sym 30205 $abc$42206$n3200_1
.sym 30206 $abc$42206$n5727_1
.sym 30210 $abc$42206$n3224_1
.sym 30211 lm32_cpu.instruction_unit.pc_a[0]
.sym 30213 lm32_cpu.instruction_unit.bus_error_f
.sym 30215 $abc$42206$n2075
.sym 30217 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 30220 lm32_cpu.instruction_unit.pc_a[3]
.sym 30221 lm32_cpu.valid_f
.sym 30222 grant
.sym 30224 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 30227 slave_sel_r[1]
.sym 30228 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 30230 $abc$42206$n4846
.sym 30232 $abc$42206$n4847
.sym 30234 $abc$42206$n4693
.sym 30237 $abc$42206$n3224_1
.sym 30238 lm32_cpu.valid_f
.sym 30240 $abc$42206$n4693
.sym 30246 lm32_cpu.instruction_unit.pc_a[3]
.sym 30249 grant
.sym 30251 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 30252 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 30257 lm32_cpu.instruction_unit.pc_a[0]
.sym 30261 $abc$42206$n5727_1
.sym 30262 $abc$42206$n3200_1
.sym 30263 spiflash_sr[8]
.sym 30264 slave_sel_r[1]
.sym 30270 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 30275 lm32_cpu.instruction_unit.bus_error_f
.sym 30279 $abc$42206$n4846
.sym 30280 $abc$42206$n3224_1
.sym 30281 $abc$42206$n4847
.sym 30283 $abc$42206$n2075
.sym 30284 sys_clk_$glb_clk
.sym 30285 lm32_cpu.rst_i_$glb_sr
.sym 30286 lm32_cpu.pc_f[4]
.sym 30287 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 30288 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 30289 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 30290 lm32_cpu.pc_f[3]
.sym 30291 lm32_cpu.pc_d[11]
.sym 30292 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 30293 lm32_cpu.pc_d[0]
.sym 30294 spiflash_sr[8]
.sym 30295 $abc$42206$n6299_1
.sym 30296 $abc$42206$n6299_1
.sym 30298 $abc$42206$n2408
.sym 30299 $abc$42206$n4693
.sym 30300 lm32_cpu.instruction_unit.instruction_d[13]
.sym 30301 lm32_cpu.pc_f[0]
.sym 30302 grant
.sym 30303 $abc$42206$n4194_1
.sym 30304 spiflash_sr[15]
.sym 30305 shared_dat_r[19]
.sym 30306 lm32_cpu.instruction_unit.pc_a[14]
.sym 30307 shared_dat_r[23]
.sym 30309 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 30310 $abc$42206$n3252_1
.sym 30311 lm32_cpu.pc_f[3]
.sym 30312 $abc$42206$n3247
.sym 30313 $abc$42206$n2079
.sym 30314 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 30315 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30316 lm32_cpu.instruction_unit.instruction_d[2]
.sym 30317 lm32_cpu.pc_d[0]
.sym 30318 csrbank3_rxempty_w
.sym 30319 $abc$42206$n3224_1
.sym 30320 lm32_cpu.load_store_unit.store_data_m[15]
.sym 30321 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 30328 lm32_cpu.load_store_unit.exception_m
.sym 30329 $abc$42206$n4714_1
.sym 30333 rst1
.sym 30334 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 30336 $abc$42206$n4713
.sym 30337 $abc$42206$n3228_1
.sym 30338 $PACKER_GND_NET
.sym 30342 $abc$42206$n3264_1
.sym 30345 lm32_cpu.valid_x
.sym 30348 lm32_cpu.pc_f[9]
.sym 30349 lm32_cpu.pc_x[1]
.sym 30350 request[1]
.sym 30352 $abc$42206$n5288
.sym 30353 $abc$42206$n4714_1
.sym 30354 $abc$42206$n4848
.sym 30357 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 30358 lm32_cpu.scall_x
.sym 30361 $abc$42206$n3228_1
.sym 30362 $abc$42206$n4714_1
.sym 30363 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 30366 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 30367 lm32_cpu.scall_x
.sym 30368 $abc$42206$n4714_1
.sym 30369 lm32_cpu.valid_x
.sym 30373 lm32_cpu.pc_f[9]
.sym 30378 lm32_cpu.load_store_unit.exception_m
.sym 30381 $abc$42206$n5288
.sym 30384 $abc$42206$n4713
.sym 30385 $abc$42206$n3228_1
.sym 30386 $abc$42206$n3264_1
.sym 30387 request[1]
.sym 30391 rst1
.sym 30396 $PACKER_GND_NET
.sym 30403 lm32_cpu.pc_x[1]
.sym 30404 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 30405 $abc$42206$n4848
.sym 30407 sys_clk_$glb_clk
.sym 30408 $PACKER_GND_NET_$glb_sr
.sym 30409 lm32_cpu.pc_x[10]
.sym 30410 $abc$42206$n4859
.sym 30411 $abc$42206$n3251_1
.sym 30412 lm32_cpu.branch_target_x[4]
.sym 30413 $abc$42206$n5704_1
.sym 30414 lm32_cpu.pc_x[5]
.sym 30415 lm32_cpu.instruction_unit.pc_a[4]
.sym 30416 lm32_cpu.pc_x[2]
.sym 30418 grant
.sym 30419 grant
.sym 30421 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 30422 lm32_cpu.load_store_unit.exception_m
.sym 30423 sram_bus_dat_w[0]
.sym 30424 lm32_cpu.branch_target_d[2]
.sym 30425 $abc$42206$n4712_1
.sym 30426 sram_bus_dat_w[0]
.sym 30427 shared_dat_r[29]
.sym 30428 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 30429 $abc$42206$n2131
.sym 30430 $abc$42206$n6345_1
.sym 30431 $abc$42206$n4207_1
.sym 30432 $abc$42206$n4511
.sym 30433 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 30434 $abc$42206$n5704_1
.sym 30435 $abc$42206$n3222_1
.sym 30436 lm32_cpu.size_x[1]
.sym 30437 lm32_cpu.w_result_sel_load_d
.sym 30438 $abc$42206$n4712_1
.sym 30439 lm32_cpu.pc_d[11]
.sym 30440 $abc$42206$n3284_1
.sym 30441 grant
.sym 30442 $abc$42206$n4712_1
.sym 30443 lm32_cpu.branch_target_d[15]
.sym 30444 lm32_cpu.pc_d[10]
.sym 30451 $abc$42206$n3224_1
.sym 30455 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30456 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 30457 lm32_cpu.pc_d[0]
.sym 30461 $abc$42206$n4856
.sym 30462 lm32_cpu.w_result_sel_load_d
.sym 30464 lm32_cpu.decoder.op_wcsr
.sym 30466 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 30468 $abc$42206$n3435_1
.sym 30469 lm32_cpu.pc_x[3]
.sym 30471 $abc$42206$n4857
.sym 30473 $abc$42206$n4848
.sym 30474 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30477 lm32_cpu.pc_x[0]
.sym 30479 lm32_cpu.read_idx_1_d[4]
.sym 30486 lm32_cpu.w_result_sel_load_d
.sym 30489 lm32_cpu.decoder.op_wcsr
.sym 30498 lm32_cpu.w_result_sel_load_d
.sym 30503 lm32_cpu.pc_d[0]
.sym 30507 $abc$42206$n4856
.sym 30508 $abc$42206$n3224_1
.sym 30510 $abc$42206$n4857
.sym 30513 $abc$42206$n4848
.sym 30514 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 30515 lm32_cpu.pc_x[3]
.sym 30519 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 30521 lm32_cpu.pc_x[0]
.sym 30522 $abc$42206$n4848
.sym 30525 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30526 $abc$42206$n3435_1
.sym 30527 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30528 lm32_cpu.read_idx_1_d[4]
.sym 30529 $abc$42206$n2400_$glb_ce
.sym 30530 sys_clk_$glb_clk
.sym 30531 lm32_cpu.rst_i_$glb_sr
.sym 30532 $abc$42206$n3283_1
.sym 30533 lm32_cpu.pc_x[11]
.sym 30534 lm32_cpu.pc_x[4]
.sym 30535 lm32_cpu.pc_x[3]
.sym 30536 lm32_cpu.sign_extend_x
.sym 30537 lm32_cpu.branch_target_x[0]
.sym 30538 lm32_cpu.pc_x[9]
.sym 30539 $abc$42206$n3222_1
.sym 30540 lm32_cpu.x_bypass_enable_x
.sym 30541 $abc$42206$n7042
.sym 30542 lm32_cpu.instruction_unit.instruction_d[14]
.sym 30544 $abc$42206$n4860
.sym 30545 lm32_cpu.pc_f[16]
.sym 30546 lm32_cpu.branch_target_d[4]
.sym 30547 lm32_cpu.pc_x[2]
.sym 30548 $abc$42206$n4812
.sym 30549 lm32_cpu.pc_x[2]
.sym 30550 lm32_cpu.pc_d[29]
.sym 30551 spiflash_sr[0]
.sym 30552 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 30554 lm32_cpu.decoder.branch_offset[17]
.sym 30555 sram_bus_dat_w[5]
.sym 30556 $abc$42206$n3905_1
.sym 30557 $abc$42206$n3199_1
.sym 30558 $abc$42206$n4330
.sym 30559 lm32_cpu.pc_f[0]
.sym 30560 slave_sel_r[0]
.sym 30561 $abc$42206$n4812
.sym 30562 $abc$42206$n3198_1
.sym 30563 lm32_cpu.pc_x[22]
.sym 30564 lm32_cpu.load_store_unit.store_data_x[15]
.sym 30565 $abc$42206$n3983_1
.sym 30566 $abc$42206$n4139
.sym 30567 grant
.sym 30573 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 30574 lm32_cpu.csr_write_enable_x
.sym 30575 shared_dat_r[23]
.sym 30580 grant
.sym 30581 lm32_cpu.instruction_unit.i_stb_o
.sym 30582 shared_dat_r[2]
.sym 30587 shared_dat_r[26]
.sym 30591 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 30595 lm32_cpu.load_store_unit.d_stb_o
.sym 30597 shared_dat_r[3]
.sym 30599 $abc$42206$n3238_1
.sym 30600 $abc$42206$n2079
.sym 30603 shared_dat_r[20]
.sym 30606 shared_dat_r[23]
.sym 30613 shared_dat_r[2]
.sym 30619 lm32_cpu.csr_write_enable_x
.sym 30621 $abc$42206$n3238_1
.sym 30624 shared_dat_r[20]
.sym 30630 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 30632 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 30633 grant
.sym 30636 grant
.sym 30637 lm32_cpu.load_store_unit.d_stb_o
.sym 30638 lm32_cpu.instruction_unit.i_stb_o
.sym 30643 shared_dat_r[3]
.sym 30648 shared_dat_r[26]
.sym 30652 $abc$42206$n2079
.sym 30653 sys_clk_$glb_clk
.sym 30654 lm32_cpu.rst_i_$glb_sr
.sym 30655 lm32_cpu.bypass_data_1[6]
.sym 30656 $abc$42206$n3198_1
.sym 30657 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 30658 $abc$42206$n4892_1
.sym 30659 lm32_cpu.load_store_unit.store_data_m[15]
.sym 30660 $abc$42206$n5077_1
.sym 30661 $abc$42206$n3905_1
.sym 30662 lm32_cpu.operand_m[6]
.sym 30663 $abc$42206$n4151
.sym 30664 spram_bus_adr[2]
.sym 30665 spram_bus_adr[2]
.sym 30667 lm32_cpu.pc_f[9]
.sym 30668 lm32_cpu.branch_target_d[2]
.sym 30669 lm32_cpu.sign_extend_d
.sym 30670 $abc$42206$n4511
.sym 30671 $abc$42206$n2075
.sym 30672 lm32_cpu.branch_target_d[3]
.sym 30673 $abc$42206$n3225_1
.sym 30674 $abc$42206$n3283_1
.sym 30675 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 30676 $abc$42206$n2124
.sym 30677 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 30678 lm32_cpu.eret_x
.sym 30679 lm32_cpu.pc_x[4]
.sym 30680 $abc$42206$n3906_1
.sym 30681 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30682 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 30683 lm32_cpu.size_x[1]
.sym 30684 basesoc_bus_wishbone_dat_r[0]
.sym 30685 lm32_cpu.size_x[1]
.sym 30686 $abc$42206$n4848
.sym 30687 lm32_cpu.size_x[0]
.sym 30688 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30689 $abc$42206$n4712_1
.sym 30690 lm32_cpu.x_result[4]
.sym 30693 $abc$42206$n3222_1_$glb_clk
.sym 30696 request[0]
.sym 30697 lm32_cpu.pc_x[11]
.sym 30698 $abc$42206$n2085
.sym 30700 $abc$42206$n5288
.sym 30701 $abc$42206$n3222_1_$glb_clk
.sym 30702 $abc$42206$n5724_1
.sym 30704 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 30705 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 30706 $abc$42206$n4521
.sym 30709 $abc$42206$n3200_1
.sym 30714 $abc$42206$n4848
.sym 30717 $abc$42206$n3199_1
.sym 30720 $abc$42206$n5725_1
.sym 30723 lm32_cpu.pc_x[22]
.sym 30726 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 30727 grant
.sym 30729 request[0]
.sym 30737 lm32_cpu.pc_x[11]
.sym 30742 $abc$42206$n3199_1
.sym 30743 grant
.sym 30748 grant
.sym 30749 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 30750 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 30753 lm32_cpu.pc_x[22]
.sym 30755 $abc$42206$n4848
.sym 30756 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 30760 request[0]
.sym 30761 $abc$42206$n4521
.sym 30762 $abc$42206$n5288
.sym 30765 request[0]
.sym 30766 $abc$42206$n3222_1_$glb_clk
.sym 30767 $abc$42206$n5288
.sym 30768 $abc$42206$n4521
.sym 30772 $abc$42206$n5724_1
.sym 30773 $abc$42206$n5725_1
.sym 30774 $abc$42206$n3200_1
.sym 30775 $abc$42206$n2085
.sym 30776 sys_clk_$glb_clk
.sym 30777 lm32_cpu.rst_i_$glb_sr
.sym 30778 lm32_cpu.decoder.branch_offset[22]
.sym 30779 lm32_cpu.instruction_unit.instruction_d[11]
.sym 30780 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 30781 lm32_cpu.instruction_unit.pc_a[15]
.sym 30782 $abc$42206$n3983_1
.sym 30783 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 30784 lm32_cpu.pc_f[15]
.sym 30785 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30786 $abc$42206$n5725_1
.sym 30787 lm32_cpu.pc_f[22]
.sym 30788 $abc$42206$n3663
.sym 30789 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 30790 lm32_cpu.pc_f[22]
.sym 30792 $abc$42206$n2079
.sym 30793 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 30794 grant
.sym 30795 lm32_cpu.x_result[6]
.sym 30796 $abc$42206$n2408
.sym 30797 lm32_cpu.bypass_data_1[6]
.sym 30798 $abc$42206$n2127
.sym 30799 $abc$42206$n3198_1
.sym 30800 lm32_cpu.pc_f[16]
.sym 30801 $abc$42206$n2396
.sym 30802 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 30803 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30804 lm32_cpu.operand_m[11]
.sym 30805 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 30806 lm32_cpu.load_store_unit.store_data_m[15]
.sym 30808 lm32_cpu.instruction_unit.instruction_d[12]
.sym 30809 $abc$42206$n2079
.sym 30810 csrbank3_rxempty_w
.sym 30811 spram_bus_adr[11]
.sym 30812 lm32_cpu.operand_m[6]
.sym 30813 $abc$42206$n2117
.sym 30821 $abc$42206$n3435_1
.sym 30822 lm32_cpu.branch_target_d[2]
.sym 30823 $abc$42206$n6037_1
.sym 30824 $abc$42206$n4812
.sym 30826 lm32_cpu.operand_m[6]
.sym 30827 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30828 lm32_cpu.m_result_sel_compare_m
.sym 30830 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30831 $abc$42206$n4416
.sym 30834 lm32_cpu.instruction_unit.instruction_d[12]
.sym 30836 lm32_cpu.read_idx_1_d[1]
.sym 30837 lm32_cpu.read_idx_1_d[1]
.sym 30839 $abc$42206$n3946_1
.sym 30842 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30843 lm32_cpu.eret_d
.sym 30845 $abc$42206$n3237_1
.sym 30846 $abc$42206$n3945_1
.sym 30847 lm32_cpu.read_idx_1_d[0]
.sym 30848 lm32_cpu.read_idx_1_d[2]
.sym 30850 lm32_cpu.x_result[4]
.sym 30852 $abc$42206$n6037_1
.sym 30853 $abc$42206$n4416
.sym 30854 lm32_cpu.m_result_sel_compare_m
.sym 30855 lm32_cpu.operand_m[6]
.sym 30858 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30860 lm32_cpu.read_idx_1_d[0]
.sym 30861 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30864 lm32_cpu.read_idx_1_d[2]
.sym 30865 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30867 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30871 lm32_cpu.x_result[4]
.sym 30872 $abc$42206$n3237_1
.sym 30873 $abc$42206$n3946_1
.sym 30876 $abc$42206$n3435_1
.sym 30877 lm32_cpu.read_idx_1_d[1]
.sym 30878 lm32_cpu.instruction_unit.instruction_d[12]
.sym 30879 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30882 $abc$42206$n4812
.sym 30884 lm32_cpu.branch_target_d[2]
.sym 30885 $abc$42206$n3945_1
.sym 30889 lm32_cpu.eret_d
.sym 30895 lm32_cpu.read_idx_1_d[1]
.sym 30896 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30897 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30898 $abc$42206$n2400_$glb_ce
.sym 30899 sys_clk_$glb_clk
.sym 30900 lm32_cpu.rst_i_$glb_sr
.sym 30901 $abc$42206$n3906_1
.sym 30902 $abc$42206$n4920
.sym 30903 lm32_cpu.interrupt_unit.im[15]
.sym 30904 lm32_cpu.interrupt_unit.im[9]
.sym 30905 lm32_cpu.decoder.branch_offset[23]
.sym 30906 spram_wren1
.sym 30907 $abc$42206$n3965_1
.sym 30908 $abc$42206$n3734_1
.sym 30910 lm32_cpu.load_store_unit.store_data_m[22]
.sym 30911 request[0]
.sym 30912 slave_sel_r[0]
.sym 30913 lm32_cpu.pc_d[21]
.sym 30914 shared_dat_r[20]
.sym 30915 $abc$42206$n3237_1
.sym 30916 lm32_cpu.store_operand_x[6]
.sym 30917 lm32_cpu.decoder.branch_offset[16]
.sym 30918 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30919 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30920 lm32_cpu.decoder.branch_offset[22]
.sym 30921 $abc$42206$n3945_1
.sym 30922 lm32_cpu.instruction_unit.instruction_d[11]
.sym 30923 lm32_cpu.x_result[2]
.sym 30924 storage_1[12][6]
.sym 30925 $abc$42206$n4030
.sym 30926 lm32_cpu.w_result[16]
.sym 30927 lm32_cpu.operand_m[17]
.sym 30928 $abc$42206$n2396
.sym 30929 $abc$42206$n3872_1
.sym 30930 $abc$42206$n3984
.sym 30931 lm32_cpu.x_result[17]
.sym 30932 grant
.sym 30933 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 30934 lm32_cpu.operand_m[17]
.sym 30935 $abc$42206$n4712_1
.sym 30936 lm32_cpu.instruction_unit.instruction_d[14]
.sym 30944 $abc$42206$n2396
.sym 30947 lm32_cpu.eba[15]
.sym 30948 lm32_cpu.load_store_unit.store_data_x[12]
.sym 30949 lm32_cpu.read_idx_0_d[4]
.sym 30950 lm32_cpu.m_result_sel_compare_m
.sym 30951 lm32_cpu.pc_x[11]
.sym 30952 lm32_cpu.branch_target_x[1]
.sym 30953 $abc$42206$n4441
.sym 30955 $abc$42206$n4712_1
.sym 30956 $abc$42206$n4530_1
.sym 30957 lm32_cpu.instruction_unit.instruction_d[15]
.sym 30959 lm32_cpu.branch_target_x[22]
.sym 30960 lm32_cpu.x_result[4]
.sym 30961 $abc$42206$n2396
.sym 30963 lm32_cpu.instruction_unit.instruction_d[31]
.sym 30968 $abc$42206$n6037_1
.sym 30969 lm32_cpu.operand_m[3]
.sym 30975 lm32_cpu.load_store_unit.store_data_x[12]
.sym 30981 lm32_cpu.branch_target_x[1]
.sym 30982 $abc$42206$n4712_1
.sym 30987 lm32_cpu.x_result[4]
.sym 30993 $abc$42206$n2396
.sym 30995 $abc$42206$n4530_1
.sym 30999 lm32_cpu.operand_m[3]
.sym 31000 lm32_cpu.m_result_sel_compare_m
.sym 31001 $abc$42206$n4441
.sym 31002 $abc$42206$n6037_1
.sym 31008 lm32_cpu.pc_x[11]
.sym 31012 lm32_cpu.instruction_unit.instruction_d[31]
.sym 31013 lm32_cpu.instruction_unit.instruction_d[15]
.sym 31014 lm32_cpu.read_idx_0_d[4]
.sym 31017 lm32_cpu.branch_target_x[22]
.sym 31019 lm32_cpu.eba[15]
.sym 31020 $abc$42206$n4712_1
.sym 31021 $abc$42206$n2396
.sym 31022 sys_clk_$glb_clk
.sym 31023 lm32_cpu.rst_i_$glb_sr
.sym 31024 lm32_cpu.store_operand_x[27]
.sym 31025 lm32_cpu.branch_target_x[22]
.sym 31026 $abc$42206$n3801_1
.sym 31027 $abc$42206$n4323
.sym 31028 spram_bus_adr[11]
.sym 31029 lm32_cpu.bypass_data_1[4]
.sym 31030 $abc$42206$n4893_1
.sym 31031 lm32_cpu.branch_target_x[15]
.sym 31033 por_rst
.sym 31034 basesoc_uart_phy_tx_busy
.sym 31036 lm32_cpu.m_result_sel_compare_m
.sym 31038 $abc$42206$n2110
.sym 31039 lm32_cpu.interrupt_unit.im[9]
.sym 31040 lm32_cpu.load_store_unit.d_we_o
.sym 31041 $abc$42206$n3734_1
.sym 31043 lm32_cpu.eba[15]
.sym 31044 $abc$42206$n3928
.sym 31045 lm32_cpu.branch_target_d[27]
.sym 31046 $abc$42206$n4440_1
.sym 31047 sram_bus_dat_w[7]
.sym 31048 lm32_cpu.w_result[17]
.sym 31049 $abc$42206$n3937
.sym 31050 $abc$42206$n4330
.sym 31051 grant
.sym 31052 $abc$42206$n3966
.sym 31053 $abc$42206$n4812
.sym 31054 lm32_cpu.x_result[14]
.sym 31055 $abc$42206$n3551_1
.sym 31056 slave_sel_r[0]
.sym 31057 $abc$42206$n4176_1
.sym 31058 lm32_cpu.m_result_sel_compare_m
.sym 31059 lm32_cpu.x_result[8]
.sym 31065 lm32_cpu.m_result_sel_compare_m
.sym 31067 lm32_cpu.operand_m[4]
.sym 31071 lm32_cpu.load_store_unit.store_data_m[24]
.sym 31073 lm32_cpu.load_store_unit.store_data_m[12]
.sym 31075 lm32_cpu.load_store_unit.store_data_m[5]
.sym 31076 $abc$42206$n2127
.sym 31079 $abc$42206$n4433
.sym 31080 lm32_cpu.load_store_unit.store_data_m[9]
.sym 31082 lm32_cpu.m_result_sel_compare_m
.sym 31084 $abc$42206$n6037_1
.sym 31086 lm32_cpu.w_result[16]
.sym 31087 $abc$42206$n6037_1
.sym 31090 $abc$42206$n6034_1
.sym 31091 $abc$42206$n4331_1
.sym 31092 $abc$42206$n4176_1
.sym 31093 $abc$42206$n3947_1
.sym 31096 lm32_cpu.load_store_unit.store_data_m[20]
.sym 31098 lm32_cpu.load_store_unit.store_data_m[24]
.sym 31107 lm32_cpu.load_store_unit.store_data_m[9]
.sym 31111 lm32_cpu.load_store_unit.store_data_m[5]
.sym 31116 $abc$42206$n4433
.sym 31117 lm32_cpu.m_result_sel_compare_m
.sym 31118 $abc$42206$n6037_1
.sym 31119 lm32_cpu.operand_m[4]
.sym 31122 lm32_cpu.load_store_unit.store_data_m[20]
.sym 31128 $abc$42206$n4331_1
.sym 31129 $abc$42206$n4176_1
.sym 31130 lm32_cpu.w_result[16]
.sym 31131 $abc$42206$n6037_1
.sym 31134 $abc$42206$n6034_1
.sym 31135 $abc$42206$n3947_1
.sym 31136 lm32_cpu.operand_m[4]
.sym 31137 lm32_cpu.m_result_sel_compare_m
.sym 31140 lm32_cpu.load_store_unit.store_data_m[12]
.sym 31144 $abc$42206$n2127
.sym 31145 sys_clk_$glb_clk
.sym 31146 lm32_cpu.rst_i_$glb_sr
.sym 31147 $abc$42206$n3966
.sym 31148 $abc$42206$n3592_1
.sym 31149 $abc$42206$n3984
.sym 31150 storage[9][5]
.sym 31151 $abc$42206$n3677
.sym 31152 $abc$42206$n4240_1
.sym 31153 lm32_cpu.bypass_data_1[17]
.sym 31154 $abc$42206$n3516_1
.sym 31155 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 31156 lm32_cpu.pc_d[21]
.sym 31158 $abc$42206$n3699
.sym 31159 $abc$42206$n4712_1
.sym 31160 lm32_cpu.branch_target_d[20]
.sym 31161 lm32_cpu.load_store_unit.store_data_m[5]
.sym 31162 lm32_cpu.branch_target_d[18]
.sym 31163 lm32_cpu.m_result_sel_compare_m
.sym 31164 lm32_cpu.pc_x[15]
.sym 31165 $abc$42206$n4848
.sym 31166 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 31167 $abc$42206$n4712_1
.sym 31168 lm32_cpu.branch_target_x[1]
.sym 31169 lm32_cpu.eba[8]
.sym 31170 lm32_cpu.pc_x[21]
.sym 31171 basesoc_bus_wishbone_dat_r[0]
.sym 31172 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31173 lm32_cpu.size_x[1]
.sym 31174 $abc$42206$n3626
.sym 31175 spram_bus_adr[11]
.sym 31176 $abc$42206$n4276
.sym 31177 $abc$42206$n4331_1
.sym 31178 $abc$42206$n3446_1
.sym 31179 $abc$42206$n3592_1
.sym 31180 $abc$42206$n4434
.sym 31181 $abc$42206$n4682_1
.sym 31182 lm32_cpu.load_store_unit.store_data_m[20]
.sym 31189 lm32_cpu.w_result[4]
.sym 31190 $abc$42206$n6037_1
.sym 31191 $abc$42206$n4434
.sym 31192 $abc$42206$n3681
.sym 31198 $abc$42206$n6037_1
.sym 31199 lm32_cpu.operand_m[8]
.sym 31202 $abc$42206$n4322
.sym 31203 lm32_cpu.x_result[17]
.sym 31206 $abc$42206$n2396
.sym 31208 lm32_cpu.w_result[17]
.sym 31209 $abc$42206$n3937
.sym 31210 $abc$42206$n6607
.sym 31211 $abc$42206$n6353_1
.sym 31212 $abc$42206$n3419
.sym 31214 $abc$42206$n6034_1
.sym 31215 $abc$42206$n4176_1
.sym 31216 $abc$42206$n4332
.sym 31217 $abc$42206$n4331
.sym 31218 lm32_cpu.m_result_sel_compare_m
.sym 31219 lm32_cpu.x_result[8]
.sym 31221 $abc$42206$n3681
.sym 31222 $abc$42206$n6034_1
.sym 31223 lm32_cpu.w_result[17]
.sym 31224 $abc$42206$n6353_1
.sym 31228 lm32_cpu.x_result[17]
.sym 31235 lm32_cpu.operand_m[8]
.sym 31236 lm32_cpu.m_result_sel_compare_m
.sym 31240 lm32_cpu.x_result[8]
.sym 31245 lm32_cpu.w_result[17]
.sym 31246 $abc$42206$n6037_1
.sym 31247 $abc$42206$n4176_1
.sym 31248 $abc$42206$n4322
.sym 31251 $abc$42206$n3419
.sym 31252 $abc$42206$n4331
.sym 31253 $abc$42206$n4332
.sym 31257 $abc$42206$n6037_1
.sym 31258 lm32_cpu.w_result[4]
.sym 31259 $abc$42206$n4176_1
.sym 31260 $abc$42206$n4434
.sym 31263 $abc$42206$n4332
.sym 31265 $abc$42206$n3937
.sym 31266 $abc$42206$n6607
.sym 31267 $abc$42206$n2396
.sym 31268 sys_clk_$glb_clk
.sym 31269 lm32_cpu.rst_i_$glb_sr
.sym 31270 lm32_cpu.operand_m[22]
.sym 31271 $abc$42206$n3587
.sym 31272 lm32_cpu.operand_m[24]
.sym 31273 $abc$42206$n3551_1
.sym 31274 lm32_cpu.bypass_data_1[22]
.sym 31275 $abc$42206$n4278
.sym 31276 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 31277 lm32_cpu.pc_m[28]
.sym 31278 $abc$42206$n7422
.sym 31279 spram_bus_adr[12]
.sym 31280 spram_bus_adr[12]
.sym 31281 $abc$42206$n7422
.sym 31282 lm32_cpu.w_result[19]
.sym 31283 lm32_cpu.bypass_data_1[17]
.sym 31284 $abc$42206$n3519_1
.sym 31285 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 31286 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 31287 $abc$42206$n2396
.sym 31290 $abc$42206$n2075
.sym 31291 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 31292 lm32_cpu.pc_f[22]
.sym 31294 lm32_cpu.bypass_data_1[27]
.sym 31295 csrbank3_rxempty_w
.sym 31296 lm32_cpu.w_result[20]
.sym 31297 $abc$42206$n4611
.sym 31298 lm32_cpu.pc_m[12]
.sym 31299 $abc$42206$n4176_1
.sym 31300 $abc$42206$n4299
.sym 31301 lm32_cpu.x_result[2]
.sym 31302 lm32_cpu.w_result[21]
.sym 31303 $abc$42206$n3482_1
.sym 31305 $abc$42206$n4232_1
.sym 31311 lm32_cpu.data_bus_error_exception_m
.sym 31312 $abc$42206$n4417_1
.sym 31313 lm32_cpu.w_result[24]
.sym 31314 $abc$42206$n6034_1
.sym 31316 lm32_cpu.pc_m[12]
.sym 31317 $abc$42206$n4176_1
.sym 31318 $abc$42206$n3555_1
.sym 31322 $abc$42206$n2408
.sym 31323 $abc$42206$n4238
.sym 31324 lm32_cpu.memop_pc_w[12]
.sym 31325 $abc$42206$n4268
.sym 31326 lm32_cpu.w_result[6]
.sym 31328 lm32_cpu.w_result[18]
.sym 31330 $abc$42206$n3419
.sym 31333 $abc$42206$n3663
.sym 31334 lm32_cpu.pc_m[28]
.sym 31336 $abc$42206$n6353_1
.sym 31340 $abc$42206$n4469
.sym 31342 $abc$42206$n4473
.sym 31344 lm32_cpu.memop_pc_w[12]
.sym 31345 lm32_cpu.pc_m[12]
.sym 31346 lm32_cpu.data_bus_error_exception_m
.sym 31350 lm32_cpu.w_result[18]
.sym 31351 $abc$42206$n3663
.sym 31352 $abc$42206$n6034_1
.sym 31353 $abc$42206$n6353_1
.sym 31357 $abc$42206$n3419
.sym 31358 $abc$42206$n4473
.sym 31359 $abc$42206$n4268
.sym 31362 $abc$42206$n3555_1
.sym 31363 lm32_cpu.w_result[24]
.sym 31364 $abc$42206$n6034_1
.sym 31365 $abc$42206$n6353_1
.sym 31371 lm32_cpu.pc_m[28]
.sym 31376 lm32_cpu.pc_m[12]
.sym 31380 $abc$42206$n4176_1
.sym 31381 $abc$42206$n4417_1
.sym 31382 lm32_cpu.w_result[6]
.sym 31386 $abc$42206$n4238
.sym 31388 $abc$42206$n3419
.sym 31389 $abc$42206$n4469
.sym 31390 $abc$42206$n2408
.sym 31391 sys_clk_$glb_clk
.sym 31392 lm32_cpu.rst_i_$glb_sr
.sym 31393 $abc$42206$n4231_1
.sym 31394 lm32_cpu.load_store_unit.size_m[0]
.sym 31395 lm32_cpu.load_store_unit.size_m[1]
.sym 31396 $abc$42206$n3497_1
.sym 31397 lm32_cpu.w_result[29]
.sym 31398 lm32_cpu.operand_m[2]
.sym 31399 lm32_cpu.bypass_data_1[27]
.sym 31400 lm32_cpu.w_result[20]
.sym 31405 $abc$42206$n4742_1
.sym 31406 $abc$42206$n3654_1
.sym 31408 lm32_cpu.x_result[24]
.sym 31409 lm32_cpu.w_result[24]
.sym 31410 $abc$42206$n2408
.sym 31412 lm32_cpu.operand_m[21]
.sym 31414 $abc$42206$n6037_1
.sym 31415 lm32_cpu.memop_pc_w[28]
.sym 31416 $abc$42206$n4040
.sym 31417 $abc$42206$n4030
.sym 31418 lm32_cpu.operand_w[20]
.sym 31419 grant
.sym 31420 lm32_cpu.operand_m[2]
.sym 31421 $abc$42206$n6034_1
.sym 31422 $abc$42206$n4235
.sym 31423 $abc$42206$n3609
.sym 31424 lm32_cpu.w_result[20]
.sym 31425 $abc$42206$n3970_1
.sym 31426 $abc$42206$n3872_1
.sym 31427 $abc$42206$n4349
.sym 31428 lm32_cpu.instruction_unit.instruction_d[14]
.sym 31436 $abc$42206$n4463
.sym 31438 $abc$42206$n4235
.sym 31439 $abc$42206$n3980
.sym 31440 $abc$42206$n4268
.sym 31441 lm32_cpu.w_result[28]
.sym 31443 $abc$42206$n4302
.sym 31444 $abc$42206$n4301
.sym 31452 $abc$42206$n4298
.sym 31453 $abc$42206$n3937
.sym 31459 $abc$42206$n4234
.sym 31460 $abc$42206$n4299
.sym 31461 $abc$42206$n3419
.sym 31462 lm32_cpu.w_result[21]
.sym 31463 lm32_cpu.w_result[16]
.sym 31465 $abc$42206$n4267
.sym 31467 $abc$42206$n4234
.sym 31469 $abc$42206$n4235
.sym 31470 $abc$42206$n3937
.sym 31475 lm32_cpu.w_result[28]
.sym 31479 $abc$42206$n4302
.sym 31480 $abc$42206$n4301
.sym 31481 $abc$42206$n3419
.sym 31486 $abc$42206$n4267
.sym 31487 $abc$42206$n3937
.sym 31488 $abc$42206$n4268
.sym 31491 $abc$42206$n4298
.sym 31493 $abc$42206$n3419
.sym 31494 $abc$42206$n4299
.sym 31497 lm32_cpu.w_result[21]
.sym 31503 lm32_cpu.w_result[16]
.sym 31510 $abc$42206$n3419
.sym 31511 $abc$42206$n3980
.sym 31512 $abc$42206$n4463
.sym 31514 sys_clk_$glb_clk
.sym 31516 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 31517 $abc$42206$n3442
.sym 31518 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 31519 $abc$42206$n3606
.sym 31520 $abc$42206$n4312
.sym 31521 $abc$42206$n4285
.sym 31522 $abc$42206$n4203_1
.sym 31523 lm32_cpu.w_result[18]
.sym 31525 lm32_cpu.load_store_unit.store_data_m[17]
.sym 31526 lm32_cpu.instruction_unit.instruction_d[14]
.sym 31528 lm32_cpu.branch_target_d[27]
.sym 31529 lm32_cpu.pc_x[2]
.sym 31530 lm32_cpu.m_result_sel_compare_m
.sym 31531 $abc$42206$n4176_1
.sym 31532 $abc$42206$n3496
.sym 31533 lm32_cpu.x_result[19]
.sym 31534 $abc$42206$n3444_1
.sym 31535 lm32_cpu.eba[15]
.sym 31536 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31537 lm32_cpu.m_result_sel_compare_m
.sym 31538 shared_dat_r[7]
.sym 31539 lm32_cpu.load_store_unit.size_m[1]
.sym 31540 slave_sel_r[0]
.sym 31541 lm32_cpu.load_store_unit.exception_m
.sym 31542 $abc$42206$n4728_1
.sym 31543 lm32_cpu.m_result_sel_compare_m
.sym 31545 lm32_cpu.x_result[8]
.sym 31546 $abc$42206$n3786
.sym 31547 grant
.sym 31549 $abc$42206$n4176_1
.sym 31550 lm32_cpu.w_result[25]
.sym 31551 lm32_cpu.w_result[31]
.sym 31558 $abc$42206$n4295
.sym 31559 $abc$42206$n4944
.sym 31560 $abc$42206$n6353_1
.sym 31563 $abc$42206$n4296
.sym 31564 $abc$42206$n4512
.sym 31566 lm32_cpu.w_result[28]
.sym 31568 $abc$42206$n2075
.sym 31570 $abc$42206$n3980
.sym 31571 $abc$42206$n3419
.sym 31573 $abc$42206$n3482_1
.sym 31575 $abc$42206$n3979
.sym 31576 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 31577 $abc$42206$n4299
.sym 31578 $abc$42206$n3937
.sym 31580 $abc$42206$n6034_1
.sym 31581 $abc$42206$n4238
.sym 31584 $abc$42206$n3982
.sym 31585 $abc$42206$n3983
.sym 31586 $abc$42206$n4237
.sym 31590 $abc$42206$n3979
.sym 31592 $abc$42206$n3980
.sym 31593 $abc$42206$n3937
.sym 31596 $abc$42206$n3937
.sym 31598 $abc$42206$n4238
.sym 31599 $abc$42206$n4237
.sym 31603 $abc$42206$n3937
.sym 31604 $abc$42206$n3982
.sym 31605 $abc$42206$n3983
.sym 31608 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 31614 $abc$42206$n3482_1
.sym 31615 $abc$42206$n6034_1
.sym 31616 lm32_cpu.w_result[28]
.sym 31617 $abc$42206$n6353_1
.sym 31620 $abc$42206$n3937
.sym 31621 $abc$42206$n4944
.sym 31623 $abc$42206$n4299
.sym 31627 $abc$42206$n4512
.sym 31628 $abc$42206$n4296
.sym 31629 $abc$42206$n3937
.sym 31632 $abc$42206$n3419
.sym 31634 $abc$42206$n4295
.sym 31635 $abc$42206$n4296
.sym 31636 $abc$42206$n2075
.sym 31637 sys_clk_$glb_clk
.sym 31638 lm32_cpu.rst_i_$glb_sr
.sym 31639 lm32_cpu.operand_w[20]
.sym 31640 lm32_cpu.bypass_data_1[8]
.sym 31641 lm32_cpu.operand_w[29]
.sym 31642 lm32_cpu.w_result[25]
.sym 31643 lm32_cpu.operand_w[25]
.sym 31644 $abc$42206$n3887_1
.sym 31645 lm32_cpu.operand_w[7]
.sym 31646 lm32_cpu.operand_w[18]
.sym 31647 $abc$42206$n3242_1
.sym 31651 lm32_cpu.m_result_sel_compare_m
.sym 31652 $abc$42206$n4203_1
.sym 31653 $abc$42206$n4214_1
.sym 31655 lm32_cpu.write_idx_w[0]
.sym 31656 $abc$42206$n6353_1
.sym 31657 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31658 $abc$42206$n3662
.sym 31659 $abc$42206$n2124
.sym 31660 lm32_cpu.w_result[21]
.sym 31661 $abc$42206$n3479_1
.sym 31662 lm32_cpu.w_result[28]
.sym 31663 basesoc_bus_wishbone_dat_r[0]
.sym 31665 $abc$42206$n4682_1
.sym 31666 $abc$42206$n4399_1
.sym 31667 $abc$42206$n4434
.sym 31668 $abc$42206$n4754_1
.sym 31669 spram_datain0[5]
.sym 31670 $abc$42206$n3446_1
.sym 31672 spram_bus_adr[11]
.sym 31673 $abc$42206$n6353_1
.sym 31674 $abc$42206$n3446_1
.sym 31680 $abc$42206$n3937
.sym 31682 $abc$42206$n4302
.sym 31685 $abc$42206$n3418_1
.sym 31688 $abc$42206$n3936
.sym 31689 $abc$42206$n3951
.sym 31690 $abc$42206$n6037_1
.sym 31691 lm32_cpu.w_result[4]
.sym 31693 $abc$42206$n6034_1
.sym 31695 spram_datain0[5]
.sym 31697 grant
.sym 31698 request[0]
.sym 31699 $abc$42206$n5130
.sym 31700 $abc$42206$n3742
.sym 31702 lm32_cpu.w_result[28]
.sym 31703 $abc$42206$n6353_1
.sym 31704 $abc$42206$n4223_1
.sym 31707 request[1]
.sym 31708 $abc$42206$n4350
.sym 31709 $abc$42206$n4176_1
.sym 31710 $abc$42206$n3935
.sym 31711 lm32_cpu.w_result[31]
.sym 31713 $abc$42206$n3937
.sym 31714 $abc$42206$n5130
.sym 31715 $abc$42206$n4302
.sym 31720 request[0]
.sym 31721 grant
.sym 31722 request[1]
.sym 31726 $abc$42206$n3935
.sym 31727 $abc$42206$n3937
.sym 31728 $abc$42206$n3936
.sym 31731 $abc$42206$n6037_1
.sym 31732 $abc$42206$n4176_1
.sym 31733 $abc$42206$n4223_1
.sym 31734 lm32_cpu.w_result[28]
.sym 31737 spram_datain0[5]
.sym 31743 $abc$42206$n4350
.sym 31744 $abc$42206$n3742
.sym 31745 $abc$42206$n6037_1
.sym 31749 $abc$42206$n3951
.sym 31751 lm32_cpu.w_result[4]
.sym 31752 $abc$42206$n6353_1
.sym 31755 $abc$42206$n6353_1
.sym 31756 $abc$42206$n6034_1
.sym 31757 $abc$42206$n3418_1
.sym 31758 lm32_cpu.w_result[31]
.sym 31760 sys_clk_$glb_clk
.sym 31761 sys_rst_$glb_sr
.sym 31762 $abc$42206$n6151_1
.sym 31763 sram_bus_adr[11]
.sym 31764 sram_bus_adr[3]
.sym 31765 basesoc_uart_rx_old_trigger
.sym 31766 slave_sel_r[2]
.sym 31767 $abc$42206$n3781_1
.sym 31768 $abc$42206$n4391
.sym 31769 $abc$42206$n3780
.sym 31770 lm32_cpu.operand_m[10]
.sym 31771 $abc$42206$n4611
.sym 31772 $abc$42206$n6299_1
.sym 31773 lm32_cpu.operand_m[10]
.sym 31774 csrbank2_reload2_w[1]
.sym 31775 $abc$42206$n356
.sym 31776 $abc$42206$n4454
.sym 31777 lm32_cpu.load_store_unit.store_data_m[21]
.sym 31778 lm32_cpu.operand_m[25]
.sym 31779 $abc$42206$n6825
.sym 31780 shared_dat_r[14]
.sym 31781 lm32_cpu.write_idx_w[2]
.sym 31782 $abc$42206$n4222_1
.sym 31783 $abc$42206$n3435_1
.sym 31784 sram_bus_dat_w[5]
.sym 31785 $abc$42206$n4408
.sym 31786 $abc$42206$n4465_1
.sym 31787 storage_1[8][4]
.sym 31788 lm32_cpu.w_result[25]
.sym 31789 lm32_cpu.pc_f[28]
.sym 31790 lm32_cpu.operand_m[18]
.sym 31791 $abc$42206$n4176_1
.sym 31792 $abc$42206$n4392
.sym 31793 $abc$42206$n4764_1
.sym 31795 csrbank3_rxempty_w
.sym 31797 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31803 $abc$42206$n4941
.sym 31805 $abc$42206$n6353_1
.sym 31806 $abc$42206$n4942
.sym 31807 lm32_cpu.w_result[10]
.sym 31808 $abc$42206$n4458
.sym 31809 lm32_cpu.w_result[1]
.sym 31810 $abc$42206$n4176_1
.sym 31813 lm32_cpu.w_result[14]
.sym 31814 lm32_cpu.w_result[25]
.sym 31815 $abc$42206$n6142_1
.sym 31817 $abc$42206$n6566
.sym 31818 $abc$42206$n5866
.sym 31821 $abc$42206$n5863
.sym 31823 $abc$42206$n5880
.sym 31825 $abc$42206$n5881
.sym 31829 $abc$42206$n3419
.sym 31830 $abc$42206$n5862
.sym 31838 lm32_cpu.w_result[25]
.sym 31843 $abc$42206$n5862
.sym 31844 $abc$42206$n3419
.sym 31845 $abc$42206$n5863
.sym 31848 $abc$42206$n5866
.sym 31849 $abc$42206$n3419
.sym 31851 $abc$42206$n6566
.sym 31854 $abc$42206$n4176_1
.sym 31855 lm32_cpu.w_result[1]
.sym 31856 $abc$42206$n4458
.sym 31860 $abc$42206$n6353_1
.sym 31861 $abc$42206$n6142_1
.sym 31862 lm32_cpu.w_result[10]
.sym 31866 $abc$42206$n3419
.sym 31867 $abc$42206$n5881
.sym 31869 $abc$42206$n5880
.sym 31872 $abc$42206$n6353_1
.sym 31873 lm32_cpu.w_result[14]
.sym 31878 $abc$42206$n3419
.sym 31879 $abc$42206$n4941
.sym 31880 $abc$42206$n4942
.sym 31883 sys_clk_$glb_clk
.sym 31885 $abc$42206$n2255
.sym 31886 $abc$42206$n4399_1
.sym 31887 $abc$42206$n4367
.sym 31888 $abc$42206$n4024
.sym 31889 basesoc_uart_rx_pending
.sym 31890 $abc$42206$n2254
.sym 31891 $abc$42206$n4464
.sym 31892 $abc$42206$n4374
.sym 31893 lm32_cpu.operand_m[13]
.sym 31894 $abc$42206$n6284
.sym 31895 $abc$42206$n6284
.sym 31897 $abc$42206$n6145_1
.sym 31898 lm32_cpu.load_store_unit.data_w[31]
.sym 31899 $abc$42206$n4207_1
.sym 31900 $abc$42206$n6345_1
.sym 31901 lm32_cpu.w_result[14]
.sym 31902 $abc$42206$n4942
.sym 31903 $abc$42206$n3534_1
.sym 31904 lm32_cpu.w_result[12]
.sym 31905 $abc$42206$n4457
.sym 31906 $abc$42206$n5866
.sym 31907 lm32_cpu.w_result[9]
.sym 31908 $abc$42206$n6037_1
.sym 31909 sram_bus_adr[2]
.sym 31910 $abc$42206$n4601
.sym 31911 grant
.sym 31912 $abc$42206$n6061
.sym 31913 $abc$42206$n6034_1
.sym 31914 $abc$42206$n4030
.sym 31915 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 31916 $abc$42206$n3970_1
.sym 31917 sram_bus_we
.sym 31918 basesoc_counter[0]
.sym 31919 $abc$42206$n3872_1
.sym 31920 sram_bus_dat_w[5]
.sym 31926 lm32_cpu.w_result[0]
.sym 31928 $abc$42206$n6061
.sym 31929 grant
.sym 31932 $abc$42206$n4942
.sym 31933 lm32_cpu.load_store_unit.d_we_o
.sym 31936 $abc$42206$n4176_1
.sym 31939 $abc$42206$n5863
.sym 31940 $abc$42206$n4351
.sym 31942 basesoc_counter[0]
.sym 31943 basesoc_uart_phy_tx_busy
.sym 31944 spram_bus_adr[2]
.sym 31945 $abc$42206$n6353_1
.sym 31947 $abc$42206$n6558
.sym 31948 $abc$42206$n5893
.sym 31949 $abc$42206$n6560
.sym 31951 basesoc_counter[1]
.sym 31953 lm32_cpu.w_result[14]
.sym 31954 $abc$42206$n3937
.sym 31955 $abc$42206$n6603
.sym 31956 $abc$42206$n4029_1
.sym 31959 basesoc_counter[0]
.sym 31960 lm32_cpu.load_store_unit.d_we_o
.sym 31961 basesoc_counter[1]
.sym 31962 grant
.sym 31965 basesoc_uart_phy_tx_busy
.sym 31966 $abc$42206$n6061
.sym 31971 lm32_cpu.w_result[0]
.sym 31972 $abc$42206$n4029_1
.sym 31974 $abc$42206$n6353_1
.sym 31977 $abc$42206$n6558
.sym 31978 $abc$42206$n4942
.sym 31979 $abc$42206$n3937
.sym 31983 spram_bus_adr[2]
.sym 31990 $abc$42206$n5893
.sym 31991 $abc$42206$n3937
.sym 31992 $abc$42206$n6603
.sym 31996 $abc$42206$n4351
.sym 31997 lm32_cpu.w_result[14]
.sym 31998 $abc$42206$n4176_1
.sym 32001 $abc$42206$n6560
.sym 32002 $abc$42206$n5863
.sym 32003 $abc$42206$n3937
.sym 32006 sys_clk_$glb_clk
.sym 32007 sys_rst_$glb_sr
.sym 32008 $abc$42206$n4375
.sym 32009 lm32_cpu.mc_arithmetic.a[2]
.sym 32010 $abc$42206$n3342_1
.sym 32011 lm32_cpu.mc_arithmetic.a[3]
.sym 32012 $abc$42206$n3536_1
.sym 32013 $abc$42206$n3981
.sym 32014 $abc$42206$n4400
.sym 32015 $abc$42206$n4376
.sym 32016 lm32_cpu.mc_arithmetic.a[10]
.sym 32017 $abc$42206$n2093
.sym 32020 lm32_cpu.w_result[0]
.sym 32021 $abc$42206$n4464
.sym 32022 grant
.sym 32023 lm32_cpu.pc_x[18]
.sym 32024 $abc$42206$n4176_1
.sym 32025 $abc$42206$n7016
.sym 32026 sram_bus_dat_w[0]
.sym 32027 $abc$42206$n4359_1
.sym 32028 $abc$42206$n4942
.sym 32029 lm32_cpu.load_store_unit.d_we_o
.sym 32030 sram_bus_adr[2]
.sym 32031 $abc$42206$n6284
.sym 32032 slave_sel_r[0]
.sym 32033 $abc$42206$n3425
.sym 32034 $abc$42206$n4728_1
.sym 32035 $abc$42206$n4426
.sym 32036 $abc$42206$n3809_1
.sym 32037 sram_bus_adr[2]
.sym 32038 $abc$42206$n7023
.sym 32039 $abc$42206$n3937
.sym 32040 $abc$42206$n3285_1
.sym 32041 $abc$42206$n5289_1
.sym 32042 $abc$42206$n4368
.sym 32043 $abc$42206$n4368
.sym 32049 lm32_cpu.w_result[9]
.sym 32050 lm32_cpu.w_result[0]
.sym 32051 $abc$42206$n5896
.sym 32052 lm32_cpu.w_result[11]
.sym 32055 $abc$42206$n5865
.sym 32058 $abc$42206$n5928
.sym 32060 $abc$42206$n5895
.sym 32061 lm32_cpu.w_result[3]
.sym 32068 $abc$42206$n3937
.sym 32069 $abc$42206$n5929
.sym 32070 $abc$42206$n5866
.sym 32072 lm32_cpu.w_result[12]
.sym 32083 lm32_cpu.w_result[11]
.sym 32088 $abc$42206$n3937
.sym 32089 $abc$42206$n5895
.sym 32091 $abc$42206$n5896
.sym 32095 lm32_cpu.w_result[12]
.sym 32100 $abc$42206$n5866
.sym 32102 $abc$42206$n3937
.sym 32103 $abc$42206$n5865
.sym 32107 lm32_cpu.w_result[0]
.sym 32113 lm32_cpu.w_result[9]
.sym 32118 $abc$42206$n5928
.sym 32119 $abc$42206$n3937
.sym 32120 $abc$42206$n5929
.sym 32126 lm32_cpu.w_result[3]
.sym 32129 sys_clk_$glb_clk
.sym 32131 $abc$42206$n4614_1
.sym 32132 slave_sel_r[1]
.sym 32133 storage_1[11][7]
.sym 32134 $abc$42206$n4764_1
.sym 32135 $abc$42206$n2178
.sym 32136 $abc$42206$n5289_1
.sym 32137 storage_1[11][1]
.sym 32138 storage_1[11][0]
.sym 32139 $abc$42206$n6337_1
.sym 32140 $abc$42206$n6350_1
.sym 32143 $abc$42206$n4340
.sym 32144 lm32_cpu.w_result[8]
.sym 32145 lm32_cpu.pc_m[8]
.sym 32146 sram_bus_dat_w[2]
.sym 32147 $abc$42206$n6194
.sym 32148 lm32_cpu.w_result[11]
.sym 32149 lm32_cpu.w_result[3]
.sym 32150 lm32_cpu.instruction_unit.instruction_d[14]
.sym 32151 lm32_cpu.data_bus_error_exception_m
.sym 32152 $abc$42206$n2092
.sym 32153 lm32_cpu.w_result[9]
.sym 32154 $abc$42206$n3342_1
.sym 32155 basesoc_bus_wishbone_dat_r[0]
.sym 32157 $abc$42206$n5166
.sym 32159 sys_rst
.sym 32160 $abc$42206$n4754_1
.sym 32161 $abc$42206$n4682_1
.sym 32165 $abc$42206$n5434
.sym 32176 lm32_cpu.w_result[5]
.sym 32180 sram_bus_adr[2]
.sym 32184 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 32185 sys_rst
.sym 32186 basesoc_counter[1]
.sym 32194 sram_bus_adr[1]
.sym 32203 lm32_cpu.w_result[1]
.sym 32206 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 32224 lm32_cpu.w_result[1]
.sym 32229 sys_rst
.sym 32230 basesoc_counter[1]
.sym 32236 sram_bus_adr[1]
.sym 32244 sram_bus_adr[2]
.sym 32250 lm32_cpu.w_result[5]
.sym 32252 sys_clk_$glb_clk
.sym 32254 $abc$42206$n5849_1
.sym 32255 sram_bus_adr[10]
.sym 32256 sram_bus_adr[12]
.sym 32257 interface3_bank_bus_dat_r[1]
.sym 32258 sel_r
.sym 32259 interface4_bank_bus_dat_r[0]
.sym 32260 basesoc_bus_wishbone_dat_r[0]
.sym 32261 $abc$42206$n5855_1
.sym 32262 $abc$42206$n6295_1
.sym 32263 $abc$42206$n5289_1
.sym 32266 sram_bus_dat_w[2]
.sym 32267 lm32_cpu.load_store_unit.store_data_m[7]
.sym 32268 $abc$42206$n3078
.sym 32269 $abc$42206$n42
.sym 32270 $abc$42206$n4602_1
.sym 32271 storage_1[11][0]
.sym 32272 $abc$42206$n46
.sym 32273 $abc$42206$n48
.sym 32274 basesoc_counter[1]
.sym 32276 $abc$42206$n2145
.sym 32277 lm32_cpu.pc_m[26]
.sym 32279 sram_bus_dat_w[7]
.sym 32280 $abc$42206$n4764_1
.sym 32282 slave_sel[0]
.sym 32283 $abc$42206$n5167
.sym 32284 lm32_cpu.operand_m[18]
.sym 32286 $abc$42206$n6333_1
.sym 32288 sram_bus_dat_w[5]
.sym 32297 $abc$42206$n2180
.sym 32300 $abc$42206$n5854_1
.sym 32301 sram_bus_dat_w[5]
.sym 32302 $abc$42206$n5435_1
.sym 32304 $abc$42206$n54
.sym 32307 lm32_cpu.operand_m[18]
.sym 32308 slave_sel[0]
.sym 32311 $abc$42206$n4545
.sym 32316 interface4_bank_bus_dat_r[1]
.sym 32320 interface2_bank_bus_dat_r[1]
.sym 32324 $abc$42206$n3290_1
.sym 32325 $abc$42206$n5434
.sym 32326 $abc$42206$n5855_1
.sym 32330 slave_sel[0]
.sym 32335 sram_bus_dat_w[5]
.sym 32340 $abc$42206$n2180
.sym 32352 interface2_bank_bus_dat_r[1]
.sym 32353 $abc$42206$n5854_1
.sym 32354 $abc$42206$n5855_1
.sym 32355 interface4_bank_bus_dat_r[1]
.sym 32358 $abc$42206$n5435_1
.sym 32359 $abc$42206$n4545
.sym 32360 $abc$42206$n5434
.sym 32361 $abc$42206$n54
.sym 32366 $abc$42206$n3290_1
.sym 32370 lm32_cpu.operand_m[18]
.sym 32375 sys_clk_$glb_clk
.sym 32376 sys_rst_$glb_sr
.sym 32377 $abc$42206$n6329_1
.sym 32379 $abc$42206$n6333_1
.sym 32380 storage[14][0]
.sym 32381 storage[14][5]
.sym 32383 storage[14][3]
.sym 32384 $abc$42206$n6332
.sym 32385 $abc$42206$n5850_1
.sym 32386 interface0_bank_bus_dat_r[3]
.sym 32389 storage_1[8][6]
.sym 32390 storage_1[8][3]
.sym 32391 $abc$42206$n3077
.sym 32392 sram_bus_adr[2]
.sym 32393 $abc$42206$n7615
.sym 32394 $abc$42206$n6299_1
.sym 32395 sram_bus_dat_w[7]
.sym 32396 csrbank0_scratch1_w[5]
.sym 32397 $abc$42206$n4672_1
.sym 32398 sram_bus_dat_w[0]
.sym 32399 $abc$42206$n5288
.sym 32400 $abc$42206$n54
.sym 32401 $abc$42206$n7
.sym 32402 $abc$42206$n2180
.sym 32404 $abc$42206$n5170
.sym 32405 basesoc_counter[0]
.sym 32406 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 32407 $abc$42206$n6057
.sym 32408 csrbank4_tuning_word1_w[4]
.sym 32409 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 32410 $abc$42206$n6329_1
.sym 32411 $abc$42206$n6061
.sym 32412 sram_bus_dat_w[5]
.sym 32419 basesoc_uart_phy_tx_busy
.sym 32424 sram_bus_dat_w[2]
.sym 32425 $abc$42206$n6057
.sym 32429 $abc$42206$n6051
.sym 32431 sys_rst
.sym 32439 spram_bus_adr[12]
.sym 32446 $abc$42206$n6055
.sym 32447 $abc$42206$n6067
.sym 32459 spram_bus_adr[12]
.sym 32463 sram_bus_dat_w[2]
.sym 32465 sys_rst
.sym 32469 basesoc_uart_phy_tx_busy
.sym 32471 $abc$42206$n6055
.sym 32476 basesoc_uart_phy_tx_busy
.sym 32477 $abc$42206$n6051
.sym 32481 $abc$42206$n6057
.sym 32483 basesoc_uart_phy_tx_busy
.sym 32493 basesoc_uart_phy_tx_busy
.sym 32494 $abc$42206$n6067
.sym 32498 sys_clk_$glb_clk
.sym 32499 sys_rst_$glb_sr
.sym 32500 csrbank4_tuning_word1_w[0]
.sym 32501 $abc$42206$n114
.sym 32502 $abc$42206$n5167
.sym 32503 $abc$42206$n5181
.sym 32504 $abc$42206$n112
.sym 32505 $abc$42206$n5166
.sym 32506 $abc$42206$n110
.sym 32507 $abc$42206$n108
.sym 32508 $abc$42206$n2151
.sym 32509 basesoc_uart_phy_tx_busy
.sym 32512 storage[2][7]
.sym 32513 lm32_cpu.pc_m[5]
.sym 32514 $abc$42206$n2351
.sym 32515 csrbank2_reload3_w[7]
.sym 32516 csrbank4_tuning_word3_w[5]
.sym 32517 sram_bus_dat_w[5]
.sym 32518 sram_bus_dat_w[0]
.sym 32519 $abc$42206$n4551
.sym 32520 sram_bus_dat_w[2]
.sym 32521 $abc$42206$n7019
.sym 32522 $abc$42206$n6341_1
.sym 32523 storage[12][4]
.sym 32525 $abc$42206$n11
.sym 32526 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 32527 sram_bus_adr[3]
.sym 32528 csrbank4_tuning_word1_w[3]
.sym 32529 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 32530 spiflash_bitbang_storage_full[1]
.sym 32531 csrbank2_load3_w[6]
.sym 32533 csrbank4_tuning_word1_w[0]
.sym 32534 csrbank4_tuning_word1_w[4]
.sym 32535 csrbank2_load2_w[1]
.sym 32542 sram_bus_dat_w[6]
.sym 32543 $abc$42206$n118
.sym 32544 sram_bus_adr[1]
.sym 32545 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 32546 $abc$42206$n116
.sym 32548 csrbank4_tuning_word0_w[0]
.sym 32549 sram_bus_dat_w[7]
.sym 32551 csrbank4_tuning_word1_w[1]
.sym 32552 sram_bus_adr[0]
.sym 32553 sram_bus_dat_w[4]
.sym 32556 sram_bus_dat_w[3]
.sym 32559 $abc$42206$n2176
.sym 32566 sram_bus_dat_w[1]
.sym 32577 sram_bus_dat_w[7]
.sym 32580 sram_bus_dat_w[4]
.sym 32588 sram_bus_dat_w[1]
.sym 32593 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 32594 csrbank4_tuning_word0_w[0]
.sym 32601 $abc$42206$n116
.sym 32604 sram_bus_dat_w[6]
.sym 32612 sram_bus_dat_w[3]
.sym 32616 csrbank4_tuning_word1_w[1]
.sym 32617 $abc$42206$n118
.sym 32618 sram_bus_adr[1]
.sym 32619 sram_bus_adr[0]
.sym 32620 $abc$42206$n2176
.sym 32621 sys_clk_$glb_clk
.sym 32622 sys_rst_$glb_sr
.sym 32623 $abc$42206$n68
.sym 32624 csrbank4_tuning_word2_w[4]
.sym 32625 $abc$42206$n5172
.sym 32626 $abc$42206$n5178
.sym 32627 $abc$42206$n106
.sym 32628 csrbank4_tuning_word0_w[2]
.sym 32629 csrbank4_tuning_word2_w[2]
.sym 32630 $abc$42206$n70
.sym 32636 sram_bus_dat_w[7]
.sym 32637 $abc$42206$n3
.sym 32638 sram_bus_adr[1]
.sym 32639 sram_bus_we
.sym 32640 $abc$42206$n11
.sym 32641 lm32_cpu.data_bus_error_exception_m
.sym 32642 csrbank4_tuning_word1_w[0]
.sym 32644 sram_bus_dat_w[2]
.sym 32645 sram_bus_we
.sym 32646 sram_bus_dat_w[6]
.sym 32648 csrbank4_tuning_word1_w[1]
.sym 32650 $abc$42206$n4628_1
.sym 32652 csrbank4_tuning_word2_w[2]
.sym 32653 $abc$42206$n5166
.sym 32654 storage[11][5]
.sym 32655 sram_bus_dat_w[6]
.sym 32656 $abc$42206$n4754_1
.sym 32657 $abc$42206$n4682_1
.sym 32658 csrbank4_tuning_word2_w[4]
.sym 32664 csrbank4_tuning_word0_w[7]
.sym 32665 csrbank4_tuning_word0_w[5]
.sym 32666 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 32670 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 32673 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 32674 csrbank4_tuning_word0_w[0]
.sym 32679 csrbank4_tuning_word0_w[4]
.sym 32681 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 32683 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 32684 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 32685 csrbank4_tuning_word0_w[2]
.sym 32686 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 32687 csrbank4_tuning_word0_w[3]
.sym 32688 csrbank4_tuning_word0_w[6]
.sym 32689 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 32690 csrbank4_tuning_word0_w[1]
.sym 32696 $auto$alumacc.cc:474:replace_alu$3964.C[1]
.sym 32698 csrbank4_tuning_word0_w[0]
.sym 32699 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 32702 $auto$alumacc.cc:474:replace_alu$3964.C[2]
.sym 32704 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 32705 csrbank4_tuning_word0_w[1]
.sym 32706 $auto$alumacc.cc:474:replace_alu$3964.C[1]
.sym 32708 $auto$alumacc.cc:474:replace_alu$3964.C[3]
.sym 32710 csrbank4_tuning_word0_w[2]
.sym 32711 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 32712 $auto$alumacc.cc:474:replace_alu$3964.C[2]
.sym 32714 $auto$alumacc.cc:474:replace_alu$3964.C[4]
.sym 32716 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 32717 csrbank4_tuning_word0_w[3]
.sym 32718 $auto$alumacc.cc:474:replace_alu$3964.C[3]
.sym 32720 $auto$alumacc.cc:474:replace_alu$3964.C[5]
.sym 32722 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 32723 csrbank4_tuning_word0_w[4]
.sym 32724 $auto$alumacc.cc:474:replace_alu$3964.C[4]
.sym 32726 $auto$alumacc.cc:474:replace_alu$3964.C[6]
.sym 32728 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 32729 csrbank4_tuning_word0_w[5]
.sym 32730 $auto$alumacc.cc:474:replace_alu$3964.C[5]
.sym 32732 $auto$alumacc.cc:474:replace_alu$3964.C[7]
.sym 32734 csrbank4_tuning_word0_w[6]
.sym 32735 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 32736 $auto$alumacc.cc:474:replace_alu$3964.C[6]
.sym 32738 $auto$alumacc.cc:474:replace_alu$3964.C[8]
.sym 32740 csrbank4_tuning_word0_w[7]
.sym 32741 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 32742 $auto$alumacc.cc:474:replace_alu$3964.C[7]
.sym 32746 $abc$42206$n5188
.sym 32747 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 32748 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 32749 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 32750 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 32751 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 32752 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 32753 interface4_bank_bus_dat_r[6]
.sym 32757 $abc$42206$n7422
.sym 32758 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 32759 csrbank4_tuning_word2_w[2]
.sym 32761 sram_bus_dat_w[5]
.sym 32762 csrbank4_tuning_word1_w[2]
.sym 32763 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 32765 $abc$42206$n7418
.sym 32766 csrbank2_reload2_w[1]
.sym 32767 sram_bus_dat_w[2]
.sym 32768 sram_bus_adr[0]
.sym 32769 csrbank4_tuning_word0_w[0]
.sym 32770 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 32772 csrbank4_tuning_word2_w[3]
.sym 32773 $abc$42206$n6097
.sym 32779 $abc$42206$n114
.sym 32782 $auto$alumacc.cc:474:replace_alu$3964.C[8]
.sym 32789 csrbank4_tuning_word1_w[6]
.sym 32794 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 32795 csrbank4_tuning_word1_w[7]
.sym 32798 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 32800 csrbank4_tuning_word1_w[3]
.sym 32803 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 32805 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 32806 csrbank4_tuning_word1_w[0]
.sym 32808 csrbank4_tuning_word1_w[1]
.sym 32810 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 32811 csrbank4_tuning_word1_w[2]
.sym 32812 csrbank4_tuning_word1_w[4]
.sym 32813 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 32815 csrbank4_tuning_word1_w[5]
.sym 32816 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 32818 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 32819 $auto$alumacc.cc:474:replace_alu$3964.C[9]
.sym 32821 csrbank4_tuning_word1_w[0]
.sym 32822 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 32823 $auto$alumacc.cc:474:replace_alu$3964.C[8]
.sym 32825 $auto$alumacc.cc:474:replace_alu$3964.C[10]
.sym 32827 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 32828 csrbank4_tuning_word1_w[1]
.sym 32829 $auto$alumacc.cc:474:replace_alu$3964.C[9]
.sym 32831 $auto$alumacc.cc:474:replace_alu$3964.C[11]
.sym 32833 csrbank4_tuning_word1_w[2]
.sym 32834 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 32835 $auto$alumacc.cc:474:replace_alu$3964.C[10]
.sym 32837 $auto$alumacc.cc:474:replace_alu$3964.C[12]
.sym 32839 csrbank4_tuning_word1_w[3]
.sym 32840 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 32841 $auto$alumacc.cc:474:replace_alu$3964.C[11]
.sym 32843 $auto$alumacc.cc:474:replace_alu$3964.C[13]
.sym 32845 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 32846 csrbank4_tuning_word1_w[4]
.sym 32847 $auto$alumacc.cc:474:replace_alu$3964.C[12]
.sym 32849 $auto$alumacc.cc:474:replace_alu$3964.C[14]
.sym 32851 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 32852 csrbank4_tuning_word1_w[5]
.sym 32853 $auto$alumacc.cc:474:replace_alu$3964.C[13]
.sym 32855 $auto$alumacc.cc:474:replace_alu$3964.C[15]
.sym 32857 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 32858 csrbank4_tuning_word1_w[6]
.sym 32859 $auto$alumacc.cc:474:replace_alu$3964.C[14]
.sym 32861 $auto$alumacc.cc:474:replace_alu$3964.C[16]
.sym 32863 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 32864 csrbank4_tuning_word1_w[7]
.sym 32865 $auto$alumacc.cc:474:replace_alu$3964.C[15]
.sym 32869 csrbank4_tuning_word2_w[5]
.sym 32870 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 32871 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 32872 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 32873 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 32874 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 32875 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 32876 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 32882 $abc$42206$n7019
.sym 32883 $abc$42206$n2145
.sym 32885 csrbank2_load0_w[5]
.sym 32886 interface4_bank_bus_dat_r[6]
.sym 32887 sram_bus_dat_w[7]
.sym 32888 sram_bus_dat_w[0]
.sym 32889 csrbank2_load2_w[5]
.sym 32890 sram_bus_adr[1]
.sym 32891 csrbank4_tuning_word1_w[7]
.sym 32893 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 32894 $abc$42206$n6111
.sym 32895 csrbank4_tuning_word3_w[4]
.sym 32898 $abc$42206$n2075
.sym 32899 csrbank4_tuning_word3_w[0]
.sym 32900 sram_bus_dat_w[5]
.sym 32901 csrbank4_tuning_word3_w[2]
.sym 32903 basesoc_uart_phy_tx_busy
.sym 32904 $abc$42206$n4628_1
.sym 32905 $auto$alumacc.cc:474:replace_alu$3964.C[16]
.sym 32912 csrbank4_tuning_word2_w[1]
.sym 32917 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 32919 csrbank4_tuning_word2_w[0]
.sym 32922 csrbank4_tuning_word2_w[7]
.sym 32923 csrbank4_tuning_word2_w[6]
.sym 32926 csrbank4_tuning_word2_w[5]
.sym 32927 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 32928 csrbank4_tuning_word2_w[4]
.sym 32929 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 32930 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 32931 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 32932 csrbank4_tuning_word2_w[3]
.sym 32934 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 32935 csrbank4_tuning_word2_w[2]
.sym 32938 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 32940 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 32942 $auto$alumacc.cc:474:replace_alu$3964.C[17]
.sym 32944 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 32945 csrbank4_tuning_word2_w[0]
.sym 32946 $auto$alumacc.cc:474:replace_alu$3964.C[16]
.sym 32948 $auto$alumacc.cc:474:replace_alu$3964.C[18]
.sym 32950 csrbank4_tuning_word2_w[1]
.sym 32951 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 32952 $auto$alumacc.cc:474:replace_alu$3964.C[17]
.sym 32954 $auto$alumacc.cc:474:replace_alu$3964.C[19]
.sym 32956 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 32957 csrbank4_tuning_word2_w[2]
.sym 32958 $auto$alumacc.cc:474:replace_alu$3964.C[18]
.sym 32960 $auto$alumacc.cc:474:replace_alu$3964.C[20]
.sym 32962 csrbank4_tuning_word2_w[3]
.sym 32963 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 32964 $auto$alumacc.cc:474:replace_alu$3964.C[19]
.sym 32966 $auto$alumacc.cc:474:replace_alu$3964.C[21]
.sym 32968 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 32969 csrbank4_tuning_word2_w[4]
.sym 32970 $auto$alumacc.cc:474:replace_alu$3964.C[20]
.sym 32972 $auto$alumacc.cc:474:replace_alu$3964.C[22]
.sym 32974 csrbank4_tuning_word2_w[5]
.sym 32975 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 32976 $auto$alumacc.cc:474:replace_alu$3964.C[21]
.sym 32978 $auto$alumacc.cc:474:replace_alu$3964.C[23]
.sym 32980 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 32981 csrbank4_tuning_word2_w[6]
.sym 32982 $auto$alumacc.cc:474:replace_alu$3964.C[22]
.sym 32984 $auto$alumacc.cc:474:replace_alu$3964.C[24]
.sym 32986 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 32987 csrbank4_tuning_word2_w[7]
.sym 32988 $auto$alumacc.cc:474:replace_alu$3964.C[23]
.sym 32992 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 32993 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 32994 $abc$42206$n2331
.sym 32995 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 32996 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 32997 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 32998 $abc$42206$n5122_1
.sym 32999 $abc$42206$n6310
.sym 33004 sram_bus_dat_w[7]
.sym 33006 $abc$42206$n7613
.sym 33009 sram_bus_dat_w[5]
.sym 33011 csrbank4_tuning_word2_w[5]
.sym 33012 csrbank2_reload1_w[3]
.sym 33013 csrbank2_en0_w
.sym 33016 csrbank2_load2_w[1]
.sym 33017 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 33022 $PACKER_VCC_NET_$glb_clk
.sym 33026 spiflash_bitbang_storage_full[1]
.sym 33027 $abc$42206$n6309_1
.sym 33028 $auto$alumacc.cc:474:replace_alu$3964.C[24]
.sym 33039 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 33043 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 33044 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 33045 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 33046 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 33047 csrbank4_tuning_word3_w[1]
.sym 33048 csrbank4_tuning_word3_w[3]
.sym 33050 csrbank4_tuning_word3_w[5]
.sym 33052 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 33053 csrbank4_tuning_word3_w[6]
.sym 33055 csrbank4_tuning_word3_w[4]
.sym 33059 csrbank4_tuning_word3_w[0]
.sym 33060 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 33061 csrbank4_tuning_word3_w[2]
.sym 33062 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 33063 csrbank4_tuning_word3_w[7]
.sym 33065 $auto$alumacc.cc:474:replace_alu$3964.C[25]
.sym 33067 csrbank4_tuning_word3_w[0]
.sym 33068 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 33069 $auto$alumacc.cc:474:replace_alu$3964.C[24]
.sym 33071 $auto$alumacc.cc:474:replace_alu$3964.C[26]
.sym 33073 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 33074 csrbank4_tuning_word3_w[1]
.sym 33075 $auto$alumacc.cc:474:replace_alu$3964.C[25]
.sym 33077 $auto$alumacc.cc:474:replace_alu$3964.C[27]
.sym 33079 csrbank4_tuning_word3_w[2]
.sym 33080 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 33081 $auto$alumacc.cc:474:replace_alu$3964.C[26]
.sym 33083 $auto$alumacc.cc:474:replace_alu$3964.C[28]
.sym 33085 csrbank4_tuning_word3_w[3]
.sym 33086 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 33087 $auto$alumacc.cc:474:replace_alu$3964.C[27]
.sym 33089 $auto$alumacc.cc:474:replace_alu$3964.C[29]
.sym 33091 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 33092 csrbank4_tuning_word3_w[4]
.sym 33093 $auto$alumacc.cc:474:replace_alu$3964.C[28]
.sym 33095 $auto$alumacc.cc:474:replace_alu$3964.C[30]
.sym 33097 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 33098 csrbank4_tuning_word3_w[5]
.sym 33099 $auto$alumacc.cc:474:replace_alu$3964.C[29]
.sym 33101 $auto$alumacc.cc:474:replace_alu$3964.C[31]
.sym 33103 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 33104 csrbank4_tuning_word3_w[6]
.sym 33105 $auto$alumacc.cc:474:replace_alu$3964.C[30]
.sym 33107 $nextpnr_ICESTORM_LC_12$I3
.sym 33109 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 33110 csrbank4_tuning_word3_w[7]
.sym 33111 $auto$alumacc.cc:474:replace_alu$3964.C[31]
.sym 33115 $abc$42206$n5776
.sym 33116 $PACKER_VCC_NET_$glb_clk
.sym 33117 basesoc_timer0_value[31]
.sym 33118 $abc$42206$n6254_1
.sym 33119 $abc$42206$n5164
.sym 33120 $PACKER_VCC_NET_$glb_clk
.sym 33121 basesoc_timer0_value[10]
.sym 33122 $abc$42206$n5388
.sym 33123 csrbank2_reload2_w[2]
.sym 33124 storage[10][3]
.sym 33128 csrbank2_reload1_w[0]
.sym 33129 sram_bus_dat_w[7]
.sym 33131 csrbank4_tuning_word2_w[1]
.sym 33132 $abc$42206$n5692
.sym 33133 csrbank4_tuning_word2_w[7]
.sym 33135 csrbank2_reload1_w[3]
.sym 33139 $abc$42206$n2331
.sym 33140 $abc$42206$n4754_1
.sym 33141 csrbank2_en0_w
.sym 33143 $abc$42206$n4628_1
.sym 33144 sram_bus_dat_w[1]
.sym 33146 sram_bus_dat_w[3]
.sym 33148 $abc$42206$n4637
.sym 33150 storage[11][5]
.sym 33151 $nextpnr_ICESTORM_LC_12$I3
.sym 33165 $abc$42206$n6101
.sym 33166 $abc$42206$n6103
.sym 33167 $abc$42206$n6105
.sym 33168 $abc$42206$n6107
.sym 33169 $abc$42206$n6109
.sym 33171 $abc$42206$n6113
.sym 33173 $abc$42206$n4591
.sym 33175 basesoc_uart_phy_tx_busy
.sym 33185 $abc$42206$n4594_1
.sym 33192 $nextpnr_ICESTORM_LC_12$I3
.sym 33195 $abc$42206$n4591
.sym 33196 $abc$42206$n4594_1
.sym 33201 $abc$42206$n6105
.sym 33204 basesoc_uart_phy_tx_busy
.sym 33207 $abc$42206$n6103
.sym 33209 basesoc_uart_phy_tx_busy
.sym 33214 $abc$42206$n6107
.sym 33216 basesoc_uart_phy_tx_busy
.sym 33221 basesoc_uart_phy_tx_busy
.sym 33222 $abc$42206$n6101
.sym 33226 basesoc_uart_phy_tx_busy
.sym 33227 $abc$42206$n6109
.sym 33231 basesoc_uart_phy_tx_busy
.sym 33232 $abc$42206$n6113
.sym 33236 sys_clk_$glb_clk
.sym 33237 sys_rst_$glb_sr
.sym 33238 csrbank2_load1_w[3]
.sym 33239 csrbank2_load1_w[7]
.sym 33240 $abc$42206$n2317
.sym 33241 csrbank2_load1_w[0]
.sym 33242 $abc$42206$n2323
.sym 33243 $abc$42206$n6309_1
.sym 33244 csrbank2_load1_w[6]
.sym 33245 csrbank2_load1_w[4]
.sym 33251 csrbank2_load3_w[3]
.sym 33253 basesoc_timer0_value[3]
.sym 33255 $abc$42206$n5388
.sym 33256 csrbank2_reload0_w[2]
.sym 33258 csrbank2_reload3_w[7]
.sym 33261 basesoc_timer0_value[31]
.sym 33269 csrbank2_load1_w[4]
.sym 33272 spiflash_bitbang_storage_full[0]
.sym 33282 sram_bus_dat_w[2]
.sym 33283 sram_bus_dat_w[0]
.sym 33290 $abc$42206$n2351
.sym 33304 sram_bus_dat_w[1]
.sym 33306 sram_bus_dat_w[3]
.sym 33321 sram_bus_dat_w[0]
.sym 33345 sram_bus_dat_w[1]
.sym 33351 sram_bus_dat_w[2]
.sym 33355 sram_bus_dat_w[3]
.sym 33358 $abc$42206$n2351
.sym 33359 sys_clk_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33364 storage[11][3]
.sym 33366 storage[11][5]
.sym 33373 $abc$42206$n7422
.sym 33374 $abc$42206$n6301_1
.sym 33376 sram_bus_dat_w[0]
.sym 33377 csrbank2_reload1_w[7]
.sym 33380 storage[2][2]
.sym 33381 storage[2][6]
.sym 33382 $abc$42206$n5327_1
.sym 33384 sram_bus_dat_w[7]
.sym 33388 sram_bus_dat_w[5]
.sym 33411 sram_bus_dat_w[0]
.sym 33423 $abc$42206$n7422
.sym 33429 $abc$42206$n2331
.sym 33444 sram_bus_dat_w[0]
.sym 33472 $abc$42206$n7422
.sym 33481 $abc$42206$n2331
.sym 33482 sys_clk_$glb_clk
.sym 33483 sys_rst_$glb_sr
.sym 33494 csrbank4_tuning_word3_w[7]
.sym 33496 csrbank2_en0_w
.sym 33497 $abc$42206$n2315
.sym 33498 csrbank4_tuning_word3_w[6]
.sym 33500 $abc$42206$n7617
.sym 33502 csrbank2_load0_w[0]
.sym 33584 lm32_cpu.load_store_unit.store_data_m[2]
.sym 33585 $abc$42206$n2396
.sym 33589 lm32_cpu.load_store_unit.store_data_m[11]
.sym 33590 lm32_cpu.pc_d[16]
.sym 33591 lm32_cpu.pc_d[19]
.sym 33595 lm32_cpu.pc_x[10]
.sym 33597 $abc$42206$n4920
.sym 33598 $abc$42206$n4750_1
.sym 33600 slave_sel_r[2]
.sym 33601 lm32_cpu.branch_target_x[4]
.sym 33605 lm32_cpu.store_operand_x[27]
.sym 33606 lm32_cpu.branch_target_d[15]
.sym 33608 lm32_cpu.load_store_unit.store_data_m[19]
.sym 33614 lm32_cpu.pc_f[4]
.sym 33615 spram_bus_adr[3]
.sym 33619 lm32_cpu.size_x[1]
.sym 33641 $abc$42206$n4750_1
.sym 33642 lm32_cpu.pc_f[4]
.sym 33644 $abc$42206$n2127
.sym 33646 lm32_cpu.load_store_unit.store_data_m[13]
.sym 33653 lm32_cpu.load_store_unit.store_data_m[15]
.sym 33655 lm32_cpu.load_store_unit.store_data_m[11]
.sym 33661 lm32_cpu.load_store_unit.store_data_m[11]
.sym 33668 lm32_cpu.pc_f[4]
.sym 33680 lm32_cpu.load_store_unit.store_data_m[15]
.sym 33683 lm32_cpu.load_store_unit.store_data_m[13]
.sym 33704 $abc$42206$n4750_1
.sym 33705 $abc$42206$n2127
.sym 33706 sys_clk_$glb_clk
.sym 33707 lm32_cpu.rst_i_$glb_sr
.sym 33712 $abc$42206$n4935
.sym 33714 lm32_cpu.branch_target_d[6]
.sym 33715 storage_1[8][2]
.sym 33716 $abc$42206$n4207_1
.sym 33718 slave_sel_r[1]
.sym 33721 $abc$42206$n5077_1
.sym 33722 $abc$42206$n5077_1
.sym 33723 lm32_cpu.operand_m[22]
.sym 33724 lm32_cpu.branch_target_x[20]
.sym 33725 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 33726 spram_bus_adr[0]
.sym 33727 spram_bus_adr[5]
.sym 33728 spram_bus_adr[0]
.sym 33730 lm32_cpu.load_store_unit.store_data_x[11]
.sym 33731 lm32_cpu.load_store_unit.store_data_m[2]
.sym 33732 lm32_cpu.pc_f[11]
.sym 33733 $abc$42206$n4750_1
.sym 33734 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 33735 $PACKER_GND_NET
.sym 33747 $abc$42206$n4848
.sym 33749 $abc$42206$n3199_1
.sym 33755 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 33756 lm32_cpu.pc_d[7]
.sym 33761 slave_sel_r[1]
.sym 33765 lm32_cpu.pc_f[4]
.sym 33766 lm32_cpu.load_store_unit.store_data_m[13]
.sym 33767 grant
.sym 33769 slave_sel_r[1]
.sym 33771 lm32_cpu.pc_f[14]
.sym 33773 lm32_cpu.load_store_unit.store_data_m[25]
.sym 33774 $abc$42206$n4848
.sym 33775 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 33776 lm32_cpu.instruction_unit.instruction_d[30]
.sym 33793 lm32_cpu.pc_d[1]
.sym 33806 $abc$42206$n3199_1
.sym 33807 $abc$42206$n2396
.sym 33811 $abc$42206$n5288
.sym 33815 lm32_cpu.branch_target_d[15]
.sym 33816 spram_bus_adr[3]
.sym 33828 lm32_cpu.branch_target_d[15]
.sym 33834 lm32_cpu.pc_d[1]
.sym 33843 spram_bus_adr[3]
.sym 33861 $abc$42206$n3199_1
.sym 33867 $abc$42206$n5288
.sym 33868 $abc$42206$n2396
.sym 33869 sys_clk_$glb_clk
.sym 33871 $abc$42206$n3261_1
.sym 33872 $abc$42206$n3252_1
.sym 33873 lm32_cpu.size_d[0]
.sym 33874 $abc$42206$n3250
.sym 33875 lm32_cpu.size_d[1]
.sym 33876 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 33877 $abc$42206$n3260_1
.sym 33878 $abc$42206$n5087
.sym 33883 spiflash_sr[4]
.sym 33884 lm32_cpu.load_store_unit.store_data_m[19]
.sym 33885 lm32_cpu.pc_x[10]
.sym 33886 storage_1[8][2]
.sym 33887 storage_1[5][2]
.sym 33888 spram_bus_adr[6]
.sym 33889 $abc$42206$n3435_1
.sym 33890 lm32_cpu.pc_d[5]
.sym 33891 $abc$42206$n4712_1
.sym 33892 $abc$42206$n7030
.sym 33893 lm32_cpu.pc_d[5]
.sym 33894 lm32_cpu.pc_d[6]
.sym 33895 lm32_cpu.load_store_unit.store_data_m[27]
.sym 33896 $abc$42206$n4693
.sym 33897 $abc$42206$n5288
.sym 33898 $abc$42206$n4194_1
.sym 33899 $abc$42206$n4851
.sym 33900 $abc$42206$n5731_1
.sym 33901 lm32_cpu.scall_x
.sym 33902 lm32_cpu.pc_d[23]
.sym 33903 lm32_cpu.pc_f[3]
.sym 33905 lm32_cpu.instruction_unit.pc_a[20]
.sym 33906 lm32_cpu.pc_f[0]
.sym 33910 $abc$42206$n3222_1_$glb_clk
.sym 33913 lm32_cpu.scall_d
.sym 33916 $abc$42206$n5731_1
.sym 33918 $abc$42206$n3222_1_$glb_clk
.sym 33919 $abc$42206$n4194_1
.sym 33920 $abc$42206$n3200_1
.sym 33922 lm32_cpu.pc_d[1]
.sym 33923 lm32_cpu.pc_d[7]
.sym 33924 $abc$42206$n3282_1
.sym 33926 spiflash_sr[10]
.sym 33927 slave_sel_r[1]
.sym 33928 lm32_cpu.store_operand_x[27]
.sym 33937 $abc$42206$n3252_1
.sym 33945 $abc$42206$n3252_1
.sym 33946 $abc$42206$n3282_1
.sym 33953 $abc$42206$n4194_1
.sym 33954 $abc$42206$n3222_1_$glb_clk
.sym 33959 lm32_cpu.pc_d[7]
.sym 33963 lm32_cpu.pc_d[1]
.sym 33978 lm32_cpu.store_operand_x[27]
.sym 33981 $abc$42206$n5731_1
.sym 33982 spiflash_sr[10]
.sym 33983 slave_sel_r[1]
.sym 33984 $abc$42206$n3200_1
.sym 33987 lm32_cpu.scall_d
.sym 33991 $abc$42206$n2400_$glb_ce
.sym 33992 sys_clk_$glb_clk
.sym 33993 lm32_cpu.rst_i_$glb_sr
.sym 33994 lm32_cpu.w_result_sel_load_d
.sym 33995 $abc$42206$n5075_1
.sym 33996 lm32_cpu.pc_f[1]
.sym 33997 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 33998 lm32_cpu.instruction_unit.pc_a[1]
.sym 33999 $abc$42206$n4850
.sym 34000 $abc$42206$n3253
.sym 34001 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 34002 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 34003 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 34005 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 34006 lm32_cpu.pc_f[3]
.sym 34007 shared_dat_r[19]
.sym 34008 lm32_cpu.instruction_unit.instruction_d[31]
.sym 34009 $abc$42206$n3249_1
.sym 34010 lm32_cpu.valid_x
.sym 34011 csrbank3_rxempty_w
.sym 34012 lm32_cpu.pc_x[7]
.sym 34013 $abc$42206$n3262_1
.sym 34014 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 34015 $abc$42206$n3252_1
.sym 34016 $abc$42206$n3200_1
.sym 34017 $abc$42206$n3247
.sym 34018 lm32_cpu.pc_x[10]
.sym 34019 lm32_cpu.load_store_unit.store_data_x[11]
.sym 34021 lm32_cpu.pc_x[1]
.sym 34022 $abc$42206$n4693
.sym 34023 $abc$42206$n3253
.sym 34024 lm32_cpu.pc_d[2]
.sym 34025 lm32_cpu.store_operand_x[27]
.sym 34026 lm32_cpu.operand_m[3]
.sym 34027 lm32_cpu.pc_x[13]
.sym 34028 lm32_cpu.operand_1_x[15]
.sym 34029 $abc$42206$n5075_1
.sym 34033 $PACKER_VCC_NET_$glb_clk
.sym 34035 lm32_cpu.valid_d
.sym 34038 lm32_cpu.pc_f[0]
.sym 34041 $PACKER_VCC_NET_$glb_clk
.sym 34042 lm32_cpu.instruction_unit.pc_a[0]
.sym 34049 $abc$42206$n3260_1
.sym 34052 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 34053 $abc$42206$n2075
.sym 34054 $abc$42206$n3224_1
.sym 34057 $abc$42206$n4693
.sym 34059 lm32_cpu.branch_target_d[0]
.sym 34063 $abc$42206$n4135
.sym 34064 lm32_cpu.instruction_unit.instruction_d[2]
.sym 34065 lm32_cpu.instruction_unit.pc_a[6]
.sym 34066 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 34069 lm32_cpu.instruction_unit.pc_a[6]
.sym 34076 $abc$42206$n3260_1
.sym 34077 lm32_cpu.instruction_unit.instruction_d[2]
.sym 34080 $abc$42206$n4693
.sym 34081 $abc$42206$n4135
.sym 34083 lm32_cpu.branch_target_d[0]
.sym 34086 lm32_cpu.instruction_unit.pc_a[0]
.sym 34092 $PACKER_VCC_NET_$glb_clk
.sym 34093 lm32_cpu.pc_f[0]
.sym 34101 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 34104 lm32_cpu.valid_d
.sym 34105 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 34110 $abc$42206$n3224_1
.sym 34111 lm32_cpu.valid_d
.sym 34114 $abc$42206$n2075
.sym 34115 sys_clk_$glb_clk
.sym 34116 lm32_cpu.rst_i_$glb_sr
.sym 34117 $abc$42206$n4207_1
.sym 34118 $abc$42206$n4853
.sym 34119 lm32_cpu.instruction_unit.pc_a[13]
.sym 34120 $abc$42206$n4887_1
.sym 34121 csrbank3_ev_enable0_w[0]
.sym 34122 lm32_cpu.instruction_unit.pc_a[2]
.sym 34123 lm32_cpu.instruction_unit.pc_a[6]
.sym 34124 csrbank3_ev_enable0_w[1]
.sym 34126 lm32_cpu.instruction_unit.instruction_d[12]
.sym 34127 lm32_cpu.instruction_unit.instruction_d[12]
.sym 34129 $abc$42206$n3247
.sym 34130 storage_1[1][6]
.sym 34131 $abc$42206$n2127
.sym 34132 lm32_cpu.instruction_unit.instruction_d[12]
.sym 34133 lm32_cpu.scall_d
.sym 34134 $abc$42206$n3222_1
.sym 34135 lm32_cpu.pc_d[10]
.sym 34136 lm32_cpu.w_result_sel_load_d
.sym 34137 spiflash_sr[9]
.sym 34138 shared_dat_r[22]
.sym 34139 $abc$42206$n4914
.sym 34140 grant
.sym 34141 $abc$42206$n2396
.sym 34142 lm32_cpu.pc_d[7]
.sym 34143 $abc$42206$n2257
.sym 34144 lm32_cpu.pc_f[4]
.sym 34145 spram_bus_adr[11]
.sym 34146 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 34147 lm32_cpu.pc_d[0]
.sym 34148 csrbank3_ev_enable0_w[1]
.sym 34149 $abc$42206$n3253
.sym 34150 $abc$42206$n4693
.sym 34151 slave_sel_r[1]
.sym 34152 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 34161 lm32_cpu.pc_f[0]
.sym 34166 lm32_cpu.pc_f[11]
.sym 34172 lm32_cpu.instruction_unit.pc_a[4]
.sym 34176 lm32_cpu.instruction_unit.pc_a[13]
.sym 34177 lm32_cpu.instruction_unit.pc_a[11]
.sym 34185 $abc$42206$n2075
.sym 34186 lm32_cpu.instruction_unit.pc_a[3]
.sym 34189 lm32_cpu.instruction_unit.pc_a[9]
.sym 34194 lm32_cpu.instruction_unit.pc_a[4]
.sym 34199 lm32_cpu.instruction_unit.pc_a[4]
.sym 34204 lm32_cpu.instruction_unit.pc_a[11]
.sym 34210 lm32_cpu.instruction_unit.pc_a[13]
.sym 34216 lm32_cpu.instruction_unit.pc_a[3]
.sym 34223 lm32_cpu.pc_f[11]
.sym 34229 lm32_cpu.instruction_unit.pc_a[9]
.sym 34235 lm32_cpu.pc_f[0]
.sym 34237 $abc$42206$n2075
.sym 34238 sys_clk_$glb_clk
.sym 34239 lm32_cpu.rst_i_$glb_sr
.sym 34240 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 34241 $abc$42206$n4863
.sym 34242 lm32_cpu.operand_m[3]
.sym 34243 lm32_cpu.instruction_unit.pc_a[11]
.sym 34244 lm32_cpu.load_store_unit.store_data_m[27]
.sym 34245 $abc$42206$n4875_1
.sym 34246 $abc$42206$n4854
.sym 34247 lm32_cpu.instruction_unit.pc_a[9]
.sym 34248 lm32_cpu.pc_x[28]
.sym 34250 spram_bus_adr[3]
.sym 34251 lm32_cpu.pc_x[28]
.sym 34252 lm32_cpu.pc_f[4]
.sym 34253 $abc$42206$n4137
.sym 34254 slave_sel_r[0]
.sym 34255 lm32_cpu.pc_f[9]
.sym 34256 $abc$42206$n2396
.sym 34258 $abc$42206$n4812
.sym 34259 $abc$42206$n4139
.sym 34260 lm32_cpu.pc_x[22]
.sym 34261 $abc$42206$n3198_1
.sym 34262 lm32_cpu.pc_f[3]
.sym 34263 $abc$42206$n3228_1
.sym 34264 lm32_cpu.pc_f[14]
.sym 34265 grant
.sym 34266 $abc$42206$n3198_1
.sym 34267 $abc$42206$n4848
.sym 34268 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 34269 lm32_cpu.load_store_unit.store_data_m[25]
.sym 34270 lm32_cpu.instruction_unit.pc_a[2]
.sym 34271 slave_sel_r[1]
.sym 34272 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 34273 $abc$42206$n2079
.sym 34274 $abc$42206$n4020_1
.sym 34275 lm32_cpu.load_store_unit.store_data_m[13]
.sym 34281 spiflash_sr[0]
.sym 34283 lm32_cpu.pc_d[5]
.sym 34285 $abc$42206$n3252_1
.sym 34286 $abc$42206$n4860
.sym 34287 slave_sel_r[1]
.sym 34288 lm32_cpu.branch_target_d[4]
.sym 34291 $abc$42206$n4812
.sym 34292 lm32_cpu.x_bypass_enable_x
.sym 34293 basesoc_bus_wishbone_dat_r[0]
.sym 34294 $abc$42206$n3224_1
.sym 34296 lm32_cpu.pc_d[2]
.sym 34298 $abc$42206$n4859
.sym 34299 lm32_cpu.pc_d[10]
.sym 34301 $abc$42206$n3905_1
.sym 34303 $abc$42206$n4139
.sym 34305 slave_sel_r[0]
.sym 34309 $abc$42206$n3253
.sym 34310 $abc$42206$n4693
.sym 34316 lm32_cpu.pc_d[10]
.sym 34321 $abc$42206$n4693
.sym 34322 lm32_cpu.branch_target_d[4]
.sym 34323 $abc$42206$n4139
.sym 34326 $abc$42206$n3252_1
.sym 34328 lm32_cpu.x_bypass_enable_x
.sym 34329 $abc$42206$n3253
.sym 34332 $abc$42206$n4812
.sym 34333 $abc$42206$n3905_1
.sym 34334 lm32_cpu.branch_target_d[4]
.sym 34338 spiflash_sr[0]
.sym 34339 slave_sel_r[0]
.sym 34340 slave_sel_r[1]
.sym 34341 basesoc_bus_wishbone_dat_r[0]
.sym 34347 lm32_cpu.pc_d[5]
.sym 34351 $abc$42206$n4859
.sym 34352 $abc$42206$n3224_1
.sym 34353 $abc$42206$n4860
.sym 34359 lm32_cpu.pc_d[2]
.sym 34360 $abc$42206$n2400_$glb_ce
.sym 34361 sys_clk_$glb_clk
.sym 34362 lm32_cpu.rst_i_$glb_sr
.sym 34363 lm32_cpu.instruction_unit.instruction_d[3]
.sym 34364 lm32_cpu.branch_target_d[0]
.sym 34365 $abc$42206$n4935
.sym 34366 lm32_cpu.pc_f[11]
.sym 34367 lm32_cpu.pc_f[9]
.sym 34368 lm32_cpu.pc_d[3]
.sym 34369 lm32_cpu.pc_f[20]
.sym 34370 lm32_cpu.pc_d[4]
.sym 34372 lm32_cpu.size_x[0]
.sym 34373 lm32_cpu.size_x[0]
.sym 34375 $abc$42206$n4712_1
.sym 34376 lm32_cpu.pc_x[7]
.sym 34377 $abc$42206$n4693
.sym 34378 lm32_cpu.size_x[1]
.sym 34379 $abc$42206$n4812
.sym 34381 basesoc_bus_wishbone_dat_r[0]
.sym 34382 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34383 $abc$42206$n4848
.sym 34384 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 34385 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 34386 lm32_cpu.x_result[3]
.sym 34387 lm32_cpu.branch_predict_d
.sym 34388 $abc$42206$n4693
.sym 34389 lm32_cpu.instruction_unit.instruction_d[11]
.sym 34390 $abc$42206$n3435_1
.sym 34391 lm32_cpu.load_store_unit.store_data_m[27]
.sym 34392 $abc$42206$n4207_1
.sym 34393 $abc$42206$n5288
.sym 34394 $abc$42206$n3242_1
.sym 34395 slave_sel_r[1]
.sym 34396 $abc$42206$n3237_1
.sym 34397 lm32_cpu.pc_f[3]
.sym 34398 lm32_cpu.pc_d[23]
.sym 34406 lm32_cpu.pc_d[11]
.sym 34413 $abc$42206$n3225_1
.sym 34415 $abc$42206$n3284_1
.sym 34419 lm32_cpu.sign_extend_d
.sym 34420 $abc$42206$n3983_1
.sym 34425 lm32_cpu.pc_d[3]
.sym 34426 lm32_cpu.pc_d[9]
.sym 34427 lm32_cpu.pc_d[4]
.sym 34428 $abc$42206$n3283_1
.sym 34429 lm32_cpu.branch_target_d[0]
.sym 34432 $abc$42206$n4812
.sym 34433 $abc$42206$n3223_1
.sym 34437 $abc$42206$n3225_1
.sym 34439 $abc$42206$n3284_1
.sym 34444 lm32_cpu.pc_d[11]
.sym 34450 lm32_cpu.pc_d[4]
.sym 34455 lm32_cpu.pc_d[3]
.sym 34461 lm32_cpu.sign_extend_d
.sym 34468 lm32_cpu.branch_target_d[0]
.sym 34469 $abc$42206$n4812
.sym 34470 $abc$42206$n3983_1
.sym 34473 lm32_cpu.pc_d[9]
.sym 34480 $abc$42206$n3223_1
.sym 34481 $abc$42206$n3283_1
.sym 34483 $abc$42206$n2400_$glb_ce
.sym 34484 sys_clk_$glb_clk
.sym 34485 lm32_cpu.rst_i_$glb_sr
.sym 34486 $abc$42206$n4898_1
.sym 34487 lm32_cpu.pc_d[15]
.sym 34488 lm32_cpu.pc_d[16]
.sym 34489 lm32_cpu.instruction_unit.instruction_d[9]
.sym 34490 lm32_cpu.instruction_unit.pc_a[17]
.sym 34491 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 34492 lm32_cpu.pc_d[9]
.sym 34493 lm32_cpu.pc_d[14]
.sym 34494 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 34496 $abc$42206$n4920
.sym 34497 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 34498 lm32_cpu.pc_d[0]
.sym 34499 lm32_cpu.pc_f[20]
.sym 34500 lm32_cpu.condition_met_m
.sym 34501 lm32_cpu.pc_f[11]
.sym 34502 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 34503 $abc$42206$n3224_1
.sym 34504 $abc$42206$n2124
.sym 34505 lm32_cpu.instruction_unit.instruction_d[5]
.sym 34506 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 34507 lm32_cpu.instruction_unit.instruction_d[2]
.sym 34508 lm32_cpu.instruction_unit.pc_a[20]
.sym 34509 lm32_cpu.instruction_unit.instruction_d[0]
.sym 34510 lm32_cpu.operand_1_x[15]
.sym 34511 lm32_cpu.pc_f[15]
.sym 34512 $abc$42206$n4902
.sym 34513 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34515 $abc$42206$n4893_1
.sym 34516 lm32_cpu.operand_1_x[15]
.sym 34517 lm32_cpu.instruction_unit.instruction_d[11]
.sym 34518 lm32_cpu.pc_f[20]
.sym 34519 $abc$42206$n4848
.sym 34520 spram_wren1
.sym 34521 lm32_cpu.operand_m[3]
.sym 34529 lm32_cpu.size_x[1]
.sym 34530 lm32_cpu.branch_target_d[15]
.sym 34532 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 34533 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 34534 grant
.sym 34536 $abc$42206$n4150
.sym 34539 lm32_cpu.load_store_unit.store_data_x[15]
.sym 34541 lm32_cpu.x_result[6]
.sym 34543 $abc$42206$n3906_1
.sym 34544 $abc$42206$n3206_1
.sym 34545 $abc$42206$n2396
.sym 34546 $abc$42206$n4020_1
.sym 34548 $abc$42206$n4693
.sym 34549 $abc$42206$n3199_1
.sym 34551 $abc$42206$n4415_1
.sym 34552 lm32_cpu.size_x[0]
.sym 34553 $abc$42206$n4040
.sym 34554 $abc$42206$n3242_1
.sym 34556 $abc$42206$n3237_1
.sym 34560 $abc$42206$n3242_1
.sym 34561 lm32_cpu.x_result[6]
.sym 34563 $abc$42206$n4415_1
.sym 34566 $abc$42206$n3206_1
.sym 34567 $abc$42206$n3199_1
.sym 34572 lm32_cpu.size_x[1]
.sym 34573 $abc$42206$n4040
.sym 34574 lm32_cpu.size_x[0]
.sym 34575 $abc$42206$n4020_1
.sym 34578 $abc$42206$n4693
.sym 34580 lm32_cpu.branch_target_d[15]
.sym 34581 $abc$42206$n4150
.sym 34587 lm32_cpu.load_store_unit.store_data_x[15]
.sym 34590 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 34591 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 34592 grant
.sym 34596 $abc$42206$n3906_1
.sym 34598 $abc$42206$n3237_1
.sym 34599 lm32_cpu.x_result[6]
.sym 34604 lm32_cpu.x_result[6]
.sym 34606 $abc$42206$n2396
.sym 34607 sys_clk_$glb_clk
.sym 34608 lm32_cpu.rst_i_$glb_sr
.sym 34609 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 34610 lm32_cpu.pc_f[18]
.sym 34611 lm32_cpu.pc_d[20]
.sym 34612 lm32_cpu.pc_d[19]
.sym 34613 lm32_cpu.pc_d[21]
.sym 34614 lm32_cpu.pc_d[23]
.sym 34615 lm32_cpu.pc_d[18]
.sym 34616 lm32_cpu.instruction_unit.pc_a[18]
.sym 34617 $abc$42206$n2075
.sym 34619 $abc$42206$n4750_1
.sym 34620 $abc$42206$n2075
.sym 34621 lm32_cpu.condition_met_m
.sym 34622 lm32_cpu.x_result[17]
.sym 34623 lm32_cpu.x_result[0]
.sym 34624 lm32_cpu.instruction_unit.instruction_d[9]
.sym 34625 $abc$42206$n2124
.sym 34626 lm32_cpu.instruction_unit.instruction_d[14]
.sym 34627 lm32_cpu.instruction_unit.instruction_d[8]
.sym 34628 $abc$42206$n3224_1
.sym 34629 lm32_cpu.branch_target_d[15]
.sym 34630 lm32_cpu.pc_d[11]
.sym 34631 storage[11][4]
.sym 34632 $abc$42206$n4150
.sym 34633 $abc$42206$n6034_1
.sym 34634 lm32_cpu.read_idx_0_d[2]
.sym 34635 $abc$42206$n3199_1
.sym 34636 lm32_cpu.load_store_unit.store_data_x[8]
.sym 34637 lm32_cpu.instruction_unit.pc_a[8]
.sym 34638 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 34639 $abc$42206$n2257
.sym 34640 csrbank3_ev_enable0_w[1]
.sym 34641 spram_bus_adr[11]
.sym 34642 lm32_cpu.interrupt_unit.im[15]
.sym 34643 slave_sel_r[1]
.sym 34644 lm32_cpu.x_result[11]
.sym 34651 lm32_cpu.instruction_unit.instruction_d[31]
.sym 34652 lm32_cpu.pc_f[0]
.sym 34653 $abc$42206$n4892_1
.sym 34655 lm32_cpu.instruction_unit.wb_data_f[15]
.sym 34659 lm32_cpu.read_idx_0_d[1]
.sym 34660 $abc$42206$n3435_1
.sym 34661 lm32_cpu.instruction_unit.pc_a[15]
.sym 34663 lm32_cpu.x_result[2]
.sym 34665 $abc$42206$n3237_1
.sym 34667 $abc$42206$n3984
.sym 34668 $abc$42206$n2075
.sym 34673 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 34675 $abc$42206$n4893_1
.sym 34678 $abc$42206$n3983_1
.sym 34679 $abc$42206$n3224_1
.sym 34681 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34683 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34684 lm32_cpu.instruction_unit.instruction_d[31]
.sym 34685 lm32_cpu.read_idx_0_d[1]
.sym 34689 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 34696 $abc$42206$n3983_1
.sym 34697 lm32_cpu.pc_f[0]
.sym 34698 $abc$42206$n3435_1
.sym 34702 $abc$42206$n3224_1
.sym 34703 $abc$42206$n4892_1
.sym 34704 $abc$42206$n4893_1
.sym 34707 lm32_cpu.x_result[2]
.sym 34709 $abc$42206$n3237_1
.sym 34710 $abc$42206$n3984
.sym 34716 lm32_cpu.instruction_unit.pc_a[15]
.sym 34719 lm32_cpu.instruction_unit.pc_a[15]
.sym 34727 lm32_cpu.instruction_unit.wb_data_f[15]
.sym 34729 $abc$42206$n2075
.sym 34730 sys_clk_$glb_clk
.sym 34731 lm32_cpu.rst_i_$glb_sr
.sym 34732 lm32_cpu.pc_f[28]
.sym 34733 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 34734 lm32_cpu.pc_d[24]
.sym 34735 $abc$42206$n4881_1
.sym 34736 lm32_cpu.pc_f[8]
.sym 34737 $abc$42206$n3964_1
.sym 34738 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 34739 lm32_cpu.pc_d[27]
.sym 34740 $abc$42206$n7013
.sym 34741 shared_dat_r[28]
.sym 34742 $abc$42206$n3592_1
.sym 34743 slave_sel_r[2]
.sym 34744 $abc$42206$n2396
.sym 34746 lm32_cpu.read_idx_0_d[0]
.sym 34747 lm32_cpu.m_result_sel_compare_m
.sym 34748 $abc$42206$n2110
.sym 34749 $abc$42206$n3285_1
.sym 34750 lm32_cpu.load_store_unit.store_data_x[15]
.sym 34751 $abc$42206$n4901_1
.sym 34752 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 34753 lm32_cpu.x_result[14]
.sym 34754 $abc$42206$n6034_1
.sym 34755 lm32_cpu.read_idx_0_d[1]
.sym 34756 $abc$42206$n3802
.sym 34757 grant
.sym 34758 slave_sel_r[1]
.sym 34759 lm32_cpu.load_store_unit.store_data_m[13]
.sym 34760 $abc$42206$n4848
.sym 34761 lm32_cpu.x_result[4]
.sym 34762 $abc$42206$n3734_1
.sym 34763 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 34764 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 34765 lm32_cpu.pc_f[15]
.sym 34766 $abc$42206$n4020_1
.sym 34767 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 34778 lm32_cpu.m_result_sel_compare_m
.sym 34779 $abc$42206$n4848
.sym 34780 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34781 lm32_cpu.pc_x[24]
.sym 34782 lm32_cpu.operand_1_x[15]
.sym 34784 $abc$42206$n2056
.sym 34785 lm32_cpu.operand_1_x[9]
.sym 34786 lm32_cpu.instruction_unit.instruction_d[31]
.sym 34787 lm32_cpu.operand_m[6]
.sym 34788 lm32_cpu.load_store_unit.d_we_o
.sym 34789 $abc$42206$n3237_1
.sym 34791 lm32_cpu.operand_m[3]
.sym 34793 $abc$42206$n6034_1
.sym 34794 lm32_cpu.read_idx_0_d[2]
.sym 34795 grant
.sym 34796 $abc$42206$n5940_1
.sym 34797 $abc$42206$n3966
.sym 34798 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 34799 lm32_cpu.x_result[14]
.sym 34802 $abc$42206$n3735
.sym 34804 $abc$42206$n3907
.sym 34806 $abc$42206$n3907
.sym 34807 lm32_cpu.m_result_sel_compare_m
.sym 34808 $abc$42206$n6034_1
.sym 34809 lm32_cpu.operand_m[6]
.sym 34812 lm32_cpu.pc_x[24]
.sym 34813 $abc$42206$n4848
.sym 34815 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 34820 lm32_cpu.operand_1_x[15]
.sym 34824 lm32_cpu.operand_1_x[9]
.sym 34831 lm32_cpu.read_idx_0_d[2]
.sym 34832 lm32_cpu.instruction_unit.instruction_d[31]
.sym 34833 lm32_cpu.instruction_unit.instruction_d[15]
.sym 34836 $abc$42206$n5940_1
.sym 34837 lm32_cpu.load_store_unit.d_we_o
.sym 34839 grant
.sym 34842 $abc$42206$n6034_1
.sym 34843 lm32_cpu.m_result_sel_compare_m
.sym 34844 lm32_cpu.operand_m[3]
.sym 34845 $abc$42206$n3966
.sym 34848 lm32_cpu.x_result[14]
.sym 34849 $abc$42206$n3735
.sym 34851 $abc$42206$n3237_1
.sym 34852 $abc$42206$n2056
.sym 34853 sys_clk_$glb_clk
.sym 34854 lm32_cpu.rst_i_$glb_sr
.sym 34855 $abc$42206$n4899_1
.sym 34856 lm32_cpu.load_store_unit.store_data_m[5]
.sym 34857 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 34858 lm32_cpu.load_store_unit.store_data_m[24]
.sym 34859 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 34860 lm32_cpu.pc_m[12]
.sym 34861 lm32_cpu.pc_m[20]
.sym 34862 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 34863 lm32_cpu.decoder.branch_offset[23]
.sym 34867 lm32_cpu.branch_target_d[28]
.sym 34869 lm32_cpu.x_result[4]
.sym 34870 lm32_cpu.decoder.branch_offset[24]
.sym 34871 lm32_cpu.operand_m[5]
.sym 34872 $abc$42206$n2056
.sym 34873 $abc$42206$n4682_1
.sym 34874 $abc$42206$n4712_1
.sym 34875 lm32_cpu.x_result[3]
.sym 34876 $abc$42206$n4920
.sym 34877 lm32_cpu.pc_x[24]
.sym 34878 lm32_cpu.pc_d[24]
.sym 34879 slave_sel_r[1]
.sym 34880 $abc$42206$n3242_1
.sym 34881 lm32_cpu.bypass_data_1[4]
.sym 34882 $abc$42206$n3237_1
.sym 34883 $abc$42206$n3242_1
.sym 34884 lm32_cpu.pc_m[20]
.sym 34885 $abc$42206$n3237_1
.sym 34886 lm32_cpu.x_result[17]
.sym 34887 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 34889 lm32_cpu.eba[6]
.sym 34890 $abc$42206$n3907
.sym 34899 $abc$42206$n4432
.sym 34900 $abc$42206$n3677
.sym 34901 $abc$42206$n3242_1
.sym 34902 lm32_cpu.bypass_data_1[27]
.sym 34904 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 34905 $abc$42206$n4848
.sym 34907 grant
.sym 34908 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 34909 lm32_cpu.operand_m[17]
.sym 34910 lm32_cpu.pc_x[15]
.sym 34911 lm32_cpu.m_result_sel_compare_m
.sym 34913 lm32_cpu.branch_target_d[15]
.sym 34914 lm32_cpu.x_result[11]
.sym 34915 $abc$42206$n3237_1
.sym 34916 $abc$42206$n3802
.sym 34918 $abc$42206$n3551_1
.sym 34919 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 34921 lm32_cpu.x_result[4]
.sym 34922 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 34924 $abc$42206$n4812
.sym 34926 $abc$42206$n6037_1
.sym 34931 lm32_cpu.bypass_data_1[27]
.sym 34935 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 34937 $abc$42206$n4812
.sym 34938 $abc$42206$n3551_1
.sym 34941 lm32_cpu.x_result[11]
.sym 34942 $abc$42206$n3237_1
.sym 34943 $abc$42206$n3802
.sym 34947 $abc$42206$n6037_1
.sym 34948 lm32_cpu.m_result_sel_compare_m
.sym 34950 lm32_cpu.operand_m[17]
.sym 34954 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 34955 grant
.sym 34956 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 34959 $abc$42206$n4432
.sym 34961 $abc$42206$n3242_1
.sym 34962 lm32_cpu.x_result[4]
.sym 34966 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 34967 $abc$42206$n4848
.sym 34968 lm32_cpu.pc_x[15]
.sym 34971 lm32_cpu.branch_target_d[15]
.sym 34973 $abc$42206$n4812
.sym 34974 $abc$42206$n3677
.sym 34975 $abc$42206$n2400_$glb_ce
.sym 34976 sys_clk_$glb_clk
.sym 34977 lm32_cpu.rst_i_$glb_sr
.sym 34978 $abc$42206$n3520
.sym 34979 lm32_cpu.load_store_unit.store_data_m[13]
.sym 34980 lm32_cpu.pc_m[5]
.sym 34981 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 34982 $abc$42206$n3515_1
.sym 34983 $abc$42206$n4242
.sym 34984 lm32_cpu.bypass_data_1[26]
.sym 34985 lm32_cpu.operand_m[26]
.sym 34986 lm32_cpu.eba[20]
.sym 34987 lm32_cpu.pc_m[12]
.sym 34988 storage[9][5]
.sym 34989 $abc$42206$n3536_1
.sym 34990 lm32_cpu.x_result[2]
.sym 34991 shared_dat_r[26]
.sym 34992 $abc$42206$n2117
.sym 34993 lm32_cpu.pc_m[12]
.sym 34994 lm32_cpu.pc_d[15]
.sym 34995 lm32_cpu.pc_f[5]
.sym 34996 $abc$42206$n3801_1
.sym 34997 lm32_cpu.instruction_unit.pc_a[8]
.sym 34998 lm32_cpu.bypass_data_1[27]
.sym 35000 $abc$42206$n2396
.sym 35001 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 35002 lm32_cpu.pc_f[26]
.sym 35003 lm32_cpu.branch_target_d[26]
.sym 35005 lm32_cpu.store_operand_x[8]
.sym 35006 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 35007 lm32_cpu.pc_f[28]
.sym 35008 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 35009 $abc$42206$n2396
.sym 35010 lm32_cpu.instruction_unit.instruction_d[11]
.sym 35011 $abc$42206$n4893_1
.sym 35012 $abc$42206$n2396
.sym 35013 $abc$42206$n2396
.sym 35020 $abc$42206$n3970_1
.sym 35021 $abc$42206$n3691
.sym 35022 $abc$42206$n4323
.sym 35023 $abc$42206$n4321
.sym 35025 lm32_cpu.m_result_sel_compare_m
.sym 35026 lm32_cpu.operand_m[2]
.sym 35027 $abc$42206$n3678
.sym 35029 $abc$42206$n6353_1
.sym 35030 $abc$42206$n7422
.sym 35031 lm32_cpu.w_result[26]
.sym 35032 $abc$42206$n4176_1
.sym 35034 $abc$42206$n3519_1
.sym 35035 sram_bus_dat_w[5]
.sym 35038 lm32_cpu.operand_m[22]
.sym 35040 $abc$42206$n3242_1
.sym 35041 lm32_cpu.w_result[3]
.sym 35042 $abc$42206$n3237_1
.sym 35043 $abc$42206$n3985
.sym 35044 $abc$42206$n6037_1
.sym 35046 lm32_cpu.x_result[17]
.sym 35047 $abc$42206$n4241_1
.sym 35050 $abc$42206$n6034_1
.sym 35052 lm32_cpu.w_result[3]
.sym 35053 $abc$42206$n3970_1
.sym 35055 $abc$42206$n6353_1
.sym 35058 lm32_cpu.operand_m[22]
.sym 35059 $abc$42206$n6034_1
.sym 35061 lm32_cpu.m_result_sel_compare_m
.sym 35064 $abc$42206$n6034_1
.sym 35065 $abc$42206$n3985
.sym 35066 lm32_cpu.m_result_sel_compare_m
.sym 35067 lm32_cpu.operand_m[2]
.sym 35073 sram_bus_dat_w[5]
.sym 35076 $abc$42206$n3691
.sym 35077 $abc$42206$n3678
.sym 35078 lm32_cpu.x_result[17]
.sym 35079 $abc$42206$n3237_1
.sym 35082 $abc$42206$n4241_1
.sym 35083 $abc$42206$n4176_1
.sym 35084 lm32_cpu.w_result[26]
.sym 35085 $abc$42206$n6037_1
.sym 35088 lm32_cpu.x_result[17]
.sym 35089 $abc$42206$n3242_1
.sym 35090 $abc$42206$n4321
.sym 35091 $abc$42206$n4323
.sym 35094 $abc$42206$n6353_1
.sym 35095 $abc$42206$n3519_1
.sym 35096 lm32_cpu.w_result[26]
.sym 35097 $abc$42206$n6034_1
.sym 35098 $abc$42206$n7422
.sym 35099 sys_clk_$glb_clk
.sym 35101 $abc$42206$n3570
.sym 35102 $abc$42206$n3556_1
.sym 35103 $abc$42206$n4758_1
.sym 35104 $abc$42206$n4260
.sym 35105 lm32_cpu.memop_pc_w[27]
.sym 35106 lm32_cpu.load_store_unit.store_data_x[8]
.sym 35107 $abc$42206$n3624
.sym 35108 lm32_cpu.memop_pc_w[20]
.sym 35109 lm32_cpu.load_store_unit.store_data_m[19]
.sym 35111 $abc$42206$n3809_1
.sym 35113 lm32_cpu.instruction_unit.instruction_d[14]
.sym 35114 lm32_cpu.bypass_data_1[26]
.sym 35115 $abc$42206$n6353_1
.sym 35116 $abc$42206$n4349
.sym 35117 $abc$42206$n3691
.sym 35118 grant
.sym 35119 lm32_cpu.w_result[26]
.sym 35120 $abc$42206$n4712_1
.sym 35121 lm32_cpu.instruction_unit.instruction_d[8]
.sym 35122 lm32_cpu.operand_m[2]
.sym 35123 $abc$42206$n3677
.sym 35124 $abc$42206$n3970_1
.sym 35125 lm32_cpu.store_operand_x[0]
.sym 35126 lm32_cpu.bypass_data_1[27]
.sym 35127 lm32_cpu.load_store_unit.store_data_x[8]
.sym 35128 lm32_cpu.load_store_unit.store_data_x[8]
.sym 35129 $abc$42206$n6037_1
.sym 35130 $abc$42206$n6037_1
.sym 35131 $abc$42206$n3199_1
.sym 35133 csrbank3_ev_enable0_w[1]
.sym 35134 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 35135 $abc$42206$n2257
.sym 35136 lm32_cpu.load_store_unit.store_data_x[8]
.sym 35143 lm32_cpu.x_result[22]
.sym 35144 $abc$42206$n6037_1
.sym 35145 lm32_cpu.m_result_sel_compare_m
.sym 35146 $abc$42206$n3592_1
.sym 35147 $abc$42206$n4278
.sym 35148 lm32_cpu.size_x[1]
.sym 35151 $abc$42206$n4276
.sym 35152 $abc$42206$n3237_1
.sym 35153 $abc$42206$n3552_1
.sym 35154 $abc$42206$n4040
.sym 35155 $abc$42206$n3242_1
.sym 35156 lm32_cpu.x_result[24]
.sym 35157 $abc$42206$n3237_1
.sym 35158 lm32_cpu.pc_x[28]
.sym 35160 lm32_cpu.size_x[0]
.sym 35163 $abc$42206$n4020_1
.sym 35165 $abc$42206$n3588
.sym 35166 lm32_cpu.operand_m[22]
.sym 35167 $abc$42206$n3556_1
.sym 35169 $abc$42206$n2396
.sym 35176 lm32_cpu.x_result[22]
.sym 35181 $abc$42206$n3588
.sym 35182 $abc$42206$n3237_1
.sym 35183 lm32_cpu.x_result[22]
.sym 35184 $abc$42206$n3592_1
.sym 35188 lm32_cpu.x_result[24]
.sym 35193 $abc$42206$n3237_1
.sym 35194 $abc$42206$n3552_1
.sym 35195 lm32_cpu.x_result[24]
.sym 35196 $abc$42206$n3556_1
.sym 35199 $abc$42206$n3242_1
.sym 35200 lm32_cpu.x_result[22]
.sym 35201 $abc$42206$n4276
.sym 35202 $abc$42206$n4278
.sym 35205 lm32_cpu.m_result_sel_compare_m
.sym 35207 lm32_cpu.operand_m[22]
.sym 35208 $abc$42206$n6037_1
.sym 35211 lm32_cpu.size_x[1]
.sym 35212 $abc$42206$n4040
.sym 35213 lm32_cpu.size_x[0]
.sym 35214 $abc$42206$n4020_1
.sym 35218 lm32_cpu.pc_x[28]
.sym 35221 $abc$42206$n2396
.sym 35222 sys_clk_$glb_clk
.sym 35223 lm32_cpu.rst_i_$glb_sr
.sym 35224 lm32_cpu.bypass_data_1[19]
.sym 35225 lm32_cpu.operand_m[27]
.sym 35226 $abc$42206$n3511
.sym 35227 lm32_cpu.operand_m[19]
.sym 35228 lm32_cpu.pc_m[19]
.sym 35229 $abc$42206$n3496
.sym 35230 $abc$42206$n4305
.sym 35231 $abc$42206$n3461_1
.sym 35232 $abc$42206$n3654_1
.sym 35233 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 35236 $abc$42206$n4812
.sym 35237 $abc$42206$n3624
.sym 35238 lm32_cpu.x_result[8]
.sym 35239 $abc$42206$n4812
.sym 35240 $abc$42206$n3587
.sym 35241 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 35242 $abc$42206$n4425
.sym 35244 $abc$42206$n3551_1
.sym 35246 lm32_cpu.bypass_data_1[22]
.sym 35247 lm32_cpu.x_result[22]
.sym 35248 lm32_cpu.w_result[29]
.sym 35249 $abc$42206$n4020_1
.sym 35250 lm32_cpu.operand_m[28]
.sym 35251 lm32_cpu.w_result[18]
.sym 35252 lm32_cpu.operand_w[29]
.sym 35253 grant
.sym 35254 slave_sel_r[1]
.sym 35255 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 35256 lm32_cpu.branch_target_d[8]
.sym 35257 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 35258 $abc$42206$n4233
.sym 35259 lm32_cpu.store_operand_x[6]
.sym 35265 $abc$42206$n4233
.sym 35266 $abc$42206$n3444_1
.sym 35267 $abc$42206$n3626
.sym 35268 lm32_cpu.x_result[2]
.sym 35269 $abc$42206$n3500_1
.sym 35271 $abc$42206$n4176_1
.sym 35272 $abc$42206$n4232_1
.sym 35273 lm32_cpu.w_result[27]
.sym 35274 $abc$42206$n6353_1
.sym 35276 lm32_cpu.size_x[1]
.sym 35278 lm32_cpu.operand_w[29]
.sym 35281 $abc$42206$n4231_1
.sym 35282 lm32_cpu.size_x[0]
.sym 35283 $abc$42206$n2396
.sym 35286 $abc$42206$n6034_1
.sym 35288 $abc$42206$n3242_1
.sym 35289 lm32_cpu.operand_w[20]
.sym 35290 $abc$42206$n6037_1
.sym 35293 lm32_cpu.x_result[27]
.sym 35294 lm32_cpu.w_result_sel_load_w
.sym 35295 $abc$42206$n3463
.sym 35298 $abc$42206$n4176_1
.sym 35299 lm32_cpu.w_result[27]
.sym 35300 $abc$42206$n6037_1
.sym 35301 $abc$42206$n4232_1
.sym 35306 lm32_cpu.size_x[0]
.sym 35310 lm32_cpu.size_x[1]
.sym 35316 $abc$42206$n6034_1
.sym 35317 $abc$42206$n3500_1
.sym 35318 lm32_cpu.w_result[27]
.sym 35319 $abc$42206$n6353_1
.sym 35322 lm32_cpu.operand_w[29]
.sym 35323 $abc$42206$n3444_1
.sym 35324 lm32_cpu.w_result_sel_load_w
.sym 35325 $abc$42206$n3463
.sym 35330 lm32_cpu.x_result[2]
.sym 35334 $abc$42206$n4231_1
.sym 35335 $abc$42206$n3242_1
.sym 35336 $abc$42206$n4233
.sym 35337 lm32_cpu.x_result[27]
.sym 35340 $abc$42206$n3444_1
.sym 35341 $abc$42206$n3626
.sym 35342 lm32_cpu.operand_w[20]
.sym 35343 lm32_cpu.w_result_sel_load_w
.sym 35344 $abc$42206$n2396
.sym 35345 sys_clk_$glb_clk
.sym 35346 lm32_cpu.rst_i_$glb_sr
.sym 35347 $abc$42206$n4213_1
.sym 35348 $abc$42206$n4772_1
.sym 35349 lm32_cpu.branch_target_x[8]
.sym 35350 $abc$42206$n4294
.sym 35351 lm32_cpu.store_operand_x[9]
.sym 35352 lm32_cpu.store_operand_x[29]
.sym 35353 $abc$42206$n4267_1
.sym 35354 lm32_cpu.store_operand_x[8]
.sym 35362 lm32_cpu.operand_m[19]
.sym 35363 $abc$42206$n3464_1
.sym 35364 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 35365 $abc$42206$n3500_1
.sym 35366 lm32_cpu.load_store_unit.store_data_m[20]
.sym 35367 lm32_cpu.pc_f[17]
.sym 35369 lm32_cpu.w_result[27]
.sym 35370 $abc$42206$n6353_1
.sym 35371 $abc$42206$n6151_1
.sym 35372 lm32_cpu.w_result_sel_load_w
.sym 35373 sram_bus_adr[11]
.sym 35374 $abc$42206$n3237_1
.sym 35375 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 35376 lm32_cpu.w_result[29]
.sym 35377 lm32_cpu.w_result[18]
.sym 35378 lm32_cpu.operand_m[2]
.sym 35379 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 35380 $abc$42206$n3242_1
.sym 35381 $abc$42206$n3444_1
.sym 35382 slave_sel_r[1]
.sym 35388 $abc$42206$n3662
.sym 35389 $abc$42206$n4313
.sym 35390 $abc$42206$n3609
.sym 35394 $abc$42206$n6353_1
.sym 35396 $abc$42206$n6034_1
.sym 35398 lm32_cpu.w_result[21]
.sym 35399 $abc$42206$n2124
.sym 35400 $abc$42206$n4176_1
.sym 35401 $abc$42206$n6037_1
.sym 35403 lm32_cpu.operand_w[18]
.sym 35407 $abc$42206$n3444_1
.sym 35409 lm32_cpu.w_result[30]
.sym 35410 lm32_cpu.operand_m[28]
.sym 35413 $abc$42206$n4204_1
.sym 35414 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 35415 $abc$42206$n3446_1
.sym 35416 lm32_cpu.w_result_sel_load_w
.sym 35417 $abc$42206$n4286
.sym 35419 lm32_cpu.w_result[18]
.sym 35424 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 35427 $abc$42206$n6034_1
.sym 35428 $abc$42206$n6353_1
.sym 35429 lm32_cpu.w_result[30]
.sym 35430 $abc$42206$n3446_1
.sym 35433 lm32_cpu.operand_m[28]
.sym 35439 lm32_cpu.w_result[21]
.sym 35440 $abc$42206$n3609
.sym 35441 $abc$42206$n6034_1
.sym 35442 $abc$42206$n6353_1
.sym 35445 $abc$42206$n6037_1
.sym 35446 $abc$42206$n4313
.sym 35447 lm32_cpu.w_result[18]
.sym 35448 $abc$42206$n4176_1
.sym 35451 $abc$42206$n4176_1
.sym 35452 $abc$42206$n4286
.sym 35453 lm32_cpu.w_result[21]
.sym 35454 $abc$42206$n6037_1
.sym 35457 $abc$42206$n6037_1
.sym 35458 $abc$42206$n4176_1
.sym 35459 $abc$42206$n4204_1
.sym 35460 lm32_cpu.w_result[30]
.sym 35463 lm32_cpu.w_result_sel_load_w
.sym 35464 $abc$42206$n3662
.sym 35465 $abc$42206$n3444_1
.sym 35466 lm32_cpu.operand_w[18]
.sym 35467 $abc$42206$n2124
.sym 35468 sys_clk_$glb_clk
.sym 35469 lm32_cpu.rst_i_$glb_sr
.sym 35470 csrbank2_reload2_w[3]
.sym 35471 $abc$42206$n4249_1
.sym 35472 csrbank2_reload2_w[0]
.sym 35473 $abc$42206$n4407_1
.sym 35474 csrbank2_reload2_w[1]
.sym 35475 $abc$42206$n4571
.sym 35476 $abc$42206$n3864_1
.sym 35477 $abc$42206$n4570_1
.sym 35478 lm32_cpu.operand_1_x[10]
.sym 35479 $abc$42206$n4207_1
.sym 35481 sram_bus_adr[3]
.sym 35483 $abc$42206$n4267_1
.sym 35484 $abc$42206$n4285
.sym 35485 $abc$42206$n4294
.sym 35486 $abc$42206$n3442
.sym 35487 lm32_cpu.w_result[23]
.sym 35488 $abc$42206$n4176_1
.sym 35489 storage_1[8][4]
.sym 35490 $abc$42206$n3606
.sym 35491 lm32_cpu.pc_f[28]
.sym 35492 $abc$42206$n4312
.sym 35493 $abc$42206$n4611
.sym 35494 $abc$42206$n3200_1
.sym 35495 lm32_cpu.branch_target_d[26]
.sym 35496 $abc$42206$n2327
.sym 35497 $abc$42206$n3787_1
.sym 35498 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 35499 lm32_cpu.pc_f[26]
.sym 35500 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 35501 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 35502 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 35503 sram_bus_adr[3]
.sym 35504 lm32_cpu.store_operand_x[8]
.sym 35505 lm32_cpu.operand_m[20]
.sym 35512 lm32_cpu.x_result[8]
.sym 35515 lm32_cpu.operand_w[25]
.sym 35516 lm32_cpu.load_store_unit.exception_m
.sym 35517 $abc$42206$n4728_1
.sym 35518 lm32_cpu.m_result_sel_compare_m
.sym 35520 $abc$42206$n4772_1
.sym 35522 lm32_cpu.operand_m[29]
.sym 35524 $abc$42206$n6034_1
.sym 35525 $abc$42206$n3888_1
.sym 35526 lm32_cpu.operand_m[25]
.sym 35527 lm32_cpu.operand_m[18]
.sym 35529 lm32_cpu.operand_m[20]
.sym 35531 $abc$42206$n4754_1
.sym 35532 lm32_cpu.w_result_sel_load_w
.sym 35533 lm32_cpu.operand_m[7]
.sym 35536 $abc$42206$n4750_1
.sym 35537 $abc$42206$n4399_1
.sym 35538 $abc$42206$n4764_1
.sym 35540 $abc$42206$n3242_1
.sym 35541 $abc$42206$n3444_1
.sym 35542 $abc$42206$n3536_1
.sym 35544 lm32_cpu.operand_m[20]
.sym 35545 lm32_cpu.load_store_unit.exception_m
.sym 35546 $abc$42206$n4754_1
.sym 35547 lm32_cpu.m_result_sel_compare_m
.sym 35550 lm32_cpu.x_result[8]
.sym 35551 $abc$42206$n3242_1
.sym 35552 $abc$42206$n4399_1
.sym 35556 lm32_cpu.operand_m[29]
.sym 35557 lm32_cpu.load_store_unit.exception_m
.sym 35558 $abc$42206$n4772_1
.sym 35559 lm32_cpu.m_result_sel_compare_m
.sym 35562 lm32_cpu.w_result_sel_load_w
.sym 35563 lm32_cpu.operand_w[25]
.sym 35564 $abc$42206$n3444_1
.sym 35565 $abc$42206$n3536_1
.sym 35568 lm32_cpu.operand_m[25]
.sym 35569 lm32_cpu.load_store_unit.exception_m
.sym 35570 $abc$42206$n4764_1
.sym 35571 lm32_cpu.m_result_sel_compare_m
.sym 35574 lm32_cpu.m_result_sel_compare_m
.sym 35575 $abc$42206$n6034_1
.sym 35576 $abc$42206$n3888_1
.sym 35577 lm32_cpu.operand_m[7]
.sym 35580 $abc$42206$n4728_1
.sym 35581 lm32_cpu.load_store_unit.exception_m
.sym 35582 lm32_cpu.operand_m[7]
.sym 35583 lm32_cpu.m_result_sel_compare_m
.sym 35586 lm32_cpu.load_store_unit.exception_m
.sym 35587 $abc$42206$n4750_1
.sym 35588 lm32_cpu.m_result_sel_compare_m
.sym 35589 lm32_cpu.operand_m[18]
.sym 35591 sys_clk_$glb_clk
.sym 35592 lm32_cpu.rst_i_$glb_sr
.sym 35593 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 35594 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 35595 $abc$42206$n3764
.sym 35596 $abc$42206$n4456
.sym 35597 $abc$42206$n6145_1
.sym 35598 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 35599 $abc$42206$n3534_1
.sym 35600 $abc$42206$n4572_1
.sym 35602 lm32_cpu.instruction_unit.instruction_d[12]
.sym 35604 storage[14][3]
.sym 35605 $abc$42206$n3394
.sym 35606 $abc$42206$n4175_1
.sym 35607 $abc$42206$n2075
.sym 35608 $abc$42206$n4407_1
.sym 35609 lm32_cpu.bypass_data_1[8]
.sym 35610 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 35612 sram_bus_dat_w[6]
.sym 35613 $abc$42206$n3888_1
.sym 35614 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 35615 sram_bus_dat_w[5]
.sym 35617 sram_bus_dat_w[0]
.sym 35618 csrbank3_ev_enable0_w[1]
.sym 35619 lm32_cpu.mc_arithmetic.a[1]
.sym 35620 $abc$42206$n4374
.sym 35621 $abc$42206$n3289_1
.sym 35622 $abc$42206$n6037_1
.sym 35623 spiflash_bus_ack
.sym 35624 $abc$42206$n4572_1
.sym 35625 lm32_cpu.eba[18]
.sym 35626 $abc$42206$n2257
.sym 35627 $abc$42206$n3199_1
.sym 35628 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 35634 lm32_cpu.w_result[12]
.sym 35636 $abc$42206$n6150_1
.sym 35638 $abc$42206$n6037_1
.sym 35639 lm32_cpu.w_result[9]
.sym 35642 $abc$42206$n4176_1
.sym 35647 spram_bus_adr[11]
.sym 35648 $abc$42206$n6353_1
.sym 35649 $abc$42206$n3786
.sym 35651 spram_bus_adr[3]
.sym 35652 $abc$42206$n6034_1
.sym 35654 slave_sel[2]
.sym 35655 $abc$42206$n3781_1
.sym 35657 $abc$42206$n3787_1
.sym 35658 csrbank3_rxempty_w
.sym 35665 $abc$42206$n4392
.sym 35667 $abc$42206$n6150_1
.sym 35668 lm32_cpu.w_result[9]
.sym 35670 $abc$42206$n6353_1
.sym 35674 spram_bus_adr[11]
.sym 35680 spram_bus_adr[3]
.sym 35687 csrbank3_rxempty_w
.sym 35691 slave_sel[2]
.sym 35697 $abc$42206$n6353_1
.sym 35698 lm32_cpu.w_result[12]
.sym 35703 $abc$42206$n4392
.sym 35704 $abc$42206$n4176_1
.sym 35705 $abc$42206$n6037_1
.sym 35706 lm32_cpu.w_result[9]
.sym 35709 $abc$42206$n3781_1
.sym 35710 $abc$42206$n3786
.sym 35711 $abc$42206$n3787_1
.sym 35712 $abc$42206$n6034_1
.sym 35714 sys_clk_$glb_clk
.sym 35715 sys_rst_$glb_sr
.sym 35716 $abc$42206$n3222_1_$glb_clk
.sym 35717 $abc$42206$n3229_1
.sym 35718 $abc$42206$n6215_1
.sym 35719 $abc$42206$n3199_1
.sym 35720 storage[13][3]
.sym 35721 $abc$42206$n3962_1
.sym 35722 storage[13][0]
.sym 35723 $abc$42206$n4358
.sym 35728 grant
.sym 35729 $abc$42206$n3757
.sym 35730 lm32_cpu.m_result_sel_compare_m
.sym 35731 lm32_cpu.operand_m[9]
.sym 35732 $abc$42206$n4426
.sym 35734 sram_bus_adr[3]
.sym 35735 lm32_cpu.operand_m[9]
.sym 35736 $abc$42206$n6153_1
.sym 35737 $abc$42206$n7023
.sym 35738 slave_sel_r[2]
.sym 35739 $abc$42206$n3285_1
.sym 35740 slave_sel[2]
.sym 35741 sram_bus_adr[3]
.sym 35742 $abc$42206$n3537_1
.sym 35743 lm32_cpu.pc_f[8]
.sym 35744 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 35745 $abc$42206$n2250
.sym 35746 slave_sel_r[1]
.sym 35747 lm32_cpu.store_operand_x[6]
.sym 35748 $abc$42206$n2255
.sym 35749 $abc$42206$n5940_1
.sym 35750 slave_sel[0]
.sym 35751 lm32_cpu.mc_arithmetic.a[3]
.sym 35757 $abc$42206$n4375
.sym 35759 $abc$42206$n2255
.sym 35762 sys_rst
.sym 35764 $abc$42206$n4176_1
.sym 35765 lm32_cpu.w_result[12]
.sym 35767 $abc$42206$n4025
.sym 35768 basesoc_uart_rx_old_trigger
.sym 35769 $abc$42206$n4465_1
.sym 35770 csrbank3_rxempty_w
.sym 35771 $abc$42206$n4400
.sym 35773 $abc$42206$n4601
.sym 35776 $abc$42206$n3872_1
.sym 35778 $abc$42206$n2254
.sym 35779 sram_bus_dat_w[1]
.sym 35781 $abc$42206$n3809_1
.sym 35782 $abc$42206$n6037_1
.sym 35785 $abc$42206$n4030
.sym 35786 $abc$42206$n6034_1
.sym 35788 $abc$42206$n4368
.sym 35790 $abc$42206$n4601
.sym 35791 sys_rst
.sym 35792 sram_bus_dat_w[1]
.sym 35793 $abc$42206$n2254
.sym 35796 $abc$42206$n4400
.sym 35798 $abc$42206$n3872_1
.sym 35799 $abc$42206$n6037_1
.sym 35803 lm32_cpu.w_result[12]
.sym 35804 $abc$42206$n4368
.sym 35805 $abc$42206$n4176_1
.sym 35808 $abc$42206$n4030
.sym 35810 $abc$42206$n4025
.sym 35811 $abc$42206$n6034_1
.sym 35817 $abc$42206$n2254
.sym 35821 csrbank3_rxempty_w
.sym 35823 basesoc_uart_rx_old_trigger
.sym 35826 $abc$42206$n6037_1
.sym 35827 $abc$42206$n4030
.sym 35829 $abc$42206$n4465_1
.sym 35833 $abc$42206$n4375
.sym 35834 $abc$42206$n3809_1
.sym 35835 $abc$42206$n6037_1
.sym 35836 $abc$42206$n2255
.sym 35837 sys_clk_$glb_clk
.sym 35838 sys_rst_$glb_sr
.sym 35839 lm32_cpu.load_store_unit.store_data_m[4]
.sym 35840 slave_sel_r[1]
.sym 35841 lm32_cpu.pc_f[28]
.sym 35842 slave_sel[0]
.sym 35843 $abc$42206$n4569
.sym 35844 slave_sel[1]
.sym 35845 slave_sel[2]
.sym 35846 spram_bus_ack
.sym 35849 csrbank4_tuning_word3_w[7]
.sym 35851 lm32_cpu.w_result[12]
.sym 35852 $abc$42206$n5215
.sym 35854 $abc$42206$n3285_1
.sym 35855 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 35856 lm32_cpu.operand_m[31]
.sym 35857 $abc$42206$n4367
.sym 35858 sys_rst
.sym 35859 $abc$42206$n4024
.sym 35860 $abc$42206$n3229_1
.sym 35861 lm32_cpu.x_result[1]
.sym 35862 $abc$42206$n4722_1
.sym 35864 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 35865 basesoc_uart_tx_pending
.sym 35866 $abc$42206$n5209
.sym 35868 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 35869 interface3_bank_bus_dat_r[1]
.sym 35871 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 35872 $abc$42206$n3342_1
.sym 35873 sram_bus_adr[11]
.sym 35874 slave_sel_r[1]
.sym 35880 $abc$42206$n5890
.sym 35881 lm32_cpu.mc_arithmetic.a[2]
.sym 35882 $abc$42206$n2092
.sym 35883 $abc$42206$n3342_1
.sym 35884 lm32_cpu.w_result[8]
.sym 35885 $abc$42206$n3962_1
.sym 35886 lm32_cpu.w_result[11]
.sym 35888 $abc$42206$n3222_1_$glb_clk
.sym 35891 lm32_cpu.mc_arithmetic.a[1]
.sym 35892 $abc$42206$n4176_1
.sym 35893 $abc$42206$n3437_1
.sym 35895 $abc$42206$n4376
.sym 35896 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 35901 $abc$42206$n3981
.sym 35902 $abc$42206$n3937
.sym 35903 $abc$42206$n3536_1
.sym 35904 $abc$42206$n5889
.sym 35905 $abc$42206$n3285_1
.sym 35911 $abc$42206$n4401_1
.sym 35913 $abc$42206$n4376
.sym 35915 lm32_cpu.w_result[11]
.sym 35916 $abc$42206$n4176_1
.sym 35919 $abc$42206$n3981
.sym 35920 $abc$42206$n3437_1
.sym 35922 lm32_cpu.mc_arithmetic.a[1]
.sym 35926 $abc$42206$n3342_1
.sym 35931 lm32_cpu.mc_arithmetic.a[2]
.sym 35933 $abc$42206$n3962_1
.sym 35934 $abc$42206$n3437_1
.sym 35938 $abc$42206$n3536_1
.sym 35943 $abc$42206$n3222_1_$glb_clk
.sym 35944 $abc$42206$n3285_1
.sym 35945 lm32_cpu.mc_arithmetic.a[2]
.sym 35946 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 35949 lm32_cpu.w_result[8]
.sym 35950 $abc$42206$n4176_1
.sym 35951 $abc$42206$n4401_1
.sym 35955 $abc$42206$n5889
.sym 35956 $abc$42206$n5890
.sym 35958 $abc$42206$n3937
.sym 35959 $abc$42206$n2092
.sym 35960 sys_clk_$glb_clk
.sym 35961 lm32_cpu.rst_i_$glb_sr
.sym 35962 $abc$42206$n6216
.sym 35963 $abc$42206$n6205_1
.sym 35964 $abc$42206$n4546_1
.sym 35965 $abc$42206$n6206
.sym 35966 $abc$42206$n2257
.sym 35967 $abc$42206$n4602_1
.sym 35968 $abc$42206$n2251
.sym 35969 basesoc_uart_tx_pending
.sym 35970 sram_bus_dat_w[2]
.sym 35971 $abc$42206$n3862_1
.sym 35974 lm32_cpu.operand_m[18]
.sym 35976 $abc$42206$n6275
.sym 35977 slave_sel[0]
.sym 35978 $abc$42206$n2417
.sym 35979 $abc$42206$n6241_1
.sym 35980 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 35981 $abc$42206$n3437_1
.sym 35983 sram_bus_dat_w[0]
.sym 35984 sram_bus_dat_w[7]
.sym 35985 lm32_cpu.pc_f[28]
.sym 35986 $abc$42206$n4629
.sym 35987 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 35989 lm32_cpu.mc_arithmetic.a[3]
.sym 35991 sram_bus_adr[3]
.sym 35992 $abc$42206$n7415
.sym 35994 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 35995 $abc$42206$n2178
.sym 35997 $abc$42206$n4551
.sym 36004 slave_sel_r[1]
.sym 36005 $abc$42206$n7023
.sym 36006 $abc$42206$n2178
.sym 36008 $abc$42206$n5289_1
.sym 36010 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 36013 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 36026 $abc$42206$n4614_1
.sym 36028 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 36033 $abc$42206$n4764_1
.sym 36039 $abc$42206$n4614_1
.sym 36044 slave_sel_r[1]
.sym 36049 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 36056 $abc$42206$n4764_1
.sym 36061 $abc$42206$n2178
.sym 36068 $abc$42206$n5289_1
.sym 36074 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 36080 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 36082 $abc$42206$n7023
.sym 36083 sys_clk_$glb_clk
.sym 36085 $abc$42206$n3291_1
.sym 36086 $abc$42206$n3290_1
.sym 36087 $abc$42206$n4575
.sym 36088 $abc$42206$n4603
.sym 36089 $abc$42206$n4574_1
.sym 36090 storage[12][0]
.sym 36091 $abc$42206$n4629
.sym 36092 $abc$42206$n4672_1
.sym 36093 $abc$42206$n5278_1
.sym 36094 $abc$42206$n6204
.sym 36096 $abc$42206$n2075
.sym 36097 $abc$42206$n4601
.sym 36098 sram_bus_adr[2]
.sym 36099 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 36100 $abc$42206$n6206
.sym 36101 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 36102 $abc$42206$n4601
.sym 36103 storage_1[11][7]
.sym 36104 csrbank3_rxempty_w
.sym 36106 sram_bus_adr[4]
.sym 36107 lm32_cpu.operand_m[1]
.sym 36108 sram_bus_we
.sym 36109 $abc$42206$n2151
.sym 36110 $abc$42206$n4574_1
.sym 36111 $abc$42206$n4648_1
.sym 36113 $abc$42206$n2257
.sym 36116 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 36117 $abc$42206$n3289_1
.sym 36118 storage_1[11][1]
.sym 36119 $abc$42206$n4764_1
.sym 36120 sys_rst
.sym 36126 $abc$42206$n5849_1
.sym 36130 $abc$42206$n5851_1
.sym 36134 $abc$42206$n6216
.sym 36136 $abc$42206$n5209
.sym 36137 $abc$42206$n5850_1
.sym 36138 sel_r
.sym 36139 $abc$42206$n4602_1
.sym 36140 $abc$42206$n5166
.sym 36141 $abc$42206$n3077
.sym 36142 $abc$42206$n3291_1
.sym 36143 spram_bus_adr[12]
.sym 36144 sram_bus_adr[12]
.sym 36145 sram_bus_adr[11]
.sym 36146 $abc$42206$n5167
.sym 36147 interface4_bank_bus_dat_r[0]
.sym 36152 interface2_bank_bus_dat_r[0]
.sym 36153 spram_bus_adr[10]
.sym 36154 $abc$42206$n4574_1
.sym 36155 $abc$42206$n3078
.sym 36156 $abc$42206$n3425
.sym 36159 $abc$42206$n5850_1
.sym 36160 $abc$42206$n3425
.sym 36162 sel_r
.sym 36166 spram_bus_adr[10]
.sym 36172 spram_bus_adr[12]
.sym 36177 $abc$42206$n6216
.sym 36179 $abc$42206$n5209
.sym 36180 $abc$42206$n4602_1
.sym 36183 sram_bus_adr[12]
.sym 36184 sram_bus_adr[11]
.sym 36185 $abc$42206$n3291_1
.sym 36189 $abc$42206$n4574_1
.sym 36191 $abc$42206$n5166
.sym 36192 $abc$42206$n5167
.sym 36195 $abc$42206$n5851_1
.sym 36196 interface4_bank_bus_dat_r[0]
.sym 36197 $abc$42206$n5849_1
.sym 36198 interface2_bank_bus_dat_r[0]
.sym 36201 sel_r
.sym 36202 $abc$42206$n3077
.sym 36203 $abc$42206$n3425
.sym 36204 $abc$42206$n3078
.sym 36206 sys_clk_$glb_clk
.sym 36207 sys_rst_$glb_sr
.sym 36208 $abc$42206$n2147
.sym 36209 $abc$42206$n2351
.sym 36210 $abc$42206$n3289_1
.sym 36211 $abc$42206$n6344_1
.sym 36212 $abc$42206$n2178
.sym 36213 csrbank4_tuning_word3_w[5]
.sym 36214 $abc$42206$n2151
.sym 36215 $abc$42206$n6277
.sym 36216 $abc$42206$n3342_1
.sym 36217 $abc$42206$n5289_1
.sym 36220 spiflash_bitbang_storage_full[1]
.sym 36221 $abc$42206$n4629
.sym 36222 sram_bus_adr[2]
.sym 36223 $abc$42206$n56
.sym 36224 $abc$42206$n4448_1
.sym 36225 $abc$42206$n4672_1
.sym 36226 $abc$42206$n5851_1
.sym 36227 spram_bus_adr[13]
.sym 36228 $abc$42206$n3425
.sym 36229 interface0_bank_bus_dat_r[2]
.sym 36230 sel_r
.sym 36231 $abc$42206$n62
.sym 36232 $abc$42206$n2321
.sym 36233 $abc$42206$n2178
.sym 36234 sram_bus_adr[3]
.sym 36235 sram_bus_adr[0]
.sym 36236 $abc$42206$n5172
.sym 36237 csrbank4_tuning_word2_w[7]
.sym 36238 $abc$42206$n13
.sym 36239 sram_bus_adr[4]
.sym 36240 csrbank4_tuning_word0_w[0]
.sym 36241 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36250 sram_bus_dat_w[0]
.sym 36251 $abc$42206$n7019
.sym 36255 storage[11][5]
.sym 36257 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36258 storage[12][5]
.sym 36260 storage[13][5]
.sym 36263 sram_bus_dat_w[5]
.sym 36267 sram_bus_dat_w[3]
.sym 36272 storage[15][5]
.sym 36275 storage[9][5]
.sym 36276 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 36277 storage[14][5]
.sym 36280 $abc$42206$n6332
.sym 36282 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 36283 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36284 storage[12][5]
.sym 36285 storage[14][5]
.sym 36294 $abc$42206$n6332
.sym 36295 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36296 storage[11][5]
.sym 36297 storage[9][5]
.sym 36300 sram_bus_dat_w[0]
.sym 36309 sram_bus_dat_w[5]
.sym 36320 sram_bus_dat_w[3]
.sym 36324 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36325 storage[13][5]
.sym 36326 storage[15][5]
.sym 36327 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 36328 $abc$42206$n7019
.sym 36329 sys_clk_$glb_clk
.sym 36331 $abc$42206$n74
.sym 36332 $abc$42206$n3
.sym 36333 $abc$42206$n76
.sym 36334 $abc$42206$n2174
.sym 36335 $abc$42206$n6280
.sym 36336 $abc$42206$n72
.sym 36337 $abc$42206$n2321
.sym 36338 $abc$42206$n5182
.sym 36340 sram_bus_dat_w[3]
.sym 36343 $abc$42206$n66
.sym 36344 interface3_bank_bus_dat_r[3]
.sym 36345 $abc$42206$n7415
.sym 36346 storage[13][5]
.sym 36347 $abc$42206$n4628_1
.sym 36348 csrbank0_scratch0_w[0]
.sym 36349 $abc$42206$n2147
.sym 36350 sys_rst
.sym 36351 storage[11][5]
.sym 36352 storage[13][2]
.sym 36353 storage[6][0]
.sym 36354 storage[12][5]
.sym 36355 interface4_bank_bus_dat_r[7]
.sym 36356 storage[15][6]
.sym 36357 $abc$42206$n2178
.sym 36358 storage[15][5]
.sym 36359 $abc$42206$n2178
.sym 36361 csrbank4_tuning_word3_w[5]
.sym 36363 $abc$42206$n5
.sym 36364 $abc$42206$n4574_1
.sym 36365 csrbank4_tuning_word1_w[5]
.sym 36373 $abc$42206$n114
.sym 36374 $abc$42206$n9
.sym 36378 sram_bus_adr[1]
.sym 36383 $abc$42206$n2178
.sym 36387 $abc$42206$n108
.sym 36389 csrbank4_tuning_word3_w[0]
.sym 36390 $abc$42206$n11
.sym 36395 sram_bus_adr[0]
.sym 36397 $abc$42206$n3
.sym 36398 $abc$42206$n13
.sym 36399 csrbank4_tuning_word0_w[5]
.sym 36400 csrbank4_tuning_word0_w[0]
.sym 36401 $abc$42206$n72
.sym 36405 $abc$42206$n72
.sym 36413 $abc$42206$n13
.sym 36417 sram_bus_adr[1]
.sym 36418 csrbank4_tuning_word3_w[0]
.sym 36419 $abc$42206$n72
.sym 36420 sram_bus_adr[0]
.sym 36423 sram_bus_adr[0]
.sym 36424 csrbank4_tuning_word0_w[5]
.sym 36425 $abc$42206$n114
.sym 36426 sram_bus_adr[1]
.sym 36429 $abc$42206$n3
.sym 36435 sram_bus_adr[0]
.sym 36436 sram_bus_adr[1]
.sym 36437 csrbank4_tuning_word0_w[0]
.sym 36438 $abc$42206$n108
.sym 36441 $abc$42206$n11
.sym 36450 $abc$42206$n9
.sym 36451 $abc$42206$n2178
.sym 36452 sys_clk_$glb_clk
.sym 36454 $abc$42206$n5172
.sym 36455 csrbank4_tuning_word3_w[0]
.sym 36456 csrbank4_tuning_word3_w[4]
.sym 36457 csrbank4_tuning_word1_w[5]
.sym 36458 $abc$42206$n5187
.sym 36459 csrbank4_tuning_word1_w[2]
.sym 36460 $abc$42206$n5173_1
.sym 36461 csrbank4_tuning_word3_w[2]
.sym 36462 csrbank2_load2_w[1]
.sym 36465 csrbank2_load2_w[1]
.sym 36466 $abc$42206$n4628_1
.sym 36468 $abc$42206$n9
.sym 36469 $abc$42206$n2174
.sym 36470 $abc$42206$n114
.sym 36471 sys_rst
.sym 36472 $abc$42206$n4635
.sym 36473 sram_bus_dat_w[5]
.sym 36474 $abc$42206$n4543
.sym 36475 sys_rst
.sym 36476 $abc$42206$n2149
.sym 36477 $abc$42206$n6333_1
.sym 36478 storage[15][4]
.sym 36479 sram_bus_dat_w[4]
.sym 36480 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36481 csrbank4_tuning_word1_w[2]
.sym 36482 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36483 $abc$42206$n4629
.sym 36485 csrbank2_load1_w[0]
.sym 36486 $abc$42206$n2321
.sym 36487 csrbank2_load1_w[4]
.sym 36488 csrbank2_reload0_w[6]
.sym 36489 csrbank2_reload3_w[1]
.sym 36504 $abc$42206$n7
.sym 36506 $abc$42206$n2174
.sym 36507 $abc$42206$n112
.sym 36508 $abc$42206$n11
.sym 36509 $abc$42206$n110
.sym 36513 csrbank4_tuning_word0_w[4]
.sym 36515 $abc$42206$n106
.sym 36519 sram_bus_adr[1]
.sym 36523 $abc$42206$n5
.sym 36524 sram_bus_adr[0]
.sym 36531 $abc$42206$n5
.sym 36536 $abc$42206$n112
.sym 36540 sram_bus_adr[0]
.sym 36541 $abc$42206$n110
.sym 36542 $abc$42206$n106
.sym 36543 sram_bus_adr[1]
.sym 36546 $abc$42206$n112
.sym 36547 csrbank4_tuning_word0_w[4]
.sym 36548 sram_bus_adr[1]
.sym 36549 sram_bus_adr[0]
.sym 36554 $abc$42206$n11
.sym 36561 $abc$42206$n106
.sym 36567 $abc$42206$n110
.sym 36571 $abc$42206$n7
.sym 36574 $abc$42206$n2174
.sym 36575 sys_clk_$glb_clk
.sym 36577 storage[15][6]
.sym 36578 storage[15][5]
.sym 36579 $abc$42206$n6261_1
.sym 36580 storage[15][2]
.sym 36581 storage[15][7]
.sym 36582 $abc$42206$n5381_1
.sym 36583 storage[15][4]
.sym 36584 $abc$42206$n6263_1
.sym 36589 $abc$42206$n68
.sym 36590 $abc$42206$n6323_1
.sym 36591 $abc$42206$n4628_1
.sym 36592 $abc$42206$n2075
.sym 36593 $abc$42206$n5326_1
.sym 36594 csrbank4_tuning_word3_w[2]
.sym 36595 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 36596 basesoc_uart_phy_tx_busy
.sym 36597 $abc$42206$n2180
.sym 36598 csrbank4_tuning_word3_w[0]
.sym 36599 $abc$42206$n6329_1
.sym 36600 csrbank4_tuning_word3_w[4]
.sym 36602 $abc$42206$n2329
.sym 36604 sram_bus_dat_w[2]
.sym 36605 $abc$42206$n4646_1
.sym 36606 $abc$42206$n2323
.sym 36607 sram_bus_dat_w[0]
.sym 36608 $abc$42206$n4648_1
.sym 36609 $abc$42206$n4637
.sym 36610 sram_bus_adr[4]
.sym 36611 storage[15][0]
.sym 36612 sys_rst
.sym 36620 sram_bus_adr[1]
.sym 36623 csrbank4_tuning_word1_w[7]
.sym 36629 $abc$42206$n6073
.sym 36632 $abc$42206$n6079
.sym 36634 $abc$42206$n4574_1
.sym 36635 $abc$42206$n5184
.sym 36636 csrbank4_tuning_word3_w[7]
.sym 36640 $abc$42206$n6063
.sym 36641 $abc$42206$n5185
.sym 36642 sram_bus_adr[0]
.sym 36643 $abc$42206$n6053
.sym 36646 $abc$42206$n6059
.sym 36648 basesoc_uart_phy_tx_busy
.sym 36649 $abc$42206$n6065
.sym 36651 sram_bus_adr[1]
.sym 36652 sram_bus_adr[0]
.sym 36653 csrbank4_tuning_word3_w[7]
.sym 36654 csrbank4_tuning_word1_w[7]
.sym 36657 basesoc_uart_phy_tx_busy
.sym 36659 $abc$42206$n6059
.sym 36664 $abc$42206$n6079
.sym 36666 basesoc_uart_phy_tx_busy
.sym 36669 basesoc_uart_phy_tx_busy
.sym 36670 $abc$42206$n6065
.sym 36676 basesoc_uart_phy_tx_busy
.sym 36677 $abc$42206$n6063
.sym 36682 $abc$42206$n6073
.sym 36683 basesoc_uart_phy_tx_busy
.sym 36687 $abc$42206$n6053
.sym 36688 basesoc_uart_phy_tx_busy
.sym 36693 $abc$42206$n5184
.sym 36694 $abc$42206$n4574_1
.sym 36695 $abc$42206$n5185
.sym 36698 sys_clk_$glb_clk
.sym 36699 sys_rst_$glb_sr
.sym 36700 basesoc_timer0_value[12]
.sym 36701 $abc$42206$n5130_1
.sym 36702 $abc$42206$n5126
.sym 36703 $abc$42206$n5124_1
.sym 36704 basesoc_timer0_value[14]
.sym 36705 $abc$42206$n5336_1
.sym 36706 $abc$42206$n2325
.sym 36707 $abc$42206$n5310
.sym 36712 csrbank2_load3_w[6]
.sym 36713 csrbank2_load2_w[1]
.sym 36715 $abc$42206$n5704
.sym 36716 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 36717 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 36718 basesoc_timer0_zero_trigger
.sym 36719 $abc$42206$n4551
.sym 36721 $abc$42206$n6955
.sym 36722 sram_bus_adr[3]
.sym 36724 csrbank4_tuning_word2_w[7]
.sym 36726 sram_bus_dat_w[3]
.sym 36727 sram_bus_dat_w[5]
.sym 36728 sram_bus_adr[0]
.sym 36729 $abc$42206$n2325
.sym 36730 $abc$42206$n4640_1
.sym 36731 $abc$42206$n2178
.sym 36732 $abc$42206$n2321
.sym 36733 csrbank2_reload1_w[6]
.sym 36734 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36743 $abc$42206$n6087
.sym 36744 $abc$42206$n6089
.sym 36749 $abc$42206$n6083
.sym 36754 $abc$42206$n114
.sym 36755 $abc$42206$n6095
.sym 36762 $abc$42206$n6077
.sym 36764 $abc$42206$n6081
.sym 36767 $abc$42206$n6071
.sym 36768 basesoc_uart_phy_tx_busy
.sym 36776 $abc$42206$n114
.sym 36782 $abc$42206$n6089
.sym 36783 basesoc_uart_phy_tx_busy
.sym 36786 basesoc_uart_phy_tx_busy
.sym 36787 $abc$42206$n6077
.sym 36792 $abc$42206$n6095
.sym 36793 basesoc_uart_phy_tx_busy
.sym 36798 $abc$42206$n6087
.sym 36800 basesoc_uart_phy_tx_busy
.sym 36804 $abc$42206$n6071
.sym 36807 basesoc_uart_phy_tx_busy
.sym 36812 basesoc_uart_phy_tx_busy
.sym 36813 $abc$42206$n6083
.sym 36817 basesoc_uart_phy_tx_busy
.sym 36818 $abc$42206$n6081
.sym 36821 sys_clk_$glb_clk
.sym 36822 sys_rst_$glb_sr
.sym 36823 $abc$42206$n5108
.sym 36824 $abc$42206$n5352
.sym 36825 $abc$42206$n5110_1
.sym 36826 $abc$42206$n5140
.sym 36827 $abc$42206$n5360
.sym 36828 csrbank4_tuning_word2_w[1]
.sym 36829 csrbank4_tuning_word2_w[7]
.sym 36830 csrbank4_tuning_word2_w[3]
.sym 36835 csrbank2_reload1_w[1]
.sym 36836 sram_bus_dat_w[4]
.sym 36837 $abc$42206$n5337_1
.sym 36838 $abc$42206$n4682_1
.sym 36839 $abc$42206$n5719
.sym 36840 $abc$42206$n5716
.sym 36841 csrbank2_load3_w[0]
.sym 36842 csrbank2_load0_w[0]
.sym 36843 $abc$42206$n4662_1
.sym 36844 sram_bus_dat_w[1]
.sym 36845 $abc$42206$n4637
.sym 36846 sram_bus_dat_w[6]
.sym 36847 csrbank2_load0_w[2]
.sym 36848 $abc$42206$n5695
.sym 36849 csrbank2_load1_w[6]
.sym 36850 $abc$42206$n5385
.sym 36851 interface4_bank_bus_dat_r[7]
.sym 36853 basesoc_timer0_zero_trigger
.sym 36854 csrbank4_tuning_word2_w[3]
.sym 36855 $abc$42206$n4635
.sym 36857 sram_bus_dat_w[6]
.sym 36858 $abc$42206$n4630_1
.sym 36864 $abc$42206$n5713
.sym 36866 storage[10][3]
.sym 36867 sys_rst
.sym 36869 $abc$42206$n6111
.sym 36870 basesoc_uart_phy_tx_busy
.sym 36871 basesoc_timer0_zero_trigger
.sym 36872 $abc$42206$n6099
.sym 36874 csrbank2_reload1_w[2]
.sym 36878 $abc$42206$n4648_1
.sym 36879 $abc$42206$n4628_1
.sym 36880 sram_bus_adr[4]
.sym 36881 $abc$42206$n6085
.sym 36884 $abc$42206$n6091
.sym 36885 $abc$42206$n6093
.sym 36890 $abc$42206$n6309_1
.sym 36891 storage[14][3]
.sym 36894 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36898 $abc$42206$n6085
.sym 36899 basesoc_uart_phy_tx_busy
.sym 36904 basesoc_uart_phy_tx_busy
.sym 36905 $abc$42206$n6093
.sym 36909 sram_bus_adr[4]
.sym 36910 sys_rst
.sym 36911 $abc$42206$n4628_1
.sym 36912 $abc$42206$n4648_1
.sym 36915 $abc$42206$n6111
.sym 36916 basesoc_uart_phy_tx_busy
.sym 36921 $abc$42206$n6091
.sym 36923 basesoc_uart_phy_tx_busy
.sym 36928 basesoc_uart_phy_tx_busy
.sym 36929 $abc$42206$n6099
.sym 36933 $abc$42206$n5713
.sym 36934 csrbank2_reload1_w[2]
.sym 36936 basesoc_timer0_zero_trigger
.sym 36939 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36940 storage[14][3]
.sym 36941 $abc$42206$n6309_1
.sym 36942 storage[10][3]
.sym 36944 sys_clk_$glb_clk
.sym 36945 sys_rst_$glb_sr
.sym 36946 csrbank2_value1_w[2]
.sym 36947 $abc$42206$n5349
.sym 36948 $abc$42206$n5350
.sym 36949 $abc$42206$n6255_1
.sym 36950 $abc$42206$n5347
.sym 36951 $abc$42206$n5345_1
.sym 36952 csrbank2_value2_w[3]
.sym 36953 $abc$42206$n5346
.sym 36954 $abc$42206$n7422
.sym 36958 $abc$42206$n5740
.sym 36959 csrbank4_tuning_word2_w[7]
.sym 36960 csrbank2_reload1_w[2]
.sym 36961 sys_rst
.sym 36962 basesoc_timer0_value[22]
.sym 36963 csrbank4_tuning_word2_w[3]
.sym 36964 spiflash_bitbang_storage_full[0]
.sym 36965 basesoc_uart_phy_tx_busy
.sym 36966 csrbank2_load1_w[4]
.sym 36968 $abc$42206$n5713
.sym 36970 $abc$42206$n4632_1
.sym 36971 csrbank2_load1_w[2]
.sym 36972 sram_bus_dat_w[4]
.sym 36973 csrbank2_load1_w[4]
.sym 36974 basesoc_timer0_value[10]
.sym 36977 $abc$42206$n5315_1
.sym 36979 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 36980 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 36981 csrbank2_load1_w[0]
.sym 36986 $PACKER_VCC_NET_$glb_clk
.sym 36988 csrbank2_load1_w[7]
.sym 36989 basesoc_timer0_value[31]
.sym 36990 $auto$alumacc.cc:474:replace_alu$3982.C[31]
.sym 36991 $abc$42206$n4632_1
.sym 36993 $abc$42206$n5122_1
.sym 36994 $PACKER_VCC_NET_$glb_clk
.sym 36995 csrbank2_load1_w[2]
.sym 36996 csrbank2_reload0_w[2]
.sym 36998 csrbank2_reload3_w[7]
.sym 36999 $abc$42206$n5164
.sym 37002 csrbank2_load3_w[7]
.sym 37003 $abc$42206$n5776
.sym 37006 csrbank2_en0_w
.sym 37011 $abc$42206$n4637
.sym 37013 basesoc_timer0_zero_trigger
.sym 37014 csrbank2_load3_w[2]
.sym 37015 $abc$42206$n4635
.sym 37020 basesoc_timer0_value[31]
.sym 37021 $PACKER_VCC_NET_$glb_clk
.sym 37023 $auto$alumacc.cc:474:replace_alu$3982.C[31]
.sym 37028 $PACKER_VCC_NET_$glb_clk
.sym 37033 $abc$42206$n5164
.sym 37034 csrbank2_load3_w[7]
.sym 37035 csrbank2_en0_w
.sym 37038 $abc$42206$n4635
.sym 37039 csrbank2_reload0_w[2]
.sym 37040 $abc$42206$n4637
.sym 37041 csrbank2_load3_w[2]
.sym 37044 csrbank2_reload3_w[7]
.sym 37045 basesoc_timer0_zero_trigger
.sym 37046 $abc$42206$n5776
.sym 37050 $PACKER_VCC_NET_$glb_clk
.sym 37056 $abc$42206$n5122_1
.sym 37057 csrbank2_load1_w[2]
.sym 37059 csrbank2_en0_w
.sym 37062 $abc$42206$n4635
.sym 37063 $abc$42206$n4632_1
.sym 37064 csrbank2_load1_w[7]
.sym 37065 csrbank2_load3_w[7]
.sym 37067 sys_clk_$glb_clk
.sym 37068 sys_rst_$glb_sr
.sym 37069 $abc$42206$n5356
.sym 37070 $abc$42206$n5385
.sym 37071 $abc$42206$n5340_1
.sym 37072 csrbank2_reload1_w[4]
.sym 37073 csrbank2_reload1_w[6]
.sym 37074 csrbank2_reload1_w[7]
.sym 37075 $abc$42206$n5354
.sym 37076 $abc$42206$n5355
.sym 37081 sram_bus_dat_w[5]
.sym 37083 $PACKER_VCC_NET_$glb_clk
.sym 37084 $auto$alumacc.cc:474:replace_alu$3982.C[31]
.sym 37085 csrbank2_value0_w[2]
.sym 37086 $abc$42206$n5327_1
.sym 37087 $abc$42206$n4632_1
.sym 37089 $abc$42206$n5321_1
.sym 37090 csrbank2_load3_w[7]
.sym 37091 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 37092 $abc$42206$n5957
.sym 37093 $abc$42206$n2323
.sym 37094 $abc$42206$n4637
.sym 37095 storage[15][0]
.sym 37097 $abc$42206$n4646_1
.sym 37099 sram_bus_dat_w[0]
.sym 37110 $abc$42206$n4628_1
.sym 37112 $abc$42206$n2317
.sym 37113 storage[11][3]
.sym 37115 $abc$42206$n4637
.sym 37116 sram_bus_dat_w[0]
.sym 37121 sram_bus_dat_w[3]
.sym 37122 sram_bus_dat_w[7]
.sym 37124 sys_rst
.sym 37126 storage[15][3]
.sym 37129 sram_bus_dat_w[6]
.sym 37130 $abc$42206$n4632_1
.sym 37134 sram_bus_dat_w[4]
.sym 37139 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37140 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37143 sram_bus_dat_w[3]
.sym 37151 sram_bus_dat_w[7]
.sym 37155 $abc$42206$n4632_1
.sym 37156 sys_rst
.sym 37157 $abc$42206$n4628_1
.sym 37164 sram_bus_dat_w[0]
.sym 37167 $abc$42206$n4628_1
.sym 37168 sys_rst
.sym 37170 $abc$42206$n4637
.sym 37173 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37174 storage[15][3]
.sym 37175 storage[11][3]
.sym 37176 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37182 sram_bus_dat_w[6]
.sym 37185 sram_bus_dat_w[4]
.sym 37189 $abc$42206$n2317
.sym 37190 sys_clk_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37192 storage[15][3]
.sym 37196 storage[15][1]
.sym 37197 csrbank2_load1_w[0]
.sym 37199 storage[15][0]
.sym 37204 csrbank2_load1_w[3]
.sym 37206 csrbank2_load0_w[3]
.sym 37208 storage[2][1]
.sym 37210 $abc$42206$n2317
.sym 37212 sys_rst
.sym 37214 $abc$42206$n4646_1
.sym 37215 $abc$42206$n4640_1
.sym 37220 csrbank2_reload1_w[6]
.sym 37222 $abc$42206$n2325
.sym 37239 sram_bus_dat_w[3]
.sym 37244 $abc$42206$n7617
.sym 37251 sram_bus_dat_w[5]
.sym 37287 sram_bus_dat_w[3]
.sym 37297 sram_bus_dat_w[5]
.sym 37312 $abc$42206$n7617
.sym 37313 sys_clk_$glb_clk
.sym 37320 csrbank4_tuning_word3_w[7]
.sym 37328 sram_bus_dat_w[1]
.sym 37415 lm32_cpu.branch_target_x[7]
.sym 37416 lm32_cpu.branch_target_x[20]
.sym 37417 lm32_cpu.pc_d[23]
.sym 37418 $abc$42206$n7049
.sym 37421 lm32_cpu.branch_target_d[1]
.sym 37427 lm32_cpu.pc_d[16]
.sym 37429 slave_sel_r[1]
.sym 37431 csrbank3_ev_enable0_w[0]
.sym 37432 $abc$42206$n3199_1
.sym 37433 $abc$42206$n2396
.sym 37434 lm32_cpu.pc_d[16]
.sym 37436 $abc$42206$n4899_1
.sym 37438 lm32_cpu.pc_d[19]
.sym 37439 lm32_cpu.branch_target_d[6]
.sym 37450 lm32_cpu.pc_d[12]
.sym 37458 lm32_cpu.load_store_unit.store_data_x[11]
.sym 37468 $abc$42206$n2396
.sym 37471 lm32_cpu.store_operand_x[2]
.sym 37476 lm32_cpu.pc_d[16]
.sym 37487 lm32_cpu.pc_d[19]
.sym 37493 lm32_cpu.store_operand_x[2]
.sym 37499 $abc$42206$n2396
.sym 37520 lm32_cpu.load_store_unit.store_data_x[11]
.sym 37529 lm32_cpu.pc_d[16]
.sym 37532 lm32_cpu.pc_d[19]
.sym 37536 $abc$42206$n2396
.sym 37537 sys_clk_$glb_clk
.sym 37538 lm32_cpu.rst_i_$glb_sr
.sym 37544 spram_bus_adr[1]
.sym 37545 lm32_cpu.pc_d[6]
.sym 37546 spiflash_sr[3]
.sym 37547 spiflash_sr[4]
.sym 37548 spiflash_sr[1]
.sym 37549 lm32_cpu.pc_d[2]
.sym 37550 spiflash_sr[2]
.sym 37553 $abc$42206$n4881_1
.sym 37554 $abc$42206$n4207_1
.sym 37555 spram_bus_adr[6]
.sym 37556 $abc$42206$n5721_1
.sym 37558 lm32_cpu.pc_d[23]
.sym 37560 $abc$42206$n2396
.sym 37561 spram_bus_adr[7]
.sym 37562 lm32_cpu.branch_target_x[7]
.sym 37563 lm32_cpu.load_store_unit.store_data_m[27]
.sym 37564 $abc$42206$n7049
.sym 37566 spram_bus_adr[9]
.sym 37568 lm32_cpu.pc_f[2]
.sym 37585 lm32_cpu.pc_f[2]
.sym 37587 $abc$42206$n4935
.sym 37588 lm32_cpu.branch_target_d[1]
.sym 37598 spiflash_sr[4]
.sym 37599 $abc$42206$n2075
.sym 37600 lm32_cpu.pc_d[2]
.sym 37602 slave_sel_r[1]
.sym 37603 lm32_cpu.branch_target_d[6]
.sym 37605 $abc$42206$n3252_1
.sym 37606 lm32_cpu.logic_op_d[3]
.sym 37607 lm32_cpu.size_d[0]
.sym 37622 $abc$42206$n7030
.sym 37624 lm32_cpu.branch_target_d[6]
.sym 37642 $abc$42206$n4935
.sym 37646 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 37649 slave_sel_r[1]
.sym 37651 $abc$42206$n4207_1
.sym 37653 $abc$42206$n4935
.sym 37667 lm32_cpu.branch_target_d[6]
.sym 37673 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 37679 $abc$42206$n4207_1
.sym 37689 slave_sel_r[1]
.sym 37699 $abc$42206$n7030
.sym 37700 sys_clk_$glb_clk
.sym 37702 lm32_cpu.instruction_unit.instruction_d[4]
.sym 37703 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37704 lm32_cpu.instruction_unit.instruction_d[1]
.sym 37705 $abc$42206$n5713_1
.sym 37706 lm32_cpu.x_result_sel_csr_d
.sym 37707 $abc$42206$n5716_1
.sym 37708 $abc$42206$n3282_1
.sym 37709 $abc$42206$n3248_1
.sym 37710 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 37711 lm32_cpu.pc_x[12]
.sym 37712 lm32_cpu.pc_x[12]
.sym 37713 lm32_cpu.pc_f[1]
.sym 37714 $abc$42206$n4935
.sym 37715 lm32_cpu.pc_d[2]
.sym 37716 $abc$42206$n7049
.sym 37717 lm32_cpu.operand_1_x[15]
.sym 37718 $abc$42206$n4848
.sym 37720 $abc$42206$n4620_1
.sym 37721 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 37723 spram_bus_adr[1]
.sym 37724 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 37725 lm32_cpu.operand_m[3]
.sym 37726 lm32_cpu.size_d[1]
.sym 37728 slave_sel_r[0]
.sym 37729 $abc$42206$n2075
.sym 37730 lm32_cpu.branch_target_d[1]
.sym 37731 lm32_cpu.pc_f[2]
.sym 37732 $abc$42206$n5087
.sym 37733 $abc$42206$n5075_1
.sym 37734 lm32_cpu.pc_d[13]
.sym 37735 lm32_cpu.pc_f[1]
.sym 37737 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37743 $abc$42206$n3261_1
.sym 37745 $abc$42206$n2075
.sym 37746 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 37747 lm32_cpu.instruction_unit.pc_a[1]
.sym 37748 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37751 $abc$42206$n3262_1
.sym 37753 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 37756 grant
.sym 37757 lm32_cpu.instruction_unit.wb_data_f[27]
.sym 37759 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 37763 lm32_cpu.size_d[1]
.sym 37768 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37769 lm32_cpu.size_d[0]
.sym 37770 lm32_cpu.sign_extend_d
.sym 37771 lm32_cpu.logic_op_d[3]
.sym 37777 lm32_cpu.size_d[0]
.sym 37778 lm32_cpu.size_d[1]
.sym 37782 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37785 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37790 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 37794 lm32_cpu.logic_op_d[3]
.sym 37795 lm32_cpu.size_d[1]
.sym 37796 lm32_cpu.size_d[0]
.sym 37797 lm32_cpu.sign_extend_d
.sym 37801 lm32_cpu.instruction_unit.wb_data_f[27]
.sym 37809 lm32_cpu.instruction_unit.pc_a[1]
.sym 37812 lm32_cpu.sign_extend_d
.sym 37813 lm32_cpu.logic_op_d[3]
.sym 37814 $abc$42206$n3261_1
.sym 37815 $abc$42206$n3262_1
.sym 37818 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 37819 grant
.sym 37820 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 37822 $abc$42206$n2075
.sym 37823 sys_clk_$glb_clk
.sym 37824 lm32_cpu.rst_i_$glb_sr
.sym 37825 lm32_cpu.pc_f[6]
.sym 37826 lm32_cpu.pc_d[2]
.sym 37827 lm32_cpu.pc_d[13]
.sym 37828 lm32_cpu.sign_extend_d
.sym 37829 lm32_cpu.pc_f[2]
.sym 37830 $abc$42206$n5710_1
.sym 37831 lm32_cpu.pc_f[13]
.sym 37832 lm32_cpu.pc_d[1]
.sym 37835 lm32_cpu.pc_d[14]
.sym 37836 $abc$42206$n4786
.sym 37837 $abc$42206$n3261_1
.sym 37838 spiflash_sr[11]
.sym 37839 spram_bus_adr[11]
.sym 37840 slave_sel_r[1]
.sym 37841 $abc$42206$n3252_1
.sym 37842 $abc$42206$n3248_1
.sym 37843 lm32_cpu.size_d[0]
.sym 37844 spiflash_sr[14]
.sym 37845 lm32_cpu.operand_1_x[26]
.sym 37846 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37847 lm32_cpu.size_d[1]
.sym 37848 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 37849 storage[11][6]
.sym 37850 lm32_cpu.size_d[0]
.sym 37851 $abc$42206$n6344_1
.sym 37852 $abc$42206$n3250
.sym 37853 $abc$42206$n4848
.sym 37854 basesoc_bus_wishbone_dat_r[3]
.sym 37855 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37856 $abc$42206$n2127
.sym 37857 lm32_cpu.w_result_sel_load_d
.sym 37858 sram_bus_dat_w[1]
.sym 37859 $abc$42206$n5075_1
.sym 37860 sram_bus_dat_w[1]
.sym 37866 $abc$42206$n4851
.sym 37867 lm32_cpu.logic_op_d[3]
.sym 37868 lm32_cpu.size_d[0]
.sym 37869 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37870 lm32_cpu.size_d[1]
.sym 37871 $abc$42206$n4850
.sym 37872 $abc$42206$n4693
.sym 37875 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37876 $abc$42206$n3250
.sym 37877 $abc$42206$n2075
.sym 37878 grant
.sym 37879 $abc$42206$n3247
.sym 37880 lm32_cpu.instruction_unit.pc_a[20]
.sym 37885 lm32_cpu.sign_extend_d
.sym 37886 lm32_cpu.instruction_unit.pc_a[1]
.sym 37888 $abc$42206$n3224_1
.sym 37889 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 37890 lm32_cpu.branch_target_d[1]
.sym 37891 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 37892 lm32_cpu.pc_f[1]
.sym 37893 lm32_cpu.pc_f[0]
.sym 37896 lm32_cpu.instruction_unit.pc_a[14]
.sym 37899 $abc$42206$n3247
.sym 37900 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37901 lm32_cpu.instruction_unit.instruction_d[31]
.sym 37902 $abc$42206$n3250
.sym 37905 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 37906 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 37907 grant
.sym 37911 lm32_cpu.instruction_unit.pc_a[1]
.sym 37917 lm32_cpu.instruction_unit.pc_a[20]
.sym 37923 $abc$42206$n3224_1
.sym 37924 $abc$42206$n4850
.sym 37925 $abc$42206$n4851
.sym 37929 lm32_cpu.pc_f[1]
.sym 37930 lm32_cpu.pc_f[0]
.sym 37931 lm32_cpu.branch_target_d[1]
.sym 37932 $abc$42206$n4693
.sym 37935 lm32_cpu.size_d[0]
.sym 37936 lm32_cpu.logic_op_d[3]
.sym 37937 lm32_cpu.size_d[1]
.sym 37938 lm32_cpu.sign_extend_d
.sym 37941 lm32_cpu.instruction_unit.pc_a[14]
.sym 37945 $abc$42206$n2075
.sym 37946 sys_clk_$glb_clk
.sym 37947 lm32_cpu.rst_i_$glb_sr
.sym 37948 storage[1][0]
.sym 37949 storage[1][1]
.sym 37950 $abc$42206$n4886_1
.sym 37951 lm32_cpu.instruction_unit.pc_a[5]
.sym 37952 $abc$42206$n4865
.sym 37953 $abc$42206$n6345_1
.sym 37954 storage[1][5]
.sym 37955 $abc$42206$n4862
.sym 37957 spram_bus_adr[5]
.sym 37958 lm32_cpu.pc_f[19]
.sym 37959 csrbank2_reload2_w[3]
.sym 37960 $abc$42206$n4693
.sym 37961 $abc$42206$n2079
.sym 37962 lm32_cpu.instruction_unit.instruction_d[13]
.sym 37963 lm32_cpu.sign_extend_d
.sym 37964 lm32_cpu.pc_f[14]
.sym 37965 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37966 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 37967 shared_dat_r[17]
.sym 37968 lm32_cpu.store_d
.sym 37969 lm32_cpu.load_store_unit.store_data_m[25]
.sym 37970 $abc$42206$n3198_1
.sym 37971 lm32_cpu.logic_op_d[3]
.sym 37972 lm32_cpu.instruction_unit.instruction_d[3]
.sym 37973 lm32_cpu.branch_target_d[1]
.sym 37974 $abc$42206$n7606
.sym 37975 lm32_cpu.branch_target_d[16]
.sym 37976 lm32_cpu.pc_f[2]
.sym 37977 lm32_cpu.branch_target_d[2]
.sym 37978 $abc$42206$n4935
.sym 37979 lm32_cpu.instruction_unit.instruction_d[4]
.sym 37980 $abc$42206$n3224_1
.sym 37981 storage[1][0]
.sym 37982 lm32_cpu.pc_d[1]
.sym 37983 lm32_cpu.instruction_unit.instruction_d[1]
.sym 37992 lm32_cpu.instruction_unit.instruction_d[30]
.sym 37993 $abc$42206$n4137
.sym 37995 $abc$42206$n3253
.sym 37998 $abc$42206$n4853
.sym 38000 $abc$42206$n4887_1
.sym 38001 lm32_cpu.branch_target_d[2]
.sym 38002 lm32_cpu.pc_x[13]
.sym 38003 $abc$42206$n4854
.sym 38007 lm32_cpu.instruction_unit.instruction_d[31]
.sym 38008 sram_bus_dat_w[0]
.sym 38009 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 38011 $abc$42206$n4693
.sym 38013 $abc$42206$n4848
.sym 38015 $abc$42206$n4886_1
.sym 38016 $abc$42206$n2257
.sym 38017 $abc$42206$n4865
.sym 38018 $abc$42206$n4866
.sym 38019 $abc$42206$n3224_1
.sym 38020 sram_bus_dat_w[1]
.sym 38022 lm32_cpu.instruction_unit.instruction_d[31]
.sym 38024 $abc$42206$n3253
.sym 38025 lm32_cpu.instruction_unit.instruction_d[30]
.sym 38029 $abc$42206$n4693
.sym 38030 lm32_cpu.branch_target_d[2]
.sym 38031 $abc$42206$n4137
.sym 38034 $abc$42206$n4887_1
.sym 38035 $abc$42206$n3224_1
.sym 38037 $abc$42206$n4886_1
.sym 38040 $abc$42206$n4848
.sym 38041 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 38043 lm32_cpu.pc_x[13]
.sym 38049 sram_bus_dat_w[0]
.sym 38052 $abc$42206$n3224_1
.sym 38054 $abc$42206$n4854
.sym 38055 $abc$42206$n4853
.sym 38059 $abc$42206$n4865
.sym 38060 $abc$42206$n4866
.sym 38061 $abc$42206$n3224_1
.sym 38067 sram_bus_dat_w[1]
.sym 38068 $abc$42206$n2257
.sym 38069 sys_clk_$glb_clk
.sym 38070 sys_rst_$glb_sr
.sym 38071 $abc$42206$n4856
.sym 38072 $abc$42206$n4874_1
.sym 38073 storage_1[3][4]
.sym 38074 $abc$42206$n4934
.sym 38075 $abc$42206$n4883_1
.sym 38076 $abc$42206$n4164
.sym 38077 storage_1[3][1]
.sym 38078 $abc$42206$n4880_1
.sym 38082 lm32_cpu.memop_pc_w[27]
.sym 38083 $abc$42206$n4693
.sym 38084 lm32_cpu.branch_predict_d
.sym 38085 lm32_cpu.pc_f[0]
.sym 38086 lm32_cpu.instruction_unit.pc_a[5]
.sym 38087 $abc$42206$n3435_1
.sym 38088 lm32_cpu.instruction_unit.instruction_d[30]
.sym 38089 shared_dat_r[15]
.sym 38090 lm32_cpu.pc_f[3]
.sym 38091 lm32_cpu.instruction_unit.pc_a[20]
.sym 38092 storage[1][1]
.sym 38093 $abc$42206$n4194_1
.sym 38094 slave_sel_r[1]
.sym 38095 lm32_cpu.branch_target_d[6]
.sym 38097 lm32_cpu.instruction_unit.instruction_d[12]
.sym 38098 lm32_cpu.instruction_unit.instruction_d[2]
.sym 38099 lm32_cpu.pc_d[10]
.sym 38101 lm32_cpu.branch_target_d[21]
.sym 38102 lm32_cpu.branch_target_d[0]
.sym 38103 storage[1][5]
.sym 38104 $abc$42206$n3200_1
.sym 38105 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 38106 lm32_cpu.pc_d[2]
.sym 38112 lm32_cpu.load_store_unit.store_data_x[11]
.sym 38114 $abc$42206$n2396
.sym 38115 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 38117 $abc$42206$n4712_1
.sym 38118 lm32_cpu.size_x[1]
.sym 38119 lm32_cpu.pc_x[2]
.sym 38122 lm32_cpu.size_x[0]
.sym 38123 $abc$42206$n4848
.sym 38124 lm32_cpu.x_result[3]
.sym 38125 lm32_cpu.pc_x[5]
.sym 38126 lm32_cpu.store_operand_x[27]
.sym 38128 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 38133 lm32_cpu.branch_target_x[5]
.sym 38134 lm32_cpu.pc_x[9]
.sym 38136 $abc$42206$n4848
.sym 38137 $abc$42206$n4874_1
.sym 38138 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 38139 $abc$42206$n4786
.sym 38140 $abc$42206$n3224_1
.sym 38141 $abc$42206$n4875_1
.sym 38142 $abc$42206$n4881_1
.sym 38143 $abc$42206$n4880_1
.sym 38146 $abc$42206$n4712_1
.sym 38147 $abc$42206$n4786
.sym 38148 lm32_cpu.branch_target_x[5]
.sym 38151 $abc$42206$n4848
.sym 38152 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 38154 lm32_cpu.pc_x[5]
.sym 38158 lm32_cpu.x_result[3]
.sym 38163 $abc$42206$n4881_1
.sym 38165 $abc$42206$n3224_1
.sym 38166 $abc$42206$n4880_1
.sym 38169 lm32_cpu.size_x[1]
.sym 38170 lm32_cpu.store_operand_x[27]
.sym 38171 lm32_cpu.load_store_unit.store_data_x[11]
.sym 38172 lm32_cpu.size_x[0]
.sym 38175 $abc$42206$n4848
.sym 38177 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 38178 lm32_cpu.pc_x[9]
.sym 38182 lm32_cpu.pc_x[2]
.sym 38183 $abc$42206$n4848
.sym 38184 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 38188 $abc$42206$n4875_1
.sym 38189 $abc$42206$n3224_1
.sym 38190 $abc$42206$n4874_1
.sym 38191 $abc$42206$n2396
.sym 38192 sys_clk_$glb_clk
.sym 38193 lm32_cpu.rst_i_$glb_sr
.sym 38195 lm32_cpu.branch_target_d[1]
.sym 38196 lm32_cpu.branch_target_d[2]
.sym 38197 lm32_cpu.branch_target_d[3]
.sym 38198 lm32_cpu.branch_target_d[4]
.sym 38199 lm32_cpu.branch_target_d[5]
.sym 38200 lm32_cpu.branch_target_d[6]
.sym 38201 lm32_cpu.branch_target_d[7]
.sym 38204 lm32_cpu.pc_f[11]
.sym 38205 lm32_cpu.pc_f[28]
.sym 38206 lm32_cpu.pc_f[15]
.sym 38207 lm32_cpu.pc_x[10]
.sym 38208 $abc$42206$n2396
.sym 38209 spram_wren1
.sym 38210 $abc$42206$n3200_1
.sym 38211 sram_bus_dat_w[4]
.sym 38212 lm32_cpu.operand_m[3]
.sym 38213 $abc$42206$n4693
.sym 38214 $abc$42206$n7046
.sym 38215 lm32_cpu.instruction_unit.instruction_d[15]
.sym 38216 lm32_cpu.pc_x[1]
.sym 38217 $abc$42206$n2127
.sym 38218 lm32_cpu.instruction_unit.instruction_d[31]
.sym 38220 $abc$42206$n2075
.sym 38221 lm32_cpu.decoder.branch_offset[18]
.sym 38222 lm32_cpu.pc_d[13]
.sym 38223 lm32_cpu.pc_f[2]
.sym 38224 slave_sel_r[0]
.sym 38225 lm32_cpu.eba[22]
.sym 38226 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 38227 $abc$42206$n3435_1
.sym 38228 lm32_cpu.pc_f[23]
.sym 38229 lm32_cpu.instruction_unit.instruction_d[9]
.sym 38235 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 38237 lm32_cpu.pc_f[4]
.sym 38238 lm32_cpu.instruction_unit.pc_a[11]
.sym 38239 lm32_cpu.instruction_unit.instruction_d[0]
.sym 38240 lm32_cpu.pc_x[29]
.sym 38242 lm32_cpu.pc_d[0]
.sym 38243 lm32_cpu.instruction_unit.wb_data_f[3]
.sym 38248 lm32_cpu.instruction_unit.pc_a[20]
.sym 38250 lm32_cpu.instruction_unit.pc_a[9]
.sym 38253 $abc$42206$n2075
.sym 38262 lm32_cpu.pc_f[3]
.sym 38264 $abc$42206$n4848
.sym 38271 lm32_cpu.instruction_unit.wb_data_f[3]
.sym 38275 lm32_cpu.instruction_unit.instruction_d[0]
.sym 38276 lm32_cpu.pc_d[0]
.sym 38280 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 38281 lm32_cpu.pc_x[29]
.sym 38282 $abc$42206$n4848
.sym 38288 lm32_cpu.instruction_unit.pc_a[11]
.sym 38292 lm32_cpu.instruction_unit.pc_a[9]
.sym 38299 lm32_cpu.pc_f[3]
.sym 38304 lm32_cpu.instruction_unit.pc_a[20]
.sym 38311 lm32_cpu.pc_f[4]
.sym 38314 $abc$42206$n2075
.sym 38315 sys_clk_$glb_clk
.sym 38316 lm32_cpu.rst_i_$glb_sr
.sym 38317 lm32_cpu.branch_target_d[8]
.sym 38318 lm32_cpu.branch_target_d[9]
.sym 38319 lm32_cpu.branch_target_d[10]
.sym 38320 lm32_cpu.branch_target_d[11]
.sym 38321 lm32_cpu.branch_target_d[12]
.sym 38322 lm32_cpu.branch_target_d[13]
.sym 38323 lm32_cpu.branch_target_d[14]
.sym 38324 lm32_cpu.branch_target_d[15]
.sym 38325 lm32_cpu.pc_d[16]
.sym 38327 lm32_cpu.operand_m[26]
.sym 38328 $abc$42206$n3764
.sym 38329 lm32_cpu.pc_d[7]
.sym 38330 lm32_cpu.pc_d[5]
.sym 38331 $abc$42206$n3284_1
.sym 38332 slave_sel_r[1]
.sym 38333 spram_bus_adr[11]
.sym 38334 lm32_cpu.pc_d[14]
.sym 38335 lm32_cpu.pc_d[6]
.sym 38336 sram_bus_dat_w[2]
.sym 38337 lm32_cpu.pc_d[7]
.sym 38338 $abc$42206$n2396
.sym 38339 $abc$42206$n3223_1
.sym 38340 lm32_cpu.instruction_unit.instruction_d[6]
.sym 38341 lm32_cpu.instruction_unit.instruction_d[7]
.sym 38342 $abc$42206$n6344_1
.sym 38343 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 38345 lm32_cpu.size_x[1]
.sym 38347 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38348 $abc$42206$n2408
.sym 38349 lm32_cpu.pc_f[8]
.sym 38350 basesoc_bus_wishbone_dat_r[3]
.sym 38351 $abc$42206$n2127
.sym 38352 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 38361 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 38362 lm32_cpu.pc_f[9]
.sym 38363 $abc$42206$n4693
.sym 38367 lm32_cpu.pc_f[14]
.sym 38369 $abc$42206$n2075
.sym 38371 $abc$42206$n4152
.sym 38373 lm32_cpu.instruction_unit.pc_a[2]
.sym 38374 lm32_cpu.pc_f[16]
.sym 38375 lm32_cpu.branch_target_d[17]
.sym 38381 $abc$42206$n4899_1
.sym 38382 $abc$42206$n4898_1
.sym 38385 $abc$42206$n3224_1
.sym 38388 lm32_cpu.pc_f[15]
.sym 38391 $abc$42206$n4152
.sym 38392 lm32_cpu.branch_target_d[17]
.sym 38394 $abc$42206$n4693
.sym 38399 lm32_cpu.pc_f[15]
.sym 38403 lm32_cpu.pc_f[16]
.sym 38411 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 38415 $abc$42206$n3224_1
.sym 38416 $abc$42206$n4899_1
.sym 38418 $abc$42206$n4898_1
.sym 38424 lm32_cpu.instruction_unit.pc_a[2]
.sym 38429 lm32_cpu.pc_f[9]
.sym 38436 lm32_cpu.pc_f[14]
.sym 38437 $abc$42206$n2075
.sym 38438 sys_clk_$glb_clk
.sym 38439 lm32_cpu.rst_i_$glb_sr
.sym 38440 lm32_cpu.branch_target_d[16]
.sym 38441 lm32_cpu.branch_target_d[17]
.sym 38442 lm32_cpu.branch_target_d[18]
.sym 38443 lm32_cpu.branch_target_d[19]
.sym 38444 lm32_cpu.branch_target_d[20]
.sym 38445 lm32_cpu.branch_target_d[21]
.sym 38446 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 38447 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 38448 $abc$42206$n4511
.sym 38449 slave_sel_r[1]
.sym 38450 slave_sel_r[1]
.sym 38452 $abc$42206$n3734_1
.sym 38453 lm32_cpu.pc_d[12]
.sym 38454 lm32_cpu.x_result[4]
.sym 38455 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 38456 $abc$42206$n2079
.sym 38457 slave_sel_r[1]
.sym 38458 lm32_cpu.load_store_unit.store_data_m[25]
.sym 38459 $abc$42206$n3905_1
.sym 38460 $abc$42206$n2079
.sym 38461 $abc$42206$n3206_1
.sym 38462 lm32_cpu.instruction_unit.pc_a[17]
.sym 38463 shared_dat_r[16]
.sym 38464 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 38465 $abc$42206$n2124
.sym 38466 lm32_cpu.branch_target_d[1]
.sym 38467 $abc$42206$n3435_1
.sym 38468 lm32_cpu.pc_d[18]
.sym 38469 storage[1][0]
.sym 38470 $abc$42206$n7606
.sym 38471 $abc$42206$n2075
.sym 38472 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 38473 lm32_cpu.pc_x[6]
.sym 38474 lm32_cpu.pc_f[18]
.sym 38475 lm32_cpu.pc_x[11]
.sym 38481 $abc$42206$n4901_1
.sym 38484 lm32_cpu.pc_f[21]
.sym 38492 $abc$42206$n2075
.sym 38493 lm32_cpu.pc_f[20]
.sym 38495 $abc$42206$n4902
.sym 38497 $abc$42206$n3224_1
.sym 38498 lm32_cpu.pc_f[18]
.sym 38500 lm32_cpu.pc_f[23]
.sym 38504 lm32_cpu.instruction_unit.pc_a[18]
.sym 38511 lm32_cpu.pc_f[19]
.sym 38517 lm32_cpu.instruction_unit.pc_a[18]
.sym 38522 lm32_cpu.instruction_unit.pc_a[18]
.sym 38529 lm32_cpu.pc_f[20]
.sym 38532 lm32_cpu.pc_f[19]
.sym 38539 lm32_cpu.pc_f[21]
.sym 38546 lm32_cpu.pc_f[23]
.sym 38553 lm32_cpu.pc_f[18]
.sym 38556 $abc$42206$n4902
.sym 38557 $abc$42206$n4901_1
.sym 38559 $abc$42206$n3224_1
.sym 38560 $abc$42206$n2075
.sym 38561 sys_clk_$glb_clk
.sym 38562 lm32_cpu.rst_i_$glb_sr
.sym 38563 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 38564 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 38565 lm32_cpu.branch_target_d[26]
.sym 38566 lm32_cpu.branch_target_d[27]
.sym 38567 lm32_cpu.branch_target_d[28]
.sym 38568 $auto$alumacc.cc:474:replace_alu$3991.C[29]
.sym 38569 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 38570 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 38571 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 38572 $abc$42206$n3900_1
.sym 38573 $abc$42206$n3199_1
.sym 38574 csrbank3_ev_enable0_w[0]
.sym 38575 $abc$42206$n3242_1
.sym 38576 lm32_cpu.m_result_sel_compare_m
.sym 38577 $abc$42206$n4207_1
.sym 38578 lm32_cpu.instruction_unit.instruction_d[15]
.sym 38579 lm32_cpu.pc_d[22]
.sym 38580 lm32_cpu.pc_f[21]
.sym 38581 lm32_cpu.decoder.branch_offset[19]
.sym 38582 $abc$42206$n3237_1
.sym 38584 $abc$42206$n5288
.sym 38585 $abc$42206$n3225_1
.sym 38586 lm32_cpu.branch_predict_d
.sym 38587 lm32_cpu.instruction_unit.instruction_d[10]
.sym 38588 lm32_cpu.pc_d[20]
.sym 38589 lm32_cpu.data_bus_error_exception_m
.sym 38590 lm32_cpu.pc_d[8]
.sym 38591 storage[1][5]
.sym 38592 lm32_cpu.branch_target_d[13]
.sym 38593 lm32_cpu.branch_target_d[21]
.sym 38594 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 38595 lm32_cpu.pc_f[28]
.sym 38596 lm32_cpu.x_result[26]
.sym 38597 $abc$42206$n4812
.sym 38598 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 38604 lm32_cpu.instruction_unit.pc_a[8]
.sym 38605 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 38606 lm32_cpu.pc_f[27]
.sym 38607 lm32_cpu.instruction_unit.pc_a[27]
.sym 38610 lm32_cpu.pc_f[24]
.sym 38615 lm32_cpu.x_result[3]
.sym 38618 $abc$42206$n3965_1
.sym 38619 lm32_cpu.instruction_unit.pc_a[28]
.sym 38622 $abc$42206$n4848
.sym 38625 $abc$42206$n3237_1
.sym 38631 $abc$42206$n2075
.sym 38635 lm32_cpu.pc_x[11]
.sym 38639 lm32_cpu.instruction_unit.pc_a[28]
.sym 38643 lm32_cpu.instruction_unit.pc_a[27]
.sym 38651 lm32_cpu.pc_f[24]
.sym 38655 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 38656 lm32_cpu.pc_x[11]
.sym 38658 $abc$42206$n4848
.sym 38663 lm32_cpu.instruction_unit.pc_a[8]
.sym 38667 $abc$42206$n3237_1
.sym 38668 lm32_cpu.x_result[3]
.sym 38669 $abc$42206$n3965_1
.sym 38673 lm32_cpu.instruction_unit.pc_a[28]
.sym 38682 lm32_cpu.pc_f[27]
.sym 38683 $abc$42206$n2075
.sym 38684 sys_clk_$glb_clk
.sym 38685 lm32_cpu.rst_i_$glb_sr
.sym 38686 lm32_cpu.pc_x[15]
.sym 38687 lm32_cpu.pc_x[27]
.sym 38688 lm32_cpu.pc_x[17]
.sym 38689 lm32_cpu.pc_x[18]
.sym 38690 lm32_cpu.pc_x[6]
.sym 38691 lm32_cpu.branch_target_x[1]
.sym 38692 lm32_cpu.pc_x[21]
.sym 38693 lm32_cpu.pc_x[20]
.sym 38694 lm32_cpu.pc_f[8]
.sym 38695 $abc$42206$n2396
.sym 38696 $abc$42206$n3290_1
.sym 38697 lm32_cpu.pc_f[8]
.sym 38698 lm32_cpu.decoder.branch_offset[29]
.sym 38699 shared_dat_r[16]
.sym 38700 lm32_cpu.pc_f[27]
.sym 38701 $abc$42206$n2396
.sym 38702 $abc$42206$n2396
.sym 38703 lm32_cpu.instruction_unit.pc_a[27]
.sym 38704 lm32_cpu.pc_f[28]
.sym 38705 lm32_cpu.pc_f[26]
.sym 38706 lm32_cpu.branch_target_d[27]
.sym 38707 lm32_cpu.instruction_unit.pc_a[28]
.sym 38709 lm32_cpu.branch_target_d[26]
.sym 38711 $abc$42206$n6034_1
.sym 38712 $abc$42206$n3864_1
.sym 38713 lm32_cpu.m_result_sel_compare_m
.sym 38714 lm32_cpu.pc_f[18]
.sym 38715 $abc$42206$n3435_1
.sym 38716 slave_sel_r[0]
.sym 38717 $abc$42206$n6037_1
.sym 38718 lm32_cpu.eba[22]
.sym 38719 $abc$42206$n6034_1
.sym 38720 lm32_cpu.x_result[14]
.sym 38721 lm32_cpu.instruction_unit.instruction_d[9]
.sym 38728 lm32_cpu.size_x[0]
.sym 38729 $abc$42206$n2396
.sym 38731 $abc$42206$n3435_1
.sym 38732 $abc$42206$n3964_1
.sym 38734 lm32_cpu.branch_target_x[15]
.sym 38737 $abc$42206$n4848
.sym 38739 lm32_cpu.store_operand_x[24]
.sym 38740 lm32_cpu.pc_x[20]
.sym 38743 lm32_cpu.eba[8]
.sym 38744 lm32_cpu.eba[22]
.sym 38745 lm32_cpu.pc_x[17]
.sym 38747 lm32_cpu.size_x[1]
.sym 38749 lm32_cpu.branch_target_x[29]
.sym 38750 lm32_cpu.pc_f[1]
.sym 38751 $abc$42206$n4712_1
.sym 38755 lm32_cpu.store_operand_x[5]
.sym 38756 lm32_cpu.load_store_unit.store_data_x[8]
.sym 38757 lm32_cpu.pc_x[12]
.sym 38758 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 38760 lm32_cpu.pc_x[17]
.sym 38761 $abc$42206$n4848
.sym 38762 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 38768 lm32_cpu.store_operand_x[5]
.sym 38772 lm32_cpu.branch_target_x[29]
.sym 38773 lm32_cpu.eba[22]
.sym 38775 $abc$42206$n4712_1
.sym 38778 lm32_cpu.size_x[0]
.sym 38779 lm32_cpu.size_x[1]
.sym 38780 lm32_cpu.store_operand_x[24]
.sym 38781 lm32_cpu.load_store_unit.store_data_x[8]
.sym 38784 $abc$42206$n3435_1
.sym 38785 lm32_cpu.pc_f[1]
.sym 38787 $abc$42206$n3964_1
.sym 38790 lm32_cpu.pc_x[12]
.sym 38798 lm32_cpu.pc_x[20]
.sym 38802 $abc$42206$n4712_1
.sym 38803 lm32_cpu.eba[8]
.sym 38804 lm32_cpu.branch_target_x[15]
.sym 38806 $abc$42206$n2396
.sym 38807 sys_clk_$glb_clk
.sym 38808 lm32_cpu.rst_i_$glb_sr
.sym 38809 lm32_cpu.branch_target_x[6]
.sym 38810 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 38811 lm32_cpu.bypass_data_1[14]
.sym 38812 lm32_cpu.branch_target_x[13]
.sym 38813 lm32_cpu.branch_target_x[5]
.sym 38814 lm32_cpu.store_operand_x[17]
.sym 38815 lm32_cpu.branch_target_x[29]
.sym 38816 spram_bus_adr[12]
.sym 38817 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 38818 $abc$42206$n7003
.sym 38820 $abc$42206$n4758_1
.sym 38821 lm32_cpu.instruction_unit.pc_a[8]
.sym 38822 lm32_cpu.branch_target_d[9]
.sym 38823 $abc$42206$n2396
.sym 38824 $abc$42206$n6037_1
.sym 38825 lm32_cpu.interrupt_unit.im[15]
.sym 38826 lm32_cpu.branch_target_d[14]
.sym 38827 $abc$42206$n3696
.sym 38828 lm32_cpu.x_result[11]
.sym 38829 storage_1[12][4]
.sym 38830 lm32_cpu.pc_x[27]
.sym 38831 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 38832 $abc$42206$n6034_1
.sym 38833 lm32_cpu.size_x[1]
.sym 38834 $abc$42206$n3237_1
.sym 38835 $abc$42206$n3641
.sym 38836 $abc$42206$n2127
.sym 38837 basesoc_bus_wishbone_dat_r[3]
.sym 38838 $abc$42206$n3242_1
.sym 38839 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 38840 $abc$42206$n2408
.sym 38841 $abc$42206$n6344_1
.sym 38842 lm32_cpu.x_result[27]
.sym 38843 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 38844 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 38850 $abc$42206$n4712_1
.sym 38852 $abc$42206$n3237_1
.sym 38853 lm32_cpu.pc_x[5]
.sym 38855 $abc$42206$n4240_1
.sym 38857 $abc$42206$n3516_1
.sym 38858 $abc$42206$n3242_1
.sym 38863 $abc$42206$n4242
.sym 38864 lm32_cpu.eba[6]
.sym 38866 lm32_cpu.x_result[26]
.sym 38868 $abc$42206$n2396
.sym 38869 lm32_cpu.branch_target_x[13]
.sym 38871 $abc$42206$n6034_1
.sym 38873 lm32_cpu.m_result_sel_compare_m
.sym 38874 $abc$42206$n3520
.sym 38877 $abc$42206$n6037_1
.sym 38879 lm32_cpu.load_store_unit.store_data_x[13]
.sym 38881 lm32_cpu.operand_m[26]
.sym 38883 lm32_cpu.operand_m[26]
.sym 38884 $abc$42206$n6034_1
.sym 38886 lm32_cpu.m_result_sel_compare_m
.sym 38890 lm32_cpu.load_store_unit.store_data_x[13]
.sym 38896 lm32_cpu.pc_x[5]
.sym 38901 lm32_cpu.branch_target_x[13]
.sym 38902 $abc$42206$n4712_1
.sym 38903 lm32_cpu.eba[6]
.sym 38907 lm32_cpu.x_result[26]
.sym 38908 $abc$42206$n3516_1
.sym 38909 $abc$42206$n3237_1
.sym 38910 $abc$42206$n3520
.sym 38914 $abc$42206$n6037_1
.sym 38915 lm32_cpu.m_result_sel_compare_m
.sym 38916 lm32_cpu.operand_m[26]
.sym 38919 $abc$42206$n4242
.sym 38920 $abc$42206$n3242_1
.sym 38921 lm32_cpu.x_result[26]
.sym 38922 $abc$42206$n4240_1
.sym 38928 lm32_cpu.x_result[26]
.sym 38929 $abc$42206$n2396
.sym 38930 sys_clk_$glb_clk
.sym 38931 lm32_cpu.rst_i_$glb_sr
.sym 38932 lm32_cpu.pc_x[23]
.sym 38933 lm32_cpu.store_operand_x[13]
.sym 38934 lm32_cpu.pc_x[19]
.sym 38935 lm32_cpu.store_operand_x[24]
.sym 38936 $abc$42206$n3886_1
.sym 38937 lm32_cpu.load_store_unit.store_data_x[13]
.sym 38938 lm32_cpu.bypass_data_1[24]
.sym 38939 lm32_cpu.branch_target_x[17]
.sym 38940 lm32_cpu.branch_target_d[6]
.sym 38941 lm32_cpu.eba[9]
.sym 38943 storage[13][0]
.sym 38946 lm32_cpu.store_operand_x[6]
.sym 38947 lm32_cpu.pc_x[5]
.sym 38948 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 38949 lm32_cpu.branch_target_d[8]
.sym 38950 lm32_cpu.pc_f[15]
.sym 38951 $abc$42206$n4848
.sym 38952 $abc$42206$n4020_1
.sym 38953 $abc$42206$n2309
.sym 38954 $abc$42206$n3515_1
.sym 38955 lm32_cpu.operand_m[28]
.sym 38956 lm32_cpu.store_operand_x[5]
.sym 38957 $abc$42206$n2124
.sym 38958 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 38959 lm32_cpu.pc_x[27]
.sym 38960 $abc$42206$n6353_1
.sym 38961 storage[1][0]
.sym 38962 lm32_cpu.bypass_data_1[9]
.sym 38963 lm32_cpu.branch_target_d[16]
.sym 38964 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 38965 lm32_cpu.operand_m[7]
.sym 38966 $abc$42206$n3237_1
.sym 38967 $abc$42206$n3435_1
.sym 38975 lm32_cpu.operand_m[24]
.sym 38978 lm32_cpu.w_result[23]
.sym 38979 $abc$42206$n3627
.sym 38980 lm32_cpu.store_operand_x[8]
.sym 38981 $abc$42206$n6034_1
.sym 38983 lm32_cpu.m_result_sel_compare_m
.sym 38985 lm32_cpu.pc_m[20]
.sym 38986 $abc$42206$n6353_1
.sym 38987 $abc$42206$n6037_1
.sym 38993 lm32_cpu.size_x[1]
.sym 38994 lm32_cpu.pc_m[27]
.sym 38995 $abc$42206$n3573
.sym 38996 lm32_cpu.w_result[20]
.sym 38997 lm32_cpu.data_bus_error_exception_m
.sym 38998 lm32_cpu.store_operand_x[0]
.sym 39000 $abc$42206$n2408
.sym 39004 lm32_cpu.memop_pc_w[20]
.sym 39006 $abc$42206$n6353_1
.sym 39007 lm32_cpu.w_result[23]
.sym 39008 $abc$42206$n3573
.sym 39009 $abc$42206$n6034_1
.sym 39012 lm32_cpu.m_result_sel_compare_m
.sym 39013 lm32_cpu.operand_m[24]
.sym 39014 $abc$42206$n6034_1
.sym 39019 lm32_cpu.data_bus_error_exception_m
.sym 39020 lm32_cpu.memop_pc_w[20]
.sym 39021 lm32_cpu.pc_m[20]
.sym 39024 $abc$42206$n6037_1
.sym 39026 lm32_cpu.m_result_sel_compare_m
.sym 39027 lm32_cpu.operand_m[24]
.sym 39031 lm32_cpu.pc_m[27]
.sym 39037 lm32_cpu.size_x[1]
.sym 39038 lm32_cpu.store_operand_x[8]
.sym 39039 lm32_cpu.store_operand_x[0]
.sym 39042 $abc$42206$n3627
.sym 39043 lm32_cpu.w_result[20]
.sym 39044 $abc$42206$n6353_1
.sym 39045 $abc$42206$n6034_1
.sym 39050 lm32_cpu.pc_m[20]
.sym 39052 $abc$42206$n2408
.sym 39053 sys_clk_$glb_clk
.sym 39054 lm32_cpu.rst_i_$glb_sr
.sym 39055 lm32_cpu.load_store_unit.store_data_m[29]
.sym 39056 lm32_cpu.pc_m[6]
.sym 39057 lm32_cpu.load_store_unit.store_data_m[21]
.sym 39058 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 39059 lm32_cpu.pc_m[2]
.sym 39060 lm32_cpu.pc_m[27]
.sym 39061 lm32_cpu.load_store_unit.store_data_x[9]
.sym 39062 lm32_cpu.load_store_unit.store_data_m[17]
.sym 39063 $abc$42206$n4207_1
.sym 39064 lm32_cpu.x_result[24]
.sym 39066 lm32_cpu.branch_target_x[8]
.sym 39067 $abc$42206$n3570
.sym 39068 lm32_cpu.x_result[17]
.sym 39069 lm32_cpu.operand_1_x[15]
.sym 39070 $abc$42206$n3242_1
.sym 39071 lm32_cpu.x_result[23]
.sym 39072 lm32_cpu.bypass_data_1[4]
.sym 39073 $abc$42206$n4258_1
.sym 39074 lm32_cpu.w_result[23]
.sym 39075 lm32_cpu.eba[6]
.sym 39076 $abc$42206$n6037_1
.sym 39077 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 39078 lm32_cpu.bypass_data_1[4]
.sym 39079 lm32_cpu.pc_m[5]
.sym 39080 $abc$42206$n4812
.sym 39081 storage_1[2][1]
.sym 39082 lm32_cpu.pc_d[8]
.sym 39085 $abc$42206$n4812
.sym 39086 $abc$42206$n3714
.sym 39087 lm32_cpu.pc_f[28]
.sym 39088 storage[1][5]
.sym 39089 lm32_cpu.data_bus_error_exception_m
.sym 39090 $abc$42206$n3887_1
.sym 39096 $abc$42206$n4303
.sym 39097 lm32_cpu.operand_m[27]
.sym 39098 lm32_cpu.pc_x[19]
.sym 39099 $abc$42206$n3497_1
.sym 39100 $abc$42206$n6353_1
.sym 39103 $abc$42206$n3464_1
.sym 39105 $abc$42206$n6037_1
.sym 39107 $abc$42206$n2396
.sym 39108 lm32_cpu.w_result[29]
.sym 39110 $abc$42206$n4305
.sym 39112 lm32_cpu.x_result[27]
.sym 39114 $abc$42206$n3511
.sym 39115 lm32_cpu.operand_m[19]
.sym 39117 $abc$42206$n3242_1
.sym 39118 $abc$42206$n6034_1
.sym 39123 lm32_cpu.x_result[19]
.sym 39126 $abc$42206$n3237_1
.sym 39127 lm32_cpu.m_result_sel_compare_m
.sym 39129 lm32_cpu.x_result[19]
.sym 39130 $abc$42206$n3242_1
.sym 39131 $abc$42206$n4303
.sym 39132 $abc$42206$n4305
.sym 39138 lm32_cpu.x_result[27]
.sym 39141 lm32_cpu.m_result_sel_compare_m
.sym 39142 lm32_cpu.operand_m[27]
.sym 39143 $abc$42206$n6034_1
.sym 39148 lm32_cpu.x_result[19]
.sym 39153 lm32_cpu.pc_x[19]
.sym 39159 $abc$42206$n3237_1
.sym 39160 $abc$42206$n3511
.sym 39161 $abc$42206$n3497_1
.sym 39162 lm32_cpu.x_result[27]
.sym 39165 $abc$42206$n6037_1
.sym 39167 lm32_cpu.m_result_sel_compare_m
.sym 39168 lm32_cpu.operand_m[19]
.sym 39171 lm32_cpu.w_result[29]
.sym 39172 $abc$42206$n6034_1
.sym 39173 $abc$42206$n3464_1
.sym 39174 $abc$42206$n6353_1
.sym 39175 $abc$42206$n2396
.sym 39176 sys_clk_$glb_clk
.sym 39177 lm32_cpu.rst_i_$glb_sr
.sym 39178 $abc$42206$n3610_1
.sym 39179 $abc$42206$n4287
.sym 39180 $abc$42206$n3713
.sym 39181 lm32_cpu.bypass_data_1[21]
.sym 39182 lm32_cpu.bypass_data_1[11]
.sym 39183 lm32_cpu.bypass_data_1[29]
.sym 39184 $abc$42206$n3605
.sym 39185 storage_1[2][1]
.sym 39186 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 39187 lm32_cpu.eba[18]
.sym 39188 lm32_cpu.eba[18]
.sym 39190 lm32_cpu.bypass_data_1[19]
.sym 39191 $abc$42206$n4848
.sym 39192 $abc$42206$n3641
.sym 39193 $abc$42206$n2396
.sym 39194 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 39195 lm32_cpu.instruction_unit.instruction_d[11]
.sym 39196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 39197 lm32_cpu.branch_target_d[26]
.sym 39198 lm32_cpu.operand_m[20]
.sym 39199 $abc$42206$n3200_1
.sym 39200 $abc$42206$n4303
.sym 39201 sram_bus_dat_w[1]
.sym 39202 $abc$42206$n3865_1
.sym 39203 $abc$42206$n3864_1
.sym 39204 $abc$42206$n6034_1
.sym 39205 lm32_cpu.bypass_data_1[13]
.sym 39206 $abc$42206$n3764
.sym 39207 spiflash_bitbang_storage_full[2]
.sym 39208 slave_sel_r[0]
.sym 39210 $abc$42206$n6145_1
.sym 39211 $abc$42206$n6037_1
.sym 39212 $abc$42206$n6034_1
.sym 39213 lm32_cpu.m_result_sel_compare_m
.sym 39220 $abc$42206$n4176_1
.sym 39223 lm32_cpu.branch_target_d[8]
.sym 39225 $abc$42206$n4268_1
.sym 39227 $abc$42206$n4295_1
.sym 39228 $abc$42206$n4176_1
.sym 39231 $abc$42206$n6037_1
.sym 39232 lm32_cpu.pc_m[27]
.sym 39233 lm32_cpu.w_result[23]
.sym 39234 lm32_cpu.bypass_data_1[9]
.sym 39236 $abc$42206$n6145_1
.sym 39237 $abc$42206$n4214_1
.sym 39239 lm32_cpu.w_result[29]
.sym 39240 lm32_cpu.bypass_data_1[29]
.sym 39244 lm32_cpu.bypass_data_1[8]
.sym 39245 $abc$42206$n4812
.sym 39247 lm32_cpu.memop_pc_w[27]
.sym 39249 lm32_cpu.data_bus_error_exception_m
.sym 39250 lm32_cpu.w_result[20]
.sym 39252 lm32_cpu.w_result[29]
.sym 39253 $abc$42206$n4176_1
.sym 39254 $abc$42206$n4214_1
.sym 39255 $abc$42206$n6037_1
.sym 39258 lm32_cpu.memop_pc_w[27]
.sym 39260 lm32_cpu.data_bus_error_exception_m
.sym 39261 lm32_cpu.pc_m[27]
.sym 39264 lm32_cpu.branch_target_d[8]
.sym 39265 $abc$42206$n4812
.sym 39267 $abc$42206$n6145_1
.sym 39270 $abc$42206$n6037_1
.sym 39271 lm32_cpu.w_result[20]
.sym 39272 $abc$42206$n4295_1
.sym 39273 $abc$42206$n4176_1
.sym 39276 lm32_cpu.bypass_data_1[9]
.sym 39282 lm32_cpu.bypass_data_1[29]
.sym 39288 $abc$42206$n4176_1
.sym 39289 lm32_cpu.w_result[23]
.sym 39290 $abc$42206$n4268_1
.sym 39291 $abc$42206$n6037_1
.sym 39295 lm32_cpu.bypass_data_1[8]
.sym 39298 $abc$42206$n2400_$glb_ce
.sym 39299 sys_clk_$glb_clk
.sym 39300 lm32_cpu.rst_i_$glb_sr
.sym 39301 lm32_cpu.bypass_data_1[15]
.sym 39302 lm32_cpu.pc_d[8]
.sym 39303 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 39304 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 39305 $abc$42206$n3394
.sym 39306 lm32_cpu.pc_f[19]
.sym 39307 $abc$42206$n4215
.sym 39308 lm32_cpu.bypass_data_1[31]
.sym 39309 lm32_cpu.x_result[30]
.sym 39310 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 39313 lm32_cpu.eba[18]
.sym 39314 lm32_cpu.store_operand_x[0]
.sym 39315 lm32_cpu.eba[1]
.sym 39316 lm32_cpu.x_result[15]
.sym 39317 $abc$42206$n4374
.sym 39318 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 39319 lm32_cpu.branch_target_x[19]
.sym 39320 lm32_cpu.x_result[11]
.sym 39321 lm32_cpu.bypass_data_1[27]
.sym 39323 lm32_cpu.x_result[29]
.sym 39324 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 39325 $abc$42206$n6344_1
.sym 39326 $abc$42206$n4552_1
.sym 39327 $abc$42206$n4176_1
.sym 39328 $abc$42206$n4181_1
.sym 39329 $abc$42206$n2127
.sym 39330 $abc$42206$n3242_1
.sym 39331 $abc$42206$n3199_1
.sym 39332 $abc$42206$n4339
.sym 39333 basesoc_bus_wishbone_dat_r[3]
.sym 39334 lm32_cpu.operand_m[1]
.sym 39335 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 39336 sram_bus_dat_w[3]
.sym 39343 sram_bus_dat_w[3]
.sym 39344 lm32_cpu.x_result[8]
.sym 39345 $abc$42206$n4176_1
.sym 39348 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 39349 $abc$42206$n3237_1
.sym 39350 $abc$42206$n4250_1
.sym 39353 lm32_cpu.w_result[25]
.sym 39355 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 39356 grant
.sym 39359 $abc$42206$n4408
.sym 39360 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 39362 $abc$42206$n3865_1
.sym 39363 sram_bus_dat_w[1]
.sym 39368 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 39369 $abc$42206$n2327
.sym 39370 sram_bus_dat_w[0]
.sym 39371 $abc$42206$n6037_1
.sym 39372 lm32_cpu.operand_m[7]
.sym 39373 lm32_cpu.m_result_sel_compare_m
.sym 39376 sram_bus_dat_w[3]
.sym 39381 $abc$42206$n4176_1
.sym 39382 $abc$42206$n6037_1
.sym 39383 $abc$42206$n4250_1
.sym 39384 lm32_cpu.w_result[25]
.sym 39388 sram_bus_dat_w[0]
.sym 39393 $abc$42206$n4408
.sym 39394 lm32_cpu.m_result_sel_compare_m
.sym 39395 lm32_cpu.operand_m[7]
.sym 39396 $abc$42206$n6037_1
.sym 39402 sram_bus_dat_w[1]
.sym 39405 grant
.sym 39406 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 39408 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 39411 lm32_cpu.x_result[8]
.sym 39413 $abc$42206$n3865_1
.sym 39414 $abc$42206$n3237_1
.sym 39417 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 39418 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 39419 grant
.sym 39421 $abc$42206$n2327
.sym 39422 sys_clk_$glb_clk
.sym 39423 sys_rst_$glb_sr
.sym 39424 $abc$42206$n4393_1
.sym 39425 lm32_cpu.bypass_data_1[13]
.sym 39426 lm32_cpu.load_store_unit.data_w[31]
.sym 39427 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 39428 $abc$42206$n6152_1
.sym 39429 $abc$42206$n3756
.sym 39430 lm32_cpu.bypass_data_1[9]
.sym 39431 $abc$42206$n6153_1
.sym 39432 lm32_cpu.x_result[29]
.sym 39433 lm32_cpu.pc_f[19]
.sym 39435 csrbank2_reload2_w[3]
.sym 39436 lm32_cpu.instruction_unit.instruction_d[8]
.sym 39437 lm32_cpu.bypass_data_1[28]
.sym 39438 lm32_cpu.x_result[8]
.sym 39439 lm32_cpu.x_result[31]
.sym 39440 $abc$42206$n4249_1
.sym 39441 lm32_cpu.bypass_data_1[31]
.sym 39442 lm32_cpu.instruction_unit.instruction_d[8]
.sym 39444 grant
.sym 39445 lm32_cpu.pc_f[8]
.sym 39446 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 39448 spram_datain0[0]
.sym 39449 sram_bus_dat_w[1]
.sym 39450 $abc$42206$n2124
.sym 39451 lm32_cpu.branch_target_d[19]
.sym 39452 storage[5][5]
.sym 39453 lm32_cpu.bypass_data_1[9]
.sym 39454 storage[1][0]
.sym 39455 $abc$42206$n4571
.sym 39456 spram_datain0[6]
.sym 39457 $abc$42206$n6353_1
.sym 39458 lm32_cpu.operand_m[7]
.sym 39459 $abc$42206$n4570_1
.sym 39467 $abc$42206$n6144_1
.sym 39468 $abc$42206$n6353_1
.sym 39469 lm32_cpu.operand_m[13]
.sym 39470 grant
.sym 39473 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 39474 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 39475 $abc$42206$n3237_1
.sym 39476 $abc$42206$n2124
.sym 39477 $abc$42206$n6143_1
.sym 39480 lm32_cpu.m_result_sel_compare_m
.sym 39481 lm32_cpu.operand_m[29]
.sym 39482 $abc$42206$n6037_1
.sym 39484 $abc$42206$n6034_1
.sym 39487 $abc$42206$n3537_1
.sym 39488 lm32_cpu.operand_m[30]
.sym 39492 lm32_cpu.w_result[25]
.sym 39494 lm32_cpu.operand_m[1]
.sym 39495 $abc$42206$n4457
.sym 39496 $abc$42206$n6034_1
.sym 39501 lm32_cpu.operand_m[30]
.sym 39505 lm32_cpu.operand_m[13]
.sym 39510 lm32_cpu.operand_m[13]
.sym 39512 lm32_cpu.m_result_sel_compare_m
.sym 39516 $abc$42206$n6037_1
.sym 39517 lm32_cpu.operand_m[1]
.sym 39518 $abc$42206$n4457
.sym 39519 lm32_cpu.m_result_sel_compare_m
.sym 39522 $abc$42206$n6034_1
.sym 39523 $abc$42206$n6143_1
.sym 39524 $abc$42206$n6144_1
.sym 39525 $abc$42206$n3237_1
.sym 39529 lm32_cpu.operand_m[29]
.sym 39534 $abc$42206$n3537_1
.sym 39535 $abc$42206$n6353_1
.sym 39536 lm32_cpu.w_result[25]
.sym 39537 $abc$42206$n6034_1
.sym 39540 grant
.sym 39541 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 39542 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 39544 $abc$42206$n2124
.sym 39545 sys_clk_$glb_clk
.sym 39546 lm32_cpu.rst_i_$glb_sr
.sym 39547 $abc$42206$n4003
.sym 39548 $abc$42206$n4181_1
.sym 39549 $abc$42206$n3787_1
.sym 39550 $abc$42206$n4339
.sym 39551 $abc$42206$n4728_1
.sym 39552 $abc$42206$n3434_1
.sym 39553 spram_datain0[0]
.sym 39554 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 39556 $abc$42206$n4454
.sym 39559 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 39560 $abc$42206$n6151_1
.sym 39561 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 39562 $abc$42206$n2396
.sym 39563 $abc$42206$n6144_1
.sym 39564 $abc$42206$n5263_1
.sym 39565 lm32_cpu.pc_x[8]
.sym 39566 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 39567 $abc$42206$n4456
.sym 39569 $abc$42206$n5288
.sym 39570 lm32_cpu.load_store_unit.data_w[31]
.sym 39571 csrbank2_reload2_w[0]
.sym 39572 lm32_cpu.pc_f[28]
.sym 39573 sram_bus_adr[1]
.sym 39574 lm32_cpu.operand_m[30]
.sym 39575 grant
.sym 39576 lm32_cpu.pc_m[5]
.sym 39577 lm32_cpu.data_bus_error_exception_m
.sym 39578 $abc$42206$n4967_1
.sym 39579 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 39580 storage[1][5]
.sym 39581 $abc$42206$n4974_1
.sym 39582 lm32_cpu.operand_m[15]
.sym 39587 $abc$42206$n3222_1_$glb_clk
.sym 39588 $abc$42206$n3289_1
.sym 39589 $abc$42206$n3200_1
.sym 39590 basesoc_bus_wishbone_ack
.sym 39592 sram_bus_dat_w[0]
.sym 39593 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 39594 $abc$42206$n3285_1
.sym 39595 $abc$42206$n3222_1_$glb_clk
.sym 39596 $abc$42206$n4552_1
.sym 39597 $abc$42206$n6037_1
.sym 39598 spiflash_bus_ack
.sym 39600 basesoc_uart_rx_pending
.sym 39601 csrbank3_ev_enable0_w[1]
.sym 39603 spram_bus_ack
.sym 39605 sram_bus_dat_w[3]
.sym 39606 lm32_cpu.mc_arithmetic.a[3]
.sym 39607 $abc$42206$n3764
.sym 39615 $abc$42206$n7016
.sym 39617 $abc$42206$n4359_1
.sym 39618 basesoc_uart_tx_pending
.sym 39619 csrbank3_ev_enable0_w[0]
.sym 39622 $abc$42206$n3222_1_$glb_clk
.sym 39627 basesoc_uart_tx_pending
.sym 39628 csrbank3_ev_enable0_w[0]
.sym 39629 basesoc_uart_rx_pending
.sym 39630 csrbank3_ev_enable0_w[1]
.sym 39633 $abc$42206$n3289_1
.sym 39634 basesoc_uart_rx_pending
.sym 39635 csrbank3_ev_enable0_w[1]
.sym 39636 $abc$42206$n4552_1
.sym 39639 spiflash_bus_ack
.sym 39640 basesoc_bus_wishbone_ack
.sym 39641 $abc$42206$n3200_1
.sym 39642 spram_bus_ack
.sym 39648 sram_bus_dat_w[3]
.sym 39651 $abc$42206$n3222_1_$glb_clk
.sym 39652 lm32_cpu.mc_arithmetic.a[3]
.sym 39653 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 39654 $abc$42206$n3285_1
.sym 39659 sram_bus_dat_w[0]
.sym 39664 $abc$42206$n6037_1
.sym 39665 $abc$42206$n3764
.sym 39666 $abc$42206$n4359_1
.sym 39667 $abc$42206$n7016
.sym 39668 sys_clk_$glb_clk
.sym 39670 $abc$42206$n4764_1
.sym 39671 $abc$42206$n6275
.sym 39672 spram_datain0[6]
.sym 39673 $abc$42206$n6327_1
.sym 39674 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 39675 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 39676 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 39677 spram_datain0[4]
.sym 39678 $abc$42206$n6287_1
.sym 39679 lm32_cpu.pc_f[11]
.sym 39681 $abc$42206$n4546_1
.sym 39682 sys_rst
.sym 39683 $abc$42206$n7415
.sym 39684 $abc$42206$n2327
.sym 39685 $abc$42206$n4004
.sym 39686 basesoc_bus_wishbone_ack
.sym 39687 $abc$42206$n4614_1
.sym 39688 lm32_cpu.pc_f[26]
.sym 39689 lm32_cpu.operand_m[20]
.sym 39690 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 39691 $abc$42206$n6312
.sym 39692 storage[13][3]
.sym 39693 $abc$42206$n3787_1
.sym 39694 spiflash_bitbang_storage_full[2]
.sym 39695 $abc$42206$n6215_1
.sym 39696 $abc$42206$n4644_1
.sym 39697 $abc$42206$n5854_1
.sym 39698 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 39699 lm32_cpu.operand_m[18]
.sym 39700 spiflash_bitbang_storage_full[3]
.sym 39701 $abc$42206$n6034_1
.sym 39702 interface2_bank_bus_dat_r[0]
.sym 39703 $abc$42206$n4546_1
.sym 39704 slave_sel_r[0]
.sym 39705 lm32_cpu.pc_x[23]
.sym 39715 $abc$42206$n4569
.sym 39716 $abc$42206$n5940_1
.sym 39717 $abc$42206$n4572_1
.sym 39724 slave_sel[1]
.sym 39725 $abc$42206$n4571
.sym 39726 spram_bus_ack
.sym 39729 $abc$42206$n4570_1
.sym 39732 lm32_cpu.pc_f[28]
.sym 39739 lm32_cpu.load_store_unit.store_data_m[4]
.sym 39747 lm32_cpu.load_store_unit.store_data_m[4]
.sym 39753 slave_sel[1]
.sym 39757 lm32_cpu.pc_f[28]
.sym 39763 $abc$42206$n4569
.sym 39765 $abc$42206$n4572_1
.sym 39768 $abc$42206$n4570_1
.sym 39769 $abc$42206$n4571
.sym 39775 $abc$42206$n4569
.sym 39777 $abc$42206$n4572_1
.sym 39780 $abc$42206$n4572_1
.sym 39782 $abc$42206$n4570_1
.sym 39783 $abc$42206$n4571
.sym 39787 spram_bus_ack
.sym 39788 $abc$42206$n5940_1
.sym 39791 sys_clk_$glb_clk
.sym 39792 sys_rst_$glb_sr
.sym 39793 lm32_cpu.operand_m[1]
.sym 39794 $abc$42206$n4549
.sym 39795 lm32_cpu.load_store_unit.store_data_m[7]
.sym 39796 lm32_cpu.pc_m[23]
.sym 39797 lm32_cpu.load_store_unit.store_data_m[4]
.sym 39798 lm32_cpu.load_store_unit.store_data_m[6]
.sym 39799 lm32_cpu.pc_m[26]
.sym 39800 $abc$42206$n4644_1
.sym 39802 storage_1[9][6]
.sym 39805 $abc$42206$n4760_1
.sym 39806 sram_bus_dat_w[0]
.sym 39807 slave_sel[1]
.sym 39808 $abc$42206$n6327_1
.sym 39809 storage[9][0]
.sym 39810 lm32_cpu.mc_arithmetic.a[1]
.sym 39811 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 39812 $abc$42206$n4764_1
.sym 39813 $abc$42206$n2151
.sym 39814 spiflash_bus_ack
.sym 39815 storage_1[11][1]
.sym 39816 $abc$42206$n4648_1
.sym 39817 basesoc_bus_wishbone_dat_r[3]
.sym 39818 $abc$42206$n4629
.sym 39819 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 39820 csrbank2_reload3_w[2]
.sym 39821 sram_bus_we
.sym 39822 $abc$42206$n4552_1
.sym 39823 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 39824 $abc$42206$n3290_1
.sym 39825 spram_bus_adr[9]
.sym 39826 lm32_cpu.operand_m[1]
.sym 39827 $abc$42206$n3290_1
.sym 39828 $abc$42206$n2180
.sym 39836 $abc$42206$n4575
.sym 39837 $abc$42206$n4603
.sym 39838 sram_bus_adr[2]
.sym 39839 $abc$42206$n4602_1
.sym 39842 csrbank3_rxempty_w
.sym 39843 $abc$42206$n6205_1
.sym 39844 $abc$42206$n6204
.sym 39845 sram_bus_adr[1]
.sym 39846 $abc$42206$n2250
.sym 39847 sram_bus_we
.sym 39848 $abc$42206$n4601
.sym 39849 basesoc_uart_tx_pending
.sym 39852 $abc$42206$n2251
.sym 39853 csrbank3_ev_enable0_w[0]
.sym 39854 $abc$42206$n4546_1
.sym 39855 $abc$42206$n6215_1
.sym 39857 sram_bus_adr[0]
.sym 39859 sram_bus_dat_w[0]
.sym 39862 $abc$42206$n3289_1
.sym 39863 $abc$42206$n4602_1
.sym 39864 $abc$42206$n4609
.sym 39865 sys_rst
.sym 39867 $abc$42206$n4546_1
.sym 39868 $abc$42206$n6215_1
.sym 39869 sram_bus_adr[2]
.sym 39870 csrbank3_rxempty_w
.sym 39873 $abc$42206$n3289_1
.sym 39874 basesoc_uart_tx_pending
.sym 39875 $abc$42206$n6204
.sym 39876 sram_bus_adr[2]
.sym 39879 sram_bus_adr[1]
.sym 39880 sram_bus_adr[0]
.sym 39885 $abc$42206$n4609
.sym 39886 $abc$42206$n6205_1
.sym 39887 csrbank3_ev_enable0_w[0]
.sym 39888 $abc$42206$n4602_1
.sym 39891 sram_bus_we
.sym 39892 $abc$42206$n4602_1
.sym 39893 sys_rst
.sym 39894 $abc$42206$n4609
.sym 39897 $abc$42206$n4603
.sym 39900 $abc$42206$n4575
.sym 39903 sram_bus_dat_w[0]
.sym 39904 $abc$42206$n4601
.sym 39905 sys_rst
.sym 39906 $abc$42206$n2250
.sym 39911 $abc$42206$n2250
.sym 39913 $abc$42206$n2251
.sym 39914 sys_clk_$glb_clk
.sym 39915 sys_rst_$glb_sr
.sym 39916 $abc$42206$n5863_1
.sym 39917 $abc$42206$n5854_1
.sym 39918 basesoc_bus_wishbone_dat_r[4]
.sym 39919 interface1_bank_bus_dat_r[1]
.sym 39920 sram_bus_adr[9]
.sym 39921 sram_bus_adr[13]
.sym 39922 basesoc_bus_wishbone_dat_r[3]
.sym 39923 interface1_bank_bus_dat_r[3]
.sym 39924 $abc$42206$n3289_1
.sym 39926 csrbank2_reload1_w[4]
.sym 39927 $abc$42206$n3289_1
.sym 39928 lm32_cpu.store_operand_x[6]
.sym 39930 $abc$42206$n3537_1
.sym 39931 $abc$42206$n2250
.sym 39932 $abc$42206$n4614_1
.sym 39933 $abc$42206$n4644_1
.sym 39934 $abc$42206$n4546_1
.sym 39935 sram_bus_dat_w[5]
.sym 39936 sram_bus_adr[3]
.sym 39937 $abc$42206$n4549
.sym 39939 sram_bus_adr[4]
.sym 39940 $abc$42206$n4574_1
.sym 39941 $abc$42206$n2151
.sym 39943 interface2_bank_bus_dat_r[4]
.sym 39944 $abc$42206$n4629
.sym 39945 $abc$42206$n2147
.sym 39946 lm32_cpu.load_store_unit.store_data_m[6]
.sym 39947 lm32_cpu.load_store_unit.store_data_m[6]
.sym 39948 $abc$42206$n4552_1
.sym 39949 $abc$42206$n2176
.sym 39950 lm32_cpu.branch_target_d[19]
.sym 39951 $abc$42206$n2176
.sym 39957 $abc$42206$n3291_1
.sym 39958 sram_bus_adr[10]
.sym 39959 $abc$42206$n7415
.sym 39967 sram_bus_adr[12]
.sym 39968 sram_bus_adr[11]
.sym 39975 $abc$42206$n4575
.sym 39984 $abc$42206$n4603
.sym 39985 sram_bus_adr[9]
.sym 39986 sram_bus_adr[13]
.sym 39988 sram_bus_dat_w[0]
.sym 39990 sram_bus_adr[13]
.sym 39991 sram_bus_adr[10]
.sym 39993 sram_bus_adr[9]
.sym 39997 $abc$42206$n3291_1
.sym 39998 sram_bus_adr[12]
.sym 39999 sram_bus_adr[11]
.sym 40002 sram_bus_adr[11]
.sym 40003 sram_bus_adr[10]
.sym 40005 sram_bus_adr[12]
.sym 40008 sram_bus_adr[9]
.sym 40011 sram_bus_adr[13]
.sym 40014 $abc$42206$n4575
.sym 40016 sram_bus_adr[13]
.sym 40017 sram_bus_adr[9]
.sym 40021 sram_bus_dat_w[0]
.sym 40026 $abc$42206$n4603
.sym 40027 sram_bus_adr[10]
.sym 40028 sram_bus_adr[11]
.sym 40029 sram_bus_adr[12]
.sym 40033 $abc$42206$n3291_1
.sym 40034 sram_bus_adr[12]
.sym 40035 sram_bus_adr[11]
.sym 40036 $abc$42206$n7415
.sym 40037 sys_clk_$glb_clk
.sym 40039 $abc$42206$n5861_1
.sym 40040 csrbank2_reload3_w[2]
.sym 40041 $abc$42206$n4552_1
.sym 40042 $abc$42206$n5864
.sym 40043 csrbank2_reload3_w[0]
.sym 40044 $abc$42206$n2180
.sym 40045 $abc$42206$n2147
.sym 40046 csrbank2_reload3_w[7]
.sym 40048 $abc$42206$n4543
.sym 40051 $abc$42206$n4545
.sym 40052 interface4_bank_bus_dat_r[7]
.sym 40053 $abc$42206$n2178
.sym 40054 csrbank0_scratch1_w[0]
.sym 40055 $abc$42206$n3290_1
.sym 40056 $abc$42206$n3342_1
.sym 40057 $abc$42206$n5957
.sym 40058 $abc$42206$n5433
.sym 40060 interface3_bank_bus_dat_r[1]
.sym 40061 $abc$42206$n4574_1
.sym 40062 $abc$42206$n5209
.sym 40063 csrbank2_reload2_w[0]
.sym 40064 $abc$42206$n2321
.sym 40065 sram_bus_adr[1]
.sym 40066 $abc$42206$n2251
.sym 40068 $abc$42206$n2333
.sym 40069 $abc$42206$n6277
.sym 40070 $abc$42206$n3
.sym 40071 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 40072 csrbank2_load2_w[6]
.sym 40073 interface2_bank_bus_dat_r[3]
.sym 40074 $abc$42206$n5326_1
.sym 40080 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 40082 $abc$42206$n3289_1
.sym 40083 storage[14][0]
.sym 40084 $abc$42206$n4574_1
.sym 40085 storage[12][0]
.sym 40087 $abc$42206$n4672_1
.sym 40088 sys_rst
.sym 40089 $abc$42206$n3290_1
.sym 40090 $abc$42206$n4551
.sym 40091 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 40092 $abc$42206$n4552_1
.sym 40093 sram_bus_we
.sym 40094 storage[13][6]
.sym 40098 $abc$42206$n2180
.sym 40099 sram_bus_dat_w[5]
.sym 40101 storage[15][6]
.sym 40102 $abc$42206$n2147
.sym 40106 sram_bus_adr[0]
.sym 40111 sram_bus_adr[1]
.sym 40115 $abc$42206$n2147
.sym 40119 sys_rst
.sym 40120 sram_bus_we
.sym 40121 $abc$42206$n4672_1
.sym 40122 $abc$42206$n3289_1
.sym 40125 sram_bus_adr[1]
.sym 40126 sram_bus_adr[0]
.sym 40131 storage[13][6]
.sym 40132 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 40133 storage[15][6]
.sym 40134 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 40137 sram_bus_we
.sym 40138 $abc$42206$n4552_1
.sym 40139 $abc$42206$n4574_1
.sym 40140 sys_rst
.sym 40143 sram_bus_dat_w[5]
.sym 40149 $abc$42206$n3290_1
.sym 40150 sys_rst
.sym 40151 sram_bus_we
.sym 40152 $abc$42206$n4551
.sym 40155 storage[12][0]
.sym 40156 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 40157 storage[14][0]
.sym 40158 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 40159 $abc$42206$n2180
.sym 40160 sys_clk_$glb_clk
.sym 40161 sys_rst_$glb_sr
.sym 40162 $abc$42206$n5959
.sym 40163 interface4_bank_bus_dat_r[2]
.sym 40164 $abc$42206$n2329
.sym 40165 interface4_bank_bus_dat_r[5]
.sym 40166 $abc$42206$n2176
.sym 40167 interface2_bank_bus_dat_r[0]
.sym 40168 $abc$42206$n5309
.sym 40169 sram_bus_adr[1]
.sym 40170 sram_bus_dat_w[1]
.sym 40171 $abc$42206$n3290_1
.sym 40174 csrbank0_scratch0_w[7]
.sym 40176 sram_bus_adr[3]
.sym 40177 csrbank2_reload0_w[6]
.sym 40178 lm32_cpu.mc_arithmetic.a[3]
.sym 40179 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 40180 $abc$42206$n3289_1
.sym 40181 $abc$42206$n4551
.sym 40182 storage[13][6]
.sym 40183 $abc$42206$n7016
.sym 40184 $abc$42206$n3289_1
.sym 40185 sys_rst
.sym 40186 spiflash_bitbang_storage_full[2]
.sym 40187 interface2_bank_bus_dat_r[6]
.sym 40188 $abc$42206$n4644_1
.sym 40189 basesoc_timer0_zero_trigger
.sym 40190 csrbank2_reload3_w[0]
.sym 40191 $abc$42206$n4546_1
.sym 40192 $abc$42206$n2180
.sym 40193 $abc$42206$n4543
.sym 40194 $abc$42206$n2333
.sym 40195 interface0_bank_bus_dat_r[4]
.sym 40196 spiflash_bitbang_storage_full[3]
.sym 40197 $abc$42206$n5854_1
.sym 40204 $abc$42206$n4635
.sym 40205 $abc$42206$n76
.sym 40207 storage[15][0]
.sym 40208 csrbank4_tuning_word3_w[5]
.sym 40209 sys_rst
.sym 40210 $abc$42206$n9
.sym 40211 $abc$42206$n4574_1
.sym 40213 $abc$42206$n13
.sym 40216 $abc$42206$n4628_1
.sym 40217 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 40218 sram_bus_adr[0]
.sym 40221 $abc$42206$n2176
.sym 40222 storage[13][0]
.sym 40225 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 40226 sram_bus_adr[1]
.sym 40227 sram_bus_we
.sym 40230 $abc$42206$n11
.sym 40231 sram_bus_dat_w[4]
.sym 40234 $abc$42206$n4546_1
.sym 40238 $abc$42206$n11
.sym 40244 sram_bus_dat_w[4]
.sym 40245 sys_rst
.sym 40249 $abc$42206$n13
.sym 40254 $abc$42206$n4574_1
.sym 40255 sys_rst
.sym 40256 sram_bus_we
.sym 40257 $abc$42206$n4546_1
.sym 40260 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 40261 storage[13][0]
.sym 40262 storage[15][0]
.sym 40263 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 40268 $abc$42206$n9
.sym 40272 $abc$42206$n4628_1
.sym 40273 $abc$42206$n4635
.sym 40274 sys_rst
.sym 40278 csrbank4_tuning_word3_w[5]
.sym 40279 $abc$42206$n76
.sym 40280 sram_bus_adr[1]
.sym 40281 sram_bus_adr[0]
.sym 40282 $abc$42206$n2176
.sym 40283 sys_clk_$glb_clk
.sym 40285 $abc$42206$n5136_1
.sym 40286 $abc$42206$n6256_1
.sym 40287 $abc$42206$n2333
.sym 40288 csrbank0_scratch1_w[7]
.sym 40289 csrbank0_scratch1_w[3]
.sym 40290 $abc$42206$n5326_1
.sym 40291 $abc$42206$n4650_1
.sym 40292 $abc$42206$n6262_1
.sym 40293 $abc$42206$n6280
.sym 40294 $abc$42206$n4641
.sym 40297 $abc$42206$n2329
.sym 40298 sram_bus_dat_w[1]
.sym 40299 sys_rst
.sym 40300 interface4_bank_bus_dat_r[5]
.sym 40301 $abc$42206$n3
.sym 40302 $abc$42206$n4637
.sym 40303 storage[15][0]
.sym 40304 $abc$42206$n4646_1
.sym 40305 sram_bus_adr[4]
.sym 40306 lm32_cpu.pc_m[18]
.sym 40307 $abc$42206$n5414_1
.sym 40308 $abc$42206$n2323
.sym 40309 basesoc_timer0_value[5]
.sym 40310 $abc$42206$n5311
.sym 40311 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 40312 csrbank2_reload3_w[2]
.sym 40313 csrbank2_load0_w[6]
.sym 40314 csrbank2_reload2_w[2]
.sym 40315 $abc$42206$n5124_1
.sym 40316 spram_bus_adr[1]
.sym 40317 basesoc_timer0_value[14]
.sym 40318 $abc$42206$n2333
.sym 40319 sram_bus_adr[1]
.sym 40320 $abc$42206$n4628_1
.sym 40328 sram_bus_adr[0]
.sym 40331 $abc$42206$n5172
.sym 40333 csrbank4_tuning_word0_w[7]
.sym 40334 $abc$42206$n74
.sym 40336 $abc$42206$n76
.sym 40337 $abc$42206$n2180
.sym 40338 csrbank4_tuning_word2_w[7]
.sym 40341 sram_bus_adr[1]
.sym 40344 sram_bus_dat_w[0]
.sym 40345 sram_bus_adr[1]
.sym 40349 sram_bus_dat_w[2]
.sym 40350 sram_bus_dat_w[4]
.sym 40357 csrbank4_tuning_word3_w[2]
.sym 40360 $abc$42206$n5172
.sym 40366 sram_bus_dat_w[0]
.sym 40374 sram_bus_dat_w[4]
.sym 40377 $abc$42206$n76
.sym 40383 sram_bus_adr[0]
.sym 40384 csrbank4_tuning_word0_w[7]
.sym 40385 sram_bus_adr[1]
.sym 40386 csrbank4_tuning_word2_w[7]
.sym 40389 $abc$42206$n74
.sym 40395 sram_bus_adr[0]
.sym 40396 $abc$42206$n74
.sym 40397 csrbank4_tuning_word3_w[2]
.sym 40398 sram_bus_adr[1]
.sym 40401 sram_bus_dat_w[2]
.sym 40405 $abc$42206$n2180
.sym 40406 sys_clk_$glb_clk
.sym 40407 sys_rst_$glb_sr
.sym 40408 interface2_bank_bus_dat_r[6]
.sym 40409 basesoc_timer0_value[17]
.sym 40410 $abc$42206$n5114
.sym 40411 interface2_bank_bus_dat_r[2]
.sym 40412 interface2_bank_bus_dat_r[1]
.sym 40413 basesoc_timer0_value[6]
.sym 40414 basesoc_timer0_value[5]
.sym 40415 interface4_bank_bus_dat_r[7]
.sym 40420 $abc$42206$n2178
.sym 40421 $abc$42206$n4640_1
.sym 40423 sram_bus_adr[0]
.sym 40424 sram_bus_dat_w[3]
.sym 40425 sram_bus_adr[3]
.sym 40426 basesoc_timer0_zero_old_trigger
.sym 40427 csrbank2_load2_w[2]
.sym 40428 sram_bus_adr[4]
.sym 40429 csrbank4_tuning_word0_w[7]
.sym 40431 csrbank4_tuning_word0_w[0]
.sym 40432 $abc$42206$n2333
.sym 40433 $abc$42206$n2325
.sym 40434 lm32_cpu.load_store_unit.store_data_m[6]
.sym 40435 $abc$42206$n5310
.sym 40436 csrbank0_scratch1_w[3]
.sym 40437 $abc$42206$n2176
.sym 40438 $abc$42206$n2147
.sym 40439 interface2_bank_bus_dat_r[4]
.sym 40440 $abc$42206$n4635
.sym 40441 $abc$42206$n4629
.sym 40442 $abc$42206$n4574_1
.sym 40450 $abc$42206$n4635
.sym 40451 $abc$42206$n6955
.sym 40453 sram_bus_dat_w[6]
.sym 40454 csrbank2_load3_w[6]
.sym 40455 csrbank2_reload0_w[6]
.sym 40456 $abc$42206$n6262_1
.sym 40459 $abc$42206$n4630_1
.sym 40460 csrbank2_load1_w[6]
.sym 40462 $abc$42206$n4632_1
.sym 40464 $abc$42206$n5385
.sym 40465 sram_bus_adr[4]
.sym 40467 sram_bus_dat_w[2]
.sym 40469 sram_bus_dat_w[7]
.sym 40472 sram_bus_dat_w[5]
.sym 40473 csrbank2_load0_w[6]
.sym 40474 $abc$42206$n4637
.sym 40475 $abc$42206$n6261_1
.sym 40480 sram_bus_dat_w[4]
.sym 40482 sram_bus_dat_w[6]
.sym 40490 sram_bus_dat_w[5]
.sym 40494 csrbank2_reload0_w[6]
.sym 40495 csrbank2_load0_w[6]
.sym 40496 $abc$42206$n4637
.sym 40497 $abc$42206$n4630_1
.sym 40501 sram_bus_dat_w[2]
.sym 40508 sram_bus_dat_w[7]
.sym 40512 $abc$42206$n4635
.sym 40513 $abc$42206$n4632_1
.sym 40514 csrbank2_load3_w[6]
.sym 40515 csrbank2_load1_w[6]
.sym 40520 sram_bus_dat_w[4]
.sym 40524 $abc$42206$n6261_1
.sym 40525 $abc$42206$n5385
.sym 40526 $abc$42206$n6262_1
.sym 40527 sram_bus_adr[4]
.sym 40528 $abc$42206$n6955
.sym 40529 sys_clk_$glb_clk
.sym 40531 basesoc_timer0_value[21]
.sym 40532 $abc$42206$n5120
.sym 40533 $abc$42206$n6252_1
.sym 40534 $abc$42206$n5118_1
.sym 40535 $abc$42206$n4659
.sym 40536 basesoc_timer0_value[8]
.sym 40537 basesoc_timer0_value[9]
.sym 40538 $abc$42206$n4662_1
.sym 40540 basesoc_timer0_value[6]
.sym 40543 $abc$42206$n5695
.sym 40544 $abc$42206$n5377
.sym 40545 $abc$42206$n4630_1
.sym 40546 basesoc_timer0_value[2]
.sym 40547 csrbank2_reload0_w[6]
.sym 40548 csrbank2_load1_w[6]
.sym 40549 sram_bus_dat_w[6]
.sym 40550 $abc$42206$n4632_1
.sym 40551 storage[15][2]
.sym 40552 $abc$42206$n5385
.sym 40553 storage[15][7]
.sym 40554 $abc$42206$n4635
.sym 40555 $abc$42206$n5326_1
.sym 40556 $abc$42206$n5315_1
.sym 40557 sram_bus_adr[4]
.sym 40558 $abc$42206$n3
.sym 40559 $abc$42206$n4643
.sym 40561 $abc$42206$n6255_1
.sym 40562 $abc$42206$n5352
.sym 40564 interface2_bank_bus_dat_r[3]
.sym 40565 csrbank2_load2_w[6]
.sym 40566 $abc$42206$n2333
.sym 40572 csrbank2_load1_w[4]
.sym 40573 csrbank2_load3_w[0]
.sym 40574 $abc$42206$n5126
.sym 40578 csrbank2_load1_w[0]
.sym 40579 sys_rst
.sym 40580 $abc$42206$n4646_1
.sym 40581 $abc$42206$n4632_1
.sym 40582 csrbank2_reload3_w[1]
.sym 40584 $abc$42206$n5725
.sym 40585 csrbank2_reload1_w[1]
.sym 40586 $abc$42206$n5716
.sym 40587 $abc$42206$n5719
.sym 40588 csrbank2_reload1_w[6]
.sym 40590 $abc$42206$n4628_1
.sym 40593 csrbank2_reload1_w[4]
.sym 40594 csrbank2_reload1_w[3]
.sym 40595 csrbank2_en0_w
.sym 40597 $abc$42206$n5130_1
.sym 40598 basesoc_timer0_zero_trigger
.sym 40600 $abc$42206$n4635
.sym 40602 csrbank2_load1_w[6]
.sym 40603 $abc$42206$n4640_1
.sym 40605 $abc$42206$n5126
.sym 40607 csrbank2_load1_w[4]
.sym 40608 csrbank2_en0_w
.sym 40611 basesoc_timer0_zero_trigger
.sym 40612 csrbank2_reload1_w[6]
.sym 40613 $abc$42206$n5725
.sym 40618 csrbank2_reload1_w[4]
.sym 40619 $abc$42206$n5719
.sym 40620 basesoc_timer0_zero_trigger
.sym 40623 $abc$42206$n5716
.sym 40624 csrbank2_reload1_w[3]
.sym 40625 basesoc_timer0_zero_trigger
.sym 40629 $abc$42206$n5130_1
.sym 40630 csrbank2_en0_w
.sym 40632 csrbank2_load1_w[6]
.sym 40635 csrbank2_reload3_w[1]
.sym 40636 csrbank2_reload1_w[1]
.sym 40637 $abc$42206$n4646_1
.sym 40638 $abc$42206$n4640_1
.sym 40641 $abc$42206$n4628_1
.sym 40642 sys_rst
.sym 40643 $abc$42206$n4640_1
.sym 40647 $abc$42206$n4635
.sym 40648 $abc$42206$n4632_1
.sym 40649 csrbank2_load3_w[0]
.sym 40650 csrbank2_load1_w[0]
.sym 40652 sys_clk_$glb_clk
.sym 40653 sys_rst_$glb_sr
.sym 40654 basesoc_timer0_value[18]
.sym 40655 $abc$42206$n5358
.sym 40656 basesoc_timer0_value[4]
.sym 40657 interface2_bank_bus_dat_r[4]
.sym 40658 basesoc_timer0_value[19]
.sym 40659 basesoc_timer0_value[22]
.sym 40660 $abc$42206$n5138_1
.sym 40661 $abc$42206$n4655
.sym 40663 basesoc_timer0_value[8]
.sym 40666 basesoc_timer0_value[12]
.sym 40667 $abc$42206$n4632_1
.sym 40668 basesoc_timer0_value[10]
.sym 40669 csrbank4_tuning_word3_w[6]
.sym 40670 $abc$42206$n5722
.sym 40671 $abc$42206$n2321
.sym 40672 $abc$42206$n5725
.sym 40674 $abc$42206$n5315_1
.sym 40675 $abc$42206$n4629
.sym 40676 basesoc_timer0_value[14]
.sym 40677 sram_bus_dat_w[4]
.sym 40678 spiflash_bitbang_storage_full[2]
.sym 40679 $abc$42206$n5359
.sym 40680 spiflash_bitbang_storage_full[3]
.sym 40681 basesoc_timer0_zero_trigger
.sym 40682 csrbank2_reload3_w[0]
.sym 40683 csrbank2_load1_w[7]
.sym 40684 csrbank2_reload1_w[4]
.sym 40685 csrbank2_load0_w[4]
.sym 40686 csrbank2_load3_w[6]
.sym 40687 basesoc_timer0_value[11]
.sym 40689 csrbank2_load0_w[3]
.sym 40696 $abc$42206$n4637
.sym 40700 $abc$42206$n5740
.sym 40701 sram_bus_dat_w[3]
.sym 40705 $abc$42206$n4640_1
.sym 40706 $abc$42206$n2178
.sym 40710 csrbank2_reload1_w[4]
.sym 40711 $abc$42206$n5695
.sym 40714 $abc$42206$n5692
.sym 40715 csrbank2_reload0_w[4]
.sym 40716 sram_bus_dat_w[1]
.sym 40717 csrbank2_reload1_w[3]
.sym 40718 csrbank2_reload0_w[4]
.sym 40719 $abc$42206$n4643
.sym 40721 sram_bus_dat_w[7]
.sym 40722 csrbank2_reload2_w[3]
.sym 40723 csrbank2_reload0_w[3]
.sym 40726 basesoc_timer0_zero_trigger
.sym 40729 $abc$42206$n5692
.sym 40730 basesoc_timer0_zero_trigger
.sym 40731 csrbank2_reload0_w[3]
.sym 40734 $abc$42206$n4643
.sym 40735 csrbank2_reload2_w[3]
.sym 40736 $abc$42206$n4640_1
.sym 40737 csrbank2_reload1_w[3]
.sym 40740 basesoc_timer0_zero_trigger
.sym 40741 csrbank2_reload0_w[4]
.sym 40742 $abc$42206$n5695
.sym 40747 basesoc_timer0_zero_trigger
.sym 40748 $abc$42206$n5740
.sym 40749 csrbank2_reload2_w[3]
.sym 40752 csrbank2_reload0_w[4]
.sym 40753 $abc$42206$n4637
.sym 40754 csrbank2_reload1_w[4]
.sym 40755 $abc$42206$n4640_1
.sym 40758 sram_bus_dat_w[1]
.sym 40767 sram_bus_dat_w[7]
.sym 40773 sram_bus_dat_w[3]
.sym 40774 $abc$42206$n2178
.sym 40775 sys_clk_$glb_clk
.sym 40776 sys_rst_$glb_sr
.sym 40777 basesoc_timer0_value[24]
.sym 40778 $abc$42206$n5162
.sym 40779 basesoc_timer0_value[25]
.sym 40780 $abc$42206$n5152
.sym 40781 interface2_bank_bus_dat_r[3]
.sym 40782 basesoc_timer0_value[30]
.sym 40783 $abc$42206$n5150_1
.sym 40784 basesoc_timer0_value[3]
.sym 40790 basesoc_timer0_value[16]
.sym 40791 csrbank4_tuning_word2_w[1]
.sym 40792 csrbank2_value2_w[4]
.sym 40793 $abc$42206$n4630_1
.sym 40794 csrbank2_value2_w[5]
.sym 40798 $abc$42206$n5146
.sym 40799 $abc$42206$n5360
.sym 40800 basesoc_timer0_value[4]
.sym 40801 $abc$42206$n4628_1
.sym 40803 csrbank2_reload3_w[1]
.sym 40804 csrbank2_reload3_w[2]
.sym 40805 basesoc_timer0_value[19]
.sym 40807 csrbank2_en0_w
.sym 40809 basesoc_timer0_value[0]
.sym 40810 csrbank2_en0_w
.sym 40811 csrbank2_load1_w[0]
.sym 40812 $abc$42206$n5124_1
.sym 40818 $abc$42206$n4630_1
.sym 40819 $abc$42206$n4632_1
.sym 40820 $abc$42206$n5350
.sym 40821 $abc$42206$n6254_1
.sym 40822 $abc$42206$n4635
.sym 40823 basesoc_timer0_value[19]
.sym 40824 $abc$42206$n5327_1
.sym 40825 csrbank2_value0_w[2]
.sym 40826 csrbank2_value1_w[2]
.sym 40827 $abc$42206$n5326_1
.sym 40828 $abc$42206$n5340_1
.sym 40829 $abc$42206$n5321_1
.sym 40830 csrbank2_load0_w[2]
.sym 40832 basesoc_timer0_value[10]
.sym 40833 $abc$42206$n4640_1
.sym 40834 csrbank2_load1_w[2]
.sym 40835 csrbank2_load3_w[3]
.sym 40836 $abc$42206$n2333
.sym 40838 $abc$42206$n5347
.sym 40839 csrbank2_reload1_w[2]
.sym 40842 $abc$42206$n4646_1
.sym 40846 csrbank2_reload3_w[3]
.sym 40847 $abc$42206$n5345_1
.sym 40848 csrbank2_value2_w[3]
.sym 40849 $abc$42206$n5346
.sym 40854 basesoc_timer0_value[10]
.sym 40857 $abc$42206$n4646_1
.sym 40859 csrbank2_reload3_w[3]
.sym 40860 $abc$42206$n5350
.sym 40863 $abc$42206$n5326_1
.sym 40864 csrbank2_value2_w[3]
.sym 40865 $abc$42206$n4635
.sym 40866 csrbank2_load3_w[3]
.sym 40869 $abc$42206$n5340_1
.sym 40870 $abc$42206$n5347
.sym 40871 $abc$42206$n6254_1
.sym 40872 $abc$42206$n5345_1
.sym 40875 csrbank2_load1_w[2]
.sym 40876 $abc$42206$n4632_1
.sym 40877 $abc$42206$n4630_1
.sym 40878 csrbank2_load0_w[2]
.sym 40881 csrbank2_value1_w[2]
.sym 40882 $abc$42206$n5346
.sym 40884 $abc$42206$n5327_1
.sym 40890 basesoc_timer0_value[19]
.sym 40893 csrbank2_value0_w[2]
.sym 40894 $abc$42206$n5321_1
.sym 40895 csrbank2_reload1_w[2]
.sym 40896 $abc$42206$n4640_1
.sym 40897 $abc$42206$n2333
.sym 40898 sys_clk_$glb_clk
.sym 40899 sys_rst_$glb_sr
.sym 40900 $abc$42206$n5359
.sym 40901 basesoc_timer0_value[15]
.sym 40902 basesoc_timer0_value[0]
.sym 40903 basesoc_timer0_value[26]
.sym 40904 basesoc_timer0_value[11]
.sym 40905 basesoc_timer0_value[28]
.sym 40906 basesoc_timer0_value[27]
.sym 40907 $abc$42206$n5154_1
.sym 40912 $abc$42206$n4630_1
.sym 40913 $abc$42206$n2237
.sym 40914 csrbank4_tuning_word3_w[7]
.sym 40917 csrbank4_tuning_word3_w[6]
.sym 40920 basesoc_uart_phy_tx_busy
.sym 40921 $PACKER_VCC_NET_$glb_clk
.sym 40923 sram_bus_dat_w[3]
.sym 40925 csrbank2_reload1_w[2]
.sym 40930 $abc$42206$n2333
.sym 40931 csrbank2_reload0_w[3]
.sym 40932 $abc$42206$n4630_1
.sym 40933 $abc$42206$n4629
.sym 40943 $abc$42206$n4630_1
.sym 40944 sram_bus_dat_w[6]
.sym 40945 $abc$42206$n4632_1
.sym 40946 csrbank2_load1_w[3]
.sym 40947 sram_bus_dat_w[4]
.sym 40948 $abc$42206$n5355
.sym 40949 $abc$42206$n5341_1
.sym 40952 $abc$42206$n5315_1
.sym 40953 $abc$42206$n4640_1
.sym 40954 $abc$42206$n4646_1
.sym 40955 csrbank2_reload0_w[3]
.sym 40956 csrbank2_load0_w[3]
.sym 40957 $abc$42206$n4637
.sym 40958 csrbank2_value3_w[3]
.sym 40959 $abc$42206$n2325
.sym 40964 csrbank2_reload3_w[2]
.sym 40965 $abc$42206$n5356
.sym 40966 sram_bus_dat_w[7]
.sym 40967 csrbank2_value1_w[3]
.sym 40969 csrbank2_reload1_w[6]
.sym 40970 csrbank2_value3_w[6]
.sym 40972 $abc$42206$n5327_1
.sym 40974 $abc$42206$n5315_1
.sym 40975 csrbank2_value3_w[3]
.sym 40976 $abc$42206$n4632_1
.sym 40977 csrbank2_load1_w[3]
.sym 40980 $abc$42206$n4640_1
.sym 40981 $abc$42206$n5315_1
.sym 40982 csrbank2_reload1_w[6]
.sym 40983 csrbank2_value3_w[6]
.sym 40986 $abc$42206$n4646_1
.sym 40987 $abc$42206$n5341_1
.sym 40989 csrbank2_reload3_w[2]
.sym 40993 sram_bus_dat_w[4]
.sym 41001 sram_bus_dat_w[6]
.sym 41005 sram_bus_dat_w[7]
.sym 41010 $abc$42206$n4630_1
.sym 41011 $abc$42206$n5355
.sym 41012 csrbank2_load0_w[3]
.sym 41013 $abc$42206$n5356
.sym 41016 csrbank2_reload0_w[3]
.sym 41017 $abc$42206$n5327_1
.sym 41018 csrbank2_value1_w[3]
.sym 41019 $abc$42206$n4637
.sym 41020 $abc$42206$n2325
.sym 41021 sys_clk_$glb_clk
.sym 41022 sys_rst_$glb_sr
.sym 41023 csrbank2_value3_w[4]
.sym 41024 csrbank2_value3_w[3]
.sym 41025 csrbank2_value1_w[3]
.sym 41026 $abc$42206$n2315
.sym 41027 $abc$42206$n5156_1
.sym 41028 csrbank2_value3_w[6]
.sym 41035 $abc$42206$n4635
.sym 41036 csrbank2_load0_w[2]
.sym 41037 csrbank2_load3_w[3]
.sym 41038 sram_bus_dat_w[6]
.sym 41040 $abc$42206$n5158
.sym 41042 $abc$42206$n2323
.sym 41043 sys_rst
.sym 41044 basesoc_timer0_zero_trigger
.sym 41045 $abc$42206$n5341_1
.sym 41046 csrbank2_load0_w[5]
.sym 41049 $abc$42206$n5315_1
.sym 41050 $abc$42206$n6955
.sym 41054 csrbank2_load3_w[4]
.sym 41066 $abc$42206$n6955
.sym 41069 sram_bus_dat_w[3]
.sym 41074 sram_bus_dat_w[0]
.sym 41078 sram_bus_dat_w[1]
.sym 41091 csrbank2_load1_w[0]
.sym 41100 sram_bus_dat_w[3]
.sym 41124 sram_bus_dat_w[1]
.sym 41130 csrbank2_load1_w[0]
.sym 41139 sram_bus_dat_w[0]
.sym 41143 $abc$42206$n6955
.sym 41144 sys_clk_$glb_clk
.sym 41154 csrbank2_load1_w[2]
.sym 41155 csrbank2_en0_w
.sym 41159 csrbank2_reload3_w[3]
.sym 41161 sram_bus_dat_w[3]
.sym 41164 storage[15][1]
.sym 41175 basesoc_timer0_zero_trigger
.sym 41218 sys_clk
.sym 41246 $abc$42206$n4746_1
.sym 41248 lm32_cpu.branch_target_d[7]
.sym 41249 $abc$42206$n4606_1
.sym 41250 lm32_cpu.memop_pc_w[16]
.sym 41251 $abc$42206$n4750_1
.sym 41252 lm32_cpu.memop_pc_w[14]
.sym 41253 lm32_cpu.pc_f[6]
.sym 41258 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 41260 lm32_cpu.branch_target_d[1]
.sym 41262 lm32_cpu.branch_target_d[16]
.sym 41263 lm32_cpu.branch_target_d[9]
.sym 41264 lm32_cpu.branch_target_x[20]
.sym 41265 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 41267 basesoc_bus_wishbone_dat_r[4]
.sym 41269 lm32_cpu.branch_target_d[5]
.sym 41270 lm32_cpu.pc_d[6]
.sym 41272 lm32_cpu.pc_d[23]
.sym 41274 $abc$42206$n7049
.sym 41296 lm32_cpu.branch_target_x[7]
.sym 41298 $abc$42206$n7049
.sym 41302 lm32_cpu.pc_d[23]
.sym 41310 lm32_cpu.branch_target_d[1]
.sym 41312 lm32_cpu.branch_target_x[20]
.sym 41322 lm32_cpu.branch_target_x[7]
.sym 41329 lm32_cpu.branch_target_x[20]
.sym 41336 lm32_cpu.pc_d[23]
.sym 41339 $abc$42206$n7049
.sym 41357 lm32_cpu.branch_target_d[1]
.sym 41376 $abc$42206$n5872
.sym 41377 $abc$42206$n5875
.sym 41378 $auto$alumacc.cc:474:replace_alu$3946.C[4]
.sym 41379 $abc$42206$n6222
.sym 41380 storage[11][6]
.sym 41381 storage[11][4]
.sym 41382 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 41384 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 41386 $abc$42206$n5257_1
.sym 41388 $abc$42206$n5087
.sym 41389 $abc$42206$n5075_1
.sym 41393 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 41395 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 41397 $PACKER_GND_NET
.sym 41406 spiflash_sr[0]
.sym 41412 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 41413 spram_bus_adr[4]
.sym 41414 $abc$42206$n2358
.sym 41415 lm32_cpu.branch_target_x[7]
.sym 41417 lm32_cpu.data_bus_error_exception_m
.sym 41418 lm32_cpu.instruction_unit.instruction_d[31]
.sym 41420 lm32_cpu.instruction_unit.instruction_d[1]
.sym 41421 lm32_cpu.branch_target_x[12]
.sym 41423 $abc$42206$n7617
.sym 41424 sram_bus_dat_w[6]
.sym 41427 $abc$42206$n5716_1
.sym 41428 lm32_cpu.pc_f[6]
.sym 41429 $abc$42206$n4812
.sym 41431 grant
.sym 41433 lm32_cpu.branch_target_d[7]
.sym 41435 $abc$42206$n2079
.sym 41436 $abc$42206$n2408
.sym 41437 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 41438 lm32_cpu.instruction_unit.instruction_d[1]
.sym 41453 grant
.sym 41456 spiflash_sr[1]
.sym 41462 spiflash_sr[3]
.sym 41464 spiflash_sr[0]
.sym 41465 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 41466 spiflash_sr[2]
.sym 41469 $abc$42206$n2358
.sym 41476 lm32_cpu.pc_d[6]
.sym 41477 lm32_cpu.pc_d[2]
.sym 41480 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 41491 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 41492 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 41493 grant
.sym 41498 lm32_cpu.pc_d[6]
.sym 41503 spiflash_sr[2]
.sym 41510 spiflash_sr[3]
.sym 41517 spiflash_sr[0]
.sym 41521 lm32_cpu.pc_d[2]
.sym 41526 spiflash_sr[1]
.sym 41530 $abc$42206$n2358
.sym 41531 sys_clk_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 lm32_cpu.instruction_unit.wb_data_f[31]
.sym 41534 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 41535 lm32_cpu.instruction_unit.wb_data_f[12]
.sym 41536 csrbank3_rxempty_w
.sym 41537 $abc$42206$n3262_1
.sym 41538 $abc$42206$n3249_1
.sym 41539 $abc$42206$n3247
.sym 41540 $abc$42206$n4472
.sym 41542 lm32_cpu.branch_target_d[21]
.sym 41543 lm32_cpu.branch_target_d[21]
.sym 41544 lm32_cpu.load_store_unit.store_data_m[29]
.sym 41545 spram_bus_adr[13]
.sym 41546 storage[11][6]
.sym 41547 $abc$42206$n5256_1
.sym 41549 spram_bus_adr[1]
.sym 41550 $abc$42206$n7051
.sym 41551 $abc$42206$n5075_1
.sym 41553 $abc$42206$n2127
.sym 41555 $abc$42206$n5718_1
.sym 41556 sram_bus_dat_w[4]
.sym 41557 lm32_cpu.branch_target_d[18]
.sym 41558 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 41559 lm32_cpu.branch_target_x[12]
.sym 41560 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 41561 lm32_cpu.instruction_unit.instruction_d[15]
.sym 41562 lm32_cpu.pc_f[6]
.sym 41563 lm32_cpu.pc_f[10]
.sym 41564 $abc$42206$n4138
.sym 41565 lm32_cpu.instruction_unit.instruction_d[4]
.sym 41566 lm32_cpu.pc_f[10]
.sym 41567 lm32_cpu.instruction_unit.instruction_d[31]
.sym 41568 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 41576 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 41577 spiflash_sr[3]
.sym 41578 lm32_cpu.size_d[1]
.sym 41579 spiflash_sr[4]
.sym 41584 lm32_cpu.size_d[0]
.sym 41585 lm32_cpu.sign_extend_d
.sym 41586 lm32_cpu.logic_op_d[3]
.sym 41588 slave_sel_r[1]
.sym 41589 $abc$42206$n3248_1
.sym 41590 basesoc_bus_wishbone_dat_r[4]
.sym 41592 $abc$42206$n2075
.sym 41594 $abc$42206$n3262_1
.sym 41596 $abc$42206$n3282_1
.sym 41598 lm32_cpu.instruction_unit.wb_data_f[31]
.sym 41599 basesoc_bus_wishbone_dat_r[3]
.sym 41601 slave_sel_r[0]
.sym 41602 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 41608 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 41613 lm32_cpu.instruction_unit.wb_data_f[31]
.sym 41619 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 41625 spiflash_sr[3]
.sym 41626 basesoc_bus_wishbone_dat_r[3]
.sym 41627 slave_sel_r[1]
.sym 41628 slave_sel_r[0]
.sym 41631 $abc$42206$n3262_1
.sym 41633 $abc$42206$n3282_1
.sym 41637 slave_sel_r[1]
.sym 41638 basesoc_bus_wishbone_dat_r[4]
.sym 41639 spiflash_sr[4]
.sym 41640 slave_sel_r[0]
.sym 41643 $abc$42206$n3248_1
.sym 41645 lm32_cpu.sign_extend_d
.sym 41646 lm32_cpu.logic_op_d[3]
.sym 41649 lm32_cpu.size_d[0]
.sym 41652 lm32_cpu.size_d[1]
.sym 41653 $abc$42206$n2075
.sym 41654 sys_clk_$glb_clk
.sym 41655 lm32_cpu.rst_i_$glb_sr
.sym 41656 $abc$42206$n4812
.sym 41657 $abc$42206$n4183_1
.sym 41658 $abc$42206$n4868
.sym 41659 lm32_cpu.pc_d[10]
.sym 41660 $abc$42206$n4185_1
.sym 41661 lm32_cpu.pc_f[14]
.sym 41662 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 41663 lm32_cpu.instruction_unit.instruction_d[12]
.sym 41667 lm32_cpu.pc_d[23]
.sym 41668 lm32_cpu.instruction_unit.instruction_d[4]
.sym 41669 $abc$42206$n3200_1
.sym 41670 storage_1[2][0]
.sym 41671 shared_dat_r[31]
.sym 41672 lm32_cpu.instruction_unit.instruction_d[31]
.sym 41673 $abc$42206$n4472
.sym 41674 lm32_cpu.instruction_unit.instruction_d[1]
.sym 41675 sram_bus_dat_w[1]
.sym 41676 spiflash_sr[13]
.sym 41677 shared_dat_r[27]
.sym 41678 lm32_cpu.x_result_sel_csr_d
.sym 41679 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 41683 spiflash_sr[0]
.sym 41684 sram_bus_dat_w[5]
.sym 41685 lm32_cpu.x_result_sel_csr_d
.sym 41686 lm32_cpu.pc_d[1]
.sym 41687 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 41688 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 41689 $abc$42206$n4812
.sym 41690 spiflash_sr[2]
.sym 41697 spiflash_sr[2]
.sym 41699 $abc$42206$n2075
.sym 41702 slave_sel_r[1]
.sym 41703 lm32_cpu.pc_f[13]
.sym 41707 lm32_cpu.pc_f[1]
.sym 41710 basesoc_bus_wishbone_dat_r[2]
.sym 41711 slave_sel_r[0]
.sym 41715 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 41717 lm32_cpu.pc_f[2]
.sym 41723 lm32_cpu.instruction_unit.pc_a[13]
.sym 41726 lm32_cpu.instruction_unit.pc_a[2]
.sym 41727 lm32_cpu.instruction_unit.pc_a[6]
.sym 41733 lm32_cpu.instruction_unit.pc_a[6]
.sym 41737 lm32_cpu.pc_f[2]
.sym 41744 lm32_cpu.pc_f[13]
.sym 41749 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 41756 lm32_cpu.instruction_unit.pc_a[2]
.sym 41760 slave_sel_r[1]
.sym 41761 spiflash_sr[2]
.sym 41762 slave_sel_r[0]
.sym 41763 basesoc_bus_wishbone_dat_r[2]
.sym 41769 lm32_cpu.instruction_unit.pc_a[13]
.sym 41772 lm32_cpu.pc_f[1]
.sym 41776 $abc$42206$n2075
.sym 41777 sys_clk_$glb_clk
.sym 41778 lm32_cpu.rst_i_$glb_sr
.sym 41781 $abc$42206$n4137
.sym 41782 $abc$42206$n4138
.sym 41783 $abc$42206$n4139
.sym 41784 $abc$42206$n4140
.sym 41785 $abc$42206$n4141
.sym 41786 $abc$42206$n4142
.sym 41789 $abc$42206$n7049
.sym 41790 lm32_cpu.load_store_unit.store_data_m[21]
.sym 41791 $abc$42206$n3252_1
.sym 41792 lm32_cpu.m_result_sel_compare_d
.sym 41793 $abc$42206$n2075
.sym 41794 lm32_cpu.pc_d[10]
.sym 41795 lm32_cpu.size_d[0]
.sym 41796 lm32_cpu.instruction_unit.instruction_d[12]
.sym 41797 lm32_cpu.logic_op_d[3]
.sym 41798 $abc$42206$n4812
.sym 41799 lm32_cpu.sign_extend_d
.sym 41800 $abc$42206$n4183_1
.sym 41801 $abc$42206$n3200_1
.sym 41802 $abc$42206$n2110
.sym 41803 lm32_cpu.branch_target_d[2]
.sym 41804 lm32_cpu.branch_target_d[12]
.sym 41805 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 41806 lm32_cpu.sign_extend_d
.sym 41807 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 41808 lm32_cpu.branch_target_x[7]
.sym 41809 $abc$42206$n2124
.sym 41810 lm32_cpu.pc_f[9]
.sym 41812 lm32_cpu.pc_f[13]
.sym 41813 lm32_cpu.branch_target_d[5]
.sym 41814 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 41820 lm32_cpu.branch_target_d[5]
.sym 41823 storage[9][6]
.sym 41824 storage[11][6]
.sym 41825 $abc$42206$n4693
.sym 41826 $abc$42206$n6344_1
.sym 41827 $abc$42206$n3224_1
.sym 41830 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41833 sram_bus_dat_w[1]
.sym 41835 $abc$42206$n4862
.sym 41841 $abc$42206$n4140
.sym 41842 $abc$42206$n4141
.sym 41844 sram_bus_dat_w[5]
.sym 41845 $abc$42206$n4863
.sym 41847 $abc$42206$n7606
.sym 41848 lm32_cpu.branch_target_d[6]
.sym 41849 $abc$42206$n4148
.sym 41850 lm32_cpu.branch_target_d[13]
.sym 41851 sram_bus_dat_w[0]
.sym 41855 sram_bus_dat_w[0]
.sym 41862 sram_bus_dat_w[1]
.sym 41866 lm32_cpu.branch_target_d[13]
.sym 41867 $abc$42206$n4148
.sym 41868 $abc$42206$n4693
.sym 41872 $abc$42206$n4862
.sym 41873 $abc$42206$n3224_1
.sym 41874 $abc$42206$n4863
.sym 41877 $abc$42206$n4141
.sym 41878 $abc$42206$n4693
.sym 41880 lm32_cpu.branch_target_d[6]
.sym 41883 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41884 storage[11][6]
.sym 41885 storage[9][6]
.sym 41886 $abc$42206$n6344_1
.sym 41890 sram_bus_dat_w[5]
.sym 41895 $abc$42206$n4140
.sym 41896 lm32_cpu.branch_target_d[5]
.sym 41897 $abc$42206$n4693
.sym 41899 $abc$42206$n7606
.sym 41900 sys_clk_$glb_clk
.sym 41902 $abc$42206$n4143
.sym 41903 $abc$42206$n4144
.sym 41904 $abc$42206$n4145
.sym 41905 $abc$42206$n4146
.sym 41906 $abc$42206$n4147
.sym 41907 $abc$42206$n4148
.sym 41908 $abc$42206$n4149
.sym 41909 $abc$42206$n4150
.sym 41910 lm32_cpu.pc_f[10]
.sym 41911 lm32_cpu.size_x[0]
.sym 41912 lm32_cpu.size_x[0]
.sym 41914 storage_1[2][7]
.sym 41915 lm32_cpu.size_d[1]
.sym 41916 lm32_cpu.instruction_unit.instruction_d[31]
.sym 41917 shared_dat_r[30]
.sym 41918 lm32_cpu.pc_f[1]
.sym 41919 $abc$42206$n2075
.sym 41922 lm32_cpu.eba[22]
.sym 41923 $abc$42206$n3224_1
.sym 41924 $abc$42206$n3435_1
.sym 41925 $abc$42206$n2075
.sym 41926 $abc$42206$n4693
.sym 41927 $abc$42206$n4812
.sym 41928 lm32_cpu.instruction_unit.instruction_d[13]
.sym 41929 lm32_cpu.branch_target_d[7]
.sym 41930 storage_1[3][1]
.sym 41931 $abc$42206$n2079
.sym 41932 $abc$42206$n3198_1
.sym 41933 $abc$42206$n2075
.sym 41934 lm32_cpu.store_operand_x[3]
.sym 41935 lm32_cpu.instruction_unit.instruction_d[1]
.sym 41936 lm32_cpu.branch_target_d[13]
.sym 41937 lm32_cpu.pc_f[19]
.sym 41943 $abc$42206$n4693
.sym 41945 lm32_cpu.pc_f[29]
.sym 41946 lm32_cpu.branch_target_d[3]
.sym 41954 $abc$42206$n7046
.sym 41956 $abc$42206$n4164
.sym 41957 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 41960 $abc$42206$n4144
.sym 41962 $abc$42206$n4146
.sym 41964 lm32_cpu.branch_target_d[12]
.sym 41965 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 41966 $abc$42206$n4138
.sym 41967 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 41970 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 41971 $abc$42206$n4147
.sym 41973 lm32_cpu.branch_target_d[9]
.sym 41974 lm32_cpu.branch_target_d[11]
.sym 41977 $abc$42206$n4138
.sym 41978 $abc$42206$n4693
.sym 41979 lm32_cpu.branch_target_d[3]
.sym 41982 $abc$42206$n4144
.sym 41983 $abc$42206$n4693
.sym 41984 lm32_cpu.branch_target_d[9]
.sym 41990 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 41995 $abc$42206$n4693
.sym 41996 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 41997 $abc$42206$n4164
.sym 42000 $abc$42206$n4693
.sym 42001 $abc$42206$n4147
.sym 42003 lm32_cpu.branch_target_d[12]
.sym 42007 lm32_cpu.pc_f[29]
.sym 42009 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 42015 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 42019 $abc$42206$n4693
.sym 42020 $abc$42206$n4146
.sym 42021 lm32_cpu.branch_target_d[11]
.sym 42022 $abc$42206$n7046
.sym 42023 sys_clk_$glb_clk
.sym 42025 $abc$42206$n4151
.sym 42026 $abc$42206$n4152
.sym 42027 $abc$42206$n4153
.sym 42028 $abc$42206$n4154
.sym 42029 $abc$42206$n4155
.sym 42030 $abc$42206$n4156
.sym 42031 $abc$42206$n4157
.sym 42032 $abc$42206$n4158
.sym 42034 shared_dat_r[5]
.sym 42035 lm32_cpu.branch_target_d[17]
.sym 42036 $abc$42206$n3242_1
.sym 42037 lm32_cpu.size_d[0]
.sym 42039 lm32_cpu.pc_f[29]
.sym 42040 lm32_cpu.size_x[1]
.sym 42041 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42042 $abc$42206$n2127
.sym 42043 storage_1[3][4]
.sym 42044 lm32_cpu.pc_f[10]
.sym 42045 $abc$42206$n4934
.sym 42046 lm32_cpu.instruction_unit.instruction_d[7]
.sym 42047 $abc$42206$n4883_1
.sym 42048 lm32_cpu.pc_f[8]
.sym 42049 $abc$42206$n4207_1
.sym 42050 lm32_cpu.instruction_unit.instruction_d[4]
.sym 42051 lm32_cpu.instruction_unit.instruction_d[11]
.sym 42052 $abc$42206$n4138
.sym 42053 lm32_cpu.branch_target_d[18]
.sym 42055 lm32_cpu.pc_f[6]
.sym 42056 lm32_cpu.store_operand_x[6]
.sym 42057 lm32_cpu.instruction_unit.instruction_d[15]
.sym 42058 lm32_cpu.branch_target_d[10]
.sym 42059 lm32_cpu.instruction_unit.instruction_d[31]
.sym 42060 lm32_cpu.branch_target_d[11]
.sym 42067 lm32_cpu.pc_d[6]
.sym 42068 lm32_cpu.instruction_unit.instruction_d[1]
.sym 42069 lm32_cpu.pc_d[7]
.sym 42070 lm32_cpu.instruction_unit.instruction_d[6]
.sym 42071 lm32_cpu.pc_d[1]
.sym 42072 lm32_cpu.instruction_unit.instruction_d[4]
.sym 42073 lm32_cpu.pc_d[4]
.sym 42074 lm32_cpu.instruction_unit.instruction_d[3]
.sym 42078 lm32_cpu.pc_d[5]
.sym 42079 lm32_cpu.pc_d[3]
.sym 42081 lm32_cpu.pc_d[2]
.sym 42082 lm32_cpu.pc_d[0]
.sym 42083 lm32_cpu.instruction_unit.instruction_d[0]
.sym 42086 lm32_cpu.instruction_unit.instruction_d[7]
.sym 42089 lm32_cpu.instruction_unit.instruction_d[2]
.sym 42095 lm32_cpu.instruction_unit.instruction_d[5]
.sym 42098 $auto$alumacc.cc:474:replace_alu$3991.C[1]
.sym 42100 lm32_cpu.instruction_unit.instruction_d[0]
.sym 42101 lm32_cpu.pc_d[0]
.sym 42104 $auto$alumacc.cc:474:replace_alu$3991.C[2]
.sym 42106 lm32_cpu.instruction_unit.instruction_d[1]
.sym 42107 lm32_cpu.pc_d[1]
.sym 42108 $auto$alumacc.cc:474:replace_alu$3991.C[1]
.sym 42110 $auto$alumacc.cc:474:replace_alu$3991.C[3]
.sym 42112 lm32_cpu.instruction_unit.instruction_d[2]
.sym 42113 lm32_cpu.pc_d[2]
.sym 42114 $auto$alumacc.cc:474:replace_alu$3991.C[2]
.sym 42116 $auto$alumacc.cc:474:replace_alu$3991.C[4]
.sym 42118 lm32_cpu.pc_d[3]
.sym 42119 lm32_cpu.instruction_unit.instruction_d[3]
.sym 42120 $auto$alumacc.cc:474:replace_alu$3991.C[3]
.sym 42122 $auto$alumacc.cc:474:replace_alu$3991.C[5]
.sym 42124 lm32_cpu.pc_d[4]
.sym 42125 lm32_cpu.instruction_unit.instruction_d[4]
.sym 42126 $auto$alumacc.cc:474:replace_alu$3991.C[4]
.sym 42128 $auto$alumacc.cc:474:replace_alu$3991.C[6]
.sym 42130 lm32_cpu.instruction_unit.instruction_d[5]
.sym 42131 lm32_cpu.pc_d[5]
.sym 42132 $auto$alumacc.cc:474:replace_alu$3991.C[5]
.sym 42134 $auto$alumacc.cc:474:replace_alu$3991.C[7]
.sym 42136 lm32_cpu.pc_d[6]
.sym 42137 lm32_cpu.instruction_unit.instruction_d[6]
.sym 42138 $auto$alumacc.cc:474:replace_alu$3991.C[6]
.sym 42140 $auto$alumacc.cc:474:replace_alu$3991.C[8]
.sym 42142 lm32_cpu.instruction_unit.instruction_d[7]
.sym 42143 lm32_cpu.pc_d[7]
.sym 42144 $auto$alumacc.cc:474:replace_alu$3991.C[7]
.sym 42148 $abc$42206$n4159
.sym 42149 $abc$42206$n4160
.sym 42150 $abc$42206$n4161
.sym 42151 $abc$42206$n4162
.sym 42152 $abc$42206$n4163
.sym 42153 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 42154 $abc$42206$n4871_1
.sym 42155 storage_1[7][1]
.sym 42156 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 42157 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 42158 lm32_cpu.branch_target_d[11]
.sym 42159 lm32_cpu.pc_x[15]
.sym 42160 $abc$42206$n2124
.sym 42161 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 42162 $abc$42206$n2056
.sym 42163 lm32_cpu.pc_f[18]
.sym 42164 $abc$42206$n3435_1
.sym 42165 $abc$42206$n3224_1
.sym 42166 lm32_cpu.read_idx_0_d[0]
.sym 42167 lm32_cpu.pc_d[1]
.sym 42168 lm32_cpu.pc_f[16]
.sym 42169 lm32_cpu.instruction_unit.instruction_d[3]
.sym 42170 lm32_cpu.branch_target_d[16]
.sym 42171 $abc$42206$n4509
.sym 42172 lm32_cpu.decoder.branch_offset[17]
.sym 42173 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42174 $abc$42206$n3734_1
.sym 42175 lm32_cpu.pc_f[27]
.sym 42176 lm32_cpu.decoder.branch_offset[23]
.sym 42177 lm32_cpu.branch_target_d[4]
.sym 42178 lm32_cpu.branch_target_d[27]
.sym 42179 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 42180 lm32_cpu.pc_d[29]
.sym 42181 lm32_cpu.pc_f[25]
.sym 42182 $abc$42206$n7037
.sym 42183 lm32_cpu.pc_f[24]
.sym 42184 $auto$alumacc.cc:474:replace_alu$3991.C[8]
.sym 42192 lm32_cpu.instruction_unit.instruction_d[12]
.sym 42193 lm32_cpu.pc_d[12]
.sym 42194 lm32_cpu.pc_d[10]
.sym 42195 lm32_cpu.pc_d[9]
.sym 42196 lm32_cpu.pc_d[14]
.sym 42197 lm32_cpu.pc_d[13]
.sym 42198 lm32_cpu.pc_d[15]
.sym 42199 lm32_cpu.pc_d[8]
.sym 42200 lm32_cpu.instruction_unit.instruction_d[13]
.sym 42204 lm32_cpu.instruction_unit.instruction_d[10]
.sym 42208 lm32_cpu.instruction_unit.instruction_d[9]
.sym 42209 lm32_cpu.instruction_unit.instruction_d[8]
.sym 42211 lm32_cpu.instruction_unit.instruction_d[11]
.sym 42212 lm32_cpu.pc_d[11]
.sym 42216 lm32_cpu.instruction_unit.instruction_d[14]
.sym 42217 lm32_cpu.instruction_unit.instruction_d[15]
.sym 42221 $auto$alumacc.cc:474:replace_alu$3991.C[9]
.sym 42223 lm32_cpu.pc_d[8]
.sym 42224 lm32_cpu.instruction_unit.instruction_d[8]
.sym 42225 $auto$alumacc.cc:474:replace_alu$3991.C[8]
.sym 42227 $auto$alumacc.cc:474:replace_alu$3991.C[10]
.sym 42229 lm32_cpu.pc_d[9]
.sym 42230 lm32_cpu.instruction_unit.instruction_d[9]
.sym 42231 $auto$alumacc.cc:474:replace_alu$3991.C[9]
.sym 42233 $auto$alumacc.cc:474:replace_alu$3991.C[11]
.sym 42235 lm32_cpu.pc_d[10]
.sym 42236 lm32_cpu.instruction_unit.instruction_d[10]
.sym 42237 $auto$alumacc.cc:474:replace_alu$3991.C[10]
.sym 42239 $auto$alumacc.cc:474:replace_alu$3991.C[12]
.sym 42241 lm32_cpu.instruction_unit.instruction_d[11]
.sym 42242 lm32_cpu.pc_d[11]
.sym 42243 $auto$alumacc.cc:474:replace_alu$3991.C[11]
.sym 42245 $auto$alumacc.cc:474:replace_alu$3991.C[13]
.sym 42247 lm32_cpu.instruction_unit.instruction_d[12]
.sym 42248 lm32_cpu.pc_d[12]
.sym 42249 $auto$alumacc.cc:474:replace_alu$3991.C[12]
.sym 42251 $auto$alumacc.cc:474:replace_alu$3991.C[14]
.sym 42253 lm32_cpu.instruction_unit.instruction_d[13]
.sym 42254 lm32_cpu.pc_d[13]
.sym 42255 $auto$alumacc.cc:474:replace_alu$3991.C[13]
.sym 42257 $auto$alumacc.cc:474:replace_alu$3991.C[15]
.sym 42259 lm32_cpu.pc_d[14]
.sym 42260 lm32_cpu.instruction_unit.instruction_d[14]
.sym 42261 $auto$alumacc.cc:474:replace_alu$3991.C[14]
.sym 42263 $auto$alumacc.cc:474:replace_alu$3991.C[16]
.sym 42265 lm32_cpu.pc_d[15]
.sym 42266 lm32_cpu.instruction_unit.instruction_d[15]
.sym 42267 $auto$alumacc.cc:474:replace_alu$3991.C[15]
.sym 42271 lm32_cpu.branch_target_x[7]
.sym 42272 lm32_cpu.branch_target_x[12]
.sym 42273 $abc$42206$n4904
.sym 42274 lm32_cpu.store_operand_x[6]
.sym 42275 $abc$42206$n4901_1
.sym 42276 lm32_cpu.branch_predict_x
.sym 42277 lm32_cpu.branch_target_x[10]
.sym 42278 $abc$42206$n4919
.sym 42279 spiflash_cs_n
.sym 42281 lm32_cpu.branch_target_d[19]
.sym 42282 lm32_cpu.branch_target_x[6]
.sym 42284 lm32_cpu.branch_target_d[21]
.sym 42285 lm32_cpu.branch_target_d[13]
.sym 42286 $abc$42206$n4040
.sym 42287 lm32_cpu.pc_d[8]
.sym 42288 $abc$42206$n2396
.sym 42289 $abc$42206$n2085
.sym 42290 $abc$42206$n4182_1
.sym 42291 $abc$42206$n3224_1
.sym 42292 lm32_cpu.instruction_unit.instruction_d[10]
.sym 42293 lm32_cpu.instruction_unit.instruction_d[2]
.sym 42294 lm32_cpu.pc_f[28]
.sym 42295 lm32_cpu.branch_target_d[20]
.sym 42296 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 42297 $abc$42206$n6153_1
.sym 42298 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 42299 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 42300 lm32_cpu.branch_target_d[12]
.sym 42301 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 42302 $abc$42206$n2075
.sym 42303 $abc$42206$n4871_1
.sym 42304 lm32_cpu.branch_target_x[7]
.sym 42305 lm32_cpu.pc_f[13]
.sym 42306 lm32_cpu.sign_extend_d
.sym 42307 $auto$alumacc.cc:474:replace_alu$3991.C[16]
.sym 42312 lm32_cpu.decoder.branch_offset[21]
.sym 42314 lm32_cpu.decoder.branch_offset[18]
.sym 42315 lm32_cpu.pc_d[19]
.sym 42319 lm32_cpu.pc_d[22]
.sym 42321 lm32_cpu.decoder.branch_offset[19]
.sym 42322 lm32_cpu.pc_d[20]
.sym 42323 lm32_cpu.decoder.branch_offset[20]
.sym 42324 lm32_cpu.pc_d[21]
.sym 42325 lm32_cpu.pc_d[23]
.sym 42326 lm32_cpu.pc_d[18]
.sym 42328 lm32_cpu.decoder.branch_offset[22]
.sym 42331 lm32_cpu.pc_d[17]
.sym 42332 lm32_cpu.decoder.branch_offset[17]
.sym 42336 lm32_cpu.decoder.branch_offset[23]
.sym 42338 lm32_cpu.pc_d[16]
.sym 42343 lm32_cpu.decoder.branch_offset[16]
.sym 42344 $auto$alumacc.cc:474:replace_alu$3991.C[17]
.sym 42346 lm32_cpu.pc_d[16]
.sym 42347 lm32_cpu.decoder.branch_offset[16]
.sym 42348 $auto$alumacc.cc:474:replace_alu$3991.C[16]
.sym 42350 $auto$alumacc.cc:474:replace_alu$3991.C[18]
.sym 42352 lm32_cpu.decoder.branch_offset[17]
.sym 42353 lm32_cpu.pc_d[17]
.sym 42354 $auto$alumacc.cc:474:replace_alu$3991.C[17]
.sym 42356 $auto$alumacc.cc:474:replace_alu$3991.C[19]
.sym 42358 lm32_cpu.pc_d[18]
.sym 42359 lm32_cpu.decoder.branch_offset[18]
.sym 42360 $auto$alumacc.cc:474:replace_alu$3991.C[18]
.sym 42362 $auto$alumacc.cc:474:replace_alu$3991.C[20]
.sym 42364 lm32_cpu.decoder.branch_offset[19]
.sym 42365 lm32_cpu.pc_d[19]
.sym 42366 $auto$alumacc.cc:474:replace_alu$3991.C[19]
.sym 42368 $auto$alumacc.cc:474:replace_alu$3991.C[21]
.sym 42370 lm32_cpu.pc_d[20]
.sym 42371 lm32_cpu.decoder.branch_offset[20]
.sym 42372 $auto$alumacc.cc:474:replace_alu$3991.C[20]
.sym 42374 $auto$alumacc.cc:474:replace_alu$3991.C[22]
.sym 42376 lm32_cpu.decoder.branch_offset[21]
.sym 42377 lm32_cpu.pc_d[21]
.sym 42378 $auto$alumacc.cc:474:replace_alu$3991.C[21]
.sym 42380 $auto$alumacc.cc:474:replace_alu$3991.C[23]
.sym 42382 lm32_cpu.pc_d[22]
.sym 42383 lm32_cpu.decoder.branch_offset[22]
.sym 42384 $auto$alumacc.cc:474:replace_alu$3991.C[22]
.sym 42386 $auto$alumacc.cc:474:replace_alu$3991.C[24]
.sym 42388 lm32_cpu.pc_d[23]
.sym 42389 lm32_cpu.decoder.branch_offset[23]
.sym 42390 $auto$alumacc.cc:474:replace_alu$3991.C[23]
.sym 42394 $abc$42206$n4922
.sym 42395 lm32_cpu.pc_f[27]
.sym 42396 lm32_cpu.pc_d[25]
.sym 42397 lm32_cpu.pc_d[17]
.sym 42398 lm32_cpu.pc_f[25]
.sym 42399 lm32_cpu.pc_f[24]
.sym 42400 lm32_cpu.pc_d[26]
.sym 42401 lm32_cpu.pc_d[28]
.sym 42402 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 42403 lm32_cpu.decoder.branch_offset[21]
.sym 42404 $abc$42206$n5864
.sym 42405 lm32_cpu.branch_target_d[16]
.sym 42406 lm32_cpu.decoder.branch_offset[21]
.sym 42407 $abc$42206$n6037_1
.sym 42408 lm32_cpu.pc_f[2]
.sym 42409 lm32_cpu.x_result[14]
.sym 42410 $abc$42206$n2075
.sym 42411 lm32_cpu.decoder.branch_offset[20]
.sym 42412 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 42413 lm32_cpu.pc_f[18]
.sym 42415 slave_sel_r[0]
.sym 42416 lm32_cpu.m_result_sel_compare_m
.sym 42417 lm32_cpu.decoder.branch_offset[18]
.sym 42418 $abc$42206$n2075
.sym 42419 lm32_cpu.store_operand_x[3]
.sym 42420 $abc$42206$n2079
.sym 42421 $abc$42206$n2396
.sym 42422 $abc$42206$n3394
.sym 42423 $abc$42206$n2408
.sym 42424 lm32_cpu.pc_f[19]
.sym 42425 $abc$42206$n2127
.sym 42426 $abc$42206$n4693
.sym 42427 $abc$42206$n4812
.sym 42428 lm32_cpu.instruction_unit.instruction_d[1]
.sym 42429 lm32_cpu.bypass_data_1[6]
.sym 42430 $auto$alumacc.cc:474:replace_alu$3991.C[24]
.sym 42437 lm32_cpu.pc_d[24]
.sym 42440 lm32_cpu.decoder.branch_offset[29]
.sym 42446 $abc$42206$n2127
.sym 42448 lm32_cpu.decoder.branch_offset[29]
.sym 42450 lm32_cpu.pc_d[27]
.sym 42451 lm32_cpu.load_store_unit.store_data_m[29]
.sym 42452 lm32_cpu.pc_d[29]
.sym 42454 lm32_cpu.decoder.branch_offset[24]
.sym 42461 lm32_cpu.pc_d[25]
.sym 42464 $auto$alumacc.cc:474:replace_alu$3991.C[29]
.sym 42465 lm32_cpu.pc_d[26]
.sym 42466 lm32_cpu.pc_d[28]
.sym 42467 $auto$alumacc.cc:474:replace_alu$3991.C[25]
.sym 42469 lm32_cpu.decoder.branch_offset[24]
.sym 42470 lm32_cpu.pc_d[24]
.sym 42471 $auto$alumacc.cc:474:replace_alu$3991.C[24]
.sym 42473 $auto$alumacc.cc:474:replace_alu$3991.C[26]
.sym 42475 lm32_cpu.decoder.branch_offset[29]
.sym 42476 lm32_cpu.pc_d[25]
.sym 42477 $auto$alumacc.cc:474:replace_alu$3991.C[25]
.sym 42479 $auto$alumacc.cc:474:replace_alu$3991.C[27]
.sym 42481 lm32_cpu.pc_d[26]
.sym 42482 lm32_cpu.decoder.branch_offset[29]
.sym 42483 $auto$alumacc.cc:474:replace_alu$3991.C[26]
.sym 42485 $auto$alumacc.cc:474:replace_alu$3991.C[28]
.sym 42487 lm32_cpu.pc_d[27]
.sym 42488 lm32_cpu.decoder.branch_offset[29]
.sym 42489 $auto$alumacc.cc:474:replace_alu$3991.C[27]
.sym 42491 $nextpnr_ICESTORM_LC_28$I3
.sym 42493 lm32_cpu.decoder.branch_offset[29]
.sym 42494 lm32_cpu.pc_d[28]
.sym 42495 $auto$alumacc.cc:474:replace_alu$3991.C[28]
.sym 42501 $nextpnr_ICESTORM_LC_28$I3
.sym 42506 lm32_cpu.load_store_unit.store_data_m[29]
.sym 42511 lm32_cpu.decoder.branch_offset[29]
.sym 42512 lm32_cpu.pc_d[29]
.sym 42513 $auto$alumacc.cc:474:replace_alu$3991.C[29]
.sym 42514 $abc$42206$n2127
.sym 42515 sys_clk_$glb_clk
.sym 42516 lm32_cpu.rst_i_$glb_sr
.sym 42519 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 42520 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 42521 lm32_cpu.instruction_unit.pc_a[8]
.sym 42522 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 42523 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 42524 lm32_cpu.instruction_unit.pc_a[19]
.sym 42525 lm32_cpu.operand_1_x[9]
.sym 42526 lm32_cpu.branch_target_x[20]
.sym 42528 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 42529 $abc$42206$n3242_1
.sym 42530 lm32_cpu.load_store_unit.store_data_m[31]
.sym 42531 $abc$42206$n4848
.sym 42532 $abc$42206$n4848
.sym 42533 sram_bus_dat_w[3]
.sym 42535 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42537 $abc$42206$n4932
.sym 42539 lm32_cpu.instruction_unit.instruction_d[5]
.sym 42540 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 42541 lm32_cpu.x_result[7]
.sym 42542 lm32_cpu.instruction_unit.instruction_d[4]
.sym 42543 lm32_cpu.pc_x[26]
.sym 42544 storage_1[12][6]
.sym 42545 $abc$42206$n7010
.sym 42546 $abc$42206$n3779_1
.sym 42547 lm32_cpu.pc_f[6]
.sym 42548 lm32_cpu.instruction_unit.pc_a[19]
.sym 42549 $abc$42206$n4207_1
.sym 42550 lm32_cpu.size_x[1]
.sym 42551 lm32_cpu.pc_d[28]
.sym 42552 $abc$42206$n3237_1
.sym 42561 lm32_cpu.branch_target_d[1]
.sym 42563 lm32_cpu.pc_d[18]
.sym 42564 $abc$42206$n4812
.sym 42569 lm32_cpu.pc_d[17]
.sym 42571 lm32_cpu.pc_d[20]
.sym 42572 lm32_cpu.pc_d[21]
.sym 42576 lm32_cpu.pc_d[15]
.sym 42577 lm32_cpu.pc_d[6]
.sym 42581 lm32_cpu.pc_d[27]
.sym 42587 $abc$42206$n3964_1
.sym 42591 lm32_cpu.pc_d[15]
.sym 42597 lm32_cpu.pc_d[27]
.sym 42603 lm32_cpu.pc_d[17]
.sym 42611 lm32_cpu.pc_d[18]
.sym 42616 lm32_cpu.pc_d[6]
.sym 42621 lm32_cpu.branch_target_d[1]
.sym 42622 $abc$42206$n3964_1
.sym 42624 $abc$42206$n4812
.sym 42630 lm32_cpu.pc_d[21]
.sym 42634 lm32_cpu.pc_d[20]
.sym 42637 $abc$42206$n2400_$glb_ce
.sym 42638 sys_clk_$glb_clk
.sym 42639 lm32_cpu.rst_i_$glb_sr
.sym 42640 lm32_cpu.branch_target_x[24]
.sym 42641 lm32_cpu.pc_x[28]
.sym 42642 lm32_cpu.branch_target_x[27]
.sym 42643 lm32_cpu.load_store_unit.store_data_x[11]
.sym 42644 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 42645 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 42646 $abc$42206$n3927
.sym 42647 lm32_cpu.pc_x[26]
.sym 42648 lm32_cpu.eba[7]
.sym 42649 $abc$42206$n4872_1
.sym 42650 lm32_cpu.pc_m[6]
.sym 42651 basesoc_bus_wishbone_dat_r[4]
.sym 42652 $abc$42206$n4352
.sym 42653 lm32_cpu.store_operand_x[5]
.sym 42654 lm32_cpu.read_idx_0_d[2]
.sym 42655 lm32_cpu.cc[11]
.sym 42656 lm32_cpu.pc_x[27]
.sym 42657 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 42658 lm32_cpu.branch_target_d[21]
.sym 42660 $abc$42206$n2075
.sym 42661 $abc$42206$n7606
.sym 42662 lm32_cpu.operand_m[7]
.sym 42663 lm32_cpu.branch_target_d[16]
.sym 42664 lm32_cpu.x_result[9]
.sym 42665 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42666 lm32_cpu.pc_m[6]
.sym 42667 $abc$42206$n3496
.sym 42668 shared_dat_r[28]
.sym 42669 lm32_cpu.pc_x[23]
.sym 42670 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 42671 $abc$42206$n3460
.sym 42672 lm32_cpu.pc_m[2]
.sym 42673 lm32_cpu.branch_target_d[27]
.sym 42674 $abc$42206$n3928
.sym 42675 lm32_cpu.pc_x[20]
.sym 42684 lm32_cpu.branch_target_d[6]
.sym 42685 lm32_cpu.branch_target_d[13]
.sym 42687 $abc$42206$n3864_1
.sym 42689 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 42690 $abc$42206$n3435_1
.sym 42693 $abc$42206$n3886_1
.sym 42694 $abc$42206$n3394
.sym 42695 lm32_cpu.x_result[14]
.sym 42697 $abc$42206$n4812
.sym 42698 lm32_cpu.branch_target_d[5]
.sym 42700 $abc$42206$n4349
.sym 42701 $abc$42206$n3242_1
.sym 42704 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 42705 $abc$42206$n3713
.sym 42707 lm32_cpu.pc_f[6]
.sym 42708 grant
.sym 42709 lm32_cpu.bypass_data_1[17]
.sym 42711 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 42714 $abc$42206$n3864_1
.sym 42715 lm32_cpu.branch_target_d[6]
.sym 42716 $abc$42206$n4812
.sym 42721 $abc$42206$n3864_1
.sym 42722 lm32_cpu.pc_f[6]
.sym 42723 $abc$42206$n3435_1
.sym 42726 $abc$42206$n3242_1
.sym 42727 lm32_cpu.x_result[14]
.sym 42729 $abc$42206$n4349
.sym 42732 $abc$42206$n3713
.sym 42733 lm32_cpu.branch_target_d[13]
.sym 42735 $abc$42206$n4812
.sym 42738 $abc$42206$n4812
.sym 42739 $abc$42206$n3886_1
.sym 42741 lm32_cpu.branch_target_d[5]
.sym 42746 lm32_cpu.bypass_data_1[17]
.sym 42750 $abc$42206$n4812
.sym 42752 $abc$42206$n3394
.sym 42753 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 42756 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 42757 grant
.sym 42758 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 42760 $abc$42206$n2400_$glb_ce
.sym 42761 sys_clk_$glb_clk
.sym 42762 lm32_cpu.rst_i_$glb_sr
.sym 42763 lm32_cpu.store_operand_x[7]
.sym 42764 lm32_cpu.bypass_data_1[7]
.sym 42765 lm32_cpu.store_operand_x[22]
.sym 42766 $abc$42206$n4923
.sym 42767 lm32_cpu.store_operand_x[4]
.sym 42768 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 42769 lm32_cpu.branch_target_x[25]
.sym 42770 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 42771 $abc$42206$n4243_1
.sym 42772 lm32_cpu.eba[14]
.sym 42774 $abc$42206$n4552_1
.sym 42775 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 42776 lm32_cpu.instruction_unit.instruction_d[10]
.sym 42777 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 42778 lm32_cpu.size_x[0]
.sym 42779 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 42780 lm32_cpu.x_result[26]
.sym 42781 lm32_cpu.bypass_data_1[14]
.sym 42782 lm32_cpu.x_result[23]
.sym 42783 $abc$42206$n4932
.sym 42784 lm32_cpu.pc_x[28]
.sym 42785 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 42786 lm32_cpu.branch_target_x[27]
.sym 42787 csrbank3_rxempty_w
.sym 42788 lm32_cpu.eba[10]
.sym 42789 $abc$42206$n6153_1
.sym 42790 lm32_cpu.m_result_sel_compare_m
.sym 42791 $abc$42206$n3713
.sym 42792 $abc$42206$n4848
.sym 42793 lm32_cpu.pc_f[13]
.sym 42794 lm32_cpu.store_operand_x[17]
.sym 42796 lm32_cpu.store_operand_x[7]
.sym 42797 $abc$42206$n4712_1
.sym 42798 lm32_cpu.store_operand_x[11]
.sym 42805 $abc$42206$n4258_1
.sym 42806 lm32_cpu.x_result[24]
.sym 42810 $abc$42206$n3641
.sym 42813 lm32_cpu.x_result[7]
.sym 42814 lm32_cpu.bypass_data_1[13]
.sym 42815 $abc$42206$n4260
.sym 42817 lm32_cpu.pc_d[19]
.sym 42818 $abc$42206$n3242_1
.sym 42820 lm32_cpu.size_x[1]
.sym 42821 lm32_cpu.store_operand_x[5]
.sym 42822 $abc$42206$n3237_1
.sym 42825 $abc$42206$n4812
.sym 42826 lm32_cpu.bypass_data_1[24]
.sym 42827 $abc$42206$n3887_1
.sym 42829 lm32_cpu.store_operand_x[13]
.sym 42830 lm32_cpu.branch_target_d[17]
.sym 42832 lm32_cpu.pc_d[23]
.sym 42838 lm32_cpu.pc_d[23]
.sym 42845 lm32_cpu.bypass_data_1[13]
.sym 42851 lm32_cpu.pc_d[19]
.sym 42858 lm32_cpu.bypass_data_1[24]
.sym 42861 $abc$42206$n3237_1
.sym 42863 lm32_cpu.x_result[7]
.sym 42864 $abc$42206$n3887_1
.sym 42867 lm32_cpu.store_operand_x[5]
.sym 42868 lm32_cpu.store_operand_x[13]
.sym 42870 lm32_cpu.size_x[1]
.sym 42873 lm32_cpu.x_result[24]
.sym 42874 $abc$42206$n4258_1
.sym 42875 $abc$42206$n4260
.sym 42876 $abc$42206$n3242_1
.sym 42879 $abc$42206$n4812
.sym 42881 lm32_cpu.branch_target_d[17]
.sym 42882 $abc$42206$n3641
.sym 42883 $abc$42206$n2400_$glb_ce
.sym 42884 sys_clk_$glb_clk
.sym 42885 lm32_cpu.rst_i_$glb_sr
.sym 42886 $abc$42206$n4905
.sym 42887 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 42888 lm32_cpu.load_store_unit.store_data_x[12]
.sym 42889 $abc$42206$n3460
.sym 42890 lm32_cpu.load_store_unit.store_data_m[20]
.sym 42891 $abc$42206$n4872_1
.sym 42892 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 42893 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 42894 $abc$42206$n3564
.sym 42896 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 42898 lm32_cpu.pc_x[25]
.sym 42899 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 42900 $abc$42206$n3660
.sym 42901 lm32_cpu.pc_f[18]
.sym 42902 lm32_cpu.bypass_data_1[13]
.sym 42903 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 42904 lm32_cpu.instruction_unit.instruction_d[9]
.sym 42905 lm32_cpu.pc_d[19]
.sym 42906 $abc$42206$n2319
.sym 42908 $abc$42206$n4417_1
.sym 42909 spiflash_bitbang_storage_full[2]
.sym 42910 lm32_cpu.pc_f[22]
.sym 42911 lm32_cpu.store_operand_x[1]
.sym 42912 $abc$42206$n2079
.sym 42913 $abc$42206$n2396
.sym 42914 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 42915 $abc$42206$n2408
.sym 42917 $abc$42206$n2127
.sym 42918 $abc$42206$n3394
.sym 42919 lm32_cpu.bypass_data_1[24]
.sym 42920 lm32_cpu.pc_f[19]
.sym 42921 lm32_cpu.bypass_data_1[21]
.sym 42927 lm32_cpu.store_operand_x[1]
.sym 42928 lm32_cpu.size_x[1]
.sym 42929 $abc$42206$n2396
.sym 42931 lm32_cpu.store_operand_x[5]
.sym 42932 lm32_cpu.load_store_unit.store_data_x[13]
.sym 42934 lm32_cpu.pc_x[27]
.sym 42935 lm32_cpu.store_operand_x[1]
.sym 42938 lm32_cpu.pc_x[6]
.sym 42942 lm32_cpu.branch_target_x[17]
.sym 42947 lm32_cpu.pc_x[2]
.sym 42948 lm32_cpu.eba[10]
.sym 42949 lm32_cpu.size_x[0]
.sym 42950 lm32_cpu.store_operand_x[21]
.sym 42954 lm32_cpu.store_operand_x[17]
.sym 42955 lm32_cpu.store_operand_x[9]
.sym 42956 lm32_cpu.store_operand_x[29]
.sym 42957 $abc$42206$n4712_1
.sym 42960 lm32_cpu.store_operand_x[29]
.sym 42961 lm32_cpu.size_x[1]
.sym 42962 lm32_cpu.size_x[0]
.sym 42963 lm32_cpu.load_store_unit.store_data_x[13]
.sym 42967 lm32_cpu.pc_x[6]
.sym 42972 lm32_cpu.store_operand_x[5]
.sym 42973 lm32_cpu.size_x[1]
.sym 42974 lm32_cpu.size_x[0]
.sym 42975 lm32_cpu.store_operand_x[21]
.sym 42978 lm32_cpu.eba[10]
.sym 42979 lm32_cpu.branch_target_x[17]
.sym 42980 $abc$42206$n4712_1
.sym 42986 lm32_cpu.pc_x[2]
.sym 42990 lm32_cpu.pc_x[27]
.sym 42997 lm32_cpu.size_x[1]
.sym 42998 lm32_cpu.store_operand_x[1]
.sym 42999 lm32_cpu.store_operand_x[9]
.sym 43002 lm32_cpu.store_operand_x[1]
.sym 43003 lm32_cpu.size_x[0]
.sym 43004 lm32_cpu.size_x[1]
.sym 43005 lm32_cpu.store_operand_x[17]
.sym 43006 $abc$42206$n2396
.sym 43007 sys_clk_$glb_clk
.sym 43008 lm32_cpu.rst_i_$glb_sr
.sym 43009 $abc$42206$n3447_1
.sym 43010 $abc$42206$n3441_1
.sym 43011 lm32_cpu.pc_x[8]
.sym 43012 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 43013 lm32_cpu.branch_target_x[11]
.sym 43014 lm32_cpu.store_operand_x[11]
.sym 43015 lm32_cpu.branch_target_x[19]
.sym 43016 lm32_cpu.store_operand_x[21]
.sym 43018 $abc$42206$n4872_1
.sym 43021 $abc$42206$n3237_1
.sym 43022 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 43023 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 43024 $abc$42206$n3461_1
.sym 43025 lm32_cpu.bypass_data_1[2]
.sym 43026 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 43027 lm32_cpu.size_x[0]
.sym 43028 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 43029 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 43030 lm32_cpu.size_x[1]
.sym 43031 lm32_cpu.x_result[27]
.sym 43032 lm32_cpu.store_operand_x[12]
.sym 43034 $abc$42206$n6145_1
.sym 43035 lm32_cpu.pc_x[26]
.sym 43036 lm32_cpu.instruction_unit.pc_a[19]
.sym 43037 $abc$42206$n4207_1
.sym 43038 $abc$42206$n3779_1
.sym 43039 $abc$42206$n6037_1
.sym 43040 $abc$42206$n3237_1
.sym 43041 lm32_cpu.operand_m[21]
.sym 43042 $abc$42206$n7010
.sym 43043 $abc$42206$n3756
.sym 43044 storage_1[12][6]
.sym 43050 lm32_cpu.x_result[11]
.sym 43052 lm32_cpu.operand_m[21]
.sym 43053 $abc$42206$n3237_1
.sym 43056 $abc$42206$n4215
.sym 43057 $abc$42206$n4374
.sym 43058 $abc$42206$n4213_1
.sym 43060 lm32_cpu.m_result_sel_compare_m
.sym 43061 $abc$42206$n3714
.sym 43062 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 43063 lm32_cpu.x_result[29]
.sym 43064 lm32_cpu.x_result[15]
.sym 43065 lm32_cpu.x_result[21]
.sym 43066 $abc$42206$n3610_1
.sym 43067 $abc$42206$n4287
.sym 43068 $abc$42206$n7049
.sym 43073 $abc$42206$n3242_1
.sym 43074 $abc$42206$n6037_1
.sym 43075 $abc$42206$n3242_1
.sym 43076 $abc$42206$n4285
.sym 43077 $abc$42206$n6034_1
.sym 43080 $abc$42206$n3606
.sym 43083 lm32_cpu.operand_m[21]
.sym 43085 $abc$42206$n6034_1
.sym 43086 lm32_cpu.m_result_sel_compare_m
.sym 43089 $abc$42206$n6037_1
.sym 43090 lm32_cpu.operand_m[21]
.sym 43091 lm32_cpu.m_result_sel_compare_m
.sym 43096 lm32_cpu.x_result[15]
.sym 43097 $abc$42206$n3714
.sym 43098 $abc$42206$n3237_1
.sym 43101 $abc$42206$n4285
.sym 43102 lm32_cpu.x_result[21]
.sym 43103 $abc$42206$n4287
.sym 43104 $abc$42206$n3242_1
.sym 43107 $abc$42206$n3242_1
.sym 43108 $abc$42206$n4374
.sym 43109 lm32_cpu.x_result[11]
.sym 43113 $abc$42206$n3242_1
.sym 43114 $abc$42206$n4215
.sym 43115 $abc$42206$n4213_1
.sym 43116 lm32_cpu.x_result[29]
.sym 43119 $abc$42206$n3610_1
.sym 43120 $abc$42206$n3237_1
.sym 43121 lm32_cpu.x_result[21]
.sym 43122 $abc$42206$n3606
.sym 43127 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 43129 $abc$42206$n7049
.sym 43130 sys_clk_$glb_clk
.sym 43132 lm32_cpu.operand_m[10]
.sym 43133 lm32_cpu.load_store_unit.store_data_m[3]
.sym 43134 $abc$42206$n3465_1
.sym 43135 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 43136 lm32_cpu.operand_m[15]
.sym 43137 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 43138 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 43139 lm32_cpu.operand_m[29]
.sym 43140 lm32_cpu.x_result[1]
.sym 43141 spram_bus_adr[10]
.sym 43142 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 43143 lm32_cpu.x_result[1]
.sym 43144 lm32_cpu.bypass_data_1[30]
.sym 43146 lm32_cpu.bypass_data_1[29]
.sym 43147 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 43148 lm32_cpu.branch_target_d[19]
.sym 43149 lm32_cpu.x_result[20]
.sym 43150 lm32_cpu.branch_target_x[8]
.sym 43151 $abc$42206$n3237_1
.sym 43152 $abc$42206$n3435_1
.sym 43153 lm32_cpu.x_result[21]
.sym 43154 lm32_cpu.bypass_data_1[11]
.sym 43155 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 43156 shared_dat_r[7]
.sym 43157 lm32_cpu.pc_m[2]
.sym 43158 lm32_cpu.pc_m[6]
.sym 43159 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 43160 lm32_cpu.pc_x[18]
.sym 43161 lm32_cpu.x_result[9]
.sym 43162 lm32_cpu.pc_f[11]
.sym 43163 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43164 lm32_cpu.bypass_data_1[15]
.sym 43165 shared_dat_r[28]
.sym 43166 $abc$42206$n3434_1
.sym 43167 lm32_cpu.x_result[10]
.sym 43175 lm32_cpu.pc_f[8]
.sym 43178 lm32_cpu.instruction_unit.pc_a[26]
.sym 43179 $abc$42206$n3395_1
.sym 43180 lm32_cpu.m_result_sel_compare_m
.sym 43186 $abc$42206$n6037_1
.sym 43187 lm32_cpu.x_result[31]
.sym 43191 $abc$42206$n2075
.sym 43192 $abc$42206$n3434_1
.sym 43193 $abc$42206$n3242_1
.sym 43195 $abc$42206$n4339
.sym 43196 lm32_cpu.instruction_unit.pc_a[19]
.sym 43198 $abc$42206$n4175_1
.sym 43199 $abc$42206$n4181_1
.sym 43200 $abc$42206$n3237_1
.sym 43201 lm32_cpu.x_result[15]
.sym 43204 lm32_cpu.operand_m[29]
.sym 43206 $abc$42206$n4339
.sym 43207 lm32_cpu.x_result[15]
.sym 43208 $abc$42206$n3242_1
.sym 43215 lm32_cpu.pc_f[8]
.sym 43221 lm32_cpu.instruction_unit.pc_a[26]
.sym 43224 lm32_cpu.instruction_unit.pc_a[19]
.sym 43230 $abc$42206$n3395_1
.sym 43231 lm32_cpu.x_result[31]
.sym 43232 $abc$42206$n3237_1
.sym 43233 $abc$42206$n3434_1
.sym 43236 lm32_cpu.instruction_unit.pc_a[19]
.sym 43242 lm32_cpu.operand_m[29]
.sym 43243 lm32_cpu.m_result_sel_compare_m
.sym 43244 $abc$42206$n6037_1
.sym 43248 $abc$42206$n4181_1
.sym 43249 $abc$42206$n3242_1
.sym 43250 lm32_cpu.x_result[31]
.sym 43251 $abc$42206$n4175_1
.sym 43252 $abc$42206$n2075
.sym 43253 sys_clk_$glb_clk
.sym 43254 lm32_cpu.rst_i_$glb_sr
.sym 43255 lm32_cpu.operand_m[13]
.sym 43256 lm32_cpu.pc_m[8]
.sym 43257 $abc$42206$n3779_1
.sym 43258 lm32_cpu.operand_m[31]
.sym 43259 lm32_cpu.load_store_unit.store_data_m[1]
.sym 43260 $abc$42206$n6144_1
.sym 43261 lm32_cpu.pc_m[18]
.sym 43262 lm32_cpu.operand_m[9]
.sym 43264 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 43265 interface2_bank_bus_dat_r[0]
.sym 43266 $abc$42206$n2147
.sym 43267 $abc$42206$n4967_1
.sym 43268 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 43269 lm32_cpu.operand_m[28]
.sym 43270 grant
.sym 43271 lm32_cpu.operand_m[30]
.sym 43272 storage_1[2][1]
.sym 43273 lm32_cpu.load_store_unit.store_data_m[3]
.sym 43274 $abc$42206$n3887_1
.sym 43275 $abc$42206$n3395_1
.sym 43276 grant
.sym 43278 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43279 csrbank3_rxempty_w
.sym 43280 $abc$42206$n4340
.sym 43281 lm32_cpu.m_result_sel_compare_m
.sym 43282 lm32_cpu.x_result[13]
.sym 43283 lm32_cpu.memop_pc_w[5]
.sym 43284 lm32_cpu.data_bus_error_exception_m
.sym 43285 $abc$42206$n6153_1
.sym 43286 lm32_cpu.store_operand_x[3]
.sym 43287 lm32_cpu.x_result[15]
.sym 43288 $abc$42206$n6194
.sym 43289 lm32_cpu.store_operand_x[7]
.sym 43290 lm32_cpu.pc_m[8]
.sym 43296 $abc$42206$n4391
.sym 43297 $abc$42206$n3242_1
.sym 43298 lm32_cpu.x_result[13]
.sym 43304 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 43305 $abc$42206$n4475
.sym 43306 lm32_cpu.m_result_sel_compare_m
.sym 43307 $abc$42206$n6034_1
.sym 43308 $abc$42206$n6151_1
.sym 43310 $abc$42206$n3237_1
.sym 43311 $abc$42206$n6037_1
.sym 43313 $abc$42206$n3757
.sym 43315 $abc$42206$n4967_1
.sym 43316 $abc$42206$n6152_1
.sym 43318 $abc$42206$n4974_1
.sym 43319 lm32_cpu.operand_m[9]
.sym 43320 $abc$42206$n4393_1
.sym 43321 lm32_cpu.x_result[9]
.sym 43323 lm32_cpu.operand_m[9]
.sym 43327 $abc$42206$n4358
.sym 43330 lm32_cpu.operand_m[9]
.sym 43331 $abc$42206$n6037_1
.sym 43332 lm32_cpu.m_result_sel_compare_m
.sym 43336 $abc$42206$n4358
.sym 43337 $abc$42206$n3242_1
.sym 43338 lm32_cpu.x_result[13]
.sym 43342 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 43347 $abc$42206$n4967_1
.sym 43348 $abc$42206$n4475
.sym 43350 $abc$42206$n4974_1
.sym 43353 lm32_cpu.x_result[9]
.sym 43354 lm32_cpu.m_result_sel_compare_m
.sym 43355 lm32_cpu.operand_m[9]
.sym 43356 $abc$42206$n3237_1
.sym 43359 $abc$42206$n3757
.sym 43360 lm32_cpu.x_result[13]
.sym 43361 $abc$42206$n3237_1
.sym 43365 lm32_cpu.x_result[9]
.sym 43366 $abc$42206$n3242_1
.sym 43367 $abc$42206$n4391
.sym 43368 $abc$42206$n4393_1
.sym 43371 $abc$42206$n3237_1
.sym 43372 $abc$42206$n6152_1
.sym 43373 $abc$42206$n6151_1
.sym 43374 $abc$42206$n6034_1
.sym 43376 sys_clk_$glb_clk
.sym 43377 lm32_cpu.rst_i_$glb_sr
.sym 43378 $abc$42206$n4754_1
.sym 43379 storage_1[13][0]
.sym 43380 $abc$42206$n4730_1
.sym 43381 storage_1[13][6]
.sym 43382 lm32_cpu.bypass_data_1[10]
.sym 43383 $abc$42206$n4366
.sym 43384 $abc$42206$n4722_1
.sym 43385 $abc$42206$n6192
.sym 43388 $abc$42206$n5326_1
.sym 43390 $abc$42206$n4391
.sym 43391 lm32_cpu.store_operand_x[1]
.sym 43392 lm32_cpu.operand_m[18]
.sym 43393 $abc$42206$n3764
.sym 43394 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 43395 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 43396 sram_bus_dat_w[7]
.sym 43398 $abc$42206$n3780
.sym 43399 lm32_cpu.x_result[31]
.sym 43400 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43402 lm32_cpu.memop_pc_w[23]
.sym 43403 lm32_cpu.bypass_data_1[10]
.sym 43404 $abc$42206$n2079
.sym 43405 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 43406 csrbank2_reload2_w[1]
.sym 43407 $abc$42206$n2408
.sym 43408 lm32_cpu.pc_m[23]
.sym 43409 $abc$42206$n2127
.sym 43410 shared_dat_r[14]
.sym 43411 lm32_cpu.bypass_data_1[9]
.sym 43412 lm32_cpu.load_store_unit.store_data_m[21]
.sym 43413 $abc$42206$n2396
.sym 43422 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 43427 lm32_cpu.operand_m[1]
.sym 43428 $abc$42206$n3787_1
.sym 43430 $abc$42206$n2079
.sym 43432 $abc$42206$n6037_1
.sym 43433 $abc$42206$n4004
.sym 43435 shared_dat_r[28]
.sym 43438 lm32_cpu.operand_m[31]
.sym 43439 lm32_cpu.pc_m[5]
.sym 43440 $abc$42206$n4340
.sym 43441 lm32_cpu.m_result_sel_compare_m
.sym 43442 grant
.sym 43443 lm32_cpu.memop_pc_w[5]
.sym 43445 lm32_cpu.operand_m[15]
.sym 43446 $abc$42206$n6034_1
.sym 43450 lm32_cpu.data_bus_error_exception_m
.sym 43452 $abc$42206$n6034_1
.sym 43453 $abc$42206$n4004
.sym 43454 lm32_cpu.m_result_sel_compare_m
.sym 43455 lm32_cpu.operand_m[1]
.sym 43458 lm32_cpu.operand_m[31]
.sym 43459 $abc$42206$n6037_1
.sym 43461 lm32_cpu.m_result_sel_compare_m
.sym 43466 $abc$42206$n3787_1
.sym 43470 lm32_cpu.operand_m[15]
.sym 43471 $abc$42206$n6037_1
.sym 43472 $abc$42206$n4340
.sym 43473 lm32_cpu.m_result_sel_compare_m
.sym 43476 lm32_cpu.pc_m[5]
.sym 43477 lm32_cpu.memop_pc_w[5]
.sym 43478 lm32_cpu.data_bus_error_exception_m
.sym 43482 lm32_cpu.operand_m[31]
.sym 43483 lm32_cpu.m_result_sel_compare_m
.sym 43485 $abc$42206$n6034_1
.sym 43489 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 43491 grant
.sym 43495 shared_dat_r[28]
.sym 43498 $abc$42206$n2079
.sym 43499 sys_clk_$glb_clk
.sym 43500 lm32_cpu.rst_i_$glb_sr
.sym 43501 storage[9][2]
.sym 43502 lm32_cpu.branch_target_d[11]
.sym 43503 storage[9][7]
.sym 43504 $abc$42206$n6241_1
.sym 43505 $abc$42206$n4760_1
.sym 43506 storage[9][0]
.sym 43507 $abc$42206$n6240_1
.sym 43508 $abc$42206$n4620_1
.sym 43510 $abc$42206$n6219_1
.sym 43513 $abc$42206$n4003
.sym 43514 sram_bus_we
.sym 43515 $abc$42206$n3242_1
.sym 43516 $abc$42206$n2127
.sym 43517 storage[12][3]
.sym 43518 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 43519 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 43520 $abc$42206$n3787_1
.sym 43521 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 43522 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 43523 $abc$42206$n7415
.sym 43524 $abc$42206$n3787_1
.sym 43526 storage_1[8][6]
.sym 43527 $abc$42206$n3077
.sym 43529 lm32_cpu.memop_pc_w[6]
.sym 43530 lm32_cpu.store_operand_x[4]
.sym 43531 $abc$42206$n7010
.sym 43532 storage_1[12][6]
.sym 43533 lm32_cpu.memop_pc_w[18]
.sym 43534 $abc$42206$n7010
.sym 43535 lm32_cpu.pc_x[26]
.sym 43536 $abc$42206$n7422
.sym 43542 grant
.sym 43545 lm32_cpu.load_store_unit.store_data_m[6]
.sym 43546 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 43547 storage[1][5]
.sym 43548 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 43550 lm32_cpu.load_store_unit.store_data_m[4]
.sym 43552 storage[5][0]
.sym 43553 lm32_cpu.pc_m[23]
.sym 43554 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43555 storage[5][5]
.sym 43557 storage[1][0]
.sym 43561 lm32_cpu.data_bus_error_exception_m
.sym 43562 lm32_cpu.memop_pc_w[23]
.sym 43569 $abc$42206$n2127
.sym 43571 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43572 lm32_cpu.load_store_unit.store_data_m[21]
.sym 43575 lm32_cpu.memop_pc_w[23]
.sym 43577 lm32_cpu.pc_m[23]
.sym 43578 lm32_cpu.data_bus_error_exception_m
.sym 43581 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43582 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43583 storage[5][0]
.sym 43584 storage[1][0]
.sym 43587 grant
.sym 43589 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 43593 storage[1][5]
.sym 43594 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43595 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43596 storage[5][5]
.sym 43600 lm32_cpu.load_store_unit.store_data_m[4]
.sym 43607 lm32_cpu.load_store_unit.store_data_m[21]
.sym 43614 lm32_cpu.load_store_unit.store_data_m[6]
.sym 43618 grant
.sym 43620 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 43621 $abc$42206$n2127
.sym 43622 sys_clk_$glb_clk
.sym 43623 lm32_cpu.rst_i_$glb_sr
.sym 43624 $abc$42206$n6295_1
.sym 43625 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 43626 $abc$42206$n4609
.sym 43627 $abc$42206$n4601
.sym 43628 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 43629 $abc$42206$n4614_1
.sym 43630 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 43631 $abc$42206$n6204
.sym 43633 lm32_cpu.branch_target_d[11]
.sym 43634 csrbank2_reload3_w[2]
.sym 43636 storage[5][5]
.sym 43637 lm32_cpu.mc_arithmetic.a[2]
.sym 43638 storage[5][0]
.sym 43639 lm32_cpu.load_store_unit.store_data_m[6]
.sym 43640 $abc$42206$n4552_1
.sym 43641 sram_bus_dat_w[3]
.sym 43642 spram_datain0[6]
.sym 43643 lm32_cpu.store_operand_x[0]
.sym 43644 $abc$42206$n7003
.sym 43645 sram_bus_dat_w[4]
.sym 43646 sram_bus_dat_w[1]
.sym 43647 storage[9][7]
.sym 43648 sram_bus_adr[2]
.sym 43649 sram_bus_dat_w[2]
.sym 43650 $abc$42206$n7016
.sym 43652 $abc$42206$n4552_1
.sym 43653 sram_bus_dat_w[0]
.sym 43654 $abc$42206$n4644_1
.sym 43655 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43656 shared_dat_r[7]
.sym 43657 lm32_cpu.pc_m[2]
.sym 43658 $abc$42206$n4549
.sym 43659 interface2_bank_bus_dat_r[2]
.sym 43667 sram_bus_adr[0]
.sym 43668 sram_bus_adr[3]
.sym 43670 lm32_cpu.store_operand_x[6]
.sym 43676 sram_bus_adr[1]
.sym 43680 lm32_cpu.pc_x[23]
.sym 43683 $abc$42206$n2396
.sym 43690 lm32_cpu.store_operand_x[4]
.sym 43691 $abc$42206$n4609
.sym 43692 lm32_cpu.store_operand_x[7]
.sym 43695 lm32_cpu.pc_x[26]
.sym 43696 lm32_cpu.x_result[1]
.sym 43700 lm32_cpu.x_result[1]
.sym 43705 sram_bus_adr[0]
.sym 43707 sram_bus_adr[1]
.sym 43712 lm32_cpu.store_operand_x[7]
.sym 43717 lm32_cpu.pc_x[23]
.sym 43724 lm32_cpu.store_operand_x[4]
.sym 43730 lm32_cpu.store_operand_x[6]
.sym 43735 lm32_cpu.pc_x[26]
.sym 43740 sram_bus_adr[3]
.sym 43742 $abc$42206$n4609
.sym 43744 $abc$42206$n2396
.sym 43745 sys_clk_$glb_clk
.sym 43746 lm32_cpu.rst_i_$glb_sr
.sym 43747 $abc$42206$n5850_1
.sym 43748 $abc$42206$n5852_1
.sym 43749 $abc$42206$n5868_1
.sym 43750 interface1_bank_bus_dat_r[2]
.sym 43751 $abc$42206$n5858_1
.sym 43752 basesoc_bus_wishbone_dat_r[6]
.sym 43753 basesoc_bus_wishbone_dat_r[2]
.sym 43754 $abc$42206$n5860_1
.sym 43755 $abc$42206$n5288_1
.sym 43756 $abc$42206$n4613
.sym 43757 lm32_cpu.branch_target_d[19]
.sym 43759 $abc$42206$n2321
.sym 43760 sram_bus_dat_w[0]
.sym 43762 $abc$42206$n2092
.sym 43763 sram_bus_adr[0]
.sym 43764 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43767 $abc$42206$n4974_1
.sym 43768 $abc$42206$n2251
.sym 43769 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 43773 $abc$42206$n5327_1
.sym 43774 lm32_cpu.memop_pc_w[5]
.sym 43776 lm32_cpu.data_bus_error_exception_m
.sym 43777 lm32_cpu.store_operand_x[7]
.sym 43778 lm32_cpu.store_operand_x[7]
.sym 43779 sram_bus_dat_w[6]
.sym 43780 $abc$42206$n2329
.sym 43781 sram_bus_dat_w[7]
.sym 43782 lm32_cpu.store_operand_x[3]
.sym 43788 $abc$42206$n5861_1
.sym 43791 interface0_bank_bus_dat_r[1]
.sym 43792 spram_bus_adr[9]
.sym 43795 $abc$42206$n4672_1
.sym 43796 $abc$42206$n5863_1
.sym 43798 interface3_bank_bus_dat_r[1]
.sym 43799 $abc$42206$n3077
.sym 43802 interface0_bank_bus_dat_r[3]
.sym 43803 spiflash_bitbang_storage_full[3]
.sym 43804 spiflash_bitbang_storage_full[1]
.sym 43805 $abc$42206$n5864
.sym 43806 $abc$42206$n3289_1
.sym 43810 $abc$42206$n3078
.sym 43811 $abc$42206$n5860_1
.sym 43812 sel_r
.sym 43815 interface1_bank_bus_dat_r[1]
.sym 43817 spram_bus_adr[13]
.sym 43818 $abc$42206$n3425
.sym 43819 interface1_bank_bus_dat_r[3]
.sym 43821 $abc$42206$n3077
.sym 43822 $abc$42206$n3425
.sym 43823 $abc$42206$n3078
.sym 43824 sel_r
.sym 43827 interface0_bank_bus_dat_r[1]
.sym 43828 interface1_bank_bus_dat_r[1]
.sym 43829 interface3_bank_bus_dat_r[1]
.sym 43834 $abc$42206$n5864
.sym 43836 $abc$42206$n5863_1
.sym 43840 $abc$42206$n3289_1
.sym 43841 $abc$42206$n4672_1
.sym 43842 spiflash_bitbang_storage_full[1]
.sym 43847 spram_bus_adr[9]
.sym 43852 spram_bus_adr[13]
.sym 43857 $abc$42206$n5861_1
.sym 43858 interface0_bank_bus_dat_r[3]
.sym 43859 interface1_bank_bus_dat_r[3]
.sym 43860 $abc$42206$n5860_1
.sym 43863 $abc$42206$n4672_1
.sym 43864 spiflash_bitbang_storage_full[3]
.sym 43866 $abc$42206$n3289_1
.sym 43868 sys_clk_$glb_clk
.sym 43869 sys_rst_$glb_sr
.sym 43870 $abc$42206$n5857_1
.sym 43871 storage[6][0]
.sym 43872 $abc$42206$n4548_1
.sym 43873 $abc$42206$n5852_1
.sym 43874 $abc$42206$n2145
.sym 43875 $abc$42206$n3289_1
.sym 43876 lm32_cpu.operand_m[29]
.sym 43877 $abc$42206$n5327_1
.sym 43878 csrbank0_bus_errors3_w[4]
.sym 43879 $abc$42206$n3304_1
.sym 43880 $abc$42206$n5864
.sym 43882 interface2_bank_bus_dat_r[6]
.sym 43883 spiflash_bitbang_storage_full[2]
.sym 43884 $abc$42206$n5435_1
.sym 43885 interface0_bank_bus_dat_r[1]
.sym 43886 interface0_bank_bus_dat_r[4]
.sym 43887 $abc$42206$n6951
.sym 43888 storage_1[8][0]
.sym 43889 $abc$42206$n4543
.sym 43890 $abc$42206$n4543
.sym 43891 interface2_bank_bus_dat_r[7]
.sym 43892 interface0_bank_bus_dat_r[6]
.sym 43893 $abc$42206$n4644_1
.sym 43894 lm32_cpu.memop_pc_w[23]
.sym 43895 $abc$42206$n2145
.sym 43896 $abc$42206$n3078
.sym 43897 $abc$42206$n7418
.sym 43898 $abc$42206$n2333
.sym 43899 $abc$42206$n42
.sym 43900 $abc$42206$n2408
.sym 43901 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 43903 csrbank2_reload3_w[6]
.sym 43904 csrbank2_reload2_w[1]
.sym 43905 lm32_cpu.pc_m[23]
.sym 43913 $abc$42206$n2329
.sym 43914 $abc$42206$n3290_1
.sym 43915 sys_rst
.sym 43917 sram_bus_adr[0]
.sym 43918 interface2_bank_bus_dat_r[4]
.sym 43919 interface4_bank_bus_dat_r[4]
.sym 43920 interface4_bank_bus_dat_r[3]
.sym 43921 $abc$42206$n3289_1
.sym 43922 interface3_bank_bus_dat_r[4]
.sym 43924 sram_bus_we
.sym 43925 $abc$42206$n4545
.sym 43926 sram_bus_adr[1]
.sym 43928 interface3_bank_bus_dat_r[3]
.sym 43930 sram_bus_dat_w[2]
.sym 43936 sram_bus_dat_w[0]
.sym 43938 interface2_bank_bus_dat_r[3]
.sym 43939 $abc$42206$n4574_1
.sym 43940 interface0_bank_bus_dat_r[4]
.sym 43941 sram_bus_dat_w[7]
.sym 43944 interface4_bank_bus_dat_r[3]
.sym 43945 interface3_bank_bus_dat_r[3]
.sym 43946 interface2_bank_bus_dat_r[3]
.sym 43950 sram_bus_dat_w[2]
.sym 43956 sram_bus_adr[0]
.sym 43958 sram_bus_adr[1]
.sym 43962 interface2_bank_bus_dat_r[4]
.sym 43963 interface3_bank_bus_dat_r[4]
.sym 43964 interface4_bank_bus_dat_r[4]
.sym 43965 interface0_bank_bus_dat_r[4]
.sym 43968 sram_bus_dat_w[0]
.sym 43974 $abc$42206$n4574_1
.sym 43975 sys_rst
.sym 43976 $abc$42206$n3289_1
.sym 43977 sram_bus_we
.sym 43980 sys_rst
.sym 43981 $abc$42206$n4545
.sym 43982 sram_bus_we
.sym 43983 $abc$42206$n3290_1
.sym 43988 sram_bus_dat_w[7]
.sym 43990 $abc$42206$n2329
.sym 43991 sys_clk_$glb_clk
.sym 43992 sys_rst_$glb_sr
.sym 43993 lm32_cpu.memop_pc_w[2]
.sym 43994 lm32_cpu.memop_pc_w[5]
.sym 43995 lm32_cpu.memop_pc_w[21]
.sym 43996 $abc$42206$n2174
.sym 43997 $abc$42206$n2329
.sym 43998 lm32_cpu.memop_pc_w[6]
.sym 43999 lm32_cpu.memop_pc_w[23]
.sym 44000 lm32_cpu.memop_pc_w[18]
.sym 44004 $abc$42206$n2333
.sym 44005 $abc$42206$n4629
.sym 44006 interface4_bank_bus_dat_r[3]
.sym 44007 $abc$42206$n4628_1
.sym 44008 interface3_bank_bus_dat_r[4]
.sym 44009 $abc$42206$n7613
.sym 44010 $abc$42206$n2319
.sym 44011 $abc$42206$n4552_1
.sym 44012 sram_bus_we
.sym 44013 sram_bus_adr[0]
.sym 44014 $abc$42206$n5311
.sym 44015 interface4_bank_bus_dat_r[4]
.sym 44016 $abc$42206$n4548_1
.sym 44017 interface3_bank_bus_dat_r[2]
.sym 44018 $abc$42206$n4552_1
.sym 44019 interface4_bank_bus_dat_r[6]
.sym 44020 lm32_cpu.memop_pc_w[6]
.sym 44021 $abc$42206$n2145
.sym 44022 sram_bus_adr[2]
.sym 44023 sram_bus_adr[1]
.sym 44024 lm32_cpu.memop_pc_w[18]
.sym 44025 sram_bus_dat_w[7]
.sym 44026 $abc$42206$n2333
.sym 44027 $abc$42206$n5327_1
.sym 44028 csrbank2_reload3_w[7]
.sym 44035 $abc$42206$n4574_1
.sym 44036 $abc$42206$n5310
.sym 44040 $abc$42206$n5309
.sym 44041 $abc$42206$n6361_1
.sym 44042 $abc$42206$n4646_1
.sym 44043 $abc$42206$n5182
.sym 44044 $abc$42206$n5181
.sym 44046 csrbank2_reload3_w[0]
.sym 44047 $abc$42206$n4629
.sym 44049 sys_rst
.sym 44053 spram_bus_adr[1]
.sym 44054 $abc$42206$n2329
.sym 44055 $abc$42206$n6360_1
.sym 44056 $abc$42206$n5173_1
.sym 44058 $abc$42206$n5172
.sym 44060 $abc$42206$n4549
.sym 44061 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 44063 $abc$42206$n5311
.sym 44065 sram_bus_we
.sym 44069 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 44073 $abc$42206$n5172
.sym 44075 $abc$42206$n4574_1
.sym 44076 $abc$42206$n5173_1
.sym 44081 $abc$42206$n2329
.sym 44085 $abc$42206$n5181
.sym 44086 $abc$42206$n5182
.sym 44087 $abc$42206$n4574_1
.sym 44091 sram_bus_we
.sym 44092 $abc$42206$n4574_1
.sym 44093 sys_rst
.sym 44094 $abc$42206$n4549
.sym 44097 $abc$42206$n6360_1
.sym 44098 $abc$42206$n4629
.sym 44099 $abc$42206$n6361_1
.sym 44100 $abc$42206$n5309
.sym 44103 $abc$42206$n5310
.sym 44104 $abc$42206$n4646_1
.sym 44105 $abc$42206$n5311
.sym 44106 csrbank2_reload3_w[0]
.sym 44111 spram_bus_adr[1]
.sym 44114 sys_clk_$glb_clk
.sym 44115 sys_rst_$glb_sr
.sym 44116 $abc$42206$n6250_1
.sym 44117 $abc$42206$n6251
.sym 44118 $abc$42206$n6323_1
.sym 44119 $abc$42206$n5134
.sym 44120 storage[3][5]
.sym 44121 $abc$42206$n6360_1
.sym 44122 $abc$42206$n5312
.sym 44123 $abc$42206$n5313
.sym 44125 lm32_cpu.pc_m[6]
.sym 44128 $abc$42206$n5959
.sym 44129 sram_bus_dat_w[4]
.sym 44130 sram_bus_dat_w[3]
.sym 44132 $abc$42206$n5310
.sym 44133 $abc$42206$n5421
.sym 44135 $abc$42206$n2325
.sym 44136 $abc$42206$n2151
.sym 44137 $abc$42206$n6361_1
.sym 44138 csrbank0_scratch1_w[3]
.sym 44139 $abc$42206$n4635
.sym 44140 lm32_cpu.pc_m[5]
.sym 44141 sram_bus_dat_w[2]
.sym 44142 $abc$42206$n5326_1
.sym 44143 csrbank2_en0_w
.sym 44144 $abc$42206$n4551
.sym 44145 csrbank2_reload3_w[7]
.sym 44146 $abc$42206$n4549
.sym 44147 sram_bus_dat_w[2]
.sym 44149 lm32_cpu.pc_m[2]
.sym 44150 sys_rst
.sym 44151 interface2_bank_bus_dat_r[2]
.sym 44157 csrbank2_load2_w[2]
.sym 44158 $abc$42206$n4546_1
.sym 44160 sram_bus_adr[4]
.sym 44162 $abc$42206$n4551
.sym 44163 sram_bus_adr[3]
.sym 44164 basesoc_timer0_zero_trigger
.sym 44165 csrbank2_load2_w[6]
.sym 44168 $abc$42206$n4543
.sym 44171 $abc$42206$n4644_1
.sym 44172 sram_bus_dat_w[3]
.sym 44173 csrbank2_reload3_w[6]
.sym 44175 $abc$42206$n2147
.sym 44176 sys_rst
.sym 44177 csrbank2_reload2_w[2]
.sym 44178 $abc$42206$n4552_1
.sym 44179 $abc$42206$n4650_1
.sym 44180 $abc$42206$n5734
.sym 44182 sram_bus_adr[2]
.sym 44183 $abc$42206$n4628_1
.sym 44184 csrbank2_reload2_w[1]
.sym 44185 sram_bus_dat_w[7]
.sym 44190 csrbank2_reload2_w[1]
.sym 44191 $abc$42206$n5734
.sym 44193 basesoc_timer0_zero_trigger
.sym 44196 $abc$42206$n4551
.sym 44197 csrbank2_load2_w[2]
.sym 44198 $abc$42206$n4644_1
.sym 44199 csrbank2_reload2_w[2]
.sym 44202 $abc$42206$n4650_1
.sym 44203 sys_rst
.sym 44205 $abc$42206$n4628_1
.sym 44210 sram_bus_dat_w[7]
.sym 44214 sram_bus_dat_w[3]
.sym 44220 $abc$42206$n4546_1
.sym 44221 sram_bus_adr[3]
.sym 44222 sram_bus_adr[4]
.sym 44223 sram_bus_adr[2]
.sym 44226 sram_bus_adr[3]
.sym 44227 sram_bus_adr[4]
.sym 44228 sram_bus_adr[2]
.sym 44229 $abc$42206$n4552_1
.sym 44232 csrbank2_load2_w[6]
.sym 44233 csrbank2_reload3_w[6]
.sym 44234 $abc$42206$n4551
.sym 44235 $abc$42206$n4543
.sym 44236 $abc$42206$n2147
.sym 44237 sys_clk_$glb_clk
.sym 44238 sys_rst_$glb_sr
.sym 44241 $abc$42206$n5689
.sym 44242 $abc$42206$n5692
.sym 44243 $abc$42206$n5695
.sym 44244 $abc$42206$n5698
.sym 44245 $abc$42206$n5701
.sym 44246 $abc$42206$n5704
.sym 44247 $abc$42206$n4552_1
.sym 44251 $abc$42206$n5315_1
.sym 44252 $abc$42206$n6277
.sym 44253 $abc$42206$n2333
.sym 44254 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 44255 csrbank4_tuning_word0_w[7]
.sym 44256 sram_bus_dat_w[1]
.sym 44257 csrbank4_tuning_word0_w[0]
.sym 44258 $abc$42206$n4643
.sym 44259 csrbank0_scratch1_w[7]
.sym 44260 csrbank2_reload2_w[0]
.sym 44261 csrbank2_load2_w[6]
.sym 44262 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 44263 basesoc_timer0_value[7]
.sym 44264 $abc$42206$n5731
.sym 44265 $abc$42206$n5692
.sym 44266 $abc$42206$n5734
.sym 44267 basesoc_timer0_value[4]
.sym 44268 basesoc_timer0_value[21]
.sym 44269 csrbank2_reload1_w[0]
.sym 44270 $abc$42206$n5327_1
.sym 44271 csrbank2_load1_w[1]
.sym 44273 basesoc_timer0_value[17]
.sym 44274 csrbank2_reload1_w[0]
.sym 44280 csrbank2_load0_w[6]
.sym 44281 $abc$42206$n6251
.sym 44282 $abc$42206$n6252_1
.sym 44284 $abc$42206$n5377
.sym 44285 $abc$42206$n5381_1
.sym 44286 $abc$42206$n5112_1
.sym 44287 csrbank2_reload0_w[6]
.sym 44288 $abc$42206$n5136_1
.sym 44289 $abc$42206$n6256_1
.sym 44290 $abc$42206$n5329_1
.sym 44292 $abc$42206$n5188
.sym 44295 $abc$42206$n6263_1
.sym 44296 $abc$42206$n4629
.sym 44298 $abc$42206$n5114
.sym 44300 basesoc_timer0_zero_trigger
.sym 44302 $abc$42206$n5701
.sym 44303 csrbank2_en0_w
.sym 44304 $abc$42206$n4629
.sym 44305 csrbank2_load2_w[1]
.sym 44306 $abc$42206$n6255_1
.sym 44307 $abc$42206$n4574_1
.sym 44308 $abc$42206$n5187
.sym 44310 sram_bus_adr[4]
.sym 44311 csrbank2_load0_w[5]
.sym 44313 $abc$42206$n6263_1
.sym 44314 $abc$42206$n4629
.sym 44315 $abc$42206$n5377
.sym 44316 $abc$42206$n5381_1
.sym 44319 csrbank2_en0_w
.sym 44320 csrbank2_load2_w[1]
.sym 44321 $abc$42206$n5136_1
.sym 44325 basesoc_timer0_zero_trigger
.sym 44327 $abc$42206$n5701
.sym 44328 csrbank2_reload0_w[6]
.sym 44331 $abc$42206$n6255_1
.sym 44332 $abc$42206$n4629
.sym 44333 sram_bus_adr[4]
.sym 44334 $abc$42206$n6256_1
.sym 44337 $abc$42206$n4629
.sym 44338 $abc$42206$n6251
.sym 44339 $abc$42206$n6252_1
.sym 44340 $abc$42206$n5329_1
.sym 44344 csrbank2_load0_w[6]
.sym 44345 csrbank2_en0_w
.sym 44346 $abc$42206$n5114
.sym 44349 $abc$42206$n5112_1
.sym 44350 csrbank2_en0_w
.sym 44351 csrbank2_load0_w[5]
.sym 44355 $abc$42206$n5188
.sym 44356 $abc$42206$n4574_1
.sym 44357 $abc$42206$n5187
.sym 44360 sys_clk_$glb_clk
.sym 44361 sys_rst_$glb_sr
.sym 44362 $abc$42206$n5707
.sym 44363 $abc$42206$n5710
.sym 44364 $abc$42206$n5713
.sym 44365 $abc$42206$n5716
.sym 44366 $abc$42206$n5719
.sym 44367 $abc$42206$n5722
.sym 44368 $abc$42206$n5725
.sym 44369 $abc$42206$n5728
.sym 44375 $abc$42206$n2180
.sym 44376 $abc$42206$n5329_1
.sym 44377 $abc$42206$n7615
.sym 44378 basesoc_timer0_value[17]
.sym 44379 $abc$42206$n2333
.sym 44380 $abc$42206$n5854_1
.sym 44381 sram_bus_dat_w[4]
.sym 44382 $abc$42206$n5112_1
.sym 44383 regs1
.sym 44385 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 44386 $abc$42206$n2333
.sym 44387 csrbank2_load3_w[1]
.sym 44389 csrbank2_reload3_w[6]
.sym 44391 csrbank2_load2_w[3]
.sym 44393 csrbank2_load3_w[1]
.sym 44395 sram_bus_adr[0]
.sym 44397 csrbank2_load2_w[2]
.sym 44403 $abc$42206$n5144_1
.sym 44404 basesoc_timer0_value[5]
.sym 44405 basesoc_timer0_value[4]
.sym 44407 csrbank2_load1_w[0]
.sym 44408 basesoc_timer0_value[6]
.sym 44410 csrbank2_en0_w
.sym 44411 csrbank2_load3_w[1]
.sym 44412 $abc$42206$n5120
.sym 44414 $abc$42206$n5118_1
.sym 44415 $abc$42206$n4635
.sym 44416 $abc$42206$n5336_1
.sym 44417 basesoc_timer0_value[9]
.sym 44418 basesoc_timer0_value[10]
.sym 44419 $abc$42206$n5707
.sym 44420 $abc$42206$n5710
.sym 44421 $abc$42206$n5337_1
.sym 44423 basesoc_timer0_value[7]
.sym 44424 basesoc_timer0_value[8]
.sym 44427 csrbank2_reload1_w[1]
.sym 44429 csrbank2_reload1_w[0]
.sym 44430 csrbank2_load2_w[5]
.sym 44431 csrbank2_load1_w[1]
.sym 44432 basesoc_timer0_value[11]
.sym 44434 basesoc_timer0_zero_trigger
.sym 44436 csrbank2_load2_w[5]
.sym 44437 csrbank2_en0_w
.sym 44438 $abc$42206$n5144_1
.sym 44442 $abc$42206$n5710
.sym 44443 basesoc_timer0_zero_trigger
.sym 44444 csrbank2_reload1_w[1]
.sym 44448 $abc$42206$n5337_1
.sym 44449 $abc$42206$n4635
.sym 44450 $abc$42206$n5336_1
.sym 44451 csrbank2_load3_w[1]
.sym 44455 $abc$42206$n5707
.sym 44456 csrbank2_reload1_w[0]
.sym 44457 basesoc_timer0_zero_trigger
.sym 44460 basesoc_timer0_value[7]
.sym 44461 basesoc_timer0_value[5]
.sym 44462 basesoc_timer0_value[4]
.sym 44463 basesoc_timer0_value[6]
.sym 44466 csrbank2_en0_w
.sym 44467 $abc$42206$n5118_1
.sym 44469 csrbank2_load1_w[0]
.sym 44472 $abc$42206$n5120
.sym 44473 csrbank2_en0_w
.sym 44475 csrbank2_load1_w[1]
.sym 44478 basesoc_timer0_value[8]
.sym 44479 basesoc_timer0_value[10]
.sym 44480 basesoc_timer0_value[9]
.sym 44481 basesoc_timer0_value[11]
.sym 44483 sys_clk_$glb_clk
.sym 44484 sys_rst_$glb_sr
.sym 44485 $abc$42206$n5731
.sym 44486 $abc$42206$n5734
.sym 44487 $abc$42206$n5737
.sym 44488 $abc$42206$n5740
.sym 44489 $abc$42206$n5743
.sym 44490 $abc$42206$n5746
.sym 44491 $abc$42206$n5749
.sym 44492 $abc$42206$n5752
.sym 44497 $abc$42206$n5144_1
.sym 44498 basesoc_timer0_value[5]
.sym 44499 csrbank4_tuning_word3_w[3]
.sym 44500 csrbank2_reload2_w[2]
.sym 44501 $abc$42206$n2333
.sym 44503 csrbank2_load1_w[0]
.sym 44505 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 44506 csrbank2_en0_w
.sym 44507 $abc$42206$n4659
.sym 44508 basesoc_timer0_value[14]
.sym 44512 basesoc_timer0_value[3]
.sym 44513 basesoc_timer0_value[0]
.sym 44515 $abc$42206$n5327_1
.sym 44516 csrbank2_load2_w[5]
.sym 44517 basesoc_timer0_value[11]
.sym 44518 csrbank2_load0_w[5]
.sym 44519 $abc$42206$n2333
.sym 44520 csrbank2_reload3_w[7]
.sym 44526 basesoc_timer0_value[18]
.sym 44527 $abc$42206$n5358
.sym 44528 $abc$42206$n5146
.sym 44529 $abc$42206$n5140
.sym 44531 $abc$42206$n5360
.sym 44532 $abc$42206$n5138_1
.sym 44533 csrbank2_reload2_w[2]
.sym 44534 $abc$42206$n4629
.sym 44535 $abc$42206$n5361
.sym 44536 $abc$42206$n5110_1
.sym 44538 basesoc_timer0_value[16]
.sym 44540 csrbank2_load2_w[6]
.sym 44541 $abc$42206$n4630_1
.sym 44542 $abc$42206$n5359
.sym 44544 $abc$42206$n5737
.sym 44545 basesoc_timer0_value[17]
.sym 44546 basesoc_timer0_value[19]
.sym 44548 csrbank2_load0_w[4]
.sym 44549 csrbank2_en0_w
.sym 44551 csrbank2_load2_w[3]
.sym 44552 basesoc_timer0_zero_trigger
.sym 44556 csrbank2_load0_w[4]
.sym 44557 csrbank2_load2_w[2]
.sym 44559 $abc$42206$n5138_1
.sym 44560 csrbank2_en0_w
.sym 44561 csrbank2_load2_w[2]
.sym 44565 csrbank2_load0_w[4]
.sym 44566 $abc$42206$n5359
.sym 44567 $abc$42206$n5360
.sym 44568 $abc$42206$n4630_1
.sym 44571 csrbank2_load0_w[4]
.sym 44572 $abc$42206$n5110_1
.sym 44574 csrbank2_en0_w
.sym 44577 $abc$42206$n4629
.sym 44578 $abc$42206$n5361
.sym 44579 $abc$42206$n5358
.sym 44583 csrbank2_load2_w[3]
.sym 44584 $abc$42206$n5140
.sym 44586 csrbank2_en0_w
.sym 44589 csrbank2_load2_w[6]
.sym 44591 csrbank2_en0_w
.sym 44592 $abc$42206$n5146
.sym 44595 $abc$42206$n5737
.sym 44596 basesoc_timer0_zero_trigger
.sym 44598 csrbank2_reload2_w[2]
.sym 44601 basesoc_timer0_value[16]
.sym 44602 basesoc_timer0_value[18]
.sym 44603 basesoc_timer0_value[17]
.sym 44604 basesoc_timer0_value[19]
.sym 44606 sys_clk_$glb_clk
.sym 44607 sys_rst_$glb_sr
.sym 44608 $abc$42206$n5755
.sym 44609 $abc$42206$n5758
.sym 44610 $abc$42206$n5761
.sym 44611 $abc$42206$n5764
.sym 44612 $abc$42206$n5767
.sym 44613 $abc$42206$n5770
.sym 44614 $abc$42206$n5773
.sym 44615 $auto$alumacc.cc:474:replace_alu$3982.C[31]
.sym 44621 $abc$42206$n5361
.sym 44622 basesoc_timer0_value[22]
.sym 44623 csrbank4_tuning_word3_w[3]
.sym 44624 basesoc_timer0_value[16]
.sym 44625 basesoc_timer0_value[20]
.sym 44626 sram_bus_dat_w[1]
.sym 44628 csrbank2_reload1_w[2]
.sym 44629 $abc$42206$n2333
.sym 44630 basesoc_timer0_value[19]
.sym 44631 $abc$42206$n4630_1
.sym 44632 sys_rst
.sym 44633 csrbank2_reload3_w[7]
.sym 44634 sram_bus_dat_w[5]
.sym 44635 csrbank2_en0_w
.sym 44636 sram_bus_dat_w[7]
.sym 44637 csrbank2_load0_w[0]
.sym 44638 basesoc_timer0_value[3]
.sym 44639 basesoc_timer0_value[15]
.sym 44640 sram_bus_dat_w[2]
.sym 44641 basesoc_timer0_value[0]
.sym 44642 $abc$42206$n5326_1
.sym 44643 $abc$42206$n4655
.sym 44651 $abc$42206$n5351
.sym 44654 csrbank2_load3_w[0]
.sym 44655 $abc$42206$n5150_1
.sym 44656 csrbank2_load0_w[3]
.sym 44657 csrbank2_reload3_w[0]
.sym 44658 $abc$42206$n5349
.sym 44659 csrbank2_reload3_w[6]
.sym 44661 csrbank2_load3_w[6]
.sym 44663 csrbank2_load3_w[1]
.sym 44664 basesoc_timer0_zero_trigger
.sym 44665 $abc$42206$n5108
.sym 44666 $abc$42206$n5758
.sym 44668 csrbank2_reload3_w[1]
.sym 44670 $abc$42206$n4629
.sym 44671 $abc$42206$n5773
.sym 44673 $abc$42206$n5755
.sym 44674 $abc$42206$n5162
.sym 44676 $abc$42206$n5152
.sym 44679 $abc$42206$n5354
.sym 44680 csrbank2_en0_w
.sym 44682 $abc$42206$n5150_1
.sym 44684 csrbank2_en0_w
.sym 44685 csrbank2_load3_w[0]
.sym 44689 basesoc_timer0_zero_trigger
.sym 44690 csrbank2_reload3_w[6]
.sym 44691 $abc$42206$n5773
.sym 44694 $abc$42206$n5152
.sym 44695 csrbank2_load3_w[1]
.sym 44696 csrbank2_en0_w
.sym 44700 $abc$42206$n5758
.sym 44702 csrbank2_reload3_w[1]
.sym 44703 basesoc_timer0_zero_trigger
.sym 44706 $abc$42206$n5349
.sym 44707 $abc$42206$n5354
.sym 44708 $abc$42206$n5351
.sym 44709 $abc$42206$n4629
.sym 44713 $abc$42206$n5162
.sym 44714 csrbank2_load3_w[6]
.sym 44715 csrbank2_en0_w
.sym 44718 basesoc_timer0_zero_trigger
.sym 44719 $abc$42206$n5755
.sym 44721 csrbank2_reload3_w[0]
.sym 44724 csrbank2_load0_w[3]
.sym 44725 csrbank2_en0_w
.sym 44727 $abc$42206$n5108
.sym 44729 sys_clk_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 $abc$42206$n5341_1
.sym 44732 csrbank2_value3_w[2]
.sym 44733 csrbank2_value2_w[2]
.sym 44734 $abc$42206$n4653
.sym 44735 $abc$42206$n4657
.sym 44736 $abc$42206$n5132_1
.sym 44737 $abc$42206$n4656_1
.sym 44738 csrbank2_value3_w[1]
.sym 44743 basesoc_timer0_value[24]
.sym 44744 $abc$42206$n5326_1
.sym 44745 $abc$42206$n5351
.sym 44746 basesoc_timer0_value[29]
.sym 44747 $abc$42206$n6955
.sym 44750 csrbank2_load3_w[0]
.sym 44751 $abc$42206$n5352
.sym 44755 csrbank2_load1_w[1]
.sym 44757 $abc$42206$n5764
.sym 44761 $abc$42206$n2333
.sym 44762 basesoc_timer0_value[30]
.sym 44764 basesoc_timer0_value[18]
.sym 44772 csrbank2_value3_w[4]
.sym 44773 $abc$42206$n5102
.sym 44774 $abc$42206$n5761
.sym 44776 csrbank2_load1_w[7]
.sym 44777 $abc$42206$n4635
.sym 44778 $abc$42206$n5158
.sym 44779 $abc$42206$n5124_1
.sym 44781 csrbank2_load3_w[2]
.sym 44782 basesoc_timer0_zero_trigger
.sym 44784 $abc$42206$n5156_1
.sym 44785 csrbank2_en0_w
.sym 44787 csrbank2_load3_w[3]
.sym 44793 $abc$42206$n5132_1
.sym 44795 csrbank2_en0_w
.sym 44796 csrbank2_load1_w[3]
.sym 44797 csrbank2_load0_w[0]
.sym 44799 csrbank2_load3_w[4]
.sym 44801 csrbank2_reload3_w[2]
.sym 44802 $abc$42206$n5315_1
.sym 44803 $abc$42206$n5154_1
.sym 44805 csrbank2_value3_w[4]
.sym 44806 $abc$42206$n5315_1
.sym 44807 csrbank2_load3_w[4]
.sym 44808 $abc$42206$n4635
.sym 44811 $abc$42206$n5132_1
.sym 44812 csrbank2_load1_w[7]
.sym 44814 csrbank2_en0_w
.sym 44818 $abc$42206$n5102
.sym 44819 csrbank2_load0_w[0]
.sym 44820 csrbank2_en0_w
.sym 44824 csrbank2_load3_w[2]
.sym 44825 csrbank2_en0_w
.sym 44826 $abc$42206$n5154_1
.sym 44830 csrbank2_load1_w[3]
.sym 44831 csrbank2_en0_w
.sym 44832 $abc$42206$n5124_1
.sym 44835 csrbank2_en0_w
.sym 44836 $abc$42206$n5158
.sym 44838 csrbank2_load3_w[4]
.sym 44842 csrbank2_en0_w
.sym 44843 csrbank2_load3_w[3]
.sym 44844 $abc$42206$n5156_1
.sym 44848 csrbank2_reload3_w[2]
.sym 44849 basesoc_timer0_zero_trigger
.sym 44850 $abc$42206$n5761
.sym 44852 sys_clk_$glb_clk
.sym 44853 sys_rst_$glb_sr
.sym 44857 csrbank2_load1_w[5]
.sym 44858 csrbank2_load1_w[2]
.sym 44860 csrbank2_load1_w[1]
.sym 44862 csrbank2_load0_w[5]
.sym 44863 $abc$42206$n5326_1
.sym 44867 $abc$42206$n5102
.sym 44868 csrbank2_load0_w[3]
.sym 44869 sram_bus_dat_w[4]
.sym 44870 basesoc_timer0_zero_trigger
.sym 44872 basesoc_timer0_value[0]
.sym 44874 csrbank2_load0_w[4]
.sym 44875 basesoc_timer0_value[29]
.sym 44876 $abc$42206$n2323
.sym 44877 csrbank2_load3_w[2]
.sym 44879 csrbank2_reload3_w[7]
.sym 44886 basesoc_timer0_value[31]
.sym 44896 $abc$42206$n4628_1
.sym 44897 $abc$42206$n2333
.sym 44899 $abc$42206$n4630_1
.sym 44900 basesoc_timer0_value[28]
.sym 44901 basesoc_timer0_value[27]
.sym 44904 sys_rst
.sym 44907 basesoc_timer0_value[11]
.sym 44909 csrbank2_reload3_w[3]
.sym 44916 basesoc_timer0_zero_trigger
.sym 44917 $abc$42206$n5764
.sym 44922 basesoc_timer0_value[30]
.sym 44931 basesoc_timer0_value[28]
.sym 44935 basesoc_timer0_value[27]
.sym 44943 basesoc_timer0_value[11]
.sym 44947 sys_rst
.sym 44948 $abc$42206$n4628_1
.sym 44949 $abc$42206$n4630_1
.sym 44952 $abc$42206$n5764
.sym 44953 basesoc_timer0_zero_trigger
.sym 44955 csrbank2_reload3_w[3]
.sym 44959 basesoc_timer0_value[30]
.sym 44974 $abc$42206$n2333
.sym 44975 sys_clk_$glb_clk
.sym 44976 sys_rst_$glb_sr
.sym 44988 csrbank2_load1_w[5]
.sym 44990 csrbank2_en0_w
.sym 44993 $abc$42206$n2315
.sym 44996 basesoc_timer0_value[0]
.sym 45000 $abc$42206$n2315
.sym 45003 $abc$42206$n2333
.sym 45079 $abc$42206$n5871
.sym 45080 $abc$42206$n5874
.sym 45081 $auto$alumacc.cc:474:replace_alu$3979.C[4]
.sym 45082 $abc$42206$n5869
.sym 45083 basesoc_uart_rx_fifo_level[1]
.sym 45084 $abc$42206$n5868
.sym 45087 lm32_cpu.branch_target_x[12]
.sym 45091 $abc$42206$n4152
.sym 45093 $abc$42206$n4153
.sym 45095 $abc$42206$n4154
.sym 45096 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 45098 lm32_cpu.branch_target_d[7]
.sym 45100 lm32_cpu.store_operand_x[6]
.sym 45101 $abc$42206$n4812
.sym 45106 $abc$42206$n4812
.sym 45107 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 45112 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 45121 lm32_cpu.pc_m[16]
.sym 45131 lm32_cpu.memop_pc_w[16]
.sym 45133 lm32_cpu.memop_pc_w[14]
.sym 45136 lm32_cpu.pc_m[14]
.sym 45137 lm32_cpu.data_bus_error_exception_m
.sym 45139 lm32_cpu.pc_f[6]
.sym 45141 basesoc_uart_rx_fifo_level[1]
.sym 45143 lm32_cpu.branch_target_d[7]
.sym 45144 basesoc_uart_rx_fifo_level[3]
.sym 45145 basesoc_uart_rx_fifo_level[0]
.sym 45146 $abc$42206$n2408
.sym 45149 basesoc_uart_rx_fifo_level[2]
.sym 45152 lm32_cpu.data_bus_error_exception_m
.sym 45153 lm32_cpu.memop_pc_w[14]
.sym 45155 lm32_cpu.pc_m[14]
.sym 45165 lm32_cpu.branch_target_d[7]
.sym 45170 basesoc_uart_rx_fifo_level[0]
.sym 45171 basesoc_uart_rx_fifo_level[3]
.sym 45172 basesoc_uart_rx_fifo_level[2]
.sym 45173 basesoc_uart_rx_fifo_level[1]
.sym 45176 lm32_cpu.pc_m[16]
.sym 45183 lm32_cpu.pc_m[16]
.sym 45184 lm32_cpu.memop_pc_w[16]
.sym 45185 lm32_cpu.data_bus_error_exception_m
.sym 45191 lm32_cpu.pc_m[14]
.sym 45195 lm32_cpu.pc_f[6]
.sym 45198 $abc$42206$n2408
.sym 45199 sys_clk_$glb_clk
.sym 45200 lm32_cpu.rst_i_$glb_sr
.sym 45205 $abc$42206$n5878
.sym 45206 basesoc_uart_rx_fifo_level[3]
.sym 45207 basesoc_uart_rx_fifo_level[0]
.sym 45208 $abc$42206$n2298
.sym 45209 $abc$42206$n5877
.sym 45210 $abc$42206$n2299
.sym 45211 basesoc_uart_rx_fifo_level[2]
.sym 45212 basesoc_uart_rx_fifo_level[4]
.sym 45213 lm32_cpu.store_operand_x[7]
.sym 45215 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 45216 lm32_cpu.store_operand_x[7]
.sym 45217 storage_1[5][7]
.sym 45218 lm32_cpu.pc_f[10]
.sym 45219 lm32_cpu.pc_m[16]
.sym 45222 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 45223 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 45224 storage_1[5][3]
.sym 45225 storage_1[5][1]
.sym 45226 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 45227 spram_bus_adr[9]
.sym 45228 lm32_cpu.branch_target_x[12]
.sym 45230 lm32_cpu.pc_f[11]
.sym 45234 lm32_cpu.pc_d[5]
.sym 45238 lm32_cpu.pc_d[6]
.sym 45239 $abc$42206$n5875
.sym 45240 lm32_cpu.size_x[1]
.sym 45244 $abc$42206$n6222
.sym 45245 lm32_cpu.pc_x[10]
.sym 45247 lm32_cpu.pc_f[11]
.sym 45248 lm32_cpu.pc_f[11]
.sym 45250 lm32_cpu.pc_f[5]
.sym 45252 $abc$42206$n2299
.sym 45254 lm32_cpu.pc_f[6]
.sym 45257 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 45258 $abc$42206$n3249_1
.sym 45259 $abc$42206$n4812
.sym 45260 $abc$42206$n3247
.sym 45261 $abc$42206$n3222_1
.sym 45262 $abc$42206$n4606_1
.sym 45264 $abc$42206$n4622_1
.sym 45265 lm32_cpu.branch_predict_d
.sym 45266 storage[11][4]
.sym 45267 spiflash_sr[9]
.sym 45269 lm32_cpu.instruction_unit.wb_data_f[12]
.sym 45270 $abc$42206$n5868
.sym 45271 csrbank3_rxempty_w
.sym 45276 lm32_cpu.pc_m[14]
.sym 45284 $abc$42206$n7617
.sym 45286 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 45289 storage_1[1][2]
.sym 45294 sram_bus_dat_w[4]
.sym 45295 sram_bus_dat_w[6]
.sym 45296 basesoc_uart_rx_fifo_level[1]
.sym 45298 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 45299 basesoc_uart_rx_fifo_level[3]
.sym 45304 basesoc_uart_rx_fifo_level[2]
.sym 45305 storage_1[5][2]
.sym 45308 basesoc_uart_rx_fifo_level[0]
.sym 45316 basesoc_uart_rx_fifo_level[0]
.sym 45320 $auto$alumacc.cc:474:replace_alu$3946.C[2]
.sym 45323 basesoc_uart_rx_fifo_level[1]
.sym 45326 $auto$alumacc.cc:474:replace_alu$3946.C[3]
.sym 45329 basesoc_uart_rx_fifo_level[2]
.sym 45330 $auto$alumacc.cc:474:replace_alu$3946.C[2]
.sym 45332 $nextpnr_ICESTORM_LC_5$I3
.sym 45335 basesoc_uart_rx_fifo_level[3]
.sym 45336 $auto$alumacc.cc:474:replace_alu$3946.C[3]
.sym 45342 $nextpnr_ICESTORM_LC_5$I3
.sym 45345 storage_1[1][2]
.sym 45346 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 45347 storage_1[5][2]
.sym 45348 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 45353 sram_bus_dat_w[6]
.sym 45359 sram_bus_dat_w[4]
.sym 45361 $abc$42206$n7617
.sym 45362 sys_clk_$glb_clk
.sym 45364 $abc$42206$n4622_1
.sym 45365 $abc$42206$n5847_1
.sym 45366 spiflash_sr[11]
.sym 45367 $abc$42206$n4813
.sym 45368 spiflash_sr[14]
.sym 45369 $abc$42206$n4948
.sym 45370 lm32_cpu.store_d
.sym 45371 spiflash_sr[10]
.sym 45374 csrbank3_rxempty_w
.sym 45375 $abc$42206$n4143
.sym 45376 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 45377 storage_1[1][4]
.sym 45378 $abc$42206$n2358
.sym 45379 spram_bus_adr[4]
.sym 45380 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 45381 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 45382 lm32_cpu.x_result_sel_csr_d
.sym 45383 spram_bus_adr[4]
.sym 45384 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 45385 storage_1[1][2]
.sym 45386 $abc$42206$n4812
.sym 45387 spiflash_sr[12]
.sym 45389 lm32_cpu.branch_target_x[20]
.sym 45390 lm32_cpu.read_idx_0_d[1]
.sym 45391 $abc$42206$n2396
.sym 45392 lm32_cpu.pc_x[16]
.sym 45393 $abc$42206$n4812
.sym 45394 $abc$42206$n2299
.sym 45395 lm32_cpu.pc_m[14]
.sym 45396 lm32_cpu.branch_target_x[9]
.sym 45397 $abc$42206$n4149
.sym 45398 lm32_cpu.instruction_unit.instruction_d[30]
.sym 45399 spram_bus_adr[0]
.sym 45406 shared_dat_r[12]
.sym 45407 $abc$42206$n2079
.sym 45412 basesoc_uart_rx_fifo_level[4]
.sym 45414 lm32_cpu.instruction_unit.instruction_d[31]
.sym 45417 shared_dat_r[10]
.sym 45418 $abc$42206$n3249_1
.sym 45419 shared_dat_r[31]
.sym 45420 $abc$42206$n3248_1
.sym 45424 lm32_cpu.instruction_unit.instruction_d[30]
.sym 45425 $abc$42206$n3262_1
.sym 45428 $abc$42206$n4606_1
.sym 45429 $abc$42206$n3261_1
.sym 45432 lm32_cpu.sign_extend_d
.sym 45435 lm32_cpu.logic_op_d[3]
.sym 45439 shared_dat_r[31]
.sym 45444 shared_dat_r[10]
.sym 45451 shared_dat_r[12]
.sym 45456 basesoc_uart_rx_fifo_level[4]
.sym 45458 $abc$42206$n4606_1
.sym 45464 lm32_cpu.instruction_unit.instruction_d[31]
.sym 45465 lm32_cpu.instruction_unit.instruction_d[30]
.sym 45468 lm32_cpu.logic_op_d[3]
.sym 45469 lm32_cpu.sign_extend_d
.sym 45474 $abc$42206$n3249_1
.sym 45476 $abc$42206$n3248_1
.sym 45481 $abc$42206$n3262_1
.sym 45482 $abc$42206$n3261_1
.sym 45483 $abc$42206$n3249_1
.sym 45484 $abc$42206$n2079
.sym 45485 sys_clk_$glb_clk
.sym 45486 lm32_cpu.rst_i_$glb_sr
.sym 45487 lm32_cpu.pc_f[7]
.sym 45488 lm32_cpu.instruction_unit.pc_a[7]
.sym 45489 lm32_cpu.pc_f[5]
.sym 45490 lm32_cpu.instruction_unit.instruction_d[30]
.sym 45491 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 45492 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 45493 lm32_cpu.logic_op_d[3]
.sym 45494 lm32_cpu.instruction_unit.pc_a[14]
.sym 45495 lm32_cpu.store_operand_x[22]
.sym 45496 $abc$42206$n5598
.sym 45497 lm32_cpu.pc_f[24]
.sym 45498 lm32_cpu.store_operand_x[22]
.sym 45499 $abc$42206$n2124
.sym 45500 shared_dat_r[12]
.sym 45501 $abc$42206$n3249_1
.sym 45502 sram_bus_dat_w[6]
.sym 45503 $abc$42206$n7617
.sym 45504 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 45505 shared_dat_r[10]
.sym 45506 lm32_cpu.instruction_unit.instruction_d[1]
.sym 45507 shared_dat_r[26]
.sym 45508 $abc$42206$n4192_1
.sym 45509 $abc$42206$n3436
.sym 45510 $abc$42206$n2360
.sym 45511 lm32_cpu.pc_x[10]
.sym 45512 $abc$42206$n4682_1
.sym 45513 lm32_cpu.size_x[1]
.sym 45514 lm32_cpu.load_store_unit.store_data_x[14]
.sym 45515 lm32_cpu.load_store_unit.store_data_m[26]
.sym 45516 lm32_cpu.pc_d[5]
.sym 45517 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 45518 $abc$42206$n4848
.sym 45519 $abc$42206$n4812
.sym 45520 lm32_cpu.pc_f[7]
.sym 45521 $abc$42206$n4712_1
.sym 45522 lm32_cpu.pc_f[17]
.sym 45530 $abc$42206$n2075
.sym 45531 $abc$42206$n4813
.sym 45532 $abc$42206$n4185_1
.sym 45533 $abc$42206$n3252_1
.sym 45534 $abc$42206$n3247
.sym 45535 $abc$42206$n4142
.sym 45536 lm32_cpu.instruction_unit.instruction_d[15]
.sym 45537 $abc$42206$n4693
.sym 45538 lm32_cpu.pc_f[10]
.sym 45539 lm32_cpu.sign_extend_d
.sym 45540 lm32_cpu.branch_predict_d
.sym 45541 lm32_cpu.branch_target_d[7]
.sym 45544 lm32_cpu.instruction_unit.wb_data_f[12]
.sym 45550 lm32_cpu.logic_op_d[3]
.sym 45551 $abc$42206$n3248_1
.sym 45559 lm32_cpu.instruction_unit.pc_a[14]
.sym 45562 $abc$42206$n3252_1
.sym 45563 $abc$42206$n3247
.sym 45564 $abc$42206$n4813
.sym 45567 $abc$42206$n3252_1
.sym 45568 $abc$42206$n3247
.sym 45569 lm32_cpu.branch_predict_d
.sym 45573 lm32_cpu.branch_target_d[7]
.sym 45574 $abc$42206$n4142
.sym 45575 $abc$42206$n4693
.sym 45581 lm32_cpu.pc_f[10]
.sym 45585 lm32_cpu.sign_extend_d
.sym 45586 $abc$42206$n3248_1
.sym 45587 lm32_cpu.logic_op_d[3]
.sym 45588 $abc$42206$n3252_1
.sym 45594 lm32_cpu.instruction_unit.pc_a[14]
.sym 45597 $abc$42206$n4185_1
.sym 45598 lm32_cpu.instruction_unit.instruction_d[15]
.sym 45600 lm32_cpu.branch_predict_d
.sym 45606 lm32_cpu.instruction_unit.wb_data_f[12]
.sym 45607 $abc$42206$n2075
.sym 45608 sys_clk_$glb_clk
.sym 45609 lm32_cpu.rst_i_$glb_sr
.sym 45610 lm32_cpu.instruction_unit.pc_a[20]
.sym 45611 $abc$42206$n4889_1
.sym 45612 $abc$42206$n4869
.sym 45613 lm32_cpu.pc_m[14]
.sym 45614 lm32_cpu.load_store_unit.store_data_m[14]
.sym 45615 lm32_cpu.pc_m[10]
.sym 45616 $abc$42206$n4877_1
.sym 45617 $abc$42206$n4890_1
.sym 45619 lm32_cpu.instruction_unit.bus_error_f
.sym 45620 $abc$42206$n4923
.sym 45621 $abc$42206$n4812
.sym 45622 $abc$42206$n3198_1
.sym 45623 lm32_cpu.logic_op_d[3]
.sym 45624 $abc$42206$n2075
.sym 45625 $abc$42206$n4194_1
.sym 45626 shared_dat_r[19]
.sym 45627 lm32_cpu.instruction_unit.pc_a[14]
.sym 45628 spiflash_sr[15]
.sym 45629 $abc$42206$n5743_1
.sym 45631 shared_dat_r[23]
.sym 45632 $abc$42206$n4185_1
.sym 45633 $abc$42206$n4693
.sym 45634 lm32_cpu.pc_f[5]
.sym 45635 $abc$42206$n4907
.sym 45636 $abc$42206$n3224_1
.sym 45638 lm32_cpu.pc_f[3]
.sym 45639 lm32_cpu.pc_x[7]
.sym 45640 lm32_cpu.pc_f[5]
.sym 45641 lm32_cpu.pc_f[14]
.sym 45643 lm32_cpu.instruction_unit.pc_a[20]
.sym 45644 lm32_cpu.pc_f[11]
.sym 45645 lm32_cpu.pc_f[6]
.sym 45659 lm32_cpu.pc_f[7]
.sym 45661 lm32_cpu.pc_f[5]
.sym 45666 lm32_cpu.pc_f[1]
.sym 45667 lm32_cpu.pc_f[6]
.sym 45669 lm32_cpu.pc_f[0]
.sym 45671 lm32_cpu.pc_f[2]
.sym 45672 lm32_cpu.pc_f[4]
.sym 45680 lm32_cpu.pc_f[3]
.sym 45686 lm32_cpu.pc_f[0]
.sym 45689 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 45691 lm32_cpu.pc_f[1]
.sym 45695 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 45698 lm32_cpu.pc_f[2]
.sym 45699 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 45701 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 45703 lm32_cpu.pc_f[3]
.sym 45705 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 45707 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 45709 lm32_cpu.pc_f[4]
.sym 45711 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 45713 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 45716 lm32_cpu.pc_f[5]
.sym 45717 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 45719 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 45722 lm32_cpu.pc_f[6]
.sym 45723 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 45725 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 45728 lm32_cpu.pc_f[7]
.sym 45729 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 45733 lm32_cpu.pc_d[6]
.sym 45734 lm32_cpu.pc_f[29]
.sym 45735 lm32_cpu.pc_d[5]
.sym 45736 lm32_cpu.pc_f[23]
.sym 45737 lm32_cpu.pc_d[12]
.sym 45738 lm32_cpu.pc_f[17]
.sym 45739 lm32_cpu.pc_d[29]
.sym 45740 lm32_cpu.pc_f[21]
.sym 45741 shared_dat_r[21]
.sym 45742 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 45743 $abc$42206$n4160
.sym 45744 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 45745 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 45746 lm32_cpu.branch_target_d[10]
.sym 45748 $abc$42206$n4207_1
.sym 45749 $abc$42206$n4188_1
.sym 45750 lm32_cpu.pc_f[10]
.sym 45751 shared_dat_r[29]
.sym 45752 $abc$42206$n4712_1
.sym 45753 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 45755 $abc$42206$n4192_1
.sym 45756 $abc$42206$n4511
.sym 45757 csrbank3_rxempty_w
.sym 45758 $abc$42206$n4157
.sym 45759 storage[11][4]
.sym 45760 lm32_cpu.instruction_unit.instruction_d[5]
.sym 45761 $abc$42206$n4622_1
.sym 45762 $abc$42206$n4812
.sym 45763 $abc$42206$n4150
.sym 45764 lm32_cpu.pc_f[21]
.sym 45765 lm32_cpu.pc_x[14]
.sym 45766 $abc$42206$n4914
.sym 45767 $abc$42206$n3224_1
.sym 45768 $abc$42206$n4157
.sym 45769 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 45774 lm32_cpu.pc_f[10]
.sym 45782 lm32_cpu.pc_f[12]
.sym 45785 lm32_cpu.pc_f[9]
.sym 45786 lm32_cpu.pc_f[8]
.sym 45787 lm32_cpu.pc_f[13]
.sym 45798 lm32_cpu.pc_f[15]
.sym 45801 lm32_cpu.pc_f[14]
.sym 45804 lm32_cpu.pc_f[11]
.sym 45806 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 45808 lm32_cpu.pc_f[8]
.sym 45810 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 45812 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 45814 lm32_cpu.pc_f[9]
.sym 45816 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 45818 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 45821 lm32_cpu.pc_f[10]
.sym 45822 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 45824 $auto$alumacc.cc:474:replace_alu$4012.C[12]
.sym 45827 lm32_cpu.pc_f[11]
.sym 45828 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 45830 $auto$alumacc.cc:474:replace_alu$4012.C[13]
.sym 45832 lm32_cpu.pc_f[12]
.sym 45834 $auto$alumacc.cc:474:replace_alu$4012.C[12]
.sym 45836 $auto$alumacc.cc:474:replace_alu$4012.C[14]
.sym 45838 lm32_cpu.pc_f[13]
.sym 45840 $auto$alumacc.cc:474:replace_alu$4012.C[13]
.sym 45842 $auto$alumacc.cc:474:replace_alu$4012.C[15]
.sym 45845 lm32_cpu.pc_f[14]
.sym 45846 $auto$alumacc.cc:474:replace_alu$4012.C[14]
.sym 45848 $auto$alumacc.cc:474:replace_alu$4012.C[16]
.sym 45851 lm32_cpu.pc_f[15]
.sym 45852 $auto$alumacc.cc:474:replace_alu$4012.C[15]
.sym 45856 $abc$42206$n4907
.sym 45857 lm32_cpu.pc_x[16]
.sym 45858 lm32_cpu.pc_x[14]
.sym 45859 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 45860 lm32_cpu.pc_x[22]
.sym 45861 lm32_cpu.pc_x[29]
.sym 45862 $abc$42206$n4916
.sym 45863 lm32_cpu.branch_target_x[3]
.sym 45864 $abc$42206$n5719_1
.sym 45865 $abc$42206$n7053
.sym 45866 lm32_cpu.branch_target_x[12]
.sym 45867 $abc$42206$n3465_1
.sym 45868 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 45869 lm32_cpu.pc_d[29]
.sym 45870 lm32_cpu.pc_f[16]
.sym 45871 $abc$42206$n7037
.sym 45872 $abc$42206$n4812
.sym 45873 lm32_cpu.pc_x[2]
.sym 45874 lm32_cpu.pc_f[16]
.sym 45875 sram_bus_dat_w[5]
.sym 45876 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 45878 lm32_cpu.pc_f[12]
.sym 45879 spiflash_sr[0]
.sym 45880 $abc$42206$n4917
.sym 45881 lm32_cpu.pc_x[22]
.sym 45882 lm32_cpu.read_idx_0_d[1]
.sym 45883 $abc$42206$n4812
.sym 45884 lm32_cpu.pc_f[4]
.sym 45885 lm32_cpu.pc_f[9]
.sym 45887 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 45888 $abc$42206$n3228_1
.sym 45889 $abc$42206$n4149
.sym 45890 shared_dat_r[30]
.sym 45891 basesoc_bus_wishbone_dat_r[6]
.sym 45892 $auto$alumacc.cc:474:replace_alu$4012.C[16]
.sym 45900 lm32_cpu.pc_f[23]
.sym 45903 lm32_cpu.pc_f[18]
.sym 45904 lm32_cpu.pc_f[21]
.sym 45908 lm32_cpu.pc_f[16]
.sym 45910 lm32_cpu.pc_f[17]
.sym 45912 lm32_cpu.pc_f[19]
.sym 45922 lm32_cpu.pc_f[22]
.sym 45925 lm32_cpu.pc_f[20]
.sym 45929 $auto$alumacc.cc:474:replace_alu$4012.C[17]
.sym 45932 lm32_cpu.pc_f[16]
.sym 45933 $auto$alumacc.cc:474:replace_alu$4012.C[16]
.sym 45935 $auto$alumacc.cc:474:replace_alu$4012.C[18]
.sym 45937 lm32_cpu.pc_f[17]
.sym 45939 $auto$alumacc.cc:474:replace_alu$4012.C[17]
.sym 45941 $auto$alumacc.cc:474:replace_alu$4012.C[19]
.sym 45944 lm32_cpu.pc_f[18]
.sym 45945 $auto$alumacc.cc:474:replace_alu$4012.C[18]
.sym 45947 $auto$alumacc.cc:474:replace_alu$4012.C[20]
.sym 45949 lm32_cpu.pc_f[19]
.sym 45951 $auto$alumacc.cc:474:replace_alu$4012.C[19]
.sym 45953 $auto$alumacc.cc:474:replace_alu$4012.C[21]
.sym 45955 lm32_cpu.pc_f[20]
.sym 45957 $auto$alumacc.cc:474:replace_alu$4012.C[20]
.sym 45959 $auto$alumacc.cc:474:replace_alu$4012.C[22]
.sym 45962 lm32_cpu.pc_f[21]
.sym 45963 $auto$alumacc.cc:474:replace_alu$4012.C[21]
.sym 45965 $auto$alumacc.cc:474:replace_alu$4012.C[23]
.sym 45968 lm32_cpu.pc_f[22]
.sym 45969 $auto$alumacc.cc:474:replace_alu$4012.C[22]
.sym 45971 $auto$alumacc.cc:474:replace_alu$4012.C[24]
.sym 45974 lm32_cpu.pc_f[23]
.sym 45975 $auto$alumacc.cc:474:replace_alu$4012.C[23]
.sym 45979 $abc$42206$n5215
.sym 45980 lm32_cpu.pc_f[22]
.sym 45981 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 45982 $abc$42206$n4913
.sym 45983 $abc$42206$n3926
.sym 45984 lm32_cpu.pc_d[7]
.sym 45985 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 45986 lm32_cpu.pc_d[22]
.sym 45987 lm32_cpu.branch_target_d[3]
.sym 45988 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 45989 storage_1[13][0]
.sym 45991 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 45992 lm32_cpu.branch_target_d[20]
.sym 45993 lm32_cpu.instruction_unit.pc_a[21]
.sym 45994 $abc$42206$n4511
.sym 45995 $abc$42206$n2360
.sym 45996 $abc$42206$n4514
.sym 45997 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 45998 $abc$42206$n3283_1
.sym 45999 $abc$42206$n2075
.sym 46000 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 46001 $abc$42206$n4155
.sym 46002 lm32_cpu.eret_x
.sym 46003 lm32_cpu.x_result[3]
.sym 46004 lm32_cpu.branch_target_d[28]
.sym 46005 $abc$42206$n4693
.sym 46006 shared_dat_r[5]
.sym 46007 $abc$42206$n3927
.sym 46008 $abc$42206$n4682_1
.sym 46009 $abc$42206$n4712_1
.sym 46010 lm32_cpu.pc_f[17]
.sym 46011 lm32_cpu.size_x[1]
.sym 46012 lm32_cpu.pc_f[26]
.sym 46013 lm32_cpu.pc_f[7]
.sym 46014 sys_rst
.sym 46015 $auto$alumacc.cc:474:replace_alu$4012.C[24]
.sym 46028 lm32_cpu.branch_target_d[8]
.sym 46029 $abc$42206$n4693
.sym 46032 lm32_cpu.pc_f[28]
.sym 46036 lm32_cpu.pc_f[26]
.sym 46038 lm32_cpu.pc_f[24]
.sym 46040 $abc$42206$n4143
.sym 46042 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 46044 lm32_cpu.pc_f[25]
.sym 46046 lm32_cpu.pc_f[27]
.sym 46047 $abc$42206$n7037
.sym 46052 $auto$alumacc.cc:474:replace_alu$4012.C[25]
.sym 46055 lm32_cpu.pc_f[24]
.sym 46056 $auto$alumacc.cc:474:replace_alu$4012.C[24]
.sym 46058 $auto$alumacc.cc:474:replace_alu$4012.C[26]
.sym 46061 lm32_cpu.pc_f[25]
.sym 46062 $auto$alumacc.cc:474:replace_alu$4012.C[25]
.sym 46064 $auto$alumacc.cc:474:replace_alu$4012.C[27]
.sym 46067 lm32_cpu.pc_f[26]
.sym 46068 $auto$alumacc.cc:474:replace_alu$4012.C[26]
.sym 46070 $auto$alumacc.cc:474:replace_alu$4012.C[28]
.sym 46073 lm32_cpu.pc_f[27]
.sym 46074 $auto$alumacc.cc:474:replace_alu$4012.C[27]
.sym 46076 $nextpnr_ICESTORM_LC_42$I3
.sym 46078 lm32_cpu.pc_f[28]
.sym 46080 $auto$alumacc.cc:474:replace_alu$4012.C[28]
.sym 46086 $nextpnr_ICESTORM_LC_42$I3
.sym 46089 $abc$42206$n4693
.sym 46091 $abc$42206$n4143
.sym 46092 lm32_cpu.branch_target_d[8]
.sym 46098 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 46099 $abc$42206$n7037
.sym 46100 sys_clk_$glb_clk
.sym 46102 $abc$42206$n4931
.sym 46103 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 46104 $abc$42206$n4925
.sym 46105 $abc$42206$n4928
.sym 46106 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 46107 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 46108 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 46109 $abc$42206$n2308
.sym 46110 lm32_cpu.x_result[5]
.sym 46111 slave_sel_r[1]
.sym 46112 lm32_cpu.branch_target_d[11]
.sym 46113 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 46114 lm32_cpu.x_result[6]
.sym 46115 $abc$42206$n2075
.sym 46117 $abc$42206$n6822
.sym 46118 grant
.sym 46120 lm32_cpu.store_operand_x[3]
.sym 46121 storage_1[3][1]
.sym 46122 $abc$42206$n2075
.sym 46123 $abc$42206$n4693
.sym 46124 lm32_cpu.bypass_data_1[6]
.sym 46125 $abc$42206$n3431
.sym 46126 shared_dat_r[26]
.sym 46127 $abc$42206$n3700
.sym 46128 lm32_cpu.pc_f[5]
.sym 46129 lm32_cpu.pc_f[14]
.sym 46130 lm32_cpu.instruction_unit.instruction_d[5]
.sym 46131 lm32_cpu.pc_f[20]
.sym 46132 spiflash_bitbang_en_storage_full
.sym 46133 lm32_cpu.pc_f[27]
.sym 46134 lm32_cpu.instruction_unit.instruction_d[0]
.sym 46135 $abc$42206$n3224_1
.sym 46136 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 46137 $abc$42206$n3801_1
.sym 46146 lm32_cpu.branch_target_d[19]
.sym 46151 $abc$42206$n4159
.sym 46153 lm32_cpu.branch_target_d[18]
.sym 46155 $abc$42206$n3779_1
.sym 46157 $abc$42206$n3734_1
.sym 46159 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 46161 lm32_cpu.branch_target_d[10]
.sym 46162 $abc$42206$n6153_1
.sym 46163 lm32_cpu.branch_target_d[7]
.sym 46165 $abc$42206$n4693
.sym 46166 lm32_cpu.bypass_data_1[6]
.sym 46167 $abc$42206$n4153
.sym 46168 lm32_cpu.branch_predict_d
.sym 46169 $abc$42206$n4154
.sym 46171 lm32_cpu.branch_target_d[12]
.sym 46174 $abc$42206$n4812
.sym 46176 $abc$42206$n4812
.sym 46177 $abc$42206$n6153_1
.sym 46178 lm32_cpu.branch_target_d[7]
.sym 46182 lm32_cpu.branch_target_d[12]
.sym 46184 $abc$42206$n3734_1
.sym 46185 $abc$42206$n4812
.sym 46188 $abc$42206$n4693
.sym 46189 lm32_cpu.branch_target_d[19]
.sym 46191 $abc$42206$n4154
.sym 46194 lm32_cpu.bypass_data_1[6]
.sym 46201 lm32_cpu.branch_target_d[18]
.sym 46202 $abc$42206$n4693
.sym 46203 $abc$42206$n4153
.sym 46207 lm32_cpu.branch_predict_d
.sym 46212 $abc$42206$n4812
.sym 46213 $abc$42206$n3779_1
.sym 46214 lm32_cpu.branch_target_d[10]
.sym 46218 $abc$42206$n4159
.sym 46219 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 46221 $abc$42206$n4693
.sym 46222 $abc$42206$n2400_$glb_ce
.sym 46223 sys_clk_$glb_clk
.sym 46224 lm32_cpu.rst_i_$glb_sr
.sym 46225 lm32_cpu.instruction_unit.instruction_d[5]
.sym 46226 lm32_cpu.instruction_unit.instruction_d[8]
.sym 46227 lm32_cpu.instruction_unit.instruction_d[0]
.sym 46228 lm32_cpu.instruction_unit.pc_a[27]
.sym 46229 lm32_cpu.pc_f[26]
.sym 46230 lm32_cpu.instruction_unit.pc_a[28]
.sym 46231 $abc$42206$n4902
.sym 46232 $abc$42206$n4929
.sym 46233 lm32_cpu.branch_target_x[10]
.sym 46234 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 46236 lm32_cpu.load_store_unit.store_data_m[1]
.sym 46237 lm32_cpu.x_result[2]
.sym 46238 lm32_cpu.x_result[7]
.sym 46239 shared_dat_r[20]
.sym 46240 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 46241 $abc$42206$n2395
.sym 46242 lm32_cpu.instruction_unit.instruction_d[11]
.sym 46243 $abc$42206$n3779_1
.sym 46244 $abc$42206$n7010
.sym 46245 $abc$42206$n3945_1
.sym 46246 lm32_cpu.store_operand_x[6]
.sym 46247 lm32_cpu.size_x[1]
.sym 46248 $abc$42206$n4207_1
.sym 46249 $abc$42206$n4925
.sym 46250 $abc$42206$n4904
.sym 46251 spiflash_bitbang_en_storage_full
.sym 46252 lm32_cpu.instruction_unit.instruction_d[5]
.sym 46253 lm32_cpu.pc_d[26]
.sym 46254 csrbank3_rxempty_w
.sym 46255 $abc$42206$n3224_1
.sym 46256 lm32_cpu.pc_f[21]
.sym 46258 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 46259 spiflash_i
.sym 46260 lm32_cpu.instruction_unit.instruction_d[8]
.sym 46270 lm32_cpu.pc_f[25]
.sym 46273 $abc$42206$n4919
.sym 46275 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 46277 $abc$42206$n2075
.sym 46280 lm32_cpu.pc_f[17]
.sym 46282 $abc$42206$n4922
.sym 46283 $abc$42206$n4693
.sym 46285 lm32_cpu.instruction_unit.pc_a[27]
.sym 46286 lm32_cpu.pc_f[26]
.sym 46287 $abc$42206$n4923
.sym 46292 $abc$42206$n4920
.sym 46294 lm32_cpu.pc_f[28]
.sym 46295 $abc$42206$n3224_1
.sym 46296 $abc$42206$n4160
.sym 46300 $abc$42206$n4693
.sym 46301 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 46302 $abc$42206$n4160
.sym 46305 lm32_cpu.instruction_unit.pc_a[27]
.sym 46313 lm32_cpu.pc_f[25]
.sym 46317 lm32_cpu.pc_f[17]
.sym 46323 $abc$42206$n3224_1
.sym 46325 $abc$42206$n4922
.sym 46326 $abc$42206$n4923
.sym 46329 $abc$42206$n4920
.sym 46331 $abc$42206$n4919
.sym 46332 $abc$42206$n3224_1
.sym 46335 lm32_cpu.pc_f[26]
.sym 46341 lm32_cpu.pc_f[28]
.sym 46345 $abc$42206$n2075
.sym 46346 sys_clk_$glb_clk
.sym 46347 lm32_cpu.rst_i_$glb_sr
.sym 46348 $abc$42206$n3700
.sym 46349 lm32_cpu.branch_target_x[9]
.sym 46350 lm32_cpu.pc_x[12]
.sym 46351 $abc$42206$n3695
.sym 46352 lm32_cpu.branch_target_x[21]
.sym 46353 lm32_cpu.instruction_unit.pc_a[26]
.sym 46354 lm32_cpu.branch_target_x[20]
.sym 46355 lm32_cpu.branch_target_x[18]
.sym 46356 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46357 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 46359 $abc$42206$n4905
.sym 46360 sram_bus_dat_w[7]
.sym 46361 lm32_cpu.x_result[9]
.sym 46362 lm32_cpu.pc_x[20]
.sym 46363 shared_dat_r[28]
.sym 46364 lm32_cpu.interrupt_unit.im[9]
.sym 46365 lm32_cpu.pc_x[18]
.sym 46366 $abc$42206$n4440_1
.sym 46367 lm32_cpu.decoder.branch_offset[23]
.sym 46368 $abc$42206$n2110
.sym 46369 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 46370 lm32_cpu.pc_f[25]
.sym 46371 lm32_cpu.m_result_sel_compare_m
.sym 46372 $abc$42206$n6034_1
.sym 46373 $abc$42206$n6153_1
.sym 46374 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 46375 lm32_cpu.m_result_sel_compare_m
.sym 46376 $abc$42206$n4812
.sym 46377 $abc$42206$n4425
.sym 46378 basesoc_bus_wishbone_dat_r[6]
.sym 46379 $abc$42206$n3569
.sym 46380 $abc$42206$n3285_1
.sym 46381 $abc$42206$n3587
.sym 46382 shared_dat_r[30]
.sym 46383 lm32_cpu.load_store_unit.store_data_x[15]
.sym 46388 $PACKER_VCC_NET_$glb_clk
.sym 46390 $abc$42206$n4871_1
.sym 46392 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 46395 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 46396 $PACKER_VCC_NET_$glb_clk
.sym 46399 $abc$42206$n4872_1
.sym 46400 $abc$42206$n2308
.sym 46405 $abc$42206$n3224_1
.sym 46407 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 46410 $abc$42206$n4904
.sym 46416 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 46418 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 46420 $abc$42206$n4905
.sym 46424 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 46427 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 46429 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 46433 $nextpnr_ICESTORM_LC_1$I3
.sym 46436 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 46437 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 46443 $nextpnr_ICESTORM_LC_1$I3
.sym 46446 $abc$42206$n3224_1
.sym 46447 $abc$42206$n4871_1
.sym 46449 $abc$42206$n4872_1
.sym 46452 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 46453 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 46459 $PACKER_VCC_NET_$glb_clk
.sym 46460 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 46465 $abc$42206$n3224_1
.sym 46466 $abc$42206$n4904
.sym 46467 $abc$42206$n4905
.sym 46468 $abc$42206$n2308
.sym 46469 sys_clk_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 46472 $abc$42206$n5081_1
.sym 46473 $abc$42206$n4424
.sym 46474 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 46475 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 46476 $abc$42206$n4926
.sym 46477 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 46478 $abc$42206$n4932
.sym 46480 lm32_cpu.eba[8]
.sym 46481 lm32_cpu.operand_m[29]
.sym 46482 lm32_cpu.memop_pc_w[2]
.sym 46483 lm32_cpu.eba[8]
.sym 46486 lm32_cpu.branch_target_d[18]
.sym 46487 lm32_cpu.m_result_sel_compare_m
.sym 46488 lm32_cpu.branch_target_x[18]
.sym 46489 lm32_cpu.branch_target_d[20]
.sym 46490 lm32_cpu.pc_x[21]
.sym 46492 lm32_cpu.x_result[16]
.sym 46493 $abc$42206$n3729
.sym 46495 $abc$42206$n3229_1
.sym 46496 lm32_cpu.x_result[29]
.sym 46497 $abc$42206$n3435_1
.sym 46498 sys_rst
.sym 46499 $abc$42206$n3927
.sym 46500 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 46501 lm32_cpu.operand_m[5]
.sym 46502 lm32_cpu.pc_f[17]
.sym 46503 lm32_cpu.size_x[1]
.sym 46504 lm32_cpu.branch_target_d[28]
.sym 46505 $abc$42206$n3779_1
.sym 46506 $abc$42206$n4712_1
.sym 46512 $abc$42206$n4812
.sym 46517 lm32_cpu.size_x[1]
.sym 46518 lm32_cpu.pc_d[28]
.sym 46519 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 46520 lm32_cpu.store_operand_x[3]
.sym 46523 $abc$42206$n3435_1
.sym 46525 lm32_cpu.pc_d[26]
.sym 46527 lm32_cpu.operand_m[5]
.sym 46528 lm32_cpu.branch_target_d[27]
.sym 46531 $abc$42206$n3928
.sym 46532 $abc$42206$n6034_1
.sym 46534 lm32_cpu.pc_f[24]
.sym 46535 lm32_cpu.m_result_sel_compare_m
.sym 46536 $abc$42206$n3515_1
.sym 46540 $abc$42206$n3886_1
.sym 46541 lm32_cpu.pc_f[5]
.sym 46542 $abc$42206$n3460
.sym 46543 lm32_cpu.store_operand_x[11]
.sym 46546 $abc$42206$n3515_1
.sym 46547 $abc$42206$n4812
.sym 46548 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 46554 lm32_cpu.pc_d[28]
.sym 46557 lm32_cpu.branch_target_d[27]
.sym 46558 $abc$42206$n3460
.sym 46559 $abc$42206$n4812
.sym 46563 lm32_cpu.store_operand_x[3]
.sym 46564 lm32_cpu.store_operand_x[11]
.sym 46565 lm32_cpu.size_x[1]
.sym 46569 $abc$42206$n3435_1
.sym 46571 lm32_cpu.pc_f[5]
.sym 46572 $abc$42206$n3886_1
.sym 46576 $abc$42206$n3435_1
.sym 46577 $abc$42206$n3515_1
.sym 46578 lm32_cpu.pc_f[24]
.sym 46581 lm32_cpu.operand_m[5]
.sym 46582 $abc$42206$n3928
.sym 46583 $abc$42206$n6034_1
.sym 46584 lm32_cpu.m_result_sel_compare_m
.sym 46588 lm32_cpu.pc_d[26]
.sym 46591 $abc$42206$n2400_$glb_ce
.sym 46592 sys_clk_$glb_clk
.sym 46593 lm32_cpu.rst_i_$glb_sr
.sym 46594 lm32_cpu.eba[6]
.sym 46595 $abc$42206$n3659
.sym 46596 $abc$42206$n3574_1
.sym 46597 $abc$42206$n3569
.sym 46598 $abc$42206$n3628_1
.sym 46599 lm32_cpu.load_store_unit.store_data_x[15]
.sym 46600 $abc$42206$n3623
.sym 46601 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 46602 lm32_cpu.bypass_data_1[26]
.sym 46603 lm32_cpu.operand_m[23]
.sym 46605 lm32_cpu.operand_m[10]
.sym 46606 lm32_cpu.branch_target_x[24]
.sym 46607 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 46608 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 46609 lm32_cpu.instruction_unit.instruction_d[1]
.sym 46610 $abc$42206$n2396
.sym 46611 $abc$42206$n3526
.sym 46612 lm32_cpu.bypass_data_1[17]
.sym 46613 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 46614 $abc$42206$n2396
.sym 46615 $abc$42206$n5081_1
.sym 46616 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 46618 lm32_cpu.store_operand_x[4]
.sym 46619 lm32_cpu.pc_f[20]
.sym 46620 lm32_cpu.x_result[2]
.sym 46621 $abc$42206$n2396
.sym 46622 $abc$42206$n3664
.sym 46623 $abc$42206$n3664
.sym 46624 spiflash_bitbang_en_storage_full
.sym 46625 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 46626 lm32_cpu.pc_f[27]
.sym 46627 lm32_cpu.pc_f[5]
.sym 46628 lm32_cpu.x_result[12]
.sym 46629 lm32_cpu.pc_x[26]
.sym 46640 lm32_cpu.pc_x[25]
.sym 46644 lm32_cpu.x_result[7]
.sym 46646 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 46650 $abc$42206$n3496
.sym 46651 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 46652 lm32_cpu.bypass_data_1[7]
.sym 46654 $abc$42206$n3242_1
.sym 46655 $abc$42206$n4848
.sym 46656 lm32_cpu.bypass_data_1[22]
.sym 46657 $abc$42206$n3435_1
.sym 46658 lm32_cpu.pc_f[13]
.sym 46659 $abc$42206$n4407_1
.sym 46660 lm32_cpu.bypass_data_1[4]
.sym 46662 $abc$42206$n3551_1
.sym 46663 lm32_cpu.pc_f[22]
.sym 46664 $abc$42206$n3713
.sym 46665 $abc$42206$n4812
.sym 46669 lm32_cpu.bypass_data_1[7]
.sym 46674 $abc$42206$n3242_1
.sym 46676 $abc$42206$n4407_1
.sym 46677 lm32_cpu.x_result[7]
.sym 46683 lm32_cpu.bypass_data_1[22]
.sym 46686 lm32_cpu.pc_x[25]
.sym 46687 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 46689 $abc$42206$n4848
.sym 46692 lm32_cpu.bypass_data_1[4]
.sym 46699 $abc$42206$n3713
.sym 46700 lm32_cpu.pc_f[13]
.sym 46701 $abc$42206$n3435_1
.sym 46704 $abc$42206$n3496
.sym 46706 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 46707 $abc$42206$n4812
.sym 46710 lm32_cpu.pc_f[22]
.sym 46711 $abc$42206$n3551_1
.sym 46713 $abc$42206$n3435_1
.sym 46714 $abc$42206$n2400_$glb_ce
.sym 46715 sys_clk_$glb_clk
.sym 46716 lm32_cpu.rst_i_$glb_sr
.sym 46717 $abc$42206$n3664
.sym 46718 lm32_cpu.store_operand_x[15]
.sym 46719 lm32_cpu.branch_target_x[23]
.sym 46720 $abc$42206$n4917
.sym 46721 lm32_cpu.branch_target_x[28]
.sym 46722 lm32_cpu.bypass_data_1[2]
.sym 46723 lm32_cpu.branch_target_x[26]
.sym 46724 lm32_cpu.store_operand_x[20]
.sym 46725 lm32_cpu.store_operand_x[4]
.sym 46726 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 46727 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 46728 lm32_cpu.store_operand_x[4]
.sym 46729 lm32_cpu.instruction_unit.instruction_d[4]
.sym 46730 $abc$42206$n4040
.sym 46731 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 46732 lm32_cpu.x_result[24]
.sym 46733 lm32_cpu.bypass_data_1[7]
.sym 46734 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 46735 $abc$42206$n3654_1
.sym 46736 lm32_cpu.operand_m[23]
.sym 46738 lm32_cpu.x_result[20]
.sym 46740 lm32_cpu.operand_m[21]
.sym 46741 lm32_cpu.pc_m[21]
.sym 46742 $abc$42206$n3394
.sym 46743 lm32_cpu.pc_f[23]
.sym 46744 sram_bus_dat_w[5]
.sym 46745 $abc$42206$n4407_1
.sym 46746 csrbank3_rxempty_w
.sym 46747 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 46748 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 46749 csrbank3_txfull_w
.sym 46750 spiflash_i
.sym 46751 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 46752 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 46759 lm32_cpu.size_x[0]
.sym 46760 lm32_cpu.pc_x[8]
.sym 46761 $abc$42206$n3460
.sym 46762 lm32_cpu.store_operand_x[12]
.sym 46763 $abc$42206$n3237_1
.sym 46764 $abc$42206$n3461_1
.sym 46766 lm32_cpu.x_result[29]
.sym 46769 $abc$42206$n3435_1
.sym 46770 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 46771 $abc$42206$n3496
.sym 46772 lm32_cpu.pc_f[25]
.sym 46774 $abc$42206$n3465_1
.sym 46775 lm32_cpu.size_x[1]
.sym 46776 $abc$42206$n3641
.sym 46777 lm32_cpu.pc_f[17]
.sym 46778 lm32_cpu.store_operand_x[4]
.sym 46782 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 46783 $abc$42206$n4848
.sym 46784 lm32_cpu.pc_x[19]
.sym 46785 $abc$42206$n2396
.sym 46786 lm32_cpu.pc_f[27]
.sym 46789 lm32_cpu.store_operand_x[20]
.sym 46792 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 46793 $abc$42206$n4848
.sym 46794 lm32_cpu.pc_x[19]
.sym 46798 $abc$42206$n3435_1
.sym 46799 lm32_cpu.pc_f[17]
.sym 46800 $abc$42206$n3641
.sym 46803 lm32_cpu.store_operand_x[12]
.sym 46805 lm32_cpu.store_operand_x[4]
.sym 46806 lm32_cpu.size_x[1]
.sym 46809 lm32_cpu.x_result[29]
.sym 46810 $abc$42206$n3465_1
.sym 46811 $abc$42206$n3237_1
.sym 46812 $abc$42206$n3461_1
.sym 46815 lm32_cpu.store_operand_x[4]
.sym 46816 lm32_cpu.size_x[0]
.sym 46817 lm32_cpu.store_operand_x[20]
.sym 46818 lm32_cpu.size_x[1]
.sym 46821 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 46822 lm32_cpu.pc_x[8]
.sym 46824 $abc$42206$n4848
.sym 46828 $abc$42206$n3460
.sym 46829 $abc$42206$n3435_1
.sym 46830 lm32_cpu.pc_f[27]
.sym 46834 $abc$42206$n3496
.sym 46835 lm32_cpu.pc_f[25]
.sym 46836 $abc$42206$n3435_1
.sym 46837 $abc$42206$n2396
.sym 46838 sys_clk_$glb_clk
.sym 46839 lm32_cpu.rst_i_$glb_sr
.sym 46840 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 46841 lm32_cpu.bypass_data_1[20]
.sym 46842 $abc$42206$n3483_1
.sym 46843 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 46844 lm32_cpu.bypass_data_1[30]
.sym 46845 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 46846 $abc$42206$n4296_1
.sym 46847 $abc$42206$n3478
.sym 46848 $abc$42206$n6071_1
.sym 46850 csrbank3_rxempty_w
.sym 46851 $abc$42206$n4754_1
.sym 46852 lm32_cpu.x_result[19]
.sym 46854 lm32_cpu.x_result[10]
.sym 46855 $abc$42206$n4812
.sym 46856 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 46857 $abc$42206$n4315
.sym 46858 lm32_cpu.pc_x[23]
.sym 46859 $abc$42206$n3496
.sym 46860 lm32_cpu.pc_f[25]
.sym 46861 lm32_cpu.m_result_sel_compare_m
.sym 46862 lm32_cpu.branch_target_d[27]
.sym 46863 lm32_cpu.bypass_data_1[15]
.sym 46864 $abc$42206$n6034_1
.sym 46865 $abc$42206$n6153_1
.sym 46866 $abc$42206$n4917
.sym 46868 lm32_cpu.m_result_sel_compare_m
.sym 46869 $abc$42206$n4205_1
.sym 46870 basesoc_bus_wishbone_dat_r[6]
.sym 46871 $abc$42206$n3285_1
.sym 46872 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 46874 $abc$42206$n4448_1
.sym 46875 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 46882 $abc$42206$n6034_1
.sym 46883 lm32_cpu.m_result_sel_compare_m
.sym 46884 lm32_cpu.bypass_data_1[21]
.sym 46885 lm32_cpu.x_result[30]
.sym 46887 $abc$42206$n3435_1
.sym 46889 $abc$42206$n3237_1
.sym 46890 $abc$42206$n3441_1
.sym 46893 lm32_cpu.bypass_data_1[11]
.sym 46895 $abc$42206$n3605
.sym 46896 lm32_cpu.branch_target_d[19]
.sym 46897 $abc$42206$n3447_1
.sym 46898 lm32_cpu.pc_d[8]
.sym 46899 lm32_cpu.branch_target_d[11]
.sym 46900 $abc$42206$n4812
.sym 46904 $abc$42206$n3442
.sym 46907 lm32_cpu.pc_f[28]
.sym 46908 $abc$42206$n3756
.sym 46910 lm32_cpu.operand_m[30]
.sym 46914 lm32_cpu.operand_m[30]
.sym 46915 $abc$42206$n6034_1
.sym 46916 lm32_cpu.m_result_sel_compare_m
.sym 46920 $abc$42206$n3442
.sym 46921 $abc$42206$n3447_1
.sym 46922 $abc$42206$n3237_1
.sym 46923 lm32_cpu.x_result[30]
.sym 46929 lm32_cpu.pc_d[8]
.sym 46933 $abc$42206$n3435_1
.sym 46934 lm32_cpu.pc_f[28]
.sym 46935 $abc$42206$n3441_1
.sym 46938 $abc$42206$n3756
.sym 46940 lm32_cpu.branch_target_d[11]
.sym 46941 $abc$42206$n4812
.sym 46946 lm32_cpu.bypass_data_1[11]
.sym 46950 lm32_cpu.branch_target_d[19]
.sym 46951 $abc$42206$n4812
.sym 46953 $abc$42206$n3605
.sym 46958 lm32_cpu.bypass_data_1[21]
.sym 46960 $abc$42206$n2400_$glb_ce
.sym 46961 sys_clk_$glb_clk
.sym 46962 lm32_cpu.rst_i_$glb_sr
.sym 46963 lm32_cpu.bypass_data_1[25]
.sym 46964 lm32_cpu.operand_m[28]
.sym 46965 lm32_cpu.bypass_data_1[28]
.sym 46966 lm32_cpu.operand_m[25]
.sym 46967 lm32_cpu.load_store_unit.store_data_m[0]
.sym 46968 lm32_cpu.operand_m[30]
.sym 46969 $abc$42206$n5214
.sym 46970 $abc$42206$n4224
.sym 46971 lm32_cpu.branch_target_x[11]
.sym 46972 lm32_cpu.eba[1]
.sym 46973 $abc$42206$n3289_1
.sym 46975 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46976 lm32_cpu.x_result[28]
.sym 46977 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 46978 $abc$42206$n3479_1
.sym 46979 lm32_cpu.m_result_sel_compare_m
.sym 46980 lm32_cpu.x_result[15]
.sym 46981 $abc$42206$n4203_1
.sym 46982 $abc$42206$n4712_1
.sym 46984 lm32_cpu.eba[10]
.sym 46985 lm32_cpu.x_result[13]
.sym 46986 lm32_cpu.m_result_sel_compare_m
.sym 46987 $abc$42206$n3229_1
.sym 46988 lm32_cpu.pc_m[18]
.sym 46989 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46990 sys_rst
.sym 46991 $abc$42206$n3533_1
.sym 46992 lm32_cpu.x_result[1]
.sym 46993 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 46994 lm32_cpu.x_result[1]
.sym 46995 lm32_cpu.bypass_data_1[10]
.sym 46996 $abc$42206$n3779_1
.sym 46997 $abc$42206$n3435_1
.sym 46998 lm32_cpu.operand_m[31]
.sym 47006 $abc$42206$n2396
.sym 47009 lm32_cpu.pc_f[19]
.sym 47016 lm32_cpu.x_result[29]
.sym 47017 $abc$42206$n6145_1
.sym 47019 lm32_cpu.operand_m[29]
.sym 47022 lm32_cpu.x_result[10]
.sym 47023 $abc$42206$n3435_1
.sym 47024 $abc$42206$n6034_1
.sym 47026 $abc$42206$n3605
.sym 47027 lm32_cpu.pc_f[11]
.sym 47028 lm32_cpu.m_result_sel_compare_m
.sym 47031 lm32_cpu.store_operand_x[3]
.sym 47032 lm32_cpu.x_result[15]
.sym 47033 $abc$42206$n3756
.sym 47035 lm32_cpu.pc_f[8]
.sym 47037 lm32_cpu.x_result[10]
.sym 47044 lm32_cpu.store_operand_x[3]
.sym 47049 lm32_cpu.operand_m[29]
.sym 47050 lm32_cpu.m_result_sel_compare_m
.sym 47051 $abc$42206$n6034_1
.sym 47055 lm32_cpu.pc_f[19]
.sym 47057 $abc$42206$n3435_1
.sym 47058 $abc$42206$n3605
.sym 47062 lm32_cpu.x_result[15]
.sym 47068 lm32_cpu.pc_f[8]
.sym 47069 $abc$42206$n3435_1
.sym 47070 $abc$42206$n6145_1
.sym 47074 $abc$42206$n3435_1
.sym 47075 $abc$42206$n3756
.sym 47076 lm32_cpu.pc_f[11]
.sym 47081 lm32_cpu.x_result[29]
.sym 47083 $abc$42206$n2396
.sym 47084 sys_clk_$glb_clk
.sym 47085 lm32_cpu.rst_i_$glb_sr
.sym 47086 $abc$42206$n3533_1
.sym 47087 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 47088 $abc$42206$n4205_1
.sym 47089 lm32_cpu.bypass_data_1[1]
.sym 47090 $abc$42206$n3547_1
.sym 47091 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 47092 $abc$42206$n4251
.sym 47093 lm32_cpu.bypass_data_1[12]
.sym 47094 lm32_cpu.operand_m[15]
.sym 47096 $abc$42206$n5692
.sym 47097 lm32_cpu.operand_m[29]
.sym 47098 lm32_cpu.store_operand_x[1]
.sym 47099 $abc$42206$n4454
.sym 47100 $abc$42206$n4454
.sym 47101 lm32_cpu.operand_m[25]
.sym 47102 lm32_cpu.bypass_data_1[24]
.sym 47103 $abc$42206$n3435_1
.sym 47104 lm32_cpu.bypass_data_1[21]
.sym 47105 lm32_cpu.bypass_data_1[10]
.sym 47106 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 47107 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 47108 lm32_cpu.bypass_data_1[9]
.sym 47109 $abc$42206$n4222_1
.sym 47110 lm32_cpu.memop_pc_w[21]
.sym 47111 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 47113 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 47114 lm32_cpu.load_store_unit.store_data_m[0]
.sym 47116 lm32_cpu.x_result[12]
.sym 47117 lm32_cpu.x_result[0]
.sym 47120 spiflash_bitbang_en_storage_full
.sym 47127 lm32_cpu.pc_x[18]
.sym 47128 lm32_cpu.x_result[9]
.sym 47131 lm32_cpu.store_operand_x[1]
.sym 47134 lm32_cpu.x_result[12]
.sym 47135 lm32_cpu.operand_m[10]
.sym 47137 lm32_cpu.x_result[31]
.sym 47138 $abc$42206$n3780
.sym 47140 lm32_cpu.m_result_sel_compare_m
.sym 47141 $abc$42206$n3237_1
.sym 47142 lm32_cpu.x_result[10]
.sym 47153 lm32_cpu.x_result[13]
.sym 47154 $abc$42206$n2396
.sym 47155 lm32_cpu.pc_x[8]
.sym 47161 lm32_cpu.x_result[13]
.sym 47166 lm32_cpu.pc_x[8]
.sym 47172 $abc$42206$n3780
.sym 47173 $abc$42206$n3237_1
.sym 47175 lm32_cpu.x_result[12]
.sym 47178 lm32_cpu.x_result[31]
.sym 47184 lm32_cpu.store_operand_x[1]
.sym 47190 $abc$42206$n3237_1
.sym 47191 lm32_cpu.x_result[10]
.sym 47192 lm32_cpu.operand_m[10]
.sym 47193 lm32_cpu.m_result_sel_compare_m
.sym 47198 lm32_cpu.pc_x[18]
.sym 47204 lm32_cpu.x_result[9]
.sym 47206 $abc$42206$n2396
.sym 47207 sys_clk_$glb_clk
.sym 47208 lm32_cpu.rst_i_$glb_sr
.sym 47209 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 47210 $abc$42206$n6307_1
.sym 47211 lm32_cpu.bypass_data_1[0]
.sym 47213 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 47214 $abc$42206$n5210
.sym 47215 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 47216 $abc$42206$n5085_1
.sym 47217 $abc$42206$n3301_1
.sym 47222 $abc$42206$n6037_1
.sym 47223 $abc$42206$n4207_1
.sym 47225 $abc$42206$n6345_1
.sym 47226 lm32_cpu.operand_m[21]
.sym 47230 $abc$42206$n3534_1
.sym 47232 lm32_cpu.mc_arithmetic.state[0]
.sym 47233 $abc$42206$n4648_1
.sym 47234 csrbank3_rxempty_w
.sym 47235 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 47236 sram_bus_dat_w[5]
.sym 47237 csrbank3_txfull_w
.sym 47238 $abc$42206$n2075
.sym 47239 $abc$42206$n4601
.sym 47240 $abc$42206$n5085_1
.sym 47241 lm32_cpu.pc_m[21]
.sym 47242 spiflash_i
.sym 47243 $abc$42206$n5085_1
.sym 47244 $abc$42206$n3288_1
.sym 47250 lm32_cpu.pc_m[2]
.sym 47251 lm32_cpu.data_bus_error_exception_m
.sym 47254 $abc$42206$n3787_1
.sym 47255 $abc$42206$n6194
.sym 47256 lm32_cpu.m_result_sel_compare_m
.sym 47258 lm32_cpu.pc_m[18]
.sym 47259 lm32_cpu.data_bus_error_exception_m
.sym 47260 lm32_cpu.x_result[10]
.sym 47261 lm32_cpu.pc_m[6]
.sym 47264 $abc$42206$n6037_1
.sym 47265 $abc$42206$n3242_1
.sym 47266 lm32_cpu.memop_pc_w[6]
.sym 47268 $abc$42206$n7010
.sym 47270 lm32_cpu.memop_pc_w[18]
.sym 47271 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 47273 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47275 $abc$42206$n4367
.sym 47277 lm32_cpu.memop_pc_w[2]
.sym 47278 lm32_cpu.operand_m[10]
.sym 47281 $abc$42206$n6192
.sym 47283 lm32_cpu.memop_pc_w[18]
.sym 47284 lm32_cpu.pc_m[18]
.sym 47285 lm32_cpu.data_bus_error_exception_m
.sym 47291 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 47295 lm32_cpu.memop_pc_w[6]
.sym 47296 lm32_cpu.data_bus_error_exception_m
.sym 47297 lm32_cpu.pc_m[6]
.sym 47303 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47307 $abc$42206$n3242_1
.sym 47308 $abc$42206$n6194
.sym 47309 $abc$42206$n6192
.sym 47310 $abc$42206$n6037_1
.sym 47313 $abc$42206$n6037_1
.sym 47314 $abc$42206$n4367
.sym 47316 $abc$42206$n3787_1
.sym 47319 lm32_cpu.memop_pc_w[2]
.sym 47320 lm32_cpu.data_bus_error_exception_m
.sym 47321 lm32_cpu.pc_m[2]
.sym 47325 lm32_cpu.x_result[10]
.sym 47326 lm32_cpu.m_result_sel_compare_m
.sym 47327 lm32_cpu.operand_m[10]
.sym 47328 $abc$42206$n3242_1
.sym 47329 $abc$42206$n7010
.sym 47330 sys_clk_$glb_clk
.sym 47332 lm32_cpu.instruction_unit.instruction_d[8]
.sym 47333 storage[5][0]
.sym 47334 $abc$42206$n6218
.sym 47335 storage[5][7]
.sym 47336 storage[5][5]
.sym 47337 $abc$42206$n5402_1
.sym 47338 $abc$42206$n4648_1
.sym 47339 $abc$42206$n4676_1
.sym 47344 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47346 grant
.sym 47348 lm32_cpu.pc_f[11]
.sym 47350 sram_bus_dat_w[0]
.sym 47351 $abc$42206$n6284
.sym 47352 storage[9][3]
.sym 47353 $abc$42206$n6307_1
.sym 47354 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 47355 $abc$42206$n4464
.sym 47356 shared_dat_r[25]
.sym 47357 spiflash_bitbang_storage_full[1]
.sym 47358 $abc$42206$n62
.sym 47359 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47360 $abc$42206$n6202
.sym 47361 sram_bus_adr[3]
.sym 47362 $abc$42206$n4620_1
.sym 47363 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 47364 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 47365 $abc$42206$n4448_1
.sym 47366 basesoc_bus_wishbone_dat_r[6]
.sym 47367 lm32_cpu.operand_m[9]
.sym 47374 csrbank3_rxempty_w
.sym 47375 lm32_cpu.branch_target_d[11]
.sym 47376 storage_1[13][6]
.sym 47378 sram_bus_dat_w[1]
.sym 47379 lm32_cpu.data_bus_error_exception_m
.sym 47382 lm32_cpu.memop_pc_w[21]
.sym 47383 sram_bus_dat_w[2]
.sym 47384 $abc$42206$n4601
.sym 47386 storage_1[9][6]
.sym 47389 storage_1[8][6]
.sym 47390 sram_bus_dat_w[0]
.sym 47391 $abc$42206$n7422
.sym 47392 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47394 sram_bus_dat_w[7]
.sym 47395 storage_1[12][6]
.sym 47398 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47401 lm32_cpu.pc_m[21]
.sym 47403 $abc$42206$n6240_1
.sym 47409 sram_bus_dat_w[2]
.sym 47415 lm32_cpu.branch_target_d[11]
.sym 47419 sram_bus_dat_w[7]
.sym 47424 $abc$42206$n6240_1
.sym 47425 storage_1[8][6]
.sym 47426 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47427 storage_1[12][6]
.sym 47430 lm32_cpu.memop_pc_w[21]
.sym 47432 lm32_cpu.data_bus_error_exception_m
.sym 47433 lm32_cpu.pc_m[21]
.sym 47438 sram_bus_dat_w[0]
.sym 47442 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47443 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47444 storage_1[9][6]
.sym 47445 storage_1[13][6]
.sym 47448 csrbank3_rxempty_w
.sym 47449 $abc$42206$n4601
.sym 47450 sram_bus_dat_w[1]
.sym 47452 $abc$42206$n7422
.sym 47453 sys_clk_$glb_clk
.sym 47455 spiflash_clk1
.sym 47456 spiflash_clk
.sym 47457 basesoc_uart_tx_old_trigger
.sym 47458 $abc$42206$n6268_1
.sym 47459 spiflash_i
.sym 47460 $abc$42206$n3288_1
.sym 47461 interface3_bank_bus_dat_r[0]
.sym 47462 $abc$42206$n2250
.sym 47463 $abc$42206$n6276
.sym 47464 storage_1[13][0]
.sym 47467 lm32_cpu.store_operand_x[7]
.sym 47468 $abc$42206$n4648_1
.sym 47470 sram_bus_dat_w[7]
.sym 47471 sram_bus_dat_w[2]
.sym 47472 $abc$42206$n4676_1
.sym 47473 lm32_cpu.store_operand_x[3]
.sym 47474 $abc$42206$n3342_1
.sym 47475 lm32_cpu.data_bus_error_exception_m
.sym 47476 $abc$42206$n2092
.sym 47477 lm32_cpu.instruction_unit.instruction_d[14]
.sym 47478 sram_bus_dat_w[6]
.sym 47479 lm32_cpu.x_result[1]
.sym 47480 $abc$42206$n66
.sym 47481 storage[6][0]
.sym 47482 $abc$42206$n4628_1
.sym 47483 $abc$42206$n4548_1
.sym 47484 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47485 storage[13][2]
.sym 47486 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47488 $abc$42206$n4551
.sym 47489 sys_rst
.sym 47490 $abc$42206$n4620_1
.sym 47496 storage[9][2]
.sym 47497 $abc$42206$n4549
.sym 47498 $abc$42206$n4602_1
.sym 47500 $abc$42206$n3289_1
.sym 47502 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47503 storage[13][2]
.sym 47505 shared_dat_r[14]
.sym 47507 $abc$42206$n2079
.sym 47509 csrbank3_txfull_w
.sym 47510 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47511 sram_bus_adr[0]
.sym 47513 sram_bus_adr[2]
.sym 47514 $abc$42206$n3288_1
.sym 47516 shared_dat_r[25]
.sym 47517 csrbank3_rxempty_w
.sym 47521 shared_dat_r[7]
.sym 47524 sram_bus_we
.sym 47525 $abc$42206$n4552_1
.sym 47529 storage[9][2]
.sym 47530 storage[13][2]
.sym 47531 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47532 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47538 shared_dat_r[25]
.sym 47543 $abc$42206$n4552_1
.sym 47544 sram_bus_adr[2]
.sym 47547 sram_bus_we
.sym 47548 $abc$42206$n4602_1
.sym 47549 sram_bus_adr[2]
.sym 47550 $abc$42206$n3289_1
.sym 47553 shared_dat_r[7]
.sym 47560 $abc$42206$n3288_1
.sym 47562 $abc$42206$n4602_1
.sym 47567 shared_dat_r[14]
.sym 47571 $abc$42206$n4549
.sym 47572 sram_bus_adr[0]
.sym 47573 csrbank3_rxempty_w
.sym 47574 csrbank3_txfull_w
.sym 47575 $abc$42206$n2079
.sym 47576 sys_clk_$glb_clk
.sym 47577 lm32_cpu.rst_i_$glb_sr
.sym 47578 basesoc_bus_wishbone_dat_r[5]
.sym 47579 $abc$42206$n5435_1
.sym 47580 basesoc_uart_rx_fifo_syncfifo_we
.sym 47581 interface1_bank_bus_dat_r[0]
.sym 47582 $abc$42206$n5851_1
.sym 47583 interface0_bank_bus_dat_r[4]
.sym 47584 $abc$42206$n5401
.sym 47585 $abc$42206$n4543
.sym 47586 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 47587 lm32_cpu.mc_arithmetic.b[2]
.sym 47590 $abc$42206$n2145
.sym 47591 $abc$42206$n48
.sym 47592 $abc$42206$n4614_1
.sym 47593 csrbank2_reload2_w[1]
.sym 47594 $abc$42206$n4602_1
.sym 47595 sram_bus_dat_w[2]
.sym 47596 $abc$42206$n46
.sym 47597 $abc$42206$n2145
.sym 47598 storage_1[11][0]
.sym 47599 csrbank0_bus_errors2_w[5]
.sym 47602 sram_bus_dat_w[7]
.sym 47603 sys_rst
.sym 47604 $abc$42206$n5258_1
.sym 47605 $abc$42206$n2417
.sym 47606 lm32_cpu.memop_pc_w[21]
.sym 47607 $abc$42206$n4638_1
.sym 47608 $abc$42206$n4628_1
.sym 47609 $abc$42206$n4543
.sym 47610 $abc$42206$n3437_1
.sym 47611 csrbank0_bus_errors1_w[4]
.sym 47612 spiflash_bitbang_en_storage_full
.sym 47613 spiflash_bitbang_storage_full[0]
.sym 47619 $abc$42206$n5850_1
.sym 47620 $abc$42206$n4672_1
.sym 47621 $abc$42206$n3077
.sym 47623 spiflash_bitbang_storage_full[2]
.sym 47624 interface0_bank_bus_dat_r[6]
.sym 47627 $abc$42206$n5857_1
.sym 47630 interface4_bank_bus_dat_r[6]
.sym 47632 interface2_bank_bus_dat_r[6]
.sym 47637 $abc$42206$n5868_1
.sym 47638 $abc$42206$n3425
.sym 47639 $abc$42206$n5858_1
.sym 47640 sel_r
.sym 47641 $abc$42206$n3078
.sym 47642 interface3_bank_bus_dat_r[6]
.sym 47645 interface0_bank_bus_dat_r[2]
.sym 47646 interface1_bank_bus_dat_r[2]
.sym 47648 $abc$42206$n3289_1
.sym 47652 $abc$42206$n3077
.sym 47654 $abc$42206$n3078
.sym 47658 $abc$42206$n3425
.sym 47659 $abc$42206$n3077
.sym 47660 sel_r
.sym 47661 $abc$42206$n3078
.sym 47664 interface2_bank_bus_dat_r[6]
.sym 47665 interface3_bank_bus_dat_r[6]
.sym 47666 interface4_bank_bus_dat_r[6]
.sym 47667 interface0_bank_bus_dat_r[6]
.sym 47670 $abc$42206$n4672_1
.sym 47671 $abc$42206$n3289_1
.sym 47673 spiflash_bitbang_storage_full[2]
.sym 47676 $abc$42206$n3078
.sym 47677 sel_r
.sym 47678 $abc$42206$n3077
.sym 47679 $abc$42206$n3425
.sym 47682 $abc$42206$n3425
.sym 47683 $abc$42206$n5850_1
.sym 47684 sel_r
.sym 47685 $abc$42206$n5868_1
.sym 47688 interface1_bank_bus_dat_r[2]
.sym 47689 $abc$42206$n5857_1
.sym 47690 $abc$42206$n5858_1
.sym 47691 interface0_bank_bus_dat_r[2]
.sym 47694 $abc$42206$n3425
.sym 47695 $abc$42206$n3078
.sym 47696 sel_r
.sym 47697 $abc$42206$n3077
.sym 47699 sys_clk_$glb_clk
.sym 47700 sys_rst_$glb_sr
.sym 47701 $abc$42206$n5258_1
.sym 47702 $abc$42206$n4628_1
.sym 47703 $abc$42206$n4641
.sym 47704 spiflash_bitbang_en_storage_full
.sym 47705 $abc$42206$n4551
.sym 47706 $abc$42206$n4545
.sym 47707 $abc$42206$n5866_1
.sym 47708 $abc$42206$n2353
.sym 47709 $abc$42206$n6027
.sym 47711 $abc$42206$n5728
.sym 47713 $abc$42206$n5288
.sym 47714 interface3_bank_bus_dat_r[5]
.sym 47715 $abc$42206$n3077
.sym 47716 $abc$42206$n6299_1
.sym 47717 $abc$42206$n7010
.sym 47718 interface4_bank_bus_dat_r[6]
.sym 47719 storage_1[8][3]
.sym 47720 $abc$42206$n7422
.sym 47721 $abc$42206$n7615
.sym 47722 interface3_bank_bus_dat_r[2]
.sym 47723 csrbank0_scratch1_w[5]
.sym 47724 $abc$42206$n4672_1
.sym 47726 sram_bus_adr[4]
.sym 47727 $abc$42206$n4641
.sym 47728 interface3_bank_bus_dat_r[6]
.sym 47729 lm32_cpu.pc_m[21]
.sym 47730 $abc$42206$n2075
.sym 47731 $abc$42206$n5327_1
.sym 47732 sram_bus_adr[2]
.sym 47733 $abc$42206$n4648_1
.sym 47734 $abc$42206$n5258_1
.sym 47736 $abc$42206$n4628_1
.sym 47742 sram_bus_adr[4]
.sym 47743 sram_bus_adr[2]
.sym 47744 $abc$42206$n7615
.sym 47746 sram_bus_dat_w[0]
.sym 47750 sram_bus_we
.sym 47751 $abc$42206$n5852_1
.sym 47752 interface2_bank_bus_dat_r[2]
.sym 47753 $abc$42206$n4549
.sym 47755 $abc$42206$n3290_1
.sym 47757 $abc$42206$n4543
.sym 47758 $abc$42206$n3289_1
.sym 47760 lm32_cpu.operand_m[29]
.sym 47762 interface3_bank_bus_dat_r[2]
.sym 47763 sys_rst
.sym 47767 interface4_bank_bus_dat_r[2]
.sym 47768 sram_bus_adr[3]
.sym 47770 $abc$42206$n3289_1
.sym 47775 interface4_bank_bus_dat_r[2]
.sym 47777 interface3_bank_bus_dat_r[2]
.sym 47778 interface2_bank_bus_dat_r[2]
.sym 47784 sram_bus_dat_w[0]
.sym 47787 $abc$42206$n4549
.sym 47788 sram_bus_adr[2]
.sym 47790 sram_bus_adr[3]
.sym 47796 $abc$42206$n5852_1
.sym 47799 $abc$42206$n3290_1
.sym 47800 sram_bus_we
.sym 47801 $abc$42206$n4543
.sym 47802 sys_rst
.sym 47807 $abc$42206$n3289_1
.sym 47813 lm32_cpu.operand_m[29]
.sym 47817 sram_bus_adr[3]
.sym 47818 sram_bus_adr[4]
.sym 47819 sram_bus_adr[2]
.sym 47820 $abc$42206$n3289_1
.sym 47821 $abc$42206$n7615
.sym 47822 sys_clk_$glb_clk
.sym 47824 csrbank2_load2_w[1]
.sym 47825 csrbank2_load2_w[7]
.sym 47826 $abc$42206$n4638_1
.sym 47827 $abc$42206$n4637
.sym 47828 $abc$42206$n4646_1
.sym 47829 csrbank2_value2_w[1]
.sym 47830 $abc$42206$n5316_1
.sym 47831 $abc$42206$n4641
.sym 47832 $abc$42206$n2145
.sym 47833 $abc$42206$n5423_1
.sym 47836 sram_bus_dat_w[0]
.sym 47837 $abc$42206$n4644_1
.sym 47838 $abc$42206$n2337
.sym 47839 $abc$42206$n7019
.sym 47840 $abc$42206$n7615
.sym 47841 $abc$42206$n7016
.sym 47842 $abc$42206$n6341_1
.sym 47843 sram_bus_dat_w[2]
.sym 47844 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47845 sram_bus_adr[2]
.sym 47846 storage[2][7]
.sym 47847 storage[12][4]
.sym 47848 $abc$42206$n4641
.sym 47849 $abc$42206$n4646_1
.sym 47850 $abc$42206$n4672_1
.sym 47851 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47852 $abc$42206$n4551
.sym 47853 $abc$42206$n5316_1
.sym 47854 $abc$42206$n2353
.sym 47855 basesoc_timer0_zero_trigger
.sym 47856 $abc$42206$n4640_1
.sym 47857 sram_bus_adr[3]
.sym 47858 $abc$42206$n2353
.sym 47859 $abc$42206$n5134
.sym 47867 $abc$42206$n2408
.sym 47872 lm32_cpu.pc_m[23]
.sym 47873 sys_rst
.sym 47874 $abc$42206$n4628_1
.sym 47875 lm32_cpu.pc_m[6]
.sym 47885 $abc$42206$n4646_1
.sym 47888 lm32_cpu.pc_m[18]
.sym 47889 lm32_cpu.pc_m[21]
.sym 47893 lm32_cpu.pc_m[5]
.sym 47894 lm32_cpu.pc_m[2]
.sym 47895 $abc$42206$n2174
.sym 47898 lm32_cpu.pc_m[2]
.sym 47904 lm32_cpu.pc_m[5]
.sym 47911 lm32_cpu.pc_m[21]
.sym 47916 $abc$42206$n2174
.sym 47922 $abc$42206$n4646_1
.sym 47924 $abc$42206$n4628_1
.sym 47925 sys_rst
.sym 47928 lm32_cpu.pc_m[6]
.sym 47935 lm32_cpu.pc_m[23]
.sym 47940 lm32_cpu.pc_m[18]
.sym 47944 $abc$42206$n2408
.sym 47945 sys_clk_$glb_clk
.sym 47946 lm32_cpu.rst_i_$glb_sr
.sym 47947 $abc$42206$n6247
.sym 47948 $abc$42206$n6359_1
.sym 47949 $abc$42206$n4640_1
.sym 47950 $abc$42206$n5321_1
.sym 47951 $abc$42206$n5315_1
.sym 47952 csrbank4_tuning_word0_w[7]
.sym 47953 csrbank4_tuning_word0_w[0]
.sym 47954 $abc$42206$n5330_1
.sym 47955 $abc$42206$n3321_1
.sym 47960 sram_bus_dat_w[7]
.sym 47961 $abc$42206$n6367_1
.sym 47962 $abc$42206$n5327_1
.sym 47963 $abc$42206$n2329
.sym 47964 $abc$42206$n4641
.sym 47965 sram_bus_we
.sym 47966 sram_bus_dat_w[6]
.sym 47968 sram_bus_dat_w[2]
.sym 47970 $abc$42206$n4638_1
.sym 47971 csrbank2_value1_w[1]
.sym 47972 $abc$42206$n5315_1
.sym 47973 $abc$42206$n4637
.sym 47974 $abc$42206$n2174
.sym 47975 csrbank2_load0_w[0]
.sym 47977 basesoc_timer0_value[1]
.sym 47979 $abc$42206$n5719
.sym 47980 $abc$42206$n4548_1
.sym 47981 basesoc_timer0_value[9]
.sym 47982 basesoc_timer0_value[1]
.sym 47988 csrbank2_load2_w[1]
.sym 47990 $abc$42206$n7418
.sym 47991 $abc$42206$n4548_1
.sym 47992 storage[7][5]
.sym 47993 csrbank2_value2_w[1]
.sym 47994 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47995 $abc$42206$n5313
.sym 47996 $abc$42206$n4643
.sym 47998 csrbank2_reload2_w[0]
.sym 47999 sram_bus_dat_w[5]
.sym 48000 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 48004 $abc$42206$n6250_1
.sym 48005 $abc$42206$n4648_1
.sym 48006 $abc$42206$n4640_1
.sym 48007 $abc$42206$n5326_1
.sym 48008 csrbank2_load1_w[1]
.sym 48009 $abc$42206$n5731
.sym 48010 sram_bus_adr[4]
.sym 48012 $abc$42206$n4551
.sym 48013 $abc$42206$n6359_1
.sym 48014 csrbank2_en0_w
.sym 48015 basesoc_timer0_zero_trigger
.sym 48016 storage[3][5]
.sym 48017 sram_bus_adr[3]
.sym 48018 $abc$42206$n5312
.sym 48019 csrbank2_reload1_w[0]
.sym 48021 csrbank2_load2_w[1]
.sym 48022 $abc$42206$n4551
.sym 48023 csrbank2_load1_w[1]
.sym 48024 $abc$42206$n4548_1
.sym 48027 $abc$42206$n5326_1
.sym 48028 sram_bus_adr[4]
.sym 48029 csrbank2_value2_w[1]
.sym 48030 $abc$42206$n6250_1
.sym 48033 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 48034 storage[3][5]
.sym 48035 storage[7][5]
.sym 48036 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 48039 csrbank2_reload2_w[0]
.sym 48041 $abc$42206$n5731
.sym 48042 basesoc_timer0_zero_trigger
.sym 48047 sram_bus_dat_w[5]
.sym 48051 $abc$42206$n5313
.sym 48052 sram_bus_adr[3]
.sym 48053 $abc$42206$n5312
.sym 48054 $abc$42206$n6359_1
.sym 48057 csrbank2_reload1_w[0]
.sym 48058 $abc$42206$n4643
.sym 48059 $abc$42206$n4640_1
.sym 48060 csrbank2_reload2_w[0]
.sym 48063 $abc$42206$n4648_1
.sym 48065 csrbank2_en0_w
.sym 48066 sram_bus_adr[4]
.sym 48067 $abc$42206$n7418
.sym 48068 sys_clk_$glb_clk
.sym 48070 csrbank2_value0_w[1]
.sym 48071 $abc$42206$n5329_1
.sym 48072 $abc$42206$n5377
.sym 48073 $abc$42206$n5379
.sym 48074 csrbank2_value0_w[6]
.sym 48075 csrbank2_value2_w[1]
.sym 48076 csrbank2_value1_w[1]
.sym 48077 $abc$42206$n5112_1
.sym 48082 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 48083 csrbank4_tuning_word0_w[0]
.sym 48084 $abc$42206$n42
.sym 48085 sram_bus_dat_w[5]
.sym 48086 $abc$42206$n2336
.sym 48088 storage[7][5]
.sym 48089 csrbank2_reload2_w[1]
.sym 48090 csrbank2_load3_w[1]
.sym 48091 sram_bus_dat_w[2]
.sym 48092 csrbank2_reload3_w[6]
.sym 48093 $abc$42206$n7418
.sym 48094 $abc$42206$n4640_1
.sym 48096 $abc$42206$n5321_1
.sym 48097 $abc$42206$n2417
.sym 48098 $abc$42206$n5315_1
.sym 48099 sram_bus_dat_w[7]
.sym 48100 $abc$42206$n5740
.sym 48102 $abc$42206$n5743
.sym 48103 $abc$42206$n5713
.sym 48105 spiflash_bitbang_storage_full[0]
.sym 48110 $PACKER_VCC_NET_$glb_clk
.sym 48113 basesoc_timer0_value[3]
.sym 48116 basesoc_timer0_value[0]
.sym 48117 basesoc_timer0_value[5]
.sym 48118 $PACKER_VCC_NET_$glb_clk
.sym 48124 basesoc_timer0_value[6]
.sym 48136 basesoc_timer0_value[7]
.sym 48138 basesoc_timer0_value[2]
.sym 48140 basesoc_timer0_value[4]
.sym 48142 basesoc_timer0_value[1]
.sym 48145 basesoc_timer0_value[0]
.sym 48149 $auto$alumacc.cc:474:replace_alu$3982.C[2]
.sym 48151 basesoc_timer0_value[1]
.sym 48152 $PACKER_VCC_NET_$glb_clk
.sym 48155 $auto$alumacc.cc:474:replace_alu$3982.C[3]
.sym 48157 $PACKER_VCC_NET_$glb_clk
.sym 48158 basesoc_timer0_value[2]
.sym 48159 $auto$alumacc.cc:474:replace_alu$3982.C[2]
.sym 48161 $auto$alumacc.cc:474:replace_alu$3982.C[4]
.sym 48163 basesoc_timer0_value[3]
.sym 48164 $PACKER_VCC_NET_$glb_clk
.sym 48165 $auto$alumacc.cc:474:replace_alu$3982.C[3]
.sym 48167 $auto$alumacc.cc:474:replace_alu$3982.C[5]
.sym 48169 $PACKER_VCC_NET_$glb_clk
.sym 48170 basesoc_timer0_value[4]
.sym 48171 $auto$alumacc.cc:474:replace_alu$3982.C[4]
.sym 48173 $auto$alumacc.cc:474:replace_alu$3982.C[6]
.sym 48175 basesoc_timer0_value[5]
.sym 48176 $PACKER_VCC_NET_$glb_clk
.sym 48177 $auto$alumacc.cc:474:replace_alu$3982.C[5]
.sym 48179 $auto$alumacc.cc:474:replace_alu$3982.C[7]
.sym 48181 $PACKER_VCC_NET_$glb_clk
.sym 48182 basesoc_timer0_value[6]
.sym 48183 $auto$alumacc.cc:474:replace_alu$3982.C[6]
.sym 48185 $auto$alumacc.cc:474:replace_alu$3982.C[8]
.sym 48187 basesoc_timer0_value[7]
.sym 48188 $PACKER_VCC_NET_$glb_clk
.sym 48189 $auto$alumacc.cc:474:replace_alu$3982.C[7]
.sym 48193 $abc$42206$n5378_1
.sym 48194 csrbank2_value0_w[5]
.sym 48195 csrbank2_value1_w[6]
.sym 48196 $abc$42206$n4660_1
.sym 48197 $abc$42206$n5144_1
.sym 48198 $abc$42206$n4658_1
.sym 48199 csrbank2_value1_w[4]
.sym 48200 $abc$42206$n4661
.sym 48202 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 48205 $abc$42206$n4613
.sym 48206 $abc$42206$n7019
.sym 48208 $abc$42206$n2092
.sym 48209 basesoc_timer0_value[3]
.sym 48211 sram_bus_dat_w[7]
.sym 48212 basesoc_timer0_value[0]
.sym 48215 sram_bus_dat_w[0]
.sym 48216 csrbank2_load3_w[5]
.sym 48217 csrbank2_value2_w[6]
.sym 48218 $abc$42206$n5689
.sym 48219 $abc$42206$n6265_1
.sym 48220 $abc$42206$n5752
.sym 48221 basesoc_timer0_value[23]
.sym 48222 $abc$42206$n2075
.sym 48223 $abc$42206$n5326_1
.sym 48224 $abc$42206$n5321_1
.sym 48225 basesoc_timer0_value[13]
.sym 48226 $abc$42206$n5315_1
.sym 48227 $abc$42206$n4632_1
.sym 48228 $abc$42206$n5327_1
.sym 48229 $auto$alumacc.cc:474:replace_alu$3982.C[8]
.sym 48231 $PACKER_VCC_NET_$glb_clk
.sym 48236 basesoc_timer0_value[13]
.sym 48238 basesoc_timer0_value[14]
.sym 48239 $PACKER_VCC_NET_$glb_clk
.sym 48240 basesoc_timer0_value[9]
.sym 48245 basesoc_timer0_value[15]
.sym 48247 basesoc_timer0_value[8]
.sym 48250 basesoc_timer0_value[12]
.sym 48252 basesoc_timer0_value[10]
.sym 48254 basesoc_timer0_value[11]
.sym 48266 $auto$alumacc.cc:474:replace_alu$3982.C[9]
.sym 48268 $PACKER_VCC_NET_$glb_clk
.sym 48269 basesoc_timer0_value[8]
.sym 48270 $auto$alumacc.cc:474:replace_alu$3982.C[8]
.sym 48272 $auto$alumacc.cc:474:replace_alu$3982.C[10]
.sym 48274 basesoc_timer0_value[9]
.sym 48275 $PACKER_VCC_NET_$glb_clk
.sym 48276 $auto$alumacc.cc:474:replace_alu$3982.C[9]
.sym 48278 $auto$alumacc.cc:474:replace_alu$3982.C[11]
.sym 48280 $PACKER_VCC_NET_$glb_clk
.sym 48281 basesoc_timer0_value[10]
.sym 48282 $auto$alumacc.cc:474:replace_alu$3982.C[10]
.sym 48284 $auto$alumacc.cc:474:replace_alu$3982.C[12]
.sym 48286 basesoc_timer0_value[11]
.sym 48287 $PACKER_VCC_NET_$glb_clk
.sym 48288 $auto$alumacc.cc:474:replace_alu$3982.C[11]
.sym 48290 $auto$alumacc.cc:474:replace_alu$3982.C[13]
.sym 48292 $PACKER_VCC_NET_$glb_clk
.sym 48293 basesoc_timer0_value[12]
.sym 48294 $auto$alumacc.cc:474:replace_alu$3982.C[12]
.sym 48296 $auto$alumacc.cc:474:replace_alu$3982.C[14]
.sym 48298 basesoc_timer0_value[13]
.sym 48299 $PACKER_VCC_NET_$glb_clk
.sym 48300 $auto$alumacc.cc:474:replace_alu$3982.C[13]
.sym 48302 $auto$alumacc.cc:474:replace_alu$3982.C[15]
.sym 48304 $PACKER_VCC_NET_$glb_clk
.sym 48305 basesoc_timer0_value[14]
.sym 48306 $auto$alumacc.cc:474:replace_alu$3982.C[14]
.sym 48308 $auto$alumacc.cc:474:replace_alu$3982.C[16]
.sym 48310 basesoc_timer0_value[15]
.sym 48311 $PACKER_VCC_NET_$glb_clk
.sym 48312 $auto$alumacc.cc:474:replace_alu$3982.C[15]
.sym 48316 $abc$42206$n5369
.sym 48317 csrbank2_value0_w[4]
.sym 48318 $abc$42206$n5368
.sym 48319 csrbank2_value2_w[5]
.sym 48320 $abc$42206$n4654_1
.sym 48321 $abc$42206$n5146
.sym 48322 csrbank2_value2_w[6]
.sym 48323 csrbank2_value2_w[4]
.sym 48329 csrbank2_reload2_w[5]
.sym 48331 basesoc_timer0_value[15]
.sym 48332 $abc$42206$n7613
.sym 48333 sram_bus_dat_w[5]
.sym 48334 csrbank2_reload3_w[5]
.sym 48335 $abc$42206$n4551
.sym 48336 sys_rst
.sym 48337 basesoc_timer0_value[3]
.sym 48338 basesoc_timer0_value[0]
.sym 48339 $abc$42206$n5326_1
.sym 48340 csrbank2_value1_w[6]
.sym 48341 $abc$42206$n4654_1
.sym 48344 $abc$42206$n4551
.sym 48345 $abc$42206$n5331_1
.sym 48346 $abc$42206$n4658_1
.sym 48348 $abc$42206$n4640_1
.sym 48349 $abc$42206$n4646_1
.sym 48350 $abc$42206$n2353
.sym 48351 basesoc_timer0_zero_trigger
.sym 48352 $auto$alumacc.cc:474:replace_alu$3982.C[16]
.sym 48355 $PACKER_VCC_NET_$glb_clk
.sym 48360 basesoc_timer0_value[17]
.sym 48362 basesoc_timer0_value[19]
.sym 48363 $PACKER_VCC_NET_$glb_clk
.sym 48364 basesoc_timer0_value[16]
.sym 48365 basesoc_timer0_value[18]
.sym 48369 basesoc_timer0_value[21]
.sym 48371 basesoc_timer0_value[20]
.sym 48380 basesoc_timer0_value[22]
.sym 48381 basesoc_timer0_value[23]
.sym 48389 $auto$alumacc.cc:474:replace_alu$3982.C[17]
.sym 48391 basesoc_timer0_value[16]
.sym 48392 $PACKER_VCC_NET_$glb_clk
.sym 48393 $auto$alumacc.cc:474:replace_alu$3982.C[16]
.sym 48395 $auto$alumacc.cc:474:replace_alu$3982.C[18]
.sym 48397 $PACKER_VCC_NET_$glb_clk
.sym 48398 basesoc_timer0_value[17]
.sym 48399 $auto$alumacc.cc:474:replace_alu$3982.C[17]
.sym 48401 $auto$alumacc.cc:474:replace_alu$3982.C[19]
.sym 48403 basesoc_timer0_value[18]
.sym 48404 $PACKER_VCC_NET_$glb_clk
.sym 48405 $auto$alumacc.cc:474:replace_alu$3982.C[18]
.sym 48407 $auto$alumacc.cc:474:replace_alu$3982.C[20]
.sym 48409 $PACKER_VCC_NET_$glb_clk
.sym 48410 basesoc_timer0_value[19]
.sym 48411 $auto$alumacc.cc:474:replace_alu$3982.C[19]
.sym 48413 $auto$alumacc.cc:474:replace_alu$3982.C[21]
.sym 48415 basesoc_timer0_value[20]
.sym 48416 $PACKER_VCC_NET_$glb_clk
.sym 48417 $auto$alumacc.cc:474:replace_alu$3982.C[20]
.sym 48419 $auto$alumacc.cc:474:replace_alu$3982.C[22]
.sym 48421 $PACKER_VCC_NET_$glb_clk
.sym 48422 basesoc_timer0_value[21]
.sym 48423 $auto$alumacc.cc:474:replace_alu$3982.C[21]
.sym 48425 $auto$alumacc.cc:474:replace_alu$3982.C[23]
.sym 48427 basesoc_timer0_value[22]
.sym 48428 $PACKER_VCC_NET_$glb_clk
.sym 48429 $auto$alumacc.cc:474:replace_alu$3982.C[22]
.sym 48431 $auto$alumacc.cc:474:replace_alu$3982.C[24]
.sym 48433 $PACKER_VCC_NET_$glb_clk
.sym 48434 basesoc_timer0_value[23]
.sym 48435 $auto$alumacc.cc:474:replace_alu$3982.C[23]
.sym 48439 csrbank2_value3_w[0]
.sym 48440 $abc$42206$n5351
.sym 48441 csrbank2_value3_w[5]
.sym 48442 csrbank2_value0_w[2]
.sym 48443 csrbank2_value0_w[3]
.sym 48444 $abc$42206$n5106_1
.sym 48445 $abc$42206$n6266_1
.sym 48446 csrbank2_value3_w[7]
.sym 48453 basesoc_timer0_value[21]
.sym 48455 basesoc_timer0_value[18]
.sym 48456 $abc$42206$n2371
.sym 48458 csrbank2_reload1_w[0]
.sym 48459 $abc$42206$n5327_1
.sym 48460 $abc$42206$n2333
.sym 48461 basesoc_timer0_value[7]
.sym 48463 spiflash_clk
.sym 48464 $abc$42206$n5315_1
.sym 48466 basesoc_timer0_value[1]
.sym 48467 $abc$42206$n4682_1
.sym 48468 $abc$42206$n5337_1
.sym 48469 sram_bus_dat_w[1]
.sym 48470 csrbank2_reload2_w[6]
.sym 48472 basesoc_timer0_value[9]
.sym 48473 $abc$42206$n4637
.sym 48475 $auto$alumacc.cc:474:replace_alu$3982.C[24]
.sym 48478 $PACKER_VCC_NET_$glb_clk
.sym 48485 basesoc_timer0_value[30]
.sym 48486 $PACKER_VCC_NET_$glb_clk
.sym 48488 basesoc_timer0_value[24]
.sym 48490 basesoc_timer0_value[25]
.sym 48494 basesoc_timer0_value[29]
.sym 48499 basesoc_timer0_value[26]
.sym 48501 basesoc_timer0_value[28]
.sym 48510 basesoc_timer0_value[27]
.sym 48512 $auto$alumacc.cc:474:replace_alu$3982.C[25]
.sym 48514 basesoc_timer0_value[24]
.sym 48515 $PACKER_VCC_NET_$glb_clk
.sym 48516 $auto$alumacc.cc:474:replace_alu$3982.C[24]
.sym 48518 $auto$alumacc.cc:474:replace_alu$3982.C[26]
.sym 48520 $PACKER_VCC_NET_$glb_clk
.sym 48521 basesoc_timer0_value[25]
.sym 48522 $auto$alumacc.cc:474:replace_alu$3982.C[25]
.sym 48524 $auto$alumacc.cc:474:replace_alu$3982.C[27]
.sym 48526 basesoc_timer0_value[26]
.sym 48527 $PACKER_VCC_NET_$glb_clk
.sym 48528 $auto$alumacc.cc:474:replace_alu$3982.C[26]
.sym 48530 $auto$alumacc.cc:474:replace_alu$3982.C[28]
.sym 48532 $PACKER_VCC_NET_$glb_clk
.sym 48533 basesoc_timer0_value[27]
.sym 48534 $auto$alumacc.cc:474:replace_alu$3982.C[27]
.sym 48536 $auto$alumacc.cc:474:replace_alu$3982.C[29]
.sym 48538 basesoc_timer0_value[28]
.sym 48539 $PACKER_VCC_NET_$glb_clk
.sym 48540 $auto$alumacc.cc:474:replace_alu$3982.C[28]
.sym 48542 $auto$alumacc.cc:474:replace_alu$3982.C[30]
.sym 48544 $PACKER_VCC_NET_$glb_clk
.sym 48545 basesoc_timer0_value[29]
.sym 48546 $auto$alumacc.cc:474:replace_alu$3982.C[29]
.sym 48548 $nextpnr_ICESTORM_LC_23$I3
.sym 48550 basesoc_timer0_value[30]
.sym 48551 $PACKER_VCC_NET_$glb_clk
.sym 48552 $auto$alumacc.cc:474:replace_alu$3982.C[30]
.sym 48558 $nextpnr_ICESTORM_LC_23$I3
.sym 48562 csrbank2_load0_w[2]
.sym 48563 csrbank2_load0_w[3]
.sym 48564 $abc$42206$n5331_1
.sym 48565 $abc$42206$n5158
.sym 48566 $abc$42206$n5394
.sym 48567 basesoc_timer0_zero_trigger
.sym 48568 csrbank2_load0_w[5]
.sym 48569 csrbank2_load0_w[4]
.sym 48574 $abc$42206$n5353
.sym 48576 $abc$42206$n5770
.sym 48577 csrbank2_load2_w[3]
.sym 48578 basesoc_timer0_value[3]
.sym 48579 $abc$42206$n5388
.sym 48580 csrbank2_reload0_w[2]
.sym 48581 csrbank2_load2_w[2]
.sym 48583 $abc$42206$n2333
.sym 48584 sram_bus_adr[0]
.sym 48585 basesoc_timer0_value[31]
.sym 48586 $abc$42206$n4551
.sym 48589 $abc$42206$n2417
.sym 48605 basesoc_timer0_value[29]
.sym 48606 basesoc_timer0_value[26]
.sym 48607 $abc$42206$n4657
.sym 48608 basesoc_timer0_value[28]
.sym 48609 $abc$42206$n5326_1
.sym 48610 basesoc_timer0_zero_trigger
.sym 48611 $abc$42206$n4654_1
.sym 48612 csrbank2_value3_w[2]
.sym 48613 csrbank2_value2_w[2]
.sym 48614 $abc$42206$n2333
.sym 48616 csrbank2_reload1_w[7]
.sym 48617 basesoc_timer0_value[27]
.sym 48618 $abc$42206$n4655
.sym 48619 basesoc_timer0_value[24]
.sym 48620 $abc$42206$n5728
.sym 48621 basesoc_timer0_value[25]
.sym 48624 $abc$42206$n5315_1
.sym 48627 basesoc_timer0_value[18]
.sym 48631 basesoc_timer0_value[31]
.sym 48632 basesoc_timer0_value[30]
.sym 48633 $abc$42206$n4656_1
.sym 48636 $abc$42206$n5326_1
.sym 48637 csrbank2_value2_w[2]
.sym 48638 csrbank2_value3_w[2]
.sym 48639 $abc$42206$n5315_1
.sym 48642 basesoc_timer0_value[26]
.sym 48651 basesoc_timer0_value[18]
.sym 48654 $abc$42206$n4654_1
.sym 48655 $abc$42206$n4657
.sym 48656 $abc$42206$n4656_1
.sym 48657 $abc$42206$n4655
.sym 48660 basesoc_timer0_value[24]
.sym 48661 basesoc_timer0_value[27]
.sym 48662 basesoc_timer0_value[25]
.sym 48663 basesoc_timer0_value[26]
.sym 48666 basesoc_timer0_zero_trigger
.sym 48668 $abc$42206$n5728
.sym 48669 csrbank2_reload1_w[7]
.sym 48672 basesoc_timer0_value[29]
.sym 48673 basesoc_timer0_value[28]
.sym 48674 basesoc_timer0_value[30]
.sym 48675 basesoc_timer0_value[31]
.sym 48679 basesoc_timer0_value[25]
.sym 48682 $abc$42206$n2333
.sym 48683 sys_clk_$glb_clk
.sym 48684 sys_rst_$glb_sr
.sym 48685 $abc$42206$n5104_1
.sym 48686 basesoc_timer0_value[1]
.sym 48687 $abc$42206$n5337_1
.sym 48690 $abc$42206$n2345
.sym 48698 $abc$42206$n5327_1
.sym 48699 csrbank2_reload3_w[7]
.sym 48700 $abc$42206$n2333
.sym 48701 storage[2][6]
.sym 48702 csrbank2_load0_w[5]
.sym 48703 $abc$42206$n7422
.sym 48704 csrbank2_reload1_w[7]
.sym 48706 $abc$42206$n2315
.sym 48707 storage[2][2]
.sym 48708 $abc$42206$n6301_1
.sym 48713 sram_bus_dat_w[5]
.sym 48729 sram_bus_dat_w[5]
.sym 48735 sram_bus_dat_w[2]
.sym 48741 sram_bus_dat_w[1]
.sym 48753 $abc$42206$n2317
.sym 48779 sram_bus_dat_w[5]
.sym 48785 sram_bus_dat_w[2]
.sym 48795 sram_bus_dat_w[1]
.sym 48805 $abc$42206$n2317
.sym 48806 sys_clk_$glb_clk
.sym 48807 sys_rst_$glb_sr
.sym 48810 sys_clk
.sym 48817 sys_rst
.sym 48818 csrbank2_en0_w
.sym 48819 sram_bus_dat_w[7]
.sym 48820 csrbank4_tuning_word3_w[7]
.sym 48821 $abc$42206$n7617
.sym 48822 csrbank2_load0_w[0]
.sym 48823 sys_rst
.sym 48824 csrbank2_reload0_w[1]
.sym 48826 csrbank4_tuning_word3_w[6]
.sym 48827 sram_bus_dat_w[2]
.sym 48828 $abc$42206$n4551
.sym 48835 $abc$42206$n2317
.sym 48841 csrbank2_reload3_w[7]
.sym 48882 $abc$42206$n3222_1
.sym 48906 $abc$42206$n3222_1
.sym 48909 lm32_cpu.pc_m[16]
.sym 48911 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 48919 lm32_cpu.pc_d[6]
.sym 48922 lm32_cpu.pc_x[16]
.sym 48923 lm32_cpu.branch_target_d[14]
.sym 48924 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 48926 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 48927 lm32_cpu.instruction_unit.instruction_d[5]
.sym 48929 basesoc_uart_rx_fifo_syncfifo_we
.sym 48930 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 48931 lm32_cpu.branch_target_x[9]
.sym 48932 lm32_cpu.pc_f[7]
.sym 48938 lm32_cpu.branch_target_x[20]
.sym 48939 sys_rst
.sym 48940 $PACKER_GND_NET
.sym 48948 $PACKER_VCC_NET_$glb_clk
.sym 48949 $PACKER_VCC_NET_$glb_clk
.sym 48956 $PACKER_VCC_NET_$glb_clk
.sym 48957 $PACKER_VCC_NET_$glb_clk
.sym 48959 basesoc_uart_rx_fifo_level[3]
.sym 48960 basesoc_uart_rx_fifo_level[0]
.sym 48961 $abc$42206$n2299
.sym 48964 basesoc_uart_rx_fifo_level[2]
.sym 48972 basesoc_uart_rx_fifo_level[1]
.sym 48984 basesoc_uart_rx_fifo_level[0]
.sym 48988 $auto$alumacc.cc:474:replace_alu$3979.C[2]
.sym 48990 basesoc_uart_rx_fifo_level[1]
.sym 48991 $PACKER_VCC_NET_$glb_clk
.sym 48994 $auto$alumacc.cc:474:replace_alu$3979.C[3]
.sym 48996 basesoc_uart_rx_fifo_level[2]
.sym 48997 $PACKER_VCC_NET_$glb_clk
.sym 48998 $auto$alumacc.cc:474:replace_alu$3979.C[2]
.sym 49000 $nextpnr_ICESTORM_LC_21$I3
.sym 49002 basesoc_uart_rx_fifo_level[3]
.sym 49003 $PACKER_VCC_NET_$glb_clk
.sym 49004 $auto$alumacc.cc:474:replace_alu$3979.C[3]
.sym 49010 $nextpnr_ICESTORM_LC_21$I3
.sym 49013 $PACKER_VCC_NET_$glb_clk
.sym 49015 basesoc_uart_rx_fifo_level[0]
.sym 49021 basesoc_uart_rx_fifo_level[1]
.sym 49027 basesoc_uart_rx_fifo_level[0]
.sym 49028 $PACKER_VCC_NET_$glb_clk
.sym 49029 $abc$42206$n2299
.sym 49030 sys_clk_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49036 spram_bus_adr[1]
.sym 49037 spram_bus_adr[4]
.sym 49038 $abc$42206$n4812
.sym 49040 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 49042 $abc$42206$n3435_1
.sym 49043 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 49044 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 49046 spiflash_bitbang_en_storage_full
.sym 49047 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 49048 $abc$42206$n5295
.sym 49049 $PACKER_GND_NET
.sym 49050 lm32_cpu.pc_x[16]
.sym 49051 spram_bus_adr[5]
.sym 49052 spram_bus_adr[0]
.sym 49054 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 49059 lm32_cpu.branch_target_x[9]
.sym 49063 lm32_cpu.branch_target_x[7]
.sym 49088 $abc$42206$n3435_1
.sym 49089 shared_dat_r[5]
.sym 49091 lm32_cpu.store_d
.sym 49092 lm32_cpu.logic_op_d[3]
.sym 49093 lm32_cpu.m_result_sel_compare_d
.sym 49095 lm32_cpu.sign_extend_d
.sym 49098 lm32_cpu.pc_d[12]
.sym 49099 slave_sel_r[1]
.sym 49100 shared_dat_r[16]
.sym 49111 $PACKER_VCC_NET_$glb_clk
.sym 49113 $abc$42206$n4622_1
.sym 49115 $abc$42206$n5872
.sym 49116 $abc$42206$n5874
.sym 49117 $auto$alumacc.cc:474:replace_alu$3946.C[4]
.sym 49118 $abc$42206$n5869
.sym 49119 $PACKER_VCC_NET_$glb_clk
.sym 49120 basesoc_uart_rx_fifo_level[4]
.sym 49121 $abc$42206$n5878
.sym 49123 $abc$42206$n5871
.sym 49124 $abc$42206$n2298
.sym 49125 $auto$alumacc.cc:474:replace_alu$3979.C[4]
.sym 49128 $abc$42206$n5875
.sym 49130 $abc$42206$n4620_1
.sym 49132 $abc$42206$n5868
.sym 49133 $abc$42206$n5877
.sym 49135 sys_rst
.sym 49139 basesoc_uart_rx_fifo_level[0]
.sym 49146 $auto$alumacc.cc:474:replace_alu$3946.C[4]
.sym 49149 basesoc_uart_rx_fifo_level[4]
.sym 49152 $abc$42206$n5874
.sym 49153 $abc$42206$n4622_1
.sym 49155 $abc$42206$n5875
.sym 49158 $abc$42206$n4622_1
.sym 49159 $abc$42206$n5869
.sym 49161 $abc$42206$n5868
.sym 49165 $abc$42206$n4622_1
.sym 49166 $abc$42206$n4620_1
.sym 49167 sys_rst
.sym 49171 basesoc_uart_rx_fifo_level[4]
.sym 49172 $PACKER_VCC_NET_$glb_clk
.sym 49173 $auto$alumacc.cc:474:replace_alu$3979.C[4]
.sym 49176 $abc$42206$n4620_1
.sym 49177 $abc$42206$n4622_1
.sym 49178 basesoc_uart_rx_fifo_level[0]
.sym 49179 sys_rst
.sym 49182 $abc$42206$n4622_1
.sym 49183 $abc$42206$n5871
.sym 49184 $abc$42206$n5872
.sym 49189 $abc$42206$n4622_1
.sym 49190 $abc$42206$n5878
.sym 49191 $abc$42206$n5877
.sym 49192 $abc$42206$n2298
.sym 49193 sys_clk_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$42206$n3436
.sym 49196 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 49197 $abc$42206$n4483
.sym 49198 $abc$42206$n5844
.sym 49199 lm32_cpu.x_result_sel_sext_d
.sym 49200 $abc$42206$n3435_1
.sym 49201 $abc$42206$n4473_1
.sym 49202 $abc$42206$n4947_1
.sym 49205 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 49206 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 49207 spiflash_sr[4]
.sym 49208 $abc$42206$n3435_1
.sym 49209 lm32_cpu.load_store_unit.store_data_m[26]
.sym 49210 storage_1[8][2]
.sym 49211 lm32_cpu.load_store_unit.store_data_x[14]
.sym 49212 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 49213 $abc$42206$n7030
.sym 49214 $abc$42206$n6222
.sym 49215 spram_bus_adr[6]
.sym 49216 lm32_cpu.eba[19]
.sym 49217 lm32_cpu.eba[19]
.sym 49218 lm32_cpu.load_store_unit.store_data_m[19]
.sym 49219 lm32_cpu.instruction_unit.pc_a[20]
.sym 49220 lm32_cpu.logic_op_d[3]
.sym 49221 $abc$42206$n5721_1
.sym 49222 $abc$42206$n3435_1
.sym 49223 lm32_cpu.instruction_unit.pc_a[5]
.sym 49225 lm32_cpu.branch_target_x[7]
.sym 49226 lm32_cpu.load_store_unit.store_data_m[27]
.sym 49227 $abc$42206$n4622_1
.sym 49228 lm32_cpu.load_store_unit.store_data_m[14]
.sym 49229 lm32_cpu.branch_predict_d
.sym 49230 lm32_cpu.instruction_unit.instruction_d[30]
.sym 49238 $abc$42206$n3249_1
.sym 49239 spiflash_sr[9]
.sym 49241 $abc$42206$n4948
.sym 49242 lm32_cpu.logic_op_d[3]
.sym 49243 $abc$42206$n4606_1
.sym 49244 spram_bus_adr[1]
.sym 49245 spram_bus_adr[4]
.sym 49246 $abc$42206$n4192_1
.sym 49247 $abc$42206$n2360
.sym 49249 $abc$42206$n3436
.sym 49251 basesoc_uart_rx_fifo_level[4]
.sym 49252 basesoc_uart_rx_fifo_syncfifo_we
.sym 49253 $abc$42206$n5847_1
.sym 49254 lm32_cpu.instruction_unit.instruction_d[31]
.sym 49255 $abc$42206$n4813
.sym 49257 $abc$42206$n3261_1
.sym 49258 $abc$42206$n3248_1
.sym 49260 lm32_cpu.sign_extend_d
.sym 49262 spram_bus_adr[0]
.sym 49263 lm32_cpu.instruction_unit.instruction_d[30]
.sym 49265 $abc$42206$n4682_1
.sym 49266 spiflash_sr[13]
.sym 49267 spiflash_sr[10]
.sym 49269 basesoc_uart_rx_fifo_syncfifo_we
.sym 49270 $abc$42206$n4606_1
.sym 49271 basesoc_uart_rx_fifo_level[4]
.sym 49275 $abc$42206$n4948
.sym 49277 $abc$42206$n3261_1
.sym 49278 $abc$42206$n3249_1
.sym 49281 spiflash_sr[10]
.sym 49282 spram_bus_adr[1]
.sym 49283 $abc$42206$n4682_1
.sym 49288 lm32_cpu.logic_op_d[3]
.sym 49289 lm32_cpu.sign_extend_d
.sym 49290 $abc$42206$n3436
.sym 49293 $abc$42206$n4682_1
.sym 49294 spiflash_sr[13]
.sym 49295 spram_bus_adr[4]
.sym 49299 $abc$42206$n4192_1
.sym 49302 $abc$42206$n3248_1
.sym 49305 lm32_cpu.instruction_unit.instruction_d[31]
.sym 49306 $abc$42206$n4813
.sym 49307 lm32_cpu.instruction_unit.instruction_d[30]
.sym 49308 $abc$42206$n5847_1
.sym 49311 spiflash_sr[9]
.sym 49313 spram_bus_adr[0]
.sym 49314 $abc$42206$n4682_1
.sym 49315 $abc$42206$n2360
.sym 49316 sys_clk_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 $abc$42206$n4187_1
.sym 49319 storage[1][3]
.sym 49320 lm32_cpu.m_result_sel_compare_d
.sym 49321 lm32_cpu.branch_predict_d
.sym 49322 shared_dat_r[16]
.sym 49323 storage[1][2]
.sym 49324 $abc$42206$n4186_1
.sym 49325 storage[1][4]
.sym 49326 shared_dat_r[24]
.sym 49327 $abc$42206$n3435_1
.sym 49328 $abc$42206$n3435_1
.sym 49330 $abc$42206$n4622_1
.sym 49331 shared_dat_r[19]
.sym 49332 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 49334 $abc$42206$n3249_1
.sym 49335 $abc$42206$n2360
.sym 49336 $abc$42206$n2360
.sym 49337 $abc$42206$n3200_1
.sym 49340 lm32_cpu.pc_f[11]
.sym 49342 lm32_cpu.pc_x[10]
.sym 49343 shared_dat_r[16]
.sym 49344 $abc$42206$n4908
.sym 49345 $abc$42206$n4848
.sym 49346 $abc$42206$n4935
.sym 49347 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 49348 lm32_cpu.instruction_unit.instruction_d[15]
.sym 49349 $abc$42206$n3200_1
.sym 49350 sram_bus_dat_w[4]
.sym 49351 spiflash_sr[6]
.sym 49352 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 49353 lm32_cpu.instruction_unit.instruction_d[7]
.sym 49360 $abc$42206$n4889_1
.sym 49361 $abc$42206$n4868
.sym 49369 $abc$42206$n4869
.sym 49374 $abc$42206$n4890_1
.sym 49376 lm32_cpu.instruction_unit.pc_a[7]
.sym 49377 $abc$42206$n2075
.sym 49378 lm32_cpu.instruction_unit.wb_data_f[29]
.sym 49379 lm32_cpu.instruction_unit.wb_data_f[30]
.sym 49383 lm32_cpu.instruction_unit.pc_a[5]
.sym 49389 $abc$42206$n3224_1
.sym 49395 lm32_cpu.instruction_unit.pc_a[7]
.sym 49398 $abc$42206$n3224_1
.sym 49400 $abc$42206$n4869
.sym 49401 $abc$42206$n4868
.sym 49407 lm32_cpu.instruction_unit.pc_a[5]
.sym 49413 lm32_cpu.instruction_unit.wb_data_f[30]
.sym 49417 lm32_cpu.instruction_unit.pc_a[5]
.sym 49422 lm32_cpu.instruction_unit.pc_a[7]
.sym 49429 lm32_cpu.instruction_unit.wb_data_f[29]
.sym 49434 $abc$42206$n3224_1
.sym 49435 $abc$42206$n4890_1
.sym 49436 $abc$42206$n4889_1
.sym 49438 $abc$42206$n2075
.sym 49439 sys_clk_$glb_clk
.sym 49440 lm32_cpu.rst_i_$glb_sr
.sym 49441 shared_dat_r[6]
.sym 49442 $abc$42206$n4878_1
.sym 49443 lm32_cpu.instruction_unit.pc_a[10]
.sym 49444 lm32_cpu.instruction_unit.wb_data_f[29]
.sym 49445 lm32_cpu.instruction_unit.wb_data_f[30]
.sym 49446 $abc$42206$n4188_1
.sym 49447 $abc$42206$n5722_1
.sym 49448 $abc$42206$n4191_1
.sym 49449 $abc$42206$n6315_1
.sym 49451 lm32_cpu.instruction_unit.pc_a[26]
.sym 49452 $abc$42206$n5215
.sym 49453 $abc$42206$n7040
.sym 49454 storage_1[1][6]
.sym 49455 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 49456 lm32_cpu.branch_predict_d
.sym 49457 lm32_cpu.instruction_unit.instruction_d[12]
.sym 49458 spiflash_sr[9]
.sym 49459 $abc$42206$n4157
.sym 49460 $abc$42206$n4157
.sym 49461 $abc$42206$n2127
.sym 49462 shared_dat_r[22]
.sym 49463 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 49464 grant
.sym 49465 lm32_cpu.size_d[1]
.sym 49466 lm32_cpu.instruction_unit.instruction_d[31]
.sym 49467 shared_dat_r[5]
.sym 49468 lm32_cpu.instruction_unit.instruction_d[30]
.sym 49469 sram_bus_dat_w[2]
.sym 49470 lm32_cpu.pc_d[6]
.sym 49471 shared_dat_r[5]
.sym 49472 $abc$42206$n3435_1
.sym 49473 lm32_cpu.instruction_unit.instruction_d[6]
.sym 49474 lm32_cpu.pc_d[5]
.sym 49475 lm32_cpu.operand_1_x[26]
.sym 49476 $abc$42206$n2395
.sym 49484 $abc$42206$n2396
.sym 49486 lm32_cpu.branch_target_d[10]
.sym 49490 $abc$42206$n4149
.sym 49493 $abc$42206$n4848
.sym 49494 lm32_cpu.pc_x[10]
.sym 49497 lm32_cpu.load_store_unit.store_data_x[14]
.sym 49501 $abc$42206$n3224_1
.sym 49502 lm32_cpu.pc_x[14]
.sym 49504 $abc$42206$n4908
.sym 49505 lm32_cpu.branch_target_d[14]
.sym 49506 $abc$42206$n4907
.sym 49507 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 49508 $abc$42206$n4145
.sym 49510 lm32_cpu.pc_x[7]
.sym 49511 $abc$42206$n4693
.sym 49512 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 49516 $abc$42206$n3224_1
.sym 49517 $abc$42206$n4908
.sym 49518 $abc$42206$n4907
.sym 49521 $abc$42206$n4149
.sym 49522 $abc$42206$n4693
.sym 49523 lm32_cpu.branch_target_d[14]
.sym 49527 $abc$42206$n4848
.sym 49529 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 49530 lm32_cpu.pc_x[7]
.sym 49534 lm32_cpu.pc_x[14]
.sym 49539 lm32_cpu.load_store_unit.store_data_x[14]
.sym 49547 lm32_cpu.pc_x[10]
.sym 49551 lm32_cpu.branch_target_d[10]
.sym 49553 $abc$42206$n4693
.sym 49554 $abc$42206$n4145
.sym 49558 $abc$42206$n4848
.sym 49559 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 49560 lm32_cpu.pc_x[14]
.sym 49561 $abc$42206$n2396
.sym 49562 sys_clk_$glb_clk
.sym 49563 lm32_cpu.rst_i_$glb_sr
.sym 49564 lm32_cpu.pc_f[12]
.sym 49565 lm32_cpu.pc_f[16]
.sym 49566 lm32_cpu.instruction_unit.instruction_d[6]
.sym 49567 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 49568 lm32_cpu.instruction_unit.pc_a[12]
.sym 49569 lm32_cpu.instruction_unit.instruction_d[7]
.sym 49570 $abc$42206$n5719_1
.sym 49571 shared_dat_r[5]
.sym 49572 lm32_cpu.load_store_unit.store_data_m[14]
.sym 49573 sys_rst
.sym 49574 lm32_cpu.pc_f[23]
.sym 49575 lm32_cpu.branch_target_x[20]
.sym 49576 sys_rst
.sym 49577 slave_sel_r[0]
.sym 49578 $abc$42206$n3198_1
.sym 49579 shared_dat_r[30]
.sym 49580 $abc$42206$n4193_1
.sym 49581 basesoc_bus_wishbone_dat_r[6]
.sym 49582 $abc$42206$n4812
.sym 49583 shared_dat_r[29]
.sym 49585 $abc$42206$n6202
.sym 49586 $abc$42206$n4812
.sym 49587 lm32_cpu.read_idx_0_d[1]
.sym 49588 lm32_cpu.pc_d[12]
.sym 49589 $abc$42206$n4693
.sym 49591 $abc$42206$n2075
.sym 49592 $abc$42206$n3905_1
.sym 49593 shared_dat_r[16]
.sym 49594 $abc$42206$n4188_1
.sym 49595 $abc$42206$n2079
.sym 49596 slave_sel_r[1]
.sym 49597 lm32_cpu.instruction_unit.pc_a[17]
.sym 49598 lm32_cpu.pc_f[29]
.sym 49599 lm32_cpu.instruction_unit.instruction_d[13]
.sym 49607 $abc$42206$n2075
.sym 49608 lm32_cpu.instruction_unit.pc_a[17]
.sym 49609 lm32_cpu.pc_f[5]
.sym 49611 $abc$42206$n4916
.sym 49618 $abc$42206$n4935
.sym 49619 $abc$42206$n3224_1
.sym 49620 lm32_cpu.pc_f[6]
.sym 49621 lm32_cpu.pc_f[12]
.sym 49622 lm32_cpu.pc_f[29]
.sym 49627 $abc$42206$n4934
.sym 49630 lm32_cpu.instruction_unit.pc_a[21]
.sym 49633 $abc$42206$n4917
.sym 49640 lm32_cpu.pc_f[6]
.sym 49645 $abc$42206$n4935
.sym 49646 $abc$42206$n3224_1
.sym 49647 $abc$42206$n4934
.sym 49652 lm32_cpu.pc_f[5]
.sym 49656 $abc$42206$n4917
.sym 49658 $abc$42206$n3224_1
.sym 49659 $abc$42206$n4916
.sym 49662 lm32_cpu.pc_f[12]
.sym 49668 lm32_cpu.instruction_unit.pc_a[17]
.sym 49675 lm32_cpu.pc_f[29]
.sym 49681 lm32_cpu.instruction_unit.pc_a[21]
.sym 49684 $abc$42206$n2075
.sym 49685 sys_clk_$glb_clk
.sym 49686 lm32_cpu.rst_i_$glb_sr
.sym 49687 $abc$42206$n4895_1
.sym 49688 lm32_cpu.instruction_unit.pc_a[21]
.sym 49689 lm32_cpu.instruction_unit.pc_a[16]
.sym 49690 lm32_cpu.eba[17]
.sym 49691 $abc$42206$n4896_1
.sym 49692 lm32_cpu.eba[0]
.sym 49693 $abc$42206$n4469_1
.sym 49694 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 49695 $abc$42206$n7030
.sym 49696 $abc$42206$n2364
.sym 49697 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 49698 $abc$42206$n7030
.sym 49699 lm32_cpu.load_store_unit.store_data_m[26]
.sym 49700 lm32_cpu.x_result[3]
.sym 49701 $abc$42206$n4812
.sym 49702 spiflash_sr[5]
.sym 49703 shared_dat_r[5]
.sym 49704 lm32_cpu.size_x[1]
.sym 49705 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49706 lm32_cpu.load_store_unit.store_data_x[14]
.sym 49707 storage_1[7][4]
.sym 49708 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 49711 shared_dat_r[17]
.sym 49712 $abc$42206$n4622_1
.sym 49713 lm32_cpu.branch_target_x[7]
.sym 49714 lm32_cpu.pc_d[22]
.sym 49715 $abc$42206$n3237_1
.sym 49716 basesoc_bus_wishbone_dat_r[5]
.sym 49717 lm32_cpu.branch_predict_d
.sym 49718 shared_dat_r[6]
.sym 49719 shared_dat_r[15]
.sym 49720 $abc$42206$n3435_1
.sym 49721 $abc$42206$n4279
.sym 49722 $abc$42206$n4207_1
.sym 49730 lm32_cpu.pc_d[22]
.sym 49731 lm32_cpu.branch_target_d[3]
.sym 49732 lm32_cpu.branch_target_d[20]
.sym 49733 $abc$42206$n4155
.sym 49734 lm32_cpu.pc_d[29]
.sym 49735 lm32_cpu.pc_d[16]
.sym 49737 $abc$42206$n4812
.sym 49740 $abc$42206$n3926
.sym 49742 $abc$42206$n3435_1
.sym 49743 $abc$42206$n4158
.sym 49749 $abc$42206$n4693
.sym 49750 lm32_cpu.pc_d[14]
.sym 49752 $abc$42206$n3905_1
.sym 49757 lm32_cpu.pc_f[4]
.sym 49758 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 49762 $abc$42206$n4155
.sym 49763 lm32_cpu.branch_target_d[20]
.sym 49764 $abc$42206$n4693
.sym 49769 lm32_cpu.pc_d[16]
.sym 49775 lm32_cpu.pc_d[14]
.sym 49779 $abc$42206$n3435_1
.sym 49780 lm32_cpu.pc_f[4]
.sym 49781 $abc$42206$n3905_1
.sym 49787 lm32_cpu.pc_d[22]
.sym 49794 lm32_cpu.pc_d[29]
.sym 49797 $abc$42206$n4158
.sym 49798 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 49800 $abc$42206$n4693
.sym 49803 $abc$42206$n3926
.sym 49804 $abc$42206$n4812
.sym 49805 lm32_cpu.branch_target_d[3]
.sym 49807 $abc$42206$n2400_$glb_ce
.sym 49808 sys_clk_$glb_clk
.sym 49809 lm32_cpu.rst_i_$glb_sr
.sym 49810 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 49811 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 49812 $abc$42206$n5725_1
.sym 49813 $abc$42206$n4279
.sym 49814 $abc$42206$n4182_1
.sym 49815 lm32_cpu.instruction_unit.instruction_d[10]
.sym 49816 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 49817 $abc$42206$n4910
.sym 49820 lm32_cpu.instruction_unit.instruction_d[8]
.sym 49822 spiflash_bitbang_en_storage_full
.sym 49823 shared_dat_r[26]
.sym 49824 lm32_cpu.condition_met_m
.sym 49825 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 49826 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 49827 $abc$42206$n3224_1
.sym 49828 lm32_cpu.pc_f[20]
.sym 49829 lm32_cpu.pc_f[3]
.sym 49830 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 49831 $abc$42206$n2124
.sym 49832 $abc$42206$n2395
.sym 49833 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 49834 lm32_cpu.instruction_unit.instruction_d[7]
.sym 49835 $abc$42206$n4182_1
.sym 49836 lm32_cpu.branch_target_d[26]
.sym 49837 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 49838 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 49839 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 49840 lm32_cpu.eba[0]
.sym 49841 lm32_cpu.branch_target_d[27]
.sym 49842 lm32_cpu.instruction_unit.instruction_d[0]
.sym 49843 shared_dat_r[16]
.sym 49844 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 49845 $abc$42206$n4693
.sym 49851 $abc$42206$n4914
.sym 49852 lm32_cpu.pc_f[9]
.sym 49853 $abc$42206$n4693
.sym 49854 lm32_cpu.x_result[5]
.sym 49855 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 49858 storage_1[7][1]
.sym 49859 storage_1[3][1]
.sym 49861 $abc$42206$n4157
.sym 49862 $abc$42206$n2075
.sym 49864 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 49867 lm32_cpu.pc_f[7]
.sym 49868 lm32_cpu.pc_f[22]
.sym 49870 $abc$42206$n4913
.sym 49872 lm32_cpu.instruction_unit.pc_a[17]
.sym 49874 $abc$42206$n3435_1
.sym 49875 $abc$42206$n3237_1
.sym 49878 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 49880 $abc$42206$n3927
.sym 49881 $abc$42206$n3224_1
.sym 49882 $abc$42206$n3801_1
.sym 49884 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 49885 storage_1[3][1]
.sym 49886 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 49887 storage_1[7][1]
.sym 49890 $abc$42206$n4913
.sym 49891 $abc$42206$n4914
.sym 49892 $abc$42206$n3224_1
.sym 49896 $abc$42206$n3801_1
.sym 49897 lm32_cpu.pc_f[9]
.sym 49899 $abc$42206$n3435_1
.sym 49902 $abc$42206$n4157
.sym 49903 $abc$42206$n4693
.sym 49905 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 49908 $abc$42206$n3927
.sym 49909 lm32_cpu.x_result[5]
.sym 49911 $abc$42206$n3237_1
.sym 49915 lm32_cpu.pc_f[7]
.sym 49923 lm32_cpu.instruction_unit.pc_a[17]
.sym 49926 lm32_cpu.pc_f[22]
.sym 49930 $abc$42206$n2075
.sym 49931 sys_clk_$glb_clk
.sym 49932 lm32_cpu.rst_i_$glb_sr
.sym 49933 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 49934 $abc$42206$n2309
.sym 49935 $abc$42206$n4333
.sym 49936 lm32_cpu.instruction_unit.wb_data_f[15]
.sym 49937 $abc$42206$n4884_1
.sym 49938 lm32_cpu.instruction_unit.wb_data_f[5]
.sym 49939 $abc$42206$n4343
.sym 49940 lm32_cpu.decoder.branch_offset[21]
.sym 49941 lm32_cpu.m_result_sel_compare_x
.sym 49942 shared_dat_r[25]
.sym 49943 shared_dat_r[25]
.sym 49945 lm32_cpu.condition_met_m
.sym 49946 $abc$42206$n4150
.sym 49947 lm32_cpu.x_result[17]
.sym 49948 spiflash_i
.sym 49949 $abc$42206$n2124
.sym 49950 spiflash_bitbang_en_storage_full
.sym 49951 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 49952 $abc$42206$n4622_1
.sym 49953 $abc$42206$n6822
.sym 49954 lm32_cpu.x_result[0]
.sym 49955 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 49956 spiflash_sr[7]
.sym 49957 lm32_cpu.eba[20]
.sym 49958 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 49959 $abc$42206$n2400
.sym 49960 $abc$42206$n3435_1
.sym 49961 lm32_cpu.pc_x[12]
.sym 49962 slave_sel_r[1]
.sym 49963 lm32_cpu.pc_x[27]
.sym 49964 lm32_cpu.pc_d[7]
.sym 49965 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 49966 lm32_cpu.x_result[16]
.sym 49967 $abc$42206$n2395
.sym 49968 shared_dat_r[5]
.sym 49976 $abc$42206$n2110
.sym 49977 $abc$42206$n3945_1
.sym 49979 $abc$42206$n6153_1
.sym 49981 shared_dat_r[5]
.sym 49982 $abc$42206$n4622_1
.sym 49983 shared_dat_r[17]
.sym 49987 lm32_cpu.branch_target_d[28]
.sym 49988 lm32_cpu.pc_f[7]
.sym 49989 sys_rst
.sym 49990 $abc$42206$n3435_1
.sym 49992 lm32_cpu.pc_f[2]
.sym 49993 $abc$42206$n4162
.sym 49996 lm32_cpu.branch_target_d[26]
.sym 50000 $abc$42206$n4161
.sym 50001 lm32_cpu.branch_target_d[27]
.sym 50002 $abc$42206$n4163
.sym 50005 $abc$42206$n4693
.sym 50007 $abc$42206$n4693
.sym 50009 lm32_cpu.branch_target_d[28]
.sym 50010 $abc$42206$n4163
.sym 50013 $abc$42206$n3945_1
.sym 50014 lm32_cpu.pc_f[2]
.sym 50016 $abc$42206$n3435_1
.sym 50019 $abc$42206$n4693
.sym 50020 $abc$42206$n4161
.sym 50021 lm32_cpu.branch_target_d[26]
.sym 50025 $abc$42206$n4162
.sym 50026 lm32_cpu.branch_target_d[27]
.sym 50028 $abc$42206$n4693
.sym 50032 $abc$42206$n6153_1
.sym 50033 $abc$42206$n3435_1
.sym 50034 lm32_cpu.pc_f[7]
.sym 50037 shared_dat_r[5]
.sym 50043 shared_dat_r[17]
.sym 50050 sys_rst
.sym 50051 $abc$42206$n4622_1
.sym 50053 $abc$42206$n2110
.sym 50054 sys_clk_$glb_clk
.sym 50055 lm32_cpu.rst_i_$glb_sr
.sym 50056 lm32_cpu.operand_m[16]
.sym 50057 $abc$42206$n4908
.sym 50058 lm32_cpu.load_store_unit.store_data_m[31]
.sym 50059 lm32_cpu.operand_m[5]
.sym 50060 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 50061 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 50062 $abc$42206$n3859_1
.sym 50063 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 50064 sys_clk
.sym 50065 lm32_cpu.eba[5]
.sym 50066 lm32_cpu.operand_m[30]
.sym 50067 sys_clk
.sym 50068 lm32_cpu.eba[5]
.sym 50069 $abc$42206$n4917
.sym 50070 $abc$42206$n2110
.sym 50071 lm32_cpu.m_result_sel_compare_x
.sym 50072 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 50073 $abc$42206$n2396
.sym 50074 lm32_cpu.cc[0]
.sym 50075 $abc$42206$n6153_1
.sym 50076 lm32_cpu.read_idx_0_d[0]
.sym 50077 lm32_cpu.x_result[14]
.sym 50078 lm32_cpu.m_result_sel_compare_m
.sym 50079 $abc$42206$n3228_1
.sym 50080 lm32_cpu.instruction_unit.instruction_d[13]
.sym 50081 $abc$42206$n3206_1
.sym 50082 $abc$42206$n2075
.sym 50083 lm32_cpu.pc_f[29]
.sym 50085 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 50086 $abc$42206$n4188_1
.sym 50087 $abc$42206$n2079
.sym 50088 lm32_cpu.store_operand_x[31]
.sym 50089 $abc$42206$n3432
.sym 50090 $abc$42206$n4342
.sym 50091 lm32_cpu.load_store_unit.store_data_m[25]
.sym 50097 $abc$42206$n4931
.sym 50098 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 50100 $abc$42206$n4928
.sym 50102 lm32_cpu.instruction_unit.pc_a[26]
.sym 50103 lm32_cpu.pc_x[18]
.sym 50107 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 50108 $abc$42206$n2075
.sym 50110 lm32_cpu.instruction_unit.wb_data_f[5]
.sym 50112 $abc$42206$n4929
.sym 50114 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 50115 $abc$42206$n4848
.sym 50119 $abc$42206$n4932
.sym 50120 $abc$42206$n3224_1
.sym 50123 lm32_cpu.pc_x[27]
.sym 50128 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 50132 lm32_cpu.instruction_unit.wb_data_f[5]
.sym 50138 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 50145 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 50148 $abc$42206$n4928
.sym 50150 $abc$42206$n3224_1
.sym 50151 $abc$42206$n4929
.sym 50157 lm32_cpu.instruction_unit.pc_a[26]
.sym 50160 $abc$42206$n3224_1
.sym 50161 $abc$42206$n4931
.sym 50163 $abc$42206$n4932
.sym 50166 lm32_cpu.pc_x[18]
.sym 50168 $abc$42206$n4848
.sym 50169 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 50173 $abc$42206$n4848
.sym 50174 lm32_cpu.pc_x[27]
.sym 50175 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 50176 $abc$42206$n2075
.sym 50177 sys_clk_$glb_clk
.sym 50178 lm32_cpu.rst_i_$glb_sr
.sym 50179 $abc$42206$n3729
.sym 50180 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 50181 lm32_cpu.branch_target_x[16]
.sym 50182 lm32_cpu.branch_target_x[14]
.sym 50183 $abc$42206$n4911
.sym 50184 lm32_cpu.store_operand_x[5]
.sym 50185 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 50186 lm32_cpu.bypass_data_1[5]
.sym 50187 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 50190 $abc$42206$n5214
.sym 50191 $abc$42206$n2056
.sym 50193 $abc$42206$n3430
.sym 50194 $abc$42206$n3779_1
.sym 50195 lm32_cpu.bypass_data_1[16]
.sym 50196 lm32_cpu.size_x[1]
.sym 50197 $abc$42206$n3431
.sym 50198 lm32_cpu.operand_m[16]
.sym 50199 $abc$42206$n3229_1
.sym 50200 lm32_cpu.x_result[4]
.sym 50201 $abc$42206$n4712_1
.sym 50202 $abc$42206$n3432
.sym 50203 lm32_cpu.eba[6]
.sym 50204 $abc$42206$n3242_1
.sym 50205 $abc$42206$n3659
.sym 50206 $abc$42206$n4279
.sym 50207 lm32_cpu.m_result_sel_compare_m
.sym 50208 basesoc_bus_wishbone_dat_r[5]
.sym 50209 $abc$42206$n5288
.sym 50210 lm32_cpu.branch_target_x[7]
.sym 50212 $abc$42206$n3225_1
.sym 50213 lm32_cpu.load_store_unit.store_data_x[15]
.sym 50214 $abc$42206$n3237_1
.sym 50220 lm32_cpu.operand_m[16]
.sym 50221 $abc$42206$n3237_1
.sym 50222 lm32_cpu.x_result[16]
.sym 50225 lm32_cpu.pc_d[12]
.sym 50226 lm32_cpu.branch_target_d[18]
.sym 50227 lm32_cpu.m_result_sel_compare_m
.sym 50228 $abc$42206$n3224_1
.sym 50229 lm32_cpu.branch_target_d[20]
.sym 50230 $abc$42206$n3801_1
.sym 50232 $abc$42206$n4925
.sym 50233 $abc$42206$n4926
.sym 50234 $abc$42206$n3700
.sym 50237 $abc$42206$n6034_1
.sym 50240 lm32_cpu.branch_target_d[9]
.sym 50241 $abc$42206$n3623
.sym 50244 $abc$42206$n3587
.sym 50245 $abc$42206$n3696
.sym 50248 lm32_cpu.branch_target_d[21]
.sym 50249 $abc$42206$n4812
.sym 50250 $abc$42206$n3569
.sym 50254 lm32_cpu.m_result_sel_compare_m
.sym 50255 lm32_cpu.operand_m[16]
.sym 50256 $abc$42206$n6034_1
.sym 50259 $abc$42206$n3801_1
.sym 50260 lm32_cpu.branch_target_d[9]
.sym 50262 $abc$42206$n4812
.sym 50268 lm32_cpu.pc_d[12]
.sym 50271 $abc$42206$n3700
.sym 50272 $abc$42206$n3696
.sym 50273 $abc$42206$n3237_1
.sym 50274 lm32_cpu.x_result[16]
.sym 50277 $abc$42206$n4812
.sym 50278 lm32_cpu.branch_target_d[21]
.sym 50280 $abc$42206$n3569
.sym 50283 $abc$42206$n4925
.sym 50285 $abc$42206$n3224_1
.sym 50286 $abc$42206$n4926
.sym 50289 lm32_cpu.branch_target_d[20]
.sym 50290 $abc$42206$n3587
.sym 50291 $abc$42206$n4812
.sym 50295 $abc$42206$n3623
.sym 50296 lm32_cpu.branch_target_d[18]
.sym 50298 $abc$42206$n4812
.sym 50299 $abc$42206$n2400_$glb_ce
.sym 50300 sys_clk_$glb_clk
.sym 50301 lm32_cpu.rst_i_$glb_sr
.sym 50302 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 50303 lm32_cpu.pc_m[21]
.sym 50304 $abc$42206$n4324
.sym 50305 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 50306 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 50307 lm32_cpu.load_store_unit.store_data_m[25]
.sym 50308 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 50309 lm32_cpu.operand_m[20]
.sym 50310 $abc$42206$n7023
.sym 50311 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 50312 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 50313 basesoc_uart_rx_fifo_syncfifo_we
.sym 50314 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 50315 lm32_cpu.instruction_unit.pc_a[8]
.sym 50316 $abc$42206$n3664
.sym 50317 lm32_cpu.pc_m[12]
.sym 50318 lm32_cpu.pc_f[14]
.sym 50319 $abc$42206$n3839_1
.sym 50320 $abc$42206$n3838_1
.sym 50321 lm32_cpu.x_result[12]
.sym 50322 $abc$42206$n3700
.sym 50324 $abc$42206$n2396
.sym 50325 lm32_cpu.x_result[2]
.sym 50326 lm32_cpu.operand_m[5]
.sym 50327 $abc$42206$n3623
.sym 50328 $abc$42206$n4182_1
.sym 50329 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 50330 lm32_cpu.bypass_data_1[0]
.sym 50331 lm32_cpu.instruction_unit.instruction_d[7]
.sym 50332 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 50333 lm32_cpu.operand_m[20]
.sym 50334 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 50335 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50336 $abc$42206$n2396
.sym 50337 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50344 lm32_cpu.operand_m[5]
.sym 50346 $abc$42206$n3569
.sym 50349 lm32_cpu.pc_f[21]
.sym 50350 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 50352 $abc$42206$n4425
.sym 50354 grant
.sym 50355 $abc$42206$n3677
.sym 50356 $abc$42206$n3587
.sym 50358 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 50359 $abc$42206$n4848
.sym 50360 lm32_cpu.pc_f[15]
.sym 50361 $abc$42206$n2309
.sym 50362 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 50363 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 50364 lm32_cpu.pc_f[20]
.sym 50365 $abc$42206$n3435_1
.sym 50366 lm32_cpu.pc_x[28]
.sym 50367 lm32_cpu.m_result_sel_compare_m
.sym 50368 $abc$42206$n6037_1
.sym 50371 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 50374 lm32_cpu.pc_x[26]
.sym 50376 $abc$42206$n3587
.sym 50377 lm32_cpu.pc_f[20]
.sym 50378 $abc$42206$n3435_1
.sym 50383 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 50384 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 50385 grant
.sym 50388 $abc$42206$n4425
.sym 50389 lm32_cpu.operand_m[5]
.sym 50390 $abc$42206$n6037_1
.sym 50391 lm32_cpu.m_result_sel_compare_m
.sym 50396 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 50400 $abc$42206$n3435_1
.sym 50401 $abc$42206$n3677
.sym 50403 lm32_cpu.pc_f[15]
.sym 50407 $abc$42206$n4848
.sym 50408 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 50409 lm32_cpu.pc_x[26]
.sym 50412 lm32_cpu.pc_f[21]
.sym 50414 $abc$42206$n3435_1
.sym 50415 $abc$42206$n3569
.sym 50419 $abc$42206$n4848
.sym 50420 lm32_cpu.pc_x[28]
.sym 50421 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 50422 $abc$42206$n2309
.sym 50423 sys_clk_$glb_clk
.sym 50424 sys_rst_$glb_sr
.sym 50425 $abc$42206$n4216_1
.sym 50426 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 50427 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 50428 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 50429 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 50430 $abc$42206$n4297
.sym 50431 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 50432 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 50433 spiflash_miso
.sym 50436 spiflash_miso
.sym 50437 lm32_cpu.instruction_unit.instruction_d[14]
.sym 50438 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 50439 lm32_cpu.instruction_unit.instruction_d[8]
.sym 50440 grant
.sym 50441 lm32_cpu.instruction_unit.instruction_d[5]
.sym 50442 csrbank3_txfull_w
.sym 50443 $abc$42206$n3677
.sym 50444 $abc$42206$n4712_1
.sym 50445 lm32_cpu.instruction_unit.instruction_d[8]
.sym 50446 lm32_cpu.pc_m[21]
.sym 50447 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 50448 lm32_cpu.bypass_data_1[26]
.sym 50449 lm32_cpu.eba[20]
.sym 50450 lm32_cpu.eba[18]
.sym 50451 lm32_cpu.x_result[30]
.sym 50452 $abc$42206$n2395
.sym 50453 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 50454 $abc$42206$n6037_1
.sym 50455 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 50456 storage_1[12][4]
.sym 50457 $abc$42206$n6034_1
.sym 50458 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 50459 $abc$42206$n2400
.sym 50460 lm32_cpu.branch_target_x[19]
.sym 50466 lm32_cpu.store_operand_x[7]
.sym 50467 $abc$42206$n3624
.sym 50468 $abc$42206$n2395
.sym 50470 $abc$42206$n3574_1
.sym 50473 lm32_cpu.operand_m[20]
.sym 50474 lm32_cpu.operand_m[23]
.sym 50475 $abc$42206$n6034_1
.sym 50476 lm32_cpu.x_result[20]
.sym 50478 lm32_cpu.size_x[1]
.sym 50479 lm32_cpu.m_result_sel_compare_m
.sym 50481 lm32_cpu.x_result[18]
.sym 50484 $abc$42206$n3237_1
.sym 50485 lm32_cpu.pc_f[18]
.sym 50486 $abc$42206$n3628_1
.sym 50487 $abc$42206$n3570
.sym 50488 $abc$42206$n3623
.sym 50489 lm32_cpu.x_result[23]
.sym 50492 $abc$42206$n3660
.sym 50494 $abc$42206$n3664
.sym 50495 $abc$42206$n3435_1
.sym 50496 lm32_cpu.store_operand_x[15]
.sym 50497 lm32_cpu.operand_1_x[15]
.sym 50499 lm32_cpu.operand_1_x[15]
.sym 50505 $abc$42206$n3660
.sym 50506 lm32_cpu.x_result[18]
.sym 50507 $abc$42206$n3664
.sym 50508 $abc$42206$n3237_1
.sym 50511 $abc$42206$n6034_1
.sym 50512 lm32_cpu.operand_m[23]
.sym 50513 lm32_cpu.m_result_sel_compare_m
.sym 50517 $abc$42206$n3570
.sym 50518 $abc$42206$n3574_1
.sym 50519 lm32_cpu.x_result[23]
.sym 50520 $abc$42206$n3237_1
.sym 50523 lm32_cpu.m_result_sel_compare_m
.sym 50525 $abc$42206$n6034_1
.sym 50526 lm32_cpu.operand_m[20]
.sym 50529 lm32_cpu.store_operand_x[15]
.sym 50530 lm32_cpu.store_operand_x[7]
.sym 50531 lm32_cpu.size_x[1]
.sym 50535 $abc$42206$n3628_1
.sym 50536 $abc$42206$n3624
.sym 50537 $abc$42206$n3237_1
.sym 50538 lm32_cpu.x_result[20]
.sym 50542 $abc$42206$n3623
.sym 50543 lm32_cpu.pc_f[18]
.sym 50544 $abc$42206$n3435_1
.sym 50545 $abc$42206$n2395
.sym 50546 sys_clk_$glb_clk
.sym 50547 lm32_cpu.rst_i_$glb_sr
.sym 50548 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 50549 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 50550 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 50551 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 50552 $abc$42206$n4270
.sym 50553 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 50554 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 50555 lm32_cpu.operand_m[18]
.sym 50556 $abc$42206$n7373
.sym 50557 $abc$42206$n3472
.sym 50558 spiflash_bitbang_en_storage_full
.sym 50559 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 50561 $abc$42206$n3624
.sym 50562 lm32_cpu.x_result[8]
.sym 50563 lm32_cpu.bypass_data_1[22]
.sym 50564 $abc$42206$n3659
.sym 50565 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 50566 $abc$42206$n3574_1
.sym 50567 shared_dat_r[30]
.sym 50568 lm32_cpu.x_result[22]
.sym 50569 lm32_cpu.x_result[18]
.sym 50570 $abc$42206$n4812
.sym 50572 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 50573 $abc$42206$n4296_1
.sym 50574 lm32_cpu.operand_m[28]
.sym 50575 lm32_cpu.pc_f[29]
.sym 50576 lm32_cpu.x_result[28]
.sym 50577 lm32_cpu.instruction_unit.instruction_d[13]
.sym 50578 $abc$42206$n4342
.sym 50579 lm32_cpu.store_operand_x[31]
.sym 50580 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 50581 $abc$42206$n3206_1
.sym 50582 lm32_cpu.store_operand_x[15]
.sym 50583 $abc$42206$n4188_1
.sym 50589 $abc$42206$n4812
.sym 50590 lm32_cpu.pc_x[23]
.sym 50591 lm32_cpu.m_result_sel_compare_m
.sym 50593 lm32_cpu.bypass_data_1[15]
.sym 50595 lm32_cpu.x_result[2]
.sym 50596 $abc$42206$n3478
.sym 50597 lm32_cpu.branch_target_d[28]
.sym 50598 lm32_cpu.bypass_data_1[20]
.sym 50599 $abc$42206$n3533_1
.sym 50602 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 50603 $abc$42206$n4812
.sym 50605 lm32_cpu.branch_target_d[26]
.sym 50609 $abc$42206$n4848
.sym 50610 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 50614 $abc$42206$n3441_1
.sym 50617 $abc$42206$n6034_1
.sym 50618 $abc$42206$n3242_1
.sym 50619 $abc$42206$n4448_1
.sym 50620 lm32_cpu.operand_m[18]
.sym 50622 lm32_cpu.operand_m[18]
.sym 50623 $abc$42206$n6034_1
.sym 50624 lm32_cpu.m_result_sel_compare_m
.sym 50629 lm32_cpu.bypass_data_1[15]
.sym 50635 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 50636 $abc$42206$n4812
.sym 50637 $abc$42206$n3533_1
.sym 50640 lm32_cpu.pc_x[23]
.sym 50641 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 50643 $abc$42206$n4848
.sym 50646 $abc$42206$n3441_1
.sym 50647 lm32_cpu.branch_target_d[28]
.sym 50649 $abc$42206$n4812
.sym 50653 $abc$42206$n3242_1
.sym 50654 $abc$42206$n4448_1
.sym 50655 lm32_cpu.x_result[2]
.sym 50658 lm32_cpu.branch_target_d[26]
.sym 50659 $abc$42206$n4812
.sym 50661 $abc$42206$n3478
.sym 50667 lm32_cpu.bypass_data_1[20]
.sym 50668 $abc$42206$n2400_$glb_ce
.sym 50669 sys_clk_$glb_clk
.sym 50670 lm32_cpu.rst_i_$glb_sr
.sym 50671 $abc$42206$n5079_1
.sym 50672 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 50673 $abc$42206$n4234_1
.sym 50674 $abc$42206$n4314
.sym 50675 $abc$42206$n6233
.sym 50676 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 50677 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 50678 lm32_cpu.bypass_data_1[18]
.sym 50679 $abc$42206$n6057_1
.sym 50680 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 50681 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 50683 lm32_cpu.x_result[29]
.sym 50684 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 50685 $abc$42206$n3533_1
.sym 50686 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 50687 lm32_cpu.bypass_data_1[10]
.sym 50688 $abc$42206$n3435_1
.sym 50689 $abc$42206$n4712_1
.sym 50691 lm32_cpu.eba[19]
.sym 50692 lm32_cpu.eba[12]
.sym 50693 $abc$42206$n4812
.sym 50694 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 50695 basesoc_bus_wishbone_dat_r[5]
.sym 50696 $abc$42206$n3242_1
.sym 50697 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 50698 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 50699 $abc$42206$n6232_1
.sym 50700 $abc$42206$n5288
.sym 50701 $abc$42206$n6037_1
.sym 50702 lm32_cpu.x_result[25]
.sym 50703 lm32_cpu.x_result[18]
.sym 50704 $abc$42206$n3242_1
.sym 50705 $abc$42206$n3225_1
.sym 50706 $abc$42206$n3237_1
.sym 50713 $abc$42206$n4203_1
.sym 50714 $abc$42206$n2396
.sym 50715 lm32_cpu.branch_target_x[11]
.sym 50716 lm32_cpu.x_result[28]
.sym 50717 $abc$42206$n3394
.sym 50718 lm32_cpu.eba[4]
.sym 50720 $abc$42206$n4712_1
.sym 50721 lm32_cpu.operand_m[28]
.sym 50722 $abc$42206$n4294
.sym 50723 lm32_cpu.x_result[30]
.sym 50724 $abc$42206$n6037_1
.sym 50726 $abc$42206$n3479_1
.sym 50727 lm32_cpu.m_result_sel_compare_m
.sym 50728 $abc$42206$n3242_1
.sym 50729 $abc$42206$n6034_1
.sym 50732 lm32_cpu.branch_target_x[8]
.sym 50733 $abc$42206$n4296_1
.sym 50735 lm32_cpu.pc_f[29]
.sym 50737 $abc$42206$n3435_1
.sym 50738 $abc$42206$n3483_1
.sym 50739 lm32_cpu.x_result[20]
.sym 50740 $abc$42206$n4205_1
.sym 50741 $abc$42206$n3237_1
.sym 50742 lm32_cpu.operand_m[20]
.sym 50743 lm32_cpu.eba[1]
.sym 50745 lm32_cpu.eba[1]
.sym 50746 $abc$42206$n4712_1
.sym 50747 lm32_cpu.branch_target_x[8]
.sym 50751 $abc$42206$n4294
.sym 50752 lm32_cpu.x_result[20]
.sym 50753 $abc$42206$n4296_1
.sym 50754 $abc$42206$n3242_1
.sym 50757 lm32_cpu.operand_m[28]
.sym 50759 lm32_cpu.m_result_sel_compare_m
.sym 50760 $abc$42206$n6034_1
.sym 50763 $abc$42206$n4712_1
.sym 50765 lm32_cpu.branch_target_x[11]
.sym 50766 lm32_cpu.eba[4]
.sym 50769 $abc$42206$n3242_1
.sym 50770 $abc$42206$n4203_1
.sym 50771 lm32_cpu.x_result[30]
.sym 50772 $abc$42206$n4205_1
.sym 50775 $abc$42206$n3394
.sym 50776 $abc$42206$n3435_1
.sym 50777 lm32_cpu.pc_f[29]
.sym 50782 $abc$42206$n6037_1
.sym 50783 lm32_cpu.m_result_sel_compare_m
.sym 50784 lm32_cpu.operand_m[20]
.sym 50787 $abc$42206$n3483_1
.sym 50788 $abc$42206$n3237_1
.sym 50789 $abc$42206$n3479_1
.sym 50790 lm32_cpu.x_result[28]
.sym 50791 $abc$42206$n2396
.sym 50792 sys_clk_$glb_clk
.sym 50793 lm32_cpu.rst_i_$glb_sr
.sym 50794 lm32_cpu.store_operand_x[12]
.sym 50795 $abc$42206$n4454
.sym 50796 lm32_cpu.store_operand_x[0]
.sym 50797 lm32_cpu.store_operand_x[31]
.sym 50798 lm32_cpu.store_operand_x[1]
.sym 50799 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 50800 lm32_cpu.store_operand_x[25]
.sym 50801 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 50802 $abc$42206$n6092_1
.sym 50803 lm32_cpu.x_result[21]
.sym 50804 $abc$42206$n5321_1
.sym 50806 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 50807 $abc$42206$n4611
.sym 50808 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 50809 $abc$42206$n4312
.sym 50810 $abc$42206$n4294
.sym 50811 lm32_cpu.bypass_data_1[18]
.sym 50812 $abc$42206$n4207_1
.sym 50813 storage_1[8][4]
.sym 50814 lm32_cpu.x_result[0]
.sym 50815 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 50816 lm32_cpu.bypass_data_1[30]
.sym 50817 $abc$42206$n4267_1
.sym 50818 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 50819 lm32_cpu.operand_m[20]
.sym 50820 lm32_cpu.instruction_unit.instruction_d[11]
.sym 50821 $abc$42206$n2396
.sym 50822 lm32_cpu.bypass_data_1[0]
.sym 50823 lm32_cpu.pc_f[26]
.sym 50824 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50825 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 50826 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50828 lm32_cpu.operand_m[20]
.sym 50829 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50835 lm32_cpu.m_result_sel_compare_m
.sym 50837 $abc$42206$n2396
.sym 50841 $abc$42206$n4251
.sym 50843 storage_1[6][1]
.sym 50847 $abc$42206$n4222_1
.sym 50848 lm32_cpu.x_result[28]
.sym 50850 $abc$42206$n4224
.sym 50853 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50854 storage_1[2][1]
.sym 50855 lm32_cpu.store_operand_x[0]
.sym 50856 $abc$42206$n3242_1
.sym 50858 $abc$42206$n4249_1
.sym 50860 lm32_cpu.operand_m[28]
.sym 50861 $abc$42206$n6037_1
.sym 50862 lm32_cpu.x_result[25]
.sym 50863 lm32_cpu.x_result[30]
.sym 50864 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 50868 $abc$42206$n4251
.sym 50869 $abc$42206$n3242_1
.sym 50870 lm32_cpu.x_result[25]
.sym 50871 $abc$42206$n4249_1
.sym 50877 lm32_cpu.x_result[28]
.sym 50880 lm32_cpu.x_result[28]
.sym 50881 $abc$42206$n3242_1
.sym 50882 $abc$42206$n4224
.sym 50883 $abc$42206$n4222_1
.sym 50889 lm32_cpu.x_result[25]
.sym 50892 lm32_cpu.store_operand_x[0]
.sym 50900 lm32_cpu.x_result[30]
.sym 50904 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 50905 storage_1[6][1]
.sym 50906 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50907 storage_1[2][1]
.sym 50911 lm32_cpu.m_result_sel_compare_m
.sym 50912 $abc$42206$n6037_1
.sym 50913 lm32_cpu.operand_m[28]
.sym 50914 $abc$42206$n2396
.sym 50915 sys_clk_$glb_clk
.sym 50916 lm32_cpu.rst_i_$glb_sr
.sym 50917 $abc$42206$n4490
.sym 50918 $abc$42206$n7263
.sym 50919 $abc$42206$n4487
.sym 50920 $abc$42206$n4475
.sym 50921 $abc$42206$n4476
.sym 50922 lm32_cpu.mc_arithmetic.cycles[0]
.sym 50923 lm32_cpu.mc_arithmetic.cycles[4]
.sym 50924 lm32_cpu.mc_arithmetic.cycles[5]
.sym 50925 storage_1[6][1]
.sym 50926 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 50928 csrbank2_value3_w[0]
.sym 50929 lm32_cpu.bypass_data_1[25]
.sym 50930 sram_bus_dat_w[6]
.sym 50931 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 50932 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 50933 $abc$42206$n7040
.sym 50934 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 50935 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 50936 lm32_cpu.bypass_data_1[8]
.sym 50937 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 50938 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 50939 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 50940 lm32_cpu.pc_f[23]
.sym 50941 lm32_cpu.store_operand_x[0]
.sym 50942 $abc$42206$n3435_1
.sym 50943 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 50944 $abc$42206$n4503_1
.sym 50945 $abc$42206$n6327_1
.sym 50947 $abc$42206$n2400
.sym 50949 lm32_cpu.x_result[30]
.sym 50959 lm32_cpu.x_result[1]
.sym 50960 $abc$42206$n3534_1
.sym 50961 lm32_cpu.operand_m[25]
.sym 50963 lm32_cpu.operand_m[30]
.sym 50964 lm32_cpu.operand_m[21]
.sym 50967 $abc$42206$n6034_1
.sym 50969 $abc$42206$n2124
.sym 50970 $abc$42206$n6037_1
.sym 50971 lm32_cpu.m_result_sel_compare_m
.sym 50972 lm32_cpu.x_result[25]
.sym 50974 $abc$42206$n3242_1
.sym 50976 $abc$42206$n3237_1
.sym 50977 $abc$42206$n4456
.sym 50979 $abc$42206$n4366
.sym 50981 lm32_cpu.x_result[12]
.sym 50984 lm32_cpu.operand_m[18]
.sym 50986 $abc$42206$n3547_1
.sym 50991 $abc$42206$n3534_1
.sym 50992 lm32_cpu.x_result[25]
.sym 50993 $abc$42206$n3237_1
.sym 50994 $abc$42206$n3547_1
.sym 50998 lm32_cpu.operand_m[21]
.sym 51004 $abc$42206$n6037_1
.sym 51005 lm32_cpu.m_result_sel_compare_m
.sym 51006 lm32_cpu.operand_m[30]
.sym 51009 lm32_cpu.x_result[1]
.sym 51010 $abc$42206$n3242_1
.sym 51011 $abc$42206$n4456
.sym 51015 $abc$42206$n6034_1
.sym 51017 lm32_cpu.m_result_sel_compare_m
.sym 51018 lm32_cpu.operand_m[25]
.sym 51021 lm32_cpu.operand_m[18]
.sym 51028 lm32_cpu.operand_m[25]
.sym 51029 lm32_cpu.m_result_sel_compare_m
.sym 51030 $abc$42206$n6037_1
.sym 51033 lm32_cpu.x_result[12]
.sym 51034 $abc$42206$n3242_1
.sym 51035 $abc$42206$n4366
.sym 51037 $abc$42206$n2124
.sym 51038 sys_clk_$glb_clk
.sym 51039 lm32_cpu.rst_i_$glb_sr
.sym 51042 $abc$42206$n7260
.sym 51043 $abc$42206$n7261
.sym 51044 $abc$42206$n7262
.sym 51045 $auto$alumacc.cc:474:replace_alu$4003.C[5]
.sym 51046 $abc$42206$n4491_1
.sym 51047 csrbank2_load2_w[5]
.sym 51048 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 51049 $abc$42206$n2089
.sym 51050 spiflash_clk
.sym 51052 $abc$42206$n5262_1
.sym 51053 $abc$42206$n3285_1
.sym 51054 lm32_cpu.operand_m[9]
.sym 51055 slave_sel_r[2]
.sym 51056 $abc$42206$n2089
.sym 51057 $abc$42206$n4917
.sym 51058 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 51059 $abc$42206$n6202
.sym 51060 lm32_cpu.mc_arithmetic.state[2]
.sym 51061 $abc$42206$n7023
.sym 51062 lm32_cpu.mc_arithmetic.state[1]
.sym 51063 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 51064 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 51065 $abc$42206$n4648_1
.sym 51066 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 51067 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 51068 sram_bus_dat_w[5]
.sym 51069 lm32_cpu.instruction_unit.instruction_d[8]
.sym 51070 lm32_cpu.mc_arithmetic.cycles[0]
.sym 51073 $abc$42206$n6218
.sym 51074 $abc$42206$n3206_1
.sym 51075 storage[5][7]
.sym 51081 lm32_cpu.load_store_unit.store_data_m[0]
.sym 51084 storage[9][3]
.sym 51085 $abc$42206$n5215
.sym 51086 $abc$42206$n6219_1
.sym 51087 lm32_cpu.x_result[1]
.sym 51088 grant
.sym 51090 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 51091 $abc$42206$n4024
.sym 51092 lm32_cpu.x_result[0]
.sym 51093 $abc$42206$n4464
.sym 51094 $abc$42206$n3435_1
.sym 51095 $abc$42206$n3237_1
.sym 51096 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51097 $abc$42206$n4003
.sym 51098 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51099 $abc$42206$n3242_1
.sym 51100 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 51102 $abc$42206$n3435_1
.sym 51103 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 51105 $abc$42206$n5214
.sym 51108 $abc$42206$n2127
.sym 51110 storage[13][3]
.sym 51114 lm32_cpu.load_store_unit.store_data_m[0]
.sym 51120 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51121 storage[13][3]
.sym 51122 storage[9][3]
.sym 51123 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51126 lm32_cpu.x_result[0]
.sym 51127 $abc$42206$n4464
.sym 51128 $abc$42206$n3242_1
.sym 51138 lm32_cpu.x_result[0]
.sym 51139 $abc$42206$n4024
.sym 51140 $abc$42206$n3435_1
.sym 51141 $abc$42206$n3237_1
.sym 51144 $abc$42206$n6219_1
.sym 51145 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 51146 $abc$42206$n5214
.sym 51147 $abc$42206$n5215
.sym 51150 lm32_cpu.x_result[1]
.sym 51151 $abc$42206$n3237_1
.sym 51152 $abc$42206$n4003
.sym 51153 $abc$42206$n3435_1
.sym 51156 grant
.sym 51158 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 51159 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 51160 $abc$42206$n2127
.sym 51161 sys_clk_$glb_clk
.sym 51162 lm32_cpu.rst_i_$glb_sr
.sym 51163 $abc$42206$n6213_1
.sym 51164 $abc$42206$n4503_1
.sym 51165 $abc$42206$n7259
.sym 51166 $abc$42206$n4504_1
.sym 51167 storage_1[15][7]
.sym 51168 storage_1[15][1]
.sym 51169 $abc$42206$n5209
.sym 51170 storage_1[15][0]
.sym 51171 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 51172 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 51173 csrbank2_value2_w[1]
.sym 51175 lm32_cpu.x_result[1]
.sym 51176 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 51177 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51178 $abc$42206$n6318
.sym 51179 $abc$42206$n4024
.sym 51181 $abc$42206$n5215
.sym 51182 $abc$42206$n3435_1
.sym 51183 lm32_cpu.x_result[1]
.sym 51184 lm32_cpu.mc_arithmetic.a[10]
.sym 51185 $abc$42206$n3285_1
.sym 51186 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51187 basesoc_bus_wishbone_dat_r[5]
.sym 51189 $abc$42206$n5402_1
.sym 51190 $abc$42206$n5432_1
.sym 51192 $abc$42206$n5209
.sym 51194 $abc$42206$n2349
.sym 51195 lm32_cpu.mc_arithmetic.state[2]
.sym 51196 $abc$42206$n5288
.sym 51197 $abc$42206$n6210
.sym 51198 $abc$42206$n2195
.sym 51206 sram_bus_dat_w[0]
.sym 51209 $abc$42206$n3288_1
.sym 51210 sram_bus_dat_w[7]
.sym 51211 sram_bus_dat_w[5]
.sym 51216 spiflash_i
.sym 51223 spiflash_miso
.sym 51224 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 51225 storage_1[11][1]
.sym 51227 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 51229 lm32_cpu.instruction_unit.instruction_d[8]
.sym 51230 $abc$42206$n4552_1
.sym 51231 $abc$42206$n7054
.sym 51232 sram_bus_adr[3]
.sym 51233 storage_1[15][1]
.sym 51234 $abc$42206$n3206_1
.sym 51235 slave_sel[1]
.sym 51239 lm32_cpu.instruction_unit.instruction_d[8]
.sym 51246 sram_bus_dat_w[0]
.sym 51249 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 51250 storage_1[11][1]
.sym 51251 storage_1[15][1]
.sym 51252 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 51256 sram_bus_dat_w[7]
.sym 51264 sram_bus_dat_w[5]
.sym 51267 spiflash_miso
.sym 51269 $abc$42206$n4552_1
.sym 51274 $abc$42206$n3288_1
.sym 51276 sram_bus_adr[3]
.sym 51279 spiflash_i
.sym 51281 $abc$42206$n3206_1
.sym 51282 slave_sel[1]
.sym 51283 $abc$42206$n7054
.sym 51284 sys_clk_$glb_clk
.sym 51286 $abc$42206$n5440_1
.sym 51287 $abc$42206$n6244_1
.sym 51288 spiflash_bus_ack
.sym 51289 $abc$42206$n6357_1
.sym 51290 $abc$42206$n6212
.sym 51291 $abc$42206$n6269_1
.sym 51292 $abc$42206$n3287_1
.sym 51293 $abc$42206$n2092
.sym 51294 $abc$42206$n5609_1
.sym 51297 sram_bus_dat_w[0]
.sym 51298 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51299 $abc$42206$n6275
.sym 51300 sram_bus_dat_w[0]
.sym 51301 $abc$42206$n6241_1
.sym 51302 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 51303 $abc$42206$n5258_1
.sym 51304 sram_bus_dat_w[7]
.sym 51306 $abc$42206$n5216
.sym 51307 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 51308 csrbank0_bus_errors1_w[4]
.sym 51309 $abc$42206$n3437_1
.sym 51310 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 51311 sys_rst
.sym 51312 csrbank2_ev_enable0_w
.sym 51313 interface2_bank_bus_dat_r[5]
.sym 51315 $abc$42206$n3289_1
.sym 51316 $abc$42206$n7415
.sym 51317 $abc$42206$n7054
.sym 51318 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51320 $abc$42206$n4551
.sym 51321 $abc$42206$n2327
.sym 51327 $abc$42206$n6202
.sym 51329 basesoc_uart_tx_old_trigger
.sym 51330 $abc$42206$n6206
.sym 51332 spiflash_bitbang_storage_full[1]
.sym 51334 $abc$42206$n4614_1
.sym 51336 sram_bus_adr[2]
.sym 51337 csrbank0_bus_errors2_w[5]
.sym 51339 $abc$42206$n3289_1
.sym 51340 csrbank3_txfull_w
.sym 51341 $abc$42206$n62
.sym 51343 spiflash_clk1
.sym 51345 $abc$42206$n4549
.sym 51354 $abc$42206$n6357_1
.sym 51355 spiflash_i
.sym 51357 spiflash_bitbang_en_storage_full
.sym 51363 spiflash_i
.sym 51366 spiflash_bitbang_en_storage_full
.sym 51367 spiflash_clk1
.sym 51368 spiflash_bitbang_storage_full[1]
.sym 51372 csrbank3_txfull_w
.sym 51378 csrbank0_bus_errors2_w[5]
.sym 51379 sram_bus_adr[2]
.sym 51380 $abc$42206$n62
.sym 51381 $abc$42206$n4549
.sym 51387 spiflash_i
.sym 51390 $abc$42206$n3289_1
.sym 51391 sram_bus_adr[2]
.sym 51396 $abc$42206$n6202
.sym 51397 $abc$42206$n4614_1
.sym 51398 $abc$42206$n6357_1
.sym 51399 $abc$42206$n6206
.sym 51403 csrbank3_txfull_w
.sym 51405 basesoc_uart_tx_old_trigger
.sym 51407 sys_clk_$glb_clk
.sym 51408 sys_rst_$glb_sr
.sym 51409 $abc$42206$n5439_1
.sym 51410 $abc$42206$n5407
.sym 51411 basesoc_bus_wishbone_dat_r[7]
.sym 51412 interface0_bank_bus_dat_r[5]
.sym 51413 $abc$42206$n5288
.sym 51414 $abc$42206$n5866_1
.sym 51415 $abc$42206$n4545
.sym 51416 interface0_bank_bus_dat_r[0]
.sym 51417 lm32_cpu.mc_arithmetic.b[0]
.sym 51418 $abc$42206$n6269_1
.sym 51421 sram_bus_we
.sym 51422 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51423 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51424 $abc$42206$n6206
.sym 51425 interface3_bank_bus_dat_r[6]
.sym 51426 $abc$42206$n4641
.sym 51427 storage_1[11][7]
.sym 51428 $abc$42206$n5085_1
.sym 51429 $abc$42206$n5085_1
.sym 51430 $abc$42206$n6244_1
.sym 51431 $abc$42206$n5258_1
.sym 51432 sram_bus_adr[2]
.sym 51433 spiflash_bus_ack
.sym 51435 $abc$42206$n2323
.sym 51436 storage[9][0]
.sym 51437 $abc$42206$n4638_1
.sym 51438 csrbank2_reload0_w[5]
.sym 51439 $abc$42206$n4543
.sym 51440 sram_bus_dat_w[0]
.sym 51441 $abc$42206$n4646_1
.sym 51442 $abc$42206$n6327_1
.sym 51443 interface4_bank_bus_dat_r[5]
.sym 51444 $abc$42206$n2400
.sym 51450 spiflash_bitbang_storage_full[1]
.sym 51451 $abc$42206$n3290_1
.sym 51452 sram_bus_adr[2]
.sym 51453 interface1_bank_bus_dat_r[0]
.sym 51454 $abc$42206$n4672_1
.sym 51455 $abc$42206$n4551
.sym 51456 interface3_bank_bus_dat_r[0]
.sym 51459 $abc$42206$n5431_1
.sym 51460 $abc$42206$n5432_1
.sym 51461 $abc$42206$n5402_1
.sym 51462 sram_bus_adr[3]
.sym 51463 $abc$42206$n66
.sym 51464 $abc$42206$n5866_1
.sym 51465 $abc$42206$n5860_1
.sym 51466 $abc$42206$n5433
.sym 51467 $abc$42206$n5957
.sym 51469 spiflash_bitbang_en_storage_full
.sym 51470 $abc$42206$n4638_1
.sym 51471 $abc$42206$n4549
.sym 51473 interface0_bank_bus_dat_r[0]
.sym 51474 csrbank0_bus_errors1_w[4]
.sym 51475 $abc$42206$n3289_1
.sym 51476 spiflash_bitbang_storage_full[0]
.sym 51477 $abc$42206$n5852_1
.sym 51480 $abc$42206$n5401
.sym 51483 $abc$42206$n5860_1
.sym 51484 $abc$42206$n5866_1
.sym 51485 $abc$42206$n5852_1
.sym 51489 $abc$42206$n4551
.sym 51490 $abc$42206$n66
.sym 51491 csrbank0_bus_errors1_w[4]
.sym 51492 $abc$42206$n4638_1
.sym 51496 $abc$42206$n5957
.sym 51501 spiflash_bitbang_storage_full[0]
.sym 51502 $abc$42206$n3289_1
.sym 51503 $abc$42206$n5401
.sym 51504 $abc$42206$n4672_1
.sym 51507 interface3_bank_bus_dat_r[0]
.sym 51508 interface1_bank_bus_dat_r[0]
.sym 51509 $abc$42206$n5852_1
.sym 51510 interface0_bank_bus_dat_r[0]
.sym 51513 $abc$42206$n5432_1
.sym 51514 $abc$42206$n5431_1
.sym 51515 $abc$42206$n3290_1
.sym 51516 $abc$42206$n5433
.sym 51519 spiflash_bitbang_storage_full[1]
.sym 51520 spiflash_bitbang_en_storage_full
.sym 51521 $abc$42206$n5402_1
.sym 51522 $abc$42206$n4549
.sym 51525 sram_bus_adr[3]
.sym 51526 sram_bus_adr[2]
.sym 51528 $abc$42206$n3289_1
.sym 51530 sys_clk_$glb_clk
.sym 51531 sys_rst_$glb_sr
.sym 51532 $abc$42206$n5411_1
.sym 51533 $abc$42206$n2337
.sym 51534 $abc$42206$n7606
.sym 51535 $abc$42206$n2319
.sym 51536 $abc$42206$n4665
.sym 51537 $abc$42206$n4664_1
.sym 51538 $abc$42206$n6248_1
.sym 51539 $abc$42206$n2339
.sym 51540 lm32_cpu.mc_arithmetic.b[19]
.sym 51541 $abc$42206$n5429
.sym 51543 sys_clk
.sym 51544 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 51545 $abc$42206$n5431_1
.sym 51546 sram_bus_adr[2]
.sym 51547 $abc$42206$n56
.sym 51548 $abc$42206$n5442
.sym 51549 $abc$42206$n5408_1
.sym 51550 $abc$42206$n4629
.sym 51551 interface0_bank_bus_dat_r[7]
.sym 51552 $abc$42206$n4641
.sym 51553 $abc$42206$n4620_1
.sym 51554 $abc$42206$n5851_1
.sym 51555 $abc$42206$n2313
.sym 51556 $abc$42206$n6247
.sym 51557 $abc$42206$n4549
.sym 51558 $abc$42206$n4644_1
.sym 51559 sram_bus_adr[4]
.sym 51560 $abc$42206$n2149
.sym 51561 $abc$42206$n4546_1
.sym 51562 $abc$42206$n5321_1
.sym 51563 sram_bus_adr[3]
.sym 51564 sram_bus_adr[4]
.sym 51565 $abc$42206$n5411_1
.sym 51566 storage[8][2]
.sym 51567 $abc$42206$n2336
.sym 51575 sram_bus_adr[2]
.sym 51577 $abc$42206$n4546_1
.sym 51579 $abc$42206$n5258_1
.sym 51580 $abc$42206$n4641
.sym 51581 $abc$42206$n4549
.sym 51583 sys_rst
.sym 51586 $abc$42206$n5866_1
.sym 51587 sram_bus_adr[3]
.sym 51591 $abc$42206$n2353
.sym 51595 $abc$42206$n4672_1
.sym 51597 $abc$42206$n4629
.sym 51600 sram_bus_dat_w[0]
.sym 51601 $abc$42206$n4552_1
.sym 51602 sram_bus_we
.sym 51606 $abc$42206$n5258_1
.sym 51614 $abc$42206$n4629
.sym 51615 sram_bus_we
.sym 51619 $abc$42206$n4641
.sym 51627 sram_bus_dat_w[0]
.sym 51631 sram_bus_adr[3]
.sym 51632 sram_bus_adr[2]
.sym 51633 $abc$42206$n4552_1
.sym 51636 sram_bus_adr[3]
.sym 51637 sram_bus_adr[2]
.sym 51639 $abc$42206$n4546_1
.sym 51642 $abc$42206$n5866_1
.sym 51648 sys_rst
.sym 51649 $abc$42206$n4672_1
.sym 51650 $abc$42206$n4549
.sym 51651 sram_bus_we
.sym 51652 $abc$42206$n2353
.sym 51653 sys_clk_$glb_clk
.sym 51654 sys_rst_$glb_sr
.sym 51655 $abc$42206$n2149
.sym 51656 lm32_cpu.mc_arithmetic.state[1]
.sym 51657 csrbank2_reload0_w[5]
.sym 51658 csrbank2_reload0_w[7]
.sym 51659 csrbank2_reload0_w[6]
.sym 51660 $abc$42206$n6361_1
.sym 51661 $abc$42206$n4635
.sym 51662 $abc$42206$n2195
.sym 51663 $abc$42206$n4551
.sym 51664 $abc$42206$n6324
.sym 51668 interface3_bank_bus_dat_r[3]
.sym 51669 $abc$42206$n7415
.sym 51670 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 51671 sys_rst
.sym 51672 csrbank0_scratch0_w[0]
.sym 51673 $abc$42206$n4620_1
.sym 51674 $abc$42206$n4548_1
.sym 51675 sys_rst
.sym 51676 $abc$42206$n7618
.sym 51677 $abc$42206$n4551
.sym 51678 $abc$42206$n6330
.sym 51679 $abc$42206$n4646_1
.sym 51680 csrbank2_reload0_w[6]
.sym 51681 csrbank2_value1_w[0]
.sym 51682 $abc$42206$n3290_1
.sym 51683 $abc$42206$n4632_1
.sym 51684 $abc$42206$n4635
.sym 51685 $abc$42206$n2327
.sym 51686 $abc$42206$n4545
.sym 51687 lm32_cpu.mc_arithmetic.state[2]
.sym 51688 $abc$42206$n2349
.sym 51689 csrbank2_load2_w[7]
.sym 51690 $abc$42206$n2195
.sym 51699 sram_bus_adr[2]
.sym 51705 sram_bus_dat_w[7]
.sym 51707 $abc$42206$n2319
.sym 51711 $abc$42206$n4543
.sym 51714 $abc$42206$n4638_1
.sym 51717 $abc$42206$n4549
.sym 51718 csrbank2_value2_w[1]
.sym 51719 sram_bus_adr[4]
.sym 51721 $abc$42206$n4546_1
.sym 51723 sram_bus_adr[3]
.sym 51724 sram_bus_dat_w[1]
.sym 51730 sram_bus_dat_w[1]
.sym 51736 sram_bus_dat_w[7]
.sym 51741 $abc$42206$n4546_1
.sym 51742 sram_bus_adr[2]
.sym 51743 sram_bus_adr[3]
.sym 51749 sram_bus_adr[4]
.sym 51750 $abc$42206$n4638_1
.sym 51755 $abc$42206$n4543
.sym 51756 sram_bus_adr[4]
.sym 51762 csrbank2_value2_w[1]
.sym 51766 sram_bus_adr[4]
.sym 51768 $abc$42206$n4549
.sym 51771 sram_bus_adr[2]
.sym 51772 sram_bus_adr[3]
.sym 51773 $abc$42206$n4549
.sym 51775 $abc$42206$n2319
.sym 51776 sys_clk_$glb_clk
.sym 51777 sys_rst_$glb_sr
.sym 51778 $abc$42206$n4632_1
.sym 51779 $abc$42206$n2327
.sym 51780 $abc$42206$n6246_1
.sym 51781 storage[7][2]
.sym 51782 $abc$42206$n4643
.sym 51783 $abc$42206$n2336
.sym 51784 storage[7][5]
.sym 51785 $abc$42206$n6265_1
.sym 51786 $abc$42206$n3312_1
.sym 51790 $abc$42206$n6333_1
.sym 51791 $abc$42206$n4635
.sym 51792 basesoc_uart_phy_tx_reg[3]
.sym 51794 $abc$42206$n3325_1
.sym 51795 $abc$42206$n3437_1
.sym 51796 $abc$42206$n3304_1
.sym 51797 $abc$42206$n2149
.sym 51798 $abc$42206$n6365_1
.sym 51799 sys_rst
.sym 51800 sram_bus_dat_w[5]
.sym 51801 $abc$42206$n3437_1
.sym 51802 $abc$42206$n5315_1
.sym 51803 $abc$42206$n4643
.sym 51804 csrbank2_reload0_w[7]
.sym 51805 basesoc_timer0_value[14]
.sym 51806 csrbank2_reload0_w[6]
.sym 51807 csrbank2_value0_w[0]
.sym 51808 $abc$42206$n4551
.sym 51809 sys_rst
.sym 51810 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51811 $abc$42206$n4632_1
.sym 51812 interface2_bank_bus_dat_r[5]
.sym 51813 $abc$42206$n2327
.sym 51819 csrbank2_reload2_w[1]
.sym 51820 $abc$42206$n5316_1
.sym 51823 $abc$42206$n4552_1
.sym 51825 sram_bus_adr[2]
.sym 51826 $abc$42206$n5327_1
.sym 51829 sram_bus_adr[4]
.sym 51830 basesoc_timer0_zero_trigger
.sym 51833 sram_bus_adr[3]
.sym 51834 $abc$42206$n4641
.sym 51836 sram_bus_dat_w[7]
.sym 51837 $abc$42206$n2174
.sym 51840 csrbank2_load0_w[0]
.sym 51843 csrbank2_value3_w[0]
.sym 51844 csrbank2_value1_w[1]
.sym 51845 $abc$42206$n6246_1
.sym 51846 $abc$42206$n4545
.sym 51847 $abc$42206$n4643
.sym 51850 sram_bus_dat_w[0]
.sym 51852 $abc$42206$n4552_1
.sym 51853 csrbank2_load0_w[0]
.sym 51854 $abc$42206$n4545
.sym 51855 $abc$42206$n6246_1
.sym 51858 csrbank2_value3_w[0]
.sym 51859 sram_bus_adr[2]
.sym 51860 $abc$42206$n5316_1
.sym 51861 basesoc_timer0_zero_trigger
.sym 51864 $abc$42206$n4641
.sym 51865 sram_bus_adr[4]
.sym 51870 sram_bus_adr[4]
.sym 51871 sram_bus_adr[2]
.sym 51872 sram_bus_adr[3]
.sym 51873 $abc$42206$n4552_1
.sym 51877 $abc$42206$n5316_1
.sym 51878 sram_bus_adr[2]
.sym 51879 sram_bus_adr[3]
.sym 51882 sram_bus_dat_w[7]
.sym 51888 sram_bus_dat_w[0]
.sym 51894 $abc$42206$n4643
.sym 51895 csrbank2_reload2_w[1]
.sym 51896 $abc$42206$n5327_1
.sym 51897 csrbank2_value1_w[1]
.sym 51898 $abc$42206$n2174
.sym 51899 sys_clk_$glb_clk
.sym 51900 sys_rst_$glb_sr
.sym 51901 basesoc_timer0_value[16]
.sym 51902 $abc$42206$n6258_1
.sym 51903 $abc$42206$n6304
.sym 51904 interface2_bank_bus_dat_r[5]
.sym 51905 $abc$42206$n6259_1
.sym 51906 $abc$42206$n4630_1
.sym 51907 $abc$42206$n5116_1
.sym 51908 $abc$42206$n5367
.sym 51913 sram_bus_adr[2]
.sym 51914 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 51916 $abc$42206$n6329_1
.sym 51917 basesoc_uart_phy_tx_busy
.sym 51918 $abc$42206$n6265_1
.sym 51919 $abc$42206$n4628_1
.sym 51920 $abc$42206$n4632_1
.sym 51921 $abc$42206$n5321_1
.sym 51923 $abc$42206$n5315_1
.sym 51924 $abc$42206$n4641
.sym 51925 $abc$42206$n5325_1
.sym 51926 basesoc_timer0_value[7]
.sym 51928 $abc$42206$n4630_1
.sym 51929 $abc$42206$n4646_1
.sym 51930 $abc$42206$n5116_1
.sym 51931 csrbank2_reload0_w[5]
.sym 51932 sram_bus_adr[4]
.sym 51933 sram_bus_dat_w[0]
.sym 51934 basesoc_timer0_value[16]
.sym 51935 basesoc_timer0_zero_trigger
.sym 51936 $abc$42206$n2400
.sym 51943 $abc$42206$n5331_1
.sym 51944 basesoc_timer0_value[1]
.sym 51945 $abc$42206$n5321_1
.sym 51948 basesoc_timer0_value[9]
.sym 51949 csrbank2_reload0_w[5]
.sym 51950 $abc$42206$n5378_1
.sym 51953 basesoc_timer0_zero_trigger
.sym 51955 $abc$42206$n5698
.sym 51956 basesoc_timer0_value[6]
.sym 51957 $abc$42206$n5330_1
.sym 51958 csrbank2_value0_w[1]
.sym 51960 $abc$42206$n5326_1
.sym 51961 $abc$42206$n5379
.sym 51962 csrbank2_value0_w[6]
.sym 51968 basesoc_timer0_value[17]
.sym 51969 $abc$42206$n2333
.sym 51970 csrbank2_value2_w[6]
.sym 51971 $abc$42206$n5321_1
.sym 51977 basesoc_timer0_value[1]
.sym 51981 $abc$42206$n5321_1
.sym 51982 csrbank2_value0_w[1]
.sym 51983 $abc$42206$n5331_1
.sym 51984 $abc$42206$n5330_1
.sym 51987 csrbank2_value0_w[6]
.sym 51988 $abc$42206$n5378_1
.sym 51989 $abc$42206$n5321_1
.sym 51990 $abc$42206$n5379
.sym 51995 csrbank2_value2_w[6]
.sym 51996 $abc$42206$n5326_1
.sym 52000 basesoc_timer0_value[6]
.sym 52007 basesoc_timer0_value[17]
.sym 52013 basesoc_timer0_value[9]
.sym 52018 basesoc_timer0_zero_trigger
.sym 52019 csrbank2_reload0_w[5]
.sym 52020 $abc$42206$n5698
.sym 52021 $abc$42206$n2333
.sym 52022 sys_clk_$glb_clk
.sym 52023 sys_rst_$glb_sr
.sym 52024 csrbank2_value2_w[0]
.sym 52025 csrbank2_value0_w[7]
.sym 52026 csrbank2_value0_w[0]
.sym 52027 $abc$42206$n5371_1
.sym 52028 $abc$42206$n5389
.sym 52029 csrbank2_value1_w[0]
.sym 52030 $abc$42206$n5325_1
.sym 52031 $abc$42206$n5370_1
.sym 52032 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 52035 sys_clk
.sym 52036 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 52038 $abc$42206$n5134
.sym 52039 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 52041 basesoc_timer0_zero_trigger
.sym 52042 $abc$42206$n6955
.sym 52044 $abc$42206$n4629
.sym 52045 $abc$42206$n5704
.sym 52046 $abc$42206$n4551
.sym 52047 $abc$42206$n5331_1
.sym 52048 storage[10][2]
.sym 52049 $abc$42206$n4632_1
.sym 52050 csrbank2_load2_w[0]
.sym 52051 sram_bus_adr[4]
.sym 52052 sram_bus_adr[4]
.sym 52053 basesoc_timer0_value[13]
.sym 52054 $abc$42206$n4630_1
.sym 52055 basesoc_timer0_value[2]
.sym 52057 $abc$42206$n5368
.sym 52058 csrbank2_value0_w[5]
.sym 52059 $abc$42206$n5321_1
.sym 52065 csrbank2_reload2_w[6]
.sym 52066 $abc$42206$n4662_1
.sym 52067 basesoc_timer0_value[3]
.sym 52069 basesoc_timer0_value[13]
.sym 52070 basesoc_timer0_value[0]
.sym 52071 basesoc_timer0_value[15]
.sym 52073 $abc$42206$n4643
.sym 52075 basesoc_timer0_value[14]
.sym 52077 csrbank2_reload2_w[5]
.sym 52079 basesoc_timer0_value[2]
.sym 52080 basesoc_timer0_value[1]
.sym 52081 $abc$42206$n4659
.sym 52082 basesoc_timer0_value[5]
.sym 52083 $abc$42206$n2333
.sym 52084 $abc$42206$n4660_1
.sym 52085 csrbank2_value1_w[6]
.sym 52086 basesoc_timer0_value[12]
.sym 52088 basesoc_timer0_zero_trigger
.sym 52091 $abc$42206$n5327_1
.sym 52094 $abc$42206$n5746
.sym 52096 $abc$42206$n4661
.sym 52098 csrbank2_reload2_w[6]
.sym 52099 $abc$42206$n5327_1
.sym 52100 csrbank2_value1_w[6]
.sym 52101 $abc$42206$n4643
.sym 52106 basesoc_timer0_value[5]
.sym 52113 basesoc_timer0_value[14]
.sym 52116 basesoc_timer0_value[2]
.sym 52117 basesoc_timer0_value[3]
.sym 52118 basesoc_timer0_value[0]
.sym 52119 basesoc_timer0_value[1]
.sym 52122 $abc$42206$n5746
.sym 52123 csrbank2_reload2_w[5]
.sym 52125 basesoc_timer0_zero_trigger
.sym 52128 $abc$42206$n4662_1
.sym 52129 $abc$42206$n4659
.sym 52130 $abc$42206$n4660_1
.sym 52131 $abc$42206$n4661
.sym 52137 basesoc_timer0_value[12]
.sym 52140 basesoc_timer0_value[12]
.sym 52141 basesoc_timer0_value[15]
.sym 52142 basesoc_timer0_value[14]
.sym 52143 basesoc_timer0_value[13]
.sym 52144 $abc$42206$n2333
.sym 52145 sys_clk_$glb_clk
.sym 52146 sys_rst_$glb_sr
.sym 52147 basesoc_timer0_value[7]
.sym 52148 $abc$42206$n5364
.sym 52149 $abc$42206$n5361
.sym 52150 basesoc_timer0_value[20]
.sym 52151 $abc$42206$n5128_1
.sym 52152 $abc$42206$n5362
.sym 52153 $abc$42206$n5363
.sym 52154 $abc$42206$n5142_1
.sym 52156 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 52158 basesoc_timer0_value[9]
.sym 52159 csrbank2_reload2_w[6]
.sym 52160 $abc$42206$n6305_1
.sym 52161 sram_bus_dat_w[1]
.sym 52164 $abc$42206$n4637
.sym 52165 sram_bus_dat_w[4]
.sym 52166 sram_bus_dat_w[6]
.sym 52167 $abc$42206$n6318
.sym 52168 basesoc_timer0_value[1]
.sym 52170 $abc$42206$n4662_1
.sym 52171 csrbank2_load0_w[2]
.sym 52172 $abc$42206$n4635
.sym 52173 csrbank2_load2_w[7]
.sym 52174 csrbank2_reload2_w[7]
.sym 52175 $abc$42206$n5389
.sym 52176 $abc$42206$n4646_1
.sym 52177 csrbank2_value1_w[0]
.sym 52178 $abc$42206$n5372
.sym 52179 csrbank2_load0_w[5]
.sym 52180 $abc$42206$n2349
.sym 52181 basesoc_timer0_value[2]
.sym 52188 $abc$42206$n5369
.sym 52189 $abc$42206$n4640_1
.sym 52190 $abc$42206$n2333
.sym 52192 csrbank2_reload1_w[5]
.sym 52195 basesoc_timer0_value[21]
.sym 52198 csrbank2_value3_w[5]
.sym 52199 $abc$42206$n5321_1
.sym 52201 $abc$42206$n5315_1
.sym 52202 $abc$42206$n5749
.sym 52204 basesoc_timer0_value[23]
.sym 52206 basesoc_timer0_zero_trigger
.sym 52207 csrbank2_reload2_w[6]
.sym 52214 basesoc_timer0_value[22]
.sym 52215 basesoc_timer0_value[20]
.sym 52216 basesoc_timer0_value[4]
.sym 52218 csrbank2_value0_w[5]
.sym 52221 csrbank2_reload1_w[5]
.sym 52222 $abc$42206$n4640_1
.sym 52223 $abc$42206$n5321_1
.sym 52224 csrbank2_value0_w[5]
.sym 52227 basesoc_timer0_value[4]
.sym 52233 $abc$42206$n5369
.sym 52235 $abc$42206$n5315_1
.sym 52236 csrbank2_value3_w[5]
.sym 52241 basesoc_timer0_value[21]
.sym 52245 basesoc_timer0_value[20]
.sym 52246 basesoc_timer0_value[21]
.sym 52247 basesoc_timer0_value[23]
.sym 52248 basesoc_timer0_value[22]
.sym 52251 csrbank2_reload2_w[6]
.sym 52252 basesoc_timer0_zero_trigger
.sym 52253 $abc$42206$n5749
.sym 52260 basesoc_timer0_value[22]
.sym 52264 basesoc_timer0_value[20]
.sym 52267 $abc$42206$n2333
.sym 52268 sys_clk_$glb_clk
.sym 52269 sys_rst_$glb_sr
.sym 52270 basesoc_timer0_value[23]
.sym 52271 interface2_bank_bus_dat_r[7]
.sym 52272 basesoc_timer0_value[13]
.sym 52273 basesoc_timer0_value[2]
.sym 52274 $abc$42206$n5160
.sym 52275 $abc$42206$n5387_1
.sym 52276 $abc$42206$n5148_1
.sym 52277 basesoc_timer0_value[29]
.sym 52278 lm32_cpu.mc_arithmetic.p[19]
.sym 52283 $abc$42206$n4551
.sym 52284 sram_bus_dat_w[7]
.sym 52285 sys_rst
.sym 52286 csrbank2_reload1_w[2]
.sym 52287 csrbank2_reload1_w[5]
.sym 52288 csrbank2_reload1_w[5]
.sym 52289 basesoc_uart_phy_tx_busy
.sym 52290 csrbank2_load1_w[4]
.sym 52293 $abc$42206$n5743
.sym 52294 csrbank2_en0_w
.sym 52295 csrbank2_reload3_w[4]
.sym 52297 $abc$42206$n5722
.sym 52300 $abc$42206$n4629
.sym 52301 csrbank2_reload0_w[0]
.sym 52302 sram_bus_dat_w[4]
.sym 52303 csrbank2_reload0_w[1]
.sym 52304 sram_bus_dat_w[3]
.sym 52311 $abc$42206$n5689
.sym 52313 $abc$42206$n2333
.sym 52315 basesoc_timer0_value[31]
.sym 52316 basesoc_timer0_zero_trigger
.sym 52318 basesoc_timer0_value[3]
.sym 52319 $abc$42206$n5315_1
.sym 52320 csrbank2_reload0_w[2]
.sym 52321 sram_bus_adr[4]
.sym 52322 $abc$42206$n6265_1
.sym 52323 csrbank2_value0_w[3]
.sym 52324 $abc$42206$n5353
.sym 52325 $abc$42206$n5321_1
.sym 52326 csrbank2_value3_w[7]
.sym 52327 basesoc_timer0_value[24]
.sym 52333 $abc$42206$n5352
.sym 52334 basesoc_timer0_value[29]
.sym 52338 basesoc_timer0_value[2]
.sym 52344 basesoc_timer0_value[24]
.sym 52350 csrbank2_value0_w[3]
.sym 52351 $abc$42206$n5352
.sym 52352 $abc$42206$n5321_1
.sym 52353 $abc$42206$n5353
.sym 52357 basesoc_timer0_value[29]
.sym 52365 basesoc_timer0_value[2]
.sym 52369 basesoc_timer0_value[3]
.sym 52374 basesoc_timer0_zero_trigger
.sym 52375 $abc$42206$n5689
.sym 52377 csrbank2_reload0_w[2]
.sym 52380 $abc$42206$n6265_1
.sym 52381 $abc$42206$n5315_1
.sym 52382 csrbank2_value3_w[7]
.sym 52383 sram_bus_adr[4]
.sym 52387 basesoc_timer0_value[31]
.sym 52390 $abc$42206$n2333
.sym 52391 sys_clk_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52393 $abc$42206$n5395
.sym 52394 csrbank2_value1_w[5]
.sym 52395 $abc$42206$n5102
.sym 52396 $abc$42206$n5372
.sym 52397 $abc$42206$n5393_1
.sym 52398 csrbank2_value1_w[7]
.sym 52399 csrbank2_value2_w[7]
.sym 52400 $abc$42206$n5683
.sym 52405 $abc$42206$n5957
.sym 52407 $PACKER_VCC_NET_$glb_clk
.sym 52409 $abc$42206$n5752
.sym 52412 basesoc_timer0_value[23]
.sym 52413 csrbank2_value0_w[2]
.sym 52414 csrbank2_reload3_w[5]
.sym 52415 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 52416 basesoc_timer0_value[13]
.sym 52419 basesoc_timer0_zero_trigger
.sym 52423 csrbank2_load0_w[7]
.sym 52426 csrbank2_value2_w[5]
.sym 52428 $abc$42206$n2400
.sym 52434 csrbank2_reload1_w[7]
.sym 52435 $abc$42206$n4640_1
.sym 52436 $abc$42206$n2315
.sym 52437 $abc$42206$n4653
.sym 52438 sram_bus_dat_w[2]
.sym 52439 $abc$42206$n5315_1
.sym 52440 $abc$42206$n4637
.sym 52441 csrbank2_value3_w[1]
.sym 52447 basesoc_timer0_zero_trigger
.sym 52449 $abc$42206$n4658_1
.sym 52454 $abc$42206$n5767
.sym 52455 csrbank2_reload3_w[4]
.sym 52458 sram_bus_dat_w[5]
.sym 52462 sram_bus_dat_w[4]
.sym 52463 csrbank2_reload0_w[1]
.sym 52464 sram_bus_dat_w[3]
.sym 52469 sram_bus_dat_w[2]
.sym 52473 sram_bus_dat_w[3]
.sym 52479 $abc$42206$n4637
.sym 52480 $abc$42206$n5315_1
.sym 52481 csrbank2_reload0_w[1]
.sym 52482 csrbank2_value3_w[1]
.sym 52486 basesoc_timer0_zero_trigger
.sym 52487 csrbank2_reload3_w[4]
.sym 52488 $abc$42206$n5767
.sym 52492 $abc$42206$n4640_1
.sym 52493 csrbank2_reload1_w[7]
.sym 52498 $abc$42206$n4658_1
.sym 52499 $abc$42206$n4653
.sym 52504 sram_bus_dat_w[5]
.sym 52511 sram_bus_dat_w[4]
.sym 52513 $abc$42206$n2315
.sym 52514 sys_clk_$glb_clk
.sym 52515 sys_rst_$glb_sr
.sym 52517 csrbank2_load0_w[7]
.sym 52519 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 52522 csrbank2_load0_w[1]
.sym 52528 $abc$42206$n2317
.sym 52530 storage[2][1]
.sym 52532 csrbank2_load0_w[3]
.sym 52536 sys_rst
.sym 52546 $PACKER_VCC_NET_$glb_clk
.sym 52551 $abc$42206$n4630_1
.sym 52558 basesoc_timer0_value[1]
.sym 52559 $abc$42206$n2345
.sym 52565 sys_rst
.sym 52568 csrbank2_reload0_w[1]
.sym 52570 basesoc_timer0_zero_trigger
.sym 52572 csrbank2_en0_w
.sym 52573 $abc$42206$n5104_1
.sym 52574 basesoc_timer0_value[0]
.sym 52575 $abc$42206$n4630_1
.sym 52587 csrbank2_load0_w[1]
.sym 52590 csrbank2_reload0_w[1]
.sym 52591 basesoc_timer0_value[1]
.sym 52592 basesoc_timer0_zero_trigger
.sym 52597 $abc$42206$n5104_1
.sym 52598 csrbank2_load0_w[1]
.sym 52599 csrbank2_en0_w
.sym 52603 csrbank2_load0_w[1]
.sym 52604 $abc$42206$n4630_1
.sym 52620 basesoc_timer0_value[0]
.sym 52621 csrbank2_en0_w
.sym 52622 sys_rst
.sym 52636 $abc$42206$n2345
.sym 52637 sys_clk_$glb_clk
.sym 52638 sys_rst_$glb_sr
.sym 52647 $abc$42206$n4682_1
.sym 52649 $abc$42206$n2345
.sym 52652 sram_bus_dat_w[1]
.sym 52656 spiflash_clk
.sym 52661 csrbank2_load2_w[7]
.sym 52663 $abc$42206$n2349
.sym 52683 $abc$42206$n2417
.sym 52703 $abc$42206$n2417
.sym 52713 $PACKER_GND_NET
.sym 52735 $PACKER_GND_NET
.sym 52740 storage_1[1][7]
.sym 52742 $abc$42206$n3238_1
.sym 52743 $abc$42206$n5295
.sym 52744 lm32_cpu.branch_target_x[12]
.sym 52745 $abc$42206$n5077_1
.sym 52746 lm32_cpu.branch_target_x[9]
.sym 52750 lm32_cpu.m_result_sel_compare_d
.sym 52752 $abc$42206$n4908
.sym 52753 $abc$42206$n3435_1
.sym 52754 $abc$42206$n2110
.sym 52755 $abc$42206$n4884_1
.sym 52756 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 52757 $abc$42206$n2309
.sym 52758 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 52760 basesoc_bus_wishbone_dat_r[7]
.sym 52761 sram_bus_dat_w[3]
.sym 52762 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 52763 $abc$42206$n4812
.sym 52792 $abc$42206$n2396
.sym 52796 lm32_cpu.pc_x[16]
.sym 52809 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 52821 lm32_cpu.pc_x[16]
.sym 52832 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 52860 $abc$42206$n2396
.sym 52861 sys_clk_$glb_clk
.sym 52862 lm32_cpu.rst_i_$glb_sr
.sym 52867 storage[5][2]
.sym 52868 $abc$42206$n5257_1
.sym 52869 $abc$42206$n3435_1
.sym 52871 storage[5][6]
.sym 52872 storage[5][4]
.sym 52874 lm32_cpu.m_result_sel_compare_d
.sym 52875 spram_datain11[2]
.sym 52876 spram_dataout11[11]
.sym 52877 lm32_cpu.operand_m[5]
.sym 52878 shared_dat_r[6]
.sym 52879 spram_bus_adr[9]
.sym 52880 spram_bus_adr[5]
.sym 52882 $abc$42206$n2396
.sym 52884 spram_bus_adr[6]
.sym 52887 lm32_cpu.load_store_unit.store_data_m[30]
.sym 52888 $abc$42206$n7049
.sym 52889 spram_bus_adr[7]
.sym 52890 $abc$42206$n5721_1
.sym 52895 $abc$42206$n5256_1
.sym 52896 spram_bus_adr[13]
.sym 52902 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 52908 shared_dat_r[27]
.sym 52909 spiflash_sr[13]
.sym 52912 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 52915 storage_1[0][4]
.sym 52916 $abc$42206$n5257_1
.sym 52920 $abc$42206$n3435_1
.sym 52921 lm32_cpu.m_result_sel_compare_d
.sym 52922 lm32_cpu.sign_extend_d
.sym 52923 $abc$42206$n2110
.sym 52924 spiflash_sr[16]
.sym 52926 lm32_cpu.pc_f[12]
.sym 52928 $abc$42206$n7049
.sym 52929 $abc$42206$n4682_1
.sym 52931 storage[5][2]
.sym 52936 $abc$42206$n5257_1
.sym 52957 $abc$42206$n3435_1
.sym 52960 $abc$42206$n4812
.sym 52963 lm32_cpu.load_store_unit.store_data_m[27]
.sym 52965 spram_bus_adr[4]
.sym 52971 $abc$42206$n2127
.sym 52973 lm32_cpu.load_store_unit.store_data_m[14]
.sym 52975 spram_bus_adr[1]
.sym 52979 spram_bus_adr[1]
.sym 52985 spram_bus_adr[4]
.sym 52991 $abc$42206$n4812
.sym 53001 lm32_cpu.load_store_unit.store_data_m[14]
.sym 53013 $abc$42206$n3435_1
.sym 53021 lm32_cpu.load_store_unit.store_data_m[27]
.sym 53023 $abc$42206$n2127
.sym 53024 sys_clk_$glb_clk
.sym 53025 lm32_cpu.rst_i_$glb_sr
.sym 53026 $abc$42206$n6191_1
.sym 53027 storage_1[2][6]
.sym 53028 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 53029 storage_1[2][3]
.sym 53030 $abc$42206$n4198_1
.sym 53031 $abc$42206$n4192_1
.sym 53032 $abc$42206$n2360
.sym 53033 $abc$42206$n4197_1
.sym 53035 lm32_cpu.eba[7]
.sym 53036 lm32_cpu.eba[7]
.sym 53037 $abc$42206$n4207_1
.sym 53038 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53041 lm32_cpu.operand_1_x[15]
.sym 53042 $abc$42206$n7049
.sym 53043 spram_bus_adr[1]
.sym 53045 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 53046 $abc$42206$n7042
.sym 53049 lm32_cpu.operand_m[3]
.sym 53050 lm32_cpu.eba[22]
.sym 53051 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 53052 $abc$42206$n3435_1
.sym 53053 $abc$42206$n5257_1
.sym 53054 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 53055 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 53056 storage[5][4]
.sym 53057 $abc$42206$n7606
.sym 53058 $abc$42206$n3435_1
.sym 53059 $abc$42206$n6191_1
.sym 53060 $abc$42206$n4188_1
.sym 53067 $abc$42206$n3261_1
.sym 53069 $abc$42206$n3252_1
.sym 53071 lm32_cpu.size_d[1]
.sym 53072 $abc$42206$n4948
.sym 53074 lm32_cpu.size_d[0]
.sym 53075 shared_dat_r[27]
.sym 53082 $abc$42206$n4947_1
.sym 53083 $abc$42206$n3436
.sym 53086 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53088 lm32_cpu.sign_extend_d
.sym 53089 $abc$42206$n4472
.sym 53093 $abc$42206$n3249_1
.sym 53094 $abc$42206$n2110
.sym 53097 lm32_cpu.logic_op_d[3]
.sym 53098 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53100 lm32_cpu.size_d[1]
.sym 53101 lm32_cpu.size_d[0]
.sym 53108 shared_dat_r[27]
.sym 53112 $abc$42206$n3436
.sym 53113 $abc$42206$n3249_1
.sym 53114 $abc$42206$n4472
.sym 53115 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53118 $abc$42206$n3249_1
.sym 53119 $abc$42206$n3252_1
.sym 53121 $abc$42206$n3436
.sym 53124 $abc$42206$n4947_1
.sym 53125 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53126 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53127 $abc$42206$n4948
.sym 53131 $abc$42206$n3436
.sym 53132 lm32_cpu.sign_extend_d
.sym 53133 $abc$42206$n3252_1
.sym 53136 $abc$42206$n3252_1
.sym 53137 $abc$42206$n3249_1
.sym 53138 lm32_cpu.size_d[1]
.sym 53139 lm32_cpu.size_d[0]
.sym 53142 lm32_cpu.sign_extend_d
.sym 53143 $abc$42206$n3261_1
.sym 53144 lm32_cpu.logic_op_d[3]
.sym 53146 $abc$42206$n2110
.sym 53147 sys_clk_$glb_clk
.sym 53148 lm32_cpu.rst_i_$glb_sr
.sym 53149 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 53150 lm32_cpu.x_result_sel_mc_arith_d
.sym 53151 $abc$42206$n5252_1
.sym 53152 $abc$42206$n6299_1
.sym 53153 $abc$42206$n4482
.sym 53154 $abc$42206$n5244_1
.sym 53155 $abc$42206$n6315_1
.sym 53156 $abc$42206$n4471_1
.sym 53159 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 53160 $abc$42206$n4343
.sym 53162 spiflash_sr[14]
.sym 53163 $abc$42206$n3252_1
.sym 53164 slave_sel_r[1]
.sym 53165 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53166 lm32_cpu.operand_1_x[26]
.sym 53167 lm32_cpu.size_d[1]
.sym 53168 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 53169 spram_bus_adr[11]
.sym 53170 lm32_cpu.size_d[0]
.sym 53171 $abc$42206$n3261_1
.sym 53173 $abc$42206$n5718_1
.sym 53174 lm32_cpu.size_d[0]
.sym 53175 $abc$42206$n5256_1
.sym 53176 $abc$42206$n5844
.sym 53177 lm32_cpu.pc_f[10]
.sym 53178 lm32_cpu.x_result_sel_sext_d
.sym 53179 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53180 $abc$42206$n4471_1
.sym 53181 $abc$42206$n7051
.sym 53182 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53183 lm32_cpu.eba[2]
.sym 53184 $abc$42206$n7054
.sym 53190 $abc$42206$n3200_1
.sym 53193 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53196 $abc$42206$n4186_1
.sym 53198 $abc$42206$n4187_1
.sym 53199 slave_sel_r[1]
.sym 53200 spiflash_sr[16]
.sym 53204 lm32_cpu.logic_op_d[3]
.sym 53206 $abc$42206$n4185_1
.sym 53207 sram_bus_dat_w[4]
.sym 53209 lm32_cpu.sign_extend_d
.sym 53210 lm32_cpu.size_d[1]
.sym 53211 $abc$42206$n5743_1
.sym 53213 lm32_cpu.size_d[0]
.sym 53214 sram_bus_dat_w[2]
.sym 53217 $abc$42206$n7606
.sym 53219 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53220 sram_bus_dat_w[3]
.sym 53224 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53225 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53226 lm32_cpu.logic_op_d[3]
.sym 53231 sram_bus_dat_w[3]
.sym 53236 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53237 $abc$42206$n4186_1
.sym 53238 lm32_cpu.logic_op_d[3]
.sym 53241 $abc$42206$n4187_1
.sym 53242 $abc$42206$n4186_1
.sym 53244 $abc$42206$n4185_1
.sym 53247 $abc$42206$n3200_1
.sym 53248 $abc$42206$n5743_1
.sym 53249 slave_sel_r[1]
.sym 53250 spiflash_sr[16]
.sym 53255 sram_bus_dat_w[2]
.sym 53260 lm32_cpu.sign_extend_d
.sym 53261 lm32_cpu.size_d[1]
.sym 53262 lm32_cpu.size_d[0]
.sym 53267 sram_bus_dat_w[4]
.sym 53269 $abc$42206$n7606
.sym 53270 sys_clk_$glb_clk
.sym 53272 lm32_cpu.pc_f[10]
.sym 53273 lm32_cpu.x_result_sel_add_d
.sym 53274 $abc$42206$n4189_1
.sym 53275 $abc$42206$n4950_1
.sym 53276 $abc$42206$n5878_1
.sym 53277 $abc$42206$n4193_1
.sym 53278 $abc$42206$n4190_1
.sym 53279 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 53280 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53281 shared_dat_r[18]
.sym 53282 shared_dat_r[18]
.sym 53283 lm32_cpu.instruction_unit.instruction_d[6]
.sym 53284 $abc$42206$n3200_1
.sym 53285 lm32_cpu.pc_d[12]
.sym 53286 lm32_cpu.load_store_unit.store_data_m[25]
.sym 53287 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53288 storage[1][3]
.sym 53289 lm32_cpu.logic_op_d[3]
.sym 53290 $abc$42206$n3198_1
.sym 53291 lm32_cpu.sign_extend_d
.sym 53292 lm32_cpu.store_d
.sym 53293 lm32_cpu.x_result_sel_mc_arith_d
.sym 53294 lm32_cpu.m_result_sel_compare_d
.sym 53295 shared_dat_r[17]
.sym 53296 lm32_cpu.x_result_sel_csr_d
.sym 53297 $abc$42206$n2395
.sym 53298 $abc$42206$n3224_1
.sym 53299 $abc$42206$n3435_1
.sym 53300 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 53302 $abc$42206$n2056
.sym 53303 lm32_cpu.pc_f[16]
.sym 53304 $abc$42206$n3435_1
.sym 53305 $abc$42206$n4472
.sym 53306 $abc$42206$n4020_1
.sym 53307 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 53315 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53316 $abc$42206$n5721_1
.sym 53317 lm32_cpu.pc_x[10]
.sym 53318 spiflash_sr[6]
.sym 53319 basesoc_bus_wishbone_dat_r[6]
.sym 53320 $abc$42206$n4848
.sym 53321 shared_dat_r[29]
.sym 53322 $abc$42206$n4878_1
.sym 53324 $abc$42206$n3200_1
.sym 53325 slave_sel_r[0]
.sym 53326 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 53327 $abc$42206$n4877_1
.sym 53328 $abc$42206$n4191_1
.sym 53329 $abc$42206$n4192_1
.sym 53330 lm32_cpu.size_d[1]
.sym 53331 $abc$42206$n3224_1
.sym 53332 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53333 slave_sel_r[1]
.sym 53335 $abc$42206$n5722_1
.sym 53339 $abc$42206$n4189_1
.sym 53340 $abc$42206$n2079
.sym 53343 shared_dat_r[30]
.sym 53346 $abc$42206$n3200_1
.sym 53347 $abc$42206$n5721_1
.sym 53348 $abc$42206$n5722_1
.sym 53353 lm32_cpu.pc_x[10]
.sym 53354 $abc$42206$n4848
.sym 53355 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 53358 $abc$42206$n4878_1
.sym 53359 $abc$42206$n4877_1
.sym 53360 $abc$42206$n3224_1
.sym 53366 shared_dat_r[29]
.sym 53371 shared_dat_r[30]
.sym 53376 $abc$42206$n4189_1
.sym 53377 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53379 $abc$42206$n4191_1
.sym 53382 slave_sel_r[1]
.sym 53383 spiflash_sr[6]
.sym 53384 basesoc_bus_wishbone_dat_r[6]
.sym 53385 slave_sel_r[0]
.sym 53388 lm32_cpu.size_d[1]
.sym 53390 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53391 $abc$42206$n4192_1
.sym 53392 $abc$42206$n2079
.sym 53393 sys_clk_$glb_clk
.sym 53394 lm32_cpu.rst_i_$glb_sr
.sym 53395 $abc$42206$n6230
.sym 53396 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 53397 $abc$42206$n6231_1
.sym 53398 lm32_cpu.x_bypass_enable_d
.sym 53399 lm32_cpu.load_store_unit.store_data_m[26]
.sym 53400 lm32_cpu.load_store_unit.store_data_m[30]
.sym 53401 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 53402 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 53404 $abc$42206$n4193_1
.sym 53405 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 53406 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 53407 shared_dat_r[6]
.sym 53408 shared_dat_r[17]
.sym 53409 lm32_cpu.instruction_unit.instruction_d[30]
.sym 53411 $abc$42206$n3435_1
.sym 53412 lm32_cpu.load_store_unit.store_data_m[14]
.sym 53414 slave_sel_r[1]
.sym 53415 lm32_cpu.logic_op_d[3]
.sym 53416 storage[1][1]
.sym 53417 $abc$42206$n4194_1
.sym 53419 $abc$42206$n4156
.sym 53420 $abc$42206$n4183_1
.sym 53421 $abc$42206$n2396
.sym 53422 storage_1[2][4]
.sym 53423 lm32_cpu.pc_f[12]
.sym 53424 $abc$42206$n2075
.sym 53425 $abc$42206$n4193_1
.sym 53426 $abc$42206$n4188_1
.sym 53427 lm32_cpu.pc_f[12]
.sym 53428 storage_1[6][3]
.sym 53429 lm32_cpu.sign_extend_d
.sym 53430 lm32_cpu.eba[17]
.sym 53437 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 53440 lm32_cpu.instruction_unit.pc_a[12]
.sym 53442 spiflash_sr[5]
.sym 53445 $abc$42206$n5718_1
.sym 53446 lm32_cpu.instruction_unit.pc_a[16]
.sym 53448 $abc$42206$n5719_1
.sym 53450 $abc$42206$n3200_1
.sym 53453 slave_sel_r[1]
.sym 53454 $abc$42206$n2075
.sym 53458 $abc$42206$n3224_1
.sym 53459 $abc$42206$n4884_1
.sym 53461 basesoc_bus_wishbone_dat_r[5]
.sym 53462 slave_sel_r[0]
.sym 53465 $abc$42206$n4883_1
.sym 53466 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 53471 lm32_cpu.instruction_unit.pc_a[12]
.sym 53475 lm32_cpu.instruction_unit.pc_a[16]
.sym 53482 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 53488 lm32_cpu.instruction_unit.pc_a[12]
.sym 53493 $abc$42206$n4883_1
.sym 53495 $abc$42206$n3224_1
.sym 53496 $abc$42206$n4884_1
.sym 53499 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 53505 spiflash_sr[5]
.sym 53506 slave_sel_r[1]
.sym 53507 basesoc_bus_wishbone_dat_r[5]
.sym 53508 slave_sel_r[0]
.sym 53511 $abc$42206$n5719_1
.sym 53512 $abc$42206$n5718_1
.sym 53513 $abc$42206$n3200_1
.sym 53515 $abc$42206$n2075
.sym 53516 sys_clk_$glb_clk
.sym 53517 lm32_cpu.rst_i_$glb_sr
.sym 53518 $abc$42206$n2395
.sym 53519 $abc$42206$n2105
.sym 53520 $abc$42206$n2400
.sym 53521 $abc$42206$n4514
.sym 53522 spiflash_mosi
.sym 53523 lm32_cpu.load_store_unit.store_data_x[10]
.sym 53524 $abc$42206$n4508_1
.sym 53525 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 53526 lm32_cpu.m_result_sel_compare_d
.sym 53527 lm32_cpu.store_operand_x[30]
.sym 53528 lm32_cpu.eba[17]
.sym 53529 lm32_cpu.operand_m[16]
.sym 53530 $abc$42206$n2127
.sym 53531 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53532 $abc$42206$n7046
.sym 53533 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53534 spram_wren1
.sym 53535 spiflash_sr[6]
.sym 53537 $abc$42206$n4182_1
.sym 53538 $abc$42206$n3200_1
.sym 53539 $abc$42206$n7042
.sym 53540 lm32_cpu.x_result_sel_csr_x
.sym 53541 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 53542 slave_sel_r[0]
.sym 53543 $abc$42206$n3435_1
.sym 53544 spiflash_bitbang_storage_full[2]
.sym 53545 $abc$42206$n4188_1
.sym 53546 $abc$42206$n4207_1
.sym 53547 $abc$42206$n4193_1
.sym 53548 slave_sel_r[0]
.sym 53549 $abc$42206$n7606
.sym 53550 $abc$42206$n2075
.sym 53551 $abc$42206$n2395
.sym 53552 $abc$42206$n4342
.sym 53553 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53559 $abc$42206$n4911
.sym 53560 lm32_cpu.operand_1_x[9]
.sym 53561 $abc$42206$n2395
.sym 53562 $abc$42206$n3223_1
.sym 53565 $abc$42206$n3284_1
.sym 53566 $abc$42206$n4910
.sym 53567 lm32_cpu.pc_f[3]
.sym 53568 lm32_cpu.pc_x[16]
.sym 53570 lm32_cpu.operand_1_x[26]
.sym 53571 $abc$42206$n4151
.sym 53572 $abc$42206$n4693
.sym 53573 $abc$42206$n3224_1
.sym 53577 $abc$42206$n3435_1
.sym 53579 $abc$42206$n4896_1
.sym 53580 lm32_cpu.branch_target_d[16]
.sym 53583 $abc$42206$n4895_1
.sym 53585 $abc$42206$n4193_1
.sym 53587 $abc$42206$n3926
.sym 53588 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 53589 $abc$42206$n4848
.sym 53592 $abc$42206$n4693
.sym 53593 lm32_cpu.branch_target_d[16]
.sym 53595 $abc$42206$n4151
.sym 53598 $abc$42206$n4910
.sym 53599 $abc$42206$n4911
.sym 53600 $abc$42206$n3224_1
.sym 53604 $abc$42206$n4896_1
.sym 53605 $abc$42206$n3224_1
.sym 53607 $abc$42206$n4895_1
.sym 53611 lm32_cpu.operand_1_x[26]
.sym 53616 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 53617 $abc$42206$n4848
.sym 53618 lm32_cpu.pc_x[16]
.sym 53624 lm32_cpu.operand_1_x[9]
.sym 53629 $abc$42206$n4193_1
.sym 53630 $abc$42206$n3284_1
.sym 53631 $abc$42206$n3223_1
.sym 53634 lm32_cpu.pc_f[3]
.sym 53636 $abc$42206$n3926
.sym 53637 $abc$42206$n3435_1
.sym 53638 $abc$42206$n2395
.sym 53639 sys_clk_$glb_clk
.sym 53640 lm32_cpu.rst_i_$glb_sr
.sym 53641 spiflash_cs_n
.sym 53642 storage_1[2][4]
.sym 53643 $abc$42206$n2075
.sym 53644 $abc$42206$n4342
.sym 53645 $abc$42206$n5881_1
.sym 53646 $abc$42206$n4352
.sym 53647 $abc$42206$n7010
.sym 53648 $abc$42206$n6822
.sym 53650 lm32_cpu.operand_1_x[9]
.sym 53651 $abc$42206$n4908
.sym 53652 lm32_cpu.store_operand_x[25]
.sym 53653 $abc$42206$n5898_1
.sym 53654 $abc$42206$n4508_1
.sym 53655 spram_bus_adr[11]
.sym 53656 $abc$42206$n3223_1
.sym 53658 $abc$42206$n2396
.sym 53659 slave_sel_r[1]
.sym 53660 $abc$42206$n2395
.sym 53661 $abc$42206$n3284_1
.sym 53662 $abc$42206$n2105
.sym 53663 $abc$42206$n4911
.sym 53664 $abc$42206$n2400
.sym 53665 storage_1[6][4]
.sym 53666 $abc$42206$n5844
.sym 53667 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 53668 $abc$42206$n4471_1
.sym 53669 lm32_cpu.x_result_sel_csr_x
.sym 53670 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53671 $abc$42206$n7054
.sym 53672 lm32_cpu.store_operand_x[2]
.sym 53673 $abc$42206$n4306
.sym 53674 $abc$42206$n4469_1
.sym 53675 $abc$42206$n4848
.sym 53676 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 53682 $abc$42206$n4693
.sym 53684 lm32_cpu.instruction_unit.pc_a[16]
.sym 53685 $abc$42206$n3734_1
.sym 53686 spiflash_sr[7]
.sym 53687 slave_sel_r[1]
.sym 53690 $abc$42206$n4183_1
.sym 53691 $abc$42206$n4156
.sym 53695 lm32_cpu.pc_f[12]
.sym 53696 $abc$42206$n4188_1
.sym 53697 $abc$42206$n4207_1
.sym 53698 lm32_cpu.instruction_unit.instruction_d[6]
.sym 53699 $abc$42206$n3435_1
.sym 53700 $abc$42206$n2075
.sym 53702 slave_sel_r[0]
.sym 53703 $abc$42206$n4352
.sym 53705 basesoc_bus_wishbone_dat_r[7]
.sym 53706 lm32_cpu.bypass_data_1[6]
.sym 53707 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 53709 $abc$42206$n4342
.sym 53710 lm32_cpu.branch_target_d[21]
.sym 53713 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53715 lm32_cpu.instruction_unit.instruction_d[6]
.sym 53716 $abc$42206$n4352
.sym 53717 $abc$42206$n4342
.sym 53718 lm32_cpu.bypass_data_1[6]
.sym 53721 $abc$42206$n3435_1
.sym 53723 $abc$42206$n3734_1
.sym 53724 lm32_cpu.pc_f[12]
.sym 53727 spiflash_sr[7]
.sym 53728 basesoc_bus_wishbone_dat_r[7]
.sym 53729 slave_sel_r[0]
.sym 53730 slave_sel_r[1]
.sym 53734 lm32_cpu.instruction_unit.instruction_d[6]
.sym 53735 $abc$42206$n4188_1
.sym 53736 $abc$42206$n4207_1
.sym 53739 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53740 $abc$42206$n4183_1
.sym 53748 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 53751 lm32_cpu.instruction_unit.pc_a[16]
.sym 53758 $abc$42206$n4693
.sym 53759 lm32_cpu.branch_target_d[21]
.sym 53760 $abc$42206$n4156
.sym 53761 $abc$42206$n2075
.sym 53762 sys_clk_$glb_clk
.sym 53763 lm32_cpu.rst_i_$glb_sr
.sym 53764 lm32_cpu.m_result_sel_compare_m
.sym 53765 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 53766 $abc$42206$n4306
.sym 53767 lm32_cpu.load_store_unit.store_data_m[22]
.sym 53768 lm32_cpu.load_store_unit.store_data_m[16]
.sym 53769 lm32_cpu.operand_m[7]
.sym 53770 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 53771 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 53773 $abc$42206$n3812
.sym 53774 $abc$42206$n3435_1
.sym 53775 $abc$42206$n5440_1
.sym 53776 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 53777 $abc$42206$n7010
.sym 53778 $abc$42206$n2079
.sym 53779 $abc$42206$n4342
.sym 53780 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 53781 $abc$42206$n3734_1
.sym 53782 $abc$42206$n4035_1
.sym 53783 $abc$42206$n3200_1
.sym 53784 $abc$42206$n7049
.sym 53785 lm32_cpu.x_result[4]
.sym 53786 $abc$42206$n3432
.sym 53787 $abc$42206$n2075
.sym 53788 $abc$42206$n2075
.sym 53789 lm32_cpu.instruction_unit.instruction_d[3]
.sym 53790 $abc$42206$n4342
.sym 53791 lm32_cpu.operand_m[7]
.sym 53792 $abc$42206$n5288
.sym 53793 $abc$42206$n4182_1
.sym 53794 $abc$42206$n4352
.sym 53795 $abc$42206$n2395
.sym 53796 $abc$42206$n3435_1
.sym 53797 $abc$42206$n5288
.sym 53798 lm32_cpu.store_operand_x[5]
.sym 53799 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 53805 $abc$42206$n4622_1
.sym 53806 shared_dat_r[15]
.sym 53807 sys_rst
.sym 53808 lm32_cpu.read_idx_0_d[0]
.sym 53809 lm32_cpu.instruction_unit.instruction_d[0]
.sym 53812 lm32_cpu.branch_predict_d
.sym 53815 $abc$42206$n4188_1
.sym 53816 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53819 shared_dat_r[6]
.sym 53822 $abc$42206$n4207_1
.sym 53823 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53824 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 53827 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 53831 shared_dat_r[5]
.sym 53832 $abc$42206$n2079
.sym 53834 lm32_cpu.pc_x[12]
.sym 53835 $abc$42206$n4848
.sym 53839 shared_dat_r[6]
.sym 53845 $abc$42206$n4622_1
.sym 53846 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 53847 sys_rst
.sym 53850 lm32_cpu.instruction_unit.instruction_d[0]
.sym 53851 $abc$42206$n4207_1
.sym 53853 $abc$42206$n4188_1
.sym 53856 shared_dat_r[15]
.sym 53862 lm32_cpu.pc_x[12]
.sym 53863 $abc$42206$n4848
.sym 53864 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 53870 shared_dat_r[5]
.sym 53874 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53875 lm32_cpu.branch_predict_d
.sym 53876 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53877 $abc$42206$n4207_1
.sym 53881 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53882 lm32_cpu.read_idx_0_d[0]
.sym 53883 lm32_cpu.instruction_unit.instruction_d[31]
.sym 53884 $abc$42206$n2079
.sym 53885 sys_clk_$glb_clk
.sym 53886 lm32_cpu.rst_i_$glb_sr
.sym 53887 $abc$42206$n3858_1
.sym 53888 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 53889 lm32_cpu.x_result[9]
.sym 53890 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 53891 lm32_cpu.bypass_data_1[3]
.sym 53892 lm32_cpu.bypass_data_1[16]
.sym 53893 $abc$42206$n4332_1
.sym 53894 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 53895 $abc$42206$n4884_1
.sym 53897 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 53899 $abc$42206$n3431
.sym 53900 lm32_cpu.x_result_sel_add_x
.sym 53901 sys_rst
.sym 53902 lm32_cpu.instruction_unit.instruction_d[15]
.sym 53903 $abc$42206$n2393
.sym 53904 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 53905 $abc$42206$n4333
.sym 53906 lm32_cpu.m_result_sel_compare_m
.sym 53907 $abc$42206$n2393
.sym 53908 $abc$42206$n5288
.sym 53909 $abc$42206$n3435_1
.sym 53910 lm32_cpu.x_result[7]
.sym 53911 lm32_cpu.x_result[5]
.sym 53912 storage_1[6][3]
.sym 53913 lm32_cpu.branch_target_x[27]
.sym 53914 lm32_cpu.size_x[0]
.sym 53915 $abc$42206$n4182_1
.sym 53916 $abc$42206$n4352
.sym 53917 lm32_cpu.bypass_data_1[14]
.sym 53918 $abc$42206$n4342
.sym 53919 $abc$42206$n4188_1
.sym 53920 lm32_cpu.instruction_unit.instruction_d[2]
.sym 53921 $abc$42206$n3432
.sym 53922 lm32_cpu.eba[17]
.sym 53929 $abc$42206$n3431
.sym 53930 $abc$42206$n2396
.sym 53931 lm32_cpu.branch_target_x[27]
.sym 53932 lm32_cpu.eba[20]
.sym 53933 lm32_cpu.x_result[16]
.sym 53934 lm32_cpu.size_x[1]
.sym 53937 lm32_cpu.x_result[5]
.sym 53939 lm32_cpu.branch_target_x[14]
.sym 53940 $abc$42206$n3432
.sym 53941 $abc$42206$n4712_1
.sym 53942 lm32_cpu.size_x[0]
.sym 53943 lm32_cpu.eba[0]
.sym 53945 lm32_cpu.eba[7]
.sym 53946 lm32_cpu.interrupt_unit.im[9]
.sym 53947 lm32_cpu.branch_target_x[7]
.sym 53953 lm32_cpu.store_operand_x[31]
.sym 53954 lm32_cpu.pc_x[20]
.sym 53955 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 53958 lm32_cpu.load_store_unit.store_data_x[15]
.sym 53959 $abc$42206$n4848
.sym 53962 lm32_cpu.x_result[16]
.sym 53968 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 53969 lm32_cpu.pc_x[20]
.sym 53970 $abc$42206$n4848
.sym 53973 lm32_cpu.store_operand_x[31]
.sym 53974 lm32_cpu.load_store_unit.store_data_x[15]
.sym 53975 lm32_cpu.size_x[1]
.sym 53976 lm32_cpu.size_x[0]
.sym 53980 lm32_cpu.x_result[5]
.sym 53985 $abc$42206$n4712_1
.sym 53986 lm32_cpu.branch_target_x[7]
.sym 53987 lm32_cpu.eba[0]
.sym 53991 lm32_cpu.eba[7]
.sym 53992 $abc$42206$n4712_1
.sym 53994 lm32_cpu.branch_target_x[14]
.sym 53997 lm32_cpu.eba[0]
.sym 53998 $abc$42206$n3431
.sym 53999 lm32_cpu.interrupt_unit.im[9]
.sym 54000 $abc$42206$n3432
.sym 54003 lm32_cpu.branch_target_x[27]
.sym 54004 $abc$42206$n4712_1
.sym 54006 lm32_cpu.eba[20]
.sym 54007 $abc$42206$n2396
.sym 54008 sys_clk_$glb_clk
.sym 54009 lm32_cpu.rst_i_$glb_sr
.sym 54010 lm32_cpu.interrupt_unit.csr[2]
.sym 54011 $abc$42206$n7003
.sym 54012 lm32_cpu.store_operand_x[3]
.sym 54013 lm32_cpu.load_store_unit.store_data_x[14]
.sym 54014 lm32_cpu.store_operand_x[26]
.sym 54015 lm32_cpu.interrupt_unit.csr[0]
.sym 54016 $abc$42206$n3838_1
.sym 54017 lm32_cpu.store_operand_x[14]
.sym 54018 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 54021 lm32_cpu.store_operand_x[25]
.sym 54022 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 54023 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54024 $abc$42206$n2396
.sym 54025 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54026 lm32_cpu.cc[5]
.sym 54027 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54028 $abc$42206$n6157_1
.sym 54029 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 54030 lm32_cpu.size_x[0]
.sym 54031 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 54032 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 54033 lm32_cpu.instruction_unit.instruction_d[0]
.sym 54034 $abc$42206$n6037_1
.sym 54035 shared_dat_r[21]
.sym 54036 spiflash_bitbang_storage_full[2]
.sym 54037 $abc$42206$n4188_1
.sym 54038 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 54039 $abc$42206$n4193_1
.sym 54040 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 54041 $abc$42206$n7606
.sym 54042 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 54043 $abc$42206$n4207_1
.sym 54044 $abc$42206$n4342
.sym 54051 $abc$42206$n3435_1
.sym 54052 $abc$42206$n3431
.sym 54053 lm32_cpu.interrupt_unit.im[15]
.sym 54054 $abc$42206$n3695
.sym 54057 lm32_cpu.branch_target_d[14]
.sym 54058 lm32_cpu.pc_f[14]
.sym 54061 $abc$42206$n4848
.sym 54062 $abc$42206$n4342
.sym 54063 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 54064 $abc$42206$n3432
.sym 54066 lm32_cpu.bypass_data_1[5]
.sym 54067 lm32_cpu.bypass_data_1[0]
.sym 54068 lm32_cpu.eba[6]
.sym 54069 $abc$42206$n4424
.sym 54070 $abc$42206$n4812
.sym 54071 lm32_cpu.x_result[5]
.sym 54072 $abc$42206$n4352
.sym 54075 $abc$42206$n3242_1
.sym 54077 lm32_cpu.instruction_unit.instruction_d[0]
.sym 54078 $abc$42206$n3659
.sym 54079 lm32_cpu.branch_target_d[16]
.sym 54080 lm32_cpu.pc_x[21]
.sym 54084 lm32_cpu.interrupt_unit.im[15]
.sym 54085 $abc$42206$n3431
.sym 54086 $abc$42206$n3432
.sym 54087 lm32_cpu.eba[6]
.sym 54090 $abc$42206$n4352
.sym 54091 $abc$42206$n4342
.sym 54092 lm32_cpu.instruction_unit.instruction_d[0]
.sym 54093 lm32_cpu.bypass_data_1[0]
.sym 54097 $abc$42206$n4812
.sym 54098 $abc$42206$n3659
.sym 54099 lm32_cpu.branch_target_d[16]
.sym 54102 $abc$42206$n3695
.sym 54104 $abc$42206$n4812
.sym 54105 lm32_cpu.branch_target_d[14]
.sym 54108 lm32_cpu.pc_x[21]
.sym 54109 $abc$42206$n4848
.sym 54111 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 54115 lm32_cpu.bypass_data_1[5]
.sym 54120 $abc$42206$n3435_1
.sym 54121 $abc$42206$n3695
.sym 54123 lm32_cpu.pc_f[14]
.sym 54127 lm32_cpu.x_result[5]
.sym 54128 $abc$42206$n3242_1
.sym 54129 $abc$42206$n4424
.sym 54130 $abc$42206$n2400_$glb_ce
.sym 54131 sys_clk_$glb_clk
.sym 54132 lm32_cpu.rst_i_$glb_sr
.sym 54133 $abc$42206$n4243_1
.sym 54134 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 54135 lm32_cpu.load_store_unit.store_data_m[19]
.sym 54136 $abc$42206$n3526
.sym 54137 $abc$42206$n3527_1
.sym 54138 $abc$42206$n4288
.sym 54139 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 54140 lm32_cpu.operand_m[23]
.sym 54142 lm32_cpu.interrupt_unit.csr[0]
.sym 54143 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 54144 basesoc_bus_wishbone_dat_r[7]
.sym 54145 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 54146 $abc$42206$n3431
.sym 54147 lm32_cpu.interrupt_unit.im[15]
.sym 54148 lm32_cpu.pc_x[12]
.sym 54149 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 54150 lm32_cpu.x_result[16]
.sym 54151 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 54152 lm32_cpu.interrupt_unit.csr[2]
.sym 54153 lm32_cpu.branch_target_d[14]
.sym 54154 lm32_cpu.eba[20]
.sym 54155 $abc$42206$n3435_1
.sym 54156 lm32_cpu.x_result[11]
.sym 54157 lm32_cpu.instruction_unit.instruction_d[5]
.sym 54158 $abc$42206$n4306
.sym 54159 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 54160 lm32_cpu.bypass_data_1[2]
.sym 54161 storage_1[6][4]
.sym 54162 $abc$42206$n7054
.sym 54163 lm32_cpu.size_x[1]
.sym 54164 lm32_cpu.store_operand_x[2]
.sym 54165 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 54166 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 54167 $abc$42206$n4469_1
.sym 54168 $abc$42206$n4471_1
.sym 54174 $abc$42206$n4712_1
.sym 54175 lm32_cpu.eba[9]
.sym 54180 lm32_cpu.load_store_unit.store_data_x[9]
.sym 54181 $abc$42206$n4188_1
.sym 54183 lm32_cpu.pc_x[21]
.sym 54184 lm32_cpu.branch_target_x[16]
.sym 54187 $abc$42206$n4182_1
.sym 54188 lm32_cpu.eba[14]
.sym 54189 lm32_cpu.size_x[1]
.sym 54190 lm32_cpu.branch_target_x[24]
.sym 54191 $abc$42206$n3435_1
.sym 54192 $abc$42206$n2396
.sym 54194 lm32_cpu.bypass_data_1[17]
.sym 54195 lm32_cpu.eba[17]
.sym 54197 lm32_cpu.store_operand_x[25]
.sym 54200 $abc$42206$n4324
.sym 54201 lm32_cpu.instruction_unit.instruction_d[1]
.sym 54202 lm32_cpu.branch_target_x[21]
.sym 54203 $abc$42206$n4207_1
.sym 54204 lm32_cpu.size_x[0]
.sym 54205 lm32_cpu.x_result[20]
.sym 54207 lm32_cpu.branch_target_x[24]
.sym 54208 lm32_cpu.eba[17]
.sym 54209 $abc$42206$n4712_1
.sym 54214 lm32_cpu.pc_x[21]
.sym 54219 lm32_cpu.instruction_unit.instruction_d[1]
.sym 54221 $abc$42206$n4207_1
.sym 54222 $abc$42206$n4188_1
.sym 54225 lm32_cpu.eba[9]
.sym 54226 $abc$42206$n4712_1
.sym 54227 lm32_cpu.branch_target_x[16]
.sym 54231 $abc$42206$n4712_1
.sym 54232 lm32_cpu.branch_target_x[21]
.sym 54234 lm32_cpu.eba[14]
.sym 54237 lm32_cpu.store_operand_x[25]
.sym 54238 lm32_cpu.load_store_unit.store_data_x[9]
.sym 54239 lm32_cpu.size_x[0]
.sym 54240 lm32_cpu.size_x[1]
.sym 54243 lm32_cpu.bypass_data_1[17]
.sym 54244 $abc$42206$n3435_1
.sym 54245 $abc$42206$n4182_1
.sym 54246 $abc$42206$n4324
.sym 54250 lm32_cpu.x_result[20]
.sym 54253 $abc$42206$n2396
.sym 54254 sys_clk_$glb_clk
.sym 54255 lm32_cpu.rst_i_$glb_sr
.sym 54256 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 54257 $abc$42206$n3528_1
.sym 54258 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 54259 $abc$42206$n4315
.sym 54260 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 54261 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 54262 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 54263 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 54264 $abc$42206$n3529_1
.sym 54265 lm32_cpu.pc_x[21]
.sym 54268 lm32_cpu.cc[20]
.sym 54269 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 54270 $abc$42206$n4020_1
.sym 54272 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 54273 $abc$42206$n3582
.sym 54274 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 54275 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 54277 lm32_cpu.x_result_sel_add_x
.sym 54278 $abc$42206$n3582
.sym 54280 lm32_cpu.store_operand_x[19]
.sym 54281 $abc$42206$n4182_1
.sym 54282 $abc$42206$n4352
.sym 54283 $abc$42206$n2395
.sym 54284 $abc$42206$n5288
.sym 54285 $abc$42206$n4182_1
.sym 54286 $abc$42206$n7606
.sym 54287 lm32_cpu.bypass_data_1[30]
.sym 54288 $abc$42206$n4216_1
.sym 54289 $abc$42206$n4269
.sym 54290 $abc$42206$n4342
.sym 54291 lm32_cpu.x_result[20]
.sym 54297 $abc$42206$n4207_1
.sym 54298 lm32_cpu.instruction_unit.instruction_d[7]
.sym 54299 $abc$42206$n4279
.sym 54300 lm32_cpu.bypass_data_1[4]
.sym 54303 $abc$42206$n4182_1
.sym 54305 shared_dat_r[21]
.sym 54307 $abc$42206$n4188_1
.sym 54308 $abc$42206$n4352
.sym 54311 lm32_cpu.bypass_data_1[22]
.sym 54313 lm32_cpu.instruction_unit.instruction_d[4]
.sym 54314 lm32_cpu.instruction_unit.instruction_d[13]
.sym 54315 lm32_cpu.bypass_data_1[7]
.sym 54316 $abc$42206$n4342
.sym 54319 shared_dat_r[18]
.sym 54324 $abc$42206$n2079
.sym 54327 $abc$42206$n3435_1
.sym 54328 lm32_cpu.bypass_data_1[13]
.sym 54330 $abc$42206$n4207_1
.sym 54331 $abc$42206$n4188_1
.sym 54333 lm32_cpu.instruction_unit.instruction_d[13]
.sym 54339 shared_dat_r[18]
.sym 54342 $abc$42206$n4352
.sym 54343 lm32_cpu.instruction_unit.instruction_d[13]
.sym 54344 lm32_cpu.bypass_data_1[13]
.sym 54345 $abc$42206$n4342
.sym 54348 $abc$42206$n4342
.sym 54349 lm32_cpu.bypass_data_1[7]
.sym 54350 lm32_cpu.instruction_unit.instruction_d[7]
.sym 54351 $abc$42206$n4352
.sym 54354 $abc$42206$n4352
.sym 54355 $abc$42206$n4342
.sym 54356 lm32_cpu.instruction_unit.instruction_d[4]
.sym 54357 lm32_cpu.bypass_data_1[4]
.sym 54361 $abc$42206$n4207_1
.sym 54362 $abc$42206$n4188_1
.sym 54363 lm32_cpu.instruction_unit.instruction_d[4]
.sym 54369 shared_dat_r[21]
.sym 54372 $abc$42206$n3435_1
.sym 54373 $abc$42206$n4279
.sym 54374 lm32_cpu.bypass_data_1[22]
.sym 54375 $abc$42206$n4182_1
.sym 54376 $abc$42206$n2079
.sym 54377 sys_clk_$glb_clk
.sym 54378 lm32_cpu.rst_i_$glb_sr
.sym 54379 lm32_cpu.store_operand_x[23]
.sym 54380 lm32_cpu.store_operand_x[10]
.sym 54381 $abc$42206$n4459
.sym 54382 lm32_cpu.store_operand_x[2]
.sym 54383 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 54384 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 54385 lm32_cpu.store_operand_x[19]
.sym 54386 lm32_cpu.store_operand_x[30]
.sym 54387 shared_dat_r[6]
.sym 54389 csrbank2_load2_w[5]
.sym 54390 lm32_cpu.branch_target_x[25]
.sym 54391 lm32_cpu.x_result[25]
.sym 54392 lm32_cpu.x_result[17]
.sym 54393 lm32_cpu.operand_1_x[15]
.sym 54394 lm32_cpu.bypass_data_1[4]
.sym 54395 $abc$42206$n3430
.sym 54396 shared_dat_r[18]
.sym 54397 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 54398 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 54399 lm32_cpu.x_result[23]
.sym 54401 $abc$42206$n3435_1
.sym 54402 lm32_cpu.x_result[18]
.sym 54403 grant
.sym 54404 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 54405 $abc$42206$n4454
.sym 54406 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 54407 $abc$42206$n4182_1
.sym 54408 storage_1[6][3]
.sym 54409 $abc$42206$n4352
.sym 54410 $abc$42206$n2079
.sym 54411 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 54412 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 54413 lm32_cpu.instruction_unit.instruction_d[2]
.sym 54414 lm32_cpu.x_result[23]
.sym 54421 lm32_cpu.eba[21]
.sym 54423 lm32_cpu.eba[19]
.sym 54424 lm32_cpu.instruction_unit.instruction_d[7]
.sym 54425 lm32_cpu.eba[18]
.sym 54426 lm32_cpu.branch_target_x[26]
.sym 54427 lm32_cpu.branch_target_x[19]
.sym 54429 $abc$42206$n4712_1
.sym 54430 lm32_cpu.eba[12]
.sym 54431 $abc$42206$n2396
.sym 54432 lm32_cpu.branch_target_x[28]
.sym 54433 $abc$42206$n4297
.sym 54434 $abc$42206$n3435_1
.sym 54437 lm32_cpu.bypass_data_1[15]
.sym 54438 $abc$42206$n4188_1
.sym 54440 lm32_cpu.x_result[18]
.sym 54441 $abc$42206$n4182_1
.sym 54444 $abc$42206$n4207_1
.sym 54445 lm32_cpu.bypass_data_1[20]
.sym 54447 $abc$42206$n4343
.sym 54450 $abc$42206$n4342
.sym 54451 lm32_cpu.branch_target_x[25]
.sym 54453 $abc$42206$n4712_1
.sym 54454 lm32_cpu.eba[12]
.sym 54456 lm32_cpu.branch_target_x[19]
.sym 54460 lm32_cpu.branch_target_x[26]
.sym 54461 lm32_cpu.eba[19]
.sym 54462 $abc$42206$n4712_1
.sym 54466 lm32_cpu.bypass_data_1[15]
.sym 54467 $abc$42206$n4343
.sym 54468 $abc$42206$n4342
.sym 54471 lm32_cpu.eba[21]
.sym 54473 lm32_cpu.branch_target_x[28]
.sym 54474 $abc$42206$n4712_1
.sym 54477 lm32_cpu.instruction_unit.instruction_d[7]
.sym 54478 $abc$42206$n4207_1
.sym 54479 $abc$42206$n4188_1
.sym 54483 lm32_cpu.eba[18]
.sym 54484 $abc$42206$n4712_1
.sym 54486 lm32_cpu.branch_target_x[25]
.sym 54489 $abc$42206$n4297
.sym 54490 $abc$42206$n3435_1
.sym 54491 lm32_cpu.bypass_data_1[20]
.sym 54492 $abc$42206$n4182_1
.sym 54498 lm32_cpu.x_result[18]
.sym 54499 $abc$42206$n2396
.sym 54500 sys_clk_$glb_clk
.sym 54501 lm32_cpu.rst_i_$glb_sr
.sym 54502 lm32_cpu.bypass_data_1[23]
.sym 54503 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 54504 $abc$42206$n3787_1
.sym 54505 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 54506 $abc$42206$n4269
.sym 54507 $abc$42206$n4206_1
.sym 54508 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 54509 lm32_cpu.eba[1]
.sym 54511 lm32_cpu.eba[15]
.sym 54512 csrbank2_reload0_w[7]
.sym 54513 $abc$42206$n3287_1
.sym 54514 lm32_cpu.bypass_data_1[19]
.sym 54515 lm32_cpu.eba[21]
.sym 54516 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54517 $abc$42206$n2396
.sym 54518 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 54520 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54521 sram_bus_dat_w[1]
.sym 54522 lm32_cpu.operand_m[20]
.sym 54523 $abc$42206$n3200_1
.sym 54524 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 54525 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 54526 $abc$42206$n6037_1
.sym 54527 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 54528 $abc$42206$n7606
.sym 54529 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 54530 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 54531 $abc$42206$n4193_1
.sym 54532 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 54533 $abc$42206$n2319
.sym 54534 lm32_cpu.instruction_unit.instruction_d[9]
.sym 54535 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 54536 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 54537 lm32_cpu.operand_m[18]
.sym 54543 storage_1[8][4]
.sym 54544 lm32_cpu.operand_m[18]
.sym 54545 lm32_cpu.bypass_data_1[27]
.sym 54547 $abc$42206$n6037_1
.sym 54548 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 54549 storage_1[12][4]
.sym 54550 $abc$42206$n4188_1
.sym 54552 $abc$42206$n4207_1
.sym 54553 $abc$42206$n3435_1
.sym 54554 $abc$42206$n4352
.sym 54555 $abc$42206$n4182_1
.sym 54556 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 54557 $abc$42206$n4312
.sym 54558 $abc$42206$n3478
.sym 54559 $abc$42206$n3242_1
.sym 54560 lm32_cpu.x_result[18]
.sym 54561 $abc$42206$n4234_1
.sym 54562 $abc$42206$n4342
.sym 54563 grant
.sym 54564 $abc$42206$n6232_1
.sym 54566 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54568 lm32_cpu.pc_f[26]
.sym 54569 lm32_cpu.m_result_sel_compare_m
.sym 54570 $abc$42206$n4314
.sym 54572 lm32_cpu.bypass_data_1[11]
.sym 54573 lm32_cpu.instruction_unit.instruction_d[11]
.sym 54576 grant
.sym 54577 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 54578 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 54583 lm32_cpu.pc_f[26]
.sym 54584 $abc$42206$n3435_1
.sym 54585 $abc$42206$n3478
.sym 54589 $abc$42206$n4188_1
.sym 54590 $abc$42206$n4207_1
.sym 54591 lm32_cpu.instruction_unit.instruction_d[11]
.sym 54594 lm32_cpu.operand_m[18]
.sym 54595 $abc$42206$n6037_1
.sym 54596 lm32_cpu.m_result_sel_compare_m
.sym 54600 storage_1[12][4]
.sym 54601 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54602 storage_1[8][4]
.sym 54603 $abc$42206$n6232_1
.sym 54606 $abc$42206$n3435_1
.sym 54607 lm32_cpu.bypass_data_1[27]
.sym 54608 $abc$42206$n4182_1
.sym 54609 $abc$42206$n4234_1
.sym 54612 $abc$42206$n4352
.sym 54613 lm32_cpu.instruction_unit.instruction_d[11]
.sym 54614 lm32_cpu.bypass_data_1[11]
.sym 54615 $abc$42206$n4342
.sym 54618 $abc$42206$n4312
.sym 54619 $abc$42206$n4314
.sym 54620 lm32_cpu.x_result[18]
.sym 54621 $abc$42206$n3242_1
.sym 54625 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 54626 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 54627 storage_1[6][3]
.sym 54628 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 54629 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 54630 storage_1[6][4]
.sym 54631 storage_1[6][1]
.sym 54632 $abc$42206$n4252_1
.sym 54633 $abc$42206$n6233
.sym 54634 storage[10][2]
.sym 54635 storage[10][2]
.sym 54637 $abc$42206$n5079_1
.sym 54638 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 54639 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 54640 lm32_cpu.x_result[15]
.sym 54641 lm32_cpu.bypass_data_1[27]
.sym 54642 lm32_cpu.x_result[30]
.sym 54643 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 54644 lm32_cpu.x_result[29]
.sym 54645 $abc$42206$n3435_1
.sym 54646 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 54647 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 54648 lm32_cpu.x_result[11]
.sym 54649 $abc$42206$n3787_1
.sym 54650 $abc$42206$n3787_1
.sym 54651 $abc$42206$n2092
.sym 54652 storage_1[6][4]
.sym 54654 $abc$42206$n7054
.sym 54655 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 54656 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 54657 lm32_cpu.store_operand_x[12]
.sym 54658 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 54659 $abc$42206$n4469_1
.sym 54660 $abc$42206$n4471_1
.sym 54666 lm32_cpu.bypass_data_1[25]
.sym 54670 lm32_cpu.pc_f[23]
.sym 54673 $abc$42206$n4342
.sym 54676 lm32_cpu.instruction_unit.instruction_d[12]
.sym 54680 lm32_cpu.bypass_data_1[31]
.sym 54681 $abc$42206$n4352
.sym 54682 $abc$42206$n3533_1
.sym 54683 $abc$42206$n3435_1
.sym 54693 lm32_cpu.bypass_data_1[1]
.sym 54695 lm32_cpu.bypass_data_1[0]
.sym 54697 lm32_cpu.bypass_data_1[12]
.sym 54701 lm32_cpu.bypass_data_1[12]
.sym 54705 $abc$42206$n4342
.sym 54706 lm32_cpu.bypass_data_1[1]
.sym 54713 lm32_cpu.bypass_data_1[0]
.sym 54719 lm32_cpu.bypass_data_1[31]
.sym 54725 lm32_cpu.bypass_data_1[1]
.sym 54729 lm32_cpu.instruction_unit.instruction_d[12]
.sym 54730 lm32_cpu.bypass_data_1[12]
.sym 54731 $abc$42206$n4342
.sym 54732 $abc$42206$n4352
.sym 54737 lm32_cpu.bypass_data_1[25]
.sym 54742 lm32_cpu.pc_f[23]
.sym 54743 $abc$42206$n3435_1
.sym 54744 $abc$42206$n3533_1
.sym 54745 $abc$42206$n2400_$glb_ce
.sym 54746 sys_clk_$glb_clk
.sym 54747 lm32_cpu.rst_i_$glb_sr
.sym 54748 lm32_cpu.mc_arithmetic.state[1]
.sym 54749 lm32_cpu.mc_arithmetic.cycles[3]
.sym 54750 lm32_cpu.mc_arithmetic.cycles[1]
.sym 54751 lm32_cpu.mc_arithmetic.cycles[2]
.sym 54752 $abc$42206$n6198
.sym 54753 $abc$42206$n6196
.sym 54754 lm32_cpu.mc_arithmetic.state[0]
.sym 54755 lm32_cpu.mc_arithmetic.state[2]
.sym 54759 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 54760 lm32_cpu.x_result[28]
.sym 54761 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 54762 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 54763 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 54764 lm32_cpu.x_result[8]
.sym 54765 lm32_cpu.instruction_unit.instruction_d[8]
.sym 54766 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54767 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 54768 lm32_cpu.bypass_data_1[31]
.sym 54769 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 54770 lm32_cpu.x_result[31]
.sym 54771 lm32_cpu.bypass_data_1[28]
.sym 54773 lm32_cpu.store_operand_x[0]
.sym 54774 $abc$42206$n7003
.sym 54775 sram_bus_dat_w[1]
.sym 54776 $abc$42206$n6276
.sym 54777 lm32_cpu.mc_arithmetic.state[0]
.sym 54778 $abc$42206$n3340
.sym 54779 $abc$42206$n2319
.sym 54780 $abc$42206$n5288
.sym 54781 lm32_cpu.mc_arithmetic.state[1]
.sym 54782 $abc$42206$n7606
.sym 54783 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 54786 $abc$42206$n3222_1_$glb_clk
.sym 54788 $PACKER_VCC_NET_$glb_clk
.sym 54791 $abc$42206$n2089
.sym 54792 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 54793 $abc$42206$n3285_1
.sym 54794 $abc$42206$n3222_1_$glb_clk
.sym 54795 $abc$42206$n4491_1
.sym 54796 $PACKER_VCC_NET_$glb_clk
.sym 54797 $abc$42206$n4490
.sym 54799 $abc$42206$n4487
.sym 54800 $abc$42206$n3225_1
.sym 54801 $abc$42206$n4193_1
.sym 54802 $auto$alumacc.cc:474:replace_alu$4003.C[5]
.sym 54803 lm32_cpu.mc_arithmetic.cycles[4]
.sym 54805 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 54806 lm32_cpu.mc_arithmetic.cycles[3]
.sym 54807 $abc$42206$n4503_1
.sym 54809 $abc$42206$n4476
.sym 54810 lm32_cpu.mc_arithmetic.cycles[0]
.sym 54811 $abc$42206$n4488
.sym 54814 $abc$42206$n7263
.sym 54815 lm32_cpu.mc_arithmetic.cycles[1]
.sym 54816 lm32_cpu.mc_arithmetic.cycles[2]
.sym 54819 $abc$42206$n4469_1
.sym 54820 lm32_cpu.mc_arithmetic.cycles[5]
.sym 54823 lm32_cpu.mc_arithmetic.cycles[4]
.sym 54824 $abc$42206$n3285_1
.sym 54825 $abc$42206$n3222_1_$glb_clk
.sym 54828 $PACKER_VCC_NET_$glb_clk
.sym 54829 lm32_cpu.mc_arithmetic.cycles[5]
.sym 54831 $auto$alumacc.cc:474:replace_alu$4003.C[5]
.sym 54834 $abc$42206$n3285_1
.sym 54835 $abc$42206$n4193_1
.sym 54836 lm32_cpu.mc_arithmetic.cycles[5]
.sym 54837 $abc$42206$n3222_1_$glb_clk
.sym 54840 lm32_cpu.mc_arithmetic.cycles[1]
.sym 54841 $abc$42206$n4476
.sym 54842 lm32_cpu.mc_arithmetic.cycles[0]
.sym 54843 $abc$42206$n3225_1
.sym 54846 lm32_cpu.mc_arithmetic.cycles[2]
.sym 54847 lm32_cpu.mc_arithmetic.cycles[4]
.sym 54848 lm32_cpu.mc_arithmetic.cycles[5]
.sym 54849 lm32_cpu.mc_arithmetic.cycles[3]
.sym 54852 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 54853 $abc$42206$n4503_1
.sym 54854 $abc$42206$n4469_1
.sym 54858 $abc$42206$n4491_1
.sym 54859 $abc$42206$n4469_1
.sym 54860 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 54861 $abc$42206$n4490
.sym 54865 $abc$42206$n4488
.sym 54866 $abc$42206$n4487
.sym 54867 $abc$42206$n7263
.sym 54868 $abc$42206$n2089
.sym 54869 sys_clk_$glb_clk
.sym 54870 lm32_cpu.rst_i_$glb_sr
.sym 54871 $abc$42206$n4494_1
.sym 54872 $abc$42206$n4496_1
.sym 54873 $abc$42206$n4493_1
.sym 54874 $abc$42206$n4500_1
.sym 54875 $abc$42206$n4497_1
.sym 54876 $abc$42206$n4501_1
.sym 54877 $abc$42206$n6308
.sym 54878 csrbank2_ev_enable0_w
.sym 54879 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 54880 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 54883 $abc$42206$n6232_1
.sym 54884 $abc$42206$n4237_1
.sym 54885 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 54886 $abc$42206$n5263_1
.sym 54887 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 54888 lm32_cpu.mc_arithmetic.state[2]
.sym 54889 $abc$42206$n2195
.sym 54890 lm32_cpu.mc_arithmetic.state[1]
.sym 54891 $abc$42206$n4475
.sym 54892 $abc$42206$n5263_1
.sym 54893 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 54894 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 54896 $abc$42206$n4967_1
.sym 54897 $abc$42206$n4488
.sym 54898 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54899 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 54900 csrbank2_reload2_w[7]
.sym 54901 $abc$42206$n6953
.sym 54902 storage[0][2]
.sym 54903 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54905 lm32_cpu.mc_arithmetic.state[2]
.sym 54906 $abc$42206$n2339
.sym 54908 $PACKER_VCC_NET_$glb_clk
.sym 54909 $PACKER_VCC_NET_$glb_clk
.sym 54913 lm32_cpu.mc_arithmetic.cycles[3]
.sym 54916 $PACKER_VCC_NET_$glb_clk
.sym 54917 $PACKER_VCC_NET_$glb_clk
.sym 54918 lm32_cpu.mc_arithmetic.cycles[4]
.sym 54922 lm32_cpu.mc_arithmetic.cycles[1]
.sym 54923 lm32_cpu.mc_arithmetic.cycles[2]
.sym 54924 $abc$42206$n7262
.sym 54925 lm32_cpu.mc_arithmetic.cycles[0]
.sym 54935 $abc$42206$n4488
.sym 54939 $abc$42206$n2319
.sym 54941 sram_bus_dat_w[5]
.sym 54947 lm32_cpu.mc_arithmetic.cycles[0]
.sym 54950 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 54952 $PACKER_VCC_NET_$glb_clk
.sym 54953 lm32_cpu.mc_arithmetic.cycles[1]
.sym 54956 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 54958 $PACKER_VCC_NET_$glb_clk
.sym 54959 lm32_cpu.mc_arithmetic.cycles[2]
.sym 54960 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 54962 $auto$alumacc.cc:474:replace_alu$4003.C[4]
.sym 54964 $PACKER_VCC_NET_$glb_clk
.sym 54965 lm32_cpu.mc_arithmetic.cycles[3]
.sym 54966 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 54968 $nextpnr_ICESTORM_LC_36$I3
.sym 54970 $PACKER_VCC_NET_$glb_clk
.sym 54971 lm32_cpu.mc_arithmetic.cycles[4]
.sym 54972 $auto$alumacc.cc:474:replace_alu$4003.C[4]
.sym 54978 $nextpnr_ICESTORM_LC_36$I3
.sym 54982 $abc$42206$n4488
.sym 54984 $abc$42206$n7262
.sym 54988 sram_bus_dat_w[5]
.sym 54991 $abc$42206$n2319
.sym 54992 sys_clk_$glb_clk
.sym 54993 sys_rst_$glb_sr
.sym 54994 storage[8][7]
.sym 54995 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54996 storage[8][3]
.sym 54997 $abc$42206$n6349_1
.sym 54998 $abc$42206$n6350_1
.sym 54999 $abc$42206$n2092
.sym 55000 $abc$42206$n5609_1
.sym 55001 $abc$42206$n4488
.sym 55002 $abc$42206$n3372_1
.sym 55006 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 55007 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55008 $abc$42206$n6312
.sym 55009 lm32_cpu.operand_m[20]
.sym 55010 lm32_cpu.mc_arithmetic.a[3]
.sym 55011 csrbank2_ev_enable0_w
.sym 55012 $abc$42206$n7260
.sym 55013 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55014 $abc$42206$n4614_1
.sym 55015 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55016 $abc$42206$n5271_1
.sym 55017 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55018 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55019 $abc$42206$n7606
.sym 55020 csrbank0_bus_errors0_w[5]
.sym 55021 storage[12][2]
.sym 55022 $abc$42206$n4543
.sym 55023 $abc$42206$n5410
.sym 55024 csrbank0_bus_errors1_w[5]
.sym 55025 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55026 $abc$42206$n3285_1
.sym 55027 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55029 $abc$42206$n2319
.sym 55031 $abc$42206$n3222_1_$glb_clk
.sym 55034 $PACKER_VCC_NET_$glb_clk
.sym 55037 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 55038 $abc$42206$n5216
.sym 55039 $abc$42206$n3222_1_$glb_clk
.sym 55040 storage_1[13][0]
.sym 55041 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55042 $PACKER_VCC_NET_$glb_clk
.sym 55044 storage_1[9][0]
.sym 55045 lm32_cpu.mc_arithmetic.cycles[0]
.sym 55046 $abc$42206$n4504_1
.sym 55047 $abc$42206$n6212
.sym 55049 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 55052 $abc$42206$n3285_1
.sym 55054 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 55056 $abc$42206$n3288_1
.sym 55058 $abc$42206$n4488
.sym 55061 $abc$42206$n7259
.sym 55062 $abc$42206$n7003
.sym 55064 $abc$42206$n5210
.sym 55068 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55069 storage_1[13][0]
.sym 55070 storage_1[9][0]
.sym 55071 $abc$42206$n6212
.sym 55074 $abc$42206$n7259
.sym 55075 $abc$42206$n4504_1
.sym 55076 $abc$42206$n4488
.sym 55081 lm32_cpu.mc_arithmetic.cycles[0]
.sym 55083 $PACKER_VCC_NET_$glb_clk
.sym 55086 lm32_cpu.mc_arithmetic.cycles[0]
.sym 55087 $abc$42206$n3222_1_$glb_clk
.sym 55088 $abc$42206$n3285_1
.sym 55095 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 55099 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 55104 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55105 $abc$42206$n5216
.sym 55106 $abc$42206$n5210
.sym 55107 $abc$42206$n3288_1
.sym 55110 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 55114 $abc$42206$n7003
.sym 55115 sys_clk_$glb_clk
.sym 55117 $abc$42206$n6297_1
.sym 55118 $abc$42206$n6296
.sym 55119 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55120 $abc$42206$n2349
.sym 55121 $abc$42206$n5445
.sym 55122 interface3_bank_bus_dat_r[6]
.sym 55123 $abc$42206$n6300
.sym 55124 interface3_bank_bus_dat_r[4]
.sym 55126 $abc$42206$n3301_1
.sym 55129 lm32_cpu.mc_arithmetic.a[1]
.sym 55130 storage_1[9][0]
.sym 55131 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 55133 $abc$42206$n2151
.sym 55134 $abc$42206$n4488
.sym 55135 sram_bus_dat_w[0]
.sym 55136 $abc$42206$n4638_1
.sym 55138 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 55139 storage[13][7]
.sym 55140 $abc$42206$n2192
.sym 55141 sram_bus_we
.sym 55142 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55143 $abc$42206$n2634
.sym 55144 $abc$42206$n7415
.sym 55145 $abc$42206$n3287_1
.sym 55146 $abc$42206$n3787_1
.sym 55147 $abc$42206$n2092
.sym 55148 interface3_bank_bus_dat_r[4]
.sym 55149 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55150 $abc$42206$n7054
.sym 55151 $abc$42206$n2145
.sym 55152 csrbank2_reload2_w[2]
.sym 55158 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55159 $abc$42206$n6268_1
.sym 55160 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55161 $abc$42206$n2634
.sym 55163 $abc$42206$n2092
.sym 55164 $abc$42206$n6210
.sym 55165 storage_1[15][0]
.sym 55166 $abc$42206$n6213_1
.sym 55167 storage_1[11][7]
.sym 55168 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55169 $abc$42206$n2349
.sym 55170 storage_1[15][7]
.sym 55171 $abc$42206$n3288_1
.sym 55172 sram_bus_adr[3]
.sym 55174 $abc$42206$n4638_1
.sym 55180 csrbank0_bus_errors0_w[5]
.sym 55184 csrbank0_bus_errors1_w[5]
.sym 55185 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55186 $abc$42206$n46
.sym 55188 storage_1[11][0]
.sym 55189 $abc$42206$n4543
.sym 55191 $abc$42206$n4543
.sym 55192 $abc$42206$n46
.sym 55193 $abc$42206$n4638_1
.sym 55194 csrbank0_bus_errors1_w[5]
.sym 55197 storage_1[15][7]
.sym 55198 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55199 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55200 storage_1[11][7]
.sym 55204 $abc$42206$n2634
.sym 55209 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55210 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55211 $abc$42206$n6213_1
.sym 55212 $abc$42206$n6210
.sym 55215 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55216 storage_1[11][0]
.sym 55217 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55218 storage_1[15][0]
.sym 55221 $abc$42206$n6268_1
.sym 55222 $abc$42206$n3288_1
.sym 55223 sram_bus_adr[3]
.sym 55224 csrbank0_bus_errors0_w[5]
.sym 55227 $abc$42206$n3288_1
.sym 55228 sram_bus_adr[3]
.sym 55233 $abc$42206$n2092
.sym 55237 $abc$42206$n2349
.sym 55238 sys_clk_$glb_clk
.sym 55239 sys_rst_$glb_sr
.sym 55240 interface0_bank_bus_dat_r[6]
.sym 55241 $abc$42206$n5425
.sym 55242 $abc$42206$n5428_1
.sym 55243 interface0_bank_bus_dat_r[3]
.sym 55244 $abc$42206$n5444_1
.sym 55245 interface0_bank_bus_dat_r[2]
.sym 55246 basesoc_uart_phy_uart_clk_txen
.sym 55247 $abc$42206$n5419
.sym 55249 lm32_cpu.mc_arithmetic.state[1]
.sym 55250 lm32_cpu.mc_arithmetic.state[1]
.sym 55251 $abc$42206$n5440_1
.sym 55252 $abc$42206$n4648_1
.sym 55253 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 55254 storage[5][7]
.sym 55255 $abc$42206$n4644_1
.sym 55256 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55257 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 55258 storage[8][2]
.sym 55259 $abc$42206$n4614_1
.sym 55260 sram_bus_adr[3]
.sym 55262 $abc$42206$n6218
.sym 55263 $abc$42206$n3328
.sym 55264 $abc$42206$n5288
.sym 55265 $abc$42206$n5959
.sym 55266 $abc$42206$n2192
.sym 55267 csrbank0_scratch1_w[3]
.sym 55268 $abc$42206$n6276
.sym 55269 lm32_cpu.mc_arithmetic.state[1]
.sym 55270 $abc$42206$n3340
.sym 55271 $abc$42206$n7003
.sym 55272 $abc$42206$n5421
.sym 55273 $abc$42206$n7606
.sym 55275 $abc$42206$n2319
.sym 55281 $abc$42206$n5439_1
.sym 55282 interface3_bank_bus_dat_r[7]
.sym 55284 interface0_bank_bus_dat_r[5]
.sym 55285 interface4_bank_bus_dat_r[7]
.sym 55286 sys_rst
.sym 55287 $abc$42206$n5408_1
.sym 55288 $abc$42206$n5442
.sym 55289 interface0_bank_bus_dat_r[7]
.sym 55292 csrbank0_scratch1_w[0]
.sym 55293 $abc$42206$n5410
.sym 55294 $abc$42206$n3290_1
.sym 55295 $abc$42206$n3287_1
.sym 55296 interface2_bank_bus_dat_r[5]
.sym 55298 $abc$42206$n5407
.sym 55299 interface2_bank_bus_dat_r[7]
.sym 55300 interface4_bank_bus_dat_r[5]
.sym 55301 sram_bus_we
.sym 55302 $abc$42206$n4545
.sym 55303 $abc$42206$n4545
.sym 55304 $abc$42206$n6269_1
.sym 55305 csrbank0_scratch1_w[5]
.sym 55306 interface3_bank_bus_dat_r[5]
.sym 55310 $abc$42206$n5411_1
.sym 55312 $abc$42206$n5440_1
.sym 55314 $abc$42206$n5440_1
.sym 55316 $abc$42206$n4545
.sym 55317 csrbank0_scratch1_w[5]
.sym 55320 $abc$42206$n4545
.sym 55321 csrbank0_scratch1_w[0]
.sym 55323 $abc$42206$n5408_1
.sym 55326 interface4_bank_bus_dat_r[7]
.sym 55327 interface3_bank_bus_dat_r[7]
.sym 55328 interface2_bank_bus_dat_r[7]
.sym 55329 interface0_bank_bus_dat_r[7]
.sym 55332 $abc$42206$n6269_1
.sym 55333 $abc$42206$n5439_1
.sym 55334 $abc$42206$n5442
.sym 55335 $abc$42206$n3290_1
.sym 55338 sram_bus_we
.sym 55339 sys_rst
.sym 55340 $abc$42206$n3290_1
.sym 55341 $abc$42206$n3287_1
.sym 55344 interface0_bank_bus_dat_r[5]
.sym 55345 interface2_bank_bus_dat_r[5]
.sym 55346 interface4_bank_bus_dat_r[5]
.sym 55347 interface3_bank_bus_dat_r[5]
.sym 55353 $abc$42206$n4545
.sym 55356 $abc$42206$n5407
.sym 55357 $abc$42206$n3290_1
.sym 55358 $abc$42206$n5410
.sym 55359 $abc$42206$n5411_1
.sym 55361 sys_clk_$glb_clk
.sym 55362 sys_rst_$glb_sr
.sym 55363 $abc$42206$n6325_1
.sym 55364 $abc$42206$n7415
.sym 55365 $abc$42206$n5451_1
.sym 55366 $abc$42206$n7016
.sym 55367 $abc$42206$n7054
.sym 55368 csrbank0_scratch0_w[2]
.sym 55369 $abc$42206$n6273
.sym 55370 $abc$42206$n5452_1
.sym 55371 $abc$42206$n5447_1
.sym 55372 interface3_bank_bus_dat_r[7]
.sym 55373 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 55375 $abc$42206$n2327
.sym 55376 $abc$42206$n2349
.sym 55377 $abc$42206$n3304_1
.sym 55378 csrbank0_scratch1_w[0]
.sym 55379 csrbank0_bus_errors3_w[2]
.sym 55381 interface4_bank_bus_dat_r[7]
.sym 55382 $abc$42206$n3290_1
.sym 55383 $abc$42206$n6210
.sym 55384 $abc$42206$n3342_1
.sym 55385 $abc$42206$n5288
.sym 55386 $abc$42206$n5432_1
.sym 55387 csrbank0_scratch2_w[0]
.sym 55388 csrbank2_reload2_w[7]
.sym 55389 $abc$42206$n2327
.sym 55390 $abc$42206$n6269_1
.sym 55391 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55392 $abc$42206$n6953
.sym 55393 $abc$42206$n2339
.sym 55394 csrbank0_scratch1_w[7]
.sym 55395 $abc$42206$n6328
.sym 55396 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 55397 $abc$42206$n3303_1
.sym 55398 storage[0][2]
.sym 55404 $abc$42206$n4548_1
.sym 55405 csrbank0_scratch2_w[0]
.sym 55407 csrbank2_ev_enable0_w
.sym 55409 $abc$42206$n4551
.sym 55410 csrbank0_scratch0_w[0]
.sym 55411 sys_rst
.sym 55413 $abc$42206$n4628_1
.sym 55414 $abc$42206$n4543
.sym 55416 $abc$42206$n4665
.sym 55417 $abc$42206$n3287_1
.sym 55419 sys_rst
.sym 55421 sram_bus_adr[4]
.sym 55422 sram_bus_adr[4]
.sym 55424 $abc$42206$n4546_1
.sym 55427 sram_bus_adr[2]
.sym 55428 sram_bus_dat_w[0]
.sym 55429 $abc$42206$n6247
.sym 55430 $abc$42206$n2336
.sym 55432 $abc$42206$n7606
.sym 55433 $abc$42206$n4664_1
.sym 55434 sram_bus_adr[3]
.sym 55437 csrbank0_scratch0_w[0]
.sym 55438 csrbank0_scratch2_w[0]
.sym 55439 $abc$42206$n4548_1
.sym 55440 $abc$42206$n4543
.sym 55445 $abc$42206$n2336
.sym 55446 $abc$42206$n4664_1
.sym 55452 $abc$42206$n7606
.sym 55455 sram_bus_adr[4]
.sym 55456 $abc$42206$n4628_1
.sym 55457 $abc$42206$n4551
.sym 55458 sys_rst
.sym 55461 sram_bus_adr[4]
.sym 55462 sram_bus_adr[3]
.sym 55463 $abc$42206$n4546_1
.sym 55464 sram_bus_adr[2]
.sym 55467 $abc$42206$n4665
.sym 55468 sys_rst
.sym 55469 sram_bus_dat_w[0]
.sym 55470 $abc$42206$n4628_1
.sym 55473 $abc$42206$n3287_1
.sym 55474 csrbank2_ev_enable0_w
.sym 55475 $abc$42206$n6247
.sym 55476 sram_bus_adr[4]
.sym 55479 sram_bus_adr[4]
.sym 55480 $abc$42206$n3287_1
.sym 55481 sys_rst
.sym 55482 $abc$42206$n4628_1
.sym 55486 basesoc_uart_phy_tx_reg[1]
.sym 55487 $abc$42206$n6363_1
.sym 55488 $abc$42206$n6328
.sym 55489 $abc$42206$n6281_1
.sym 55490 $abc$42206$n7606
.sym 55491 basesoc_uart_phy_tx_reg[2]
.sym 55492 $abc$42206$n3304_1
.sym 55493 basesoc_uart_phy_tx_reg[0]
.sym 55495 $abc$42206$n6272
.sym 55498 sys_rst
.sym 55499 $abc$42206$n7054
.sym 55500 $abc$42206$n4545
.sym 55501 $abc$42206$n7016
.sym 55502 lm32_cpu.mc_arithmetic.a[3]
.sym 55503 csrbank0_scratch0_w[7]
.sym 55504 $abc$42206$n7606
.sym 55505 lm32_cpu.mc_arithmetic.a[3]
.sym 55506 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55507 $abc$42206$n7415
.sym 55508 $abc$42206$n4665
.sym 55509 sys_rst
.sym 55511 $abc$42206$n7606
.sym 55513 $abc$42206$n2319
.sym 55514 $abc$42206$n6304
.sym 55515 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55516 interface2_bank_bus_dat_r[7]
.sym 55517 $abc$42206$n4543
.sym 55518 $abc$42206$n6951
.sym 55519 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55520 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55521 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55531 sram_bus_adr[4]
.sym 55534 sys_rst
.sym 55536 $abc$42206$n5325_1
.sym 55538 $abc$42206$n2323
.sym 55539 lm32_cpu.mc_arithmetic.state[1]
.sym 55540 sram_bus_dat_w[5]
.sym 55541 $abc$42206$n6248_1
.sym 55545 $abc$42206$n3290_1
.sym 55546 $abc$42206$n5327_1
.sym 55547 sram_bus_we
.sym 55550 $abc$42206$n3287_1
.sym 55552 sram_bus_dat_w[7]
.sym 55553 $abc$42206$n2195
.sym 55554 csrbank2_value1_w[0]
.sym 55555 $abc$42206$n4548_1
.sym 55556 sram_bus_dat_w[6]
.sym 55560 sram_bus_we
.sym 55561 $abc$42206$n4548_1
.sym 55562 $abc$42206$n3290_1
.sym 55563 sys_rst
.sym 55568 lm32_cpu.mc_arithmetic.state[1]
.sym 55574 sram_bus_dat_w[5]
.sym 55579 sram_bus_dat_w[7]
.sym 55586 sram_bus_dat_w[6]
.sym 55590 $abc$42206$n6248_1
.sym 55591 csrbank2_value1_w[0]
.sym 55592 $abc$42206$n5327_1
.sym 55593 $abc$42206$n5325_1
.sym 55596 sram_bus_adr[4]
.sym 55599 $abc$42206$n3287_1
.sym 55604 $abc$42206$n2195
.sym 55606 $abc$42206$n2323
.sym 55607 sys_clk_$glb_clk
.sym 55608 sys_rst_$glb_sr
.sym 55609 $abc$42206$n7613
.sym 55610 basesoc_uart_phy_tx_reg[0]
.sym 55611 $abc$42206$n6951
.sym 55612 $abc$42206$n7616
.sym 55613 storage[0][5]
.sym 55614 storage[0][2]
.sym 55615 $abc$42206$n7418
.sym 55616 $abc$42206$n3303_1
.sym 55617 $abc$42206$n3437_1
.sym 55618 $abc$42206$n3370
.sym 55619 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 55621 $abc$42206$n2149
.sym 55622 $abc$42206$n5325_1
.sym 55623 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 55624 lm32_cpu.mc_arithmetic.p[9]
.sym 55625 storage[9][0]
.sym 55626 $abc$42206$n3312_1
.sym 55627 $abc$42206$n5414_1
.sym 55628 $abc$42206$n3
.sym 55629 lm32_cpu.mc_arithmetic.a[4]
.sym 55630 sys_rst
.sym 55631 $abc$42206$n6327_1
.sym 55632 sram_bus_dat_w[1]
.sym 55633 csrbank2_en0_w
.sym 55634 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 55635 $abc$42206$n2319
.sym 55636 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 55637 csrbank2_load1_w[5]
.sym 55638 $abc$42206$n7418
.sym 55639 $abc$42206$n2634
.sym 55640 csrbank2_reload2_w[2]
.sym 55641 $abc$42206$n4548_1
.sym 55642 $abc$42206$n7613
.sym 55643 $abc$42206$n2145
.sym 55644 basesoc_uart_phy_tx_reg[0]
.sym 55652 sram_bus_adr[4]
.sym 55653 csrbank2_load2_w[0]
.sym 55655 sram_bus_adr[2]
.sym 55656 sram_bus_adr[3]
.sym 55657 basesoc_timer0_zero_old_trigger
.sym 55658 csrbank2_reload2_w[7]
.sym 55659 $abc$42206$n4628_1
.sym 55661 $abc$42206$n4644_1
.sym 55664 csrbank2_load2_w[7]
.sym 55667 $abc$42206$n4548_1
.sym 55668 $abc$42206$n6951
.sym 55670 csrbank2_value0_w[0]
.sym 55672 sys_rst
.sym 55673 sram_bus_dat_w[2]
.sym 55677 sram_bus_dat_w[5]
.sym 55678 $abc$42206$n4643
.sym 55680 basesoc_timer0_zero_trigger
.sym 55681 $abc$42206$n4551
.sym 55685 sram_bus_adr[4]
.sym 55686 $abc$42206$n4548_1
.sym 55689 $abc$42206$n4643
.sym 55690 $abc$42206$n4628_1
.sym 55692 sys_rst
.sym 55695 csrbank2_value0_w[0]
.sym 55696 sram_bus_adr[2]
.sym 55697 sram_bus_adr[3]
.sym 55698 csrbank2_load2_w[0]
.sym 55701 sram_bus_dat_w[2]
.sym 55707 sram_bus_adr[4]
.sym 55709 $abc$42206$n4644_1
.sym 55713 basesoc_timer0_zero_old_trigger
.sym 55715 basesoc_timer0_zero_trigger
.sym 55721 sram_bus_dat_w[5]
.sym 55725 csrbank2_reload2_w[7]
.sym 55726 $abc$42206$n4644_1
.sym 55727 csrbank2_load2_w[7]
.sym 55728 $abc$42206$n4551
.sym 55729 $abc$42206$n6951
.sym 55730 sys_clk_$glb_clk
.sym 55732 $abc$42206$n3304_1
.sym 55733 $abc$42206$n3343
.sym 55734 $abc$42206$n7019
.sym 55735 $abc$42206$n6278
.sym 55736 storage[8][4]
.sym 55737 storage[8][0]
.sym 55738 $abc$42206$n6955
.sym 55739 $abc$42206$n5613
.sym 55740 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55744 $abc$42206$n4632_1
.sym 55745 lm32_cpu.mc_arithmetic.p[18]
.sym 55747 $abc$42206$n7616
.sym 55748 sram_bus_dat_w[3]
.sym 55749 csrbank2_load2_w[0]
.sym 55751 $abc$42206$n2149
.sym 55752 storage[8][2]
.sym 55753 basesoc_timer0_zero_old_trigger
.sym 55755 csrbank2_load2_w[2]
.sym 55757 storage[10][0]
.sym 55758 $abc$42206$n4630_1
.sym 55761 $abc$42206$n4643
.sym 55763 sram_bus_dat_w[4]
.sym 55764 basesoc_timer0_value[16]
.sym 55765 $abc$42206$n7618
.sym 55766 $abc$42206$n2151
.sym 55767 $abc$42206$n2325
.sym 55773 $abc$42206$n4545
.sym 55774 csrbank2_load0_w[5]
.sym 55775 storage[15][2]
.sym 55776 storage[7][2]
.sym 55777 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55779 basesoc_timer0_zero_trigger
.sym 55780 $abc$42206$n5370_1
.sym 55781 $abc$42206$n4632_1
.sym 55782 $abc$42206$n6258_1
.sym 55783 $abc$42206$n5704
.sym 55784 $abc$42206$n4629
.sym 55785 $abc$42206$n4635
.sym 55786 $abc$42206$n4551
.sym 55787 $abc$42206$n4545
.sym 55788 $abc$42206$n5134
.sym 55789 sram_bus_adr[4]
.sym 55790 csrbank2_load2_w[5]
.sym 55792 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55793 csrbank2_en0_w
.sym 55794 $abc$42206$n5368
.sym 55797 csrbank2_load1_w[5]
.sym 55798 csrbank2_load3_w[5]
.sym 55799 csrbank2_reload0_w[7]
.sym 55801 $abc$42206$n6259_1
.sym 55803 csrbank2_load2_w[0]
.sym 55804 $abc$42206$n5367
.sym 55806 csrbank2_en0_w
.sym 55807 csrbank2_load2_w[0]
.sym 55808 $abc$42206$n5134
.sym 55812 csrbank2_load2_w[5]
.sym 55813 $abc$42206$n4545
.sym 55814 csrbank2_load0_w[5]
.sym 55815 $abc$42206$n4551
.sym 55818 storage[15][2]
.sym 55819 storage[7][2]
.sym 55820 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55821 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55824 $abc$42206$n6259_1
.sym 55825 $abc$42206$n5367
.sym 55826 $abc$42206$n5370_1
.sym 55827 $abc$42206$n4629
.sym 55830 sram_bus_adr[4]
.sym 55831 csrbank2_load1_w[5]
.sym 55832 $abc$42206$n6258_1
.sym 55833 $abc$42206$n4632_1
.sym 55836 $abc$42206$n4545
.sym 55837 sram_bus_adr[4]
.sym 55843 csrbank2_reload0_w[7]
.sym 55844 basesoc_timer0_zero_trigger
.sym 55845 $abc$42206$n5704
.sym 55848 $abc$42206$n5368
.sym 55849 csrbank2_load3_w[5]
.sym 55850 $abc$42206$n4635
.sym 55853 sys_clk_$glb_clk
.sym 55854 sys_rst_$glb_sr
.sym 55855 $abc$42206$n6367_1
.sym 55856 $abc$42206$n6317_1
.sym 55857 csrbank2_reload2_w[5]
.sym 55859 csrbank2_reload2_w[6]
.sym 55860 csrbank2_reload2_w[4]
.sym 55862 $abc$42206$n6318
.sym 55864 lm32_cpu.mc_arithmetic.a[26]
.sym 55867 $abc$42206$n4545
.sym 55868 $abc$42206$n3319_1
.sym 55869 $abc$42206$n4630_1
.sym 55870 csrbank2_load2_w[7]
.sym 55871 storage[15][2]
.sym 55872 lm32_cpu.mc_arithmetic.state[2]
.sym 55873 storage[15][7]
.sym 55874 $abc$42206$n3322_1
.sym 55875 csrbank2_reload0_w[6]
.sym 55876 lm32_cpu.mc_arithmetic.a[29]
.sym 55877 csrbank2_reload2_w[7]
.sym 55878 csrbank2_load0_w[5]
.sym 55879 $abc$42206$n5326_1
.sym 55880 sram_bus_dat_w[1]
.sym 55881 $abc$42206$n2327
.sym 55882 storage[14][4]
.sym 55883 csrbank0_scratch2_w[0]
.sym 55885 csrbank2_load2_w[4]
.sym 55886 $abc$42206$n6277
.sym 55887 $abc$42206$n6955
.sym 55888 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55889 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55890 $abc$42206$n2333
.sym 55896 $abc$42206$n4646_1
.sym 55897 basesoc_timer0_value[8]
.sym 55898 csrbank2_reload0_w[5]
.sym 55901 basesoc_timer0_value[7]
.sym 55903 csrbank2_reload0_w[0]
.sym 55904 $abc$42206$n4643
.sym 55905 csrbank2_value0_w[7]
.sym 55907 csrbank2_reload0_w[7]
.sym 55909 basesoc_timer0_value[16]
.sym 55910 $abc$42206$n4637
.sym 55912 csrbank2_value2_w[0]
.sym 55914 $abc$42206$n2333
.sym 55915 $abc$42206$n5372
.sym 55916 csrbank2_reload2_w[5]
.sym 55920 basesoc_timer0_value[0]
.sym 55921 $abc$42206$n5326_1
.sym 55922 $abc$42206$n5321_1
.sym 55923 $abc$42206$n5371_1
.sym 55924 csrbank2_reload3_w[5]
.sym 55929 basesoc_timer0_value[16]
.sym 55935 basesoc_timer0_value[7]
.sym 55944 basesoc_timer0_value[0]
.sym 55947 $abc$42206$n4637
.sym 55948 csrbank2_reload0_w[5]
.sym 55949 $abc$42206$n4643
.sym 55950 csrbank2_reload2_w[5]
.sym 55953 csrbank2_reload0_w[7]
.sym 55954 $abc$42206$n4637
.sym 55955 csrbank2_value0_w[7]
.sym 55956 $abc$42206$n5321_1
.sym 55959 basesoc_timer0_value[8]
.sym 55965 $abc$42206$n5326_1
.sym 55966 csrbank2_reload0_w[0]
.sym 55967 csrbank2_value2_w[0]
.sym 55968 $abc$42206$n4637
.sym 55971 csrbank2_reload3_w[5]
.sym 55972 $abc$42206$n4646_1
.sym 55973 $abc$42206$n5372
.sym 55974 $abc$42206$n5371_1
.sym 55975 $abc$42206$n2333
.sym 55976 sys_clk_$glb_clk
.sym 55977 sys_rst_$glb_sr
.sym 55979 $abc$42206$n5365
.sym 55980 $abc$42206$n7422
.sym 55981 $abc$42206$n2371
.sym 55982 csrbank2_reload1_w[0]
.sym 55983 csrbank2_reload1_w[2]
.sym 55984 csrbank2_reload1_w[5]
.sym 55990 sram_bus_dat_w[4]
.sym 55991 $abc$42206$n4132_1
.sym 55996 $abc$42206$n4740
.sym 55997 $abc$42206$n6887
.sym 55998 csrbank2_reload3_w[4]
.sym 55999 csrbank2_reload0_w[0]
.sym 56000 csrbank4_tuning_word3_w[6]
.sym 56001 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 56002 csrbank2_reload2_w[5]
.sym 56003 lm32_cpu.mc_arithmetic.a[26]
.sym 56004 storage[14][7]
.sym 56005 basesoc_timer0_value[29]
.sym 56006 $abc$42206$n6304
.sym 56008 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 56009 interface2_bank_bus_dat_r[7]
.sym 56010 csrbank2_load3_w[5]
.sym 56012 interface2_bank_bus_dat_r[7]
.sym 56013 sram_bus_dat_w[4]
.sym 56019 csrbank2_load0_w[7]
.sym 56020 csrbank2_value0_w[4]
.sym 56021 $abc$42206$n5116_1
.sym 56022 basesoc_timer0_zero_trigger
.sym 56023 $abc$42206$n5743
.sym 56024 $abc$42206$n4632_1
.sym 56025 csrbank2_reload1_w[5]
.sym 56026 $abc$42206$n5321_1
.sym 56028 $abc$42206$n5364
.sym 56029 csrbank2_value2_w[4]
.sym 56030 csrbank2_load1_w[4]
.sym 56031 $abc$42206$n4643
.sym 56032 $abc$42206$n4646_1
.sym 56033 $abc$42206$n5363
.sym 56034 $abc$42206$n5142_1
.sym 56039 $abc$42206$n5326_1
.sym 56040 csrbank2_reload3_w[4]
.sym 56041 csrbank2_value1_w[4]
.sym 56042 $abc$42206$n5722
.sym 56044 $abc$42206$n5365
.sym 56045 csrbank2_load2_w[4]
.sym 56047 csrbank2_en0_w
.sym 56048 $abc$42206$n5362
.sym 56049 $abc$42206$n5327_1
.sym 56050 csrbank2_reload2_w[4]
.sym 56052 $abc$42206$n5116_1
.sym 56053 csrbank2_en0_w
.sym 56054 csrbank2_load0_w[7]
.sym 56058 csrbank2_reload3_w[4]
.sym 56059 csrbank2_value1_w[4]
.sym 56060 $abc$42206$n5327_1
.sym 56061 $abc$42206$n4646_1
.sym 56064 $abc$42206$n5362
.sym 56065 $abc$42206$n5363
.sym 56066 $abc$42206$n5326_1
.sym 56067 csrbank2_value2_w[4]
.sym 56070 csrbank2_en0_w
.sym 56072 csrbank2_load2_w[4]
.sym 56073 $abc$42206$n5142_1
.sym 56077 basesoc_timer0_zero_trigger
.sym 56078 csrbank2_reload1_w[5]
.sym 56079 $abc$42206$n5722
.sym 56082 $abc$42206$n4632_1
.sym 56083 csrbank2_reload2_w[4]
.sym 56084 $abc$42206$n4643
.sym 56085 csrbank2_load1_w[4]
.sym 56088 $abc$42206$n5364
.sym 56089 csrbank2_value0_w[4]
.sym 56090 $abc$42206$n5365
.sym 56091 $abc$42206$n5321_1
.sym 56094 basesoc_timer0_zero_trigger
.sym 56095 csrbank2_reload2_w[4]
.sym 56097 $abc$42206$n5743
.sym 56099 sys_clk_$glb_clk
.sym 56100 sys_rst_$glb_sr
.sym 56102 storage[14][4]
.sym 56104 $abc$42206$n5353
.sym 56105 storage[14][1]
.sym 56106 $abc$42206$n6302
.sym 56108 storage[14][7]
.sym 56113 csrbank2_load0_w[7]
.sym 56114 $abc$42206$n4710
.sym 56115 $abc$42206$n5116_1
.sym 56117 csrbank2_value2_w[4]
.sym 56118 sram_bus_dat_w[0]
.sym 56121 sram_bus_adr[4]
.sym 56122 sys_rst
.sym 56127 $abc$42206$n2319
.sym 56129 csrbank2_load1_w[5]
.sym 56130 csrbank4_tuning_word3_w[3]
.sym 56131 $abc$42206$n2634
.sym 56132 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 56136 csrbank2_reload2_w[4]
.sym 56146 $abc$42206$n5393_1
.sym 56147 $abc$42206$n5106_1
.sym 56148 csrbank2_load2_w[7]
.sym 56149 csrbank2_reload2_w[7]
.sym 56150 $abc$42206$n5389
.sym 56151 $abc$42206$n4630_1
.sym 56152 csrbank2_reload3_w[5]
.sym 56154 $abc$42206$n5128_1
.sym 56155 csrbank2_load1_w[5]
.sym 56156 $abc$42206$n6266_1
.sym 56157 $abc$42206$n5752
.sym 56158 csrbank2_load0_w[2]
.sym 56159 csrbank2_en0_w
.sym 56160 $abc$42206$n5770
.sym 56161 $abc$42206$n5388
.sym 56162 $abc$42206$n5160
.sym 56163 $abc$42206$n5387_1
.sym 56164 $abc$42206$n5148_1
.sym 56169 csrbank2_load0_w[7]
.sym 56170 csrbank2_load3_w[5]
.sym 56171 basesoc_timer0_zero_trigger
.sym 56173 $abc$42206$n4629
.sym 56175 csrbank2_load2_w[7]
.sym 56177 $abc$42206$n5148_1
.sym 56178 csrbank2_en0_w
.sym 56181 $abc$42206$n5387_1
.sym 56182 $abc$42206$n4629
.sym 56183 $abc$42206$n6266_1
.sym 56184 $abc$42206$n5393_1
.sym 56188 $abc$42206$n5128_1
.sym 56189 csrbank2_load1_w[5]
.sym 56190 csrbank2_en0_w
.sym 56193 $abc$42206$n5106_1
.sym 56195 csrbank2_en0_w
.sym 56196 csrbank2_load0_w[2]
.sym 56199 $abc$42206$n5770
.sym 56200 csrbank2_reload3_w[5]
.sym 56201 basesoc_timer0_zero_trigger
.sym 56205 $abc$42206$n5389
.sym 56206 $abc$42206$n4630_1
.sym 56207 $abc$42206$n5388
.sym 56208 csrbank2_load0_w[7]
.sym 56211 $abc$42206$n5752
.sym 56212 csrbank2_reload2_w[7]
.sym 56213 basesoc_timer0_zero_trigger
.sym 56217 csrbank2_load3_w[5]
.sym 56218 $abc$42206$n5160
.sym 56219 csrbank2_en0_w
.sym 56222 sys_clk_$glb_clk
.sym 56223 sys_rst_$glb_sr
.sym 56224 $abc$42206$n2349
.sym 56225 $abc$42206$n2634
.sym 56227 spiflash_counter[7]
.sym 56228 $abc$42206$n17
.sym 56229 $abc$42206$n4670_1
.sym 56230 $abc$42206$n5668
.sym 56231 $abc$42206$n3194_1
.sym 56232 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 56236 csrbank4_tuning_word3_w[6]
.sym 56237 $abc$42206$n4630_1
.sym 56238 basesoc_uart_phy_tx_busy
.sym 56240 csrbank4_tuning_word3_w[7]
.sym 56242 $abc$42206$n2237
.sym 56243 sram_bus_dat_w[3]
.sym 56245 storage[10][2]
.sym 56246 sram_bus_adr[4]
.sym 56249 sram_bus_dat_w[7]
.sym 56252 $abc$42206$n7618
.sym 56255 csrbank2_load0_w[7]
.sym 56266 basesoc_timer0_value[15]
.sym 56267 basesoc_timer0_value[13]
.sym 56268 csrbank2_reload0_w[0]
.sym 56269 $abc$42206$n4646_1
.sym 56270 basesoc_timer0_zero_trigger
.sym 56273 basesoc_timer0_value[23]
.sym 56274 csrbank2_value1_w[5]
.sym 56277 $abc$42206$n5394
.sym 56279 $abc$42206$n5326_1
.sym 56280 $abc$42206$n5683
.sym 56281 $abc$42206$n5395
.sym 56282 basesoc_timer0_value[0]
.sym 56283 $PACKER_VCC_NET_$glb_clk
.sym 56286 csrbank2_value1_w[7]
.sym 56287 csrbank2_value2_w[7]
.sym 56289 csrbank2_value2_w[5]
.sym 56290 $abc$42206$n5327_1
.sym 56291 csrbank2_reload3_w[7]
.sym 56292 $abc$42206$n2333
.sym 56298 $abc$42206$n4646_1
.sym 56299 csrbank2_value1_w[7]
.sym 56300 $abc$42206$n5327_1
.sym 56301 csrbank2_reload3_w[7]
.sym 56305 basesoc_timer0_value[13]
.sym 56311 csrbank2_reload0_w[0]
.sym 56312 $abc$42206$n5683
.sym 56313 basesoc_timer0_zero_trigger
.sym 56316 $abc$42206$n5326_1
.sym 56317 $abc$42206$n5327_1
.sym 56318 csrbank2_value2_w[5]
.sym 56319 csrbank2_value1_w[5]
.sym 56322 $abc$42206$n5395
.sym 56323 $abc$42206$n5394
.sym 56324 csrbank2_value2_w[7]
.sym 56325 $abc$42206$n5326_1
.sym 56328 basesoc_timer0_value[15]
.sym 56337 basesoc_timer0_value[23]
.sym 56341 $PACKER_VCC_NET_$glb_clk
.sym 56342 basesoc_timer0_value[0]
.sym 56344 $abc$42206$n2333
.sym 56345 sys_clk_$glb_clk
.sym 56346 sys_rst_$glb_sr
.sym 56347 spiflash_counter[5]
.sym 56348 spiflash_counter[6]
.sym 56349 $abc$42206$n4678_1
.sym 56350 $abc$42206$n3196_1
.sym 56351 $abc$42206$n4682_1
.sym 56352 lm32_cpu.eba[13]
.sym 56353 $abc$42206$n4679
.sym 56354 spiflash_counter[4]
.sym 56360 $abc$42206$n2323
.sym 56362 sram_bus_dat_w[6]
.sym 56366 $abc$42206$n2349
.sym 56367 sys_rst
.sym 56369 $abc$42206$n4710
.sym 56370 csrbank2_load2_w[7]
.sym 56378 $abc$42206$n2319
.sym 56394 sram_bus_dat_w[1]
.sym 56409 sram_bus_dat_w[7]
.sym 56414 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 56415 $abc$42206$n2315
.sym 56427 sram_bus_dat_w[7]
.sym 56439 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 56459 sram_bus_dat_w[1]
.sym 56467 $abc$42206$n2315
.sym 56468 sys_clk_$glb_clk
.sym 56469 sys_rst_$glb_sr
.sym 56479 csrbank2_reload0_w[0]
.sym 56483 csrbank2_reload0_w[1]
.sym 56488 storage[15][1]
.sym 56489 $abc$42206$n4678_1
.sym 56495 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 56514 $abc$42206$n2400
.sym 56534 $abc$42206$n2400
.sym 56571 $PACKER_GND_NET
.sym 56572 lm32_cpu.store_operand_x[7]
.sym 56573 $abc$42206$n82
.sym 56575 $abc$42206$n5087
.sym 56576 lm32_cpu.load_store_unit.store_data_m[30]
.sym 56579 lm32_cpu.branch_target_x[12]
.sym 56582 $abc$42206$n4156
.sym 56583 lm32_cpu.branch_target_x[9]
.sym 56584 $abc$42206$n4482
.sym 56585 sram_bus_dat_w[2]
.sym 56586 lm32_cpu.m_result_sel_compare_d
.sym 56587 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 56588 $abc$42206$n4682_1
.sym 56590 lm32_cpu.store_operand_x[26]
.sym 56591 lm32_cpu.eba[13]
.sym 56592 $abc$42206$n3238_1
.sym 56593 $abc$42206$n5881_1
.sym 56598 $abc$42206$n3435_1
.sym 56601 spiflash_sr[13]
.sym 56603 spram_bus_adr[13]
.sym 56613 $abc$42206$n7051
.sym 56614 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56616 $abc$42206$n3238_1
.sym 56624 $abc$42206$n5077_1
.sym 56628 lm32_cpu.branch_target_x[9]
.sym 56632 storage_1[5][7]
.sym 56635 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 56636 storage_1[1][7]
.sym 56639 lm32_cpu.branch_target_x[12]
.sym 56640 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56652 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 56664 $abc$42206$n3238_1
.sym 56668 storage_1[1][7]
.sym 56669 storage_1[5][7]
.sym 56670 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56671 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56674 lm32_cpu.branch_target_x[12]
.sym 56680 $abc$42206$n5077_1
.sym 56686 lm32_cpu.branch_target_x[9]
.sym 56690 $abc$42206$n7051
.sym 56691 sys_clk_$glb_clk
.sym 56697 count[16]
.sym 56698 $PACKER_VCC_NET_$glb_clk
.sym 56699 storage_1[3][2]
.sym 56700 $abc$42206$n5612
.sym 56701 $abc$42206$n5549_1
.sym 56702 storage_1[3][5]
.sym 56703 $abc$42206$n5256_1
.sym 56704 storage_1[3][0]
.sym 56707 $abc$42206$n4352
.sym 56708 lm32_cpu.pc_f[10]
.sym 56710 lm32_cpu.eba[22]
.sym 56711 $abc$42206$n5087
.sym 56712 $abc$42206$n5075_1
.sym 56713 $abc$42206$n7051
.sym 56714 $abc$42206$n3435_1
.sym 56715 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 56718 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 56719 $abc$42206$n5257_1
.sym 56720 $PACKER_GND_NET
.sym 56729 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 56735 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56740 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 56750 sram_bus_dat_w[6]
.sym 56751 lm32_cpu.logic_op_d[3]
.sym 56752 $abc$42206$n3198_1
.sym 56753 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 56754 spiflash_sr[25]
.sym 56756 $abc$42206$n5743_1
.sym 56757 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 56758 storage_1[6][0]
.sym 56759 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56760 shared_dat_r[19]
.sym 56761 $abc$42206$n5077_1
.sym 56762 lm32_cpu.load_store_unit.store_data_m[30]
.sym 56763 spiflash_sr[31]
.sym 56775 sram_bus_dat_w[4]
.sym 56776 $abc$42206$n7054
.sym 56777 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56779 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56785 storage_1[0][4]
.sym 56794 storage_1[1][4]
.sym 56795 $abc$42206$n3435_1
.sym 56799 lm32_cpu.m_result_sel_compare_d
.sym 56804 sram_bus_dat_w[6]
.sym 56805 sram_bus_dat_w[2]
.sym 56807 sram_bus_dat_w[2]
.sym 56813 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56814 storage_1[1][4]
.sym 56815 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56816 storage_1[0][4]
.sym 56822 $abc$42206$n3435_1
.sym 56834 sram_bus_dat_w[6]
.sym 56839 sram_bus_dat_w[4]
.sym 56852 lm32_cpu.m_result_sel_compare_d
.sym 56853 $abc$42206$n7054
.sym 56854 sys_clk_$glb_clk
.sym 56856 storage_1[3][7]
.sym 56857 shared_dat_r[27]
.sym 56858 shared_dat_r[19]
.sym 56859 shared_dat_r[31]
.sym 56860 storage_1[3][6]
.sym 56861 $abc$42206$n6226
.sym 56862 $abc$42206$n6208
.sym 56863 storage_1[3][3]
.sym 56865 lm32_cpu.operand_m[7]
.sym 56866 lm32_cpu.operand_m[7]
.sym 56867 $abc$42206$n5252_1
.sym 56868 $abc$42206$n5075_1
.sym 56869 $abc$42206$n5256_1
.sym 56870 $abc$42206$n7054
.sym 56871 storage_1[5][4]
.sym 56873 storage_1[3][0]
.sym 56874 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56875 lm32_cpu.eba[2]
.sym 56876 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56877 $abc$42206$n5256_1
.sym 56878 spram_bus_adr[13]
.sym 56879 sram_bus_dat_w[4]
.sym 56880 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 56881 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 56882 $abc$42206$n4192_1
.sym 56883 spiflash_sr[19]
.sym 56884 $abc$42206$n5549_1
.sym 56885 storage[5][6]
.sym 56886 $abc$42206$n4197_1
.sym 56887 $abc$42206$n5771
.sym 56888 $abc$42206$n6191_1
.sym 56889 spiflash_sr[21]
.sym 56890 $abc$42206$n5753
.sym 56891 storage_1[5][3]
.sym 56897 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 56898 lm32_cpu.size_d[1]
.sym 56899 $abc$42206$n7049
.sym 56901 $abc$42206$n4198_1
.sym 56902 $abc$42206$n3261_1
.sym 56907 lm32_cpu.size_d[0]
.sym 56910 lm32_cpu.sign_extend_d
.sym 56912 lm32_cpu.instruction_unit.instruction_d[30]
.sym 56917 lm32_cpu.logic_op_d[3]
.sym 56918 $abc$42206$n4192_1
.sym 56919 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 56922 $abc$42206$n2358
.sym 56925 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 56928 $abc$42206$n4682_1
.sym 56930 lm32_cpu.instruction_unit.instruction_d[30]
.sym 56931 $abc$42206$n3261_1
.sym 56932 $abc$42206$n4198_1
.sym 56933 $abc$42206$n4192_1
.sym 56936 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 56942 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 56949 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 56954 lm32_cpu.sign_extend_d
.sym 56955 lm32_cpu.size_d[1]
.sym 56956 lm32_cpu.logic_op_d[3]
.sym 56957 lm32_cpu.size_d[0]
.sym 56961 lm32_cpu.logic_op_d[3]
.sym 56963 lm32_cpu.sign_extend_d
.sym 56966 $abc$42206$n2358
.sym 56968 $abc$42206$n4682_1
.sym 56973 $abc$42206$n4198_1
.sym 56975 lm32_cpu.instruction_unit.instruction_d[30]
.sym 56976 $abc$42206$n7049
.sym 56977 sys_clk_$glb_clk
.sym 56979 $abc$42206$n5549_1
.sym 56980 spiflash_sr[25]
.sym 56981 spiflash_sr[16]
.sym 56982 spiflash_sr[17]
.sym 56983 spiflash_sr[8]
.sym 56984 spiflash_sr[31]
.sym 56985 spiflash_sr[22]
.sym 56986 spiflash_sr[30]
.sym 56987 $abc$42206$n5773_1
.sym 56988 $abc$42206$n6226
.sym 56989 lm32_cpu.store_operand_x[10]
.sym 56990 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 56991 $abc$42206$n6226
.sym 56992 $abc$42206$n3200_1
.sym 56993 storage_1[2][0]
.sym 56994 shared_dat_r[31]
.sym 56995 storage_1[2][6]
.sym 56996 $abc$42206$n6207_1
.sym 56997 $abc$42206$n5608
.sym 56998 $abc$42206$n3435_1
.sym 56999 storage_1[0][4]
.sym 57000 shared_dat_r[27]
.sym 57001 sram_bus_dat_w[1]
.sym 57002 $abc$42206$n3435_1
.sym 57003 storage_1[4][4]
.sym 57004 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57005 shared_dat_r[31]
.sym 57006 $abc$42206$n7046
.sym 57007 $abc$42206$n6231_1
.sym 57008 $abc$42206$n2358
.sym 57009 $abc$42206$n7044
.sym 57011 lm32_cpu.x_result_sel_csr_d
.sym 57012 $abc$42206$n2360
.sym 57013 $abc$42206$n6231_1
.sym 57014 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57016 $abc$42206$n3222_1_$glb_clk
.sym 57022 storage[5][4]
.sym 57023 storage_1[2][3]
.sym 57024 $abc$42206$n3222_1_$glb_clk
.sym 57025 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 57026 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57027 storage[1][4]
.sym 57028 storage[5][2]
.sym 57029 storage_1[6][3]
.sym 57030 shared_dat_r[23]
.sym 57031 $abc$42206$n2110
.sym 57033 storage[1][2]
.sym 57034 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57035 $abc$42206$n5257_1
.sym 57036 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57038 $abc$42206$n4483
.sym 57039 $abc$42206$n6231_1
.sym 57041 $abc$42206$n4472
.sym 57042 $abc$42206$n4473_1
.sym 57043 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 57046 $abc$42206$n4197_1
.sym 57047 $abc$42206$n5256_1
.sym 57048 $abc$42206$n6191_1
.sym 57050 $abc$42206$n4194_1
.sym 57056 shared_dat_r[23]
.sym 57059 $abc$42206$n6191_1
.sym 57060 $abc$42206$n4473_1
.sym 57062 $abc$42206$n4483
.sym 57065 $abc$42206$n5257_1
.sym 57066 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 57067 $abc$42206$n5256_1
.sym 57068 $abc$42206$n6231_1
.sym 57071 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 57072 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57073 storage[5][2]
.sym 57074 storage[1][2]
.sym 57077 $abc$42206$n4483
.sym 57078 $abc$42206$n4194_1
.sym 57079 $abc$42206$n3222_1_$glb_clk
.sym 57080 $abc$42206$n4197_1
.sym 57083 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57084 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57085 storage_1[2][3]
.sym 57086 storage_1[6][3]
.sym 57089 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57090 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 57091 storage[5][4]
.sym 57092 storage[1][4]
.sym 57095 $abc$42206$n4472
.sym 57096 $abc$42206$n4473_1
.sym 57097 $abc$42206$n4194_1
.sym 57099 $abc$42206$n2110
.sym 57100 sys_clk_$glb_clk
.sym 57101 lm32_cpu.rst_i_$glb_sr
.sym 57102 shared_dat_r[21]
.sym 57103 $abc$42206$n6287_1
.sym 57104 shared_dat_r[29]
.sym 57105 storage_1[4][0]
.sym 57106 storage_1[4][1]
.sym 57107 $abc$42206$n6202
.sym 57108 storage_1[4][4]
.sym 57109 shared_dat_r[30]
.sym 57111 lm32_cpu.store_operand_x[16]
.sym 57112 lm32_cpu.store_operand_x[16]
.sym 57113 $abc$42206$n3435_1
.sym 57114 spram_bus_adr[12]
.sym 57115 storage_1[6][3]
.sym 57116 shared_dat_r[23]
.sym 57117 $abc$42206$n7051
.sym 57118 storage[5][3]
.sym 57119 lm32_cpu.size_x[0]
.sym 57120 $abc$42206$n6238_1
.sym 57121 spram_bus_adr[7]
.sym 57122 $abc$42206$n4682_1
.sym 57123 $abc$42206$n7049
.sym 57124 $abc$42206$n3200_1
.sym 57125 spiflash_sr[16]
.sym 57126 $abc$42206$n7044
.sym 57127 shared_dat_r[26]
.sym 57128 $abc$42206$n4193_1
.sym 57129 $abc$42206$n7617
.sym 57130 $abc$42206$n4511
.sym 57131 $abc$42206$n7010
.sym 57132 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 57133 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 57134 $abc$42206$n2360
.sym 57135 $abc$42206$n5898_1
.sym 57136 lm32_cpu.x_result_sel_add_d
.sym 57137 lm32_cpu.instruction_unit.instruction_d[1]
.sym 57144 lm32_cpu.x_result_sel_sext_d
.sym 57145 $abc$42206$n2075
.sym 57148 $abc$42206$n4194_1
.sym 57149 $abc$42206$n4190_1
.sym 57150 lm32_cpu.instruction_unit.instruction_d[30]
.sym 57151 $abc$42206$n6191_1
.sym 57152 lm32_cpu.x_result_sel_mc_arith_d
.sym 57153 lm32_cpu.instruction_unit.pc_a[10]
.sym 57154 lm32_cpu.logic_op_d[3]
.sym 57155 lm32_cpu.size_d[1]
.sym 57156 lm32_cpu.size_d[0]
.sym 57160 lm32_cpu.x_result_sel_csr_d
.sym 57165 $abc$42206$n4207_1
.sym 57169 $abc$42206$n4189_1
.sym 57170 $abc$42206$n4950_1
.sym 57172 $abc$42206$n4192_1
.sym 57173 lm32_cpu.sign_extend_d
.sym 57179 lm32_cpu.instruction_unit.pc_a[10]
.sym 57182 lm32_cpu.x_result_sel_sext_d
.sym 57183 lm32_cpu.x_result_sel_mc_arith_d
.sym 57184 $abc$42206$n4189_1
.sym 57185 $abc$42206$n4950_1
.sym 57188 $abc$42206$n4190_1
.sym 57189 lm32_cpu.instruction_unit.instruction_d[30]
.sym 57194 lm32_cpu.x_result_sel_csr_d
.sym 57197 $abc$42206$n4207_1
.sym 57200 $abc$42206$n4192_1
.sym 57201 lm32_cpu.size_d[1]
.sym 57202 lm32_cpu.size_d[0]
.sym 57203 lm32_cpu.instruction_unit.instruction_d[30]
.sym 57206 $abc$42206$n6191_1
.sym 57208 $abc$42206$n4194_1
.sym 57212 lm32_cpu.logic_op_d[3]
.sym 57213 lm32_cpu.sign_extend_d
.sym 57214 lm32_cpu.size_d[0]
.sym 57215 lm32_cpu.size_d[1]
.sym 57220 lm32_cpu.instruction_unit.pc_a[10]
.sym 57222 $abc$42206$n2075
.sym 57223 sys_clk_$glb_clk
.sym 57224 lm32_cpu.rst_i_$glb_sr
.sym 57225 lm32_cpu.x_result_sel_csr_x
.sym 57226 $abc$42206$n7046
.sym 57227 $abc$42206$n2358
.sym 57228 lm32_cpu.size_x[1]
.sym 57229 lm32_cpu.x_bypass_enable_x
.sym 57230 lm32_cpu.m_bypass_enable_x
.sym 57231 $abc$42206$n7044
.sym 57232 $abc$42206$n2364
.sym 57235 spiflash_bitbang_storage_full[0]
.sym 57236 lm32_cpu.m_result_sel_compare_m
.sym 57237 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 57238 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57239 $abc$42206$n4193_1
.sym 57240 $abc$42206$n4207_1
.sym 57241 $abc$42206$n2075
.sym 57242 shared_dat_r[30]
.sym 57243 lm32_cpu.size_d[1]
.sym 57244 shared_dat_r[21]
.sym 57245 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 57246 $abc$42206$n5769_1
.sym 57247 storage_1[2][7]
.sym 57248 storage[5][1]
.sym 57249 $abc$42206$n4682_1
.sym 57251 lm32_cpu.load_store_unit.store_data_m[30]
.sym 57252 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57253 $abc$42206$n2075
.sym 57254 $abc$42206$n2395
.sym 57255 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 57256 $abc$42206$n4193_1
.sym 57257 $abc$42206$n5881_1
.sym 57258 lm32_cpu.x_result_sel_csr_x
.sym 57259 lm32_cpu.store_operand_x[3]
.sym 57260 spiflash_sr[31]
.sym 57266 $abc$42206$n6230
.sym 57267 lm32_cpu.x_result_sel_add_d
.sym 57268 lm32_cpu.store_operand_x[30]
.sym 57269 lm32_cpu.eba[2]
.sym 57270 $abc$42206$n5878_1
.sym 57271 lm32_cpu.size_x[0]
.sym 57272 $abc$42206$n4020_1
.sym 57273 $abc$42206$n4040
.sym 57274 storage_1[3][4]
.sym 57275 storage_1[6][4]
.sym 57276 $abc$42206$n5844
.sym 57277 lm32_cpu.size_x[1]
.sym 57278 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57279 lm32_cpu.load_store_unit.store_data_x[10]
.sym 57280 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57284 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57285 lm32_cpu.store_operand_x[26]
.sym 57287 lm32_cpu.load_store_unit.store_data_x[14]
.sym 57288 storage_1[7][4]
.sym 57290 $abc$42206$n4712_1
.sym 57292 storage_1[2][4]
.sym 57293 $abc$42206$n2396
.sym 57295 lm32_cpu.branch_target_x[9]
.sym 57299 storage_1[7][4]
.sym 57300 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57301 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57302 storage_1[3][4]
.sym 57305 $abc$42206$n4040
.sym 57306 $abc$42206$n4020_1
.sym 57307 lm32_cpu.size_x[0]
.sym 57308 lm32_cpu.size_x[1]
.sym 57311 storage_1[6][4]
.sym 57312 storage_1[2][4]
.sym 57313 $abc$42206$n6230
.sym 57314 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57317 lm32_cpu.x_result_sel_add_d
.sym 57319 $abc$42206$n5844
.sym 57320 $abc$42206$n5878_1
.sym 57323 lm32_cpu.size_x[1]
.sym 57324 lm32_cpu.store_operand_x[26]
.sym 57325 lm32_cpu.load_store_unit.store_data_x[10]
.sym 57326 lm32_cpu.size_x[0]
.sym 57329 lm32_cpu.size_x[0]
.sym 57330 lm32_cpu.store_operand_x[30]
.sym 57331 lm32_cpu.load_store_unit.store_data_x[14]
.sym 57332 lm32_cpu.size_x[1]
.sym 57336 $abc$42206$n4712_1
.sym 57337 lm32_cpu.branch_target_x[9]
.sym 57338 lm32_cpu.eba[2]
.sym 57341 lm32_cpu.size_x[0]
.sym 57342 $abc$42206$n4020_1
.sym 57343 $abc$42206$n4040
.sym 57344 lm32_cpu.size_x[1]
.sym 57345 $abc$42206$n2396
.sym 57346 sys_clk_$glb_clk
.sym 57347 lm32_cpu.rst_i_$glb_sr
.sym 57348 shared_dat_r[26]
.sym 57349 shared_dat_r[20]
.sym 57350 $abc$42206$n4510_1
.sym 57351 $abc$42206$n5888
.sym 57352 $abc$42206$n5898_1
.sym 57353 $abc$42206$n5893_1
.sym 57354 spiflash_sr[21]
.sym 57355 $abc$42206$n4513
.sym 57356 lm32_cpu.instruction_unit.instruction_d[10]
.sym 57357 lm32_cpu.m_bypass_enable_x
.sym 57358 lm32_cpu.branch_target_x[12]
.sym 57359 lm32_cpu.instruction_unit.instruction_d[10]
.sym 57360 storage_1[3][4]
.sym 57361 storage_1[6][4]
.sym 57362 lm32_cpu.x_result_sel_sext_d
.sym 57363 lm32_cpu.size_x[1]
.sym 57364 $abc$42206$n5844
.sym 57365 $abc$42206$n2127
.sym 57366 lm32_cpu.size_x[0]
.sym 57367 lm32_cpu.x_result_sel_csr_x
.sym 57368 $abc$42206$n7037
.sym 57369 $abc$42206$n4040
.sym 57371 $abc$42206$n7051
.sym 57372 $abc$42206$n4207_1
.sym 57373 $abc$42206$n7010
.sym 57374 lm32_cpu.size_x[1]
.sym 57375 $abc$42206$n4188_1
.sym 57376 $abc$42206$n4712_1
.sym 57377 $abc$42206$n4207_1
.sym 57378 storage[5][6]
.sym 57379 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57380 $abc$42206$n2395
.sym 57381 $abc$42206$n17
.sym 57382 $abc$42206$n4675
.sym 57383 shared_dat_r[20]
.sym 57391 $abc$42206$n2105
.sym 57392 $abc$42206$n3284_1
.sym 57395 $abc$42206$n4469_1
.sym 57397 $abc$42206$n4509
.sym 57400 lm32_cpu.size_x[1]
.sym 57402 $abc$42206$n5288
.sym 57403 lm32_cpu.sign_extend_d
.sym 57405 spiflash_bitbang_en_storage_full
.sym 57408 lm32_cpu.store_operand_x[2]
.sym 57409 lm32_cpu.eret_x
.sym 57410 spiflash_bitbang_storage_full[0]
.sym 57413 $abc$42206$n3283_1
.sym 57414 lm32_cpu.store_operand_x[10]
.sym 57415 $abc$42206$n3238_1
.sym 57418 $abc$42206$n3432
.sym 57420 spiflash_sr[31]
.sym 57422 $abc$42206$n3432
.sym 57423 $abc$42206$n3284_1
.sym 57424 $abc$42206$n5288
.sym 57425 $abc$42206$n4509
.sym 57429 $abc$42206$n4469_1
.sym 57431 $abc$42206$n5288
.sym 57434 $abc$42206$n5288
.sym 57437 $abc$42206$n3283_1
.sym 57440 $abc$42206$n3238_1
.sym 57443 lm32_cpu.eret_x
.sym 57446 spiflash_sr[31]
.sym 57447 spiflash_bitbang_storage_full[0]
.sym 57448 spiflash_bitbang_en_storage_full
.sym 57453 lm32_cpu.size_x[1]
.sym 57454 lm32_cpu.store_operand_x[2]
.sym 57455 lm32_cpu.store_operand_x[10]
.sym 57459 $abc$42206$n4509
.sym 57460 lm32_cpu.eret_x
.sym 57464 lm32_cpu.sign_extend_d
.sym 57468 $abc$42206$n2105
.sym 57469 sys_clk_$glb_clk
.sym 57470 lm32_cpu.rst_i_$glb_sr
.sym 57471 $abc$42206$n3432
.sym 57472 $abc$42206$n2356
.sym 57473 $abc$42206$n3998
.sym 57474 $abc$42206$n4033
.sym 57475 $abc$42206$n3509_1
.sym 57476 lm32_cpu.x_result[0]
.sym 57477 $abc$42206$n80
.sym 57478 shared_dat_r[25]
.sym 57479 lm32_cpu.eba[3]
.sym 57481 $abc$42206$n4342
.sym 57482 lm32_cpu.eba[3]
.sym 57483 $abc$42206$n4509
.sym 57484 $abc$42206$n2056
.sym 57485 spiflash_sr[20]
.sym 57486 $abc$42206$n4020_1
.sym 57487 $abc$42206$n2056
.sym 57488 $abc$42206$n2124
.sym 57489 lm32_cpu.read_idx_0_d[0]
.sym 57490 $abc$42206$n5288
.sym 57491 $abc$42206$n2395
.sym 57492 $abc$42206$n2056
.sym 57493 $abc$42206$n3423
.sym 57494 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57495 $abc$42206$n5881_1
.sym 57496 $abc$42206$n3509_1
.sym 57497 lm32_cpu.pc_x[18]
.sym 57498 $abc$42206$n7044
.sym 57499 lm32_cpu.x_result[3]
.sym 57500 lm32_cpu.m_result_sel_compare_m
.sym 57501 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 57502 shared_dat_r[31]
.sym 57503 lm32_cpu.pc_f[16]
.sym 57504 $abc$42206$n3432
.sym 57505 shared_dat_r[28]
.sym 57506 lm32_cpu.store_operand_x[22]
.sym 57509 $abc$42206$n3222_1_$glb_clk
.sym 57512 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57516 $abc$42206$n5881_1
.sym 57517 $abc$42206$n3222_1_$glb_clk
.sym 57520 $abc$42206$n4183_1
.sym 57522 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57523 $abc$42206$n7049
.sym 57524 $abc$42206$n4182_1
.sym 57525 $abc$42206$n3435_1
.sym 57526 spiflash_bitbang_storage_full[2]
.sym 57527 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 57528 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 57530 lm32_cpu.m_result_sel_compare_d
.sym 57531 spiflash_bitbang_en_storage_full
.sym 57533 $abc$42206$n4622_1
.sym 57534 $abc$42206$n80
.sym 57536 $abc$42206$n5844
.sym 57537 $abc$42206$n4207_1
.sym 57539 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57541 $abc$42206$n5288
.sym 57545 $abc$42206$n80
.sym 57546 spiflash_bitbang_en_storage_full
.sym 57548 spiflash_bitbang_storage_full[2]
.sym 57552 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57557 $abc$42206$n5288
.sym 57558 $abc$42206$n3222_1_$glb_clk
.sym 57563 $abc$42206$n4182_1
.sym 57566 $abc$42206$n3435_1
.sym 57569 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 57571 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 57572 $abc$42206$n4622_1
.sym 57576 $abc$42206$n4207_1
.sym 57577 $abc$42206$n4182_1
.sym 57581 $abc$42206$n5881_1
.sym 57582 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57583 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57587 $abc$42206$n4183_1
.sym 57588 lm32_cpu.m_result_sel_compare_d
.sym 57589 $abc$42206$n5844
.sym 57591 $abc$42206$n7049
.sym 57592 sys_clk_$glb_clk
.sym 57594 lm32_cpu.x_result[2]
.sym 57595 $abc$42206$n3996_1
.sym 57596 lm32_cpu.cc[1]
.sym 57597 shared_dat_r[28]
.sym 57598 $abc$42206$n4032_1
.sym 57599 $abc$42206$n3997
.sym 57600 $abc$42206$n3228_1
.sym 57601 $abc$42206$n2393
.sym 57602 $abc$42206$n3431
.sym 57604 $abc$42206$n7003
.sym 57605 $abc$42206$n4482
.sym 57606 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57607 lm32_cpu.x_result[5]
.sym 57608 $abc$42206$n4352
.sym 57609 $abc$42206$n4040
.sym 57610 lm32_cpu.size_x[0]
.sym 57611 lm32_cpu.x_result_sel_add_x
.sym 57612 $abc$42206$n4040
.sym 57613 $abc$42206$n3432
.sym 57614 $abc$42206$n4342
.sym 57615 lm32_cpu.instruction_unit.instruction_d[10]
.sym 57616 $abc$42206$n2079
.sym 57617 $abc$42206$n3998
.sym 57619 $abc$42206$n2075
.sym 57620 lm32_cpu.branch_target_x[18]
.sym 57621 $abc$42206$n7617
.sym 57622 lm32_cpu.store_operand_x[3]
.sym 57623 lm32_cpu.x_result[16]
.sym 57624 $abc$42206$n3230_1
.sym 57625 lm32_cpu.eba[11]
.sym 57626 lm32_cpu.m_result_sel_compare_m
.sym 57627 $abc$42206$n7010
.sym 57628 lm32_cpu.interrupt_unit.csr[0]
.sym 57629 lm32_cpu.instruction_unit.instruction_d[1]
.sym 57635 lm32_cpu.size_x[0]
.sym 57638 lm32_cpu.store_operand_x[0]
.sym 57639 lm32_cpu.bypass_data_1[3]
.sym 57640 $abc$42206$n4352
.sym 57642 lm32_cpu.branch_target_x[10]
.sym 57644 $abc$42206$n4207_1
.sym 57645 $abc$42206$n4188_1
.sym 57646 $abc$42206$n4342
.sym 57647 lm32_cpu.x_result[7]
.sym 57648 $abc$42206$n4712_1
.sym 57651 lm32_cpu.eba[5]
.sym 57653 lm32_cpu.store_operand_x[6]
.sym 57654 lm32_cpu.m_result_sel_compare_x
.sym 57655 lm32_cpu.eba[3]
.sym 57656 lm32_cpu.size_x[1]
.sym 57657 lm32_cpu.store_operand_x[16]
.sym 57658 lm32_cpu.size_x[0]
.sym 57659 lm32_cpu.instruction_unit.instruction_d[3]
.sym 57661 lm32_cpu.branch_target_x[12]
.sym 57662 $abc$42206$n2396
.sym 57666 lm32_cpu.store_operand_x[22]
.sym 57671 lm32_cpu.m_result_sel_compare_x
.sym 57674 lm32_cpu.branch_target_x[10]
.sym 57675 $abc$42206$n4712_1
.sym 57677 lm32_cpu.eba[3]
.sym 57680 $abc$42206$n4207_1
.sym 57681 $abc$42206$n4188_1
.sym 57683 lm32_cpu.instruction_unit.instruction_d[3]
.sym 57686 lm32_cpu.size_x[1]
.sym 57687 lm32_cpu.store_operand_x[22]
.sym 57688 lm32_cpu.size_x[0]
.sym 57689 lm32_cpu.store_operand_x[6]
.sym 57692 lm32_cpu.store_operand_x[16]
.sym 57693 lm32_cpu.store_operand_x[0]
.sym 57694 lm32_cpu.size_x[0]
.sym 57695 lm32_cpu.size_x[1]
.sym 57698 lm32_cpu.x_result[7]
.sym 57704 $abc$42206$n4712_1
.sym 57706 lm32_cpu.eba[5]
.sym 57707 lm32_cpu.branch_target_x[12]
.sym 57710 lm32_cpu.instruction_unit.instruction_d[3]
.sym 57711 $abc$42206$n4342
.sym 57712 $abc$42206$n4352
.sym 57713 lm32_cpu.bypass_data_1[3]
.sym 57714 $abc$42206$n2396
.sym 57715 sys_clk_$glb_clk
.sym 57716 lm32_cpu.rst_i_$glb_sr
.sym 57719 lm32_cpu.cc[2]
.sym 57720 lm32_cpu.cc[3]
.sym 57721 lm32_cpu.cc[4]
.sym 57722 lm32_cpu.cc[5]
.sym 57723 lm32_cpu.cc[6]
.sym 57724 lm32_cpu.cc[7]
.sym 57725 lm32_cpu.load_store_unit.store_data_m[16]
.sym 57727 $abc$42206$n5614_1
.sym 57728 $abc$42206$n5448_1
.sym 57729 lm32_cpu.m_result_sel_compare_m
.sym 57730 lm32_cpu.interrupt_unit.im[2]
.sym 57731 $abc$42206$n3978
.sym 57732 $abc$42206$n5767_1
.sym 57733 $abc$42206$n2395
.sym 57734 lm32_cpu.x_result[14]
.sym 57737 shared_dat_r[21]
.sym 57738 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 57739 lm32_cpu.size_x[0]
.sym 57740 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 57741 $abc$42206$n2075
.sym 57742 $abc$42206$n2395
.sym 57743 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 57744 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57745 $abc$42206$n4682_1
.sym 57746 lm32_cpu.interrupt_unit.csr[2]
.sym 57747 lm32_cpu.cc[9]
.sym 57748 $abc$42206$n4193_1
.sym 57749 $abc$42206$n3431
.sym 57750 lm32_cpu.store_operand_x[3]
.sym 57751 lm32_cpu.x_result_sel_csr_x
.sym 57752 lm32_cpu.eba[1]
.sym 57758 lm32_cpu.m_result_sel_compare_m
.sym 57759 $abc$42206$n6157_1
.sym 57760 $abc$42206$n2396
.sym 57761 $abc$42206$n3242_1
.sym 57762 $abc$42206$n4330
.sym 57763 lm32_cpu.x_result_sel_csr_x
.sym 57764 $abc$42206$n3859_1
.sym 57765 lm32_cpu.cc[9]
.sym 57766 $abc$42206$n3858_1
.sym 57767 lm32_cpu.branch_target_x[20]
.sym 57769 $abc$42206$n3860_1
.sym 57770 $abc$42206$n3435_1
.sym 57771 lm32_cpu.x_result[3]
.sym 57772 $abc$42206$n4332_1
.sym 57773 lm32_cpu.x_result_sel_add_x
.sym 57775 $abc$42206$n4440_1
.sym 57776 $abc$42206$n3430
.sym 57777 $abc$42206$n3779_1
.sym 57780 lm32_cpu.branch_target_x[18]
.sym 57783 lm32_cpu.x_result[16]
.sym 57784 lm32_cpu.eba[13]
.sym 57785 lm32_cpu.eba[11]
.sym 57786 $abc$42206$n6037_1
.sym 57787 lm32_cpu.operand_m[16]
.sym 57788 $abc$42206$n4712_1
.sym 57789 lm32_cpu.pc_f[10]
.sym 57791 $abc$42206$n3430
.sym 57792 lm32_cpu.cc[9]
.sym 57793 $abc$42206$n3859_1
.sym 57794 lm32_cpu.x_result_sel_csr_x
.sym 57797 $abc$42206$n3779_1
.sym 57799 $abc$42206$n3435_1
.sym 57800 lm32_cpu.pc_f[10]
.sym 57803 $abc$42206$n3860_1
.sym 57804 $abc$42206$n6157_1
.sym 57805 lm32_cpu.x_result_sel_add_x
.sym 57806 $abc$42206$n3858_1
.sym 57809 lm32_cpu.eba[13]
.sym 57810 lm32_cpu.branch_target_x[20]
.sym 57811 $abc$42206$n4712_1
.sym 57815 lm32_cpu.x_result[3]
.sym 57816 $abc$42206$n3242_1
.sym 57818 $abc$42206$n4440_1
.sym 57821 $abc$42206$n4332_1
.sym 57822 $abc$42206$n4330
.sym 57823 $abc$42206$n3242_1
.sym 57824 lm32_cpu.x_result[16]
.sym 57827 lm32_cpu.m_result_sel_compare_m
.sym 57828 $abc$42206$n6037_1
.sym 57829 lm32_cpu.operand_m[16]
.sym 57833 $abc$42206$n4712_1
.sym 57834 lm32_cpu.branch_target_x[18]
.sym 57836 lm32_cpu.eba[11]
.sym 57837 $abc$42206$n2396
.sym 57838 sys_clk_$glb_clk
.sym 57839 lm32_cpu.rst_i_$glb_sr
.sym 57840 lm32_cpu.cc[8]
.sym 57841 lm32_cpu.cc[9]
.sym 57842 lm32_cpu.cc[10]
.sym 57843 lm32_cpu.cc[11]
.sym 57844 lm32_cpu.cc[12]
.sym 57845 lm32_cpu.cc[13]
.sym 57846 lm32_cpu.cc[14]
.sym 57847 lm32_cpu.cc[15]
.sym 57849 lm32_cpu.load_store_unit.store_data_x[14]
.sym 57850 lm32_cpu.load_store_unit.store_data_x[14]
.sym 57851 $abc$42206$n4682_1
.sym 57852 $abc$42206$n5844
.sym 57853 lm32_cpu.load_store_unit.store_data_m[31]
.sym 57854 lm32_cpu.operand_1_x[26]
.sym 57855 $abc$42206$n3860_1
.sym 57856 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 57857 $abc$42206$n3242_1
.sym 57858 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 57859 sram_bus_dat_w[3]
.sym 57861 lm32_cpu.x_result_sel_add_x
.sym 57863 $abc$42206$n7054
.sym 57864 $abc$42206$n4207_1
.sym 57865 lm32_cpu.store_operand_x[6]
.sym 57866 lm32_cpu.size_x[1]
.sym 57867 lm32_cpu.operand_m[23]
.sym 57869 lm32_cpu.cc[14]
.sym 57870 $abc$42206$n2395
.sym 57871 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 57872 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 57873 $abc$42206$n17
.sym 57874 $abc$42206$n4712_1
.sym 57875 $abc$42206$n4188_1
.sym 57883 lm32_cpu.bypass_data_1[14]
.sym 57885 lm32_cpu.bypass_data_1[3]
.sym 57887 $abc$42206$n3432
.sym 57888 lm32_cpu.store_operand_x[14]
.sym 57889 lm32_cpu.store_operand_x[6]
.sym 57890 lm32_cpu.read_idx_0_d[0]
.sym 57892 lm32_cpu.size_x[1]
.sym 57894 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57895 lm32_cpu.read_idx_0_d[2]
.sym 57900 $abc$42206$n3839_1
.sym 57905 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57908 $abc$42206$n5881_1
.sym 57910 lm32_cpu.bypass_data_1[26]
.sym 57911 lm32_cpu.x_result_sel_csr_x
.sym 57912 lm32_cpu.eba[1]
.sym 57917 lm32_cpu.read_idx_0_d[2]
.sym 57921 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 57922 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 57923 $abc$42206$n5881_1
.sym 57928 lm32_cpu.bypass_data_1[3]
.sym 57932 lm32_cpu.store_operand_x[14]
.sym 57934 lm32_cpu.store_operand_x[6]
.sym 57935 lm32_cpu.size_x[1]
.sym 57940 lm32_cpu.bypass_data_1[26]
.sym 57945 lm32_cpu.read_idx_0_d[0]
.sym 57950 $abc$42206$n3432
.sym 57951 lm32_cpu.x_result_sel_csr_x
.sym 57952 lm32_cpu.eba[1]
.sym 57953 $abc$42206$n3839_1
.sym 57957 lm32_cpu.bypass_data_1[14]
.sym 57960 $abc$42206$n2400_$glb_ce
.sym 57961 sys_clk_$glb_clk
.sym 57962 lm32_cpu.rst_i_$glb_sr
.sym 57963 lm32_cpu.cc[16]
.sym 57964 lm32_cpu.cc[17]
.sym 57965 lm32_cpu.cc[18]
.sym 57966 lm32_cpu.cc[19]
.sym 57967 lm32_cpu.cc[20]
.sym 57968 lm32_cpu.cc[21]
.sym 57969 lm32_cpu.cc[22]
.sym 57970 lm32_cpu.cc[23]
.sym 57971 lm32_cpu.store_operand_x[26]
.sym 57973 lm32_cpu.eba[13]
.sym 57974 basesoc_uart_phy_tx_busy
.sym 57976 lm32_cpu.branch_target_d[21]
.sym 57977 spiflash_sr[20]
.sym 57978 lm32_cpu.cc[11]
.sym 57982 lm32_cpu.store_operand_x[5]
.sym 57983 lm32_cpu.read_idx_0_d[2]
.sym 57984 lm32_cpu.cc[11]
.sym 57985 lm32_cpu.operand_m[7]
.sym 57986 lm32_cpu.read_idx_0_d[0]
.sym 57987 lm32_cpu.pc_f[25]
.sym 57988 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 57989 $abc$42206$n4288
.sym 57990 shared_dat_r[31]
.sym 57991 lm32_cpu.x_result[10]
.sym 57992 $abc$42206$n3432
.sym 57993 lm32_cpu.m_result_sel_compare_m
.sym 57994 $abc$42206$n2110
.sym 57995 lm32_cpu.pc_f[16]
.sym 57996 lm32_cpu.bypass_data_1[26]
.sym 57997 lm32_cpu.load_store_unit.store_data_m[18]
.sym 57998 $abc$42206$n4315
.sym 58004 lm32_cpu.interrupt_unit.im[26]
.sym 58005 $abc$42206$n4188_1
.sym 58006 lm32_cpu.x_result_sel_add_x
.sym 58008 lm32_cpu.instruction_unit.instruction_d[10]
.sym 58010 $abc$42206$n4342
.sym 58012 lm32_cpu.size_x[0]
.sym 58013 $abc$42206$n3528_1
.sym 58014 lm32_cpu.eba[17]
.sym 58015 $abc$42206$n3432
.sym 58016 $abc$42206$n3527_1
.sym 58017 lm32_cpu.x_result[23]
.sym 58018 $abc$42206$n4342
.sym 58019 lm32_cpu.bypass_data_1[14]
.sym 58020 lm32_cpu.store_operand_x[3]
.sym 58021 $abc$42206$n3431
.sym 58022 $abc$42206$n4352
.sym 58023 lm32_cpu.x_result_sel_csr_x
.sym 58024 $abc$42206$n4207_1
.sym 58026 lm32_cpu.size_x[1]
.sym 58027 lm32_cpu.bypass_data_1[5]
.sym 58028 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58029 lm32_cpu.instruction_unit.instruction_d[5]
.sym 58030 lm32_cpu.instruction_unit.instruction_d[5]
.sym 58031 $abc$42206$n2396
.sym 58032 lm32_cpu.store_operand_x[19]
.sym 58037 lm32_cpu.instruction_unit.instruction_d[10]
.sym 58038 $abc$42206$n4188_1
.sym 58039 $abc$42206$n4207_1
.sym 58043 lm32_cpu.bypass_data_1[5]
.sym 58044 $abc$42206$n4342
.sym 58045 lm32_cpu.instruction_unit.instruction_d[5]
.sym 58046 $abc$42206$n4352
.sym 58049 lm32_cpu.size_x[1]
.sym 58050 lm32_cpu.store_operand_x[19]
.sym 58051 lm32_cpu.store_operand_x[3]
.sym 58052 lm32_cpu.size_x[0]
.sym 58055 $abc$42206$n3527_1
.sym 58056 $abc$42206$n3528_1
.sym 58057 lm32_cpu.x_result_sel_csr_x
.sym 58058 lm32_cpu.x_result_sel_add_x
.sym 58061 $abc$42206$n3432
.sym 58062 lm32_cpu.eba[17]
.sym 58063 lm32_cpu.interrupt_unit.im[26]
.sym 58064 $abc$42206$n3431
.sym 58068 $abc$42206$n4207_1
.sym 58069 $abc$42206$n4188_1
.sym 58070 lm32_cpu.instruction_unit.instruction_d[5]
.sym 58073 $abc$42206$n4352
.sym 58074 $abc$42206$n4342
.sym 58075 lm32_cpu.bypass_data_1[14]
.sym 58076 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58082 lm32_cpu.x_result[23]
.sym 58083 $abc$42206$n2396
.sym 58084 sys_clk_$glb_clk
.sym 58085 lm32_cpu.rst_i_$glb_sr
.sym 58086 lm32_cpu.cc[24]
.sym 58087 lm32_cpu.cc[25]
.sym 58088 lm32_cpu.cc[26]
.sym 58089 lm32_cpu.cc[27]
.sym 58090 lm32_cpu.cc[28]
.sym 58091 lm32_cpu.cc[29]
.sym 58092 lm32_cpu.cc[30]
.sym 58093 $auto$alumacc.cc:474:replace_alu$3994.C[31]
.sym 58094 lm32_cpu.interrupt_unit.im[26]
.sym 58096 $abc$42206$n2092
.sym 58098 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 58099 lm32_cpu.cc[22]
.sym 58100 lm32_cpu.eba[13]
.sym 58101 $abc$42206$n4182_1
.sym 58102 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 58103 lm32_cpu.x_result[26]
.sym 58104 lm32_cpu.instruction_unit.instruction_d[10]
.sym 58105 lm32_cpu.x_result[23]
.sym 58106 $abc$42206$n2079
.sym 58107 lm32_cpu.bypass_data_1[14]
.sym 58108 lm32_cpu.size_x[0]
.sym 58109 lm32_cpu.x_result[23]
.sym 58110 lm32_cpu.instruction_unit.instruction_d[1]
.sym 58111 $abc$42206$n4675
.sym 58112 lm32_cpu.cc[19]
.sym 58113 lm32_cpu.store_operand_x[30]
.sym 58114 lm32_cpu.load_store_unit.store_data_m[23]
.sym 58115 $abc$42206$n3230_1
.sym 58116 lm32_cpu.cc[21]
.sym 58117 $abc$42206$n7617
.sym 58118 lm32_cpu.m_result_sel_compare_m
.sym 58119 lm32_cpu.store_operand_x[3]
.sym 58120 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58121 lm32_cpu.interrupt_unit.im[1]
.sym 58130 shared_dat_r[6]
.sym 58134 lm32_cpu.bypass_data_1[2]
.sym 58136 $abc$42206$n4207_1
.sym 58137 $abc$42206$n4188_1
.sym 58138 $abc$42206$n4342
.sym 58140 $abc$42206$n3435_1
.sym 58141 shared_dat_r[18]
.sym 58142 $abc$42206$n3430
.sym 58144 $abc$42206$n4352
.sym 58145 $abc$42206$n3659
.sym 58148 shared_dat_r[30]
.sym 58149 lm32_cpu.instruction_unit.instruction_d[2]
.sym 58150 shared_dat_r[31]
.sym 58153 lm32_cpu.cc[26]
.sym 58154 $abc$42206$n2110
.sym 58155 lm32_cpu.pc_f[16]
.sym 58161 shared_dat_r[18]
.sym 58168 lm32_cpu.cc[26]
.sym 58169 $abc$42206$n3430
.sym 58173 shared_dat_r[30]
.sym 58179 $abc$42206$n4207_1
.sym 58180 $abc$42206$n4188_1
.sym 58181 lm32_cpu.instruction_unit.instruction_d[2]
.sym 58184 lm32_cpu.instruction_unit.instruction_d[2]
.sym 58185 $abc$42206$n4352
.sym 58186 $abc$42206$n4342
.sym 58187 lm32_cpu.bypass_data_1[2]
.sym 58192 shared_dat_r[6]
.sym 58196 $abc$42206$n3659
.sym 58198 $abc$42206$n3435_1
.sym 58199 lm32_cpu.pc_f[16]
.sym 58202 shared_dat_r[31]
.sym 58206 $abc$42206$n2110
.sym 58207 sys_clk_$glb_clk
.sym 58208 lm32_cpu.rst_i_$glb_sr
.sym 58209 lm32_cpu.load_store_unit.store_data_m[23]
.sym 58210 lm32_cpu.load_store_unit.store_data_m[18]
.sym 58211 lm32_cpu.operand_m[12]
.sym 58212 $abc$42206$n3491_1
.sym 58213 $abc$42206$n3653
.sym 58214 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 58215 lm32_cpu.operand_m[21]
.sym 58216 $abc$42206$n3617
.sym 58219 lm32_cpu.store_operand_x[2]
.sym 58222 lm32_cpu.cc[30]
.sym 58223 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 58224 $abc$42206$n6064_1
.sym 58225 $abc$42206$n2319
.sym 58226 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 58227 lm32_cpu.operand_1_x[31]
.sym 58228 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 58230 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 58231 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 58233 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 58234 $abc$42206$n5081_1
.sym 58235 spiflash_sr[19]
.sym 58236 lm32_cpu.eba[1]
.sym 58237 $abc$42206$n4682_1
.sym 58238 lm32_cpu.eba[10]
.sym 58239 $abc$42206$n4454
.sym 58240 $abc$42206$n4193_1
.sym 58241 $abc$42206$n3435_1
.sym 58242 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 58243 lm32_cpu.bypass_data_1[10]
.sym 58244 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 58250 $abc$42206$n4306
.sym 58251 $abc$42206$n4182_1
.sym 58252 lm32_cpu.bypass_data_1[2]
.sym 58254 $abc$42206$n4270
.sym 58256 $abc$42206$n4352
.sym 58258 lm32_cpu.bypass_data_1[23]
.sym 58261 lm32_cpu.bypass_data_1[30]
.sym 58263 lm32_cpu.bypass_data_1[19]
.sym 58268 lm32_cpu.bypass_data_1[10]
.sym 58269 $abc$42206$n3435_1
.sym 58270 lm32_cpu.instruction_unit.instruction_d[1]
.sym 58277 $abc$42206$n3435_1
.sym 58284 lm32_cpu.bypass_data_1[23]
.sym 58292 lm32_cpu.bypass_data_1[10]
.sym 58295 $abc$42206$n4352
.sym 58297 lm32_cpu.instruction_unit.instruction_d[1]
.sym 58304 lm32_cpu.bypass_data_1[2]
.sym 58307 lm32_cpu.bypass_data_1[19]
.sym 58308 $abc$42206$n4182_1
.sym 58309 $abc$42206$n4306
.sym 58310 $abc$42206$n3435_1
.sym 58313 lm32_cpu.bypass_data_1[23]
.sym 58314 $abc$42206$n4270
.sym 58315 $abc$42206$n4182_1
.sym 58316 $abc$42206$n3435_1
.sym 58321 lm32_cpu.bypass_data_1[19]
.sym 58328 lm32_cpu.bypass_data_1[30]
.sym 58329 $abc$42206$n2400_$glb_ce
.sym 58330 sys_clk_$glb_clk
.sym 58331 lm32_cpu.rst_i_$glb_sr
.sym 58332 spiflash_sr[26]
.sym 58333 $abc$42206$n3774
.sym 58334 $abc$42206$n3230_1
.sym 58335 $abc$42206$n5083_1
.sym 58336 spiflash_sr[28]
.sym 58337 spiflash_sr[20]
.sym 58338 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 58339 $abc$42206$n4014_1
.sym 58340 lm32_cpu.x_result[19]
.sym 58342 $abc$42206$n5613
.sym 58343 $abc$42206$n5252_1
.sym 58345 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 58346 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 58348 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 58349 $abc$42206$n3617
.sym 58351 lm32_cpu.x_result[27]
.sym 58352 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 58353 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 58354 lm32_cpu.size_x[0]
.sym 58355 lm32_cpu.operand_m[12]
.sym 58356 $abc$42206$n4207_1
.sym 58357 $abc$42206$n4459
.sym 58358 lm32_cpu.eba[12]
.sym 58359 $abc$42206$n4712_1
.sym 58360 lm32_cpu.operand_m[23]
.sym 58361 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 58362 $abc$42206$n2395
.sym 58363 $abc$42206$n4188_1
.sym 58364 lm32_cpu.operand_m[21]
.sym 58365 $abc$42206$n17
.sym 58366 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 58367 $abc$42206$n4207_1
.sym 58374 $abc$42206$n4216_1
.sym 58375 $abc$42206$n2395
.sym 58376 $abc$42206$n4342
.sym 58377 lm32_cpu.operand_1_x[10]
.sym 58378 $abc$42206$n3435_1
.sym 58379 $abc$42206$n3435_1
.sym 58380 $abc$42206$n3242_1
.sym 58381 $abc$42206$n4269
.sym 58382 lm32_cpu.bypass_data_1[29]
.sym 58383 lm32_cpu.operand_m[12]
.sym 58384 $abc$42206$n4352
.sym 58385 $abc$42206$n4182_1
.sym 58386 lm32_cpu.operand_m[23]
.sym 58387 $abc$42206$n4188_1
.sym 58388 lm32_cpu.x_result[23]
.sym 58389 lm32_cpu.bypass_data_1[30]
.sym 58390 $abc$42206$n6037_1
.sym 58391 $abc$42206$n4207_1
.sym 58392 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58398 $abc$42206$n4267_1
.sym 58401 lm32_cpu.m_result_sel_compare_m
.sym 58402 $abc$42206$n4206_1
.sym 58403 lm32_cpu.bypass_data_1[10]
.sym 58404 lm32_cpu.instruction_unit.instruction_d[10]
.sym 58406 lm32_cpu.x_result[23]
.sym 58407 $abc$42206$n4269
.sym 58408 $abc$42206$n4267_1
.sym 58409 $abc$42206$n3242_1
.sym 58412 lm32_cpu.bypass_data_1[10]
.sym 58413 $abc$42206$n4352
.sym 58414 $abc$42206$n4342
.sym 58415 lm32_cpu.instruction_unit.instruction_d[10]
.sym 58419 lm32_cpu.m_result_sel_compare_m
.sym 58421 lm32_cpu.operand_m[12]
.sym 58424 $abc$42206$n4182_1
.sym 58425 lm32_cpu.bypass_data_1[30]
.sym 58426 $abc$42206$n3435_1
.sym 58427 $abc$42206$n4206_1
.sym 58430 lm32_cpu.operand_m[23]
.sym 58431 $abc$42206$n6037_1
.sym 58433 lm32_cpu.m_result_sel_compare_m
.sym 58436 $abc$42206$n4188_1
.sym 58438 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58439 $abc$42206$n4207_1
.sym 58442 lm32_cpu.bypass_data_1[29]
.sym 58443 $abc$42206$n4216_1
.sym 58444 $abc$42206$n3435_1
.sym 58445 $abc$42206$n4182_1
.sym 58449 lm32_cpu.operand_1_x[10]
.sym 58452 $abc$42206$n2395
.sym 58453 sys_clk_$glb_clk
.sym 58454 lm32_cpu.rst_i_$glb_sr
.sym 58455 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 58456 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 58457 lm32_cpu.eba[10]
.sym 58458 lm32_cpu.eba[4]
.sym 58459 $abc$42206$n4261_1
.sym 58460 $abc$42206$n4225_1
.sym 58461 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 58462 lm32_cpu.eba[12]
.sym 58464 spiflash_sr[20]
.sym 58465 csrbank0_scratch0_w[2]
.sym 58467 lm32_cpu.x_result[20]
.sym 58468 lm32_cpu.bypass_data_1[29]
.sym 58469 lm32_cpu.operand_1_x[27]
.sym 58470 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 58471 lm32_cpu.operand_1_x[25]
.sym 58472 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 58473 $abc$42206$n4182_1
.sym 58474 lm32_cpu.x_result[20]
.sym 58475 $abc$42206$n3435_1
.sym 58476 lm32_cpu.x_result[21]
.sym 58477 $abc$42206$n3433
.sym 58478 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 58479 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 58480 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 58481 $abc$42206$n4315
.sym 58482 lm32_cpu.mc_arithmetic.state[2]
.sym 58483 basesoc_timer0_zero_pending
.sym 58484 lm32_cpu.mc_arithmetic.state[1]
.sym 58485 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 58486 $abc$42206$n7617
.sym 58487 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 58488 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 58489 $abc$42206$n4288
.sym 58490 $abc$42206$n5550_1
.sym 58501 $abc$42206$n4182_1
.sym 58502 lm32_cpu.instruction_unit.instruction_d[8]
.sym 58503 $abc$42206$n4352
.sym 58508 lm32_cpu.instruction_unit.instruction_d[9]
.sym 58509 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 58510 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 58511 $abc$42206$n4252_1
.sym 58512 $abc$42206$n3435_1
.sym 58514 $abc$42206$n7040
.sym 58515 $abc$42206$n4288
.sym 58516 $abc$42206$n4207_1
.sym 58517 lm32_cpu.bypass_data_1[8]
.sym 58518 $abc$42206$n4342
.sym 58520 lm32_cpu.bypass_data_1[25]
.sym 58521 lm32_cpu.bypass_data_1[21]
.sym 58522 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 58523 $abc$42206$n4188_1
.sym 58525 lm32_cpu.bypass_data_1[9]
.sym 58529 $abc$42206$n4342
.sym 58530 lm32_cpu.bypass_data_1[8]
.sym 58531 lm32_cpu.instruction_unit.instruction_d[8]
.sym 58532 $abc$42206$n4352
.sym 58535 $abc$42206$n4182_1
.sym 58536 $abc$42206$n4252_1
.sym 58537 lm32_cpu.bypass_data_1[25]
.sym 58538 $abc$42206$n3435_1
.sym 58544 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 58547 $abc$42206$n4352
.sym 58548 $abc$42206$n4342
.sym 58549 lm32_cpu.instruction_unit.instruction_d[9]
.sym 58550 lm32_cpu.bypass_data_1[9]
.sym 58553 $abc$42206$n3435_1
.sym 58554 $abc$42206$n4288
.sym 58555 lm32_cpu.bypass_data_1[21]
.sym 58556 $abc$42206$n4182_1
.sym 58559 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 58567 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 58571 lm32_cpu.instruction_unit.instruction_d[9]
.sym 58572 $abc$42206$n4207_1
.sym 58574 $abc$42206$n4188_1
.sym 58575 $abc$42206$n7040
.sym 58576 sys_clk_$glb_clk
.sym 58578 $abc$42206$n3301_1
.sym 58579 $abc$42206$n6369_1
.sym 58580 $abc$42206$n3285_1
.sym 58581 storage[12][1]
.sym 58582 $abc$42206$n6373_1
.sym 58583 $abc$42206$n5258_1
.sym 58584 $abc$42206$n4453_1
.sym 58585 $abc$42206$n2089
.sym 58586 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 58589 $abc$42206$n6297_1
.sym 58590 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 58591 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 58592 csrbank2_reload2_w[7]
.sym 58593 $abc$42206$n4182_1
.sym 58594 lm32_cpu.mc_result_x[24]
.sym 58595 grant
.sym 58596 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 58597 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 58598 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 58599 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 58600 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 58601 $abc$42206$n4454
.sym 58602 lm32_cpu.eba[10]
.sym 58603 $abc$42206$n4675
.sym 58604 $abc$42206$n6313_1
.sym 58605 csrbank2_ev_enable0_w
.sym 58606 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 58607 $abc$42206$n3324_1
.sym 58608 lm32_cpu.mc_arithmetic.state[2]
.sym 58609 $abc$42206$n7617
.sym 58610 lm32_cpu.mc_arithmetic.state[1]
.sym 58611 lm32_cpu.instruction_unit.instruction_d[14]
.sym 58612 lm32_cpu.store_operand_x[3]
.sym 58618 $abc$42206$n3222_1_$glb_clk
.sym 58619 lm32_cpu.mc_arithmetic.state[1]
.sym 58620 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 58621 $abc$42206$n4493_1
.sym 58622 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 58624 $abc$42206$n6196
.sym 58625 lm32_cpu.mc_arithmetic.state[0]
.sym 58626 $abc$42206$n3222_1_$glb_clk
.sym 58627 $abc$42206$n4475
.sym 58628 $abc$42206$n4496_1
.sym 58629 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 58630 $abc$42206$n4500_1
.sym 58633 $abc$42206$n4469_1
.sym 58634 $abc$42206$n4471_1
.sym 58637 $abc$42206$n2089
.sym 58642 $abc$42206$n4482
.sym 58647 $abc$42206$n6198
.sym 58649 lm32_cpu.mc_arithmetic.state[0]
.sym 58650 lm32_cpu.mc_arithmetic.state[2]
.sym 58652 lm32_cpu.mc_arithmetic.state[2]
.sym 58653 $abc$42206$n4475
.sym 58654 lm32_cpu.mc_arithmetic.state[1]
.sym 58655 $abc$42206$n6196
.sym 58658 $abc$42206$n4469_1
.sym 58659 $abc$42206$n4493_1
.sym 58660 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 58665 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 58666 $abc$42206$n4500_1
.sym 58667 $abc$42206$n4469_1
.sym 58670 $abc$42206$n4469_1
.sym 58672 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 58673 $abc$42206$n4496_1
.sym 58676 lm32_cpu.mc_arithmetic.state[1]
.sym 58677 $abc$42206$n4475
.sym 58678 lm32_cpu.mc_arithmetic.state[2]
.sym 58679 lm32_cpu.mc_arithmetic.state[0]
.sym 58682 lm32_cpu.mc_arithmetic.state[0]
.sym 58684 $abc$42206$n3222_1_$glb_clk
.sym 58685 $abc$42206$n4471_1
.sym 58688 lm32_cpu.mc_arithmetic.state[0]
.sym 58689 $abc$42206$n6198
.sym 58691 $abc$42206$n4482
.sym 58694 $abc$42206$n4475
.sym 58695 lm32_cpu.mc_arithmetic.state[1]
.sym 58696 $abc$42206$n4469_1
.sym 58697 lm32_cpu.mc_arithmetic.state[2]
.sym 58698 $abc$42206$n2089
.sym 58699 sys_clk_$glb_clk
.sym 58700 lm32_cpu.rst_i_$glb_sr
.sym 58701 $abc$42206$n5544
.sym 58702 $abc$42206$n5550_1
.sym 58703 $abc$42206$n5545
.sym 58704 $abc$42206$n6288
.sym 58705 interface3_bank_bus_dat_r[5]
.sym 58706 $abc$42206$n6316
.sym 58707 $abc$42206$n6285_1
.sym 58708 $abc$42206$n6313_1
.sym 58710 $abc$42206$n6313_1
.sym 58711 spiflash_bitbang_storage_full[0]
.sym 58712 storage[8][3]
.sym 58713 lm32_cpu.mc_arithmetic.state[1]
.sym 58714 $abc$42206$n4453_1
.sym 58715 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 58716 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 58717 storage[12][2]
.sym 58719 sram_bus_dat_w[7]
.sym 58720 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 58721 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 58722 lm32_cpu.x_result[31]
.sym 58723 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 58724 $abc$42206$n3285_1
.sym 58725 $abc$42206$n3285_1
.sym 58726 $abc$42206$n6348_1
.sym 58727 $abc$42206$n5081_1
.sym 58728 $abc$42206$n4488
.sym 58729 $abc$42206$n4682_1
.sym 58730 $abc$42206$n6315_1
.sym 58731 $abc$42206$n7415
.sym 58732 $abc$42206$n4193_1
.sym 58733 storage[12][7]
.sym 58734 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 58735 $abc$42206$n6342
.sym 58736 lm32_cpu.mc_arithmetic.state[2]
.sym 58740 $abc$42206$n3222_1_$glb_clk
.sym 58742 $abc$42206$n4494_1
.sym 58743 $abc$42206$n7260
.sym 58744 lm32_cpu.mc_arithmetic.cycles[1]
.sym 58745 $abc$42206$n7261
.sym 58746 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58747 $abc$42206$n4501_1
.sym 58748 $abc$42206$n3222_1_$glb_clk
.sym 58751 lm32_cpu.mc_arithmetic.cycles[3]
.sym 58752 $abc$42206$n3285_1
.sym 58753 lm32_cpu.mc_arithmetic.cycles[2]
.sym 58755 storage[12][3]
.sym 58757 $abc$42206$n4488
.sym 58760 $abc$42206$n2339
.sym 58762 $abc$42206$n4497_1
.sym 58763 lm32_cpu.mc_arithmetic.cycles[0]
.sym 58765 storage[8][3]
.sym 58767 sram_bus_dat_w[0]
.sym 58768 $abc$42206$n6307_1
.sym 58775 $abc$42206$n3222_1_$glb_clk
.sym 58776 $abc$42206$n3285_1
.sym 58777 lm32_cpu.mc_arithmetic.cycles[3]
.sym 58782 $abc$42206$n4497_1
.sym 58783 $abc$42206$n7260
.sym 58784 $abc$42206$n4488
.sym 58787 $abc$42206$n4494_1
.sym 58789 $abc$42206$n4488
.sym 58790 $abc$42206$n7261
.sym 58793 $abc$42206$n4501_1
.sym 58794 $abc$42206$n3222_1_$glb_clk
.sym 58795 $abc$42206$n3285_1
.sym 58796 lm32_cpu.mc_arithmetic.cycles[1]
.sym 58799 lm32_cpu.mc_arithmetic.cycles[2]
.sym 58801 $abc$42206$n3222_1_$glb_clk
.sym 58802 $abc$42206$n3285_1
.sym 58805 lm32_cpu.mc_arithmetic.cycles[0]
.sym 58806 lm32_cpu.mc_arithmetic.cycles[1]
.sym 58808 $abc$42206$n4488
.sym 58811 storage[12][3]
.sym 58812 storage[8][3]
.sym 58813 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58814 $abc$42206$n6307_1
.sym 58818 sram_bus_dat_w[0]
.sym 58821 $abc$42206$n2339
.sym 58822 sys_clk_$glb_clk
.sym 58823 sys_rst_$glb_sr
.sym 58824 $abc$42206$n6276
.sym 58825 storage[4][4]
.sym 58826 storage[4][0]
.sym 58827 storage[4][6]
.sym 58828 $abc$42206$n6337_1
.sym 58829 storage[4][1]
.sym 58830 storage[4][2]
.sym 58831 storage[4][3]
.sym 58832 $abc$42206$n2090
.sym 58834 $abc$42206$n2371
.sym 58836 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 58837 $abc$42206$n3787_1
.sym 58838 lm32_cpu.mc_arithmetic.a[30]
.sym 58840 $abc$42206$n2093
.sym 58841 $abc$42206$n2092
.sym 58842 csrbank2_reload2_w[2]
.sym 58843 storage[12][3]
.sym 58845 $abc$42206$n2092
.sym 58846 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 58847 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 58849 $abc$42206$n5288
.sym 58850 $abc$42206$n2092
.sym 58851 lm32_cpu.mc_arithmetic.state[0]
.sym 58852 interface3_bank_bus_dat_r[5]
.sym 58854 $abc$42206$n4613
.sym 58855 $abc$42206$n44
.sym 58856 $abc$42206$n5426
.sym 58857 $abc$42206$n17
.sym 58858 $abc$42206$n6299_1
.sym 58859 $abc$42206$n5420_1
.sym 58865 lm32_cpu.mc_arithmetic.state[1]
.sym 58867 $abc$42206$n6953
.sym 58869 lm32_cpu.mc_arithmetic.state[0]
.sym 58870 storage[13][7]
.sym 58871 $abc$42206$n6350_1
.sym 58873 sram_bus_dat_w[7]
.sym 58874 $abc$42206$n5288
.sym 58875 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 58876 sram_bus_dat_w[3]
.sym 58877 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58878 storage[9][7]
.sym 58879 lm32_cpu.mc_arithmetic.state[2]
.sym 58881 storage[8][7]
.sym 58882 $abc$42206$n3437_1
.sym 58885 $abc$42206$n3285_1
.sym 58886 $abc$42206$n5614_1
.sym 58887 $abc$42206$n5613
.sym 58890 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 58892 $abc$42206$n6349_1
.sym 58893 storage[12][7]
.sym 58895 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 58899 sram_bus_dat_w[7]
.sym 58904 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 58910 sram_bus_dat_w[3]
.sym 58916 storage[13][7]
.sym 58917 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 58918 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58919 storage[9][7]
.sym 58922 $abc$42206$n6349_1
.sym 58923 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58924 storage[8][7]
.sym 58925 storage[12][7]
.sym 58929 $abc$42206$n3285_1
.sym 58930 $abc$42206$n3437_1
.sym 58931 $abc$42206$n5288
.sym 58934 $abc$42206$n5613
.sym 58935 $abc$42206$n5614_1
.sym 58936 $abc$42206$n6350_1
.sym 58937 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 58941 lm32_cpu.mc_arithmetic.state[1]
.sym 58942 lm32_cpu.mc_arithmetic.state[2]
.sym 58943 lm32_cpu.mc_arithmetic.state[0]
.sym 58944 $abc$42206$n6953
.sym 58945 sys_clk_$glb_clk
.sym 58947 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58948 $abc$42206$n4613
.sym 58949 $abc$42206$n5284
.sym 58950 $abc$42206$n5603_1
.sym 58951 spiflash_sr[29]
.sym 58952 spiflash_sr[27]
.sym 58953 $abc$42206$n3301_1
.sym 58954 $abc$42206$n5607_1
.sym 58955 sram_bus_dat_w[7]
.sym 58957 $abc$42206$n2349
.sym 58958 sram_bus_dat_w[7]
.sym 58959 $abc$42206$n6276
.sym 58960 $abc$42206$n3340
.sym 58961 $abc$42206$n2092
.sym 58962 sram_bus_dat_w[3]
.sym 58963 sram_bus_dat_w[1]
.sym 58964 storage[11][7]
.sym 58965 lm32_cpu.mc_arithmetic.a[2]
.sym 58966 storage[9][7]
.sym 58967 storage[0][7]
.sym 58968 sram_bus_dat_w[4]
.sym 58969 sram_bus_dat_w[1]
.sym 58970 $abc$42206$n2192
.sym 58971 $abc$42206$n6325_1
.sym 58972 basesoc_uart_phy_uart_clk_txen
.sym 58973 $abc$42206$n7617
.sym 58974 basesoc_timer0_zero_pending
.sym 58975 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58976 lm32_cpu.mc_arithmetic.state[1]
.sym 58977 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 58978 $abc$42206$n5870_1
.sym 58979 storage[0][0]
.sym 58980 $abc$42206$n2289
.sym 58981 $abc$42206$n2337
.sym 58982 lm32_cpu.mc_arithmetic.state[2]
.sym 58988 $abc$42206$n4543
.sym 58989 storage[8][2]
.sym 58990 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58992 $abc$42206$n5278_1
.sym 58993 csrbank0_bus_errors0_w[6]
.sym 58994 storage[4][2]
.sym 58995 storage[12][2]
.sym 59000 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59001 $abc$42206$n4648_1
.sym 59002 storage[0][2]
.sym 59003 $abc$42206$n6295_1
.sym 59004 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59005 $abc$42206$n6296
.sym 59006 $abc$42206$n5284
.sym 59007 $abc$42206$n2634
.sym 59008 $abc$42206$n5252_1
.sym 59010 $abc$42206$n6300
.sym 59011 $abc$42206$n4614_1
.sym 59012 $abc$42206$n5258_1
.sym 59013 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59014 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59016 $abc$42206$n48
.sym 59017 $abc$42206$n17
.sym 59018 $abc$42206$n6299_1
.sym 59021 $abc$42206$n6300
.sym 59022 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59023 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59024 $abc$42206$n6296
.sym 59027 storage[8][2]
.sym 59028 $abc$42206$n6295_1
.sym 59029 storage[12][2]
.sym 59030 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59033 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59039 $abc$42206$n2634
.sym 59042 $abc$42206$n17
.sym 59045 $abc$42206$n4648_1
.sym 59046 csrbank0_bus_errors0_w[6]
.sym 59047 $abc$42206$n4543
.sym 59048 $abc$42206$n48
.sym 59051 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59052 $abc$42206$n5284
.sym 59053 $abc$42206$n4614_1
.sym 59054 $abc$42206$n5278_1
.sym 59057 storage[4][2]
.sym 59058 $abc$42206$n6299_1
.sym 59059 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59060 storage[0][2]
.sym 59063 $abc$42206$n4614_1
.sym 59064 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59065 $abc$42206$n5258_1
.sym 59066 $abc$42206$n5252_1
.sym 59068 sys_clk_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 $abc$42206$n5450
.sym 59071 $abc$42206$n3304_1
.sym 59072 $abc$42206$n5431_1
.sym 59073 interface0_bank_bus_dat_r[1]
.sym 59074 interface0_bank_bus_dat_r[7]
.sym 59075 $abc$42206$n3303_1
.sym 59076 $abc$42206$n2313
.sym 59077 $abc$42206$n6210
.sym 59082 $abc$42206$n4967_1
.sym 59083 sram_bus_dat_w[0]
.sym 59084 $abc$42206$n3222_1_$glb_clk
.sym 59085 lm32_cpu.mc_arithmetic.a[15]
.sym 59086 $abc$42206$n6269_1
.sym 59087 $abc$42206$n2321
.sym 59088 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59089 csrbank0_bus_errors0_w[6]
.sym 59090 lm32_cpu.mc_arithmetic.t[32]
.sym 59091 $abc$42206$n2092
.sym 59092 storage[4][7]
.sym 59093 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59094 $abc$42206$n6209_1
.sym 59095 storage[8][6]
.sym 59096 $abc$42206$n4676_1
.sym 59097 $abc$42206$n7616
.sym 59098 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59099 $abc$42206$n5413
.sym 59100 lm32_cpu.mc_arithmetic.state[2]
.sym 59101 $abc$42206$n7415
.sym 59102 $abc$42206$n4675
.sym 59103 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59104 csrbank0_bus_errors3_w[7]
.sym 59105 $abc$42206$n7617
.sym 59111 $abc$42206$n5446
.sym 59113 $abc$42206$n4543
.sym 59114 $abc$42206$n5447_1
.sym 59116 $abc$42206$n4644_1
.sym 59117 $abc$42206$n4545
.sym 59118 csrbank0_bus_errors3_w[2]
.sym 59119 $abc$42206$n3290_1
.sym 59120 $abc$42206$n5425
.sym 59121 $abc$42206$n5428_1
.sym 59122 $abc$42206$n3290_1
.sym 59123 $abc$42206$n5445
.sym 59124 $abc$42206$n5429
.sym 59125 csrbank0_bus_errors3_w[3]
.sym 59127 $abc$42206$n5448_1
.sym 59128 $abc$42206$n5426
.sym 59129 $abc$42206$n5420_1
.sym 59130 $abc$42206$n56
.sym 59131 basesoc_uart_phy_tx_busy
.sym 59134 $abc$42206$n5419
.sym 59135 $abc$42206$n5959
.sym 59136 $abc$42206$n5421
.sym 59137 csrbank0_scratch1_w[3]
.sym 59139 $abc$42206$n5444_1
.sym 59140 csrbank0_scratch0_w[2]
.sym 59142 $abc$42206$n42
.sym 59144 $abc$42206$n5448_1
.sym 59145 $abc$42206$n5447_1
.sym 59146 $abc$42206$n3290_1
.sym 59147 $abc$42206$n5444_1
.sym 59150 $abc$42206$n5426
.sym 59151 $abc$42206$n4545
.sym 59152 csrbank0_scratch1_w[3]
.sym 59156 $abc$42206$n4543
.sym 59157 $abc$42206$n4644_1
.sym 59158 $abc$42206$n42
.sym 59159 csrbank0_bus_errors3_w[3]
.sym 59162 $abc$42206$n3290_1
.sym 59163 $abc$42206$n5429
.sym 59164 $abc$42206$n5428_1
.sym 59165 $abc$42206$n5425
.sym 59168 $abc$42206$n5446
.sym 59169 $abc$42206$n5445
.sym 59170 $abc$42206$n4545
.sym 59171 $abc$42206$n56
.sym 59174 $abc$42206$n3290_1
.sym 59175 $abc$42206$n5420_1
.sym 59176 $abc$42206$n5419
.sym 59177 $abc$42206$n5421
.sym 59182 basesoc_uart_phy_tx_busy
.sym 59183 $abc$42206$n5959
.sym 59186 $abc$42206$n4644_1
.sym 59187 $abc$42206$n4543
.sym 59188 csrbank0_bus_errors3_w[2]
.sym 59189 csrbank0_scratch0_w[2]
.sym 59191 sys_clk_$glb_clk
.sym 59192 sys_rst_$glb_sr
.sym 59193 $abc$42206$n6371_1
.sym 59194 basesoc_timer0_zero_pending
.sym 59195 $abc$42206$n6342
.sym 59196 $abc$42206$n5311
.sym 59197 $abc$42206$n2289
.sym 59198 $abc$42206$n7618
.sym 59199 $abc$42206$n6348_1
.sym 59200 $abc$42206$n7422
.sym 59201 $abc$42206$n5448_1
.sym 59202 $abc$42206$n3303_1
.sym 59203 $abc$42206$n3303_1
.sym 59205 interface0_bank_bus_dat_r[6]
.sym 59206 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 59207 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59208 interface0_bank_bus_dat_r[1]
.sym 59209 csrbank0_bus_errors1_w[5]
.sym 59210 csrbank0_bus_errors0_w[5]
.sym 59211 $abc$42206$n5410
.sym 59212 $abc$42206$n4644_1
.sym 59213 csrbank0_bus_errors3_w[3]
.sym 59214 storage_1[8][0]
.sym 59215 $abc$42206$n5446
.sym 59216 $abc$42206$n4543
.sym 59217 lm32_cpu.mc_arithmetic.state[2]
.sym 59218 $abc$42206$n6285_1
.sym 59219 storage[4][5]
.sym 59220 $abc$42206$n2336
.sym 59222 $abc$42206$n6348_1
.sym 59223 $abc$42206$n2145
.sym 59224 storage[6][7]
.sym 59225 $abc$42206$n4682_1
.sym 59226 $abc$42206$n6342
.sym 59227 $abc$42206$n7415
.sym 59228 $abc$42206$n42
.sym 59234 $abc$42206$n6276
.sym 59236 $abc$42206$n6272
.sym 59238 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59240 csrbank0_scratch0_w[7]
.sym 59244 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59245 $abc$42206$n2145
.sym 59247 $abc$42206$n6324
.sym 59248 $abc$42206$n5870_1
.sym 59249 $abc$42206$n4545
.sym 59250 sram_bus_dat_w[2]
.sym 59253 $abc$42206$n4543
.sym 59254 $abc$42206$n4644_1
.sym 59255 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59256 csrbank0_scratch1_w[7]
.sym 59257 $abc$42206$n5452_1
.sym 59258 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59259 $abc$42206$n6328
.sym 59263 $abc$42206$n5875_1
.sym 59264 csrbank0_bus_errors3_w[7]
.sym 59267 $abc$42206$n6324
.sym 59268 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59269 $abc$42206$n6328
.sym 59270 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59273 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59274 $abc$42206$n5875_1
.sym 59276 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59279 csrbank0_scratch1_w[7]
.sym 59280 $abc$42206$n5452_1
.sym 59281 $abc$42206$n4545
.sym 59285 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59286 $abc$42206$n5875_1
.sym 59288 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59292 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59293 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59294 $abc$42206$n5870_1
.sym 59300 sram_bus_dat_w[2]
.sym 59303 $abc$42206$n6272
.sym 59304 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59305 $abc$42206$n6276
.sym 59306 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59309 csrbank0_bus_errors3_w[7]
.sym 59310 csrbank0_scratch0_w[7]
.sym 59311 $abc$42206$n4543
.sym 59312 $abc$42206$n4644_1
.sym 59313 $abc$42206$n2145
.sym 59314 sys_clk_$glb_clk
.sym 59315 sys_rst_$glb_sr
.sym 59316 $abc$42206$n3321_1
.sym 59317 $abc$42206$n6949
.sym 59318 $abc$42206$n5413
.sym 59319 $abc$42206$n44
.sym 59320 $abc$42206$n3324_1
.sym 59321 $abc$42206$n7617
.sym 59322 $abc$42206$n3437_1
.sym 59323 $abc$42206$n4262_1
.sym 59324 $abc$42206$n7054
.sym 59325 $abc$42206$n7618
.sym 59326 $abc$42206$n7618
.sym 59327 $abc$42206$n4682_1
.sym 59328 $abc$42206$n4548_1
.sym 59329 $abc$42206$n3222_1_$glb_clk
.sym 59330 basesoc_uart_phy_tx_reg[0]
.sym 59331 $abc$42206$n5311
.sym 59332 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59333 $abc$42206$n4716
.sym 59334 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59335 $abc$42206$n2145
.sym 59336 $abc$42206$n2319
.sym 59337 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59338 $abc$42206$n4585
.sym 59339 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59340 storage[11][0]
.sym 59341 $abc$42206$n5937_1
.sym 59342 $abc$42206$n2092
.sym 59343 $abc$42206$n3304_1
.sym 59344 $abc$42206$n17
.sym 59345 $abc$42206$n3077
.sym 59346 $abc$42206$n4613
.sym 59347 $abc$42206$n7615
.sym 59348 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59349 $abc$42206$n5875_1
.sym 59350 $abc$42206$n7422
.sym 59351 $abc$42206$n5873_1
.sym 59357 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59358 $abc$42206$n6363_1
.sym 59359 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59360 $abc$42206$n6280
.sym 59362 $abc$42206$n6327_1
.sym 59363 $abc$42206$n6273
.sym 59364 storage[9][0]
.sym 59365 $abc$42206$n5937_1
.sym 59366 storage[11][0]
.sym 59367 $abc$42206$n3304_1
.sym 59368 $abc$42206$n2192
.sym 59369 storage[0][5]
.sym 59370 basesoc_uart_phy_tx_reg[2]
.sym 59371 $abc$42206$n6281_1
.sym 59372 $abc$42206$n2195
.sym 59376 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59377 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59378 $abc$42206$n6285_1
.sym 59379 storage[4][5]
.sym 59380 $abc$42206$n6367_1
.sym 59381 basesoc_uart_phy_tx_reg[1]
.sym 59383 basesoc_uart_phy_tx_reg[3]
.sym 59384 $abc$42206$n6297_1
.sym 59386 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59387 $abc$42206$n6365_1
.sym 59388 $abc$42206$n6278
.sym 59390 $abc$42206$n2195
.sym 59391 $abc$42206$n6365_1
.sym 59392 basesoc_uart_phy_tx_reg[2]
.sym 59393 $abc$42206$n6285_1
.sym 59396 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 59397 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59398 $abc$42206$n6281_1
.sym 59399 $abc$42206$n6278
.sym 59402 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59403 storage[0][5]
.sym 59404 storage[4][5]
.sym 59405 $abc$42206$n6327_1
.sym 59408 storage[9][0]
.sym 59409 storage[11][0]
.sym 59410 $abc$42206$n6280
.sym 59411 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59414 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59416 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59417 $abc$42206$n5937_1
.sym 59420 basesoc_uart_phy_tx_reg[3]
.sym 59421 $abc$42206$n2195
.sym 59422 $abc$42206$n6367_1
.sym 59423 $abc$42206$n6297_1
.sym 59429 $abc$42206$n3304_1
.sym 59432 basesoc_uart_phy_tx_reg[1]
.sym 59433 $abc$42206$n2195
.sym 59434 $abc$42206$n6363_1
.sym 59435 $abc$42206$n6273
.sym 59436 $abc$42206$n2192
.sym 59437 sys_clk_$glb_clk
.sym 59438 sys_rst_$glb_sr
.sym 59439 $abc$42206$n3343
.sym 59440 $abc$42206$n3657_1
.sym 59441 storage[8][5]
.sym 59442 $abc$42206$n6953
.sym 59443 $abc$42206$n3549_1
.sym 59444 $abc$42206$n6330
.sym 59445 storage[8][6]
.sym 59446 storage[8][2]
.sym 59447 basesoc_uart_phy_tx_busy
.sym 59449 lm32_cpu.eba[13]
.sym 59451 $abc$42206$n3321_1
.sym 59452 sram_bus_dat_w[3]
.sym 59453 lm32_cpu.mc_arithmetic.state[1]
.sym 59454 lm32_cpu.mc_arithmetic.p[2]
.sym 59455 $abc$42206$n3340
.sym 59456 $abc$42206$n3437_1
.sym 59457 $abc$42206$n3675
.sym 59459 $abc$42206$n6281_1
.sym 59460 $abc$42206$n6949
.sym 59461 $abc$42206$n3437_1
.sym 59462 $abc$42206$n3285_1
.sym 59463 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59464 $abc$42206$n4682_1
.sym 59465 $abc$42206$n5870_1
.sym 59466 storage[12][4]
.sym 59467 $abc$42206$n7418
.sym 59468 lm32_cpu.mc_arithmetic.state[1]
.sym 59469 $abc$42206$n7617
.sym 59470 lm32_cpu.mc_arithmetic.state[2]
.sym 59471 $abc$42206$n7613
.sym 59472 $abc$42206$n7019
.sym 59473 $abc$42206$n7615
.sym 59474 $abc$42206$n6278
.sym 59495 basesoc_uart_phy_tx_reg[0]
.sym 59496 $abc$42206$n5937_1
.sym 59498 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59501 sram_bus_dat_w[2]
.sym 59502 sram_bus_dat_w[5]
.sym 59503 $abc$42206$n5870_1
.sym 59506 $abc$42206$n3303_1
.sym 59507 $abc$42206$n7616
.sym 59508 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59513 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59514 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59515 $abc$42206$n5937_1
.sym 59520 basesoc_uart_phy_tx_reg[0]
.sym 59525 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59526 $abc$42206$n5870_1
.sym 59528 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59532 $abc$42206$n5937_1
.sym 59533 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59534 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59537 sram_bus_dat_w[5]
.sym 59543 sram_bus_dat_w[2]
.sym 59549 $abc$42206$n5937_1
.sym 59550 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59551 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59557 $abc$42206$n3303_1
.sym 59559 $abc$42206$n7616
.sym 59560 sys_clk_$glb_clk
.sym 59562 $abc$42206$n5937_1
.sym 59563 regs1
.sym 59564 $abc$42206$n3077
.sym 59565 $abc$42206$n7615
.sym 59566 $abc$42206$n5875_1
.sym 59567 $abc$42206$n5873_1
.sym 59568 regs0
.sym 59569 $abc$42206$n5870_1
.sym 59571 $abc$42206$n2092
.sym 59575 $abc$42206$n3303_1
.sym 59576 $abc$42206$n3222_1_$glb_clk
.sym 59577 $abc$42206$n6953
.sym 59578 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 59579 $abc$42206$n4748
.sym 59580 $abc$42206$n6951
.sym 59581 $abc$42206$n3303_1
.sym 59582 sram_bus_dat_w[1]
.sym 59583 lm32_cpu.mc_arithmetic.p[20]
.sym 59584 csrbank2_load2_w[6]
.sym 59586 $abc$42206$n6209_1
.sym 59587 sram_bus_dat_w[2]
.sym 59588 $abc$42206$n4676_1
.sym 59589 $abc$42206$n7616
.sym 59590 $abc$42206$n6290
.sym 59591 $abc$42206$n6367_1
.sym 59592 $abc$42206$n2329
.sym 59593 $abc$42206$n4675
.sym 59594 storage[8][6]
.sym 59595 sram_bus_dat_w[6]
.sym 59596 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59597 lm32_cpu.mc_arithmetic.state[2]
.sym 59603 $abc$42206$n3343
.sym 59604 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59607 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59611 storage[14][7]
.sym 59612 storage[15][7]
.sym 59613 $abc$42206$n3304_1
.sym 59614 $abc$42206$n6953
.sym 59618 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59620 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59622 $abc$42206$n6277
.sym 59623 $abc$42206$n5875_1
.sym 59624 sram_bus_dat_w[0]
.sym 59625 sram_bus_dat_w[4]
.sym 59627 storage[10][0]
.sym 59632 storage[8][0]
.sym 59637 $abc$42206$n3304_1
.sym 59643 $abc$42206$n3343
.sym 59648 $abc$42206$n5875_1
.sym 59650 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59651 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59654 storage[10][0]
.sym 59655 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59656 $abc$42206$n6277
.sym 59657 storage[8][0]
.sym 59660 sram_bus_dat_w[4]
.sym 59668 sram_bus_dat_w[0]
.sym 59672 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 59673 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59674 $abc$42206$n5875_1
.sym 59678 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59679 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59680 storage[14][7]
.sym 59681 storage[15][7]
.sym 59682 $abc$42206$n6953
.sym 59683 sys_clk_$glb_clk
.sym 59685 csrbank2_reload3_w[6]
.sym 59686 $abc$42206$n4253_1
.sym 59687 $abc$42206$n3303_1
.sym 59688 $abc$42206$n5603_1
.sym 59689 csrbank2_reload3_w[5]
.sym 59690 $abc$42206$n5613
.sym 59691 $abc$42206$n6365_1
.sym 59692 csrbank2_reload3_w[4]
.sym 59693 $abc$42206$n3319_1
.sym 59697 lm32_cpu.mc_arithmetic.a[26]
.sym 59698 $abc$42206$n2180
.sym 59700 $abc$42206$n7615
.sym 59701 $abc$42206$n3343
.sym 59702 $abc$42206$n4764
.sym 59704 lm32_cpu.mc_arithmetic.p[25]
.sym 59705 lm32_cpu.mc_arithmetic.a[26]
.sym 59706 regs1
.sym 59707 storage[14][7]
.sym 59708 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59710 csrbank2_load2_w[2]
.sym 59711 storage[6][7]
.sym 59712 sram_bus_adr[0]
.sym 59714 lm32_cpu.mc_arithmetic.state[2]
.sym 59715 $abc$42206$n5353
.sym 59716 csrbank2_load2_w[3]
.sym 59717 $abc$42206$n4682_1
.sym 59718 csrbank2_reload3_w[6]
.sym 59719 $abc$42206$n6302
.sym 59720 $abc$42206$n2371
.sym 59726 $abc$42206$n6302
.sym 59727 $abc$42206$n6317_1
.sym 59730 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59731 sram_bus_dat_w[4]
.sym 59735 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59736 storage[12][4]
.sym 59738 storage[8][4]
.sym 59739 storage[10][4]
.sym 59743 $abc$42206$n6305_1
.sym 59744 storage[14][4]
.sym 59748 sram_bus_dat_w[5]
.sym 59753 $abc$42206$n2327
.sym 59755 sram_bus_dat_w[6]
.sym 59756 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59759 $abc$42206$n6302
.sym 59760 $abc$42206$n6305_1
.sym 59761 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59762 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59765 storage[12][4]
.sym 59766 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59767 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 59768 storage[14][4]
.sym 59773 sram_bus_dat_w[5]
.sym 59785 sram_bus_dat_w[6]
.sym 59791 sram_bus_dat_w[4]
.sym 59801 storage[8][4]
.sym 59802 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59803 $abc$42206$n6317_1
.sym 59804 storage[10][4]
.sym 59805 $abc$42206$n2327
.sym 59806 sys_clk_$glb_clk
.sym 59807 sys_rst_$glb_sr
.sym 59809 storage[6][6]
.sym 59810 spiflash_sr[28]
.sym 59811 $abc$42206$n4675
.sym 59813 storage[6][1]
.sym 59815 storage[6][7]
.sym 59817 $abc$42206$n5613
.sym 59820 $abc$42206$n6293_1
.sym 59822 csrbank2_reload2_w[4]
.sym 59826 $abc$42206$n7418
.sym 59827 storage[10][4]
.sym 59828 lm32_cpu.mc_arithmetic.b[17]
.sym 59832 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 59833 $abc$42206$n4613
.sym 59834 $abc$42206$n6301_1
.sym 59835 storage[2][2]
.sym 59836 storage[11][0]
.sym 59838 $abc$42206$n44
.sym 59839 $abc$42206$n7019
.sym 59840 $abc$42206$n17
.sym 59841 storage[2][6]
.sym 59842 $abc$42206$n7422
.sym 59851 $abc$42206$n2325
.sym 59852 sram_bus_adr[4]
.sym 59855 sram_bus_dat_w[0]
.sym 59857 sram_bus_dat_w[2]
.sym 59859 sys_rst
.sym 59860 $abc$42206$n4676_1
.sym 59866 csrbank2_load2_w[4]
.sym 59868 $abc$42206$n7422
.sym 59873 $abc$42206$n4678_1
.sym 59874 $abc$42206$n4551
.sym 59878 sram_bus_dat_w[5]
.sym 59888 csrbank2_load2_w[4]
.sym 59889 $abc$42206$n4551
.sym 59890 sram_bus_adr[4]
.sym 59897 $abc$42206$n7422
.sym 59900 $abc$42206$n4678_1
.sym 59901 $abc$42206$n4676_1
.sym 59902 sys_rst
.sym 59908 sram_bus_dat_w[0]
.sym 59912 sram_bus_dat_w[2]
.sym 59920 sram_bus_dat_w[5]
.sym 59928 $abc$42206$n2325
.sym 59929 sys_clk_$glb_clk
.sym 59930 sys_rst_$glb_sr
.sym 59931 $abc$42206$n6289_1
.sym 59932 csrbank2_load2_w[4]
.sym 59933 $abc$42206$n6336
.sym 59934 csrbank2_load2_w[3]
.sym 59935 $abc$42206$n6290
.sym 59936 $abc$42206$n4756
.sym 59943 storage[10][0]
.sym 59944 $abc$42206$n3285_1
.sym 59945 csrbank2_reload1_w[2]
.sym 59946 $abc$42206$n2151
.sym 59947 $abc$42206$n7618
.sym 59949 sram_bus_dat_w[1]
.sym 59952 lm32_cpu.mc_arithmetic.p[11]
.sym 59953 csrbank4_tuning_word3_w[3]
.sym 59954 $abc$42206$n4630_1
.sym 59957 $abc$42206$n7617
.sym 59958 $abc$42206$n5550_1
.sym 59959 $abc$42206$n4678_1
.sym 59963 $abc$42206$n4682_1
.sym 59964 sram_bus_dat_w[5]
.sym 59965 $abc$42206$n5550_1
.sym 59966 $abc$42206$n4551
.sym 59973 $abc$42206$n4551
.sym 59980 sram_bus_dat_w[1]
.sym 59982 storage[10][2]
.sym 59983 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59985 sram_bus_adr[4]
.sym 59987 sram_bus_dat_w[4]
.sym 59991 csrbank2_load2_w[3]
.sym 59994 $abc$42206$n6301_1
.sym 59995 storage[2][2]
.sym 59999 $abc$42206$n7019
.sym 60003 sram_bus_dat_w[7]
.sym 60012 sram_bus_dat_w[4]
.sym 60023 csrbank2_load2_w[3]
.sym 60025 $abc$42206$n4551
.sym 60026 sram_bus_adr[4]
.sym 60032 sram_bus_dat_w[1]
.sym 60035 storage[10][2]
.sym 60036 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 60037 storage[2][2]
.sym 60038 $abc$42206$n6301_1
.sym 60050 sram_bus_dat_w[7]
.sym 60051 $abc$42206$n7019
.sym 60052 sys_clk_$glb_clk
.sym 60054 spiflash_counter[2]
.sym 60055 $abc$42206$n5091_1
.sym 60056 spiflash_counter[3]
.sym 60057 $abc$42206$n3195_1
.sym 60058 $abc$42206$n5094_1
.sym 60059 $abc$42206$n2372
.sym 60060 spiflash_counter[0]
.sym 60061 $abc$42206$n5654
.sym 60069 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 60070 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 60071 lm32_cpu.mc_arithmetic.p[24]
.sym 60073 csrbank0_scratch2_w[0]
.sym 60074 $abc$42206$n2319
.sym 60075 csrbank2_load2_w[4]
.sym 60080 $abc$42206$n2371
.sym 60082 $abc$42206$n6290
.sym 60086 $abc$42206$n3303_1
.sym 60098 sys_rst
.sym 60101 $abc$42206$n5668
.sym 60106 $abc$42206$n3196_1
.sym 60113 $abc$42206$n2371
.sym 60114 spiflash_counter[7]
.sym 60115 $abc$42206$n5094_1
.sym 60116 $abc$42206$n2349
.sym 60117 spiflash_counter[0]
.sym 60118 $abc$42206$n3194_1
.sym 60122 $abc$42206$n3195_1
.sym 60124 $abc$42206$n4670_1
.sym 60126 $auto$alumacc.cc:474:replace_alu$3952.C[7]
.sym 60131 $abc$42206$n2349
.sym 60135 $abc$42206$n3195_1
.sym 60137 $abc$42206$n4670_1
.sym 60147 $abc$42206$n5668
.sym 60149 $abc$42206$n5094_1
.sym 60153 sys_rst
.sym 60154 $abc$42206$n3196_1
.sym 60155 $abc$42206$n3194_1
.sym 60159 $abc$42206$n3196_1
.sym 60161 spiflash_counter[0]
.sym 60165 spiflash_counter[7]
.sym 60166 $auto$alumacc.cc:474:replace_alu$3952.C[7]
.sym 60171 spiflash_counter[0]
.sym 60173 $abc$42206$n3195_1
.sym 60174 $abc$42206$n2371
.sym 60175 sys_clk_$glb_clk
.sym 60176 sys_rst_$glb_sr
.sym 60179 $abc$42206$n5658
.sym 60180 $abc$42206$n5660
.sym 60181 $abc$42206$n5662
.sym 60182 $abc$42206$n5664
.sym 60183 $abc$42206$n5666
.sym 60184 $auto$alumacc.cc:474:replace_alu$3952.C[7]
.sym 60185 sram_bus_dat_w[2]
.sym 60189 $abc$42206$n6292
.sym 60191 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 60192 $abc$42206$n6304
.sym 60193 sram_bus_dat_w[4]
.sym 60195 $abc$42206$n2323
.sym 60197 interface2_bank_bus_dat_r[7]
.sym 60200 csrbank2_load3_w[5]
.sym 60201 $abc$42206$n4682_1
.sym 60212 $abc$42206$n2371
.sym 60222 $abc$42206$n5094_1
.sym 60226 lm32_cpu.eba[13]
.sym 60227 spiflash_counter[6]
.sym 60229 spiflash_counter[7]
.sym 60233 $abc$42206$n3194_1
.sym 60236 $abc$42206$n2371
.sym 60238 $abc$42206$n5662
.sym 60239 $abc$42206$n5664
.sym 60240 $abc$42206$n4679
.sym 60241 spiflash_counter[4]
.sym 60242 spiflash_counter[5]
.sym 60248 $abc$42206$n5666
.sym 60252 $abc$42206$n5664
.sym 60253 $abc$42206$n5094_1
.sym 60258 $abc$42206$n5094_1
.sym 60259 $abc$42206$n5666
.sym 60263 $abc$42206$n3194_1
.sym 60264 spiflash_counter[5]
.sym 60265 $abc$42206$n4679
.sym 60266 spiflash_counter[4]
.sym 60269 spiflash_counter[5]
.sym 60270 spiflash_counter[6]
.sym 60271 spiflash_counter[4]
.sym 60272 spiflash_counter[7]
.sym 60275 $abc$42206$n4679
.sym 60276 spiflash_counter[4]
.sym 60277 $abc$42206$n3194_1
.sym 60278 spiflash_counter[5]
.sym 60281 lm32_cpu.eba[13]
.sym 60287 spiflash_counter[7]
.sym 60289 spiflash_counter[6]
.sym 60294 $abc$42206$n5094_1
.sym 60296 $abc$42206$n5662
.sym 60297 $abc$42206$n2371
.sym 60298 sys_clk_$glb_clk
.sym 60299 sys_rst_$glb_sr
.sym 60311 csrbank4_tuning_word3_w[3]
.sym 60316 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 60339 $abc$42206$n2319
.sym 60399 count[7]
.sym 60400 count[8]
.sym 60401 count[5]
.sym 60402 count[0]
.sym 60403 $abc$42206$n5221_1
.sym 60404 $abc$42206$n3204_1
.sym 60405 $abc$42206$n5580
.sym 60406 count[6]
.sym 60409 $abc$42206$n4675
.sym 60411 $abc$42206$n5087
.sym 60413 shared_dat_r[20]
.sym 60414 spiflash_sr[29]
.sym 60415 $abc$42206$n6208
.sym 60418 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60421 lm32_cpu.pc_x[18]
.sym 60423 $abc$42206$n7044
.sym 60427 lm32_cpu.store_operand_x[7]
.sym 60430 spiflash_sr[25]
.sym 60434 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 60444 $abc$42206$n5612
.sym 60448 $abc$42206$n5087
.sym 60449 lm32_cpu.store_operand_x[7]
.sym 60452 $PACKER_VCC_NET
.sym 60463 lm32_cpu.load_store_unit.store_data_m[30]
.sym 60470 $abc$42206$n3198_1
.sym 60472 sys_rst
.sym 60492 lm32_cpu.store_operand_x[7]
.sym 60498 $abc$42206$n3198_1
.sym 60500 sys_rst
.sym 60501 $abc$42206$n5612
.sym 60513 $abc$42206$n5087
.sym 60519 lm32_cpu.load_store_unit.store_data_m[30]
.sym 60520 $PACKER_VCC_NET
.sym 60521 sys_clk_$glb_clk
.sym 60529 $abc$42206$n5584
.sym 60530 $abc$42206$n5586
.sym 60531 $abc$42206$n5588
.sym 60532 $abc$42206$n5590
.sym 60533 $abc$42206$n5592
.sym 60534 $abc$42206$n5594
.sym 60537 spiflash_sr[27]
.sym 60538 spiflash_sr[21]
.sym 60539 $abc$42206$n5771
.sym 60542 $abc$42206$n5753
.sym 60543 storage_1[5][1]
.sym 60544 $PACKER_VCC_NET
.sym 60546 storage_1[1][1]
.sym 60547 $PACKER_VCC_NET
.sym 60548 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 60549 spram_bus_adr[9]
.sym 60552 $PACKER_GND_NET
.sym 60556 spram_bus_adr[6]
.sym 60557 spram_bus_adr[8]
.sym 60560 spram_bus_adr[8]
.sym 60562 $abc$42206$n7046
.sym 60565 lm32_cpu.eba[19]
.sym 60567 sys_rst
.sym 60568 $abc$42206$n5596
.sym 60569 $abc$42206$n82
.sym 60573 $abc$42206$n5749_1
.sym 60576 $abc$42206$n2395
.sym 60582 $auto$alumacc.cc:474:replace_alu$3985.C[16]
.sym 60587 spiflash_sr[7]
.sym 60589 $abc$42206$n7046
.sym 60593 spiflash_sr[24]
.sym 60596 $abc$42206$n2395
.sym 60603 $PACKER_VCC_NET_$glb_clk
.sym 60605 storage_1[4][4]
.sym 60606 $abc$42206$n7046
.sym 60608 $abc$42206$n82
.sym 60610 storage_1[5][4]
.sym 60611 $PACKER_VCC_NET_$glb_clk
.sym 60612 $auto$alumacc.cc:474:replace_alu$3985.C[16]
.sym 60613 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60615 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 60616 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60620 count[16]
.sym 60628 $abc$42206$n5549_1
.sym 60632 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 60633 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 60639 $abc$42206$n82
.sym 60645 $PACKER_VCC_NET_$glb_clk
.sym 60649 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 60655 $auto$alumacc.cc:474:replace_alu$3985.C[16]
.sym 60657 $PACKER_VCC_NET_$glb_clk
.sym 60658 count[16]
.sym 60662 $abc$42206$n5549_1
.sym 60668 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 60673 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60674 storage_1[4][4]
.sym 60675 storage_1[5][4]
.sym 60676 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60679 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 60683 $abc$42206$n7046
.sym 60684 sys_clk_$glb_clk
.sym 60686 $abc$42206$n5596
.sym 60687 $abc$42206$n5598
.sym 60688 $abc$42206$n5600
.sym 60689 $abc$42206$n5602
.sym 60690 $abc$42206$n5604
.sym 60691 $abc$42206$n5606
.sym 60692 $abc$42206$n5608
.sym 60693 $abc$42206$n5610
.sym 60694 $abc$42206$n5549_1
.sym 60695 $abc$42206$n6287_1
.sym 60696 $abc$42206$n6287_1
.sym 60697 $abc$42206$n5549_1
.sym 60698 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 60699 storage_1[4][4]
.sym 60700 storage_1[3][5]
.sym 60701 $abc$42206$n4812
.sym 60702 $abc$42206$n7046
.sym 60703 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 60704 storage_1[3][2]
.sym 60705 $abc$42206$n6231_1
.sym 60706 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 60707 spram_bus_adr[4]
.sym 60708 count[1]
.sym 60709 spiflash_sr[12]
.sym 60710 storage_1[3][6]
.sym 60712 storage_1[5][6]
.sym 60713 $abc$42206$n5765
.sym 60714 shared_dat_r[29]
.sym 60715 $abc$42206$n3198_1
.sym 60716 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 60717 sys_rst
.sym 60718 storage_1[3][7]
.sym 60719 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 60720 spram_bus_adr[5]
.sym 60721 $abc$42206$n2395
.sym 60729 $abc$42206$n5765
.sym 60732 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60733 $abc$42206$n6207_1
.sym 60734 storage_1[2][0]
.sym 60736 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 60737 storage_1[6][0]
.sym 60738 $abc$42206$n5773_1
.sym 60739 $abc$42206$n3200_1
.sym 60740 $abc$42206$n5749_1
.sym 60742 spiflash_sr[31]
.sym 60745 spiflash_sr[19]
.sym 60746 slave_sel_r[1]
.sym 60750 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60751 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 60752 storage_1[1][3]
.sym 60753 storage_1[5][3]
.sym 60754 $abc$42206$n7046
.sym 60756 spiflash_sr[27]
.sym 60758 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60762 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 60766 slave_sel_r[1]
.sym 60767 $abc$42206$n5765
.sym 60768 $abc$42206$n3200_1
.sym 60769 spiflash_sr[27]
.sym 60772 $abc$42206$n5749_1
.sym 60773 $abc$42206$n3200_1
.sym 60774 spiflash_sr[19]
.sym 60775 slave_sel_r[1]
.sym 60778 slave_sel_r[1]
.sym 60779 spiflash_sr[31]
.sym 60780 $abc$42206$n3200_1
.sym 60781 $abc$42206$n5773_1
.sym 60785 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60790 storage_1[5][3]
.sym 60791 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60792 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60793 storage_1[1][3]
.sym 60796 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60797 storage_1[6][0]
.sym 60798 $abc$42206$n6207_1
.sym 60799 storage_1[2][0]
.sym 60802 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 60806 $abc$42206$n7046
.sym 60807 sys_clk_$glb_clk
.sym 60809 $auto$alumacc.cc:474:replace_alu$3985.C[16]
.sym 60810 storage_1[1][3]
.sym 60811 spram_bus_adr[7]
.sym 60812 spram_bus_adr[5]
.sym 60813 $abc$42206$n5239_1
.sym 60814 $abc$42206$n5243_1
.sym 60815 $abc$42206$n6238_1
.sym 60816 storage_1[1][0]
.sym 60818 $abc$42206$n5606
.sym 60819 shared_dat_r[25]
.sym 60820 spiflash_sr[26]
.sym 60821 $abc$42206$n2124
.sym 60822 count[13]
.sym 60823 $abc$42206$n7053
.sym 60824 count[9]
.sym 60825 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 60826 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 60827 $abc$42206$n7010
.sym 60828 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60829 $abc$42206$n7044
.sym 60830 count[12]
.sym 60831 $abc$42206$n5898_1
.sym 60832 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 60833 lm32_cpu.eba[19]
.sym 60834 lm32_cpu.size_x[1]
.sym 60835 $abc$42206$n7046
.sym 60836 lm32_cpu.load_store_unit.store_data_m[19]
.sym 60837 spiflash_sr[4]
.sym 60838 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 60839 spram_bus_adr[8]
.sym 60840 spiflash_sr[5]
.sym 60841 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 60842 spram_bus_adr[6]
.sym 60843 lm32_cpu.load_store_unit.store_data_m[28]
.sym 60844 sys_rst
.sym 60850 spram_bus_adr[7]
.sym 60851 $abc$42206$n5089_1
.sym 60853 spram_bus_adr[6]
.sym 60854 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 60855 spram_bus_adr[12]
.sym 60857 storage[5][3]
.sym 60858 $abc$42206$n5077_1
.sym 60859 spiflash_sr[15]
.sym 60860 spiflash_sr[16]
.sym 60861 $abc$42206$n4682_1
.sym 60862 spiflash_sr[7]
.sym 60863 spiflash_sr[21]
.sym 60865 spiflash_sr[30]
.sym 60866 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 60868 spiflash_sr[24]
.sym 60871 $abc$42206$n4675
.sym 60874 spiflash_sr[29]
.sym 60876 storage[1][3]
.sym 60877 $abc$42206$n2360
.sym 60881 $abc$42206$n5087
.sym 60883 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 60884 storage[1][3]
.sym 60885 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 60886 storage[5][3]
.sym 60889 $abc$42206$n4675
.sym 60890 $abc$42206$n4682_1
.sym 60891 $abc$42206$n5077_1
.sym 60892 spiflash_sr[24]
.sym 60895 $abc$42206$n4682_1
.sym 60897 spiflash_sr[15]
.sym 60898 spram_bus_adr[6]
.sym 60902 spram_bus_adr[7]
.sym 60903 spiflash_sr[16]
.sym 60904 $abc$42206$n4682_1
.sym 60908 spiflash_sr[7]
.sym 60909 $abc$42206$n4682_1
.sym 60913 $abc$42206$n4675
.sym 60914 $abc$42206$n4682_1
.sym 60915 $abc$42206$n5089_1
.sym 60916 spiflash_sr[30]
.sym 60919 $abc$42206$n4682_1
.sym 60920 spram_bus_adr[12]
.sym 60921 spiflash_sr[21]
.sym 60925 $abc$42206$n4675
.sym 60926 $abc$42206$n5087
.sym 60927 spiflash_sr[29]
.sym 60928 $abc$42206$n4682_1
.sym 60929 $abc$42206$n2360
.sym 60930 sys_clk_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 lm32_cpu.size_d[1]
.sym 60933 $abc$42206$n6200
.sym 60934 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 60935 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 60936 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 60937 $abc$42206$n6201_1
.sym 60938 $abc$42206$n5216
.sym 60939 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 60940 spiflash_sr[8]
.sym 60941 $abc$42206$n5089_1
.sym 60942 lm32_cpu.store_operand_x[7]
.sym 60943 $abc$42206$n3432
.sym 60944 $abc$42206$n5743_1
.sym 60945 spiflash_sr[15]
.sym 60946 $abc$42206$n2075
.sym 60947 spiflash_sr[18]
.sym 60948 storage_1[6][0]
.sym 60949 $abc$42206$n3198_1
.sym 60950 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 60951 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 60952 spiflash_sr[17]
.sym 60953 shared_dat_r[23]
.sym 60954 spiflash_sr[25]
.sym 60955 $abc$42206$n5881_1
.sym 60956 shared_dat_r[26]
.sym 60957 $abc$42206$n4622_1
.sym 60958 $abc$42206$n3200_1
.sym 60959 $abc$42206$n2395
.sym 60961 lm32_cpu.x_result_sel_csr_x
.sym 60962 $abc$42206$n5888
.sym 60963 $abc$42206$n2360
.sym 60964 $abc$42206$n5751_1
.sym 60965 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 60966 $abc$42206$n5763_1
.sym 60967 $abc$42206$n3435_1
.sym 60974 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 60975 $abc$42206$n7044
.sym 60976 $abc$42206$n5753
.sym 60977 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 60978 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 60979 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 60980 spiflash_sr[30]
.sym 60981 spiflash_sr[21]
.sym 60982 $abc$42206$n6201_1
.sym 60983 $abc$42206$n5769_1
.sym 60984 $abc$42206$n3200_1
.sym 60985 storage[5][1]
.sym 60986 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 60987 $abc$42206$n5771
.sym 60996 spiflash_sr[29]
.sym 60997 $abc$42206$n6208
.sym 60998 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 61001 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 61002 slave_sel_r[1]
.sym 61004 storage[1][1]
.sym 61006 $abc$42206$n3200_1
.sym 61007 spiflash_sr[21]
.sym 61008 slave_sel_r[1]
.sym 61009 $abc$42206$n5753
.sym 61012 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 61013 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 61014 storage[5][1]
.sym 61015 storage[1][1]
.sym 61018 slave_sel_r[1]
.sym 61019 $abc$42206$n5769_1
.sym 61020 $abc$42206$n3200_1
.sym 61021 spiflash_sr[29]
.sym 61024 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 61030 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 61036 $abc$42206$n6208
.sym 61037 $abc$42206$n6201_1
.sym 61038 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 61039 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 61042 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 61048 spiflash_sr[30]
.sym 61049 $abc$42206$n3200_1
.sym 61050 $abc$42206$n5771
.sym 61051 slave_sel_r[1]
.sym 61052 $abc$42206$n7044
.sym 61053 sys_clk_$glb_clk
.sym 61055 lm32_cpu.load_store_unit.store_data_m[18]
.sym 61056 spiflash_sr[6]
.sym 61057 spiflash_sr[0]
.sym 61058 spiflash_sr[5]
.sym 61059 $abc$42206$n7040
.sym 61060 $abc$42206$n7042
.sym 61061 spiflash_sr[7]
.sym 61062 $abc$42206$n7037
.sym 61064 $abc$42206$n6201_1
.sym 61065 spiflash_sr[25]
.sym 61067 $abc$42206$n4511
.sym 61068 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 61069 lm32_cpu.operand_1_x[23]
.sym 61070 $abc$42206$n4675
.sym 61071 storage_1[12][1]
.sym 61072 lm32_cpu.size_x[1]
.sym 61073 shared_dat_r[29]
.sym 61075 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 61076 $abc$42206$n4207_1
.sym 61077 storage_1[4][1]
.sym 61078 spiflash_sr[19]
.sym 61080 $abc$42206$n7040
.sym 61081 $abc$42206$n2356
.sym 61082 lm32_cpu.instruction_unit.instruction_d[12]
.sym 61083 spiflash_i
.sym 61084 spiflash_sr[7]
.sym 61085 lm32_cpu.condition_met_m
.sym 61086 $abc$42206$n6822
.sym 61087 lm32_cpu.x_result_sel_csr_x
.sym 61088 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 61089 $abc$42206$n5761_1
.sym 61090 $abc$42206$n5888
.sym 61097 lm32_cpu.x_result_sel_csr_d
.sym 61099 lm32_cpu.x_bypass_enable_d
.sym 61100 lm32_cpu.m_result_sel_compare_d
.sym 61101 spiflash_i
.sym 61104 lm32_cpu.size_d[1]
.sym 61108 $abc$42206$n5898_1
.sym 61109 $abc$42206$n5893_1
.sym 61114 sys_rst
.sym 61122 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61125 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 61130 lm32_cpu.x_result_sel_csr_d
.sym 61135 $abc$42206$n5898_1
.sym 61136 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 61137 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61141 sys_rst
.sym 61144 spiflash_i
.sym 61147 lm32_cpu.size_d[1]
.sym 61156 lm32_cpu.x_bypass_enable_d
.sym 61159 lm32_cpu.x_bypass_enable_d
.sym 61162 lm32_cpu.m_result_sel_compare_d
.sym 61165 $abc$42206$n5893_1
.sym 61167 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 61168 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61171 spiflash_i
.sym 61172 sys_rst
.sym 61175 $abc$42206$n2400_$glb_ce
.sym 61176 sys_clk_$glb_clk
.sym 61177 lm32_cpu.rst_i_$glb_sr
.sym 61178 $abc$42206$n3423
.sym 61179 lm32_cpu.condition_met_m
.sym 61180 $abc$42206$n2035
.sym 61181 $abc$42206$n4506_1
.sym 61182 $abc$42206$n2065
.sym 61183 $abc$42206$n2056
.sym 61184 $abc$42206$n4507_1
.sym 61185 lm32_cpu.load_store_unit.store_data_m[28]
.sym 61188 $abc$42206$n4675
.sym 61189 $abc$42206$n3998
.sym 61190 lm32_cpu.x_result_sel_csr_x
.sym 61191 $abc$42206$n5881_1
.sym 61192 lm32_cpu.load_store_unit.store_data_m[18]
.sym 61193 lm32_cpu.x_result[3]
.sym 61194 $abc$42206$n2360
.sym 61195 $abc$42206$n7037
.sym 61196 lm32_cpu.store_operand_x[22]
.sym 61197 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 61198 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 61199 $abc$42206$n7044
.sym 61200 lm32_cpu.x_result_sel_sext_x
.sym 61201 spiflash_sr[0]
.sym 61202 slave_sel_r[2]
.sym 61203 storage_1[5][6]
.sym 61204 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 61205 $abc$42206$n4193_1
.sym 61206 lm32_cpu.cc[1]
.sym 61207 $abc$42206$n3432
.sym 61208 $abc$42206$n3430
.sym 61209 $abc$42206$n2395
.sym 61210 lm32_cpu.read_idx_0_d[1]
.sym 61211 $abc$42206$n7013
.sym 61212 $abc$42206$n7037
.sym 61213 storage_1[5][0]
.sym 61219 $abc$42206$n5288
.sym 61221 $abc$42206$n2360
.sym 61222 $abc$42206$n4514
.sym 61223 $abc$42206$n4682_1
.sym 61224 $abc$42206$n4511
.sym 61227 $abc$42206$n4622_1
.sym 61230 $abc$42206$n3200_1
.sym 61232 $abc$42206$n4509
.sym 61234 spiflash_sr[20]
.sym 61235 spiflash_sr[26]
.sym 61236 $abc$42206$n5751_1
.sym 61237 $abc$42206$n4510_1
.sym 61238 $abc$42206$n5763_1
.sym 61245 spram_bus_adr[11]
.sym 61247 slave_sel_r[1]
.sym 61248 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 61249 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 61252 spiflash_sr[26]
.sym 61253 $abc$42206$n5763_1
.sym 61254 $abc$42206$n3200_1
.sym 61255 slave_sel_r[1]
.sym 61258 slave_sel_r[1]
.sym 61259 $abc$42206$n3200_1
.sym 61260 $abc$42206$n5751_1
.sym 61261 spiflash_sr[20]
.sym 61264 $abc$42206$n5288
.sym 61265 $abc$42206$n4511
.sym 61270 $abc$42206$n4622_1
.sym 61272 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 61273 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 61276 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 61277 $abc$42206$n4622_1
.sym 61279 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 61282 $abc$42206$n4622_1
.sym 61284 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 61285 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 61288 spiflash_sr[20]
.sym 61290 $abc$42206$n4682_1
.sym 61291 spram_bus_adr[11]
.sym 61295 $abc$42206$n4509
.sym 61296 $abc$42206$n4514
.sym 61297 $abc$42206$n4510_1
.sym 61298 $abc$42206$n2360
.sym 61299 sys_clk_$glb_clk
.sym 61300 sys_rst_$glb_sr
.sym 61301 lm32_cpu.m_result_sel_compare_x
.sym 61302 $abc$42206$n3430
.sym 61303 lm32_cpu.interrupt_unit.csr[1]
.sym 61304 $abc$42206$n3958_1
.sym 61305 $abc$42206$n4512_1
.sym 61306 lm32_cpu.x_result[4]
.sym 61307 $abc$42206$n3431
.sym 61308 lm32_cpu.store_operand_x[16]
.sym 61310 $abc$42206$n2056
.sym 61311 lm32_cpu.eba[4]
.sym 61312 spiflash_sr[28]
.sym 61313 $abc$42206$n2075
.sym 61314 lm32_cpu.instruction_unit.pc_a[21]
.sym 61315 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 61316 lm32_cpu.x_result_sel_add_d
.sym 61317 $abc$42206$n2360
.sym 61318 $abc$42206$n4514
.sym 61319 lm32_cpu.interrupt_unit.csr[0]
.sym 61320 $abc$42206$n3283_1
.sym 61321 $abc$42206$n5888
.sym 61322 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 61323 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 61324 $abc$42206$n4193_1
.sym 61325 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61326 lm32_cpu.size_x[1]
.sym 61328 lm32_cpu.x_result[4]
.sym 61329 $abc$42206$n3901_1
.sym 61330 $abc$42206$n3431
.sym 61331 $abc$42206$n2056
.sym 61332 $abc$42206$n3229_1
.sym 61333 $abc$42206$n3432
.sym 61334 lm32_cpu.bypass_data_1[16]
.sym 61335 lm32_cpu.load_store_unit.store_data_m[28]
.sym 61336 $abc$42206$n3430
.sym 61342 lm32_cpu.x_result_sel_csr_x
.sym 61344 $abc$42206$n4034
.sym 61346 $abc$42206$n4032_1
.sym 61347 slave_sel_r[1]
.sym 61348 spiflash_sr[25]
.sym 61351 $abc$42206$n4040
.sym 61353 $abc$42206$n2356
.sym 61354 lm32_cpu.interrupt_unit.csr[2]
.sym 61355 $abc$42206$n17
.sym 61356 lm32_cpu.x_result_sel_add_x
.sym 61360 lm32_cpu.interrupt_unit.csr[1]
.sym 61361 $abc$42206$n5761_1
.sym 61363 $abc$42206$n4675
.sym 61370 $abc$42206$n4035_1
.sym 61371 $abc$42206$n3200_1
.sym 61372 lm32_cpu.interrupt_unit.csr[0]
.sym 61375 lm32_cpu.interrupt_unit.csr[1]
.sym 61376 lm32_cpu.interrupt_unit.csr[2]
.sym 61378 lm32_cpu.interrupt_unit.csr[0]
.sym 61382 $abc$42206$n17
.sym 61383 $abc$42206$n4675
.sym 61387 lm32_cpu.interrupt_unit.csr[1]
.sym 61388 lm32_cpu.interrupt_unit.csr[2]
.sym 61390 lm32_cpu.interrupt_unit.csr[0]
.sym 61393 lm32_cpu.interrupt_unit.csr[2]
.sym 61394 $abc$42206$n4034
.sym 61395 lm32_cpu.interrupt_unit.csr[0]
.sym 61399 lm32_cpu.x_result_sel_csr_x
.sym 61400 lm32_cpu.interrupt_unit.csr[0]
.sym 61401 lm32_cpu.interrupt_unit.csr[1]
.sym 61402 lm32_cpu.interrupt_unit.csr[2]
.sym 61405 lm32_cpu.x_result_sel_add_x
.sym 61406 $abc$42206$n4040
.sym 61407 $abc$42206$n4035_1
.sym 61408 $abc$42206$n4032_1
.sym 61413 $abc$42206$n17
.sym 61417 slave_sel_r[1]
.sym 61418 $abc$42206$n3200_1
.sym 61419 $abc$42206$n5761_1
.sym 61420 spiflash_sr[25]
.sym 61421 $abc$42206$n2356
.sym 61422 sys_clk_$glb_clk
.sym 61424 storage_1[5][6]
.sym 61425 $abc$42206$n3978
.sym 61426 $abc$42206$n3899_1
.sym 61427 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 61428 $abc$42206$n7013
.sym 61429 storage_1[5][0]
.sym 61430 lm32_cpu.x_result[7]
.sym 61431 $abc$42206$n6339_1
.sym 61432 $abc$42206$n3509_1
.sym 61434 slave_sel_r[1]
.sym 61435 spiflash_sr[29]
.sym 61436 lm32_cpu.x_result[6]
.sym 61437 $abc$42206$n3431
.sym 61438 $abc$42206$n4034
.sym 61439 lm32_cpu.interrupt_unit.csr[0]
.sym 61440 $abc$42206$n6822
.sym 61441 lm32_cpu.sexth_result_x[4]
.sym 61442 lm32_cpu.interrupt_unit.csr[2]
.sym 61443 grant
.sym 61444 spiflash_sr[25]
.sym 61445 $abc$42206$n3430
.sym 61446 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 61448 $abc$42206$n3435_1
.sym 61449 $abc$42206$n3998
.sym 61450 $abc$42206$n3839_1
.sym 61451 $abc$42206$n2360
.sym 61453 $abc$42206$n3509_1
.sym 61454 lm32_cpu.x_result_sel_csr_x
.sym 61455 lm32_cpu.x_result[0]
.sym 61456 lm32_cpu.x_result[2]
.sym 61457 lm32_cpu.store_operand_x[28]
.sym 61458 $abc$42206$n3200_1
.sym 61459 $abc$42206$n3838_1
.sym 61466 $abc$42206$n3430
.sym 61467 lm32_cpu.cc[2]
.sym 61469 lm32_cpu.interrupt_unit.im[2]
.sym 61470 $abc$42206$n3997
.sym 61471 $abc$42206$n5767_1
.sym 61473 $abc$42206$n3998
.sym 61474 $abc$42206$n3996_1
.sym 61475 $abc$42206$n3999_1
.sym 61476 $abc$42206$n4033
.sym 61477 $abc$42206$n3991
.sym 61478 $abc$42206$n3509_1
.sym 61479 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 61482 lm32_cpu.cc[0]
.sym 61483 $abc$42206$n2393
.sym 61484 $abc$42206$n3200_1
.sym 61485 spiflash_sr[28]
.sym 61488 $abc$42206$n3230_1
.sym 61489 $abc$42206$n3431
.sym 61490 lm32_cpu.x_result_sel_add_x
.sym 61491 lm32_cpu.cc[1]
.sym 61492 $abc$42206$n3229_1
.sym 61495 slave_sel_r[1]
.sym 61496 $abc$42206$n5288
.sym 61498 $abc$42206$n3996_1
.sym 61499 $abc$42206$n3991
.sym 61500 lm32_cpu.x_result_sel_add_x
.sym 61501 $abc$42206$n3999_1
.sym 61504 $abc$42206$n3430
.sym 61505 lm32_cpu.cc[2]
.sym 61506 $abc$42206$n3997
.sym 61507 $abc$42206$n3509_1
.sym 61513 lm32_cpu.cc[1]
.sym 61516 slave_sel_r[1]
.sym 61517 $abc$42206$n5767_1
.sym 61518 $abc$42206$n3200_1
.sym 61519 spiflash_sr[28]
.sym 61522 $abc$42206$n3509_1
.sym 61523 $abc$42206$n3430
.sym 61524 $abc$42206$n4033
.sym 61525 lm32_cpu.cc[0]
.sym 61528 $abc$42206$n3431
.sym 61529 $abc$42206$n3229_1
.sym 61530 $abc$42206$n3998
.sym 61531 lm32_cpu.interrupt_unit.im[2]
.sym 61534 lm32_cpu.interrupt_unit.im[2]
.sym 61535 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 61536 $abc$42206$n3229_1
.sym 61537 $abc$42206$n3230_1
.sym 61540 lm32_cpu.cc[0]
.sym 61543 $abc$42206$n5288
.sym 61544 $abc$42206$n2393
.sym 61545 sys_clk_$glb_clk
.sym 61546 lm32_cpu.rst_i_$glb_sr
.sym 61547 $abc$42206$n6182_1
.sym 61548 lm32_cpu.operand_1_x[26]
.sym 61549 lm32_cpu.operand_1_x[9]
.sym 61550 lm32_cpu.x_result[10]
.sym 61551 $abc$42206$n6183_1
.sym 61552 $abc$42206$n6157_1
.sym 61553 lm32_cpu.operand_1_x[13]
.sym 61554 $abc$42206$n3839_1
.sym 61557 $abc$42206$n5551_1
.sym 61558 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 61559 lm32_cpu.x_result[2]
.sym 61560 lm32_cpu.x_result[7]
.sym 61561 $abc$42206$n3999_1
.sym 61562 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 61563 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 61564 $abc$42206$n2395
.sym 61565 $abc$42206$n3991
.sym 61566 $abc$42206$n4712_1
.sym 61567 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 61568 storage[5][6]
.sym 61569 $abc$42206$n5881_1
.sym 61570 lm32_cpu.cc[14]
.sym 61571 lm32_cpu.cc[4]
.sym 61572 $abc$42206$n6183_1
.sym 61573 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 61574 $abc$42206$n2124
.sym 61575 lm32_cpu.cc[6]
.sym 61576 lm32_cpu.x_result[17]
.sym 61578 $abc$42206$n5888
.sym 61580 $abc$42206$n3430
.sym 61581 grant
.sym 61582 lm32_cpu.instruction_unit.instruction_d[12]
.sym 61590 lm32_cpu.cc[1]
.sym 61594 lm32_cpu.cc[6]
.sym 61599 lm32_cpu.cc[3]
.sym 61600 lm32_cpu.cc[4]
.sym 61601 lm32_cpu.cc[5]
.sym 61611 lm32_cpu.cc[7]
.sym 61614 lm32_cpu.cc[2]
.sym 61618 lm32_cpu.cc[0]
.sym 61622 lm32_cpu.cc[0]
.sym 61626 $auto$alumacc.cc:474:replace_alu$3994.C[2]
.sym 61628 lm32_cpu.cc[1]
.sym 61632 $auto$alumacc.cc:474:replace_alu$3994.C[3]
.sym 61634 lm32_cpu.cc[2]
.sym 61636 $auto$alumacc.cc:474:replace_alu$3994.C[2]
.sym 61638 $auto$alumacc.cc:474:replace_alu$3994.C[4]
.sym 61640 lm32_cpu.cc[3]
.sym 61642 $auto$alumacc.cc:474:replace_alu$3994.C[3]
.sym 61644 $auto$alumacc.cc:474:replace_alu$3994.C[5]
.sym 61646 lm32_cpu.cc[4]
.sym 61648 $auto$alumacc.cc:474:replace_alu$3994.C[4]
.sym 61650 $auto$alumacc.cc:474:replace_alu$3994.C[6]
.sym 61652 lm32_cpu.cc[5]
.sym 61654 $auto$alumacc.cc:474:replace_alu$3994.C[5]
.sym 61656 $auto$alumacc.cc:474:replace_alu$3994.C[7]
.sym 61659 lm32_cpu.cc[6]
.sym 61660 $auto$alumacc.cc:474:replace_alu$3994.C[6]
.sym 61662 $auto$alumacc.cc:474:replace_alu$3994.C[8]
.sym 61665 lm32_cpu.cc[7]
.sym 61666 $auto$alumacc.cc:474:replace_alu$3994.C[7]
.sym 61668 sys_clk_$glb_clk
.sym 61669 lm32_cpu.rst_i_$glb_sr
.sym 61670 $abc$42206$n7023
.sym 61671 $abc$42206$n3708
.sym 61672 lm32_cpu.cc[31]
.sym 61673 lm32_cpu.x_result[16]
.sym 61674 $abc$42206$n3707
.sym 61675 $abc$42206$n3706
.sym 61676 lm32_cpu.cc[0]
.sym 61677 $abc$42206$n3728_1
.sym 61680 $abc$42206$n3304_1
.sym 61681 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 61682 sram_bus_dat_w[7]
.sym 61683 lm32_cpu.operand_1_x[13]
.sym 61685 lm32_cpu.x_result[10]
.sym 61686 lm32_cpu.bypass_data_1[26]
.sym 61687 lm32_cpu.sexth_result_x[7]
.sym 61688 lm32_cpu.load_store_unit.store_data_m[18]
.sym 61689 $abc$42206$n6156_1
.sym 61690 sram_bus_dat_w[7]
.sym 61692 $abc$42206$n3840_1
.sym 61693 lm32_cpu.operand_1_x[9]
.sym 61694 $abc$42206$n3421
.sym 61695 $abc$42206$n3432
.sym 61696 lm32_cpu.cc[13]
.sym 61697 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 61698 slave_sel_r[2]
.sym 61699 lm32_cpu.cc[0]
.sym 61700 $abc$42206$n4014_1
.sym 61701 $abc$42206$n2395
.sym 61702 lm32_cpu.cc[8]
.sym 61703 lm32_cpu.cc[1]
.sym 61704 lm32_cpu.cc[29]
.sym 61705 $abc$42206$n4193_1
.sym 61706 $auto$alumacc.cc:474:replace_alu$3994.C[8]
.sym 61711 lm32_cpu.cc[8]
.sym 61712 lm32_cpu.cc[9]
.sym 61713 lm32_cpu.cc[10]
.sym 61714 lm32_cpu.cc[11]
.sym 61731 lm32_cpu.cc[12]
.sym 61732 lm32_cpu.cc[13]
.sym 61733 lm32_cpu.cc[14]
.sym 61742 lm32_cpu.cc[15]
.sym 61743 $auto$alumacc.cc:474:replace_alu$3994.C[9]
.sym 61746 lm32_cpu.cc[8]
.sym 61747 $auto$alumacc.cc:474:replace_alu$3994.C[8]
.sym 61749 $auto$alumacc.cc:474:replace_alu$3994.C[10]
.sym 61752 lm32_cpu.cc[9]
.sym 61753 $auto$alumacc.cc:474:replace_alu$3994.C[9]
.sym 61755 $auto$alumacc.cc:474:replace_alu$3994.C[11]
.sym 61758 lm32_cpu.cc[10]
.sym 61759 $auto$alumacc.cc:474:replace_alu$3994.C[10]
.sym 61761 $auto$alumacc.cc:474:replace_alu$3994.C[12]
.sym 61764 lm32_cpu.cc[11]
.sym 61765 $auto$alumacc.cc:474:replace_alu$3994.C[11]
.sym 61767 $auto$alumacc.cc:474:replace_alu$3994.C[13]
.sym 61770 lm32_cpu.cc[12]
.sym 61771 $auto$alumacc.cc:474:replace_alu$3994.C[12]
.sym 61773 $auto$alumacc.cc:474:replace_alu$3994.C[14]
.sym 61776 lm32_cpu.cc[13]
.sym 61777 $auto$alumacc.cc:474:replace_alu$3994.C[13]
.sym 61779 $auto$alumacc.cc:474:replace_alu$3994.C[15]
.sym 61782 lm32_cpu.cc[14]
.sym 61783 $auto$alumacc.cc:474:replace_alu$3994.C[14]
.sym 61785 $auto$alumacc.cc:474:replace_alu$3994.C[16]
.sym 61787 lm32_cpu.cc[15]
.sym 61789 $auto$alumacc.cc:474:replace_alu$3994.C[15]
.sym 61791 sys_clk_$glb_clk
.sym 61792 lm32_cpu.rst_i_$glb_sr
.sym 61793 $abc$42206$n6102_1
.sym 61794 $abc$42206$n3689
.sym 61795 lm32_cpu.x_result[17]
.sym 61796 $abc$42206$n3582
.sym 61797 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 61798 $abc$42206$n3688
.sym 61799 spram_bus_adr[8]
.sym 61800 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 61803 lm32_cpu.load_store_unit.store_data_m[18]
.sym 61804 $abc$42206$n3324_1
.sym 61805 $abc$42206$n3709
.sym 61806 lm32_cpu.eba[11]
.sym 61807 lm32_cpu.interrupt_unit.im[1]
.sym 61808 lm32_cpu.x_result[16]
.sym 61809 lm32_cpu.store_operand_x[30]
.sym 61810 lm32_cpu.interrupt_unit.im[16]
.sym 61811 $abc$42206$n3729
.sym 61812 lm32_cpu.load_store_unit.store_data_m[23]
.sym 61814 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 61815 lm32_cpu.cc[12]
.sym 61816 $abc$42206$n6106_1
.sym 61817 lm32_cpu.eba[19]
.sym 61818 lm32_cpu.size_x[1]
.sym 61819 $abc$42206$n6101_1
.sym 61820 $auto$alumacc.cc:474:replace_alu$3994.C[31]
.sym 61823 $abc$42206$n2056
.sym 61824 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 61825 $abc$42206$n3432
.sym 61826 $abc$42206$n4812
.sym 61827 $abc$42206$n3545_1
.sym 61828 $abc$42206$n3430
.sym 61829 $auto$alumacc.cc:474:replace_alu$3994.C[16]
.sym 61834 lm32_cpu.cc[16]
.sym 61835 lm32_cpu.cc[17]
.sym 61839 lm32_cpu.cc[21]
.sym 61853 lm32_cpu.cc[19]
.sym 61854 lm32_cpu.cc[20]
.sym 61856 lm32_cpu.cc[22]
.sym 61860 lm32_cpu.cc[18]
.sym 61865 lm32_cpu.cc[23]
.sym 61866 $auto$alumacc.cc:474:replace_alu$3994.C[17]
.sym 61869 lm32_cpu.cc[16]
.sym 61870 $auto$alumacc.cc:474:replace_alu$3994.C[16]
.sym 61872 $auto$alumacc.cc:474:replace_alu$3994.C[18]
.sym 61875 lm32_cpu.cc[17]
.sym 61876 $auto$alumacc.cc:474:replace_alu$3994.C[17]
.sym 61878 $auto$alumacc.cc:474:replace_alu$3994.C[19]
.sym 61880 lm32_cpu.cc[18]
.sym 61882 $auto$alumacc.cc:474:replace_alu$3994.C[18]
.sym 61884 $auto$alumacc.cc:474:replace_alu$3994.C[20]
.sym 61887 lm32_cpu.cc[19]
.sym 61888 $auto$alumacc.cc:474:replace_alu$3994.C[19]
.sym 61890 $auto$alumacc.cc:474:replace_alu$3994.C[21]
.sym 61893 lm32_cpu.cc[20]
.sym 61894 $auto$alumacc.cc:474:replace_alu$3994.C[20]
.sym 61896 $auto$alumacc.cc:474:replace_alu$3994.C[22]
.sym 61899 lm32_cpu.cc[21]
.sym 61900 $auto$alumacc.cc:474:replace_alu$3994.C[21]
.sym 61902 $auto$alumacc.cc:474:replace_alu$3994.C[23]
.sym 61905 lm32_cpu.cc[22]
.sym 61906 $auto$alumacc.cc:474:replace_alu$3994.C[22]
.sym 61908 $auto$alumacc.cc:474:replace_alu$3994.C[24]
.sym 61910 lm32_cpu.cc[23]
.sym 61912 $auto$alumacc.cc:474:replace_alu$3994.C[23]
.sym 61914 sys_clk_$glb_clk
.sym 61915 lm32_cpu.rst_i_$glb_sr
.sym 61916 $abc$42206$n3773_1
.sym 61917 lm32_cpu.interrupt_unit.im[28]
.sym 61918 lm32_cpu.interrupt_unit.im[25]
.sym 61919 $abc$42206$n3545_1
.sym 61920 lm32_cpu.interrupt_unit.im[13]
.sym 61921 lm32_cpu.interrupt_unit.im[27]
.sym 61922 $abc$42206$n3507_1
.sym 61923 $abc$42206$n3563_1
.sym 61926 $abc$42206$n6949
.sym 61927 $abc$42206$n6285_1
.sym 61928 $abc$42206$n2395
.sym 61929 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 61930 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61931 $abc$42206$n3690
.sym 61932 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 61933 lm32_cpu.eba[8]
.sym 61934 lm32_cpu.cc[18]
.sym 61935 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 61936 $abc$42206$n3526
.sym 61937 $abc$42206$n2075
.sym 61938 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 61939 lm32_cpu.operand_1_x[16]
.sym 61940 lm32_cpu.instruction_unit.pc_a[8]
.sym 61941 $abc$42206$n3509_1
.sym 61942 lm32_cpu.x_result_sel_csr_x
.sym 61943 $abc$42206$n2360
.sym 61944 lm32_cpu.x_result[12]
.sym 61945 lm32_cpu.x_result[21]
.sym 61946 lm32_cpu.operand_1_x[27]
.sym 61947 lm32_cpu.x_result[0]
.sym 61948 $abc$42206$n3435_1
.sym 61949 lm32_cpu.store_operand_x[28]
.sym 61950 $abc$42206$n5265_1
.sym 61951 $abc$42206$n2360
.sym 61952 $auto$alumacc.cc:474:replace_alu$3994.C[24]
.sym 61958 lm32_cpu.cc[25]
.sym 61962 lm32_cpu.cc[29]
.sym 61965 lm32_cpu.cc[24]
.sym 61977 lm32_cpu.cc[28]
.sym 61979 lm32_cpu.cc[30]
.sym 61983 lm32_cpu.cc[26]
.sym 61984 lm32_cpu.cc[27]
.sym 61989 $auto$alumacc.cc:474:replace_alu$3994.C[25]
.sym 61991 lm32_cpu.cc[24]
.sym 61993 $auto$alumacc.cc:474:replace_alu$3994.C[24]
.sym 61995 $auto$alumacc.cc:474:replace_alu$3994.C[26]
.sym 61998 lm32_cpu.cc[25]
.sym 61999 $auto$alumacc.cc:474:replace_alu$3994.C[25]
.sym 62001 $auto$alumacc.cc:474:replace_alu$3994.C[27]
.sym 62003 lm32_cpu.cc[26]
.sym 62005 $auto$alumacc.cc:474:replace_alu$3994.C[26]
.sym 62007 $auto$alumacc.cc:474:replace_alu$3994.C[28]
.sym 62009 lm32_cpu.cc[27]
.sym 62011 $auto$alumacc.cc:474:replace_alu$3994.C[27]
.sym 62013 $auto$alumacc.cc:474:replace_alu$3994.C[29]
.sym 62016 lm32_cpu.cc[28]
.sym 62017 $auto$alumacc.cc:474:replace_alu$3994.C[28]
.sym 62019 $auto$alumacc.cc:474:replace_alu$3994.C[30]
.sym 62022 lm32_cpu.cc[29]
.sym 62023 $auto$alumacc.cc:474:replace_alu$3994.C[29]
.sym 62025 $nextpnr_ICESTORM_LC_30$I3
.sym 62028 lm32_cpu.cc[30]
.sym 62029 $auto$alumacc.cc:474:replace_alu$3994.C[30]
.sym 62035 $nextpnr_ICESTORM_LC_30$I3
.sym 62037 sys_clk_$glb_clk
.sym 62038 lm32_cpu.rst_i_$glb_sr
.sym 62039 lm32_cpu.eba[19]
.sym 62040 $abc$42206$n6111_1
.sym 62041 $abc$42206$n3489_1
.sym 62042 lm32_cpu.eba[18]
.sym 62043 $abc$42206$n3490
.sym 62044 lm32_cpu.eba[16]
.sym 62045 $abc$42206$n3508
.sym 62046 lm32_cpu.eba[15]
.sym 62049 spiflash_sr[27]
.sym 62052 $abc$42206$n4040
.sym 62053 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 62054 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 62055 lm32_cpu.operand_1_x[23]
.sym 62056 $abc$42206$n3563_1
.sym 62057 lm32_cpu.x_result[20]
.sym 62058 $abc$42206$n3773_1
.sym 62059 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 62060 $abc$42206$n3654_1
.sym 62061 lm32_cpu.x_result[24]
.sym 62062 $abc$42206$n3422
.sym 62063 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 62064 $abc$42206$n6183_1
.sym 62065 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 62066 $abc$42206$n2124
.sym 62067 lm32_cpu.store_operand_x[18]
.sym 62068 grant
.sym 62069 csrbank3_txfull_w
.sym 62070 $abc$42206$n4582_1
.sym 62072 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 62073 lm32_cpu.instruction_unit.instruction_d[8]
.sym 62074 lm32_cpu.instruction_unit.instruction_d[12]
.sym 62080 lm32_cpu.store_operand_x[23]
.sym 62082 lm32_cpu.cc[21]
.sym 62083 lm32_cpu.branch_target_x[23]
.sym 62084 lm32_cpu.cc[28]
.sym 62085 lm32_cpu.store_operand_x[18]
.sym 62088 lm32_cpu.size_x[1]
.sym 62091 lm32_cpu.store_operand_x[2]
.sym 62092 $abc$42206$n3432
.sym 62093 lm32_cpu.size_x[0]
.sym 62094 lm32_cpu.cc[19]
.sym 62098 $abc$42206$n3430
.sym 62100 $abc$42206$n3432
.sym 62101 lm32_cpu.store_operand_x[7]
.sym 62103 $abc$42206$n4712_1
.sym 62104 lm32_cpu.x_result[12]
.sym 62105 lm32_cpu.x_result[21]
.sym 62107 $abc$42206$n2396
.sym 62108 lm32_cpu.eba[10]
.sym 62109 lm32_cpu.eba[16]
.sym 62110 lm32_cpu.eba[12]
.sym 62113 lm32_cpu.store_operand_x[23]
.sym 62114 lm32_cpu.store_operand_x[7]
.sym 62115 lm32_cpu.size_x[0]
.sym 62116 lm32_cpu.size_x[1]
.sym 62119 lm32_cpu.size_x[1]
.sym 62120 lm32_cpu.store_operand_x[2]
.sym 62121 lm32_cpu.store_operand_x[18]
.sym 62122 lm32_cpu.size_x[0]
.sym 62128 lm32_cpu.x_result[12]
.sym 62132 $abc$42206$n3430
.sym 62134 lm32_cpu.cc[28]
.sym 62137 $abc$42206$n3432
.sym 62138 lm32_cpu.eba[10]
.sym 62139 $abc$42206$n3430
.sym 62140 lm32_cpu.cc[19]
.sym 62143 $abc$42206$n4712_1
.sym 62145 lm32_cpu.branch_target_x[23]
.sym 62146 lm32_cpu.eba[16]
.sym 62151 lm32_cpu.x_result[21]
.sym 62155 lm32_cpu.eba[12]
.sym 62156 lm32_cpu.cc[21]
.sym 62157 $abc$42206$n3432
.sym 62158 $abc$42206$n3430
.sym 62159 $abc$42206$n2396
.sym 62160 sys_clk_$glb_clk
.sym 62161 lm32_cpu.rst_i_$glb_sr
.sym 62162 lm32_cpu.store_operand_x[18]
.sym 62163 lm32_cpu.operand_1_x[27]
.sym 62164 lm32_cpu.x_result[1]
.sym 62165 lm32_cpu.operand_1_x[10]
.sym 62166 lm32_cpu.store_operand_x[28]
.sym 62167 lm32_cpu.operand_1_x[25]
.sym 62168 lm32_cpu.x_result[28]
.sym 62169 lm32_cpu.x_result[15]
.sym 62171 $abc$42206$n3492_1
.sym 62172 $abc$42206$n3303_1
.sym 62173 $abc$42206$n5549_1
.sym 62174 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 62175 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 62176 $abc$42206$n3432
.sym 62177 $abc$42206$n4812
.sym 62178 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 62180 $abc$42206$n5550_1
.sym 62182 $abc$42206$n7617
.sym 62184 $abc$42206$n3653
.sym 62185 lm32_cpu.x_result[19]
.sym 62186 $abc$42206$n4193_1
.sym 62187 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 62188 basesoc_uart_tx_fifo_syncfifo_re
.sym 62189 $abc$42206$n7023
.sym 62190 slave_sel_r[2]
.sym 62191 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 62192 $abc$42206$n4014_1
.sym 62193 $abc$42206$n2395
.sym 62194 $abc$42206$n4917
.sym 62195 $abc$42206$n3421
.sym 62196 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 62197 lm32_cpu.operand_m[9]
.sym 62203 $abc$42206$n4682_1
.sym 62205 lm32_cpu.interrupt_unit.im[1]
.sym 62206 lm32_cpu.eba[4]
.sym 62210 csrbank2_ev_enable0_w
.sym 62211 $abc$42206$n4675
.sym 62212 $abc$42206$n4182_1
.sym 62213 spram_bus_adr[10]
.sym 62215 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 62217 spiflash_sr[19]
.sym 62219 basesoc_timer0_zero_pending
.sym 62220 $abc$42206$n3435_1
.sym 62221 $abc$42206$n2360
.sym 62222 $abc$42206$n3432
.sym 62224 spiflash_sr[27]
.sym 62225 $abc$42206$n4315
.sym 62227 $abc$42206$n5079_1
.sym 62228 grant
.sym 62229 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 62230 $abc$42206$n5083_1
.sym 62232 spiflash_sr[25]
.sym 62233 lm32_cpu.bypass_data_1[18]
.sym 62234 $abc$42206$n3998
.sym 62236 spiflash_sr[25]
.sym 62237 $abc$42206$n4675
.sym 62238 $abc$42206$n4682_1
.sym 62239 $abc$42206$n5079_1
.sym 62242 lm32_cpu.eba[4]
.sym 62244 $abc$42206$n3432
.sym 62248 lm32_cpu.interrupt_unit.im[1]
.sym 62250 basesoc_timer0_zero_pending
.sym 62251 csrbank2_ev_enable0_w
.sym 62254 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 62255 grant
.sym 62256 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 62260 $abc$42206$n4682_1
.sym 62261 $abc$42206$n4675
.sym 62262 $abc$42206$n5083_1
.sym 62263 spiflash_sr[27]
.sym 62266 spiflash_sr[19]
.sym 62267 $abc$42206$n4682_1
.sym 62268 spram_bus_adr[10]
.sym 62272 $abc$42206$n4315
.sym 62273 lm32_cpu.bypass_data_1[18]
.sym 62274 $abc$42206$n4182_1
.sym 62275 $abc$42206$n3435_1
.sym 62279 $abc$42206$n3998
.sym 62280 csrbank2_ev_enable0_w
.sym 62281 basesoc_timer0_zero_pending
.sym 62282 $abc$42206$n2360
.sym 62283 sys_clk_$glb_clk
.sym 62284 sys_rst_$glb_sr
.sym 62285 $abc$42206$n2195
.sym 62286 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 62287 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 62288 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 62289 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 62290 $abc$42206$n4611
.sym 62291 $abc$42206$n3774
.sym 62292 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 62295 $abc$42206$n5550_1
.sym 62296 $abc$42206$n3285_1
.sym 62298 lm32_cpu.x_result[28]
.sym 62299 lm32_cpu.operand_0_x[31]
.sym 62300 lm32_cpu.operand_1_x[10]
.sym 62301 lm32_cpu.operand_1_x[28]
.sym 62302 lm32_cpu.x_result[15]
.sym 62303 lm32_cpu.sexth_result_x[1]
.sym 62304 lm32_cpu.x_result[13]
.sym 62305 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 62306 csrbank2_ev_enable0_w
.sym 62307 $abc$42206$n6313_1
.sym 62309 lm32_cpu.x_result[1]
.sym 62310 $abc$42206$n3730_1
.sym 62311 $abc$42206$n3435_1
.sym 62312 sram_bus_dat_w[1]
.sym 62314 $abc$42206$n3301_1
.sym 62315 lm32_cpu.eba[12]
.sym 62316 $abc$42206$n2195
.sym 62317 basesoc_uart_phy_tx_busy
.sym 62318 $abc$42206$n3285_1
.sym 62319 $abc$42206$n6318
.sym 62328 $abc$42206$n2395
.sym 62329 $abc$42206$n3435_1
.sym 62330 $abc$42206$n4454
.sym 62331 lm32_cpu.bypass_data_1[24]
.sym 62332 $abc$42206$n4182_1
.sym 62334 lm32_cpu.operand_1_x[21]
.sym 62335 $abc$42206$n3435_1
.sym 62337 $abc$42206$n4188_1
.sym 62338 $abc$42206$n4207_1
.sym 62339 $abc$42206$n4459
.sym 62340 lm32_cpu.operand_1_x[19]
.sym 62341 lm32_cpu.operand_1_x[13]
.sym 62344 lm32_cpu.instruction_unit.instruction_d[12]
.sym 62345 lm32_cpu.instruction_unit.instruction_d[8]
.sym 62354 $abc$42206$n4261_1
.sym 62356 lm32_cpu.bypass_data_1[31]
.sym 62359 $abc$42206$n4182_1
.sym 62360 lm32_cpu.bypass_data_1[31]
.sym 62361 $abc$42206$n4188_1
.sym 62362 $abc$42206$n3435_1
.sym 62366 $abc$42206$n4454
.sym 62368 $abc$42206$n4459
.sym 62374 lm32_cpu.operand_1_x[19]
.sym 62378 lm32_cpu.operand_1_x[13]
.sym 62383 $abc$42206$n4188_1
.sym 62384 $abc$42206$n4207_1
.sym 62386 lm32_cpu.instruction_unit.instruction_d[8]
.sym 62390 $abc$42206$n4188_1
.sym 62391 $abc$42206$n4207_1
.sym 62392 lm32_cpu.instruction_unit.instruction_d[12]
.sym 62395 $abc$42206$n4182_1
.sym 62396 lm32_cpu.bypass_data_1[24]
.sym 62397 $abc$42206$n3435_1
.sym 62398 $abc$42206$n4261_1
.sym 62401 lm32_cpu.operand_1_x[21]
.sym 62405 $abc$42206$n2395
.sym 62406 sys_clk_$glb_clk
.sym 62407 lm32_cpu.rst_i_$glb_sr
.sym 62408 basesoc_uart_phy_tx_reg[3]
.sym 62409 basesoc_uart_phy_tx_reg[5]
.sym 62410 $abc$42206$n4237_1
.sym 62411 basesoc_uart_phy_tx_reg[7]
.sym 62412 basesoc_uart_phy_tx_reg[4]
.sym 62413 $abc$42206$n6284
.sym 62414 $abc$42206$n4379
.sym 62415 basesoc_uart_phy_tx_reg[6]
.sym 62416 csrbank2_load2_w[2]
.sym 62417 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 62418 $abc$42206$n7615
.sym 62419 csrbank2_load2_w[2]
.sym 62420 lm32_cpu.operand_1_x[21]
.sym 62421 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 62422 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 62423 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62424 $abc$42206$n4363
.sym 62425 spiflash_sr[19]
.sym 62426 $abc$42206$n6315_1
.sym 62427 lm32_cpu.bypass_data_1[24]
.sym 62428 lm32_cpu.operand_1_x[19]
.sym 62429 $abc$42206$n4454
.sym 62430 $abc$42206$n4611
.sym 62431 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 62432 lm32_cpu.mc_arithmetic.a[1]
.sym 62434 $abc$42206$n5258_1
.sym 62435 $abc$42206$n5265_1
.sym 62436 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 62438 $abc$42206$n4611
.sym 62439 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62440 $abc$42206$n6233
.sym 62441 $abc$42206$n3437_1
.sym 62442 $abc$42206$n6241_1
.sym 62443 $abc$42206$n2360
.sym 62451 $abc$42206$n6321_1
.sym 62454 $abc$42206$n5288
.sym 62455 lm32_cpu.mc_arithmetic.state[0]
.sym 62456 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 62457 lm32_cpu.mc_arithmetic.state[1]
.sym 62458 $abc$42206$n4193_1
.sym 62459 $abc$42206$n6345_1
.sym 62462 $abc$42206$n4454
.sym 62463 $abc$42206$n4459
.sym 62464 lm32_cpu.mc_arithmetic.state[2]
.sym 62465 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62466 $abc$42206$n6233
.sym 62467 $abc$42206$n7415
.sym 62471 $abc$42206$n6342
.sym 62472 sram_bus_dat_w[1]
.sym 62473 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62475 $abc$42206$n3285_1
.sym 62476 $abc$42206$n5263_1
.sym 62477 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 62478 $abc$42206$n5262_1
.sym 62479 $abc$42206$n6318
.sym 62480 $abc$42206$n4488
.sym 62483 lm32_cpu.mc_arithmetic.state[1]
.sym 62484 lm32_cpu.mc_arithmetic.state[0]
.sym 62488 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62489 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62490 $abc$42206$n6318
.sym 62491 $abc$42206$n6321_1
.sym 62494 lm32_cpu.mc_arithmetic.state[0]
.sym 62495 lm32_cpu.mc_arithmetic.state[1]
.sym 62496 lm32_cpu.mc_arithmetic.state[2]
.sym 62500 sram_bus_dat_w[1]
.sym 62506 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62507 $abc$42206$n6345_1
.sym 62508 $abc$42206$n6342
.sym 62509 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62512 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 62513 $abc$42206$n5262_1
.sym 62514 $abc$42206$n6233
.sym 62515 $abc$42206$n5263_1
.sym 62518 $abc$42206$n4193_1
.sym 62519 $abc$42206$n4459
.sym 62520 $abc$42206$n4454
.sym 62521 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 62524 $abc$42206$n5288
.sym 62525 $abc$42206$n4488
.sym 62526 $abc$42206$n3285_1
.sym 62528 $abc$42206$n7415
.sym 62529 sys_clk_$glb_clk
.sym 62531 $abc$42206$n4001
.sym 62532 lm32_cpu.mc_arithmetic.a[30]
.sym 62533 $abc$42206$n4309
.sym 62534 lm32_cpu.mc_arithmetic.a[4]
.sym 62535 $abc$42206$n3943_1
.sym 62536 $abc$42206$n2093
.sym 62537 lm32_cpu.mc_arithmetic.a[1]
.sym 62538 $abc$42206$n3439
.sym 62540 $abc$42206$n5603_1
.sym 62541 $abc$42206$n5603_1
.sym 62542 spiflash_sr[28]
.sym 62543 $abc$42206$n3301_1
.sym 62544 $abc$42206$n4379
.sym 62545 $abc$42206$n6321_1
.sym 62546 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 62547 $abc$42206$n6345_1
.sym 62548 $abc$42206$n2092
.sym 62549 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 62550 $abc$42206$n5288
.sym 62551 $abc$42206$n4459
.sym 62553 lm32_cpu.mc_arithmetic.a[13]
.sym 62554 $abc$42206$n6337_1
.sym 62555 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 62556 $abc$42206$n3285_1
.sym 62557 $abc$42206$n3222_1_$glb_clk
.sym 62558 storage[10][7]
.sym 62559 $abc$42206$n6371_1
.sym 62560 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62561 csrbank3_txfull_w
.sym 62562 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 62563 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 62564 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 62565 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 62566 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 62572 storage[0][3]
.sym 62573 storage[4][4]
.sym 62575 storage[0][4]
.sym 62576 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 62578 $abc$42206$n6308
.sym 62579 storage[4][3]
.sym 62580 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62581 $abc$42206$n6284
.sym 62582 $abc$42206$n5550_1
.sym 62584 $abc$42206$n6287_1
.sym 62585 storage[4][1]
.sym 62586 $abc$42206$n2195
.sym 62588 $abc$42206$n5271_1
.sym 62589 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 62590 $abc$42206$n6312
.sym 62591 $abc$42206$n6288
.sym 62592 $abc$42206$n6315_1
.sym 62593 $abc$42206$n6316
.sym 62594 $abc$42206$n5551_1
.sym 62595 $abc$42206$n5265_1
.sym 62596 $abc$42206$n5549_1
.sym 62597 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62598 $abc$42206$n5545
.sym 62599 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62600 storage[0][1]
.sym 62602 $abc$42206$n4614_1
.sym 62603 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62605 $abc$42206$n5551_1
.sym 62606 $abc$42206$n5545
.sym 62607 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62608 $abc$42206$n2195
.sym 62611 storage[4][3]
.sym 62612 storage[0][3]
.sym 62613 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 62614 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62617 $abc$42206$n6308
.sym 62618 $abc$42206$n5549_1
.sym 62619 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62620 $abc$42206$n5550_1
.sym 62623 storage[0][1]
.sym 62624 storage[4][1]
.sym 62625 $abc$42206$n6287_1
.sym 62626 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62629 $abc$42206$n5271_1
.sym 62630 $abc$42206$n4614_1
.sym 62631 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 62632 $abc$42206$n5265_1
.sym 62635 storage[0][4]
.sym 62636 $abc$42206$n6315_1
.sym 62637 storage[4][4]
.sym 62638 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62641 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62642 $abc$42206$n6288
.sym 62643 $abc$42206$n6284
.sym 62644 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62647 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62648 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62649 $abc$42206$n6316
.sym 62650 $abc$42206$n6312
.sym 62652 sys_clk_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 storage[0][6]
.sym 62655 $abc$42206$n5608_1
.sym 62656 $abc$42206$n5614_1
.sym 62657 $abc$42206$n4318
.sym 62658 storage[0][1]
.sym 62659 $abc$42206$n6340
.sym 62660 $abc$42206$n3458_1
.sym 62661 storage[0][7]
.sym 62662 storage[0][3]
.sym 62664 $abc$42206$n4675
.sym 62665 $abc$42206$n6336
.sym 62666 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 62667 $abc$42206$n6284
.sym 62668 storage[9][3]
.sym 62669 storage[0][4]
.sym 62670 lm32_cpu.mc_arithmetic.state[2]
.sym 62671 $abc$42206$n2090
.sym 62672 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 62673 basesoc_uart_phy_uart_clk_txen
.sym 62675 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 62676 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 62677 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 62678 $abc$42206$n4309
.sym 62679 basesoc_uart_tx_fifo_syncfifo_re
.sym 62680 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 62681 $abc$42206$n7023
.sym 62682 storage_1[12][0]
.sym 62683 $abc$42206$n4193_1
.sym 62684 $abc$42206$n2093
.sym 62685 $abc$42206$n3285_1
.sym 62686 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 62687 sys_rst
.sym 62688 lm32_cpu.mc_arithmetic.state[2]
.sym 62689 $abc$42206$n5291_1
.sym 62700 sram_bus_dat_w[2]
.sym 62701 sram_bus_dat_w[3]
.sym 62703 sram_bus_dat_w[6]
.sym 62705 sram_bus_dat_w[4]
.sym 62708 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62710 sram_bus_dat_w[1]
.sym 62711 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62713 $abc$42206$n6949
.sym 62715 $abc$42206$n6275
.sym 62716 $abc$42206$n6340
.sym 62718 $abc$42206$n6336
.sym 62720 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62721 storage[4][0]
.sym 62723 storage[0][0]
.sym 62726 sram_bus_dat_w[0]
.sym 62728 $abc$42206$n6275
.sym 62729 storage[0][0]
.sym 62730 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62731 storage[4][0]
.sym 62736 sram_bus_dat_w[4]
.sym 62740 sram_bus_dat_w[0]
.sym 62748 sram_bus_dat_w[6]
.sym 62752 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62753 $abc$42206$n6336
.sym 62754 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62755 $abc$42206$n6340
.sym 62759 sram_bus_dat_w[1]
.sym 62767 sram_bus_dat_w[2]
.sym 62773 sram_bus_dat_w[3]
.sym 62774 $abc$42206$n6949
.sym 62775 sys_clk_$glb_clk
.sym 62777 $abc$42206$n4246_1
.sym 62778 lm32_cpu.mc_arithmetic.b[26]
.sym 62779 $abc$42206$n4316
.sym 62780 $abc$42206$n4228_1
.sym 62781 $abc$42206$n4967_1
.sym 62782 $abc$42206$n4244_1
.sym 62783 lm32_cpu.mc_arithmetic.b[18]
.sym 62784 $abc$42206$n4255_1
.sym 62786 $abc$42206$n4585
.sym 62787 $abc$42206$n5603_1
.sym 62788 spiflash_sr[28]
.sym 62789 sram_bus_dat_w[6]
.sym 62790 $abc$42206$n4648_1
.sym 62791 $abc$42206$n3324_1
.sym 62792 csrbank0_bus_errors3_w[7]
.sym 62793 sram_bus_dat_w[7]
.sym 62794 $abc$42206$n2093
.sym 62796 sram_bus_dat_w[2]
.sym 62797 $abc$42206$n7415
.sym 62798 $abc$42206$n7616
.sym 62799 $abc$42206$n3342_1
.sym 62800 lm32_cpu.mc_arithmetic.state[1]
.sym 62801 interface3_bank_bus_dat_r[3]
.sym 62802 $abc$42206$n3301_1
.sym 62803 $abc$42206$n2190
.sym 62804 sram_bus_dat_w[1]
.sym 62805 $abc$42206$n6318
.sym 62806 $abc$42206$n6347_1
.sym 62807 $abc$42206$n7618
.sym 62808 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 62809 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 62810 $abc$42206$n3285_1
.sym 62811 $abc$42206$n3285_1
.sym 62812 $abc$42206$n5226_1
.sym 62818 $abc$42206$n3301_1
.sym 62819 $abc$42206$n5608_1
.sym 62820 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 62821 $abc$42206$n5081_1
.sym 62823 storage[4][7]
.sym 62826 $abc$42206$n6348_1
.sym 62827 $abc$42206$n5289_1
.sym 62828 spiflash_sr[26]
.sym 62829 $abc$42206$n5288_1
.sym 62830 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62831 $abc$42206$n4682_1
.sym 62833 csrbank3_txfull_w
.sym 62834 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62835 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 62836 storage[5][7]
.sym 62837 spiflash_sr[28]
.sym 62838 $abc$42206$n4675
.sym 62839 sram_bus_we
.sym 62841 $abc$42206$n6241_1
.sym 62842 $abc$42206$n5085_1
.sym 62844 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 62845 $abc$42206$n2360
.sym 62847 $abc$42206$n4614_1
.sym 62849 $abc$42206$n5607_1
.sym 62854 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 62857 sram_bus_we
.sym 62858 $abc$42206$n4614_1
.sym 62860 csrbank3_txfull_w
.sym 62863 $abc$42206$n5289_1
.sym 62864 $abc$42206$n6241_1
.sym 62865 $abc$42206$n5288_1
.sym 62866 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 62869 $abc$42206$n6348_1
.sym 62870 $abc$42206$n5607_1
.sym 62871 $abc$42206$n5608_1
.sym 62872 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 62875 $abc$42206$n4675
.sym 62876 spiflash_sr[28]
.sym 62877 $abc$42206$n4682_1
.sym 62878 $abc$42206$n5085_1
.sym 62881 spiflash_sr[26]
.sym 62882 $abc$42206$n4682_1
.sym 62883 $abc$42206$n5081_1
.sym 62884 $abc$42206$n4675
.sym 62887 $abc$42206$n3301_1
.sym 62893 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 62894 storage[5][7]
.sym 62895 storage[4][7]
.sym 62896 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 62897 $abc$42206$n2360
.sym 62898 sys_clk_$glb_clk
.sym 62899 sys_rst_$glb_sr
.sym 62900 basesoc_uart_tx_fifo_syncfifo_re
.sym 62901 $abc$42206$n6888
.sym 62902 $abc$42206$n2091
.sym 62903 interface3_bank_bus_dat_r[2]
.sym 62904 $abc$42206$n3342_1
.sym 62905 $abc$42206$n3388
.sym 62906 interface3_bank_bus_dat_r[3]
.sym 62907 interface3_bank_bus_dat_r[7]
.sym 62908 spiflash_sr[29]
.sym 62911 $abc$42206$n6342
.sym 62913 $abc$42206$n2145
.sym 62914 lm32_cpu.mc_arithmetic.state[2]
.sym 62915 csrbank0_bus_errors2_w[5]
.sym 62916 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 62917 sram_bus_dat_w[2]
.sym 62918 lm32_cpu.mc_arithmetic.state[2]
.sym 62920 $abc$42206$n4193_1
.sym 62921 $abc$42206$n4968_1
.sym 62922 csrbank0_bus_errors0_w[7]
.sym 62923 storage[12][7]
.sym 62924 csrbank0_scratch2_w[1]
.sym 62925 $abc$42206$n5216
.sym 62926 $abc$42206$n4228_1
.sym 62927 $abc$42206$n6241_1
.sym 62928 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 62929 lm32_cpu.mc_arithmetic.a[1]
.sym 62930 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 62931 $abc$42206$n2360
.sym 62932 lm32_cpu.mc_arithmetic.a[26]
.sym 62933 $abc$42206$n6333_1
.sym 62934 $abc$42206$n4255_1
.sym 62935 $abc$42206$n6888
.sym 62941 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 62942 lm32_cpu.mc_arithmetic.state[1]
.sym 62943 storage_1[8][0]
.sym 62944 csrbank0_bus_errors2_w[7]
.sym 62945 $abc$42206$n4543
.sym 62947 $abc$42206$n5417_1
.sym 62948 $abc$42206$n5416
.sym 62949 $abc$42206$n4644_1
.sym 62950 $abc$42206$n5454
.sym 62951 lm32_cpu.mc_arithmetic.state[0]
.sym 62952 csrbank0_bus_errors3_w[4]
.sym 62953 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 62954 storage_1[12][0]
.sym 62955 $abc$42206$n44
.sym 62956 lm32_cpu.mc_arithmetic.state[2]
.sym 62957 sys_rst
.sym 62958 $abc$42206$n6209_1
.sym 62959 $abc$42206$n5451_1
.sym 62960 $abc$42206$n4641
.sym 62962 $abc$42206$n3290_1
.sym 62965 $abc$42206$n5450
.sym 62966 $abc$42206$n5453
.sym 62967 $abc$42206$n4620_1
.sym 62969 $abc$42206$n5413
.sym 62970 $abc$42206$n3290_1
.sym 62975 $abc$42206$n4641
.sym 62976 $abc$42206$n5451_1
.sym 62977 csrbank0_bus_errors2_w[7]
.sym 62980 lm32_cpu.mc_arithmetic.state[0]
.sym 62982 lm32_cpu.mc_arithmetic.state[1]
.sym 62983 lm32_cpu.mc_arithmetic.state[2]
.sym 62986 csrbank0_bus_errors3_w[4]
.sym 62987 $abc$42206$n4644_1
.sym 62988 $abc$42206$n4543
.sym 62989 $abc$42206$n44
.sym 62992 $abc$42206$n5416
.sym 62993 $abc$42206$n3290_1
.sym 62994 $abc$42206$n5413
.sym 62995 $abc$42206$n5417_1
.sym 62998 $abc$42206$n5453
.sym 62999 $abc$42206$n3290_1
.sym 63000 $abc$42206$n5454
.sym 63001 $abc$42206$n5450
.sym 63004 lm32_cpu.mc_arithmetic.state[0]
.sym 63006 lm32_cpu.mc_arithmetic.state[1]
.sym 63007 lm32_cpu.mc_arithmetic.state[2]
.sym 63010 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63012 sys_rst
.sym 63013 $abc$42206$n4620_1
.sym 63016 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63017 storage_1[8][0]
.sym 63018 $abc$42206$n6209_1
.sym 63019 storage_1[12][0]
.sym 63021 sys_clk_$glb_clk
.sym 63022 sys_rst_$glb_sr
.sym 63023 $abc$42206$n3639
.sym 63024 $abc$42206$n3513_1
.sym 63025 $abc$42206$n3621
.sym 63026 serial_tx
.sym 63027 $abc$42206$n3382
.sym 63028 $abc$42206$n3390_1
.sym 63029 $abc$42206$n3603
.sym 63030 $abc$42206$n4710
.sym 63031 $abc$42206$n3373
.sym 63032 $abc$42206$n5454
.sym 63035 storage_1[8][3]
.sym 63036 $abc$42206$n44
.sym 63037 $abc$42206$n5420_1
.sym 63038 interface3_bank_bus_dat_r[2]
.sym 63039 $abc$42206$n3304_1
.sym 63040 csrbank0_bus_errors2_w[7]
.sym 63041 $abc$42206$n5426
.sym 63042 interface3_bank_bus_dat_r[5]
.sym 63043 $abc$42206$n5417_1
.sym 63044 $abc$42206$n5416
.sym 63045 $abc$42206$n5297
.sym 63046 $abc$42206$n2091
.sym 63047 lm32_cpu.mc_arithmetic.a[0]
.sym 63048 $abc$42206$n3285_1
.sym 63049 $abc$42206$n3222_1_$glb_clk
.sym 63050 lm32_cpu.mc_arithmetic.b[26]
.sym 63051 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 63052 $abc$42206$n5453
.sym 63053 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 63054 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63055 $abc$42206$n6371_1
.sym 63056 $abc$42206$n3639
.sym 63057 storage[10][7]
.sym 63058 storage[10][6]
.sym 63065 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63068 storage[2][7]
.sym 63071 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63072 $abc$42206$n6341_1
.sym 63073 basesoc_timer0_zero_pending
.sym 63075 $abc$42206$n2337
.sym 63076 $abc$42206$n6347_1
.sym 63077 storage[8][6]
.sym 63078 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63080 sys_rst
.sym 63081 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63082 storage[10][6]
.sym 63084 $abc$42206$n6330
.sym 63086 storage[6][7]
.sym 63088 $abc$42206$n4665
.sym 63089 $abc$42206$n4620_1
.sym 63090 $abc$42206$n2336
.sym 63093 $abc$42206$n6333_1
.sym 63094 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63095 $abc$42206$n5873_1
.sym 63097 $abc$42206$n6333_1
.sym 63098 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63099 $abc$42206$n6330
.sym 63100 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63105 $abc$42206$n2336
.sym 63109 storage[8][6]
.sym 63110 $abc$42206$n6341_1
.sym 63111 storage[10][6]
.sym 63112 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63117 $abc$42206$n4665
.sym 63118 basesoc_timer0_zero_pending
.sym 63121 $abc$42206$n4620_1
.sym 63123 sys_rst
.sym 63127 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63129 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63130 $abc$42206$n5873_1
.sym 63133 storage[2][7]
.sym 63134 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63135 storage[6][7]
.sym 63136 $abc$42206$n6347_1
.sym 63139 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63140 $abc$42206$n5873_1
.sym 63141 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63143 $abc$42206$n2337
.sym 63144 sys_clk_$glb_clk
.sym 63145 sys_rst_$glb_sr
.sym 63146 $abc$42206$n4235_1
.sym 63147 $abc$42206$n4974_1
.sym 63148 lm32_cpu.mc_arithmetic.b[27]
.sym 63149 $abc$42206$n4976_1
.sym 63150 lm32_cpu.mc_arithmetic.b[24]
.sym 63151 $abc$42206$n3340
.sym 63152 $abc$42206$n3675
.sym 63153 $abc$42206$n3370
.sym 63154 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 63155 $abc$42206$n3304_1
.sym 63156 $abc$42206$n44
.sym 63158 $abc$42206$n6341_1
.sym 63159 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 63160 $abc$42206$n7618
.sym 63161 $abc$42206$n7615
.sym 63162 $abc$42206$n2289
.sym 63163 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63164 storage[2][7]
.sym 63165 $abc$42206$n4682_1
.sym 63166 $abc$42206$n2337
.sym 63167 $abc$42206$n6325_1
.sym 63168 $abc$42206$n7019
.sym 63169 storage[0][0]
.sym 63170 $abc$42206$n3621
.sym 63171 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 63172 $abc$42206$n7617
.sym 63173 $abc$42206$n3285_1
.sym 63174 sys_rst
.sym 63175 $abc$42206$n4629
.sym 63176 lm32_cpu.mc_arithmetic.a[21]
.sym 63177 $abc$42206$n3285_1
.sym 63178 $abc$42206$n3603
.sym 63179 storage[10][5]
.sym 63180 lm32_cpu.mc_arithmetic.state[2]
.sym 63181 $abc$42206$n6953
.sym 63189 $abc$42206$n2145
.sym 63193 $abc$42206$n3304_1
.sym 63196 csrbank0_scratch2_w[1]
.sym 63198 $abc$42206$n3301_1
.sym 63205 $abc$42206$n5873_1
.sym 63207 $abc$42206$n5414_1
.sym 63208 lm32_cpu.mc_arithmetic.b[25]
.sym 63209 $abc$42206$n3222_1_$glb_clk
.sym 63211 $abc$42206$n4548_1
.sym 63212 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63213 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63215 lm32_cpu.mc_arithmetic.b[24]
.sym 63216 $abc$42206$n3
.sym 63217 $abc$42206$n5870_1
.sym 63218 $abc$42206$n3303_1
.sym 63222 $abc$42206$n3301_1
.sym 63223 lm32_cpu.mc_arithmetic.b[25]
.sym 63226 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63227 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63228 $abc$42206$n5870_1
.sym 63232 $abc$42206$n5414_1
.sym 63234 csrbank0_scratch2_w[1]
.sym 63235 $abc$42206$n4548_1
.sym 63239 $abc$42206$n3
.sym 63244 $abc$42206$n3301_1
.sym 63245 lm32_cpu.mc_arithmetic.b[24]
.sym 63251 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63252 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63253 $abc$42206$n5873_1
.sym 63256 $abc$42206$n3303_1
.sym 63258 $abc$42206$n3304_1
.sym 63262 lm32_cpu.mc_arithmetic.b[24]
.sym 63263 $abc$42206$n3222_1_$glb_clk
.sym 63266 $abc$42206$n2145
.sym 63267 sys_clk_$glb_clk
.sym 63269 lm32_cpu.mc_arithmetic.a[24]
.sym 63270 lm32_cpu.mc_arithmetic.a[21]
.sym 63271 lm32_cpu.mc_arithmetic.a[18]
.sym 63272 lm32_cpu.mc_arithmetic.a[19]
.sym 63273 $abc$42206$n3328
.sym 63274 lm32_cpu.mc_arithmetic.a[20]
.sym 63275 $abc$42206$n3337
.sym 63276 lm32_cpu.mc_arithmetic.a[29]
.sym 63277 $abc$42206$n3324_1
.sym 63278 $abc$42206$n3303_1
.sym 63281 $abc$42206$n4638_1
.sym 63282 lm32_cpu.mc_arithmetic.p[13]
.sym 63284 $abc$42206$n3301_1
.sym 63285 $abc$42206$n3370
.sym 63286 lm32_cpu.mc_arithmetic.a[17]
.sym 63287 lm32_cpu.mc_arithmetic.a[11]
.sym 63289 $abc$42206$n4641
.sym 63290 sram_bus_dat_w[2]
.sym 63291 sram_bus_dat_w[6]
.sym 63292 $abc$42206$n4638_1
.sym 63293 sram_bus_dat_w[6]
.sym 63294 lm32_cpu.mc_arithmetic.b[25]
.sym 63295 $abc$42206$n6330
.sym 63296 $abc$42206$n3513_1
.sym 63297 $abc$42206$n4548_1
.sym 63298 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63299 $abc$42206$n4712
.sym 63300 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 63301 $abc$42206$n6318
.sym 63302 $abc$42206$n6347_1
.sym 63303 $abc$42206$n3285_1
.sym 63304 $abc$42206$n2090
.sym 63312 sram_bus_dat_w[5]
.sym 63314 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63315 $abc$42206$n5873_1
.sym 63317 $abc$42206$n3222_1_$glb_clk
.sym 63318 $abc$42206$n3303_1
.sym 63319 sram_bus_dat_w[6]
.sym 63320 storage[8][5]
.sym 63322 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63323 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 63325 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 63326 lm32_cpu.mc_arithmetic.a[24]
.sym 63328 lm32_cpu.mc_arithmetic.a[18]
.sym 63331 sram_bus_dat_w[2]
.sym 63332 $abc$42206$n6329_1
.sym 63333 $abc$42206$n3285_1
.sym 63334 $abc$42206$n3304_1
.sym 63335 lm32_cpu.mc_arithmetic.p[18]
.sym 63337 $abc$42206$n6953
.sym 63339 storage[10][5]
.sym 63340 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63343 lm32_cpu.mc_arithmetic.p[18]
.sym 63344 $abc$42206$n3304_1
.sym 63345 lm32_cpu.mc_arithmetic.a[18]
.sym 63346 $abc$42206$n3303_1
.sym 63349 $abc$42206$n3285_1
.sym 63350 lm32_cpu.mc_arithmetic.a[18]
.sym 63351 $abc$42206$n3222_1_$glb_clk
.sym 63352 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 63357 sram_bus_dat_w[5]
.sym 63361 $abc$42206$n5873_1
.sym 63362 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63363 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63367 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 63368 $abc$42206$n3222_1_$glb_clk
.sym 63369 lm32_cpu.mc_arithmetic.a[24]
.sym 63370 $abc$42206$n3285_1
.sym 63373 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63374 storage[10][5]
.sym 63375 storage[8][5]
.sym 63376 $abc$42206$n6329_1
.sym 63379 sram_bus_dat_w[6]
.sym 63385 sram_bus_dat_w[2]
.sym 63389 $abc$42206$n6953
.sym 63390 sys_clk_$glb_clk
.sym 63392 $abc$42206$n3325_1
.sym 63393 $abc$42206$n3392_1
.sym 63394 $abc$42206$n3531_1
.sym 63395 lm32_cpu.mc_arithmetic.a[25]
.sym 63396 $abc$42206$n3322_1
.sym 63397 $abc$42206$n6886
.sym 63398 lm32_cpu.mc_arithmetic.a[31]
.sym 63399 lm32_cpu.mc_arithmetic.a[26]
.sym 63401 $abc$42206$n3334
.sym 63404 lm32_cpu.mc_arithmetic.p[4]
.sym 63405 lm32_cpu.mc_arithmetic.state[2]
.sym 63406 lm32_cpu.mc_arithmetic.p[23]
.sym 63407 lm32_cpu.mc_arithmetic.a[22]
.sym 63408 sram_bus_dat_w[5]
.sym 63409 storage[4][5]
.sym 63410 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 63412 csrbank2_load3_w[1]
.sym 63413 lm32_cpu.mc_arithmetic.a[21]
.sym 63414 $abc$42206$n3549_1
.sym 63416 $abc$42206$n4728
.sym 63417 $abc$42206$n6365_1
.sym 63418 lm32_cpu.mc_arithmetic.p[20]
.sym 63419 $abc$42206$n6886
.sym 63420 lm32_cpu.mc_arithmetic.b[0]
.sym 63423 lm32_cpu.mc_arithmetic.a[26]
.sym 63424 $abc$42206$n3437_1
.sym 63425 $abc$42206$n3325_1
.sym 63426 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63427 basesoc_uart_phy_tx_reg[3]
.sym 63433 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63440 $abc$42206$n4613
.sym 63442 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63445 serial_rx
.sym 63447 regs0
.sym 63456 $abc$42206$n5870_1
.sym 63458 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63462 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63464 sram_bus_adr[0]
.sym 63466 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63468 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63469 $abc$42206$n4613
.sym 63474 regs0
.sym 63478 sram_bus_adr[0]
.sym 63484 $abc$42206$n5870_1
.sym 63485 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63487 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 63490 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63492 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63493 $abc$42206$n4613
.sym 63496 $abc$42206$n4613
.sym 63497 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63499 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63503 serial_rx
.sym 63509 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63510 $abc$42206$n4613
.sym 63511 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63513 sys_clk_$glb_clk
.sym 63515 lm32_cpu.mc_arithmetic.b[25]
.sym 63516 $abc$42206$n4164_1
.sym 63517 $abc$42206$n4132_1
.sym 63518 $abc$42206$n4163_1
.sym 63519 $abc$42206$n6887
.sym 63520 $abc$42206$n4325
.sym 63521 $abc$42206$n4165
.sym 63522 lm32_cpu.mc_arithmetic.b[17]
.sym 63527 sram_bus_dat_w[7]
.sym 63528 csrbank2_load3_w[5]
.sym 63530 $abc$42206$n3222_1_$glb_clk
.sym 63531 regs1
.sym 63532 $abc$42206$n2092
.sym 63533 serial_rx
.sym 63535 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 63536 $abc$42206$n2092
.sym 63537 sram_bus_dat_w[0]
.sym 63539 csrbank2_reload3_w[5]
.sym 63540 $abc$42206$n3285_1
.sym 63541 storage[10][7]
.sym 63542 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63544 lm32_cpu.mc_arithmetic.t[32]
.sym 63546 lm32_cpu.mc_arithmetic.t[1]
.sym 63547 $abc$42206$n4756
.sym 63548 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 63550 $abc$42206$n6335_1
.sym 63556 $abc$42206$n6290
.sym 63557 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63558 $abc$42206$n2329
.sym 63561 sram_bus_dat_w[6]
.sym 63565 sram_bus_dat_w[5]
.sym 63568 $abc$42206$n3222_1_$glb_clk
.sym 63569 $abc$42206$n6293_1
.sym 63570 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 63572 lm32_cpu.mc_arithmetic.b[25]
.sym 63573 $abc$42206$n3303_1
.sym 63579 $abc$42206$n5613
.sym 63580 sram_bus_dat_w[4]
.sym 63582 $abc$42206$n5603_1
.sym 63590 sram_bus_dat_w[6]
.sym 63597 $abc$42206$n3222_1_$glb_clk
.sym 63598 lm32_cpu.mc_arithmetic.b[25]
.sym 63602 $abc$42206$n3303_1
.sym 63607 $abc$42206$n5603_1
.sym 63615 sram_bus_dat_w[5]
.sym 63619 $abc$42206$n5613
.sym 63625 $abc$42206$n6293_1
.sym 63626 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63627 $abc$42206$n6290
.sym 63628 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 63631 sram_bus_dat_w[4]
.sym 63635 $abc$42206$n2329
.sym 63636 sys_clk_$glb_clk
.sym 63637 sys_rst_$glb_sr
.sym 63638 $abc$42206$n4095_1
.sym 63639 $abc$42206$n4076_1
.sym 63640 $abc$42206$n4168_1
.sym 63641 $abc$42206$n4096_1
.sym 63642 storage[10][0]
.sym 63643 storage[10][3]
.sym 63644 $abc$42206$n4073
.sym 63645 storage[10][7]
.sym 63648 $abc$42206$n3303_1
.sym 63650 lm32_cpu.mc_arithmetic.p[1]
.sym 63651 sram_bus_dat_w[5]
.sym 63652 lm32_cpu.mc_arithmetic.state[1]
.sym 63653 $abc$42206$n4112_1
.sym 63654 $abc$42206$n5550_1
.sym 63655 lm32_cpu.mc_arithmetic.b[17]
.sym 63656 $abc$42206$n3222_1_$glb_clk
.sym 63657 $abc$42206$n7418
.sym 63658 lm32_cpu.mc_arithmetic.state[2]
.sym 63659 $abc$42206$n2230
.sym 63660 csrbank2_reload3_w[5]
.sym 63666 $abc$42206$n4758
.sym 63667 storage[2][1]
.sym 63668 $abc$42206$n4318
.sym 63671 storage[10][5]
.sym 63680 sram_bus_dat_w[1]
.sym 63682 $abc$42206$n4676_1
.sym 63687 sram_bus_dat_w[6]
.sym 63695 $abc$42206$n4678_1
.sym 63697 $abc$42206$n7615
.sym 63702 sram_bus_dat_w[7]
.sym 63703 spiflash_sr[28]
.sym 63718 sram_bus_dat_w[6]
.sym 63727 spiflash_sr[28]
.sym 63730 $abc$42206$n4676_1
.sym 63731 $abc$42206$n4678_1
.sym 63744 sram_bus_dat_w[1]
.sym 63754 sram_bus_dat_w[7]
.sym 63758 $abc$42206$n7615
.sym 63759 sys_clk_$glb_clk
.sym 63762 $abc$42206$n4071_1
.sym 63763 $abc$42206$n4072
.sym 63764 storage[10][1]
.sym 63766 $abc$42206$n3304_1
.sym 63767 lm32_cpu.mc_arithmetic.p[24]
.sym 63769 $abc$42206$n3285_1
.sym 63771 $abc$42206$n5550_1
.sym 63774 lm32_cpu.mc_arithmetic.p[17]
.sym 63775 lm32_cpu.mc_arithmetic.state[2]
.sym 63776 basesoc_timer0_value[18]
.sym 63777 $abc$42206$n3303_1
.sym 63778 lm32_cpu.mc_arithmetic.p[23]
.sym 63779 lm32_cpu.mc_arithmetic.state[2]
.sym 63781 lm32_cpu.mc_arithmetic.t[24]
.sym 63782 $abc$42206$n4076_1
.sym 63783 $abc$42206$n6209_1
.sym 63784 $abc$42206$n4168_1
.sym 63785 $abc$42206$n6305_1
.sym 63787 lm32_cpu.mc_arithmetic.a[29]
.sym 63788 $abc$42206$n4675
.sym 63789 $abc$42206$n2280
.sym 63790 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 63792 storage[7][1]
.sym 63793 sram_bus_dat_w[4]
.sym 63795 sys_rst
.sym 63796 sram_bus_dat_w[1]
.sym 63802 $abc$42206$n6289_1
.sym 63804 sram_bus_dat_w[4]
.sym 63806 storage[14][1]
.sym 63807 storage[2][6]
.sym 63809 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63811 storage[6][6]
.sym 63812 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63813 $abc$42206$n2319
.sym 63815 storage[6][1]
.sym 63816 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63819 $abc$42206$n4756
.sym 63820 $abc$42206$n6335_1
.sym 63821 storage[10][1]
.sym 63823 sram_bus_dat_w[3]
.sym 63827 storage[2][1]
.sym 63835 storage[6][1]
.sym 63836 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 63837 storage[14][1]
.sym 63838 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63844 sram_bus_dat_w[4]
.sym 63847 $abc$42206$n6335_1
.sym 63848 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 63849 storage[6][6]
.sym 63850 storage[2][6]
.sym 63853 sram_bus_dat_w[3]
.sym 63859 $abc$42206$n6289_1
.sym 63860 storage[10][1]
.sym 63861 storage[2][1]
.sym 63862 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63865 $abc$42206$n4756
.sym 63881 $abc$42206$n2319
.sym 63882 sys_clk_$glb_clk
.sym 63883 sys_rst_$glb_sr
.sym 63884 $abc$42206$n2280
.sym 63886 $abc$42206$n2281
.sym 63887 spiflash_counter[1]
.sym 63888 $abc$42206$n6292
.sym 63890 $abc$42206$n6305_1
.sym 63899 $abc$42206$n2230
.sym 63901 lm32_cpu.mc_arithmetic.p[25]
.sym 63902 lm32_cpu.mc_arithmetic.state[2]
.sym 63904 $abc$42206$n7618
.sym 63910 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 63919 basesoc_uart_phy_tx_reg[3]
.sym 63927 $abc$42206$n5658
.sym 63930 $abc$42206$n4670_1
.sym 63931 spiflash_counter[0]
.sym 63932 $abc$42206$n5654
.sym 63934 $abc$42206$n5091_1
.sym 63936 $abc$42206$n5660
.sym 63941 spiflash_counter[2]
.sym 63943 spiflash_counter[3]
.sym 63944 spiflash_counter[1]
.sym 63947 $PACKER_VCC_NET_$glb_clk
.sym 63948 $abc$42206$n4675
.sym 63951 $abc$42206$n4678_1
.sym 63952 $abc$42206$n2371
.sym 63953 $abc$42206$n5094_1
.sym 63955 sys_rst
.sym 63958 $abc$42206$n5658
.sym 63959 $abc$42206$n5094_1
.sym 63964 spiflash_counter[1]
.sym 63965 spiflash_counter[3]
.sym 63966 $abc$42206$n4670_1
.sym 63967 spiflash_counter[2]
.sym 63970 $abc$42206$n5660
.sym 63973 $abc$42206$n5094_1
.sym 63976 spiflash_counter[1]
.sym 63977 spiflash_counter[3]
.sym 63979 spiflash_counter[2]
.sym 63984 $abc$42206$n5091_1
.sym 63985 $abc$42206$n4678_1
.sym 63988 $abc$42206$n4675
.sym 63990 sys_rst
.sym 63991 spiflash_counter[0]
.sym 63995 $abc$42206$n5654
.sym 63996 $abc$42206$n5091_1
.sym 63997 $abc$42206$n4678_1
.sym 64001 $PACKER_VCC_NET_$glb_clk
.sym 64003 spiflash_counter[0]
.sym 64004 $abc$42206$n2371
.sym 64005 sys_clk_$glb_clk
.sym 64006 sys_rst_$glb_sr
.sym 64009 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 64010 $auto$alumacc.cc:474:replace_alu$3973.C[3]
.sym 64011 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 64014 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 64019 $abc$42206$n4613
.sym 64024 $abc$42206$n2091
.sym 64026 storage[11][0]
.sym 64028 $abc$42206$n44
.sym 64029 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 64032 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 64033 $PACKER_VCC_NET_$glb_clk
.sym 64038 $abc$42206$n2372
.sym 64048 spiflash_counter[5]
.sym 64049 spiflash_counter[6]
.sym 64056 spiflash_counter[2]
.sym 64058 spiflash_counter[3]
.sym 64059 spiflash_counter[1]
.sym 64062 spiflash_counter[0]
.sym 64063 spiflash_counter[4]
.sym 64082 spiflash_counter[0]
.sym 64086 $auto$alumacc.cc:474:replace_alu$3952.C[2]
.sym 64088 spiflash_counter[1]
.sym 64092 $auto$alumacc.cc:474:replace_alu$3952.C[3]
.sym 64094 spiflash_counter[2]
.sym 64096 $auto$alumacc.cc:474:replace_alu$3952.C[2]
.sym 64098 $auto$alumacc.cc:474:replace_alu$3952.C[4]
.sym 64101 spiflash_counter[3]
.sym 64102 $auto$alumacc.cc:474:replace_alu$3952.C[3]
.sym 64104 $auto$alumacc.cc:474:replace_alu$3952.C[5]
.sym 64107 spiflash_counter[4]
.sym 64108 $auto$alumacc.cc:474:replace_alu$3952.C[4]
.sym 64110 $auto$alumacc.cc:474:replace_alu$3952.C[6]
.sym 64112 spiflash_counter[5]
.sym 64114 $auto$alumacc.cc:474:replace_alu$3952.C[5]
.sym 64116 $nextpnr_ICESTORM_LC_7$I3
.sym 64118 spiflash_counter[6]
.sym 64120 $auto$alumacc.cc:474:replace_alu$3952.C[6]
.sym 64126 $nextpnr_ICESTORM_LC_7$I3
.sym 64138 csrbank4_tuning_word3_w[6]
.sym 64141 sram_bus_dat_w[7]
.sym 64142 csrbank4_tuning_word3_w[7]
.sym 64143 csrbank2_reload0_w[1]
.sym 64145 sys_rst
.sym 64148 sram_bus_dat_w[5]
.sym 64149 sram_bus_dat_w[2]
.sym 64165 $abc$42206$n5550_1
.sym 64231 storage_1[5][4]
.sym 64232 storage_1[5][5]
.sym 64233 $PACKER_VCC_NET
.sym 64235 $abc$42206$n2384
.sym 64241 spram_bus_adr[8]
.sym 64245 $abc$42206$n5239_1
.sym 64249 lm32_cpu.eba[19]
.sym 64251 $abc$42206$n5216
.sym 64260 $abc$42206$n5221_1
.sym 64272 storage_1[1][1]
.sym 64274 count[5]
.sym 64278 $abc$42206$n5592
.sym 64279 $abc$42206$n5594
.sym 64283 $PACKER_VCC_NET
.sym 64284 $abc$42206$n3198_1
.sym 64285 $abc$42206$n5590
.sym 64287 storage_1[5][1]
.sym 64288 count[7]
.sym 64289 count[8]
.sym 64293 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64294 $abc$42206$n5580
.sym 64295 count[6]
.sym 64296 $abc$42206$n5596
.sym 64297 $PACKER_VCC_NET_$glb_clk
.sym 64298 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64299 count[0]
.sym 64306 $abc$42206$n5594
.sym 64308 $abc$42206$n3198_1
.sym 64311 $abc$42206$n3198_1
.sym 64313 $abc$42206$n5596
.sym 64317 $abc$42206$n5590
.sym 64320 $abc$42206$n3198_1
.sym 64324 $abc$42206$n5580
.sym 64325 $abc$42206$n3198_1
.sym 64329 storage_1[1][1]
.sym 64330 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64331 storage_1[5][1]
.sym 64332 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64335 count[6]
.sym 64336 count[7]
.sym 64337 count[8]
.sym 64338 count[5]
.sym 64341 count[0]
.sym 64343 $PACKER_VCC_NET_$glb_clk
.sym 64347 $abc$42206$n3198_1
.sym 64348 $abc$42206$n5592
.sym 64351 $PACKER_VCC_NET
.sym 64352 sys_clk_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 count[15]
.sym 64360 $abc$42206$n6207_1
.sym 64361 count[2]
.sym 64362 count[4]
.sym 64363 $abc$42206$n3205_1
.sym 64364 count[11]
.sym 64365 count[3]
.sym 64372 spram_bus_adr[0]
.sym 64373 sys_rst
.sym 64374 $abc$42206$n5765
.sym 64375 $abc$42206$n5295
.sym 64376 $abc$42206$n3198_1
.sym 64379 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 64380 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64383 spram_bus_adr[5]
.sym 64387 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64392 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64393 $abc$42206$n7042
.sym 64397 lm32_cpu.size_x[0]
.sym 64398 count[0]
.sym 64402 $abc$42206$n3204_1
.sym 64404 $abc$42206$n5600
.sym 64406 lm32_cpu.load_store_unit.store_data_x[12]
.sym 64407 spiflash_sr[14]
.sym 64408 $abc$42206$n4911
.sym 64409 $abc$42206$n5604
.sym 64410 lm32_cpu.size_d[1]
.sym 64411 count[8]
.sym 64412 lm32_cpu.m_result_sel_compare_d
.sym 64414 lm32_cpu.logic_op_d[3]
.sym 64415 count[0]
.sym 64417 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 64418 $abc$42206$n3198_1
.sym 64421 $abc$42206$n3200_1
.sym 64433 $PACKER_VCC_NET_$glb_clk
.sym 64434 $PACKER_VCC_NET_$glb_clk
.sym 64435 count[7]
.sym 64437 count[5]
.sym 64438 count[0]
.sym 64440 count[1]
.sym 64441 $PACKER_VCC_NET_$glb_clk
.sym 64442 $PACKER_VCC_NET_$glb_clk
.sym 64450 count[6]
.sym 64454 count[2]
.sym 64455 count[4]
.sym 64458 count[3]
.sym 64469 count[0]
.sym 64473 $auto$alumacc.cc:474:replace_alu$3985.C[2]
.sym 64475 $PACKER_VCC_NET_$glb_clk
.sym 64476 count[1]
.sym 64479 $auto$alumacc.cc:474:replace_alu$3985.C[3]
.sym 64481 count[2]
.sym 64482 $PACKER_VCC_NET_$glb_clk
.sym 64483 $auto$alumacc.cc:474:replace_alu$3985.C[2]
.sym 64485 $auto$alumacc.cc:474:replace_alu$3985.C[4]
.sym 64487 $PACKER_VCC_NET_$glb_clk
.sym 64488 count[3]
.sym 64489 $auto$alumacc.cc:474:replace_alu$3985.C[3]
.sym 64491 $auto$alumacc.cc:474:replace_alu$3985.C[5]
.sym 64493 $PACKER_VCC_NET_$glb_clk
.sym 64494 count[4]
.sym 64495 $auto$alumacc.cc:474:replace_alu$3985.C[4]
.sym 64497 $auto$alumacc.cc:474:replace_alu$3985.C[6]
.sym 64499 count[5]
.sym 64500 $PACKER_VCC_NET_$glb_clk
.sym 64501 $auto$alumacc.cc:474:replace_alu$3985.C[5]
.sym 64503 $auto$alumacc.cc:474:replace_alu$3985.C[7]
.sym 64505 $PACKER_VCC_NET_$glb_clk
.sym 64506 count[6]
.sym 64507 $auto$alumacc.cc:474:replace_alu$3985.C[6]
.sym 64509 $auto$alumacc.cc:474:replace_alu$3985.C[8]
.sym 64511 count[7]
.sym 64512 $PACKER_VCC_NET_$glb_clk
.sym 64513 $auto$alumacc.cc:474:replace_alu$3985.C[7]
.sym 64517 storage[5][1]
.sym 64518 $abc$42206$n3203_1
.sym 64519 $abc$42206$n3200_1
.sym 64520 lm32_cpu.load_store_unit.store_data_x[12]
.sym 64521 $abc$42206$n3201_1
.sym 64522 $abc$42206$n3202_1
.sym 64524 storage[5][3]
.sym 64528 $abc$42206$n3431
.sym 64529 lm32_cpu.size_x[1]
.sym 64530 $abc$42206$n6222
.sym 64531 lm32_cpu.load_store_unit.store_data_m[26]
.sym 64532 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 64533 storage_1[8][2]
.sym 64534 spram_bus_adr[8]
.sym 64535 lm32_cpu.load_store_unit.store_data_m[28]
.sym 64537 lm32_cpu.load_store_unit.store_data_x[14]
.sym 64538 lm32_cpu.eba[19]
.sym 64539 $abc$42206$n7030
.sym 64541 $abc$42206$n7049
.sym 64542 storage_1[7][3]
.sym 64543 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 64544 lm32_cpu.store_operand_x[16]
.sym 64545 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 64546 lm32_cpu.load_store_unit.store_data_m[16]
.sym 64547 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 64548 lm32_cpu.load_store_unit.store_data_m[30]
.sym 64549 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 64550 spram_bus_adr[7]
.sym 64551 shared_dat_r[17]
.sym 64552 spram_bus_adr[5]
.sym 64553 $auto$alumacc.cc:474:replace_alu$3985.C[8]
.sym 64554 $PACKER_VCC_NET_$glb_clk
.sym 64555 $PACKER_VCC_NET_$glb_clk
.sym 64560 count[14]
.sym 64562 $PACKER_VCC_NET_$glb_clk
.sym 64563 $PACKER_VCC_NET_$glb_clk
.sym 64564 count[9]
.sym 64566 count[10]
.sym 64567 count[15]
.sym 64568 count[12]
.sym 64570 count[13]
.sym 64572 count[11]
.sym 64577 count[8]
.sym 64590 $auto$alumacc.cc:474:replace_alu$3985.C[9]
.sym 64592 count[8]
.sym 64593 $PACKER_VCC_NET_$glb_clk
.sym 64594 $auto$alumacc.cc:474:replace_alu$3985.C[8]
.sym 64596 $auto$alumacc.cc:474:replace_alu$3985.C[10]
.sym 64598 count[9]
.sym 64599 $PACKER_VCC_NET_$glb_clk
.sym 64600 $auto$alumacc.cc:474:replace_alu$3985.C[9]
.sym 64602 $auto$alumacc.cc:474:replace_alu$3985.C[11]
.sym 64604 count[10]
.sym 64605 $PACKER_VCC_NET_$glb_clk
.sym 64606 $auto$alumacc.cc:474:replace_alu$3985.C[10]
.sym 64608 $auto$alumacc.cc:474:replace_alu$3985.C[12]
.sym 64610 $PACKER_VCC_NET_$glb_clk
.sym 64611 count[11]
.sym 64612 $auto$alumacc.cc:474:replace_alu$3985.C[11]
.sym 64614 $auto$alumacc.cc:474:replace_alu$3985.C[13]
.sym 64616 count[12]
.sym 64617 $PACKER_VCC_NET_$glb_clk
.sym 64618 $auto$alumacc.cc:474:replace_alu$3985.C[12]
.sym 64620 $auto$alumacc.cc:474:replace_alu$3985.C[14]
.sym 64622 $PACKER_VCC_NET_$glb_clk
.sym 64623 count[13]
.sym 64624 $auto$alumacc.cc:474:replace_alu$3985.C[13]
.sym 64626 $auto$alumacc.cc:474:replace_alu$3985.C[15]
.sym 64628 $PACKER_VCC_NET_$glb_clk
.sym 64629 count[14]
.sym 64630 $auto$alumacc.cc:474:replace_alu$3985.C[14]
.sym 64632 $nextpnr_ICESTORM_LC_25$I3
.sym 64634 count[15]
.sym 64635 $PACKER_VCC_NET_$glb_clk
.sym 64636 $auto$alumacc.cc:474:replace_alu$3985.C[15]
.sym 64640 $abc$42206$n5244_1
.sym 64641 shared_dat_r[22]
.sym 64642 $abc$42206$n7040
.sym 64643 shared_dat_r[17]
.sym 64644 $abc$42206$n6227_1
.sym 64645 storage_1[6][0]
.sym 64647 lm32_cpu.store_operand_x[16]
.sym 64648 spram_bus_adr[4]
.sym 64650 $abc$42206$n3435_1
.sym 64652 $abc$42206$n2360
.sym 64654 count[14]
.sym 64655 $abc$42206$n5763_1
.sym 64656 $abc$42206$n2395
.sym 64657 $abc$42206$n5751_1
.sym 64658 $abc$42206$n3435_1
.sym 64659 $abc$42206$n5749_1
.sym 64661 $abc$42206$n82
.sym 64662 count[10]
.sym 64663 $abc$42206$n3200_1
.sym 64664 $abc$42206$n3200_1
.sym 64665 $abc$42206$n7042
.sym 64666 spiflash_sr[6]
.sym 64667 lm32_cpu.x_result_sel_csr_x
.sym 64668 lm32_cpu.operand_1_x[15]
.sym 64669 $abc$42206$n5745_1
.sym 64670 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 64671 $abc$42206$n2127
.sym 64672 $abc$42206$n7040
.sym 64673 $abc$42206$n7049
.sym 64674 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64675 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64676 $nextpnr_ICESTORM_LC_25$I3
.sym 64684 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 64686 $abc$42206$n5243_1
.sym 64687 storage_1[5][6]
.sym 64689 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 64690 grant
.sym 64692 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 64693 storage_1[1][6]
.sym 64694 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 64695 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 64696 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 64699 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64700 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64701 $abc$42206$n6227_1
.sym 64702 storage_1[7][3]
.sym 64703 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 64705 $abc$42206$n5244_1
.sym 64708 $abc$42206$n7051
.sym 64712 storage_1[3][3]
.sym 64717 $nextpnr_ICESTORM_LC_25$I3
.sym 64720 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 64726 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 64727 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 64728 grant
.sym 64732 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 64733 grant
.sym 64735 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 64738 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 64739 $abc$42206$n5243_1
.sym 64740 $abc$42206$n6227_1
.sym 64741 $abc$42206$n5244_1
.sym 64744 storage_1[7][3]
.sym 64745 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64746 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64747 storage_1[3][3]
.sym 64750 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64751 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64752 storage_1[5][6]
.sym 64753 storage_1[1][6]
.sym 64757 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 64760 $abc$42206$n7051
.sym 64761 sys_clk_$glb_clk
.sym 64763 lm32_cpu.operand_1_x[23]
.sym 64765 $abc$42206$n7042
.sym 64766 lm32_cpu.size_x[0]
.sym 64767 $abc$42206$n5220_1
.sym 64768 storage_1[12][1]
.sym 64769 storage_1[12][5]
.sym 64770 slave_sel_r[1]
.sym 64771 spiflash_sr[13]
.sym 64773 $abc$42206$n6339_1
.sym 64774 lm32_cpu.operand_1_x[13]
.sym 64775 spiflash_sr[9]
.sym 64776 $abc$42206$n4157
.sym 64777 spiflash_sr[24]
.sym 64778 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 64779 $abc$42206$n2127
.sym 64780 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 64781 storage_1[1][6]
.sym 64782 $abc$42206$n5761_1
.sym 64783 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 64784 shared_dat_r[22]
.sym 64785 $abc$42206$n7040
.sym 64786 grant
.sym 64787 $abc$42206$n3423
.sym 64788 $abc$42206$n5898_1
.sym 64789 $abc$42206$n2396
.sym 64790 lm32_cpu.load_store_unit.store_data_x[12]
.sym 64791 lm32_cpu.x_result_sel_sext_x
.sym 64792 storage_1[12][5]
.sym 64793 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 64794 lm32_cpu.size_d[1]
.sym 64795 lm32_cpu.size_d[0]
.sym 64796 $abc$42206$n4911
.sym 64797 $abc$42206$n2056
.sym 64798 $abc$42206$n5009_1
.sym 64804 lm32_cpu.load_store_unit.store_data_m[18]
.sym 64805 $abc$42206$n6221_1
.sym 64807 storage_1[5][0]
.sym 64808 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 64811 lm32_cpu.load_store_unit.store_data_m[19]
.sym 64815 storage_1[4][0]
.sym 64816 lm32_cpu.load_store_unit.store_data_m[16]
.sym 64818 lm32_cpu.load_store_unit.store_data_m[30]
.sym 64819 storage_1[1][0]
.sym 64820 $abc$42206$n5221_1
.sym 64824 lm32_cpu.size_d[1]
.sym 64827 storage_1[0][0]
.sym 64829 $abc$42206$n6200
.sym 64831 $abc$42206$n2127
.sym 64832 $abc$42206$n5220_1
.sym 64834 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64835 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64839 lm32_cpu.size_d[1]
.sym 64843 storage_1[5][0]
.sym 64844 storage_1[1][0]
.sym 64845 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64846 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64850 lm32_cpu.load_store_unit.store_data_m[16]
.sym 64856 lm32_cpu.load_store_unit.store_data_m[18]
.sym 64862 lm32_cpu.load_store_unit.store_data_m[30]
.sym 64867 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64868 $abc$42206$n6200
.sym 64869 storage_1[0][0]
.sym 64870 storage_1[4][0]
.sym 64873 $abc$42206$n5221_1
.sym 64874 $abc$42206$n6221_1
.sym 64875 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 64876 $abc$42206$n5220_1
.sym 64881 lm32_cpu.load_store_unit.store_data_m[19]
.sym 64883 $abc$42206$n2127
.sym 64884 sys_clk_$glb_clk
.sym 64885 lm32_cpu.rst_i_$glb_sr
.sym 64886 lm32_cpu.x_result_sel_sext_x
.sym 64887 lm32_cpu.logic_op_x[1]
.sym 64888 lm32_cpu.logic_op_x[3]
.sym 64889 lm32_cpu.condition_x[1]
.sym 64890 $abc$42206$n7049
.sym 64891 lm32_cpu.size_x[0]
.sym 64892 $abc$42206$n7051
.sym 64893 lm32_cpu.x_result_sel_mc_arith_x
.sym 64895 $abc$42206$n6221_1
.sym 64896 $abc$42206$n3430
.sym 64897 basesoc_uart_phy_tx_reg[3]
.sym 64898 $abc$42206$n4812
.sym 64899 storage_1[3][6]
.sym 64900 $abc$42206$n6202
.sym 64901 $abc$42206$n7037
.sym 64902 $abc$42206$n4193_1
.sym 64903 storage_1[5][0]
.sym 64905 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64906 slave_sel_r[2]
.sym 64907 $abc$42206$n7013
.sym 64908 $abc$42206$n7013
.sym 64909 storage_1[3][7]
.sym 64910 lm32_cpu.m_result_sel_compare_d
.sym 64911 $abc$42206$n7049
.sym 64912 $abc$42206$n3430
.sym 64913 storage_1[0][0]
.sym 64914 $abc$42206$n3200_1
.sym 64916 lm32_cpu.x_result_sel_mc_arith_d
.sym 64917 lm32_cpu.logic_op_d[3]
.sym 64918 lm32_cpu.m_result_sel_compare_d
.sym 64919 lm32_cpu.x_result_sel_sext_x
.sym 64920 lm32_cpu.x_result_sel_add_x
.sym 64921 lm32_cpu.sign_extend_d
.sym 64929 $abc$42206$n2358
.sym 64930 spiflash_sr[5]
.sym 64932 spiflash_sr[4]
.sym 64935 spiflash_miso1
.sym 64940 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 64942 lm32_cpu.load_store_unit.store_data_m[18]
.sym 64952 spiflash_sr[6]
.sym 64953 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 64956 $abc$42206$n5893_1
.sym 64962 lm32_cpu.load_store_unit.store_data_m[18]
.sym 64968 spiflash_sr[5]
.sym 64973 spiflash_miso1
.sym 64978 spiflash_sr[4]
.sym 64984 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 64985 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 64986 $abc$42206$n5893_1
.sym 64991 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 64992 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 64993 $abc$42206$n5893_1
.sym 64996 spiflash_sr[6]
.sym 65003 $abc$42206$n5893_1
.sym 65004 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65005 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65006 $abc$42206$n2358
.sym 65007 sys_clk_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 lm32_cpu.logic_op_x[2]
.sym 65010 $abc$42206$n5053
.sym 65011 lm32_cpu.condition_x[0]
.sym 65012 lm32_cpu.x_result_sel_add_x
.sym 65013 $abc$42206$n5055_1
.sym 65014 $abc$42206$n3940_1
.sym 65015 lm32_cpu.condition_x[2]
.sym 65016 $abc$42206$n5010_1
.sym 65017 spiflash_miso1
.sym 65019 basesoc_uart_phy_tx_reg[5]
.sym 65020 spram_bus_adr[8]
.sym 65021 $abc$42206$n2056
.sym 65022 lm32_cpu.x_result[3]
.sym 65023 $abc$42206$n4812
.sym 65024 lm32_cpu.condition_x[1]
.sym 65025 lm32_cpu.load_store_unit.store_data_x[14]
.sym 65026 lm32_cpu.x_result_sel_mc_arith_x
.sym 65027 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 65028 sys_rst
.sym 65029 storage_1[7][4]
.sym 65030 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65031 $abc$42206$n7040
.sym 65032 lm32_cpu.logic_op_x[3]
.sym 65033 lm32_cpu.load_store_unit.store_data_m[16]
.sym 65034 $abc$42206$n3431
.sym 65035 $abc$42206$n2056
.sym 65036 lm32_cpu.store_operand_x[16]
.sym 65037 $abc$42206$n7049
.sym 65038 $abc$42206$n4333
.sym 65039 $abc$42206$n3435_1
.sym 65040 $abc$42206$n3430
.sym 65041 $abc$42206$n3423
.sym 65042 lm32_cpu.logic_op_x[2]
.sym 65043 lm32_cpu.x_result_sel_mc_arith_x
.sym 65044 $abc$42206$n7042
.sym 65050 $abc$42206$n3283_1
.sym 65051 lm32_cpu.store_operand_x[28]
.sym 65052 $abc$42206$n4510_1
.sym 65053 $abc$42206$n4506_1
.sym 65054 $abc$42206$n4512_1
.sym 65057 $abc$42206$n4513
.sym 65058 $abc$42206$n3431
.sym 65060 lm32_cpu.load_store_unit.store_data_x[12]
.sym 65061 $abc$42206$n2396
.sym 65063 lm32_cpu.size_x[0]
.sym 65064 $abc$42206$n4514
.sym 65068 $abc$42206$n5009_1
.sym 65070 $abc$42206$n4508_1
.sym 65071 $abc$42206$n5288
.sym 65072 $abc$42206$n4507_1
.sym 65075 $abc$42206$n5053
.sym 65077 lm32_cpu.size_x[1]
.sym 65078 $abc$42206$n5055_1
.sym 65083 lm32_cpu.size_x[1]
.sym 65085 lm32_cpu.size_x[0]
.sym 65090 $abc$42206$n5053
.sym 65091 $abc$42206$n5055_1
.sym 65092 $abc$42206$n5009_1
.sym 65095 $abc$42206$n4510_1
.sym 65096 $abc$42206$n4506_1
.sym 65097 $abc$42206$n3283_1
.sym 65098 $abc$42206$n4514
.sym 65101 $abc$42206$n4513
.sym 65102 $abc$42206$n4512_1
.sym 65104 $abc$42206$n4507_1
.sym 65107 $abc$42206$n4510_1
.sym 65108 $abc$42206$n4506_1
.sym 65109 $abc$42206$n3283_1
.sym 65113 $abc$42206$n5288
.sym 65114 $abc$42206$n3283_1
.sym 65115 $abc$42206$n3431
.sym 65116 $abc$42206$n4507_1
.sym 65119 $abc$42206$n4508_1
.sym 65121 $abc$42206$n4510_1
.sym 65125 lm32_cpu.store_operand_x[28]
.sym 65126 lm32_cpu.size_x[0]
.sym 65127 lm32_cpu.load_store_unit.store_data_x[12]
.sym 65128 lm32_cpu.size_x[1]
.sym 65129 $abc$42206$n2396
.sym 65130 sys_clk_$glb_clk
.sym 65131 lm32_cpu.rst_i_$glb_sr
.sym 65132 $abc$42206$n6141_1
.sym 65133 $abc$42206$n4034
.sym 65134 lm32_cpu.x_result[5]
.sym 65135 lm32_cpu.interrupt_unit.eie
.sym 65136 $abc$42206$n3959_1
.sym 65137 $abc$42206$n3920
.sym 65138 $abc$42206$n3751
.sym 65139 $abc$42206$n3939_1
.sym 65142 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 65143 $abc$42206$n7023
.sym 65144 $abc$42206$n3423
.sym 65145 lm32_cpu.store_operand_x[28]
.sym 65146 $abc$42206$n2124
.sym 65147 $abc$42206$n2065
.sym 65148 lm32_cpu.condition_met_m
.sym 65149 lm32_cpu.interrupt_unit.im[5]
.sym 65150 lm32_cpu.x_result_sel_csr_x
.sym 65151 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 65152 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 65153 $abc$42206$n5888
.sym 65154 $abc$42206$n2065
.sym 65155 $abc$42206$n5011
.sym 65156 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 65157 lm32_cpu.x_result_sel_sext_x
.sym 65158 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 65159 lm32_cpu.cc[5]
.sym 65160 lm32_cpu.x_result_sel_csr_x
.sym 65161 $abc$42206$n3200_1
.sym 65162 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 65163 $abc$42206$n3853_1
.sym 65164 lm32_cpu.operand_1_x[15]
.sym 65165 $abc$42206$n6141_1
.sym 65166 $abc$42206$n6157_1
.sym 65167 $abc$42206$n4182_1
.sym 65176 $abc$42206$n3960
.sym 65177 $abc$42206$n3953_1
.sym 65179 lm32_cpu.interrupt_unit.csr[0]
.sym 65182 lm32_cpu.interrupt_unit.csr[2]
.sym 65183 lm32_cpu.interrupt_unit.csr[1]
.sym 65185 lm32_cpu.read_idx_0_d[1]
.sym 65187 lm32_cpu.cc[4]
.sym 65190 lm32_cpu.m_result_sel_compare_d
.sym 65192 lm32_cpu.x_result_sel_add_x
.sym 65193 $abc$42206$n3959_1
.sym 65197 lm32_cpu.bypass_data_1[16]
.sym 65198 $abc$42206$n3430
.sym 65200 $abc$42206$n3958_1
.sym 65207 lm32_cpu.m_result_sel_compare_d
.sym 65212 lm32_cpu.interrupt_unit.csr[1]
.sym 65213 lm32_cpu.interrupt_unit.csr[0]
.sym 65215 lm32_cpu.interrupt_unit.csr[2]
.sym 65219 lm32_cpu.read_idx_0_d[1]
.sym 65224 lm32_cpu.cc[4]
.sym 65225 $abc$42206$n3959_1
.sym 65227 $abc$42206$n3430
.sym 65230 lm32_cpu.interrupt_unit.csr[2]
.sym 65231 lm32_cpu.interrupt_unit.csr[1]
.sym 65232 lm32_cpu.interrupt_unit.csr[0]
.sym 65236 lm32_cpu.x_result_sel_add_x
.sym 65237 $abc$42206$n3958_1
.sym 65238 $abc$42206$n3960
.sym 65239 $abc$42206$n3953_1
.sym 65242 lm32_cpu.interrupt_unit.csr[0]
.sym 65243 lm32_cpu.interrupt_unit.csr[1]
.sym 65244 lm32_cpu.interrupt_unit.csr[2]
.sym 65250 lm32_cpu.bypass_data_1[16]
.sym 65252 $abc$42206$n2400_$glb_ce
.sym 65253 sys_clk_$glb_clk
.sym 65254 lm32_cpu.rst_i_$glb_sr
.sym 65255 $abc$42206$n6180_1
.sym 65256 lm32_cpu.interrupt_unit.im[10]
.sym 65257 lm32_cpu.interrupt_unit.im[2]
.sym 65258 lm32_cpu.x_result[14]
.sym 65259 $abc$42206$n3750
.sym 65260 $abc$42206$n3894_1
.sym 65261 $abc$42206$n3991
.sym 65262 $abc$42206$n3817_1
.sym 65265 lm32_cpu.operand_1_x[25]
.sym 65267 $abc$42206$n6822
.sym 65268 $abc$42206$n3941
.sym 65269 lm32_cpu.cc[6]
.sym 65270 $abc$42206$n3960
.sym 65271 $abc$42206$n3430
.sym 65272 lm32_cpu.x_result_sel_csr_x
.sym 65273 $abc$42206$n3953_1
.sym 65274 $abc$42206$n3921
.sym 65275 lm32_cpu.cc[4]
.sym 65276 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 65277 lm32_cpu.mc_result_x[11]
.sym 65278 lm32_cpu.mc_result_x[4]
.sym 65279 lm32_cpu.interrupt_unit.csr[0]
.sym 65280 lm32_cpu.x_result_sel_add_x
.sym 65281 $abc$42206$n6119_1
.sym 65282 $abc$42206$n2056
.sym 65283 $abc$42206$n3934_1
.sym 65284 $abc$42206$n3423
.sym 65285 lm32_cpu.logic_op_x[0]
.sym 65286 lm32_cpu.x_result_sel_add_x
.sym 65287 lm32_cpu.x_result[11]
.sym 65288 $abc$42206$n3431
.sym 65289 lm32_cpu.interrupt_unit.csr[2]
.sym 65290 lm32_cpu.operand_1_x[10]
.sym 65296 $abc$42206$n3901_1
.sym 65297 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 65300 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65301 $abc$42206$n5881_1
.sym 65304 lm32_cpu.x_result_sel_add_x
.sym 65305 $abc$42206$n3430
.sym 65306 storage[5][6]
.sym 65307 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65308 $abc$42206$n4333
.sym 65309 lm32_cpu.bypass_data_1[16]
.sym 65310 $abc$42206$n3900_1
.sym 65313 storage[1][6]
.sym 65314 $abc$42206$n7042
.sym 65316 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 65317 $abc$42206$n3435_1
.sym 65318 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 65319 lm32_cpu.cc[7]
.sym 65322 $abc$42206$n3899_1
.sym 65323 lm32_cpu.cc[3]
.sym 65324 $abc$42206$n3509_1
.sym 65325 $abc$42206$n3894_1
.sym 65326 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 65327 $abc$42206$n4182_1
.sym 65330 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 65336 lm32_cpu.cc[3]
.sym 65337 $abc$42206$n3509_1
.sym 65338 $abc$42206$n3430
.sym 65341 $abc$42206$n3430
.sym 65342 $abc$42206$n3900_1
.sym 65344 lm32_cpu.cc[7]
.sym 65347 $abc$42206$n4333
.sym 65348 lm32_cpu.bypass_data_1[16]
.sym 65349 $abc$42206$n3435_1
.sym 65350 $abc$42206$n4182_1
.sym 65353 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65354 $abc$42206$n5881_1
.sym 65355 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65359 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 65365 $abc$42206$n3894_1
.sym 65366 $abc$42206$n3899_1
.sym 65367 $abc$42206$n3901_1
.sym 65368 lm32_cpu.x_result_sel_add_x
.sym 65371 storage[5][6]
.sym 65372 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 65373 storage[1][6]
.sym 65374 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 65375 $abc$42206$n7042
.sym 65376 sys_clk_$glb_clk
.sym 65378 storage[1][7]
.sym 65379 storage[1][6]
.sym 65380 lm32_cpu.x_result[11]
.sym 65381 $abc$42206$n3795_1
.sym 65382 $abc$42206$n6181_1
.sym 65383 $abc$42206$n3833_1
.sym 65384 $abc$42206$n3790
.sym 65385 $abc$42206$n6149_1
.sym 65386 $abc$42206$n7013
.sym 65389 $abc$42206$n5614_1
.sym 65390 lm32_cpu.operand_1_x[7]
.sym 65391 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 65392 $abc$42206$n6179_1
.sym 65393 lm32_cpu.x_result[14]
.sym 65394 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 65395 lm32_cpu.m_result_sel_compare_x
.sym 65397 $abc$42206$n4917
.sym 65398 lm32_cpu.mc_result_x[7]
.sym 65399 $abc$42206$n3430
.sym 65400 $abc$42206$n7013
.sym 65401 lm32_cpu.cc[8]
.sym 65402 $abc$42206$n3432
.sym 65403 $abc$42206$n7049
.sym 65404 $abc$42206$n3582
.sym 65405 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 65406 lm32_cpu.operand_1_x[13]
.sym 65407 lm32_cpu.x_result_sel_sext_x
.sym 65408 lm32_cpu.x_result_sel_add_x
.sym 65409 $abc$42206$n3430
.sym 65410 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 65411 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 65412 lm32_cpu.operand_1_x[26]
.sym 65419 $abc$42206$n6156_1
.sym 65420 lm32_cpu.interrupt_unit.im[10]
.sym 65421 $abc$42206$n3430
.sym 65426 $abc$42206$n3838_1
.sym 65427 $abc$42206$n6182_1
.sym 65428 $abc$42206$n3509_1
.sym 65429 lm32_cpu.x_result_sel_csr_x
.sym 65430 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 65432 $abc$42206$n3840_1
.sym 65433 $abc$42206$n3853_1
.sym 65435 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 65437 $abc$42206$n4014_1
.sym 65439 lm32_cpu.interrupt_unit.csr[0]
.sym 65440 lm32_cpu.cc[1]
.sym 65442 $abc$42206$n6149_1
.sym 65445 lm32_cpu.cc[10]
.sym 65446 lm32_cpu.x_result_sel_add_x
.sym 65447 $abc$42206$n6181_1
.sym 65448 $abc$42206$n3431
.sym 65449 lm32_cpu.interrupt_unit.csr[2]
.sym 65450 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 65452 $abc$42206$n4014_1
.sym 65453 lm32_cpu.interrupt_unit.csr[2]
.sym 65454 lm32_cpu.interrupt_unit.csr[0]
.sym 65455 $abc$42206$n6181_1
.sym 65461 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 65464 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 65470 $abc$42206$n6149_1
.sym 65471 lm32_cpu.x_result_sel_add_x
.sym 65472 $abc$42206$n3838_1
.sym 65473 $abc$42206$n3840_1
.sym 65476 $abc$42206$n3509_1
.sym 65477 lm32_cpu.cc[1]
.sym 65478 $abc$42206$n3430
.sym 65479 $abc$42206$n6182_1
.sym 65482 $abc$42206$n3853_1
.sym 65483 $abc$42206$n6156_1
.sym 65484 lm32_cpu.x_result_sel_csr_x
.sym 65488 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 65494 lm32_cpu.interrupt_unit.im[10]
.sym 65495 $abc$42206$n3431
.sym 65496 lm32_cpu.cc[10]
.sym 65497 $abc$42206$n3430
.sym 65498 $abc$42206$n2400_$glb_ce
.sym 65499 sys_clk_$glb_clk
.sym 65500 lm32_cpu.rst_i_$glb_sr
.sym 65501 $abc$42206$n6134_1
.sym 65502 lm32_cpu.interrupt_unit.im[1]
.sym 65503 lm32_cpu.x_result[12]
.sym 65504 lm32_cpu.interrupt_unit.im[31]
.sym 65505 $abc$42206$n3429
.sym 65506 $abc$42206$n3428
.sym 65507 $abc$42206$n3796
.sym 65508 lm32_cpu.interrupt_unit.im[12]
.sym 65511 $abc$42206$n4318
.sym 65512 lm32_cpu.eba[19]
.sym 65513 $abc$42206$n3901_1
.sym 65514 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 65515 $abc$42206$n3431
.sym 65516 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 65517 lm32_cpu.operand_1_x[26]
.sym 65518 $abc$42206$n2056
.sym 65519 lm32_cpu.operand_1_x[9]
.sym 65520 $abc$42206$n6147_1
.sym 65521 lm32_cpu.sexth_result_x[12]
.sym 65522 lm32_cpu.eba[19]
.sym 65523 $abc$42206$n4812
.sym 65524 $abc$42206$n3432
.sym 65525 lm32_cpu.x_result[23]
.sym 65526 $abc$42206$n3431
.sym 65527 $abc$42206$n3435_1
.sym 65528 lm32_cpu.x_result_sel_mc_arith_x
.sym 65529 lm32_cpu.load_store_unit.store_data_m[16]
.sym 65530 $abc$42206$n3421
.sym 65531 lm32_cpu.x_result_sel_add_x
.sym 65532 $abc$42206$n2056
.sym 65533 $abc$42206$n3430
.sym 65534 lm32_cpu.x_result[17]
.sym 65535 $abc$42206$n2056
.sym 65536 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 65542 lm32_cpu.eba[7]
.sym 65543 $abc$42206$n3729
.sym 65545 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65546 $abc$42206$n3707
.sym 65547 $abc$42206$n3430
.sym 65548 lm32_cpu.interrupt_unit.im[16]
.sym 65549 lm32_cpu.cc[15]
.sym 65550 lm32_cpu.x_result_sel_add_x
.sym 65551 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65552 $abc$42206$n3708
.sym 65553 $abc$42206$n5888
.sym 65554 $abc$42206$n6106_1
.sym 65555 $abc$42206$n3709
.sym 65556 $PACKER_VCC_NET_$glb_clk
.sym 65557 lm32_cpu.x_result_sel_csr_x
.sym 65558 lm32_cpu.cc[16]
.sym 65559 $abc$42206$n3421
.sym 65562 $abc$42206$n3432
.sym 65564 lm32_cpu.cc[0]
.sym 65565 $abc$42206$n3431
.sym 65568 lm32_cpu.cc[31]
.sym 65569 $abc$42206$n3430
.sym 65571 $abc$42206$n3706
.sym 65573 $auto$alumacc.cc:474:replace_alu$3994.C[31]
.sym 65575 $abc$42206$n5888
.sym 65576 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65577 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 65582 lm32_cpu.eba[7]
.sym 65584 $abc$42206$n3432
.sym 65588 lm32_cpu.cc[31]
.sym 65589 $auto$alumacc.cc:474:replace_alu$3994.C[31]
.sym 65593 $abc$42206$n6106_1
.sym 65594 $abc$42206$n3709
.sym 65595 $abc$42206$n3421
.sym 65596 $abc$42206$n3706
.sym 65599 lm32_cpu.interrupt_unit.im[16]
.sym 65600 $abc$42206$n3430
.sym 65601 lm32_cpu.cc[16]
.sym 65602 $abc$42206$n3431
.sym 65605 $abc$42206$n3708
.sym 65606 lm32_cpu.x_result_sel_csr_x
.sym 65607 lm32_cpu.x_result_sel_add_x
.sym 65608 $abc$42206$n3707
.sym 65613 lm32_cpu.cc[0]
.sym 65614 $PACKER_VCC_NET_$glb_clk
.sym 65617 $abc$42206$n3729
.sym 65618 $abc$42206$n3430
.sym 65619 lm32_cpu.cc[15]
.sym 65620 lm32_cpu.x_result_sel_csr_x
.sym 65622 sys_clk_$glb_clk
.sym 65623 lm32_cpu.rst_i_$glb_sr
.sym 65624 $abc$42206$n3599
.sym 65625 $abc$42206$n3581
.sym 65626 $abc$42206$n3580_1
.sym 65627 lm32_cpu.x_result[26]
.sym 65628 $abc$42206$n3671
.sym 65629 lm32_cpu.interrupt_unit.im[18]
.sym 65630 lm32_cpu.x_result[23]
.sym 65631 lm32_cpu.interrupt_unit.im[23]
.sym 65634 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 65635 $abc$42206$n5216
.sym 65636 lm32_cpu.eba[7]
.sym 65637 lm32_cpu.x_result_sel_csr_x
.sym 65638 $abc$42206$n3636
.sym 65639 $abc$42206$n5265_1
.sym 65640 $abc$42206$n3708
.sym 65641 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 65642 $abc$42206$n3797_1
.sym 65644 $PACKER_VCC_NET_$glb_clk
.sym 65646 lm32_cpu.pc_m[12]
.sym 65647 lm32_cpu.x_result[12]
.sym 65648 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 65649 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 65650 lm32_cpu.x_result_sel_sext_x
.sym 65653 lm32_cpu.operand_1_x[15]
.sym 65654 $abc$42206$n3200_1
.sym 65656 $abc$42206$n7606
.sym 65657 lm32_cpu.eba[21]
.sym 65658 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 65659 $abc$42206$n3728_1
.sym 65665 $abc$42206$n6102_1
.sym 65666 lm32_cpu.bypass_data_1[26]
.sym 65667 $abc$42206$n2075
.sym 65668 grant
.sym 65669 $abc$42206$n4243_1
.sym 65671 $abc$42206$n3690
.sym 65672 lm32_cpu.cc[23]
.sym 65674 lm32_cpu.cc[17]
.sym 65675 lm32_cpu.interrupt_unit.im[17]
.sym 65677 $abc$42206$n3421
.sym 65678 $abc$42206$n3432
.sym 65679 lm32_cpu.eba[8]
.sym 65680 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 65682 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 65683 $abc$42206$n3430
.sym 65684 $abc$42206$n4182_1
.sym 65685 lm32_cpu.instruction_unit.pc_a[8]
.sym 65686 $abc$42206$n3509_1
.sym 65687 $abc$42206$n3435_1
.sym 65690 $abc$42206$n3689
.sym 65691 lm32_cpu.x_result_sel_add_x
.sym 65692 $abc$42206$n6101_1
.sym 65693 $abc$42206$n3431
.sym 65694 $abc$42206$n3688
.sym 65698 $abc$42206$n3688
.sym 65699 $abc$42206$n3421
.sym 65700 $abc$42206$n6101_1
.sym 65704 lm32_cpu.interrupt_unit.im[17]
.sym 65705 lm32_cpu.cc[17]
.sym 65706 $abc$42206$n3431
.sym 65707 $abc$42206$n3430
.sym 65710 $abc$42206$n3690
.sym 65711 lm32_cpu.x_result_sel_add_x
.sym 65712 $abc$42206$n6102_1
.sym 65716 lm32_cpu.cc[23]
.sym 65719 $abc$42206$n3430
.sym 65722 lm32_cpu.instruction_unit.pc_a[8]
.sym 65728 lm32_cpu.eba[8]
.sym 65729 $abc$42206$n3689
.sym 65730 $abc$42206$n3509_1
.sym 65731 $abc$42206$n3432
.sym 65734 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 65735 grant
.sym 65737 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 65740 $abc$42206$n4182_1
.sym 65741 $abc$42206$n4243_1
.sym 65742 lm32_cpu.bypass_data_1[26]
.sym 65743 $abc$42206$n3435_1
.sym 65744 $abc$42206$n2075
.sym 65745 sys_clk_$glb_clk
.sym 65746 lm32_cpu.rst_i_$glb_sr
.sym 65747 lm32_cpu.x_result[24]
.sym 65748 $abc$42206$n3472
.sym 65749 $abc$42206$n3562_1
.sym 65750 lm32_cpu.operand_1_x[12]
.sym 65751 $abc$42206$n5009_1
.sym 65752 lm32_cpu.operand_1_x[23]
.sym 65753 lm32_cpu.sexth_result_x[10]
.sym 65754 $abc$42206$n3454
.sym 65757 $abc$42206$n6325_1
.sym 65758 $abc$42206$n2195
.sym 65759 lm32_cpu.operand_1_x[14]
.sym 65760 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 65761 lm32_cpu.interrupt_unit.im[17]
.sym 65762 lm32_cpu.interrupt_unit.im[20]
.sym 65763 lm32_cpu.sexth_result_x[7]
.sym 65764 lm32_cpu.eba[14]
.sym 65765 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 65767 $abc$42206$n4582_1
.sym 65768 csrbank3_txfull_w
.sym 65769 lm32_cpu.operand_1_x[17]
.sym 65770 lm32_cpu.bypass_data_1[26]
.sym 65771 $abc$42206$n3435_1
.sym 65773 lm32_cpu.logic_op_x[0]
.sym 65774 lm32_cpu.mc_result_x[18]
.sym 65775 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 65776 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 65777 lm32_cpu.operand_1_x[10]
.sym 65778 $abc$42206$n3454
.sym 65779 lm32_cpu.x_result[11]
.sym 65780 lm32_cpu.x_result_sel_add_x
.sym 65781 lm32_cpu.pc_x[12]
.sym 65782 lm32_cpu.operand_1_x[28]
.sym 65789 lm32_cpu.cc[25]
.sym 65790 $abc$42206$n2056
.sym 65791 lm32_cpu.cc[13]
.sym 65792 $abc$42206$n3432
.sym 65793 lm32_cpu.interrupt_unit.im[27]
.sym 65795 lm32_cpu.eba[15]
.sym 65796 lm32_cpu.cc[24]
.sym 65802 $abc$42206$n3508
.sym 65803 $abc$42206$n3430
.sym 65804 $abc$42206$n3509_1
.sym 65806 lm32_cpu.operand_1_x[28]
.sym 65807 $abc$42206$n3431
.sym 65808 lm32_cpu.interrupt_unit.im[13]
.sym 65811 lm32_cpu.operand_1_x[27]
.sym 65814 lm32_cpu.interrupt_unit.im[25]
.sym 65815 $abc$42206$n3431
.sym 65818 lm32_cpu.operand_1_x[25]
.sym 65819 lm32_cpu.operand_1_x[13]
.sym 65821 $abc$42206$n3430
.sym 65822 $abc$42206$n3431
.sym 65823 lm32_cpu.interrupt_unit.im[13]
.sym 65824 lm32_cpu.cc[13]
.sym 65830 lm32_cpu.operand_1_x[28]
.sym 65836 lm32_cpu.operand_1_x[25]
.sym 65839 lm32_cpu.interrupt_unit.im[25]
.sym 65840 $abc$42206$n3430
.sym 65841 lm32_cpu.cc[25]
.sym 65842 $abc$42206$n3431
.sym 65847 lm32_cpu.operand_1_x[13]
.sym 65853 lm32_cpu.operand_1_x[27]
.sym 65857 $abc$42206$n3431
.sym 65858 lm32_cpu.interrupt_unit.im[27]
.sym 65859 $abc$42206$n3509_1
.sym 65860 $abc$42206$n3508
.sym 65863 lm32_cpu.cc[24]
.sym 65864 $abc$42206$n3432
.sym 65865 lm32_cpu.eba[15]
.sym 65866 $abc$42206$n3430
.sym 65867 $abc$42206$n2056
.sym 65868 sys_clk_$glb_clk
.sym 65869 lm32_cpu.rst_i_$glb_sr
.sym 65870 $abc$42206$n6095_1
.sym 65871 $abc$42206$n6097_1
.sym 65872 lm32_cpu.operand_0_x[18]
.sym 65873 $abc$42206$n6060_1
.sym 65874 lm32_cpu.x_result[27]
.sym 65875 $abc$42206$n6096_1
.sym 65876 lm32_cpu.operand_1_x[18]
.sym 65877 $abc$42206$n6101_1
.sym 65881 $abc$42206$n3458_1
.sym 65882 lm32_cpu.interrupt_unit.im[30]
.sym 65883 $abc$42206$n6075_1
.sym 65884 lm32_cpu.x_result[8]
.sym 65885 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 65886 $abc$42206$n3565_1
.sym 65887 lm32_cpu.x_result[22]
.sym 65888 lm32_cpu.x_result[18]
.sym 65889 lm32_cpu.cc[29]
.sym 65890 $abc$42206$n3432
.sym 65892 $abc$42206$n3421
.sym 65893 $abc$42206$n4917
.sym 65894 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 65895 lm32_cpu.x_result[28]
.sym 65896 lm32_cpu.x_result[31]
.sym 65897 storage[1][7]
.sym 65898 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 65899 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 65900 lm32_cpu.x_result_sel_sext_x
.sym 65901 lm32_cpu.operand_1_x[27]
.sym 65902 lm32_cpu.bypass_data_1[28]
.sym 65903 $abc$42206$n4020_1
.sym 65904 $abc$42206$n6055_1
.sym 65905 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 65912 lm32_cpu.interrupt_unit.im[28]
.sym 65913 $abc$42206$n3430
.sym 65914 lm32_cpu.eba[18]
.sym 65917 lm32_cpu.operand_1_x[27]
.sym 65919 $abc$42206$n6110_1
.sym 65920 $abc$42206$n3432
.sym 65922 $abc$42206$n3491_1
.sym 65923 $abc$42206$n3490
.sym 65924 lm32_cpu.operand_1_x[25]
.sym 65925 lm32_cpu.x_result_sel_csr_x
.sym 65927 lm32_cpu.eba[19]
.sym 65929 $abc$42206$n3728_1
.sym 65930 lm32_cpu.cc[27]
.sym 65932 $abc$42206$n3421
.sym 65934 lm32_cpu.operand_1_x[24]
.sym 65935 $abc$42206$n3431
.sym 65938 $abc$42206$n2395
.sym 65940 lm32_cpu.x_result_sel_add_x
.sym 65942 lm32_cpu.operand_1_x[28]
.sym 65944 lm32_cpu.operand_1_x[28]
.sym 65950 $abc$42206$n3421
.sym 65952 $abc$42206$n6110_1
.sym 65953 $abc$42206$n3728_1
.sym 65956 lm32_cpu.x_result_sel_add_x
.sym 65957 lm32_cpu.x_result_sel_csr_x
.sym 65958 $abc$42206$n3491_1
.sym 65959 $abc$42206$n3490
.sym 65965 lm32_cpu.operand_1_x[27]
.sym 65968 $abc$42206$n3432
.sym 65969 lm32_cpu.interrupt_unit.im[28]
.sym 65970 lm32_cpu.eba[19]
.sym 65971 $abc$42206$n3431
.sym 65977 lm32_cpu.operand_1_x[25]
.sym 65980 $abc$42206$n3430
.sym 65981 lm32_cpu.cc[27]
.sym 65982 $abc$42206$n3432
.sym 65983 lm32_cpu.eba[18]
.sym 65986 lm32_cpu.operand_1_x[24]
.sym 65990 $abc$42206$n2395
.sym 65991 sys_clk_$glb_clk
.sym 65992 lm32_cpu.rst_i_$glb_sr
.sym 65993 $abc$42206$n3772
.sym 65994 lm32_cpu.operand_0_x[31]
.sym 65995 $abc$42206$n6040_1
.sym 65996 $abc$42206$n6041_1
.sym 65997 $abc$42206$n6043_1
.sym 65998 lm32_cpu.operand_1_x[28]
.sym 65999 lm32_cpu.operand_1_x[1]
.sym 66000 lm32_cpu.x_result[31]
.sym 66001 $abc$42206$n6110_1
.sym 66003 $abc$42206$n3388
.sym 66005 lm32_cpu.operand_0_x[29]
.sym 66007 lm32_cpu.eba[16]
.sym 66008 $abc$42206$n3545_1
.sym 66009 lm32_cpu.operand_1_x[29]
.sym 66010 $abc$42206$n6101_1
.sym 66011 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 66012 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 66013 $abc$42206$n3730_1
.sym 66014 $abc$42206$n6097_1
.sym 66015 $abc$42206$n6059_1
.sym 66016 lm32_cpu.x_result[29]
.sym 66019 lm32_cpu.operand_1_x[19]
.sym 66020 lm32_cpu.operand_1_x[24]
.sym 66021 lm32_cpu.x_result_sel_mc_arith_x
.sym 66022 $abc$42206$n2195
.sym 66023 $abc$42206$n4300
.sym 66024 $abc$42206$n6283_1
.sym 66025 $abc$42206$n3435_1
.sym 66027 $abc$42206$n3773_1
.sym 66028 lm32_cpu.operand_1_x[15]
.sym 66035 $abc$42206$n6111_1
.sym 66036 $abc$42206$n3489_1
.sym 66037 $abc$42206$n4015
.sym 66039 $abc$42206$n6183_1
.sym 66040 lm32_cpu.bypass_data_1[18]
.sym 66050 lm32_cpu.x_result_sel_add_x
.sym 66052 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 66054 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 66055 $abc$42206$n3730_1
.sym 66057 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 66058 $abc$42206$n3421
.sym 66061 $abc$42206$n3492_1
.sym 66062 lm32_cpu.bypass_data_1[28]
.sym 66063 $abc$42206$n4020_1
.sym 66064 $abc$42206$n6055_1
.sym 66067 lm32_cpu.bypass_data_1[18]
.sym 66075 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 66079 $abc$42206$n4020_1
.sym 66080 $abc$42206$n4015
.sym 66081 lm32_cpu.x_result_sel_add_x
.sym 66082 $abc$42206$n6183_1
.sym 66086 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 66092 lm32_cpu.bypass_data_1[28]
.sym 66100 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 66103 $abc$42206$n3489_1
.sym 66104 $abc$42206$n6055_1
.sym 66105 $abc$42206$n3492_1
.sym 66106 $abc$42206$n3421
.sym 66109 $abc$42206$n3730_1
.sym 66110 lm32_cpu.x_result_sel_add_x
.sym 66111 $abc$42206$n6111_1
.sym 66113 $abc$42206$n2400_$glb_ce
.sym 66114 sys_clk_$glb_clk
.sym 66115 lm32_cpu.rst_i_$glb_sr
.sym 66116 lm32_cpu.operand_1_x[31]
.sym 66117 $abc$42206$n4300
.sym 66118 $abc$42206$n3754
.sym 66119 $abc$42206$n6073_1
.sym 66120 lm32_cpu.operand_1_x[21]
.sym 66121 $abc$42206$n4363
.sym 66122 $abc$42206$n6042_1
.sym 66123 lm32_cpu.operand_1_x[19]
.sym 66124 $abc$42206$n6126_1
.sym 66126 lm32_cpu.mc_arithmetic.a[30]
.sym 66129 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 66130 lm32_cpu.operand_1_x[25]
.sym 66131 $abc$42206$n4015
.sym 66132 lm32_cpu.operand_1_x[27]
.sym 66133 lm32_cpu.x_result_sel_csr_x
.sym 66134 lm32_cpu.x_result[21]
.sym 66135 $abc$42206$n3772
.sym 66136 lm32_cpu.bypass_data_1[18]
.sym 66137 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 66138 lm32_cpu.operand_0_x[25]
.sym 66139 $abc$42206$n6233
.sym 66140 $abc$42206$n7606
.sym 66141 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 66143 lm32_cpu.mc_result_x[31]
.sym 66144 lm32_cpu.operand_m[20]
.sym 66145 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66146 storage[8][1]
.sym 66147 $abc$42206$n3492_1
.sym 66148 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 66149 lm32_cpu.eba[21]
.sym 66150 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 66151 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66159 $abc$42206$n2124
.sym 66160 lm32_cpu.operand_m[15]
.sym 66162 lm32_cpu.operand_m[20]
.sym 66163 basesoc_uart_tx_fifo_syncfifo_re
.sym 66168 lm32_cpu.operand_m[10]
.sym 66170 $abc$42206$n4225_1
.sym 66171 $abc$42206$n4582_1
.sym 66172 lm32_cpu.operand_m[9]
.sym 66174 basesoc_uart_phy_tx_busy
.sym 66176 $abc$42206$n4182_1
.sym 66177 lm32_cpu.bypass_data_1[28]
.sym 66182 $abc$42206$n3774
.sym 66185 $abc$42206$n3435_1
.sym 66190 basesoc_uart_tx_fifo_syncfifo_re
.sym 66191 $abc$42206$n4582_1
.sym 66193 basesoc_uart_phy_tx_busy
.sym 66199 lm32_cpu.operand_m[9]
.sym 66205 lm32_cpu.operand_m[20]
.sym 66211 lm32_cpu.operand_m[10]
.sym 66214 lm32_cpu.bypass_data_1[28]
.sym 66215 $abc$42206$n4182_1
.sym 66216 $abc$42206$n4225_1
.sym 66217 $abc$42206$n3435_1
.sym 66221 basesoc_uart_tx_fifo_syncfifo_re
.sym 66222 $abc$42206$n4582_1
.sym 66228 $abc$42206$n3774
.sym 66232 lm32_cpu.operand_m[15]
.sym 66236 $abc$42206$n2124
.sym 66237 sys_clk_$glb_clk
.sym 66238 lm32_cpu.rst_i_$glb_sr
.sym 66239 lm32_cpu.mc_arithmetic.a[13]
.sym 66240 $abc$42206$n3777_1
.sym 66241 $abc$42206$n4172_1
.sym 66242 lm32_cpu.mc_arithmetic.a[12]
.sym 66243 $abc$42206$n3799_1
.sym 66244 lm32_cpu.mc_arithmetic.a[14]
.sym 66245 $abc$42206$n3567
.sym 66246 $abc$42206$n3732_1
.sym 66249 $abc$42206$n6339_1
.sym 66250 $abc$42206$n4246_1
.sym 66251 $abc$42206$n2195
.sym 66252 sram_bus_dat_w[6]
.sym 66253 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 66256 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66257 lm32_cpu.eba[21]
.sym 66259 $abc$42206$n7040
.sym 66260 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 66261 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 66263 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 66264 lm32_cpu.mc_arithmetic.a[1]
.sym 66265 $abc$42206$n4488
.sym 66266 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 66267 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 66268 $abc$42206$n2192
.sym 66270 lm32_cpu.mc_result_x[18]
.sym 66271 $abc$42206$n2192
.sym 66272 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 66273 $abc$42206$n4193_1
.sym 66274 lm32_cpu.mc_arithmetic.a[4]
.sym 66279 $abc$42206$n3222_1_$glb_clk
.sym 66280 $abc$42206$n2195
.sym 66281 $abc$42206$n6369_1
.sym 66282 $abc$42206$n2192
.sym 66283 $abc$42206$n5609_1
.sym 66284 $abc$42206$n6373_1
.sym 66286 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 66287 $abc$42206$n3222_1_$glb_clk
.sym 66288 $abc$42206$n2195
.sym 66289 $abc$42206$n4193_1
.sym 66290 $abc$42206$n5603_1
.sym 66291 storage[12][1]
.sym 66292 $abc$42206$n6337_1
.sym 66293 $abc$42206$n6313_1
.sym 66294 $abc$42206$n6283_1
.sym 66295 basesoc_uart_phy_tx_reg[6]
.sym 66296 $abc$42206$n6371_1
.sym 66298 basesoc_uart_phy_tx_reg[5]
.sym 66300 basesoc_uart_phy_tx_reg[4]
.sym 66301 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 66303 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 66304 $abc$42206$n5544
.sym 66305 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 66306 storage[8][1]
.sym 66307 basesoc_uart_phy_tx_reg[7]
.sym 66309 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 66310 $abc$42206$n6325_1
.sym 66311 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66314 $abc$42206$n5544
.sym 66315 basesoc_uart_phy_tx_reg[4]
.sym 66316 $abc$42206$n2195
.sym 66319 $abc$42206$n6325_1
.sym 66320 $abc$42206$n6371_1
.sym 66321 $abc$42206$n2195
.sym 66322 basesoc_uart_phy_tx_reg[6]
.sym 66325 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 66326 $abc$42206$n3222_1_$glb_clk
.sym 66327 $abc$42206$n4193_1
.sym 66328 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 66331 $abc$42206$n5603_1
.sym 66332 $abc$42206$n2195
.sym 66333 $abc$42206$n5609_1
.sym 66334 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 66337 basesoc_uart_phy_tx_reg[5]
.sym 66338 $abc$42206$n6369_1
.sym 66339 $abc$42206$n6313_1
.sym 66340 $abc$42206$n2195
.sym 66343 storage[8][1]
.sym 66344 storage[12][1]
.sym 66345 $abc$42206$n6283_1
.sym 66346 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66349 $abc$42206$n4193_1
.sym 66350 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 66351 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 66352 $abc$42206$n3222_1_$glb_clk
.sym 66355 $abc$42206$n2195
.sym 66356 $abc$42206$n6373_1
.sym 66357 $abc$42206$n6337_1
.sym 66358 basesoc_uart_phy_tx_reg[7]
.sym 66359 $abc$42206$n2192
.sym 66360 sys_clk_$glb_clk
.sym 66361 sys_rst_$glb_sr
.sym 66362 $abc$42206$n3903_1
.sym 66363 lm32_cpu.mc_arithmetic.a[11]
.sym 66364 $abc$42206$n3821_1
.sym 66365 lm32_cpu.mc_arithmetic.a[6]
.sym 66366 lm32_cpu.mc_arithmetic.a[23]
.sym 66367 $abc$42206$n3842
.sym 66368 lm32_cpu.mc_arithmetic.a[10]
.sym 66369 $abc$42206$n3924
.sym 66370 $abc$42206$n3354_1
.sym 66372 lm32_cpu.mc_arithmetic.a[20]
.sym 66373 basesoc_uart_phy_tx_reg[3]
.sym 66374 $abc$42206$n5262_1
.sym 66375 $abc$42206$n3285_1
.sym 66376 $abc$42206$n5291_1
.sym 66377 $abc$42206$n2089
.sym 66378 lm32_cpu.mc_arithmetic.state[2]
.sym 66379 $abc$42206$n5609_1
.sym 66380 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 66382 $abc$42206$n3367
.sym 66383 $abc$42206$n2093
.sym 66384 lm32_cpu.mc_arithmetic.state[1]
.sym 66385 $abc$42206$n6202
.sym 66386 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 66387 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 66388 lm32_cpu.mc_arithmetic.a[12]
.sym 66389 $abc$42206$n3842
.sym 66390 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 66391 csrbank2_load2_w[2]
.sym 66392 lm32_cpu.mc_arithmetic.a[14]
.sym 66393 lm32_cpu.mc_arithmetic.a[0]
.sym 66394 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66395 lm32_cpu.mc_arithmetic.a[9]
.sym 66396 $abc$42206$n4614_1
.sym 66397 storage[1][7]
.sym 66399 $abc$42206$n3222_1_$glb_clk
.sym 66406 lm32_cpu.mc_arithmetic.a[4]
.sym 66407 $abc$42206$n3222_1_$glb_clk
.sym 66408 $abc$42206$n3437_1
.sym 66409 lm32_cpu.mc_arithmetic.a[0]
.sym 66410 $abc$42206$n3439
.sym 66412 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 66414 lm32_cpu.mc_arithmetic.a[29]
.sym 66415 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 66416 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 66417 lm32_cpu.mc_arithmetic.a[1]
.sym 66419 $abc$42206$n4001
.sym 66420 $abc$42206$n4193_1
.sym 66421 $abc$42206$n3285_1
.sym 66423 $abc$42206$n3943_1
.sym 66425 $abc$42206$n4488
.sym 66426 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 66427 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 66428 lm32_cpu.mc_arithmetic.a[30]
.sym 66429 $abc$42206$n3285_1
.sym 66430 $abc$42206$n2092
.sym 66432 $abc$42206$n5288
.sym 66434 lm32_cpu.mc_arithmetic.a[3]
.sym 66436 $abc$42206$n3285_1
.sym 66437 lm32_cpu.mc_arithmetic.a[1]
.sym 66438 $abc$42206$n3222_1_$glb_clk
.sym 66439 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 66442 $abc$42206$n3437_1
.sym 66444 $abc$42206$n3439
.sym 66445 lm32_cpu.mc_arithmetic.a[29]
.sym 66448 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 66449 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 66450 $abc$42206$n3222_1_$glb_clk
.sym 66451 $abc$42206$n4193_1
.sym 66454 $abc$42206$n3437_1
.sym 66455 $abc$42206$n3943_1
.sym 66457 lm32_cpu.mc_arithmetic.a[3]
.sym 66460 $abc$42206$n3222_1_$glb_clk
.sym 66461 $abc$42206$n3285_1
.sym 66462 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 66463 lm32_cpu.mc_arithmetic.a[4]
.sym 66467 $abc$42206$n5288
.sym 66469 $abc$42206$n4488
.sym 66472 lm32_cpu.mc_arithmetic.a[0]
.sym 66473 $abc$42206$n3437_1
.sym 66474 $abc$42206$n4001
.sym 66478 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 66479 lm32_cpu.mc_arithmetic.a[30]
.sym 66480 $abc$42206$n3285_1
.sym 66481 $abc$42206$n3222_1_$glb_clk
.sym 66482 $abc$42206$n2092
.sym 66483 sys_clk_$glb_clk
.sym 66484 lm32_cpu.rst_i_$glb_sr
.sym 66485 lm32_cpu.mc_result_x[2]
.sym 66486 lm32_cpu.mc_result_x[17]
.sym 66487 lm32_cpu.mc_result_x[24]
.sym 66488 lm32_cpu.mc_result_x[18]
.sym 66489 lm32_cpu.mc_result_x[0]
.sym 66490 $abc$42206$n3862_1
.sym 66491 lm32_cpu.mc_result_x[19]
.sym 66492 $abc$42206$n4022
.sym 66496 $abc$42206$n4973_1
.sym 66497 $abc$42206$n7618
.sym 66498 $abc$42206$n3300_1
.sym 66499 $abc$42206$n5226_1
.sym 66501 $abc$42206$n3285_1
.sym 66502 lm32_cpu.mc_arithmetic.a[29]
.sym 66503 basesoc_uart_phy_tx_busy
.sym 66504 $abc$42206$n3301_1
.sym 66505 $abc$42206$n4210_1
.sym 66506 lm32_cpu.mc_arithmetic.a[10]
.sym 66507 $abc$42206$n3285_1
.sym 66508 $abc$42206$n2190
.sym 66509 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 66510 lm32_cpu.mc_arithmetic.b[18]
.sym 66511 $abc$42206$n4300
.sym 66512 lm32_cpu.mc_arithmetic.a[29]
.sym 66513 lm32_cpu.mc_arithmetic.a[23]
.sym 66514 lm32_cpu.mc_arithmetic.state[1]
.sym 66515 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 66516 $abc$42206$n4237_1
.sym 66517 lm32_cpu.mc_arithmetic.a[10]
.sym 66518 $abc$42206$n5288
.sym 66519 $abc$42206$n3924
.sym 66520 lm32_cpu.mc_arithmetic.state[1]
.sym 66528 $abc$42206$n7616
.sym 66530 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 66531 sram_bus_dat_w[6]
.sym 66532 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 66536 lm32_cpu.mc_arithmetic.a[29]
.sym 66537 storage[4][6]
.sym 66538 sram_bus_dat_w[7]
.sym 66539 $abc$42206$n3285_1
.sym 66540 $abc$42206$n3222_1_$glb_clk
.sym 66541 storage[10][7]
.sym 66542 sram_bus_dat_w[1]
.sym 66544 $abc$42206$n6339_1
.sym 66545 $abc$42206$n4193_1
.sym 66548 storage[0][7]
.sym 66550 storage[0][6]
.sym 66551 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 66552 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66553 storage[11][7]
.sym 66554 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66557 storage[1][7]
.sym 66560 sram_bus_dat_w[6]
.sym 66565 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66566 storage[1][7]
.sym 66567 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66568 storage[0][7]
.sym 66571 storage[10][7]
.sym 66572 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66573 storage[11][7]
.sym 66574 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66577 $abc$42206$n4193_1
.sym 66578 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 66579 $abc$42206$n3222_1_$glb_clk
.sym 66580 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 66583 sram_bus_dat_w[1]
.sym 66589 storage[0][6]
.sym 66590 $abc$42206$n6339_1
.sym 66591 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 66592 storage[4][6]
.sym 66595 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 66596 lm32_cpu.mc_arithmetic.a[29]
.sym 66597 $abc$42206$n3285_1
.sym 66598 $abc$42206$n3222_1_$glb_clk
.sym 66601 sram_bus_dat_w[7]
.sym 66605 $abc$42206$n7616
.sym 66606 sys_clk_$glb_clk
.sym 66608 $abc$42206$n3884_1
.sym 66609 lm32_cpu.mc_arithmetic.a[5]
.sym 66610 lm32_cpu.mc_arithmetic.a[7]
.sym 66611 $abc$42206$n3711
.sym 66612 lm32_cpu.mc_arithmetic.a[9]
.sym 66613 lm32_cpu.mc_arithmetic.a[8]
.sym 66614 lm32_cpu.mc_arithmetic.a[0]
.sym 66615 lm32_cpu.mc_arithmetic.a[15]
.sym 66616 $abc$42206$n3339_1
.sym 66617 slave_sel_r[1]
.sym 66618 lm32_cpu.mc_arithmetic.a[29]
.sym 66619 $abc$42206$n3339_1
.sym 66621 lm32_cpu.mc_result_x[19]
.sym 66622 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 66623 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66624 $abc$42206$n2090
.sym 66625 $abc$42206$n3437_1
.sym 66626 basesoc_uart_phy_tx_busy
.sym 66627 $abc$42206$n3325_1
.sym 66628 $abc$42206$n4563
.sym 66629 sram_bus_dat_w[7]
.sym 66630 csrbank0_bus_errors1_w[4]
.sym 66632 lm32_cpu.mc_arithmetic.p[1]
.sym 66633 $abc$42206$n3339_1
.sym 66634 $abc$42206$n2090
.sym 66635 lm32_cpu.mc_arithmetic.a[3]
.sym 66636 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 66637 lm32_cpu.mc_arithmetic.a[0]
.sym 66638 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66639 lm32_cpu.mc_arithmetic.a[6]
.sym 66641 $abc$42206$n2091
.sym 66642 lm32_cpu.mc_result_x[31]
.sym 66643 $abc$42206$n7606
.sym 66649 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 66650 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 66651 $abc$42206$n4316
.sym 66652 $abc$42206$n4193_1
.sym 66653 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 66655 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 66657 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 66659 $abc$42206$n4968_1
.sym 66660 $abc$42206$n2090
.sym 66661 $abc$42206$n4309
.sym 66662 $abc$42206$n3315_1
.sym 66663 lm32_cpu.mc_arithmetic.state[1]
.sym 66664 lm32_cpu.mc_arithmetic.state[2]
.sym 66667 $abc$42206$n3222_1_$glb_clk
.sym 66668 $abc$42206$n3285_1
.sym 66669 $abc$42206$n4973_1
.sym 66670 $abc$42206$n4244_1
.sym 66674 lm32_cpu.mc_arithmetic.b[26]
.sym 66675 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 66676 $abc$42206$n4237_1
.sym 66679 lm32_cpu.mc_arithmetic.b[18]
.sym 66680 $abc$42206$n3339_1
.sym 66682 $abc$42206$n3222_1_$glb_clk
.sym 66683 $abc$42206$n4193_1
.sym 66684 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 66685 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 66688 $abc$42206$n4244_1
.sym 66689 $abc$42206$n4237_1
.sym 66690 $abc$42206$n3285_1
.sym 66691 $abc$42206$n3315_1
.sym 66696 $abc$42206$n3222_1_$glb_clk
.sym 66697 lm32_cpu.mc_arithmetic.b[18]
.sym 66700 $abc$42206$n4193_1
.sym 66701 $abc$42206$n3222_1_$glb_clk
.sym 66702 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 66703 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 66706 $abc$42206$n4973_1
.sym 66707 $abc$42206$n4968_1
.sym 66708 lm32_cpu.mc_arithmetic.state[2]
.sym 66709 lm32_cpu.mc_arithmetic.state[1]
.sym 66713 lm32_cpu.mc_arithmetic.b[26]
.sym 66715 $abc$42206$n3222_1_$glb_clk
.sym 66718 $abc$42206$n3339_1
.sym 66719 $abc$42206$n3285_1
.sym 66720 $abc$42206$n4316
.sym 66721 $abc$42206$n4309
.sym 66724 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 66725 $abc$42206$n3222_1_$glb_clk
.sym 66726 $abc$42206$n4193_1
.sym 66727 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 66728 $abc$42206$n2090
.sym 66729 sys_clk_$glb_clk
.sym 66730 lm32_cpu.rst_i_$glb_sr
.sym 66731 storage_1[11][6]
.sym 66732 $abc$42206$n3386_1
.sym 66733 storage_1[11][4]
.sym 66734 $abc$42206$n3376
.sym 66735 storage_1[11][3]
.sym 66736 $abc$42206$n5289_1
.sym 66737 $abc$42206$n3373
.sym 66738 $abc$42206$n3367
.sym 66741 $abc$42206$n4974_1
.sym 66742 $abc$42206$n4614_1
.sym 66743 $abc$42206$n3285_1
.sym 66744 lm32_cpu.mc_arithmetic.a[0]
.sym 66745 storage[10][6]
.sym 66746 lm32_cpu.mc_arithmetic.a[6]
.sym 66747 lm32_cpu.mc_arithmetic.b[26]
.sym 66748 $abc$42206$n4641
.sym 66749 $abc$42206$n5453
.sym 66750 $abc$42206$n3315_1
.sym 66751 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 66752 $abc$42206$n6244_1
.sym 66753 $abc$42206$n4467_1
.sym 66754 lm32_cpu.mc_arithmetic.a[7]
.sym 66755 lm32_cpu.mc_arithmetic.p[6]
.sym 66756 lm32_cpu.mc_arithmetic.a[4]
.sym 66757 lm32_cpu.mc_arithmetic.a[4]
.sym 66758 lm32_cpu.mc_arithmetic.p[0]
.sym 66759 lm32_cpu.mc_arithmetic.a[9]
.sym 66760 sram_bus_dat_w[0]
.sym 66761 lm32_cpu.mc_arithmetic.a[8]
.sym 66762 lm32_cpu.mc_arithmetic.a[4]
.sym 66763 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 66764 lm32_cpu.mc_arithmetic.a[1]
.sym 66765 lm32_cpu.mc_arithmetic.p[4]
.sym 66766 serial_tx
.sym 66772 $abc$42206$n5245_1
.sym 66773 $abc$42206$n5232_1
.sym 66775 $abc$42206$n6027
.sym 66777 $abc$42206$n3303_1
.sym 66779 $abc$42206$n5226_1
.sym 66781 lm32_cpu.mc_arithmetic.b[26]
.sym 66782 $abc$42206$n5291_1
.sym 66783 lm32_cpu.mc_arithmetic.state[2]
.sym 66784 $abc$42206$n5239_1
.sym 66785 $abc$42206$n5297
.sym 66786 lm32_cpu.mc_arithmetic.b[18]
.sym 66787 $abc$42206$n3304_1
.sym 66790 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66792 lm32_cpu.mc_arithmetic.p[1]
.sym 66793 $abc$42206$n5288
.sym 66795 $abc$42206$n4614_1
.sym 66797 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 66800 lm32_cpu.mc_arithmetic.a[1]
.sym 66802 $abc$42206$n3301_1
.sym 66803 $abc$42206$n4614_1
.sym 66806 $abc$42206$n6027
.sym 66814 lm32_cpu.mc_arithmetic.b[26]
.sym 66819 lm32_cpu.mc_arithmetic.state[2]
.sym 66820 $abc$42206$n5288
.sym 66823 $abc$42206$n5232_1
.sym 66824 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66825 $abc$42206$n5226_1
.sym 66826 $abc$42206$n4614_1
.sym 66830 $abc$42206$n3301_1
.sym 66832 lm32_cpu.mc_arithmetic.b[18]
.sym 66835 $abc$42206$n3303_1
.sym 66836 $abc$42206$n3304_1
.sym 66837 lm32_cpu.mc_arithmetic.a[1]
.sym 66838 lm32_cpu.mc_arithmetic.p[1]
.sym 66841 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66842 $abc$42206$n5239_1
.sym 66843 $abc$42206$n5245_1
.sym 66844 $abc$42206$n4614_1
.sym 66847 $abc$42206$n5291_1
.sym 66848 $abc$42206$n5297
.sym 66849 $abc$42206$n4614_1
.sym 66850 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 66852 sys_clk_$glb_clk
.sym 66853 sys_rst_$glb_sr
.sym 66855 $abc$42206$n4712
.sym 66856 $abc$42206$n4714
.sym 66857 $abc$42206$n4716
.sym 66858 $abc$42206$n4718
.sym 66859 $abc$42206$n4720
.sym 66860 $abc$42206$n4722
.sym 66861 $abc$42206$n4724
.sym 66862 $abc$42206$n5245_1
.sym 66864 $abc$42206$n3304_1
.sym 66866 $abc$42206$n2313
.sym 66867 $abc$42206$n2093
.sym 66868 $abc$42206$n6953
.sym 66869 $abc$42206$n5442
.sym 66870 $abc$42206$n7023
.sym 66871 $abc$42206$n3367
.sym 66873 storage_1[12][0]
.sym 66874 $abc$42206$n7023
.sym 66875 $abc$42206$n5408_1
.sym 66876 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66877 $abc$42206$n5232_1
.sym 66878 lm32_cpu.mc_arithmetic.p[7]
.sym 66880 lm32_cpu.mc_arithmetic.a[14]
.sym 66881 $abc$42206$n4614_1
.sym 66882 lm32_cpu.mc_arithmetic.p[10]
.sym 66883 csrbank2_load2_w[2]
.sym 66884 lm32_cpu.mc_arithmetic.a[19]
.sym 66885 lm32_cpu.mc_arithmetic.a[12]
.sym 66886 $abc$42206$n3328
.sym 66887 sram_bus_dat_w[3]
.sym 66888 lm32_cpu.mc_arithmetic.p[14]
.sym 66889 $abc$42206$n3222_1_$glb_clk
.sym 66895 $abc$42206$n3285_1
.sym 66897 $abc$42206$n3304_1
.sym 66899 lm32_cpu.mc_arithmetic.a[26]
.sym 66903 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 66905 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 66906 $abc$42206$n2190
.sym 66907 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 66910 lm32_cpu.mc_arithmetic.a[19]
.sym 66911 $abc$42206$n3285_1
.sym 66912 $abc$42206$n3222_1_$glb_clk
.sym 66913 lm32_cpu.mc_arithmetic.a[21]
.sym 66915 $abc$42206$n2195
.sym 66916 $abc$42206$n3303_1
.sym 66917 lm32_cpu.mc_arithmetic.a[20]
.sym 66918 lm32_cpu.mc_arithmetic.p[0]
.sym 66919 $abc$42206$n4585
.sym 66920 lm32_cpu.mc_arithmetic.a[0]
.sym 66921 basesoc_uart_phy_tx_reg[0]
.sym 66922 lm32_cpu.mc_arithmetic.a[4]
.sym 66923 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 66925 lm32_cpu.mc_arithmetic.p[4]
.sym 66928 lm32_cpu.mc_arithmetic.a[19]
.sym 66929 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 66930 $abc$42206$n3285_1
.sym 66931 $abc$42206$n3222_1_$glb_clk
.sym 66934 $abc$42206$n3222_1_$glb_clk
.sym 66935 lm32_cpu.mc_arithmetic.a[26]
.sym 66936 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 66937 $abc$42206$n3285_1
.sym 66940 $abc$42206$n3285_1
.sym 66941 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 66942 lm32_cpu.mc_arithmetic.a[20]
.sym 66943 $abc$42206$n3222_1_$glb_clk
.sym 66946 basesoc_uart_phy_tx_reg[0]
.sym 66948 $abc$42206$n4585
.sym 66949 $abc$42206$n2195
.sym 66952 lm32_cpu.mc_arithmetic.a[4]
.sym 66953 lm32_cpu.mc_arithmetic.p[4]
.sym 66954 $abc$42206$n3304_1
.sym 66955 $abc$42206$n3303_1
.sym 66958 lm32_cpu.mc_arithmetic.p[0]
.sym 66959 lm32_cpu.mc_arithmetic.a[0]
.sym 66960 $abc$42206$n3303_1
.sym 66961 $abc$42206$n3304_1
.sym 66964 $abc$42206$n3285_1
.sym 66965 $abc$42206$n3222_1_$glb_clk
.sym 66966 lm32_cpu.mc_arithmetic.a[21]
.sym 66967 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 66972 lm32_cpu.mc_arithmetic.p[0]
.sym 66973 lm32_cpu.mc_arithmetic.a[0]
.sym 66974 $abc$42206$n2190
.sym 66975 sys_clk_$glb_clk
.sym 66976 sys_rst_$glb_sr
.sym 66977 $abc$42206$n4726
.sym 66978 $abc$42206$n4728
.sym 66979 $abc$42206$n4730
.sym 66980 $abc$42206$n4732
.sym 66981 $abc$42206$n4734
.sym 66982 $abc$42206$n4736
.sym 66983 $abc$42206$n4738
.sym 66984 $abc$42206$n4740
.sym 66985 $abc$42206$n3382
.sym 66987 $abc$42206$n4318
.sym 66988 lm32_cpu.mc_arithmetic.p[24]
.sym 66989 $abc$42206$n3301_1
.sym 66990 $abc$42206$n4548_1
.sym 66991 $abc$42206$n3390_1
.sym 66992 $abc$42206$n2151
.sym 66993 $abc$42206$n3513_1
.sym 66994 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66995 $abc$42206$n2090
.sym 66996 lm32_cpu.mc_arithmetic.b[0]
.sym 66997 sys_rst
.sym 66998 $abc$42206$n4712
.sym 66999 $abc$42206$n4551
.sym 67000 sram_bus_dat_w[1]
.sym 67001 lm32_cpu.mc_arithmetic.b[24]
.sym 67002 $abc$42206$n3342_1
.sym 67003 $abc$42206$n3304_1
.sym 67004 lm32_cpu.mc_arithmetic.a[29]
.sym 67005 lm32_cpu.mc_arithmetic.a[23]
.sym 67006 $abc$42206$n3304_1
.sym 67008 lm32_cpu.mc_arithmetic.state[1]
.sym 67009 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 67010 $abc$42206$n4726
.sym 67011 lm32_cpu.mc_arithmetic.p[11]
.sym 67012 $abc$42206$n4710
.sym 67018 $abc$42206$n4235_1
.sym 67019 $abc$42206$n4975
.sym 67020 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 67021 $abc$42206$n4228_1
.sym 67022 lm32_cpu.mc_arithmetic.b[24]
.sym 67023 $abc$42206$n3285_1
.sym 67024 $abc$42206$n3303_1
.sym 67025 lm32_cpu.mc_arithmetic.b[26]
.sym 67026 lm32_cpu.mc_arithmetic.p[19]
.sym 67027 $abc$42206$n4977_1
.sym 67028 $abc$42206$n3303_1
.sym 67029 $abc$42206$n4255_1
.sym 67030 $abc$42206$n3304_1
.sym 67031 lm32_cpu.mc_arithmetic.a[9]
.sym 67032 lm32_cpu.mc_arithmetic.a[17]
.sym 67033 $abc$42206$n4262_1
.sym 67036 lm32_cpu.mc_arithmetic.b[27]
.sym 67037 $abc$42206$n4976_1
.sym 67039 lm32_cpu.mc_arithmetic.b[25]
.sym 67040 lm32_cpu.mc_arithmetic.p[9]
.sym 67042 $abc$42206$n3321_1
.sym 67043 $abc$42206$n3285_1
.sym 67044 lm32_cpu.mc_arithmetic.a[19]
.sym 67045 $abc$42206$n2090
.sym 67047 $abc$42206$n3304_1
.sym 67048 $abc$42206$n3312_1
.sym 67049 $abc$42206$n3222_1_$glb_clk
.sym 67051 lm32_cpu.mc_arithmetic.b[27]
.sym 67053 $abc$42206$n3222_1_$glb_clk
.sym 67057 $abc$42206$n4975
.sym 67059 $abc$42206$n4976_1
.sym 67060 $abc$42206$n4977_1
.sym 67063 $abc$42206$n4235_1
.sym 67064 $abc$42206$n4228_1
.sym 67065 $abc$42206$n3285_1
.sym 67066 $abc$42206$n3312_1
.sym 67069 lm32_cpu.mc_arithmetic.b[25]
.sym 67070 lm32_cpu.mc_arithmetic.b[24]
.sym 67071 lm32_cpu.mc_arithmetic.b[26]
.sym 67072 lm32_cpu.mc_arithmetic.b[27]
.sym 67075 $abc$42206$n4255_1
.sym 67076 $abc$42206$n3321_1
.sym 67077 $abc$42206$n4262_1
.sym 67078 $abc$42206$n3285_1
.sym 67081 lm32_cpu.mc_arithmetic.a[19]
.sym 67082 $abc$42206$n3304_1
.sym 67083 lm32_cpu.mc_arithmetic.p[19]
.sym 67084 $abc$42206$n3303_1
.sym 67087 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 67088 $abc$42206$n3285_1
.sym 67089 $abc$42206$n3222_1_$glb_clk
.sym 67090 lm32_cpu.mc_arithmetic.a[17]
.sym 67093 $abc$42206$n3303_1
.sym 67094 lm32_cpu.mc_arithmetic.p[9]
.sym 67095 $abc$42206$n3304_1
.sym 67096 lm32_cpu.mc_arithmetic.a[9]
.sym 67097 $abc$42206$n2090
.sym 67098 sys_clk_$glb_clk
.sym 67099 lm32_cpu.rst_i_$glb_sr
.sym 67100 $abc$42206$n4742
.sym 67101 $abc$42206$n4744
.sym 67102 $abc$42206$n4746
.sym 67103 $abc$42206$n4748
.sym 67104 $abc$42206$n4750
.sym 67105 $abc$42206$n4752
.sym 67106 $abc$42206$n4754
.sym 67107 $abc$42206$n4756
.sym 67108 lm32_cpu.mc_arithmetic.a[28]
.sym 67109 $abc$42206$n4975
.sym 67111 lm32_cpu.mc_arithmetic.a[28]
.sym 67112 $abc$42206$n3304_1
.sym 67113 csrbank0_scratch2_w[1]
.sym 67114 $abc$42206$n6888
.sym 67115 sys_rst
.sym 67116 $abc$42206$n3325_1
.sym 67117 $abc$42206$n6333_1
.sym 67118 lm32_cpu.mc_arithmetic.b[27]
.sym 67119 lm32_cpu.mc_arithmetic.b[0]
.sym 67120 $abc$42206$n3437_1
.sym 67121 $abc$42206$n4728
.sym 67122 lm32_cpu.mc_arithmetic.p[19]
.sym 67123 $abc$42206$n4977_1
.sym 67124 $abc$42206$n4730
.sym 67127 lm32_cpu.mc_arithmetic.a[17]
.sym 67128 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 67129 lm32_cpu.mc_arithmetic.p[26]
.sym 67130 $abc$42206$n4132_1
.sym 67131 $abc$42206$n2090
.sym 67132 $abc$42206$n4738
.sym 67133 lm32_cpu.mc_arithmetic.p[1]
.sym 67134 $abc$42206$n4740
.sym 67135 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 67143 $abc$42206$n2092
.sym 67145 $abc$42206$n3603
.sym 67149 $abc$42206$n3639
.sym 67150 $abc$42206$n3657_1
.sym 67151 lm32_cpu.mc_arithmetic.a[17]
.sym 67152 lm32_cpu.mc_arithmetic.a[19]
.sym 67153 $abc$42206$n3621
.sym 67154 $abc$42206$n3549_1
.sym 67156 lm32_cpu.mc_arithmetic.p[23]
.sym 67158 $abc$42206$n3303_1
.sym 67159 lm32_cpu.mc_arithmetic.a[18]
.sym 67162 lm32_cpu.mc_arithmetic.a[20]
.sym 67163 $abc$42206$n3304_1
.sym 67164 lm32_cpu.mc_arithmetic.p[20]
.sym 67165 lm32_cpu.mc_arithmetic.a[23]
.sym 67168 $abc$42206$n3458_1
.sym 67170 $abc$42206$n3303_1
.sym 67171 $abc$42206$n3437_1
.sym 67172 lm32_cpu.mc_arithmetic.a[28]
.sym 67175 $abc$42206$n3437_1
.sym 67176 $abc$42206$n3549_1
.sym 67177 lm32_cpu.mc_arithmetic.a[23]
.sym 67180 lm32_cpu.mc_arithmetic.a[20]
.sym 67182 $abc$42206$n3437_1
.sym 67183 $abc$42206$n3603
.sym 67187 $abc$42206$n3437_1
.sym 67188 $abc$42206$n3657_1
.sym 67189 lm32_cpu.mc_arithmetic.a[17]
.sym 67192 $abc$42206$n3639
.sym 67194 $abc$42206$n3437_1
.sym 67195 lm32_cpu.mc_arithmetic.a[18]
.sym 67198 $abc$42206$n3304_1
.sym 67199 lm32_cpu.mc_arithmetic.a[23]
.sym 67200 lm32_cpu.mc_arithmetic.p[23]
.sym 67201 $abc$42206$n3303_1
.sym 67204 $abc$42206$n3621
.sym 67205 lm32_cpu.mc_arithmetic.a[19]
.sym 67206 $abc$42206$n3437_1
.sym 67210 $abc$42206$n3304_1
.sym 67211 lm32_cpu.mc_arithmetic.a[20]
.sym 67212 $abc$42206$n3303_1
.sym 67213 lm32_cpu.mc_arithmetic.p[20]
.sym 67216 $abc$42206$n3437_1
.sym 67217 $abc$42206$n3458_1
.sym 67219 lm32_cpu.mc_arithmetic.a[28]
.sym 67220 $abc$42206$n2092
.sym 67221 sys_clk_$glb_clk
.sym 67222 lm32_cpu.rst_i_$glb_sr
.sym 67223 $abc$42206$n4758
.sym 67224 $abc$42206$n4760
.sym 67225 $abc$42206$n4762
.sym 67226 $abc$42206$n4764
.sym 67227 $abc$42206$n4766
.sym 67228 $abc$42206$n4768
.sym 67229 $abc$42206$n4770
.sym 67230 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 67232 $abc$42206$n6325_1
.sym 67235 lm32_cpu.mc_arithmetic.t[1]
.sym 67236 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 67237 $abc$42206$n3222_1_$glb_clk
.sym 67238 lm32_cpu.mc_arithmetic.p[16]
.sym 67239 $abc$42206$n2092
.sym 67240 $abc$42206$n4756
.sym 67242 $abc$42206$n4742
.sym 67243 basesoc_uart_phy_tx_busy
.sym 67246 $abc$42206$n4641
.sym 67247 $abc$42206$n4746
.sym 67248 lm32_cpu.mc_arithmetic.p[27]
.sym 67249 lm32_cpu.mc_arithmetic.a[4]
.sym 67250 lm32_cpu.mc_arithmetic.p[0]
.sym 67251 lm32_cpu.mc_arithmetic.p[19]
.sym 67252 sram_bus_dat_w[0]
.sym 67253 $abc$42206$n4752
.sym 67255 $abc$42206$n4754
.sym 67256 $abc$42206$n3337
.sym 67257 lm32_cpu.mc_arithmetic.p[9]
.sym 67258 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67264 lm32_cpu.mc_arithmetic.a[24]
.sym 67266 $abc$42206$n2092
.sym 67267 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 67270 $abc$42206$n3222_1_$glb_clk
.sym 67271 $abc$42206$n3513_1
.sym 67273 lm32_cpu.mc_arithmetic.b[24]
.sym 67274 $abc$42206$n3531_1
.sym 67275 lm32_cpu.mc_arithmetic.a[25]
.sym 67276 $abc$42206$n3304_1
.sym 67278 $abc$42206$n3285_1
.sym 67281 $abc$42206$n3437_1
.sym 67282 $abc$42206$n3303_1
.sym 67285 lm32_cpu.mc_arithmetic.p[25]
.sym 67286 lm32_cpu.mc_arithmetic.a[31]
.sym 67288 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 67289 $abc$42206$n3392_1
.sym 67290 $abc$42206$n3303_1
.sym 67291 lm32_cpu.mc_arithmetic.p[24]
.sym 67293 lm32_cpu.mc_arithmetic.a[30]
.sym 67297 lm32_cpu.mc_arithmetic.p[24]
.sym 67298 $abc$42206$n3304_1
.sym 67299 lm32_cpu.mc_arithmetic.a[24]
.sym 67300 $abc$42206$n3303_1
.sym 67303 $abc$42206$n3285_1
.sym 67304 lm32_cpu.mc_arithmetic.a[31]
.sym 67305 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 67306 $abc$42206$n3222_1_$glb_clk
.sym 67309 $abc$42206$n3222_1_$glb_clk
.sym 67310 $abc$42206$n3285_1
.sym 67311 lm32_cpu.mc_arithmetic.a[25]
.sym 67312 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 67315 $abc$42206$n3437_1
.sym 67316 lm32_cpu.mc_arithmetic.a[24]
.sym 67317 $abc$42206$n3531_1
.sym 67321 $abc$42206$n3303_1
.sym 67322 $abc$42206$n3304_1
.sym 67323 lm32_cpu.mc_arithmetic.a[25]
.sym 67324 lm32_cpu.mc_arithmetic.p[25]
.sym 67330 lm32_cpu.mc_arithmetic.b[24]
.sym 67333 $abc$42206$n3392_1
.sym 67334 $abc$42206$n3437_1
.sym 67335 lm32_cpu.mc_arithmetic.a[30]
.sym 67339 $abc$42206$n3437_1
.sym 67341 $abc$42206$n3513_1
.sym 67342 lm32_cpu.mc_arithmetic.a[25]
.sym 67343 $abc$42206$n2092
.sym 67344 sys_clk_$glb_clk
.sym 67345 lm32_cpu.rst_i_$glb_sr
.sym 67346 $abc$42206$n4108_1
.sym 67347 $abc$42206$n4129_1
.sym 67348 $abc$42206$n4131_1
.sym 67349 lm32_cpu.mc_arithmetic.p[9]
.sym 67350 lm32_cpu.mc_arithmetic.p[1]
.sym 67351 lm32_cpu.mc_arithmetic.p[10]
.sym 67352 $abc$42206$n4128_1
.sym 67353 $abc$42206$n4127_1
.sym 67358 sys_rst
.sym 67360 $abc$42206$n4629
.sym 67361 lm32_cpu.mc_arithmetic.state[2]
.sym 67362 $abc$42206$n3285_1
.sym 67363 $abc$42206$n3303_1
.sym 67364 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 67365 $abc$42206$n4758
.sym 67366 lm32_cpu.mc_arithmetic.p[13]
.sym 67367 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 67368 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 67369 $abc$42206$n7617
.sym 67370 lm32_cpu.mc_arithmetic.p[18]
.sym 67372 $abc$42206$n2091
.sym 67373 lm32_cpu.mc_arithmetic.p[10]
.sym 67374 $abc$42206$n4766
.sym 67375 $abc$42206$n3318_1
.sym 67376 sram_bus_dat_w[3]
.sym 67377 $abc$42206$n2091
.sym 67378 $abc$42206$n4044_1
.sym 67379 lm32_cpu.mc_arithmetic.a[31]
.sym 67380 lm32_cpu.mc_arithmetic.b[0]
.sym 67381 lm32_cpu.mc_arithmetic.p[7]
.sym 67388 $abc$42206$n3222_1_$glb_clk
.sym 67389 $abc$42206$n2090
.sym 67391 $abc$42206$n4728
.sym 67394 lm32_cpu.mc_arithmetic.state[1]
.sym 67395 lm32_cpu.mc_arithmetic.b[0]
.sym 67396 $abc$42206$n4253_1
.sym 67398 lm32_cpu.mc_arithmetic.state[2]
.sym 67399 $abc$42206$n3318_1
.sym 67400 lm32_cpu.mc_arithmetic.p[1]
.sym 67402 $abc$42206$n4712
.sym 67403 $abc$42206$n3285_1
.sym 67404 $abc$42206$n4044_1
.sym 67407 lm32_cpu.mc_arithmetic.t[32]
.sym 67408 $abc$42206$n3342_1
.sym 67409 lm32_cpu.mc_arithmetic.t[1]
.sym 67410 lm32_cpu.mc_arithmetic.p[0]
.sym 67411 lm32_cpu.mc_arithmetic.b[25]
.sym 67412 $abc$42206$n4164_1
.sym 67413 $abc$42206$n4318
.sym 67414 lm32_cpu.mc_arithmetic.p[9]
.sym 67415 $abc$42206$n4246_1
.sym 67416 $abc$42206$n4325
.sym 67417 $abc$42206$n4165
.sym 67418 lm32_cpu.mc_arithmetic.b[17]
.sym 67420 $abc$42206$n4253_1
.sym 67421 $abc$42206$n3318_1
.sym 67422 $abc$42206$n3285_1
.sym 67423 $abc$42206$n4246_1
.sym 67426 $abc$42206$n4044_1
.sym 67427 $abc$42206$n4712
.sym 67428 lm32_cpu.mc_arithmetic.b[0]
.sym 67429 lm32_cpu.mc_arithmetic.p[1]
.sym 67432 $abc$42206$n4728
.sym 67433 $abc$42206$n4044_1
.sym 67434 lm32_cpu.mc_arithmetic.p[9]
.sym 67435 lm32_cpu.mc_arithmetic.b[0]
.sym 67438 lm32_cpu.mc_arithmetic.state[1]
.sym 67439 lm32_cpu.mc_arithmetic.state[2]
.sym 67440 $abc$42206$n4165
.sym 67441 $abc$42206$n4164_1
.sym 67447 lm32_cpu.mc_arithmetic.b[25]
.sym 67451 lm32_cpu.mc_arithmetic.b[17]
.sym 67452 $abc$42206$n3222_1_$glb_clk
.sym 67456 lm32_cpu.mc_arithmetic.t[32]
.sym 67457 lm32_cpu.mc_arithmetic.p[0]
.sym 67458 lm32_cpu.mc_arithmetic.t[1]
.sym 67462 $abc$42206$n4318
.sym 67463 $abc$42206$n3285_1
.sym 67464 $abc$42206$n3342_1
.sym 67465 $abc$42206$n4325
.sym 67466 $abc$42206$n2090
.sym 67467 sys_clk_$glb_clk
.sym 67468 lm32_cpu.rst_i_$glb_sr
.sym 67469 lm32_cpu.mc_arithmetic.p[27]
.sym 67470 $abc$42206$n4088_1
.sym 67471 $abc$42206$n4060
.sym 67472 $abc$42206$n4100_1
.sym 67473 $abc$42206$n4059_1
.sym 67474 $abc$42206$n4080_1
.sym 67475 lm32_cpu.mc_arithmetic.p[18]
.sym 67476 $abc$42206$n4061
.sym 67478 $abc$42206$n3388
.sym 67482 sram_bus_dat_w[6]
.sym 67483 sram_bus_dat_w[1]
.sym 67484 $abc$42206$n3285_1
.sym 67485 $abc$42206$n4105_1
.sym 67486 $abc$42206$n6347_1
.sym 67487 $abc$42206$n3315_1
.sym 67488 sys_rst
.sym 67489 lm32_cpu.mc_arithmetic.p[14]
.sym 67491 lm32_cpu.mc_arithmetic.b[0]
.sym 67492 $abc$42206$n6318
.sym 67493 lm32_cpu.mc_arithmetic.t[32]
.sym 67494 $abc$42206$n3342_1
.sym 67495 $abc$42206$n3304_1
.sym 67496 lm32_cpu.mc_arithmetic.state[1]
.sym 67497 $abc$42206$n3376
.sym 67498 csrbank2_load2_w[7]
.sym 67500 $abc$42206$n4710
.sym 67501 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 67502 lm32_cpu.mc_arithmetic.state[2]
.sym 67503 $abc$42206$n4141_1
.sym 67511 lm32_cpu.mc_arithmetic.t[32]
.sym 67512 lm32_cpu.mc_arithmetic.state[1]
.sym 67513 lm32_cpu.mc_arithmetic.t[24]
.sym 67516 lm32_cpu.mc_arithmetic.p[23]
.sym 67517 lm32_cpu.mc_arithmetic.state[2]
.sym 67518 $abc$42206$n4097_1
.sym 67519 $abc$42206$n4746
.sym 67520 lm32_cpu.mc_arithmetic.p[0]
.sym 67521 $abc$42206$n4096_1
.sym 67522 sram_bus_dat_w[0]
.sym 67523 lm32_cpu.mc_arithmetic.b[0]
.sym 67524 sram_bus_dat_w[7]
.sym 67528 $abc$42206$n7618
.sym 67530 $abc$42206$n4710
.sym 67531 $abc$42206$n4756
.sym 67536 sram_bus_dat_w[3]
.sym 67538 $abc$42206$n4044_1
.sym 67540 lm32_cpu.mc_arithmetic.p[18]
.sym 67543 lm32_cpu.mc_arithmetic.state[1]
.sym 67544 lm32_cpu.mc_arithmetic.state[2]
.sym 67545 $abc$42206$n4096_1
.sym 67546 $abc$42206$n4097_1
.sym 67549 $abc$42206$n4044_1
.sym 67550 lm32_cpu.mc_arithmetic.b[0]
.sym 67551 $abc$42206$n4756
.sym 67552 lm32_cpu.mc_arithmetic.p[23]
.sym 67555 lm32_cpu.mc_arithmetic.b[0]
.sym 67556 lm32_cpu.mc_arithmetic.p[0]
.sym 67557 $abc$42206$n4710
.sym 67558 $abc$42206$n4044_1
.sym 67561 lm32_cpu.mc_arithmetic.p[18]
.sym 67562 lm32_cpu.mc_arithmetic.b[0]
.sym 67563 $abc$42206$n4044_1
.sym 67564 $abc$42206$n4746
.sym 67568 sram_bus_dat_w[0]
.sym 67573 sram_bus_dat_w[3]
.sym 67579 lm32_cpu.mc_arithmetic.p[23]
.sym 67580 lm32_cpu.mc_arithmetic.t[32]
.sym 67582 lm32_cpu.mc_arithmetic.t[24]
.sym 67587 sram_bus_dat_w[7]
.sym 67589 $abc$42206$n7618
.sym 67590 sys_clk_$glb_clk
.sym 67592 $abc$42206$n4056_1
.sym 67593 $abc$42206$n4068_1
.sym 67594 $abc$42206$n4139_1
.sym 67595 lm32_cpu.mc_arithmetic.p[24]
.sym 67597 lm32_cpu.mc_arithmetic.p[7]
.sym 67598 $abc$42206$n4048
.sym 67599 $abc$42206$n4140_1
.sym 67604 $abc$42206$n4097_1
.sym 67605 lm32_cpu.mc_arithmetic.p[18]
.sym 67606 lm32_cpu.mc_arithmetic.p[20]
.sym 67607 sys_rst
.sym 67608 $abc$42206$n4092_1
.sym 67609 lm32_cpu.mc_arithmetic.p[20]
.sym 67610 $abc$42206$n4167_1
.sym 67611 lm32_cpu.mc_arithmetic.b[0]
.sym 67612 sram_bus_dat_w[7]
.sym 67613 csrbank2_reload1_w[5]
.sym 67614 $abc$42206$n6886
.sym 67615 basesoc_uart_phy_tx_busy
.sym 67616 csrbank2_reload0_w[0]
.sym 67618 $abc$42206$n4678_1
.sym 67619 storage[15][1]
.sym 67624 storage[3][2]
.sym 67625 csrbank4_tuning_word3_w[6]
.sym 67626 lm32_cpu.mc_arithmetic.a[17]
.sym 67627 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 67633 $abc$42206$n4758
.sym 67634 lm32_cpu.mc_arithmetic.state[2]
.sym 67639 $abc$42206$n4073
.sym 67644 $abc$42206$n7618
.sym 67650 $abc$42206$n4044_1
.sym 67651 $abc$42206$n4072
.sym 67652 lm32_cpu.mc_arithmetic.b[0]
.sym 67655 $abc$42206$n3304_1
.sym 67656 lm32_cpu.mc_arithmetic.state[1]
.sym 67659 sram_bus_dat_w[1]
.sym 67660 lm32_cpu.mc_arithmetic.p[24]
.sym 67672 lm32_cpu.mc_arithmetic.state[1]
.sym 67673 $abc$42206$n4072
.sym 67674 lm32_cpu.mc_arithmetic.state[2]
.sym 67675 $abc$42206$n4073
.sym 67678 lm32_cpu.mc_arithmetic.p[24]
.sym 67679 $abc$42206$n4044_1
.sym 67680 $abc$42206$n4758
.sym 67681 lm32_cpu.mc_arithmetic.b[0]
.sym 67686 sram_bus_dat_w[1]
.sym 67697 $abc$42206$n3304_1
.sym 67704 lm32_cpu.mc_arithmetic.p[24]
.sym 67712 $abc$42206$n7618
.sym 67713 sys_clk_$glb_clk
.sym 67715 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 67717 $abc$42206$n4052
.sym 67718 $abc$42206$n2091
.sym 67721 $abc$42206$n6293_1
.sym 67727 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 67728 $abc$42206$n4048
.sym 67729 $PACKER_VCC_NET_$glb_clk
.sym 67730 lm32_cpu.mc_arithmetic.t[32]
.sym 67731 lm32_cpu.mc_arithmetic.p[30]
.sym 67732 $abc$42206$n3222_1_$glb_clk
.sym 67734 $abc$42206$n6335_1
.sym 67735 $abc$42206$n3285_1
.sym 67736 csrbank2_reload3_w[5]
.sym 67737 $abc$42206$n5957
.sym 67739 $abc$42206$n4710
.sym 67742 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67759 spiflash_counter[1]
.sym 67765 storage[11][2]
.sym 67767 storage[7][1]
.sym 67769 $abc$42206$n4613
.sym 67770 sys_rst
.sym 67771 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67773 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 67775 $abc$42206$n6304
.sym 67778 $abc$42206$n4678_1
.sym 67779 storage[15][1]
.sym 67783 $abc$42206$n2372
.sym 67784 storage[3][2]
.sym 67787 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 67790 sys_rst
.sym 67791 $abc$42206$n4613
.sym 67801 $abc$42206$n4613
.sym 67802 sys_rst
.sym 67803 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67807 spiflash_counter[1]
.sym 67808 $abc$42206$n4678_1
.sym 67813 storage[7][1]
.sym 67814 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 67815 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 67816 storage[15][1]
.sym 67825 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 67826 storage[3][2]
.sym 67827 storage[11][2]
.sym 67828 $abc$42206$n6304
.sym 67835 $abc$42206$n2372
.sym 67836 sys_clk_$glb_clk
.sym 67837 sys_rst_$glb_sr
.sym 67842 csrbank4_tuning_word3_w[6]
.sym 67843 csrbank4_tuning_word3_w[7]
.sym 67845 csrbank4_tuning_word3_w[3]
.sym 67847 storage[11][2]
.sym 67849 basesoc_uart_phy_tx_reg[3]
.sym 67851 lm32_cpu.mc_arithmetic.p[29]
.sym 67853 $abc$42206$n4044_1
.sym 67855 storage[11][1]
.sym 67858 sys_rst
.sym 67860 storage[10][5]
.sym 67863 csrbank4_tuning_word3_w[6]
.sym 67865 csrbank4_tuning_word3_w[7]
.sym 67872 lm32_cpu.mc_arithmetic.b[0]
.sym 67873 sram_bus_dat_w[3]
.sym 67879 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 67883 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 67890 $abc$42206$n2280
.sym 67898 $auto$alumacc.cc:474:replace_alu$3973.C[3]
.sym 67905 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 67906 $PACKER_VCC_NET_$glb_clk
.sym 67910 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67914 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67917 $auto$alumacc.cc:474:replace_alu$3973.C[2]
.sym 67919 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 67923 $nextpnr_ICESTORM_LC_17$I3
.sym 67925 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 67927 $auto$alumacc.cc:474:replace_alu$3973.C[2]
.sym 67933 $nextpnr_ICESTORM_LC_17$I3
.sym 67938 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 67939 $auto$alumacc.cc:474:replace_alu$3973.C[3]
.sym 67955 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 67957 $PACKER_VCC_NET_$glb_clk
.sym 67958 $abc$42206$n2280
.sym 67959 sys_clk_$glb_clk
.sym 67960 sys_rst_$glb_sr
.sym 67965 $abc$42206$n4973_1
.sym 67970 storage[7][1]
.sym 67971 spiflash_clk
.sym 67972 $abc$42206$n2280
.sym 67974 lm32_cpu.mc_arithmetic.a[29]
.sym 67977 sram_bus_dat_w[1]
.sym 67981 $abc$42206$n4710
.sym 67986 sram_bus_dat_w[6]
.sym 68062 spram_datain11[0]
.sym 68063 count[1]
.sym 68064 $PACKER_VCC_NET
.sym 68065 spram_bus_adr[7]
.sym 68066 $abc$42206$n6234
.sym 68067 spram_bus_adr[12]
.sym 68068 spram_datain01[3]
.sym 68077 lm32_cpu.operand_1_x[1]
.sym 68082 $abc$42206$n4911
.sym 68083 lm32_cpu.size_x[0]
.sym 68084 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 68094 spiflash_sr[14]
.sym 68104 $abc$42206$n3198_1
.sym 68106 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 68108 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 68114 $abc$42206$n7042
.sym 68117 sys_rst
.sym 68118 count[0]
.sym 68122 $PACKER_VCC_NET
.sym 68142 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 68149 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 68154 $PACKER_VCC_NET
.sym 68166 $abc$42206$n3198_1
.sym 68168 sys_rst
.sym 68169 count[0]
.sym 68182 $abc$42206$n7042
.sym 68183 sys_clk_$glb_clk
.sym 68190 $abc$42206$n5230_1
.sym 68191 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 68193 lm32_cpu.size_x[1]
.sym 68195 $abc$42206$n4193_1
.sym 68196 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 68197 spram_datain11[9]
.sym 68200 lm32_cpu.operand_1_x[23]
.sym 68201 spram_bus_adr[9]
.sym 68202 storage_1[1][5]
.sym 68203 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 68205 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 68206 spram_datain01[3]
.sym 68209 spram_bus_adr[6]
.sym 68210 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 68211 spram_bus_adr[7]
.sym 68212 spram_bus_adr[5]
.sym 68214 spiflash_sr[13]
.sym 68217 $abc$42206$n5075_1
.sym 68220 $abc$42206$n5230_1
.sym 68224 storage_1[5][4]
.sym 68226 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68227 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68229 $PACKER_VCC_NET
.sym 68233 $abc$42206$n2384
.sym 68239 $abc$42206$n6207_1
.sym 68243 spram_bus_adr[3]
.sym 68244 spram_bus_adr[13]
.sym 68246 storage[5][3]
.sym 68248 spram_bus_adr[7]
.sym 68251 spram_bus_adr[3]
.sym 68252 spram_bus_adr[12]
.sym 68253 $abc$42206$n3200_1
.sym 68268 count[1]
.sym 68269 $abc$42206$n5586
.sym 68270 $abc$42206$n5588
.sym 68273 storage_1[7][0]
.sym 68274 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68276 $abc$42206$n5584
.sym 68278 count[4]
.sym 68281 count[3]
.sym 68282 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68284 $PACKER_VCC_NET
.sym 68285 count[2]
.sym 68288 storage_1[3][0]
.sym 68289 $abc$42206$n5610
.sym 68293 $abc$42206$n5602
.sym 68294 $abc$42206$n3198_1
.sym 68305 $abc$42206$n3198_1
.sym 68307 $abc$42206$n5610
.sym 68311 storage_1[3][0]
.sym 68312 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68313 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68314 storage_1[7][0]
.sym 68317 $abc$42206$n5584
.sym 68319 $abc$42206$n3198_1
.sym 68324 $abc$42206$n3198_1
.sym 68325 $abc$42206$n5588
.sym 68329 count[4]
.sym 68330 count[1]
.sym 68331 count[2]
.sym 68332 count[3]
.sym 68337 $abc$42206$n5602
.sym 68338 $abc$42206$n3198_1
.sym 68341 $abc$42206$n5586
.sym 68343 $abc$42206$n3198_1
.sym 68345 $PACKER_VCC_NET
.sym 68346 sys_clk_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68348 count[10]
.sym 68349 count[14]
.sym 68350 count[13]
.sym 68352 lm32_cpu.store_operand_x[22]
.sym 68353 count[12]
.sym 68355 count[9]
.sym 68356 spram_bus_adr[3]
.sym 68358 $abc$42206$n5010_1
.sym 68359 lm32_cpu.load_store_unit.store_data_x[12]
.sym 68360 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68361 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 68364 storage_1[7][2]
.sym 68366 $abc$42206$n5745_1
.sym 68367 lm32_cpu.size_x[0]
.sym 68368 spram_bus_adr[1]
.sym 68369 storage_1[7][0]
.sym 68371 lm32_cpu.operand_m[3]
.sym 68372 spiflash_sr[13]
.sym 68373 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 68375 storage_1[0][3]
.sym 68377 $abc$42206$n4193_1
.sym 68378 lm32_cpu.eba[22]
.sym 68379 $abc$42206$n3205_1
.sym 68380 storage[5][1]
.sym 68381 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 68382 $abc$42206$n7051
.sym 68383 $abc$42206$n5767_1
.sym 68390 count[15]
.sym 68391 $abc$42206$n82
.sym 68392 $abc$42206$n3204_1
.sym 68394 $abc$42206$n3202_1
.sym 68395 count[11]
.sym 68398 $abc$42206$n3203_1
.sym 68403 $abc$42206$n3205_1
.sym 68404 count[0]
.sym 68406 count[14]
.sym 68407 count[13]
.sym 68409 sram_bus_dat_w[3]
.sym 68410 sram_bus_dat_w[1]
.sym 68412 count[9]
.sym 68413 count[10]
.sym 68416 $abc$42206$n7054
.sym 68417 $abc$42206$n3201_1
.sym 68418 count[12]
.sym 68420 lm32_cpu.load_store_unit.store_data_x[12]
.sym 68423 sram_bus_dat_w[1]
.sym 68428 count[10]
.sym 68429 count[11]
.sym 68430 count[9]
.sym 68431 count[12]
.sym 68434 $abc$42206$n82
.sym 68435 $abc$42206$n3201_1
.sym 68436 count[0]
.sym 68437 $abc$42206$n3205_1
.sym 68441 lm32_cpu.load_store_unit.store_data_x[12]
.sym 68446 $abc$42206$n3203_1
.sym 68447 $abc$42206$n3202_1
.sym 68449 $abc$42206$n3204_1
.sym 68452 count[14]
.sym 68454 count[15]
.sym 68455 count[13]
.sym 68467 sram_bus_dat_w[3]
.sym 68468 $abc$42206$n7054
.sym 68469 sys_clk_$glb_clk
.sym 68471 spiflash_sr[19]
.sym 68472 spiflash_sr[24]
.sym 68473 spiflash_sr[15]
.sym 68474 spiflash_sr[23]
.sym 68475 spiflash_sr[9]
.sym 68476 spiflash_sr[12]
.sym 68477 spiflash_sr[13]
.sym 68478 spiflash_sr[18]
.sym 68481 lm32_cpu.logic_op_x[1]
.sym 68482 lm32_cpu.logic_op_x[2]
.sym 68484 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 68486 $abc$42206$n2056
.sym 68487 spram_bus_adr[11]
.sym 68488 lm32_cpu.size_d[0]
.sym 68490 $abc$42206$n5600
.sym 68492 lm32_cpu.operand_1_x[26]
.sym 68494 $abc$42206$n5604
.sym 68495 sram_bus_dat_w[3]
.sym 68496 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 68497 lm32_cpu.logic_op_x[1]
.sym 68498 $abc$42206$n7037
.sym 68499 $abc$42206$n5230_1
.sym 68500 $abc$42206$n5075_1
.sym 68501 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68502 $abc$42206$n7054
.sym 68503 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68504 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 68505 lm32_cpu.size_x[0]
.sym 68506 lm32_cpu.operand_1_x[14]
.sym 68513 $abc$42206$n5244_1
.sym 68514 storage_1[4][3]
.sym 68519 lm32_cpu.store_operand_x[16]
.sym 68520 spiflash_sr[22]
.sym 68521 $abc$42206$n5755_1
.sym 68522 $abc$42206$n3200_1
.sym 68523 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68526 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 68527 slave_sel_r[1]
.sym 68530 $abc$42206$n7040
.sym 68533 $abc$42206$n6226
.sym 68534 spiflash_sr[17]
.sym 68535 storage_1[0][3]
.sym 68537 $abc$42206$n7040
.sym 68540 $abc$42206$n5745_1
.sym 68546 $abc$42206$n5244_1
.sym 68551 $abc$42206$n3200_1
.sym 68552 $abc$42206$n5755_1
.sym 68553 spiflash_sr[22]
.sym 68554 slave_sel_r[1]
.sym 68557 $abc$42206$n7040
.sym 68563 $abc$42206$n3200_1
.sym 68564 spiflash_sr[17]
.sym 68565 $abc$42206$n5745_1
.sym 68566 slave_sel_r[1]
.sym 68569 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68570 storage_1[0][3]
.sym 68571 storage_1[4][3]
.sym 68572 $abc$42206$n6226
.sym 68575 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 68589 lm32_cpu.store_operand_x[16]
.sym 68591 $abc$42206$n7040
.sym 68592 sys_clk_$glb_clk
.sym 68594 lm32_cpu.size_x[0]
.sym 68596 $abc$42206$n5301
.sym 68597 lm32_cpu.interrupt_unit.csr[0]
.sym 68599 storage_1[2][5]
.sym 68600 lm32_cpu.pc_x[28]
.sym 68601 $abc$42206$n5302
.sym 68602 spiflash_sr[22]
.sym 68603 $abc$42206$n5244_1
.sym 68604 $abc$42206$n3428
.sym 68605 lm32_cpu.logic_op_x[3]
.sym 68606 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 68607 $abc$42206$n5755_1
.sym 68608 lm32_cpu.load_store_unit.store_data_m[25]
.sym 68609 spiflash_sr[23]
.sym 68610 storage_1[4][3]
.sym 68611 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68612 spiflash_sr[14]
.sym 68614 shared_dat_r[17]
.sym 68615 spiflash_sr[24]
.sym 68616 storage_1[0][0]
.sym 68617 $abc$42206$n3200_1
.sym 68619 $abc$42206$n6226
.sym 68620 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 68621 lm32_cpu.x_result_sel_mc_arith_x
.sym 68622 lm32_cpu.interrupt_unit.eie
.sym 68623 lm32_cpu.x_result_sel_sext_x
.sym 68624 lm32_cpu.x_result_sel_add_x
.sym 68625 lm32_cpu.logic_op_x[1]
.sym 68626 $abc$42206$n5054_1
.sym 68627 lm32_cpu.logic_op_x[3]
.sym 68636 slave_sel_r[1]
.sym 68637 $abc$42206$n7013
.sym 68640 lm32_cpu.size_x[0]
.sym 68641 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68643 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 68646 storage_1[0][1]
.sym 68656 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 68659 storage_1[4][1]
.sym 68661 lm32_cpu.operand_1_x[23]
.sym 68663 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68664 $abc$42206$n7042
.sym 68671 lm32_cpu.operand_1_x[23]
.sym 68680 $abc$42206$n7042
.sym 68686 lm32_cpu.size_x[0]
.sym 68692 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68693 storage_1[4][1]
.sym 68694 storage_1[0][1]
.sym 68695 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68700 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 68705 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 68712 slave_sel_r[1]
.sym 68714 $abc$42206$n7013
.sym 68715 sys_clk_$glb_clk
.sym 68717 lm32_cpu.instruction_unit.instruction_d[10]
.sym 68718 lm32_cpu.store_operand_x[30]
.sym 68719 storage_1[2][2]
.sym 68720 $abc$42206$n7053
.sym 68722 $abc$42206$n5297
.sym 68723 $abc$42206$n5881_1
.sym 68728 $abc$42206$n5009_1
.sym 68730 slave_sel_r[1]
.sym 68731 grant
.sym 68732 storage_1[0][1]
.sym 68734 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 68735 $abc$42206$n7042
.sym 68736 shared_dat_r[17]
.sym 68737 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 68738 storage_1[7][3]
.sym 68739 storage_1[6][7]
.sym 68741 $abc$42206$n7049
.sym 68742 lm32_cpu.instruction_unit.instruction_d[10]
.sym 68743 lm32_cpu.size_x[0]
.sym 68744 $abc$42206$n3509_1
.sym 68745 $abc$42206$n7051
.sym 68746 lm32_cpu.logic_op_x[2]
.sym 68747 lm32_cpu.x_result_sel_mc_arith_x
.sym 68748 $abc$42206$n7049
.sym 68749 lm32_cpu.x_result_sel_sext_x
.sym 68750 lm32_cpu.size_x[0]
.sym 68751 lm32_cpu.logic_op_x[1]
.sym 68752 lm32_cpu.x_result_sel_add_x
.sym 68761 lm32_cpu.size_d[1]
.sym 68770 lm32_cpu.size_d[0]
.sym 68771 $abc$42206$n5898_1
.sym 68779 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 68780 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 68781 lm32_cpu.x_result_sel_mc_arith_d
.sym 68788 lm32_cpu.logic_op_d[3]
.sym 68789 lm32_cpu.x_result_sel_sext_d
.sym 68793 lm32_cpu.x_result_sel_sext_d
.sym 68797 lm32_cpu.size_d[1]
.sym 68806 lm32_cpu.logic_op_d[3]
.sym 68809 lm32_cpu.size_d[1]
.sym 68815 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 68816 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 68817 $abc$42206$n5898_1
.sym 68821 lm32_cpu.size_d[0]
.sym 68827 $abc$42206$n5898_1
.sym 68829 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 68830 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 68835 lm32_cpu.x_result_sel_mc_arith_d
.sym 68837 $abc$42206$n2400_$glb_ce
.sym 68838 sys_clk_$glb_clk
.sym 68839 lm32_cpu.rst_i_$glb_sr
.sym 68840 lm32_cpu.eba[3]
.sym 68842 $abc$42206$n6119_1
.sym 68843 $abc$42206$n7026
.sym 68844 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 68845 $abc$42206$n6118_1
.sym 68846 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 68847 spram_bus_adr[10]
.sym 68848 $abc$42206$n7049
.sym 68850 lm32_cpu.x_result_sel_add_x
.sym 68851 storage[1][7]
.sym 68852 lm32_cpu.x_result_sel_sext_x
.sym 68853 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 68854 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68855 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 68856 lm32_cpu.logic_op_x[1]
.sym 68857 $abc$42206$n7040
.sym 68858 lm32_cpu.logic_op_x[3]
.sym 68859 spram_wren1
.sym 68861 $abc$42206$n7042
.sym 68862 lm32_cpu.x_result_sel_csr_x
.sym 68863 storage_1[2][2]
.sym 68864 shared_dat_r[21]
.sym 68865 lm32_cpu.logic_op_x[3]
.sym 68866 $abc$42206$n4193_1
.sym 68867 lm32_cpu.eba[9]
.sym 68869 $abc$42206$n6077_1
.sym 68870 lm32_cpu.eba[5]
.sym 68871 $abc$42206$n5767_1
.sym 68872 lm32_cpu.logic_op_x[2]
.sym 68873 $abc$42206$n7051
.sym 68874 lm32_cpu.eba[22]
.sym 68875 lm32_cpu.x_result_sel_mc_arith_x
.sym 68882 lm32_cpu.size_d[0]
.sym 68883 lm32_cpu.condition_x[0]
.sym 68884 lm32_cpu.condition_x[1]
.sym 68887 lm32_cpu.condition_x[2]
.sym 68893 $abc$42206$n5011
.sym 68895 lm32_cpu.interrupt_unit.im[5]
.sym 68896 lm32_cpu.sign_extend_d
.sym 68898 $abc$42206$n5054_1
.sym 68900 lm32_cpu.x_result_sel_add_d
.sym 68906 $abc$42206$n3430
.sym 68911 $abc$42206$n3431
.sym 68912 lm32_cpu.cc[5]
.sym 68916 lm32_cpu.sign_extend_d
.sym 68920 $abc$42206$n5054_1
.sym 68921 lm32_cpu.condition_x[2]
.sym 68922 $abc$42206$n5011
.sym 68923 lm32_cpu.condition_x[0]
.sym 68927 lm32_cpu.size_d[0]
.sym 68932 lm32_cpu.x_result_sel_add_d
.sym 68938 lm32_cpu.condition_x[0]
.sym 68939 $abc$42206$n5011
.sym 68940 lm32_cpu.condition_x[2]
.sym 68941 lm32_cpu.condition_x[1]
.sym 68944 $abc$42206$n3431
.sym 68945 $abc$42206$n3430
.sym 68946 lm32_cpu.interrupt_unit.im[5]
.sym 68947 lm32_cpu.cc[5]
.sym 68952 lm32_cpu.sign_extend_d
.sym 68956 lm32_cpu.condition_x[1]
.sym 68957 lm32_cpu.condition_x[2]
.sym 68958 $abc$42206$n5011
.sym 68959 lm32_cpu.condition_x[0]
.sym 68960 $abc$42206$n2400_$glb_ce
.sym 68961 sys_clk_$glb_clk
.sym 68962 lm32_cpu.rst_i_$glb_sr
.sym 68963 $abc$42206$n6176_1
.sym 68964 lm32_cpu.interrupt_unit.im[4]
.sym 68965 $abc$42206$n6175_1
.sym 68966 $abc$42206$n6140_1
.sym 68967 $abc$42206$n6177_1
.sym 68968 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 68969 $abc$42206$n3953_1
.sym 68970 lm32_cpu.interrupt_unit.im[14]
.sym 68973 $abc$42206$n6073_1
.sym 68974 lm32_cpu.mc_result_x[2]
.sym 68975 lm32_cpu.logic_op_x[2]
.sym 68976 lm32_cpu.logic_op_x[0]
.sym 68977 spram_bus_adr[2]
.sym 68978 $abc$42206$n3934_1
.sym 68979 $abc$42206$n6117_1
.sym 68980 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 68981 storage_1[12][5]
.sym 68982 lm32_cpu.x_result_sel_sext_x
.sym 68983 lm32_cpu.x_result_sel_add_x
.sym 68984 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 68985 $abc$42206$n3431
.sym 68986 $abc$42206$n6119_1
.sym 68987 lm32_cpu.load_store_unit.store_data_m[31]
.sym 68988 $abc$42206$n3752
.sym 68989 $abc$42206$n7054
.sym 68990 lm32_cpu.x_result_sel_add_x
.sym 68991 sram_bus_dat_w[3]
.sym 68992 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 68993 $abc$42206$n5844
.sym 68995 lm32_cpu.size_x[0]
.sym 68996 lm32_cpu.sexth_result_x[10]
.sym 68997 lm32_cpu.logic_op_x[1]
.sym 68998 lm32_cpu.x_result_sel_csr_x
.sym 69004 $abc$42206$n4511
.sym 69005 $abc$42206$n3812
.sym 69007 lm32_cpu.x_result_sel_add_x
.sym 69008 $abc$42206$n3941
.sym 69010 lm32_cpu.x_result_sel_csr_x
.sym 69011 lm32_cpu.cc[6]
.sym 69012 $abc$42206$n3921
.sym 69013 $abc$42206$n3430
.sym 69014 $abc$42206$n3509_1
.sym 69016 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 69017 $abc$42206$n3940_1
.sym 69018 $abc$42206$n3431
.sym 69019 $abc$42206$n3939_1
.sym 69020 $abc$42206$n3432
.sym 69021 lm32_cpu.interrupt_unit.im[4]
.sym 69022 $abc$42206$n2035
.sym 69023 lm32_cpu.operand_1_x[1]
.sym 69024 $abc$42206$n3998
.sym 69025 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 69027 lm32_cpu.interrupt_unit.im[14]
.sym 69028 $abc$42206$n3934_1
.sym 69029 $abc$42206$n3431
.sym 69030 lm32_cpu.eba[5]
.sym 69031 $abc$42206$n6140_1
.sym 69037 lm32_cpu.x_result_sel_csr_x
.sym 69038 $abc$42206$n3812
.sym 69039 $abc$42206$n6140_1
.sym 69043 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 69044 $abc$42206$n3431
.sym 69045 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 69046 $abc$42206$n3998
.sym 69049 $abc$42206$n3939_1
.sym 69050 $abc$42206$n3934_1
.sym 69051 $abc$42206$n3941
.sym 69052 lm32_cpu.x_result_sel_add_x
.sym 69055 lm32_cpu.operand_1_x[1]
.sym 69056 $abc$42206$n4511
.sym 69057 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 69062 lm32_cpu.interrupt_unit.im[4]
.sym 69063 lm32_cpu.x_result_sel_csr_x
.sym 69064 $abc$42206$n3431
.sym 69067 lm32_cpu.cc[6]
.sym 69069 $abc$42206$n3921
.sym 69070 $abc$42206$n3430
.sym 69073 $abc$42206$n3432
.sym 69074 lm32_cpu.interrupt_unit.im[14]
.sym 69075 $abc$42206$n3431
.sym 69076 lm32_cpu.eba[5]
.sym 69079 $abc$42206$n3509_1
.sym 69080 $abc$42206$n3940_1
.sym 69083 $abc$42206$n2035
.sym 69084 sys_clk_$glb_clk
.sym 69085 lm32_cpu.rst_i_$glb_sr
.sym 69086 $abc$42206$n6168_1
.sym 69087 lm32_cpu.sexth_result_x[2]
.sym 69088 $abc$42206$n6154_1
.sym 69089 lm32_cpu.operand_1_x[2]
.sym 69090 lm32_cpu.operand_1_x[7]
.sym 69091 $abc$42206$n6155_1
.sym 69092 lm32_cpu.operand_1_x[4]
.sym 69093 lm32_cpu.sexth_result_x[9]
.sym 69096 lm32_cpu.mc_result_x[17]
.sym 69099 $abc$42206$n7010
.sym 69100 $abc$42206$n3920
.sym 69101 lm32_cpu.sexth_result_x[4]
.sym 69102 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 69103 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 69104 $abc$42206$n4035_1
.sym 69105 lm32_cpu.x_result_sel_add_x
.sym 69106 lm32_cpu.adder_op_x_n
.sym 69107 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 69108 lm32_cpu.logic_op_x[0]
.sym 69109 $abc$42206$n7010
.sym 69110 lm32_cpu.cc[11]
.sym 69111 lm32_cpu.operand_1_x[7]
.sym 69112 lm32_cpu.x_result_sel_add_x
.sym 69113 lm32_cpu.interrupt_unit.eie
.sym 69114 lm32_cpu.mc_result_x[0]
.sym 69115 spiflash_sr[20]
.sym 69116 lm32_cpu.x_result_sel_sext_x
.sym 69117 $abc$42206$n2056
.sym 69118 lm32_cpu.read_idx_0_d[0]
.sym 69119 $abc$42206$n3423
.sym 69120 lm32_cpu.logic_op_x[3]
.sym 69121 lm32_cpu.x_result_sel_mc_arith_x
.sym 69128 lm32_cpu.cc[11]
.sym 69130 lm32_cpu.operand_1_x[2]
.sym 69131 $abc$42206$n3750
.sym 69132 lm32_cpu.x_result_sel_sext_x
.sym 69134 $abc$42206$n6179_1
.sym 69135 $abc$42206$n6180_1
.sym 69138 lm32_cpu.x_result_sel_mc_arith_x
.sym 69141 $abc$42206$n3751
.sym 69142 lm32_cpu.sexth_result_x[2]
.sym 69143 lm32_cpu.x_result_sel_add_x
.sym 69144 $abc$42206$n3430
.sym 69145 $abc$42206$n2056
.sym 69146 $abc$42206$n6119_1
.sym 69147 lm32_cpu.mc_result_x[2]
.sym 69148 $abc$42206$n3752
.sym 69149 lm32_cpu.sexth_result_x[7]
.sym 69151 $abc$42206$n6168_1
.sym 69152 lm32_cpu.cc[14]
.sym 69153 lm32_cpu.operand_1_x[10]
.sym 69154 $abc$42206$n3818
.sym 69158 lm32_cpu.x_result_sel_csr_x
.sym 69160 lm32_cpu.x_result_sel_mc_arith_x
.sym 69161 lm32_cpu.x_result_sel_sext_x
.sym 69162 lm32_cpu.mc_result_x[2]
.sym 69163 $abc$42206$n6179_1
.sym 69168 lm32_cpu.operand_1_x[10]
.sym 69175 lm32_cpu.operand_1_x[2]
.sym 69178 $abc$42206$n3752
.sym 69179 lm32_cpu.x_result_sel_add_x
.sym 69180 $abc$42206$n6119_1
.sym 69181 $abc$42206$n3750
.sym 69184 lm32_cpu.x_result_sel_csr_x
.sym 69185 $abc$42206$n3751
.sym 69186 lm32_cpu.cc[14]
.sym 69187 $abc$42206$n3430
.sym 69190 $abc$42206$n6168_1
.sym 69191 lm32_cpu.sexth_result_x[7]
.sym 69192 lm32_cpu.x_result_sel_sext_x
.sym 69193 lm32_cpu.x_result_sel_csr_x
.sym 69196 lm32_cpu.sexth_result_x[2]
.sym 69197 lm32_cpu.x_result_sel_sext_x
.sym 69198 lm32_cpu.x_result_sel_csr_x
.sym 69199 $abc$42206$n6180_1
.sym 69202 lm32_cpu.cc[11]
.sym 69203 lm32_cpu.x_result_sel_csr_x
.sym 69204 $abc$42206$n3430
.sym 69205 $abc$42206$n3818
.sym 69206 $abc$42206$n2056
.sym 69207 sys_clk_$glb_clk
.sym 69208 lm32_cpu.rst_i_$glb_sr
.sym 69209 $abc$42206$n3819_1
.sym 69210 $abc$42206$n3775_1
.sym 69211 $abc$42206$n6148_1
.sym 69212 $abc$42206$n7391
.sym 69213 $abc$42206$n6156_1
.sym 69214 lm32_cpu.eba[3]
.sym 69215 $abc$42206$n3853_1
.sym 69216 $abc$42206$n7359
.sym 69219 lm32_cpu.mc_arithmetic.a[5]
.sym 69220 lm32_cpu.operand_1_x[1]
.sym 69221 $abc$42206$n3431
.sym 69222 lm32_cpu.operand_1_x[4]
.sym 69223 sys_rst
.sym 69224 lm32_cpu.operand_1_x[2]
.sym 69225 $abc$42206$n2393
.sym 69226 $abc$42206$n2056
.sym 69228 lm32_cpu.load_store_unit.store_data_m[16]
.sym 69229 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 69230 lm32_cpu.sexth_result_x[2]
.sym 69231 lm32_cpu.logic_op_x[2]
.sym 69232 $abc$42206$n3423
.sym 69233 $abc$42206$n2079
.sym 69234 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 69235 lm32_cpu.sexth_result_x[7]
.sym 69236 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 69237 lm32_cpu.x_result_sel_sext_x
.sym 69238 lm32_cpu.logic_op_x[2]
.sym 69239 lm32_cpu.logic_op_x[1]
.sym 69240 $abc$42206$n3818
.sym 69241 $abc$42206$n3998
.sym 69242 lm32_cpu.size_x[0]
.sym 69243 $abc$42206$n3432
.sym 69244 lm32_cpu.x_result_sel_mc_arith_x
.sym 69250 $abc$42206$n6141_1
.sym 69251 $abc$42206$n3423
.sym 69252 $abc$42206$n7606
.sym 69254 $abc$42206$n3432
.sym 69255 lm32_cpu.x_result_sel_csr_x
.sym 69256 $abc$42206$n3796
.sym 69257 $abc$42206$n3817_1
.sym 69258 lm32_cpu.x_result_sel_sext_x
.sym 69259 lm32_cpu.interrupt_unit.im[1]
.sym 69261 lm32_cpu.sexth_result_x[12]
.sym 69263 $abc$42206$n3431
.sym 69266 lm32_cpu.sexth_result_x[10]
.sym 69267 $abc$42206$n3998
.sym 69268 lm32_cpu.x_result_sel_csr_x
.sym 69271 lm32_cpu.eba[3]
.sym 69272 lm32_cpu.x_result_sel_add_x
.sym 69273 lm32_cpu.interrupt_unit.eie
.sym 69274 $abc$42206$n3819_1
.sym 69276 $abc$42206$n6148_1
.sym 69277 lm32_cpu.sexth_result_x[7]
.sym 69279 $abc$42206$n3833_1
.sym 69280 sram_bus_dat_w[7]
.sym 69281 sram_bus_dat_w[6]
.sym 69284 sram_bus_dat_w[7]
.sym 69292 sram_bus_dat_w[6]
.sym 69295 $abc$42206$n6141_1
.sym 69296 $abc$42206$n3817_1
.sym 69297 lm32_cpu.x_result_sel_add_x
.sym 69298 $abc$42206$n3819_1
.sym 69301 lm32_cpu.x_result_sel_csr_x
.sym 69302 $abc$42206$n3432
.sym 69303 lm32_cpu.eba[3]
.sym 69304 $abc$42206$n3796
.sym 69307 $abc$42206$n3431
.sym 69308 $abc$42206$n3998
.sym 69309 lm32_cpu.interrupt_unit.im[1]
.sym 69310 lm32_cpu.interrupt_unit.eie
.sym 69313 lm32_cpu.x_result_sel_sext_x
.sym 69314 lm32_cpu.sexth_result_x[10]
.sym 69315 $abc$42206$n3423
.sym 69316 lm32_cpu.sexth_result_x[7]
.sym 69319 lm32_cpu.sexth_result_x[12]
.sym 69320 $abc$42206$n3423
.sym 69321 lm32_cpu.sexth_result_x[7]
.sym 69322 lm32_cpu.x_result_sel_sext_x
.sym 69326 lm32_cpu.x_result_sel_csr_x
.sym 69327 $abc$42206$n6148_1
.sym 69328 $abc$42206$n3833_1
.sym 69329 $abc$42206$n7606
.sym 69330 sys_clk_$glb_clk
.sym 69332 $abc$42206$n3422
.sym 69333 $abc$42206$n3636
.sym 69334 lm32_cpu.eba[11]
.sym 69335 lm32_cpu.eba[8]
.sym 69336 lm32_cpu.eba[7]
.sym 69337 lm32_cpu.eba[9]
.sym 69338 lm32_cpu.eba[20]
.sym 69339 lm32_cpu.eba[22]
.sym 69342 $abc$42206$n3386_1
.sym 69343 lm32_cpu.mc_arithmetic.a[7]
.sym 69344 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 69345 $abc$42206$n3853_1
.sym 69346 lm32_cpu.size_x[0]
.sym 69347 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69348 $abc$42206$n7606
.sym 69349 $abc$42206$n7359
.sym 69350 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 69351 lm32_cpu.adder_op_x_n
.sym 69353 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 69354 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69355 lm32_cpu.operand_1_x[15]
.sym 69356 lm32_cpu.x_result_sel_mc_arith_x
.sym 69357 lm32_cpu.logic_op_x[3]
.sym 69358 $abc$42206$n4193_1
.sym 69359 lm32_cpu.eba[9]
.sym 69361 $abc$42206$n6077_1
.sym 69362 $abc$42206$n2395
.sym 69363 lm32_cpu.eba[22]
.sym 69364 lm32_cpu.logic_op_x[2]
.sym 69365 lm32_cpu.operand_1_x[1]
.sym 69366 $abc$42206$n6064_1
.sym 69367 sram_bus_dat_w[6]
.sym 69373 lm32_cpu.x_result_sel_add_x
.sym 69374 $abc$42206$n6133_1
.sym 69375 lm32_cpu.cc[31]
.sym 69376 $abc$42206$n3795_1
.sym 69377 lm32_cpu.x_result_sel_csr_x
.sym 69380 lm32_cpu.interrupt_unit.im[12]
.sym 69381 $abc$42206$n3431
.sym 69382 $abc$42206$n3797_1
.sym 69384 $abc$42206$n3430
.sym 69385 $abc$42206$n3432
.sym 69387 $abc$42206$n3790
.sym 69389 lm32_cpu.cc[12]
.sym 69392 lm32_cpu.interrupt_unit.im[31]
.sym 69396 lm32_cpu.operand_1_x[31]
.sym 69397 $abc$42206$n6134_1
.sym 69400 $abc$42206$n2056
.sym 69401 $abc$42206$n3429
.sym 69402 lm32_cpu.operand_1_x[12]
.sym 69403 lm32_cpu.operand_1_x[1]
.sym 69404 lm32_cpu.eba[22]
.sym 69407 $abc$42206$n6133_1
.sym 69408 lm32_cpu.x_result_sel_csr_x
.sym 69409 $abc$42206$n3790
.sym 69414 lm32_cpu.operand_1_x[1]
.sym 69418 lm32_cpu.x_result_sel_add_x
.sym 69419 $abc$42206$n6134_1
.sym 69420 $abc$42206$n3797_1
.sym 69421 $abc$42206$n3795_1
.sym 69426 lm32_cpu.operand_1_x[31]
.sym 69430 $abc$42206$n3430
.sym 69431 lm32_cpu.interrupt_unit.im[31]
.sym 69432 lm32_cpu.cc[31]
.sym 69433 $abc$42206$n3431
.sym 69436 $abc$42206$n3432
.sym 69437 lm32_cpu.x_result_sel_csr_x
.sym 69438 $abc$42206$n3429
.sym 69439 lm32_cpu.eba[22]
.sym 69442 $abc$42206$n3430
.sym 69443 lm32_cpu.interrupt_unit.im[12]
.sym 69444 lm32_cpu.cc[12]
.sym 69445 $abc$42206$n3431
.sym 69449 lm32_cpu.operand_1_x[12]
.sym 69452 $abc$42206$n2056
.sym 69453 sys_clk_$glb_clk
.sym 69454 lm32_cpu.rst_i_$glb_sr
.sym 69455 lm32_cpu.operand_1_x[17]
.sym 69456 lm32_cpu.operand_0_x[23]
.sym 69457 $abc$42206$n3618
.sym 69458 $abc$42206$n3635
.sym 69459 lm32_cpu.operand_1_x[14]
.sym 69460 lm32_cpu.sexth_result_x[7]
.sym 69461 lm32_cpu.operand_1_x[16]
.sym 69462 lm32_cpu.sexth_result_x[8]
.sym 69466 $abc$42206$n3437_1
.sym 69467 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 69468 lm32_cpu.interrupt_unit.csr[0]
.sym 69469 lm32_cpu.sexth_result_x[31]
.sym 69470 $abc$42206$n3454
.sym 69471 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 69473 lm32_cpu.pc_x[12]
.sym 69474 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 69476 lm32_cpu.operand_1_x[10]
.sym 69477 $abc$42206$n3431
.sym 69478 $abc$42206$n6133_1
.sym 69479 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 69480 lm32_cpu.sexth_result_x[10]
.sym 69481 lm32_cpu.size_x[0]
.sym 69482 lm32_cpu.operand_1_x[31]
.sym 69483 lm32_cpu.x_result_sel_add_x
.sym 69484 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69485 lm32_cpu.logic_op_x[1]
.sym 69486 lm32_cpu.x_result_sel_csr_x
.sym 69487 lm32_cpu.eba[20]
.sym 69488 lm32_cpu.operand_1_x[12]
.sym 69489 lm32_cpu.operand_1_x[1]
.sym 69490 lm32_cpu.operand_1_x[12]
.sym 69497 $abc$42206$n3421
.sym 69500 $abc$42206$n3582
.sym 69501 $abc$42206$n3431
.sym 69502 lm32_cpu.eba[14]
.sym 69503 lm32_cpu.interrupt_unit.im[23]
.sym 69504 $abc$42206$n3529_1
.sym 69505 $abc$42206$n3432
.sym 69506 $abc$42206$n3583_1
.sym 69507 $abc$42206$n2056
.sym 69508 $abc$42206$n3430
.sym 69509 $abc$42206$n3431
.sym 69510 lm32_cpu.x_result_sel_csr_x
.sym 69511 lm32_cpu.x_result_sel_add_x
.sym 69512 $abc$42206$n3421
.sym 69513 $abc$42206$n3581
.sym 69514 $abc$42206$n3580_1
.sym 69515 lm32_cpu.operand_1_x[23]
.sym 69516 lm32_cpu.cc[22]
.sym 69517 lm32_cpu.operand_1_x[18]
.sym 69518 $abc$42206$n3526
.sym 69519 lm32_cpu.eba[13]
.sym 69521 $abc$42206$n6077_1
.sym 69524 lm32_cpu.cc[18]
.sym 69525 lm32_cpu.interrupt_unit.im[18]
.sym 69526 $abc$42206$n6064_1
.sym 69529 $abc$42206$n3432
.sym 69530 $abc$42206$n3430
.sym 69531 lm32_cpu.cc[22]
.sym 69532 lm32_cpu.eba[13]
.sym 69535 $abc$42206$n3431
.sym 69536 $abc$42206$n3432
.sym 69537 lm32_cpu.interrupt_unit.im[23]
.sym 69538 lm32_cpu.eba[14]
.sym 69541 $abc$42206$n3582
.sym 69542 $abc$42206$n3581
.sym 69543 lm32_cpu.x_result_sel_add_x
.sym 69544 lm32_cpu.x_result_sel_csr_x
.sym 69547 $abc$42206$n3529_1
.sym 69548 $abc$42206$n3526
.sym 69549 $abc$42206$n6064_1
.sym 69550 $abc$42206$n3421
.sym 69553 $abc$42206$n3431
.sym 69554 lm32_cpu.cc[18]
.sym 69555 lm32_cpu.interrupt_unit.im[18]
.sym 69556 $abc$42206$n3430
.sym 69559 lm32_cpu.operand_1_x[18]
.sym 69565 $abc$42206$n6077_1
.sym 69566 $abc$42206$n3421
.sym 69567 $abc$42206$n3580_1
.sym 69568 $abc$42206$n3583_1
.sym 69573 lm32_cpu.operand_1_x[23]
.sym 69575 $abc$42206$n2056
.sym 69576 sys_clk_$glb_clk
.sym 69577 lm32_cpu.rst_i_$glb_sr
.sym 69578 $abc$42206$n3421
.sym 69579 $abc$42206$n3670
.sym 69580 $abc$42206$n6076_1
.sym 69581 $abc$42206$n6109_1
.sym 69582 $abc$42206$n6077_1
.sym 69583 $abc$42206$n3672
.sym 69584 storage_1[0][3]
.sym 69585 $abc$42206$n6108_1
.sym 69588 lm32_cpu.operand_0_x[31]
.sym 69589 lm32_cpu.mc_arithmetic.a[10]
.sym 69590 $abc$42206$n3599
.sym 69591 lm32_cpu.operand_1_x[16]
.sym 69592 $abc$42206$n3583_1
.sym 69593 lm32_cpu.operand_1_x[13]
.sym 69594 $abc$42206$n4020_1
.sym 69595 lm32_cpu.cc[20]
.sym 69596 $abc$42206$n3582
.sym 69597 lm32_cpu.operand_1_x[26]
.sym 69598 lm32_cpu.operand_1_x[27]
.sym 69599 lm32_cpu.operand_0_x[23]
.sym 69600 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 69601 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 69602 $abc$42206$n3433
.sym 69603 lm32_cpu.operand_1_x[18]
.sym 69604 $abc$42206$n3671
.sym 69605 $abc$42206$n3433
.sym 69606 lm32_cpu.mc_result_x[0]
.sym 69607 $abc$42206$n3671
.sym 69608 lm32_cpu.logic_op_x[3]
.sym 69609 lm32_cpu.x_result_sel_mc_arith_x
.sym 69610 lm32_cpu.mc_result_x[23]
.sym 69611 lm32_cpu.operand_0_x[18]
.sym 69613 lm32_cpu.operand_1_x[27]
.sym 69619 lm32_cpu.cc[29]
.sym 69620 $abc$42206$n3430
.sym 69621 $abc$42206$n3562_1
.sym 69624 lm32_cpu.interrupt_unit.im[30]
.sym 69626 $abc$42206$n3565_1
.sym 69627 $abc$42206$n3431
.sym 69628 $abc$42206$n3430
.sym 69629 $abc$42206$n3433
.sym 69630 $abc$42206$n3432
.sym 69634 $abc$42206$n3564
.sym 69635 $abc$42206$n3421
.sym 69637 $abc$42206$n5010_1
.sym 69638 $abc$42206$n3563_1
.sym 69639 lm32_cpu.cc[30]
.sym 69640 $abc$42206$n6073_1
.sym 69643 lm32_cpu.x_result_sel_add_x
.sym 69644 lm32_cpu.operand_1_x[31]
.sym 69645 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 69646 lm32_cpu.x_result_sel_csr_x
.sym 69647 lm32_cpu.eba[20]
.sym 69648 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 69649 lm32_cpu.operand_0_x[31]
.sym 69650 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 69652 $abc$42206$n3562_1
.sym 69653 $abc$42206$n3565_1
.sym 69654 $abc$42206$n3421
.sym 69655 $abc$42206$n6073_1
.sym 69658 $abc$42206$n3430
.sym 69659 lm32_cpu.cc[29]
.sym 69660 lm32_cpu.eba[20]
.sym 69661 $abc$42206$n3432
.sym 69664 lm32_cpu.x_result_sel_csr_x
.sym 69665 $abc$42206$n3563_1
.sym 69666 $abc$42206$n3564
.sym 69667 lm32_cpu.x_result_sel_add_x
.sym 69673 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 69676 $abc$42206$n5010_1
.sym 69677 lm32_cpu.operand_0_x[31]
.sym 69678 lm32_cpu.operand_1_x[31]
.sym 69679 $abc$42206$n3433
.sym 69682 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 69690 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 69694 lm32_cpu.interrupt_unit.im[30]
.sym 69695 $abc$42206$n3430
.sym 69696 $abc$42206$n3431
.sym 69697 lm32_cpu.cc[30]
.sym 69698 $abc$42206$n2400_$glb_ce
.sym 69699 sys_clk_$glb_clk
.sym 69700 lm32_cpu.rst_i_$glb_sr
.sym 69701 $abc$42206$n6058_1
.sym 69702 $abc$42206$n3616_1
.sym 69703 lm32_cpu.operand_0_x[19]
.sym 69704 lm32_cpu.operand_1_x[15]
.sym 69705 lm32_cpu.operand_0_x[29]
.sym 69706 lm32_cpu.operand_1_x[29]
.sym 69707 $abc$42206$n6110_1
.sym 69708 $abc$42206$n3652_1
.sym 69712 lm32_cpu.mc_arithmetic.a[13]
.sym 69713 lm32_cpu.x_result[25]
.sym 69714 lm32_cpu.x_result[18]
.sym 69715 lm32_cpu.operand_1_x[23]
.sym 69716 $abc$42206$n2056
.sym 69717 lm32_cpu.sexth_result_x[31]
.sym 69718 lm32_cpu.operand_1_x[19]
.sym 69719 $abc$42206$n3421
.sym 69720 $abc$42206$n3421
.sym 69721 lm32_cpu.operand_1_x[12]
.sym 69722 shared_dat_r[18]
.sym 69723 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 69724 $abc$42206$n3435_1
.sym 69725 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 69726 lm32_cpu.operand_1_x[1]
.sym 69727 lm32_cpu.logic_op_x[1]
.sym 69728 $abc$42206$n6100_1
.sym 69729 lm32_cpu.x_result_sel_sext_x
.sym 69730 lm32_cpu.logic_op_x[2]
.sym 69731 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 69732 lm32_cpu.x_result_sel_mc_arith_x
.sym 69733 lm32_cpu.operand_1_x[21]
.sym 69734 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 69736 lm32_cpu.eba[13]
.sym 69744 $abc$42206$n6100_1
.sym 69745 lm32_cpu.x_result_sel_sext_x
.sym 69747 $abc$42206$n6096_1
.sym 69748 lm32_cpu.logic_op_x[0]
.sym 69750 $abc$42206$n3421
.sym 69751 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 69752 $abc$42206$n3510_1
.sym 69753 $abc$42206$n6060_1
.sym 69755 $abc$42206$n6059_1
.sym 69757 lm32_cpu.mc_result_x[18]
.sym 69758 $abc$42206$n6095_1
.sym 69760 lm32_cpu.operand_0_x[18]
.sym 69761 lm32_cpu.logic_op_x[2]
.sym 69762 lm32_cpu.logic_op_x[3]
.sym 69763 lm32_cpu.mc_result_x[17]
.sym 69764 $abc$42206$n3507_1
.sym 69766 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69767 lm32_cpu.x_result_sel_add_x
.sym 69768 lm32_cpu.logic_op_x[1]
.sym 69769 lm32_cpu.x_result_sel_mc_arith_x
.sym 69772 lm32_cpu.operand_1_x[18]
.sym 69775 lm32_cpu.operand_0_x[18]
.sym 69776 lm32_cpu.operand_1_x[18]
.sym 69777 lm32_cpu.logic_op_x[3]
.sym 69778 lm32_cpu.logic_op_x[2]
.sym 69781 lm32_cpu.x_result_sel_sext_x
.sym 69782 lm32_cpu.x_result_sel_mc_arith_x
.sym 69783 $abc$42206$n6096_1
.sym 69784 lm32_cpu.mc_result_x[18]
.sym 69790 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69794 $abc$42206$n3507_1
.sym 69795 $abc$42206$n3421
.sym 69796 $abc$42206$n6059_1
.sym 69799 lm32_cpu.x_result_sel_add_x
.sym 69800 $abc$42206$n3510_1
.sym 69801 $abc$42206$n6060_1
.sym 69805 lm32_cpu.operand_1_x[18]
.sym 69806 lm32_cpu.logic_op_x[0]
.sym 69807 lm32_cpu.logic_op_x[1]
.sym 69808 $abc$42206$n6095_1
.sym 69813 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 69817 lm32_cpu.x_result_sel_sext_x
.sym 69818 lm32_cpu.x_result_sel_mc_arith_x
.sym 69819 lm32_cpu.mc_result_x[17]
.sym 69820 $abc$42206$n6100_1
.sym 69821 $abc$42206$n2400_$glb_ce
.sym 69822 sys_clk_$glb_clk
.sym 69823 lm32_cpu.rst_i_$glb_sr
.sym 69824 lm32_cpu.operand_0_x[25]
.sym 69825 $abc$42206$n6186
.sym 69826 $abc$42206$n6185_1
.sym 69827 lm32_cpu.operand_0_x[28]
.sym 69828 lm32_cpu.x_result[13]
.sym 69829 lm32_cpu.sexth_result_x[1]
.sym 69830 lm32_cpu.operand_0_x[30]
.sym 69831 lm32_cpu.operand_0_x[21]
.sym 69835 lm32_cpu.mc_arithmetic.a[0]
.sym 69836 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 69837 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 69838 $abc$42206$n3510_1
.sym 69839 lm32_cpu.operand_1_x[15]
.sym 69841 $abc$42206$n3652_1
.sym 69842 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 69843 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 69844 $abc$42206$n3492_1
.sym 69845 storage[8][1]
.sym 69846 sram_bus_dat_w[1]
.sym 69848 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 69849 $abc$42206$n3421
.sym 69850 lm32_cpu.operand_1_x[28]
.sym 69851 lm32_cpu.operand_1_x[19]
.sym 69852 lm32_cpu.operand_1_x[1]
.sym 69853 lm32_cpu.operand_1_x[31]
.sym 69854 lm32_cpu.x_result[31]
.sym 69855 $abc$42206$n4193_1
.sym 69856 $abc$42206$n3285_1
.sym 69858 lm32_cpu.operand_0_x[31]
.sym 69859 $abc$42206$n3222_1_$glb_clk
.sym 69865 lm32_cpu.operand_1_x[31]
.sym 69866 lm32_cpu.operand_0_x[31]
.sym 69867 $abc$42206$n6040_1
.sym 69869 $abc$42206$n6043_1
.sym 69871 $abc$42206$n6042_1
.sym 69873 $abc$42206$n3421
.sym 69874 $abc$42206$n3433
.sym 69876 lm32_cpu.logic_op_x[0]
.sym 69877 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 69879 lm32_cpu.x_result_sel_csr_x
.sym 69884 lm32_cpu.logic_op_x[3]
.sym 69885 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 69887 $abc$42206$n3774
.sym 69889 lm32_cpu.logic_op_x[2]
.sym 69890 lm32_cpu.logic_op_x[1]
.sym 69891 $abc$42206$n3428
.sym 69892 $abc$42206$n3773_1
.sym 69893 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 69895 lm32_cpu.x_result_sel_add_x
.sym 69898 $abc$42206$n3773_1
.sym 69899 lm32_cpu.x_result_sel_add_x
.sym 69900 $abc$42206$n3774
.sym 69901 lm32_cpu.x_result_sel_csr_x
.sym 69904 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 69910 lm32_cpu.logic_op_x[1]
.sym 69911 lm32_cpu.operand_0_x[31]
.sym 69912 lm32_cpu.operand_1_x[31]
.sym 69913 lm32_cpu.logic_op_x[3]
.sym 69916 lm32_cpu.logic_op_x[2]
.sym 69917 lm32_cpu.logic_op_x[0]
.sym 69918 lm32_cpu.operand_0_x[31]
.sym 69919 $abc$42206$n6040_1
.sym 69923 $abc$42206$n3428
.sym 69924 $abc$42206$n6042_1
.sym 69925 $abc$42206$n3421
.sym 69928 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 69936 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 69941 $abc$42206$n3433
.sym 69942 lm32_cpu.x_result_sel_add_x
.sym 69943 $abc$42206$n6043_1
.sym 69944 $abc$42206$n2400_$glb_ce
.sym 69945 sys_clk_$glb_clk
.sym 69946 lm32_cpu.rst_i_$glb_sr
.sym 69947 $abc$42206$n4404
.sym 69948 $abc$42206$n4388_1
.sym 69949 lm32_cpu.eba[13]
.sym 69950 $abc$42206$n6187_1
.sym 69951 $abc$42206$n4264_1
.sym 69952 $abc$42206$n4200_1
.sym 69953 lm32_cpu.eba[21]
.sym 69954 $abc$42206$n4355_1
.sym 69956 lm32_cpu.logic_op_x[1]
.sym 69957 lm32_cpu.mc_arithmetic.a[11]
.sym 69959 lm32_cpu.x_result[30]
.sym 69960 lm32_cpu.operand_0_x[30]
.sym 69961 lm32_cpu.operand_1_x[28]
.sym 69963 lm32_cpu.operand_0_x[31]
.sym 69964 lm32_cpu.operand_0_x[21]
.sym 69966 $abc$42206$n4193_1
.sym 69968 $abc$42206$n6092_1
.sym 69969 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 69970 lm32_cpu.x_result[29]
.sym 69971 $abc$42206$n3369_1
.sym 69972 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 69973 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 69974 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 69976 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69977 $abc$42206$n2093
.sym 69978 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 69979 lm32_cpu.operand_1_x[31]
.sym 69980 lm32_cpu.operand_1_x[1]
.sym 69981 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 69982 lm32_cpu.operand_1_x[12]
.sym 69988 lm32_cpu.x_result_sel_mc_arith_x
.sym 69989 $abc$42206$n6072_1
.sym 69991 $abc$42206$n6041_1
.sym 69995 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 69996 lm32_cpu.mc_arithmetic.a[13]
.sym 69998 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 70002 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 70003 lm32_cpu.x_result_sel_sext_x
.sym 70004 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 70005 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 70011 lm32_cpu.mc_result_x[24]
.sym 70012 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 70013 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 70014 lm32_cpu.mc_result_x[31]
.sym 70015 $abc$42206$n4193_1
.sym 70016 $abc$42206$n3285_1
.sym 70019 $abc$42206$n3222_1_$glb_clk
.sym 70021 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 70027 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 70028 $abc$42206$n3222_1_$glb_clk
.sym 70029 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 70030 $abc$42206$n4193_1
.sym 70033 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 70034 $abc$42206$n3285_1
.sym 70035 $abc$42206$n3222_1_$glb_clk
.sym 70036 lm32_cpu.mc_arithmetic.a[13]
.sym 70039 lm32_cpu.mc_result_x[24]
.sym 70040 lm32_cpu.x_result_sel_mc_arith_x
.sym 70041 $abc$42206$n6072_1
.sym 70042 lm32_cpu.x_result_sel_sext_x
.sym 70046 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 70051 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 70052 $abc$42206$n3222_1_$glb_clk
.sym 70053 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 70054 $abc$42206$n4193_1
.sym 70057 lm32_cpu.x_result_sel_mc_arith_x
.sym 70058 $abc$42206$n6041_1
.sym 70059 lm32_cpu.x_result_sel_sext_x
.sym 70060 lm32_cpu.mc_result_x[31]
.sym 70065 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 70067 $abc$42206$n2400_$glb_ce
.sym 70068 sys_clk_$glb_clk
.sym 70069 lm32_cpu.rst_i_$glb_sr
.sym 70070 lm32_cpu.mc_result_x[14]
.sym 70071 $abc$42206$n5263_1
.sym 70072 lm32_cpu.mc_result_x[9]
.sym 70073 $abc$42206$n4396
.sym 70074 $abc$42206$n4327
.sym 70075 lm32_cpu.mc_result_x[10]
.sym 70076 lm32_cpu.mc_result_x[15]
.sym 70077 $abc$42206$n3366_1
.sym 70081 $abc$42206$n4750
.sym 70082 lm32_cpu.operand_1_x[31]
.sym 70083 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 70084 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70085 $abc$42206$n6055_1
.sym 70086 lm32_cpu.x_result[8]
.sym 70087 lm32_cpu.operand_1_x[22]
.sym 70088 csrbank2_load2_w[2]
.sym 70090 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 70091 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 70092 $abc$42206$n3375_1
.sym 70093 $abc$42206$n6072_1
.sym 70094 lm32_cpu.mc_result_x[23]
.sym 70095 $abc$42206$n4327
.sym 70096 $abc$42206$n3345_1
.sym 70097 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70098 $abc$42206$n3351_1
.sym 70099 $abc$42206$n2092
.sym 70100 lm32_cpu.mc_result_x[1]
.sym 70101 lm32_cpu.mc_arithmetic.a[11]
.sym 70102 lm32_cpu.mc_result_x[0]
.sym 70104 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 70105 storage[11][7]
.sym 70111 lm32_cpu.mc_arithmetic.a[13]
.sym 70112 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 70113 $abc$42206$n3754
.sym 70116 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 70117 lm32_cpu.mc_arithmetic.a[11]
.sym 70119 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 70120 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 70122 lm32_cpu.mc_arithmetic.a[12]
.sym 70123 lm32_cpu.mc_arithmetic.a[23]
.sym 70124 lm32_cpu.mc_arithmetic.a[14]
.sym 70125 $abc$42206$n4193_1
.sym 70127 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 70128 $abc$42206$n3777_1
.sym 70129 $abc$42206$n3222_1_$glb_clk
.sym 70131 $abc$42206$n3285_1
.sym 70137 $abc$42206$n3222_1_$glb_clk
.sym 70138 $abc$42206$n2092
.sym 70139 $abc$42206$n3437_1
.sym 70140 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 70141 lm32_cpu.mc_arithmetic.a[11]
.sym 70142 $abc$42206$n3732_1
.sym 70144 lm32_cpu.mc_arithmetic.a[12]
.sym 70145 $abc$42206$n3437_1
.sym 70146 $abc$42206$n3754
.sym 70150 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 70151 lm32_cpu.mc_arithmetic.a[12]
.sym 70152 $abc$42206$n3222_1_$glb_clk
.sym 70153 $abc$42206$n3285_1
.sym 70156 $abc$42206$n3222_1_$glb_clk
.sym 70157 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 70158 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 70159 $abc$42206$n4193_1
.sym 70162 $abc$42206$n3437_1
.sym 70163 lm32_cpu.mc_arithmetic.a[11]
.sym 70164 $abc$42206$n3777_1
.sym 70168 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 70169 $abc$42206$n3222_1_$glb_clk
.sym 70170 $abc$42206$n3285_1
.sym 70171 lm32_cpu.mc_arithmetic.a[11]
.sym 70174 $abc$42206$n3437_1
.sym 70175 lm32_cpu.mc_arithmetic.a[13]
.sym 70177 $abc$42206$n3732_1
.sym 70180 $abc$42206$n3285_1
.sym 70181 lm32_cpu.mc_arithmetic.a[23]
.sym 70182 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 70183 $abc$42206$n3222_1_$glb_clk
.sym 70186 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 70187 $abc$42206$n3285_1
.sym 70188 $abc$42206$n3222_1_$glb_clk
.sym 70189 lm32_cpu.mc_arithmetic.a[14]
.sym 70190 $abc$42206$n2092
.sym 70191 sys_clk_$glb_clk
.sym 70192 lm32_cpu.rst_i_$glb_sr
.sym 70193 lm32_cpu.mc_arithmetic.b[9]
.sym 70194 $abc$42206$n4171_1
.sym 70195 $abc$42206$n3375_1
.sym 70196 lm32_cpu.mc_arithmetic.b[30]
.sym 70197 lm32_cpu.mc_arithmetic.b[31]
.sym 70198 lm32_cpu.mc_arithmetic.b[7]
.sym 70199 $abc$42206$n4410
.sym 70200 $abc$42206$n4210_1
.sym 70203 $abc$42206$n4724
.sym 70204 lm32_cpu.mc_arithmetic.b[2]
.sym 70205 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 70206 $abc$42206$n6283_1
.sym 70207 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70208 $abc$42206$n4396
.sym 70209 lm32_cpu.operand_1_x[24]
.sym 70210 lm32_cpu.mc_arithmetic.state[2]
.sym 70211 $abc$42206$n6232_1
.sym 70212 lm32_cpu.operand_1_x[15]
.sym 70213 $abc$42206$n3773_1
.sym 70214 $abc$42206$n5263_1
.sym 70215 storage_1[10][4]
.sym 70216 $abc$42206$n4475
.sym 70217 lm32_cpu.mc_arithmetic.a[22]
.sym 70218 lm32_cpu.mc_arithmetic.b[31]
.sym 70219 $abc$42206$n4580_1
.sym 70220 $abc$42206$n3301_1
.sym 70221 lm32_cpu.mc_arithmetic.b[0]
.sym 70223 $abc$42206$n3222_1_$glb_clk
.sym 70224 lm32_cpu.mc_arithmetic.a[14]
.sym 70225 lm32_cpu.mc_arithmetic.a[14]
.sym 70226 lm32_cpu.mc_result_x[24]
.sym 70227 lm32_cpu.mc_arithmetic.a[11]
.sym 70228 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 70234 $abc$42206$n3903_1
.sym 70235 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 70236 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70238 $abc$42206$n3799_1
.sym 70239 $abc$42206$n3285_1
.sym 70240 lm32_cpu.mc_arithmetic.a[10]
.sym 70243 lm32_cpu.mc_arithmetic.a[22]
.sym 70244 lm32_cpu.mc_arithmetic.a[10]
.sym 70246 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 70247 $abc$42206$n3285_1
.sym 70248 $abc$42206$n3567
.sym 70249 $abc$42206$n3222_1_$glb_clk
.sym 70252 $abc$42206$n2092
.sym 70253 lm32_cpu.mc_arithmetic.a[6]
.sym 70258 lm32_cpu.mc_arithmetic.a[9]
.sym 70260 $abc$42206$n3821_1
.sym 70261 $abc$42206$n3437_1
.sym 70262 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 70264 lm32_cpu.mc_arithmetic.a[5]
.sym 70267 $abc$42206$n3285_1
.sym 70268 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 70269 $abc$42206$n3222_1_$glb_clk
.sym 70270 lm32_cpu.mc_arithmetic.a[6]
.sym 70273 lm32_cpu.mc_arithmetic.a[10]
.sym 70274 $abc$42206$n3437_1
.sym 70276 $abc$42206$n3799_1
.sym 70279 $abc$42206$n3222_1_$glb_clk
.sym 70280 $abc$42206$n3285_1
.sym 70281 lm32_cpu.mc_arithmetic.a[10]
.sym 70282 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 70286 $abc$42206$n3903_1
.sym 70287 lm32_cpu.mc_arithmetic.a[5]
.sym 70288 $abc$42206$n3437_1
.sym 70291 lm32_cpu.mc_arithmetic.a[22]
.sym 70293 $abc$42206$n3437_1
.sym 70294 $abc$42206$n3567
.sym 70297 $abc$42206$n3285_1
.sym 70298 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70299 lm32_cpu.mc_arithmetic.a[9]
.sym 70300 $abc$42206$n3222_1_$glb_clk
.sym 70303 $abc$42206$n3437_1
.sym 70304 lm32_cpu.mc_arithmetic.a[9]
.sym 70306 $abc$42206$n3821_1
.sym 70309 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 70310 $abc$42206$n3222_1_$glb_clk
.sym 70311 lm32_cpu.mc_arithmetic.a[5]
.sym 70312 $abc$42206$n3285_1
.sym 70313 $abc$42206$n2092
.sym 70314 sys_clk_$glb_clk
.sym 70315 lm32_cpu.rst_i_$glb_sr
.sym 70316 $abc$42206$n5446
.sym 70317 $abc$42206$n4452
.sym 70318 lm32_cpu.mc_arithmetic.b[1]
.sym 70319 $abc$42206$n2192
.sym 70320 lm32_cpu.mc_arithmetic.b[16]
.sym 70321 lm32_cpu.mc_arithmetic.state[2]
.sym 70322 $abc$42206$n3585
.sym 70323 $abc$42206$n4563
.sym 70324 $abc$42206$n2164
.sym 70326 $abc$42206$n4768
.sym 70328 $abc$42206$n3339_1
.sym 70329 $abc$42206$n2090
.sym 70330 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70331 lm32_cpu.mc_arithmetic.b[30]
.sym 70332 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70333 lm32_cpu.eba[21]
.sym 70334 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70335 lm32_cpu.mc_arithmetic.b[9]
.sym 70336 lm32_cpu.mc_arithmetic.a[6]
.sym 70337 $abc$42206$n2090
.sym 70338 $abc$42206$n5271_1
.sym 70339 $abc$42206$n2090
.sym 70340 $abc$42206$n4453_1
.sym 70341 lm32_cpu.mc_arithmetic.state[1]
.sym 70342 lm32_cpu.mc_arithmetic.b[30]
.sym 70343 $abc$42206$n3285_1
.sym 70344 storage_1[11][4]
.sym 70345 $abc$42206$n3343
.sym 70346 $abc$42206$n3346
.sym 70347 $abc$42206$n3222_1_$glb_clk
.sym 70348 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70349 $abc$42206$n5446
.sym 70350 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 70351 $abc$42206$n7026
.sym 70357 $abc$42206$n3325_1
.sym 70359 $abc$42206$n3285_1
.sym 70361 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 70362 lm32_cpu.mc_arithmetic.a[8]
.sym 70366 $abc$42206$n3301_1
.sym 70368 $abc$42206$n3345_1
.sym 70369 $abc$42206$n3343
.sym 70370 $abc$42206$n3390_1
.sym 70371 lm32_cpu.mc_arithmetic.a[0]
.sym 70372 $abc$42206$n3346
.sym 70373 $abc$42206$n3342_1
.sym 70375 $abc$42206$n3324_1
.sym 70377 lm32_cpu.mc_arithmetic.b[2]
.sym 70378 lm32_cpu.mc_arithmetic.state[2]
.sym 70381 lm32_cpu.mc_arithmetic.b[0]
.sym 70383 $abc$42206$n3222_1_$glb_clk
.sym 70384 $abc$42206$n2093
.sym 70385 $abc$42206$n3340
.sym 70386 $abc$42206$n3339_1
.sym 70387 $abc$42206$n3386_1
.sym 70388 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 70390 lm32_cpu.mc_arithmetic.b[2]
.sym 70391 $abc$42206$n3386_1
.sym 70392 $abc$42206$n3301_1
.sym 70393 lm32_cpu.mc_arithmetic.state[2]
.sym 70396 lm32_cpu.mc_arithmetic.state[2]
.sym 70397 $abc$42206$n3345_1
.sym 70399 $abc$42206$n3346
.sym 70402 $abc$42206$n3324_1
.sym 70403 lm32_cpu.mc_arithmetic.state[2]
.sym 70404 $abc$42206$n3325_1
.sym 70408 lm32_cpu.mc_arithmetic.state[2]
.sym 70409 $abc$42206$n3342_1
.sym 70410 $abc$42206$n3343
.sym 70414 $abc$42206$n3390_1
.sym 70415 lm32_cpu.mc_arithmetic.b[0]
.sym 70416 $abc$42206$n3301_1
.sym 70417 lm32_cpu.mc_arithmetic.state[2]
.sym 70420 $abc$42206$n3222_1_$glb_clk
.sym 70421 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 70422 lm32_cpu.mc_arithmetic.a[8]
.sym 70423 $abc$42206$n3285_1
.sym 70427 $abc$42206$n3340
.sym 70428 $abc$42206$n3339_1
.sym 70429 lm32_cpu.mc_arithmetic.state[2]
.sym 70432 lm32_cpu.mc_arithmetic.a[0]
.sym 70433 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 70434 $abc$42206$n3222_1_$glb_clk
.sym 70435 $abc$42206$n3285_1
.sym 70436 $abc$42206$n2093
.sym 70437 sys_clk_$glb_clk
.sym 70438 lm32_cpu.rst_i_$glb_sr
.sym 70439 $abc$42206$n4467_1
.sym 70440 $abc$42206$n6245_1
.sym 70441 $abc$42206$n4219_1
.sym 70442 storage_1[14][7]
.sym 70443 storage_1[14][6]
.sym 70444 $abc$42206$n4968_1
.sym 70445 $abc$42206$n5453
.sym 70446 $abc$42206$n3693
.sym 70449 lm32_cpu.mc_arithmetic.p[24]
.sym 70450 $abc$42206$n4770
.sym 70451 storage[13][7]
.sym 70452 storage_1[9][0]
.sym 70453 $abc$42206$n2151
.sym 70454 $abc$42206$n2192
.sym 70455 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70456 serial_tx
.sym 70457 csrbank0_bus_errors1_w[6]
.sym 70458 $abc$42206$n3390_1
.sym 70459 csrbank0_bus_errors1_w[7]
.sym 70460 sram_bus_dat_w[0]
.sym 70461 $abc$42206$n4638_1
.sym 70462 lm32_cpu.mc_arithmetic.b[1]
.sym 70463 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 70464 $abc$42206$n4548_1
.sym 70465 lm32_cpu.mc_arithmetic.a[30]
.sym 70466 $abc$42206$n2093
.sym 70467 lm32_cpu.mc_arithmetic.b[16]
.sym 70468 lm32_cpu.mc_arithmetic.p[3]
.sym 70469 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 70470 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70471 $abc$42206$n3585
.sym 70472 lm32_cpu.mc_arithmetic.b[17]
.sym 70473 lm32_cpu.mc_arithmetic.a[5]
.sym 70474 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70482 $abc$42206$n3862_1
.sym 70483 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 70484 lm32_cpu.mc_arithmetic.a[7]
.sym 70485 $abc$42206$n3285_1
.sym 70486 lm32_cpu.mc_arithmetic.a[6]
.sym 70487 lm32_cpu.mc_arithmetic.a[15]
.sym 70488 $abc$42206$n3884_1
.sym 70489 lm32_cpu.mc_arithmetic.state[1]
.sym 70490 $abc$42206$n3842
.sym 70491 $abc$42206$n3711
.sym 70493 $abc$42206$n3285_1
.sym 70494 $abc$42206$n3924
.sym 70495 $abc$42206$n4022
.sym 70497 lm32_cpu.mc_arithmetic.a[14]
.sym 70498 $abc$42206$n2092
.sym 70499 lm32_cpu.mc_arithmetic.t[32]
.sym 70502 lm32_cpu.mc_arithmetic.a[4]
.sym 70503 $abc$42206$n3437_1
.sym 70506 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 70507 $abc$42206$n3222_1_$glb_clk
.sym 70508 lm32_cpu.mc_arithmetic.state[2]
.sym 70509 lm32_cpu.mc_arithmetic.a[8]
.sym 70513 $abc$42206$n3222_1_$glb_clk
.sym 70514 $abc$42206$n3285_1
.sym 70515 lm32_cpu.mc_arithmetic.a[7]
.sym 70516 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 70519 $abc$42206$n3437_1
.sym 70520 lm32_cpu.mc_arithmetic.a[4]
.sym 70521 $abc$42206$n3924
.sym 70526 $abc$42206$n3437_1
.sym 70527 lm32_cpu.mc_arithmetic.a[6]
.sym 70528 $abc$42206$n3884_1
.sym 70531 lm32_cpu.mc_arithmetic.a[15]
.sym 70532 $abc$42206$n3285_1
.sym 70533 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 70534 $abc$42206$n3222_1_$glb_clk
.sym 70537 lm32_cpu.mc_arithmetic.a[8]
.sym 70538 $abc$42206$n3842
.sym 70540 $abc$42206$n3437_1
.sym 70543 $abc$42206$n3437_1
.sym 70544 lm32_cpu.mc_arithmetic.a[7]
.sym 70546 $abc$42206$n3862_1
.sym 70549 $abc$42206$n4022
.sym 70550 lm32_cpu.mc_arithmetic.state[2]
.sym 70551 lm32_cpu.mc_arithmetic.state[1]
.sym 70552 lm32_cpu.mc_arithmetic.t[32]
.sym 70555 $abc$42206$n3437_1
.sym 70556 $abc$42206$n3711
.sym 70557 lm32_cpu.mc_arithmetic.a[14]
.sym 70559 $abc$42206$n2092
.sym 70560 sys_clk_$glb_clk
.sym 70561 lm32_cpu.rst_i_$glb_sr
.sym 70562 $abc$42206$n6880
.sym 70563 $abc$42206$n4971_1
.sym 70564 lm32_cpu.mc_arithmetic.b[19]
.sym 70565 $abc$42206$n3345_1
.sym 70566 $abc$42206$n4307
.sym 70567 $abc$42206$n3339_1
.sym 70568 $abc$42206$n3494_1
.sym 70569 $abc$42206$n5454
.sym 70572 $abc$42206$n3376
.sym 70574 $abc$42206$n3328
.sym 70575 sram_bus_dat_w[3]
.sym 70576 $abc$42206$n4969
.sym 70577 $abc$42206$n4644_1
.sym 70578 $abc$42206$n3862_1
.sym 70579 $abc$42206$n4972
.sym 70580 $abc$42206$n6218
.sym 70581 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 70582 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70583 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 70584 $abc$42206$n4648_1
.sym 70585 lm32_cpu.mc_arithmetic.a[12]
.sym 70586 lm32_cpu.mc_arithmetic.p[2]
.sym 70587 $abc$42206$n4722
.sym 70588 lm32_cpu.mc_arithmetic.p[5]
.sym 70589 $abc$42206$n3437_1
.sym 70590 lm32_cpu.mc_arithmetic.p[2]
.sym 70591 lm32_cpu.mc_arithmetic.a[2]
.sym 70592 $abc$42206$n2092
.sym 70594 $abc$42206$n3285_1
.sym 70595 $abc$42206$n6880
.sym 70596 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70597 $abc$42206$n2092
.sym 70603 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70604 lm32_cpu.mc_arithmetic.p[2]
.sym 70607 lm32_cpu.mc_arithmetic.a[2]
.sym 70608 lm32_cpu.mc_arithmetic.a[8]
.sym 70609 $abc$42206$n3303_1
.sym 70610 storage_1[10][6]
.sym 70611 storage_1[11][6]
.sym 70612 lm32_cpu.mc_arithmetic.a[10]
.sym 70613 lm32_cpu.mc_arithmetic.a[7]
.sym 70614 $abc$42206$n7023
.sym 70616 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70617 $abc$42206$n3303_1
.sym 70620 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70621 $abc$42206$n3304_1
.sym 70626 lm32_cpu.mc_arithmetic.p[8]
.sym 70627 lm32_cpu.mc_arithmetic.p[10]
.sym 70630 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70631 lm32_cpu.mc_arithmetic.p[7]
.sym 70634 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70638 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70642 $abc$42206$n3303_1
.sym 70643 lm32_cpu.mc_arithmetic.a[2]
.sym 70644 lm32_cpu.mc_arithmetic.p[2]
.sym 70645 $abc$42206$n3304_1
.sym 70648 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70654 lm32_cpu.mc_arithmetic.a[7]
.sym 70655 $abc$42206$n3304_1
.sym 70656 lm32_cpu.mc_arithmetic.p[7]
.sym 70657 $abc$42206$n3303_1
.sym 70661 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70666 storage_1[10][6]
.sym 70667 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70668 storage_1[11][6]
.sym 70669 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70672 $abc$42206$n3303_1
.sym 70673 lm32_cpu.mc_arithmetic.p[8]
.sym 70674 $abc$42206$n3304_1
.sym 70675 lm32_cpu.mc_arithmetic.a[8]
.sym 70678 $abc$42206$n3303_1
.sym 70679 $abc$42206$n3304_1
.sym 70680 lm32_cpu.mc_arithmetic.p[10]
.sym 70681 lm32_cpu.mc_arithmetic.a[10]
.sym 70682 $abc$42206$n7023
.sym 70683 sys_clk_$glb_clk
.sym 70685 $abc$42206$n4147_1
.sym 70686 lm32_cpu.mc_arithmetic.a[22]
.sym 70687 $abc$42206$n4148_1
.sym 70688 lm32_cpu.mc_arithmetic.a[27]
.sym 70689 $abc$42206$n3380_1
.sym 70690 $abc$42206$n4149_1
.sym 70691 $abc$42206$n4160_1
.sym 70692 lm32_cpu.mc_arithmetic.a[16]
.sym 70693 $abc$42206$n4559
.sym 70694 $abc$42206$n3339_1
.sym 70695 $abc$42206$n4744
.sym 70697 $abc$42206$n2327
.sym 70698 $abc$42206$n5432_1
.sym 70699 $abc$42206$n3304_1
.sym 70700 $abc$42206$n5288
.sym 70701 csrbank0_bus_errors3_w[2]
.sym 70702 $abc$42206$n4300
.sym 70703 lm32_cpu.mc_arithmetic.state[1]
.sym 70705 lm32_cpu.mc_arithmetic.b[18]
.sym 70706 storage_1[10][6]
.sym 70707 storage_1[11][3]
.sym 70709 $abc$42206$n4718
.sym 70710 lm32_cpu.mc_arithmetic.t[32]
.sym 70711 lm32_cpu.mc_arithmetic.p[22]
.sym 70712 lm32_cpu.mc_arithmetic.p[8]
.sym 70713 lm32_cpu.mc_arithmetic.a[15]
.sym 70714 lm32_cpu.mc_arithmetic.p[12]
.sym 70715 lm32_cpu.mc_arithmetic.a[11]
.sym 70716 lm32_cpu.mc_arithmetic.a[14]
.sym 70717 lm32_cpu.mc_arithmetic.t[5]
.sym 70718 storage[4][7]
.sym 70719 lm32_cpu.mc_arithmetic.a[15]
.sym 70720 lm32_cpu.mc_arithmetic.a[22]
.sym 70726 lm32_cpu.mc_arithmetic.a[3]
.sym 70729 lm32_cpu.mc_arithmetic.a[4]
.sym 70730 lm32_cpu.mc_arithmetic.p[6]
.sym 70731 lm32_cpu.mc_arithmetic.a[1]
.sym 70732 lm32_cpu.mc_arithmetic.p[4]
.sym 70735 lm32_cpu.mc_arithmetic.p[1]
.sym 70736 lm32_cpu.mc_arithmetic.a[0]
.sym 70738 lm32_cpu.mc_arithmetic.p[3]
.sym 70740 lm32_cpu.mc_arithmetic.a[6]
.sym 70741 lm32_cpu.mc_arithmetic.p[0]
.sym 70742 lm32_cpu.mc_arithmetic.a[7]
.sym 70743 lm32_cpu.mc_arithmetic.p[7]
.sym 70745 lm32_cpu.mc_arithmetic.a[5]
.sym 70748 lm32_cpu.mc_arithmetic.p[5]
.sym 70750 lm32_cpu.mc_arithmetic.p[2]
.sym 70751 lm32_cpu.mc_arithmetic.a[2]
.sym 70758 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 70760 lm32_cpu.mc_arithmetic.a[0]
.sym 70761 lm32_cpu.mc_arithmetic.p[0]
.sym 70764 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 70766 lm32_cpu.mc_arithmetic.p[1]
.sym 70767 lm32_cpu.mc_arithmetic.a[1]
.sym 70768 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 70770 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 70772 lm32_cpu.mc_arithmetic.p[2]
.sym 70773 lm32_cpu.mc_arithmetic.a[2]
.sym 70774 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 70776 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 70778 lm32_cpu.mc_arithmetic.a[3]
.sym 70779 lm32_cpu.mc_arithmetic.p[3]
.sym 70780 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 70782 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 70784 lm32_cpu.mc_arithmetic.a[4]
.sym 70785 lm32_cpu.mc_arithmetic.p[4]
.sym 70786 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 70788 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 70790 lm32_cpu.mc_arithmetic.p[5]
.sym 70791 lm32_cpu.mc_arithmetic.a[5]
.sym 70792 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 70794 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 70796 lm32_cpu.mc_arithmetic.a[6]
.sym 70797 lm32_cpu.mc_arithmetic.p[6]
.sym 70798 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 70800 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 70802 lm32_cpu.mc_arithmetic.a[7]
.sym 70803 lm32_cpu.mc_arithmetic.p[7]
.sym 70804 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 70808 $abc$42206$n3476_1
.sym 70809 $abc$42206$n3352
.sym 70810 $abc$42206$n4159_1
.sym 70811 lm32_cpu.mc_arithmetic.a[17]
.sym 70812 $abc$42206$n3364
.sym 70813 $abc$42206$n3358
.sym 70814 lm32_cpu.mc_arithmetic.a[28]
.sym 70815 $abc$42206$n3355
.sym 70818 $abc$42206$n4760
.sym 70820 lm32_cpu.mc_arithmetic.a[6]
.sym 70821 lm32_cpu.mc_arithmetic.p[1]
.sym 70822 lm32_cpu.mc_arithmetic.a[0]
.sym 70823 lm32_cpu.mc_result_x[31]
.sym 70824 $abc$42206$n2091
.sym 70826 sys_rst
.sym 70827 lm32_cpu.mc_arithmetic.a[26]
.sym 70828 $abc$42206$n2090
.sym 70829 $abc$42206$n7016
.sym 70830 lm32_cpu.mc_arithmetic.a[3]
.sym 70831 sys_rst
.sym 70832 $abc$42206$n3346
.sym 70833 lm32_cpu.mc_arithmetic.state[1]
.sym 70834 lm32_cpu.mc_arithmetic.a[27]
.sym 70835 $abc$42206$n3313_1
.sym 70836 $abc$42206$n3331
.sym 70837 $abc$42206$n3346
.sym 70838 $abc$42206$n7026
.sym 70839 lm32_cpu.mc_arithmetic.p[11]
.sym 70840 lm32_cpu.mc_arithmetic.p[21]
.sym 70841 $abc$42206$n3343
.sym 70842 lm32_cpu.mc_arithmetic.a[16]
.sym 70843 $abc$42206$n3285_1
.sym 70844 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 70849 lm32_cpu.mc_arithmetic.p[10]
.sym 70852 lm32_cpu.mc_arithmetic.a[12]
.sym 70854 lm32_cpu.mc_arithmetic.a[9]
.sym 70855 lm32_cpu.mc_arithmetic.p[14]
.sym 70860 lm32_cpu.mc_arithmetic.p[9]
.sym 70863 lm32_cpu.mc_arithmetic.a[14]
.sym 70864 lm32_cpu.mc_arithmetic.a[8]
.sym 70866 lm32_cpu.mc_arithmetic.p[13]
.sym 70868 lm32_cpu.mc_arithmetic.a[10]
.sym 70869 lm32_cpu.mc_arithmetic.a[13]
.sym 70872 lm32_cpu.mc_arithmetic.p[8]
.sym 70874 lm32_cpu.mc_arithmetic.p[12]
.sym 70875 lm32_cpu.mc_arithmetic.a[11]
.sym 70876 lm32_cpu.mc_arithmetic.p[11]
.sym 70878 lm32_cpu.mc_arithmetic.p[15]
.sym 70879 lm32_cpu.mc_arithmetic.a[15]
.sym 70881 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 70883 lm32_cpu.mc_arithmetic.p[8]
.sym 70884 lm32_cpu.mc_arithmetic.a[8]
.sym 70885 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 70887 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 70889 lm32_cpu.mc_arithmetic.p[9]
.sym 70890 lm32_cpu.mc_arithmetic.a[9]
.sym 70891 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 70893 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 70895 lm32_cpu.mc_arithmetic.a[10]
.sym 70896 lm32_cpu.mc_arithmetic.p[10]
.sym 70897 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 70899 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 70901 lm32_cpu.mc_arithmetic.p[11]
.sym 70902 lm32_cpu.mc_arithmetic.a[11]
.sym 70903 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 70905 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 70907 lm32_cpu.mc_arithmetic.a[12]
.sym 70908 lm32_cpu.mc_arithmetic.p[12]
.sym 70909 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 70911 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 70913 lm32_cpu.mc_arithmetic.a[13]
.sym 70914 lm32_cpu.mc_arithmetic.p[13]
.sym 70915 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 70917 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 70919 lm32_cpu.mc_arithmetic.a[14]
.sym 70920 lm32_cpu.mc_arithmetic.p[14]
.sym 70921 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 70923 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 70925 lm32_cpu.mc_arithmetic.p[15]
.sym 70926 lm32_cpu.mc_arithmetic.a[15]
.sym 70927 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 70931 $abc$42206$n3331
.sym 70932 $abc$42206$n4124_1
.sym 70933 $abc$42206$n6891
.sym 70934 storage[4][5]
.sym 70935 storage[4][7]
.sym 70936 $abc$42206$n4120_1
.sym 70937 $abc$42206$n3346
.sym 70938 $abc$42206$n3334
.sym 70939 $abc$42206$n4762
.sym 70940 $abc$42206$n3303_1
.sym 70942 $abc$42206$n4762
.sym 70943 $abc$42206$n4752
.sym 70944 lm32_cpu.mc_arithmetic.p[6]
.sym 70945 $abc$42206$n4736
.sym 70946 lm32_cpu.mc_arithmetic.p[9]
.sym 70947 $abc$42206$n4736
.sym 70948 $abc$42206$n2149
.sym 70949 lm32_cpu.mc_arithmetic.p[14]
.sym 70950 sram_bus_dat_w[1]
.sym 70951 lm32_cpu.mc_arithmetic.p[4]
.sym 70952 sys_rst
.sym 70953 $abc$42206$n3337
.sym 70954 $abc$42206$n4159_1
.sym 70955 $abc$42206$n3303_1
.sym 70956 lm32_cpu.mc_arithmetic.b[17]
.sym 70957 $abc$42206$n4716
.sym 70958 $abc$42206$n3304_1
.sym 70959 $abc$42206$n3303_1
.sym 70960 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 70962 $abc$42206$n3304_1
.sym 70963 lm32_cpu.mc_arithmetic.a[28]
.sym 70964 lm32_cpu.mc_arithmetic.p[15]
.sym 70965 lm32_cpu.mc_arithmetic.a[30]
.sym 70967 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 70972 lm32_cpu.mc_arithmetic.a[23]
.sym 70973 lm32_cpu.mc_arithmetic.p[18]
.sym 70974 lm32_cpu.mc_arithmetic.a[18]
.sym 70975 lm32_cpu.mc_arithmetic.a[17]
.sym 70978 lm32_cpu.mc_arithmetic.p[16]
.sym 70979 lm32_cpu.mc_arithmetic.a[19]
.sym 70981 lm32_cpu.mc_arithmetic.a[21]
.sym 70983 lm32_cpu.mc_arithmetic.p[22]
.sym 70985 lm32_cpu.mc_arithmetic.a[20]
.sym 70988 lm32_cpu.mc_arithmetic.p[19]
.sym 70991 lm32_cpu.mc_arithmetic.a[22]
.sym 70995 lm32_cpu.mc_arithmetic.p[20]
.sym 70997 lm32_cpu.mc_arithmetic.p[17]
.sym 70998 lm32_cpu.mc_arithmetic.p[23]
.sym 71000 lm32_cpu.mc_arithmetic.p[21]
.sym 71002 lm32_cpu.mc_arithmetic.a[16]
.sym 71004 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 71006 lm32_cpu.mc_arithmetic.a[16]
.sym 71007 lm32_cpu.mc_arithmetic.p[16]
.sym 71008 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 71010 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 71012 lm32_cpu.mc_arithmetic.p[17]
.sym 71013 lm32_cpu.mc_arithmetic.a[17]
.sym 71014 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 71016 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 71018 lm32_cpu.mc_arithmetic.p[18]
.sym 71019 lm32_cpu.mc_arithmetic.a[18]
.sym 71020 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 71022 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 71024 lm32_cpu.mc_arithmetic.p[19]
.sym 71025 lm32_cpu.mc_arithmetic.a[19]
.sym 71026 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 71028 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 71030 lm32_cpu.mc_arithmetic.p[20]
.sym 71031 lm32_cpu.mc_arithmetic.a[20]
.sym 71032 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 71034 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 71036 lm32_cpu.mc_arithmetic.a[21]
.sym 71037 lm32_cpu.mc_arithmetic.p[21]
.sym 71038 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 71040 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 71042 lm32_cpu.mc_arithmetic.a[22]
.sym 71043 lm32_cpu.mc_arithmetic.p[22]
.sym 71044 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 71046 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 71048 lm32_cpu.mc_arithmetic.a[23]
.sym 71049 lm32_cpu.mc_arithmetic.p[23]
.sym 71050 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 71054 $abc$42206$n3319_1
.sym 71055 $abc$42206$n3313_1
.sym 71056 $abc$42206$n4123_1
.sym 71057 lm32_cpu.mc_arithmetic.p[11]
.sym 71058 $abc$42206$n3316_1
.sym 71059 $abc$42206$n3307_1
.sym 71060 $abc$42206$n4125_1
.sym 71061 lm32_cpu.mc_arithmetic.p[13]
.sym 71063 $abc$42206$n4088_1
.sym 71064 $abc$42206$n4088_1
.sym 71067 lm32_cpu.mc_arithmetic.p[18]
.sym 71068 $abc$42206$n3222_1_$glb_clk
.sym 71069 lm32_cpu.mc_arithmetic.p[14]
.sym 71070 $abc$42206$n7616
.sym 71071 $abc$42206$n4044_1
.sym 71072 $abc$42206$n3318_1
.sym 71073 lm32_cpu.mc_arithmetic.b[0]
.sym 71074 $abc$42206$n2091
.sym 71075 csrbank2_load2_w[0]
.sym 71076 $abc$42206$n2149
.sym 71077 $abc$42206$n2091
.sym 71078 $abc$42206$n3285_1
.sym 71079 lm32_cpu.mc_arithmetic.p[11]
.sym 71081 lm32_cpu.mc_arithmetic.p[20]
.sym 71082 lm32_cpu.mc_arithmetic.t[27]
.sym 71083 lm32_cpu.mc_arithmetic.p[17]
.sym 71084 $abc$42206$n6949
.sym 71085 $abc$42206$n3321_1
.sym 71086 $abc$42206$n3285_1
.sym 71087 $abc$42206$n3437_1
.sym 71089 lm32_cpu.mc_arithmetic.state[1]
.sym 71090 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 71096 lm32_cpu.mc_arithmetic.p[26]
.sym 71097 lm32_cpu.mc_arithmetic.a[29]
.sym 71098 lm32_cpu.mc_arithmetic.a[25]
.sym 71106 lm32_cpu.mc_arithmetic.a[27]
.sym 71109 lm32_cpu.mc_arithmetic.p[29]
.sym 71110 lm32_cpu.mc_arithmetic.a[26]
.sym 71111 lm32_cpu.mc_arithmetic.a[24]
.sym 71116 lm32_cpu.mc_arithmetic.p[24]
.sym 71119 lm32_cpu.mc_arithmetic.p[27]
.sym 71120 lm32_cpu.mc_arithmetic.p[28]
.sym 71122 lm32_cpu.mc_arithmetic.p[25]
.sym 71123 lm32_cpu.mc_arithmetic.a[28]
.sym 71125 lm32_cpu.mc_arithmetic.a[30]
.sym 71126 lm32_cpu.mc_arithmetic.p[30]
.sym 71127 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 71129 lm32_cpu.mc_arithmetic.p[24]
.sym 71130 lm32_cpu.mc_arithmetic.a[24]
.sym 71131 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 71133 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 71135 lm32_cpu.mc_arithmetic.p[25]
.sym 71136 lm32_cpu.mc_arithmetic.a[25]
.sym 71137 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 71139 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 71141 lm32_cpu.mc_arithmetic.p[26]
.sym 71142 lm32_cpu.mc_arithmetic.a[26]
.sym 71143 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 71145 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 71147 lm32_cpu.mc_arithmetic.a[27]
.sym 71148 lm32_cpu.mc_arithmetic.p[27]
.sym 71149 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 71151 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 71153 lm32_cpu.mc_arithmetic.a[28]
.sym 71154 lm32_cpu.mc_arithmetic.p[28]
.sym 71155 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 71157 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 71159 lm32_cpu.mc_arithmetic.a[29]
.sym 71160 lm32_cpu.mc_arithmetic.p[29]
.sym 71161 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 71163 $nextpnr_ICESTORM_LC_43$I3
.sym 71165 lm32_cpu.mc_arithmetic.a[30]
.sym 71166 lm32_cpu.mc_arithmetic.p[30]
.sym 71167 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 71173 $nextpnr_ICESTORM_LC_43$I3
.sym 71177 $abc$42206$n4133_1
.sym 71178 $abc$42206$n4107_1
.sym 71179 $abc$42206$n4109_1
.sym 71180 $abc$42206$n4156_1
.sym 71181 lm32_cpu.mc_arithmetic.p[15]
.sym 71182 $abc$42206$n4105_1
.sym 71183 $abc$42206$n6879
.sym 71184 $abc$42206$n4112_1
.sym 71189 $abc$42206$n3316_1
.sym 71190 $abc$42206$n3322_1
.sym 71191 $abc$42206$n3304_1
.sym 71192 lm32_cpu.mc_arithmetic.p[11]
.sym 71193 $abc$42206$n4726
.sym 71194 $abc$42206$n3304_1
.sym 71195 $abc$42206$n3319_1
.sym 71196 $abc$42206$n4141_1
.sym 71197 lm32_cpu.mc_arithmetic.p[29]
.sym 71198 lm32_cpu.mc_arithmetic.a[29]
.sym 71199 csrbank2_reload2_w[7]
.sym 71200 $abc$42206$n4115_1
.sym 71202 lm32_cpu.mc_arithmetic.p[26]
.sym 71203 lm32_cpu.mc_arithmetic.p[22]
.sym 71204 $abc$42206$n3222_1_$glb_clk
.sym 71205 $abc$42206$n4748
.sym 71206 lm32_cpu.mc_arithmetic.p[28]
.sym 71207 lm32_cpu.mc_arithmetic.p[20]
.sym 71208 lm32_cpu.mc_arithmetic.p[25]
.sym 71209 $abc$42206$n6951
.sym 71210 lm32_cpu.mc_arithmetic.t[32]
.sym 71211 lm32_cpu.mc_arithmetic.p[8]
.sym 71212 lm32_cpu.mc_arithmetic.p[30]
.sym 71221 lm32_cpu.mc_arithmetic.t[32]
.sym 71222 $abc$42206$n4740
.sym 71223 lm32_cpu.mc_arithmetic.b[0]
.sym 71224 $abc$42206$n3285_1
.sym 71225 $abc$42206$n4132_1
.sym 71227 $abc$42206$n4730
.sym 71228 $abc$42206$n4131_1
.sym 71229 $abc$42206$n4163_1
.sym 71230 lm32_cpu.mc_arithmetic.p[1]
.sym 71232 $abc$42206$n4128_1
.sym 71234 $abc$42206$n4133_1
.sym 71235 $abc$42206$n4129_1
.sym 71237 lm32_cpu.mc_arithmetic.p[9]
.sym 71238 $abc$42206$n3222_1_$glb_clk
.sym 71239 lm32_cpu.mc_arithmetic.p[10]
.sym 71240 lm32_cpu.mc_arithmetic.t[10]
.sym 71241 $abc$42206$n4127_1
.sym 71243 $abc$42206$n4044_1
.sym 71244 $abc$42206$n3285_1
.sym 71245 $abc$42206$n2091
.sym 71246 lm32_cpu.mc_arithmetic.p[15]
.sym 71247 lm32_cpu.mc_arithmetic.state[2]
.sym 71248 lm32_cpu.mc_arithmetic.state[2]
.sym 71249 lm32_cpu.mc_arithmetic.state[1]
.sym 71251 $abc$42206$n4740
.sym 71252 lm32_cpu.mc_arithmetic.p[15]
.sym 71253 $abc$42206$n4044_1
.sym 71254 lm32_cpu.mc_arithmetic.b[0]
.sym 71257 lm32_cpu.mc_arithmetic.p[9]
.sym 71258 lm32_cpu.mc_arithmetic.t[10]
.sym 71259 lm32_cpu.mc_arithmetic.t[32]
.sym 71263 lm32_cpu.mc_arithmetic.state[1]
.sym 71264 lm32_cpu.mc_arithmetic.state[2]
.sym 71265 $abc$42206$n4133_1
.sym 71266 $abc$42206$n4132_1
.sym 71269 $abc$42206$n4131_1
.sym 71270 $abc$42206$n3222_1_$glb_clk
.sym 71271 lm32_cpu.mc_arithmetic.p[9]
.sym 71272 $abc$42206$n3285_1
.sym 71275 $abc$42206$n4163_1
.sym 71276 $abc$42206$n3285_1
.sym 71277 $abc$42206$n3222_1_$glb_clk
.sym 71278 lm32_cpu.mc_arithmetic.p[1]
.sym 71281 lm32_cpu.mc_arithmetic.p[10]
.sym 71282 $abc$42206$n3222_1_$glb_clk
.sym 71283 $abc$42206$n4127_1
.sym 71284 $abc$42206$n3285_1
.sym 71287 $abc$42206$n4044_1
.sym 71288 lm32_cpu.mc_arithmetic.b[0]
.sym 71289 $abc$42206$n4730
.sym 71290 lm32_cpu.mc_arithmetic.p[10]
.sym 71293 $abc$42206$n4128_1
.sym 71294 lm32_cpu.mc_arithmetic.state[1]
.sym 71295 $abc$42206$n4129_1
.sym 71296 lm32_cpu.mc_arithmetic.state[2]
.sym 71297 $abc$42206$n2091
.sym 71298 sys_clk_$glb_clk
.sym 71299 lm32_cpu.rst_i_$glb_sr
.sym 71300 $abc$42206$n4087_1
.sym 71301 lm32_cpu.mc_arithmetic.p[20]
.sym 71302 lm32_cpu.mc_arithmetic.p[17]
.sym 71303 lm32_cpu.mc_arithmetic.p[23]
.sym 71304 $abc$42206$n4097_1
.sym 71305 $abc$42206$n4092_1
.sym 71306 $abc$42206$n4167_1
.sym 71307 lm32_cpu.mc_arithmetic.p[22]
.sym 71309 sys_rst
.sym 71312 lm32_cpu.mc_arithmetic.t[15]
.sym 71313 $abc$42206$n6879
.sym 71314 lm32_cpu.mc_arithmetic.p[10]
.sym 71315 lm32_cpu.mc_arithmetic.p[26]
.sym 71316 lm32_cpu.mc_arithmetic.t[16]
.sym 71317 $abc$42206$n4738
.sym 71318 $abc$42206$n4740
.sym 71319 $abc$42206$n6887
.sym 71320 lm32_cpu.mc_arithmetic.p[9]
.sym 71321 $abc$42206$n2091
.sym 71322 lm32_cpu.mc_arithmetic.p[1]
.sym 71323 lm32_cpu.mc_arithmetic.t[9]
.sym 71324 $abc$42206$n3346
.sym 71325 lm32_cpu.mc_arithmetic.state[1]
.sym 71326 lm32_cpu.mc_arithmetic.t[10]
.sym 71329 $abc$42206$n3285_1
.sym 71330 $abc$42206$n3285_1
.sym 71331 $abc$42206$n2180
.sym 71332 lm32_cpu.mc_arithmetic.p[27]
.sym 71333 $abc$42206$n4764
.sym 71334 lm32_cpu.mc_arithmetic.p[25]
.sym 71335 $abc$42206$n3285_1
.sym 71341 $abc$42206$n4095_1
.sym 71342 $abc$42206$n3285_1
.sym 71343 lm32_cpu.mc_arithmetic.p[27]
.sym 71345 $abc$42206$n3285_1
.sym 71347 lm32_cpu.mc_arithmetic.p[20]
.sym 71349 lm32_cpu.mc_arithmetic.b[0]
.sym 71350 $abc$42206$n4754
.sym 71352 $abc$42206$n2091
.sym 71353 $abc$42206$n4044_1
.sym 71354 lm32_cpu.mc_arithmetic.t[27]
.sym 71356 $abc$42206$n4061
.sym 71357 $abc$42206$n4764
.sym 71358 lm32_cpu.mc_arithmetic.t[32]
.sym 71359 lm32_cpu.mc_arithmetic.state[1]
.sym 71361 $abc$42206$n4059_1
.sym 71362 lm32_cpu.mc_arithmetic.p[26]
.sym 71363 lm32_cpu.mc_arithmetic.p[18]
.sym 71364 $abc$42206$n3222_1_$glb_clk
.sym 71365 lm32_cpu.mc_arithmetic.p[27]
.sym 71366 lm32_cpu.mc_arithmetic.p[17]
.sym 71367 $abc$42206$n4060
.sym 71368 $abc$42206$n4750
.sym 71369 lm32_cpu.mc_arithmetic.state[2]
.sym 71370 $abc$42206$n4744
.sym 71372 lm32_cpu.mc_arithmetic.p[22]
.sym 71374 $abc$42206$n3285_1
.sym 71375 $abc$42206$n3222_1_$glb_clk
.sym 71376 $abc$42206$n4059_1
.sym 71377 lm32_cpu.mc_arithmetic.p[27]
.sym 71380 lm32_cpu.mc_arithmetic.b[0]
.sym 71381 $abc$42206$n4750
.sym 71382 $abc$42206$n4044_1
.sym 71383 lm32_cpu.mc_arithmetic.p[20]
.sym 71386 lm32_cpu.mc_arithmetic.p[27]
.sym 71387 lm32_cpu.mc_arithmetic.b[0]
.sym 71388 $abc$42206$n4764
.sym 71389 $abc$42206$n4044_1
.sym 71392 $abc$42206$n4044_1
.sym 71393 $abc$42206$n4744
.sym 71394 lm32_cpu.mc_arithmetic.b[0]
.sym 71395 lm32_cpu.mc_arithmetic.p[17]
.sym 71398 lm32_cpu.mc_arithmetic.state[1]
.sym 71399 lm32_cpu.mc_arithmetic.state[2]
.sym 71400 $abc$42206$n4061
.sym 71401 $abc$42206$n4060
.sym 71404 $abc$42206$n4044_1
.sym 71405 $abc$42206$n4754
.sym 71406 lm32_cpu.mc_arithmetic.b[0]
.sym 71407 lm32_cpu.mc_arithmetic.p[22]
.sym 71410 $abc$42206$n4095_1
.sym 71411 $abc$42206$n3285_1
.sym 71412 lm32_cpu.mc_arithmetic.p[18]
.sym 71413 $abc$42206$n3222_1_$glb_clk
.sym 71416 lm32_cpu.mc_arithmetic.t[32]
.sym 71418 lm32_cpu.mc_arithmetic.p[26]
.sym 71419 lm32_cpu.mc_arithmetic.t[27]
.sym 71420 $abc$42206$n2091
.sym 71421 sys_clk_$glb_clk
.sym 71422 lm32_cpu.rst_i_$glb_sr
.sym 71423 $abc$42206$n4049
.sym 71424 $abc$42206$n4055
.sym 71425 lm32_cpu.mc_arithmetic.p[28]
.sym 71426 lm32_cpu.mc_arithmetic.p[25]
.sym 71427 $abc$42206$n4067
.sym 71428 lm32_cpu.mc_arithmetic.p[30]
.sym 71429 $abc$42206$n4772
.sym 71430 $abc$42206$n2230
.sym 71432 lm32_cpu.mc_arithmetic.a[11]
.sym 71435 lm32_cpu.mc_arithmetic.p[27]
.sym 71436 $abc$42206$n4075_1
.sym 71437 $abc$42206$n4080_1
.sym 71438 sys_rst
.sym 71440 lm32_cpu.mc_arithmetic.p[22]
.sym 71441 lm32_cpu.mc_arithmetic.t[18]
.sym 71442 lm32_cpu.mc_arithmetic.p[19]
.sym 71443 $abc$42206$n4100_1
.sym 71446 lm32_cpu.mc_arithmetic.p[0]
.sym 71448 $abc$42206$n6293_1
.sym 71451 $abc$42206$n3303_1
.sym 71452 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 71454 lm32_cpu.mc_arithmetic.p[31]
.sym 71456 lm32_cpu.mc_arithmetic.p[18]
.sym 71457 storage[10][4]
.sym 71464 lm32_cpu.mc_arithmetic.b[0]
.sym 71465 $abc$42206$n4044_1
.sym 71466 lm32_cpu.mc_arithmetic.p[7]
.sym 71467 $abc$42206$n3285_1
.sym 71469 lm32_cpu.mc_arithmetic.p[7]
.sym 71470 $abc$42206$n3222_1_$glb_clk
.sym 71472 lm32_cpu.mc_arithmetic.b[0]
.sym 71473 $abc$42206$n4071_1
.sym 71474 $abc$42206$n4139_1
.sym 71475 $abc$42206$n2091
.sym 71477 $abc$42206$n4766
.sym 71478 $abc$42206$n4141_1
.sym 71479 lm32_cpu.mc_arithmetic.state[1]
.sym 71482 lm32_cpu.mc_arithmetic.p[28]
.sym 71483 lm32_cpu.mc_arithmetic.p[24]
.sym 71484 lm32_cpu.mc_arithmetic.state[2]
.sym 71485 lm32_cpu.mc_arithmetic.p[30]
.sym 71487 $abc$42206$n4140_1
.sym 71489 $abc$42206$n3285_1
.sym 71490 $abc$42206$n4724
.sym 71491 lm32_cpu.mc_arithmetic.p[25]
.sym 71493 $abc$42206$n4760
.sym 71495 $abc$42206$n4770
.sym 71497 lm32_cpu.mc_arithmetic.p[28]
.sym 71498 $abc$42206$n4044_1
.sym 71499 $abc$42206$n4766
.sym 71500 lm32_cpu.mc_arithmetic.b[0]
.sym 71503 lm32_cpu.mc_arithmetic.b[0]
.sym 71504 lm32_cpu.mc_arithmetic.p[25]
.sym 71505 $abc$42206$n4044_1
.sym 71506 $abc$42206$n4760
.sym 71509 lm32_cpu.mc_arithmetic.state[2]
.sym 71510 $abc$42206$n4141_1
.sym 71511 lm32_cpu.mc_arithmetic.state[1]
.sym 71512 $abc$42206$n4140_1
.sym 71515 $abc$42206$n3285_1
.sym 71516 $abc$42206$n3222_1_$glb_clk
.sym 71517 lm32_cpu.mc_arithmetic.p[24]
.sym 71518 $abc$42206$n4071_1
.sym 71527 $abc$42206$n4139_1
.sym 71528 $abc$42206$n3222_1_$glb_clk
.sym 71529 lm32_cpu.mc_arithmetic.p[7]
.sym 71530 $abc$42206$n3285_1
.sym 71533 $abc$42206$n4770
.sym 71534 $abc$42206$n4044_1
.sym 71535 lm32_cpu.mc_arithmetic.b[0]
.sym 71536 lm32_cpu.mc_arithmetic.p[30]
.sym 71539 $abc$42206$n4724
.sym 71540 lm32_cpu.mc_arithmetic.b[0]
.sym 71541 $abc$42206$n4044_1
.sym 71542 lm32_cpu.mc_arithmetic.p[7]
.sym 71543 $abc$42206$n2091
.sym 71544 sys_clk_$glb_clk
.sym 71545 lm32_cpu.rst_i_$glb_sr
.sym 71546 storage[10][5]
.sym 71549 storage[10][4]
.sym 71558 lm32_cpu.mc_arithmetic.b[0]
.sym 71559 $abc$42206$n4057
.sym 71560 lm32_cpu.mc_arithmetic.p[7]
.sym 71561 lm32_cpu.mc_arithmetic.p[25]
.sym 71562 lm32_cpu.mc_arithmetic.a[31]
.sym 71563 lm32_cpu.mc_arithmetic.t[30]
.sym 71564 $abc$42206$n2237
.sym 71565 $abc$42206$n4069
.sym 71566 $abc$42206$n2091
.sym 71567 basesoc_uart_phy_tx_busy
.sym 71568 lm32_cpu.mc_arithmetic.a[31]
.sym 71569 $abc$42206$n4047_1
.sym 71571 lm32_cpu.mc_arithmetic.p[11]
.sym 71573 csrbank4_tuning_word3_w[3]
.sym 71576 lm32_cpu.mc_arithmetic.p[11]
.sym 71580 $abc$42206$n2230
.sym 71589 $abc$42206$n2281
.sym 71593 $abc$42206$n4044_1
.sym 71599 lm32_cpu.mc_arithmetic.p[29]
.sym 71601 storage[11][1]
.sym 71602 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 71607 storage[3][1]
.sym 71608 $abc$42206$n6292
.sym 71609 lm32_cpu.mc_arithmetic.b[0]
.sym 71611 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 71613 $abc$42206$n4768
.sym 71614 $abc$42206$n2091
.sym 71621 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 71632 lm32_cpu.mc_arithmetic.b[0]
.sym 71633 $abc$42206$n4768
.sym 71634 $abc$42206$n4044_1
.sym 71635 lm32_cpu.mc_arithmetic.p[29]
.sym 71641 $abc$42206$n2091
.sym 71656 storage[3][1]
.sym 71657 $abc$42206$n6292
.sym 71658 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 71659 storage[11][1]
.sym 71666 $abc$42206$n2281
.sym 71667 sys_clk_$glb_clk
.sym 71668 sys_rst_$glb_sr
.sym 71671 storage[3][2]
.sym 71672 lm32_cpu.mc_arithmetic.a[17]
.sym 71673 storage[3][1]
.sym 71677 lm32_cpu.mc_arithmetic.b[2]
.sym 71681 $abc$42206$n4710
.sym 71682 $abc$42206$n2323
.sym 71683 sys_rst
.sym 71684 sram_bus_dat_w[6]
.sym 71687 $abc$42206$n4052
.sym 71688 $abc$42206$n3376
.sym 71691 lm32_cpu.mc_arithmetic.t[32]
.sym 71727 sram_bus_dat_w[6]
.sym 71728 sram_bus_dat_w[3]
.sym 71729 sram_bus_dat_w[7]
.sym 71737 $abc$42206$n2180
.sym 71768 sram_bus_dat_w[6]
.sym 71775 sram_bus_dat_w[7]
.sym 71788 sram_bus_dat_w[3]
.sym 71789 $abc$42206$n2180
.sym 71790 sys_clk_$glb_clk
.sym 71791 sys_rst_$glb_sr
.sym 71801 csrbank2_reload0_w[0]
.sym 71803 lm32_cpu.mc_arithmetic.a[17]
.sym 71809 csrbank2_reload0_w[1]
.sym 71811 storage[3][2]
.sym 71819 $abc$42206$n2180
.sym 71904 storage_1[0][3]
.sym 71907 $abc$42206$n4193_1
.sym 71909 $abc$42206$n6245_1
.sym 71915 lm32_cpu.pc_x[28]
.sym 71916 lm32_cpu.operand_1_x[17]
.sym 71919 spram_bus_adr[3]
.sym 71920 $PACKER_VCC_NET
.sym 71926 spram_bus_adr[13]
.sym 71934 spram_bus_adr[12]
.sym 71936 storage_1[5][5]
.sym 71938 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 71939 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 71941 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 71942 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 71945 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 71946 storage_1[1][5]
.sym 71947 spram_bus_adr[7]
.sym 71954 $abc$42206$n3198_1
.sym 71958 grant
.sym 71960 count[1]
.sym 71961 $abc$42206$n2384
.sym 71973 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 71975 grant
.sym 71976 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 71981 $abc$42206$n3198_1
.sym 71982 count[1]
.sym 71991 spram_bus_adr[7]
.sym 71997 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 71998 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 71999 storage_1[1][5]
.sym 72000 storage_1[5][5]
.sym 72005 spram_bus_adr[12]
.sym 72009 grant
.sym 72011 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 72012 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 72013 $abc$42206$n2384
.sym 72014 sys_clk_$glb_clk
.sym 72015 sys_rst_$glb_sr
.sym 72029 spram_datain11[4]
.sym 72031 $abc$42206$n6077_1
.sym 72032 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 72035 $abc$42206$n7051
.sym 72036 spram_datain11[0]
.sym 72037 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 72038 $abc$42206$n5767_1
.sym 72039 $PACKER_GND_NET
.sym 72041 $abc$42206$n5075_1
.sym 72042 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 72045 spram_bus_adr[10]
.sym 72052 grant
.sym 72054 spram_bus_adr[2]
.sym 72055 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 72058 count[1]
.sym 72062 spram_bus_adr[10]
.sym 72063 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 72064 $abc$42206$n6234
.sym 72068 $abc$42206$n2124
.sym 72073 spram_bus_adr[12]
.sym 72074 spiflash_sr[19]
.sym 72076 $abc$42206$n3198_1
.sym 72079 spram_bus_adr[2]
.sym 72081 lm32_cpu.load_store_unit.store_data_m[22]
.sym 72082 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 72085 spram_bus_adr[8]
.sym 72100 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72101 lm32_cpu.operand_m[3]
.sym 72110 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72112 storage_1[7][2]
.sym 72114 storage_1[3][2]
.sym 72119 lm32_cpu.size_x[1]
.sym 72120 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 72122 $abc$42206$n4193_1
.sym 72124 $abc$42206$n2124
.sym 72136 storage_1[3][2]
.sym 72137 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72138 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72139 storage_1[7][2]
.sym 72145 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 72156 lm32_cpu.size_x[1]
.sym 72168 $abc$42206$n4193_1
.sym 72175 lm32_cpu.operand_m[3]
.sym 72176 $abc$42206$n2124
.sym 72177 sys_clk_$glb_clk
.sym 72178 lm32_cpu.rst_i_$glb_sr
.sym 72188 spram_bus_adr[10]
.sym 72189 spram_bus_adr[10]
.sym 72190 $abc$42206$n3618
.sym 72193 lm32_cpu.operand_1_x[14]
.sym 72194 spram_bus_adr[13]
.sym 72195 $abc$42206$n7037
.sym 72196 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72197 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72198 lm32_cpu.eba[2]
.sym 72201 $abc$42206$n5075_1
.sym 72202 spram_datain01[14]
.sym 72203 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 72204 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 72205 lm32_cpu.size_x[1]
.sym 72208 spiflash_sr[19]
.sym 72210 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 72212 spram_bus_adr[9]
.sym 72213 $abc$42206$n4675
.sym 72214 spram_bus_adr[10]
.sym 72220 $abc$42206$n5600
.sym 72224 $abc$42206$n5604
.sym 72226 $abc$42206$n5606
.sym 72227 lm32_cpu.store_operand_x[22]
.sym 72228 $abc$42206$n5608
.sym 72234 $abc$42206$n5598
.sym 72238 $PACKER_VCC_NET
.sym 72242 $abc$42206$n3198_1
.sym 72253 $abc$42206$n3198_1
.sym 72255 $abc$42206$n5600
.sym 72261 $abc$42206$n5608
.sym 72262 $abc$42206$n3198_1
.sym 72265 $abc$42206$n5606
.sym 72267 $abc$42206$n3198_1
.sym 72278 lm32_cpu.store_operand_x[22]
.sym 72284 $abc$42206$n5604
.sym 72286 $abc$42206$n3198_1
.sym 72297 $abc$42206$n5598
.sym 72298 $abc$42206$n3198_1
.sym 72299 $PACKER_VCC_NET
.sym 72300 sys_clk_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72311 spram_bus_adr[3]
.sym 72312 lm32_cpu.eba[3]
.sym 72313 spiflash_sr[11]
.sym 72314 $abc$42206$n5608
.sym 72315 $abc$42206$n3435_1
.sym 72316 storage_1[0][4]
.sym 72321 storage_1[2][6]
.sym 72323 $abc$42206$n6207_1
.sym 72324 $abc$42206$n6207_1
.sym 72325 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 72327 spram_bus_adr[4]
.sym 72328 spiflash_sr[12]
.sym 72329 $abc$42206$n2360
.sym 72331 lm32_cpu.store_operand_x[22]
.sym 72332 $abc$42206$n7053
.sym 72333 $abc$42206$n4682_1
.sym 72334 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 72336 $abc$42206$n4812
.sym 72343 spram_bus_adr[13]
.sym 72345 $abc$42206$n2360
.sym 72346 spiflash_sr[22]
.sym 72349 spram_bus_adr[3]
.sym 72350 spiflash_sr[18]
.sym 72352 spiflash_sr[14]
.sym 72353 spram_bus_adr[5]
.sym 72354 spiflash_sr[23]
.sym 72356 spram_bus_adr[2]
.sym 72357 $abc$42206$n4682_1
.sym 72358 spiflash_sr[8]
.sym 72362 spram_bus_adr[8]
.sym 72363 $abc$42206$n5075_1
.sym 72364 spiflash_sr[12]
.sym 72370 spiflash_sr[17]
.sym 72372 spram_bus_adr[9]
.sym 72373 $abc$42206$n4675
.sym 72374 spiflash_sr[11]
.sym 72376 spram_bus_adr[9]
.sym 72377 spiflash_sr[18]
.sym 72379 $abc$42206$n4682_1
.sym 72382 $abc$42206$n4682_1
.sym 72383 $abc$42206$n5075_1
.sym 72384 $abc$42206$n4675
.sym 72385 spiflash_sr[23]
.sym 72389 $abc$42206$n4682_1
.sym 72390 spiflash_sr[14]
.sym 72391 spram_bus_adr[5]
.sym 72394 $abc$42206$n4682_1
.sym 72395 spram_bus_adr[13]
.sym 72396 spiflash_sr[22]
.sym 72401 $abc$42206$n4682_1
.sym 72402 spiflash_sr[8]
.sym 72406 $abc$42206$n4682_1
.sym 72407 spiflash_sr[11]
.sym 72409 spram_bus_adr[2]
.sym 72413 $abc$42206$n4682_1
.sym 72414 spram_bus_adr[3]
.sym 72415 spiflash_sr[12]
.sym 72418 spram_bus_adr[8]
.sym 72419 spiflash_sr[17]
.sym 72420 $abc$42206$n4682_1
.sym 72422 $abc$42206$n2360
.sym 72423 sys_clk_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72436 lm32_cpu.operand_1_x[14]
.sym 72438 spram_bus_adr[3]
.sym 72439 shared_dat_r[23]
.sym 72443 $abc$42206$n6238_1
.sym 72445 $abc$42206$n7049
.sym 72448 spram_bus_adr[12]
.sym 72450 lm32_cpu.interrupt_unit.csr[0]
.sym 72451 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 72454 lm32_cpu.store_operand_x[30]
.sym 72455 $abc$42206$n3745
.sym 72457 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 72458 $abc$42206$n5898_1
.sym 72460 $abc$42206$n7053
.sym 72466 lm32_cpu.interrupt_unit.csr[0]
.sym 72468 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72474 storage_1[2][7]
.sym 72476 storage_1[7][7]
.sym 72478 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72479 storage_1[6][7]
.sym 72487 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 72488 lm32_cpu.pc_x[28]
.sym 72491 storage_1[3][7]
.sym 72493 $abc$42206$n7049
.sym 72495 lm32_cpu.size_x[0]
.sym 72499 lm32_cpu.size_x[0]
.sym 72511 storage_1[3][7]
.sym 72512 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72513 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72514 storage_1[7][7]
.sym 72518 lm32_cpu.interrupt_unit.csr[0]
.sym 72531 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 72535 lm32_cpu.pc_x[28]
.sym 72541 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72542 storage_1[6][7]
.sym 72543 storage_1[2][7]
.sym 72544 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72545 $abc$42206$n7049
.sym 72546 sys_clk_$glb_clk
.sym 72558 por_rst
.sym 72559 lm32_cpu.mc_result_x[14]
.sym 72560 lm32_cpu.size_x[0]
.sym 72561 shared_dat_r[21]
.sym 72562 storage_1[7][7]
.sym 72564 lm32_cpu.eba[9]
.sym 72565 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 72566 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 72569 $abc$42206$n5769_1
.sym 72570 storage_1[2][7]
.sym 72572 spiflash_sr[25]
.sym 72573 lm32_cpu.operand_1_x[14]
.sym 72574 $abc$42206$n6315_1
.sym 72575 lm32_cpu.interrupt_unit.csr[0]
.sym 72576 grant
.sym 72577 spiflash_sr[19]
.sym 72579 storage_1[2][5]
.sym 72582 spram_bus_adr[8]
.sym 72583 lm32_cpu.load_store_unit.store_data_m[22]
.sym 72599 $abc$42206$n5301
.sym 72600 $abc$42206$n7049
.sym 72604 $abc$42206$n5302
.sym 72605 lm32_cpu.instruction_unit.instruction_d[10]
.sym 72606 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 72609 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 72611 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 72612 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 72614 lm32_cpu.store_operand_x[30]
.sym 72617 $abc$42206$n5881_1
.sym 72618 $abc$42206$n5898_1
.sym 72619 $abc$42206$n6245_1
.sym 72624 lm32_cpu.instruction_unit.instruction_d[10]
.sym 72629 lm32_cpu.store_operand_x[30]
.sym 72635 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 72641 $abc$42206$n5898_1
.sym 72642 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 72643 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 72652 $abc$42206$n5301
.sym 72653 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 72654 $abc$42206$n6245_1
.sym 72655 $abc$42206$n5302
.sym 72659 $abc$42206$n5881_1
.sym 72668 $abc$42206$n7049
.sym 72669 sys_clk_$glb_clk
.sym 72681 $abc$42206$n7026
.sym 72682 lm32_cpu.eba[13]
.sym 72683 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 72684 lm32_cpu.load_store_unit.store_data_m[31]
.sym 72685 $abc$42206$n2364
.sym 72686 $abc$42206$n4040
.sym 72687 $abc$42206$n7037
.sym 72689 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72690 $abc$42206$n5230_1
.sym 72691 $abc$42206$n2127
.sym 72692 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72693 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 72695 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 72696 $abc$42206$n4511
.sym 72700 lm32_cpu.operand_1_x[0]
.sym 72701 spram_bus_adr[10]
.sym 72702 $abc$42206$n5297
.sym 72703 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 72704 $abc$42206$n5881_1
.sym 72705 $abc$42206$n6167_1
.sym 72706 lm32_cpu.operand_1_x[23]
.sym 72712 $abc$42206$n4511
.sym 72715 lm32_cpu.operand_1_x[0]
.sym 72717 lm32_cpu.interrupt_unit.eie
.sym 72718 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 72719 $abc$42206$n6117_1
.sym 72722 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 72723 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 72724 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 72725 $abc$42206$n6118_1
.sym 72727 $abc$42206$n3745
.sym 72728 lm32_cpu.x_result_sel_sext_x
.sym 72731 $abc$42206$n5888
.sym 72732 lm32_cpu.mc_result_x[14]
.sym 72734 $abc$42206$n4514
.sym 72735 lm32_cpu.x_result_sel_mc_arith_x
.sym 72736 grant
.sym 72737 lm32_cpu.eba[3]
.sym 72739 $abc$42206$n2065
.sym 72740 lm32_cpu.x_result_sel_csr_x
.sym 72743 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 72745 lm32_cpu.eba[3]
.sym 72757 $abc$42206$n3745
.sym 72759 $abc$42206$n6118_1
.sym 72760 lm32_cpu.x_result_sel_csr_x
.sym 72763 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 72764 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 72765 $abc$42206$n5888
.sym 72769 $abc$42206$n4511
.sym 72770 lm32_cpu.operand_1_x[0]
.sym 72771 $abc$42206$n4514
.sym 72772 lm32_cpu.interrupt_unit.eie
.sym 72775 lm32_cpu.x_result_sel_mc_arith_x
.sym 72776 lm32_cpu.x_result_sel_sext_x
.sym 72777 $abc$42206$n6117_1
.sym 72778 lm32_cpu.mc_result_x[14]
.sym 72782 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 72788 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 72789 grant
.sym 72790 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 72791 $abc$42206$n2065
.sym 72792 sys_clk_$glb_clk
.sym 72793 lm32_cpu.rst_i_$glb_sr
.sym 72802 spiflash_mosi
.sym 72804 lm32_cpu.operand_1_x[29]
.sym 72805 storage_1[0][3]
.sym 72806 lm32_cpu.logic_op_x[1]
.sym 72807 lm32_cpu.x_result_sel_add_x
.sym 72808 lm32_cpu.x_result_sel_sext_x
.sym 72809 $abc$42206$n4020_1
.sym 72810 lm32_cpu.x_result_sel_mc_arith_x
.sym 72811 lm32_cpu.operand_1_x[0]
.sym 72812 $abc$42206$n5054_1
.sym 72813 lm32_cpu.mc_result_x[0]
.sym 72814 $abc$42206$n2124
.sym 72815 $abc$42206$n2056
.sym 72816 lm32_cpu.logic_op_x[3]
.sym 72818 lm32_cpu.x_result_sel_sext_x
.sym 72819 lm32_cpu.x_result_sel_csr_x
.sym 72820 lm32_cpu.operand_1_x[9]
.sym 72821 lm32_cpu.sexth_result_x[9]
.sym 72822 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 72823 lm32_cpu.load_store_unit.store_data_m[18]
.sym 72824 $abc$42206$n7391
.sym 72825 $abc$42206$n4682_1
.sym 72826 lm32_cpu.bypass_data_1[26]
.sym 72827 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 72828 $abc$42206$n4812
.sym 72829 $abc$42206$n7053
.sym 72835 $abc$42206$n6176_1
.sym 72836 lm32_cpu.x_result_sel_sext_x
.sym 72840 lm32_cpu.logic_op_x[3]
.sym 72841 lm32_cpu.sexth_result_x[4]
.sym 72843 lm32_cpu.operand_1_x[14]
.sym 72845 $abc$42206$n6139_1
.sym 72846 lm32_cpu.logic_op_x[1]
.sym 72848 lm32_cpu.logic_op_x[0]
.sym 72849 lm32_cpu.operand_1_x[4]
.sym 72850 lm32_cpu.x_result_sel_mc_arith_x
.sym 72851 lm32_cpu.mc_result_x[11]
.sym 72852 lm32_cpu.mc_result_x[4]
.sym 72853 lm32_cpu.x_result_sel_csr_x
.sym 72855 $abc$42206$n6177_1
.sym 72859 lm32_cpu.logic_op_x[2]
.sym 72860 lm32_cpu.operand_1_x[0]
.sym 72861 $abc$42206$n6175_1
.sym 72862 $abc$42206$n2056
.sym 72865 lm32_cpu.sexth_result_x[4]
.sym 72868 lm32_cpu.sexth_result_x[4]
.sym 72869 lm32_cpu.logic_op_x[2]
.sym 72870 lm32_cpu.logic_op_x[0]
.sym 72871 $abc$42206$n6175_1
.sym 72876 lm32_cpu.operand_1_x[4]
.sym 72880 lm32_cpu.sexth_result_x[4]
.sym 72881 lm32_cpu.operand_1_x[4]
.sym 72882 lm32_cpu.logic_op_x[1]
.sym 72883 lm32_cpu.logic_op_x[3]
.sym 72886 lm32_cpu.x_result_sel_sext_x
.sym 72887 lm32_cpu.x_result_sel_mc_arith_x
.sym 72888 $abc$42206$n6139_1
.sym 72889 lm32_cpu.mc_result_x[11]
.sym 72892 lm32_cpu.x_result_sel_mc_arith_x
.sym 72893 lm32_cpu.x_result_sel_sext_x
.sym 72894 $abc$42206$n6176_1
.sym 72895 lm32_cpu.mc_result_x[4]
.sym 72901 lm32_cpu.operand_1_x[0]
.sym 72904 $abc$42206$n6177_1
.sym 72905 lm32_cpu.x_result_sel_sext_x
.sym 72906 lm32_cpu.x_result_sel_csr_x
.sym 72907 lm32_cpu.sexth_result_x[4]
.sym 72912 lm32_cpu.operand_1_x[14]
.sym 72914 $abc$42206$n2056
.sym 72915 sys_clk_$glb_clk
.sym 72916 lm32_cpu.rst_i_$glb_sr
.sym 72927 $abc$42206$n3345_1
.sym 72928 $abc$42206$n4193_1
.sym 72929 $abc$42206$n3818
.sym 72930 lm32_cpu.x_result_sel_mc_arith_x
.sym 72931 $abc$42206$n6139_1
.sym 72932 lm32_cpu.logic_op_x[1]
.sym 72933 lm32_cpu.sexth_result_x[14]
.sym 72934 lm32_cpu.x_result_sel_sext_x
.sym 72935 lm32_cpu.logic_op_x[2]
.sym 72936 $abc$42206$n3432
.sym 72937 lm32_cpu.eba[2]
.sym 72938 lm32_cpu.instruction_unit.instruction_d[10]
.sym 72939 $abc$42206$n4040
.sym 72940 $abc$42206$n3509_1
.sym 72941 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 72943 lm32_cpu.logic_op_x[0]
.sym 72944 lm32_cpu.operand_1_x[20]
.sym 72945 lm32_cpu.load_store_unit.store_data_m[23]
.sym 72946 lm32_cpu.interrupt_unit.csr[0]
.sym 72948 $abc$42206$n3775_1
.sym 72949 $abc$42206$n4193_1
.sym 72950 lm32_cpu.store_operand_x[30]
.sym 72958 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 72959 lm32_cpu.logic_op_x[2]
.sym 72960 lm32_cpu.x_result_sel_mc_arith_x
.sym 72966 lm32_cpu.logic_op_x[3]
.sym 72968 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 72969 lm32_cpu.logic_op_x[0]
.sym 72972 lm32_cpu.logic_op_x[1]
.sym 72975 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 72977 $abc$42206$n6167_1
.sym 72978 lm32_cpu.x_result_sel_sext_x
.sym 72980 lm32_cpu.operand_1_x[9]
.sym 72981 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 72984 $abc$42206$n6154_1
.sym 72987 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 72988 lm32_cpu.mc_result_x[7]
.sym 72989 lm32_cpu.sexth_result_x[9]
.sym 72991 lm32_cpu.x_result_sel_sext_x
.sym 72992 $abc$42206$n6167_1
.sym 72993 lm32_cpu.x_result_sel_mc_arith_x
.sym 72994 lm32_cpu.mc_result_x[7]
.sym 73000 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 73003 lm32_cpu.sexth_result_x[9]
.sym 73004 lm32_cpu.logic_op_x[1]
.sym 73005 lm32_cpu.operand_1_x[9]
.sym 73006 lm32_cpu.logic_op_x[3]
.sym 73009 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 73016 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 73021 $abc$42206$n6154_1
.sym 73022 lm32_cpu.logic_op_x[0]
.sym 73023 lm32_cpu.logic_op_x[2]
.sym 73024 lm32_cpu.sexth_result_x[9]
.sym 73029 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 73033 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 73037 $abc$42206$n2400_$glb_ce
.sym 73038 sys_clk_$glb_clk
.sym 73039 lm32_cpu.rst_i_$glb_sr
.sym 73050 $abc$42206$n6245_1
.sym 73051 $abc$42206$n4970_1
.sym 73052 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 73053 $abc$42206$n3978
.sym 73054 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 73055 lm32_cpu.eba[22]
.sym 73056 lm32_cpu.sexth_result_x[2]
.sym 73057 lm32_cpu.logic_op_x[2]
.sym 73058 lm32_cpu.x_result_sel_mc_arith_x
.sym 73059 lm32_cpu.size_x[0]
.sym 73060 lm32_cpu.logic_op_x[3]
.sym 73061 lm32_cpu.eba[5]
.sym 73062 lm32_cpu.operand_1_x[1]
.sym 73063 $abc$42206$n4193_1
.sym 73064 $abc$42206$n3431
.sym 73065 $abc$42206$n3430
.sym 73066 $abc$42206$n6315_1
.sym 73067 lm32_cpu.operand_1_x[2]
.sym 73068 lm32_cpu.interrupt_unit.csr[0]
.sym 73069 spiflash_sr[19]
.sym 73071 $abc$42206$n6155_1
.sym 73072 lm32_cpu.operand_1_x[14]
.sym 73073 lm32_cpu.operand_1_x[4]
.sym 73074 lm32_cpu.sexth_result_x[7]
.sym 73075 lm32_cpu.eba[8]
.sym 73081 lm32_cpu.sexth_result_x[7]
.sym 73083 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 73085 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 73086 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 73087 lm32_cpu.x_result_sel_add_x
.sym 73088 lm32_cpu.sexth_result_x[9]
.sym 73089 lm32_cpu.adder_op_x_n
.sym 73090 lm32_cpu.x_result_sel_sext_x
.sym 73091 lm32_cpu.x_result_sel_sext_x
.sym 73093 lm32_cpu.operand_1_x[12]
.sym 73094 $abc$42206$n3423
.sym 73095 $abc$42206$n6155_1
.sym 73096 lm32_cpu.x_result_sel_mc_arith_x
.sym 73098 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 73099 $abc$42206$n2395
.sym 73101 lm32_cpu.operand_1_x[9]
.sym 73102 $abc$42206$n6147_1
.sym 73105 lm32_cpu.mc_result_x[9]
.sym 73107 lm32_cpu.mc_result_x[10]
.sym 73114 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 73115 lm32_cpu.adder_op_x_n
.sym 73117 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 73120 lm32_cpu.adder_op_x_n
.sym 73121 lm32_cpu.x_result_sel_add_x
.sym 73122 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 73123 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 73126 lm32_cpu.x_result_sel_sext_x
.sym 73127 lm32_cpu.mc_result_x[10]
.sym 73128 lm32_cpu.x_result_sel_mc_arith_x
.sym 73129 $abc$42206$n6147_1
.sym 73133 lm32_cpu.operand_1_x[9]
.sym 73134 lm32_cpu.sexth_result_x[9]
.sym 73138 lm32_cpu.x_result_sel_mc_arith_x
.sym 73139 lm32_cpu.mc_result_x[9]
.sym 73140 lm32_cpu.x_result_sel_sext_x
.sym 73141 $abc$42206$n6155_1
.sym 73144 lm32_cpu.operand_1_x[12]
.sym 73150 $abc$42206$n3423
.sym 73151 lm32_cpu.x_result_sel_sext_x
.sym 73152 lm32_cpu.sexth_result_x[7]
.sym 73153 lm32_cpu.sexth_result_x[9]
.sym 73156 lm32_cpu.sexth_result_x[9]
.sym 73159 lm32_cpu.operand_1_x[9]
.sym 73160 $abc$42206$n2395
.sym 73161 sys_clk_$glb_clk
.sym 73162 lm32_cpu.rst_i_$glb_sr
.sym 73174 lm32_cpu.mc_arithmetic.b[31]
.sym 73176 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 73177 lm32_cpu.operand_1_x[12]
.sym 73178 $abc$42206$n3860_1
.sym 73179 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 73180 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 73181 lm32_cpu.operand_1_x[12]
.sym 73182 lm32_cpu.sexth_result_x[10]
.sym 73183 lm32_cpu.operand_1_x[26]
.sym 73184 $abc$42206$n3752
.sym 73185 lm32_cpu.x_result_sel_add_x
.sym 73186 lm32_cpu.size_x[0]
.sym 73187 $abc$42206$n4040
.sym 73188 lm32_cpu.operand_1_x[16]
.sym 73189 $abc$42206$n2395
.sym 73190 lm32_cpu.sexth_result_x[8]
.sym 73191 lm32_cpu.mc_result_x[9]
.sym 73193 lm32_cpu.mc_result_x[10]
.sym 73194 lm32_cpu.operand_0_x[23]
.sym 73195 $abc$42206$n3422
.sym 73196 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 73197 lm32_cpu.sexth_result_x[1]
.sym 73198 lm32_cpu.operand_1_x[23]
.sym 73204 lm32_cpu.operand_1_x[18]
.sym 73210 $abc$42206$n3432
.sym 73212 $abc$42206$n3423
.sym 73214 lm32_cpu.operand_1_x[20]
.sym 73215 $abc$42206$n2395
.sym 73217 lm32_cpu.sexth_result_x[7]
.sym 73218 lm32_cpu.operand_1_x[16]
.sym 73219 lm32_cpu.sexth_result_x[31]
.sym 73221 lm32_cpu.operand_1_x[29]
.sym 73222 lm32_cpu.eba[11]
.sym 73227 lm32_cpu.operand_1_x[31]
.sym 73231 lm32_cpu.operand_1_x[17]
.sym 73237 lm32_cpu.sexth_result_x[31]
.sym 73239 lm32_cpu.sexth_result_x[7]
.sym 73240 $abc$42206$n3423
.sym 73244 $abc$42206$n3432
.sym 73246 lm32_cpu.eba[11]
.sym 73250 lm32_cpu.operand_1_x[20]
.sym 73256 lm32_cpu.operand_1_x[17]
.sym 73262 lm32_cpu.operand_1_x[16]
.sym 73268 lm32_cpu.operand_1_x[18]
.sym 73274 lm32_cpu.operand_1_x[29]
.sym 73281 lm32_cpu.operand_1_x[31]
.sym 73283 $abc$42206$n2395
.sym 73284 sys_clk_$glb_clk
.sym 73285 lm32_cpu.rst_i_$glb_sr
.sym 73297 sram_bus_dat_w[6]
.sym 73298 lm32_cpu.operand_1_x[18]
.sym 73301 lm32_cpu.logic_op_x[3]
.sym 73302 spiflash_sr[20]
.sym 73305 lm32_cpu.branch_target_d[21]
.sym 73306 lm32_cpu.operand_1_x[7]
.sym 73307 lm32_cpu.x_result_sel_sext_x
.sym 73308 lm32_cpu.operand_0_x[18]
.sym 73309 $abc$42206$n3671
.sym 73310 lm32_cpu.operand_1_x[14]
.sym 73311 lm32_cpu.x_result_sel_csr_x
.sym 73312 lm32_cpu.sexth_result_x[7]
.sym 73314 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73315 $abc$42206$n3421
.sym 73316 lm32_cpu.sexth_result_x[8]
.sym 73317 $abc$42206$n7053
.sym 73318 lm32_cpu.x_result_sel_sext_x
.sym 73319 lm32_cpu.mc_result_x[15]
.sym 73320 $abc$42206$n4812
.sym 73321 $abc$42206$n4682_1
.sym 73329 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73331 lm32_cpu.interrupt_unit.im[21]
.sym 73333 lm32_cpu.cc[20]
.sym 73335 $abc$42206$n3430
.sym 73336 $abc$42206$n3431
.sym 73339 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 73346 lm32_cpu.interrupt_unit.im[20]
.sym 73348 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 73352 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 73355 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73356 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 73362 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 73368 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73372 lm32_cpu.interrupt_unit.im[21]
.sym 73374 $abc$42206$n3431
.sym 73378 lm32_cpu.interrupt_unit.im[20]
.sym 73379 $abc$42206$n3431
.sym 73380 $abc$42206$n3430
.sym 73381 lm32_cpu.cc[20]
.sym 73387 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 73392 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 73398 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 73403 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73406 $abc$42206$n2400_$glb_ce
.sym 73407 sys_clk_$glb_clk
.sym 73408 lm32_cpu.rst_i_$glb_sr
.sym 73417 spram_bus_adr[8]
.sym 73419 $abc$42206$n3352
.sym 73421 lm32_cpu.operand_1_x[17]
.sym 73422 lm32_cpu.logic_op_x[1]
.sym 73423 lm32_cpu.sexth_result_x[7]
.sym 73425 lm32_cpu.operand_1_x[21]
.sym 73426 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 73427 lm32_cpu.interrupt_unit.im[21]
.sym 73428 lm32_cpu.operand_1_x[1]
.sym 73429 $abc$42206$n3635
.sym 73430 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 73431 $abc$42206$n6100_1
.sym 73432 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 73434 $abc$42206$n4193_1
.sym 73435 lm32_cpu.logic_op_x[0]
.sym 73436 $abc$42206$n3775_1
.sym 73437 lm32_cpu.operand_1_x[10]
.sym 73438 $abc$42206$n7003
.sym 73439 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 73440 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 73441 $abc$42206$n3421
.sym 73442 lm32_cpu.operand_0_x[19]
.sym 73443 lm32_cpu.sexth_result_x[1]
.sym 73444 lm32_cpu.operand_1_x[15]
.sym 73450 lm32_cpu.x_result_sel_add_x
.sym 73451 lm32_cpu.logic_op_x[2]
.sym 73452 lm32_cpu.logic_op_x[1]
.sym 73453 lm32_cpu.logic_op_x[0]
.sym 73455 lm32_cpu.operand_1_x[23]
.sym 73457 lm32_cpu.sexth_result_x[31]
.sym 73458 lm32_cpu.logic_op_x[3]
.sym 73459 lm32_cpu.x_result_sel_mc_arith_x
.sym 73460 lm32_cpu.eba[9]
.sym 73461 lm32_cpu.operand_1_x[15]
.sym 73463 $abc$42206$n3672
.sym 73465 lm32_cpu.sexth_result_x[31]
.sym 73467 lm32_cpu.mc_result_x[23]
.sym 73468 $abc$42206$n6076_1
.sym 73469 $abc$42206$n3671
.sym 73470 $abc$42206$n3422
.sym 73471 lm32_cpu.x_result_sel_csr_x
.sym 73472 $abc$42206$n3432
.sym 73474 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 73475 $abc$42206$n6075_1
.sym 73477 $abc$42206$n7053
.sym 73478 lm32_cpu.x_result_sel_sext_x
.sym 73481 $abc$42206$n6108_1
.sym 73484 lm32_cpu.x_result_sel_csr_x
.sym 73485 $abc$42206$n3422
.sym 73486 lm32_cpu.x_result_sel_sext_x
.sym 73489 lm32_cpu.x_result_sel_csr_x
.sym 73490 lm32_cpu.x_result_sel_add_x
.sym 73491 $abc$42206$n3671
.sym 73492 $abc$42206$n3672
.sym 73495 lm32_cpu.logic_op_x[1]
.sym 73496 lm32_cpu.operand_1_x[23]
.sym 73497 $abc$42206$n6075_1
.sym 73498 lm32_cpu.logic_op_x[0]
.sym 73501 lm32_cpu.logic_op_x[2]
.sym 73502 lm32_cpu.sexth_result_x[31]
.sym 73503 lm32_cpu.logic_op_x[0]
.sym 73504 $abc$42206$n6108_1
.sym 73507 $abc$42206$n6076_1
.sym 73508 lm32_cpu.x_result_sel_sext_x
.sym 73509 lm32_cpu.x_result_sel_mc_arith_x
.sym 73510 lm32_cpu.mc_result_x[23]
.sym 73515 lm32_cpu.eba[9]
.sym 73516 $abc$42206$n3432
.sym 73522 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 73525 lm32_cpu.logic_op_x[3]
.sym 73526 lm32_cpu.logic_op_x[1]
.sym 73527 lm32_cpu.sexth_result_x[31]
.sym 73528 lm32_cpu.operand_1_x[15]
.sym 73529 $abc$42206$n7053
.sym 73530 sys_clk_$glb_clk
.sym 73540 $abc$42206$n6077_1
.sym 73542 lm32_cpu.mc_arithmetic.a[27]
.sym 73544 $abc$42206$n3421
.sym 73545 $abc$42206$n6062_1
.sym 73546 $abc$42206$n2319
.sym 73547 lm32_cpu.operand_0_x[31]
.sym 73548 $abc$42206$n3670
.sym 73549 lm32_cpu.operand_1_x[28]
.sym 73550 lm32_cpu.operand_1_x[31]
.sym 73551 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 73552 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 73553 lm32_cpu.operand_1_x[19]
.sym 73554 $abc$42206$n6064_1
.sym 73556 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73557 lm32_cpu.operand_0_x[30]
.sym 73558 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 73559 lm32_cpu.operand_0_x[21]
.sym 73560 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 73561 lm32_cpu.operand_0_x[25]
.sym 73562 spiflash_sr[19]
.sym 73564 lm32_cpu.operand_1_x[30]
.sym 73565 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 73566 $abc$42206$n6315_1
.sym 73567 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 73574 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 73576 lm32_cpu.x_result_sel_mc_arith_x
.sym 73579 $abc$42206$n3617
.sym 73580 lm32_cpu.logic_op_x[1]
.sym 73581 lm32_cpu.x_result_sel_csr_x
.sym 73584 $abc$42206$n6109_1
.sym 73585 $abc$42206$n6057_1
.sym 73586 lm32_cpu.x_result_sel_add_x
.sym 73588 lm32_cpu.operand_1_x[27]
.sym 73589 lm32_cpu.mc_result_x[15]
.sym 73590 lm32_cpu.x_result_sel_sext_x
.sym 73593 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 73594 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 73595 lm32_cpu.logic_op_x[0]
.sym 73597 $abc$42206$n3618
.sym 73599 $abc$42206$n3654_1
.sym 73602 $abc$42206$n3653
.sym 73604 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 73606 lm32_cpu.operand_1_x[27]
.sym 73607 lm32_cpu.logic_op_x[1]
.sym 73608 lm32_cpu.logic_op_x[0]
.sym 73609 $abc$42206$n6057_1
.sym 73612 $abc$42206$n3618
.sym 73613 lm32_cpu.x_result_sel_add_x
.sym 73614 lm32_cpu.x_result_sel_csr_x
.sym 73615 $abc$42206$n3617
.sym 73618 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 73624 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 73631 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 73639 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 73642 $abc$42206$n6109_1
.sym 73643 lm32_cpu.x_result_sel_sext_x
.sym 73644 lm32_cpu.mc_result_x[15]
.sym 73645 lm32_cpu.x_result_sel_mc_arith_x
.sym 73648 lm32_cpu.x_result_sel_csr_x
.sym 73649 lm32_cpu.x_result_sel_add_x
.sym 73650 $abc$42206$n3654_1
.sym 73651 $abc$42206$n3653
.sym 73652 $abc$42206$n2400_$glb_ce
.sym 73653 sys_clk_$glb_clk
.sym 73654 lm32_cpu.rst_i_$glb_sr
.sym 73666 lm32_cpu.eba[13]
.sym 73667 $abc$42206$n6058_1
.sym 73668 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 73669 lm32_cpu.operand_1_x[29]
.sym 73670 lm32_cpu.x_result_sel_add_x
.sym 73671 $abc$42206$n3616_1
.sym 73672 lm32_cpu.operand_1_x[12]
.sym 73673 lm32_cpu.operand_m[12]
.sym 73674 lm32_cpu.operand_m[12]
.sym 73675 $abc$42206$n3617
.sym 73676 $abc$42206$n3369_1
.sym 73677 lm32_cpu.operand_0_x[29]
.sym 73678 lm32_cpu.operand_1_x[31]
.sym 73679 lm32_cpu.x_result[24]
.sym 73680 lm32_cpu.eba[21]
.sym 73681 lm32_cpu.sexth_result_x[1]
.sym 73682 $abc$42206$n4355_1
.sym 73683 lm32_cpu.mc_result_x[9]
.sym 73685 $abc$42206$n3654_1
.sym 73686 $abc$42206$n2395
.sym 73687 lm32_cpu.operand_0_x[25]
.sym 73688 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 73689 lm32_cpu.mc_result_x[10]
.sym 73690 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 73697 lm32_cpu.logic_op_x[2]
.sym 73698 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 73699 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73700 $abc$42206$n6126_1
.sym 73701 lm32_cpu.operand_1_x[1]
.sym 73706 $abc$42206$n3775_1
.sym 73707 lm32_cpu.logic_op_x[0]
.sym 73710 lm32_cpu.logic_op_x[1]
.sym 73711 lm32_cpu.logic_op_x[3]
.sym 73717 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 73718 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 73722 $abc$42206$n6185_1
.sym 73725 lm32_cpu.sexth_result_x[1]
.sym 73727 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73732 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73735 $abc$42206$n6185_1
.sym 73736 lm32_cpu.sexth_result_x[1]
.sym 73737 lm32_cpu.logic_op_x[2]
.sym 73738 lm32_cpu.logic_op_x[0]
.sym 73741 lm32_cpu.sexth_result_x[1]
.sym 73742 lm32_cpu.operand_1_x[1]
.sym 73743 lm32_cpu.logic_op_x[3]
.sym 73744 lm32_cpu.logic_op_x[1]
.sym 73750 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73753 $abc$42206$n6126_1
.sym 73754 $abc$42206$n3775_1
.sym 73759 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 73767 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 73774 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 73775 $abc$42206$n2400_$glb_ce
.sym 73776 sys_clk_$glb_clk
.sym 73777 lm32_cpu.rst_i_$glb_sr
.sym 73790 lm32_cpu.operand_0_x[25]
.sym 73791 lm32_cpu.logic_op_x[3]
.sym 73792 lm32_cpu.operand_1_x[25]
.sym 73793 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73794 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 73796 storage[11][7]
.sym 73798 lm32_cpu.operand_0_x[28]
.sym 73799 lm32_cpu.x_result[21]
.sym 73800 $abc$42206$n3433
.sym 73801 lm32_cpu.x_result[20]
.sym 73802 $abc$42206$n4264_1
.sym 73803 lm32_cpu.mc_result_x[15]
.sym 73804 $abc$42206$n4200_1
.sym 73805 lm32_cpu.operand_0_x[28]
.sym 73806 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73807 $abc$42206$n5550_1
.sym 73808 $abc$42206$n4682_1
.sym 73810 $abc$42206$n4404
.sym 73811 lm32_cpu.operand_0_x[30]
.sym 73812 $abc$42206$n4388_1
.sym 73820 $abc$42206$n6186
.sym 73821 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 73822 $abc$42206$n4193_1
.sym 73823 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 73825 lm32_cpu.operand_1_x[22]
.sym 73826 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 73827 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73828 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73830 $abc$42206$n3222_1_$glb_clk
.sym 73831 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 73832 lm32_cpu.x_result_sel_sext_x
.sym 73833 lm32_cpu.x_result_sel_mc_arith_x
.sym 73835 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 73836 lm32_cpu.operand_1_x[30]
.sym 73837 lm32_cpu.mc_result_x[1]
.sym 73838 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 73841 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 73842 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 73846 $abc$42206$n2395
.sym 73852 $abc$42206$n3222_1_$glb_clk
.sym 73853 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 73854 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 73855 $abc$42206$n4193_1
.sym 73858 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 73859 $abc$42206$n3222_1_$glb_clk
.sym 73860 $abc$42206$n4193_1
.sym 73861 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 73866 lm32_cpu.operand_1_x[22]
.sym 73870 lm32_cpu.x_result_sel_mc_arith_x
.sym 73871 lm32_cpu.x_result_sel_sext_x
.sym 73872 $abc$42206$n6186
.sym 73873 lm32_cpu.mc_result_x[1]
.sym 73876 $abc$42206$n3222_1_$glb_clk
.sym 73877 $abc$42206$n4193_1
.sym 73878 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73879 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 73882 $abc$42206$n4193_1
.sym 73883 $abc$42206$n3222_1_$glb_clk
.sym 73884 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 73885 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 73891 lm32_cpu.operand_1_x[30]
.sym 73894 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73895 $abc$42206$n3222_1_$glb_clk
.sym 73896 $abc$42206$n4193_1
.sym 73897 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 73898 $abc$42206$n2395
.sym 73899 sys_clk_$glb_clk
.sym 73900 lm32_cpu.rst_i_$glb_sr
.sym 73909 $abc$42206$n3375_1
.sym 73911 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 73912 $abc$42206$n3375_1
.sym 73913 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73914 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 73915 csrbank2_reload2_w[7]
.sym 73916 $abc$42206$n3222_1_$glb_clk
.sym 73917 $abc$42206$n3301_1
.sym 73918 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 73919 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 73920 lm32_cpu.mc_arithmetic.b[0]
.sym 73921 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 73923 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 73924 lm32_cpu.logic_op_x[1]
.sym 73926 csrbank0_bus_errors1_w[5]
.sym 73927 $abc$42206$n4193_1
.sym 73928 $abc$42206$n6187_1
.sym 73929 sram_bus_dat_w[2]
.sym 73930 lm32_cpu.mc_arithmetic.b[9]
.sym 73932 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73933 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 73934 $abc$42206$n3370
.sym 73935 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 73936 lm32_cpu.mc_arithmetic.b[30]
.sym 73943 lm32_cpu.mc_arithmetic.b[10]
.sym 73944 $abc$42206$n2093
.sym 73945 $abc$42206$n3370
.sym 73946 $abc$42206$n3369_1
.sym 73947 storage_1[10][4]
.sym 73948 lm32_cpu.mc_arithmetic.state[2]
.sym 73952 $abc$42206$n3222_1_$glb_clk
.sym 73954 $abc$42206$n3354_1
.sym 73955 storage_1[11][4]
.sym 73956 $abc$42206$n4193_1
.sym 73957 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 73958 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 73960 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 73963 $abc$42206$n3351_1
.sym 73964 $abc$42206$n3352
.sym 73965 $abc$42206$n3366_1
.sym 73966 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73967 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 73969 $abc$42206$n3355
.sym 73971 $abc$42206$n3301_1
.sym 73972 $abc$42206$n3367
.sym 73973 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73975 $abc$42206$n3355
.sym 73976 $abc$42206$n3354_1
.sym 73977 lm32_cpu.mc_arithmetic.state[2]
.sym 73981 storage_1[10][4]
.sym 73982 storage_1[11][4]
.sym 73983 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73984 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 73987 $abc$42206$n3369_1
.sym 73988 $abc$42206$n3370
.sym 73989 lm32_cpu.mc_arithmetic.state[2]
.sym 73993 $abc$42206$n4193_1
.sym 73994 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 73995 $abc$42206$n3222_1_$glb_clk
.sym 73996 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73999 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 74000 $abc$42206$n4193_1
.sym 74001 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 74002 $abc$42206$n3222_1_$glb_clk
.sym 74005 $abc$42206$n3366_1
.sym 74007 $abc$42206$n3367
.sym 74008 lm32_cpu.mc_arithmetic.state[2]
.sym 74011 $abc$42206$n3352
.sym 74012 $abc$42206$n3351_1
.sym 74013 lm32_cpu.mc_arithmetic.state[2]
.sym 74019 lm32_cpu.mc_arithmetic.b[10]
.sym 74020 $abc$42206$n3301_1
.sym 74021 $abc$42206$n2093
.sym 74022 sys_clk_$glb_clk
.sym 74023 lm32_cpu.rst_i_$glb_sr
.sym 74033 por_rst
.sym 74034 lm32_cpu.mc_arithmetic.a[16]
.sym 74035 $abc$42206$n4475
.sym 74036 $abc$42206$n3285_1
.sym 74037 lm32_cpu.mc_arithmetic.b[10]
.sym 74038 $abc$42206$n3222_1_$glb_clk
.sym 74039 storage[12][2]
.sym 74040 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74041 lm32_cpu.mc_arithmetic.state[1]
.sym 74042 sram_bus_dat_w[7]
.sym 74043 storage_1[11][4]
.sym 74044 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 74045 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 74046 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 74048 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 74050 spiflash_sr[19]
.sym 74051 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 74052 storage_1[15][6]
.sym 74054 $abc$42206$n4363
.sym 74055 $abc$42206$n3355
.sym 74056 sram_bus_dat_w[2]
.sym 74057 lm32_cpu.mc_arithmetic.b[1]
.sym 74059 $abc$42206$n7007
.sym 74066 $abc$42206$n4171_1
.sym 74067 $abc$42206$n2090
.sym 74068 $abc$42206$n3372_1
.sym 74069 lm32_cpu.mc_arithmetic.b[31]
.sym 74070 lm32_cpu.mc_arithmetic.b[7]
.sym 74071 $abc$42206$n4410
.sym 74073 $abc$42206$n4208_1
.sym 74074 $abc$42206$n3222_1_$glb_clk
.sym 74076 $abc$42206$n4200_1
.sym 74077 $abc$42206$n4394
.sym 74079 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 74080 $abc$42206$n3366_1
.sym 74082 $abc$42206$n4404
.sym 74083 $abc$42206$n3285_1
.sym 74084 $abc$42206$n4388_1
.sym 74086 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 74087 $abc$42206$n4193_1
.sym 74089 $abc$42206$n3285_1
.sym 74090 $abc$42206$n3300_1
.sym 74091 $abc$42206$n4172_1
.sym 74093 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 74094 $abc$42206$n3301_1
.sym 74096 lm32_cpu.mc_arithmetic.state[2]
.sym 74098 $abc$42206$n3366_1
.sym 74099 $abc$42206$n4394
.sym 74100 $abc$42206$n3285_1
.sym 74101 $abc$42206$n4388_1
.sym 74104 $abc$42206$n3285_1
.sym 74105 lm32_cpu.mc_arithmetic.b[31]
.sym 74106 $abc$42206$n4172_1
.sym 74107 $abc$42206$n3222_1_$glb_clk
.sym 74111 lm32_cpu.mc_arithmetic.b[7]
.sym 74112 $abc$42206$n3301_1
.sym 74116 $abc$42206$n4208_1
.sym 74117 $abc$42206$n4200_1
.sym 74118 $abc$42206$n3285_1
.sym 74119 $abc$42206$n3300_1
.sym 74122 $abc$42206$n3300_1
.sym 74123 $abc$42206$n4171_1
.sym 74124 lm32_cpu.mc_arithmetic.state[2]
.sym 74125 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 74128 $abc$42206$n4404
.sym 74129 $abc$42206$n4410
.sym 74130 $abc$42206$n3372_1
.sym 74131 $abc$42206$n3285_1
.sym 74136 $abc$42206$n3222_1_$glb_clk
.sym 74137 lm32_cpu.mc_arithmetic.b[7]
.sym 74140 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 74141 $abc$42206$n4193_1
.sym 74142 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 74143 $abc$42206$n3222_1_$glb_clk
.sym 74144 $abc$42206$n2090
.sym 74145 sys_clk_$glb_clk
.sym 74146 lm32_cpu.rst_i_$glb_sr
.sym 74156 $abc$42206$n7026
.sym 74157 $abc$42206$n7026
.sym 74158 lm32_cpu.eba[13]
.sym 74159 $abc$42206$n4208_1
.sym 74160 $abc$42206$n3222_1_$glb_clk
.sym 74161 $abc$42206$n2093
.sym 74163 $abc$42206$n2093
.sym 74164 $abc$42206$n3369_1
.sym 74165 $abc$42206$n4394
.sym 74166 $abc$42206$n4548_1
.sym 74167 $abc$42206$n2093
.sym 74169 csrbank2_reload2_w[2]
.sym 74171 lm32_cpu.mc_arithmetic.b[16]
.sym 74173 $abc$42206$n5297
.sym 74174 $abc$42206$n3304_1
.sym 74175 csrbank2_load3_w[5]
.sym 74176 lm32_cpu.mc_arithmetic.b[2]
.sym 74177 lm32_cpu.x_result[24]
.sym 74178 lm32_cpu.mc_arithmetic.b[7]
.sym 74179 $abc$42206$n6337_1
.sym 74180 lm32_cpu.mc_arithmetic.a[13]
.sym 74181 storage_1[10][7]
.sym 74188 $abc$42206$n4327
.sym 74190 $abc$42206$n3222_1_$glb_clk
.sym 74191 csrbank0_bus_errors1_w[7]
.sym 74192 lm32_cpu.mc_arithmetic.b[2]
.sym 74194 $abc$42206$n4585
.sym 74195 $abc$42206$n3301_1
.sym 74196 csrbank0_bus_errors1_w[5]
.sym 74197 csrbank0_bus_errors1_w[6]
.sym 74198 $abc$42206$n4334_1
.sym 74199 $abc$42206$n3345_1
.sym 74200 lm32_cpu.mc_arithmetic.a[22]
.sym 74201 $abc$42206$n4638_1
.sym 74202 $abc$42206$n4580_1
.sym 74204 csrbank0_bus_errors1_w[4]
.sym 74205 $abc$42206$n4453_1
.sym 74206 $abc$42206$n2090
.sym 74208 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 74211 lm32_cpu.mc_arithmetic.state[2]
.sym 74213 $abc$42206$n4452
.sym 74214 $abc$42206$n3285_1
.sym 74216 basesoc_uart_phy_tx_busy
.sym 74217 lm32_cpu.mc_arithmetic.b[1]
.sym 74219 basesoc_uart_phy_uart_clk_txen
.sym 74221 $abc$42206$n4638_1
.sym 74223 csrbank0_bus_errors1_w[6]
.sym 74228 lm32_cpu.mc_arithmetic.b[1]
.sym 74229 $abc$42206$n4453_1
.sym 74230 $abc$42206$n3222_1_$glb_clk
.sym 74233 $abc$42206$n4452
.sym 74234 $abc$42206$n3301_1
.sym 74235 lm32_cpu.mc_arithmetic.b[2]
.sym 74236 $abc$42206$n3285_1
.sym 74239 $abc$42206$n4580_1
.sym 74240 basesoc_uart_phy_uart_clk_txen
.sym 74241 basesoc_uart_phy_tx_busy
.sym 74242 $abc$42206$n4585
.sym 74245 $abc$42206$n3345_1
.sym 74246 $abc$42206$n3285_1
.sym 74247 $abc$42206$n4327
.sym 74248 $abc$42206$n4334_1
.sym 74253 lm32_cpu.mc_arithmetic.state[2]
.sym 74257 $abc$42206$n3222_1_$glb_clk
.sym 74258 lm32_cpu.mc_arithmetic.a[22]
.sym 74259 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 74260 $abc$42206$n3285_1
.sym 74263 csrbank0_bus_errors1_w[7]
.sym 74264 csrbank0_bus_errors1_w[4]
.sym 74265 csrbank0_bus_errors1_w[5]
.sym 74266 csrbank0_bus_errors1_w[6]
.sym 74267 $abc$42206$n2090
.sym 74268 sys_clk_$glb_clk
.sym 74269 lm32_cpu.rst_i_$glb_sr
.sym 74278 $abc$42206$n6350_1
.sym 74282 $abc$42206$n3351_1
.sym 74283 lm32_cpu.mc_result_x[23]
.sym 74284 $abc$42206$n4334_1
.sym 74285 sram_bus_dat_w[3]
.sym 74286 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74287 sram_bus_dat_w[4]
.sym 74288 lm32_cpu.mc_arithmetic.b[1]
.sym 74289 sram_bus_dat_w[1]
.sym 74290 $abc$42206$n2192
.sym 74291 lm32_cpu.mc_result_x[1]
.sym 74292 lm32_cpu.mc_arithmetic.b[16]
.sym 74293 $abc$42206$n6276
.sym 74294 $abc$42206$n6325_1
.sym 74295 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 74297 lm32_cpu.mc_arithmetic.state[2]
.sym 74298 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74299 storage[0][0]
.sym 74300 $abc$42206$n3693
.sym 74301 $abc$42206$n2090
.sym 74302 $abc$42206$n4551
.sym 74303 $abc$42206$n5550_1
.sym 74304 $abc$42206$n4682_1
.sym 74305 basesoc_uart_phy_uart_clk_txen
.sym 74311 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 74313 $abc$42206$n4551
.sym 74314 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74315 lm32_cpu.mc_arithmetic.b[0]
.sym 74316 $abc$42206$n4648_1
.sym 74317 $abc$42206$n4972
.sym 74318 $abc$42206$n4969
.sym 74319 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 74320 $abc$42206$n4971_1
.sym 74321 $abc$42206$n3222_1_$glb_clk
.sym 74322 $abc$42206$n3222_1_$glb_clk
.sym 74325 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74326 $abc$42206$n3285_1
.sym 74327 $abc$42206$n4193_1
.sym 74329 $abc$42206$n7007
.sym 74330 $abc$42206$n4970_1
.sym 74333 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74335 csrbank0_scratch3_w[7]
.sym 74336 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 74337 lm32_cpu.mc_arithmetic.a[16]
.sym 74338 storage_1[14][7]
.sym 74340 csrbank0_bus_errors0_w[7]
.sym 74341 storage_1[10][7]
.sym 74342 $abc$42206$n6244_1
.sym 74344 $abc$42206$n3285_1
.sym 74345 $abc$42206$n3222_1_$glb_clk
.sym 74346 lm32_cpu.mc_arithmetic.b[0]
.sym 74350 storage_1[10][7]
.sym 74351 $abc$42206$n6244_1
.sym 74352 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74353 storage_1[14][7]
.sym 74356 $abc$42206$n3222_1_$glb_clk
.sym 74357 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74358 $abc$42206$n4193_1
.sym 74359 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 74363 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 74370 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74374 $abc$42206$n4970_1
.sym 74375 $abc$42206$n4972
.sym 74376 $abc$42206$n4969
.sym 74377 $abc$42206$n4971_1
.sym 74380 $abc$42206$n4551
.sym 74381 csrbank0_scratch3_w[7]
.sym 74382 csrbank0_bus_errors0_w[7]
.sym 74383 $abc$42206$n4648_1
.sym 74386 $abc$42206$n3222_1_$glb_clk
.sym 74387 $abc$42206$n3285_1
.sym 74388 lm32_cpu.mc_arithmetic.a[16]
.sym 74389 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 74390 $abc$42206$n7007
.sym 74391 sys_clk_$glb_clk
.sym 74403 $abc$42206$n3345_1
.sym 74405 lm32_cpu.mc_arithmetic.b[31]
.sym 74406 sram_bus_dat_w[0]
.sym 74407 $abc$42206$n4580_1
.sym 74408 lm32_cpu.mc_arithmetic.a[15]
.sym 74409 $abc$42206$n3222_1_$glb_clk
.sym 74411 $abc$42206$n4219_1
.sym 74413 $abc$42206$n2321
.sym 74415 storage_1[14][6]
.sym 74416 csrbank0_bus_errors0_w[6]
.sym 74417 por_rst
.sym 74418 $abc$42206$n4638_1
.sym 74419 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74420 lm32_cpu.mc_arithmetic.state[1]
.sym 74421 csrbank0_scratch3_w[7]
.sym 74422 $abc$42206$n4147_1
.sym 74423 $abc$42206$n3336_1
.sym 74424 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74425 $abc$42206$n2093
.sym 74426 $abc$42206$n3370
.sym 74427 csrbank0_bus_errors1_w[7]
.sym 74428 lm32_cpu.mc_arithmetic.b[30]
.sym 74434 lm32_cpu.mc_arithmetic.b[16]
.sym 74435 $abc$42206$n3301_1
.sym 74436 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 74437 lm32_cpu.mc_arithmetic.b[18]
.sym 74439 lm32_cpu.mc_arithmetic.b[17]
.sym 74441 $abc$42206$n3336_1
.sym 74442 $abc$42206$n4638_1
.sym 74443 $abc$42206$n3222_1_$glb_clk
.sym 74444 $abc$42206$n3285_1
.sym 74447 $abc$42206$n4548_1
.sym 74448 $abc$42206$n4300
.sym 74451 lm32_cpu.mc_arithmetic.a[27]
.sym 74452 lm32_cpu.mc_arithmetic.b[19]
.sym 74453 csrbank0_bus_errors1_w[7]
.sym 74454 $abc$42206$n4307
.sym 74459 $abc$42206$n3285_1
.sym 74461 $abc$42206$n2090
.sym 74463 csrbank0_scratch2_w[7]
.sym 74470 lm32_cpu.mc_arithmetic.b[18]
.sym 74473 lm32_cpu.mc_arithmetic.b[17]
.sym 74474 lm32_cpu.mc_arithmetic.b[16]
.sym 74475 lm32_cpu.mc_arithmetic.b[18]
.sym 74476 lm32_cpu.mc_arithmetic.b[19]
.sym 74479 $abc$42206$n4307
.sym 74480 $abc$42206$n3336_1
.sym 74481 $abc$42206$n3285_1
.sym 74482 $abc$42206$n4300
.sym 74485 lm32_cpu.mc_arithmetic.b[17]
.sym 74487 $abc$42206$n3301_1
.sym 74491 lm32_cpu.mc_arithmetic.b[19]
.sym 74493 $abc$42206$n3222_1_$glb_clk
.sym 74497 $abc$42206$n3301_1
.sym 74498 lm32_cpu.mc_arithmetic.b[19]
.sym 74503 $abc$42206$n3222_1_$glb_clk
.sym 74504 lm32_cpu.mc_arithmetic.a[27]
.sym 74505 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 74506 $abc$42206$n3285_1
.sym 74509 csrbank0_bus_errors1_w[7]
.sym 74510 $abc$42206$n4548_1
.sym 74511 $abc$42206$n4638_1
.sym 74512 csrbank0_scratch2_w[7]
.sym 74513 $abc$42206$n2090
.sym 74514 sys_clk_$glb_clk
.sym 74515 lm32_cpu.rst_i_$glb_sr
.sym 74524 $abc$42206$n4970_1
.sym 74526 $abc$42206$n3303_1
.sym 74528 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74529 $abc$42206$n3222_1_$glb_clk
.sym 74530 $abc$42206$n7026
.sym 74531 lm32_cpu.mc_arithmetic.b[5]
.sym 74532 csrbank0_bus_errors1_w[5]
.sym 74533 lm32_cpu.mc_arithmetic.b[30]
.sym 74534 $abc$42206$n5410
.sym 74535 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74536 csrbank0_bus_errors3_w[3]
.sym 74537 csrbank0_bus_errors0_w[5]
.sym 74538 $abc$42206$n4644_1
.sym 74539 $abc$42206$n3301_1
.sym 74540 $abc$42206$n3380_1
.sym 74541 lm32_cpu.mc_arithmetic.p[4]
.sym 74542 lm32_cpu.mc_arithmetic.state[2]
.sym 74543 $abc$42206$n3355
.sym 74544 lm32_cpu.mc_arithmetic.a[21]
.sym 74545 $abc$42206$n4044_1
.sym 74546 lm32_cpu.mc_arithmetic.a[16]
.sym 74547 $abc$42206$n3307_1
.sym 74548 lm32_cpu.mc_arithmetic.state[2]
.sym 74549 csrbank0_scratch2_w[7]
.sym 74550 lm32_cpu.mc_arithmetic.a[22]
.sym 74551 $abc$42206$n3355
.sym 74557 lm32_cpu.mc_arithmetic.a[26]
.sym 74558 $abc$42206$n3585
.sym 74559 $abc$42206$n2092
.sym 74560 lm32_cpu.mc_arithmetic.a[5]
.sym 74561 lm32_cpu.mc_arithmetic.p[2]
.sym 74562 $abc$42206$n4720
.sym 74563 lm32_cpu.mc_arithmetic.p[5]
.sym 74564 $abc$42206$n3437_1
.sym 74565 lm32_cpu.mc_arithmetic.p[4]
.sym 74566 $abc$42206$n3304_1
.sym 74567 $abc$42206$n4714
.sym 74568 lm32_cpu.mc_arithmetic.state[2]
.sym 74569 $abc$42206$n4044_1
.sym 74570 lm32_cpu.mc_arithmetic.a[21]
.sym 74571 $abc$42206$n3494_1
.sym 74572 $abc$42206$n3693
.sym 74575 $abc$42206$n4148_1
.sym 74578 $abc$42206$n4149_1
.sym 74580 lm32_cpu.mc_arithmetic.state[1]
.sym 74581 lm32_cpu.mc_arithmetic.t[32]
.sym 74582 lm32_cpu.mc_arithmetic.t[5]
.sym 74584 lm32_cpu.mc_arithmetic.a[15]
.sym 74586 lm32_cpu.mc_arithmetic.b[0]
.sym 74587 $abc$42206$n3303_1
.sym 74590 $abc$42206$n4148_1
.sym 74591 lm32_cpu.mc_arithmetic.state[1]
.sym 74592 lm32_cpu.mc_arithmetic.state[2]
.sym 74593 $abc$42206$n4149_1
.sym 74596 $abc$42206$n3437_1
.sym 74598 $abc$42206$n3585
.sym 74599 lm32_cpu.mc_arithmetic.a[21]
.sym 74602 lm32_cpu.mc_arithmetic.b[0]
.sym 74603 $abc$42206$n4044_1
.sym 74604 lm32_cpu.mc_arithmetic.p[5]
.sym 74605 $abc$42206$n4720
.sym 74608 $abc$42206$n3494_1
.sym 74609 lm32_cpu.mc_arithmetic.a[26]
.sym 74610 $abc$42206$n3437_1
.sym 74614 lm32_cpu.mc_arithmetic.p[5]
.sym 74615 lm32_cpu.mc_arithmetic.a[5]
.sym 74616 $abc$42206$n3304_1
.sym 74617 $abc$42206$n3303_1
.sym 74620 lm32_cpu.mc_arithmetic.t[32]
.sym 74621 lm32_cpu.mc_arithmetic.t[5]
.sym 74622 lm32_cpu.mc_arithmetic.p[4]
.sym 74626 lm32_cpu.mc_arithmetic.p[2]
.sym 74627 $abc$42206$n4044_1
.sym 74628 lm32_cpu.mc_arithmetic.b[0]
.sym 74629 $abc$42206$n4714
.sym 74632 $abc$42206$n3437_1
.sym 74633 lm32_cpu.mc_arithmetic.a[15]
.sym 74635 $abc$42206$n3693
.sym 74636 $abc$42206$n2092
.sym 74637 sys_clk_$glb_clk
.sym 74638 lm32_cpu.rst_i_$glb_sr
.sym 74647 lm32_cpu.mc_arithmetic.b[31]
.sym 74649 lm32_cpu.mc_arithmetic.a[17]
.sym 74651 $abc$42206$n3304_1
.sym 74652 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74653 $abc$42206$n3222_1_$glb_clk
.sym 74654 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74655 $abc$42206$n2093
.sym 74657 lm32_cpu.mc_arithmetic.p[3]
.sym 74658 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74659 $abc$42206$n2319
.sym 74660 $abc$42206$n3327
.sym 74661 $abc$42206$n4585
.sym 74662 $abc$42206$n3304_1
.sym 74663 csrbank2_load3_w[5]
.sym 74664 sram_bus_dat_w[7]
.sym 74665 $abc$42206$n2091
.sym 74666 $abc$42206$n2091
.sym 74667 $abc$42206$n3304_1
.sym 74668 lm32_cpu.mc_arithmetic.a[13]
.sym 74669 $abc$42206$n44
.sym 74670 $abc$42206$n6337_1
.sym 74671 csrbank0_bus_errors2_w[7]
.sym 74672 lm32_cpu.mc_arithmetic.b[2]
.sym 74673 lm32_cpu.rst_i
.sym 74674 lm32_cpu.x_result[24]
.sym 74680 lm32_cpu.mc_arithmetic.a[15]
.sym 74682 $abc$42206$n2092
.sym 74685 $abc$42206$n3304_1
.sym 74686 $abc$42206$n4160_1
.sym 74687 $abc$42206$n3437_1
.sym 74688 $abc$42206$n3675
.sym 74689 lm32_cpu.mc_arithmetic.p[14]
.sym 74690 lm32_cpu.mc_arithmetic.state[1]
.sym 74691 lm32_cpu.mc_arithmetic.a[14]
.sym 74692 lm32_cpu.mc_arithmetic.a[13]
.sym 74693 $abc$42206$n4161_1
.sym 74694 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74695 lm32_cpu.mc_arithmetic.a[16]
.sym 74696 $abc$42206$n3303_1
.sym 74698 $abc$42206$n3285_1
.sym 74700 lm32_cpu.mc_arithmetic.a[28]
.sym 74701 $abc$42206$n3303_1
.sym 74702 lm32_cpu.mc_arithmetic.p[11]
.sym 74703 lm32_cpu.mc_arithmetic.p[13]
.sym 74704 $abc$42206$n3476_1
.sym 74705 lm32_cpu.mc_arithmetic.a[11]
.sym 74707 lm32_cpu.mc_arithmetic.a[27]
.sym 74708 lm32_cpu.mc_arithmetic.state[2]
.sym 74709 lm32_cpu.mc_arithmetic.p[15]
.sym 74710 $abc$42206$n3222_1_$glb_clk
.sym 74711 $abc$42206$n3304_1
.sym 74713 $abc$42206$n3285_1
.sym 74714 $abc$42206$n3222_1_$glb_clk
.sym 74715 lm32_cpu.mc_arithmetic.a[28]
.sym 74716 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74719 $abc$42206$n3304_1
.sym 74720 lm32_cpu.mc_arithmetic.a[15]
.sym 74721 $abc$42206$n3303_1
.sym 74722 lm32_cpu.mc_arithmetic.p[15]
.sym 74725 $abc$42206$n4160_1
.sym 74726 lm32_cpu.mc_arithmetic.state[2]
.sym 74727 $abc$42206$n4161_1
.sym 74728 lm32_cpu.mc_arithmetic.state[1]
.sym 74731 $abc$42206$n3675
.sym 74733 $abc$42206$n3437_1
.sym 74734 lm32_cpu.mc_arithmetic.a[16]
.sym 74737 lm32_cpu.mc_arithmetic.a[11]
.sym 74738 $abc$42206$n3303_1
.sym 74739 lm32_cpu.mc_arithmetic.p[11]
.sym 74740 $abc$42206$n3304_1
.sym 74743 lm32_cpu.mc_arithmetic.p[13]
.sym 74744 $abc$42206$n3304_1
.sym 74745 lm32_cpu.mc_arithmetic.a[13]
.sym 74746 $abc$42206$n3303_1
.sym 74749 lm32_cpu.mc_arithmetic.a[27]
.sym 74750 $abc$42206$n3476_1
.sym 74752 $abc$42206$n3437_1
.sym 74755 $abc$42206$n3303_1
.sym 74756 lm32_cpu.mc_arithmetic.p[14]
.sym 74757 $abc$42206$n3304_1
.sym 74758 lm32_cpu.mc_arithmetic.a[14]
.sym 74759 $abc$42206$n2092
.sym 74760 sys_clk_$glb_clk
.sym 74761 lm32_cpu.rst_i_$glb_sr
.sym 74770 $abc$42206$n3364
.sym 74774 $abc$42206$n3675
.sym 74776 lm32_cpu.mc_arithmetic.p[5]
.sym 74777 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74778 $abc$42206$n6880
.sym 74779 $abc$42206$n4161_1
.sym 74780 $abc$42206$n6889
.sym 74781 $abc$42206$n4161_1
.sym 74782 $abc$42206$n4722
.sym 74783 $abc$42206$n3437_1
.sym 74784 lm32_cpu.mc_arithmetic.p[2]
.sym 74785 sram_bus_dat_w[3]
.sym 74786 $abc$42206$n2230
.sym 74789 lm32_cpu.mc_arithmetic.p[13]
.sym 74790 lm32_cpu.mc_arithmetic.state[2]
.sym 74791 lm32_cpu.mc_arithmetic.p[26]
.sym 74792 lm32_cpu.mc_arithmetic.b[29]
.sym 74793 $abc$42206$n3358
.sym 74794 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 74795 $abc$42206$n5550_1
.sym 74796 $abc$42206$n3222_1_$glb_clk
.sym 74797 $abc$42206$n7618
.sym 74803 lm32_cpu.mc_arithmetic.b[0]
.sym 74806 lm32_cpu.mc_arithmetic.p[22]
.sym 74807 lm32_cpu.mc_arithmetic.p[12]
.sym 74810 lm32_cpu.mc_arithmetic.b[29]
.sym 74813 lm32_cpu.mc_arithmetic.a[22]
.sym 74814 lm32_cpu.mc_arithmetic.p[11]
.sym 74815 lm32_cpu.mc_arithmetic.p[21]
.sym 74816 $abc$42206$n3303_1
.sym 74817 $abc$42206$n4044_1
.sym 74820 $abc$42206$n3303_1
.sym 74821 $abc$42206$n6949
.sym 74822 $abc$42206$n4732
.sym 74824 sram_bus_dat_w[7]
.sym 74825 $abc$42206$n3304_1
.sym 74826 sram_bus_dat_w[5]
.sym 74827 $abc$42206$n3304_1
.sym 74828 lm32_cpu.mc_arithmetic.p[17]
.sym 74829 lm32_cpu.mc_arithmetic.a[21]
.sym 74831 $abc$42206$n4734
.sym 74832 lm32_cpu.mc_arithmetic.a[17]
.sym 74836 $abc$42206$n3303_1
.sym 74837 lm32_cpu.mc_arithmetic.p[22]
.sym 74838 $abc$42206$n3304_1
.sym 74839 lm32_cpu.mc_arithmetic.a[22]
.sym 74842 $abc$42206$n4732
.sym 74843 lm32_cpu.mc_arithmetic.b[0]
.sym 74844 $abc$42206$n4044_1
.sym 74845 lm32_cpu.mc_arithmetic.p[11]
.sym 74851 lm32_cpu.mc_arithmetic.b[29]
.sym 74856 sram_bus_dat_w[5]
.sym 74861 sram_bus_dat_w[7]
.sym 74866 $abc$42206$n4044_1
.sym 74867 lm32_cpu.mc_arithmetic.b[0]
.sym 74868 $abc$42206$n4734
.sym 74869 lm32_cpu.mc_arithmetic.p[12]
.sym 74872 lm32_cpu.mc_arithmetic.p[17]
.sym 74873 $abc$42206$n3304_1
.sym 74874 lm32_cpu.mc_arithmetic.a[17]
.sym 74875 $abc$42206$n3303_1
.sym 74878 lm32_cpu.mc_arithmetic.p[21]
.sym 74879 $abc$42206$n3304_1
.sym 74880 lm32_cpu.mc_arithmetic.a[21]
.sym 74881 $abc$42206$n3303_1
.sym 74882 $abc$42206$n6949
.sym 74883 sys_clk_$glb_clk
.sym 74895 lm32_cpu.mc_arithmetic.p[11]
.sym 74897 csrbank2_load2_w[6]
.sym 74898 $abc$42206$n4718
.sym 74899 $abc$42206$n4120_1
.sym 74900 $abc$42206$n4748
.sym 74901 $abc$42206$n3222_1_$glb_clk
.sym 74902 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74903 lm32_cpu.mc_arithmetic.p[12]
.sym 74904 $abc$42206$n3303_1
.sym 74905 lm32_cpu.mc_arithmetic.p[26]
.sym 74906 lm32_cpu.mc_arithmetic.t[32]
.sym 74907 $abc$42206$n3303_1
.sym 74908 lm32_cpu.mc_arithmetic.t[5]
.sym 74909 $abc$42206$n4099_1
.sym 74910 $abc$42206$n6891
.sym 74912 lm32_cpu.mc_arithmetic.state[1]
.sym 74914 lm32_cpu.mc_arithmetic.a[11]
.sym 74915 lm32_cpu.mc_arithmetic.p[13]
.sym 74917 csrbank0_scratch3_w[7]
.sym 74918 $abc$42206$n3303_1
.sym 74919 $abc$42206$n4089_1
.sym 74920 lm32_cpu.mc_arithmetic.state[1]
.sym 74926 lm32_cpu.mc_arithmetic.a[26]
.sym 74928 $abc$42206$n4123_1
.sym 74929 lm32_cpu.mc_arithmetic.a[27]
.sym 74930 lm32_cpu.mc_arithmetic.a[28]
.sym 74931 lm32_cpu.mc_arithmetic.t[11]
.sym 74932 $abc$42206$n3304_1
.sym 74933 $abc$42206$n3304_1
.sym 74934 lm32_cpu.mc_arithmetic.state[1]
.sym 74935 $abc$42206$n4124_1
.sym 74936 lm32_cpu.mc_arithmetic.p[27]
.sym 74937 $abc$42206$n2091
.sym 74938 $abc$42206$n4115_1
.sym 74940 lm32_cpu.mc_arithmetic.a[30]
.sym 74941 $abc$42206$n3222_1_$glb_clk
.sym 74942 $abc$42206$n3303_1
.sym 74943 lm32_cpu.mc_arithmetic.p[28]
.sym 74944 $abc$42206$n3285_1
.sym 74945 $abc$42206$n3303_1
.sym 74947 lm32_cpu.mc_arithmetic.p[10]
.sym 74949 lm32_cpu.mc_arithmetic.p[13]
.sym 74950 lm32_cpu.mc_arithmetic.p[11]
.sym 74951 lm32_cpu.mc_arithmetic.p[26]
.sym 74952 $abc$42206$n3285_1
.sym 74953 lm32_cpu.mc_arithmetic.state[2]
.sym 74955 lm32_cpu.mc_arithmetic.t[32]
.sym 74956 $abc$42206$n4125_1
.sym 74957 lm32_cpu.mc_arithmetic.p[30]
.sym 74959 lm32_cpu.mc_arithmetic.p[26]
.sym 74960 $abc$42206$n3304_1
.sym 74961 lm32_cpu.mc_arithmetic.a[26]
.sym 74962 $abc$42206$n3303_1
.sym 74965 $abc$42206$n3303_1
.sym 74966 $abc$42206$n3304_1
.sym 74967 lm32_cpu.mc_arithmetic.p[28]
.sym 74968 lm32_cpu.mc_arithmetic.a[28]
.sym 74971 lm32_cpu.mc_arithmetic.state[2]
.sym 74972 $abc$42206$n4125_1
.sym 74973 $abc$42206$n4124_1
.sym 74974 lm32_cpu.mc_arithmetic.state[1]
.sym 74977 $abc$42206$n3285_1
.sym 74978 $abc$42206$n3222_1_$glb_clk
.sym 74979 lm32_cpu.mc_arithmetic.p[11]
.sym 74980 $abc$42206$n4123_1
.sym 74983 $abc$42206$n3304_1
.sym 74984 lm32_cpu.mc_arithmetic.p[27]
.sym 74985 $abc$42206$n3303_1
.sym 74986 lm32_cpu.mc_arithmetic.a[27]
.sym 74989 $abc$42206$n3303_1
.sym 74990 lm32_cpu.mc_arithmetic.p[30]
.sym 74991 lm32_cpu.mc_arithmetic.a[30]
.sym 74992 $abc$42206$n3304_1
.sym 74995 lm32_cpu.mc_arithmetic.t[32]
.sym 74996 lm32_cpu.mc_arithmetic.t[11]
.sym 74998 lm32_cpu.mc_arithmetic.p[10]
.sym 75001 lm32_cpu.mc_arithmetic.p[13]
.sym 75002 $abc$42206$n3285_1
.sym 75003 $abc$42206$n4115_1
.sym 75004 $abc$42206$n3222_1_$glb_clk
.sym 75005 $abc$42206$n2091
.sym 75006 sys_clk_$glb_clk
.sym 75007 lm32_cpu.rst_i_$glb_sr
.sym 75016 $abc$42206$n3316_1
.sym 75019 lm32_cpu.mc_arithmetic.a[31]
.sym 75020 lm32_cpu.mc_arithmetic.a[26]
.sym 75021 $abc$42206$n3285_1
.sym 75022 $abc$42206$n3285_1
.sym 75023 $abc$42206$n3331
.sym 75024 lm32_cpu.mc_arithmetic.p[27]
.sym 75025 lm32_cpu.mc_arithmetic.t[10]
.sym 75026 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75027 lm32_cpu.mc_arithmetic.t[11]
.sym 75028 lm32_cpu.mc_arithmetic.p[11]
.sym 75029 $abc$42206$n3222_1_$glb_clk
.sym 75030 $abc$42206$n3313_1
.sym 75031 lm32_cpu.mc_arithmetic.p[21]
.sym 75032 lm32_cpu.mc_arithmetic.state[2]
.sym 75033 csrbank0_scratch2_w[7]
.sym 75035 $abc$42206$n3355
.sym 75037 $abc$42206$n4169_1
.sym 75038 lm32_cpu.mc_arithmetic.a[21]
.sym 75039 $abc$42206$n3307_1
.sym 75040 lm32_cpu.mc_arithmetic.state[2]
.sym 75041 $abc$42206$n4088_1
.sym 75042 $abc$42206$n4044_1
.sym 75043 lm32_cpu.mc_arithmetic.p[23]
.sym 75049 $abc$42206$n4044_1
.sym 75051 $abc$42206$n2091
.sym 75053 lm32_cpu.mc_arithmetic.p[3]
.sym 75054 lm32_cpu.mc_arithmetic.t[15]
.sym 75055 $abc$42206$n4738
.sym 75056 lm32_cpu.mc_arithmetic.t[16]
.sym 75057 $abc$42206$n4108_1
.sym 75059 $abc$42206$n3222_1_$glb_clk
.sym 75060 $abc$42206$n4716
.sym 75061 lm32_cpu.mc_arithmetic.t[9]
.sym 75062 lm32_cpu.mc_arithmetic.state[2]
.sym 75064 lm32_cpu.mc_arithmetic.state[1]
.sym 75065 lm32_cpu.mc_arithmetic.t[32]
.sym 75068 $abc$42206$n4044_1
.sym 75069 lm32_cpu.mc_arithmetic.p[15]
.sym 75071 lm32_cpu.mc_arithmetic.b[17]
.sym 75072 $abc$42206$n3285_1
.sym 75073 lm32_cpu.mc_arithmetic.b[0]
.sym 75074 $abc$42206$n4107_1
.sym 75075 $abc$42206$n4109_1
.sym 75076 lm32_cpu.mc_arithmetic.p[8]
.sym 75079 lm32_cpu.mc_arithmetic.p[14]
.sym 75082 lm32_cpu.mc_arithmetic.p[8]
.sym 75084 lm32_cpu.mc_arithmetic.t[32]
.sym 75085 lm32_cpu.mc_arithmetic.t[9]
.sym 75088 $abc$42206$n4108_1
.sym 75089 lm32_cpu.mc_arithmetic.state[2]
.sym 75090 $abc$42206$n4109_1
.sym 75091 lm32_cpu.mc_arithmetic.state[1]
.sym 75094 lm32_cpu.mc_arithmetic.t[32]
.sym 75095 lm32_cpu.mc_arithmetic.t[15]
.sym 75097 lm32_cpu.mc_arithmetic.p[14]
.sym 75100 $abc$42206$n4044_1
.sym 75101 $abc$42206$n4716
.sym 75102 lm32_cpu.mc_arithmetic.b[0]
.sym 75103 lm32_cpu.mc_arithmetic.p[3]
.sym 75106 $abc$42206$n4107_1
.sym 75107 $abc$42206$n3285_1
.sym 75108 lm32_cpu.mc_arithmetic.p[15]
.sym 75109 $abc$42206$n3222_1_$glb_clk
.sym 75112 lm32_cpu.mc_arithmetic.t[16]
.sym 75113 lm32_cpu.mc_arithmetic.t[32]
.sym 75115 lm32_cpu.mc_arithmetic.p[15]
.sym 75118 lm32_cpu.mc_arithmetic.b[17]
.sym 75124 lm32_cpu.mc_arithmetic.b[0]
.sym 75125 $abc$42206$n4044_1
.sym 75126 lm32_cpu.mc_arithmetic.p[14]
.sym 75127 $abc$42206$n4738
.sym 75128 $abc$42206$n2091
.sym 75129 sys_clk_$glb_clk
.sym 75130 lm32_cpu.rst_i_$glb_sr
.sym 75143 lm32_cpu.mc_arithmetic.p[31]
.sym 75144 lm32_cpu.mc_arithmetic.p[18]
.sym 75145 $abc$42206$n3222_1_$glb_clk
.sym 75147 $abc$42206$n3388
.sym 75149 lm32_cpu.mc_arithmetic.p[3]
.sym 75150 $abc$42206$n3303_1
.sym 75151 $abc$42206$n4156_1
.sym 75152 $abc$42206$n7418
.sym 75153 lm32_cpu.mc_arithmetic.p[15]
.sym 75154 $abc$42206$n3304_1
.sym 75155 sram_bus_dat_w[0]
.sym 75156 $abc$42206$n4772
.sym 75158 lm32_cpu.rst_i
.sym 75160 serial_rx
.sym 75161 $abc$42206$n44
.sym 75164 lm32_cpu.mc_arithmetic.p[29]
.sym 75165 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 75166 $abc$42206$n2091
.sym 75172 $abc$42206$n4748
.sym 75173 lm32_cpu.mc_arithmetic.t[18]
.sym 75174 $abc$42206$n4079_1
.sym 75176 lm32_cpu.mc_arithmetic.p[19]
.sym 75179 $abc$42206$n3222_1_$glb_clk
.sym 75181 $abc$42206$n4099_1
.sym 75182 lm32_cpu.mc_arithmetic.state[1]
.sym 75183 lm32_cpu.mc_arithmetic.p[23]
.sym 75184 $abc$42206$n4075_1
.sym 75185 lm32_cpu.mc_arithmetic.t[32]
.sym 75187 $abc$42206$n3285_1
.sym 75190 $abc$42206$n2091
.sym 75191 $abc$42206$n4089_1
.sym 75192 lm32_cpu.mc_arithmetic.state[2]
.sym 75193 lm32_cpu.mc_arithmetic.b[0]
.sym 75195 lm32_cpu.mc_arithmetic.p[22]
.sym 75196 $abc$42206$n4087_1
.sym 75197 $abc$42206$n4169_1
.sym 75198 lm32_cpu.mc_arithmetic.p[17]
.sym 75199 lm32_cpu.mc_arithmetic.p[20]
.sym 75200 $abc$42206$n4168_1
.sym 75201 $abc$42206$n4088_1
.sym 75202 $abc$42206$n4044_1
.sym 75205 lm32_cpu.mc_arithmetic.state[2]
.sym 75206 $abc$42206$n4089_1
.sym 75207 $abc$42206$n4088_1
.sym 75208 lm32_cpu.mc_arithmetic.state[1]
.sym 75211 $abc$42206$n4087_1
.sym 75212 $abc$42206$n3285_1
.sym 75213 $abc$42206$n3222_1_$glb_clk
.sym 75214 lm32_cpu.mc_arithmetic.p[20]
.sym 75217 $abc$42206$n3285_1
.sym 75218 lm32_cpu.mc_arithmetic.p[17]
.sym 75219 $abc$42206$n4099_1
.sym 75220 $abc$42206$n3222_1_$glb_clk
.sym 75223 $abc$42206$n4075_1
.sym 75224 lm32_cpu.mc_arithmetic.p[23]
.sym 75225 $abc$42206$n3222_1_$glb_clk
.sym 75226 $abc$42206$n3285_1
.sym 75230 lm32_cpu.mc_arithmetic.t[18]
.sym 75231 lm32_cpu.mc_arithmetic.t[32]
.sym 75232 lm32_cpu.mc_arithmetic.p[17]
.sym 75235 lm32_cpu.mc_arithmetic.b[0]
.sym 75236 $abc$42206$n4748
.sym 75237 $abc$42206$n4044_1
.sym 75238 lm32_cpu.mc_arithmetic.p[19]
.sym 75241 lm32_cpu.mc_arithmetic.state[2]
.sym 75242 $abc$42206$n4168_1
.sym 75243 $abc$42206$n4169_1
.sym 75244 lm32_cpu.mc_arithmetic.state[1]
.sym 75247 $abc$42206$n3222_1_$glb_clk
.sym 75248 $abc$42206$n4079_1
.sym 75249 lm32_cpu.mc_arithmetic.p[22]
.sym 75250 $abc$42206$n3285_1
.sym 75251 $abc$42206$n2091
.sym 75252 sys_clk_$glb_clk
.sym 75253 lm32_cpu.rst_i_$glb_sr
.sym 75266 $abc$42206$n2386
.sym 75267 $abc$42206$n3321_1
.sym 75268 $abc$42206$n4079_1
.sym 75269 $abc$42206$n2230
.sym 75270 lm32_cpu.mc_arithmetic.p[20]
.sym 75272 lm32_cpu.mc_arithmetic.p[17]
.sym 75273 lm32_cpu.mc_arithmetic.t[27]
.sym 75274 lm32_cpu.mc_arithmetic.p[23]
.sym 75275 $abc$42206$n2151
.sym 75277 $abc$42206$n3285_1
.sym 75278 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 75281 sram_bus_dat_w[5]
.sym 75282 sys_rst
.sym 75284 $abc$42206$n2230
.sym 75285 $abc$42206$n7618
.sym 75289 $abc$42206$n7418
.sym 75295 $abc$42206$n4069
.sym 75296 $abc$42206$n4068_1
.sym 75297 $abc$42206$n3222_1_$glb_clk
.sym 75298 lm32_cpu.mc_arithmetic.t[32]
.sym 75299 $abc$42206$n4057
.sym 75300 sys_rst
.sym 75301 lm32_cpu.mc_arithmetic.t[30]
.sym 75302 $abc$42206$n3285_1
.sym 75303 $abc$42206$n4056_1
.sym 75304 $abc$42206$n4055
.sym 75306 $abc$42206$n2091
.sym 75307 $abc$42206$n4047_1
.sym 75308 lm32_cpu.mc_arithmetic.state[1]
.sym 75310 $abc$42206$n3285_1
.sym 75311 $abc$42206$n5957
.sym 75312 lm32_cpu.mc_arithmetic.state[2]
.sym 75314 lm32_cpu.mc_arithmetic.p[25]
.sym 75316 lm32_cpu.mc_arithmetic.p[30]
.sym 75317 lm32_cpu.mc_arithmetic.p[31]
.sym 75321 lm32_cpu.mc_arithmetic.p[28]
.sym 75322 lm32_cpu.mc_arithmetic.a[31]
.sym 75323 $abc$42206$n4067
.sym 75324 lm32_cpu.mc_arithmetic.p[29]
.sym 75325 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 75328 lm32_cpu.mc_arithmetic.t[30]
.sym 75330 lm32_cpu.mc_arithmetic.p[29]
.sym 75331 lm32_cpu.mc_arithmetic.t[32]
.sym 75334 lm32_cpu.mc_arithmetic.state[2]
.sym 75335 $abc$42206$n4057
.sym 75336 $abc$42206$n4056_1
.sym 75337 lm32_cpu.mc_arithmetic.state[1]
.sym 75340 $abc$42206$n3222_1_$glb_clk
.sym 75341 $abc$42206$n3285_1
.sym 75342 $abc$42206$n4055
.sym 75343 lm32_cpu.mc_arithmetic.p[28]
.sym 75346 $abc$42206$n4067
.sym 75347 $abc$42206$n3222_1_$glb_clk
.sym 75348 lm32_cpu.mc_arithmetic.p[25]
.sym 75349 $abc$42206$n3285_1
.sym 75352 lm32_cpu.mc_arithmetic.state[1]
.sym 75353 $abc$42206$n4068_1
.sym 75354 $abc$42206$n4069
.sym 75355 lm32_cpu.mc_arithmetic.state[2]
.sym 75358 lm32_cpu.mc_arithmetic.p[30]
.sym 75359 $abc$42206$n3285_1
.sym 75360 $abc$42206$n4047_1
.sym 75361 $abc$42206$n3222_1_$glb_clk
.sym 75364 lm32_cpu.mc_arithmetic.a[31]
.sym 75366 lm32_cpu.mc_arithmetic.p[31]
.sym 75367 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 75370 sys_rst
.sym 75371 $abc$42206$n5957
.sym 75374 $abc$42206$n2091
.sym 75375 sys_clk_$glb_clk
.sym 75376 lm32_cpu.rst_i_$glb_sr
.sym 75386 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 75389 $abc$42206$n4049
.sym 75391 lm32_cpu.mc_arithmetic.p[30]
.sym 75392 lm32_cpu.mc_arithmetic.p[8]
.sym 75393 csrbank0_scratch2_w[0]
.sym 75394 lm32_cpu.mc_arithmetic.t[32]
.sym 75395 lm32_cpu.mc_arithmetic.p[28]
.sym 75397 lm32_cpu.mc_arithmetic.p[24]
.sym 75400 $abc$42206$n6951
.sym 75410 lm32_cpu.mc_arithmetic.a[11]
.sym 75431 sram_bus_dat_w[4]
.sym 75441 sram_bus_dat_w[5]
.sym 75445 $abc$42206$n7618
.sym 75454 sram_bus_dat_w[5]
.sym 75472 sram_bus_dat_w[4]
.sym 75497 $abc$42206$n7618
.sym 75498 sys_clk_$glb_clk
.sym 75508 $abc$42206$n4475
.sym 75514 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 75519 sram_bus_dat_w[4]
.sym 75521 $abc$42206$n2323
.sym 75523 csrbank2_load3_w[5]
.sym 75531 $abc$42206$n7618
.sym 75558 lm32_cpu.mc_arithmetic.a[17]
.sym 75559 $abc$42206$n7418
.sym 75563 sram_bus_dat_w[1]
.sym 75569 sram_bus_dat_w[2]
.sym 75589 sram_bus_dat_w[2]
.sym 75594 lm32_cpu.mc_arithmetic.a[17]
.sym 75600 sram_bus_dat_w[1]
.sym 75620 $abc$42206$n7418
.sym 75621 sys_clk_$glb_clk
.sym 75625 serial_rx
.sym 75648 serial_rx
.sym 75654 lm32_cpu.rst_i
.sym 75697 $PACKER_VCC_NET
.sym 75710 $PACKER_VCC_NET
.sym 75723 storage_1[1][1]
.sym 75725 storage_1[1][5]
.sym 75736 spram_bus_adr[2]
.sym 75740 lm32_cpu.load_store_unit.store_data_m[22]
.sym 75744 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 75746 spram_bus_adr[12]
.sym 75754 grant
.sym 75800 storage_1[7][5]
.sym 75801 $abc$42206$n5269_1
.sym 75803 storage_1[7][2]
.sym 75804 storage_1[7][0]
.sym 75805 $abc$42206$n5278_1
.sym 75806 lm32_cpu.pc_x[12]
.sym 75837 spram_dataout11[2]
.sym 75839 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75841 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 75842 spram_dataout11[11]
.sym 75843 spram_datain11[12]
.sym 75844 spram_datain11[14]
.sym 75846 $PACKER_VCC_NET
.sym 75847 spram_datain01[4]
.sym 75848 storage_1[1][1]
.sym 75849 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 75850 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 75851 $abc$42206$n5753
.sym 75852 $abc$42206$n5771
.sym 75854 spram_datain11[8]
.sym 75857 lm32_cpu.eba[19]
.sym 75864 lm32_cpu.operand_1_x[26]
.sym 75871 spram_datain11[8]
.sym 75891 $abc$42206$n5296
.sym 75937 storage_1[0][2]
.sym 75938 storage_1[0][4]
.sym 75940 $abc$42206$n6235_1
.sym 75941 shared_dat_r[24]
.sym 75942 $abc$42206$n6223_1
.sym 75944 storage_1[0][5]
.sym 75975 spram_bus_adr[6]
.sym 75981 storage_1[3][5]
.sym 75983 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75985 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 75986 spram_bus_adr[4]
.sym 75988 spram_bus_adr[2]
.sym 75989 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 75991 storage_1[3][6]
.sym 75992 slave_sel_r[2]
.sym 75993 $abc$42206$n5295
.sym 75994 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75999 $abc$42206$n5747
.sym 76039 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 76040 shared_dat_r[23]
.sym 76041 $abc$42206$n5282_1
.sym 76042 shared_dat_r[18]
.sym 76043 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 76044 $abc$42206$n5270_1
.sym 76045 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 76046 $abc$42206$n5265_1
.sym 76078 spram_datain01[13]
.sym 76082 spram_bus_adr[10]
.sym 76084 spram_bus_adr[12]
.sym 76085 $abc$42206$n7044
.sym 76086 $abc$42206$n6234
.sym 76088 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 76089 $abc$42206$n7053
.sym 76090 $abc$42206$n7010
.sym 76092 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 76093 storage_1[7][4]
.sym 76095 lm32_cpu.load_store_unit.store_data_m[26]
.sym 76096 $abc$42206$n7040
.sym 76098 lm32_cpu.eba[19]
.sym 76099 $abc$42206$n6223_1
.sym 76100 $abc$42206$n6222
.sym 76102 $abc$42206$n7030
.sym 76104 lm32_cpu.operand_1_x[26]
.sym 76142 storage_1[7][7]
.sym 76143 $abc$42206$n4582_1
.sym 76144 storage_1[7][6]
.sym 76146 storage_1[7][3]
.sym 76147 storage_1[7][4]
.sym 76148 csrbank3_txfull_w
.sym 76183 $abc$42206$n5881_1
.sym 76184 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 76186 storage_1[2][5]
.sym 76187 spiflash_sr[18]
.sym 76188 lm32_cpu.load_store_unit.store_data_m[22]
.sym 76189 $abc$42206$n5743_1
.sym 76190 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 76191 $abc$42206$n2075
.sym 76192 shared_dat_r[23]
.sym 76193 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 76194 $abc$42206$n6315_1
.sym 76195 $abc$42206$n7028
.sym 76200 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 76201 $abc$42206$n5888
.sym 76202 $abc$42206$n3423
.sym 76205 $abc$42206$n5265_1
.sym 76243 spiflash_miso1
.sym 76244 $abc$42206$n5226_1
.sym 76246 $abc$42206$n3634_1
.sym 76247 $abc$42206$n7030
.sym 76248 $abc$42206$n5291_1
.sym 76249 $abc$42206$n7028
.sym 76250 $abc$42206$n5231_1
.sym 76286 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 76287 $abc$42206$n4207_1
.sym 76288 $abc$42206$n5297
.sym 76289 storage_1[12][1]
.sym 76290 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 76291 lm32_cpu.operand_1_x[0]
.sym 76294 spram_bus_adr[10]
.sym 76296 $abc$42206$n6220
.sym 76297 $abc$42206$n4582_1
.sym 76300 lm32_cpu.operand_1_x[14]
.sym 76301 $abc$42206$n3921
.sym 76302 lm32_cpu.sexth_result_x[7]
.sym 76303 $abc$42206$n4583
.sym 76304 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 76305 $abc$42206$n5296
.sym 76306 $abc$42206$n7040
.sym 76307 csrbank3_txfull_w
.sym 76345 $abc$42206$n3921
.sym 76346 $abc$42206$n3745
.sym 76347 lm32_cpu.logic_op_x[0]
.sym 76348 $abc$42206$n6116_1
.sym 76349 $abc$42206$n6117_1
.sym 76350 lm32_cpu.sexth_result_x[5]
.sym 76351 $abc$42206$n5054_1
.sym 76352 $abc$42206$n3934_1
.sym 76387 lm32_cpu.x_result_sel_csr_x
.sym 76388 $abc$42206$n7028
.sym 76389 $abc$42206$n3975
.sym 76392 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 76393 lm32_cpu.x_result_sel_sext_x
.sym 76394 spiflash_miso
.sym 76397 lm32_cpu.x_result[3]
.sym 76398 lm32_cpu.bypass_data_1[26]
.sym 76399 $abc$42206$n6178_1
.sym 76401 $abc$42206$n3634_1
.sym 76402 $abc$42206$n4193_1
.sym 76403 $abc$42206$n6179_1
.sym 76404 lm32_cpu.adder_op_x_n
.sym 76405 $abc$42206$n5291_1
.sym 76406 $abc$42206$n5295
.sym 76408 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 76409 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 76410 $abc$42206$n6202
.sym 76447 $abc$42206$n6179_1
.sym 76448 $abc$42206$n6139_1
.sym 76449 lm32_cpu.sexth_result_x[0]
.sym 76450 $abc$42206$n3812
.sym 76451 $abc$42206$n3818
.sym 76452 lm32_cpu.sexth_result_x[14]
.sym 76453 $abc$42206$n6178_1
.sym 76454 lm32_cpu.sexth_result_x[4]
.sym 76489 $abc$42206$n2075
.sym 76490 lm32_cpu.interrupt_unit.im[6]
.sym 76492 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 76494 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 76495 lm32_cpu.instruction_unit.pc_a[21]
.sym 76496 lm32_cpu.load_store_unit.store_data_m[23]
.sym 76497 lm32_cpu.sexth_result_x[6]
.sym 76498 $abc$42206$n3745
.sym 76499 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 76500 lm32_cpu.logic_op_x[0]
.sym 76501 lm32_cpu.logic_op_x[0]
.sym 76503 $abc$42206$n4812
.sym 76504 lm32_cpu.operand_1_x[26]
.sym 76505 sys_rst
.sym 76506 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 76507 lm32_cpu.eba[19]
.sym 76508 $abc$42206$n2056
.sym 76509 lm32_cpu.logic_op_x[3]
.sym 76510 lm32_cpu.x_result_sel_mc_arith_x
.sym 76511 lm32_cpu.condition_x[1]
.sym 76512 $abc$42206$n3431
.sym 76549 lm32_cpu.interrupt_unit.im[8]
.sym 76550 lm32_cpu.interrupt_unit.im[7]
.sym 76551 $abc$42206$n6355_1
.sym 76552 $abc$42206$n6167_1
.sym 76553 $abc$42206$n6166_1
.sym 76554 $abc$42206$n6354_1
.sym 76555 $abc$42206$n3879_1
.sym 76556 $abc$42206$n3900_1
.sym 76592 lm32_cpu.operand_1_x[4]
.sym 76593 $abc$42206$n6822
.sym 76594 lm32_cpu.sexth_result_x[7]
.sym 76595 lm32_cpu.operand_1_x[2]
.sym 76596 lm32_cpu.sexth_result_x[4]
.sym 76597 lm32_cpu.x_result[6]
.sym 76599 spram_bus_adr[8]
.sym 76601 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 76602 lm32_cpu.operand_1_x[14]
.sym 76603 lm32_cpu.adder_op_x_n
.sym 76604 $abc$42206$n3423
.sym 76605 $abc$42206$n2124
.sym 76607 $abc$42206$n3423
.sym 76608 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 76610 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 76611 lm32_cpu.x_result_sel_csr_x
.sym 76612 $abc$42206$n3771_1
.sym 76613 $abc$42206$n5265_1
.sym 76614 $abc$42206$n3600
.sym 76651 $abc$42206$n6146_1
.sym 76652 $abc$42206$n6147_1
.sym 76653 $abc$42206$n3901_1
.sym 76654 lm32_cpu.sexth_result_x[12]
.sym 76655 lm32_cpu.x_result[8]
.sym 76656 $abc$42206$n6132_1
.sym 76657 $abc$42206$n6131_1
.sym 76658 lm32_cpu.operand_1_x[0]
.sym 76693 $abc$42206$n6163_1
.sym 76694 $abc$42206$n4040
.sym 76695 $abc$42206$n3999_1
.sym 76696 $abc$42206$n6167_1
.sym 76697 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 76698 $abc$42206$n2395
.sym 76699 lm32_cpu.sexth_result_x[1]
.sym 76700 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 76701 $abc$42206$n5039_1
.sym 76702 lm32_cpu.sexth_result_x[8]
.sym 76703 $abc$42206$n7357
.sym 76704 $abc$42206$n7013
.sym 76705 $abc$42206$n4582_1
.sym 76706 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 76707 lm32_cpu.x_result_sel_csr_x
.sym 76708 lm32_cpu.mc_result_x[11]
.sym 76709 $abc$42206$n7007
.sym 76710 $abc$42206$n7040
.sym 76711 csrbank3_txfull_w
.sym 76712 lm32_cpu.operand_1_x[14]
.sym 76713 lm32_cpu.mc_result_x[4]
.sym 76714 lm32_cpu.sexth_result_x[7]
.sym 76716 lm32_cpu.interrupt_unit.im[17]
.sym 76753 $abc$42206$n7007
.sym 76754 lm32_cpu.interrupt_unit.im[16]
.sym 76755 lm32_cpu.interrupt_unit.im[22]
.sym 76756 $abc$42206$n7368
.sym 76757 $abc$42206$n3771_1
.sym 76758 $abc$42206$n3600
.sym 76759 $abc$42206$n6133_1
.sym 76760 lm32_cpu.interrupt_unit.im[19]
.sym 76793 por_rst
.sym 76795 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 76796 $abc$42206$n7391
.sym 76799 lm32_cpu.sexth_result_x[9]
.sym 76800 sram_bus_dat_w[7]
.sym 76802 $abc$42206$n3840_1
.sym 76803 lm32_cpu.operand_1_x[14]
.sym 76804 lm32_cpu.sexth_result_x[8]
.sym 76805 lm32_cpu.sexth_result_x[7]
.sym 76806 lm32_cpu.operand_1_x[13]
.sym 76807 $abc$42206$n6202
.sym 76808 lm32_cpu.mc_result_x[7]
.sym 76809 $abc$42206$n3634_1
.sym 76810 $abc$42206$n4193_1
.sym 76811 lm32_cpu.x_result[8]
.sym 76813 lm32_cpu.interrupt_unit.im[30]
.sym 76814 lm32_cpu.sexth_result_x[13]
.sym 76815 $abc$42206$n4917
.sym 76817 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 76818 $abc$42206$n5291_1
.sym 76855 $abc$42206$n3634_1
.sym 76856 lm32_cpu.interrupt_unit.im[30]
.sym 76857 lm32_cpu.interrupt_unit.im[26]
.sym 76858 lm32_cpu.interrupt_unit.im[24]
.sym 76859 lm32_cpu.interrupt_unit.im[20]
.sym 76860 lm32_cpu.interrupt_unit.im[17]
.sym 76861 lm32_cpu.interrupt_unit.im[21]
.sym 76862 $abc$42206$n3598_1
.sym 76897 $abc$42206$n3709
.sym 76898 lm32_cpu.operand_0_x[19]
.sym 76899 $abc$42206$n7003
.sym 76901 lm32_cpu.operand_1_x[20]
.sym 76902 lm32_cpu.operand_1_x[15]
.sym 76903 lm32_cpu.sexth_result_x[1]
.sym 76904 lm32_cpu.operand_1_x[10]
.sym 76905 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 76906 lm32_cpu.interrupt_unit.im[16]
.sym 76908 $abc$42206$n6106_1
.sym 76909 lm32_cpu.logic_op_x[0]
.sym 76910 lm32_cpu.operand_1_x[20]
.sym 76911 $abc$42206$n2056
.sym 76913 sys_rst
.sym 76914 lm32_cpu.x_result_sel_mc_arith_x
.sym 76915 lm32_cpu.operand_1_x[26]
.sym 76916 lm32_cpu.mc_result_x[12]
.sym 76917 $abc$42206$n6097_1
.sym 76918 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 76919 lm32_cpu.x_result_sel_mc_arith_x
.sym 76920 $abc$42206$n6097_1
.sym 76957 $abc$42206$n6064_1
.sym 76958 $abc$42206$n4421
.sym 76959 lm32_cpu.x_result[18]
.sym 76960 $abc$42206$n6063_1
.sym 76961 $abc$42206$n3654_1
.sym 76962 $abc$42206$n6075_1
.sym 76963 $abc$42206$n3564
.sym 76964 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 76996 spram_bus_adr[12]
.sym 76999 lm32_cpu.operand_0_x[30]
.sym 77000 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 77003 lm32_cpu.operand_0_x[21]
.sym 77004 $abc$42206$n2395
.sym 77006 lm32_cpu.operand_1_x[16]
.sym 77007 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 77009 $abc$42206$n3690
.sym 77010 lm32_cpu.operand_0_x[25]
.sym 77011 $abc$42206$n3600
.sym 77012 lm32_cpu.x_result_sel_csr_x
.sym 77013 $abc$42206$n3636
.sym 77014 lm32_cpu.operand_1_x[27]
.sym 77016 $abc$42206$n3771_1
.sym 77017 $abc$42206$n3453_1
.sym 77018 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 77019 sram_bus_dat_w[7]
.sym 77020 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 77021 $abc$42206$n2124
.sym 77022 lm32_cpu.mc_result_x[19]
.sym 77059 $abc$42206$n6059_1
.sym 77060 $abc$42206$n3453_1
.sym 77061 lm32_cpu.x_result[19]
.sym 77062 $abc$42206$n3544_1
.sym 77063 $abc$42206$n6057_1
.sym 77064 storage[8][1]
.sym 77065 $abc$42206$n3455_1
.sym 77066 $abc$42206$n3975
.sym 77099 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 77101 lm32_cpu.operand_1_x[16]
.sym 77102 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 77103 lm32_cpu.operand_1_x[23]
.sym 77104 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 77105 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 77107 $abc$42206$n6089_1
.sym 77108 $abc$42206$n3773_1
.sym 77109 lm32_cpu.operand_0_x[23]
.sym 77111 lm32_cpu.x_result[20]
.sym 77112 lm32_cpu.operand_0_x[25]
.sym 77113 lm32_cpu.mc_result_x[4]
.sym 77114 $abc$42206$n7040
.sym 77115 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 77118 lm32_cpu.eba[21]
.sym 77119 sram_bus_dat_w[6]
.sym 77121 storage[10][6]
.sym 77122 $abc$42206$n7007
.sym 77123 lm32_cpu.mc_result_x[11]
.sym 77124 lm32_cpu.operand_0_x[27]
.sym 77161 $abc$42206$n6126_1
.sym 77162 $abc$42206$n6124_1
.sym 77163 storage[10][6]
.sym 77164 storage[10][2]
.sym 77165 $abc$42206$n4015
.sym 77166 $abc$42206$n6093_1
.sym 77167 $abc$42206$n6123_1
.sym 77168 $abc$42206$n6125_1
.sym 77204 $abc$42206$n3432
.sym 77205 $abc$42206$n3421
.sym 77207 $abc$42206$n7617
.sym 77208 $abc$42206$n3975
.sym 77210 $abc$42206$n3655
.sym 77211 lm32_cpu.x_result_sel_csr_x
.sym 77212 lm32_cpu.operand_0_x[28]
.sym 77213 lm32_cpu.operand_0_x[30]
.sym 77214 lm32_cpu.x_result[19]
.sym 77215 lm32_cpu.mc_result_x[26]
.sym 77216 lm32_cpu.mc_result_x[7]
.sym 77217 lm32_cpu.sexth_result_x[13]
.sym 77219 $abc$42206$n4193_1
.sym 77220 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 77221 $abc$42206$n6953
.sym 77222 lm32_cpu.mc_result_x[3]
.sym 77223 $abc$42206$n6202
.sym 77224 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 77225 $abc$42206$n3367
.sym 77226 $abc$42206$n5291_1
.sym 77263 lm32_cpu.operand_1_x[8]
.sym 77264 lm32_cpu.operand_1_x[24]
.sym 77265 lm32_cpu.operand_1_x[30]
.sym 77266 lm32_cpu.operand_1_x[22]
.sym 77267 $abc$42206$n4346
.sym 77268 lm32_cpu.operand_0_x[27]
.sym 77269 $abc$42206$n6072_1
.sym 77270 lm32_cpu.sexth_result_x[13]
.sym 77301 csrbank2_reload2_w[2]
.sym 77304 csrbank2_reload2_w[2]
.sym 77305 lm32_cpu.sexth_result_x[1]
.sym 77306 lm32_cpu.operand_0_x[31]
.sym 77307 lm32_cpu.operand_1_x[28]
.sym 77308 $abc$42206$n6313_1
.sym 77309 $abc$42206$n6187_1
.sym 77311 $abc$42206$n7003
.sym 77312 sram_bus_dat_w[2]
.sym 77314 $abc$42206$n6085_1
.sym 77315 lm32_cpu.operand_0_x[19]
.sym 77316 $abc$42206$n3421
.sym 77318 lm32_cpu.operand_1_x[20]
.sym 77320 sys_rst
.sym 77321 $abc$42206$n6071_1
.sym 77322 lm32_cpu.x_result_sel_mc_arith_x
.sym 77323 $abc$42206$n6097_1
.sym 77324 $abc$42206$n7618
.sym 77325 $abc$42206$n6123_1
.sym 77326 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 77327 $abc$42206$n3301_1
.sym 77328 lm32_cpu.mc_result_x[12]
.sym 77365 lm32_cpu.mc_result_x[7]
.sym 77366 $abc$42206$n4445
.sym 77367 $abc$42206$n6283_1
.sym 77368 lm32_cpu.mc_result_x[3]
.sym 77369 lm32_cpu.mc_result_x[6]
.sym 77370 $abc$42206$n4336
.sym 77371 $abc$42206$n4273
.sym 77372 $abc$42206$n3285_1
.sym 77407 lm32_cpu.operand_1_x[21]
.sym 77409 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 77410 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77411 sram_bus_dat_w[2]
.sym 77412 $abc$42206$n4454
.sym 77413 $abc$42206$n7007
.sym 77414 storage_1[15][6]
.sym 77415 lm32_cpu.operand_1_x[19]
.sym 77416 lm32_cpu.operand_1_x[24]
.sym 77417 $abc$42206$n4611
.sym 77418 lm32_cpu.operand_1_x[30]
.sym 77419 sram_bus_dat_w[7]
.sym 77420 $abc$42206$n3348_1
.sym 77421 $abc$42206$n3437_1
.sym 77422 $abc$42206$n7028
.sym 77423 $abc$42206$n3325_1
.sym 77424 $abc$42206$n4273
.sym 77425 lm32_cpu.mc_result_x[19]
.sym 77427 $abc$42206$n2090
.sym 77429 lm32_cpu.mc_result_x[13]
.sym 77430 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 77467 storage[9][1]
.sym 77468 storage[9][3]
.sym 77469 $abc$42206$n2090
.sym 77470 $abc$42206$n4282
.sym 77471 $abc$42206$n4208_1
.sym 77472 $abc$42206$n4429
.sym 77473 $abc$42206$n4394
.sym 77474 $abc$42206$n4461
.sym 77509 $abc$42206$n3301_1
.sym 77510 $abc$42206$n4379
.sym 77511 lm32_cpu.mc_arithmetic.b[3]
.sym 77512 storage[13][1]
.sym 77513 $abc$42206$n4355_1
.sym 77514 $abc$42206$n5297
.sym 77515 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 77516 csrbank2_load3_w[5]
.sym 77517 lm32_cpu.eba[21]
.sym 77518 lm32_cpu.x_result[24]
.sym 77521 lm32_cpu.mc_result_x[4]
.sym 77522 $abc$42206$n7040
.sym 77523 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 77525 storage[10][6]
.sym 77527 $abc$42206$n4336
.sym 77528 $abc$42206$n4461
.sym 77529 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77530 lm32_cpu.mc_result_x[11]
.sym 77531 $abc$42206$n3222_1_$glb_clk
.sym 77569 $abc$42206$n3348_1
.sym 77570 $abc$42206$n4334_1
.sym 77571 storage_1[9][0]
.sym 77572 storage_1[9][2]
.sym 77573 storage_1[9][5]
.sym 77574 storage_1[9][3]
.sym 77575 $abc$42206$n4444_1
.sym 77576 storage_1[9][6]
.sym 77609 $abc$42206$n2093
.sym 77612 $abc$42206$n4264_1
.sym 77613 lm32_cpu.mc_arithmetic.state[2]
.sym 77615 lm32_cpu.mc_arithmetic.state[2]
.sym 77616 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 77617 storage[0][0]
.sym 77618 basesoc_uart_phy_uart_clk_txen
.sym 77619 $abc$42206$n2090
.sym 77620 storage[9][3]
.sym 77621 storage[0][4]
.sym 77622 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 77623 lm32_cpu.mc_arithmetic.state[1]
.sym 77624 $abc$42206$n2313
.sym 77625 $abc$42206$n3367
.sym 77626 storage_1[10][2]
.sym 77628 $abc$42206$n6953
.sym 77629 lm32_cpu.mc_arithmetic.state[2]
.sym 77630 $abc$42206$n3285_1
.sym 77631 $abc$42206$n5232_1
.sym 77632 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 77633 $abc$42206$n3301_1
.sym 77634 lm32_cpu.mc_result_x[26]
.sym 77671 lm32_cpu.mc_arithmetic.b[15]
.sym 77672 lm32_cpu.mc_arithmetic.b[12]
.sym 77673 $abc$42206$n4973_1
.sym 77674 $abc$42206$n6864
.sym 77675 lm32_cpu.mc_arithmetic.b[0]
.sym 77676 lm32_cpu.mc_arithmetic.b[2]
.sym 77677 $abc$42206$n5288_1
.sym 77678 $abc$42206$n4344
.sym 77710 $abc$42206$n6350_1
.sym 77712 $abc$42206$n6337_1
.sym 77713 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 77714 $abc$42206$n3336_1
.sym 77715 lm32_cpu.mc_arithmetic.b[9]
.sym 77716 csrbank0_bus_errors1_w[7]
.sym 77717 sram_bus_dat_w[7]
.sym 77718 csrbank0_bus_errors3_w[7]
.sym 77719 $abc$42206$n4648_1
.sym 77721 csrbank0_bus_errors0_w[0]
.sym 77722 csrbank0_bus_errors1_w[5]
.sym 77723 sram_bus_dat_w[2]
.sym 77724 $abc$42206$n7415
.sym 77725 $abc$42206$n4548_1
.sym 77726 lm32_cpu.mc_arithmetic.b[0]
.sym 77727 lm32_cpu.mc_arithmetic.a[29]
.sym 77728 $abc$42206$n3285_1
.sym 77729 $abc$42206$n3301_1
.sym 77730 $abc$42206$n2090
.sym 77731 $abc$42206$n3300_1
.sym 77732 $abc$42206$n4210_1
.sym 77733 sram_bus_dat_w[1]
.sym 77734 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 77735 sys_rst
.sym 77736 lm32_cpu.mc_result_x[12]
.sym 77773 lm32_cpu.rst_i
.sym 77774 storage_1[10][2]
.sym 77775 $abc$42206$n5448_1
.sym 77776 storage_1[10][7]
.sym 77777 $abc$42206$n6869
.sym 77778 storage_1[10][6]
.sym 77779 $abc$42206$n4970_1
.sym 77780 $abc$42206$n6878
.sym 77812 csrbank0_bus_errors2_w[7]
.sym 77813 csrbank0_bus_errors2_w[7]
.sym 77815 csrbank0_bus_errors0_w[7]
.sym 77816 storage[12][7]
.sym 77818 csrbank0_bus_errors2_w[5]
.sym 77819 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77820 $abc$42206$n3380_1
.sym 77821 lm32_cpu.mc_arithmetic.state[2]
.sym 77822 storage_1[15][6]
.sym 77823 $abc$42206$n3307_1
.sym 77824 $abc$42206$n4363
.sym 77825 lm32_cpu.mc_arithmetic.b[1]
.sym 77826 lm32_cpu.mc_arithmetic.b[13]
.sym 77827 $abc$42206$n4973_1
.sym 77828 $abc$42206$n3437_1
.sym 77829 $abc$42206$n3302_1
.sym 77830 $abc$42206$n3325_1
.sym 77831 lm32_cpu.mc_arithmetic.b[0]
.sym 77833 $abc$42206$n2090
.sym 77837 lm32_cpu.mc_result_x[13]
.sym 77875 lm32_cpu.mc_result_x[11]
.sym 77876 lm32_cpu.mc_result_x[4]
.sym 77877 $abc$42206$n3300_1
.sym 77878 lm32_cpu.mc_result_x[13]
.sym 77879 $abc$42206$n3378_1
.sym 77880 lm32_cpu.mc_result_x[12]
.sym 77881 $abc$42206$n3384_1
.sym 77882 lm32_cpu.mc_result_x[31]
.sym 77917 lm32_cpu.mc_arithmetic.b[7]
.sym 77919 $abc$42206$n5417_1
.sym 77920 storage_1[10][7]
.sym 77921 $abc$42206$n5420_1
.sym 77922 storage_1[8][3]
.sym 77923 $abc$42206$n5416
.sym 77924 lm32_cpu.rst_i
.sym 77925 $abc$42206$n2164
.sym 77926 lm32_cpu.mc_arithmetic.b[16]
.sym 77927 $abc$42206$n5426
.sym 77928 $abc$42206$n2091
.sym 77929 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77930 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 77931 $abc$42206$n3222_1_$glb_clk
.sym 77932 lm32_cpu.mc_arithmetic.b[26]
.sym 77933 $abc$42206$n3285_1
.sym 77934 csrbank0_bus_errors2_w[6]
.sym 77937 $abc$42206$n4641
.sym 77938 lm32_cpu.mc_result_x[11]
.sym 77939 $abc$42206$n3315_1
.sym 77940 lm32_cpu.mc_result_x[4]
.sym 77977 lm32_cpu.mc_arithmetic.p[2]
.sym 77978 lm32_cpu.mc_arithmetic.p[5]
.sym 77979 lm32_cpu.mc_arithmetic.p[6]
.sym 77980 $abc$42206$n3361
.sym 77981 $abc$42206$n4144_1
.sym 77982 $abc$42206$n4143_1
.sym 77983 $abc$42206$n6889
.sym 77984 $abc$42206$n3315_1
.sym 78016 basesoc_uart_phy_tx_busy
.sym 78019 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78020 $abc$42206$n6325_1
.sym 78021 $abc$42206$n2289
.sym 78022 $abc$42206$n3358
.sym 78023 $abc$42206$n3357_1
.sym 78024 lm32_cpu.mc_arithmetic.b[13]
.sym 78026 $abc$42206$n3222_1_$glb_clk
.sym 78027 $abc$42206$n2230
.sym 78028 lm32_cpu.mc_arithmetic.b[29]
.sym 78029 lm32_cpu.mc_arithmetic.state[2]
.sym 78030 $abc$42206$n4551
.sym 78031 lm32_cpu.mc_arithmetic.state[1]
.sym 78032 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78033 lm32_cpu.mc_arithmetic.state[2]
.sym 78034 lm32_cpu.mc_result_x[26]
.sym 78035 lm32_cpu.mc_arithmetic.b[4]
.sym 78037 lm32_cpu.mc_arithmetic.state[2]
.sym 78039 $abc$42206$n3303_1
.sym 78040 $abc$42206$n6869
.sym 78041 $abc$42206$n4044_1
.sym 78042 $abc$42206$n2093
.sym 78079 $abc$42206$n3318_1
.sym 78080 $abc$42206$n3349
.sym 78081 lm32_cpu.mc_arithmetic.p[4]
.sym 78082 $abc$42206$n4044_1
.sym 78083 $abc$42206$n4152_1
.sym 78084 $abc$42206$n4119_1
.sym 78085 lm32_cpu.mc_arithmetic.p[12]
.sym 78086 lm32_cpu.mc_arithmetic.p[14]
.sym 78122 por_rst
.sym 78123 lm32_cpu.mc_arithmetic.b[30]
.sym 78124 sram_bus_dat_w[6]
.sym 78125 lm32_cpu.mc_arithmetic.state[1]
.sym 78126 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 78127 $abc$42206$n4147_1
.sym 78128 $abc$42206$n4638_1
.sym 78129 $abc$42206$n3304_1
.sym 78130 sram_bus_dat_w[2]
.sym 78131 $abc$42206$n3301_1
.sym 78132 $abc$42206$n4641
.sym 78133 lm32_cpu.mc_arithmetic.p[6]
.sym 78134 $abc$42206$n3301_1
.sym 78135 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78137 $abc$42206$n3301_1
.sym 78138 $abc$42206$n4111_1
.sym 78139 lm32_cpu.mc_arithmetic.a[29]
.sym 78140 lm32_cpu.mc_arithmetic.p[14]
.sym 78141 $abc$42206$n3315_1
.sym 78142 lm32_cpu.mc_arithmetic.b[0]
.sym 78143 $abc$42206$n3315_1
.sym 78144 $abc$42206$n3285_1
.sym 78181 lm32_cpu.mc_result_x[29]
.sym 78182 lm32_cpu.mc_result_x[26]
.sym 78183 $abc$42206$n4116_1
.sym 78184 lm32_cpu.mc_result_x[27]
.sym 78185 $abc$42206$n4141_1
.sym 78186 $abc$42206$n3310_1
.sym 78187 $abc$42206$n4115_1
.sym 78188 $abc$42206$n4117_1
.sym 78223 lm32_cpu.mc_arithmetic.a[21]
.sym 78224 lm32_cpu.mc_arithmetic.a[16]
.sym 78225 csrbank2_load3_w[1]
.sym 78226 $abc$42206$n4044_1
.sym 78227 $abc$42206$n4088_1
.sym 78228 lm32_cpu.mc_arithmetic.state[2]
.sym 78230 $abc$42206$n4151_1
.sym 78232 $abc$42206$n3380_1
.sym 78233 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 78234 lm32_cpu.mc_arithmetic.p[4]
.sym 78236 $abc$42206$n3304_1
.sym 78237 $abc$42206$n4044_1
.sym 78239 lm32_cpu.mc_arithmetic.b[0]
.sym 78240 $abc$42206$n4973_1
.sym 78241 $abc$42206$n3302_1
.sym 78243 basesoc_uart_phy_tx_busy
.sym 78244 lm32_cpu.mc_arithmetic.p[19]
.sym 78245 $abc$42206$n4762
.sym 78246 $abc$42206$n6888
.sym 78283 $abc$42206$n6862
.sym 78284 $abc$42206$n3302_1
.sym 78285 $abc$42206$n4111_1
.sym 78286 $abc$42206$n4063
.sym 78287 csrbank0_scratch2_w[6]
.sym 78288 $abc$42206$n4064
.sym 78289 $abc$42206$n4113_1
.sym 78290 $abc$42206$n4084_1
.sym 78322 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78327 regs1
.sym 78328 $abc$42206$n3222_1_$glb_clk
.sym 78329 $abc$42206$n3309_1
.sym 78330 sram_bus_dat_w[7]
.sym 78331 lm32_cpu.x_result[24]
.sym 78332 $abc$42206$n6875
.sym 78334 $abc$42206$n6873
.sym 78335 lm32_cpu.mc_arithmetic.b[2]
.sym 78338 $abc$42206$n3318_1
.sym 78339 $abc$42206$n3315_1
.sym 78340 lm32_cpu.mc_arithmetic.t[32]
.sym 78341 lm32_cpu.mc_arithmetic.p[16]
.sym 78342 $PACKER_VCC_NET_$glb_clk
.sym 78343 lm32_cpu.mc_arithmetic.t[32]
.sym 78344 $abc$42206$n4044_1
.sym 78345 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78347 $abc$42206$n4742
.sym 78348 $abc$42206$n3222_1_$glb_clk
.sym 78385 lm32_cpu.mc_arithmetic.p[16]
.sym 78386 $abc$42206$n4079_1
.sym 78387 $abc$42206$n4075_1
.sym 78388 $abc$42206$n4089_1
.sym 78389 lm32_cpu.mc_arithmetic.p[19]
.sym 78390 $abc$42206$n4104_1
.sym 78391 lm32_cpu.mc_arithmetic.p[0]
.sym 78392 $abc$42206$n4103_1
.sym 78427 lm32_cpu.mc_arithmetic.p[21]
.sym 78428 lm32_cpu.mc_arithmetic.state[1]
.sym 78430 lm32_cpu.mc_arithmetic.p[26]
.sym 78431 lm32_cpu.mc_arithmetic.p[13]
.sym 78432 $abc$42206$n4084_1
.sym 78433 $abc$42206$n3222_1_$glb_clk
.sym 78434 lm32_cpu.mc_arithmetic.state[2]
.sym 78436 $abc$42206$n4112_1
.sym 78438 sram_bus_dat_w[5]
.sym 78442 $abc$42206$n7617
.sym 78444 lm32_cpu.mc_arithmetic.state[1]
.sym 78446 lm32_cpu.mc_arithmetic.state[2]
.sym 78449 $abc$42206$n4044_1
.sym 78487 lm32_cpu.mc_arithmetic.t[0]
.sym 78488 csrbank0_scratch2_w[7]
.sym 78489 $abc$42206$n4057
.sym 78490 $abc$42206$n4169_1
.sym 78491 $abc$42206$n4069
.sym 78492 csrbank0_scratch2_w[0]
.sym 78493 $abc$42206$n4047_1
.sym 78494 $abc$42206$n4136
.sym 78530 $abc$42206$n4099_1
.sym 78531 lm32_cpu.mc_arithmetic.t[24]
.sym 78532 $abc$42206$n4089_1
.sym 78533 lm32_cpu.mc_arithmetic.a[11]
.sym 78534 $abc$42206$n4076_1
.sym 78535 lm32_cpu.mc_arithmetic.state[1]
.sym 78536 $abc$42206$n4077_1
.sym 78537 $abc$42206$n6891
.sym 78539 $abc$42206$n6209_1
.sym 78540 csrbank0_scratch3_w[7]
.sym 78543 $abc$42206$n6347_1
.sym 78544 $abc$42206$n4105_1
.sym 78546 lm32_cpu.mc_arithmetic.b[0]
.sym 78549 $abc$42206$n3315_1
.sym 78550 $abc$42206$n4081_1
.sym 78551 lm32_cpu.mc_arithmetic.a[29]
.sym 78552 sram_bus_dat_w[1]
.sym 78589 storage[11][1]
.sym 78590 lm32_cpu.mc_result_x[27]
.sym 78591 storage[11][0]
.sym 78593 $abc$42206$n6335_1
.sym 78594 $abc$42206$n4043
.sym 78596 $abc$42206$n6347_1
.sym 78634 $abc$42206$n4169_1
.sym 78635 $abc$42206$n2230
.sym 78639 lm32_cpu.mc_arithmetic.p[25]
.sym 78640 csrbank0_scratch2_w[7]
.sym 78649 $abc$42206$n4973_1
.sym 78650 sram_bus_dat_w[7]
.sym 78691 $abc$42206$n4973_1
.sym 78692 $abc$42206$n3862_1
.sym 78693 csrbank2_reload0_w[0]
.sym 78733 $abc$42206$n4772
.sym 78742 sram_bus_dat_w[0]
.sym 78743 lm32_cpu.mc_arithmetic.p[29]
.sym 78744 storage[11][0]
.sym 78746 $abc$42206$n3315_1
.sym 78749 $abc$42206$n6335_1
.sym 78755 lm32_cpu.mc_arithmetic.t[32]
.sym 78832 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 78834 sram_bus_dat_w[7]
.sym 78836 csrbank2_reload0_w[1]
.sym 78838 sys_rst
.sym 78862 $abc$42206$n7618
.sym 78867 lm32_cpu.rst_i
.sym 78868 serial_tx
.sym 78886 serial_tx
.sym 78887 lm32_cpu.rst_i
.sym 78894 serial_tx
.sym 78923 spram_datain11[3]
.sym 78924 spram_datain11[12]
.sym 78925 spram_datain01[0]
.sym 78929 spram_datain01[4]
.sym 78930 spram_datain11[4]
.sym 78938 $abc$42206$n5278_1
.sym 78947 $abc$42206$n3634_1
.sym 78952 $abc$42206$n5269_1
.sym 78958 lm32_cpu.operand_1_x[26]
.sym 78965 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 78967 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78992 $abc$42206$n7051
.sym 78998 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 79012 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79044 $abc$42206$n7051
.sym 79045 sys_clk_$glb_clk
.sym 79053 spram_dataout11[6]
.sym 79054 storage_1[6][5]
.sym 79055 $abc$42206$n6287_1
.sym 79056 spram_dataout11[4]
.sym 79058 storage_1[6][6]
.sym 79060 spram_dataout11[1]
.sym 79062 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79063 spram_dataout11[1]
.sym 79064 spram_bus_adr[0]
.sym 79065 spram_maskwren01[1]
.sym 79066 spram_datain01[7]
.sym 79067 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79068 $abc$42206$n5747
.sym 79070 slave_sel_r[2]
.sym 79071 $abc$42206$n5765
.sym 79072 spram_datain11[8]
.sym 79074 spram_datain01[0]
.sym 79081 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79086 lm32_cpu.adder_op_x_n
.sym 79088 storage_1[7][2]
.sym 79092 lm32_cpu.pc_x[12]
.sym 79093 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 79100 slave_sel_r[1]
.sym 79104 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 79108 $abc$42206$n5278_1
.sym 79110 spiflash_sr[23]
.sym 79112 spiflash_sr[24]
.sym 79114 storage_1[4][3]
.sym 79117 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79129 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79130 $abc$42206$n5278_1
.sym 79133 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 79135 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79139 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79143 storage_1[3][5]
.sym 79145 storage_1[7][5]
.sym 79146 $abc$42206$n7037
.sym 79149 lm32_cpu.pc_x[12]
.sym 79159 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79168 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79173 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79174 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79175 storage_1[3][5]
.sym 79176 storage_1[7][5]
.sym 79186 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79193 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 79199 $abc$42206$n5278_1
.sym 79205 lm32_cpu.pc_x[12]
.sym 79207 $abc$42206$n7037
.sym 79208 sys_clk_$glb_clk
.sym 79210 storage_1[4][7]
.sym 79211 storage_1[4][6]
.sym 79212 storage_1[4][3]
.sym 79213 storage_1[4][5]
.sym 79215 $abc$42206$n5283_1
.sym 79217 storage_1[4][2]
.sym 79223 spram_datain01[11]
.sym 79225 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 79226 storage_1[8][2]
.sym 79227 spram_bus_adr[8]
.sym 79228 lm32_cpu.load_store_unit.store_data_m[28]
.sym 79230 lm32_cpu.load_store_unit.store_data_x[14]
.sym 79231 $abc$42206$n7040
.sym 79233 spram_dataout11[6]
.sym 79235 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 79236 storage_1[6][5]
.sym 79238 slave_sel_r[1]
.sym 79239 grant
.sym 79240 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79241 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 79244 storage_1[0][1]
.sym 79245 shared_dat_r[18]
.sym 79251 $abc$42206$n3200_1
.sym 79258 storage_1[0][5]
.sym 79261 $abc$42206$n5759
.sym 79262 $abc$42206$n7053
.sym 79265 $abc$42206$n6234
.sym 79266 slave_sel_r[1]
.sym 79267 storage_1[0][2]
.sym 79268 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79269 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79270 $abc$42206$n6222
.sym 79271 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79274 storage_1[4][2]
.sym 79277 spiflash_sr[24]
.sym 79278 storage_1[4][5]
.sym 79282 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79287 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79291 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79302 $abc$42206$n6234
.sym 79303 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79304 storage_1[0][5]
.sym 79305 storage_1[4][5]
.sym 79308 $abc$42206$n3200_1
.sym 79309 spiflash_sr[24]
.sym 79310 slave_sel_r[1]
.sym 79311 $abc$42206$n5759
.sym 79314 storage_1[4][2]
.sym 79315 storage_1[0][2]
.sym 79316 $abc$42206$n6222
.sym 79317 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79329 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79330 $abc$42206$n7053
.sym 79331 sys_clk_$glb_clk
.sym 79334 $abc$42206$n5278_1
.sym 79335 storage_1[0][7]
.sym 79336 storage_1[0][1]
.sym 79337 storage_1[0][0]
.sym 79338 storage_1[0][6]
.sym 79339 $abc$42206$n5296
.sym 79340 $abc$42206$n6239_1
.sym 79342 $abc$42206$n4207_1
.sym 79343 $abc$42206$n4207_1
.sym 79345 $abc$42206$n3200_1
.sym 79346 spram_datain11[8]
.sym 79347 $abc$42206$n5759
.sym 79348 $abc$42206$n5763_1
.sym 79350 $abc$42206$n5751_1
.sym 79351 spram_dataout11[8]
.sym 79352 $abc$42206$n5749_1
.sym 79356 spram_dataout01[6]
.sym 79357 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 79358 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79359 $abc$42206$n7053
.sym 79364 $abc$42206$n7040
.sym 79365 lm32_cpu.adder_op_x_n
.sym 79366 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79368 lm32_cpu.size_x[0]
.sym 79376 $abc$42206$n2127
.sym 79377 storage_1[7][6]
.sym 79378 storage_1[3][6]
.sym 79380 lm32_cpu.load_store_unit.store_data_m[22]
.sym 79382 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79384 $abc$42206$n5757_1
.sym 79385 $abc$42206$n6235_1
.sym 79386 $abc$42206$n5747
.sym 79387 spiflash_sr[23]
.sym 79388 storage_1[2][5]
.sym 79389 spiflash_sr[18]
.sym 79390 $abc$42206$n5269_1
.sym 79392 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79394 $abc$42206$n3200_1
.sym 79395 $abc$42206$n5270_1
.sym 79396 storage_1[6][5]
.sym 79397 lm32_cpu.load_store_unit.store_data_m[25]
.sym 79398 slave_sel_r[1]
.sym 79400 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79401 lm32_cpu.load_store_unit.store_data_m[26]
.sym 79407 lm32_cpu.load_store_unit.store_data_m[26]
.sym 79413 slave_sel_r[1]
.sym 79414 spiflash_sr[23]
.sym 79415 $abc$42206$n5757_1
.sym 79416 $abc$42206$n3200_1
.sym 79419 storage_1[3][6]
.sym 79420 storage_1[7][6]
.sym 79421 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79422 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79425 slave_sel_r[1]
.sym 79426 $abc$42206$n3200_1
.sym 79427 $abc$42206$n5747
.sym 79428 spiflash_sr[18]
.sym 79434 lm32_cpu.load_store_unit.store_data_m[25]
.sym 79437 storage_1[2][5]
.sym 79438 storage_1[6][5]
.sym 79439 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79440 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79445 lm32_cpu.load_store_unit.store_data_m[22]
.sym 79449 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79450 $abc$42206$n6235_1
.sym 79451 $abc$42206$n5270_1
.sym 79452 $abc$42206$n5269_1
.sym 79453 $abc$42206$n2127
.sym 79454 sys_clk_$glb_clk
.sym 79455 lm32_cpu.rst_i_$glb_sr
.sym 79456 storage_1[6][7]
.sym 79457 $abc$42206$n6221_1
.sym 79458 storage_1[6][2]
.sym 79462 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 79463 lm32_cpu.eba[9]
.sym 79466 $abc$42206$n6063_1
.sym 79467 lm32_cpu.operand_1_x[8]
.sym 79468 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 79469 $abc$42206$n5296
.sym 79470 $abc$42206$n2127
.sym 79472 $abc$42206$n5757_1
.sym 79473 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 79474 spram_dataout11[13]
.sym 79475 $abc$42206$n5761_1
.sym 79477 $abc$42206$n4583
.sym 79478 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 79479 grant
.sym 79480 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 79482 lm32_cpu.size_d[0]
.sym 79484 $abc$42206$n6189_1
.sym 79485 lm32_cpu.pc_x[12]
.sym 79486 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 79487 lm32_cpu.x_result_sel_add_x
.sym 79488 $abc$42206$n6117_1
.sym 79490 $abc$42206$n2056
.sym 79491 spram_bus_adr[2]
.sym 79498 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 79506 basesoc_uart_tx_fifo_level[4]
.sym 79507 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 79508 $abc$42206$n7037
.sym 79513 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79523 $abc$42206$n4583
.sym 79524 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 79537 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 79542 basesoc_uart_tx_fifo_level[4]
.sym 79543 $abc$42206$n4583
.sym 79548 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 79562 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 79566 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79572 $abc$42206$n4583
.sym 79573 basesoc_uart_tx_fifo_level[4]
.sym 79576 $abc$42206$n7037
.sym 79577 sys_clk_$glb_clk
.sym 79579 lm32_cpu.x_result[3]
.sym 79581 $abc$42206$n3976_1
.sym 79582 $abc$42206$n3972
.sym 79583 $abc$42206$n3973_1
.sym 79584 $abc$42206$n5089_1
.sym 79585 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 79586 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 79589 lm32_cpu.operand_1_x[24]
.sym 79590 lm32_cpu.logic_op_x[0]
.sym 79592 basesoc_uart_tx_fifo_level[4]
.sym 79594 $abc$42206$n7037
.sym 79597 $abc$42206$n7013
.sym 79599 slave_sel_r[2]
.sym 79602 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 79605 $abc$42206$n5881_1
.sym 79606 lm32_cpu.operand_1_x[3]
.sym 79608 lm32_cpu.sexth_result_x[3]
.sym 79609 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 79610 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 79611 lm32_cpu.interrupt_unit.im[11]
.sym 79612 lm32_cpu.logic_op_x[0]
.sym 79613 $abc$42206$n4035_1
.sym 79614 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 79620 spiflash_miso
.sym 79622 storage_1[6][2]
.sym 79623 $abc$42206$n6243_1
.sym 79628 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79629 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 79630 $abc$42206$n5888
.sym 79632 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79635 $abc$42206$n6223_1
.sym 79636 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79638 $abc$42206$n2364
.sym 79640 $abc$42206$n3634_1
.sym 79643 $abc$42206$n5231_1
.sym 79645 $abc$42206$n5296
.sym 79646 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 79647 $abc$42206$n5295
.sym 79648 storage_1[2][2]
.sym 79649 $abc$42206$n5230_1
.sym 79650 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79653 spiflash_miso
.sym 79659 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79660 $abc$42206$n6223_1
.sym 79661 $abc$42206$n5231_1
.sym 79662 $abc$42206$n5230_1
.sym 79672 $abc$42206$n3634_1
.sym 79677 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 79678 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 79680 $abc$42206$n5888
.sym 79683 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79684 $abc$42206$n5295
.sym 79685 $abc$42206$n6243_1
.sym 79686 $abc$42206$n5296
.sym 79690 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 79691 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 79692 $abc$42206$n5888
.sym 79695 storage_1[2][2]
.sym 79696 storage_1[6][2]
.sym 79697 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79698 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79699 $abc$42206$n2364
.sym 79700 sys_clk_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 $abc$42206$n3977_1
.sym 79703 $abc$42206$n6190
.sym 79704 $abc$42206$n6174_1
.sym 79705 $abc$42206$n4035_1
.sym 79706 lm32_cpu.interrupt_unit.im[3]
.sym 79707 $abc$42206$n6171_1
.sym 79708 $abc$42206$n3915
.sym 79709 $abc$42206$n3974_1
.sym 79712 lm32_cpu.mc_result_x[27]
.sym 79713 lm32_cpu.operand_1_x[30]
.sym 79714 $abc$42206$n2056
.sym 79717 $abc$42206$n6243_1
.sym 79718 $abc$42206$n5226_1
.sym 79719 lm32_cpu.x_result_sel_mc_arith_x
.sym 79720 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79721 lm32_cpu.x_result[3]
.sym 79722 lm32_cpu.load_store_unit.store_data_x[14]
.sym 79724 $abc$42206$n7030
.sym 79726 shared_dat_r[18]
.sym 79727 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 79728 lm32_cpu.sexth_result_x[5]
.sym 79730 lm32_cpu.mc_result_x[5]
.sym 79731 $abc$42206$n7030
.sym 79732 lm32_cpu.sexth_result_x[2]
.sym 79734 $abc$42206$n3423
.sym 79735 lm32_cpu.sexth_result_x[0]
.sym 79736 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 79737 grant
.sym 79744 lm32_cpu.sexth_result_x[7]
.sym 79746 lm32_cpu.sexth_result_x[5]
.sym 79747 lm32_cpu.interrupt_unit.im[6]
.sym 79748 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 79750 lm32_cpu.operand_1_x[14]
.sym 79752 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 79753 lm32_cpu.logic_op_x[0]
.sym 79754 lm32_cpu.size_d[0]
.sym 79756 lm32_cpu.sexth_result_x[14]
.sym 79757 $abc$42206$n3423
.sym 79758 lm32_cpu.x_result_sel_csr_x
.sym 79759 lm32_cpu.logic_op_x[1]
.sym 79761 lm32_cpu.x_result_sel_sext_x
.sym 79762 $abc$42206$n6116_1
.sym 79764 $abc$42206$n3431
.sym 79767 lm32_cpu.logic_op_x[3]
.sym 79769 $abc$42206$n6174_1
.sym 79771 lm32_cpu.adder_op_x_n
.sym 79772 lm32_cpu.logic_op_x[2]
.sym 79773 lm32_cpu.condition_x[1]
.sym 79774 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 79776 lm32_cpu.x_result_sel_csr_x
.sym 79777 $abc$42206$n3431
.sym 79778 lm32_cpu.interrupt_unit.im[6]
.sym 79782 $abc$42206$n3423
.sym 79783 lm32_cpu.x_result_sel_sext_x
.sym 79784 lm32_cpu.sexth_result_x[7]
.sym 79785 lm32_cpu.sexth_result_x[14]
.sym 79790 lm32_cpu.size_d[0]
.sym 79794 lm32_cpu.operand_1_x[14]
.sym 79795 lm32_cpu.logic_op_x[1]
.sym 79796 lm32_cpu.logic_op_x[3]
.sym 79797 lm32_cpu.sexth_result_x[14]
.sym 79800 lm32_cpu.logic_op_x[2]
.sym 79801 $abc$42206$n6116_1
.sym 79802 lm32_cpu.sexth_result_x[14]
.sym 79803 lm32_cpu.logic_op_x[0]
.sym 79808 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 79812 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 79813 lm32_cpu.adder_op_x_n
.sym 79814 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 79815 lm32_cpu.condition_x[1]
.sym 79818 lm32_cpu.sexth_result_x[5]
.sym 79819 lm32_cpu.x_result_sel_csr_x
.sym 79820 $abc$42206$n6174_1
.sym 79821 lm32_cpu.x_result_sel_sext_x
.sym 79822 $abc$42206$n2400_$glb_ce
.sym 79823 sys_clk_$glb_clk
.sym 79824 lm32_cpu.rst_i_$glb_sr
.sym 79825 $abc$42206$n3941
.sym 79826 lm32_cpu.operand_1_x[3]
.sym 79827 lm32_cpu.sexth_result_x[3]
.sym 79828 $abc$42206$n7393
.sym 79829 $abc$42206$n6138_1
.sym 79830 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 79831 lm32_cpu.x_result[6]
.sym 79832 lm32_cpu.sexth_result_x[11]
.sym 79833 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 79834 $abc$42206$n6170_1
.sym 79836 sram_bus_dat_w[2]
.sym 79837 lm32_cpu.interrupt_unit.im[5]
.sym 79838 $abc$42206$n7028
.sym 79839 lm32_cpu.sexth_result_x[5]
.sym 79840 $abc$42206$n2065
.sym 79842 $abc$42206$n6173_1
.sym 79843 lm32_cpu.logic_op_x[0]
.sym 79845 $abc$42206$n5011
.sym 79846 lm32_cpu.x_result_sel_csr_x
.sym 79847 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 79848 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 79849 lm32_cpu.x_result_sel_csr_x
.sym 79850 lm32_cpu.adder_op_x_n
.sym 79851 lm32_cpu.sexth_result_x[14]
.sym 79852 lm32_cpu.logic_op_x[1]
.sym 79853 lm32_cpu.x_result_sel_sext_x
.sym 79854 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79855 lm32_cpu.sexth_result_x[12]
.sym 79856 lm32_cpu.mc_result_x[8]
.sym 79857 lm32_cpu.logic_op_x[3]
.sym 79859 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79860 lm32_cpu.size_x[0]
.sym 79868 lm32_cpu.logic_op_x[0]
.sym 79870 $abc$42206$n6178_1
.sym 79872 lm32_cpu.sexth_result_x[7]
.sym 79873 lm32_cpu.operand_1_x[2]
.sym 79878 $abc$42206$n3431
.sym 79879 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 79882 $abc$42206$n3423
.sym 79883 lm32_cpu.interrupt_unit.im[11]
.sym 79884 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 79885 lm32_cpu.x_result_sel_sext_x
.sym 79886 $abc$42206$n6138_1
.sym 79888 lm32_cpu.eba[2]
.sym 79889 lm32_cpu.sexth_result_x[11]
.sym 79891 lm32_cpu.logic_op_x[3]
.sym 79892 lm32_cpu.sexth_result_x[2]
.sym 79893 lm32_cpu.logic_op_x[1]
.sym 79894 lm32_cpu.logic_op_x[2]
.sym 79895 $abc$42206$n3432
.sym 79897 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 79899 lm32_cpu.logic_op_x[0]
.sym 79900 lm32_cpu.sexth_result_x[2]
.sym 79901 $abc$42206$n6178_1
.sym 79902 lm32_cpu.logic_op_x[2]
.sym 79905 lm32_cpu.logic_op_x[2]
.sym 79906 lm32_cpu.logic_op_x[0]
.sym 79907 lm32_cpu.sexth_result_x[11]
.sym 79908 $abc$42206$n6138_1
.sym 79913 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 79917 lm32_cpu.x_result_sel_sext_x
.sym 79918 $abc$42206$n3423
.sym 79919 lm32_cpu.sexth_result_x[11]
.sym 79920 lm32_cpu.sexth_result_x[7]
.sym 79923 $abc$42206$n3432
.sym 79924 lm32_cpu.interrupt_unit.im[11]
.sym 79925 lm32_cpu.eba[2]
.sym 79926 $abc$42206$n3431
.sym 79930 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 79935 lm32_cpu.logic_op_x[3]
.sym 79936 lm32_cpu.sexth_result_x[2]
.sym 79937 lm32_cpu.logic_op_x[1]
.sym 79938 lm32_cpu.operand_1_x[2]
.sym 79942 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 79945 $abc$42206$n2400_$glb_ce
.sym 79946 sys_clk_$glb_clk
.sym 79947 lm32_cpu.rst_i_$glb_sr
.sym 79948 $abc$42206$n7357
.sym 79949 $abc$42206$n3999_1
.sym 79950 lm32_cpu.eba[2]
.sym 79951 $abc$42206$n7351
.sym 79952 $abc$42206$n6163_1
.sym 79953 lm32_cpu.eba[5]
.sym 79954 $abc$42206$n4020_1
.sym 79955 $abc$42206$n5039_1
.sym 79959 $abc$42206$n5278_1
.sym 79960 $abc$42206$n6822
.sym 79961 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 79962 lm32_cpu.sexth_result_x[14]
.sym 79963 $abc$42206$n7393
.sym 79964 $abc$42206$n4613
.sym 79965 lm32_cpu.sexth_result_x[11]
.sym 79967 $abc$42206$n3941
.sym 79969 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 79970 $abc$42206$n3960
.sym 79972 lm32_cpu.operand_1_x[10]
.sym 79973 lm32_cpu.sexth_result_x[0]
.sym 79974 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 79975 lm32_cpu.operand_1_x[0]
.sym 79976 lm32_cpu.logic_op_x[2]
.sym 79977 lm32_cpu.pc_x[12]
.sym 79979 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 79980 lm32_cpu.mc_result_x[6]
.sym 79981 lm32_cpu.interrupt_unit.csr[0]
.sym 79982 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 79983 lm32_cpu.x_result_sel_sext_x
.sym 79991 lm32_cpu.sexth_result_x[8]
.sym 79992 lm32_cpu.operand_1_x[7]
.sym 79993 lm32_cpu.logic_op_x[3]
.sym 79994 $abc$42206$n6163_1
.sym 79997 lm32_cpu.interrupt_unit.im[8]
.sym 79998 lm32_cpu.cc[8]
.sym 79999 $abc$42206$n3430
.sym 80000 $abc$42206$n2056
.sym 80001 lm32_cpu.logic_op_x[0]
.sym 80002 $abc$42206$n6354_1
.sym 80004 $abc$42206$n3431
.sym 80006 $abc$42206$n3423
.sym 80009 lm32_cpu.x_result_sel_csr_x
.sym 80010 $abc$42206$n3431
.sym 80012 lm32_cpu.logic_op_x[1]
.sym 80013 lm32_cpu.x_result_sel_sext_x
.sym 80014 lm32_cpu.interrupt_unit.im[7]
.sym 80016 lm32_cpu.logic_op_x[2]
.sym 80017 $abc$42206$n6166_1
.sym 80018 lm32_cpu.sexth_result_x[7]
.sym 80019 $abc$42206$n3879_1
.sym 80020 lm32_cpu.operand_1_x[8]
.sym 80024 lm32_cpu.operand_1_x[8]
.sym 80028 lm32_cpu.operand_1_x[7]
.sym 80034 $abc$42206$n6354_1
.sym 80035 $abc$42206$n3879_1
.sym 80036 lm32_cpu.x_result_sel_csr_x
.sym 80037 $abc$42206$n6163_1
.sym 80040 $abc$42206$n6166_1
.sym 80041 lm32_cpu.logic_op_x[2]
.sym 80042 lm32_cpu.logic_op_x[0]
.sym 80043 lm32_cpu.sexth_result_x[7]
.sym 80046 lm32_cpu.sexth_result_x[7]
.sym 80047 lm32_cpu.operand_1_x[7]
.sym 80048 lm32_cpu.logic_op_x[3]
.sym 80049 lm32_cpu.logic_op_x[1]
.sym 80052 lm32_cpu.interrupt_unit.im[8]
.sym 80053 $abc$42206$n3431
.sym 80054 $abc$42206$n3430
.sym 80055 lm32_cpu.cc[8]
.sym 80058 lm32_cpu.sexth_result_x[8]
.sym 80059 lm32_cpu.x_result_sel_sext_x
.sym 80060 lm32_cpu.sexth_result_x[7]
.sym 80061 $abc$42206$n3423
.sym 80065 lm32_cpu.interrupt_unit.im[7]
.sym 80066 $abc$42206$n3431
.sym 80067 lm32_cpu.x_result_sel_csr_x
.sym 80068 $abc$42206$n2056
.sym 80069 sys_clk_$glb_clk
.sym 80070 lm32_cpu.rst_i_$glb_sr
.sym 80071 $abc$42206$n7394
.sym 80072 $abc$42206$n3882_1
.sym 80073 $abc$42206$n7362
.sym 80074 $abc$42206$n7360
.sym 80075 $abc$42206$n7389
.sym 80076 $abc$42206$n3752
.sym 80077 $abc$42206$n7392
.sym 80078 $abc$42206$n3860_1
.sym 80083 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 80084 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 80085 $abc$42206$n3430
.sym 80086 lm32_cpu.adder_op_x_n
.sym 80087 $abc$42206$n4917
.sym 80088 lm32_cpu.operand_1_x[7]
.sym 80089 lm32_cpu.adder_op_x
.sym 80090 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 80091 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 80092 lm32_cpu.m_result_sel_compare_x
.sym 80093 $abc$42206$n7013
.sym 80094 lm32_cpu.cc[8]
.sym 80095 lm32_cpu.x_result[8]
.sym 80096 lm32_cpu.operand_1_x[22]
.sym 80097 lm32_cpu.operand_1_x[11]
.sym 80098 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 80099 lm32_cpu.x_result_sel_add_x
.sym 80100 lm32_cpu.logic_op_x[0]
.sym 80101 lm32_cpu.operand_1_x[0]
.sym 80102 lm32_cpu.adder_op_x_n
.sym 80103 $abc$42206$n4020_1
.sym 80104 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 80105 $abc$42206$n5881_1
.sym 80106 $abc$42206$n3583_1
.sym 80113 lm32_cpu.logic_op_x[0]
.sym 80114 $abc$42206$n6355_1
.sym 80117 lm32_cpu.x_result_sel_add_x
.sym 80118 $abc$42206$n6131_1
.sym 80120 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 80122 lm32_cpu.logic_op_x[1]
.sym 80123 lm32_cpu.sexth_result_x[12]
.sym 80124 lm32_cpu.adder_op_x_n
.sym 80125 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 80128 $abc$42206$n6146_1
.sym 80129 lm32_cpu.logic_op_x[3]
.sym 80130 lm32_cpu.operand_1_x[12]
.sym 80132 lm32_cpu.operand_1_x[10]
.sym 80136 lm32_cpu.logic_op_x[2]
.sym 80137 $abc$42206$n3882_1
.sym 80138 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 80141 lm32_cpu.sexth_result_x[10]
.sym 80142 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 80145 lm32_cpu.sexth_result_x[10]
.sym 80146 lm32_cpu.logic_op_x[3]
.sym 80147 lm32_cpu.operand_1_x[10]
.sym 80148 lm32_cpu.logic_op_x[1]
.sym 80151 lm32_cpu.logic_op_x[2]
.sym 80152 lm32_cpu.sexth_result_x[10]
.sym 80153 lm32_cpu.logic_op_x[0]
.sym 80154 $abc$42206$n6146_1
.sym 80157 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 80158 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 80160 lm32_cpu.adder_op_x_n
.sym 80165 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 80169 $abc$42206$n6355_1
.sym 80170 lm32_cpu.x_result_sel_add_x
.sym 80171 $abc$42206$n3882_1
.sym 80175 lm32_cpu.logic_op_x[2]
.sym 80176 $abc$42206$n6131_1
.sym 80177 lm32_cpu.logic_op_x[0]
.sym 80178 lm32_cpu.sexth_result_x[12]
.sym 80181 lm32_cpu.sexth_result_x[12]
.sym 80182 lm32_cpu.logic_op_x[1]
.sym 80183 lm32_cpu.operand_1_x[12]
.sym 80184 lm32_cpu.logic_op_x[3]
.sym 80189 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 80191 $abc$42206$n2400_$glb_ce
.sym 80192 sys_clk_$glb_clk
.sym 80193 lm32_cpu.rst_i_$glb_sr
.sym 80194 $abc$42206$n7401
.sym 80195 $abc$42206$n7400
.sym 80196 $abc$42206$n3637_1
.sym 80197 $abc$42206$n3601_1
.sym 80198 $abc$42206$n3709
.sym 80199 $abc$42206$n3673
.sym 80200 $abc$42206$n7369
.sym 80201 lm32_cpu.operand_1_x[11]
.sym 80204 sram_bus_dat_w[3]
.sym 80206 lm32_cpu.operand_1_x[9]
.sym 80207 $abc$42206$n7392
.sym 80208 $abc$42206$n7363
.sym 80209 $abc$42206$n7360
.sym 80210 $abc$42206$n6147_1
.sym 80211 $abc$42206$n6097_1
.sym 80212 $abc$42206$n3901_1
.sym 80213 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 80214 lm32_cpu.sexth_result_x[12]
.sym 80215 lm32_cpu.logic_op_x[0]
.sym 80216 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 80217 $abc$42206$n7362
.sym 80218 lm32_cpu.logic_op_x[2]
.sym 80219 lm32_cpu.operand_1_x[12]
.sym 80220 $abc$42206$n2056
.sym 80221 lm32_cpu.mc_result_x[5]
.sym 80222 $abc$42206$n3431
.sym 80223 lm32_cpu.operand_1_x[23]
.sym 80224 shared_dat_r[18]
.sym 80225 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 80226 lm32_cpu.operand_1_x[19]
.sym 80227 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 80229 lm32_cpu.operand_1_x[0]
.sym 80236 lm32_cpu.operand_1_x[16]
.sym 80237 lm32_cpu.operand_1_x[19]
.sym 80239 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 80240 $abc$42206$n6132_1
.sym 80243 $abc$42206$n3423
.sym 80244 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 80246 $abc$42206$n2056
.sym 80248 lm32_cpu.sexth_result_x[7]
.sym 80251 lm32_cpu.operand_0_x[18]
.sym 80256 lm32_cpu.operand_1_x[22]
.sym 80257 lm32_cpu.sexth_result_x[13]
.sym 80258 lm32_cpu.x_result_sel_sext_x
.sym 80259 lm32_cpu.operand_1_x[18]
.sym 80260 lm32_cpu.x_result_sel_mc_arith_x
.sym 80261 lm32_cpu.interrupt_unit.im[22]
.sym 80262 lm32_cpu.mc_result_x[12]
.sym 80264 $abc$42206$n3431
.sym 80265 $abc$42206$n5881_1
.sym 80268 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 80270 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 80271 $abc$42206$n5881_1
.sym 80274 lm32_cpu.operand_1_x[16]
.sym 80283 lm32_cpu.operand_1_x[22]
.sym 80287 lm32_cpu.operand_0_x[18]
.sym 80288 lm32_cpu.operand_1_x[18]
.sym 80292 lm32_cpu.sexth_result_x[7]
.sym 80293 lm32_cpu.x_result_sel_sext_x
.sym 80294 lm32_cpu.sexth_result_x[13]
.sym 80295 $abc$42206$n3423
.sym 80299 $abc$42206$n3431
.sym 80300 lm32_cpu.interrupt_unit.im[22]
.sym 80304 lm32_cpu.x_result_sel_mc_arith_x
.sym 80305 lm32_cpu.x_result_sel_sext_x
.sym 80306 lm32_cpu.mc_result_x[12]
.sym 80307 $abc$42206$n6132_1
.sym 80311 lm32_cpu.operand_1_x[19]
.sym 80314 $abc$42206$n2056
.sym 80315 sys_clk_$glb_clk
.sym 80316 lm32_cpu.rst_i_$glb_sr
.sym 80317 $abc$42206$n3690
.sym 80318 $abc$42206$n3474_1
.sym 80319 $abc$42206$n7405
.sym 80320 $abc$42206$n7376
.sym 80321 $abc$42206$n3529_1
.sym 80322 $abc$42206$n3583_1
.sym 80323 $abc$42206$n7408
.sym 80324 lm32_cpu.eba[14]
.sym 80330 $abc$42206$n7369
.sym 80331 $PACKER_VCC_NET_$glb_clk
.sym 80332 $abc$42206$n7398
.sym 80333 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 80334 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 80335 $abc$42206$n3797_1
.sym 80337 $abc$42206$n7368
.sym 80338 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 80339 lm32_cpu.adder_op_x_n
.sym 80340 lm32_cpu.operand_1_x[16]
.sym 80341 lm32_cpu.x_result_sel_sext_x
.sym 80342 lm32_cpu.operand_1_x[8]
.sym 80343 lm32_cpu.sexth_result_x[13]
.sym 80344 lm32_cpu.logic_op_x[1]
.sym 80345 lm32_cpu.logic_op_x[3]
.sym 80346 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 80347 $abc$42206$n3673
.sym 80348 $abc$42206$n4421
.sym 80349 lm32_cpu.x_result_sel_csr_x
.sym 80350 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 80351 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80352 lm32_cpu.interrupt_unit.im[19]
.sym 80361 lm32_cpu.x_result_sel_csr_x
.sym 80371 lm32_cpu.x_result_sel_add_x
.sym 80374 lm32_cpu.operand_1_x[17]
.sym 80376 lm32_cpu.operand_1_x[21]
.sym 80378 $abc$42206$n3600
.sym 80379 $abc$42206$n3599
.sym 80380 $abc$42206$n3635
.sym 80382 lm32_cpu.operand_1_x[20]
.sym 80384 lm32_cpu.operand_1_x[24]
.sym 80385 $abc$42206$n2056
.sym 80386 lm32_cpu.operand_1_x[30]
.sym 80388 $abc$42206$n3636
.sym 80389 lm32_cpu.operand_1_x[26]
.sym 80391 lm32_cpu.x_result_sel_add_x
.sym 80392 lm32_cpu.x_result_sel_csr_x
.sym 80393 $abc$42206$n3635
.sym 80394 $abc$42206$n3636
.sym 80397 lm32_cpu.operand_1_x[30]
.sym 80405 lm32_cpu.operand_1_x[26]
.sym 80411 lm32_cpu.operand_1_x[24]
.sym 80418 lm32_cpu.operand_1_x[20]
.sym 80424 lm32_cpu.operand_1_x[17]
.sym 80429 lm32_cpu.operand_1_x[21]
.sym 80433 $abc$42206$n3599
.sym 80434 $abc$42206$n3600
.sym 80435 lm32_cpu.x_result_sel_csr_x
.sym 80436 lm32_cpu.x_result_sel_add_x
.sym 80437 $abc$42206$n2056
.sym 80438 sys_clk_$glb_clk
.sym 80439 lm32_cpu.rst_i_$glb_sr
.sym 80440 lm32_cpu.x_result[20]
.sym 80441 lm32_cpu.sexth_result_x[31]
.sym 80442 $abc$42206$n6062_1
.sym 80443 lm32_cpu.operand_0_x[26]
.sym 80444 lm32_cpu.operand_0_x[16]
.sym 80445 $abc$42206$n3433
.sym 80446 lm32_cpu.operand_0_x[24]
.sym 80447 lm32_cpu.x_result[22]
.sym 80450 $abc$42206$n3285_1
.sym 80452 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 80453 $abc$42206$n7408
.sym 80454 lm32_cpu.operand_0_x[27]
.sym 80455 $abc$42206$n7376
.sym 80456 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 80457 lm32_cpu.eba[14]
.sym 80458 lm32_cpu.operand_1_x[17]
.sym 80461 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 80462 lm32_cpu.interrupt_unit.im[20]
.sym 80463 $abc$42206$n7405
.sym 80464 lm32_cpu.mc_result_x[6]
.sym 80465 lm32_cpu.operand_m[12]
.sym 80466 lm32_cpu.operand_0_x[31]
.sym 80467 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 80468 lm32_cpu.operand_1_x[22]
.sym 80469 $abc$42206$n3431
.sym 80470 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 80471 lm32_cpu.x_result_sel_sext_x
.sym 80472 lm32_cpu.x_result[29]
.sym 80473 lm32_cpu.logic_op_x[2]
.sym 80474 $abc$42206$n3454
.sym 80475 lm32_cpu.sexth_result_x[31]
.sym 80478 $abc$42206$n3222_1_$glb_clk
.sym 80481 lm32_cpu.operand_m[12]
.sym 80482 lm32_cpu.mc_result_x[26]
.sym 80483 lm32_cpu.operand_1_x[26]
.sym 80484 lm32_cpu.interrupt_unit.im[24]
.sym 80485 $abc$42206$n6097_1
.sym 80486 $abc$42206$n3222_1_$glb_clk
.sym 80488 lm32_cpu.operand_1_x[23]
.sym 80489 $abc$42206$n3421
.sym 80490 lm32_cpu.logic_op_x[2]
.sym 80491 $abc$42206$n4193_1
.sym 80492 lm32_cpu.operand_0_x[23]
.sym 80493 lm32_cpu.logic_op_x[0]
.sym 80494 $abc$42206$n3431
.sym 80495 lm32_cpu.x_result_sel_mc_arith_x
.sym 80496 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 80499 $abc$42206$n3670
.sym 80501 lm32_cpu.x_result_sel_sext_x
.sym 80503 $abc$42206$n6063_1
.sym 80504 lm32_cpu.logic_op_x[1]
.sym 80505 lm32_cpu.logic_op_x[3]
.sym 80506 $abc$42206$n6062_1
.sym 80507 $abc$42206$n3673
.sym 80508 $abc$42206$n2124
.sym 80510 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 80512 lm32_cpu.interrupt_unit.im[19]
.sym 80514 $abc$42206$n6063_1
.sym 80515 lm32_cpu.mc_result_x[26]
.sym 80516 lm32_cpu.x_result_sel_sext_x
.sym 80517 lm32_cpu.x_result_sel_mc_arith_x
.sym 80520 $abc$42206$n4193_1
.sym 80521 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 80522 $abc$42206$n3222_1_$glb_clk
.sym 80523 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 80526 $abc$42206$n3670
.sym 80527 $abc$42206$n3421
.sym 80528 $abc$42206$n6097_1
.sym 80529 $abc$42206$n3673
.sym 80532 lm32_cpu.logic_op_x[1]
.sym 80533 lm32_cpu.operand_1_x[26]
.sym 80534 lm32_cpu.logic_op_x[0]
.sym 80535 $abc$42206$n6062_1
.sym 80538 lm32_cpu.interrupt_unit.im[19]
.sym 80540 $abc$42206$n3431
.sym 80544 lm32_cpu.operand_1_x[23]
.sym 80545 lm32_cpu.logic_op_x[2]
.sym 80546 lm32_cpu.logic_op_x[3]
.sym 80547 lm32_cpu.operand_0_x[23]
.sym 80550 $abc$42206$n3431
.sym 80551 lm32_cpu.interrupt_unit.im[24]
.sym 80557 lm32_cpu.operand_m[12]
.sym 80560 $abc$42206$n2124
.sym 80561 sys_clk_$glb_clk
.sym 80562 lm32_cpu.rst_i_$glb_sr
.sym 80563 storage[11][7]
.sym 80564 $abc$42206$n6050_1
.sym 80565 lm32_cpu.x_result[29]
.sym 80566 $abc$42206$n3471_1
.sym 80567 $abc$42206$n3473_1
.sym 80568 $abc$42206$n7413
.sym 80569 $abc$42206$n6071_1
.sym 80570 $abc$42206$n6049_1
.sym 80571 $abc$42206$n3654_1
.sym 80574 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80576 lm32_cpu.mc_result_x[26]
.sym 80577 $abc$42206$n6075_1
.sym 80578 $abc$42206$n3367
.sym 80580 lm32_cpu.x_result[22]
.sym 80581 lm32_cpu.x_result[18]
.sym 80583 $abc$42206$n3565_1
.sym 80584 lm32_cpu.sexth_result_x[31]
.sym 80585 $abc$42206$n3421
.sym 80586 $abc$42206$n3634_1
.sym 80587 lm32_cpu.x_result_sel_add_x
.sym 80588 lm32_cpu.logic_op_x[0]
.sym 80589 lm32_cpu.operand_1_x[24]
.sym 80590 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 80591 lm32_cpu.operand_1_x[30]
.sym 80592 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 80593 lm32_cpu.operand_1_x[22]
.sym 80594 lm32_cpu.operand_1_x[31]
.sym 80595 lm32_cpu.x_result[8]
.sym 80596 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 80597 lm32_cpu.operand_1_x[13]
.sym 80598 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 80605 lm32_cpu.eba[16]
.sym 80606 $abc$42206$n3545_1
.sym 80607 lm32_cpu.x_result_sel_csr_x
.sym 80608 $abc$42206$n3432
.sym 80609 $abc$42206$n6093_1
.sym 80610 $abc$42206$n3455_1
.sym 80611 lm32_cpu.operand_1_x[27]
.sym 80612 $abc$42206$n3655
.sym 80613 lm32_cpu.x_result_sel_sext_x
.sym 80616 lm32_cpu.x_result_sel_mc_arith_x
.sym 80617 lm32_cpu.logic_op_x[3]
.sym 80619 $abc$42206$n3421
.sym 80622 $abc$42206$n6953
.sym 80623 lm32_cpu.mc_result_x[3]
.sym 80625 sram_bus_dat_w[1]
.sym 80626 $abc$42206$n3652_1
.sym 80628 $abc$42206$n6058_1
.sym 80629 lm32_cpu.mc_result_x[27]
.sym 80630 lm32_cpu.operand_0_x[27]
.sym 80631 lm32_cpu.x_result_sel_add_x
.sym 80632 lm32_cpu.eba[21]
.sym 80633 lm32_cpu.logic_op_x[2]
.sym 80634 $abc$42206$n3454
.sym 80637 lm32_cpu.mc_result_x[27]
.sym 80638 lm32_cpu.x_result_sel_mc_arith_x
.sym 80639 lm32_cpu.x_result_sel_sext_x
.sym 80640 $abc$42206$n6058_1
.sym 80643 $abc$42206$n3454
.sym 80644 lm32_cpu.x_result_sel_add_x
.sym 80645 lm32_cpu.x_result_sel_csr_x
.sym 80646 $abc$42206$n3455_1
.sym 80649 $abc$42206$n3652_1
.sym 80650 $abc$42206$n3655
.sym 80651 $abc$42206$n3421
.sym 80652 $abc$42206$n6093_1
.sym 80655 lm32_cpu.eba[16]
.sym 80656 $abc$42206$n3545_1
.sym 80657 lm32_cpu.x_result_sel_csr_x
.sym 80658 $abc$42206$n3432
.sym 80661 lm32_cpu.logic_op_x[3]
.sym 80662 lm32_cpu.operand_1_x[27]
.sym 80663 lm32_cpu.logic_op_x[2]
.sym 80664 lm32_cpu.operand_0_x[27]
.sym 80667 sram_bus_dat_w[1]
.sym 80673 $abc$42206$n3432
.sym 80676 lm32_cpu.eba[21]
.sym 80679 lm32_cpu.mc_result_x[3]
.sym 80680 lm32_cpu.x_result_sel_sext_x
.sym 80681 lm32_cpu.x_result_sel_mc_arith_x
.sym 80683 $abc$42206$n6953
.sym 80684 sys_clk_$glb_clk
.sym 80686 lm32_cpu.x_result[30]
.sym 80687 $abc$42206$n6069_1
.sym 80688 $abc$42206$n6045_1
.sym 80689 csrbank2_reload2_w[7]
.sym 80690 lm32_cpu.x_result[25]
.sym 80691 lm32_cpu.x_result[21]
.sym 80692 csrbank2_reload2_w[2]
.sym 80693 $abc$42206$n4412
.sym 80697 $abc$42206$n3378_1
.sym 80698 $abc$42206$n6059_1
.sym 80699 lm32_cpu.eba[16]
.sym 80700 lm32_cpu.adder_op_x_n
.sym 80701 $abc$42206$n6071_1
.sym 80702 $abc$42206$n3545_1
.sym 80703 $abc$42206$n3730_1
.sym 80704 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 80705 lm32_cpu.operand_1_x[29]
.sym 80706 lm32_cpu.operand_1_x[20]
.sym 80707 lm32_cpu.logic_op_x[0]
.sym 80708 lm32_cpu.operand_0_x[29]
.sym 80709 lm32_cpu.x_result[29]
.sym 80710 lm32_cpu.mc_arithmetic.b[6]
.sym 80711 lm32_cpu.x_result[25]
.sym 80712 $abc$42206$n3376
.sym 80713 $abc$42206$n2327
.sym 80714 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 80715 lm32_cpu.mc_result_x[29]
.sym 80717 lm32_cpu.operand_1_x[24]
.sym 80718 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 80720 lm32_cpu.mc_result_x[5]
.sym 80721 lm32_cpu.operand_1_x[22]
.sym 80727 lm32_cpu.x_result_sel_csr_x
.sym 80728 $abc$42206$n3772
.sym 80729 lm32_cpu.mc_result_x[19]
.sym 80731 $abc$42206$n3771_1
.sym 80733 lm32_cpu.logic_op_x[1]
.sym 80734 lm32_cpu.sexth_result_x[13]
.sym 80735 lm32_cpu.x_result_sel_csr_x
.sym 80736 $abc$42206$n6124_1
.sym 80737 sram_bus_dat_w[6]
.sym 80738 lm32_cpu.mc_result_x[13]
.sym 80740 lm32_cpu.sexth_result_x[1]
.sym 80741 lm32_cpu.x_result_sel_sext_x
.sym 80742 $abc$42206$n6187_1
.sym 80743 lm32_cpu.logic_op_x[2]
.sym 80744 lm32_cpu.x_result_sel_mc_arith_x
.sym 80745 $abc$42206$n6092_1
.sym 80747 lm32_cpu.logic_op_x[0]
.sym 80750 $abc$42206$n6125_1
.sym 80751 sram_bus_dat_w[2]
.sym 80752 lm32_cpu.logic_op_x[3]
.sym 80754 $abc$42206$n7618
.sym 80755 $abc$42206$n6123_1
.sym 80757 lm32_cpu.operand_1_x[13]
.sym 80760 lm32_cpu.x_result_sel_csr_x
.sym 80761 $abc$42206$n3772
.sym 80762 $abc$42206$n3771_1
.sym 80763 $abc$42206$n6125_1
.sym 80766 lm32_cpu.sexth_result_x[13]
.sym 80767 lm32_cpu.logic_op_x[2]
.sym 80768 $abc$42206$n6123_1
.sym 80769 lm32_cpu.logic_op_x[0]
.sym 80773 sram_bus_dat_w[6]
.sym 80778 sram_bus_dat_w[2]
.sym 80784 $abc$42206$n6187_1
.sym 80785 lm32_cpu.x_result_sel_csr_x
.sym 80786 lm32_cpu.sexth_result_x[1]
.sym 80787 lm32_cpu.x_result_sel_sext_x
.sym 80790 lm32_cpu.x_result_sel_sext_x
.sym 80791 lm32_cpu.mc_result_x[19]
.sym 80792 lm32_cpu.x_result_sel_mc_arith_x
.sym 80793 $abc$42206$n6092_1
.sym 80796 lm32_cpu.logic_op_x[3]
.sym 80797 lm32_cpu.sexth_result_x[13]
.sym 80798 lm32_cpu.logic_op_x[1]
.sym 80799 lm32_cpu.operand_1_x[13]
.sym 80802 lm32_cpu.x_result_sel_sext_x
.sym 80803 lm32_cpu.mc_result_x[13]
.sym 80804 lm32_cpu.x_result_sel_mc_arith_x
.sym 80805 $abc$42206$n6124_1
.sym 80806 $abc$42206$n7618
.sym 80807 sys_clk_$glb_clk
.sym 80809 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 80810 $abc$42206$n4371
.sym 80811 csrbank2_load2_w[2]
.sym 80812 $abc$42206$n6068_1
.sym 80813 $abc$42206$n6046_1
.sym 80814 $abc$42206$n6047_1
.sym 80815 $abc$42206$n4437
.sym 80816 $abc$42206$n6051_1
.sym 80817 lm32_cpu.operand_1_x[10]
.sym 80819 $abc$42206$n4044_1
.sym 80820 $abc$42206$n7422
.sym 80821 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 80822 $abc$42206$n3772
.sym 80823 lm32_cpu.operand_1_x[25]
.sym 80824 lm32_cpu.mc_result_x[13]
.sym 80825 $abc$42206$n7028
.sym 80826 sram_bus_dat_w[7]
.sym 80827 lm32_cpu.operand_0_x[25]
.sym 80828 lm32_cpu.operand_1_x[27]
.sym 80829 $abc$42206$n3546_1
.sym 80830 $abc$42206$n3453_1
.sym 80831 $abc$42206$n4015
.sym 80832 $abc$42206$n6233
.sym 80833 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 80834 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 80835 lm32_cpu.operand_0_x[27]
.sym 80836 $abc$42206$n4421
.sym 80837 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 80838 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 80839 lm32_cpu.sexth_result_x[13]
.sym 80840 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 80841 lm32_cpu.operand_1_x[8]
.sym 80842 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80843 lm32_cpu.mc_arithmetic.b[6]
.sym 80844 lm32_cpu.eba[21]
.sym 80851 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 80852 lm32_cpu.operand_1_x[24]
.sym 80858 $abc$42206$n4193_1
.sym 80859 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 80860 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 80861 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 80865 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 80867 lm32_cpu.logic_op_x[1]
.sym 80868 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 80869 lm32_cpu.logic_op_x[0]
.sym 80874 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 80875 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 80877 $abc$42206$n3222_1_$glb_clk
.sym 80879 $abc$42206$n6071_1
.sym 80883 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 80890 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 80897 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 80904 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 80907 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 80908 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 80909 $abc$42206$n3222_1_$glb_clk
.sym 80910 $abc$42206$n4193_1
.sym 80913 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 80919 $abc$42206$n6071_1
.sym 80920 lm32_cpu.logic_op_x[1]
.sym 80921 lm32_cpu.operand_1_x[24]
.sym 80922 lm32_cpu.logic_op_x[0]
.sym 80927 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 80929 $abc$42206$n2400_$glb_ce
.sym 80930 sys_clk_$glb_clk
.sym 80931 lm32_cpu.rst_i_$glb_sr
.sym 80932 $abc$42206$n4386_1
.sym 80933 $abc$42206$n4353
.sym 80934 lm32_cpu.mc_arithmetic.b[10]
.sym 80935 lm32_cpu.mc_arithmetic.b[6]
.sym 80936 lm32_cpu.mc_arithmetic.b[8]
.sym 80937 $abc$42206$n4402
.sym 80938 $abc$42206$n4418
.sym 80939 lm32_cpu.mc_arithmetic.b[14]
.sym 80943 $abc$42206$n3384_1
.sym 80944 lm32_cpu.operand_1_x[8]
.sym 80945 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 80946 lm32_cpu.operand_0_x[27]
.sym 80947 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 80948 $abc$42206$n7007
.sym 80949 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 80952 lm32_cpu.operand_1_x[22]
.sym 80954 $abc$42206$n2195
.sym 80956 lm32_cpu.mc_result_x[6]
.sym 80957 lm32_cpu.mc_arithmetic.b[8]
.sym 80958 sram_bus_dat_w[0]
.sym 80959 lm32_cpu.operand_1_x[22]
.sym 80960 storage_1[10][1]
.sym 80962 lm32_cpu.mc_result_x[25]
.sym 80963 $abc$42206$n3363_1
.sym 80966 $abc$42206$n4445
.sym 80967 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 80973 storage[9][1]
.sym 80974 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 80975 $abc$42206$n2093
.sym 80977 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 80978 $abc$42206$n4193_1
.sym 80980 lm32_cpu.mc_arithmetic.b[3]
.sym 80982 lm32_cpu.mc_arithmetic.b[6]
.sym 80984 $abc$42206$n3376
.sym 80986 $abc$42206$n3301_1
.sym 80987 storage[13][1]
.sym 80989 $abc$42206$n3285_1
.sym 80991 $abc$42206$n3222_1_$glb_clk
.sym 80992 $abc$42206$n3378_1
.sym 80993 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 80994 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 80995 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 80996 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 80997 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 81000 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 81002 $abc$42206$n3375_1
.sym 81003 lm32_cpu.mc_arithmetic.state[2]
.sym 81004 $abc$42206$n3384_1
.sym 81006 $abc$42206$n3375_1
.sym 81007 lm32_cpu.mc_arithmetic.state[2]
.sym 81008 $abc$42206$n3376
.sym 81012 $abc$42206$n4193_1
.sym 81013 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 81014 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 81015 $abc$42206$n3222_1_$glb_clk
.sym 81018 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 81019 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 81020 storage[9][1]
.sym 81021 storage[13][1]
.sym 81024 lm32_cpu.mc_arithmetic.state[2]
.sym 81025 $abc$42206$n3301_1
.sym 81026 lm32_cpu.mc_arithmetic.b[3]
.sym 81027 $abc$42206$n3384_1
.sym 81030 $abc$42206$n3301_1
.sym 81031 lm32_cpu.mc_arithmetic.state[2]
.sym 81032 lm32_cpu.mc_arithmetic.b[6]
.sym 81033 $abc$42206$n3378_1
.sym 81036 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 81037 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 81038 $abc$42206$n4193_1
.sym 81039 $abc$42206$n3222_1_$glb_clk
.sym 81042 $abc$42206$n3222_1_$glb_clk
.sym 81043 $abc$42206$n4193_1
.sym 81044 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 81045 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 81049 $abc$42206$n3285_1
.sym 81052 $abc$42206$n2093
.sym 81053 sys_clk_$glb_clk
.sym 81054 lm32_cpu.rst_i_$glb_sr
.sym 81055 storage[0][4]
.sym 81056 $abc$42206$n3354_1
.sym 81057 storage[0][3]
.sym 81058 $abc$42206$n3369_1
.sym 81059 $abc$42206$n3372_1
.sym 81060 $abc$42206$n6872
.sym 81061 storage[0][0]
.sym 81062 $abc$42206$n6219_1
.sym 81067 $abc$42206$n5262_1
.sym 81068 $abc$42206$n3285_1
.sym 81069 $abc$42206$n2093
.sym 81070 $abc$42206$n3301_1
.sym 81071 storage_1[10][2]
.sym 81072 $abc$42206$n5232_1
.sym 81075 $abc$42206$n3367
.sym 81076 $abc$42206$n5609_1
.sym 81077 $abc$42206$n2089
.sym 81078 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 81079 lm32_cpu.mc_arithmetic.b[10]
.sym 81080 $abc$42206$n3328
.sym 81081 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 81082 lm32_cpu.mc_result_x[30]
.sym 81083 $abc$42206$n4969
.sym 81084 $abc$42206$n6218
.sym 81085 sram_bus_dat_w[3]
.sym 81086 $abc$42206$n4193_1
.sym 81087 lm32_cpu.mc_arithmetic.b[0]
.sym 81088 $abc$42206$n3375_1
.sym 81089 $abc$42206$n7616
.sym 81090 storage_1[9][2]
.sym 81096 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 81099 $abc$42206$n3285_1
.sym 81100 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 81102 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 81105 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 81106 sram_bus_dat_w[1]
.sym 81107 $abc$42206$n3301_1
.sym 81110 $abc$42206$n4193_1
.sym 81111 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 81112 lm32_cpu.mc_arithmetic.b[9]
.sym 81113 $abc$42206$n3222_1_$glb_clk
.sym 81118 lm32_cpu.mc_arithmetic.b[30]
.sym 81120 $abc$42206$n5288
.sym 81121 sram_bus_dat_w[3]
.sym 81123 $abc$42206$n7422
.sym 81127 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 81132 sram_bus_dat_w[1]
.sym 81136 sram_bus_dat_w[3]
.sym 81142 $abc$42206$n5288
.sym 81143 $abc$42206$n3301_1
.sym 81144 $abc$42206$n3285_1
.sym 81147 $abc$42206$n3222_1_$glb_clk
.sym 81148 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 81149 $abc$42206$n4193_1
.sym 81150 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 81153 lm32_cpu.mc_arithmetic.b[30]
.sym 81154 $abc$42206$n3222_1_$glb_clk
.sym 81159 $abc$42206$n3222_1_$glb_clk
.sym 81160 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 81161 $abc$42206$n4193_1
.sym 81162 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 81165 lm32_cpu.mc_arithmetic.b[9]
.sym 81168 $abc$42206$n3222_1_$glb_clk
.sym 81171 $abc$42206$n3222_1_$glb_clk
.sym 81172 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 81173 $abc$42206$n4193_1
.sym 81174 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 81175 $abc$42206$n7422
.sym 81176 sys_clk_$glb_clk
.sym 81178 $abc$42206$n4969
.sym 81179 $abc$42206$n5410
.sym 81180 lm32_cpu.mc_result_x[23]
.sym 81181 $abc$42206$n3363_1
.sym 81182 $abc$42206$n6871
.sym 81183 lm32_cpu.mc_result_x[1]
.sym 81184 $abc$42206$n6870
.sym 81185 $abc$42206$n4561
.sym 81188 lm32_cpu.mc_result_x[27]
.sym 81189 csrbank0_scratch2_w[6]
.sym 81190 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 81191 $abc$42206$n3301_1
.sym 81192 $abc$42206$n4429
.sym 81193 $abc$42206$n3285_1
.sym 81194 sram_bus_dat_w[1]
.sym 81195 storage_1[14][1]
.sym 81196 $abc$42206$n2090
.sym 81198 $abc$42206$n4282
.sym 81199 $abc$42206$n5226_1
.sym 81200 basesoc_uart_phy_tx_busy
.sym 81201 $abc$42206$n2190
.sym 81202 $abc$42206$n5432_1
.sym 81203 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81204 lm32_cpu.mc_result_x[5]
.sym 81205 csrbank0_bus_errors3_w[2]
.sym 81206 $abc$42206$n5288
.sym 81207 lm32_cpu.mc_result_x[29]
.sym 81208 $abc$42206$n6872
.sym 81209 $abc$42206$n2327
.sym 81210 $abc$42206$n3348_1
.sym 81211 lm32_cpu.mc_arithmetic.state[2]
.sym 81212 $abc$42206$n6876
.sym 81213 $abc$42206$n6864
.sym 81219 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81221 $abc$42206$n7028
.sym 81223 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 81224 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 81225 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 81232 lm32_cpu.mc_arithmetic.b[2]
.sym 81233 $abc$42206$n3222_1_$glb_clk
.sym 81235 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 81238 $abc$42206$n4445
.sym 81241 $abc$42206$n3285_1
.sym 81243 lm32_cpu.mc_arithmetic.b[16]
.sym 81246 $abc$42206$n3301_1
.sym 81252 $abc$42206$n3301_1
.sym 81253 lm32_cpu.mc_arithmetic.b[16]
.sym 81258 $abc$42206$n3222_1_$glb_clk
.sym 81260 lm32_cpu.mc_arithmetic.b[16]
.sym 81264 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 81271 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81276 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 81285 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 81288 lm32_cpu.mc_arithmetic.b[2]
.sym 81289 $abc$42206$n3222_1_$glb_clk
.sym 81290 $abc$42206$n3285_1
.sym 81291 $abc$42206$n4445
.sym 81294 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 81298 $abc$42206$n7028
.sym 81299 sys_clk_$glb_clk
.sym 81301 $abc$42206$n4972
.sym 81302 lm32_cpu.mc_result_x[30]
.sym 81303 $abc$42206$n6877
.sym 81304 $abc$42206$n6876
.sym 81305 $abc$42206$n4556_1
.sym 81306 $abc$42206$n3351_1
.sym 81307 $abc$42206$n5432_1
.sym 81308 lm32_cpu.mc_result_x[5]
.sym 81311 $abc$42206$n3862_1
.sym 81313 csrbank0_bus_errors1_w[4]
.sym 81314 basesoc_uart_phy_tx_busy
.sym 81315 storage_1[9][3]
.sym 81316 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 81317 $abc$42206$n4563
.sym 81318 $abc$42206$n4561
.sym 81319 $abc$42206$n4273
.sym 81321 $abc$42206$n3348_1
.sym 81322 sram_bus_dat_w[7]
.sym 81323 storage_1[9][5]
.sym 81324 $abc$42206$n2090
.sym 81325 $abc$42206$n7016
.sym 81326 $abc$42206$n3339_1
.sym 81327 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 81328 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 81329 $abc$42206$n6871
.sym 81330 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 81331 lm32_cpu.mc_arithmetic.b[6]
.sym 81332 $abc$42206$n2090
.sym 81333 lm32_cpu.mc_arithmetic.b[15]
.sym 81334 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81335 lm32_cpu.mc_arithmetic.b[3]
.sym 81336 $abc$42206$n4421
.sym 81342 storage_1[15][6]
.sym 81344 $abc$42206$n4363
.sym 81345 $abc$42206$n4369
.sym 81347 lm32_cpu.mc_arithmetic.b[1]
.sym 81348 $abc$42206$n4461
.sym 81349 $abc$42206$n4336
.sym 81350 $abc$42206$n4467_1
.sym 81352 $abc$42206$n3357_1
.sym 81353 $abc$42206$n3285_1
.sym 81354 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 81355 lm32_cpu.mc_arithmetic.b[2]
.sym 81356 $abc$42206$n4444_1
.sym 81357 $abc$42206$n4344
.sym 81358 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81359 lm32_cpu.mc_arithmetic.b[15]
.sym 81360 $abc$42206$n2090
.sym 81361 lm32_cpu.mc_arithmetic.b[3]
.sym 81362 lm32_cpu.mc_arithmetic.b[0]
.sym 81366 storage_1[14][6]
.sym 81368 $abc$42206$n3222_1_$glb_clk
.sym 81370 $abc$42206$n3348_1
.sym 81371 $abc$42206$n3301_1
.sym 81375 $abc$42206$n4344
.sym 81376 $abc$42206$n3348_1
.sym 81377 $abc$42206$n3285_1
.sym 81378 $abc$42206$n4336
.sym 81381 $abc$42206$n3357_1
.sym 81382 $abc$42206$n4363
.sym 81383 $abc$42206$n4369
.sym 81384 $abc$42206$n3285_1
.sym 81387 lm32_cpu.mc_arithmetic.b[2]
.sym 81388 lm32_cpu.mc_arithmetic.b[3]
.sym 81389 lm32_cpu.mc_arithmetic.b[0]
.sym 81390 lm32_cpu.mc_arithmetic.b[1]
.sym 81394 lm32_cpu.mc_arithmetic.b[2]
.sym 81399 $abc$42206$n4461
.sym 81400 lm32_cpu.mc_arithmetic.b[1]
.sym 81401 $abc$42206$n3301_1
.sym 81402 $abc$42206$n4467_1
.sym 81405 $abc$42206$n4444_1
.sym 81406 $abc$42206$n3301_1
.sym 81407 lm32_cpu.mc_arithmetic.b[3]
.sym 81411 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81412 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 81413 storage_1[15][6]
.sym 81414 storage_1[14][6]
.sym 81417 lm32_cpu.mc_arithmetic.b[15]
.sym 81419 $abc$42206$n3222_1_$glb_clk
.sym 81421 $abc$42206$n2090
.sym 81422 sys_clk_$glb_clk
.sym 81423 lm32_cpu.rst_i_$glb_sr
.sym 81424 $abc$42206$n4559
.sym 81425 $abc$42206$n5417_1
.sym 81426 $abc$42206$n6863
.sym 81427 $abc$42206$n5408_1
.sym 81428 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 81429 $abc$42206$n5429
.sym 81430 $abc$42206$n3306_1
.sym 81431 $abc$42206$n4420
.sym 81436 $abc$42206$n3285_1
.sym 81438 $abc$42206$n3357_1
.sym 81439 lm32_cpu.mc_arithmetic.a[6]
.sym 81440 lm32_cpu.mc_arithmetic.b[12]
.sym 81441 $abc$42206$n4369
.sym 81442 csrbank0_bus_errors2_w[6]
.sym 81444 $abc$42206$n4641
.sym 81446 $abc$42206$n4467_1
.sym 81447 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 81448 $abc$42206$n6877
.sym 81449 sram_bus_dat_w[0]
.sym 81450 serial_tx
.sym 81453 lm32_cpu.mc_result_x[25]
.sym 81454 $abc$42206$n6878
.sym 81455 $abc$42206$n3363_1
.sym 81456 lm32_cpu.mc_arithmetic.b[1]
.sym 81457 $abc$42206$n4638_1
.sym 81458 csrbank0_bus_errors1_w[3]
.sym 81459 $abc$42206$n3364
.sym 81470 lm32_cpu.mc_arithmetic.b[7]
.sym 81473 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81475 lm32_cpu.mc_arithmetic.b[16]
.sym 81477 $abc$42206$n4548_1
.sym 81478 lm32_cpu.mc_arithmetic.b[4]
.sym 81481 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 81483 $abc$42206$n7026
.sym 81484 csrbank0_scratch2_w[6]
.sym 81485 $abc$42206$n4641
.sym 81487 $abc$42206$n5288
.sym 81490 csrbank0_bus_errors2_w[6]
.sym 81491 lm32_cpu.mc_arithmetic.b[6]
.sym 81492 lm32_cpu.mc_arithmetic.b[5]
.sym 81493 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 81498 $abc$42206$n5288
.sym 81504 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81510 csrbank0_bus_errors2_w[6]
.sym 81511 $abc$42206$n4548_1
.sym 81512 $abc$42206$n4641
.sym 81513 csrbank0_scratch2_w[6]
.sym 81516 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 81523 lm32_cpu.mc_arithmetic.b[7]
.sym 81529 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 81534 lm32_cpu.mc_arithmetic.b[5]
.sym 81535 lm32_cpu.mc_arithmetic.b[6]
.sym 81536 lm32_cpu.mc_arithmetic.b[4]
.sym 81537 lm32_cpu.mc_arithmetic.b[7]
.sym 81542 lm32_cpu.mc_arithmetic.b[16]
.sym 81544 $abc$42206$n7026
.sym 81545 sys_clk_$glb_clk
.sym 81549 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 81550 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 81551 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81552 $abc$42206$n3357_1
.sym 81553 $abc$42206$n6868
.sym 81554 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 81559 $abc$42206$n4559
.sym 81560 $abc$42206$n5409
.sym 81561 $abc$42206$n7023
.sym 81562 $abc$42206$n5408_1
.sym 81563 csrbank0_scratch2_w[3]
.sym 81564 $abc$42206$n5442
.sym 81565 $abc$42206$n2093
.sym 81566 lm32_cpu.mc_arithmetic.b[4]
.sym 81567 $abc$42206$n2313
.sym 81568 $abc$42206$n3301_1
.sym 81569 $abc$42206$n6869
.sym 81570 storage_1[12][0]
.sym 81571 $abc$42206$n3318_1
.sym 81572 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81574 $abc$42206$n3862_1
.sym 81575 lm32_cpu.mc_arithmetic.b[0]
.sym 81576 lm32_cpu.mc_arithmetic.p[2]
.sym 81577 lm32_cpu.mc_arithmetic.a[31]
.sym 81578 $abc$42206$n2091
.sym 81579 lm32_cpu.mc_arithmetic.a[12]
.sym 81580 $abc$42206$n7616
.sym 81581 $abc$42206$n4644_1
.sym 81582 $abc$42206$n3360_1
.sym 81588 $abc$42206$n3382
.sym 81589 $abc$42206$n3360_1
.sym 81590 $abc$42206$n3304_1
.sym 81593 lm32_cpu.mc_arithmetic.state[2]
.sym 81594 $abc$42206$n3302_1
.sym 81596 $abc$42206$n3301_1
.sym 81598 lm32_cpu.mc_arithmetic.p[6]
.sym 81599 $abc$42206$n3361
.sym 81600 lm32_cpu.mc_arithmetic.b[31]
.sym 81602 $abc$42206$n3358
.sym 81603 $abc$42206$n3357_1
.sym 81604 lm32_cpu.mc_arithmetic.b[4]
.sym 81606 $abc$42206$n2093
.sym 81608 lm32_cpu.mc_arithmetic.p[3]
.sym 81609 lm32_cpu.mc_arithmetic.a[3]
.sym 81614 $abc$42206$n3300_1
.sym 81615 $abc$42206$n3363_1
.sym 81616 $abc$42206$n3303_1
.sym 81617 lm32_cpu.mc_arithmetic.a[6]
.sym 81619 $abc$42206$n3364
.sym 81621 $abc$42206$n3363_1
.sym 81622 lm32_cpu.mc_arithmetic.state[2]
.sym 81623 $abc$42206$n3364
.sym 81627 $abc$42206$n3301_1
.sym 81628 $abc$42206$n3382
.sym 81629 lm32_cpu.mc_arithmetic.state[2]
.sym 81630 lm32_cpu.mc_arithmetic.b[4]
.sym 81634 $abc$42206$n3301_1
.sym 81636 lm32_cpu.mc_arithmetic.b[31]
.sym 81639 $abc$42206$n3358
.sym 81641 lm32_cpu.mc_arithmetic.state[2]
.sym 81642 $abc$42206$n3357_1
.sym 81645 lm32_cpu.mc_arithmetic.a[6]
.sym 81646 lm32_cpu.mc_arithmetic.p[6]
.sym 81647 $abc$42206$n3304_1
.sym 81648 $abc$42206$n3303_1
.sym 81651 $abc$42206$n3360_1
.sym 81652 $abc$42206$n3361
.sym 81653 lm32_cpu.mc_arithmetic.state[2]
.sym 81657 $abc$42206$n3304_1
.sym 81658 $abc$42206$n3303_1
.sym 81659 lm32_cpu.mc_arithmetic.p[3]
.sym 81660 lm32_cpu.mc_arithmetic.a[3]
.sym 81663 lm32_cpu.mc_arithmetic.state[2]
.sym 81665 $abc$42206$n3300_1
.sym 81666 $abc$42206$n3302_1
.sym 81667 $abc$42206$n2093
.sym 81668 sys_clk_$glb_clk
.sym 81669 lm32_cpu.rst_i_$glb_sr
.sym 81670 $abc$42206$n6892
.sym 81671 $abc$42206$n4975
.sym 81672 lm32_cpu.mc_result_x[25]
.sym 81673 $abc$42206$n4161_1
.sym 81674 $abc$42206$n6865
.sym 81675 $abc$42206$n4145_1
.sym 81676 $abc$42206$n6893
.sym 81677 $abc$42206$n6881
.sym 81682 $abc$42206$n4210_1
.sym 81683 $abc$42206$n3390_1
.sym 81684 $abc$42206$n2090
.sym 81685 $abc$42206$n4551
.sym 81686 $abc$42206$n2151
.sym 81687 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 81688 $abc$42206$n3300_1
.sym 81690 sys_rst
.sym 81691 $abc$42206$n3300_1
.sym 81692 $abc$42206$n3301_1
.sym 81693 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 81694 lm32_cpu.mc_result_x[29]
.sym 81695 $abc$42206$n3304_1
.sym 81696 csrbank2_reload2_w[7]
.sym 81697 $abc$42206$n4121_1
.sym 81699 lm32_cpu.mc_arithmetic.state[2]
.sym 81700 $abc$42206$n3322_1
.sym 81701 $abc$42206$n6864
.sym 81702 lm32_cpu.mc_arithmetic.state[1]
.sym 81703 lm32_cpu.mc_arithmetic.p[29]
.sym 81704 $abc$42206$n6876
.sym 81705 $abc$42206$n6872
.sym 81711 lm32_cpu.mc_arithmetic.b[27]
.sym 81712 lm32_cpu.mc_arithmetic.p[5]
.sym 81714 $abc$42206$n4044_1
.sym 81716 $abc$42206$n4143_1
.sym 81717 $abc$42206$n3222_1_$glb_clk
.sym 81719 $abc$42206$n3285_1
.sym 81720 $abc$42206$n4147_1
.sym 81721 lm32_cpu.mc_arithmetic.p[6]
.sym 81722 $abc$42206$n3304_1
.sym 81723 $abc$42206$n4144_1
.sym 81724 lm32_cpu.mc_arithmetic.b[0]
.sym 81725 lm32_cpu.mc_arithmetic.p[12]
.sym 81726 lm32_cpu.mc_arithmetic.state[1]
.sym 81727 $abc$42206$n3301_1
.sym 81730 lm32_cpu.mc_arithmetic.state[2]
.sym 81731 $abc$42206$n4159_1
.sym 81733 $abc$42206$n4722
.sym 81735 lm32_cpu.mc_arithmetic.p[2]
.sym 81736 $abc$42206$n3303_1
.sym 81738 $abc$42206$n2091
.sym 81739 lm32_cpu.mc_arithmetic.a[12]
.sym 81740 $abc$42206$n4145_1
.sym 81742 $abc$42206$n3285_1
.sym 81744 $abc$42206$n3222_1_$glb_clk
.sym 81745 lm32_cpu.mc_arithmetic.p[2]
.sym 81746 $abc$42206$n4159_1
.sym 81747 $abc$42206$n3285_1
.sym 81750 $abc$42206$n3285_1
.sym 81751 $abc$42206$n4147_1
.sym 81752 lm32_cpu.mc_arithmetic.p[5]
.sym 81753 $abc$42206$n3222_1_$glb_clk
.sym 81756 $abc$42206$n3285_1
.sym 81757 $abc$42206$n4143_1
.sym 81758 $abc$42206$n3222_1_$glb_clk
.sym 81759 lm32_cpu.mc_arithmetic.p[6]
.sym 81762 lm32_cpu.mc_arithmetic.a[12]
.sym 81763 $abc$42206$n3304_1
.sym 81764 lm32_cpu.mc_arithmetic.p[12]
.sym 81765 $abc$42206$n3303_1
.sym 81768 $abc$42206$n4722
.sym 81769 lm32_cpu.mc_arithmetic.p[6]
.sym 81770 lm32_cpu.mc_arithmetic.b[0]
.sym 81771 $abc$42206$n4044_1
.sym 81774 lm32_cpu.mc_arithmetic.state[2]
.sym 81775 lm32_cpu.mc_arithmetic.state[1]
.sym 81776 $abc$42206$n4144_1
.sym 81777 $abc$42206$n4145_1
.sym 81782 lm32_cpu.mc_arithmetic.b[27]
.sym 81787 lm32_cpu.mc_arithmetic.b[27]
.sym 81789 $abc$42206$n3301_1
.sym 81790 $abc$42206$n2091
.sym 81791 sys_clk_$glb_clk
.sym 81792 lm32_cpu.rst_i_$glb_sr
.sym 81795 lm32_cpu.mc_arithmetic.t[1]
.sym 81796 lm32_cpu.mc_arithmetic.t[2]
.sym 81797 lm32_cpu.mc_arithmetic.t[3]
.sym 81798 lm32_cpu.mc_arithmetic.t[4]
.sym 81799 lm32_cpu.mc_arithmetic.t[5]
.sym 81800 lm32_cpu.mc_arithmetic.t[6]
.sym 81805 lm32_cpu.mc_arithmetic.b[27]
.sym 81806 csrbank0_scratch2_w[1]
.sym 81807 lm32_cpu.mc_arithmetic.b[19]
.sym 81808 sys_rst
.sym 81810 basesoc_uart_phy_tx_busy
.sym 81812 $abc$42206$n4762
.sym 81814 $abc$42206$n3324_1
.sym 81816 $abc$42206$n4977_1
.sym 81817 $abc$42206$n6871
.sym 81818 lm32_cpu.mc_arithmetic.p[9]
.sym 81819 lm32_cpu.mc_arithmetic.p[26]
.sym 81820 $abc$42206$n6868
.sym 81822 lm32_cpu.mc_arithmetic.p[10]
.sym 81823 $abc$42206$n2091
.sym 81824 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 81825 lm32_cpu.mc_arithmetic.t[9]
.sym 81826 lm32_cpu.mc_arithmetic.p[1]
.sym 81827 $abc$42206$n6881
.sym 81828 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 81834 $abc$42206$n4151_1
.sym 81836 lm32_cpu.mc_arithmetic.b[26]
.sym 81837 lm32_cpu.mc_arithmetic.p[16]
.sym 81838 lm32_cpu.mc_arithmetic.state[1]
.sym 81840 lm32_cpu.mc_arithmetic.p[12]
.sym 81844 $abc$42206$n3222_1_$glb_clk
.sym 81845 $abc$42206$n4044_1
.sym 81846 lm32_cpu.mc_arithmetic.a[16]
.sym 81847 lm32_cpu.mc_arithmetic.b[0]
.sym 81848 lm32_cpu.mc_arithmetic.state[2]
.sym 81849 lm32_cpu.mc_arithmetic.p[14]
.sym 81850 $abc$42206$n3303_1
.sym 81851 $abc$42206$n4718
.sym 81852 $abc$42206$n4120_1
.sym 81855 $abc$42206$n4119_1
.sym 81857 $abc$42206$n4121_1
.sym 81858 $abc$42206$n3301_1
.sym 81859 $abc$42206$n3285_1
.sym 81860 lm32_cpu.mc_arithmetic.p[4]
.sym 81861 $abc$42206$n2091
.sym 81862 $abc$42206$n4111_1
.sym 81863 $abc$42206$n3304_1
.sym 81867 lm32_cpu.mc_arithmetic.b[26]
.sym 81870 $abc$42206$n3301_1
.sym 81873 lm32_cpu.mc_arithmetic.a[16]
.sym 81874 $abc$42206$n3303_1
.sym 81875 lm32_cpu.mc_arithmetic.p[16]
.sym 81876 $abc$42206$n3304_1
.sym 81879 $abc$42206$n4151_1
.sym 81880 $abc$42206$n3222_1_$glb_clk
.sym 81881 $abc$42206$n3285_1
.sym 81882 lm32_cpu.mc_arithmetic.p[4]
.sym 81885 $abc$42206$n3301_1
.sym 81887 lm32_cpu.mc_arithmetic.state[2]
.sym 81891 lm32_cpu.mc_arithmetic.b[0]
.sym 81892 $abc$42206$n4718
.sym 81893 $abc$42206$n4044_1
.sym 81894 lm32_cpu.mc_arithmetic.p[4]
.sym 81897 lm32_cpu.mc_arithmetic.state[2]
.sym 81898 $abc$42206$n4120_1
.sym 81899 $abc$42206$n4121_1
.sym 81900 lm32_cpu.mc_arithmetic.state[1]
.sym 81903 lm32_cpu.mc_arithmetic.p[12]
.sym 81904 $abc$42206$n3222_1_$glb_clk
.sym 81905 $abc$42206$n3285_1
.sym 81906 $abc$42206$n4119_1
.sym 81909 $abc$42206$n4111_1
.sym 81910 lm32_cpu.mc_arithmetic.p[14]
.sym 81911 $abc$42206$n3222_1_$glb_clk
.sym 81912 $abc$42206$n3285_1
.sym 81913 $abc$42206$n2091
.sym 81914 sys_clk_$glb_clk
.sym 81915 lm32_cpu.rst_i_$glb_sr
.sym 81916 lm32_cpu.mc_arithmetic.t[7]
.sym 81917 lm32_cpu.mc_arithmetic.t[8]
.sym 81918 lm32_cpu.mc_arithmetic.t[9]
.sym 81919 lm32_cpu.mc_arithmetic.t[10]
.sym 81920 lm32_cpu.mc_arithmetic.t[11]
.sym 81921 lm32_cpu.mc_arithmetic.t[12]
.sym 81922 lm32_cpu.mc_arithmetic.t[13]
.sym 81923 lm32_cpu.mc_arithmetic.t[14]
.sym 81926 lm32_cpu.mc_result_x[27]
.sym 81928 $abc$42206$n3318_1
.sym 81929 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 81930 $abc$42206$n3222_1_$glb_clk
.sym 81931 lm32_cpu.mc_arithmetic.p[16]
.sym 81932 $abc$42206$n3349
.sym 81933 basesoc_uart_phy_tx_busy
.sym 81934 $PACKER_VCC_NET_$glb_clk
.sym 81935 $abc$42206$n4742
.sym 81936 $abc$42206$n4044_1
.sym 81938 $abc$42206$n4152_1
.sym 81939 lm32_cpu.mc_arithmetic.t[1]
.sym 81940 lm32_cpu.mc_arithmetic.p[6]
.sym 81941 lm32_cpu.mc_arithmetic.p[4]
.sym 81942 $abc$42206$n4065_1
.sym 81943 $abc$42206$n4736
.sym 81944 $abc$42206$n4752
.sym 81945 $abc$42206$n6884
.sym 81946 $abc$42206$n6878
.sym 81947 $abc$42206$n6892
.sym 81948 $abc$42206$n6877
.sym 81949 sram_bus_dat_w[0]
.sym 81950 lm32_cpu.mc_arithmetic.t[18]
.sym 81951 lm32_cpu.mc_arithmetic.p[14]
.sym 81959 $abc$42206$n2093
.sym 81960 $abc$42206$n3303_1
.sym 81961 lm32_cpu.mc_arithmetic.p[6]
.sym 81962 lm32_cpu.mc_arithmetic.b[0]
.sym 81963 lm32_cpu.mc_arithmetic.p[13]
.sym 81964 $abc$42206$n3309_1
.sym 81965 $abc$42206$n3304_1
.sym 81966 lm32_cpu.mc_arithmetic.state[1]
.sym 81967 $abc$42206$n4736
.sym 81968 $abc$42206$n4044_1
.sym 81969 $abc$42206$n3315_1
.sym 81970 $abc$42206$n3310_1
.sym 81971 lm32_cpu.mc_arithmetic.p[12]
.sym 81972 lm32_cpu.mc_arithmetic.state[2]
.sym 81973 lm32_cpu.mc_arithmetic.p[29]
.sym 81974 $abc$42206$n3319_1
.sym 81975 lm32_cpu.mc_arithmetic.a[29]
.sym 81978 $abc$42206$n3316_1
.sym 81980 $abc$42206$n4117_1
.sym 81981 lm32_cpu.mc_arithmetic.t[7]
.sym 81983 $abc$42206$n4116_1
.sym 81986 $abc$42206$n3318_1
.sym 81987 lm32_cpu.mc_arithmetic.t[13]
.sym 81988 lm32_cpu.mc_arithmetic.t[32]
.sym 81990 lm32_cpu.mc_arithmetic.state[2]
.sym 81991 $abc$42206$n3309_1
.sym 81992 $abc$42206$n3310_1
.sym 81997 lm32_cpu.mc_arithmetic.state[2]
.sym 81998 $abc$42206$n3319_1
.sym 81999 $abc$42206$n3318_1
.sym 82002 lm32_cpu.mc_arithmetic.p[13]
.sym 82003 $abc$42206$n4736
.sym 82004 $abc$42206$n4044_1
.sym 82005 lm32_cpu.mc_arithmetic.b[0]
.sym 82008 $abc$42206$n3316_1
.sym 82009 lm32_cpu.mc_arithmetic.state[2]
.sym 82010 $abc$42206$n3315_1
.sym 82014 lm32_cpu.mc_arithmetic.t[32]
.sym 82015 lm32_cpu.mc_arithmetic.t[7]
.sym 82016 lm32_cpu.mc_arithmetic.p[6]
.sym 82020 $abc$42206$n3304_1
.sym 82021 lm32_cpu.mc_arithmetic.a[29]
.sym 82022 $abc$42206$n3303_1
.sym 82023 lm32_cpu.mc_arithmetic.p[29]
.sym 82026 lm32_cpu.mc_arithmetic.state[2]
.sym 82027 $abc$42206$n4117_1
.sym 82028 lm32_cpu.mc_arithmetic.state[1]
.sym 82029 $abc$42206$n4116_1
.sym 82032 lm32_cpu.mc_arithmetic.t[13]
.sym 82033 lm32_cpu.mc_arithmetic.t[32]
.sym 82034 lm32_cpu.mc_arithmetic.p[12]
.sym 82036 $abc$42206$n2093
.sym 82037 sys_clk_$glb_clk
.sym 82038 lm32_cpu.rst_i_$glb_sr
.sym 82039 lm32_cpu.mc_arithmetic.t[15]
.sym 82040 lm32_cpu.mc_arithmetic.t[16]
.sym 82041 lm32_cpu.mc_arithmetic.t[17]
.sym 82042 lm32_cpu.mc_arithmetic.t[18]
.sym 82043 lm32_cpu.mc_arithmetic.t[19]
.sym 82044 lm32_cpu.mc_arithmetic.t[20]
.sym 82045 lm32_cpu.mc_arithmetic.t[21]
.sym 82046 lm32_cpu.mc_arithmetic.t[22]
.sym 82047 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 82051 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 82055 $abc$42206$n6869
.sym 82056 $abc$42206$n3303_1
.sym 82057 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 82058 $abc$42206$n7617
.sym 82059 lm32_cpu.mc_arithmetic.p[13]
.sym 82060 $abc$42206$n6874
.sym 82061 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 82062 sys_rst
.sym 82063 $abc$42206$n3222_1_$glb_clk
.sym 82064 lm32_cpu.mc_arithmetic.p[0]
.sym 82065 lm32_cpu.mc_arithmetic.t[30]
.sym 82066 lm32_cpu.mc_arithmetic.a[31]
.sym 82067 lm32_cpu.mc_arithmetic.p[25]
.sym 82068 lm32_cpu.mc_arithmetic.p[7]
.sym 82069 lm32_cpu.mc_arithmetic.a[31]
.sym 82070 $abc$42206$n2091
.sym 82071 $abc$42206$n6862
.sym 82072 $abc$42206$n6885
.sym 82073 $abc$42206$n3862_1
.sym 82074 $abc$42206$n2149
.sym 82080 lm32_cpu.mc_arithmetic.b[0]
.sym 82081 sram_bus_dat_w[6]
.sym 82082 $abc$42206$n4112_1
.sym 82084 lm32_cpu.mc_arithmetic.state[1]
.sym 82085 lm32_cpu.mc_arithmetic.p[21]
.sym 82086 $abc$42206$n4044_1
.sym 82087 lm32_cpu.mc_arithmetic.p[13]
.sym 82088 lm32_cpu.mc_arithmetic.state[2]
.sym 82090 lm32_cpu.mc_arithmetic.a[31]
.sym 82091 lm32_cpu.mc_arithmetic.p[26]
.sym 82092 lm32_cpu.mc_arithmetic.state[1]
.sym 82094 $abc$42206$n4762
.sym 82095 lm32_cpu.mc_arithmetic.t[14]
.sym 82096 lm32_cpu.mc_arithmetic.p[31]
.sym 82098 $abc$42206$n2149
.sym 82101 $abc$42206$n3303_1
.sym 82102 $abc$42206$n4065_1
.sym 82103 lm32_cpu.mc_arithmetic.t[32]
.sym 82104 $abc$42206$n4752
.sym 82106 $abc$42206$n4044_1
.sym 82109 $abc$42206$n4064
.sym 82110 $abc$42206$n4113_1
.sym 82111 $abc$42206$n3304_1
.sym 82115 lm32_cpu.mc_arithmetic.b[0]
.sym 82119 lm32_cpu.mc_arithmetic.a[31]
.sym 82120 $abc$42206$n3304_1
.sym 82121 $abc$42206$n3303_1
.sym 82122 lm32_cpu.mc_arithmetic.p[31]
.sym 82125 $abc$42206$n4112_1
.sym 82126 $abc$42206$n4113_1
.sym 82127 lm32_cpu.mc_arithmetic.state[1]
.sym 82128 lm32_cpu.mc_arithmetic.state[2]
.sym 82131 lm32_cpu.mc_arithmetic.state[1]
.sym 82132 $abc$42206$n4065_1
.sym 82133 lm32_cpu.mc_arithmetic.state[2]
.sym 82134 $abc$42206$n4064
.sym 82138 sram_bus_dat_w[6]
.sym 82143 $abc$42206$n4762
.sym 82144 lm32_cpu.mc_arithmetic.b[0]
.sym 82145 $abc$42206$n4044_1
.sym 82146 lm32_cpu.mc_arithmetic.p[26]
.sym 82150 lm32_cpu.mc_arithmetic.p[13]
.sym 82151 lm32_cpu.mc_arithmetic.t[14]
.sym 82152 lm32_cpu.mc_arithmetic.t[32]
.sym 82155 lm32_cpu.mc_arithmetic.p[21]
.sym 82156 lm32_cpu.mc_arithmetic.b[0]
.sym 82157 $abc$42206$n4752
.sym 82158 $abc$42206$n4044_1
.sym 82159 $abc$42206$n2149
.sym 82160 sys_clk_$glb_clk
.sym 82161 sys_rst_$glb_sr
.sym 82162 lm32_cpu.mc_arithmetic.t[23]
.sym 82163 lm32_cpu.mc_arithmetic.t[24]
.sym 82164 lm32_cpu.mc_arithmetic.t[25]
.sym 82165 lm32_cpu.mc_arithmetic.t[26]
.sym 82166 lm32_cpu.mc_arithmetic.t[27]
.sym 82167 lm32_cpu.mc_arithmetic.t[28]
.sym 82168 lm32_cpu.mc_arithmetic.t[29]
.sym 82169 lm32_cpu.mc_arithmetic.t[30]
.sym 82174 $abc$42206$n6883
.sym 82175 sram_bus_dat_w[6]
.sym 82177 $abc$42206$n3285_1
.sym 82178 $abc$42206$n4081_1
.sym 82180 $abc$42206$n6882
.sym 82182 $abc$42206$n4063
.sym 82185 sys_rst
.sym 82187 lm32_cpu.mc_arithmetic.p[29]
.sym 82188 lm32_cpu.mc_arithmetic.p[8]
.sym 82191 lm32_cpu.mc_arithmetic.state[2]
.sym 82192 $abc$42206$n4726
.sym 82194 lm32_cpu.mc_arithmetic.state[1]
.sym 82195 lm32_cpu.mc_arithmetic.t[8]
.sym 82196 lm32_cpu.mc_arithmetic.t[32]
.sym 82197 $abc$42206$n3304_1
.sym 82204 lm32_cpu.mc_arithmetic.state[1]
.sym 82206 $abc$42206$n3285_1
.sym 82207 lm32_cpu.mc_arithmetic.p[19]
.sym 82208 lm32_cpu.mc_arithmetic.t[20]
.sym 82209 $abc$42206$n4076_1
.sym 82210 $abc$42206$n4103_1
.sym 82211 $abc$42206$n4077_1
.sym 82212 lm32_cpu.mc_arithmetic.state[1]
.sym 82213 $abc$42206$n4091_1
.sym 82214 $abc$42206$n4044_1
.sym 82215 lm32_cpu.mc_arithmetic.state[2]
.sym 82216 lm32_cpu.mc_arithmetic.b[0]
.sym 82217 $abc$42206$n4742
.sym 82218 $abc$42206$n4167_1
.sym 82219 lm32_cpu.mc_arithmetic.p[16]
.sym 82222 lm32_cpu.mc_arithmetic.t[32]
.sym 82223 $abc$42206$n3222_1_$glb_clk
.sym 82224 $abc$42206$n4081_1
.sym 82225 lm32_cpu.mc_arithmetic.state[2]
.sym 82226 $abc$42206$n4080_1
.sym 82227 lm32_cpu.mc_arithmetic.p[16]
.sym 82230 $abc$42206$n2091
.sym 82232 $abc$42206$n4104_1
.sym 82233 lm32_cpu.mc_arithmetic.p[0]
.sym 82234 $abc$42206$n4105_1
.sym 82236 lm32_cpu.mc_arithmetic.p[16]
.sym 82237 $abc$42206$n4103_1
.sym 82238 $abc$42206$n3222_1_$glb_clk
.sym 82239 $abc$42206$n3285_1
.sym 82242 $abc$42206$n4081_1
.sym 82243 lm32_cpu.mc_arithmetic.state[1]
.sym 82244 $abc$42206$n4080_1
.sym 82245 lm32_cpu.mc_arithmetic.state[2]
.sym 82248 lm32_cpu.mc_arithmetic.state[1]
.sym 82249 $abc$42206$n4077_1
.sym 82250 $abc$42206$n4076_1
.sym 82251 lm32_cpu.mc_arithmetic.state[2]
.sym 82254 lm32_cpu.mc_arithmetic.t[32]
.sym 82256 lm32_cpu.mc_arithmetic.t[20]
.sym 82257 lm32_cpu.mc_arithmetic.p[19]
.sym 82260 lm32_cpu.mc_arithmetic.p[19]
.sym 82261 $abc$42206$n4091_1
.sym 82262 $abc$42206$n3222_1_$glb_clk
.sym 82263 $abc$42206$n3285_1
.sym 82266 $abc$42206$n4742
.sym 82267 $abc$42206$n4044_1
.sym 82268 lm32_cpu.mc_arithmetic.p[16]
.sym 82269 lm32_cpu.mc_arithmetic.b[0]
.sym 82272 $abc$42206$n4167_1
.sym 82273 $abc$42206$n3285_1
.sym 82274 $abc$42206$n3222_1_$glb_clk
.sym 82275 lm32_cpu.mc_arithmetic.p[0]
.sym 82278 lm32_cpu.mc_arithmetic.state[2]
.sym 82279 $abc$42206$n4104_1
.sym 82280 lm32_cpu.mc_arithmetic.state[1]
.sym 82281 $abc$42206$n4105_1
.sym 82282 $abc$42206$n2091
.sym 82283 sys_clk_$glb_clk
.sym 82284 lm32_cpu.rst_i_$glb_sr
.sym 82285 lm32_cpu.mc_arithmetic.t[31]
.sym 82286 $auto$alumacc.cc:474:replace_alu$4009.C[32]
.sym 82287 $abc$42206$n4137_1
.sym 82288 lm32_cpu.mc_arithmetic.t[32]
.sym 82289 $abc$42206$n4053_1
.sym 82290 $abc$42206$n4135_1
.sym 82291 $abc$42206$n4045
.sym 82292 lm32_cpu.mc_arithmetic.p[8]
.sym 82297 lm32_cpu.mc_arithmetic.p[16]
.sym 82299 $abc$42206$n6888
.sym 82300 sys_rst
.sym 82301 $abc$42206$n4091_1
.sym 82303 $abc$42206$n6886
.sym 82304 $abc$42206$n4092_1
.sym 82306 $abc$42206$n4167_1
.sym 82308 lm32_cpu.mc_arithmetic.p[18]
.sym 82309 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 82312 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 82313 $abc$42206$n6887
.sym 82315 $abc$42206$n2091
.sym 82316 $abc$42206$n2091
.sym 82320 $abc$42206$n2091
.sym 82327 lm32_cpu.mc_arithmetic.state[1]
.sym 82328 lm32_cpu.mc_arithmetic.t[25]
.sym 82329 lm32_cpu.mc_arithmetic.state[2]
.sym 82330 $abc$42206$n4048
.sym 82332 $abc$42206$n4044_1
.sym 82334 lm32_cpu.mc_arithmetic.t[0]
.sym 82336 $PACKER_VCC_NET_$glb_clk
.sym 82339 lm32_cpu.mc_arithmetic.t[28]
.sym 82342 $abc$42206$n4049
.sym 82343 $abc$42206$n6862
.sym 82344 $abc$42206$n2149
.sym 82345 sram_bus_dat_w[7]
.sym 82350 lm32_cpu.mc_arithmetic.p[27]
.sym 82351 sram_bus_dat_w[0]
.sym 82352 $abc$42206$n4726
.sym 82353 lm32_cpu.mc_arithmetic.t[32]
.sym 82354 lm32_cpu.mc_arithmetic.b[0]
.sym 82355 lm32_cpu.mc_arithmetic.a[31]
.sym 82356 lm32_cpu.mc_arithmetic.p[24]
.sym 82357 lm32_cpu.mc_arithmetic.p[8]
.sym 82359 lm32_cpu.mc_arithmetic.a[31]
.sym 82360 $abc$42206$n6862
.sym 82362 $PACKER_VCC_NET_$glb_clk
.sym 82365 sram_bus_dat_w[7]
.sym 82371 lm32_cpu.mc_arithmetic.t[28]
.sym 82372 lm32_cpu.mc_arithmetic.p[27]
.sym 82373 lm32_cpu.mc_arithmetic.t[32]
.sym 82377 lm32_cpu.mc_arithmetic.t[0]
.sym 82378 lm32_cpu.mc_arithmetic.t[32]
.sym 82380 lm32_cpu.mc_arithmetic.a[31]
.sym 82383 lm32_cpu.mc_arithmetic.t[32]
.sym 82385 lm32_cpu.mc_arithmetic.t[25]
.sym 82386 lm32_cpu.mc_arithmetic.p[24]
.sym 82390 sram_bus_dat_w[0]
.sym 82395 $abc$42206$n4049
.sym 82396 lm32_cpu.mc_arithmetic.state[1]
.sym 82397 $abc$42206$n4048
.sym 82398 lm32_cpu.mc_arithmetic.state[2]
.sym 82401 lm32_cpu.mc_arithmetic.b[0]
.sym 82402 $abc$42206$n4044_1
.sym 82403 $abc$42206$n4726
.sym 82404 lm32_cpu.mc_arithmetic.p[8]
.sym 82405 $abc$42206$n2149
.sym 82406 sys_clk_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82408 lm32_cpu.mc_arithmetic.p[29]
.sym 82412 $abc$42206$n4051
.sym 82413 $abc$42206$n4042
.sym 82414 lm32_cpu.mc_arithmetic.p[31]
.sym 82422 $PACKER_VCC_NET_$glb_clk
.sym 82423 lm32_cpu.mc_arithmetic.t[32]
.sym 82425 lm32_cpu.mc_arithmetic.p[8]
.sym 82426 $abc$42206$n4048
.sym 82427 lm32_cpu.mc_arithmetic.p[30]
.sym 82431 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82436 lm32_cpu.mc_arithmetic.p[27]
.sym 82437 sram_bus_dat_w[0]
.sym 82438 $abc$42206$n4065_1
.sym 82443 $abc$42206$n4136
.sym 82449 storage[3][6]
.sym 82450 lm32_cpu.mc_arithmetic.b[0]
.sym 82451 $abc$42206$n7617
.sym 82456 sram_bus_dat_w[1]
.sym 82459 sram_bus_dat_w[0]
.sym 82460 $abc$42206$n4044_1
.sym 82462 $abc$42206$n4772
.sym 82463 storage[3][7]
.sym 82469 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 82471 lm32_cpu.mc_result_x[27]
.sym 82472 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 82474 storage[7][7]
.sym 82477 storage[7][6]
.sym 82479 lm32_cpu.mc_arithmetic.p[31]
.sym 82483 sram_bus_dat_w[1]
.sym 82489 lm32_cpu.mc_result_x[27]
.sym 82495 sram_bus_dat_w[0]
.sym 82506 storage[3][6]
.sym 82507 storage[7][6]
.sym 82508 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 82509 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 82512 lm32_cpu.mc_arithmetic.p[31]
.sym 82513 $abc$42206$n4044_1
.sym 82514 lm32_cpu.mc_arithmetic.b[0]
.sym 82515 $abc$42206$n4772
.sym 82524 storage[3][7]
.sym 82525 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 82526 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 82527 storage[7][7]
.sym 82528 $abc$42206$n7617
.sym 82529 sys_clk_$glb_clk
.sym 82531 storage[7][1]
.sym 82532 storage[7][7]
.sym 82535 storage[7][6]
.sym 82543 storage[11][1]
.sym 82548 sys_rst
.sym 82550 lm32_cpu.mc_arithmetic.p[29]
.sym 82551 storage[3][7]
.sym 82553 storage[3][6]
.sym 82562 $abc$42206$n2091
.sym 82565 $abc$42206$n3862_1
.sym 82574 $abc$42206$n4973_1
.sym 82597 sram_bus_dat_w[0]
.sym 82598 $abc$42206$n3862_1
.sym 82599 $abc$42206$n2323
.sym 82605 $abc$42206$n4973_1
.sym 82611 $abc$42206$n3862_1
.sym 82619 sram_bus_dat_w[0]
.sym 82651 $abc$42206$n2323
.sym 82652 sys_clk_$glb_clk
.sym 82653 sys_rst_$glb_sr
.sym 82665 lm32_cpu.mc_arithmetic.a[29]
.sym 82666 sram_bus_dat_w[1]
.sym 82669 storage[7][1]
.sym 82670 spiflash_clk
.sym 82679 sram_bus_dat_w[6]
.sym 82681 $abc$42206$n2323
.sym 82687 $abc$42206$n3315_1
.sym 82754 spram_datain01[6]
.sym 82755 spram_maskwren01[1]
.sym 82756 spram_datain01[14]
.sym 82757 spram_datain11[6]
.sym 82758 spram_datain01[12]
.sym 82759 spram_maskwren11[1]
.sym 82760 spram_datain11[12]
.sym 82761 spram_datain11[14]
.sym 82765 $abc$42206$n6287_1
.sym 82768 slave_sel_r[1]
.sym 82770 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 82777 lm32_cpu.eba[9]
.sym 82786 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82787 spiflash_sr[14]
.sym 82788 spiflash_miso
.sym 82789 lm32_cpu.adder_op_x_n
.sym 82797 grant
.sym 82798 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 82817 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 82818 spram_datain11[12]
.sym 82821 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82826 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 82830 grant
.sym 82831 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82832 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 82838 spram_datain11[12]
.sym 82841 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82842 grant
.sym 82843 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 82866 grant
.sym 82867 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82868 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 82871 grant
.sym 82872 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 82873 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 82887 lm32_cpu.eba[7]
.sym 82889 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 82890 spram_dataout11[0]
.sym 82894 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 82895 spram_datain01[12]
.sym 82896 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 82897 spram_datain11[6]
.sym 82898 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 82899 spram_datain01[3]
.sym 82900 spram_bus_adr[7]
.sym 82901 spram_bus_adr[5]
.sym 82902 spram_bus_adr[6]
.sym 82903 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 82904 spram_bus_adr[9]
.sym 82905 grant
.sym 82907 spram_datain11[3]
.sym 82910 spram_dataout11[7]
.sym 82911 lm32_cpu.eba[2]
.sym 82917 spiflash_cs_n
.sym 82919 spram_datain01[14]
.sym 82924 lm32_cpu.branch_target_d[21]
.sym 82926 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 82934 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 82936 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82937 lm32_cpu.eba[2]
.sym 82961 $abc$42206$n7040
.sym 82972 $abc$42206$n6287_1
.sym 82980 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 82983 spram_dataout11[4]
.sym 82987 spram_dataout11[6]
.sym 82990 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83007 spram_dataout11[6]
.sym 83010 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 83016 $abc$42206$n6287_1
.sym 83024 spram_dataout11[4]
.sym 83037 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83038 $abc$42206$n7040
.sym 83039 sys_clk_$glb_clk
.sym 83045 $abc$42206$n5773_1
.sym 83047 spram_dataout11[8]
.sym 83051 $abc$42206$n3601_1
.sym 83052 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83053 spram_datain11[1]
.sym 83054 $abc$42206$n5745_1
.sym 83055 spram_dataout11[4]
.sym 83057 spram_bus_adr[1]
.sym 83059 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 83060 spram_dataout11[9]
.sym 83061 spram_datain11[15]
.sym 83063 spram_datain01[1]
.sym 83066 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 83067 $abc$42206$n5283_1
.sym 83068 $abc$42206$n5769_1
.sym 83069 spram_dataout11[4]
.sym 83071 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83073 spram_dataout11[6]
.sym 83074 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83076 $PACKER_GND_NET
.sym 83085 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83089 storage_1[6][6]
.sym 83090 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 83093 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83097 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83098 storage_1[2][6]
.sym 83100 $abc$42206$n7044
.sym 83102 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83103 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83104 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 83115 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83123 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83129 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 83135 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 83145 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83146 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83147 storage_1[6][6]
.sym 83148 storage_1[2][6]
.sym 83158 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83161 $abc$42206$n7044
.sym 83162 sys_clk_$glb_clk
.sym 83167 $abc$42206$n5089_1
.sym 83170 spram_dataout11[13]
.sym 83171 lm32_cpu.instruction_unit.bus_error_f
.sym 83175 lm32_cpu.x_result[30]
.sym 83177 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 83178 spram_bus_adr[11]
.sym 83179 lm32_cpu.operand_1_x[26]
.sym 83180 spram_datain01[13]
.sym 83181 spram_bus_adr[2]
.sym 83184 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 83188 spram_dataout11[13]
.sym 83190 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 83193 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83194 lm32_cpu.load_store_unit.store_data_m[31]
.sym 83195 $abc$42206$n2127
.sym 83196 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83197 lm32_cpu.operand_m[7]
.sym 83198 $abc$42206$n5089_1
.sym 83199 lm32_cpu.operand_1_x[14]
.sym 83206 storage_1[4][6]
.sym 83207 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83213 storage_1[4][7]
.sym 83215 $abc$42206$n5282_1
.sym 83218 storage_1[0][6]
.sym 83219 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 83220 $abc$42206$n6239_1
.sym 83221 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83222 $abc$42206$n6238_1
.sym 83223 storage_1[0][7]
.sym 83227 $abc$42206$n5283_1
.sym 83229 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83230 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 83231 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83232 $abc$42206$n7053
.sym 83234 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83244 $abc$42206$n5282_1
.sym 83245 $abc$42206$n6239_1
.sym 83246 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83247 $abc$42206$n5283_1
.sym 83252 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83257 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 83263 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 83269 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 83274 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83275 storage_1[4][7]
.sym 83276 storage_1[0][7]
.sym 83277 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83280 $abc$42206$n6238_1
.sym 83281 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83282 storage_1[4][6]
.sym 83283 storage_1[0][6]
.sym 83284 $abc$42206$n7053
.sym 83285 sys_clk_$glb_clk
.sym 83288 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 83290 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 83292 $abc$42206$n4454
.sym 83294 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 83297 lm32_cpu.mc_arithmetic.b[6]
.sym 83298 lm32_cpu.x_result[29]
.sym 83300 spiflash_sr[14]
.sym 83304 $abc$42206$n5881_1
.sym 83306 $abc$42206$n5755_1
.sym 83309 storage_1[0][0]
.sym 83311 lm32_cpu.branch_target_d[21]
.sym 83313 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83318 $abc$42206$n2124
.sym 83329 storage_1[8][1]
.sym 83331 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83339 $abc$42206$n7040
.sym 83346 storage_1[12][1]
.sym 83351 lm32_cpu.eba[9]
.sym 83352 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 83353 $abc$42206$n6220
.sym 83354 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83356 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83364 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83367 storage_1[8][1]
.sym 83368 storage_1[12][1]
.sym 83369 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83370 $abc$42206$n6220
.sym 83374 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83398 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 83403 lm32_cpu.eba[9]
.sym 83407 $abc$42206$n7040
.sym 83408 sys_clk_$glb_clk
.sym 83411 spram_bus_adr[10]
.sym 83415 $abc$42206$n4872_1
.sym 83417 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 83419 $abc$42206$n4454
.sym 83420 $abc$42206$n4454
.sym 83422 storage_1[6][7]
.sym 83423 grant
.sym 83428 $abc$42206$n7030
.sym 83431 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83433 storage_1[8][1]
.sym 83435 lm32_cpu.eba[2]
.sym 83436 $abc$42206$n4040
.sym 83443 lm32_cpu.sexth_result_x[14]
.sym 83451 $abc$42206$n3977_1
.sym 83454 $abc$42206$n3972
.sym 83455 lm32_cpu.logic_op_x[3]
.sym 83456 lm32_cpu.logic_op_x[1]
.sym 83458 $abc$42206$n3974_1
.sym 83459 lm32_cpu.operand_m[23]
.sym 83461 $abc$42206$n3976_1
.sym 83462 lm32_cpu.x_result_sel_sext_x
.sym 83465 lm32_cpu.x_result_sel_mc_arith_x
.sym 83467 lm32_cpu.operand_m[7]
.sym 83469 $abc$42206$n3975
.sym 83471 lm32_cpu.sexth_result_x[3]
.sym 83473 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 83474 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 83475 lm32_cpu.x_result_sel_csr_x
.sym 83477 lm32_cpu.operand_1_x[3]
.sym 83478 $abc$42206$n2124
.sym 83479 $abc$42206$n3973_1
.sym 83480 $abc$42206$n3979_1
.sym 83482 grant
.sym 83484 $abc$42206$n3979_1
.sym 83485 $abc$42206$n3972
.sym 83486 $abc$42206$n3977_1
.sym 83487 lm32_cpu.x_result_sel_csr_x
.sym 83496 lm32_cpu.logic_op_x[3]
.sym 83497 lm32_cpu.operand_1_x[3]
.sym 83498 lm32_cpu.x_result_sel_sext_x
.sym 83499 lm32_cpu.logic_op_x[1]
.sym 83502 $abc$42206$n3973_1
.sym 83503 lm32_cpu.sexth_result_x[3]
.sym 83504 $abc$42206$n3976_1
.sym 83505 $abc$42206$n3975
.sym 83508 lm32_cpu.x_result_sel_sext_x
.sym 83509 $abc$42206$n3974_1
.sym 83510 lm32_cpu.sexth_result_x[3]
.sym 83511 lm32_cpu.x_result_sel_mc_arith_x
.sym 83514 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 83515 grant
.sym 83517 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 83523 lm32_cpu.operand_m[23]
.sym 83527 lm32_cpu.operand_m[7]
.sym 83530 $abc$42206$n2124
.sym 83531 sys_clk_$glb_clk
.sym 83532 lm32_cpu.rst_i_$glb_sr
.sym 83533 $abc$42206$n7353
.sym 83534 $abc$42206$n7364
.sym 83535 lm32_cpu.interrupt_unit.im[6]
.sym 83536 $abc$42206$n7385
.sym 83537 lm32_cpu.interrupt_unit.im[5]
.sym 83538 $abc$42206$n3979_1
.sym 83539 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 83540 $abc$42206$n4040
.sym 83544 $abc$42206$n6287_1
.sym 83546 spram_wren1
.sym 83547 $abc$42206$n7053
.sym 83550 lm32_cpu.x_result_sel_sext_x
.sym 83551 lm32_cpu.logic_op_x[3]
.sym 83552 lm32_cpu.logic_op_x[1]
.sym 83553 $abc$42206$n7040
.sym 83555 lm32_cpu.operand_m[23]
.sym 83556 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83557 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 83558 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 83560 lm32_cpu.sexth_result_x[2]
.sym 83561 lm32_cpu.size_x[0]
.sym 83562 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83563 $abc$42206$n3978
.sym 83564 lm32_cpu.operand_1_x[3]
.sym 83565 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 83566 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 83567 $abc$42206$n7361
.sym 83568 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83575 lm32_cpu.mc_result_x[6]
.sym 83576 $abc$42206$n6170_1
.sym 83577 lm32_cpu.logic_op_x[2]
.sym 83578 $abc$42206$n3431
.sym 83579 $abc$42206$n6171_1
.sym 83580 $abc$42206$n6173_1
.sym 83581 $abc$42206$n3978
.sym 83583 lm32_cpu.operand_1_x[3]
.sym 83584 lm32_cpu.logic_op_x[0]
.sym 83585 $abc$42206$n2056
.sym 83587 $abc$42206$n6189_1
.sym 83588 lm32_cpu.x_result_sel_add_x
.sym 83590 lm32_cpu.x_result_sel_sext_x
.sym 83591 $abc$42206$n6190
.sym 83592 lm32_cpu.sexth_result_x[0]
.sym 83594 lm32_cpu.interrupt_unit.im[3]
.sym 83595 lm32_cpu.mc_result_x[5]
.sym 83596 lm32_cpu.sexth_result_x[6]
.sym 83597 lm32_cpu.x_result_sel_mc_arith_x
.sym 83598 lm32_cpu.mc_result_x[0]
.sym 83602 lm32_cpu.x_result_sel_csr_x
.sym 83607 lm32_cpu.interrupt_unit.im[3]
.sym 83608 lm32_cpu.x_result_sel_add_x
.sym 83609 $abc$42206$n3431
.sym 83610 $abc$42206$n3978
.sym 83613 lm32_cpu.x_result_sel_mc_arith_x
.sym 83614 lm32_cpu.x_result_sel_sext_x
.sym 83615 lm32_cpu.mc_result_x[0]
.sym 83616 $abc$42206$n6189_1
.sym 83619 $abc$42206$n6173_1
.sym 83620 lm32_cpu.mc_result_x[5]
.sym 83621 lm32_cpu.x_result_sel_sext_x
.sym 83622 lm32_cpu.x_result_sel_mc_arith_x
.sym 83625 $abc$42206$n6190
.sym 83626 lm32_cpu.x_result_sel_sext_x
.sym 83627 lm32_cpu.x_result_sel_csr_x
.sym 83628 lm32_cpu.sexth_result_x[0]
.sym 83631 lm32_cpu.operand_1_x[3]
.sym 83637 lm32_cpu.x_result_sel_mc_arith_x
.sym 83638 lm32_cpu.x_result_sel_sext_x
.sym 83639 lm32_cpu.mc_result_x[6]
.sym 83640 $abc$42206$n6170_1
.sym 83643 lm32_cpu.sexth_result_x[6]
.sym 83644 lm32_cpu.x_result_sel_csr_x
.sym 83645 lm32_cpu.x_result_sel_sext_x
.sym 83646 $abc$42206$n6171_1
.sym 83649 lm32_cpu.logic_op_x[0]
.sym 83651 lm32_cpu.logic_op_x[2]
.sym 83652 lm32_cpu.operand_1_x[3]
.sym 83653 $abc$42206$n2056
.sym 83654 sys_clk_$glb_clk
.sym 83655 lm32_cpu.rst_i_$glb_sr
.sym 83656 $abc$42206$n3960
.sym 83657 $abc$42206$n7386
.sym 83658 lm32_cpu.interrupt_unit.im[11]
.sym 83659 $abc$42206$n7361
.sym 83660 $abc$42206$n7354
.sym 83661 $abc$42206$n7384
.sym 83662 $abc$42206$n7352
.sym 83663 $abc$42206$n7396
.sym 83666 $abc$42206$n7413
.sym 83668 $abc$42206$n6189_1
.sym 83669 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 83670 lm32_cpu.adder_op_x_n
.sym 83672 lm32_cpu.operand_1_x[0]
.sym 83673 lm32_cpu.logic_op_x[2]
.sym 83674 $abc$42206$n3431
.sym 83675 lm32_cpu.sexth_result_x[0]
.sym 83676 $abc$42206$n2056
.sym 83677 storage_1[12][5]
.sym 83678 lm32_cpu.logic_op_x[2]
.sym 83679 lm32_cpu.mc_result_x[6]
.sym 83680 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83681 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 83683 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 83685 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83686 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 83689 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 83690 $abc$42206$n4040
.sym 83691 lm32_cpu.operand_1_x[14]
.sym 83697 lm32_cpu.operand_1_x[11]
.sym 83699 $abc$42206$n3922
.sym 83702 lm32_cpu.x_result_sel_add_x
.sym 83703 $abc$42206$n3915
.sym 83707 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 83708 lm32_cpu.adder_op_x_n
.sym 83710 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 83711 $abc$42206$n3920
.sym 83717 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 83719 $abc$42206$n7413
.sym 83720 lm32_cpu.sexth_result_x[11]
.sym 83722 lm32_cpu.logic_op_x[3]
.sym 83723 lm32_cpu.logic_op_x[1]
.sym 83724 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 83726 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 83727 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 83730 lm32_cpu.adder_op_x_n
.sym 83732 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 83733 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 83739 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 83744 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 83748 lm32_cpu.sexth_result_x[11]
.sym 83749 lm32_cpu.operand_1_x[11]
.sym 83754 lm32_cpu.logic_op_x[3]
.sym 83755 lm32_cpu.logic_op_x[1]
.sym 83756 lm32_cpu.operand_1_x[11]
.sym 83757 lm32_cpu.sexth_result_x[11]
.sym 83761 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 83763 $abc$42206$n7413
.sym 83766 $abc$42206$n3922
.sym 83767 $abc$42206$n3920
.sym 83768 $abc$42206$n3915
.sym 83769 lm32_cpu.x_result_sel_add_x
.sym 83774 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 83776 $abc$42206$n2400_$glb_ce
.sym 83777 sys_clk_$glb_clk
.sym 83778 lm32_cpu.rst_i_$glb_sr
.sym 83780 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 83781 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 83782 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 83783 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 83784 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 83785 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 83786 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 83791 $abc$42206$n7010
.sym 83792 $abc$42206$n7010
.sym 83793 $abc$42206$n3922
.sym 83794 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 83795 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 83796 lm32_cpu.adder_op_x_n
.sym 83798 lm32_cpu.x_result_sel_add_x
.sym 83799 $abc$42206$n3920
.sym 83800 lm32_cpu.operand_1_x[0]
.sym 83801 lm32_cpu.operand_1_x[11]
.sym 83802 lm32_cpu.interrupt_unit.im[11]
.sym 83803 lm32_cpu.x_result_sel_add_x
.sym 83804 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 83805 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 83806 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83807 $abc$42206$n4020_1
.sym 83808 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 83809 $abc$42206$n2056
.sym 83810 lm32_cpu.operand_1_x[7]
.sym 83811 lm32_cpu.branch_target_d[21]
.sym 83812 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 83813 $abc$42206$n7396
.sym 83814 lm32_cpu.sexth_result_x[11]
.sym 83820 lm32_cpu.x_result_sel_sext_x
.sym 83823 lm32_cpu.mc_result_x[8]
.sym 83824 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 83826 lm32_cpu.adder_op_x_n
.sym 83829 $abc$42206$n6162
.sym 83833 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 83834 lm32_cpu.operand_1_x[7]
.sym 83837 lm32_cpu.x_result_sel_mc_arith_x
.sym 83839 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 83844 $abc$42206$n7357
.sym 83845 lm32_cpu.sexth_result_x[7]
.sym 83846 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 83847 $abc$42206$n2395
.sym 83848 lm32_cpu.sexth_result_x[1]
.sym 83849 lm32_cpu.operand_1_x[1]
.sym 83850 lm32_cpu.operand_1_x[11]
.sym 83851 lm32_cpu.operand_1_x[14]
.sym 83855 lm32_cpu.sexth_result_x[7]
.sym 83856 lm32_cpu.operand_1_x[7]
.sym 83859 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 83860 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 83862 lm32_cpu.adder_op_x_n
.sym 83868 lm32_cpu.operand_1_x[11]
.sym 83874 lm32_cpu.operand_1_x[1]
.sym 83877 lm32_cpu.x_result_sel_sext_x
.sym 83878 lm32_cpu.x_result_sel_mc_arith_x
.sym 83879 $abc$42206$n6162
.sym 83880 lm32_cpu.mc_result_x[8]
.sym 83884 lm32_cpu.operand_1_x[14]
.sym 83889 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 83891 lm32_cpu.adder_op_x_n
.sym 83892 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 83895 lm32_cpu.sexth_result_x[1]
.sym 83897 $abc$42206$n7357
.sym 83898 lm32_cpu.operand_1_x[1]
.sym 83899 $abc$42206$n2395
.sym 83900 sys_clk_$glb_clk
.sym 83901 lm32_cpu.rst_i_$glb_sr
.sym 83902 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 83903 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 83904 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 83905 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 83906 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 83907 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 83908 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 83909 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 83913 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 83915 shared_dat_r[18]
.sym 83916 lm32_cpu.operand_1_x[0]
.sym 83917 sys_clk
.sym 83918 lm32_cpu.operand_1_x[2]
.sym 83919 lm32_cpu.sexth_result_x[5]
.sym 83920 lm32_cpu.operand_1_x[4]
.sym 83922 $abc$42206$n7351
.sym 83923 sys_rst
.sym 83924 lm32_cpu.sexth_result_x[0]
.sym 83925 $abc$42206$n6162
.sym 83926 lm32_cpu.x_result_sel_mc_arith_x
.sym 83927 lm32_cpu.eba[2]
.sym 83928 lm32_cpu.x_result_sel_sext_x
.sym 83929 lm32_cpu.operand_1_x[11]
.sym 83930 lm32_cpu.operand_0_x[26]
.sym 83931 lm32_cpu.sexth_result_x[7]
.sym 83932 lm32_cpu.operand_0_x[17]
.sym 83933 lm32_cpu.operand_1_x[17]
.sym 83934 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 83935 lm32_cpu.operand_1_x[21]
.sym 83936 lm32_cpu.operand_1_x[1]
.sym 83937 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 83945 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 83953 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 83954 lm32_cpu.sexth_result_x[12]
.sym 83955 lm32_cpu.operand_1_x[10]
.sym 83959 lm32_cpu.sexth_result_x[7]
.sym 83960 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 83961 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 83964 lm32_cpu.operand_1_x[12]
.sym 83965 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 83967 lm32_cpu.sexth_result_x[10]
.sym 83970 lm32_cpu.operand_1_x[7]
.sym 83972 lm32_cpu.x_result_sel_add_x
.sym 83973 lm32_cpu.adder_op_x_n
.sym 83974 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 83976 lm32_cpu.sexth_result_x[12]
.sym 83979 lm32_cpu.operand_1_x[12]
.sym 83982 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 83983 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 83984 lm32_cpu.adder_op_x_n
.sym 83985 lm32_cpu.x_result_sel_add_x
.sym 83988 lm32_cpu.sexth_result_x[12]
.sym 83991 lm32_cpu.operand_1_x[12]
.sym 83994 lm32_cpu.sexth_result_x[10]
.sym 83996 lm32_cpu.operand_1_x[10]
.sym 84000 lm32_cpu.sexth_result_x[7]
.sym 84002 lm32_cpu.operand_1_x[7]
.sym 84006 lm32_cpu.adder_op_x_n
.sym 84007 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 84009 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 84013 lm32_cpu.sexth_result_x[10]
.sym 84015 lm32_cpu.operand_1_x[10]
.sym 84018 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 84020 lm32_cpu.adder_op_x_n
.sym 84021 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 84025 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 84026 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 84027 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 84028 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 84029 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 84030 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 84031 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 84032 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 84037 $abc$42206$n7394
.sym 84038 lm32_cpu.mc_result_x[8]
.sym 84039 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 84040 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84042 lm32_cpu.sexth_result_x[13]
.sym 84043 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 84044 lm32_cpu.operand_1_x[8]
.sym 84045 $abc$42206$n7359
.sym 84046 lm32_cpu.sexth_result_x[12]
.sym 84047 $abc$42206$n7389
.sym 84048 lm32_cpu.sexth_result_x[14]
.sym 84049 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 84050 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 84051 lm32_cpu.sexth_result_x[31]
.sym 84052 $abc$42206$n4193_1
.sym 84053 $abc$42206$n7369
.sym 84054 lm32_cpu.x_result_sel_mc_arith_x
.sym 84055 lm32_cpu.operand_1_x[19]
.sym 84057 lm32_cpu.operand_1_x[28]
.sym 84058 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 84059 lm32_cpu.logic_op_x[3]
.sym 84060 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 84068 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 84071 lm32_cpu.adder_op_x_n
.sym 84073 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 84074 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 84075 lm32_cpu.x_result_sel_add_x
.sym 84080 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 84081 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 84082 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 84083 lm32_cpu.operand_1_x[19]
.sym 84087 lm32_cpu.operand_1_x[18]
.sym 84089 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 84091 lm32_cpu.operand_0_x[19]
.sym 84093 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 84094 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 84095 lm32_cpu.operand_0_x[18]
.sym 84099 lm32_cpu.operand_0_x[19]
.sym 84100 lm32_cpu.operand_1_x[19]
.sym 84105 lm32_cpu.operand_1_x[18]
.sym 84106 lm32_cpu.operand_0_x[18]
.sym 84111 lm32_cpu.x_result_sel_add_x
.sym 84112 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 84113 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 84114 lm32_cpu.adder_op_x_n
.sym 84117 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 84118 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 84119 lm32_cpu.adder_op_x_n
.sym 84120 lm32_cpu.x_result_sel_add_x
.sym 84123 lm32_cpu.x_result_sel_add_x
.sym 84124 lm32_cpu.adder_op_x_n
.sym 84125 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 84126 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 84129 lm32_cpu.adder_op_x_n
.sym 84130 lm32_cpu.x_result_sel_add_x
.sym 84131 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 84132 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 84135 lm32_cpu.operand_0_x[19]
.sym 84136 lm32_cpu.operand_1_x[19]
.sym 84143 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 84145 $abc$42206$n2400_$glb_ce
.sym 84146 sys_clk_$glb_clk
.sym 84147 lm32_cpu.rst_i_$glb_sr
.sym 84148 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 84149 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 84150 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 84151 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 84152 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 84153 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 84154 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 84155 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 84158 $abc$42206$n4641
.sym 84159 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 84160 $abc$42206$n7401
.sym 84162 lm32_cpu.operand_1_x[22]
.sym 84163 $abc$42206$n5028_1
.sym 84164 $abc$42206$n7400
.sym 84165 lm32_cpu.operand_1_x[10]
.sym 84166 $abc$42206$n3431
.sym 84167 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 84169 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 84170 lm32_cpu.interrupt_unit.csr[0]
.sym 84172 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84173 $abc$42206$n3637_1
.sym 84175 lm32_cpu.operand_0_x[20]
.sym 84176 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84177 lm32_cpu.x_result_sel_add_x
.sym 84178 $abc$42206$n6051_1
.sym 84179 lm32_cpu.operand_1_x[26]
.sym 84180 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84181 lm32_cpu.operand_0_x[29]
.sym 84182 $abc$42206$n3474_1
.sym 84183 lm32_cpu.operand_1_x[29]
.sym 84189 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 84191 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 84194 lm32_cpu.x_result_sel_add_x
.sym 84197 lm32_cpu.operand_1_x[26]
.sym 84198 lm32_cpu.operand_1_x[23]
.sym 84199 lm32_cpu.operand_0_x[23]
.sym 84200 lm32_cpu.operand_0_x[26]
.sym 84203 lm32_cpu.adder_op_x_n
.sym 84204 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 84205 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 84207 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 84209 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 84211 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 84215 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 84216 $abc$42206$n2395
.sym 84223 lm32_cpu.adder_op_x_n
.sym 84224 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 84225 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 84228 lm32_cpu.adder_op_x_n
.sym 84229 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 84230 lm32_cpu.x_result_sel_add_x
.sym 84231 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 84236 lm32_cpu.operand_1_x[23]
.sym 84237 lm32_cpu.operand_0_x[23]
.sym 84241 lm32_cpu.operand_0_x[26]
.sym 84242 lm32_cpu.operand_1_x[26]
.sym 84246 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 84247 lm32_cpu.adder_op_x_n
.sym 84248 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 84249 lm32_cpu.x_result_sel_add_x
.sym 84252 lm32_cpu.x_result_sel_add_x
.sym 84253 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 84254 lm32_cpu.adder_op_x_n
.sym 84255 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 84260 lm32_cpu.operand_0_x[26]
.sym 84261 lm32_cpu.operand_1_x[26]
.sym 84267 lm32_cpu.operand_1_x[23]
.sym 84268 $abc$42206$n2395
.sym 84269 sys_clk_$glb_clk
.sym 84270 lm32_cpu.rst_i_$glb_sr
.sym 84271 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 84272 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 84273 $abc$42206$n7374
.sym 84274 $abc$42206$n7406
.sym 84275 lm32_cpu.interrupt_unit.im[29]
.sym 84276 $abc$42206$n6106_1
.sym 84277 $abc$42206$n7373
.sym 84278 $abc$42206$n3565_1
.sym 84279 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 84283 lm32_cpu.operand_1_x[22]
.sym 84285 lm32_cpu.operand_0_x[23]
.sym 84287 spram_bus_adr[12]
.sym 84288 lm32_cpu.operand_1_x[24]
.sym 84289 lm32_cpu.operand_1_x[16]
.sym 84290 lm32_cpu.operand_1_x[30]
.sym 84291 lm32_cpu.operand_1_x[27]
.sym 84293 lm32_cpu.operand_1_x[26]
.sym 84295 lm32_cpu.operand_0_x[16]
.sym 84296 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 84297 $abc$42206$n3433
.sym 84298 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84300 storage[11][7]
.sym 84301 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 84302 lm32_cpu.operand_0_x[28]
.sym 84303 lm32_cpu.x_result[20]
.sym 84304 spiflash_sr[20]
.sym 84305 lm32_cpu.logic_op_x[3]
.sym 84306 lm32_cpu.operand_1_x[25]
.sym 84315 lm32_cpu.operand_0_x[26]
.sym 84316 $abc$42206$n3634_1
.sym 84317 $abc$42206$n3421
.sym 84318 lm32_cpu.adder_op_x_n
.sym 84320 lm32_cpu.logic_op_x[3]
.sym 84321 lm32_cpu.logic_op_x[2]
.sym 84328 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 84329 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 84330 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 84331 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 84332 $abc$42206$n6089_1
.sym 84333 $abc$42206$n3637_1
.sym 84336 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 84337 $abc$42206$n6081_1
.sym 84338 $abc$42206$n3601_1
.sym 84339 lm32_cpu.operand_1_x[26]
.sym 84341 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 84343 $abc$42206$n3598_1
.sym 84345 $abc$42206$n3634_1
.sym 84346 $abc$42206$n3421
.sym 84347 $abc$42206$n6089_1
.sym 84348 $abc$42206$n3637_1
.sym 84351 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 84357 lm32_cpu.operand_1_x[26]
.sym 84358 lm32_cpu.operand_0_x[26]
.sym 84359 lm32_cpu.logic_op_x[2]
.sym 84360 lm32_cpu.logic_op_x[3]
.sym 84366 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 84369 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 84376 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 84377 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 84378 lm32_cpu.adder_op_x_n
.sym 84382 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 84387 $abc$42206$n3421
.sym 84388 $abc$42206$n6081_1
.sym 84389 $abc$42206$n3601_1
.sym 84390 $abc$42206$n3598_1
.sym 84391 $abc$42206$n2400_$glb_ce
.sym 84392 sys_clk_$glb_clk
.sym 84393 lm32_cpu.rst_i_$glb_sr
.sym 84394 $abc$42206$n3619_1
.sym 84395 lm32_cpu.operand_0_x[20]
.sym 84396 $abc$42206$n7412
.sym 84397 $abc$42206$n3492_1
.sym 84398 $abc$42206$n3655
.sym 84399 $abc$42206$n7381
.sym 84400 $abc$42206$n3456_1
.sym 84401 lm32_cpu.operand_1_x[20]
.sym 84404 lm32_cpu.x_result[24]
.sym 84405 $abc$42206$n6870
.sym 84407 $abc$42206$n3421
.sym 84409 lm32_cpu.operand_1_x[24]
.sym 84410 lm32_cpu.sexth_result_x[31]
.sym 84411 lm32_cpu.operand_1_x[22]
.sym 84412 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 84414 lm32_cpu.adder_op_x_n
.sym 84415 $abc$42206$n2056
.sym 84416 lm32_cpu.operand_0_x[16]
.sym 84417 $abc$42206$n7374
.sym 84419 $abc$42206$n6049_1
.sym 84420 lm32_cpu.x_result_sel_sext_x
.sym 84421 lm32_cpu.operand_0_x[26]
.sym 84422 $abc$42206$n3222_1_$glb_clk
.sym 84423 $abc$42206$n6081_1
.sym 84424 $abc$42206$n6049_1
.sym 84425 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84426 lm32_cpu.x_result_sel_mc_arith_x
.sym 84427 $abc$42206$n6045_1
.sym 84428 $abc$42206$n6050_1
.sym 84429 csrbank2_reload2_w[7]
.sym 84435 $abc$42206$n6049_1
.sym 84436 lm32_cpu.x_result_sel_csr_x
.sym 84437 lm32_cpu.logic_op_x[1]
.sym 84439 lm32_cpu.interrupt_unit.im[29]
.sym 84440 lm32_cpu.logic_op_x[2]
.sym 84441 lm32_cpu.operand_0_x[31]
.sym 84443 lm32_cpu.operand_1_x[29]
.sym 84444 $abc$42206$n3431
.sym 84445 lm32_cpu.logic_op_x[0]
.sym 84446 $abc$42206$n3471_1
.sym 84448 lm32_cpu.logic_op_x[3]
.sym 84449 lm32_cpu.operand_0_x[24]
.sym 84450 $abc$42206$n6051_1
.sym 84453 $abc$42206$n7617
.sym 84454 $abc$42206$n3474_1
.sym 84455 $abc$42206$n3473_1
.sym 84457 lm32_cpu.operand_1_x[31]
.sym 84460 sram_bus_dat_w[7]
.sym 84461 $abc$42206$n3421
.sym 84462 lm32_cpu.operand_1_x[24]
.sym 84464 lm32_cpu.operand_0_x[29]
.sym 84465 lm32_cpu.x_result_sel_add_x
.sym 84466 $abc$42206$n3472
.sym 84468 sram_bus_dat_w[7]
.sym 84474 lm32_cpu.logic_op_x[0]
.sym 84475 $abc$42206$n6049_1
.sym 84476 lm32_cpu.operand_1_x[29]
.sym 84477 lm32_cpu.logic_op_x[1]
.sym 84480 $abc$42206$n6051_1
.sym 84481 $abc$42206$n3474_1
.sym 84482 $abc$42206$n3471_1
.sym 84483 $abc$42206$n3421
.sym 84486 lm32_cpu.x_result_sel_add_x
.sym 84487 $abc$42206$n3472
.sym 84488 lm32_cpu.x_result_sel_csr_x
.sym 84489 $abc$42206$n3473_1
.sym 84492 lm32_cpu.interrupt_unit.im[29]
.sym 84494 $abc$42206$n3431
.sym 84499 lm32_cpu.operand_1_x[31]
.sym 84501 lm32_cpu.operand_0_x[31]
.sym 84504 lm32_cpu.logic_op_x[3]
.sym 84505 lm32_cpu.operand_0_x[24]
.sym 84506 lm32_cpu.operand_1_x[24]
.sym 84507 lm32_cpu.logic_op_x[2]
.sym 84510 lm32_cpu.logic_op_x[2]
.sym 84511 lm32_cpu.logic_op_x[3]
.sym 84512 lm32_cpu.operand_1_x[29]
.sym 84513 lm32_cpu.operand_0_x[29]
.sym 84514 $abc$42206$n7617
.sym 84515 sys_clk_$glb_clk
.sym 84517 $abc$42206$n6054_1
.sym 84518 $abc$42206$n6067_1
.sym 84519 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84520 $abc$42206$n6085_1
.sym 84521 $abc$42206$n6091_1
.sym 84522 $abc$42206$n7380
.sym 84523 $abc$42206$n6092_1
.sym 84524 $abc$42206$n6066_1
.sym 84527 csrbank2_reload2_w[7]
.sym 84528 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84530 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 84532 lm32_cpu.operand_1_x[15]
.sym 84533 $abc$42206$n3510_1
.sym 84534 lm32_cpu.operand_0_x[27]
.sym 84535 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 84537 $abc$42206$n3492_1
.sym 84542 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 84545 $abc$42206$n4193_1
.sym 84546 sram_bus_dat_w[7]
.sym 84547 lm32_cpu.logic_op_x[3]
.sym 84548 $abc$42206$n2319
.sym 84550 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 84551 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 84552 $abc$42206$n3472
.sym 84558 lm32_cpu.logic_op_x[2]
.sym 84561 $abc$42206$n6068_1
.sym 84562 lm32_cpu.operand_0_x[30]
.sym 84563 $abc$42206$n4193_1
.sym 84564 sram_bus_dat_w[7]
.sym 84566 $abc$42206$n3619_1
.sym 84567 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 84568 $abc$42206$n3453_1
.sym 84569 $abc$42206$n3546_1
.sym 84570 lm32_cpu.x_result_sel_add_x
.sym 84571 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 84572 $abc$42206$n3456_1
.sym 84575 $abc$42206$n6069_1
.sym 84576 $abc$42206$n2327
.sym 84577 lm32_cpu.logic_op_x[3]
.sym 84580 $abc$42206$n6047_1
.sym 84581 $abc$42206$n3616_1
.sym 84582 $abc$42206$n3222_1_$glb_clk
.sym 84583 $abc$42206$n3421
.sym 84584 lm32_cpu.operand_1_x[30]
.sym 84585 $abc$42206$n3544_1
.sym 84587 sram_bus_dat_w[2]
.sym 84589 $abc$42206$n6085_1
.sym 84591 $abc$42206$n3421
.sym 84592 $abc$42206$n3456_1
.sym 84593 $abc$42206$n6047_1
.sym 84594 $abc$42206$n3453_1
.sym 84597 $abc$42206$n6068_1
.sym 84598 $abc$42206$n3421
.sym 84600 $abc$42206$n3544_1
.sym 84603 lm32_cpu.operand_0_x[30]
.sym 84604 lm32_cpu.logic_op_x[3]
.sym 84605 lm32_cpu.logic_op_x[2]
.sym 84606 lm32_cpu.operand_1_x[30]
.sym 84612 sram_bus_dat_w[7]
.sym 84615 $abc$42206$n3546_1
.sym 84616 lm32_cpu.x_result_sel_add_x
.sym 84618 $abc$42206$n6069_1
.sym 84621 $abc$42206$n3616_1
.sym 84622 $abc$42206$n6085_1
.sym 84623 $abc$42206$n3619_1
.sym 84624 $abc$42206$n3421
.sym 84627 sram_bus_dat_w[2]
.sym 84633 $abc$42206$n4193_1
.sym 84634 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 84635 $abc$42206$n3222_1_$glb_clk
.sym 84636 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 84637 $abc$42206$n2327
.sym 84638 sys_clk_$glb_clk
.sym 84639 sys_rst_$glb_sr
.sym 84640 $abc$42206$n6089_1
.sym 84641 storage_1[15][4]
.sym 84642 $abc$42206$n6081_1
.sym 84643 $abc$42206$n6055_1
.sym 84644 storage_1[15][6]
.sym 84645 storage_1[15][2]
.sym 84646 storage_1[15][3]
.sym 84647 storage_1[15][5]
.sym 84649 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 84652 lm32_cpu.x_result[30]
.sym 84654 lm32_cpu.operand_0_x[31]
.sym 84656 $abc$42206$n4193_1
.sym 84657 lm32_cpu.operand_0_x[21]
.sym 84658 lm32_cpu.operand_0_x[30]
.sym 84659 $abc$42206$n6079_1
.sym 84660 lm32_cpu.operand_1_x[28]
.sym 84661 lm32_cpu.operand_m[12]
.sym 84662 lm32_cpu.logic_op_x[2]
.sym 84663 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84664 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84666 $abc$42206$n6047_1
.sym 84667 $abc$42206$n3616_1
.sym 84668 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84669 lm32_cpu.operand_m[12]
.sym 84670 $abc$42206$n6051_1
.sym 84671 $abc$42206$n3369_1
.sym 84672 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84673 csrbank2_reload2_w[2]
.sym 84674 $abc$42206$n4371
.sym 84675 $abc$42206$n4412
.sym 84682 $abc$42206$n6067_1
.sym 84683 lm32_cpu.operand_1_x[30]
.sym 84685 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 84687 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 84689 lm32_cpu.logic_op_x[0]
.sym 84690 lm32_cpu.mc_result_x[29]
.sym 84691 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84692 lm32_cpu.x_result_sel_sext_x
.sym 84693 $abc$42206$n6046_1
.sym 84694 $abc$42206$n3222_1_$glb_clk
.sym 84696 lm32_cpu.mc_result_x[30]
.sym 84697 $abc$42206$n6045_1
.sym 84698 lm32_cpu.x_result_sel_mc_arith_x
.sym 84699 lm32_cpu.mc_result_x[25]
.sym 84700 $abc$42206$n6050_1
.sym 84704 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 84705 $abc$42206$n4193_1
.sym 84707 sram_bus_dat_w[2]
.sym 84708 $abc$42206$n2319
.sym 84709 lm32_cpu.logic_op_x[1]
.sym 84711 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 84715 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84720 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 84721 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 84722 $abc$42206$n4193_1
.sym 84723 $abc$42206$n3222_1_$glb_clk
.sym 84729 sram_bus_dat_w[2]
.sym 84732 $abc$42206$n6067_1
.sym 84733 lm32_cpu.x_result_sel_sext_x
.sym 84734 lm32_cpu.x_result_sel_mc_arith_x
.sym 84735 lm32_cpu.mc_result_x[25]
.sym 84738 $abc$42206$n6045_1
.sym 84739 lm32_cpu.logic_op_x[1]
.sym 84740 lm32_cpu.operand_1_x[30]
.sym 84741 lm32_cpu.logic_op_x[0]
.sym 84744 lm32_cpu.x_result_sel_mc_arith_x
.sym 84745 lm32_cpu.mc_result_x[30]
.sym 84746 $abc$42206$n6046_1
.sym 84747 lm32_cpu.x_result_sel_sext_x
.sym 84750 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 84751 $abc$42206$n4193_1
.sym 84752 $abc$42206$n3222_1_$glb_clk
.sym 84753 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 84756 lm32_cpu.x_result_sel_mc_arith_x
.sym 84757 lm32_cpu.x_result_sel_sext_x
.sym 84758 $abc$42206$n6050_1
.sym 84759 lm32_cpu.mc_result_x[29]
.sym 84760 $abc$42206$n2319
.sym 84761 sys_clk_$glb_clk
.sym 84762 sys_rst_$glb_sr
.sym 84763 $abc$42206$n4291
.sym 84764 $abc$42206$n3285_1
.sym 84765 $abc$42206$n3354_1
.sym 84766 csrbank2_load3_w[1]
.sym 84767 csrbank2_load3_w[5]
.sym 84768 $abc$42206$n5262_1
.sym 84769 $abc$42206$n3301_1
.sym 84770 $abc$42206$n4436
.sym 84773 lm32_cpu.mc_arithmetic.b[6]
.sym 84774 $abc$42206$n6868
.sym 84775 $abc$42206$n6088_1
.sym 84776 storage_1[15][3]
.sym 84778 $abc$42206$n6055_1
.sym 84780 storage_1[9][2]
.sym 84781 csrbank2_load2_w[2]
.sym 84782 $abc$42206$n3375_1
.sym 84784 lm32_cpu.mc_result_x[30]
.sym 84786 lm32_cpu.mc_arithmetic.b[0]
.sym 84788 $abc$42206$n6054_1
.sym 84789 sram_bus_dat_w[4]
.sym 84790 lm32_cpu.mc_result_x[21]
.sym 84791 sram_bus_dat_w[1]
.sym 84792 csrbank0_bus_errors1_w[2]
.sym 84793 lm32_cpu.mc_result_x[22]
.sym 84794 lm32_cpu.mc_result_x[28]
.sym 84795 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 84796 lm32_cpu.mc_result_x[20]
.sym 84797 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84806 lm32_cpu.mc_arithmetic.b[10]
.sym 84807 $abc$42206$n4396
.sym 84808 $abc$42206$n3285_1
.sym 84810 $abc$42206$n4418
.sym 84811 lm32_cpu.mc_arithmetic.b[14]
.sym 84812 $abc$42206$n4386_1
.sym 84813 $abc$42206$n4353
.sym 84815 $abc$42206$n3369_1
.sym 84816 $abc$42206$n3285_1
.sym 84822 $abc$42206$n2090
.sym 84824 lm32_cpu.mc_arithmetic.b[8]
.sym 84825 $abc$42206$n3375_1
.sym 84826 $abc$42206$n3363_1
.sym 84828 $abc$42206$n3222_1_$glb_clk
.sym 84829 $abc$42206$n4379
.sym 84831 lm32_cpu.mc_arithmetic.b[6]
.sym 84832 $abc$42206$n4346
.sym 84833 $abc$42206$n4402
.sym 84834 $abc$42206$n3351_1
.sym 84835 $abc$42206$n4412
.sym 84839 lm32_cpu.mc_arithmetic.b[10]
.sym 84840 $abc$42206$n3222_1_$glb_clk
.sym 84843 $abc$42206$n3222_1_$glb_clk
.sym 84845 lm32_cpu.mc_arithmetic.b[14]
.sym 84849 $abc$42206$n3363_1
.sym 84850 $abc$42206$n3285_1
.sym 84851 $abc$42206$n4379
.sym 84852 $abc$42206$n4386_1
.sym 84855 $abc$42206$n3285_1
.sym 84856 $abc$42206$n4418
.sym 84857 $abc$42206$n3375_1
.sym 84858 $abc$42206$n4412
.sym 84861 $abc$42206$n4402
.sym 84862 $abc$42206$n4396
.sym 84863 $abc$42206$n3369_1
.sym 84864 $abc$42206$n3285_1
.sym 84867 $abc$42206$n3222_1_$glb_clk
.sym 84870 lm32_cpu.mc_arithmetic.b[8]
.sym 84875 lm32_cpu.mc_arithmetic.b[6]
.sym 84876 $abc$42206$n3222_1_$glb_clk
.sym 84879 $abc$42206$n3351_1
.sym 84880 $abc$42206$n3285_1
.sym 84881 $abc$42206$n4346
.sym 84882 $abc$42206$n4353
.sym 84883 $abc$42206$n2090
.sym 84884 sys_clk_$glb_clk
.sym 84885 lm32_cpu.rst_i_$glb_sr
.sym 84888 csrbank0_bus_errors0_w[2]
.sym 84889 csrbank0_bus_errors0_w[3]
.sym 84890 csrbank0_bus_errors0_w[4]
.sym 84891 csrbank0_bus_errors0_w[5]
.sym 84892 csrbank0_bus_errors0_w[6]
.sym 84893 csrbank0_bus_errors0_w[7]
.sym 84897 $abc$42206$n6893
.sym 84898 storage_1[10][4]
.sym 84900 $abc$42206$n3376
.sym 84901 $abc$42206$n4396
.sym 84903 $abc$42206$n3773_1
.sym 84905 lm32_cpu.operand_1_x[15]
.sym 84906 lm32_cpu.operand_1_x[24]
.sym 84908 $abc$42206$n6232_1
.sym 84909 $abc$42206$n4475
.sym 84910 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84912 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84913 lm32_cpu.mc_arithmetic.b[5]
.sym 84914 $abc$42206$n3222_1_$glb_clk
.sym 84915 csrbank0_bus_errors0_w[6]
.sym 84917 $abc$42206$n2321
.sym 84918 $abc$42206$n3301_1
.sym 84920 $abc$42206$n3351_1
.sym 84921 lm32_cpu.mc_arithmetic.b[14]
.sym 84927 storage_1[10][1]
.sym 84928 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84931 $abc$42206$n3301_1
.sym 84933 storage_1[14][1]
.sym 84937 lm32_cpu.mc_arithmetic.b[10]
.sym 84939 lm32_cpu.mc_arithmetic.b[8]
.sym 84940 lm32_cpu.mc_arithmetic.b[9]
.sym 84941 sram_bus_dat_w[0]
.sym 84942 lm32_cpu.mc_arithmetic.b[14]
.sym 84949 sram_bus_dat_w[4]
.sym 84954 $abc$42206$n7616
.sym 84955 $abc$42206$n6218
.sym 84958 sram_bus_dat_w[3]
.sym 84962 sram_bus_dat_w[4]
.sym 84967 lm32_cpu.mc_arithmetic.b[14]
.sym 84969 $abc$42206$n3301_1
.sym 84974 sram_bus_dat_w[3]
.sym 84979 lm32_cpu.mc_arithmetic.b[9]
.sym 84981 $abc$42206$n3301_1
.sym 84984 $abc$42206$n3301_1
.sym 84987 lm32_cpu.mc_arithmetic.b[8]
.sym 84992 lm32_cpu.mc_arithmetic.b[10]
.sym 84997 sram_bus_dat_w[0]
.sym 85002 $abc$42206$n6218
.sym 85003 storage_1[10][1]
.sym 85004 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85005 storage_1[14][1]
.sym 85006 $abc$42206$n7616
.sym 85007 sys_clk_$glb_clk
.sym 85009 csrbank0_bus_errors1_w[0]
.sym 85010 csrbank0_bus_errors1_w[1]
.sym 85011 csrbank0_bus_errors1_w[2]
.sym 85012 csrbank0_bus_errors1_w[3]
.sym 85013 csrbank0_bus_errors1_w[4]
.sym 85014 csrbank0_bus_errors1_w[5]
.sym 85015 csrbank0_bus_errors1_w[6]
.sym 85016 csrbank0_bus_errors1_w[7]
.sym 85021 $abc$42206$n5271_1
.sym 85022 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85023 lm32_cpu.eba[21]
.sym 85024 lm32_cpu.mc_arithmetic.b[6]
.sym 85025 lm32_cpu.mc_arithmetic.a[6]
.sym 85026 sys_rst
.sym 85027 $abc$42206$n2090
.sym 85028 lm32_cpu.mc_arithmetic.b[9]
.sym 85029 $abc$42206$n7016
.sym 85030 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 85031 $abc$42206$n3372_1
.sym 85032 $abc$42206$n2090
.sym 85033 $abc$42206$n3301_1
.sym 85034 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 85035 lm32_cpu.mc_arithmetic.state[1]
.sym 85036 csrbank0_bus_errors1_w[5]
.sym 85037 $abc$42206$n3285_1
.sym 85038 $abc$42206$n3354_1
.sym 85039 csrbank0_bus_errors0_w[5]
.sym 85040 lm32_cpu.mc_arithmetic.b[3]
.sym 85041 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85042 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 85043 $abc$42206$n5410
.sym 85044 $abc$42206$n3222_1_$glb_clk
.sym 85050 $abc$42206$n4638_1
.sym 85051 $abc$42206$n3301_1
.sym 85054 lm32_cpu.mc_arithmetic.b[10]
.sym 85055 $abc$42206$n3328
.sym 85057 csrbank0_bus_errors0_w[7]
.sym 85058 lm32_cpu.mc_arithmetic.b[8]
.sym 85063 csrbank0_bus_errors0_w[5]
.sym 85064 csrbank0_bus_errors0_w[6]
.sym 85066 lm32_cpu.mc_arithmetic.state[2]
.sym 85068 lm32_cpu.mc_arithmetic.b[9]
.sym 85071 lm32_cpu.mc_arithmetic.b[11]
.sym 85072 csrbank0_bus_errors0_w[0]
.sym 85074 csrbank0_bus_errors1_w[0]
.sym 85075 lm32_cpu.mc_arithmetic.b[1]
.sym 85076 $abc$42206$n3327
.sym 85077 $abc$42206$n2093
.sym 85078 $abc$42206$n4648_1
.sym 85079 csrbank0_bus_errors0_w[4]
.sym 85080 $abc$42206$n3388
.sym 85083 lm32_cpu.mc_arithmetic.b[10]
.sym 85084 lm32_cpu.mc_arithmetic.b[11]
.sym 85085 lm32_cpu.mc_arithmetic.b[9]
.sym 85086 lm32_cpu.mc_arithmetic.b[8]
.sym 85089 csrbank0_bus_errors1_w[0]
.sym 85090 $abc$42206$n4638_1
.sym 85091 $abc$42206$n4648_1
.sym 85092 csrbank0_bus_errors0_w[0]
.sym 85096 $abc$42206$n3328
.sym 85097 lm32_cpu.mc_arithmetic.state[2]
.sym 85098 $abc$42206$n3327
.sym 85101 lm32_cpu.mc_arithmetic.b[11]
.sym 85103 $abc$42206$n3301_1
.sym 85107 lm32_cpu.mc_arithmetic.b[9]
.sym 85113 $abc$42206$n3388
.sym 85114 lm32_cpu.mc_arithmetic.state[2]
.sym 85115 $abc$42206$n3301_1
.sym 85116 lm32_cpu.mc_arithmetic.b[1]
.sym 85120 lm32_cpu.mc_arithmetic.b[8]
.sym 85125 csrbank0_bus_errors0_w[7]
.sym 85126 csrbank0_bus_errors0_w[4]
.sym 85127 csrbank0_bus_errors0_w[6]
.sym 85128 csrbank0_bus_errors0_w[5]
.sym 85129 $abc$42206$n2093
.sym 85130 sys_clk_$glb_clk
.sym 85131 lm32_cpu.rst_i_$glb_sr
.sym 85132 csrbank0_bus_errors2_w[0]
.sym 85133 csrbank0_bus_errors2_w[1]
.sym 85134 csrbank0_bus_errors2_w[2]
.sym 85135 csrbank0_bus_errors2_w[3]
.sym 85136 csrbank0_bus_errors2_w[4]
.sym 85137 csrbank0_bus_errors2_w[5]
.sym 85138 csrbank0_bus_errors2_w[6]
.sym 85139 csrbank0_bus_errors2_w[7]
.sym 85142 lm32_cpu.mc_arithmetic.t[32]
.sym 85144 storage_1[10][1]
.sym 85145 csrbank0_bus_errors1_w[6]
.sym 85146 sram_bus_dat_w[0]
.sym 85147 csrbank0_bus_errors1_w[3]
.sym 85148 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 85149 csrbank0_bus_errors1_w[7]
.sym 85150 storage[13][7]
.sym 85151 $abc$42206$n3390_1
.sym 85152 $abc$42206$n2151
.sym 85154 $abc$42206$n4638_1
.sym 85156 $abc$42206$n3222_1_$glb_clk
.sym 85157 lm32_cpu.mc_arithmetic.b[11]
.sym 85158 $abc$42206$n2093
.sym 85159 $abc$42206$n4371
.sym 85160 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 85162 $abc$42206$n3327
.sym 85163 $abc$42206$n2093
.sym 85164 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85165 csrbank0_bus_errors0_w[4]
.sym 85166 $abc$42206$n3388
.sym 85167 $abc$42206$n4548_1
.sym 85174 lm32_cpu.mc_arithmetic.b[12]
.sym 85176 $abc$42206$n4641
.sym 85179 $abc$42206$n3306_1
.sym 85181 lm32_cpu.mc_arithmetic.b[15]
.sym 85182 csrbank0_bus_errors2_w[6]
.sym 85183 lm32_cpu.mc_arithmetic.b[5]
.sym 85184 $abc$42206$n2093
.sym 85185 $abc$42206$n4648_1
.sym 85186 lm32_cpu.mc_arithmetic.state[2]
.sym 85189 csrbank0_bus_errors0_w[4]
.sym 85190 $abc$42206$n3301_1
.sym 85191 lm32_cpu.mc_arithmetic.b[14]
.sym 85193 csrbank0_bus_errors2_w[4]
.sym 85196 csrbank0_bus_errors2_w[7]
.sym 85198 lm32_cpu.mc_arithmetic.b[13]
.sym 85200 $abc$42206$n3380_1
.sym 85201 csrbank0_bus_errors2_w[4]
.sym 85202 csrbank0_bus_errors2_w[5]
.sym 85203 $abc$42206$n3307_1
.sym 85206 lm32_cpu.mc_arithmetic.b[14]
.sym 85207 lm32_cpu.mc_arithmetic.b[12]
.sym 85208 lm32_cpu.mc_arithmetic.b[13]
.sym 85209 lm32_cpu.mc_arithmetic.b[15]
.sym 85212 $abc$42206$n3307_1
.sym 85213 $abc$42206$n3306_1
.sym 85215 lm32_cpu.mc_arithmetic.state[2]
.sym 85221 lm32_cpu.mc_arithmetic.b[15]
.sym 85227 lm32_cpu.mc_arithmetic.b[14]
.sym 85230 csrbank0_bus_errors2_w[6]
.sym 85231 csrbank0_bus_errors2_w[7]
.sym 85232 csrbank0_bus_errors2_w[5]
.sym 85233 csrbank0_bus_errors2_w[4]
.sym 85236 $abc$42206$n3301_1
.sym 85238 lm32_cpu.mc_arithmetic.b[15]
.sym 85242 csrbank0_bus_errors0_w[4]
.sym 85243 $abc$42206$n4648_1
.sym 85244 csrbank0_bus_errors2_w[4]
.sym 85245 $abc$42206$n4641
.sym 85248 $abc$42206$n3301_1
.sym 85249 lm32_cpu.mc_arithmetic.state[2]
.sym 85250 lm32_cpu.mc_arithmetic.b[5]
.sym 85251 $abc$42206$n3380_1
.sym 85252 $abc$42206$n2093
.sym 85253 sys_clk_$glb_clk
.sym 85254 lm32_cpu.rst_i_$glb_sr
.sym 85255 csrbank0_bus_errors3_w[0]
.sym 85256 csrbank0_bus_errors3_w[1]
.sym 85257 csrbank0_bus_errors3_w[2]
.sym 85258 csrbank0_bus_errors3_w[3]
.sym 85259 csrbank0_bus_errors3_w[4]
.sym 85260 csrbank0_bus_errors3_w[5]
.sym 85261 csrbank0_bus_errors3_w[6]
.sym 85262 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 85267 $abc$42206$n4972
.sym 85269 $abc$42206$n3360_1
.sym 85270 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 85272 lm32_cpu.mc_arithmetic.b[0]
.sym 85273 $abc$42206$n4648_1
.sym 85274 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85275 $abc$42206$n4193_1
.sym 85277 $abc$42206$n4556_1
.sym 85278 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 85280 lm32_cpu.mc_result_x[20]
.sym 85281 $abc$42206$n4161_1
.sym 85282 lm32_cpu.mc_result_x[21]
.sym 85284 lm32_cpu.mc_result_x[22]
.sym 85285 csrbank0_bus_errors1_w[2]
.sym 85286 $abc$42206$n3351_1
.sym 85287 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 85288 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 85290 lm32_cpu.mc_result_x[28]
.sym 85298 $abc$42206$n3301_1
.sym 85300 $abc$42206$n5409
.sym 85303 $abc$42206$n4421
.sym 85305 csrbank0_bus_errors2_w[1]
.sym 85307 $abc$42206$n2313
.sym 85308 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85309 $abc$42206$n3285_1
.sym 85311 csrbank0_scratch2_w[3]
.sym 85312 csrbank0_bus_errors3_w[0]
.sym 85313 csrbank0_bus_errors3_w[1]
.sym 85315 csrbank0_bus_errors1_w[3]
.sym 85316 $abc$42206$n3222_1_$glb_clk
.sym 85318 lm32_cpu.mc_arithmetic.b[30]
.sym 85320 $abc$42206$n4638_1
.sym 85321 lm32_cpu.mc_arithmetic.b[1]
.sym 85322 csrbank0_bus_errors3_w[2]
.sym 85323 csrbank0_bus_errors3_w[3]
.sym 85324 lm32_cpu.mc_arithmetic.b[5]
.sym 85325 $abc$42206$n4641
.sym 85326 $abc$42206$n4644_1
.sym 85327 $abc$42206$n4548_1
.sym 85329 csrbank0_bus_errors3_w[0]
.sym 85330 csrbank0_bus_errors3_w[2]
.sym 85331 csrbank0_bus_errors3_w[3]
.sym 85332 csrbank0_bus_errors3_w[1]
.sym 85335 $abc$42206$n4644_1
.sym 85336 csrbank0_bus_errors2_w[1]
.sym 85337 csrbank0_bus_errors3_w[1]
.sym 85338 $abc$42206$n4641
.sym 85343 lm32_cpu.mc_arithmetic.b[1]
.sym 85348 csrbank0_bus_errors3_w[0]
.sym 85349 $abc$42206$n4644_1
.sym 85350 $abc$42206$n5409
.sym 85354 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85359 $abc$42206$n4638_1
.sym 85360 $abc$42206$n4548_1
.sym 85361 csrbank0_bus_errors1_w[3]
.sym 85362 csrbank0_scratch2_w[3]
.sym 85365 $abc$42206$n3301_1
.sym 85367 lm32_cpu.mc_arithmetic.b[30]
.sym 85371 lm32_cpu.mc_arithmetic.b[5]
.sym 85372 $abc$42206$n3285_1
.sym 85373 $abc$42206$n4421
.sym 85374 $abc$42206$n3222_1_$glb_clk
.sym 85375 $abc$42206$n2313
.sym 85376 sys_clk_$glb_clk
.sym 85377 sys_rst_$glb_sr
.sym 85378 lm32_cpu.mc_arithmetic.b[11]
.sym 85379 lm32_cpu.mc_arithmetic.b[28]
.sym 85380 $abc$42206$n6866
.sym 85381 lm32_cpu.mc_arithmetic.b[3]
.sym 85382 lm32_cpu.mc_arithmetic.b[5]
.sym 85383 lm32_cpu.mc_arithmetic.b[29]
.sym 85384 $abc$42206$n4377
.sym 85385 $abc$42206$n5423_1
.sym 85386 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85390 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 85392 csrbank0_scratch3_w[0]
.sym 85393 storage_1[11][3]
.sym 85396 $abc$42206$n3339_1
.sym 85398 $abc$42206$n3304_1
.sym 85400 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85401 csrbank0_bus_errors3_w[2]
.sym 85402 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85403 $abc$42206$n6863
.sym 85404 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 85405 $abc$42206$n3222_1_$glb_clk
.sym 85406 lm32_cpu.mc_arithmetic.b[31]
.sym 85407 $abc$42206$n4219_1
.sym 85408 $abc$42206$n3360_1
.sym 85409 sram_bus_dat_w[0]
.sym 85410 csrbank0_scratch3_w[2]
.sym 85412 $abc$42206$n6867
.sym 85413 $abc$42206$n4226_1
.sym 85417 $PACKER_VCC_NET_$glb_clk
.sym 85421 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 85423 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85424 $abc$42206$n3301_1
.sym 85425 $PACKER_VCC_NET_$glb_clk
.sym 85426 lm32_cpu.mc_arithmetic.b[6]
.sym 85431 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85434 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 85437 $abc$42206$n2289
.sym 85438 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 85446 lm32_cpu.mc_arithmetic.b[13]
.sym 85454 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85457 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 85460 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 85463 $nextpnr_ICESTORM_LC_3$I3
.sym 85466 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 85467 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 85473 $nextpnr_ICESTORM_LC_3$I3
.sym 85476 $PACKER_VCC_NET_$glb_clk
.sym 85478 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85482 $abc$42206$n3301_1
.sym 85485 lm32_cpu.mc_arithmetic.b[13]
.sym 85489 lm32_cpu.mc_arithmetic.b[6]
.sym 85494 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 85497 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 85498 $abc$42206$n2289
.sym 85499 sys_clk_$glb_clk
.sym 85500 sys_rst_$glb_sr
.sym 85501 lm32_cpu.mc_result_x[20]
.sym 85502 lm32_cpu.mc_result_x[21]
.sym 85503 lm32_cpu.mc_result_x[22]
.sym 85504 $abc$42206$n6867
.sym 85505 $abc$42206$n4217_1
.sym 85506 lm32_cpu.mc_result_x[28]
.sym 85507 $abc$42206$n3312_1
.sym 85508 $abc$42206$n6873
.sym 85514 sys_rst
.sym 85515 $abc$42206$n3357_1
.sym 85516 lm32_cpu.mc_arithmetic.b[3]
.sym 85519 lm32_cpu.mc_arithmetic.b[6]
.sym 85520 lm32_cpu.mc_arithmetic.a[26]
.sym 85521 $abc$42206$n2206
.sym 85522 $abc$42206$n3339_1
.sym 85523 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 85525 $abc$42206$n6866
.sym 85526 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 85527 lm32_cpu.mc_arithmetic.b[3]
.sym 85528 $abc$42206$n3313_1
.sym 85529 lm32_cpu.mc_arithmetic.b[5]
.sym 85530 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 85531 $abc$42206$n3222_1_$glb_clk
.sym 85532 lm32_cpu.mc_arithmetic.state[1]
.sym 85533 $abc$42206$n3285_1
.sym 85534 $abc$42206$n3285_1
.sym 85535 $abc$42206$n3331
.sym 85536 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 85543 lm32_cpu.mc_arithmetic.p[5]
.sym 85545 lm32_cpu.mc_arithmetic.b[3]
.sym 85549 lm32_cpu.mc_arithmetic.t[6]
.sym 85551 lm32_cpu.mc_arithmetic.b[28]
.sym 85553 lm32_cpu.mc_arithmetic.t[2]
.sym 85554 $abc$42206$n3321_1
.sym 85555 lm32_cpu.mc_arithmetic.b[29]
.sym 85557 lm32_cpu.mc_arithmetic.b[19]
.sym 85562 lm32_cpu.mc_arithmetic.state[2]
.sym 85563 lm32_cpu.mc_arithmetic.p[1]
.sym 85565 $abc$42206$n3322_1
.sym 85566 lm32_cpu.mc_arithmetic.b[31]
.sym 85567 lm32_cpu.mc_arithmetic.t[32]
.sym 85568 lm32_cpu.mc_arithmetic.b[30]
.sym 85569 $abc$42206$n2093
.sym 85576 lm32_cpu.mc_arithmetic.b[30]
.sym 85581 lm32_cpu.mc_arithmetic.b[31]
.sym 85582 lm32_cpu.mc_arithmetic.b[28]
.sym 85583 lm32_cpu.mc_arithmetic.b[30]
.sym 85584 lm32_cpu.mc_arithmetic.b[29]
.sym 85588 $abc$42206$n3322_1
.sym 85589 lm32_cpu.mc_arithmetic.state[2]
.sym 85590 $abc$42206$n3321_1
.sym 85594 lm32_cpu.mc_arithmetic.t[32]
.sym 85595 lm32_cpu.mc_arithmetic.p[1]
.sym 85596 lm32_cpu.mc_arithmetic.t[2]
.sym 85600 lm32_cpu.mc_arithmetic.b[3]
.sym 85605 lm32_cpu.mc_arithmetic.t[6]
.sym 85606 lm32_cpu.mc_arithmetic.t[32]
.sym 85607 lm32_cpu.mc_arithmetic.p[5]
.sym 85614 lm32_cpu.mc_arithmetic.b[31]
.sym 85620 lm32_cpu.mc_arithmetic.b[19]
.sym 85621 $abc$42206$n2093
.sym 85622 sys_clk_$glb_clk
.sym 85623 lm32_cpu.rst_i_$glb_sr
.sym 85624 csrbank2_load2_w[6]
.sym 85625 $abc$42206$n3222_1_$glb_clk
.sym 85626 $abc$42206$n3309_1
.sym 85627 csrbank2_load2_w[0]
.sym 85628 $abc$42206$n4151_1
.sym 85629 $abc$42206$n4226_1
.sym 85630 $abc$42206$n4157_1
.sym 85631 $abc$42206$n4153_1
.sym 85636 $abc$42206$n6892
.sym 85637 sram_bus_dat_w[1]
.sym 85638 $abc$42206$n6884
.sym 85639 $abc$42206$n3337
.sym 85641 $abc$42206$n2149
.sym 85642 sys_rst
.sym 85643 $abc$42206$n3364
.sym 85644 $abc$42206$n4736
.sym 85647 serial_tx
.sym 85648 $abc$42206$n3327
.sym 85651 lm32_cpu.mc_arithmetic.b[28]
.sym 85652 $abc$42206$n3327
.sym 85653 lm32_cpu.mc_arithmetic.p[3]
.sym 85655 $abc$42206$n2093
.sym 85656 $abc$42206$n3304_1
.sym 85657 $abc$42206$n3388
.sym 85658 $abc$42206$n2319
.sym 85659 $abc$42206$n3222_1_$glb_clk
.sym 85665 lm32_cpu.mc_arithmetic.p[0]
.sym 85666 $abc$42206$n6862
.sym 85667 lm32_cpu.mc_arithmetic.p[4]
.sym 85668 $abc$42206$n6864
.sym 85669 $abc$42206$n6865
.sym 85673 $abc$42206$n6863
.sym 85674 $PACKER_VCC_NET_$glb_clk
.sym 85677 lm32_cpu.mc_arithmetic.p[3]
.sym 85680 lm32_cpu.mc_arithmetic.a[31]
.sym 85681 lm32_cpu.mc_arithmetic.p[1]
.sym 85682 lm32_cpu.mc_arithmetic.p[5]
.sym 85683 $abc$42206$n6868
.sym 85684 $abc$42206$n6867
.sym 85685 $abc$42206$n6866
.sym 85689 lm32_cpu.mc_arithmetic.p[2]
.sym 85700 $PACKER_VCC_NET_$glb_clk
.sym 85703 $auto$alumacc.cc:474:replace_alu$4009.C[1]
.sym 85705 lm32_cpu.mc_arithmetic.a[31]
.sym 85706 $abc$42206$n6862
.sym 85709 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 85711 $abc$42206$n6863
.sym 85712 lm32_cpu.mc_arithmetic.p[0]
.sym 85713 $auto$alumacc.cc:474:replace_alu$4009.C[1]
.sym 85715 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 85717 lm32_cpu.mc_arithmetic.p[1]
.sym 85718 $abc$42206$n6864
.sym 85719 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 85721 $auto$alumacc.cc:474:replace_alu$4009.C[4]
.sym 85723 lm32_cpu.mc_arithmetic.p[2]
.sym 85724 $abc$42206$n6865
.sym 85725 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 85727 $auto$alumacc.cc:474:replace_alu$4009.C[5]
.sym 85729 $abc$42206$n6866
.sym 85730 lm32_cpu.mc_arithmetic.p[3]
.sym 85731 $auto$alumacc.cc:474:replace_alu$4009.C[4]
.sym 85733 $auto$alumacc.cc:474:replace_alu$4009.C[6]
.sym 85735 $abc$42206$n6867
.sym 85736 lm32_cpu.mc_arithmetic.p[4]
.sym 85737 $auto$alumacc.cc:474:replace_alu$4009.C[5]
.sym 85739 $auto$alumacc.cc:474:replace_alu$4009.C[7]
.sym 85741 $abc$42206$n6868
.sym 85742 lm32_cpu.mc_arithmetic.p[5]
.sym 85743 $auto$alumacc.cc:474:replace_alu$4009.C[6]
.sym 85747 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 85748 $abc$42206$n6890
.sym 85749 $abc$42206$n4121_1
.sym 85751 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 85752 lm32_cpu.x_result[24]
.sym 85753 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 85754 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 85759 lm32_cpu.mc_arithmetic.p[0]
.sym 85760 $abc$42206$n3318_1
.sym 85761 lm32_cpu.mc_arithmetic.p[2]
.sym 85762 csrbank2_load2_w[0]
.sym 85763 $abc$42206$n6885
.sym 85765 $abc$42206$n2149
.sym 85767 $abc$42206$n2091
.sym 85768 $abc$42206$n3222_1_$glb_clk
.sym 85770 $abc$42206$n6862
.sym 85771 $abc$42206$n3321_1
.sym 85774 lm32_cpu.mc_arithmetic.p[20]
.sym 85776 lm32_cpu.mc_arithmetic.p[17]
.sym 85777 $abc$42206$n6880
.sym 85778 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 85779 $abc$42206$n6889
.sym 85780 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 85781 $abc$42206$n2230
.sym 85782 $abc$42206$n6890
.sym 85783 $auto$alumacc.cc:474:replace_alu$4009.C[7]
.sym 85788 lm32_cpu.mc_arithmetic.p[8]
.sym 85789 lm32_cpu.mc_arithmetic.p[10]
.sym 85790 $abc$42206$n6874
.sym 85791 lm32_cpu.mc_arithmetic.p[13]
.sym 85798 $abc$42206$n6872
.sym 85799 $abc$42206$n6876
.sym 85800 $abc$42206$n6871
.sym 85801 lm32_cpu.mc_arithmetic.p[9]
.sym 85803 $abc$42206$n6869
.sym 85805 lm32_cpu.mc_arithmetic.p[6]
.sym 85807 lm32_cpu.mc_arithmetic.p[11]
.sym 85809 $abc$42206$n6875
.sym 85810 lm32_cpu.mc_arithmetic.p[12]
.sym 85812 $abc$42206$n6870
.sym 85813 lm32_cpu.mc_arithmetic.p[7]
.sym 85819 $abc$42206$n6873
.sym 85820 $auto$alumacc.cc:474:replace_alu$4009.C[8]
.sym 85822 lm32_cpu.mc_arithmetic.p[6]
.sym 85823 $abc$42206$n6869
.sym 85824 $auto$alumacc.cc:474:replace_alu$4009.C[7]
.sym 85826 $auto$alumacc.cc:474:replace_alu$4009.C[9]
.sym 85828 lm32_cpu.mc_arithmetic.p[7]
.sym 85829 $abc$42206$n6870
.sym 85830 $auto$alumacc.cc:474:replace_alu$4009.C[8]
.sym 85832 $auto$alumacc.cc:474:replace_alu$4009.C[10]
.sym 85834 $abc$42206$n6871
.sym 85835 lm32_cpu.mc_arithmetic.p[8]
.sym 85836 $auto$alumacc.cc:474:replace_alu$4009.C[9]
.sym 85838 $auto$alumacc.cc:474:replace_alu$4009.C[11]
.sym 85840 lm32_cpu.mc_arithmetic.p[9]
.sym 85841 $abc$42206$n6872
.sym 85842 $auto$alumacc.cc:474:replace_alu$4009.C[10]
.sym 85844 $auto$alumacc.cc:474:replace_alu$4009.C[12]
.sym 85846 lm32_cpu.mc_arithmetic.p[10]
.sym 85847 $abc$42206$n6873
.sym 85848 $auto$alumacc.cc:474:replace_alu$4009.C[11]
.sym 85850 $auto$alumacc.cc:474:replace_alu$4009.C[13]
.sym 85852 $abc$42206$n6874
.sym 85853 lm32_cpu.mc_arithmetic.p[11]
.sym 85854 $auto$alumacc.cc:474:replace_alu$4009.C[12]
.sym 85856 $auto$alumacc.cc:474:replace_alu$4009.C[14]
.sym 85858 $abc$42206$n6875
.sym 85859 lm32_cpu.mc_arithmetic.p[12]
.sym 85860 $auto$alumacc.cc:474:replace_alu$4009.C[13]
.sym 85862 $auto$alumacc.cc:474:replace_alu$4009.C[15]
.sym 85864 $abc$42206$n6876
.sym 85865 lm32_cpu.mc_arithmetic.p[13]
.sym 85866 $auto$alumacc.cc:474:replace_alu$4009.C[14]
.sym 85870 $abc$42206$n4085_1
.sym 85871 $abc$42206$n4155_1
.sym 85872 lm32_cpu.mc_arithmetic.p[3]
.sym 85873 lm32_cpu.mc_arithmetic.p[21]
.sym 85874 $abc$42206$n4083_1
.sym 85875 $abc$42206$n4081_1
.sym 85877 lm32_cpu.mc_arithmetic.p[26]
.sym 85879 lm32_cpu.x_result[24]
.sym 85886 lm32_cpu.mc_arithmetic.t[8]
.sym 85887 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 85888 $abc$42206$n3316_1
.sym 85889 $abc$42206$n3316_1
.sym 85890 reset_delay[6]
.sym 85892 lm32_cpu.mc_arithmetic.p[8]
.sym 85893 $abc$42206$n4121_1
.sym 85895 lm32_cpu.mc_arithmetic.p[24]
.sym 85897 basesoc_uart_phy_rx_reg[5]
.sym 85899 lm32_cpu.mc_arithmetic.p[28]
.sym 85900 lm32_cpu.mc_arithmetic.t[32]
.sym 85901 lm32_cpu.mc_arithmetic.p[26]
.sym 85902 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 85905 basesoc_uart_phy_rx_reg[4]
.sym 85906 $auto$alumacc.cc:474:replace_alu$4009.C[15]
.sym 85912 $abc$42206$n6882
.sym 85915 $abc$42206$n6877
.sym 85918 lm32_cpu.mc_arithmetic.p[14]
.sym 85920 $abc$42206$n6884
.sym 85921 $abc$42206$n6878
.sym 85922 $abc$42206$n6881
.sym 85923 $abc$42206$n6879
.sym 85924 $abc$42206$n6883
.sym 85927 lm32_cpu.mc_arithmetic.p[16]
.sym 85930 lm32_cpu.mc_arithmetic.p[21]
.sym 85931 lm32_cpu.mc_arithmetic.p[19]
.sym 85934 lm32_cpu.mc_arithmetic.p[20]
.sym 85936 lm32_cpu.mc_arithmetic.p[17]
.sym 85937 $abc$42206$n6880
.sym 85939 lm32_cpu.mc_arithmetic.p[18]
.sym 85940 lm32_cpu.mc_arithmetic.p[15]
.sym 85943 $auto$alumacc.cc:474:replace_alu$4009.C[16]
.sym 85945 lm32_cpu.mc_arithmetic.p[14]
.sym 85946 $abc$42206$n6877
.sym 85947 $auto$alumacc.cc:474:replace_alu$4009.C[15]
.sym 85949 $auto$alumacc.cc:474:replace_alu$4009.C[17]
.sym 85951 lm32_cpu.mc_arithmetic.p[15]
.sym 85952 $abc$42206$n6878
.sym 85953 $auto$alumacc.cc:474:replace_alu$4009.C[16]
.sym 85955 $auto$alumacc.cc:474:replace_alu$4009.C[18]
.sym 85957 $abc$42206$n6879
.sym 85958 lm32_cpu.mc_arithmetic.p[16]
.sym 85959 $auto$alumacc.cc:474:replace_alu$4009.C[17]
.sym 85961 $auto$alumacc.cc:474:replace_alu$4009.C[19]
.sym 85963 lm32_cpu.mc_arithmetic.p[17]
.sym 85964 $abc$42206$n6880
.sym 85965 $auto$alumacc.cc:474:replace_alu$4009.C[18]
.sym 85967 $auto$alumacc.cc:474:replace_alu$4009.C[20]
.sym 85969 lm32_cpu.mc_arithmetic.p[18]
.sym 85970 $abc$42206$n6881
.sym 85971 $auto$alumacc.cc:474:replace_alu$4009.C[19]
.sym 85973 $auto$alumacc.cc:474:replace_alu$4009.C[21]
.sym 85975 lm32_cpu.mc_arithmetic.p[19]
.sym 85976 $abc$42206$n6882
.sym 85977 $auto$alumacc.cc:474:replace_alu$4009.C[20]
.sym 85979 $auto$alumacc.cc:474:replace_alu$4009.C[22]
.sym 85981 lm32_cpu.mc_arithmetic.p[20]
.sym 85982 $abc$42206$n6883
.sym 85983 $auto$alumacc.cc:474:replace_alu$4009.C[21]
.sym 85985 $auto$alumacc.cc:474:replace_alu$4009.C[23]
.sym 85987 $abc$42206$n6884
.sym 85988 lm32_cpu.mc_arithmetic.p[21]
.sym 85989 $auto$alumacc.cc:474:replace_alu$4009.C[22]
.sym 85993 $abc$42206$n4101_1
.sym 85994 $abc$42206$n4065_1
.sym 85995 $abc$42206$n4099_1
.sym 85996 $abc$42206$n4093_1
.sym 85997 $abc$42206$n4077_1
.sym 85998 $abc$42206$n4091_1
.sym 85999 csrbank0_scratch3_w[7]
.sym 86005 lm32_cpu.mc_arithmetic.t[15]
.sym 86007 $abc$42206$n2386
.sym 86009 lm32_cpu.mc_arithmetic.t[16]
.sym 86010 lm32_cpu.mc_arithmetic.p[26]
.sym 86011 $abc$42206$n6879
.sym 86014 $abc$42206$n2091
.sym 86017 basesoc_uart_phy_rx_reg[6]
.sym 86018 csrbank2_load3_w[5]
.sym 86019 lm32_cpu.mc_arithmetic.p[21]
.sym 86022 $abc$42206$n3285_1
.sym 86026 $abc$42206$n3285_1
.sym 86027 basesoc_uart_phy_rx_reg[2]
.sym 86028 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 86029 $auto$alumacc.cc:474:replace_alu$4009.C[23]
.sym 86034 lm32_cpu.mc_arithmetic.p[25]
.sym 86035 $abc$42206$n6886
.sym 86037 lm32_cpu.mc_arithmetic.p[22]
.sym 86040 $abc$42206$n6892
.sym 86041 $abc$42206$n6888
.sym 86042 lm32_cpu.mc_arithmetic.p[27]
.sym 86047 $abc$42206$n6885
.sym 86049 lm32_cpu.mc_arithmetic.p[26]
.sym 86050 $abc$42206$n6887
.sym 86051 $abc$42206$n6889
.sym 86052 $abc$42206$n6890
.sym 86055 lm32_cpu.mc_arithmetic.p[24]
.sym 86058 lm32_cpu.mc_arithmetic.p[29]
.sym 86059 lm32_cpu.mc_arithmetic.p[28]
.sym 86061 lm32_cpu.mc_arithmetic.p[23]
.sym 86064 $abc$42206$n6891
.sym 86066 $auto$alumacc.cc:474:replace_alu$4009.C[24]
.sym 86068 lm32_cpu.mc_arithmetic.p[22]
.sym 86069 $abc$42206$n6885
.sym 86070 $auto$alumacc.cc:474:replace_alu$4009.C[23]
.sym 86072 $auto$alumacc.cc:474:replace_alu$4009.C[25]
.sym 86074 lm32_cpu.mc_arithmetic.p[23]
.sym 86075 $abc$42206$n6886
.sym 86076 $auto$alumacc.cc:474:replace_alu$4009.C[24]
.sym 86078 $auto$alumacc.cc:474:replace_alu$4009.C[26]
.sym 86080 lm32_cpu.mc_arithmetic.p[24]
.sym 86081 $abc$42206$n6887
.sym 86082 $auto$alumacc.cc:474:replace_alu$4009.C[25]
.sym 86084 $auto$alumacc.cc:474:replace_alu$4009.C[27]
.sym 86086 lm32_cpu.mc_arithmetic.p[25]
.sym 86087 $abc$42206$n6888
.sym 86088 $auto$alumacc.cc:474:replace_alu$4009.C[26]
.sym 86090 $auto$alumacc.cc:474:replace_alu$4009.C[28]
.sym 86092 $abc$42206$n6889
.sym 86093 lm32_cpu.mc_arithmetic.p[26]
.sym 86094 $auto$alumacc.cc:474:replace_alu$4009.C[27]
.sym 86096 $auto$alumacc.cc:474:replace_alu$4009.C[29]
.sym 86098 $abc$42206$n6890
.sym 86099 lm32_cpu.mc_arithmetic.p[27]
.sym 86100 $auto$alumacc.cc:474:replace_alu$4009.C[28]
.sym 86102 $auto$alumacc.cc:474:replace_alu$4009.C[30]
.sym 86104 $abc$42206$n6891
.sym 86105 lm32_cpu.mc_arithmetic.p[28]
.sym 86106 $auto$alumacc.cc:474:replace_alu$4009.C[29]
.sym 86108 $auto$alumacc.cc:474:replace_alu$4009.C[31]
.sym 86110 $abc$42206$n6892
.sym 86111 lm32_cpu.mc_arithmetic.p[29]
.sym 86112 $auto$alumacc.cc:474:replace_alu$4009.C[30]
.sym 86116 basesoc_uart_phy_rx_reg[1]
.sym 86117 basesoc_uart_phy_rx_reg[5]
.sym 86118 basesoc_uart_phy_rx_reg[7]
.sym 86119 basesoc_uart_phy_rx_reg[2]
.sym 86120 basesoc_uart_phy_rx_reg[0]
.sym 86121 basesoc_uart_phy_rx_reg[4]
.sym 86122 basesoc_uart_phy_rx_reg[6]
.sym 86123 basesoc_uart_phy_rx_reg[3]
.sym 86128 lm32_cpu.mc_arithmetic.p[27]
.sym 86131 lm32_cpu.mc_arithmetic.p[22]
.sym 86133 sys_rst
.sym 86137 $abc$42206$n4065_1
.sym 86139 $abc$42206$n4100_1
.sym 86140 $abc$42206$n3222_1_$glb_clk
.sym 86141 lm32_cpu.mc_arithmetic.p[31]
.sym 86144 $abc$42206$n3327
.sym 86146 $abc$42206$n7418
.sym 86152 $auto$alumacc.cc:474:replace_alu$4009.C[31]
.sym 86157 lm32_cpu.mc_arithmetic.t[31]
.sym 86158 $abc$42206$n3222_1_$glb_clk
.sym 86161 lm32_cpu.mc_arithmetic.p[7]
.sym 86162 lm32_cpu.mc_arithmetic.t[8]
.sym 86163 lm32_cpu.mc_arithmetic.t[29]
.sym 86164 $PACKER_VCC_NET_$glb_clk
.sym 86165 lm32_cpu.mc_arithmetic.p[30]
.sym 86166 lm32_cpu.mc_arithmetic.state[2]
.sym 86168 $abc$42206$n2091
.sym 86169 lm32_cpu.mc_arithmetic.state[1]
.sym 86170 $abc$42206$n4135_1
.sym 86171 lm32_cpu.mc_arithmetic.p[8]
.sym 86174 lm32_cpu.mc_arithmetic.p[28]
.sym 86175 $abc$42206$n4137_1
.sym 86176 $abc$42206$n6893
.sym 86180 $abc$42206$n4136
.sym 86182 $auto$alumacc.cc:474:replace_alu$4009.C[32]
.sym 86184 lm32_cpu.mc_arithmetic.t[32]
.sym 86186 $abc$42206$n3285_1
.sym 86188 lm32_cpu.mc_arithmetic.p[30]
.sym 86189 $nextpnr_ICESTORM_LC_40$I3
.sym 86191 $abc$42206$n6893
.sym 86192 lm32_cpu.mc_arithmetic.p[30]
.sym 86193 $auto$alumacc.cc:474:replace_alu$4009.C[31]
.sym 86199 $nextpnr_ICESTORM_LC_40$I3
.sym 86202 lm32_cpu.mc_arithmetic.p[7]
.sym 86204 lm32_cpu.mc_arithmetic.t[32]
.sym 86205 lm32_cpu.mc_arithmetic.t[8]
.sym 86208 $PACKER_VCC_NET_$glb_clk
.sym 86211 $auto$alumacc.cc:474:replace_alu$4009.C[32]
.sym 86214 lm32_cpu.mc_arithmetic.t[29]
.sym 86216 lm32_cpu.mc_arithmetic.t[32]
.sym 86217 lm32_cpu.mc_arithmetic.p[28]
.sym 86220 $abc$42206$n4136
.sym 86221 $abc$42206$n4137_1
.sym 86222 lm32_cpu.mc_arithmetic.state[1]
.sym 86223 lm32_cpu.mc_arithmetic.state[2]
.sym 86226 lm32_cpu.mc_arithmetic.t[31]
.sym 86227 lm32_cpu.mc_arithmetic.p[30]
.sym 86228 lm32_cpu.mc_arithmetic.t[32]
.sym 86232 $abc$42206$n3222_1_$glb_clk
.sym 86233 $abc$42206$n3285_1
.sym 86234 lm32_cpu.mc_arithmetic.p[8]
.sym 86235 $abc$42206$n4135_1
.sym 86236 $abc$42206$n2091
.sym 86237 sys_clk_$glb_clk
.sym 86238 lm32_cpu.rst_i_$glb_sr
.sym 86239 storage[3][6]
.sym 86246 storage[3][7]
.sym 86254 $abc$42206$n2091
.sym 86255 lm32_cpu.mc_arithmetic.a[31]
.sym 86257 basesoc_uart_phy_tx_busy
.sym 86260 $abc$42206$n2237
.sym 86261 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 86262 lm32_cpu.mc_arithmetic.b[0]
.sym 86281 lm32_cpu.mc_arithmetic.state[1]
.sym 86282 $abc$42206$n2091
.sym 86284 $abc$42206$n4053_1
.sym 86285 $abc$42206$n4042
.sym 86286 $abc$42206$n4045
.sym 86288 $abc$42206$n4052
.sym 86289 lm32_cpu.mc_arithmetic.state[1]
.sym 86292 lm32_cpu.mc_arithmetic.state[2]
.sym 86293 $abc$42206$n4043
.sym 86296 $abc$42206$n3285_1
.sym 86300 $abc$42206$n3222_1_$glb_clk
.sym 86304 lm32_cpu.mc_arithmetic.p[29]
.sym 86308 $abc$42206$n4051
.sym 86310 lm32_cpu.mc_arithmetic.p[31]
.sym 86313 $abc$42206$n3285_1
.sym 86314 $abc$42206$n4051
.sym 86315 $abc$42206$n3222_1_$glb_clk
.sym 86316 lm32_cpu.mc_arithmetic.p[29]
.sym 86337 $abc$42206$n4053_1
.sym 86338 lm32_cpu.mc_arithmetic.state[2]
.sym 86339 lm32_cpu.mc_arithmetic.state[1]
.sym 86340 $abc$42206$n4052
.sym 86343 lm32_cpu.mc_arithmetic.state[1]
.sym 86344 $abc$42206$n4043
.sym 86345 lm32_cpu.mc_arithmetic.state[2]
.sym 86346 $abc$42206$n4045
.sym 86349 $abc$42206$n3285_1
.sym 86350 $abc$42206$n4042
.sym 86351 $abc$42206$n3222_1_$glb_clk
.sym 86352 lm32_cpu.mc_arithmetic.p[31]
.sym 86359 $abc$42206$n2091
.sym 86360 sys_clk_$glb_clk
.sym 86361 lm32_cpu.rst_i_$glb_sr
.sym 86365 csrbank2_reload0_w[1]
.sym 86374 $abc$42206$n4052
.sym 86375 $abc$42206$n3376
.sym 86377 sram_bus_dat_w[6]
.sym 86378 sys_rst
.sym 86381 lm32_cpu.mc_arithmetic.t[32]
.sym 86389 $abc$42206$n6951
.sym 86405 $abc$42206$n6951
.sym 86410 sram_bus_dat_w[1]
.sym 86420 sram_bus_dat_w[6]
.sym 86430 sram_bus_dat_w[7]
.sym 86437 sram_bus_dat_w[1]
.sym 86443 sram_bus_dat_w[7]
.sym 86463 sram_bus_dat_w[6]
.sym 86482 $abc$42206$n6951
.sym 86483 sys_clk_$glb_clk
.sym 86496 csrbank2_reload0_w[1]
.sym 86511 $abc$42206$n2323
.sym 86524 $abc$42206$n2091
.sym 86585 spram_datain11[7]
.sym 86586 spram_datain01[2]
.sym 86587 spram_datain11[9]
.sym 86588 $abc$42206$n5747
.sym 86589 spram_datain01[9]
.sym 86590 $abc$42206$n5743_1
.sym 86591 spram_datain11[2]
.sym 86592 spram_datain01[7]
.sym 86594 spram_dataout11[7]
.sym 86600 spiflash_cs_n
.sym 86603 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 86605 lm32_cpu.branch_target_d[21]
.sym 86606 lm32_cpu.eba[7]
.sym 86607 $abc$42206$n4872_1
.sym 86617 $abc$42206$n5755_1
.sym 86618 spram_bus_adr[12]
.sym 86619 spram_bus_adr[13]
.sym 86620 spiflash_cs_n
.sym 86630 $abc$42206$n5075_1
.sym 86631 grant
.sym 86634 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 86640 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 86641 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86642 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 86648 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 86660 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 86662 grant
.sym 86663 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86666 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 86668 $abc$42206$n5075_1
.sym 86669 grant
.sym 86673 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86674 grant
.sym 86675 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 86679 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 86680 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86681 grant
.sym 86684 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 86686 grant
.sym 86687 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86690 $abc$42206$n5075_1
.sym 86692 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 86693 grant
.sym 86696 grant
.sym 86698 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 86699 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86702 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86703 grant
.sym 86704 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 86711 spiflash_miso
.sym 86713 spram_datain01[1]
.sym 86714 spram_maskwren01[3]
.sym 86715 spram_datain01[11]
.sym 86716 spram_datain11[11]
.sym 86717 spram_datain11[1]
.sym 86718 spram_datain01[15]
.sym 86719 spram_maskwren11[3]
.sym 86720 spram_datain11[15]
.sym 86721 spram_datain01[12]
.sym 86722 spram_dataout11[7]
.sym 86723 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 86724 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 86725 spram_datain01[6]
.sym 86726 spram_datain11[3]
.sym 86727 spram_datain11[0]
.sym 86728 spram_datain11[2]
.sym 86729 $abc$42206$n5769_1
.sym 86730 $abc$42206$n5075_1
.sym 86731 $abc$42206$n5767_1
.sym 86732 spram_dataout11[4]
.sym 86733 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86734 $abc$42206$n5075_1
.sym 86736 spram_dataout11[6]
.sym 86738 lm32_cpu.operand_1_x[0]
.sym 86750 spiflash_miso
.sym 86751 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 86755 spram_maskwren11[3]
.sym 86757 spiflash_mosi
.sym 86759 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 86762 spram_maskwren01[3]
.sym 86763 spram_dataout01[0]
.sym 86766 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 86768 $abc$42206$n5881_1
.sym 86774 $abc$42206$n5743_1
.sym 86775 spram_maskwren11[1]
.sym 86801 $abc$42206$n2127
.sym 86809 lm32_cpu.eba[7]
.sym 86818 lm32_cpu.load_store_unit.store_data_m[28]
.sym 86853 lm32_cpu.eba[7]
.sym 86865 lm32_cpu.load_store_unit.store_data_m[28]
.sym 86869 $abc$42206$n2127
.sym 86870 sys_clk_$glb_clk
.sym 86871 lm32_cpu.rst_i_$glb_sr
.sym 86874 $abc$42206$n5916
.sym 86875 $abc$42206$n5919
.sym 86876 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 86878 basesoc_uart_tx_fifo_level[1]
.sym 86879 $abc$42206$n4207_1
.sym 86882 $abc$42206$n4872_1
.sym 86883 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 86885 spram_dataout11[7]
.sym 86887 $abc$42206$n2127
.sym 86888 spram_bus_adr[13]
.sym 86889 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 86890 $abc$42206$n5075_1
.sym 86891 spram_datain01[14]
.sym 86893 spram_dataout11[13]
.sym 86894 lm32_cpu.operand_m[7]
.sym 86897 basesoc_uart_tx_fifo_level[0]
.sym 86898 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 86901 lm32_cpu.operand_1_x[0]
.sym 86907 $abc$42206$n4207_1
.sym 86942 spram_dataout11[8]
.sym 86943 $abc$42206$n5773_1
.sym 86973 $abc$42206$n5773_1
.sym 86984 spram_dataout11[8]
.sym 86997 $abc$42206$n5915
.sym 86998 $abc$42206$n5918
.sym 86999 $auto$alumacc.cc:474:replace_alu$3976.C[4]
.sym 87000 $abc$42206$n4583
.sym 87001 basesoc_uart_tx_fifo_level[3]
.sym 87002 basesoc_uart_tx_fifo_level[2]
.sym 87005 spram_bus_adr[10]
.sym 87006 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 87013 $abc$42206$n6207_1
.sym 87020 spiflash_miso
.sym 87022 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 87023 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 87025 $abc$42206$n7028
.sym 87026 lm32_cpu.bypass_data_1[26]
.sym 87028 spram_dataout11[8]
.sym 87029 $abc$42206$n5773_1
.sym 87030 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 87051 $PACKER_GND_NET
.sym 87055 $abc$42206$n5089_1
.sym 87061 spram_dataout11[13]
.sym 87063 $abc$42206$n2075
.sym 87089 $abc$42206$n5089_1
.sym 87107 spram_dataout11[13]
.sym 87112 $PACKER_GND_NET
.sym 87115 $abc$42206$n2075
.sym 87116 sys_clk_$glb_clk
.sym 87118 basesoc_uart_tx_fifo_level[0]
.sym 87119 $abc$42206$n5921
.sym 87120 basesoc_uart_tx_fifo_level[4]
.sym 87121 $abc$42206$n2271
.sym 87122 $abc$42206$n2272
.sym 87123 $abc$42206$n5913
.sym 87124 $abc$42206$n5912
.sym 87125 $abc$42206$n5922
.sym 87129 basesoc_uart_phy_rx_reg[1]
.sym 87131 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 87142 spram_bus_adr[10]
.sym 87143 spiflash_mosi
.sym 87144 $abc$42206$n7364
.sym 87146 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 87147 lm32_cpu.instruction_unit.pc_a[21]
.sym 87148 $abc$42206$n7010
.sym 87149 $abc$42206$n2075
.sym 87150 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 87152 lm32_cpu.load_store_unit.store_data_m[23]
.sym 87159 lm32_cpu.load_store_unit.store_data_m[23]
.sym 87161 lm32_cpu.load_store_unit.store_data_m[31]
.sym 87170 $abc$42206$n2127
.sym 87179 $abc$42206$n4454
.sym 87185 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 87199 lm32_cpu.load_store_unit.store_data_m[23]
.sym 87210 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 87223 $abc$42206$n4454
.sym 87237 lm32_cpu.load_store_unit.store_data_m[31]
.sym 87238 $abc$42206$n2127
.sym 87239 sys_clk_$glb_clk
.sym 87240 lm32_cpu.rst_i_$glb_sr
.sym 87241 lm32_cpu.operand_m[23]
.sym 87242 $abc$42206$n6242_1
.sym 87243 storage_1[13][7]
.sym 87244 $abc$42206$n6220
.sym 87246 storage_1[13][1]
.sym 87248 $abc$42206$n6243_1
.sym 87251 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 87252 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 87258 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 87259 $PACKER_GND_NET
.sym 87265 $abc$42206$n4454
.sym 87266 spram_bus_adr[8]
.sym 87269 $abc$42206$n4611
.sym 87271 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 87273 lm32_cpu.operand_1_x[14]
.sym 87274 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 87275 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 87276 storage_1[12][7]
.sym 87299 $abc$42206$n4872_1
.sym 87307 lm32_cpu.instruction_unit.pc_a[21]
.sym 87309 $abc$42206$n2075
.sym 87313 spram_bus_adr[10]
.sym 87324 spram_bus_adr[10]
.sym 87347 $abc$42206$n4872_1
.sym 87358 lm32_cpu.instruction_unit.pc_a[21]
.sym 87361 $abc$42206$n2075
.sym 87362 sys_clk_$glb_clk
.sym 87363 lm32_cpu.rst_i_$glb_sr
.sym 87364 $abc$42206$n6169_1
.sym 87365 $abc$42206$n6172_1
.sym 87366 $abc$42206$n7355
.sym 87367 $abc$42206$n6173_1
.sym 87368 $abc$42206$n6189_1
.sym 87369 lm32_cpu.sexth_result_x[6]
.sym 87370 $abc$42206$n6188
.sym 87371 $abc$42206$n6170_1
.sym 87377 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 87378 $abc$42206$n2364
.sym 87388 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87389 $abc$42206$n5039_1
.sym 87390 $abc$42206$n6220
.sym 87391 lm32_cpu.sexth_result_x[6]
.sym 87392 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 87393 $abc$42206$n5297
.sym 87394 $abc$42206$n4040
.sym 87395 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 87396 $abc$42206$n7353
.sym 87397 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 87398 $abc$42206$n7375
.sym 87399 spram_bus_adr[10]
.sym 87408 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 87409 lm32_cpu.x_result_sel_add_x
.sym 87410 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 87416 $abc$42206$n2056
.sym 87418 lm32_cpu.sexth_result_x[14]
.sym 87419 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 87420 lm32_cpu.adder_op_x_n
.sym 87421 lm32_cpu.operand_1_x[5]
.sym 87422 lm32_cpu.operand_1_x[3]
.sym 87428 lm32_cpu.operand_1_x[6]
.sym 87429 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 87431 lm32_cpu.sexth_result_x[3]
.sym 87433 lm32_cpu.operand_1_x[14]
.sym 87435 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 87439 lm32_cpu.operand_1_x[3]
.sym 87441 lm32_cpu.sexth_result_x[3]
.sym 87445 lm32_cpu.sexth_result_x[14]
.sym 87446 lm32_cpu.operand_1_x[14]
.sym 87453 lm32_cpu.operand_1_x[6]
.sym 87456 lm32_cpu.sexth_result_x[3]
.sym 87458 lm32_cpu.operand_1_x[3]
.sym 87462 lm32_cpu.operand_1_x[5]
.sym 87468 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 87469 lm32_cpu.adder_op_x_n
.sym 87470 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 87471 lm32_cpu.x_result_sel_add_x
.sym 87477 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 87480 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 87482 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 87483 lm32_cpu.adder_op_x_n
.sym 87484 $abc$42206$n2056
.sym 87485 sys_clk_$glb_clk
.sym 87486 lm32_cpu.rst_i_$glb_sr
.sym 87487 lm32_cpu.operand_1_x[5]
.sym 87488 $abc$42206$n3922
.sym 87489 $abc$42206$n7387
.sym 87490 $abc$42206$n5034_1
.sym 87491 $abc$42206$n5033_1
.sym 87492 $abc$42206$n7388
.sym 87493 $abc$42206$n7356
.sym 87494 lm32_cpu.operand_1_x[6]
.sym 87495 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 87498 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 87499 lm32_cpu.operand_1_x[0]
.sym 87503 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 87504 lm32_cpu.logic_op_x[1]
.sym 87505 lm32_cpu.x_result_sel_add_x
.sym 87509 lm32_cpu.logic_op_x[3]
.sym 87511 $abc$42206$n7355
.sym 87514 $abc$42206$n7385
.sym 87515 $abc$42206$n7352
.sym 87516 $abc$42206$n3975
.sym 87517 $abc$42206$n7381
.sym 87518 lm32_cpu.operand_1_x[6]
.sym 87519 lm32_cpu.x_result_sel_sext_x
.sym 87521 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 87522 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 87535 lm32_cpu.operand_1_x[11]
.sym 87541 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 87542 lm32_cpu.adder_op_x_n
.sym 87543 lm32_cpu.sexth_result_x[2]
.sym 87546 $abc$42206$n2056
.sym 87547 lm32_cpu.sexth_result_x[11]
.sym 87548 lm32_cpu.operand_1_x[4]
.sym 87549 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 87551 lm32_cpu.operand_1_x[2]
.sym 87554 lm32_cpu.sexth_result_x[14]
.sym 87556 lm32_cpu.operand_1_x[14]
.sym 87558 lm32_cpu.sexth_result_x[4]
.sym 87561 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 87562 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 87564 lm32_cpu.adder_op_x_n
.sym 87569 lm32_cpu.sexth_result_x[4]
.sym 87570 lm32_cpu.operand_1_x[4]
.sym 87576 lm32_cpu.operand_1_x[11]
.sym 87579 lm32_cpu.operand_1_x[11]
.sym 87581 lm32_cpu.sexth_result_x[11]
.sym 87586 lm32_cpu.sexth_result_x[4]
.sym 87587 lm32_cpu.operand_1_x[4]
.sym 87593 lm32_cpu.operand_1_x[2]
.sym 87594 lm32_cpu.sexth_result_x[2]
.sym 87597 lm32_cpu.sexth_result_x[2]
.sym 87598 lm32_cpu.operand_1_x[2]
.sym 87603 lm32_cpu.operand_1_x[14]
.sym 87605 lm32_cpu.sexth_result_x[14]
.sym 87607 $abc$42206$n2056
.sym 87608 sys_clk_$glb_clk
.sym 87609 lm32_cpu.rst_i_$glb_sr
.sym 87611 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 87612 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 87613 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 87614 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 87615 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 87616 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 87617 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 87619 $abc$42206$n4613
.sym 87620 $abc$42206$n4613
.sym 87631 lm32_cpu.operand_1_x[11]
.sym 87633 $abc$42206$n3509_1
.sym 87634 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 87636 $abc$42206$n7364
.sym 87637 $abc$42206$n7361
.sym 87638 lm32_cpu.operand_1_x[20]
.sym 87639 $abc$42206$n7354
.sym 87640 $abc$42206$n7388
.sym 87642 lm32_cpu.logic_op_x[0]
.sym 87643 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 87644 lm32_cpu.operand_1_x[10]
.sym 87645 lm32_cpu.sexth_result_x[1]
.sym 87651 lm32_cpu.operand_1_x[5]
.sym 87652 lm32_cpu.operand_1_x[4]
.sym 87653 lm32_cpu.sexth_result_x[2]
.sym 87656 lm32_cpu.sexth_result_x[0]
.sym 87657 lm32_cpu.operand_1_x[3]
.sym 87658 lm32_cpu.operand_1_x[2]
.sym 87659 lm32_cpu.adder_op_x
.sym 87661 lm32_cpu.sexth_result_x[6]
.sym 87665 lm32_cpu.sexth_result_x[5]
.sym 87666 lm32_cpu.operand_1_x[0]
.sym 87671 lm32_cpu.adder_op_x
.sym 87673 lm32_cpu.sexth_result_x[4]
.sym 87676 lm32_cpu.sexth_result_x[1]
.sym 87677 lm32_cpu.sexth_result_x[3]
.sym 87678 lm32_cpu.operand_1_x[6]
.sym 87681 lm32_cpu.operand_1_x[1]
.sym 87685 lm32_cpu.adder_op_x
.sym 87689 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 87691 lm32_cpu.operand_1_x[0]
.sym 87692 lm32_cpu.sexth_result_x[0]
.sym 87693 lm32_cpu.adder_op_x
.sym 87695 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 87697 lm32_cpu.operand_1_x[1]
.sym 87698 lm32_cpu.sexth_result_x[1]
.sym 87699 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 87701 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 87703 lm32_cpu.sexth_result_x[2]
.sym 87704 lm32_cpu.operand_1_x[2]
.sym 87705 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 87707 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 87709 lm32_cpu.sexth_result_x[3]
.sym 87710 lm32_cpu.operand_1_x[3]
.sym 87711 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 87713 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 87715 lm32_cpu.sexth_result_x[4]
.sym 87716 lm32_cpu.operand_1_x[4]
.sym 87717 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 87719 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 87721 lm32_cpu.sexth_result_x[5]
.sym 87722 lm32_cpu.operand_1_x[5]
.sym 87723 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 87725 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 87727 lm32_cpu.operand_1_x[6]
.sym 87728 lm32_cpu.sexth_result_x[6]
.sym 87729 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 87733 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 87734 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 87735 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 87736 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 87737 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 87738 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 87739 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 87740 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 87744 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 87745 lm32_cpu.adder_op_x
.sym 87746 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 87748 $abc$42206$n7361
.sym 87752 $abc$42206$n7369
.sym 87754 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 87757 $abc$42206$n4454
.sym 87758 spram_bus_adr[8]
.sym 87759 lm32_cpu.sexth_result_x[4]
.sym 87760 $abc$42206$n4611
.sym 87761 lm32_cpu.operand_1_x[16]
.sym 87762 $abc$42206$n7367
.sym 87766 lm32_cpu.operand_0_x[21]
.sym 87767 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 87768 storage_1[12][7]
.sym 87769 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 87774 lm32_cpu.sexth_result_x[10]
.sym 87776 lm32_cpu.operand_1_x[12]
.sym 87777 lm32_cpu.operand_1_x[7]
.sym 87778 lm32_cpu.sexth_result_x[14]
.sym 87780 lm32_cpu.sexth_result_x[13]
.sym 87782 lm32_cpu.operand_1_x[8]
.sym 87784 lm32_cpu.sexth_result_x[12]
.sym 87789 lm32_cpu.sexth_result_x[11]
.sym 87790 lm32_cpu.operand_1_x[9]
.sym 87792 lm32_cpu.sexth_result_x[8]
.sym 87793 lm32_cpu.operand_1_x[14]
.sym 87794 lm32_cpu.sexth_result_x[7]
.sym 87797 lm32_cpu.sexth_result_x[9]
.sym 87800 lm32_cpu.operand_1_x[11]
.sym 87802 lm32_cpu.operand_1_x[13]
.sym 87804 lm32_cpu.operand_1_x[10]
.sym 87806 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 87808 lm32_cpu.operand_1_x[7]
.sym 87809 lm32_cpu.sexth_result_x[7]
.sym 87810 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 87812 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 87814 lm32_cpu.sexth_result_x[8]
.sym 87815 lm32_cpu.operand_1_x[8]
.sym 87816 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 87818 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 87820 lm32_cpu.sexth_result_x[9]
.sym 87821 lm32_cpu.operand_1_x[9]
.sym 87822 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 87824 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 87826 lm32_cpu.sexth_result_x[10]
.sym 87827 lm32_cpu.operand_1_x[10]
.sym 87828 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 87830 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 87832 lm32_cpu.operand_1_x[11]
.sym 87833 lm32_cpu.sexth_result_x[11]
.sym 87834 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 87836 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 87838 lm32_cpu.operand_1_x[12]
.sym 87839 lm32_cpu.sexth_result_x[12]
.sym 87840 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 87842 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 87844 lm32_cpu.operand_1_x[13]
.sym 87845 lm32_cpu.sexth_result_x[13]
.sym 87846 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 87848 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 87850 lm32_cpu.sexth_result_x[14]
.sym 87851 lm32_cpu.operand_1_x[14]
.sym 87852 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 87856 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 87857 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 87858 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 87859 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 87860 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 87861 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 87862 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 87863 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 87867 lm32_cpu.mc_arithmetic.b[5]
.sym 87868 $abc$42206$n7390
.sym 87869 lm32_cpu.operand_1_x[12]
.sym 87870 lm32_cpu.operand_1_x[12]
.sym 87873 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 87874 lm32_cpu.x_result_sel_add_x
.sym 87876 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 87878 lm32_cpu.sexth_result_x[10]
.sym 87879 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 87880 $abc$42206$n7357
.sym 87881 $abc$42206$n5297
.sym 87882 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 87883 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 87885 lm32_cpu.operand_1_x[23]
.sym 87887 $abc$42206$n7013
.sym 87888 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 87889 $abc$42206$n7375
.sym 87890 $abc$42206$n6105_1
.sym 87891 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87892 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 87901 lm32_cpu.operand_0_x[18]
.sym 87902 lm32_cpu.operand_1_x[21]
.sym 87903 lm32_cpu.operand_0_x[16]
.sym 87904 lm32_cpu.operand_1_x[22]
.sym 87905 lm32_cpu.operand_1_x[18]
.sym 87907 lm32_cpu.operand_0_x[17]
.sym 87908 lm32_cpu.operand_1_x[17]
.sym 87910 lm32_cpu.operand_1_x[20]
.sym 87919 lm32_cpu.operand_0_x[22]
.sym 87920 lm32_cpu.operand_0_x[20]
.sym 87921 lm32_cpu.operand_1_x[16]
.sym 87924 lm32_cpu.sexth_result_x[31]
.sym 87925 lm32_cpu.operand_0_x[19]
.sym 87926 lm32_cpu.operand_0_x[21]
.sym 87927 lm32_cpu.operand_1_x[15]
.sym 87928 lm32_cpu.operand_1_x[19]
.sym 87929 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 87931 lm32_cpu.operand_1_x[15]
.sym 87932 lm32_cpu.sexth_result_x[31]
.sym 87933 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 87935 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 87937 lm32_cpu.operand_0_x[16]
.sym 87938 lm32_cpu.operand_1_x[16]
.sym 87939 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 87941 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 87943 lm32_cpu.operand_0_x[17]
.sym 87944 lm32_cpu.operand_1_x[17]
.sym 87945 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 87947 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 87949 lm32_cpu.operand_0_x[18]
.sym 87950 lm32_cpu.operand_1_x[18]
.sym 87951 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 87953 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 87955 lm32_cpu.operand_0_x[19]
.sym 87956 lm32_cpu.operand_1_x[19]
.sym 87957 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 87959 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 87961 lm32_cpu.operand_1_x[20]
.sym 87962 lm32_cpu.operand_0_x[20]
.sym 87963 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 87965 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 87967 lm32_cpu.operand_1_x[21]
.sym 87968 lm32_cpu.operand_0_x[21]
.sym 87969 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 87971 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 87973 lm32_cpu.operand_0_x[22]
.sym 87974 lm32_cpu.operand_1_x[22]
.sym 87975 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 87979 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 87980 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 87981 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 87982 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 87983 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 87984 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 87985 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 87986 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 87991 lm32_cpu.operand_1_x[18]
.sym 87996 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 87997 lm32_cpu.operand_0_x[18]
.sym 87998 $abc$42206$n7396
.sym 87999 lm32_cpu.operand_0_x[16]
.sym 88000 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 88002 lm32_cpu.branch_target_d[21]
.sym 88003 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 88004 $abc$42206$n7373
.sym 88005 lm32_cpu.operand_0_x[22]
.sym 88006 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 88007 lm32_cpu.x_result_sel_sext_x
.sym 88008 $abc$42206$n7410
.sym 88009 lm32_cpu.operand_0_x[28]
.sym 88010 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 88011 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 88012 $abc$42206$n3975
.sym 88013 $abc$42206$n7381
.sym 88014 lm32_cpu.mc_result_x[16]
.sym 88015 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 88024 lm32_cpu.operand_1_x[28]
.sym 88025 lm32_cpu.operand_0_x[26]
.sym 88026 lm32_cpu.operand_1_x[24]
.sym 88027 lm32_cpu.operand_0_x[23]
.sym 88028 lm32_cpu.operand_1_x[30]
.sym 88031 lm32_cpu.operand_1_x[27]
.sym 88033 lm32_cpu.operand_1_x[26]
.sym 88038 lm32_cpu.operand_1_x[29]
.sym 88039 lm32_cpu.operand_0_x[28]
.sym 88040 lm32_cpu.operand_0_x[25]
.sym 88043 lm32_cpu.operand_1_x[25]
.sym 88044 lm32_cpu.operand_0_x[29]
.sym 88045 lm32_cpu.operand_1_x[23]
.sym 88046 lm32_cpu.operand_0_x[27]
.sym 88049 lm32_cpu.operand_0_x[30]
.sym 88050 lm32_cpu.operand_0_x[24]
.sym 88052 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 88054 lm32_cpu.operand_0_x[23]
.sym 88055 lm32_cpu.operand_1_x[23]
.sym 88056 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 88058 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 88060 lm32_cpu.operand_1_x[24]
.sym 88061 lm32_cpu.operand_0_x[24]
.sym 88062 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 88064 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 88066 lm32_cpu.operand_1_x[25]
.sym 88067 lm32_cpu.operand_0_x[25]
.sym 88068 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 88070 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 88072 lm32_cpu.operand_1_x[26]
.sym 88073 lm32_cpu.operand_0_x[26]
.sym 88074 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 88076 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 88078 lm32_cpu.operand_0_x[27]
.sym 88079 lm32_cpu.operand_1_x[27]
.sym 88080 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 88082 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 88084 lm32_cpu.operand_1_x[28]
.sym 88085 lm32_cpu.operand_0_x[28]
.sym 88086 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 88088 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 88090 lm32_cpu.operand_0_x[29]
.sym 88091 lm32_cpu.operand_1_x[29]
.sym 88092 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 88094 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 88096 lm32_cpu.operand_0_x[30]
.sym 88097 lm32_cpu.operand_1_x[30]
.sym 88098 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 88102 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 88103 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 88104 $abc$42206$n7378
.sym 88105 $abc$42206$n7379
.sym 88106 $abc$42206$n7375
.sym 88107 $abc$42206$n7411
.sym 88108 $abc$42206$n7377
.sym 88109 lm32_cpu.operand_0_x[22]
.sym 88112 $abc$42206$n4436
.sym 88114 $abc$42206$n6100_1
.sym 88117 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88118 lm32_cpu.operand_0_x[17]
.sym 88120 lm32_cpu.logic_op_x[1]
.sym 88121 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 88122 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 88124 lm32_cpu.operand_1_x[17]
.sym 88126 lm32_cpu.operand_0_x[31]
.sym 88127 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 88128 $abc$42206$n6106_1
.sym 88129 lm32_cpu.operand_1_x[20]
.sym 88130 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 88131 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 88132 $abc$42206$n6085_1
.sym 88133 lm32_cpu.operand_0_x[20]
.sym 88134 lm32_cpu.logic_op_x[0]
.sym 88135 $abc$42206$n7403
.sym 88136 $abc$42206$n7380
.sym 88137 lm32_cpu.operand_1_x[28]
.sym 88138 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 88143 lm32_cpu.operand_1_x[31]
.sym 88144 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 88145 $abc$42206$n2056
.sym 88146 lm32_cpu.adder_op_x_n
.sym 88147 lm32_cpu.x_result_sel_mc_arith_x
.sym 88149 lm32_cpu.operand_1_x[24]
.sym 88150 lm32_cpu.operand_1_x[29]
.sym 88152 lm32_cpu.x_result_sel_add_x
.sym 88153 lm32_cpu.operand_0_x[31]
.sym 88157 lm32_cpu.operand_0_x[24]
.sym 88162 $abc$42206$n6105_1
.sym 88166 lm32_cpu.operand_1_x[23]
.sym 88167 lm32_cpu.x_result_sel_sext_x
.sym 88168 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 88170 lm32_cpu.operand_0_x[23]
.sym 88174 lm32_cpu.mc_result_x[16]
.sym 88175 $nextpnr_ICESTORM_LC_38$I3
.sym 88177 lm32_cpu.operand_0_x[31]
.sym 88178 lm32_cpu.operand_1_x[31]
.sym 88179 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 88185 $nextpnr_ICESTORM_LC_38$I3
.sym 88189 lm32_cpu.operand_0_x[24]
.sym 88190 lm32_cpu.operand_1_x[24]
.sym 88194 lm32_cpu.operand_0_x[24]
.sym 88195 lm32_cpu.operand_1_x[24]
.sym 88201 lm32_cpu.operand_1_x[29]
.sym 88206 $abc$42206$n6105_1
.sym 88207 lm32_cpu.mc_result_x[16]
.sym 88208 lm32_cpu.x_result_sel_sext_x
.sym 88209 lm32_cpu.x_result_sel_mc_arith_x
.sym 88212 lm32_cpu.operand_0_x[23]
.sym 88215 lm32_cpu.operand_1_x[23]
.sym 88218 lm32_cpu.adder_op_x_n
.sym 88219 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 88220 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 88221 lm32_cpu.x_result_sel_add_x
.sym 88222 $abc$42206$n2056
.sym 88223 sys_clk_$glb_clk
.sym 88224 lm32_cpu.rst_i_$glb_sr
.sym 88225 storage_1[11][5]
.sym 88226 $abc$42206$n3546_1
.sym 88227 $abc$42206$n7410
.sym 88228 $abc$42206$n3730_1
.sym 88229 storage_1[11][2]
.sym 88230 $abc$42206$n3510_1
.sym 88231 $abc$42206$n7407
.sym 88232 $abc$42206$n7409
.sym 88236 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 88237 lm32_cpu.operand_1_x[31]
.sym 88238 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88239 $abc$42206$n3472
.sym 88240 lm32_cpu.operand_1_x[28]
.sym 88241 lm32_cpu.operand_0_x[31]
.sym 88244 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 88245 $abc$42206$n2319
.sym 88246 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 88249 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 88250 lm32_cpu.operand_1_x[19]
.sym 88251 lm32_cpu.operand_1_x[30]
.sym 88252 $abc$42206$n4611
.sym 88253 $abc$42206$n4454
.sym 88254 $abc$42206$n7407
.sym 88255 $abc$42206$n2190
.sym 88256 lm32_cpu.operand_1_x[21]
.sym 88257 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88258 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 88259 lm32_cpu.operand_0_x[20]
.sym 88260 storage_1[12][7]
.sym 88271 lm32_cpu.operand_1_x[31]
.sym 88275 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 88276 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 88277 lm32_cpu.operand_1_x[30]
.sym 88280 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 88281 lm32_cpu.x_result_sel_add_x
.sym 88283 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 88284 lm32_cpu.adder_op_x_n
.sym 88285 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 88286 lm32_cpu.operand_0_x[31]
.sym 88287 lm32_cpu.operand_0_x[30]
.sym 88289 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 88290 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 88291 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 88292 lm32_cpu.adder_op_x_n
.sym 88294 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 88296 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 88299 lm32_cpu.adder_op_x_n
.sym 88300 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 88301 lm32_cpu.x_result_sel_add_x
.sym 88302 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 88308 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 88311 lm32_cpu.operand_1_x[30]
.sym 88312 lm32_cpu.operand_0_x[30]
.sym 88317 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 88318 lm32_cpu.x_result_sel_add_x
.sym 88319 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 88320 lm32_cpu.adder_op_x_n
.sym 88323 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 88324 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 88325 lm32_cpu.x_result_sel_add_x
.sym 88326 lm32_cpu.adder_op_x_n
.sym 88329 lm32_cpu.operand_1_x[31]
.sym 88330 lm32_cpu.operand_0_x[31]
.sym 88335 lm32_cpu.x_result_sel_add_x
.sym 88336 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 88337 lm32_cpu.adder_op_x_n
.sym 88338 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 88343 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 88345 $abc$42206$n2400_$glb_ce
.sym 88346 sys_clk_$glb_clk
.sym 88347 lm32_cpu.rst_i_$glb_sr
.sym 88348 basesoc_uart_phy_tx_bitcount[3]
.sym 88349 $abc$42206$n6084_1
.sym 88350 basesoc_uart_phy_tx_bitcount[2]
.sym 88351 $abc$42206$n6080_1
.sym 88352 $abc$42206$n7403
.sym 88353 $abc$42206$n7371
.sym 88354 $abc$42206$n6053_1
.sym 88355 $abc$42206$n6083_1
.sym 88356 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 88358 $abc$42206$n3285_1
.sym 88361 lm32_cpu.operand_m[12]
.sym 88363 $abc$42206$n3369_1
.sym 88364 lm32_cpu.operand_0_x[20]
.sym 88367 lm32_cpu.operand_1_x[31]
.sym 88369 lm32_cpu.x_result_sel_add_x
.sym 88371 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88372 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88373 $abc$42206$n3301_1
.sym 88374 $abc$42206$n5297
.sym 88375 storage_1[15][5]
.sym 88376 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 88377 $abc$42206$n6089_1
.sym 88378 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 88379 $abc$42206$n7013
.sym 88380 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 88381 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88382 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 88383 $abc$42206$n3773_1
.sym 88391 lm32_cpu.logic_op_x[1]
.sym 88392 lm32_cpu.operand_0_x[25]
.sym 88394 lm32_cpu.logic_op_x[2]
.sym 88395 lm32_cpu.x_result_sel_sext_x
.sym 88396 $abc$42206$n6066_1
.sym 88398 lm32_cpu.operand_0_x[30]
.sym 88399 lm32_cpu.mc_result_x[21]
.sym 88400 lm32_cpu.operand_1_x[28]
.sym 88401 lm32_cpu.x_result_sel_mc_arith_x
.sym 88406 lm32_cpu.logic_op_x[0]
.sym 88407 lm32_cpu.operand_1_x[25]
.sym 88408 basesoc_uart_phy_rx_reg[1]
.sym 88409 $abc$42206$n6091_1
.sym 88410 lm32_cpu.operand_1_x[19]
.sym 88411 lm32_cpu.operand_1_x[30]
.sym 88414 $abc$42206$n6084_1
.sym 88416 $abc$42206$n2230
.sym 88418 lm32_cpu.operand_0_x[19]
.sym 88419 $abc$42206$n6053_1
.sym 88420 lm32_cpu.logic_op_x[3]
.sym 88422 lm32_cpu.operand_1_x[28]
.sym 88423 lm32_cpu.logic_op_x[0]
.sym 88424 lm32_cpu.logic_op_x[1]
.sym 88425 $abc$42206$n6053_1
.sym 88428 lm32_cpu.logic_op_x[0]
.sym 88429 lm32_cpu.operand_1_x[25]
.sym 88430 $abc$42206$n6066_1
.sym 88431 lm32_cpu.logic_op_x[1]
.sym 88437 basesoc_uart_phy_rx_reg[1]
.sym 88440 lm32_cpu.mc_result_x[21]
.sym 88441 $abc$42206$n6084_1
.sym 88442 lm32_cpu.x_result_sel_mc_arith_x
.sym 88443 lm32_cpu.x_result_sel_sext_x
.sym 88446 lm32_cpu.logic_op_x[3]
.sym 88447 lm32_cpu.operand_1_x[19]
.sym 88448 lm32_cpu.operand_0_x[19]
.sym 88449 lm32_cpu.logic_op_x[2]
.sym 88453 lm32_cpu.operand_1_x[30]
.sym 88455 lm32_cpu.operand_0_x[30]
.sym 88458 lm32_cpu.logic_op_x[1]
.sym 88459 lm32_cpu.logic_op_x[0]
.sym 88460 $abc$42206$n6091_1
.sym 88461 lm32_cpu.operand_1_x[19]
.sym 88464 lm32_cpu.operand_0_x[25]
.sym 88465 lm32_cpu.operand_1_x[25]
.sym 88466 lm32_cpu.logic_op_x[2]
.sym 88467 lm32_cpu.logic_op_x[3]
.sym 88468 $abc$42206$n2230
.sym 88469 sys_clk_$glb_clk
.sym 88470 sys_rst_$glb_sr
.sym 88471 lm32_cpu.mc_arithmetic.b[0]
.sym 88472 storage_1[12][2]
.sym 88473 $abc$42206$n7007
.sym 88474 $abc$42206$n6225_1
.sym 88476 storage_1[12][7]
.sym 88477 $abc$42206$n6224
.sym 88478 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 88481 lm32_cpu.mc_arithmetic.b[29]
.sym 88483 $abc$42206$n6054_1
.sym 88485 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 88486 lm32_cpu.logic_op_x[3]
.sym 88487 lm32_cpu.mc_result_x[21]
.sym 88488 lm32_cpu.operand_0_x[25]
.sym 88491 lm32_cpu.operand_0_x[28]
.sym 88493 spiflash_sr[20]
.sym 88494 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 88496 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88498 sram_bus_dat_w[5]
.sym 88500 $abc$42206$n4291
.sym 88501 lm32_cpu.mc_result_x[16]
.sym 88502 $abc$42206$n2230
.sym 88504 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88506 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 88513 lm32_cpu.x_result_sel_mc_arith_x
.sym 88515 $abc$42206$n6080_1
.sym 88523 lm32_cpu.x_result_sel_sext_x
.sym 88525 $abc$42206$n6088_1
.sym 88526 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 88528 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88529 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88530 lm32_cpu.mc_result_x[22]
.sym 88531 lm32_cpu.mc_result_x[28]
.sym 88532 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88533 lm32_cpu.mc_result_x[20]
.sym 88539 $abc$42206$n7003
.sym 88540 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 88541 $abc$42206$n6054_1
.sym 88545 lm32_cpu.x_result_sel_sext_x
.sym 88546 lm32_cpu.x_result_sel_mc_arith_x
.sym 88547 $abc$42206$n6088_1
.sym 88548 lm32_cpu.mc_result_x[20]
.sym 88552 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88557 lm32_cpu.mc_result_x[22]
.sym 88558 lm32_cpu.x_result_sel_mc_arith_x
.sym 88559 lm32_cpu.x_result_sel_sext_x
.sym 88560 $abc$42206$n6080_1
.sym 88563 lm32_cpu.x_result_sel_mc_arith_x
.sym 88564 lm32_cpu.x_result_sel_sext_x
.sym 88565 lm32_cpu.mc_result_x[28]
.sym 88566 $abc$42206$n6054_1
.sym 88572 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 88575 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 88582 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88588 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88591 $abc$42206$n7003
.sym 88592 sys_clk_$glb_clk
.sym 88595 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 88596 storage[12][7]
.sym 88597 $abc$42206$n5232_1
.sym 88598 $abc$42206$n5236_1
.sym 88599 $abc$42206$n6313_1
.sym 88600 $abc$42206$n5237_1
.sym 88601 storage[12][2]
.sym 88605 basesoc_uart_phy_rx_reg[1]
.sym 88607 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88610 $abc$42206$n3301_1
.sym 88611 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88613 lm32_cpu.mc_arithmetic.b[0]
.sym 88615 $abc$42206$n6049_1
.sym 88620 $abc$42206$n7415
.sym 88621 sram_bus_dat_w[2]
.sym 88622 $abc$42206$n6209_1
.sym 88623 $abc$42206$n4560_1
.sym 88625 $abc$42206$n7003
.sym 88626 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88627 sram_bus_dat_w[7]
.sym 88628 $abc$42206$n6313_1
.sym 88629 csrbank0_bus_errors3_w[7]
.sym 88635 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 88636 storage_1[15][4]
.sym 88639 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88642 $abc$42206$n3301_1
.sym 88643 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88646 lm32_cpu.mc_arithmetic.b[3]
.sym 88648 $abc$42206$n4193_1
.sym 88651 storage_1[14][4]
.sym 88652 $abc$42206$n3354_1
.sym 88654 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 88656 sram_bus_dat_w[1]
.sym 88658 sram_bus_dat_w[5]
.sym 88659 $abc$42206$n3222_1_$glb_clk
.sym 88660 $abc$42206$n3285_1
.sym 88662 $abc$42206$n2321
.sym 88665 $abc$42206$n4437
.sym 88668 $abc$42206$n4193_1
.sym 88669 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 88670 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 88671 $abc$42206$n3222_1_$glb_clk
.sym 88675 $abc$42206$n3285_1
.sym 88681 $abc$42206$n3354_1
.sym 88688 sram_bus_dat_w[1]
.sym 88693 sram_bus_dat_w[5]
.sym 88698 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88699 storage_1[14][4]
.sym 88700 storage_1[15][4]
.sym 88701 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88705 $abc$42206$n3301_1
.sym 88710 $abc$42206$n4437
.sym 88711 $abc$42206$n3285_1
.sym 88712 $abc$42206$n3222_1_$glb_clk
.sym 88713 lm32_cpu.mc_arithmetic.b[3]
.sym 88714 $abc$42206$n2321
.sym 88715 sys_clk_$glb_clk
.sym 88716 sys_rst_$glb_sr
.sym 88717 storage_1[14][4]
.sym 88718 lm32_cpu.eba[21]
.sym 88719 $abc$42206$n2164
.sym 88720 storage_1[14][1]
.sym 88721 $abc$42206$n4554_1
.sym 88722 storage_1[14][0]
.sym 88723 $abc$42206$n2190
.sym 88724 $abc$42206$n2163
.sym 88725 csrbank2_load3_w[5]
.sym 88728 csrbank2_load3_w[5]
.sym 88730 $abc$42206$n3301_1
.sym 88731 $abc$42206$n5262_1
.sym 88732 lm32_cpu.mc_arithmetic.b[3]
.sym 88733 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 88734 storage[12][2]
.sym 88735 $abc$42206$n3354_1
.sym 88739 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 88741 storage[12][7]
.sym 88742 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88744 csrbank2_load3_w[1]
.sym 88745 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88746 $abc$42206$n2190
.sym 88747 csrbank0_bus_errors0_w[7]
.sym 88748 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88749 $abc$42206$n4454
.sym 88750 $abc$42206$n4555
.sym 88751 csrbank0_bus_errors2_w[5]
.sym 88752 csrbank0_bus_errors0_w[1]
.sym 88764 csrbank0_bus_errors0_w[6]
.sym 88768 csrbank0_bus_errors0_w[2]
.sym 88769 $abc$42206$n2164
.sym 88770 csrbank0_bus_errors0_w[4]
.sym 88773 csrbank0_bus_errors0_w[7]
.sym 88776 csrbank0_bus_errors0_w[1]
.sym 88777 csrbank0_bus_errors0_w[0]
.sym 88779 csrbank0_bus_errors0_w[5]
.sym 88785 csrbank0_bus_errors0_w[3]
.sym 88792 csrbank0_bus_errors0_w[0]
.sym 88796 $auto$alumacc.cc:474:replace_alu$3955.C[2]
.sym 88798 csrbank0_bus_errors0_w[1]
.sym 88802 $auto$alumacc.cc:474:replace_alu$3955.C[3]
.sym 88804 csrbank0_bus_errors0_w[2]
.sym 88806 $auto$alumacc.cc:474:replace_alu$3955.C[2]
.sym 88808 $auto$alumacc.cc:474:replace_alu$3955.C[4]
.sym 88810 csrbank0_bus_errors0_w[3]
.sym 88812 $auto$alumacc.cc:474:replace_alu$3955.C[3]
.sym 88814 $auto$alumacc.cc:474:replace_alu$3955.C[5]
.sym 88816 csrbank0_bus_errors0_w[4]
.sym 88818 $auto$alumacc.cc:474:replace_alu$3955.C[4]
.sym 88820 $auto$alumacc.cc:474:replace_alu$3955.C[6]
.sym 88823 csrbank0_bus_errors0_w[5]
.sym 88824 $auto$alumacc.cc:474:replace_alu$3955.C[5]
.sym 88826 $auto$alumacc.cc:474:replace_alu$3955.C[7]
.sym 88829 csrbank0_bus_errors0_w[6]
.sym 88830 $auto$alumacc.cc:474:replace_alu$3955.C[6]
.sym 88832 $auto$alumacc.cc:474:replace_alu$3955.C[8]
.sym 88834 csrbank0_bus_errors0_w[7]
.sym 88836 $auto$alumacc.cc:474:replace_alu$3955.C[7]
.sym 88837 $abc$42206$n2164
.sym 88838 sys_clk_$glb_clk
.sym 88839 sys_rst_$glb_sr
.sym 88840 $abc$42206$n5426
.sym 88841 slave_sel_r[1]
.sym 88842 $abc$42206$n4560_1
.sym 88843 csrbank0_bus_errors0_w[0]
.sym 88844 $abc$42206$n4564_1
.sym 88845 csrbank0_bus_errors3_w[7]
.sym 88846 $abc$42206$n5416
.sym 88847 $abc$42206$n4562_1
.sym 88853 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 88854 $abc$42206$n2093
.sym 88858 lm32_cpu.operand_m[12]
.sym 88859 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88860 $abc$42206$n3369_1
.sym 88862 csrbank0_bus_errors0_w[4]
.sym 88864 $abc$42206$n2164
.sym 88865 csrbank0_bus_errors0_w[2]
.sym 88866 $abc$42206$n3301_1
.sym 88867 $abc$42206$n4355_1
.sym 88868 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88869 $abc$42206$n5416
.sym 88870 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 88871 $abc$42206$n3301_1
.sym 88872 $abc$42206$n5420_1
.sym 88873 $abc$42206$n5426
.sym 88874 lm32_cpu.eba[21]
.sym 88875 lm32_cpu.mc_arithmetic.b[3]
.sym 88876 $auto$alumacc.cc:474:replace_alu$3955.C[8]
.sym 88883 $abc$42206$n2164
.sym 88891 csrbank0_bus_errors1_w[2]
.sym 88897 csrbank0_bus_errors1_w[0]
.sym 88898 csrbank0_bus_errors1_w[1]
.sym 88900 csrbank0_bus_errors1_w[3]
.sym 88903 csrbank0_bus_errors1_w[6]
.sym 88904 csrbank0_bus_errors1_w[7]
.sym 88909 csrbank0_bus_errors1_w[4]
.sym 88910 csrbank0_bus_errors1_w[5]
.sym 88913 $auto$alumacc.cc:474:replace_alu$3955.C[9]
.sym 88916 csrbank0_bus_errors1_w[0]
.sym 88917 $auto$alumacc.cc:474:replace_alu$3955.C[8]
.sym 88919 $auto$alumacc.cc:474:replace_alu$3955.C[10]
.sym 88922 csrbank0_bus_errors1_w[1]
.sym 88923 $auto$alumacc.cc:474:replace_alu$3955.C[9]
.sym 88925 $auto$alumacc.cc:474:replace_alu$3955.C[11]
.sym 88927 csrbank0_bus_errors1_w[2]
.sym 88929 $auto$alumacc.cc:474:replace_alu$3955.C[10]
.sym 88931 $auto$alumacc.cc:474:replace_alu$3955.C[12]
.sym 88934 csrbank0_bus_errors1_w[3]
.sym 88935 $auto$alumacc.cc:474:replace_alu$3955.C[11]
.sym 88937 $auto$alumacc.cc:474:replace_alu$3955.C[13]
.sym 88939 csrbank0_bus_errors1_w[4]
.sym 88941 $auto$alumacc.cc:474:replace_alu$3955.C[12]
.sym 88943 $auto$alumacc.cc:474:replace_alu$3955.C[14]
.sym 88945 csrbank0_bus_errors1_w[5]
.sym 88947 $auto$alumacc.cc:474:replace_alu$3955.C[13]
.sym 88949 $auto$alumacc.cc:474:replace_alu$3955.C[15]
.sym 88952 csrbank0_bus_errors1_w[6]
.sym 88953 $auto$alumacc.cc:474:replace_alu$3955.C[14]
.sym 88955 $auto$alumacc.cc:474:replace_alu$3955.C[16]
.sym 88958 csrbank0_bus_errors1_w[7]
.sym 88959 $auto$alumacc.cc:474:replace_alu$3955.C[15]
.sym 88960 $abc$42206$n2164
.sym 88961 sys_clk_$glb_clk
.sym 88962 sys_rst_$glb_sr
.sym 88963 $abc$42206$n6874
.sym 88964 $abc$42206$n3360_1
.sym 88965 $abc$42206$n5420_1
.sym 88966 $abc$42206$n4369
.sym 88967 $abc$42206$n4555
.sym 88968 csrbank0_bus_errors0_w[1]
.sym 88969 $abc$42206$n4557
.sym 88970 $abc$42206$n5427_1
.sym 88974 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88976 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88979 sram_bus_dat_w[3]
.sym 88987 $abc$42206$n4264_1
.sym 88988 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88989 lm32_cpu.mc_arithmetic.b[13]
.sym 88990 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 88992 $abc$42206$n4291
.sym 88993 lm32_cpu.mc_arithmetic.state[2]
.sym 88994 $abc$42206$n2230
.sym 88995 lm32_cpu.mc_arithmetic.b[5]
.sym 88996 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88997 sram_bus_dat_w[5]
.sym 88998 $abc$42206$n2164
.sym 88999 $auto$alumacc.cc:474:replace_alu$3955.C[16]
.sym 89004 csrbank0_bus_errors2_w[0]
.sym 89007 csrbank0_bus_errors2_w[3]
.sym 89009 csrbank0_bus_errors2_w[5]
.sym 89018 csrbank0_bus_errors2_w[6]
.sym 89019 csrbank0_bus_errors2_w[7]
.sym 89022 $abc$42206$n2164
.sym 89024 csrbank0_bus_errors2_w[4]
.sym 89029 csrbank0_bus_errors2_w[1]
.sym 89030 csrbank0_bus_errors2_w[2]
.sym 89036 $auto$alumacc.cc:474:replace_alu$3955.C[17]
.sym 89039 csrbank0_bus_errors2_w[0]
.sym 89040 $auto$alumacc.cc:474:replace_alu$3955.C[16]
.sym 89042 $auto$alumacc.cc:474:replace_alu$3955.C[18]
.sym 89044 csrbank0_bus_errors2_w[1]
.sym 89046 $auto$alumacc.cc:474:replace_alu$3955.C[17]
.sym 89048 $auto$alumacc.cc:474:replace_alu$3955.C[19]
.sym 89050 csrbank0_bus_errors2_w[2]
.sym 89052 $auto$alumacc.cc:474:replace_alu$3955.C[18]
.sym 89054 $auto$alumacc.cc:474:replace_alu$3955.C[20]
.sym 89057 csrbank0_bus_errors2_w[3]
.sym 89058 $auto$alumacc.cc:474:replace_alu$3955.C[19]
.sym 89060 $auto$alumacc.cc:474:replace_alu$3955.C[21]
.sym 89063 csrbank0_bus_errors2_w[4]
.sym 89064 $auto$alumacc.cc:474:replace_alu$3955.C[20]
.sym 89066 $auto$alumacc.cc:474:replace_alu$3955.C[22]
.sym 89069 csrbank0_bus_errors2_w[5]
.sym 89070 $auto$alumacc.cc:474:replace_alu$3955.C[21]
.sym 89072 $auto$alumacc.cc:474:replace_alu$3955.C[23]
.sym 89074 csrbank0_bus_errors2_w[6]
.sym 89076 $auto$alumacc.cc:474:replace_alu$3955.C[22]
.sym 89078 $auto$alumacc.cc:474:replace_alu$3955.C[24]
.sym 89080 csrbank0_bus_errors2_w[7]
.sym 89082 $auto$alumacc.cc:474:replace_alu$3955.C[23]
.sym 89083 $abc$42206$n2164
.sym 89084 sys_clk_$glb_clk
.sym 89085 sys_rst_$glb_sr
.sym 89086 $abc$42206$n4361
.sym 89087 $abc$42206$n4558_1
.sym 89088 $abc$42206$n5409
.sym 89089 $abc$42206$n5442
.sym 89090 lm32_cpu.mc_arithmetic.b[4]
.sym 89091 $abc$42206$n4428
.sym 89092 $abc$42206$n5447_1
.sym 89093 lm32_cpu.mc_arithmetic.b[13]
.sym 89099 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 89102 $abc$42206$n4580_1
.sym 89107 $abc$42206$n3360_1
.sym 89110 $abc$42206$n3336_1
.sym 89111 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 89112 $abc$42206$n4641
.sym 89113 sram_bus_dat_w[7]
.sym 89114 $abc$42206$n4638_1
.sym 89116 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 89117 $abc$42206$n3301_1
.sym 89118 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89119 $abc$42206$n6209_1
.sym 89121 $abc$42206$n4558_1
.sym 89122 $auto$alumacc.cc:474:replace_alu$3955.C[24]
.sym 89132 csrbank0_bus_errors3_w[5]
.sym 89135 csrbank0_bus_errors3_w[0]
.sym 89136 csrbank0_bus_errors3_w[1]
.sym 89138 csrbank0_bus_errors3_w[3]
.sym 89149 csrbank0_bus_errors3_w[6]
.sym 89153 csrbank0_bus_errors3_w[2]
.sym 89154 $abc$42206$n2164
.sym 89155 csrbank0_bus_errors3_w[4]
.sym 89159 $auto$alumacc.cc:474:replace_alu$3955.C[25]
.sym 89161 csrbank0_bus_errors3_w[0]
.sym 89163 $auto$alumacc.cc:474:replace_alu$3955.C[24]
.sym 89165 $auto$alumacc.cc:474:replace_alu$3955.C[26]
.sym 89167 csrbank0_bus_errors3_w[1]
.sym 89169 $auto$alumacc.cc:474:replace_alu$3955.C[25]
.sym 89171 $auto$alumacc.cc:474:replace_alu$3955.C[27]
.sym 89173 csrbank0_bus_errors3_w[2]
.sym 89175 $auto$alumacc.cc:474:replace_alu$3955.C[26]
.sym 89177 $auto$alumacc.cc:474:replace_alu$3955.C[28]
.sym 89179 csrbank0_bus_errors3_w[3]
.sym 89181 $auto$alumacc.cc:474:replace_alu$3955.C[27]
.sym 89183 $auto$alumacc.cc:474:replace_alu$3955.C[29]
.sym 89185 csrbank0_bus_errors3_w[4]
.sym 89187 $auto$alumacc.cc:474:replace_alu$3955.C[28]
.sym 89189 $auto$alumacc.cc:474:replace_alu$3955.C[30]
.sym 89192 csrbank0_bus_errors3_w[5]
.sym 89193 $auto$alumacc.cc:474:replace_alu$3955.C[29]
.sym 89195 $nextpnr_ICESTORM_LC_9$I3
.sym 89198 csrbank0_bus_errors3_w[6]
.sym 89199 $auto$alumacc.cc:474:replace_alu$3955.C[30]
.sym 89205 $nextpnr_ICESTORM_LC_9$I3
.sym 89206 $abc$42206$n2164
.sym 89207 sys_clk_$glb_clk
.sym 89208 sys_rst_$glb_sr
.sym 89209 $abc$42206$n3327
.sym 89210 lm32_cpu.mc_arithmetic.b[22]
.sym 89211 $abc$42206$n4289
.sym 89212 lm32_cpu.mc_arithmetic.b[21]
.sym 89213 $abc$42206$n6875
.sym 89214 $abc$42206$n4271
.sym 89215 $abc$42206$n4280
.sym 89216 lm32_cpu.mc_arithmetic.b[23]
.sym 89217 csrbank0_bus_errors3_w[4]
.sym 89219 $abc$42206$n3304_1
.sym 89220 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 89222 $abc$42206$n3301_1
.sym 89223 $abc$42206$n3354_1
.sym 89228 $abc$42206$n3285_1
.sym 89229 csrbank0_bus_errors3_w[3]
.sym 89231 $abc$42206$n4644_1
.sym 89233 $abc$42206$n3334
.sym 89234 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89235 $abc$42206$n3222_1_$glb_clk
.sym 89236 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 89237 csrbank2_load3_w[1]
.sym 89238 lm32_cpu.mc_arithmetic.state[2]
.sym 89239 $abc$42206$n3380_1
.sym 89240 lm32_cpu.mc_arithmetic.b[23]
.sym 89241 lm32_cpu.mc_arithmetic.state[2]
.sym 89242 csrbank0_scratch3_w[5]
.sym 89243 lm32_cpu.mc_arithmetic.b[28]
.sym 89244 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 89252 csrbank0_bus_errors1_w[2]
.sym 89253 $abc$42206$n3222_1_$glb_clk
.sym 89254 lm32_cpu.mc_arithmetic.b[4]
.sym 89258 lm32_cpu.mc_arithmetic.b[11]
.sym 89259 lm32_cpu.mc_arithmetic.b[6]
.sym 89260 $abc$42206$n4371
.sym 89262 $abc$42206$n4217_1
.sym 89264 $abc$42206$n4377
.sym 89266 $abc$42206$n4210_1
.sym 89267 $abc$42206$n3285_1
.sym 89268 $abc$42206$n2090
.sym 89269 $abc$42206$n4551
.sym 89270 $abc$42206$n3285_1
.sym 89271 $abc$42206$n4436
.sym 89272 $abc$42206$n3306_1
.sym 89273 $abc$42206$n4420
.sym 89274 $abc$42206$n4638_1
.sym 89275 csrbank0_scratch3_w[2]
.sym 89276 $abc$42206$n4226_1
.sym 89277 $abc$42206$n3301_1
.sym 89278 $abc$42206$n4219_1
.sym 89279 $abc$42206$n3309_1
.sym 89281 $abc$42206$n3360_1
.sym 89283 $abc$42206$n3360_1
.sym 89284 $abc$42206$n4377
.sym 89285 $abc$42206$n3285_1
.sym 89286 $abc$42206$n4371
.sym 89289 $abc$42206$n4219_1
.sym 89290 $abc$42206$n3285_1
.sym 89291 $abc$42206$n4226_1
.sym 89292 $abc$42206$n3309_1
.sym 89297 lm32_cpu.mc_arithmetic.b[4]
.sym 89302 lm32_cpu.mc_arithmetic.b[4]
.sym 89303 $abc$42206$n4436
.sym 89304 $abc$42206$n3301_1
.sym 89307 lm32_cpu.mc_arithmetic.b[6]
.sym 89308 $abc$42206$n4420
.sym 89309 $abc$42206$n3301_1
.sym 89313 $abc$42206$n4217_1
.sym 89314 $abc$42206$n4210_1
.sym 89315 $abc$42206$n3285_1
.sym 89316 $abc$42206$n3306_1
.sym 89320 $abc$42206$n3222_1_$glb_clk
.sym 89322 lm32_cpu.mc_arithmetic.b[11]
.sym 89325 $abc$42206$n4638_1
.sym 89326 csrbank0_scratch3_w[2]
.sym 89327 $abc$42206$n4551
.sym 89328 csrbank0_bus_errors1_w[2]
.sym 89329 $abc$42206$n2090
.sym 89330 sys_clk_$glb_clk
.sym 89331 lm32_cpu.rst_i_$glb_sr
.sym 89332 $abc$42206$n4298_1
.sym 89333 $abc$42206$n6884
.sym 89334 $abc$42206$n6883
.sym 89335 lm32_cpu.mc_arithmetic.b[20]
.sym 89336 $abc$42206$n3336_1
.sym 89337 $abc$42206$n3330_1
.sym 89338 $abc$42206$n4977_1
.sym 89339 $abc$42206$n3333_1
.sym 89340 lm32_cpu.mc_arithmetic.b[5]
.sym 89344 $abc$42206$n4585
.sym 89348 lm32_cpu.mc_arithmetic.b[28]
.sym 89351 $abc$42206$n3327
.sym 89355 $abc$42206$n3304_1
.sym 89357 $abc$42206$n3301_1
.sym 89359 lm32_cpu.mc_arithmetic.b[3]
.sym 89360 $abc$42206$n6875
.sym 89361 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 89362 $abc$42206$n6873
.sym 89363 $abc$42206$n3222_1_$glb_clk
.sym 89364 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89365 $abc$42206$n3309_1
.sym 89373 lm32_cpu.mc_arithmetic.b[11]
.sym 89374 lm32_cpu.mc_arithmetic.b[28]
.sym 89377 lm32_cpu.mc_arithmetic.b[5]
.sym 89379 $abc$42206$n3337
.sym 89382 $abc$42206$n3222_1_$glb_clk
.sym 89386 lm32_cpu.mc_arithmetic.b[29]
.sym 89387 $abc$42206$n3301_1
.sym 89391 $abc$42206$n3313_1
.sym 89392 $abc$42206$n3331
.sym 89393 $abc$42206$n3334
.sym 89396 $abc$42206$n3333_1
.sym 89398 lm32_cpu.mc_arithmetic.state[2]
.sym 89400 $abc$42206$n2093
.sym 89401 $abc$42206$n3336_1
.sym 89402 $abc$42206$n3330_1
.sym 89403 $abc$42206$n3312_1
.sym 89406 lm32_cpu.mc_arithmetic.state[2]
.sym 89408 $abc$42206$n3337
.sym 89409 $abc$42206$n3336_1
.sym 89412 $abc$42206$n3333_1
.sym 89413 lm32_cpu.mc_arithmetic.state[2]
.sym 89415 $abc$42206$n3334
.sym 89418 $abc$42206$n3330_1
.sym 89420 lm32_cpu.mc_arithmetic.state[2]
.sym 89421 $abc$42206$n3331
.sym 89427 lm32_cpu.mc_arithmetic.b[5]
.sym 89430 $abc$42206$n3222_1_$glb_clk
.sym 89432 lm32_cpu.mc_arithmetic.b[29]
.sym 89437 $abc$42206$n3313_1
.sym 89438 $abc$42206$n3312_1
.sym 89439 lm32_cpu.mc_arithmetic.state[2]
.sym 89443 lm32_cpu.mc_arithmetic.b[28]
.sym 89445 $abc$42206$n3301_1
.sym 89449 lm32_cpu.mc_arithmetic.b[11]
.sym 89452 $abc$42206$n2093
.sym 89453 sys_clk_$glb_clk
.sym 89454 lm32_cpu.rst_i_$glb_sr
.sym 89456 $abc$42206$n6882
.sym 89457 csrbank0_scratch3_w[2]
.sym 89458 $abc$42206$n6325_1
.sym 89459 csrbank0_scratch3_w[5]
.sym 89460 $abc$42206$n6885
.sym 89467 sram_bus_dat_w[3]
.sym 89468 $abc$42206$n3321_1
.sym 89477 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 89478 $abc$42206$n4161_1
.sym 89479 $abc$42206$n6325_1
.sym 89480 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 89481 sram_bus_dat_w[5]
.sym 89482 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 89483 $abc$42206$n4157_1
.sym 89484 $abc$42206$n4291
.sym 89485 lm32_cpu.mc_arithmetic.p[21]
.sym 89489 $abc$42206$n3222_1_$glb_clk
.sym 89490 lm32_cpu.mc_arithmetic.state[2]
.sym 89492 $abc$42206$n3222_1_$glb_clk
.sym 89500 $abc$42206$n3222_1_$glb_clk
.sym 89503 lm32_cpu.mc_arithmetic.p[2]
.sym 89507 lm32_cpu.mc_arithmetic.state[1]
.sym 89508 lm32_cpu.mc_arithmetic.t[3]
.sym 89509 lm32_cpu.mc_arithmetic.t[4]
.sym 89510 sram_bus_dat_w[0]
.sym 89511 lm32_cpu.mc_arithmetic.t[32]
.sym 89512 $abc$42206$n4152_1
.sym 89513 lm32_cpu.mc_arithmetic.state[2]
.sym 89515 lm32_cpu.mc_arithmetic.b[28]
.sym 89517 $abc$42206$n3301_1
.sym 89518 lm32_cpu.mc_arithmetic.b[29]
.sym 89519 $abc$42206$n4153_1
.sym 89523 $abc$42206$n2319
.sym 89524 lm32_cpu.mc_arithmetic.p[3]
.sym 89526 sram_bus_dat_w[6]
.sym 89530 sram_bus_dat_w[6]
.sym 89536 $abc$42206$n3222_1_$glb_clk
.sym 89542 $abc$42206$n3301_1
.sym 89543 lm32_cpu.mc_arithmetic.b[29]
.sym 89547 sram_bus_dat_w[0]
.sym 89553 $abc$42206$n4152_1
.sym 89554 $abc$42206$n4153_1
.sym 89555 lm32_cpu.mc_arithmetic.state[1]
.sym 89556 lm32_cpu.mc_arithmetic.state[2]
.sym 89560 $abc$42206$n3222_1_$glb_clk
.sym 89561 lm32_cpu.mc_arithmetic.b[28]
.sym 89565 lm32_cpu.mc_arithmetic.t[32]
.sym 89566 lm32_cpu.mc_arithmetic.t[3]
.sym 89568 lm32_cpu.mc_arithmetic.p[2]
.sym 89572 lm32_cpu.mc_arithmetic.t[32]
.sym 89573 lm32_cpu.mc_arithmetic.p[3]
.sym 89574 lm32_cpu.mc_arithmetic.t[4]
.sym 89575 $abc$42206$n2319
.sym 89576 sys_clk_$glb_clk
.sym 89577 sys_rst_$glb_sr
.sym 89580 $abc$42206$n6236
.sym 89581 $abc$42206$n6237
.sym 89582 $abc$42206$n6238
.sym 89583 $abc$42206$n6239
.sym 89584 $abc$42206$n6240
.sym 89585 $abc$42206$n6241
.sym 89590 csrbank2_load2_w[6]
.sym 89594 $abc$42206$n3222_1_$glb_clk
.sym 89599 lm32_cpu.mc_arithmetic.t[32]
.sym 89601 csrbank0_scratch3_w[2]
.sym 89602 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89603 sram_bus_dat_w[2]
.sym 89605 lm32_cpu.mc_arithmetic.state[1]
.sym 89606 sram_bus_dat_w[7]
.sym 89608 lm32_cpu.mc_arithmetic.state[1]
.sym 89609 por_rst
.sym 89610 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 89611 $abc$42206$n6209_1
.sym 89612 sram_bus_dat_w[6]
.sym 89613 reset_delay[0]
.sym 89624 lm32_cpu.mc_arithmetic.t[12]
.sym 89626 lm32_cpu.mc_arithmetic.b[28]
.sym 89628 basesoc_uart_phy_rx_reg[6]
.sym 89630 basesoc_uart_phy_rx_reg[2]
.sym 89633 lm32_cpu.mc_arithmetic.p[11]
.sym 89637 lm32_cpu.mc_arithmetic.t[32]
.sym 89642 basesoc_uart_phy_rx_reg[5]
.sym 89644 lm32_cpu.x_result[24]
.sym 89646 $abc$42206$n2230
.sym 89650 basesoc_uart_phy_rx_reg[4]
.sym 89654 basesoc_uart_phy_rx_reg[6]
.sym 89658 lm32_cpu.mc_arithmetic.b[28]
.sym 89664 lm32_cpu.mc_arithmetic.t[32]
.sym 89665 lm32_cpu.mc_arithmetic.p[11]
.sym 89667 lm32_cpu.mc_arithmetic.t[12]
.sym 89679 basesoc_uart_phy_rx_reg[5]
.sym 89683 lm32_cpu.x_result[24]
.sym 89688 basesoc_uart_phy_rx_reg[4]
.sym 89697 basesoc_uart_phy_rx_reg[2]
.sym 89698 $abc$42206$n2230
.sym 89699 sys_clk_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89701 $abc$42206$n6242
.sym 89702 $abc$42206$n6243
.sym 89703 $abc$42206$n6244
.sym 89704 $auto$alumacc.cc:474:replace_alu$3988.C[11]
.sym 89705 $abc$42206$n102
.sym 89706 reset_delay[8]
.sym 89707 $abc$42206$n100
.sym 89708 $abc$42206$n104
.sym 89714 basesoc_uart_phy_rx_reg[6]
.sym 89716 basesoc_uart_phy_rx_reg[2]
.sym 89721 lm32_cpu.mc_arithmetic.p[11]
.sym 89723 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89724 $abc$42206$n3285_1
.sym 89727 lm32_cpu.mc_arithmetic.state[2]
.sym 89728 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 89730 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 89731 lm32_cpu.mc_arithmetic.state[2]
.sym 89732 lm32_cpu.mc_arithmetic.p[25]
.sym 89743 $abc$42206$n4156_1
.sym 89744 $abc$42206$n2091
.sym 89748 lm32_cpu.mc_arithmetic.p[26]
.sym 89749 lm32_cpu.mc_arithmetic.p[20]
.sym 89752 $abc$42206$n3222_1_$glb_clk
.sym 89755 $abc$42206$n4157_1
.sym 89756 lm32_cpu.mc_arithmetic.t[21]
.sym 89757 lm32_cpu.mc_arithmetic.t[22]
.sym 89760 lm32_cpu.mc_arithmetic.state[2]
.sym 89761 lm32_cpu.mc_arithmetic.p[21]
.sym 89762 $abc$42206$n4083_1
.sym 89764 $abc$42206$n4084_1
.sym 89765 lm32_cpu.mc_arithmetic.state[1]
.sym 89766 $abc$42206$n4085_1
.sym 89767 $abc$42206$n4155_1
.sym 89768 lm32_cpu.mc_arithmetic.p[3]
.sym 89769 $abc$42206$n3285_1
.sym 89772 $abc$42206$n4063
.sym 89773 lm32_cpu.mc_arithmetic.t[32]
.sym 89775 lm32_cpu.mc_arithmetic.t[32]
.sym 89776 lm32_cpu.mc_arithmetic.t[21]
.sym 89778 lm32_cpu.mc_arithmetic.p[20]
.sym 89781 $abc$42206$n4156_1
.sym 89782 $abc$42206$n4157_1
.sym 89783 lm32_cpu.mc_arithmetic.state[1]
.sym 89784 lm32_cpu.mc_arithmetic.state[2]
.sym 89787 $abc$42206$n3285_1
.sym 89788 $abc$42206$n3222_1_$glb_clk
.sym 89789 $abc$42206$n4155_1
.sym 89790 lm32_cpu.mc_arithmetic.p[3]
.sym 89793 lm32_cpu.mc_arithmetic.p[21]
.sym 89794 $abc$42206$n4083_1
.sym 89795 $abc$42206$n3222_1_$glb_clk
.sym 89796 $abc$42206$n3285_1
.sym 89799 lm32_cpu.mc_arithmetic.state[2]
.sym 89800 $abc$42206$n4085_1
.sym 89801 $abc$42206$n4084_1
.sym 89802 lm32_cpu.mc_arithmetic.state[1]
.sym 89806 lm32_cpu.mc_arithmetic.t[22]
.sym 89807 lm32_cpu.mc_arithmetic.p[21]
.sym 89808 lm32_cpu.mc_arithmetic.t[32]
.sym 89817 $abc$42206$n4063
.sym 89818 lm32_cpu.mc_arithmetic.p[26]
.sym 89819 $abc$42206$n3222_1_$glb_clk
.sym 89820 $abc$42206$n3285_1
.sym 89821 $abc$42206$n2091
.sym 89822 sys_clk_$glb_clk
.sym 89823 lm32_cpu.rst_i_$glb_sr
.sym 89824 $abc$42206$n2391
.sym 89825 reset_delay[5]
.sym 89827 reset_delay[1]
.sym 89828 $abc$42206$n6235
.sym 89829 reset_delay[0]
.sym 89830 $abc$42206$n86
.sym 89842 lm32_cpu.mc_arithmetic.p[3]
.sym 89847 $abc$42206$n4156_1
.sym 89848 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 89850 regs1
.sym 89852 lm32_cpu.mc_arithmetic.b[2]
.sym 89857 sram_bus_dat_w[7]
.sym 89867 $abc$42206$n2151
.sym 89868 $abc$42206$n4093_1
.sym 89869 $abc$42206$n4100_1
.sym 89871 lm32_cpu.mc_arithmetic.p[22]
.sym 89873 lm32_cpu.mc_arithmetic.t[23]
.sym 89876 lm32_cpu.mc_arithmetic.t[26]
.sym 89878 sram_bus_dat_w[7]
.sym 89880 lm32_cpu.mc_arithmetic.state[1]
.sym 89881 lm32_cpu.mc_arithmetic.p[16]
.sym 89883 lm32_cpu.mc_arithmetic.t[17]
.sym 89884 lm32_cpu.mc_arithmetic.t[32]
.sym 89886 $abc$42206$n4092_1
.sym 89887 lm32_cpu.mc_arithmetic.state[2]
.sym 89889 $abc$42206$n4101_1
.sym 89890 lm32_cpu.mc_arithmetic.p[18]
.sym 89891 lm32_cpu.mc_arithmetic.state[2]
.sym 89892 lm32_cpu.mc_arithmetic.p[25]
.sym 89893 lm32_cpu.mc_arithmetic.t[19]
.sym 89898 lm32_cpu.mc_arithmetic.t[17]
.sym 89900 lm32_cpu.mc_arithmetic.p[16]
.sym 89901 lm32_cpu.mc_arithmetic.t[32]
.sym 89905 lm32_cpu.mc_arithmetic.p[25]
.sym 89906 lm32_cpu.mc_arithmetic.t[32]
.sym 89907 lm32_cpu.mc_arithmetic.t[26]
.sym 89910 lm32_cpu.mc_arithmetic.state[1]
.sym 89911 lm32_cpu.mc_arithmetic.state[2]
.sym 89912 $abc$42206$n4100_1
.sym 89913 $abc$42206$n4101_1
.sym 89916 lm32_cpu.mc_arithmetic.t[19]
.sym 89918 lm32_cpu.mc_arithmetic.t[32]
.sym 89919 lm32_cpu.mc_arithmetic.p[18]
.sym 89923 lm32_cpu.mc_arithmetic.t[23]
.sym 89924 lm32_cpu.mc_arithmetic.p[22]
.sym 89925 lm32_cpu.mc_arithmetic.t[32]
.sym 89928 $abc$42206$n4092_1
.sym 89929 lm32_cpu.mc_arithmetic.state[2]
.sym 89930 $abc$42206$n4093_1
.sym 89931 lm32_cpu.mc_arithmetic.state[1]
.sym 89936 sram_bus_dat_w[7]
.sym 89944 $abc$42206$n2151
.sym 89945 sys_clk_$glb_clk
.sym 89946 sys_rst_$glb_sr
.sym 89947 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 89948 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 89953 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 89959 $abc$42206$n2386
.sym 89961 $abc$42206$n2151
.sym 89964 $abc$42206$n2386
.sym 89970 $abc$42206$n3285_1
.sym 89975 sys_rst
.sym 89980 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 89988 basesoc_uart_phy_rx_reg[1]
.sym 89989 basesoc_uart_phy_rx_reg[5]
.sym 89990 $abc$42206$n2237
.sym 89993 basesoc_uart_phy_rx_reg[4]
.sym 89994 basesoc_uart_phy_rx_reg[6]
.sym 89998 basesoc_uart_phy_rx_reg[7]
.sym 90007 basesoc_uart_phy_rx_reg[2]
.sym 90010 regs1
.sym 90011 basesoc_uart_phy_rx_reg[3]
.sym 90024 basesoc_uart_phy_rx_reg[2]
.sym 90030 basesoc_uart_phy_rx_reg[6]
.sym 90035 regs1
.sym 90041 basesoc_uart_phy_rx_reg[3]
.sym 90045 basesoc_uart_phy_rx_reg[1]
.sym 90053 basesoc_uart_phy_rx_reg[5]
.sym 90060 basesoc_uart_phy_rx_reg[7]
.sym 90063 basesoc_uart_phy_rx_reg[4]
.sym 90067 $abc$42206$n2237
.sym 90068 sys_clk_$glb_clk
.sym 90069 sys_rst_$glb_sr
.sym 90072 lm32_cpu.mc_arithmetic.b[2]
.sym 90073 storage[11][2]
.sym 90074 $abc$42206$n6027
.sym 90113 $abc$42206$n7418
.sym 90117 sram_bus_dat_w[6]
.sym 90127 sram_bus_dat_w[7]
.sym 90144 sram_bus_dat_w[6]
.sym 90187 sram_bus_dat_w[7]
.sym 90190 $abc$42206$n7418
.sym 90191 sys_clk_$glb_clk
.sym 90213 csrbank2_load3_w[5]
.sym 90252 $abc$42206$n2323
.sym 90260 sram_bus_dat_w[1]
.sym 90285 sram_bus_dat_w[1]
.sym 90313 $abc$42206$n2323
.sym 90314 sys_clk_$glb_clk
.sym 90315 sys_rst_$glb_sr
.sym 90391 spiflash_mosi
.sym 90411 spiflash_mosi
.sym 90416 $abc$42206$n5753
.sym 90417 $abc$42206$n5759
.sym 90418 $abc$42206$n5771
.sym 90419 $abc$42206$n5765
.sym 90420 $abc$42206$n5749_1
.sym 90421 $abc$42206$n5769_1
.sym 90422 $abc$42206$n5767_1
.sym 90423 $abc$42206$n5763_1
.sym 90435 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 90439 lm32_cpu.operand_m[23]
.sym 90440 lm32_cpu.bypass_data_1[26]
.sym 90448 lm32_cpu.operand_1_x[0]
.sym 90449 spram_maskwren01[3]
.sym 90450 $abc$42206$n5881_1
.sym 90451 spram_maskwren11[1]
.sym 90458 spram_dataout11[2]
.sym 90460 $abc$42206$n5075_1
.sym 90466 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 90468 spram_dataout01[2]
.sym 90469 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90470 spram_dataout11[0]
.sym 90474 spram_dataout01[0]
.sym 90475 grant
.sym 90481 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 90482 slave_sel_r[2]
.sym 90487 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 90492 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 90493 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90494 grant
.sym 90497 grant
.sym 90499 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 90500 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90503 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 90505 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90506 grant
.sym 90509 spram_dataout01[2]
.sym 90510 spram_dataout11[2]
.sym 90511 slave_sel_r[2]
.sym 90512 $abc$42206$n5075_1
.sym 90515 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 90517 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90518 grant
.sym 90521 spram_dataout11[0]
.sym 90522 $abc$42206$n5075_1
.sym 90523 slave_sel_r[2]
.sym 90524 spram_dataout01[0]
.sym 90528 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 90529 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90530 grant
.sym 90533 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 90534 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90535 grant
.sym 90544 $abc$42206$n5773_1
.sym 90545 spram_datain11[5]
.sym 90546 $abc$42206$n5745_1
.sym 90547 $abc$42206$n5761_1
.sym 90548 spram_datain01[5]
.sym 90549 $abc$42206$n5757_1
.sym 90550 $abc$42206$n5755_1
.sym 90551 $abc$42206$n5751_1
.sym 90556 spram_datain11[7]
.sym 90557 spram_datain11[12]
.sym 90558 spram_dataout11[11]
.sym 90559 spram_datain11[14]
.sym 90560 spram_datain01[2]
.sym 90562 spram_dataout11[11]
.sym 90563 $abc$42206$n5753
.sym 90565 spram_datain01[4]
.sym 90566 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 90567 $abc$42206$n5771
.sym 90569 spram_maskwren01[1]
.sym 90571 spram_datain01[7]
.sym 90572 spram_dataout11[12]
.sym 90575 spram_dataout11[10]
.sym 90577 spiflash_clk
.sym 90582 spram_dataout11[14]
.sym 90585 $abc$42206$n5749_1
.sym 90586 spram_datain01[9]
.sym 90587 spram_dataout01[2]
.sym 90588 $abc$42206$n5751_1
.sym 90590 spram_dataout11[8]
.sym 90592 $abc$42206$n5763_1
.sym 90593 spram_dataout01[1]
.sym 90594 spram_dataout01[7]
.sym 90595 spram_dataout01[6]
.sym 90596 $abc$42206$n5759
.sym 90599 $abc$42206$n5761_1
.sym 90600 grant
.sym 90601 $abc$42206$n5757_1
.sym 90604 spram_dataout01[11]
.sym 90605 $abc$42206$n4613
.sym 90606 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 90607 spram_dataout01[10]
.sym 90608 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 90610 spram_dataout11[13]
.sym 90613 spram_bus_adr[0]
.sym 90623 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 90624 grant
.sym 90629 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90630 $abc$42206$n5075_1
.sym 90635 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 90641 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 90643 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 90654 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 90655 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90657 grant
.sym 90660 grant
.sym 90661 $abc$42206$n5075_1
.sym 90662 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 90667 grant
.sym 90668 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 90669 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90672 grant
.sym 90674 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90675 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 90679 grant
.sym 90680 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 90681 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90684 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90686 grant
.sym 90687 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 90691 grant
.sym 90692 $abc$42206$n5075_1
.sym 90693 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 90696 grant
.sym 90697 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 90698 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 90704 spram_datain01[13]
.sym 90705 spram_datain11[10]
.sym 90706 $PACKER_VCC_NET_$glb_clk
.sym 90707 $PACKER_VCC_NET_$glb_clk
.sym 90708 spram_datain01[9]
.sym 90709 spram_datain11[13]
.sym 90710 spram_datain01[10]
.sym 90711 spram_dataout11[14]
.sym 90716 spram_bus_adr[4]
.sym 90717 spram_datain01[15]
.sym 90719 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 90720 spram_bus_adr[2]
.sym 90722 $abc$42206$n5773_1
.sym 90723 spram_dataout11[15]
.sym 90725 spram_dataout11[8]
.sym 90728 spram_dataout11[1]
.sym 90730 spram_datain11[11]
.sym 90732 sys_clk
.sym 90734 slave_sel_r[2]
.sym 90735 $abc$42206$n2272
.sym 90746 $abc$42206$n2272
.sym 90751 basesoc_uart_tx_fifo_level[2]
.sym 90758 basesoc_uart_tx_fifo_level[3]
.sym 90760 basesoc_uart_tx_fifo_level[0]
.sym 90762 $abc$42206$n4207_1
.sym 90766 basesoc_uart_tx_fifo_level[1]
.sym 90779 basesoc_uart_tx_fifo_level[0]
.sym 90782 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 90784 basesoc_uart_tx_fifo_level[1]
.sym 90788 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 90790 basesoc_uart_tx_fifo_level[2]
.sym 90792 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 90794 $nextpnr_ICESTORM_LC_32$I3
.sym 90797 basesoc_uart_tx_fifo_level[3]
.sym 90798 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 90804 $nextpnr_ICESTORM_LC_32$I3
.sym 90815 basesoc_uart_tx_fifo_level[1]
.sym 90820 $abc$42206$n4207_1
.sym 90823 $abc$42206$n2272
.sym 90824 sys_clk_$glb_clk
.sym 90825 sys_rst_$glb_sr
.sym 90826 spiflash_miso
.sym 90827 spram_bus_adr[8]
.sym 90828 spram_datain11[8]
.sym 90830 spram_datain01[8]
.sym 90832 spram_datain11[13]
.sym 90842 spram_bus_adr[12]
.sym 90845 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 90846 spram_bus_adr[10]
.sym 90847 spram_maskwren11[3]
.sym 90848 spram_dataout01[0]
.sym 90850 spiflash_clk
.sym 90851 spram_datain01[8]
.sym 90856 storage_1[8][2]
.sym 90857 lm32_cpu.load_store_unit.store_data_x[14]
.sym 90860 spram_datain01[10]
.sym 90863 $PACKER_VCC_NET_$glb_clk
.sym 90867 basesoc_uart_tx_fifo_level[0]
.sym 90870 $abc$42206$n5919
.sym 90871 $PACKER_VCC_NET_$glb_clk
.sym 90873 basesoc_uart_tx_fifo_level[3]
.sym 90874 basesoc_uart_tx_fifo_level[2]
.sym 90877 $abc$42206$n5916
.sym 90878 $abc$42206$n2271
.sym 90879 $PACKER_VCC_NET_$glb_clk
.sym 90880 basesoc_uart_tx_fifo_level[0]
.sym 90881 basesoc_uart_tx_fifo_level[1]
.sym 90882 $abc$42206$n4613
.sym 90893 $abc$42206$n5915
.sym 90894 $abc$42206$n5918
.sym 90902 basesoc_uart_tx_fifo_level[0]
.sym 90905 $auto$alumacc.cc:474:replace_alu$3976.C[2]
.sym 90907 $PACKER_VCC_NET_$glb_clk
.sym 90908 basesoc_uart_tx_fifo_level[1]
.sym 90911 $auto$alumacc.cc:474:replace_alu$3976.C[3]
.sym 90913 basesoc_uart_tx_fifo_level[2]
.sym 90914 $PACKER_VCC_NET_$glb_clk
.sym 90915 $auto$alumacc.cc:474:replace_alu$3976.C[2]
.sym 90917 $nextpnr_ICESTORM_LC_19$I3
.sym 90919 basesoc_uart_tx_fifo_level[3]
.sym 90920 $PACKER_VCC_NET_$glb_clk
.sym 90921 $auto$alumacc.cc:474:replace_alu$3976.C[3]
.sym 90927 $nextpnr_ICESTORM_LC_19$I3
.sym 90930 basesoc_uart_tx_fifo_level[2]
.sym 90931 basesoc_uart_tx_fifo_level[3]
.sym 90932 basesoc_uart_tx_fifo_level[1]
.sym 90933 basesoc_uart_tx_fifo_level[0]
.sym 90936 $abc$42206$n4613
.sym 90938 $abc$42206$n5918
.sym 90939 $abc$42206$n5919
.sym 90942 $abc$42206$n5915
.sym 90943 $abc$42206$n4613
.sym 90944 $abc$42206$n5916
.sym 90946 $abc$42206$n2271
.sym 90947 sys_clk_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90949 storage_1[8][7]
.sym 90952 $PACKER_GND_NET
.sym 90954 $abc$42206$n4193_1
.sym 90955 storage_1[8][1]
.sym 90957 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 90960 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 90962 $abc$42206$n5743_1
.sym 90968 spram_bus_adr[8]
.sym 90973 spram_datain11[8]
.sym 90974 $abc$42206$n3200_1
.sym 90982 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 90988 $PACKER_VCC_NET_$glb_clk
.sym 90992 basesoc_uart_tx_fifo_level[4]
.sym 90996 $PACKER_VCC_NET_$glb_clk
.sym 90997 $abc$42206$n5922
.sym 90998 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 90999 $abc$42206$n5921
.sym 91002 $auto$alumacc.cc:474:replace_alu$3976.C[4]
.sym 91004 $abc$42206$n5912
.sym 91006 $abc$42206$n4611
.sym 91011 $abc$42206$n5913
.sym 91014 basesoc_uart_tx_fifo_level[0]
.sym 91016 $abc$42206$n4613
.sym 91017 $abc$42206$n2271
.sym 91019 $abc$42206$n4613
.sym 91020 sys_rst
.sym 91023 $abc$42206$n4613
.sym 91024 $abc$42206$n5912
.sym 91026 $abc$42206$n5913
.sym 91030 $PACKER_VCC_NET_$glb_clk
.sym 91031 $auto$alumacc.cc:474:replace_alu$3976.C[4]
.sym 91032 basesoc_uart_tx_fifo_level[4]
.sym 91035 $abc$42206$n5921
.sym 91036 $abc$42206$n5922
.sym 91038 $abc$42206$n4613
.sym 91041 $abc$42206$n4613
.sym 91042 $abc$42206$n4611
.sym 91043 sys_rst
.sym 91047 $abc$42206$n4611
.sym 91048 basesoc_uart_tx_fifo_level[0]
.sym 91049 $abc$42206$n4613
.sym 91050 sys_rst
.sym 91055 basesoc_uart_tx_fifo_level[0]
.sym 91056 $PACKER_VCC_NET_$glb_clk
.sym 91059 $PACKER_VCC_NET_$glb_clk
.sym 91060 basesoc_uart_tx_fifo_level[0]
.sym 91066 basesoc_uart_tx_fifo_level[4]
.sym 91067 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 91069 $abc$42206$n2271
.sym 91070 sys_clk_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91072 storage_1[9][7]
.sym 91075 $PACKER_VCC_NET_$glb_clk
.sym 91076 storage_1[9][1]
.sym 91079 storage_1[9][4]
.sym 91082 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 91086 spram_bus_adr[10]
.sym 91101 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 91102 $abc$42206$n4613
.sym 91104 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 91105 $abc$42206$n4613
.sym 91106 sys_rst
.sym 91115 $abc$42206$n7010
.sym 91121 storage_1[8][7]
.sym 91122 $abc$42206$n6242_1
.sym 91123 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 91125 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91129 storage_1[9][7]
.sym 91131 storage_1[12][7]
.sym 91133 storage_1[9][1]
.sym 91134 storage_1[13][1]
.sym 91136 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 91138 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91139 storage_1[13][7]
.sym 91142 lm32_cpu.operand_m[23]
.sym 91146 lm32_cpu.operand_m[23]
.sym 91152 storage_1[13][7]
.sym 91153 storage_1[9][7]
.sym 91154 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91155 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91161 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 91164 storage_1[13][1]
.sym 91165 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91166 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91167 storage_1[9][1]
.sym 91178 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 91188 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91189 storage_1[12][7]
.sym 91190 storage_1[8][7]
.sym 91191 $abc$42206$n6242_1
.sym 91192 $abc$42206$n7010
.sym 91193 sys_clk_$glb_clk
.sym 91196 $abc$42206$n6232_1
.sym 91197 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 91199 lm32_cpu.operand_1_x[0]
.sym 91200 lm32_cpu.m_result_sel_compare_x
.sym 91201 storage_1[13][4]
.sym 91202 lm32_cpu.operand_1_x[9]
.sym 91209 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 91212 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 91215 lm32_cpu.bypass_data_1[26]
.sym 91216 $abc$42206$n7028
.sym 91220 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 91221 $PACKER_VCC_NET_$glb_clk
.sym 91222 lm32_cpu.m_result_sel_compare_x
.sym 91225 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 91226 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 91227 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 91229 lm32_cpu.adder_op_x_n
.sym 91241 lm32_cpu.logic_op_x[3]
.sym 91242 lm32_cpu.logic_op_x[1]
.sym 91243 lm32_cpu.operand_1_x[6]
.sym 91244 lm32_cpu.operand_1_x[5]
.sym 91246 lm32_cpu.sexth_result_x[6]
.sym 91250 $abc$42206$n6188
.sym 91252 lm32_cpu.logic_op_x[2]
.sym 91253 $abc$42206$n6172_1
.sym 91254 lm32_cpu.operand_1_x[0]
.sym 91257 lm32_cpu.sexth_result_x[0]
.sym 91259 lm32_cpu.sexth_result_x[5]
.sym 91260 $abc$42206$n6169_1
.sym 91261 lm32_cpu.logic_op_x[0]
.sym 91264 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 91265 lm32_cpu.sexth_result_x[6]
.sym 91267 lm32_cpu.sexth_result_x[5]
.sym 91269 lm32_cpu.sexth_result_x[6]
.sym 91270 lm32_cpu.logic_op_x[3]
.sym 91271 lm32_cpu.logic_op_x[1]
.sym 91272 lm32_cpu.operand_1_x[6]
.sym 91275 lm32_cpu.operand_1_x[5]
.sym 91276 lm32_cpu.logic_op_x[1]
.sym 91277 lm32_cpu.logic_op_x[3]
.sym 91278 lm32_cpu.sexth_result_x[5]
.sym 91283 lm32_cpu.sexth_result_x[5]
.sym 91284 lm32_cpu.operand_1_x[5]
.sym 91287 lm32_cpu.sexth_result_x[5]
.sym 91288 lm32_cpu.logic_op_x[0]
.sym 91289 $abc$42206$n6172_1
.sym 91290 lm32_cpu.logic_op_x[2]
.sym 91293 lm32_cpu.logic_op_x[0]
.sym 91294 lm32_cpu.sexth_result_x[0]
.sym 91295 lm32_cpu.logic_op_x[2]
.sym 91296 $abc$42206$n6188
.sym 91301 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 91305 lm32_cpu.operand_1_x[0]
.sym 91306 lm32_cpu.sexth_result_x[0]
.sym 91307 lm32_cpu.logic_op_x[1]
.sym 91308 lm32_cpu.logic_op_x[3]
.sym 91311 lm32_cpu.sexth_result_x[6]
.sym 91312 lm32_cpu.logic_op_x[2]
.sym 91313 $abc$42206$n6169_1
.sym 91314 lm32_cpu.logic_op_x[0]
.sym 91315 $abc$42206$n2400_$glb_ce
.sym 91316 sys_clk_$glb_clk
.sym 91317 lm32_cpu.rst_i_$glb_sr
.sym 91321 lm32_cpu.adder_op_x_n
.sym 91322 $PACKER_VCC_NET_$glb_clk
.sym 91324 lm32_cpu.operand_1_x[16]
.sym 91332 lm32_cpu.sexth_result_x[6]
.sym 91339 spiflash_mosi
.sym 91342 $abc$42206$n5033_1
.sym 91343 lm32_cpu.operand_1_x[9]
.sym 91345 $abc$42206$n7030
.sym 91346 spiflash_clk
.sym 91347 $abc$42206$n5226_1
.sym 91348 storage_1[8][2]
.sym 91350 $abc$42206$n7362
.sym 91353 lm32_cpu.load_store_unit.store_data_x[14]
.sym 91361 $abc$42206$n7355
.sym 91362 $abc$42206$n5034_1
.sym 91364 lm32_cpu.sexth_result_x[6]
.sym 91365 $abc$42206$n7352
.sym 91366 lm32_cpu.operand_1_x[6]
.sym 91370 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 91372 $abc$42206$n5039_1
.sym 91373 $abc$42206$n7375
.sym 91374 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 91375 lm32_cpu.operand_1_x[5]
.sym 91378 lm32_cpu.adder_op_x_n
.sym 91380 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 91382 $abc$42206$n7381
.sym 91383 $abc$42206$n7353
.sym 91384 $abc$42206$n7364
.sym 91386 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 91390 lm32_cpu.sexth_result_x[5]
.sym 91394 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 91398 lm32_cpu.adder_op_x_n
.sym 91400 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 91401 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 91404 lm32_cpu.sexth_result_x[5]
.sym 91406 lm32_cpu.operand_1_x[5]
.sym 91410 $abc$42206$n7381
.sym 91411 $abc$42206$n7352
.sym 91412 $abc$42206$n7375
.sym 91413 $abc$42206$n7364
.sym 91416 $abc$42206$n5039_1
.sym 91417 $abc$42206$n5034_1
.sym 91418 $abc$42206$n7355
.sym 91419 $abc$42206$n7353
.sym 91422 lm32_cpu.sexth_result_x[6]
.sym 91424 lm32_cpu.operand_1_x[6]
.sym 91429 lm32_cpu.sexth_result_x[6]
.sym 91431 lm32_cpu.operand_1_x[6]
.sym 91435 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 91438 $abc$42206$n2400_$glb_ce
.sym 91439 sys_clk_$glb_clk
.sym 91440 lm32_cpu.rst_i_$glb_sr
.sym 91441 $abc$42206$n7350
.sym 91442 $abc$42206$n5043_1
.sym 91443 $abc$42206$n6161_1
.sym 91444 $abc$42206$n7382
.sym 91445 lm32_cpu.adder_op_x
.sym 91446 $abc$42206$n5044
.sym 91447 $abc$42206$n6162
.sym 91448 $abc$42206$n5011
.sym 91451 slave_sel_r[1]
.sym 91452 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 91454 $abc$42206$n6822
.sym 91455 lm32_cpu.operand_1_x[16]
.sym 91456 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 91465 $abc$42206$n7028
.sym 91466 $abc$42206$n3200_1
.sym 91467 lm32_cpu.adder_op_x_n
.sym 91468 $abc$42206$n7365
.sym 91469 $PACKER_VCC_NET_$glb_clk
.sym 91470 lm32_cpu.logic_op_x[0]
.sym 91471 $abc$42206$n7371
.sym 91472 $abc$42206$n5011
.sym 91473 lm32_cpu.operand_1_x[16]
.sym 91474 $abc$42206$n7356
.sym 91475 $abc$42206$n3797_1
.sym 91476 lm32_cpu.sexth_result_x[5]
.sym 91484 $abc$42206$n7387
.sym 91486 $abc$42206$n7355
.sym 91489 $abc$42206$n7385
.sym 91490 $abc$42206$n7352
.sym 91491 $abc$42206$n7353
.sym 91493 $PACKER_VCC_NET_$glb_clk
.sym 91496 $abc$42206$n7356
.sym 91499 $abc$42206$n7386
.sym 91500 lm32_cpu.sexth_result_x[1]
.sym 91502 $abc$42206$n7354
.sym 91503 $abc$42206$n7384
.sym 91506 $abc$42206$n7350
.sym 91509 $abc$42206$n7382
.sym 91512 $abc$42206$n7351
.sym 91517 lm32_cpu.sexth_result_x[1]
.sym 91520 $auto$maccmap.cc:240:synth$7269.C[1]
.sym 91522 lm32_cpu.sexth_result_x[1]
.sym 91523 $abc$42206$n7350
.sym 91524 lm32_cpu.sexth_result_x[1]
.sym 91526 $auto$maccmap.cc:240:synth$7269.C[2]
.sym 91528 $abc$42206$n7351
.sym 91529 $abc$42206$n7382
.sym 91530 $auto$maccmap.cc:240:synth$7269.C[1]
.sym 91532 $auto$maccmap.cc:240:synth$7269.C[3]
.sym 91534 $PACKER_VCC_NET_$glb_clk
.sym 91535 $abc$42206$n7352
.sym 91536 $auto$maccmap.cc:240:synth$7269.C[2]
.sym 91538 $auto$maccmap.cc:240:synth$7269.C[4]
.sym 91540 $abc$42206$n7384
.sym 91541 $abc$42206$n7353
.sym 91542 $auto$maccmap.cc:240:synth$7269.C[3]
.sym 91544 $auto$maccmap.cc:240:synth$7269.C[5]
.sym 91546 $abc$42206$n7354
.sym 91547 $abc$42206$n7385
.sym 91548 $auto$maccmap.cc:240:synth$7269.C[4]
.sym 91550 $auto$maccmap.cc:240:synth$7269.C[6]
.sym 91552 $abc$42206$n7386
.sym 91553 $abc$42206$n7355
.sym 91554 $auto$maccmap.cc:240:synth$7269.C[5]
.sym 91556 $auto$maccmap.cc:240:synth$7269.C[7]
.sym 91558 $abc$42206$n7387
.sym 91559 $abc$42206$n7356
.sym 91560 $auto$maccmap.cc:240:synth$7269.C[6]
.sym 91564 $abc$42206$n5046_1
.sym 91565 $abc$42206$n7363
.sym 91566 $abc$42206$n3840_1
.sym 91567 $abc$42206$n3797_1
.sym 91568 $abc$42206$n7390
.sym 91569 $abc$42206$n7395
.sym 91570 storage_1[8][5]
.sym 91571 $abc$42206$n7358
.sym 91576 $abc$42206$n7013
.sym 91577 $abc$42206$n4040
.sym 91578 lm32_cpu.sexth_result_x[8]
.sym 91587 $abc$42206$n7013
.sym 91588 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 91589 $abc$42206$n7372
.sym 91590 $abc$42206$n7405
.sym 91592 $abc$42206$n6822
.sym 91593 $abc$42206$n7393
.sym 91594 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 91595 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 91596 lm32_cpu.operand_1_x[8]
.sym 91597 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 91599 lm32_cpu.operand_1_x[17]
.sym 91600 $auto$maccmap.cc:240:synth$7269.C[7]
.sym 91606 $abc$42206$n7391
.sym 91609 $abc$42206$n7393
.sym 91615 $abc$42206$n7388
.sym 91618 $abc$42206$n7390
.sym 91619 $abc$42206$n7364
.sym 91620 $abc$42206$n7361
.sym 91621 $abc$42206$n7394
.sym 91622 $abc$42206$n7362
.sym 91625 $abc$42206$n7357
.sym 91627 $abc$42206$n7360
.sym 91628 $abc$42206$n7363
.sym 91629 $abc$42206$n7389
.sym 91633 $abc$42206$n7392
.sym 91634 $abc$42206$n7395
.sym 91635 $abc$42206$n7359
.sym 91636 $abc$42206$n7358
.sym 91637 $auto$maccmap.cc:240:synth$7269.C[8]
.sym 91639 $abc$42206$n7388
.sym 91640 $abc$42206$n7357
.sym 91641 $auto$maccmap.cc:240:synth$7269.C[7]
.sym 91643 $auto$maccmap.cc:240:synth$7269.C[9]
.sym 91645 $abc$42206$n7358
.sym 91646 $abc$42206$n7389
.sym 91647 $auto$maccmap.cc:240:synth$7269.C[8]
.sym 91649 $auto$maccmap.cc:240:synth$7269.C[10]
.sym 91651 $abc$42206$n7359
.sym 91652 $abc$42206$n7390
.sym 91653 $auto$maccmap.cc:240:synth$7269.C[9]
.sym 91655 $auto$maccmap.cc:240:synth$7269.C[11]
.sym 91657 $abc$42206$n7360
.sym 91658 $abc$42206$n7391
.sym 91659 $auto$maccmap.cc:240:synth$7269.C[10]
.sym 91661 $auto$maccmap.cc:240:synth$7269.C[12]
.sym 91663 $abc$42206$n7392
.sym 91664 $abc$42206$n7361
.sym 91665 $auto$maccmap.cc:240:synth$7269.C[11]
.sym 91667 $auto$maccmap.cc:240:synth$7269.C[13]
.sym 91669 $abc$42206$n7393
.sym 91670 $abc$42206$n7362
.sym 91671 $auto$maccmap.cc:240:synth$7269.C[12]
.sym 91673 $auto$maccmap.cc:240:synth$7269.C[14]
.sym 91675 $abc$42206$n7363
.sym 91676 $abc$42206$n7394
.sym 91677 $auto$maccmap.cc:240:synth$7269.C[13]
.sym 91679 $auto$maccmap.cc:240:synth$7269.C[15]
.sym 91681 $abc$42206$n7395
.sym 91682 $abc$42206$n7364
.sym 91683 $auto$maccmap.cc:240:synth$7269.C[14]
.sym 91687 $abc$42206$n7370
.sym 91688 $abc$42206$n7365
.sym 91689 $abc$42206$n5018_1
.sym 91690 $abc$42206$n7399
.sym 91691 $abc$42206$n7398
.sym 91692 $abc$42206$n5023
.sym 91693 $abc$42206$n5012_1
.sym 91694 $abc$42206$n5028_1
.sym 91698 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 91699 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 91700 $abc$42206$n7391
.sym 91702 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 91706 lm32_cpu.operand_1_x[13]
.sym 91708 lm32_cpu.sexth_result_x[8]
.sym 91710 $abc$42206$n3840_1
.sym 91711 lm32_cpu.sexth_result_x[31]
.sym 91712 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 91713 $abc$42206$n5013_1
.sym 91715 $abc$42206$n7378
.sym 91716 $abc$42206$n5012_1
.sym 91717 $abc$42206$n3367
.sym 91719 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 91720 $abc$42206$n7013
.sym 91722 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 91723 $auto$maccmap.cc:240:synth$7269.C[15]
.sym 91728 $abc$42206$n7403
.sym 91736 $abc$42206$n7396
.sym 91737 $abc$42206$n7367
.sym 91743 $abc$42206$n7371
.sym 91744 $abc$42206$n7401
.sym 91745 $abc$42206$n7402
.sym 91746 $abc$42206$n7400
.sym 91747 $abc$42206$n7399
.sym 91749 $abc$42206$n7372
.sym 91750 $abc$42206$n7397
.sym 91752 $abc$42206$n7370
.sym 91753 $abc$42206$n7365
.sym 91754 $abc$42206$n7366
.sym 91755 $abc$42206$n7368
.sym 91756 $abc$42206$n7369
.sym 91758 $abc$42206$n7398
.sym 91760 $auto$maccmap.cc:240:synth$7269.C[16]
.sym 91762 $abc$42206$n7396
.sym 91763 $abc$42206$n7365
.sym 91764 $auto$maccmap.cc:240:synth$7269.C[15]
.sym 91766 $auto$maccmap.cc:240:synth$7269.C[17]
.sym 91768 $abc$42206$n7397
.sym 91769 $abc$42206$n7366
.sym 91770 $auto$maccmap.cc:240:synth$7269.C[16]
.sym 91772 $auto$maccmap.cc:240:synth$7269.C[18]
.sym 91774 $abc$42206$n7398
.sym 91775 $abc$42206$n7367
.sym 91776 $auto$maccmap.cc:240:synth$7269.C[17]
.sym 91778 $auto$maccmap.cc:240:synth$7269.C[19]
.sym 91780 $abc$42206$n7368
.sym 91781 $abc$42206$n7399
.sym 91782 $auto$maccmap.cc:240:synth$7269.C[18]
.sym 91784 $auto$maccmap.cc:240:synth$7269.C[20]
.sym 91786 $abc$42206$n7369
.sym 91787 $abc$42206$n7400
.sym 91788 $auto$maccmap.cc:240:synth$7269.C[19]
.sym 91790 $auto$maccmap.cc:240:synth$7269.C[21]
.sym 91792 $abc$42206$n7401
.sym 91793 $abc$42206$n7370
.sym 91794 $auto$maccmap.cc:240:synth$7269.C[20]
.sym 91796 $auto$maccmap.cc:240:synth$7269.C[22]
.sym 91798 $abc$42206$n7402
.sym 91799 $abc$42206$n7371
.sym 91800 $auto$maccmap.cc:240:synth$7269.C[21]
.sym 91802 $auto$maccmap.cc:240:synth$7269.C[23]
.sym 91804 $abc$42206$n7403
.sym 91805 $abc$42206$n7372
.sym 91806 $auto$maccmap.cc:240:synth$7269.C[22]
.sym 91810 $abc$42206$n7372
.sym 91811 $abc$42206$n7402
.sym 91812 $abc$42206$n7366
.sym 91813 $abc$42206$n7367
.sym 91814 $abc$42206$n6100_1
.sym 91815 lm32_cpu.operand_0_x[17]
.sym 91816 $abc$42206$n6099_1
.sym 91817 $abc$42206$n5013_1
.sym 91822 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 91824 $abc$42206$n7354
.sym 91827 lm32_cpu.operand_1_x[15]
.sym 91828 $abc$42206$n7380
.sym 91830 lm32_cpu.operand_0_x[20]
.sym 91831 lm32_cpu.operand_1_x[20]
.sym 91832 $abc$42206$n7403
.sym 91835 lm32_cpu.logic_op_x[0]
.sym 91836 $abc$42206$n7397
.sym 91837 $abc$42206$n7362
.sym 91838 spiflash_clk
.sym 91839 $abc$42206$n5226_1
.sym 91840 lm32_cpu.adder_op_x_n
.sym 91841 $abc$42206$n2190
.sym 91842 basesoc_uart_phy_tx_bitcount[0]
.sym 91843 lm32_cpu.operand_0_x[29]
.sym 91844 lm32_cpu.operand_1_x[29]
.sym 91845 storage_1[8][2]
.sym 91846 $auto$maccmap.cc:240:synth$7269.C[23]
.sym 91853 $abc$42206$n7378
.sym 91854 $abc$42206$n7379
.sym 91856 $abc$42206$n7411
.sym 91857 $abc$42206$n7377
.sym 91860 $abc$42206$n7407
.sym 91862 $abc$42206$n7405
.sym 91863 $abc$42206$n7375
.sym 91867 $abc$42206$n7373
.sym 91871 $abc$42206$n7410
.sym 91873 $abc$42206$n7380
.sym 91874 $abc$42206$n7409
.sym 91875 $abc$42206$n7404
.sym 91877 $abc$42206$n7374
.sym 91878 $abc$42206$n7406
.sym 91879 $abc$42206$n7408
.sym 91881 $abc$42206$n7376
.sym 91883 $auto$maccmap.cc:240:synth$7269.C[24]
.sym 91885 $abc$42206$n7404
.sym 91886 $abc$42206$n7373
.sym 91887 $auto$maccmap.cc:240:synth$7269.C[23]
.sym 91889 $auto$maccmap.cc:240:synth$7269.C[25]
.sym 91891 $abc$42206$n7405
.sym 91892 $abc$42206$n7374
.sym 91893 $auto$maccmap.cc:240:synth$7269.C[24]
.sym 91895 $auto$maccmap.cc:240:synth$7269.C[26]
.sym 91897 $abc$42206$n7375
.sym 91898 $abc$42206$n7406
.sym 91899 $auto$maccmap.cc:240:synth$7269.C[25]
.sym 91901 $auto$maccmap.cc:240:synth$7269.C[27]
.sym 91903 $abc$42206$n7407
.sym 91904 $abc$42206$n7376
.sym 91905 $auto$maccmap.cc:240:synth$7269.C[26]
.sym 91907 $auto$maccmap.cc:240:synth$7269.C[28]
.sym 91909 $abc$42206$n7408
.sym 91910 $abc$42206$n7377
.sym 91911 $auto$maccmap.cc:240:synth$7269.C[27]
.sym 91913 $auto$maccmap.cc:240:synth$7269.C[29]
.sym 91915 $abc$42206$n7378
.sym 91916 $abc$42206$n7409
.sym 91917 $auto$maccmap.cc:240:synth$7269.C[28]
.sym 91919 $auto$maccmap.cc:240:synth$7269.C[30]
.sym 91921 $abc$42206$n7379
.sym 91922 $abc$42206$n7410
.sym 91923 $auto$maccmap.cc:240:synth$7269.C[29]
.sym 91925 $auto$maccmap.cc:240:synth$7269.C[31]
.sym 91927 $abc$42206$n7380
.sym 91928 $abc$42206$n7411
.sym 91929 $auto$maccmap.cc:240:synth$7269.C[30]
.sym 91933 $abc$42206$n7404
.sym 91934 $abc$42206$n6104_1
.sym 91935 basesoc_uart_phy_tx_bitcount[0]
.sym 91936 $abc$42206$n6105_1
.sym 91937 $abc$42206$n6028
.sym 91938 $PACKER_VCC_NET_$glb_clk
.sym 91939 $abc$42206$n6079_1
.sym 91940 $abc$42206$n7397
.sym 91948 $abc$42206$n7367
.sym 91951 lm32_cpu.operand_0_x[20]
.sym 91954 spram_bus_adr[8]
.sym 91956 $abc$42206$n7407
.sym 91957 lm32_cpu.operand_1_x[20]
.sym 91958 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 91959 lm32_cpu.adder_op_x_n
.sym 91960 $abc$42206$n7409
.sym 91961 lm32_cpu.operand_1_x[27]
.sym 91962 lm32_cpu.operand_1_x[25]
.sym 91964 $abc$42206$n3546_1
.sym 91965 $abc$42206$n7028
.sym 91966 $abc$42206$n3200_1
.sym 91967 $abc$42206$n7371
.sym 91968 lm32_cpu.operand_0_x[25]
.sym 91969 $auto$maccmap.cc:240:synth$7269.C[31]
.sym 91976 lm32_cpu.operand_0_x[28]
.sym 91983 lm32_cpu.operand_0_x[25]
.sym 91986 lm32_cpu.operand_1_x[25]
.sym 91987 lm32_cpu.operand_1_x[27]
.sym 91988 lm32_cpu.operand_1_x[28]
.sym 91992 $abc$42206$n7412
.sym 91995 $abc$42206$n7381
.sym 92002 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 92003 lm32_cpu.operand_0_x[29]
.sym 92004 lm32_cpu.operand_1_x[29]
.sym 92005 lm32_cpu.operand_0_x[27]
.sym 92006 $nextpnr_ICESTORM_LC_45$I3
.sym 92008 $abc$42206$n7381
.sym 92009 $abc$42206$n7412
.sym 92010 $auto$maccmap.cc:240:synth$7269.C[31]
.sym 92016 $nextpnr_ICESTORM_LC_45$I3
.sym 92019 lm32_cpu.operand_0_x[28]
.sym 92022 lm32_cpu.operand_1_x[28]
.sym 92025 lm32_cpu.operand_1_x[29]
.sym 92028 lm32_cpu.operand_0_x[29]
.sym 92031 lm32_cpu.operand_0_x[25]
.sym 92032 lm32_cpu.operand_1_x[25]
.sym 92037 lm32_cpu.operand_1_x[29]
.sym 92038 lm32_cpu.operand_0_x[29]
.sym 92043 lm32_cpu.operand_0_x[27]
.sym 92045 lm32_cpu.operand_1_x[27]
.sym 92049 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 92053 $abc$42206$n2400_$glb_ce
.sym 92054 sys_clk_$glb_clk
.sym 92055 lm32_cpu.rst_i_$glb_sr
.sym 92058 $abc$42206$n6032
.sym 92059 $auto$alumacc.cc:474:replace_alu$3961.C[3]
.sym 92060 basesoc_uart_phy_tx_bitcount[1]
.sym 92061 $abc$42206$n6237_1
.sym 92062 $abc$42206$n6087_1
.sym 92063 $abc$42206$n6088_1
.sym 92066 $abc$42206$n2163
.sym 92071 $abc$42206$n6105_1
.sym 92073 lm32_cpu.operand_1_x[16]
.sym 92079 lm32_cpu.operand_0_x[25]
.sym 92081 lm32_cpu.operand_1_x[22]
.sym 92082 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92083 $abc$42206$n2195
.sym 92084 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92086 $abc$42206$n4585
.sym 92087 lm32_cpu.operand_1_x[8]
.sym 92088 storage_1[11][5]
.sym 92089 $abc$42206$n2195
.sym 92090 $abc$42206$n6034
.sym 92091 lm32_cpu.operand_0_x[27]
.sym 92099 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 92102 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 92104 lm32_cpu.operand_1_x[28]
.sym 92105 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 92106 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 92108 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 92112 lm32_cpu.operand_0_x[28]
.sym 92116 lm32_cpu.operand_0_x[27]
.sym 92117 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 92118 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 92119 lm32_cpu.adder_op_x_n
.sym 92121 lm32_cpu.operand_1_x[27]
.sym 92122 lm32_cpu.operand_1_x[25]
.sym 92124 $abc$42206$n7023
.sym 92126 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92128 lm32_cpu.operand_0_x[25]
.sym 92132 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92137 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 92138 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 92139 lm32_cpu.adder_op_x_n
.sym 92143 lm32_cpu.operand_1_x[28]
.sym 92144 lm32_cpu.operand_0_x[28]
.sym 92149 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 92150 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 92151 lm32_cpu.adder_op_x_n
.sym 92156 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 92160 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 92161 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 92163 lm32_cpu.adder_op_x_n
.sym 92166 lm32_cpu.operand_0_x[25]
.sym 92168 lm32_cpu.operand_1_x[25]
.sym 92172 lm32_cpu.operand_1_x[27]
.sym 92174 lm32_cpu.operand_0_x[27]
.sym 92176 $abc$42206$n7023
.sym 92177 sys_clk_$glb_clk
.sym 92179 lm32_cpu.operand_1_x[10]
.sym 92180 $abc$42206$n4585
.sym 92181 storage_1[13][2]
.sym 92182 $abc$42206$n6034
.sym 92183 lm32_cpu.operand_1_x[20]
.sym 92184 storage_1[13][3]
.sym 92185 storage_1[13][5]
.sym 92186 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 92193 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 92196 $abc$42206$n3975
.sym 92200 lm32_cpu.operand_0_x[28]
.sym 92203 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92205 $abc$42206$n3367
.sym 92206 $abc$42206$n5609_1
.sym 92207 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92208 storage_1[11][2]
.sym 92209 $abc$42206$n6237_1
.sym 92210 $abc$42206$n7023
.sym 92211 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92212 $abc$42206$n7013
.sym 92214 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92221 lm32_cpu.logic_op_x[0]
.sym 92222 $abc$42206$n2190
.sym 92223 lm32_cpu.operand_0_x[28]
.sym 92227 $abc$42206$n6083_1
.sym 92230 $abc$42206$n6032
.sym 92231 lm32_cpu.operand_1_x[21]
.sym 92233 lm32_cpu.logic_op_x[1]
.sym 92234 lm32_cpu.logic_op_x[3]
.sym 92236 lm32_cpu.logic_op_x[2]
.sym 92239 lm32_cpu.operand_0_x[21]
.sym 92241 lm32_cpu.operand_1_x[22]
.sym 92242 lm32_cpu.operand_1_x[28]
.sym 92243 $abc$42206$n2195
.sym 92249 $abc$42206$n6079_1
.sym 92250 $abc$42206$n6034
.sym 92254 $abc$42206$n2195
.sym 92256 $abc$42206$n6034
.sym 92259 lm32_cpu.logic_op_x[0]
.sym 92260 lm32_cpu.logic_op_x[1]
.sym 92261 $abc$42206$n6083_1
.sym 92262 lm32_cpu.operand_1_x[21]
.sym 92266 $abc$42206$n2195
.sym 92268 $abc$42206$n6032
.sym 92271 lm32_cpu.operand_1_x[22]
.sym 92272 $abc$42206$n6079_1
.sym 92273 lm32_cpu.logic_op_x[0]
.sym 92274 lm32_cpu.logic_op_x[1]
.sym 92277 lm32_cpu.operand_1_x[21]
.sym 92278 lm32_cpu.operand_0_x[21]
.sym 92284 lm32_cpu.operand_1_x[21]
.sym 92285 lm32_cpu.operand_0_x[21]
.sym 92289 lm32_cpu.logic_op_x[2]
.sym 92290 lm32_cpu.logic_op_x[3]
.sym 92291 lm32_cpu.operand_1_x[28]
.sym 92292 lm32_cpu.operand_0_x[28]
.sym 92295 lm32_cpu.logic_op_x[3]
.sym 92296 lm32_cpu.logic_op_x[2]
.sym 92297 lm32_cpu.operand_0_x[21]
.sym 92298 lm32_cpu.operand_1_x[21]
.sym 92299 $abc$42206$n2190
.sym 92300 sys_clk_$glb_clk
.sym 92301 sys_rst_$glb_sr
.sym 92302 $abc$42206$n6236_1
.sym 92303 storage_1[10][5]
.sym 92304 storage_1[10][1]
.sym 92305 storage_1[10][0]
.sym 92306 $abc$42206$n5276_1
.sym 92307 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 92308 storage_1[10][4]
.sym 92309 storage_1[10][3]
.sym 92314 $abc$42206$n7003
.sym 92318 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92324 lm32_cpu.operand_1_x[20]
.sym 92326 storage_1[8][2]
.sym 92327 spiflash_clk
.sym 92328 $abc$42206$n2190
.sym 92329 basesoc_uart_phy_tx_busy
.sym 92330 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92332 $abc$42206$n5226_1
.sym 92333 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 92334 basesoc_uart_phy_tx_bitcount[0]
.sym 92335 sram_bus_dat_w[1]
.sym 92336 $abc$42206$n7026
.sym 92337 $abc$42206$n2198
.sym 92344 storage_1[8][2]
.sym 92352 storage_1[12][2]
.sym 92353 storage_1[13][2]
.sym 92354 $abc$42206$n7013
.sym 92355 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92356 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92359 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92361 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 92365 $abc$42206$n6224
.sym 92368 lm32_cpu.mc_arithmetic.b[0]
.sym 92369 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 92370 storage_1[9][2]
.sym 92374 $abc$42206$n7007
.sym 92378 lm32_cpu.mc_arithmetic.b[0]
.sym 92384 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 92390 $abc$42206$n7007
.sym 92394 storage_1[8][2]
.sym 92395 $abc$42206$n6224
.sym 92396 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92397 storage_1[12][2]
.sym 92409 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92412 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92413 storage_1[13][2]
.sym 92414 storage_1[9][2]
.sym 92415 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92421 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 92422 $abc$42206$n7013
.sym 92423 sys_clk_$glb_clk
.sym 92425 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 92426 storage[13][7]
.sym 92427 $abc$42206$n5262_1
.sym 92428 $abc$42206$n3773_1
.sym 92429 lm32_cpu.operand_1_x[15]
.sym 92430 $abc$42206$n5275_1
.sym 92431 $abc$42206$n5271_1
.sym 92432 storage[13][1]
.sym 92436 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92437 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92442 $abc$42206$n4454
.sym 92443 $abc$42206$n7007
.sym 92447 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 92449 $PACKER_VCC_NET_$glb_clk
.sym 92450 $abc$42206$n3348_1
.sym 92451 storage_1[10][0]
.sym 92452 $abc$42206$n4585
.sym 92454 $abc$42206$n3200_1
.sym 92455 sram_bus_dat_w[7]
.sym 92456 $PACKER_VCC_NET_$glb_clk
.sym 92458 storage_1[9][5]
.sym 92469 $abc$42206$n6225_1
.sym 92470 $abc$42206$n5236_1
.sym 92478 storage_1[11][2]
.sym 92479 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92480 $abc$42206$n5237_1
.sym 92481 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 92482 sram_bus_dat_w[7]
.sym 92484 sram_bus_dat_w[2]
.sym 92485 $abc$42206$n6313_1
.sym 92487 storage_1[15][2]
.sym 92490 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92491 storage_1[14][2]
.sym 92493 $abc$42206$n7415
.sym 92494 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 92497 storage_1[10][2]
.sym 92505 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 92511 sram_bus_dat_w[7]
.sym 92517 $abc$42206$n6225_1
.sym 92518 $abc$42206$n5236_1
.sym 92519 $abc$42206$n5237_1
.sym 92520 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 92523 storage_1[14][2]
.sym 92524 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92525 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92526 storage_1[15][2]
.sym 92529 $abc$42206$n6313_1
.sym 92535 storage_1[10][2]
.sym 92536 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92537 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92538 storage_1[11][2]
.sym 92544 sram_bus_dat_w[2]
.sym 92545 $abc$42206$n7415
.sym 92546 sys_clk_$glb_clk
.sym 92548 lm32_cpu.operand_m[12]
.sym 92549 lm32_cpu.mc_result_x[16]
.sym 92551 lm32_cpu.mc_result_x[8]
.sym 92552 $abc$42206$n6209_1
.sym 92553 $abc$42206$n2198
.sym 92554 $abc$42206$n6027
.sym 92555 lm32_cpu.mc_arithmetic.a[6]
.sym 92556 $abc$42206$n3301_1
.sym 92558 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92559 $abc$42206$n3301_1
.sym 92560 $abc$42206$n3301_1
.sym 92564 storage_1[15][5]
.sym 92565 storage[13][1]
.sym 92566 $abc$42206$n3773_1
.sym 92572 $abc$42206$n3349
.sym 92573 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92575 $abc$42206$n7007
.sym 92577 storage_1[14][2]
.sym 92578 $abc$42206$n4585
.sym 92579 lm32_cpu.mc_arithmetic.a[6]
.sym 92580 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92581 $abc$42206$n2195
.sym 92583 $abc$42206$n4580_1
.sym 92589 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92591 $abc$42206$n7007
.sym 92592 csrbank0_bus_errors0_w[0]
.sym 92594 basesoc_uart_phy_uart_clk_txen
.sym 92598 $abc$42206$n4560_1
.sym 92599 basesoc_uart_phy_tx_busy
.sym 92601 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 92607 $abc$42206$n4580_1
.sym 92613 $abc$42206$n4555
.sym 92614 $abc$42206$n3200_1
.sym 92615 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92616 sys_rst
.sym 92617 $abc$42206$n4554_1
.sym 92619 lm32_cpu.eba[21]
.sym 92622 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92628 lm32_cpu.eba[21]
.sym 92634 sys_rst
.sym 92637 $abc$42206$n4554_1
.sym 92640 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 92646 $abc$42206$n4560_1
.sym 92647 $abc$42206$n4555
.sym 92648 $abc$42206$n3200_1
.sym 92652 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92658 $abc$42206$n4580_1
.sym 92659 basesoc_uart_phy_tx_busy
.sym 92661 basesoc_uart_phy_uart_clk_txen
.sym 92664 $abc$42206$n4554_1
.sym 92666 csrbank0_bus_errors0_w[0]
.sym 92667 sys_rst
.sym 92668 $abc$42206$n7007
.sym 92669 sys_clk_$glb_clk
.sym 92671 $abc$42206$n6209_1
.sym 92672 $abc$42206$n6350_1
.sym 92673 csrbank0_scratch3_w[3]
.sym 92674 $abc$42206$n6228
.sym 92675 $abc$42206$n3339_1
.sym 92676 $abc$42206$n4585
.sym 92677 csrbank0_scratch3_w[0]
.sym 92678 $abc$42206$n3301_1
.sym 92684 lm32_cpu.mc_arithmetic.state[2]
.sym 92689 $abc$42206$n2164
.sym 92690 basesoc_uart_phy_uart_clk_txen
.sym 92692 lm32_cpu.mc_result_x[16]
.sym 92695 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92696 $abc$42206$n4559
.sym 92697 csrbank0_bus_errors3_w[7]
.sym 92698 $abc$42206$n3301_1
.sym 92699 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92700 $abc$42206$n6874
.sym 92701 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92702 por_rst
.sym 92703 $abc$42206$n6027
.sym 92704 $abc$42206$n3373
.sym 92705 $abc$42206$n7013
.sym 92706 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92712 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 92713 csrbank0_bus_errors1_w[1]
.sym 92714 $abc$42206$n2164
.sym 92717 csrbank0_bus_errors3_w[7]
.sym 92718 slave_sel_r[1]
.sym 92719 $abc$42206$n4648_1
.sym 92720 csrbank0_bus_errors1_w[0]
.sym 92721 csrbank0_bus_errors1_w[1]
.sym 92722 csrbank0_bus_errors1_w[2]
.sym 92723 csrbank0_bus_errors1_w[3]
.sym 92724 $abc$42206$n4564_1
.sym 92725 csrbank0_bus_errors0_w[1]
.sym 92726 $PACKER_VCC_NET_$glb_clk
.sym 92727 $abc$42206$n5427_1
.sym 92728 $abc$42206$n4638_1
.sym 92731 csrbank0_bus_errors0_w[3]
.sym 92734 $abc$42206$n4561
.sym 92735 $abc$42206$n4562_1
.sym 92738 csrbank0_bus_errors0_w[2]
.sym 92739 csrbank0_bus_errors0_w[0]
.sym 92743 $abc$42206$n4563
.sym 92745 $abc$42206$n5427_1
.sym 92746 $abc$42206$n4648_1
.sym 92748 csrbank0_bus_errors0_w[3]
.sym 92752 slave_sel_r[1]
.sym 92757 $abc$42206$n4561
.sym 92758 $abc$42206$n4562_1
.sym 92759 $abc$42206$n4563
.sym 92760 $abc$42206$n4564_1
.sym 92763 $PACKER_VCC_NET_$glb_clk
.sym 92766 csrbank0_bus_errors0_w[0]
.sym 92769 csrbank0_bus_errors1_w[1]
.sym 92770 csrbank0_bus_errors1_w[0]
.sym 92771 csrbank0_bus_errors1_w[3]
.sym 92772 csrbank0_bus_errors1_w[2]
.sym 92776 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 92777 csrbank0_bus_errors3_w[7]
.sym 92781 csrbank0_bus_errors0_w[1]
.sym 92782 csrbank0_bus_errors1_w[1]
.sym 92783 $abc$42206$n4638_1
.sym 92784 $abc$42206$n4648_1
.sym 92787 csrbank0_bus_errors0_w[3]
.sym 92788 csrbank0_bus_errors0_w[1]
.sym 92789 csrbank0_bus_errors0_w[2]
.sym 92790 csrbank0_bus_errors0_w[0]
.sym 92791 $abc$42206$n2164
.sym 92792 sys_clk_$glb_clk
.sym 92793 sys_rst_$glb_sr
.sym 92795 storage_1[14][3]
.sym 92796 storage_1[14][2]
.sym 92797 $abc$42206$n5249_1
.sym 92798 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 92799 $abc$42206$n4580_1
.sym 92800 lm32_cpu.mc_arithmetic.b[13]
.sym 92801 storage_1[14][5]
.sym 92806 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 92813 $abc$42206$n6209_1
.sym 92814 csrbank0_bus_errors0_w[0]
.sym 92815 $abc$42206$n4648_1
.sym 92818 csrbank0_scratch3_w[6]
.sym 92819 spiflash_clk
.sym 92820 $abc$42206$n2090
.sym 92821 basesoc_uart_phy_tx_busy
.sym 92823 $abc$42206$n2090
.sym 92825 $abc$42206$n4282
.sym 92826 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92827 $abc$42206$n3301_1
.sym 92828 $abc$42206$n4551
.sym 92829 $abc$42206$n4429
.sym 92835 csrbank0_bus_errors2_w[0]
.sym 92837 csrbank0_scratch3_w[3]
.sym 92838 csrbank0_bus_errors2_w[3]
.sym 92840 csrbank0_bus_errors0_w[1]
.sym 92841 $abc$42206$n4557
.sym 92844 csrbank0_bus_errors2_w[1]
.sym 92845 csrbank0_bus_errors2_w[2]
.sym 92846 $abc$42206$n3222_1_$glb_clk
.sym 92848 csrbank0_bus_errors0_w[2]
.sym 92849 $abc$42206$n3301_1
.sym 92853 $abc$42206$n2163
.sym 92854 $abc$42206$n4551
.sym 92856 $abc$42206$n4559
.sym 92857 $abc$42206$n4641
.sym 92858 lm32_cpu.mc_arithmetic.b[12]
.sym 92859 $abc$42206$n4556_1
.sym 92863 $abc$42206$n4648_1
.sym 92866 $abc$42206$n4558_1
.sym 92869 lm32_cpu.mc_arithmetic.b[12]
.sym 92874 $abc$42206$n3301_1
.sym 92876 lm32_cpu.mc_arithmetic.b[12]
.sym 92880 csrbank0_bus_errors0_w[2]
.sym 92881 $abc$42206$n4648_1
.sym 92882 $abc$42206$n4641
.sym 92883 csrbank0_bus_errors2_w[2]
.sym 92886 lm32_cpu.mc_arithmetic.b[12]
.sym 92887 $abc$42206$n3222_1_$glb_clk
.sym 92892 $abc$42206$n4558_1
.sym 92893 $abc$42206$n4559
.sym 92894 $abc$42206$n4557
.sym 92895 $abc$42206$n4556_1
.sym 92898 csrbank0_bus_errors0_w[1]
.sym 92904 csrbank0_bus_errors2_w[0]
.sym 92905 csrbank0_bus_errors2_w[2]
.sym 92906 csrbank0_bus_errors2_w[1]
.sym 92907 csrbank0_bus_errors2_w[3]
.sym 92910 csrbank0_bus_errors2_w[3]
.sym 92911 csrbank0_scratch3_w[3]
.sym 92912 $abc$42206$n4551
.sym 92913 $abc$42206$n4641
.sym 92914 $abc$42206$n2163
.sym 92915 sys_clk_$glb_clk
.sym 92916 sys_rst_$glb_sr
.sym 92917 $abc$42206$n5250_1
.sym 92918 $abc$42206$n2206
.sym 92920 storage_1[12][0]
.sym 92921 $abc$42206$n5245_1
.sym 92922 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92923 storage_1[12][3]
.sym 92924 $abc$42206$n6229_1
.sym 92927 lm32_cpu.mc_arithmetic.b[2]
.sym 92929 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92930 lm32_cpu.mc_arithmetic.b[13]
.sym 92934 $abc$42206$n3222_1_$glb_clk
.sym 92938 $abc$42206$n3380_1
.sym 92941 $abc$42206$n3324_1
.sym 92943 $abc$42206$n2090
.sym 92944 $abc$42206$n2090
.sym 92946 $abc$42206$n4273
.sym 92947 basesoc_uart_phy_tx_busy
.sym 92950 csrbank0_scratch2_w[1]
.sym 92951 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92952 lm32_cpu.mc_arithmetic.b[19]
.sym 92958 $abc$42206$n4361
.sym 92960 $abc$42206$n2090
.sym 92961 $abc$42206$n3301_1
.sym 92962 lm32_cpu.mc_arithmetic.b[5]
.sym 92963 csrbank0_bus_errors3_w[5]
.sym 92964 csrbank0_bus_errors3_w[6]
.sym 92966 $abc$42206$n3285_1
.sym 92968 $abc$42206$n4355_1
.sym 92969 csrbank0_bus_errors3_w[7]
.sym 92970 csrbank0_bus_errors3_w[4]
.sym 92971 $abc$42206$n4644_1
.sym 92972 csrbank0_bus_errors3_w[6]
.sym 92973 $abc$42206$n3354_1
.sym 92974 csrbank0_bus_errors2_w[0]
.sym 92976 csrbank0_scratch3_w[0]
.sym 92977 $abc$42206$n4641
.sym 92978 csrbank0_scratch3_w[6]
.sym 92979 $abc$42206$n4428
.sym 92980 $abc$42206$n3222_1_$glb_clk
.sym 92981 lm32_cpu.mc_arithmetic.b[13]
.sym 92986 lm32_cpu.mc_arithmetic.b[4]
.sym 92987 csrbank0_scratch3_w[5]
.sym 92988 $abc$42206$n4551
.sym 92989 $abc$42206$n4429
.sym 92993 $abc$42206$n3222_1_$glb_clk
.sym 92994 lm32_cpu.mc_arithmetic.b[13]
.sym 92997 csrbank0_bus_errors3_w[4]
.sym 92998 csrbank0_bus_errors3_w[6]
.sym 92999 csrbank0_bus_errors3_w[5]
.sym 93000 csrbank0_bus_errors3_w[7]
.sym 93003 csrbank0_scratch3_w[0]
.sym 93004 $abc$42206$n4641
.sym 93005 csrbank0_bus_errors2_w[0]
.sym 93006 $abc$42206$n4551
.sym 93009 csrbank0_bus_errors3_w[5]
.sym 93010 csrbank0_scratch3_w[5]
.sym 93011 $abc$42206$n4551
.sym 93012 $abc$42206$n4644_1
.sym 93015 lm32_cpu.mc_arithmetic.b[5]
.sym 93016 $abc$42206$n4428
.sym 93018 $abc$42206$n3301_1
.sym 93021 lm32_cpu.mc_arithmetic.b[4]
.sym 93022 $abc$42206$n3222_1_$glb_clk
.sym 93023 $abc$42206$n3285_1
.sym 93024 $abc$42206$n4429
.sym 93027 csrbank0_scratch3_w[6]
.sym 93028 csrbank0_bus_errors3_w[6]
.sym 93029 $abc$42206$n4644_1
.sym 93030 $abc$42206$n4551
.sym 93033 $abc$42206$n4355_1
.sym 93034 $abc$42206$n4361
.sym 93035 $abc$42206$n3285_1
.sym 93036 $abc$42206$n3354_1
.sym 93037 $abc$42206$n2090
.sym 93038 sys_clk_$glb_clk
.sym 93039 lm32_cpu.rst_i_$glb_sr
.sym 93041 basesoc_uart_phy_tx_busy
.sym 93044 $abc$42206$n4585
.sym 93045 $abc$42206$n3339_1
.sym 93046 $abc$42206$n3357_1
.sym 93051 $abc$42206$n6027
.sym 93052 $abc$42206$n3301_1
.sym 93057 storage_1[8][3]
.sym 93058 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93064 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 93065 $abc$42206$n3285_1
.sym 93066 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 93069 $abc$42206$n3357_1
.sym 93072 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93073 $abc$42206$n3349
.sym 93074 $abc$42206$n2195
.sym 93075 basesoc_uart_phy_tx_busy
.sym 93082 $abc$42206$n4264_1
.sym 93083 $abc$42206$n4289
.sym 93088 lm32_cpu.mc_arithmetic.b[23]
.sym 93089 $abc$42206$n3285_1
.sym 93090 lm32_cpu.mc_arithmetic.b[22]
.sym 93092 $abc$42206$n2090
.sym 93094 $abc$42206$n3330_1
.sym 93095 $abc$42206$n4282
.sym 93096 lm32_cpu.mc_arithmetic.b[13]
.sym 93100 $abc$42206$n3222_1_$glb_clk
.sym 93101 $abc$42206$n3324_1
.sym 93102 $abc$42206$n3301_1
.sym 93103 $abc$42206$n4280
.sym 93105 $abc$42206$n3327
.sym 93106 $abc$42206$n4273
.sym 93108 lm32_cpu.mc_arithmetic.b[21]
.sym 93110 $abc$42206$n4271
.sym 93115 $abc$42206$n3301_1
.sym 93117 lm32_cpu.mc_arithmetic.b[23]
.sym 93120 $abc$42206$n3285_1
.sym 93121 $abc$42206$n4280
.sym 93122 $abc$42206$n3327
.sym 93123 $abc$42206$n4273
.sym 93126 lm32_cpu.mc_arithmetic.b[21]
.sym 93129 $abc$42206$n3222_1_$glb_clk
.sym 93132 $abc$42206$n3285_1
.sym 93133 $abc$42206$n3330_1
.sym 93134 $abc$42206$n4282
.sym 93135 $abc$42206$n4289
.sym 93138 lm32_cpu.mc_arithmetic.b[13]
.sym 93144 lm32_cpu.mc_arithmetic.b[23]
.sym 93146 $abc$42206$n3222_1_$glb_clk
.sym 93151 $abc$42206$n3222_1_$glb_clk
.sym 93152 lm32_cpu.mc_arithmetic.b[22]
.sym 93156 $abc$42206$n3285_1
.sym 93157 $abc$42206$n4271
.sym 93158 $abc$42206$n4264_1
.sym 93159 $abc$42206$n3324_1
.sym 93160 $abc$42206$n2090
.sym 93161 sys_clk_$glb_clk
.sym 93162 lm32_cpu.rst_i_$glb_sr
.sym 93163 csrbank0_scratch2_w[3]
.sym 93165 $abc$42206$n3390_1
.sym 93166 $abc$42206$n3303_1
.sym 93167 csrbank0_scratch2_w[1]
.sym 93168 $abc$42206$n3303_1
.sym 93169 basesoc_uart_phy_tx_busy
.sym 93170 $abc$42206$n3304_1
.sym 93174 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93187 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 93188 reset_delay[2]
.sym 93189 $abc$42206$n6027
.sym 93190 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 93191 $abc$42206$n3373
.sym 93192 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 93193 $abc$42206$n6874
.sym 93194 por_rst
.sym 93195 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 93196 csrbank0_scratch2_w[3]
.sym 93198 $abc$42206$n3303_1
.sym 93205 lm32_cpu.mc_arithmetic.b[22]
.sym 93207 lm32_cpu.mc_arithmetic.b[21]
.sym 93215 $abc$42206$n2090
.sym 93219 lm32_cpu.mc_arithmetic.b[23]
.sym 93221 $abc$42206$n3222_1_$glb_clk
.sym 93224 $abc$42206$n3301_1
.sym 93225 $abc$42206$n3285_1
.sym 93228 $abc$42206$n4298_1
.sym 93229 $abc$42206$n4291
.sym 93231 lm32_cpu.mc_arithmetic.b[20]
.sym 93235 $abc$42206$n3333_1
.sym 93238 $abc$42206$n3222_1_$glb_clk
.sym 93239 lm32_cpu.mc_arithmetic.b[20]
.sym 93245 lm32_cpu.mc_arithmetic.b[22]
.sym 93250 lm32_cpu.mc_arithmetic.b[21]
.sym 93255 $abc$42206$n3285_1
.sym 93256 $abc$42206$n4291
.sym 93257 $abc$42206$n4298_1
.sym 93258 $abc$42206$n3333_1
.sym 93261 lm32_cpu.mc_arithmetic.b[20]
.sym 93263 $abc$42206$n3301_1
.sym 93269 lm32_cpu.mc_arithmetic.b[22]
.sym 93270 $abc$42206$n3301_1
.sym 93273 lm32_cpu.mc_arithmetic.b[23]
.sym 93274 lm32_cpu.mc_arithmetic.b[22]
.sym 93275 lm32_cpu.mc_arithmetic.b[20]
.sym 93276 lm32_cpu.mc_arithmetic.b[21]
.sym 93280 $abc$42206$n3301_1
.sym 93281 lm32_cpu.mc_arithmetic.b[21]
.sym 93283 $abc$42206$n2090
.sym 93284 sys_clk_$glb_clk
.sym 93285 lm32_cpu.rst_i_$glb_sr
.sym 93287 reset_delay[6]
.sym 93294 $abc$42206$n3321_1
.sym 93298 $abc$42206$n3301_1
.sym 93303 $abc$42206$n3304_1
.sym 93308 $abc$42206$n3336_1
.sym 93310 $abc$42206$n3390_1
.sym 93311 $abc$42206$n6883
.sym 93313 $abc$42206$n2151
.sym 93317 sys_rst
.sym 93318 spiflash_clk
.sym 93320 $abc$42206$n6882
.sym 93321 csrbank0_scratch3_w[6]
.sym 93329 $abc$42206$n2151
.sym 93338 lm32_cpu.mc_arithmetic.b[20]
.sym 93341 lm32_cpu.mc_arithmetic.b[23]
.sym 93344 $abc$42206$n6325_1
.sym 93346 sram_bus_dat_w[5]
.sym 93348 sram_bus_dat_w[2]
.sym 93367 lm32_cpu.mc_arithmetic.b[20]
.sym 93375 sram_bus_dat_w[2]
.sym 93380 $abc$42206$n6325_1
.sym 93385 sram_bus_dat_w[5]
.sym 93390 lm32_cpu.mc_arithmetic.b[23]
.sym 93406 $abc$42206$n2151
.sym 93407 sys_clk_$glb_clk
.sym 93408 sys_rst_$glb_sr
.sym 93409 reset_delay[7]
.sym 93410 $abc$42206$n96
.sym 93411 reset_delay[3]
.sym 93412 $abc$42206$n98
.sym 93413 $abc$42206$n90
.sym 93414 reset_delay[4]
.sym 93415 $abc$42206$n3184_1
.sym 93416 $abc$42206$n94
.sym 93431 $abc$42206$n3334
.sym 93435 reset_delay[5]
.sym 93436 $abc$42206$n92
.sym 93439 reset_delay[1]
.sym 93442 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93443 sys_rst
.sym 93448 $PACKER_VCC_NET_$glb_clk
.sym 93451 reset_delay[3]
.sym 93453 reset_delay[5]
.sym 93456 $PACKER_VCC_NET_$glb_clk
.sym 93457 reset_delay[1]
.sym 93458 reset_delay[2]
.sym 93468 reset_delay[0]
.sym 93471 reset_delay[4]
.sym 93474 reset_delay[7]
.sym 93480 reset_delay[6]
.sym 93485 reset_delay[0]
.sym 93488 $auto$alumacc.cc:474:replace_alu$3988.C[2]
.sym 93490 $PACKER_VCC_NET_$glb_clk
.sym 93491 reset_delay[1]
.sym 93494 $auto$alumacc.cc:474:replace_alu$3988.C[3]
.sym 93496 reset_delay[2]
.sym 93497 $PACKER_VCC_NET_$glb_clk
.sym 93498 $auto$alumacc.cc:474:replace_alu$3988.C[2]
.sym 93500 $auto$alumacc.cc:474:replace_alu$3988.C[4]
.sym 93502 $PACKER_VCC_NET_$glb_clk
.sym 93503 reset_delay[3]
.sym 93504 $auto$alumacc.cc:474:replace_alu$3988.C[3]
.sym 93506 $auto$alumacc.cc:474:replace_alu$3988.C[5]
.sym 93508 reset_delay[4]
.sym 93509 $PACKER_VCC_NET_$glb_clk
.sym 93510 $auto$alumacc.cc:474:replace_alu$3988.C[4]
.sym 93512 $auto$alumacc.cc:474:replace_alu$3988.C[6]
.sym 93514 $PACKER_VCC_NET_$glb_clk
.sym 93515 reset_delay[5]
.sym 93516 $auto$alumacc.cc:474:replace_alu$3988.C[5]
.sym 93518 $auto$alumacc.cc:474:replace_alu$3988.C[7]
.sym 93520 reset_delay[6]
.sym 93521 $PACKER_VCC_NET_$glb_clk
.sym 93522 $auto$alumacc.cc:474:replace_alu$3988.C[6]
.sym 93524 $auto$alumacc.cc:474:replace_alu$3988.C[8]
.sym 93526 $PACKER_VCC_NET_$glb_clk
.sym 93527 reset_delay[7]
.sym 93528 $auto$alumacc.cc:474:replace_alu$3988.C[7]
.sym 93532 $abc$42206$n6245
.sym 93533 reset_delay[9]
.sym 93534 reset_delay[10]
.sym 93535 sys_rst
.sym 93537 csrbank0_scratch3_w[6]
.sym 93538 $abc$42206$n3183_1
.sym 93539 reset_delay[11]
.sym 93548 $abc$42206$n3309_1
.sym 93551 lm32_cpu.mc_arithmetic.b[2]
.sym 93555 reset_delay[3]
.sym 93556 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 93557 $abc$42206$n6236
.sym 93558 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 93561 $PACKER_VCC_NET_$glb_clk
.sym 93563 $abc$42206$n6239
.sym 93564 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93568 $auto$alumacc.cc:474:replace_alu$3988.C[8]
.sym 93569 $PACKER_VCC_NET_$glb_clk
.sym 93575 $abc$42206$n6244
.sym 93577 $PACKER_VCC_NET_$glb_clk
.sym 93578 reset_delay[8]
.sym 93581 $abc$42206$n6242
.sym 93584 por_rst
.sym 93590 reset_delay[9]
.sym 93591 $abc$42206$n2386
.sym 93595 $abc$42206$n100
.sym 93598 $abc$42206$n6243
.sym 93599 reset_delay[10]
.sym 93605 $auto$alumacc.cc:474:replace_alu$3988.C[9]
.sym 93607 reset_delay[8]
.sym 93608 $PACKER_VCC_NET_$glb_clk
.sym 93609 $auto$alumacc.cc:474:replace_alu$3988.C[8]
.sym 93611 $auto$alumacc.cc:474:replace_alu$3988.C[10]
.sym 93613 $PACKER_VCC_NET_$glb_clk
.sym 93614 reset_delay[9]
.sym 93615 $auto$alumacc.cc:474:replace_alu$3988.C[9]
.sym 93617 $nextpnr_ICESTORM_LC_27$I3
.sym 93619 reset_delay[10]
.sym 93620 $PACKER_VCC_NET_$glb_clk
.sym 93621 $auto$alumacc.cc:474:replace_alu$3988.C[10]
.sym 93627 $nextpnr_ICESTORM_LC_27$I3
.sym 93630 $abc$42206$n6243
.sym 93632 por_rst
.sym 93637 $abc$42206$n100
.sym 93642 por_rst
.sym 93645 $abc$42206$n6242
.sym 93649 $abc$42206$n6244
.sym 93651 por_rst
.sym 93652 $abc$42206$n2386
.sym 93653 sys_clk_$glb_clk
.sym 93655 $abc$42206$n78
.sym 93656 $abc$42206$n92
.sym 93657 $abc$42206$n88
.sym 93658 $abc$42206$n84
.sym 93659 $abc$42206$n2386
.sym 93660 $abc$42206$n3185_1
.sym 93661 reset_delay[2]
.sym 93670 sys_rst
.sym 93681 sys_rst
.sym 93684 reset_delay[2]
.sym 93686 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 93687 $abc$42206$n2391
.sym 93689 $abc$42206$n6027
.sym 93690 $abc$42206$n7617
.sym 93698 $abc$42206$n2391
.sym 93699 sys_rst
.sym 93702 por_rst
.sym 93717 reset_delay[0]
.sym 93718 $abc$42206$n86
.sym 93720 $abc$42206$n78
.sym 93721 $PACKER_VCC_NET_$glb_clk
.sym 93723 $abc$42206$n84
.sym 93729 $abc$42206$n84
.sym 93731 por_rst
.sym 93732 sys_rst
.sym 93737 $abc$42206$n78
.sym 93750 $abc$42206$n86
.sym 93753 $PACKER_VCC_NET_$glb_clk
.sym 93754 reset_delay[0]
.sym 93762 $abc$42206$n84
.sym 93765 $abc$42206$n86
.sym 93767 por_rst
.sym 93775 $abc$42206$n2391
.sym 93776 sys_clk_$glb_clk
.sym 93790 por_rst
.sym 93809 spiflash_clk
.sym 93821 $abc$42206$n2230
.sym 93826 basesoc_uart_phy_rx_reg[3]
.sym 93829 basesoc_uart_phy_rx_reg[7]
.sym 93831 basesoc_uart_phy_rx_reg[0]
.sym 93855 basesoc_uart_phy_rx_reg[7]
.sym 93860 basesoc_uart_phy_rx_reg[3]
.sym 93889 basesoc_uart_phy_rx_reg[0]
.sym 93898 $abc$42206$n2230
.sym 93899 sys_clk_$glb_clk
.sym 93900 sys_rst_$glb_sr
.sym 93903 $abc$42206$n4475
.sym 93915 $abc$42206$n2230
.sym 93934 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 93945 sram_bus_dat_w[2]
.sym 93960 $abc$42206$n7617
.sym 93961 $abc$42206$n6027
.sym 93964 lm32_cpu.mc_arithmetic.b[2]
.sym 93989 lm32_cpu.mc_arithmetic.b[2]
.sym 93993 sram_bus_dat_w[2]
.sym 94000 $abc$42206$n6027
.sym 94021 $abc$42206$n7617
.sym 94022 sys_clk_$glb_clk
.sym 94218 serial_tx
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94234 spiflash_cs_n
.sym 94240 spiflash_clk
.sym 94254 lm32_cpu.m_result_sel_compare_x
.sym 94255 sys_clk
.sym 94261 $abc$42206$n7363
.sym 94263 spiflash_miso
.sym 94271 spram_maskwren01[1]
.sym 94272 spram_bus_adr[0]
.sym 94273 $abc$42206$n5761_1
.sym 94274 lm32_cpu.operand_1_x[26]
.sym 94282 spram_dataout11[11]
.sym 94284 spram_dataout01[13]
.sym 94286 spram_dataout11[14]
.sym 94288 spram_dataout11[10]
.sym 94289 spram_dataout01[14]
.sym 94291 spram_dataout11[5]
.sym 94292 slave_sel_r[2]
.sym 94293 spram_dataout11[12]
.sym 94295 spram_dataout01[3]
.sym 94298 spram_dataout01[11]
.sym 94300 spram_dataout11[3]
.sym 94302 spram_dataout11[8]
.sym 94304 spram_dataout11[13]
.sym 94305 spram_dataout01[12]
.sym 94307 spram_dataout01[5]
.sym 94309 spram_dataout01[10]
.sym 94311 spram_dataout01[8]
.sym 94312 $abc$42206$n5075_1
.sym 94314 $abc$42206$n5075_1
.sym 94315 spram_dataout01[5]
.sym 94316 slave_sel_r[2]
.sym 94317 spram_dataout11[5]
.sym 94320 spram_dataout01[8]
.sym 94321 $abc$42206$n5075_1
.sym 94322 spram_dataout11[8]
.sym 94323 slave_sel_r[2]
.sym 94326 $abc$42206$n5075_1
.sym 94327 spram_dataout01[14]
.sym 94328 slave_sel_r[2]
.sym 94329 spram_dataout11[14]
.sym 94332 spram_dataout11[11]
.sym 94333 $abc$42206$n5075_1
.sym 94334 spram_dataout01[11]
.sym 94335 slave_sel_r[2]
.sym 94338 $abc$42206$n5075_1
.sym 94339 spram_dataout11[3]
.sym 94340 slave_sel_r[2]
.sym 94341 spram_dataout01[3]
.sym 94344 spram_dataout11[13]
.sym 94345 $abc$42206$n5075_1
.sym 94346 spram_dataout01[13]
.sym 94347 slave_sel_r[2]
.sym 94350 slave_sel_r[2]
.sym 94351 spram_dataout01[12]
.sym 94352 $abc$42206$n5075_1
.sym 94353 spram_dataout11[12]
.sym 94356 spram_dataout11[10]
.sym 94357 slave_sel_r[2]
.sym 94358 spram_dataout01[10]
.sym 94359 $abc$42206$n5075_1
.sym 94390 $abc$42206$n7373
.sym 94392 spram_maskwren01[1]
.sym 94394 slave_sel_r[2]
.sym 94395 spram_datain11[11]
.sym 94397 sys_clk
.sym 94398 spram_datain01[7]
.sym 94399 $abc$42206$n5765
.sym 94400 spram_datain11[8]
.sym 94402 spram_datain01[0]
.sym 94405 spram_dataout11[5]
.sym 94406 spram_dataout11[3]
.sym 94407 spram_dataout01[9]
.sym 94408 spram_datain11[1]
.sym 94409 spram_datain11[5]
.sym 94410 spram_datain01[1]
.sym 94411 spram_dataout01[12]
.sym 94413 spram_dataout01[5]
.sym 94414 spram_datain11[15]
.sym 94415 spram_dataout11[5]
.sym 94416 spram_datain01[5]
.sym 94418 spram_dataout01[8]
.sym 94419 spram_dataout01[4]
.sym 94420 spram_dataout01[14]
.sym 94421 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94422 spram_datain01[13]
.sym 94423 spram_dataout01[13]
.sym 94424 spram_bus_adr[11]
.sym 94425 spram_datain11[10]
.sym 94427 spram_dataout01[3]
.sym 94430 spram_datain11[6]
.sym 94433 spram_datain11[13]
.sym 94440 spram_dataout11[6]
.sym 94442 spram_dataout01[1]
.sym 94444 spram_dataout01[6]
.sym 94449 spram_dataout01[9]
.sym 94451 spram_dataout11[15]
.sym 94453 spram_dataout01[7]
.sym 94456 spram_dataout11[9]
.sym 94458 spram_dataout01[4]
.sym 94459 slave_sel_r[2]
.sym 94460 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94462 spram_dataout01[15]
.sym 94465 spram_dataout11[7]
.sym 94466 grant
.sym 94467 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 94468 $abc$42206$n5075_1
.sym 94469 spram_dataout11[1]
.sym 94471 spram_dataout11[4]
.sym 94473 spram_dataout01[15]
.sym 94474 $abc$42206$n5075_1
.sym 94475 spram_dataout11[15]
.sym 94476 slave_sel_r[2]
.sym 94479 grant
.sym 94480 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 94482 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94485 spram_dataout01[1]
.sym 94486 $abc$42206$n5075_1
.sym 94487 spram_dataout11[1]
.sym 94488 slave_sel_r[2]
.sym 94491 $abc$42206$n5075_1
.sym 94492 spram_dataout11[9]
.sym 94493 slave_sel_r[2]
.sym 94494 spram_dataout01[9]
.sym 94497 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94499 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 94500 grant
.sym 94503 slave_sel_r[2]
.sym 94504 spram_dataout11[7]
.sym 94505 $abc$42206$n5075_1
.sym 94506 spram_dataout01[7]
.sym 94509 spram_dataout01[6]
.sym 94510 $abc$42206$n5075_1
.sym 94511 spram_dataout11[6]
.sym 94512 slave_sel_r[2]
.sym 94515 $abc$42206$n5075_1
.sym 94516 spram_dataout01[4]
.sym 94517 slave_sel_r[2]
.sym 94518 spram_dataout11[4]
.sym 94550 spram_dataout11[6]
.sym 94551 spram_dataout11[12]
.sym 94553 spram_datain01[10]
.sym 94555 spram_dataout11[14]
.sym 94556 spram_datain01[11]
.sym 94557 spram_datain01[8]
.sym 94558 spram_bus_adr[8]
.sym 94559 spram_bus_adr[6]
.sym 94561 spram_dataout11[10]
.sym 94562 spram_datain01[12]
.sym 94563 spram_datain11[13]
.sym 94564 spram_dataout01[15]
.sym 94565 spram_bus_adr[5]
.sym 94566 sys_clk
.sym 94567 spram_bus_adr[7]
.sym 94568 grant
.sym 94569 spram_dataout11[5]
.sym 94570 spram_bus_adr[7]
.sym 94571 spram_bus_adr[9]
.sym 94572 spram_bus_adr[6]
.sym 94573 $abc$42206$n7030
.sym 94575 $PACKER_VCC_NET_$glb_clk
.sym 94583 $PACKER_VCC_NET_$glb_clk
.sym 94585 grant
.sym 94587 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 94588 spram_datain01[9]
.sym 94590 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 94607 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94618 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94620 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 94621 grant
.sym 94624 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 94625 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94626 grant
.sym 94633 $PACKER_VCC_NET_$glb_clk
.sym 94638 $PACKER_VCC_NET_$glb_clk
.sym 94645 spram_datain01[9]
.sym 94648 grant
.sym 94649 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94651 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 94655 grant
.sym 94656 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94657 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 94689 spram_dataout11[8]
.sym 94690 spram_dataout01[6]
.sym 94694 spram_dataout01[7]
.sym 94698 spram_dataout01[1]
.sym 94700 spram_dataout01[2]
.sym 94701 spram_wren1
.sym 94702 spram_dataout01[12]
.sym 94705 spram_dataout01[4]
.sym 94707 spram_dataout01[5]
.sym 94710 spram_dataout01[8]
.sym 94712 spram_dataout01[9]
.sym 94718 spram_bus_adr[8]
.sym 94732 spram_datain11[13]
.sym 94735 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94737 spiflash_miso
.sym 94744 grant
.sym 94747 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 94754 spiflash_miso
.sym 94758 spram_bus_adr[8]
.sym 94763 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 94764 grant
.sym 94766 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94776 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 94777 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 94778 grant
.sym 94788 spram_datain11[13]
.sym 94827 storage_1[8][5]
.sym 94831 spram_dataout01[11]
.sym 94839 spram_dataout01[10]
.sym 94841 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 94842 $abc$42206$n4193_1
.sym 94846 spram_dataout01[13]
.sym 94848 spram_dataout01[14]
.sym 94857 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 94871 $abc$42206$n4193_1
.sym 94874 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 94875 $abc$42206$n7030
.sym 94885 $PACKER_GND_NET
.sym 94893 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 94910 $PACKER_GND_NET
.sym 94922 $abc$42206$n4193_1
.sym 94926 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 94936 $abc$42206$n7030
.sym 94937 sys_clk_$glb_clk
.sym 94965 sys_rst
.sym 94966 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 94979 lm32_cpu.operand_1_x[0]
.sym 94985 lm32_cpu.adder_op_x_n
.sym 94986 $abc$42206$n7010
.sym 94988 spram_bus_adr[12]
.sym 94993 $PACKER_VCC_NET_$glb_clk
.sym 94998 $abc$42206$n7028
.sym 95001 $PACKER_VCC_NET_$glb_clk
.sym 95003 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 95017 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 95023 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 95032 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 95049 $PACKER_VCC_NET_$glb_clk
.sym 95056 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 95072 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 95075 $abc$42206$n7028
.sym 95076 sys_clk_$glb_clk
.sym 95104 $PACKER_VCC_NET_$glb_clk
.sym 95108 $abc$42206$n5226_1
.sym 95111 lm32_cpu.load_store_unit.store_data_x[14]
.sym 95116 $abc$42206$n7030
.sym 95118 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 95122 sys_clk
.sym 95128 $abc$42206$n6232_1
.sym 95129 lm32_cpu.adder_op_x_n
.sym 95135 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 95139 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 95150 storage_1[9][4]
.sym 95153 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 95154 lm32_cpu.m_result_sel_compare_x
.sym 95156 lm32_cpu.operand_1_x[9]
.sym 95159 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95162 $abc$42206$n7010
.sym 95165 storage_1[13][4]
.sym 95166 lm32_cpu.operand_1_x[0]
.sym 95174 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95175 storage_1[9][4]
.sym 95176 storage_1[13][4]
.sym 95177 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 95182 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 95192 lm32_cpu.operand_1_x[0]
.sym 95200 lm32_cpu.m_result_sel_compare_x
.sym 95206 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 95212 lm32_cpu.operand_1_x[9]
.sym 95214 $abc$42206$n7010
.sym 95215 sys_clk_$glb_clk
.sym 95243 lm32_cpu.adder_op_x_n
.sym 95244 $abc$42206$n5609_1
.sym 95258 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 95261 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95262 lm32_cpu.logic_op_x[3]
.sym 95268 lm32_cpu.logic_op_x[1]
.sym 95270 $PACKER_VCC_NET_$glb_clk
.sym 95278 $PACKER_VCC_NET_$glb_clk
.sym 95286 $abc$42206$n6822
.sym 95289 lm32_cpu.operand_1_x[16]
.sym 95325 $abc$42206$n6822
.sym 95333 $PACKER_VCC_NET_$glb_clk
.sym 95345 lm32_cpu.operand_1_x[16]
.sym 95353 $abc$42206$n2400_$glb_ce
.sym 95354 sys_clk_$glb_clk
.sym 95355 lm32_cpu.rst_i_$glb_sr
.sym 95382 storage_1[13][3]
.sym 95388 $abc$42206$n4613
.sym 95397 storage_1[12][5]
.sym 95398 lm32_cpu.logic_op_x[2]
.sym 95399 lm32_cpu.adder_op_x_n
.sym 95404 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 95405 $abc$42206$n7366
.sym 95406 $abc$42206$n4193_1
.sym 95413 $abc$42206$n5046_1
.sym 95414 $abc$42206$n5012_1
.sym 95417 lm32_cpu.adder_op_x
.sym 95418 $abc$42206$n5044
.sym 95420 lm32_cpu.sexth_result_x[8]
.sym 95422 $abc$42206$n5043_1
.sym 95423 $abc$42206$n6161_1
.sym 95424 lm32_cpu.logic_op_x[2]
.sym 95425 $abc$42206$n5033_1
.sym 95429 $abc$42206$n6822
.sym 95433 lm32_cpu.logic_op_x[0]
.sym 95434 lm32_cpu.sexth_result_x[0]
.sym 95436 lm32_cpu.operand_1_x[0]
.sym 95438 lm32_cpu.logic_op_x[3]
.sym 95439 $abc$42206$n7365
.sym 95440 $abc$42206$n7361
.sym 95441 lm32_cpu.operand_1_x[8]
.sym 95442 $abc$42206$n7369
.sym 95444 lm32_cpu.logic_op_x[1]
.sym 95446 lm32_cpu.adder_op_x
.sym 95447 lm32_cpu.operand_1_x[0]
.sym 95449 lm32_cpu.sexth_result_x[0]
.sym 95452 $abc$42206$n7365
.sym 95453 $abc$42206$n5046_1
.sym 95454 $abc$42206$n5044
.sym 95455 $abc$42206$n7361
.sym 95458 lm32_cpu.logic_op_x[3]
.sym 95459 lm32_cpu.operand_1_x[8]
.sym 95460 lm32_cpu.logic_op_x[1]
.sym 95461 lm32_cpu.sexth_result_x[8]
.sym 95464 lm32_cpu.operand_1_x[0]
.sym 95465 lm32_cpu.adder_op_x
.sym 95466 lm32_cpu.sexth_result_x[0]
.sym 95470 $abc$42206$n6822
.sym 95476 lm32_cpu.operand_1_x[0]
.sym 95478 lm32_cpu.sexth_result_x[0]
.sym 95479 $abc$42206$n7369
.sym 95482 lm32_cpu.logic_op_x[2]
.sym 95483 lm32_cpu.sexth_result_x[8]
.sym 95484 lm32_cpu.logic_op_x[0]
.sym 95485 $abc$42206$n6161_1
.sym 95488 $abc$42206$n5012_1
.sym 95489 $abc$42206$n5043_1
.sym 95490 $abc$42206$n5033_1
.sym 95492 $abc$42206$n2400_$glb_ce
.sym 95493 sys_clk_$glb_clk
.sym 95494 lm32_cpu.rst_i_$glb_sr
.sym 95527 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 95533 lm32_cpu.adder_op_x
.sym 95534 $abc$42206$n5012_1
.sym 95538 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 95541 $abc$42206$n7358
.sym 95542 $abc$42206$n7010
.sym 95544 spram_bus_adr[12]
.sym 95546 lm32_cpu.operand_1_x[16]
.sym 95552 $abc$42206$n7370
.sym 95554 $abc$42206$n7030
.sym 95558 lm32_cpu.adder_op_x_n
.sym 95560 lm32_cpu.operand_1_x[13]
.sym 95562 lm32_cpu.sexth_result_x[8]
.sym 95563 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 95565 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 95566 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 95567 $abc$42206$n7360
.sym 95571 $abc$42206$n7359
.sym 95573 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 95574 lm32_cpu.sexth_result_x[13]
.sym 95576 $abc$42206$n7378
.sym 95577 lm32_cpu.operand_1_x[8]
.sym 95582 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 95585 $abc$42206$n7360
.sym 95586 $abc$42206$n7359
.sym 95587 $abc$42206$n7370
.sym 95588 $abc$42206$n7378
.sym 95591 lm32_cpu.operand_1_x[13]
.sym 95594 lm32_cpu.sexth_result_x[13]
.sym 95597 lm32_cpu.adder_op_x_n
.sym 95599 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 95600 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 95603 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 95604 lm32_cpu.adder_op_x_n
.sym 95606 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 95610 lm32_cpu.sexth_result_x[8]
.sym 95611 lm32_cpu.operand_1_x[8]
.sym 95615 lm32_cpu.operand_1_x[13]
.sym 95616 lm32_cpu.sexth_result_x[13]
.sym 95622 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 95627 lm32_cpu.sexth_result_x[8]
.sym 95628 lm32_cpu.operand_1_x[8]
.sym 95631 $abc$42206$n7030
.sym 95632 sys_clk_$glb_clk
.sym 95664 lm32_cpu.load_store_unit.store_data_x[14]
.sym 95666 $abc$42206$n7363
.sym 95671 $abc$42206$n7360
.sym 95674 lm32_cpu.adder_op_x_n
.sym 95676 $abc$42206$n7374
.sym 95677 $abc$42206$n6232_1
.sym 95678 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 95680 sys_rst
.sym 95683 lm32_cpu.operand_0_x[16]
.sym 95691 $abc$42206$n7372
.sym 95693 $abc$42206$n5018_1
.sym 95694 lm32_cpu.operand_0_x[20]
.sym 95695 $abc$42206$n7371
.sym 95696 lm32_cpu.operand_0_x[17]
.sym 95697 lm32_cpu.operand_1_x[15]
.sym 95698 $abc$42206$n7354
.sym 95699 $abc$42206$n7356
.sym 95700 $abc$42206$n7380
.sym 95701 lm32_cpu.operand_1_x[20]
.sym 95702 $abc$42206$n7374
.sym 95705 $abc$42206$n7368
.sym 95706 lm32_cpu.operand_1_x[17]
.sym 95707 $abc$42206$n7366
.sym 95708 $abc$42206$n7363
.sym 95711 $abc$42206$n7373
.sym 95712 $abc$42206$n5023
.sym 95713 lm32_cpu.operand_0_x[16]
.sym 95714 $abc$42206$n7362
.sym 95716 lm32_cpu.sexth_result_x[31]
.sym 95717 $abc$42206$n7358
.sym 95718 $abc$42206$n5013_1
.sym 95721 $abc$42206$n5028_1
.sym 95722 lm32_cpu.operand_1_x[16]
.sym 95725 lm32_cpu.operand_0_x[20]
.sym 95727 lm32_cpu.operand_1_x[20]
.sym 95731 lm32_cpu.sexth_result_x[31]
.sym 95733 lm32_cpu.operand_1_x[15]
.sym 95736 $abc$42206$n7372
.sym 95737 $abc$42206$n7358
.sym 95738 $abc$42206$n7380
.sym 95739 $abc$42206$n7363
.sym 95743 lm32_cpu.operand_1_x[17]
.sym 95744 lm32_cpu.operand_0_x[17]
.sym 95748 lm32_cpu.operand_0_x[16]
.sym 95750 lm32_cpu.operand_1_x[16]
.sym 95754 $abc$42206$n7362
.sym 95755 $abc$42206$n7371
.sym 95756 $abc$42206$n7368
.sym 95757 $abc$42206$n7374
.sym 95760 $abc$42206$n5018_1
.sym 95761 $abc$42206$n5023
.sym 95762 $abc$42206$n5013_1
.sym 95763 $abc$42206$n5028_1
.sym 95766 $abc$42206$n7354
.sym 95767 $abc$42206$n7366
.sym 95768 $abc$42206$n7356
.sym 95769 $abc$42206$n7373
.sym 95799 storage_1[10][3]
.sym 95800 $abc$42206$n7023
.sym 95807 $abc$42206$n7371
.sym 95809 $abc$42206$n7368
.sym 95811 $abc$42206$n7398
.sym 95814 lm32_cpu.logic_op_x[3]
.sym 95817 lm32_cpu.operand_1_x[15]
.sym 95819 lm32_cpu.mc_result_x[8]
.sym 95820 lm32_cpu.logic_op_x[1]
.sym 95822 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 95830 lm32_cpu.logic_op_x[3]
.sym 95833 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 95837 $abc$42206$n7376
.sym 95839 lm32_cpu.operand_0_x[20]
.sym 95841 $abc$42206$n7367
.sym 95843 lm32_cpu.operand_0_x[17]
.sym 95844 $abc$42206$n6099_1
.sym 95846 lm32_cpu.logic_op_x[0]
.sym 95847 lm32_cpu.operand_1_x[16]
.sym 95849 $abc$42206$n7379
.sym 95850 lm32_cpu.logic_op_x[1]
.sym 95851 lm32_cpu.operand_1_x[22]
.sym 95852 $abc$42206$n7377
.sym 95854 lm32_cpu.operand_1_x[17]
.sym 95858 lm32_cpu.operand_1_x[20]
.sym 95859 lm32_cpu.operand_0_x[16]
.sym 95860 lm32_cpu.logic_op_x[2]
.sym 95861 lm32_cpu.operand_0_x[22]
.sym 95863 lm32_cpu.operand_0_x[22]
.sym 95866 lm32_cpu.operand_1_x[22]
.sym 95869 lm32_cpu.operand_1_x[20]
.sym 95870 lm32_cpu.operand_0_x[20]
.sym 95875 lm32_cpu.operand_0_x[16]
.sym 95876 lm32_cpu.operand_1_x[16]
.sym 95883 lm32_cpu.operand_1_x[17]
.sym 95884 lm32_cpu.operand_0_x[17]
.sym 95887 lm32_cpu.logic_op_x[1]
.sym 95888 lm32_cpu.operand_1_x[17]
.sym 95889 lm32_cpu.logic_op_x[0]
.sym 95890 $abc$42206$n6099_1
.sym 95895 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 95899 lm32_cpu.operand_0_x[17]
.sym 95900 lm32_cpu.logic_op_x[2]
.sym 95901 lm32_cpu.logic_op_x[3]
.sym 95902 lm32_cpu.operand_1_x[17]
.sym 95905 $abc$42206$n7379
.sym 95906 $abc$42206$n7367
.sym 95907 $abc$42206$n7376
.sym 95908 $abc$42206$n7377
.sym 95909 $abc$42206$n2400_$glb_ce
.sym 95910 sys_clk_$glb_clk
.sym 95911 lm32_cpu.rst_i_$glb_sr
.sym 95938 $abc$42206$n4585
.sym 95944 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 95945 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 95949 $abc$42206$n7376
.sym 95953 $abc$42206$n7366
.sym 95954 storage_1[12][5]
.sym 95955 $abc$42206$n4193_1
.sym 95956 $abc$42206$n6079_1
.sym 95959 lm32_cpu.logic_op_x[2]
.sym 95960 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 95961 lm32_cpu.operand_1_x[10]
.sym 95962 lm32_cpu.logic_op_x[2]
.sym 95963 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 95965 $PACKER_VCC_NET_$glb_clk
.sym 95973 $PACKER_VCC_NET_$glb_clk
.sym 95974 lm32_cpu.logic_op_x[0]
.sym 95975 lm32_cpu.operand_1_x[16]
.sym 95980 $abc$42206$n2190
.sym 95981 $abc$42206$n6028
.sym 95984 lm32_cpu.operand_0_x[22]
.sym 95986 $abc$42206$n6104_1
.sym 95988 lm32_cpu.logic_op_x[2]
.sym 95990 lm32_cpu.logic_op_x[3]
.sym 95991 lm32_cpu.operand_1_x[22]
.sym 95992 $abc$42206$n2195
.sym 95993 lm32_cpu.operand_1_x[15]
.sym 95995 basesoc_uart_phy_tx_bitcount[0]
.sym 95996 lm32_cpu.logic_op_x[1]
.sym 95998 lm32_cpu.operand_0_x[16]
.sym 96000 lm32_cpu.sexth_result_x[31]
.sym 96002 lm32_cpu.operand_1_x[22]
.sym 96004 lm32_cpu.operand_0_x[22]
.sym 96008 lm32_cpu.logic_op_x[2]
.sym 96009 lm32_cpu.operand_1_x[16]
.sym 96010 lm32_cpu.logic_op_x[3]
.sym 96011 lm32_cpu.operand_0_x[16]
.sym 96015 $abc$42206$n2195
.sym 96017 $abc$42206$n6028
.sym 96020 lm32_cpu.logic_op_x[0]
.sym 96021 lm32_cpu.operand_1_x[16]
.sym 96022 $abc$42206$n6104_1
.sym 96023 lm32_cpu.logic_op_x[1]
.sym 96026 $PACKER_VCC_NET_$glb_clk
.sym 96027 basesoc_uart_phy_tx_bitcount[0]
.sym 96033 $PACKER_VCC_NET_$glb_clk
.sym 96038 lm32_cpu.operand_1_x[22]
.sym 96039 lm32_cpu.logic_op_x[2]
.sym 96040 lm32_cpu.operand_0_x[22]
.sym 96041 lm32_cpu.logic_op_x[3]
.sym 96044 lm32_cpu.operand_1_x[15]
.sym 96047 lm32_cpu.sexth_result_x[31]
.sym 96048 $abc$42206$n2190
.sym 96049 sys_clk_$glb_clk
.sym 96050 sys_rst_$glb_sr
.sym 96083 $abc$42206$n3367
.sym 96091 $abc$42206$n6236_1
.sym 96093 $abc$42206$n4193_1
.sym 96097 $abc$42206$n6088_1
.sym 96098 $abc$42206$n7010
.sym 96101 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 96108 lm32_cpu.logic_op_x[0]
.sym 96109 $abc$42206$n6236_1
.sym 96110 basesoc_uart_phy_tx_bitcount[0]
.sym 96114 $abc$42206$n6087_1
.sym 96116 lm32_cpu.logic_op_x[3]
.sym 96118 lm32_cpu.operand_1_x[20]
.sym 96119 $abc$42206$n2198
.sym 96120 basesoc_uart_phy_tx_bitcount[1]
.sym 96122 lm32_cpu.logic_op_x[1]
.sym 96126 lm32_cpu.operand_0_x[20]
.sym 96130 storage_1[12][5]
.sym 96132 $abc$42206$n2195
.sym 96133 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96134 basesoc_uart_phy_tx_bitcount[2]
.sym 96135 lm32_cpu.logic_op_x[2]
.sym 96136 storage_1[8][5]
.sym 96143 basesoc_uart_phy_tx_bitcount[0]
.sym 96146 $auto$alumacc.cc:474:replace_alu$3961.C[2]
.sym 96149 basesoc_uart_phy_tx_bitcount[1]
.sym 96152 $nextpnr_ICESTORM_LC_11$I3
.sym 96154 basesoc_uart_phy_tx_bitcount[2]
.sym 96156 $auto$alumacc.cc:474:replace_alu$3961.C[2]
.sym 96162 $nextpnr_ICESTORM_LC_11$I3
.sym 96166 $abc$42206$n2195
.sym 96168 basesoc_uart_phy_tx_bitcount[1]
.sym 96171 storage_1[8][5]
.sym 96172 storage_1[12][5]
.sym 96173 $abc$42206$n6236_1
.sym 96174 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96177 lm32_cpu.operand_0_x[20]
.sym 96178 lm32_cpu.logic_op_x[3]
.sym 96179 lm32_cpu.logic_op_x[2]
.sym 96180 lm32_cpu.operand_1_x[20]
.sym 96183 lm32_cpu.logic_op_x[1]
.sym 96184 lm32_cpu.logic_op_x[0]
.sym 96185 lm32_cpu.operand_1_x[20]
.sym 96186 $abc$42206$n6087_1
.sym 96187 $abc$42206$n2198
.sym 96188 sys_clk_$glb_clk
.sym 96189 sys_rst_$glb_sr
.sym 96216 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96218 spiflash_clk
.sym 96222 lm32_cpu.operand_1_x[20]
.sym 96223 $abc$42206$n2198
.sym 96227 lm32_cpu.adder_op_x_n
.sym 96231 storage_1[10][4]
.sym 96233 $abc$42206$n6232_1
.sym 96234 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96238 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 96240 sys_rst
.sym 96247 basesoc_uart_phy_tx_bitcount[3]
.sym 96251 basesoc_uart_phy_tx_bitcount[1]
.sym 96257 basesoc_uart_phy_tx_bitcount[2]
.sym 96258 $auto$alumacc.cc:474:replace_alu$3961.C[3]
.sym 96260 lm32_cpu.operand_1_x[20]
.sym 96262 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96263 lm32_cpu.operand_1_x[10]
.sym 96268 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96272 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96273 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 96274 $abc$42206$n7010
.sym 96282 lm32_cpu.operand_1_x[10]
.sym 96286 basesoc_uart_phy_tx_bitcount[2]
.sym 96287 basesoc_uart_phy_tx_bitcount[3]
.sym 96289 basesoc_uart_phy_tx_bitcount[1]
.sym 96292 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96299 basesoc_uart_phy_tx_bitcount[3]
.sym 96301 $auto$alumacc.cc:474:replace_alu$3961.C[3]
.sym 96304 lm32_cpu.operand_1_x[20]
.sym 96312 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96318 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96324 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 96326 $abc$42206$n7010
.sym 96327 sys_clk_$glb_clk
.sym 96361 $abc$42206$n4585
.sym 96367 lm32_cpu.operand_1_x[20]
.sym 96369 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96370 $abc$42206$n5271_1
.sym 96372 $abc$42206$n3372_1
.sym 96375 lm32_cpu.mc_result_x[8]
.sym 96376 $abc$42206$n7016
.sym 96378 lm32_cpu.mc_arithmetic.a[6]
.sym 96379 lm32_cpu.operand_1_x[15]
.sym 96380 storage_1[14][5]
.sym 96386 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96391 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96395 storage_1[11][5]
.sym 96397 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96399 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96400 storage_1[13][5]
.sym 96401 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96403 storage_1[10][5]
.sym 96407 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96411 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96413 $abc$42206$n7026
.sym 96414 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 96415 storage_1[9][5]
.sym 96419 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96420 storage_1[13][5]
.sym 96421 storage_1[9][5]
.sym 96422 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96427 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96431 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96438 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96443 storage_1[11][5]
.sym 96444 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96445 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96446 storage_1[10][5]
.sym 96449 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 96455 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96462 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96465 $abc$42206$n7026
.sym 96466 sys_clk_$glb_clk
.sym 96509 storage_1[10][1]
.sym 96513 lm32_cpu.operand_m[12]
.sym 96515 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 96516 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96518 storage[13][7]
.sym 96526 $abc$42206$n3773_1
.sym 96529 $abc$42206$n5276_1
.sym 96530 sram_bus_dat_w[1]
.sym 96531 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 96532 storage_1[15][5]
.sym 96533 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96540 $abc$42206$n6237_1
.sym 96543 $abc$42206$n5262_1
.sym 96545 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96546 $abc$42206$n5275_1
.sym 96548 sram_bus_dat_w[7]
.sym 96551 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96552 $abc$42206$n7016
.sym 96555 lm32_cpu.operand_1_x[15]
.sym 96556 storage_1[14][5]
.sym 96558 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 96566 sram_bus_dat_w[7]
.sym 96572 $abc$42206$n5262_1
.sym 96578 $abc$42206$n3773_1
.sym 96583 lm32_cpu.operand_1_x[15]
.sym 96588 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96589 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96590 storage_1[15][5]
.sym 96591 storage_1[14][5]
.sym 96594 $abc$42206$n6237_1
.sym 96595 $abc$42206$n5275_1
.sym 96596 $abc$42206$n5276_1
.sym 96597 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96602 sram_bus_dat_w[1]
.sym 96604 $abc$42206$n7016
.sym 96605 sys_clk_$glb_clk
.sym 96633 sys_rst
.sym 96639 $abc$42206$n3301_1
.sym 96640 $abc$42206$n3367
.sym 96641 $abc$42206$n5262_1
.sym 96643 por_rst
.sym 96647 storage_1[15][3]
.sym 96651 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96654 $abc$42206$n4193_1
.sym 96656 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 96668 lm32_cpu.mc_arithmetic.state[2]
.sym 96669 $abc$42206$n3348_1
.sym 96671 basesoc_uart_phy_tx_busy
.sym 96672 basesoc_uart_phy_uart_clk_txen
.sym 96673 basesoc_uart_phy_tx_bitcount[0]
.sym 96674 $abc$42206$n3372_1
.sym 96677 storage_1[14][0]
.sym 96678 storage_1[10][0]
.sym 96679 basesoc_uart_phy_tx_busy
.sym 96680 lm32_cpu.mc_arithmetic.a[6]
.sym 96681 $abc$42206$n3349
.sym 96682 $abc$42206$n2093
.sym 96685 $abc$42206$n3373
.sym 96687 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96690 $abc$42206$n4580_1
.sym 96692 lm32_cpu.operand_m[12]
.sym 96693 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96695 $abc$42206$n4585
.sym 96700 lm32_cpu.operand_m[12]
.sym 96703 $abc$42206$n3349
.sym 96705 $abc$42206$n3348_1
.sym 96706 lm32_cpu.mc_arithmetic.state[2]
.sym 96715 $abc$42206$n3372_1
.sym 96716 lm32_cpu.mc_arithmetic.state[2]
.sym 96717 $abc$42206$n3373
.sym 96721 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96722 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96723 storage_1[14][0]
.sym 96724 storage_1[10][0]
.sym 96727 basesoc_uart_phy_uart_clk_txen
.sym 96728 basesoc_uart_phy_tx_bitcount[0]
.sym 96729 $abc$42206$n4580_1
.sym 96730 basesoc_uart_phy_tx_busy
.sym 96733 basesoc_uart_phy_tx_bitcount[0]
.sym 96734 basesoc_uart_phy_tx_busy
.sym 96735 $abc$42206$n4585
.sym 96736 basesoc_uart_phy_uart_clk_txen
.sym 96740 lm32_cpu.mc_arithmetic.a[6]
.sym 96743 $abc$42206$n2093
.sym 96744 sys_clk_$glb_clk
.sym 96745 lm32_cpu.rst_i_$glb_sr
.sym 96772 $PACKER_VCC_NET_$glb_clk
.sym 96774 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 96782 $abc$42206$n7026
.sym 96783 basesoc_uart_phy_tx_busy
.sym 96787 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96789 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 96790 csrbank0_scratch3_w[0]
.sym 96791 $abc$42206$n3376
.sym 96794 $abc$42206$n4475
.sym 96795 sys_rst
.sym 96797 $abc$42206$n3339_1
.sym 96804 $abc$42206$n3339_1
.sym 96805 $abc$42206$n4585
.sym 96807 $abc$42206$n6350_1
.sym 96813 storage_1[9][3]
.sym 96815 $abc$42206$n6209_1
.sym 96821 storage_1[13][3]
.sym 96827 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96828 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96829 sram_bus_dat_w[3]
.sym 96830 $abc$42206$n2151
.sym 96832 $abc$42206$n3301_1
.sym 96834 sram_bus_dat_w[0]
.sym 96839 $abc$42206$n6209_1
.sym 96845 $abc$42206$n6350_1
.sym 96851 sram_bus_dat_w[3]
.sym 96854 storage_1[9][3]
.sym 96855 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96856 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96857 storage_1[13][3]
.sym 96861 $abc$42206$n3339_1
.sym 96869 $abc$42206$n4585
.sym 96874 sram_bus_dat_w[0]
.sym 96881 $abc$42206$n3301_1
.sym 96882 $abc$42206$n2151
.sym 96883 sys_clk_$glb_clk
.sym 96884 sys_rst_$glb_sr
.sym 96914 $PACKER_VCC_NET_$glb_clk
.sym 96915 storage_1[9][3]
.sym 96924 $abc$42206$n2090
.sym 96925 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 96927 sys_rst
.sym 96928 $abc$42206$n6228
.sym 96929 lm32_cpu.mc_arithmetic.a[26]
.sym 96931 storage_1[14][5]
.sym 96932 $abc$42206$n2206
.sym 96934 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96935 lm32_cpu.mc_arithmetic.b[6]
.sym 96942 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96943 storage_1[14][3]
.sym 96944 $abc$42206$n7007
.sym 96947 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96950 $abc$42206$n2195
.sym 96951 storage_1[15][3]
.sym 96953 sys_rst
.sym 96959 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96963 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96967 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96970 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 96973 lm32_cpu.mc_arithmetic.b[13]
.sym 96982 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96990 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96993 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 96994 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 96995 storage_1[14][3]
.sym 96996 storage_1[15][3]
.sym 97002 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 97005 $abc$42206$n2195
.sym 97008 sys_rst
.sym 97013 lm32_cpu.mc_arithmetic.b[13]
.sym 97017 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 97021 $abc$42206$n7007
.sym 97022 sys_clk_$glb_clk
.sym 97053 $abc$42206$n3349
.sym 97066 $abc$42206$n2149
.sym 97068 $abc$42206$n3390_1
.sym 97082 $abc$42206$n6027
.sym 97084 $abc$42206$n5249_1
.sym 97085 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 97087 storage_1[8][3]
.sym 97090 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 97091 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 97092 $abc$42206$n7013
.sym 97094 $abc$42206$n4580_1
.sym 97095 storage_1[12][3]
.sym 97097 $abc$42206$n5250_1
.sym 97102 storage_1[10][3]
.sym 97103 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 97104 $abc$42206$n6228
.sym 97110 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 97111 storage_1[11][3]
.sym 97112 $abc$42206$n6229_1
.sym 97114 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 97115 storage_1[11][3]
.sym 97116 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 97117 storage_1[10][3]
.sym 97121 $abc$42206$n4580_1
.sym 97122 $abc$42206$n6027
.sym 97133 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 97138 $abc$42206$n6229_1
.sym 97139 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 97140 $abc$42206$n5250_1
.sym 97141 $abc$42206$n5249_1
.sym 97145 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 97152 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 97156 storage_1[12][3]
.sym 97157 storage_1[8][3]
.sym 97158 $abc$42206$n6228
.sym 97159 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 97160 $abc$42206$n7013
.sym 97161 sys_clk_$glb_clk
.sym 97190 lm32_cpu.mc_arithmetic.b[19]
.sym 97193 $abc$42206$n3303_1
.sym 97194 $abc$42206$n3373
.sym 97196 $abc$42206$n6027
.sym 97199 storage_1[12][0]
.sym 97202 $abc$42206$n4559
.sym 97207 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 97212 lm32_cpu.mc_arithmetic.b[0]
.sym 97213 basesoc_uart_phy_tx_busy
.sym 97239 $abc$42206$n2195
.sym 97245 $abc$42206$n3339_1
.sym 97247 $abc$42206$n2206
.sym 97249 $abc$42206$n4585
.sym 97251 $abc$42206$n3357_1
.sym 97261 $abc$42206$n2195
.sym 97279 $abc$42206$n4585
.sym 97284 $abc$42206$n3339_1
.sym 97289 $abc$42206$n3357_1
.sym 97299 $abc$42206$n2206
.sym 97300 sys_clk_$glb_clk
.sym 97301 sys_rst_$glb_sr
.sym 97332 $abc$42206$n2090
.sym 97336 $abc$42206$n3300_1
.sym 97342 $abc$42206$n3376
.sym 97343 $abc$42206$n4475
.sym 97346 sys_rst
.sym 97347 $abc$42206$n3339_1
.sym 97349 reset_delay[6]
.sym 97350 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 97352 $abc$42206$n3304_1
.sym 97368 basesoc_uart_phy_tx_busy
.sym 97370 $abc$42206$n2149
.sym 97375 sram_bus_dat_w[3]
.sym 97378 $abc$42206$n3304_1
.sym 97379 sram_bus_dat_w[1]
.sym 97385 $abc$42206$n3303_1
.sym 97387 $abc$42206$n3390_1
.sym 97392 sram_bus_dat_w[3]
.sym 97407 $abc$42206$n3390_1
.sym 97410 $abc$42206$n3303_1
.sym 97418 sram_bus_dat_w[1]
.sym 97422 $abc$42206$n3303_1
.sym 97430 basesoc_uart_phy_tx_busy
.sym 97434 $abc$42206$n3304_1
.sym 97438 $abc$42206$n2149
.sym 97439 sys_clk_$glb_clk
.sym 97440 sys_rst_$glb_sr
.sym 97478 basesoc_uart_phy_tx_busy
.sym 97487 sys_rst
.sym 97499 $abc$42206$n96
.sym 97539 $abc$42206$n96
.sym 97623 serial_tx
.sym 97628 $abc$42206$n2386
.sym 97631 sys_rst
.sym 97639 $abc$42206$n2386
.sym 97640 $abc$42206$n6237
.sym 97641 $abc$42206$n90
.sym 97643 $abc$42206$n6240
.sym 97644 $abc$42206$n94
.sym 97649 $abc$42206$n6238
.sym 97651 por_rst
.sym 97652 $abc$42206$n6241
.sym 97656 $abc$42206$n98
.sym 97662 $abc$42206$n96
.sym 97663 $abc$42206$n92
.sym 97673 $abc$42206$n98
.sym 97677 $abc$42206$n6240
.sym 97678 por_rst
.sym 97682 $abc$42206$n90
.sym 97690 por_rst
.sym 97691 $abc$42206$n6241
.sym 97695 $abc$42206$n6237
.sym 97697 por_rst
.sym 97700 $abc$42206$n94
.sym 97706 $abc$42206$n96
.sym 97707 $abc$42206$n94
.sym 97708 $abc$42206$n90
.sym 97709 $abc$42206$n92
.sym 97712 por_rst
.sym 97714 $abc$42206$n6238
.sym 97716 $abc$42206$n2386
.sym 97717 sys_clk_$glb_clk
.sym 97757 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 97762 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 97764 lm32_cpu.mc_arithmetic.b[0]
.sym 97769 basesoc_uart_phy_tx_busy
.sym 97777 sram_bus_dat_w[6]
.sym 97778 $abc$42206$n2151
.sym 97779 $auto$alumacc.cc:474:replace_alu$3988.C[11]
.sym 97780 $abc$42206$n102
.sym 97781 $abc$42206$n3185_1
.sym 97782 $abc$42206$n3184_1
.sym 97783 $abc$42206$n104
.sym 97785 $abc$42206$n92
.sym 97787 $abc$42206$n98
.sym 97790 $abc$42206$n100
.sym 97791 reset_delay[11]
.sym 97793 $PACKER_VCC_NET_$glb_clk
.sym 97798 $abc$42206$n3183_1
.sym 97810 $auto$alumacc.cc:474:replace_alu$3988.C[11]
.sym 97811 reset_delay[11]
.sym 97812 $PACKER_VCC_NET_$glb_clk
.sym 97816 $abc$42206$n102
.sym 97822 $abc$42206$n104
.sym 97827 $abc$42206$n3185_1
.sym 97828 $abc$42206$n3184_1
.sym 97830 $abc$42206$n3183_1
.sym 97841 sram_bus_dat_w[6]
.sym 97845 $abc$42206$n102
.sym 97846 $abc$42206$n104
.sym 97847 $abc$42206$n98
.sym 97848 $abc$42206$n100
.sym 97852 $abc$42206$n92
.sym 97855 $abc$42206$n2151
.sym 97856 sys_clk_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97887 sram_bus_dat_w[6]
.sym 97894 sys_rst
.sym 97898 $abc$42206$n3376
.sym 97901 sys_rst
.sym 97907 $abc$42206$n4475
.sym 97915 $abc$42206$n6245
.sym 97917 $abc$42206$n88
.sym 97918 $abc$42206$n6239
.sym 97920 $abc$42206$n6236
.sym 97926 $abc$42206$n84
.sym 97927 $abc$42206$n6235
.sym 97928 por_rst
.sym 97929 $abc$42206$n86
.sym 97933 sys_rst
.sym 97939 $abc$42206$n78
.sym 97942 $abc$42206$n2386
.sym 97950 por_rst
.sym 97951 $abc$42206$n6239
.sym 97955 $abc$42206$n6245
.sym 97957 por_rst
.sym 97960 por_rst
.sym 97963 $abc$42206$n6236
.sym 97967 por_rst
.sym 97968 $abc$42206$n6235
.sym 97972 sys_rst
.sym 97974 por_rst
.sym 97978 $abc$42206$n86
.sym 97979 $abc$42206$n88
.sym 97980 $abc$42206$n78
.sym 97981 $abc$42206$n84
.sym 97984 $abc$42206$n88
.sym 97994 $abc$42206$n2386
.sym 97995 sys_clk_$glb_clk
.sym 98042 $abc$42206$n2386
.sym 98201 $abc$42206$n4475
.sym 98230 $abc$42206$n4475
.sym 98492 sys_clk
.sym 98497 spram_datain11[9]
.sym 98499 spram_datain11[13]
.sym 98500 spram_datain01[3]
.sym 98501 spram_datain01[0]
.sym 98502 spram_datain11[6]
.sym 98503 spram_datain11[5]
.sym 98504 spram_datain01[1]
.sym 98505 spram_datain01[7]
.sym 98506 sys_clk
.sym 98507 spram_datain11[8]
.sym 98508 spram_datain11[15]
.sym 98509 spram_datain01[5]
.sym 98510 spram_datain11[1]
.sym 98511 spram_datain11[4]
.sym 98512 spram_datain11[11]
.sym 98513 spram_datain11[7]
.sym 98514 spram_datain11[12]
.sym 98515 spram_datain01[2]
.sym 98516 spram_datain11[14]
.sym 98517 spram_datain11[3]
.sym 98518 spram_datain11[10]
.sym 98520 spram_datain11[0]
.sym 98526 spram_datain01[6]
.sym 98527 spram_datain11[2]
.sym 98528 spram_datain01[4]
.sym 98529 spram_datain01[0]
.sym 98530 spram_datain11[8]
.sym 98531 spram_datain11[0]
.sym 98532 spram_datain01[1]
.sym 98533 spram_datain11[9]
.sym 98534 spram_datain11[1]
.sym 98535 spram_datain01[2]
.sym 98536 spram_datain11[10]
.sym 98537 spram_datain11[2]
.sym 98538 spram_datain01[3]
.sym 98539 spram_datain11[11]
.sym 98540 spram_datain11[3]
.sym 98541 spram_datain01[4]
.sym 98542 spram_datain11[12]
.sym 98543 spram_datain11[4]
.sym 98544 spram_datain01[5]
.sym 98545 spram_datain11[13]
.sym 98546 spram_datain11[5]
.sym 98547 spram_datain01[6]
.sym 98548 spram_datain11[14]
.sym 98549 spram_datain11[6]
.sym 98550 spram_datain01[7]
.sym 98551 spram_datain11[15]
.sym 98552 spram_datain11[7]
.sym 98600 spram_dataout11[0]
.sym 98601 spram_dataout11[1]
.sym 98602 spram_dataout11[2]
.sym 98603 spram_dataout11[3]
.sym 98604 spram_dataout11[4]
.sym 98605 spram_dataout11[5]
.sym 98606 spram_dataout11[6]
.sym 98607 spram_dataout11[7]
.sym 98634 spram_dataout11[11]
.sym 98640 spram_datain11[13]
.sym 98641 spram_datain01[3]
.sym 98644 spram_dataout11[3]
.sym 98646 spram_bus_adr[5]
.sym 98696 sys_clk
.sym 98701 spram_bus_adr[3]
.sym 98702 spram_bus_adr[11]
.sym 98705 spram_bus_adr[0]
.sym 98706 spram_bus_adr[1]
.sym 98707 spram_bus_adr[10]
.sym 98709 spram_datain01[8]
.sym 98710 spram_datain01[11]
.sym 98711 spram_bus_adr[6]
.sym 98712 spram_bus_adr[8]
.sym 98713 spram_bus_adr[0]
.sym 98714 spram_bus_adr[1]
.sym 98715 spram_datain01[10]
.sym 98716 spram_datain01[13]
.sym 98717 sys_clk
.sym 98718 spram_bus_adr[4]
.sym 98719 spram_datain01[15]
.sym 98720 spram_bus_adr[2]
.sym 98721 spram_bus_adr[12]
.sym 98722 spram_bus_adr[9]
.sym 98724 spram_bus_adr[13]
.sym 98725 spram_datain01[14]
.sym 98726 spram_bus_adr[7]
.sym 98729 spram_datain01[12]
.sym 98730 spram_datain01[9]
.sym 98732 spram_bus_adr[5]
.sym 98733 spram_bus_adr[8]
.sym 98734 spram_bus_adr[0]
.sym 98735 spram_datain01[8]
.sym 98736 spram_bus_adr[9]
.sym 98737 spram_bus_adr[1]
.sym 98738 spram_datain01[9]
.sym 98739 spram_bus_adr[10]
.sym 98740 spram_bus_adr[2]
.sym 98741 spram_datain01[10]
.sym 98742 spram_bus_adr[11]
.sym 98743 spram_bus_adr[3]
.sym 98744 spram_datain01[11]
.sym 98745 spram_bus_adr[12]
.sym 98746 spram_bus_adr[4]
.sym 98747 spram_datain01[12]
.sym 98748 spram_bus_adr[13]
.sym 98749 spram_bus_adr[5]
.sym 98750 spram_datain01[13]
.sym 98751 spram_bus_adr[0]
.sym 98752 spram_bus_adr[6]
.sym 98753 spram_datain01[14]
.sym 98754 spram_bus_adr[1]
.sym 98755 spram_bus_adr[7]
.sym 98756 spram_datain01[15]
.sym 98796 spram_dataout11[8]
.sym 98797 spram_dataout11[9]
.sym 98798 spram_dataout11[10]
.sym 98799 spram_dataout11[11]
.sym 98800 spram_dataout11[12]
.sym 98801 spram_dataout11[13]
.sym 98802 spram_dataout11[14]
.sym 98803 spram_dataout11[15]
.sym 98804 spram_dataout11[12]
.sym 98808 spram_dataout01[12]
.sym 98810 spram_dataout01[4]
.sym 98812 spram_dataout11[9]
.sym 98815 spram_bus_adr[1]
.sym 98873 spram_maskwren01[1]
.sym 98875 spram_bus_adr[13]
.sym 98876 spram_bus_adr[4]
.sym 98877 spram_bus_adr[11]
.sym 98878 spram_maskwren01[3]
.sym 98879 spram_bus_adr[3]
.sym 98880 spram_maskwren11[1]
.sym 98881 spram_maskwren01[1]
.sym 98884 $PACKER_VCC_NET_$glb_clk
.sym 98885 $PACKER_VCC_NET_$glb_clk
.sym 98886 spram_maskwren01[3]
.sym 98887 spram_bus_adr[2]
.sym 98888 spram_maskwren11[1]
.sym 98889 spram_bus_adr[9]
.sym 98890 spram_bus_adr[8]
.sym 98891 spram_bus_adr[5]
.sym 98892 spram_bus_adr[6]
.sym 98893 spram_wren1
.sym 98896 spram_maskwren11[3]
.sym 98898 spram_bus_adr[7]
.sym 98899 spram_bus_adr[12]
.sym 98901 spram_wren1
.sym 98903 spram_bus_adr[10]
.sym 98904 spram_maskwren11[3]
.sym 98905 spram_maskwren11[1]
.sym 98906 spram_bus_adr[10]
.sym 98907 spram_bus_adr[2]
.sym 98908 spram_maskwren11[1]
.sym 98909 spram_bus_adr[11]
.sym 98910 spram_bus_adr[3]
.sym 98911 spram_maskwren11[3]
.sym 98912 spram_bus_adr[12]
.sym 98913 spram_bus_adr[4]
.sym 98914 spram_maskwren11[3]
.sym 98915 spram_bus_adr[13]
.sym 98916 spram_bus_adr[5]
.sym 98917 spram_maskwren01[1]
.sym 98918 spram_wren1
.sym 98919 spram_bus_adr[6]
.sym 98920 spram_maskwren01[1]
.sym 98921 spram_wren1
.sym 98922 spram_bus_adr[7]
.sym 98923 spram_maskwren01[3]
.sym 98924 $PACKER_VCC_NET_$glb_clk
.sym 98925 spram_bus_adr[8]
.sym 98926 spram_maskwren01[3]
.sym 98927 $PACKER_VCC_NET_$glb_clk
.sym 98928 spram_bus_adr[9]
.sym 98968 spram_dataout01[0]
.sym 98969 spram_dataout01[1]
.sym 98970 spram_dataout01[2]
.sym 98971 spram_dataout01[3]
.sym 98972 spram_dataout01[4]
.sym 98973 spram_dataout01[5]
.sym 98974 spram_dataout01[6]
.sym 98975 spram_dataout01[7]
.sym 98988 spram_bus_adr[2]
.sym 99064 $PACKER_GND_NET
.sym 99065 $PACKER_VCC_NET_$glb_clk
.sym 99072 $PACKER_GND_NET
.sym 99073 $PACKER_VCC_NET_$glb_clk
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET_$glb_clk
.sym 99094 $PACKER_VCC_NET_$glb_clk
.sym 99140 spram_dataout01[8]
.sym 99141 spram_dataout01[9]
.sym 99142 spram_dataout01[10]
.sym 99143 spram_dataout01[11]
.sym 99144 spram_dataout01[12]
.sym 99145 spram_dataout01[13]
.sym 99146 spram_dataout01[14]
.sym 99147 spram_dataout01[15]
.sym 99304 $abc$42206$n4193_1
.sym 99611 lm32_cpu.adder_op_x_n
.sym 100538 lm32_cpu.mc_arithmetic.a[26]
.sym 100872 lm32_cpu.operand_m[12]
.sym 101177 $abc$42206$n6232_1
.sym 101847 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 102473 $abc$42206$n3316_1
.sym 103383 spram_dataout10[1]
.sym 103384 spram_dataout00[1]
.sym 103385 $abc$42206$n5075_1
.sym 103386 slave_sel_r[2]
.sym 103387 spram_dataout10[7]
.sym 103388 spram_dataout00[7]
.sym 103389 $abc$42206$n5075_1
.sym 103390 slave_sel_r[2]
.sym 103391 spram_dataout10[2]
.sym 103392 spram_dataout00[2]
.sym 103393 $abc$42206$n5075_1
.sym 103394 slave_sel_r[2]
.sym 103395 spram_dataout10[5]
.sym 103396 spram_dataout00[5]
.sym 103397 $abc$42206$n5075_1
.sym 103398 slave_sel_r[2]
.sym 103399 spram_dataout10[0]
.sym 103400 spram_dataout00[0]
.sym 103401 $abc$42206$n5075_1
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout10[4]
.sym 103404 spram_dataout00[4]
.sym 103405 $abc$42206$n5075_1
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout10[3]
.sym 103408 spram_dataout00[3]
.sym 103409 $abc$42206$n5075_1
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout10[8]
.sym 103412 spram_dataout00[8]
.sym 103413 $abc$42206$n5075_1
.sym 103414 slave_sel_r[2]
.sym 103415 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103416 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 103417 grant
.sym 103419 spram_dataout10[15]
.sym 103420 spram_dataout00[15]
.sym 103421 $abc$42206$n5075_1
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout10[14]
.sym 103424 spram_dataout00[14]
.sym 103425 $abc$42206$n5075_1
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout10[9]
.sym 103428 spram_dataout00[9]
.sym 103429 $abc$42206$n5075_1
.sym 103430 slave_sel_r[2]
.sym 103431 grant
.sym 103432 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 103433 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103435 spram_datain0[4]
.sym 103436 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103439 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103440 spram_datain0[4]
.sym 103443 spram_dataout10[12]
.sym 103444 spram_dataout00[12]
.sym 103445 $abc$42206$n5075_1
.sym 103446 slave_sel_r[2]
.sym 103447 spram_datain0[0]
.sym 103448 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103451 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103452 spram_datain0[0]
.sym 103455 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103456 spram_datain0[1]
.sym 103459 spram_datain0[1]
.sym 103460 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103463 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103464 spram_datain0[3]
.sym 103467 spram_datain0[3]
.sym 103468 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 103474 $PACKER_VCC_NET_$glb_clk
.sym 103490 lm32_cpu.pc_x[6]
.sym 103491 shared_dat_r[12]
.sym 103502 basesoc_bus_wishbone_dat_r[2]
.sym 103519 shared_dat_r[21]
.sym 103543 lm32_cpu.pc_m[17]
.sym 103558 lm32_cpu.operand_m[16]
.sym 103562 lm32_cpu.pc_x[5]
.sym 103566 $abc$42206$n4762_1
.sym 103567 lm32_cpu.pc_m[1]
.sym 103591 lm32_cpu.operand_m[16]
.sym 103595 lm32_cpu.pc_m[17]
.sym 103596 lm32_cpu.memop_pc_w[17]
.sym 103597 lm32_cpu.data_bus_error_exception_m
.sym 103602 lm32_cpu.branch_target_d[3]
.sym 103606 lm32_cpu.sign_extend_x
.sym 103610 $abc$42206$n4511
.sym 103611 lm32_cpu.pc_m[7]
.sym 103612 lm32_cpu.memop_pc_w[7]
.sym 103613 lm32_cpu.data_bus_error_exception_m
.sym 103615 lm32_cpu.pc_m[9]
.sym 103626 $abc$42206$n4718_1
.sym 103627 lm32_cpu.pc_m[9]
.sym 103628 lm32_cpu.memop_pc_w[9]
.sym 103629 lm32_cpu.data_bus_error_exception_m
.sym 103631 lm32_cpu.pc_m[7]
.sym 103638 lm32_cpu.branch_target_d[14]
.sym 103639 shared_dat_r[28]
.sym 103643 shared_dat_r[14]
.sym 103647 shared_dat_r[13]
.sym 103654 lm32_cpu.m_result_sel_compare_m
.sym 103655 shared_dat_r[7]
.sym 103662 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 103666 lm32_cpu.branch_target_x[10]
.sym 103678 $abc$42206$n2309
.sym 103682 spram_bus_adr[4]
.sym 103683 sram_bus_dat_w[3]
.sym 103690 lm32_cpu.operand_m[19]
.sym 103694 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 103695 sram_bus_dat_w[4]
.sym 103702 lm32_cpu.operand_m[4]
.sym 103703 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 103710 lm32_cpu.pc_x[21]
.sym 103722 lm32_cpu.load_store_unit.store_data_x[8]
.sym 103727 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 103731 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 103735 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 103739 $abc$42206$n3402_1
.sym 103740 lm32_cpu.load_store_unit.data_w[28]
.sym 103741 $abc$42206$n3912
.sym 103742 lm32_cpu.load_store_unit.data_w[4]
.sym 103743 $abc$42206$n3400
.sym 103744 lm32_cpu.load_store_unit.data_w[13]
.sym 103745 $abc$42206$n3912
.sym 103746 lm32_cpu.load_store_unit.data_w[5]
.sym 103747 lm32_cpu.load_store_unit.data_w[28]
.sym 103748 lm32_cpu.load_store_unit.data_w[12]
.sym 103749 lm32_cpu.operand_w[1]
.sym 103750 lm32_cpu.load_store_unit.size_w[0]
.sym 103751 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 103755 lm32_cpu.load_store_unit.data_w[29]
.sym 103756 lm32_cpu.load_store_unit.data_w[13]
.sym 103757 lm32_cpu.operand_w[1]
.sym 103758 lm32_cpu.load_store_unit.size_w[0]
.sym 103759 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 103763 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 103767 $abc$42206$n3400
.sym 103768 lm32_cpu.load_store_unit.data_w[14]
.sym 103769 $abc$42206$n3912
.sym 103770 lm32_cpu.load_store_unit.data_w[6]
.sym 103771 lm32_cpu.load_store_unit.size_w[0]
.sym 103772 lm32_cpu.load_store_unit.size_w[1]
.sym 103773 lm32_cpu.load_store_unit.data_w[29]
.sym 103775 lm32_cpu.load_store_unit.size_w[0]
.sym 103776 lm32_cpu.load_store_unit.size_w[1]
.sym 103777 lm32_cpu.load_store_unit.data_w[21]
.sym 103779 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 103783 $abc$42206$n3402_1
.sym 103784 lm32_cpu.load_store_unit.data_w[29]
.sym 103785 $abc$42206$n3910
.sym 103786 lm32_cpu.load_store_unit.data_w[21]
.sym 103787 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 103791 lm32_cpu.load_store_unit.size_w[0]
.sym 103792 lm32_cpu.load_store_unit.size_w[1]
.sym 103793 lm32_cpu.load_store_unit.data_w[28]
.sym 103800 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 103805 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 103809 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 103810 $auto$alumacc.cc:474:replace_alu$4000.C[2]
.sym 103814 $nextpnr_ICESTORM_LC_34$I3
.sym 103818 lm32_cpu.operand_m[2]
.sym 103820 $PACKER_VCC_NET_$glb_clk
.sym 103821 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 103826 spram_datain0[5]
.sym 103827 lm32_cpu.load_store_unit.data_w[30]
.sym 103828 lm32_cpu.load_store_unit.data_w[14]
.sym 103829 lm32_cpu.operand_w[1]
.sym 103830 lm32_cpu.load_store_unit.size_w[0]
.sym 103831 lm32_cpu.operand_w[1]
.sym 103832 lm32_cpu.load_store_unit.size_w[0]
.sym 103833 lm32_cpu.load_store_unit.size_w[1]
.sym 103835 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 103839 $abc$42206$n4611
.sym 103840 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 103841 sys_rst
.sym 103843 lm32_cpu.operand_w[0]
.sym 103844 lm32_cpu.operand_w[1]
.sym 103845 lm32_cpu.load_store_unit.size_w[0]
.sym 103846 lm32_cpu.load_store_unit.size_w[1]
.sym 103847 lm32_cpu.operand_w[0]
.sym 103848 lm32_cpu.load_store_unit.size_w[0]
.sym 103849 lm32_cpu.load_store_unit.size_w[1]
.sym 103850 lm32_cpu.operand_w[1]
.sym 103851 $abc$42206$n3405_1
.sym 103852 $abc$42206$n3720
.sym 103855 lm32_cpu.operand_w[1]
.sym 103856 lm32_cpu.operand_w[0]
.sym 103857 lm32_cpu.load_store_unit.size_w[0]
.sym 103858 lm32_cpu.load_store_unit.size_w[1]
.sym 103862 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 103863 $abc$42206$n4611
.sym 103864 sys_rst
.sym 103867 lm32_cpu.load_store_unit.sign_extend_m
.sym 103871 $abc$42206$n3720
.sym 103872 lm32_cpu.load_store_unit.data_w[7]
.sym 103878 $abc$42206$n4756_1
.sym 103879 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 103883 $abc$42206$n3405_1
.sym 103884 lm32_cpu.load_store_unit.data_w[7]
.sym 103887 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 103891 lm32_cpu.load_store_unit.size_w[0]
.sym 103892 lm32_cpu.load_store_unit.size_w[1]
.sym 103893 lm32_cpu.load_store_unit.data_w[25]
.sym 103895 grant
.sym 103896 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 103899 $abc$42206$n3398_1
.sym 103900 lm32_cpu.load_store_unit.sign_extend_w
.sym 103901 $abc$42206$n6113_1
.sym 103902 lm32_cpu.load_store_unit.size_w[1]
.sym 103906 lm32_cpu.store_operand_x[25]
.sym 103907 lm32_cpu.pc_m[19]
.sym 103911 $abc$42206$n3398_1
.sym 103912 lm32_cpu.load_store_unit.sign_extend_w
.sym 103913 $abc$42206$n6120_1
.sym 103914 lm32_cpu.load_store_unit.size_w[1]
.sym 103915 lm32_cpu.pc_m[19]
.sym 103916 lm32_cpu.memop_pc_w[19]
.sym 103917 lm32_cpu.data_bus_error_exception_m
.sym 103919 $abc$42206$n3398_1
.sym 103920 lm32_cpu.load_store_unit.sign_extend_w
.sym 103921 $abc$42206$n6128_1
.sym 103922 lm32_cpu.load_store_unit.size_w[1]
.sym 103934 lm32_cpu.eba[4]
.sym 103935 lm32_cpu.pc_m[15]
.sym 103936 lm32_cpu.memop_pc_w[15]
.sym 103937 lm32_cpu.data_bus_error_exception_m
.sym 103943 lm32_cpu.pc_m[15]
.sym 103951 lm32_cpu.pc_m[11]
.sym 103955 lm32_cpu.pc_m[11]
.sym 103956 lm32_cpu.memop_pc_w[11]
.sym 103957 lm32_cpu.data_bus_error_exception_m
.sym 103978 $abc$42206$n4760_1
.sym 103987 lm32_cpu.pc_x[15]
.sym 104031 sram_bus_dat_w[5]
.sym 104050 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 104055 spram_datain0[1]
.sym 104059 spram_datain0[3]
.sym 104067 spram_datain0[4]
.sym 104216 basesoc_uart_phy_rx_bitcount[0]
.sym 104221 basesoc_uart_phy_rx_bitcount[1]
.sym 104225 basesoc_uart_phy_rx_bitcount[2]
.sym 104226 $auto$alumacc.cc:474:replace_alu$3967.C[2]
.sym 104230 $nextpnr_ICESTORM_LC_14$I3
.sym 104231 basesoc_uart_phy_rx_busy
.sym 104232 $abc$42206$n5952
.sym 104237 basesoc_uart_phy_rx_bitcount[3]
.sym 104238 $auto$alumacc.cc:474:replace_alu$3967.C[3]
.sym 104239 basesoc_uart_phy_rx_busy
.sym 104240 $abc$42206$n5950
.sym 104251 basesoc_uart_phy_rx_bitcount[0]
.sym 104252 basesoc_uart_phy_rx_bitcount[1]
.sym 104253 basesoc_uart_phy_rx_bitcount[2]
.sym 104254 basesoc_uart_phy_rx_bitcount[3]
.sym 104255 sys_rst
.sym 104256 $abc$42206$n4596_1
.sym 104259 basesoc_uart_phy_rx_bitcount[0]
.sym 104260 basesoc_uart_phy_rx_busy
.sym 104261 $abc$42206$n4596_1
.sym 104262 sys_rst
.sym 104267 basesoc_uart_phy_rx_bitcount[1]
.sym 104268 basesoc_uart_phy_rx_bitcount[2]
.sym 104269 basesoc_uart_phy_rx_bitcount[0]
.sym 104270 basesoc_uart_phy_rx_bitcount[3]
.sym 104275 basesoc_uart_phy_rx_bitcount[1]
.sym 104276 basesoc_uart_phy_rx_busy
.sym 104295 basesoc_uart_phy_rx_busy
.sym 104296 $abc$42206$n5946
.sym 104304 $PACKER_VCC_NET_$glb_clk
.sym 104305 basesoc_uart_phy_rx_bitcount[0]
.sym 104343 spram_dataout10[6]
.sym 104344 spram_dataout00[6]
.sym 104345 $abc$42206$n5075_1
.sym 104346 slave_sel_r[2]
.sym 104347 grant
.sym 104348 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 104349 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104351 spram_dataout10[11]
.sym 104352 spram_dataout00[11]
.sym 104353 $abc$42206$n5075_1
.sym 104354 slave_sel_r[2]
.sym 104355 spram_dataout10[10]
.sym 104356 spram_dataout00[10]
.sym 104357 $abc$42206$n5075_1
.sym 104358 slave_sel_r[2]
.sym 104359 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104360 spram_datain0[2]
.sym 104363 spram_datain0[2]
.sym 104364 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104367 spram_dataout10[13]
.sym 104368 spram_dataout00[13]
.sym 104369 $abc$42206$n5075_1
.sym 104370 slave_sel_r[2]
.sym 104371 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104372 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 104373 grant
.sym 104375 grant
.sym 104376 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 104377 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104379 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104380 spram_datain0[5]
.sym 104383 spram_datain0[6]
.sym 104384 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104387 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104388 spram_datain0[6]
.sym 104391 spram_datain0[5]
.sym 104392 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104395 spram_datain0[7]
.sym 104396 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104399 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104400 spram_datain0[7]
.sym 104403 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 104404 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 104405 grant
.sym 104434 spram_bus_adr[4]
.sym 104435 lm32_cpu.load_store_unit.store_data_m[8]
.sym 104447 $PACKER_GND_NET
.sym 104470 lm32_cpu.pc_d[12]
.sym 104478 $abc$42206$n3928
.sym 104486 lm32_cpu.load_store_unit.exception_m
.sym 104490 lm32_cpu.branch_predict_x
.sym 104491 $abc$42206$n5283
.sym 104498 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 104503 request[0]
.sym 104504 lm32_cpu.stall_wb_load
.sym 104511 lm32_cpu.pc_x[0]
.sym 104515 lm32_cpu.pc_x[7]
.sym 104523 lm32_cpu.pc_x[1]
.sym 104527 lm32_cpu.pc_m[1]
.sym 104528 lm32_cpu.memop_pc_w[1]
.sym 104529 lm32_cpu.data_bus_error_exception_m
.sym 104531 lm32_cpu.data_bus_error_seen
.sym 104535 lm32_cpu.pc_m[22]
.sym 104539 lm32_cpu.pc_m[4]
.sym 104543 lm32_cpu.pc_m[3]
.sym 104547 lm32_cpu.pc_m[0]
.sym 104551 lm32_cpu.memop_pc_w[0]
.sym 104552 lm32_cpu.pc_m[0]
.sym 104553 lm32_cpu.data_bus_error_exception_m
.sym 104555 lm32_cpu.pc_m[22]
.sym 104556 lm32_cpu.memop_pc_w[22]
.sym 104557 lm32_cpu.data_bus_error_exception_m
.sym 104559 lm32_cpu.pc_m[3]
.sym 104560 lm32_cpu.memop_pc_w[3]
.sym 104561 lm32_cpu.data_bus_error_exception_m
.sym 104563 lm32_cpu.pc_m[4]
.sym 104564 lm32_cpu.memop_pc_w[4]
.sym 104565 lm32_cpu.data_bus_error_exception_m
.sym 104570 lm32_cpu.read_idx_1_d[3]
.sym 104575 shared_dat_r[1]
.sym 104579 shared_dat_r[29]
.sym 104583 shared_dat_r[4]
.sym 104587 shared_dat_r[3]
.sym 104591 shared_dat_r[11]
.sym 104595 shared_dat_r[9]
.sym 104599 $abc$42206$n3226_1
.sym 104600 lm32_cpu.valid_m
.sym 104603 lm32_cpu.valid_w
.sym 104604 lm32_cpu.exception_w
.sym 104610 $abc$42206$n2308
.sym 104611 $abc$42206$n4521
.sym 104612 request[0]
.sym 104613 $abc$42206$n3222_1_$glb_clk
.sym 104615 lm32_cpu.load_store_unit.exception_m
.sym 104619 lm32_cpu.m_result_sel_compare_m
.sym 104620 lm32_cpu.operand_m[3]
.sym 104621 $abc$42206$n4720_1
.sym 104622 lm32_cpu.load_store_unit.exception_m
.sym 104623 lm32_cpu.m_result_sel_compare_m
.sym 104624 lm32_cpu.operand_m[16]
.sym 104625 $abc$42206$n4746_1
.sym 104626 lm32_cpu.load_store_unit.exception_m
.sym 104630 lm32_cpu.write_idx_w[0]
.sym 104631 lm32_cpu.write_idx_m[4]
.sym 104635 lm32_cpu.write_idx_m[2]
.sym 104639 lm32_cpu.write_enable_w
.sym 104640 lm32_cpu.valid_w
.sym 104643 lm32_cpu.m_result_sel_compare_m
.sym 104644 lm32_cpu.operand_m[6]
.sym 104645 $abc$42206$n4726_1
.sym 104646 lm32_cpu.load_store_unit.exception_m
.sym 104647 lm32_cpu.write_enable_m
.sym 104651 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 104658 $abc$42206$n2396
.sym 104659 lm32_cpu.write_idx_m[3]
.sym 104663 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 104667 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 104671 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 104675 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 104679 lm32_cpu.m_result_sel_compare_m
.sym 104680 lm32_cpu.operand_m[19]
.sym 104681 $abc$42206$n4752_1
.sym 104682 lm32_cpu.load_store_unit.exception_m
.sym 104683 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 104687 lm32_cpu.m_result_sel_compare_m
.sym 104688 lm32_cpu.operand_m[5]
.sym 104689 $abc$42206$n4724_1
.sym 104690 lm32_cpu.load_store_unit.exception_m
.sym 104691 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 104695 lm32_cpu.load_store_unit.size_w[0]
.sym 104696 lm32_cpu.load_store_unit.size_w[1]
.sym 104697 lm32_cpu.load_store_unit.data_w[27]
.sym 104699 $abc$42206$n3400
.sym 104700 lm32_cpu.load_store_unit.data_w[11]
.sym 104701 $abc$42206$n3912
.sym 104702 lm32_cpu.load_store_unit.data_w[3]
.sym 104703 lm32_cpu.load_store_unit.data_w[12]
.sym 104704 $abc$42206$n3400
.sym 104705 $abc$42206$n3910
.sym 104706 lm32_cpu.load_store_unit.data_w[20]
.sym 104707 lm32_cpu.load_store_unit.data_w[27]
.sym 104708 lm32_cpu.load_store_unit.data_w[11]
.sym 104709 lm32_cpu.operand_w[1]
.sym 104710 lm32_cpu.load_store_unit.size_w[0]
.sym 104711 $abc$42206$n3402_1
.sym 104712 lm32_cpu.load_store_unit.data_w[27]
.sym 104713 $abc$42206$n3910
.sym 104714 lm32_cpu.load_store_unit.data_w[19]
.sym 104715 $abc$42206$n3969
.sym 104716 $abc$42206$n3968_1
.sym 104717 lm32_cpu.operand_w[3]
.sym 104718 lm32_cpu.w_result_sel_load_w
.sym 104719 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 104723 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 104727 lm32_cpu.pc_m[25]
.sym 104731 $abc$42206$n3911
.sym 104732 $abc$42206$n3909
.sym 104733 lm32_cpu.operand_w[6]
.sym 104734 lm32_cpu.w_result_sel_load_w
.sym 104735 lm32_cpu.load_store_unit.data_w[24]
.sym 104736 lm32_cpu.load_store_unit.data_w[8]
.sym 104737 lm32_cpu.operand_w[1]
.sym 104738 lm32_cpu.load_store_unit.size_w[0]
.sym 104739 $abc$42206$n3402_1
.sym 104740 lm32_cpu.load_store_unit.data_w[30]
.sym 104741 $abc$42206$n3910
.sym 104742 lm32_cpu.load_store_unit.data_w[22]
.sym 104743 $abc$42206$n3400
.sym 104744 lm32_cpu.load_store_unit.data_w[8]
.sym 104745 $abc$42206$n3912
.sym 104746 lm32_cpu.load_store_unit.data_w[0]
.sym 104747 $abc$42206$n3931
.sym 104748 $abc$42206$n3930
.sym 104749 lm32_cpu.operand_w[5]
.sym 104750 lm32_cpu.w_result_sel_load_w
.sym 104751 lm32_cpu.load_store_unit.size_w[0]
.sym 104752 lm32_cpu.load_store_unit.size_w[1]
.sym 104753 lm32_cpu.load_store_unit.data_w[22]
.sym 104755 $abc$42206$n3402_1
.sym 104756 lm32_cpu.load_store_unit.data_w[24]
.sym 104757 $abc$42206$n3910
.sym 104758 lm32_cpu.load_store_unit.data_w[16]
.sym 104759 $abc$42206$n3400
.sym 104760 lm32_cpu.load_store_unit.data_w[10]
.sym 104761 $abc$42206$n3912
.sym 104762 lm32_cpu.load_store_unit.data_w[2]
.sym 104763 lm32_cpu.load_store_unit.size_m[1]
.sym 104767 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 104771 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 104775 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 104779 lm32_cpu.load_store_unit.size_m[0]
.sym 104783 lm32_cpu.load_store_unit.size_w[0]
.sym 104784 lm32_cpu.load_store_unit.size_w[1]
.sym 104785 lm32_cpu.load_store_unit.data_w[30]
.sym 104787 $abc$42206$n3400
.sym 104788 lm32_cpu.load_store_unit.data_w[9]
.sym 104789 $abc$42206$n3912
.sym 104790 lm32_cpu.load_store_unit.data_w[1]
.sym 104791 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 104795 $abc$42206$n3720
.sym 104796 lm32_cpu.load_store_unit.data_w[10]
.sym 104797 $abc$42206$n3409
.sym 104798 lm32_cpu.load_store_unit.data_w[26]
.sym 104799 lm32_cpu.operand_w[1]
.sym 104800 lm32_cpu.load_store_unit.size_w[0]
.sym 104801 lm32_cpu.load_store_unit.size_w[1]
.sym 104803 lm32_cpu.operand_w[1]
.sym 104804 lm32_cpu.load_store_unit.size_w[0]
.sym 104805 lm32_cpu.load_store_unit.size_w[1]
.sym 104806 lm32_cpu.operand_w[0]
.sym 104807 lm32_cpu.load_store_unit.size_w[0]
.sym 104808 lm32_cpu.load_store_unit.size_w[1]
.sym 104809 lm32_cpu.load_store_unit.data_w[23]
.sym 104811 $abc$42206$n4028
.sym 104812 $abc$42206$n4027
.sym 104813 lm32_cpu.operand_w[0]
.sym 104814 lm32_cpu.w_result_sel_load_w
.sym 104815 $abc$42206$n3401_1
.sym 104816 $abc$42206$n3409
.sym 104819 $abc$42206$n4030
.sym 104820 lm32_cpu.load_store_unit.exception_m
.sym 104823 lm32_cpu.operand_w[1]
.sym 104824 lm32_cpu.load_store_unit.size_w[0]
.sym 104825 lm32_cpu.load_store_unit.size_w[1]
.sym 104826 lm32_cpu.load_store_unit.data_w[15]
.sym 104827 lm32_cpu.load_store_unit.exception_m
.sym 104828 lm32_cpu.m_result_sel_compare_m
.sym 104829 lm32_cpu.operand_m[1]
.sym 104831 $abc$42206$n3720
.sym 104832 lm32_cpu.load_store_unit.data_w[15]
.sym 104835 lm32_cpu.load_store_unit.data_w[31]
.sym 104836 $abc$42206$n3402_1
.sym 104837 $abc$42206$n3399_1
.sym 104839 lm32_cpu.load_store_unit.data_w[23]
.sym 104840 $abc$42206$n3409
.sym 104841 $abc$42206$n3404_1
.sym 104842 $abc$42206$n3398_1
.sym 104843 $abc$42206$n4007
.sym 104844 $abc$42206$n4006
.sym 104845 lm32_cpu.operand_w[1]
.sym 104846 lm32_cpu.w_result_sel_load_w
.sym 104847 lm32_cpu.load_store_unit.data_w[23]
.sym 104848 $abc$42206$n3401_1
.sym 104849 $abc$42206$n3400
.sym 104850 lm32_cpu.load_store_unit.data_w[15]
.sym 104851 $abc$42206$n3720
.sym 104852 lm32_cpu.load_store_unit.data_w[9]
.sym 104853 $abc$42206$n3409
.sym 104854 lm32_cpu.load_store_unit.data_w[25]
.sym 104855 $abc$42206$n3397
.sym 104856 $abc$42206$n3403
.sym 104857 $abc$42206$n3407_1
.sym 104858 $abc$42206$n3410_1
.sym 104859 $abc$42206$n3409
.sym 104860 lm32_cpu.load_store_unit.sign_extend_w
.sym 104861 lm32_cpu.load_store_unit.data_w[31]
.sym 104863 $abc$42206$n3408_1
.sym 104864 $abc$42206$n3403
.sym 104865 $abc$42206$n3397
.sym 104867 lm32_cpu.load_store_unit.size_w[0]
.sym 104868 lm32_cpu.load_store_unit.size_w[1]
.sym 104869 lm32_cpu.load_store_unit.data_w[31]
.sym 104870 $abc$42206$n3408_1
.sym 104871 lm32_cpu.load_store_unit.store_data_m[3]
.sym 104875 $abc$42206$n3404_1
.sym 104876 lm32_cpu.load_store_unit.sign_extend_w
.sym 104879 lm32_cpu.load_store_unit.data_w[31]
.sym 104880 $abc$42206$n3409
.sym 104881 $abc$42206$n3718
.sym 104882 $abc$42206$n3719
.sym 104883 $abc$42206$n3406
.sym 104884 $abc$42206$n3404_1
.sym 104885 lm32_cpu.load_store_unit.sign_extend_w
.sym 104890 $abc$42206$n3242_1
.sym 104891 sram_bus_dat_w[3]
.sym 104899 $abc$42206$n3398_1
.sym 104900 lm32_cpu.load_store_unit.sign_extend_w
.sym 104901 $abc$42206$n6135_1
.sym 104902 lm32_cpu.load_store_unit.size_w[1]
.sym 104907 $abc$42206$n3398_1
.sym 104908 lm32_cpu.load_store_unit.sign_extend_w
.sym 104909 $abc$42206$n6158_1
.sym 104910 lm32_cpu.load_store_unit.size_w[1]
.sym 104911 lm32_cpu.load_store_unit.sign_extend_w
.sym 104912 $abc$42206$n3398_1
.sym 104913 lm32_cpu.w_result_sel_load_w
.sym 104915 lm32_cpu.w_result_sel_load_w
.sym 104916 lm32_cpu.operand_w[31]
.sym 104922 $abc$42206$n4770_1
.sym 104927 spram_datain0[2]
.sym 104931 grant
.sym 104932 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 104935 spram_datain0[7]
.sym 104942 lm32_cpu.load_store_unit.store_data_x[9]
.sym 104943 spram_datain0[0]
.sym 104947 grant
.sym 104948 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 104955 lm32_cpu.load_store_unit.store_data_m[7]
.sym 104975 storage[3][4]
.sym 104976 storage[7][4]
.sym 104977 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 104978 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 104983 sram_bus_dat_w[0]
.sym 104987 sram_bus_dat_w[3]
.sym 104991 sram_bus_dat_w[4]
.sym 105002 $abc$42206$n4728_1
.sym 105007 storage[3][3]
.sym 105008 storage[7][3]
.sym 105009 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 105010 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 105035 sram_bus_dat_w[0]
.sym 105039 sram_bus_dat_w[7]
.sym 105043 storage[3][0]
.sym 105044 storage[7][0]
.sym 105045 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 105046 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 105051 sram_bus_dat_w[0]
.sym 105078 lm32_cpu.operand_m[29]
.sym 105138 lm32_cpu.branch_target_x[8]
.sym 105155 sram_bus_dat_w[3]
.sym 105159 sram_bus_dat_w[1]
.sym 105187 sram_bus_dat_w[3]
.sym 105195 sram_bus_dat_w[4]
.sym 105203 sram_bus_dat_w[2]
.sym 105223 sram_bus_dat_w[3]
.sym 105227 regs1
.sym 105228 $abc$42206$n4591
.sym 105229 $abc$42206$n4594_1
.sym 105230 basesoc_uart_phy_uart_clk_rxen
.sym 105231 sram_bus_dat_w[4]
.sym 105235 regs1
.sym 105236 basesoc_uart_phy_rx_r
.sym 105237 basesoc_uart_phy_uart_clk_rxen
.sym 105238 basesoc_uart_phy_rx_busy
.sym 105247 sram_bus_dat_w[2]
.sym 105271 regs1
.sym 105272 basesoc_uart_phy_rx_r
.sym 105273 $abc$42206$n5456_1
.sym 105274 basesoc_uart_phy_rx_busy
.sym 105295 regs1
.sym 105303 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 105304 grant
.sym 105305 $abc$42206$n5075_1
.sym 105307 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105308 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 105309 grant
.sym 105311 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105312 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 105313 grant
.sym 105315 grant
.sym 105316 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 105317 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105319 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 105320 grant
.sym 105321 $abc$42206$n5075_1
.sym 105323 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 105324 grant
.sym 105325 $abc$42206$n5075_1
.sym 105327 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 105328 grant
.sym 105329 $abc$42206$n5075_1
.sym 105331 grant
.sym 105332 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 105333 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105347 grant
.sym 105348 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 105349 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105363 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 105364 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 105365 grant
.sym 105370 lm32_cpu.store_operand_x[24]
.sym 105387 shared_dat_r[10]
.sym 105395 shared_dat_r[24]
.sym 105399 lm32_cpu.pc_m[24]
.sym 105403 lm32_cpu.pc_m[24]
.sym 105404 lm32_cpu.memop_pc_w[24]
.sym 105405 lm32_cpu.data_bus_error_exception_m
.sym 105407 lm32_cpu.pc_m[13]
.sym 105408 lm32_cpu.memop_pc_w[13]
.sym 105409 lm32_cpu.data_bus_error_exception_m
.sym 105411 lm32_cpu.pc_m[10]
.sym 105419 lm32_cpu.pc_m[13]
.sym 105430 $abc$42206$n2079
.sym 105431 lm32_cpu.pc_x[13]
.sym 105435 lm32_cpu.load_store_unit.exception_m
.sym 105436 lm32_cpu.valid_m
.sym 105437 lm32_cpu.load_m
.sym 105439 $abc$42206$n5283
.sym 105440 $abc$42206$n4540_1
.sym 105441 request[1]
.sym 105442 $abc$42206$n2131
.sym 105443 $abc$42206$n3264_1
.sym 105444 $abc$42206$n3265_1
.sym 105445 request[1]
.sym 105447 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 105448 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 105449 grant
.sym 105451 $abc$42206$n4712_1
.sym 105452 $abc$42206$n6794
.sym 105455 lm32_cpu.pc_m[10]
.sym 105456 lm32_cpu.memop_pc_w[10]
.sym 105457 lm32_cpu.data_bus_error_exception_m
.sym 105459 lm32_cpu.pc_x[24]
.sym 105463 $abc$42206$n3226_1
.sym 105464 $abc$42206$n3264_1
.sym 105467 $abc$42206$n2122
.sym 105468 lm32_cpu.load_store_unit.wb_load_complete
.sym 105469 lm32_cpu.load_store_unit.wb_select_m
.sym 105470 $abc$42206$n3265_1
.sym 105471 $abc$42206$n3264_1
.sym 105472 $abc$42206$n3265_1
.sym 105475 request[1]
.sym 105479 lm32_cpu.load_store_unit.wb_load_complete
.sym 105480 lm32_cpu.load_store_unit.wb_select_m
.sym 105481 $abc$42206$n3265_1
.sym 105482 $abc$42206$n2122
.sym 105486 lm32_cpu.write_idx_x[0]
.sym 105487 $abc$42206$n4696_1
.sym 105488 lm32_cpu.data_bus_error_seen
.sym 105489 $abc$42206$n3226_1
.sym 105490 $abc$42206$n5288
.sym 105491 $abc$42206$n2122
.sym 105492 $abc$42206$n5288
.sym 105495 lm32_cpu.pc_x[9]
.sym 105499 lm32_cpu.pc_x[22]
.sym 105503 $abc$42206$n4535
.sym 105504 request[1]
.sym 105505 $abc$42206$n5288
.sym 105507 $abc$42206$n6794
.sym 105511 lm32_cpu.pc_x[3]
.sym 105515 lm32_cpu.pc_x[17]
.sym 105519 lm32_cpu.pc_x[4]
.sym 105523 lm32_cpu.pc_x[29]
.sym 105527 shared_dat_r[22]
.sym 105531 $abc$42206$n2124
.sym 105532 $abc$42206$n4530_1
.sym 105538 $abc$42206$n2396
.sym 105539 shared_dat_r[19]
.sym 105543 shared_dat_r[20]
.sym 105547 shared_dat_r[8]
.sym 105551 $abc$42206$n4530_1
.sym 105552 $abc$42206$n5288
.sym 105555 shared_dat_r[2]
.sym 105559 lm32_cpu.read_idx_1_d[3]
.sym 105560 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 105561 $abc$42206$n3222_1_$glb_clk
.sym 105563 lm32_cpu.write_idx_m[0]
.sym 105567 request[1]
.sym 105568 $abc$42206$n4535
.sym 105569 $abc$42206$n4530_1
.sym 105571 lm32_cpu.write_idx_m[1]
.sym 105575 lm32_cpu.read_idx_1_d[4]
.sym 105576 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 105577 $abc$42206$n3222_1_$glb_clk
.sym 105579 lm32_cpu.read_idx_0_d[0]
.sym 105580 lm32_cpu.write_idx_w[0]
.sym 105581 lm32_cpu.read_idx_0_d[1]
.sym 105582 lm32_cpu.write_idx_w[1]
.sym 105583 $abc$42206$n4184
.sym 105587 lm32_cpu.read_idx_0_d[0]
.sym 105588 lm32_cpu.write_idx_m[0]
.sym 105589 lm32_cpu.read_idx_0_d[1]
.sym 105590 lm32_cpu.write_idx_m[1]
.sym 105591 lm32_cpu.read_idx_0_d[2]
.sym 105592 lm32_cpu.write_idx_w[2]
.sym 105593 lm32_cpu.write_enable_q_w
.sym 105594 $abc$42206$n6038_1
.sym 105595 lm32_cpu.read_idx_0_d[3]
.sym 105596 lm32_cpu.write_idx_w[3]
.sym 105597 lm32_cpu.read_idx_0_d[4]
.sym 105598 lm32_cpu.write_idx_w[4]
.sym 105599 lm32_cpu.read_idx_1_d[0]
.sym 105600 lm32_cpu.write_idx_w[0]
.sym 105601 lm32_cpu.write_enable_q_w
.sym 105603 $abc$42206$n4177_1
.sym 105604 $abc$42206$n4178_1
.sym 105605 $abc$42206$n4179_1
.sym 105607 lm32_cpu.read_idx_1_d[1]
.sym 105608 lm32_cpu.write_idx_w[1]
.sym 105609 lm32_cpu.read_idx_1_d[3]
.sym 105610 lm32_cpu.write_idx_w[3]
.sym 105611 $abc$42206$n3226_1
.sym 105612 lm32_cpu.load_store_unit.d_we_o
.sym 105615 lm32_cpu.read_idx_1_d[3]
.sym 105616 lm32_cpu.write_idx_m[3]
.sym 105617 lm32_cpu.read_idx_1_d[4]
.sym 105618 lm32_cpu.write_idx_m[4]
.sym 105619 lm32_cpu.read_idx_1_d[2]
.sym 105620 lm32_cpu.write_idx_w[2]
.sym 105621 lm32_cpu.read_idx_1_d[4]
.sym 105622 lm32_cpu.write_idx_w[4]
.sym 105623 lm32_cpu.read_idx_0_d[1]
.sym 105624 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 105625 $abc$42206$n3222_1_$glb_clk
.sym 105627 lm32_cpu.read_idx_0_d[4]
.sym 105628 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 105629 $abc$42206$n3222_1_$glb_clk
.sym 105631 $abc$42206$n6351_1
.sym 105632 $abc$42206$n6352_1
.sym 105635 lm32_cpu.m_result_sel_compare_m
.sym 105636 lm32_cpu.operand_m[4]
.sym 105637 $abc$42206$n4722_1
.sym 105638 lm32_cpu.load_store_unit.exception_m
.sym 105639 lm32_cpu.read_idx_1_d[0]
.sym 105640 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 105641 $abc$42206$n3222_1_$glb_clk
.sym 105643 $abc$42206$n4170
.sym 105647 lm32_cpu.read_idx_0_d[2]
.sym 105648 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 105649 $abc$42206$n3222_1_$glb_clk
.sym 105651 lm32_cpu.read_idx_0_d[0]
.sym 105652 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 105653 $abc$42206$n3222_1_$glb_clk
.sym 105655 lm32_cpu.load_store_unit.size_w[0]
.sym 105656 lm32_cpu.load_store_unit.size_w[1]
.sym 105657 lm32_cpu.load_store_unit.data_w[20]
.sym 105659 lm32_cpu.load_store_unit.size_w[0]
.sym 105660 lm32_cpu.load_store_unit.size_w[1]
.sym 105661 lm32_cpu.load_store_unit.data_w[19]
.sym 105663 lm32_cpu.operand_m[19]
.sym 105667 lm32_cpu.operand_m[14]
.sym 105671 lm32_cpu.load_store_unit.size_w[0]
.sym 105672 lm32_cpu.load_store_unit.size_w[1]
.sym 105673 lm32_cpu.load_store_unit.data_w[16]
.sym 105675 $abc$42206$n2122
.sym 105679 $abc$42206$n3950_1
.sym 105680 $abc$42206$n3949_1
.sym 105681 lm32_cpu.operand_w[4]
.sym 105682 lm32_cpu.w_result_sel_load_w
.sym 105683 lm32_cpu.operand_m[2]
.sym 105687 lm32_cpu.pc_m[25]
.sym 105688 lm32_cpu.memop_pc_w[25]
.sym 105689 lm32_cpu.data_bus_error_exception_m
.sym 105691 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 105695 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 105699 lm32_cpu.w_result_sel_load_w
.sym 105700 lm32_cpu.operand_w[24]
.sym 105701 $abc$42206$n3554_1
.sym 105702 $abc$42206$n3444_1
.sym 105703 lm32_cpu.m_result_sel_compare_m
.sym 105704 lm32_cpu.operand_m[24]
.sym 105705 $abc$42206$n4762_1
.sym 105706 lm32_cpu.load_store_unit.exception_m
.sym 105707 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 105711 lm32_cpu.m_result_sel_compare_m
.sym 105712 lm32_cpu.operand_m[26]
.sym 105713 $abc$42206$n4766_1
.sym 105714 lm32_cpu.load_store_unit.exception_m
.sym 105715 lm32_cpu.load_store_unit.size_w[0]
.sym 105716 lm32_cpu.load_store_unit.size_w[1]
.sym 105717 lm32_cpu.load_store_unit.data_w[24]
.sym 105719 lm32_cpu.m_result_sel_compare_m
.sym 105720 lm32_cpu.operand_m[9]
.sym 105721 $abc$42206$n4732_1
.sym 105722 lm32_cpu.load_store_unit.exception_m
.sym 105723 lm32_cpu.w_result_sel_load_w
.sym 105724 lm32_cpu.operand_w[26]
.sym 105725 $abc$42206$n3518_1
.sym 105726 $abc$42206$n3444_1
.sym 105727 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 105731 lm32_cpu.load_store_unit.size_w[0]
.sym 105732 lm32_cpu.load_store_unit.size_w[1]
.sym 105733 lm32_cpu.load_store_unit.data_w[26]
.sym 105735 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 105739 lm32_cpu.m_result_sel_compare_m
.sym 105740 lm32_cpu.operand_m[2]
.sym 105741 $abc$42206$n4718_1
.sym 105742 lm32_cpu.load_store_unit.exception_m
.sym 105743 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 105750 $abc$42206$n4277
.sym 105751 shared_dat_r[25]
.sym 105755 lm32_cpu.load_store_unit.size_w[0]
.sym 105756 lm32_cpu.load_store_unit.size_w[1]
.sym 105757 lm32_cpu.load_store_unit.data_w[17]
.sym 105759 lm32_cpu.w_result_sel_load_w
.sym 105760 lm32_cpu.operand_w[21]
.sym 105761 $abc$42206$n3608
.sym 105762 $abc$42206$n3444_1
.sym 105763 lm32_cpu.w_result_sel_load_w
.sym 105764 lm32_cpu.operand_w[28]
.sym 105765 $abc$42206$n3481
.sym 105766 $abc$42206$n3444_1
.sym 105767 $abc$42206$n3402_1
.sym 105768 lm32_cpu.load_store_unit.data_w[26]
.sym 105769 $abc$42206$n3910
.sym 105770 lm32_cpu.load_store_unit.data_w[18]
.sym 105771 lm32_cpu.load_store_unit.size_w[0]
.sym 105772 lm32_cpu.load_store_unit.size_w[1]
.sym 105773 lm32_cpu.load_store_unit.data_w[18]
.sym 105775 $abc$42206$n3988
.sym 105776 $abc$42206$n3987_1
.sym 105777 lm32_cpu.operand_w[2]
.sym 105778 lm32_cpu.w_result_sel_load_w
.sym 105779 lm32_cpu.w_result_sel_load_w
.sym 105780 lm32_cpu.operand_w[17]
.sym 105781 $abc$42206$n3680
.sym 105782 $abc$42206$n3444_1
.sym 105783 $abc$42206$n4742_1
.sym 105784 $abc$42206$n3742
.sym 105785 lm32_cpu.load_store_unit.exception_m
.sym 105787 lm32_cpu.m_result_sel_compare_m
.sym 105788 lm32_cpu.operand_m[28]
.sym 105789 $abc$42206$n4770_1
.sym 105790 lm32_cpu.load_store_unit.exception_m
.sym 105791 lm32_cpu.m_result_sel_compare_m
.sym 105792 lm32_cpu.operand_m[17]
.sym 105793 $abc$42206$n4748_1
.sym 105794 lm32_cpu.load_store_unit.exception_m
.sym 105798 $abc$42206$n6825
.sym 105799 lm32_cpu.m_result_sel_compare_m
.sym 105800 lm32_cpu.operand_m[21]
.sym 105801 $abc$42206$n4756_1
.sym 105802 lm32_cpu.load_store_unit.exception_m
.sym 105803 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 105807 $abc$42206$n4738_1
.sym 105808 $abc$42206$n3787_1
.sym 105809 lm32_cpu.load_store_unit.exception_m
.sym 105811 $abc$42206$n3402_1
.sym 105812 lm32_cpu.load_store_unit.data_w[25]
.sym 105813 $abc$42206$n3910
.sym 105814 lm32_cpu.load_store_unit.data_w[17]
.sym 105815 $abc$42206$n3718
.sym 105816 $abc$42206$n6121_1
.sym 105817 lm32_cpu.operand_w[13]
.sym 105818 lm32_cpu.w_result_sel_load_w
.sym 105819 $abc$42206$n3718
.sym 105820 $abc$42206$n6129_1
.sym 105821 lm32_cpu.operand_w[12]
.sym 105822 lm32_cpu.w_result_sel_load_w
.sym 105823 $abc$42206$n3718
.sym 105824 $abc$42206$n3397
.sym 105827 $abc$42206$n3718
.sym 105828 $abc$42206$n6114_1
.sym 105829 lm32_cpu.operand_w[14]
.sym 105830 lm32_cpu.w_result_sel_load_w
.sym 105831 lm32_cpu.w_result_sel_load_w
.sym 105832 lm32_cpu.operand_w[9]
.sym 105833 $abc$42206$n3826
.sym 105834 $abc$42206$n3847_1
.sym 105835 lm32_cpu.w_result_sel_load_w
.sym 105836 lm32_cpu.operand_w[15]
.sym 105837 $abc$42206$n3397
.sym 105838 $abc$42206$n3717
.sym 105839 lm32_cpu.w_result_sel_load_w
.sym 105840 lm32_cpu.operand_w[10]
.sym 105841 $abc$42206$n3826
.sym 105842 $abc$42206$n3827_1
.sym 105845 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 105846 $auto$alumacc.cc:474:replace_alu$4000.C[3]
.sym 105847 $abc$42206$n4736_1
.sym 105848 $abc$42206$n3809_1
.sym 105849 lm32_cpu.load_store_unit.exception_m
.sym 105851 $abc$42206$n3718
.sym 105852 $abc$42206$n6159_1
.sym 105853 lm32_cpu.operand_w[8]
.sym 105854 lm32_cpu.w_result_sel_load_w
.sym 105855 lm32_cpu.m_result_sel_compare_m
.sym 105856 lm32_cpu.operand_m[31]
.sym 105857 $abc$42206$n4776
.sym 105858 lm32_cpu.load_store_unit.exception_m
.sym 105859 lm32_cpu.m_result_sel_compare_m
.sym 105860 lm32_cpu.operand_m[10]
.sym 105861 $abc$42206$n4734_1
.sym 105862 lm32_cpu.load_store_unit.exception_m
.sym 105863 $abc$42206$n4730_1
.sym 105864 $abc$42206$n3872_1
.sym 105865 lm32_cpu.load_store_unit.exception_m
.sym 105867 $abc$42206$n4740_1
.sym 105868 $abc$42206$n3764
.sym 105869 lm32_cpu.load_store_unit.exception_m
.sym 105871 $abc$42206$n3718
.sym 105872 $abc$42206$n6136_1
.sym 105873 lm32_cpu.operand_w[11]
.sym 105874 lm32_cpu.w_result_sel_load_w
.sym 105875 lm32_cpu.m_result_sel_compare_m
.sym 105876 lm32_cpu.operand_m[15]
.sym 105877 $abc$42206$n4744_1
.sym 105878 lm32_cpu.load_store_unit.exception_m
.sym 105879 lm32_cpu.pc_m[8]
.sym 105880 lm32_cpu.memop_pc_w[8]
.sym 105881 lm32_cpu.data_bus_error_exception_m
.sym 105887 lm32_cpu.pc_m[8]
.sym 105891 lm32_cpu.pc_m[26]
.sym 105895 lm32_cpu.pc_m[29]
.sym 105902 $PACKER_VCC_NET_$glb_clk
.sym 105903 lm32_cpu.pc_m[26]
.sym 105904 lm32_cpu.memop_pc_w[26]
.sym 105905 lm32_cpu.data_bus_error_exception_m
.sym 105907 lm32_cpu.pc_m[29]
.sym 105908 lm32_cpu.memop_pc_w[29]
.sym 105909 lm32_cpu.data_bus_error_exception_m
.sym 105915 $abc$42206$n7
.sym 105919 $abc$42206$n13
.sym 105926 spiflash_sr[26]
.sym 105927 sys_rst
.sym 105928 sram_bus_dat_w[3]
.sym 105934 lm32_cpu.operand_m[23]
.sym 105943 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 105950 lm32_cpu.operand_w[9]
.sym 105959 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 105963 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 105967 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 105975 sram_bus_dat_w[7]
.sym 105983 sram_bus_dat_w[4]
.sym 105987 sram_bus_dat_w[0]
.sym 105991 storage[2][4]
.sym 105992 storage[6][4]
.sym 105993 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 105994 $abc$42206$n6311_1
.sym 105995 sram_bus_dat_w[5]
.sym 106003 storage[2][5]
.sym 106004 storage[6][5]
.sym 106005 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 106006 $abc$42206$n6323_1
.sym 106007 $abc$42206$n11
.sym 106019 $abc$42206$n3
.sym 106023 $abc$42206$n13
.sym 106051 basesoc_uart_phy_rx_busy
.sym 106052 $abc$42206$n5970
.sym 106055 basesoc_uart_phy_rx_busy
.sym 106056 $abc$42206$n5974
.sym 106063 basesoc_uart_phy_rx_busy
.sym 106064 $abc$42206$n5968
.sym 106067 basesoc_uart_phy_rx_busy
.sym 106068 $abc$42206$n5964
.sym 106071 basesoc_uart_phy_rx_busy
.sym 106072 $abc$42206$n6004
.sym 106075 basesoc_uart_phy_rx_busy
.sym 106076 $abc$42206$n5986
.sym 106079 basesoc_uart_phy_rx_busy
.sym 106080 $abc$42206$n5998
.sym 106083 basesoc_uart_phy_rx_busy
.sym 106084 $abc$42206$n5988
.sym 106087 basesoc_uart_phy_rx_busy
.sym 106088 $abc$42206$n5978
.sym 106091 basesoc_uart_phy_rx_busy
.sym 106092 $abc$42206$n5984
.sym 106095 basesoc_uart_phy_rx_busy
.sym 106096 $abc$42206$n5990
.sym 106099 basesoc_uart_phy_rx_busy
.sym 106100 $abc$42206$n5980
.sym 106115 $abc$42206$n5
.sym 106123 $abc$42206$n3
.sym 106135 basesoc_uart_phy_rx_busy
.sym 106136 $abc$42206$n6002
.sym 106139 basesoc_uart_phy_rx_busy
.sym 106140 $abc$42206$n6012
.sym 106143 basesoc_uart_phy_rx_busy
.sym 106144 $abc$42206$n6000
.sym 106147 basesoc_uart_phy_rx_busy
.sym 106148 $abc$42206$n6008
.sym 106155 basesoc_uart_phy_rx_busy
.sym 106156 $abc$42206$n6020
.sym 106159 basesoc_uart_phy_rx_busy
.sym 106160 $abc$42206$n6022
.sym 106163 sys_rst
.sym 106164 sram_bus_dat_w[6]
.sym 106167 $abc$42206$n5
.sym 106175 $abc$42206$n7
.sym 106187 storage[2][3]
.sym 106188 storage[6][3]
.sym 106189 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 106190 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 106191 $abc$42206$n11
.sym 106195 $abc$42206$n3
.sym 106203 sram_bus_dat_w[2]
.sym 106219 sram_bus_dat_w[6]
.sym 106223 sram_bus_dat_w[3]
.sym 106227 sram_bus_dat_w[1]
.sym 106231 sram_bus_dat_w[6]
.sym 106247 sram_bus_dat_w[0]
.sym 106271 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 106272 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 106273 grant
.sym 106282 lm32_cpu.load_store_unit.store_data_x[11]
.sym 106290 lm32_cpu.load_store_unit.store_data_x[11]
.sym 106298 $abc$42206$n4330
.sym 106303 $abc$42206$n2404
.sym 106319 $abc$42206$n2404
.sym 106320 $abc$42206$n5288
.sym 106327 shared_dat_r[24]
.sym 106335 shared_dat_r[13]
.sym 106342 $abc$42206$n4774
.sym 106343 shared_dat_r[19]
.sym 106347 slave_sel_r[1]
.sym 106348 spiflash_sr[13]
.sym 106349 $abc$42206$n3200_1
.sym 106350 $abc$42206$n5737_1
.sym 106351 $abc$42206$n3200_1
.sym 106352 $abc$42206$n5706_1
.sym 106353 $abc$42206$n5707_1
.sym 106355 shared_dat_r[8]
.sym 106359 slave_sel_r[1]
.sym 106360 spiflash_sr[9]
.sym 106361 $abc$42206$n3200_1
.sym 106362 $abc$42206$n5729
.sym 106366 spram_bus_adr[9]
.sym 106370 lm32_cpu.pc_x[13]
.sym 106371 $abc$42206$n3200_1
.sym 106372 $abc$42206$n5709_1
.sym 106373 $abc$42206$n5710_1
.sym 106375 slave_sel_r[1]
.sym 106376 spiflash_sr[11]
.sym 106377 $abc$42206$n3200_1
.sym 106378 $abc$42206$n5733_1
.sym 106379 sram_bus_dat_w[1]
.sym 106383 slave_sel_r[1]
.sym 106384 spiflash_sr[14]
.sym 106385 $abc$42206$n3200_1
.sym 106386 $abc$42206$n5739_1
.sym 106387 slave_sel_r[1]
.sym 106388 spiflash_sr[15]
.sym 106389 $abc$42206$n3200_1
.sym 106390 $abc$42206$n5741
.sym 106391 lm32_cpu.load_store_unit.exception_m
.sym 106392 lm32_cpu.valid_m
.sym 106393 lm32_cpu.store_m
.sym 106395 lm32_cpu.store_x
.sym 106396 lm32_cpu.load_x
.sym 106399 lm32_cpu.store_x
.sym 106403 lm32_cpu.load_x
.sym 106407 $abc$42206$n3200_1
.sym 106408 $abc$42206$n5703_1
.sym 106409 $abc$42206$n5704_1
.sym 106411 lm32_cpu.branch_predict_taken_x
.sym 106415 $abc$42206$n3228_1
.sym 106416 lm32_cpu.store_x
.sym 106417 $abc$42206$n3231_1
.sym 106418 request[1]
.sym 106419 lm32_cpu.store_m
.sym 106420 lm32_cpu.load_m
.sym 106421 lm32_cpu.load_x
.sym 106423 lm32_cpu.branch_predict_m
.sym 106424 lm32_cpu.condition_met_m
.sym 106425 lm32_cpu.load_store_unit.exception_m
.sym 106426 lm32_cpu.branch_predict_taken_m
.sym 106427 $abc$42206$n3227_1
.sym 106428 $abc$42206$n3232_1
.sym 106431 lm32_cpu.load_store_unit.store_data_m[17]
.sym 106435 lm32_cpu.load_store_unit.store_data_m[10]
.sym 106439 lm32_cpu.branch_predict_m
.sym 106440 lm32_cpu.branch_predict_taken_m
.sym 106441 lm32_cpu.condition_met_m
.sym 106443 lm32_cpu.load_store_unit.exception_m
.sym 106444 lm32_cpu.condition_met_m
.sym 106445 lm32_cpu.branch_predict_taken_m
.sym 106446 lm32_cpu.branch_predict_m
.sym 106447 $abc$42206$n3284_1
.sym 106448 $abc$42206$n3238_1
.sym 106449 lm32_cpu.load_x
.sym 106451 $abc$42206$n3233_1
.sym 106452 $abc$42206$n3227_1
.sym 106453 $abc$42206$n3232_1
.sym 106454 lm32_cpu.valid_x
.sym 106455 lm32_cpu.branch_x
.sym 106459 $abc$42206$n4712_1
.sym 106460 lm32_cpu.write_idx_x[0]
.sym 106463 lm32_cpu.branch_predict_x
.sym 106467 lm32_cpu.write_idx_x[1]
.sym 106468 $abc$42206$n4712_1
.sym 106471 $abc$42206$n3234_1
.sym 106472 lm32_cpu.valid_m
.sym 106473 lm32_cpu.branch_m
.sym 106474 lm32_cpu.load_store_unit.exception_m
.sym 106475 $abc$42206$n3284_1
.sym 106476 $abc$42206$n3238_1
.sym 106479 $abc$42206$n3233_1
.sym 106480 $abc$42206$n3226_1
.sym 106483 lm32_cpu.x_result[0]
.sym 106490 $abc$42206$n4530_1
.sym 106491 $abc$42206$n4184
.sym 106492 $abc$42206$n5288
.sym 106495 lm32_cpu.read_idx_0_d[3]
.sym 106496 lm32_cpu.instruction_unit.wb_data_f[24]
.sym 106497 $abc$42206$n3222_1_$glb_clk
.sym 106499 $abc$42206$n3226_1
.sym 106500 $abc$42206$n3285_1
.sym 106503 lm32_cpu.operand_m[0]
.sym 106504 lm32_cpu.condition_met_m
.sym 106505 lm32_cpu.m_result_sel_compare_m
.sym 106507 shared_dat_r[9]
.sym 106511 $abc$42206$n3226_1
.sym 106512 $abc$42206$n5288
.sym 106515 shared_dat_r[0]
.sym 106519 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 106523 $abc$42206$n6035_1
.sym 106524 $abc$42206$n6036_1
.sym 106525 $abc$42206$n3276_1
.sym 106527 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 106531 lm32_cpu.read_idx_1_d[0]
.sym 106532 lm32_cpu.write_idx_m[0]
.sym 106533 lm32_cpu.write_enable_m
.sym 106534 lm32_cpu.valid_m
.sym 106535 $abc$42206$n6031_1
.sym 106536 $abc$42206$n6032_1
.sym 106537 $abc$42206$n6033_1
.sym 106539 lm32_cpu.read_idx_1_d[4]
.sym 106540 lm32_cpu.instruction_unit.wb_data_f[20]
.sym 106541 $abc$42206$n3222_1_$glb_clk
.sym 106542 $abc$42206$n5288
.sym 106543 lm32_cpu.read_idx_1_d[1]
.sym 106544 lm32_cpu.write_idx_m[1]
.sym 106545 lm32_cpu.read_idx_1_d[2]
.sym 106546 lm32_cpu.write_idx_m[2]
.sym 106547 lm32_cpu.read_idx_1_d[1]
.sym 106548 lm32_cpu.write_idx_x[1]
.sym 106549 lm32_cpu.read_idx_1_d[2]
.sym 106550 lm32_cpu.write_idx_x[2]
.sym 106551 lm32_cpu.write_idx_x[2]
.sym 106552 $abc$42206$n4712_1
.sym 106555 lm32_cpu.write_enable_x
.sym 106556 $abc$42206$n4712_1
.sym 106559 lm32_cpu.read_idx_0_d[4]
.sym 106560 lm32_cpu.write_idx_m[4]
.sym 106561 lm32_cpu.write_enable_m
.sym 106562 lm32_cpu.valid_m
.sym 106563 lm32_cpu.read_idx_0_d[2]
.sym 106564 lm32_cpu.write_idx_m[2]
.sym 106565 lm32_cpu.read_idx_0_d[3]
.sym 106566 lm32_cpu.write_idx_m[3]
.sym 106567 lm32_cpu.read_idx_0_d[0]
.sym 106568 lm32_cpu.read_idx_0_d[1]
.sym 106569 lm32_cpu.read_idx_0_d[2]
.sym 106570 lm32_cpu.read_idx_0_d[4]
.sym 106571 lm32_cpu.read_idx_0_d[0]
.sym 106572 lm32_cpu.write_idx_x[0]
.sym 106573 lm32_cpu.read_idx_0_d[4]
.sym 106574 lm32_cpu.write_idx_x[4]
.sym 106575 lm32_cpu.write_idx_x[4]
.sym 106576 $abc$42206$n4712_1
.sym 106579 lm32_cpu.write_idx_x[3]
.sym 106580 $abc$42206$n4712_1
.sym 106583 lm32_cpu.read_idx_1_d[3]
.sym 106584 lm32_cpu.instruction_unit.wb_data_f[19]
.sym 106585 $abc$42206$n3222_1_$glb_clk
.sym 106586 $abc$42206$n5288
.sym 106587 shared_dat_r[22]
.sym 106591 lm32_cpu.read_idx_1_d[1]
.sym 106592 lm32_cpu.instruction_unit.wb_data_f[17]
.sym 106593 $abc$42206$n3222_1_$glb_clk
.sym 106595 lm32_cpu.read_idx_0_d[1]
.sym 106596 lm32_cpu.instruction_unit.wb_data_f[22]
.sym 106597 $abc$42206$n3222_1_$glb_clk
.sym 106598 $abc$42206$n5288
.sym 106599 shared_dat_r[16]
.sym 106603 lm32_cpu.read_idx_1_d[0]
.sym 106604 lm32_cpu.instruction_unit.wb_data_f[16]
.sym 106605 $abc$42206$n3222_1_$glb_clk
.sym 106606 $abc$42206$n5288
.sym 106607 shared_dat_r[17]
.sym 106611 shared_dat_r[11]
.sym 106615 lm32_cpu.w_result_sel_load_w
.sym 106616 lm32_cpu.operand_w[16]
.sym 106617 $abc$42206$n3698
.sym 106618 $abc$42206$n3444_1
.sym 106619 lm32_cpu.m_result_sel_compare_m
.sym 106620 lm32_cpu.operand_m[14]
.sym 106623 lm32_cpu.w_result_sel_load_w
.sym 106624 lm32_cpu.operand_w[19]
.sym 106625 $abc$42206$n3644
.sym 106626 $abc$42206$n3444_1
.sym 106627 lm32_cpu.operand_m[17]
.sym 106628 lm32_cpu.m_result_sel_compare_m
.sym 106629 $abc$42206$n6034_1
.sym 106631 shared_dat_r[16]
.sym 106635 shared_dat_r[15]
.sym 106639 shared_dat_r[0]
.sym 106643 shared_dat_r[26]
.sym 106647 lm32_cpu.read_idx_1_d[2]
.sym 106648 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 106649 $abc$42206$n3222_1_$glb_clk
.sym 106651 lm32_cpu.read_idx_0_d[4]
.sym 106652 lm32_cpu.instruction_unit.wb_data_f[25]
.sym 106653 $abc$42206$n3222_1_$glb_clk
.sym 106654 $abc$42206$n5288
.sym 106655 lm32_cpu.m_result_sel_compare_m
.sym 106656 lm32_cpu.operand_m[22]
.sym 106657 $abc$42206$n4758_1
.sym 106658 lm32_cpu.load_store_unit.exception_m
.sym 106659 $abc$42206$n4453
.sym 106660 $abc$42206$n3977
.sym 106661 $abc$42206$n3419
.sym 106663 $abc$42206$n4449
.sym 106664 $abc$42206$n3940
.sym 106665 $abc$42206$n3419
.sym 106667 lm32_cpu.w_result_sel_load_w
.sym 106668 lm32_cpu.operand_w[22]
.sym 106669 $abc$42206$n3590
.sym 106670 $abc$42206$n3444_1
.sym 106671 lm32_cpu.read_idx_1_d[2]
.sym 106672 lm32_cpu.instruction_unit.wb_data_f[18]
.sym 106673 $abc$42206$n3222_1_$glb_clk
.sym 106674 $abc$42206$n5288
.sym 106675 lm32_cpu.w_result_sel_load_m
.sym 106679 lm32_cpu.m_result_sel_compare_m
.sym 106680 lm32_cpu.operand_m[27]
.sym 106681 $abc$42206$n4768_1
.sym 106682 lm32_cpu.load_store_unit.exception_m
.sym 106683 lm32_cpu.w_result_sel_load_w
.sym 106684 lm32_cpu.operand_w[30]
.sym 106685 $abc$42206$n3445
.sym 106686 $abc$42206$n3444_1
.sym 106687 $abc$42206$n4170
.sym 106688 $abc$42206$n5288
.sym 106691 lm32_cpu.operand_m[19]
.sym 106692 lm32_cpu.m_result_sel_compare_m
.sym 106693 $abc$42206$n6034_1
.sym 106695 lm32_cpu.w_result_sel_load_w
.sym 106696 lm32_cpu.operand_w[27]
.sym 106697 $abc$42206$n3499
.sym 106698 $abc$42206$n3444_1
.sym 106699 $abc$42206$n4277
.sym 106700 lm32_cpu.w_result[22]
.sym 106701 $abc$42206$n6037_1
.sym 106702 $abc$42206$n4176_1
.sym 106703 lm32_cpu.operand_m[27]
.sym 106704 lm32_cpu.m_result_sel_compare_m
.sym 106705 $abc$42206$n6037_1
.sym 106707 lm32_cpu.m_result_sel_compare_m
.sym 106708 lm32_cpu.operand_m[30]
.sym 106709 $abc$42206$n4774
.sym 106710 lm32_cpu.load_store_unit.exception_m
.sym 106711 lm32_cpu.w_result_sel_load_w
.sym 106712 lm32_cpu.operand_w[23]
.sym 106713 $abc$42206$n3572
.sym 106714 $abc$42206$n3444_1
.sym 106715 lm32_cpu.w_result[31]
.sym 106719 lm32_cpu.w_result[27]
.sym 106723 $abc$42206$n3976
.sym 106724 $abc$42206$n3977
.sym 106725 $abc$42206$n3937
.sym 106727 lm32_cpu.w_result[23]
.sym 106731 $abc$42206$n3939
.sym 106732 $abc$42206$n3940
.sym 106733 $abc$42206$n3937
.sym 106735 lm32_cpu.w_result[24]
.sym 106739 lm32_cpu.w_result[22]
.sym 106743 $abc$42206$n4185
.sym 106744 lm32_cpu.write_idx_w[3]
.sym 106745 $abc$42206$n3295_1
.sym 106746 $abc$42206$n3292_1
.sym 106747 lm32_cpu.write_enable_q_w
.sym 106751 $abc$42206$n3891_1
.sym 106752 $abc$42206$n3890_1
.sym 106753 lm32_cpu.operand_w[7]
.sym 106754 lm32_cpu.w_result_sel_load_w
.sym 106755 lm32_cpu.write_enable_q_w
.sym 106759 lm32_cpu.m_result_sel_compare_m
.sym 106760 lm32_cpu.operand_m[15]
.sym 106761 $abc$42206$n3715
.sym 106762 $abc$42206$n6034_1
.sym 106763 $abc$42206$n3892_1
.sym 106764 lm32_cpu.w_result[7]
.sym 106765 $abc$42206$n6353_1
.sym 106767 $abc$42206$n4409_1
.sym 106768 lm32_cpu.w_result[7]
.sym 106769 $abc$42206$n4176_1
.sym 106771 $abc$42206$n4187
.sym 106772 lm32_cpu.write_idx_w[4]
.sym 106773 lm32_cpu.write_idx_w[1]
.sym 106774 $abc$42206$n4181
.sym 106775 $abc$42206$n3721_1
.sym 106776 lm32_cpu.w_result[15]
.sym 106777 $abc$42206$n6353_1
.sym 106779 $abc$42206$n6574
.sym 106780 $abc$42206$n6575
.sym 106781 $abc$42206$n3419
.sym 106783 $abc$42206$n6570
.sym 106784 $abc$42206$n5910
.sym 106785 $abc$42206$n6353_1
.sym 106786 $abc$42206$n3419
.sym 106787 lm32_cpu.write_enable_q_w
.sym 106791 lm32_cpu.w_result[13]
.sym 106792 $abc$42206$n6353_1
.sym 106795 $abc$42206$n3763
.sym 106796 $abc$42206$n3758
.sym 106797 $abc$42206$n3764
.sym 106798 $abc$42206$n6034_1
.sym 106799 lm32_cpu.w_result[11]
.sym 106800 $abc$42206$n6353_1
.sym 106803 $abc$42206$n6597
.sym 106804 $abc$42206$n5932
.sym 106805 $abc$42206$n3419
.sym 106807 $abc$42206$n4360
.sym 106808 lm32_cpu.w_result[13]
.sym 106809 $abc$42206$n6037_1
.sym 106810 $abc$42206$n4176_1
.sym 106811 lm32_cpu.w_result[13]
.sym 106815 lm32_cpu.w_result[8]
.sym 106816 $abc$42206$n6353_1
.sym 106819 lm32_cpu.w_result[6]
.sym 106823 lm32_cpu.w_result[2]
.sym 106827 lm32_cpu.w_result[7]
.sym 106831 lm32_cpu.w_result[15]
.sym 106835 lm32_cpu.w_result[10]
.sym 106839 lm32_cpu.load_store_unit.store_data_m[1]
.sym 106843 $abc$42206$n4171
.sym 106844 lm32_cpu.write_idx_w[1]
.sym 106845 $abc$42206$n4703
.sym 106846 $abc$42206$n4698_1
.sym 106847 $abc$42206$n4341
.sym 106848 lm32_cpu.w_result[15]
.sym 106849 $abc$42206$n4176_1
.sym 106851 $abc$42206$n5909
.sym 106852 $abc$42206$n5910
.sym 106853 $abc$42206$n3937
.sym 106855 $abc$42206$n5931
.sym 106856 $abc$42206$n5932
.sym 106857 $abc$42206$n3937
.sym 106859 $abc$42206$n6601
.sym 106860 $abc$42206$n6575
.sym 106861 $abc$42206$n3937
.sym 106863 $abc$42206$n4175
.sym 106864 lm32_cpu.write_idx_w[3]
.sym 106865 lm32_cpu.write_idx_w[0]
.sym 106866 $abc$42206$n4169
.sym 106867 $abc$42206$n4173
.sym 106868 lm32_cpu.write_idx_w[2]
.sym 106869 $abc$42206$n4177
.sym 106870 lm32_cpu.write_idx_w[4]
.sym 106871 basesoc_counter[0]
.sym 106886 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 106894 $abc$42206$n6825
.sym 106899 basesoc_counter[1]
.sym 106900 basesoc_counter[0]
.sym 106910 $abc$42206$n4448_1
.sym 106911 sram_bus_dat_w[5]
.sym 106923 $abc$42206$n5555_1
.sym 106924 $abc$42206$n5556_1
.sym 106925 $abc$42206$n6310
.sym 106926 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 106930 $abc$42206$n5239_1
.sym 106931 sram_bus_dat_w[0]
.sym 106935 storage[12][6]
.sym 106936 storage[14][6]
.sym 106937 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 106938 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 106947 sram_bus_dat_w[5]
.sym 106951 sys_rst
.sym 106952 sram_bus_dat_w[5]
.sym 106955 sram_bus_dat_w[6]
.sym 106959 sram_bus_dat_w[4]
.sym 106963 storage[2][0]
.sym 106964 storage[6][0]
.sym 106965 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 106966 $abc$42206$n6271
.sym 106967 basesoc_uart_phy_rx_busy
.sym 106968 $abc$42206$n5976
.sym 106972 csrbank4_tuning_word0_w[0]
.sym 106973 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 106979 basesoc_uart_phy_rx_busy
.sym 106980 $abc$42206$n5962
.sym 106983 basesoc_uart_phy_rx_busy
.sym 106984 $abc$42206$n5966
.sym 106987 basesoc_uart_phy_rx_busy
.sym 106988 $abc$42206$n5972
.sym 106991 spram_datain0[6]
.sym 107000 csrbank4_tuning_word0_w[0]
.sym 107001 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 107004 csrbank4_tuning_word0_w[1]
.sym 107005 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 107006 $auto$alumacc.cc:474:replace_alu$3970.C[1]
.sym 107008 csrbank4_tuning_word0_w[2]
.sym 107009 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 107010 $auto$alumacc.cc:474:replace_alu$3970.C[2]
.sym 107012 csrbank4_tuning_word0_w[3]
.sym 107013 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 107014 $auto$alumacc.cc:474:replace_alu$3970.C[3]
.sym 107016 csrbank4_tuning_word0_w[4]
.sym 107017 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 107018 $auto$alumacc.cc:474:replace_alu$3970.C[4]
.sym 107020 csrbank4_tuning_word0_w[5]
.sym 107021 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 107022 $auto$alumacc.cc:474:replace_alu$3970.C[5]
.sym 107024 csrbank4_tuning_word0_w[6]
.sym 107025 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 107026 $auto$alumacc.cc:474:replace_alu$3970.C[6]
.sym 107028 csrbank4_tuning_word0_w[7]
.sym 107029 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 107030 $auto$alumacc.cc:474:replace_alu$3970.C[7]
.sym 107032 csrbank4_tuning_word1_w[0]
.sym 107033 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 107034 $auto$alumacc.cc:474:replace_alu$3970.C[8]
.sym 107036 csrbank4_tuning_word1_w[1]
.sym 107037 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 107038 $auto$alumacc.cc:474:replace_alu$3970.C[9]
.sym 107040 csrbank4_tuning_word1_w[2]
.sym 107041 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 107042 $auto$alumacc.cc:474:replace_alu$3970.C[10]
.sym 107044 csrbank4_tuning_word1_w[3]
.sym 107045 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 107046 $auto$alumacc.cc:474:replace_alu$3970.C[11]
.sym 107048 csrbank4_tuning_word1_w[4]
.sym 107049 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 107050 $auto$alumacc.cc:474:replace_alu$3970.C[12]
.sym 107052 csrbank4_tuning_word1_w[5]
.sym 107053 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 107054 $auto$alumacc.cc:474:replace_alu$3970.C[13]
.sym 107056 csrbank4_tuning_word1_w[6]
.sym 107057 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 107058 $auto$alumacc.cc:474:replace_alu$3970.C[14]
.sym 107060 csrbank4_tuning_word1_w[7]
.sym 107061 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 107062 $auto$alumacc.cc:474:replace_alu$3970.C[15]
.sym 107064 csrbank4_tuning_word2_w[0]
.sym 107065 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 107066 $auto$alumacc.cc:474:replace_alu$3970.C[16]
.sym 107068 csrbank4_tuning_word2_w[1]
.sym 107069 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 107070 $auto$alumacc.cc:474:replace_alu$3970.C[17]
.sym 107072 csrbank4_tuning_word2_w[2]
.sym 107073 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 107074 $auto$alumacc.cc:474:replace_alu$3970.C[18]
.sym 107076 csrbank4_tuning_word2_w[3]
.sym 107077 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 107078 $auto$alumacc.cc:474:replace_alu$3970.C[19]
.sym 107080 csrbank4_tuning_word2_w[4]
.sym 107081 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 107082 $auto$alumacc.cc:474:replace_alu$3970.C[20]
.sym 107084 csrbank4_tuning_word2_w[5]
.sym 107085 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 107086 $auto$alumacc.cc:474:replace_alu$3970.C[21]
.sym 107088 csrbank4_tuning_word2_w[6]
.sym 107089 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 107090 $auto$alumacc.cc:474:replace_alu$3970.C[22]
.sym 107092 csrbank4_tuning_word2_w[7]
.sym 107093 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 107094 $auto$alumacc.cc:474:replace_alu$3970.C[23]
.sym 107096 csrbank4_tuning_word3_w[0]
.sym 107097 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 107098 $auto$alumacc.cc:474:replace_alu$3970.C[24]
.sym 107100 csrbank4_tuning_word3_w[1]
.sym 107101 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 107102 $auto$alumacc.cc:474:replace_alu$3970.C[25]
.sym 107104 csrbank4_tuning_word3_w[2]
.sym 107105 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 107106 $auto$alumacc.cc:474:replace_alu$3970.C[26]
.sym 107108 csrbank4_tuning_word3_w[3]
.sym 107109 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 107110 $auto$alumacc.cc:474:replace_alu$3970.C[27]
.sym 107112 csrbank4_tuning_word3_w[4]
.sym 107113 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 107114 $auto$alumacc.cc:474:replace_alu$3970.C[28]
.sym 107116 csrbank4_tuning_word3_w[5]
.sym 107117 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 107118 $auto$alumacc.cc:474:replace_alu$3970.C[29]
.sym 107120 csrbank4_tuning_word3_w[6]
.sym 107121 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 107122 $auto$alumacc.cc:474:replace_alu$3970.C[30]
.sym 107124 csrbank4_tuning_word3_w[7]
.sym 107125 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 107126 $auto$alumacc.cc:474:replace_alu$3970.C[31]
.sym 107130 $nextpnr_ICESTORM_LC_15$I3
.sym 107134 $auto$alumacc.cc:474:replace_alu$3970.C[32]
.sym 107135 basesoc_uart_phy_rx_busy
.sym 107136 $abc$42206$n6016
.sym 107139 basesoc_uart_phy_rx_busy
.sym 107140 $abc$42206$n5679
.sym 107147 $abc$42206$n6024
.sym 107148 basesoc_uart_phy_rx_busy
.sym 107151 basesoc_uart_phy_rx_busy
.sym 107152 $abc$42206$n6018
.sym 107155 basesoc_uart_phy_rx_busy
.sym 107156 $abc$42206$n6014
.sym 107159 storage[6][2]
.sym 107160 storage[14][2]
.sym 107161 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 107162 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 107163 sys_rst
.sym 107164 sram_bus_dat_w[1]
.sym 107179 sram_bus_dat_w[6]
.sym 107187 sram_bus_dat_w[2]
.sym 107203 basesoc_uart_phy_rx_busy
.sym 107204 $abc$42206$n5996
.sym 107226 spram_bus_adr[9]
.sym 107243 grant
.sym 107244 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 107247 lm32_cpu.load_store_unit.store_data_m[2]
.sym 107255 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107266 lm32_cpu.pc_f[23]
.sym 107270 lm32_cpu.w_result_sel_load_x
.sym 107274 spram_bus_adr[3]
.sym 107282 $abc$42206$n3224_1
.sym 107283 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 107291 lm32_cpu.operand_m[22]
.sym 107299 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 107306 $abc$42206$n4786
.sym 107307 lm32_cpu.operand_m[5]
.sym 107314 $abc$42206$n3242_1
.sym 107315 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 107316 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 107317 grant
.sym 107319 $abc$42206$n3435_1
.sym 107320 $abc$42206$n4183_1
.sym 107327 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 107331 lm32_cpu.store_d
.sym 107332 lm32_cpu.decoder.op_wcsr
.sym 107333 $abc$42206$n3260_1
.sym 107334 $abc$42206$n4183_1
.sym 107335 lm32_cpu.store_d
.sym 107339 lm32_cpu.pc_d[13]
.sym 107343 lm32_cpu.instruction_unit.bus_error_d
.sym 107347 lm32_cpu.eret_d
.sym 107348 lm32_cpu.scall_d
.sym 107349 lm32_cpu.instruction_unit.bus_error_d
.sym 107351 sram_bus_dat_w[6]
.sym 107355 lm32_cpu.valid_x
.sym 107356 lm32_cpu.bus_error_x
.sym 107357 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 107358 lm32_cpu.data_bus_error_seen
.sym 107359 sram_bus_dat_w[4]
.sym 107363 $abc$42206$n3238_1
.sym 107364 lm32_cpu.decoder.op_wcsr
.sym 107365 lm32_cpu.load_x
.sym 107367 lm32_cpu.data_bus_error_seen
.sym 107368 lm32_cpu.valid_x
.sym 107369 lm32_cpu.bus_error_x
.sym 107371 lm32_cpu.bus_error_x
.sym 107372 lm32_cpu.valid_x
.sym 107373 lm32_cpu.data_bus_error_seen
.sym 107375 $abc$42206$n3266_1
.sym 107376 $abc$42206$n3238_1
.sym 107377 $abc$42206$n3263_1
.sym 107378 $abc$42206$n3256_1
.sym 107379 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 107380 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 107381 grant
.sym 107383 $abc$42206$n4782
.sym 107384 lm32_cpu.branch_target_x[3]
.sym 107385 $abc$42206$n4712_1
.sym 107387 $abc$42206$n4712_1
.sym 107388 lm32_cpu.branch_target_x[0]
.sym 107391 lm32_cpu.m_bypass_enable_x
.sym 107395 $abc$42206$n4712_1
.sym 107396 lm32_cpu.branch_target_x[2]
.sym 107399 lm32_cpu.load_store_unit.store_data_x[10]
.sym 107403 $abc$42206$n3253
.sym 107404 $abc$42206$n3252_1
.sym 107405 lm32_cpu.m_bypass_enable_m
.sym 107407 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 107408 lm32_cpu.pc_x[4]
.sym 107409 $abc$42206$n4848
.sym 107411 $abc$42206$n4784
.sym 107412 lm32_cpu.branch_target_x[4]
.sym 107413 $abc$42206$n4712_1
.sym 107415 $abc$42206$n3247
.sym 107416 $abc$42206$n3252_1
.sym 107417 $abc$42206$n3258_1
.sym 107418 lm32_cpu.read_idx_0_d[3]
.sym 107419 $abc$42206$n3235_1
.sym 107420 $abc$42206$n3225_1
.sym 107423 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 107424 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 107425 grant
.sym 107427 $abc$42206$n3279_1
.sym 107428 $abc$42206$n3267_1
.sym 107429 $abc$42206$n3255_1
.sym 107431 $abc$42206$n3236_1
.sym 107432 $abc$42206$n3254_1
.sym 107433 $abc$42206$n3224_1
.sym 107434 $abc$42206$n3280_1
.sym 107435 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 107439 lm32_cpu.operand_m[6]
.sym 107443 lm32_cpu.operand_m[11]
.sym 107447 lm32_cpu.operand_m[17]
.sym 107451 storage[9][4]
.sym 107452 storage[11][4]
.sym 107453 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 107454 $abc$42206$n6320
.sym 107455 request[1]
.sym 107456 request[0]
.sym 107457 grant
.sym 107458 $abc$42206$n3207_1
.sym 107459 lm32_cpu.operand_m[8]
.sym 107463 lm32_cpu.w_result_sel_load_d
.sym 107464 $abc$42206$n3242_1
.sym 107465 $abc$42206$n3237_1
.sym 107466 $abc$42206$n3251_1
.sym 107467 $abc$42206$n3199_1
.sym 107468 request[1]
.sym 107469 grant
.sym 107471 lm32_cpu.operand_m[4]
.sym 107475 $abc$42206$n6037_1
.sym 107476 lm32_cpu.w_result_sel_load_d
.sym 107477 $abc$42206$n6034_1
.sym 107479 $abc$42206$n3238_1
.sym 107480 $abc$42206$n3243_1
.sym 107481 $abc$42206$n3245_1
.sym 107482 lm32_cpu.write_enable_x
.sym 107483 $abc$42206$n3238_1
.sym 107484 $abc$42206$n3239_1
.sym 107485 $abc$42206$n3241_1
.sym 107486 lm32_cpu.write_enable_x
.sym 107487 lm32_cpu.instruction_unit.instruction_d[15]
.sym 107488 lm32_cpu.read_idx_1_d[3]
.sym 107489 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107491 lm32_cpu.instruction_unit.instruction_d[15]
.sym 107492 lm32_cpu.read_idx_1_d[4]
.sym 107493 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107495 lm32_cpu.read_idx_0_d[1]
.sym 107496 lm32_cpu.write_idx_x[1]
.sym 107497 lm32_cpu.read_idx_0_d[3]
.sym 107498 lm32_cpu.write_idx_x[3]
.sym 107499 $abc$42206$n7
.sym 107503 lm32_cpu.read_idx_1_d[3]
.sym 107504 lm32_cpu.write_idx_x[3]
.sym 107505 lm32_cpu.read_idx_1_d[4]
.sym 107506 lm32_cpu.write_idx_x[4]
.sym 107507 lm32_cpu.read_idx_1_d[0]
.sym 107508 lm32_cpu.write_idx_x[0]
.sym 107509 $abc$42206$n3244_1
.sym 107511 lm32_cpu.pc_d[24]
.sym 107515 lm32_cpu.read_idx_1_d[2]
.sym 107516 lm32_cpu.instruction_unit.instruction_d[13]
.sym 107517 $abc$42206$n3435_1
.sym 107518 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107519 lm32_cpu.read_idx_0_d[2]
.sym 107520 lm32_cpu.write_idx_x[2]
.sym 107521 $abc$42206$n3240_1
.sym 107523 lm32_cpu.instruction_unit.instruction_d[15]
.sym 107524 lm32_cpu.read_idx_0_d[3]
.sym 107525 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107527 lm32_cpu.read_idx_1_d[3]
.sym 107528 lm32_cpu.instruction_unit.instruction_d[14]
.sym 107529 $abc$42206$n3435_1
.sym 107530 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107531 lm32_cpu.pc_d[25]
.sym 107535 lm32_cpu.read_idx_1_d[0]
.sym 107536 lm32_cpu.instruction_unit.instruction_d[11]
.sym 107537 $abc$42206$n3435_1
.sym 107538 lm32_cpu.instruction_unit.instruction_d[31]
.sym 107539 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 107540 lm32_cpu.pc_x[6]
.sym 107541 $abc$42206$n4848
.sym 107543 lm32_cpu.x_result[14]
.sym 107547 $abc$42206$n4712_1
.sym 107548 lm32_cpu.w_result_sel_load_x
.sym 107551 $abc$42206$n4712_1
.sym 107552 lm32_cpu.branch_target_x[6]
.sym 107555 lm32_cpu.load_store_unit.store_data_x[8]
.sym 107559 $abc$42206$n3699
.sym 107560 lm32_cpu.w_result[16]
.sym 107561 $abc$42206$n6034_1
.sym 107562 $abc$42206$n6353_1
.sym 107563 lm32_cpu.load_store_unit.store_data_x[9]
.sym 107567 grant
.sym 107568 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 107571 lm32_cpu.x_result[11]
.sym 107575 $abc$42206$n4471
.sym 107576 $abc$42206$n4241
.sym 107577 $abc$42206$n3419
.sym 107579 lm32_cpu.read_idx_0_d[2]
.sym 107580 lm32_cpu.instruction_unit.wb_data_f[23]
.sym 107581 $abc$42206$n3222_1_$glb_clk
.sym 107582 $abc$42206$n5288
.sym 107583 lm32_cpu.w_result[26]
.sym 107587 lm32_cpu.w_result[19]
.sym 107591 $abc$42206$n4240
.sym 107592 $abc$42206$n4241
.sym 107593 $abc$42206$n3937
.sym 107595 lm32_cpu.m_result_sel_compare_m
.sym 107596 lm32_cpu.operand_m[11]
.sym 107599 lm32_cpu.read_idx_0_d[0]
.sym 107600 lm32_cpu.instruction_unit.wb_data_f[21]
.sym 107601 $abc$42206$n3222_1_$glb_clk
.sym 107602 $abc$42206$n5288
.sym 107603 lm32_cpu.w_result[17]
.sym 107607 lm32_cpu.pc_m[28]
.sym 107608 lm32_cpu.memop_pc_w[28]
.sym 107609 lm32_cpu.data_bus_error_exception_m
.sym 107611 $abc$42206$n3591
.sym 107612 lm32_cpu.w_result[22]
.sym 107613 $abc$42206$n6034_1
.sym 107614 $abc$42206$n6353_1
.sym 107615 lm32_cpu.pc_x[25]
.sym 107619 $abc$42206$n3932
.sym 107620 lm32_cpu.w_result[5]
.sym 107621 $abc$42206$n6353_1
.sym 107623 $abc$42206$n4259_1
.sym 107624 lm32_cpu.w_result[24]
.sym 107625 $abc$42206$n6037_1
.sym 107626 $abc$42206$n4176_1
.sym 107627 $abc$42206$n3913
.sym 107628 lm32_cpu.w_result[6]
.sym 107629 $abc$42206$n6353_1
.sym 107631 $abc$42206$n4426
.sym 107632 lm32_cpu.w_result[5]
.sym 107633 $abc$42206$n6037_1
.sym 107634 $abc$42206$n4176_1
.sym 107635 $abc$42206$n4465
.sym 107636 $abc$42206$n3983
.sym 107637 $abc$42206$n3419
.sym 107639 $abc$42206$n4304
.sym 107640 lm32_cpu.w_result[19]
.sym 107641 $abc$42206$n6037_1
.sym 107642 $abc$42206$n4176_1
.sym 107643 $abc$42206$n3646_1
.sym 107644 $abc$42206$n3642
.sym 107645 lm32_cpu.x_result[19]
.sym 107646 $abc$42206$n3237_1
.sym 107647 lm32_cpu.m_result_sel_compare_m
.sym 107648 lm32_cpu.operand_m[2]
.sym 107649 $abc$42206$n6037_1
.sym 107650 $abc$42206$n4449_1
.sym 107651 $abc$42206$n4467
.sym 107652 $abc$42206$n4235
.sym 107653 $abc$42206$n3419
.sym 107655 $abc$42206$n3645
.sym 107656 lm32_cpu.w_result[19]
.sym 107657 $abc$42206$n6034_1
.sym 107658 $abc$42206$n6353_1
.sym 107659 lm32_cpu.sign_extend_x
.sym 107663 $abc$42206$n4328
.sym 107664 $abc$42206$n4329
.sym 107665 $abc$42206$n3419
.sym 107667 $abc$42206$n4451
.sym 107668 $abc$42206$n3950
.sym 107669 $abc$42206$n3419
.sym 107671 lm32_cpu.w_result[18]
.sym 107675 $abc$42206$n5173
.sym 107676 $abc$42206$n4329
.sym 107677 $abc$42206$n3937
.sym 107679 lm32_cpu.w_result[20]
.sym 107683 $abc$42206$n3949
.sym 107684 $abc$42206$n3950
.sym 107685 $abc$42206$n3937
.sym 107687 $abc$42206$n4442_1
.sym 107688 lm32_cpu.w_result[3]
.sym 107689 $abc$42206$n6037_1
.sym 107690 $abc$42206$n4176_1
.sym 107691 lm32_cpu.w_result[30]
.sym 107695 lm32_cpu.w_result[29]
.sym 107699 $abc$42206$n4510
.sym 107700 $abc$42206$n4508
.sym 107701 $abc$42206$n3419
.sym 107703 lm32_cpu.m_result_sel_compare_m
.sym 107704 lm32_cpu.operand_m[23]
.sym 107705 $abc$42206$n4760_1
.sym 107706 lm32_cpu.load_store_unit.exception_m
.sym 107707 $abc$42206$n4507
.sym 107708 $abc$42206$n4508
.sym 107709 $abc$42206$n3937
.sym 107711 $abc$42206$n4179
.sym 107712 lm32_cpu.write_idx_w[0]
.sym 107713 $abc$42206$n4183
.sym 107714 lm32_cpu.write_idx_w[2]
.sym 107715 $abc$42206$n3989
.sym 107716 lm32_cpu.w_result[2]
.sym 107717 $abc$42206$n6353_1
.sym 107719 $abc$42206$n3808
.sym 107720 $abc$42206$n3803_1
.sym 107721 $abc$42206$n3809_1
.sym 107722 $abc$42206$n6034_1
.sym 107723 $abc$42206$n4450
.sym 107724 lm32_cpu.w_result[2]
.sym 107725 $abc$42206$n6037_1
.sym 107726 $abc$42206$n4176_1
.sym 107727 $abc$42206$n4180_1
.sym 107728 lm32_cpu.w_result[31]
.sym 107729 $abc$42206$n6037_1
.sym 107730 $abc$42206$n4176_1
.sym 107731 $abc$42206$n4334
.sym 107732 $abc$42206$n3936
.sym 107733 $abc$42206$n3419
.sym 107735 $abc$42206$n3741
.sym 107736 $abc$42206$n3736_1
.sym 107737 $abc$42206$n3742
.sym 107738 $abc$42206$n6034_1
.sym 107739 lm32_cpu.w_result[4]
.sym 107743 $abc$42206$n6568
.sym 107744 $abc$42206$n5929
.sym 107745 $abc$42206$n6353_1
.sym 107746 $abc$42206$n3419
.sym 107747 $abc$42206$n4207
.sym 107748 $abc$42206$n4208
.sym 107749 $abc$42206$n3419
.sym 107751 $abc$42206$n6595
.sym 107752 $abc$42206$n5884
.sym 107753 $abc$42206$n3419
.sym 107755 $abc$42206$n3418
.sym 107756 $abc$42206$n3417
.sym 107757 $abc$42206$n6353_1
.sym 107758 $abc$42206$n3419
.sym 107759 $abc$42206$n6572
.sym 107760 $abc$42206$n5896
.sym 107761 $abc$42206$n6353_1
.sym 107762 $abc$42206$n3419
.sym 107763 $abc$42206$n3871_1
.sym 107764 $abc$42206$n3866_1
.sym 107765 $abc$42206$n3872_1
.sym 107766 $abc$42206$n6034_1
.sym 107767 $abc$42206$n6564
.sym 107768 $abc$42206$n5887
.sym 107769 $abc$42206$n3937
.sym 107771 basesoc_counter[1]
.sym 107772 basesoc_counter[0]
.sym 107775 $abc$42206$n6599
.sym 107776 $abc$42206$n4208
.sym 107777 $abc$42206$n3937
.sym 107779 $abc$42206$n5898
.sym 107780 $abc$42206$n5899
.sym 107781 $abc$42206$n3419
.sym 107783 $abc$42206$n4008_1
.sym 107784 lm32_cpu.w_result[1]
.sym 107785 $abc$42206$n6353_1
.sym 107787 $abc$42206$n6577
.sym 107788 $abc$42206$n5890
.sym 107789 $abc$42206$n6353_1
.sym 107790 $abc$42206$n3419
.sym 107791 $abc$42206$n5886
.sym 107792 $abc$42206$n5887
.sym 107793 $abc$42206$n3419
.sym 107795 $abc$42206$n5892
.sym 107796 $abc$42206$n5893
.sym 107797 $abc$42206$n3419
.sym 107799 lm32_cpu.w_result[8]
.sym 107803 $abc$42206$n5883
.sym 107804 $abc$42206$n5884
.sym 107805 $abc$42206$n3937
.sym 107807 lm32_cpu.w_result[14]
.sym 107811 $abc$42206$n6562
.sym 107812 $abc$42206$n5881
.sym 107813 $abc$42206$n3937
.sym 107815 $abc$42206$n6605
.sym 107816 $abc$42206$n5899
.sym 107817 $abc$42206$n3937
.sym 107819 lm32_cpu.w_result[10]
.sym 107820 $abc$42206$n6193_1
.sym 107821 $abc$42206$n4176_1
.sym 107823 $abc$42206$n4466
.sym 107824 lm32_cpu.w_result[0]
.sym 107825 $abc$42206$n4176_1
.sym 107827 $abc$42206$n5843
.sym 107828 $abc$42206$n3418
.sym 107829 $abc$42206$n3937
.sym 107838 $abc$42206$n4614_1
.sym 107842 $abc$42206$n3787_1
.sym 107843 spram_bus_adr[4]
.sym 107847 $abc$42206$n3206_1
.sym 107848 slave_sel[2]
.sym 107854 $abc$42206$n3872_1
.sym 107855 $abc$42206$n3206_1
.sym 107856 slave_sel[0]
.sym 107857 $abc$42206$n2168
.sym 107858 basesoc_counter[0]
.sym 107862 spiflash_sr[26]
.sym 107866 lm32_cpu.store_operand_x[0]
.sym 107870 interface0_bank_bus_dat_r[2]
.sym 107874 lm32_cpu.store_operand_x[1]
.sym 107882 $PACKER_VCC_NET_$glb_clk
.sym 107886 $PACKER_VCC_NET_$glb_clk
.sym 107887 sram_bus_dat_w[6]
.sym 107894 $abc$42206$n5614_1
.sym 107895 $abc$42206$n60
.sym 107896 $abc$42206$n4548_1
.sym 107899 $abc$42206$n52
.sym 107900 $abc$42206$n4545
.sym 107901 $abc$42206$n5422
.sym 107902 $abc$42206$n5423_1
.sym 107903 sram_bus_dat_w[4]
.sym 107907 sram_bus_dat_w[2]
.sym 107911 storage[13][4]
.sym 107912 storage[15][4]
.sym 107913 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 107914 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 107915 sram_bus_dat_w[6]
.sym 107919 $abc$42206$n58
.sym 107920 $abc$42206$n4548_1
.sym 107923 sram_bus_dat_w[5]
.sym 107927 $abc$42206$n50
.sym 107928 $abc$42206$n4545
.sym 107929 $abc$42206$n5415
.sym 107931 sys_rst
.sym 107932 sram_bus_dat_w[0]
.sym 107935 sram_bus_dat_w[4]
.sym 107939 sram_bus_dat_w[5]
.sym 107943 $abc$42206$n64
.sym 107944 $abc$42206$n4551
.sym 107945 $abc$42206$n4543
.sym 107946 csrbank0_scratch0_w[1]
.sym 107947 sram_bus_dat_w[3]
.sym 107951 $abc$42206$n116
.sym 107952 $abc$42206$n70
.sym 107953 sram_bus_adr[1]
.sym 107954 sram_bus_adr[0]
.sym 107955 $abc$42206$n108
.sym 107959 $abc$42206$n70
.sym 107963 $abc$42206$n68
.sym 107967 basesoc_timer0_zero_trigger
.sym 107971 csrbank4_tuning_word3_w[4]
.sym 107972 csrbank4_tuning_word1_w[4]
.sym 107973 sram_bus_adr[0]
.sym 107974 sram_bus_adr[1]
.sym 107975 spram_bus_adr[0]
.sym 107979 $abc$42206$n5170
.sym 107980 $abc$42206$n5169
.sym 107981 $abc$42206$n4574_1
.sym 107983 $abc$42206$n5179
.sym 107984 $abc$42206$n5178
.sym 107985 $abc$42206$n4574_1
.sym 107987 csrbank4_tuning_word2_w[1]
.sym 107988 $abc$42206$n68
.sym 107989 sram_bus_adr[1]
.sym 107990 sram_bus_adr[0]
.sym 107995 csrbank4_tuning_word2_w[3]
.sym 107996 csrbank4_tuning_word0_w[3]
.sym 107997 sram_bus_adr[1]
.sym 107998 sram_bus_adr[0]
.sym 107999 $abc$42206$n5176
.sym 108000 $abc$42206$n5175
.sym 108001 $abc$42206$n4574_1
.sym 108003 csrbank4_tuning_word3_w[6]
.sym 108004 csrbank4_tuning_word1_w[6]
.sym 108005 sram_bus_adr[0]
.sym 108006 sram_bus_adr[1]
.sym 108007 basesoc_uart_phy_tx_busy
.sym 108008 $abc$42206$n6069
.sym 108011 csrbank4_tuning_word3_w[3]
.sym 108012 csrbank4_tuning_word1_w[3]
.sym 108013 sram_bus_adr[0]
.sym 108014 sram_bus_adr[1]
.sym 108015 basesoc_uart_phy_rx_busy
.sym 108016 $abc$42206$n5992
.sym 108019 basesoc_uart_phy_rx_busy
.sym 108020 $abc$42206$n5982
.sym 108043 sram_bus_dat_w[2]
.sym 108047 sram_bus_dat_w[0]
.sym 108055 basesoc_uart_phy_tx_busy
.sym 108056 $abc$42206$n6075
.sym 108059 basesoc_uart_phy_tx_busy
.sym 108060 $abc$42206$n6097
.sym 108063 $abc$42206$n118
.sym 108067 basesoc_uart_phy_rx_busy
.sym 108068 $abc$42206$n5994
.sym 108079 basesoc_uart_phy_rx_busy
.sym 108080 $abc$42206$n6006
.sym 108083 basesoc_uart_phy_rx_busy
.sym 108084 $abc$42206$n6010
.sym 108091 sram_bus_dat_w[3]
.sym 108099 sram_bus_dat_w[7]
.sym 108103 sram_bus_dat_w[4]
.sym 108107 basesoc_uart_phy_uart_clk_rxen
.sym 108108 $abc$42206$n4593
.sym 108109 basesoc_uart_phy_rx_busy
.sym 108110 sys_rst
.sym 108111 $abc$42206$n4591
.sym 108112 regs1
.sym 108113 basesoc_uart_phy_rx_busy
.sym 108114 basesoc_uart_phy_uart_clk_rxen
.sym 108123 $abc$42206$n5
.sym 108151 sram_bus_dat_w[3]
.sym 108171 sram_bus_dat_w[1]
.sym 108183 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 108187 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 108191 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 108195 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 108199 grant
.sym 108200 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 108201 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 108203 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 108204 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 108205 grant
.sym 108211 grant
.sym 108212 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 108213 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 108215 $abc$42206$n3222_1_$glb_clk
.sym 108216 $abc$42206$n4693
.sym 108222 lm32_cpu.pc_d[21]
.sym 108223 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 108231 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 108235 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 108246 spram_bus_adr[12]
.sym 108251 shared_dat_r[27]
.sym 108255 $abc$42206$n3200_1
.sym 108256 $abc$42206$n5715_1
.sym 108257 $abc$42206$n5716_1
.sym 108259 slave_sel_r[1]
.sym 108260 spiflash_sr[1]
.sym 108261 slave_sel_r[0]
.sym 108262 basesoc_bus_wishbone_dat_r[1]
.sym 108263 $abc$42206$n3200_1
.sym 108264 $abc$42206$n5712_1
.sym 108265 $abc$42206$n5713_1
.sym 108267 slave_sel_r[1]
.sym 108268 spiflash_sr[12]
.sym 108269 $abc$42206$n3200_1
.sym 108270 $abc$42206$n5735
.sym 108271 shared_dat_r[1]
.sym 108275 shared_dat_r[4]
.sym 108279 $abc$42206$n3224_1
.sym 108280 $abc$42206$n4693
.sym 108281 lm32_cpu.valid_f
.sym 108283 lm32_cpu.instruction_unit.pc_a[3]
.sym 108287 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 108288 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 108289 grant
.sym 108291 lm32_cpu.instruction_unit.pc_a[0]
.sym 108295 slave_sel_r[1]
.sym 108296 spiflash_sr[8]
.sym 108297 $abc$42206$n3200_1
.sym 108298 $abc$42206$n5727_1
.sym 108299 lm32_cpu.instruction_unit.wb_data_f[13]
.sym 108303 lm32_cpu.instruction_unit.bus_error_f
.sym 108307 $abc$42206$n4846
.sym 108308 $abc$42206$n4847
.sym 108309 $abc$42206$n3224_1
.sym 108311 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 108312 $abc$42206$n3228_1
.sym 108313 $abc$42206$n4714_1
.sym 108315 lm32_cpu.scall_x
.sym 108316 lm32_cpu.valid_x
.sym 108317 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 108318 $abc$42206$n4714_1
.sym 108322 lm32_cpu.pc_f[9]
.sym 108323 lm32_cpu.load_store_unit.exception_m
.sym 108324 $abc$42206$n5288
.sym 108327 $abc$42206$n3264_1
.sym 108328 request[1]
.sym 108329 $abc$42206$n3228_1
.sym 108330 $abc$42206$n4713
.sym 108331 rst1
.sym 108335 $PACKER_GND_NET
.sym 108339 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 108340 lm32_cpu.pc_x[1]
.sym 108341 $abc$42206$n4848
.sym 108343 lm32_cpu.w_result_sel_load_d
.sym 108347 lm32_cpu.decoder.op_wcsr
.sym 108351 lm32_cpu.w_result_sel_load_d
.sym 108355 lm32_cpu.pc_d[0]
.sym 108359 $abc$42206$n4856
.sym 108360 $abc$42206$n4857
.sym 108361 $abc$42206$n3224_1
.sym 108363 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 108364 lm32_cpu.pc_x[3]
.sym 108365 $abc$42206$n4848
.sym 108367 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 108368 lm32_cpu.pc_x[0]
.sym 108369 $abc$42206$n4848
.sym 108371 lm32_cpu.read_idx_1_d[4]
.sym 108372 lm32_cpu.instruction_unit.instruction_d[15]
.sym 108373 $abc$42206$n3435_1
.sym 108374 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108375 shared_dat_r[23]
.sym 108379 shared_dat_r[2]
.sym 108383 $abc$42206$n3238_1
.sym 108384 lm32_cpu.csr_write_enable_x
.sym 108387 shared_dat_r[20]
.sym 108391 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 108392 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 108393 grant
.sym 108395 lm32_cpu.instruction_unit.i_stb_o
.sym 108396 lm32_cpu.load_store_unit.d_stb_o
.sym 108397 grant
.sym 108399 shared_dat_r[3]
.sym 108403 shared_dat_r[26]
.sym 108407 request[0]
.sym 108414 lm32_cpu.pc_x[11]
.sym 108415 $abc$42206$n3199_1
.sym 108416 grant
.sym 108419 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 108420 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 108421 grant
.sym 108423 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 108424 lm32_cpu.pc_x[22]
.sym 108425 $abc$42206$n4848
.sym 108427 $abc$42206$n4521
.sym 108428 request[0]
.sym 108429 $abc$42206$n5288
.sym 108431 $abc$42206$n4521
.sym 108432 $abc$42206$n3222_1_$glb_clk
.sym 108433 request[0]
.sym 108434 $abc$42206$n5288
.sym 108435 $abc$42206$n3200_1
.sym 108436 $abc$42206$n5724_1
.sym 108437 $abc$42206$n5725_1
.sym 108439 lm32_cpu.m_result_sel_compare_m
.sym 108440 lm32_cpu.operand_m[6]
.sym 108441 $abc$42206$n4416
.sym 108442 $abc$42206$n6037_1
.sym 108443 lm32_cpu.instruction_unit.instruction_d[15]
.sym 108444 lm32_cpu.read_idx_1_d[0]
.sym 108445 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108447 lm32_cpu.instruction_unit.instruction_d[15]
.sym 108448 lm32_cpu.read_idx_1_d[2]
.sym 108449 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108451 lm32_cpu.x_result[4]
.sym 108452 $abc$42206$n3946_1
.sym 108453 $abc$42206$n3237_1
.sym 108455 lm32_cpu.read_idx_1_d[1]
.sym 108456 lm32_cpu.instruction_unit.instruction_d[12]
.sym 108457 $abc$42206$n3435_1
.sym 108458 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108459 lm32_cpu.branch_target_d[2]
.sym 108460 $abc$42206$n3945_1
.sym 108461 $abc$42206$n4812
.sym 108463 lm32_cpu.eret_d
.sym 108467 lm32_cpu.instruction_unit.instruction_d[15]
.sym 108468 lm32_cpu.read_idx_1_d[1]
.sym 108469 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108471 lm32_cpu.load_store_unit.store_data_x[12]
.sym 108475 $abc$42206$n4712_1
.sym 108476 lm32_cpu.branch_target_x[1]
.sym 108479 lm32_cpu.x_result[4]
.sym 108483 $abc$42206$n4530_1
.sym 108484 $abc$42206$n2396
.sym 108487 lm32_cpu.m_result_sel_compare_m
.sym 108488 lm32_cpu.operand_m[3]
.sym 108489 $abc$42206$n6037_1
.sym 108490 $abc$42206$n4441
.sym 108491 lm32_cpu.pc_x[11]
.sym 108495 lm32_cpu.instruction_unit.instruction_d[15]
.sym 108496 lm32_cpu.read_idx_0_d[4]
.sym 108497 lm32_cpu.instruction_unit.instruction_d[31]
.sym 108499 lm32_cpu.eba[15]
.sym 108500 lm32_cpu.branch_target_x[22]
.sym 108501 $abc$42206$n4712_1
.sym 108503 lm32_cpu.load_store_unit.store_data_m[24]
.sym 108507 lm32_cpu.load_store_unit.store_data_m[9]
.sym 108511 lm32_cpu.load_store_unit.store_data_m[5]
.sym 108515 lm32_cpu.m_result_sel_compare_m
.sym 108516 lm32_cpu.operand_m[4]
.sym 108517 $abc$42206$n6037_1
.sym 108518 $abc$42206$n4433
.sym 108519 lm32_cpu.load_store_unit.store_data_m[20]
.sym 108523 $abc$42206$n4331_1
.sym 108524 lm32_cpu.w_result[16]
.sym 108525 $abc$42206$n6037_1
.sym 108526 $abc$42206$n4176_1
.sym 108527 lm32_cpu.m_result_sel_compare_m
.sym 108528 lm32_cpu.operand_m[4]
.sym 108529 $abc$42206$n3947_1
.sym 108530 $abc$42206$n6034_1
.sym 108531 lm32_cpu.load_store_unit.store_data_m[12]
.sym 108535 $abc$42206$n3681
.sym 108536 lm32_cpu.w_result[17]
.sym 108537 $abc$42206$n6034_1
.sym 108538 $abc$42206$n6353_1
.sym 108539 lm32_cpu.x_result[17]
.sym 108543 lm32_cpu.m_result_sel_compare_m
.sym 108544 lm32_cpu.operand_m[8]
.sym 108547 lm32_cpu.x_result[8]
.sym 108551 $abc$42206$n4322
.sym 108552 lm32_cpu.w_result[17]
.sym 108553 $abc$42206$n6037_1
.sym 108554 $abc$42206$n4176_1
.sym 108555 $abc$42206$n4331
.sym 108556 $abc$42206$n4332
.sym 108557 $abc$42206$n3419
.sym 108559 $abc$42206$n4434
.sym 108560 lm32_cpu.w_result[4]
.sym 108561 $abc$42206$n6037_1
.sym 108562 $abc$42206$n4176_1
.sym 108563 $abc$42206$n6607
.sym 108564 $abc$42206$n4332
.sym 108565 $abc$42206$n3937
.sym 108567 lm32_cpu.pc_m[12]
.sym 108568 lm32_cpu.memop_pc_w[12]
.sym 108569 lm32_cpu.data_bus_error_exception_m
.sym 108571 $abc$42206$n3663
.sym 108572 lm32_cpu.w_result[18]
.sym 108573 $abc$42206$n6034_1
.sym 108574 $abc$42206$n6353_1
.sym 108575 $abc$42206$n4473
.sym 108576 $abc$42206$n4268
.sym 108577 $abc$42206$n3419
.sym 108579 $abc$42206$n3555_1
.sym 108580 lm32_cpu.w_result[24]
.sym 108581 $abc$42206$n6034_1
.sym 108582 $abc$42206$n6353_1
.sym 108583 lm32_cpu.pc_m[28]
.sym 108587 lm32_cpu.pc_m[12]
.sym 108591 $abc$42206$n4417_1
.sym 108592 lm32_cpu.w_result[6]
.sym 108593 $abc$42206$n4176_1
.sym 108595 $abc$42206$n4469
.sym 108596 $abc$42206$n4238
.sym 108597 $abc$42206$n3419
.sym 108599 $abc$42206$n4234
.sym 108600 $abc$42206$n4235
.sym 108601 $abc$42206$n3937
.sym 108603 lm32_cpu.w_result[28]
.sym 108607 $abc$42206$n4301
.sym 108608 $abc$42206$n4302
.sym 108609 $abc$42206$n3419
.sym 108611 $abc$42206$n4267
.sym 108612 $abc$42206$n4268
.sym 108613 $abc$42206$n3937
.sym 108615 $abc$42206$n4298
.sym 108616 $abc$42206$n4299
.sym 108617 $abc$42206$n3419
.sym 108619 lm32_cpu.w_result[21]
.sym 108623 lm32_cpu.w_result[16]
.sym 108627 $abc$42206$n4463
.sym 108628 $abc$42206$n3980
.sym 108629 $abc$42206$n3419
.sym 108631 $abc$42206$n3979
.sym 108632 $abc$42206$n3980
.sym 108633 $abc$42206$n3937
.sym 108635 $abc$42206$n4237
.sym 108636 $abc$42206$n4238
.sym 108637 $abc$42206$n3937
.sym 108639 $abc$42206$n3982
.sym 108640 $abc$42206$n3983
.sym 108641 $abc$42206$n3937
.sym 108643 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 108647 $abc$42206$n3482_1
.sym 108648 lm32_cpu.w_result[28]
.sym 108649 $abc$42206$n6034_1
.sym 108650 $abc$42206$n6353_1
.sym 108651 $abc$42206$n4944
.sym 108652 $abc$42206$n4299
.sym 108653 $abc$42206$n3937
.sym 108655 $abc$42206$n4512
.sym 108656 $abc$42206$n4296
.sym 108657 $abc$42206$n3937
.sym 108659 $abc$42206$n4295
.sym 108660 $abc$42206$n4296
.sym 108661 $abc$42206$n3419
.sym 108663 $abc$42206$n5130
.sym 108664 $abc$42206$n4302
.sym 108665 $abc$42206$n3937
.sym 108667 request[0]
.sym 108668 request[1]
.sym 108669 grant
.sym 108671 $abc$42206$n3936
.sym 108672 $abc$42206$n3935
.sym 108673 $abc$42206$n3937
.sym 108675 $abc$42206$n4223_1
.sym 108676 lm32_cpu.w_result[28]
.sym 108677 $abc$42206$n6037_1
.sym 108678 $abc$42206$n4176_1
.sym 108679 spram_datain0[5]
.sym 108683 $abc$42206$n3742
.sym 108684 $abc$42206$n4350
.sym 108685 $abc$42206$n6037_1
.sym 108687 $abc$42206$n3951
.sym 108688 lm32_cpu.w_result[4]
.sym 108689 $abc$42206$n6353_1
.sym 108691 $abc$42206$n3418_1
.sym 108692 lm32_cpu.w_result[31]
.sym 108693 $abc$42206$n6034_1
.sym 108694 $abc$42206$n6353_1
.sym 108695 lm32_cpu.w_result[25]
.sym 108699 $abc$42206$n5862
.sym 108700 $abc$42206$n5863
.sym 108701 $abc$42206$n3419
.sym 108703 $abc$42206$n6566
.sym 108704 $abc$42206$n5866
.sym 108705 $abc$42206$n3419
.sym 108707 $abc$42206$n4458
.sym 108708 lm32_cpu.w_result[1]
.sym 108709 $abc$42206$n4176_1
.sym 108711 lm32_cpu.w_result[10]
.sym 108712 $abc$42206$n6142_1
.sym 108713 $abc$42206$n6353_1
.sym 108715 $abc$42206$n5880
.sym 108716 $abc$42206$n5881
.sym 108717 $abc$42206$n3419
.sym 108719 lm32_cpu.w_result[14]
.sym 108720 $abc$42206$n6353_1
.sym 108723 $abc$42206$n4941
.sym 108724 $abc$42206$n4942
.sym 108725 $abc$42206$n3419
.sym 108727 basesoc_counter[1]
.sym 108728 basesoc_counter[0]
.sym 108729 lm32_cpu.load_store_unit.d_we_o
.sym 108730 grant
.sym 108731 basesoc_uart_phy_tx_busy
.sym 108732 $abc$42206$n6061
.sym 108735 $abc$42206$n4029_1
.sym 108736 lm32_cpu.w_result[0]
.sym 108737 $abc$42206$n6353_1
.sym 108739 $abc$42206$n6558
.sym 108740 $abc$42206$n4942
.sym 108741 $abc$42206$n3937
.sym 108743 spram_bus_adr[2]
.sym 108747 $abc$42206$n6603
.sym 108748 $abc$42206$n5893
.sym 108749 $abc$42206$n3937
.sym 108751 $abc$42206$n4351
.sym 108752 lm32_cpu.w_result[14]
.sym 108753 $abc$42206$n4176_1
.sym 108755 $abc$42206$n6560
.sym 108756 $abc$42206$n5863
.sym 108757 $abc$42206$n3937
.sym 108759 lm32_cpu.w_result[11]
.sym 108763 $abc$42206$n5895
.sym 108764 $abc$42206$n5896
.sym 108765 $abc$42206$n3937
.sym 108767 lm32_cpu.w_result[12]
.sym 108771 $abc$42206$n5865
.sym 108772 $abc$42206$n5866
.sym 108773 $abc$42206$n3937
.sym 108775 lm32_cpu.w_result[0]
.sym 108779 lm32_cpu.w_result[9]
.sym 108783 $abc$42206$n5928
.sym 108784 $abc$42206$n5929
.sym 108785 $abc$42206$n3937
.sym 108787 lm32_cpu.w_result[3]
.sym 108794 lm32_cpu.instruction_unit.wb_data_f[14]
.sym 108803 lm32_cpu.w_result[1]
.sym 108807 sys_rst
.sym 108808 basesoc_counter[1]
.sym 108811 sram_bus_adr[1]
.sym 108815 sram_bus_adr[2]
.sym 108819 lm32_cpu.w_result[5]
.sym 108823 slave_sel[0]
.sym 108830 sram_bus_dat_w[5]
.sym 108834 $abc$42206$n2180
.sym 108839 interface2_bank_bus_dat_r[1]
.sym 108840 interface4_bank_bus_dat_r[1]
.sym 108841 $abc$42206$n5854_1
.sym 108842 $abc$42206$n5855_1
.sym 108843 $abc$42206$n54
.sym 108844 $abc$42206$n4545
.sym 108845 $abc$42206$n5434
.sym 108846 $abc$42206$n5435_1
.sym 108850 $abc$42206$n3290_1
.sym 108854 lm32_cpu.operand_m[18]
.sym 108862 spram_bus_adr[12]
.sym 108863 sys_rst
.sym 108864 sram_bus_dat_w[2]
.sym 108867 basesoc_uart_phy_tx_busy
.sym 108868 $abc$42206$n6055
.sym 108871 basesoc_uart_phy_tx_busy
.sym 108872 $abc$42206$n6051
.sym 108875 basesoc_uart_phy_tx_busy
.sym 108876 $abc$42206$n6057
.sym 108883 basesoc_uart_phy_tx_busy
.sym 108884 $abc$42206$n6067
.sym 108887 sram_bus_dat_w[7]
.sym 108891 sram_bus_dat_w[4]
.sym 108895 sram_bus_dat_w[1]
.sym 108900 csrbank4_tuning_word0_w[0]
.sym 108901 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 108903 $abc$42206$n116
.sym 108907 sram_bus_dat_w[6]
.sym 108911 sram_bus_dat_w[3]
.sym 108915 csrbank4_tuning_word1_w[1]
.sym 108916 $abc$42206$n118
.sym 108917 sram_bus_adr[0]
.sym 108918 sram_bus_adr[1]
.sym 108920 csrbank4_tuning_word0_w[0]
.sym 108921 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 108924 csrbank4_tuning_word0_w[1]
.sym 108925 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 108926 $auto$alumacc.cc:474:replace_alu$3964.C[1]
.sym 108928 csrbank4_tuning_word0_w[2]
.sym 108929 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 108930 $auto$alumacc.cc:474:replace_alu$3964.C[2]
.sym 108932 csrbank4_tuning_word0_w[3]
.sym 108933 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 108934 $auto$alumacc.cc:474:replace_alu$3964.C[3]
.sym 108936 csrbank4_tuning_word0_w[4]
.sym 108937 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 108938 $auto$alumacc.cc:474:replace_alu$3964.C[4]
.sym 108940 csrbank4_tuning_word0_w[5]
.sym 108941 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 108942 $auto$alumacc.cc:474:replace_alu$3964.C[5]
.sym 108944 csrbank4_tuning_word0_w[6]
.sym 108945 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 108946 $auto$alumacc.cc:474:replace_alu$3964.C[6]
.sym 108948 csrbank4_tuning_word0_w[7]
.sym 108949 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 108950 $auto$alumacc.cc:474:replace_alu$3964.C[7]
.sym 108952 csrbank4_tuning_word1_w[0]
.sym 108953 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 108954 $auto$alumacc.cc:474:replace_alu$3964.C[8]
.sym 108956 csrbank4_tuning_word1_w[1]
.sym 108957 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 108958 $auto$alumacc.cc:474:replace_alu$3964.C[9]
.sym 108960 csrbank4_tuning_word1_w[2]
.sym 108961 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 108962 $auto$alumacc.cc:474:replace_alu$3964.C[10]
.sym 108964 csrbank4_tuning_word1_w[3]
.sym 108965 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 108966 $auto$alumacc.cc:474:replace_alu$3964.C[11]
.sym 108968 csrbank4_tuning_word1_w[4]
.sym 108969 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 108970 $auto$alumacc.cc:474:replace_alu$3964.C[12]
.sym 108972 csrbank4_tuning_word1_w[5]
.sym 108973 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 108974 $auto$alumacc.cc:474:replace_alu$3964.C[13]
.sym 108976 csrbank4_tuning_word1_w[6]
.sym 108977 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 108978 $auto$alumacc.cc:474:replace_alu$3964.C[14]
.sym 108980 csrbank4_tuning_word1_w[7]
.sym 108981 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 108982 $auto$alumacc.cc:474:replace_alu$3964.C[15]
.sym 108984 csrbank4_tuning_word2_w[0]
.sym 108985 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 108986 $auto$alumacc.cc:474:replace_alu$3964.C[16]
.sym 108988 csrbank4_tuning_word2_w[1]
.sym 108989 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 108990 $auto$alumacc.cc:474:replace_alu$3964.C[17]
.sym 108992 csrbank4_tuning_word2_w[2]
.sym 108993 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 108994 $auto$alumacc.cc:474:replace_alu$3964.C[18]
.sym 108996 csrbank4_tuning_word2_w[3]
.sym 108997 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 108998 $auto$alumacc.cc:474:replace_alu$3964.C[19]
.sym 109000 csrbank4_tuning_word2_w[4]
.sym 109001 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 109002 $auto$alumacc.cc:474:replace_alu$3964.C[20]
.sym 109004 csrbank4_tuning_word2_w[5]
.sym 109005 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 109006 $auto$alumacc.cc:474:replace_alu$3964.C[21]
.sym 109008 csrbank4_tuning_word2_w[6]
.sym 109009 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 109010 $auto$alumacc.cc:474:replace_alu$3964.C[22]
.sym 109012 csrbank4_tuning_word2_w[7]
.sym 109013 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 109014 $auto$alumacc.cc:474:replace_alu$3964.C[23]
.sym 109016 csrbank4_tuning_word3_w[0]
.sym 109017 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 109018 $auto$alumacc.cc:474:replace_alu$3964.C[24]
.sym 109020 csrbank4_tuning_word3_w[1]
.sym 109021 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 109022 $auto$alumacc.cc:474:replace_alu$3964.C[25]
.sym 109024 csrbank4_tuning_word3_w[2]
.sym 109025 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 109026 $auto$alumacc.cc:474:replace_alu$3964.C[26]
.sym 109028 csrbank4_tuning_word3_w[3]
.sym 109029 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 109030 $auto$alumacc.cc:474:replace_alu$3964.C[27]
.sym 109032 csrbank4_tuning_word3_w[4]
.sym 109033 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 109034 $auto$alumacc.cc:474:replace_alu$3964.C[28]
.sym 109036 csrbank4_tuning_word3_w[5]
.sym 109037 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 109038 $auto$alumacc.cc:474:replace_alu$3964.C[29]
.sym 109040 csrbank4_tuning_word3_w[6]
.sym 109041 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 109042 $auto$alumacc.cc:474:replace_alu$3964.C[30]
.sym 109044 csrbank4_tuning_word3_w[7]
.sym 109045 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 109046 $auto$alumacc.cc:474:replace_alu$3964.C[31]
.sym 109050 $nextpnr_ICESTORM_LC_12$I3
.sym 109051 $abc$42206$n4591
.sym 109052 $abc$42206$n4594_1
.sym 109055 basesoc_uart_phy_tx_busy
.sym 109056 $abc$42206$n6105
.sym 109059 basesoc_uart_phy_tx_busy
.sym 109060 $abc$42206$n6103
.sym 109063 basesoc_uart_phy_tx_busy
.sym 109064 $abc$42206$n6107
.sym 109067 basesoc_uart_phy_tx_busy
.sym 109068 $abc$42206$n6101
.sym 109071 basesoc_uart_phy_tx_busy
.sym 109072 $abc$42206$n6109
.sym 109075 basesoc_uart_phy_tx_busy
.sym 109076 $abc$42206$n6113
.sym 109083 sram_bus_dat_w[0]
.sym 109099 sram_bus_dat_w[1]
.sym 109103 sram_bus_dat_w[2]
.sym 109107 sram_bus_dat_w[3]
.sym 109115 sram_bus_dat_w[0]
.sym 109138 $abc$42206$n7422
.sym 109143 lm32_cpu.load_store_unit.store_data_m[11]
.sym 109150 lm32_cpu.pc_f[4]
.sym 109155 lm32_cpu.load_store_unit.store_data_m[15]
.sym 109159 lm32_cpu.load_store_unit.store_data_m[13]
.sym 109174 $abc$42206$n4750_1
.sym 109182 lm32_cpu.branch_target_d[15]
.sym 109186 lm32_cpu.pc_d[1]
.sym 109190 spram_bus_adr[3]
.sym 109202 $abc$42206$n3199_1
.sym 109203 $abc$42206$n5288
.sym 109207 $abc$42206$n3282_1
.sym 109208 $abc$42206$n3252_1
.sym 109211 $abc$42206$n3222_1_$glb_clk
.sym 109212 $abc$42206$n4194_1
.sym 109215 lm32_cpu.pc_d[7]
.sym 109219 lm32_cpu.pc_d[1]
.sym 109230 lm32_cpu.store_operand_x[27]
.sym 109231 slave_sel_r[1]
.sym 109232 spiflash_sr[10]
.sym 109233 $abc$42206$n3200_1
.sym 109234 $abc$42206$n5731_1
.sym 109235 lm32_cpu.scall_d
.sym 109239 lm32_cpu.instruction_unit.pc_a[6]
.sym 109243 $abc$42206$n3260_1
.sym 109244 lm32_cpu.instruction_unit.instruction_d[2]
.sym 109247 $abc$42206$n4135
.sym 109248 lm32_cpu.branch_target_d[0]
.sym 109249 $abc$42206$n4693
.sym 109251 lm32_cpu.instruction_unit.pc_a[0]
.sym 109256 $PACKER_VCC_NET_$glb_clk
.sym 109257 lm32_cpu.pc_f[0]
.sym 109259 lm32_cpu.instruction_unit.wb_data_f[2]
.sym 109263 lm32_cpu.instruction_unit.branch_predict_taken_d
.sym 109264 lm32_cpu.valid_d
.sym 109267 $abc$42206$n3224_1
.sym 109268 lm32_cpu.valid_d
.sym 109271 lm32_cpu.instruction_unit.pc_a[4]
.sym 109275 lm32_cpu.instruction_unit.pc_a[4]
.sym 109279 lm32_cpu.instruction_unit.pc_a[11]
.sym 109283 lm32_cpu.instruction_unit.pc_a[13]
.sym 109287 lm32_cpu.instruction_unit.pc_a[3]
.sym 109291 lm32_cpu.pc_f[11]
.sym 109295 lm32_cpu.instruction_unit.pc_a[9]
.sym 109299 lm32_cpu.pc_f[0]
.sym 109303 lm32_cpu.pc_d[10]
.sym 109307 $abc$42206$n4139
.sym 109308 lm32_cpu.branch_target_d[4]
.sym 109309 $abc$42206$n4693
.sym 109311 $abc$42206$n3253
.sym 109312 $abc$42206$n3252_1
.sym 109313 lm32_cpu.x_bypass_enable_x
.sym 109315 lm32_cpu.branch_target_d[4]
.sym 109316 $abc$42206$n3905_1
.sym 109317 $abc$42206$n4812
.sym 109319 slave_sel_r[1]
.sym 109320 spiflash_sr[0]
.sym 109321 slave_sel_r[0]
.sym 109322 basesoc_bus_wishbone_dat_r[0]
.sym 109323 lm32_cpu.pc_d[5]
.sym 109327 $abc$42206$n4859
.sym 109328 $abc$42206$n4860
.sym 109329 $abc$42206$n3224_1
.sym 109331 lm32_cpu.pc_d[2]
.sym 109335 $abc$42206$n3225_1
.sym 109336 $abc$42206$n3284_1
.sym 109339 lm32_cpu.pc_d[11]
.sym 109343 lm32_cpu.pc_d[4]
.sym 109347 lm32_cpu.pc_d[3]
.sym 109351 lm32_cpu.sign_extend_d
.sym 109355 lm32_cpu.branch_target_d[0]
.sym 109356 $abc$42206$n3983_1
.sym 109357 $abc$42206$n4812
.sym 109359 lm32_cpu.pc_d[9]
.sym 109363 $abc$42206$n3283_1
.sym 109364 $abc$42206$n3223_1
.sym 109367 lm32_cpu.x_result[6]
.sym 109368 $abc$42206$n4415_1
.sym 109369 $abc$42206$n3242_1
.sym 109371 $abc$42206$n3199_1
.sym 109372 $abc$42206$n3206_1
.sym 109375 $abc$42206$n4040
.sym 109376 lm32_cpu.size_x[1]
.sym 109377 $abc$42206$n4020_1
.sym 109378 lm32_cpu.size_x[0]
.sym 109379 $abc$42206$n4150
.sym 109380 lm32_cpu.branch_target_d[15]
.sym 109381 $abc$42206$n4693
.sym 109383 lm32_cpu.load_store_unit.store_data_x[15]
.sym 109387 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 109388 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 109389 grant
.sym 109391 lm32_cpu.x_result[6]
.sym 109392 $abc$42206$n3906_1
.sym 109393 $abc$42206$n3237_1
.sym 109395 lm32_cpu.x_result[6]
.sym 109399 lm32_cpu.instruction_unit.instruction_d[15]
.sym 109400 lm32_cpu.read_idx_0_d[1]
.sym 109401 lm32_cpu.instruction_unit.instruction_d[31]
.sym 109403 lm32_cpu.instruction_unit.wb_data_f[11]
.sym 109407 lm32_cpu.pc_f[0]
.sym 109408 $abc$42206$n3983_1
.sym 109409 $abc$42206$n3435_1
.sym 109411 $abc$42206$n4892_1
.sym 109412 $abc$42206$n4893_1
.sym 109413 $abc$42206$n3224_1
.sym 109415 lm32_cpu.x_result[2]
.sym 109416 $abc$42206$n3984
.sym 109417 $abc$42206$n3237_1
.sym 109419 lm32_cpu.instruction_unit.pc_a[15]
.sym 109423 lm32_cpu.instruction_unit.pc_a[15]
.sym 109427 lm32_cpu.instruction_unit.wb_data_f[15]
.sym 109431 lm32_cpu.m_result_sel_compare_m
.sym 109432 lm32_cpu.operand_m[6]
.sym 109433 $abc$42206$n3907
.sym 109434 $abc$42206$n6034_1
.sym 109435 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 109436 lm32_cpu.pc_x[24]
.sym 109437 $abc$42206$n4848
.sym 109439 lm32_cpu.operand_1_x[15]
.sym 109443 lm32_cpu.operand_1_x[9]
.sym 109447 lm32_cpu.instruction_unit.instruction_d[15]
.sym 109448 lm32_cpu.read_idx_0_d[2]
.sym 109449 lm32_cpu.instruction_unit.instruction_d[31]
.sym 109451 $abc$42206$n5940_1
.sym 109452 lm32_cpu.load_store_unit.d_we_o
.sym 109453 grant
.sym 109455 lm32_cpu.m_result_sel_compare_m
.sym 109456 lm32_cpu.operand_m[3]
.sym 109457 $abc$42206$n3966
.sym 109458 $abc$42206$n6034_1
.sym 109459 lm32_cpu.x_result[14]
.sym 109460 $abc$42206$n3735
.sym 109461 $abc$42206$n3237_1
.sym 109463 lm32_cpu.bypass_data_1[27]
.sym 109467 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 109468 $abc$42206$n3551_1
.sym 109469 $abc$42206$n4812
.sym 109471 lm32_cpu.x_result[11]
.sym 109472 $abc$42206$n3802
.sym 109473 $abc$42206$n3237_1
.sym 109475 lm32_cpu.operand_m[17]
.sym 109476 lm32_cpu.m_result_sel_compare_m
.sym 109477 $abc$42206$n6037_1
.sym 109479 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 109480 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 109481 grant
.sym 109483 lm32_cpu.x_result[4]
.sym 109484 $abc$42206$n4432
.sym 109485 $abc$42206$n3242_1
.sym 109487 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 109488 lm32_cpu.pc_x[15]
.sym 109489 $abc$42206$n4848
.sym 109491 lm32_cpu.branch_target_d[15]
.sym 109492 $abc$42206$n3677
.sym 109493 $abc$42206$n4812
.sym 109495 $abc$42206$n3970_1
.sym 109496 lm32_cpu.w_result[3]
.sym 109497 $abc$42206$n6353_1
.sym 109499 lm32_cpu.operand_m[22]
.sym 109500 lm32_cpu.m_result_sel_compare_m
.sym 109501 $abc$42206$n6034_1
.sym 109503 lm32_cpu.m_result_sel_compare_m
.sym 109504 lm32_cpu.operand_m[2]
.sym 109505 $abc$42206$n3985
.sym 109506 $abc$42206$n6034_1
.sym 109507 sram_bus_dat_w[5]
.sym 109511 $abc$42206$n3678
.sym 109512 $abc$42206$n3691
.sym 109513 lm32_cpu.x_result[17]
.sym 109514 $abc$42206$n3237_1
.sym 109515 $abc$42206$n4241_1
.sym 109516 lm32_cpu.w_result[26]
.sym 109517 $abc$42206$n6037_1
.sym 109518 $abc$42206$n4176_1
.sym 109519 $abc$42206$n4321
.sym 109520 $abc$42206$n4323
.sym 109521 lm32_cpu.x_result[17]
.sym 109522 $abc$42206$n3242_1
.sym 109523 $abc$42206$n3519_1
.sym 109524 lm32_cpu.w_result[26]
.sym 109525 $abc$42206$n6034_1
.sym 109526 $abc$42206$n6353_1
.sym 109527 lm32_cpu.x_result[22]
.sym 109531 $abc$42206$n3592_1
.sym 109532 $abc$42206$n3588
.sym 109533 lm32_cpu.x_result[22]
.sym 109534 $abc$42206$n3237_1
.sym 109535 lm32_cpu.x_result[24]
.sym 109539 $abc$42206$n3556_1
.sym 109540 $abc$42206$n3552_1
.sym 109541 lm32_cpu.x_result[24]
.sym 109542 $abc$42206$n3237_1
.sym 109543 $abc$42206$n4276
.sym 109544 $abc$42206$n4278
.sym 109545 lm32_cpu.x_result[22]
.sym 109546 $abc$42206$n3242_1
.sym 109547 lm32_cpu.operand_m[22]
.sym 109548 lm32_cpu.m_result_sel_compare_m
.sym 109549 $abc$42206$n6037_1
.sym 109551 $abc$42206$n4040
.sym 109552 lm32_cpu.size_x[1]
.sym 109553 lm32_cpu.size_x[0]
.sym 109554 $abc$42206$n4020_1
.sym 109555 lm32_cpu.pc_x[28]
.sym 109559 $abc$42206$n4232_1
.sym 109560 lm32_cpu.w_result[27]
.sym 109561 $abc$42206$n6037_1
.sym 109562 $abc$42206$n4176_1
.sym 109563 lm32_cpu.size_x[0]
.sym 109567 lm32_cpu.size_x[1]
.sym 109571 $abc$42206$n3500_1
.sym 109572 lm32_cpu.w_result[27]
.sym 109573 $abc$42206$n6034_1
.sym 109574 $abc$42206$n6353_1
.sym 109575 lm32_cpu.w_result_sel_load_w
.sym 109576 lm32_cpu.operand_w[29]
.sym 109577 $abc$42206$n3463
.sym 109578 $abc$42206$n3444_1
.sym 109579 lm32_cpu.x_result[2]
.sym 109583 $abc$42206$n4231_1
.sym 109584 $abc$42206$n4233
.sym 109585 lm32_cpu.x_result[27]
.sym 109586 $abc$42206$n3242_1
.sym 109587 lm32_cpu.w_result_sel_load_w
.sym 109588 lm32_cpu.operand_w[20]
.sym 109589 $abc$42206$n3626
.sym 109590 $abc$42206$n3444_1
.sym 109591 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 109595 $abc$42206$n3446_1
.sym 109596 lm32_cpu.w_result[30]
.sym 109597 $abc$42206$n6034_1
.sym 109598 $abc$42206$n6353_1
.sym 109599 lm32_cpu.operand_m[28]
.sym 109603 $abc$42206$n3609
.sym 109604 lm32_cpu.w_result[21]
.sym 109605 $abc$42206$n6034_1
.sym 109606 $abc$42206$n6353_1
.sym 109607 $abc$42206$n4313
.sym 109608 lm32_cpu.w_result[18]
.sym 109609 $abc$42206$n6037_1
.sym 109610 $abc$42206$n4176_1
.sym 109611 $abc$42206$n4286
.sym 109612 lm32_cpu.w_result[21]
.sym 109613 $abc$42206$n6037_1
.sym 109614 $abc$42206$n4176_1
.sym 109615 $abc$42206$n4204_1
.sym 109616 lm32_cpu.w_result[30]
.sym 109617 $abc$42206$n6037_1
.sym 109618 $abc$42206$n4176_1
.sym 109619 lm32_cpu.w_result_sel_load_w
.sym 109620 lm32_cpu.operand_w[18]
.sym 109621 $abc$42206$n3662
.sym 109622 $abc$42206$n3444_1
.sym 109623 lm32_cpu.m_result_sel_compare_m
.sym 109624 lm32_cpu.operand_m[20]
.sym 109625 $abc$42206$n4754_1
.sym 109626 lm32_cpu.load_store_unit.exception_m
.sym 109627 lm32_cpu.x_result[8]
.sym 109628 $abc$42206$n4399_1
.sym 109629 $abc$42206$n3242_1
.sym 109631 lm32_cpu.m_result_sel_compare_m
.sym 109632 lm32_cpu.operand_m[29]
.sym 109633 $abc$42206$n4772_1
.sym 109634 lm32_cpu.load_store_unit.exception_m
.sym 109635 lm32_cpu.w_result_sel_load_w
.sym 109636 lm32_cpu.operand_w[25]
.sym 109637 $abc$42206$n3536_1
.sym 109638 $abc$42206$n3444_1
.sym 109639 lm32_cpu.m_result_sel_compare_m
.sym 109640 lm32_cpu.operand_m[25]
.sym 109641 $abc$42206$n4764_1
.sym 109642 lm32_cpu.load_store_unit.exception_m
.sym 109643 lm32_cpu.m_result_sel_compare_m
.sym 109644 lm32_cpu.operand_m[7]
.sym 109645 $abc$42206$n3888_1
.sym 109646 $abc$42206$n6034_1
.sym 109647 lm32_cpu.m_result_sel_compare_m
.sym 109648 lm32_cpu.operand_m[7]
.sym 109649 $abc$42206$n4728_1
.sym 109650 lm32_cpu.load_store_unit.exception_m
.sym 109651 lm32_cpu.m_result_sel_compare_m
.sym 109652 lm32_cpu.operand_m[18]
.sym 109653 $abc$42206$n4750_1
.sym 109654 lm32_cpu.load_store_unit.exception_m
.sym 109655 lm32_cpu.w_result[9]
.sym 109656 $abc$42206$n6150_1
.sym 109657 $abc$42206$n6353_1
.sym 109659 spram_bus_adr[11]
.sym 109663 spram_bus_adr[3]
.sym 109667 csrbank3_rxempty_w
.sym 109671 slave_sel[2]
.sym 109675 lm32_cpu.w_result[12]
.sym 109676 $abc$42206$n6353_1
.sym 109679 $abc$42206$n4392
.sym 109680 lm32_cpu.w_result[9]
.sym 109681 $abc$42206$n6037_1
.sym 109682 $abc$42206$n4176_1
.sym 109683 $abc$42206$n3786
.sym 109684 $abc$42206$n3781_1
.sym 109685 $abc$42206$n3787_1
.sym 109686 $abc$42206$n6034_1
.sym 109687 sram_bus_dat_w[1]
.sym 109688 $abc$42206$n4601
.sym 109689 sys_rst
.sym 109690 $abc$42206$n2254
.sym 109691 $abc$42206$n3872_1
.sym 109692 $abc$42206$n4400
.sym 109693 $abc$42206$n6037_1
.sym 109695 $abc$42206$n4368
.sym 109696 lm32_cpu.w_result[12]
.sym 109697 $abc$42206$n4176_1
.sym 109699 $abc$42206$n4030
.sym 109700 $abc$42206$n4025
.sym 109701 $abc$42206$n6034_1
.sym 109703 $abc$42206$n2254
.sym 109707 csrbank3_rxempty_w
.sym 109708 basesoc_uart_rx_old_trigger
.sym 109711 $abc$42206$n4030
.sym 109712 $abc$42206$n4465_1
.sym 109713 $abc$42206$n6037_1
.sym 109715 $abc$42206$n3809_1
.sym 109716 $abc$42206$n4375
.sym 109717 $abc$42206$n6037_1
.sym 109719 $abc$42206$n4376
.sym 109720 lm32_cpu.w_result[11]
.sym 109721 $abc$42206$n4176_1
.sym 109723 $abc$42206$n3437_1
.sym 109724 lm32_cpu.mc_arithmetic.a[1]
.sym 109725 $abc$42206$n3981
.sym 109730 $abc$42206$n3342_1
.sym 109731 $abc$42206$n3437_1
.sym 109732 lm32_cpu.mc_arithmetic.a[2]
.sym 109733 $abc$42206$n3962_1
.sym 109738 $abc$42206$n3536_1
.sym 109739 lm32_cpu.mc_arithmetic.a[2]
.sym 109740 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 109741 $abc$42206$n3222_1_$glb_clk
.sym 109742 $abc$42206$n3285_1
.sym 109743 $abc$42206$n4401_1
.sym 109744 lm32_cpu.w_result[8]
.sym 109745 $abc$42206$n4176_1
.sym 109747 $abc$42206$n5889
.sym 109748 $abc$42206$n5890
.sym 109749 $abc$42206$n3937
.sym 109754 $abc$42206$n4614_1
.sym 109758 slave_sel_r[1]
.sym 109759 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 109766 $abc$42206$n4764_1
.sym 109770 $abc$42206$n2178
.sym 109774 $abc$42206$n5289_1
.sym 109775 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 109779 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 109783 $abc$42206$n5850_1
.sym 109784 $abc$42206$n3425
.sym 109785 sel_r
.sym 109787 spram_bus_adr[10]
.sym 109791 spram_bus_adr[12]
.sym 109795 $abc$42206$n5209
.sym 109796 $abc$42206$n6216
.sym 109797 $abc$42206$n4602_1
.sym 109799 sram_bus_adr[12]
.sym 109800 sram_bus_adr[11]
.sym 109801 $abc$42206$n3291_1
.sym 109803 $abc$42206$n5167
.sym 109804 $abc$42206$n5166
.sym 109805 $abc$42206$n4574_1
.sym 109807 $abc$42206$n5849_1
.sym 109808 interface2_bank_bus_dat_r[0]
.sym 109809 interface4_bank_bus_dat_r[0]
.sym 109810 $abc$42206$n5851_1
.sym 109811 $abc$42206$n3078
.sym 109812 $abc$42206$n3425
.sym 109813 $abc$42206$n3077
.sym 109814 sel_r
.sym 109815 storage[12][5]
.sym 109816 storage[14][5]
.sym 109817 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109818 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109823 storage[9][5]
.sym 109824 storage[11][5]
.sym 109825 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109826 $abc$42206$n6332
.sym 109827 sram_bus_dat_w[0]
.sym 109831 sram_bus_dat_w[5]
.sym 109839 sram_bus_dat_w[3]
.sym 109843 storage[13][5]
.sym 109844 storage[15][5]
.sym 109845 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109846 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109847 $abc$42206$n72
.sym 109851 $abc$42206$n13
.sym 109855 csrbank4_tuning_word3_w[0]
.sym 109856 $abc$42206$n72
.sym 109857 sram_bus_adr[0]
.sym 109858 sram_bus_adr[1]
.sym 109859 csrbank4_tuning_word0_w[5]
.sym 109860 $abc$42206$n114
.sym 109861 sram_bus_adr[1]
.sym 109862 sram_bus_adr[0]
.sym 109863 $abc$42206$n3
.sym 109867 csrbank4_tuning_word0_w[0]
.sym 109868 $abc$42206$n108
.sym 109869 sram_bus_adr[1]
.sym 109870 sram_bus_adr[0]
.sym 109871 $abc$42206$n11
.sym 109875 $abc$42206$n9
.sym 109879 $abc$42206$n5
.sym 109883 $abc$42206$n112
.sym 109887 $abc$42206$n110
.sym 109888 $abc$42206$n106
.sym 109889 sram_bus_adr[1]
.sym 109890 sram_bus_adr[0]
.sym 109891 csrbank4_tuning_word0_w[4]
.sym 109892 $abc$42206$n112
.sym 109893 sram_bus_adr[1]
.sym 109894 sram_bus_adr[0]
.sym 109895 $abc$42206$n11
.sym 109899 $abc$42206$n106
.sym 109903 $abc$42206$n110
.sym 109907 $abc$42206$n7
.sym 109911 csrbank4_tuning_word3_w[7]
.sym 109912 csrbank4_tuning_word1_w[7]
.sym 109913 sram_bus_adr[0]
.sym 109914 sram_bus_adr[1]
.sym 109915 basesoc_uart_phy_tx_busy
.sym 109916 $abc$42206$n6059
.sym 109919 basesoc_uart_phy_tx_busy
.sym 109920 $abc$42206$n6079
.sym 109923 basesoc_uart_phy_tx_busy
.sym 109924 $abc$42206$n6065
.sym 109927 basesoc_uart_phy_tx_busy
.sym 109928 $abc$42206$n6063
.sym 109931 basesoc_uart_phy_tx_busy
.sym 109932 $abc$42206$n6073
.sym 109935 basesoc_uart_phy_tx_busy
.sym 109936 $abc$42206$n6053
.sym 109939 $abc$42206$n5185
.sym 109940 $abc$42206$n5184
.sym 109941 $abc$42206$n4574_1
.sym 109943 $abc$42206$n114
.sym 109947 basesoc_uart_phy_tx_busy
.sym 109948 $abc$42206$n6089
.sym 109951 basesoc_uart_phy_tx_busy
.sym 109952 $abc$42206$n6077
.sym 109955 basesoc_uart_phy_tx_busy
.sym 109956 $abc$42206$n6095
.sym 109959 basesoc_uart_phy_tx_busy
.sym 109960 $abc$42206$n6087
.sym 109963 basesoc_uart_phy_tx_busy
.sym 109964 $abc$42206$n6071
.sym 109967 basesoc_uart_phy_tx_busy
.sym 109968 $abc$42206$n6083
.sym 109971 basesoc_uart_phy_tx_busy
.sym 109972 $abc$42206$n6081
.sym 109975 basesoc_uart_phy_tx_busy
.sym 109976 $abc$42206$n6085
.sym 109979 basesoc_uart_phy_tx_busy
.sym 109980 $abc$42206$n6093
.sym 109983 sram_bus_adr[4]
.sym 109984 $abc$42206$n4628_1
.sym 109985 $abc$42206$n4648_1
.sym 109986 sys_rst
.sym 109987 basesoc_uart_phy_tx_busy
.sym 109988 $abc$42206$n6111
.sym 109991 basesoc_uart_phy_tx_busy
.sym 109992 $abc$42206$n6091
.sym 109995 basesoc_uart_phy_tx_busy
.sym 109996 $abc$42206$n6099
.sym 109999 csrbank2_reload1_w[2]
.sym 110000 $abc$42206$n5713
.sym 110001 basesoc_timer0_zero_trigger
.sym 110003 storage[10][3]
.sym 110004 storage[14][3]
.sym 110005 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 110006 $abc$42206$n6309_1
.sym 110008 basesoc_timer0_value[31]
.sym 110009 $PACKER_VCC_NET_$glb_clk
.sym 110010 $auto$alumacc.cc:474:replace_alu$3982.C[31]
.sym 110014 $PACKER_VCC_NET_$glb_clk
.sym 110015 csrbank2_load3_w[7]
.sym 110016 $abc$42206$n5164
.sym 110017 csrbank2_en0_w
.sym 110019 $abc$42206$n4635
.sym 110020 csrbank2_load3_w[2]
.sym 110021 csrbank2_reload0_w[2]
.sym 110022 $abc$42206$n4637
.sym 110023 csrbank2_reload3_w[7]
.sym 110024 $abc$42206$n5776
.sym 110025 basesoc_timer0_zero_trigger
.sym 110030 $PACKER_VCC_NET_$glb_clk
.sym 110031 csrbank2_load1_w[2]
.sym 110032 $abc$42206$n5122_1
.sym 110033 csrbank2_en0_w
.sym 110035 csrbank2_load1_w[7]
.sym 110036 $abc$42206$n4632_1
.sym 110037 $abc$42206$n4635
.sym 110038 csrbank2_load3_w[7]
.sym 110039 sram_bus_dat_w[3]
.sym 110043 sram_bus_dat_w[7]
.sym 110047 $abc$42206$n4632_1
.sym 110048 $abc$42206$n4628_1
.sym 110049 sys_rst
.sym 110051 sram_bus_dat_w[0]
.sym 110055 $abc$42206$n4637
.sym 110056 $abc$42206$n4628_1
.sym 110057 sys_rst
.sym 110059 storage[11][3]
.sym 110060 storage[15][3]
.sym 110061 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 110062 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 110063 sram_bus_dat_w[6]
.sym 110067 sram_bus_dat_w[4]
.sym 110083 sram_bus_dat_w[3]
.sym 110091 sram_bus_dat_w[5]
.sym 110103 lm32_cpu.store_operand_x[2]
.sym 110110 $abc$42206$n2396
.sym 110123 lm32_cpu.load_store_unit.store_data_x[11]
.sym 110130 lm32_cpu.pc_d[16]
.sym 110134 lm32_cpu.pc_d[19]
.sym 110138 $abc$42206$n4935
.sym 110146 lm32_cpu.branch_target_d[6]
.sym 110147 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 110154 $abc$42206$n4207_1
.sym 110162 slave_sel_r[1]
.sym 110167 lm32_cpu.size_d[0]
.sym 110168 lm32_cpu.size_d[1]
.sym 110171 lm32_cpu.instruction_unit.instruction_d[30]
.sym 110172 lm32_cpu.instruction_unit.instruction_d[31]
.sym 110175 lm32_cpu.instruction_unit.wb_data_f[26]
.sym 110179 lm32_cpu.size_d[0]
.sym 110180 lm32_cpu.logic_op_d[3]
.sym 110181 lm32_cpu.size_d[1]
.sym 110182 lm32_cpu.sign_extend_d
.sym 110183 lm32_cpu.instruction_unit.wb_data_f[27]
.sym 110187 lm32_cpu.instruction_unit.pc_a[1]
.sym 110191 lm32_cpu.sign_extend_d
.sym 110192 $abc$42206$n3262_1
.sym 110193 lm32_cpu.logic_op_d[3]
.sym 110194 $abc$42206$n3261_1
.sym 110195 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 110196 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 110197 grant
.sym 110199 $abc$42206$n3250
.sym 110200 $abc$42206$n3247
.sym 110201 lm32_cpu.instruction_unit.instruction_d[31]
.sym 110202 lm32_cpu.instruction_unit.instruction_d[30]
.sym 110203 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 110204 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 110205 grant
.sym 110207 lm32_cpu.instruction_unit.pc_a[1]
.sym 110211 lm32_cpu.instruction_unit.pc_a[20]
.sym 110215 $abc$42206$n4850
.sym 110216 $abc$42206$n4851
.sym 110217 $abc$42206$n3224_1
.sym 110219 lm32_cpu.branch_target_d[1]
.sym 110220 lm32_cpu.pc_f[0]
.sym 110221 lm32_cpu.pc_f[1]
.sym 110222 $abc$42206$n4693
.sym 110223 lm32_cpu.size_d[0]
.sym 110224 lm32_cpu.sign_extend_d
.sym 110225 lm32_cpu.size_d[1]
.sym 110226 lm32_cpu.logic_op_d[3]
.sym 110227 lm32_cpu.instruction_unit.pc_a[14]
.sym 110231 $abc$42206$n3253
.sym 110232 lm32_cpu.instruction_unit.instruction_d[31]
.sym 110233 lm32_cpu.instruction_unit.instruction_d[30]
.sym 110235 $abc$42206$n4137
.sym 110236 lm32_cpu.branch_target_d[2]
.sym 110237 $abc$42206$n4693
.sym 110239 $abc$42206$n4886_1
.sym 110240 $abc$42206$n4887_1
.sym 110241 $abc$42206$n3224_1
.sym 110243 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 110244 lm32_cpu.pc_x[13]
.sym 110245 $abc$42206$n4848
.sym 110247 sram_bus_dat_w[0]
.sym 110251 $abc$42206$n4853
.sym 110252 $abc$42206$n4854
.sym 110253 $abc$42206$n3224_1
.sym 110255 $abc$42206$n4865
.sym 110256 $abc$42206$n4866
.sym 110257 $abc$42206$n3224_1
.sym 110259 sram_bus_dat_w[1]
.sym 110263 lm32_cpu.branch_target_x[5]
.sym 110264 $abc$42206$n4712_1
.sym 110265 $abc$42206$n4786
.sym 110267 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 110268 lm32_cpu.pc_x[5]
.sym 110269 $abc$42206$n4848
.sym 110271 lm32_cpu.x_result[3]
.sym 110275 $abc$42206$n4880_1
.sym 110276 $abc$42206$n4881_1
.sym 110277 $abc$42206$n3224_1
.sym 110279 lm32_cpu.store_operand_x[27]
.sym 110280 lm32_cpu.load_store_unit.store_data_x[11]
.sym 110281 lm32_cpu.size_x[0]
.sym 110282 lm32_cpu.size_x[1]
.sym 110283 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 110284 lm32_cpu.pc_x[9]
.sym 110285 $abc$42206$n4848
.sym 110287 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 110288 lm32_cpu.pc_x[2]
.sym 110289 $abc$42206$n4848
.sym 110291 $abc$42206$n4874_1
.sym 110292 $abc$42206$n4875_1
.sym 110293 $abc$42206$n3224_1
.sym 110295 lm32_cpu.instruction_unit.wb_data_f[3]
.sym 110300 lm32_cpu.pc_d[0]
.sym 110301 lm32_cpu.instruction_unit.instruction_d[0]
.sym 110303 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 110304 lm32_cpu.pc_x[29]
.sym 110305 $abc$42206$n4848
.sym 110307 lm32_cpu.instruction_unit.pc_a[11]
.sym 110311 lm32_cpu.instruction_unit.pc_a[9]
.sym 110315 lm32_cpu.pc_f[3]
.sym 110319 lm32_cpu.instruction_unit.pc_a[20]
.sym 110323 lm32_cpu.pc_f[4]
.sym 110327 $abc$42206$n4152
.sym 110328 lm32_cpu.branch_target_d[17]
.sym 110329 $abc$42206$n4693
.sym 110331 lm32_cpu.pc_f[15]
.sym 110335 lm32_cpu.pc_f[16]
.sym 110339 lm32_cpu.instruction_unit.wb_data_f[9]
.sym 110343 $abc$42206$n4898_1
.sym 110344 $abc$42206$n4899_1
.sym 110345 $abc$42206$n3224_1
.sym 110347 lm32_cpu.instruction_unit.pc_a[2]
.sym 110351 lm32_cpu.pc_f[9]
.sym 110355 lm32_cpu.pc_f[14]
.sym 110359 lm32_cpu.instruction_unit.pc_a[18]
.sym 110363 lm32_cpu.instruction_unit.pc_a[18]
.sym 110367 lm32_cpu.pc_f[20]
.sym 110371 lm32_cpu.pc_f[19]
.sym 110375 lm32_cpu.pc_f[21]
.sym 110379 lm32_cpu.pc_f[23]
.sym 110383 lm32_cpu.pc_f[18]
.sym 110387 $abc$42206$n4901_1
.sym 110388 $abc$42206$n4902
.sym 110389 $abc$42206$n3224_1
.sym 110391 lm32_cpu.instruction_unit.pc_a[28]
.sym 110395 lm32_cpu.instruction_unit.pc_a[27]
.sym 110399 lm32_cpu.pc_f[24]
.sym 110403 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 110404 lm32_cpu.pc_x[11]
.sym 110405 $abc$42206$n4848
.sym 110407 lm32_cpu.instruction_unit.pc_a[8]
.sym 110411 lm32_cpu.x_result[3]
.sym 110412 $abc$42206$n3965_1
.sym 110413 $abc$42206$n3237_1
.sym 110415 lm32_cpu.instruction_unit.pc_a[28]
.sym 110419 lm32_cpu.pc_f[27]
.sym 110423 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 110424 lm32_cpu.pc_x[17]
.sym 110425 $abc$42206$n4848
.sym 110427 lm32_cpu.store_operand_x[5]
.sym 110431 lm32_cpu.eba[22]
.sym 110432 lm32_cpu.branch_target_x[29]
.sym 110433 $abc$42206$n4712_1
.sym 110435 lm32_cpu.store_operand_x[24]
.sym 110436 lm32_cpu.load_store_unit.store_data_x[8]
.sym 110437 lm32_cpu.size_x[0]
.sym 110438 lm32_cpu.size_x[1]
.sym 110439 lm32_cpu.pc_f[1]
.sym 110440 $abc$42206$n3964_1
.sym 110441 $abc$42206$n3435_1
.sym 110443 lm32_cpu.pc_x[12]
.sym 110447 lm32_cpu.pc_x[20]
.sym 110451 lm32_cpu.eba[8]
.sym 110452 lm32_cpu.branch_target_x[15]
.sym 110453 $abc$42206$n4712_1
.sym 110455 lm32_cpu.operand_m[26]
.sym 110456 lm32_cpu.m_result_sel_compare_m
.sym 110457 $abc$42206$n6034_1
.sym 110459 lm32_cpu.load_store_unit.store_data_x[13]
.sym 110463 lm32_cpu.pc_x[5]
.sym 110467 lm32_cpu.eba[6]
.sym 110468 lm32_cpu.branch_target_x[13]
.sym 110469 $abc$42206$n4712_1
.sym 110471 $abc$42206$n3520
.sym 110472 $abc$42206$n3516_1
.sym 110473 lm32_cpu.x_result[26]
.sym 110474 $abc$42206$n3237_1
.sym 110475 lm32_cpu.operand_m[26]
.sym 110476 lm32_cpu.m_result_sel_compare_m
.sym 110477 $abc$42206$n6037_1
.sym 110479 $abc$42206$n4240_1
.sym 110480 $abc$42206$n4242
.sym 110481 lm32_cpu.x_result[26]
.sym 110482 $abc$42206$n3242_1
.sym 110483 lm32_cpu.x_result[26]
.sym 110487 $abc$42206$n3573
.sym 110488 lm32_cpu.w_result[23]
.sym 110489 $abc$42206$n6034_1
.sym 110490 $abc$42206$n6353_1
.sym 110491 lm32_cpu.operand_m[24]
.sym 110492 lm32_cpu.m_result_sel_compare_m
.sym 110493 $abc$42206$n6034_1
.sym 110495 lm32_cpu.pc_m[20]
.sym 110496 lm32_cpu.memop_pc_w[20]
.sym 110497 lm32_cpu.data_bus_error_exception_m
.sym 110499 lm32_cpu.operand_m[24]
.sym 110500 lm32_cpu.m_result_sel_compare_m
.sym 110501 $abc$42206$n6037_1
.sym 110503 lm32_cpu.pc_m[27]
.sym 110507 lm32_cpu.store_operand_x[0]
.sym 110508 lm32_cpu.store_operand_x[8]
.sym 110509 lm32_cpu.size_x[1]
.sym 110511 $abc$42206$n3627
.sym 110512 lm32_cpu.w_result[20]
.sym 110513 $abc$42206$n6034_1
.sym 110514 $abc$42206$n6353_1
.sym 110515 lm32_cpu.pc_m[20]
.sym 110519 $abc$42206$n4303
.sym 110520 $abc$42206$n4305
.sym 110521 lm32_cpu.x_result[19]
.sym 110522 $abc$42206$n3242_1
.sym 110523 lm32_cpu.x_result[27]
.sym 110527 lm32_cpu.operand_m[27]
.sym 110528 lm32_cpu.m_result_sel_compare_m
.sym 110529 $abc$42206$n6034_1
.sym 110531 lm32_cpu.x_result[19]
.sym 110535 lm32_cpu.pc_x[19]
.sym 110539 $abc$42206$n3497_1
.sym 110540 $abc$42206$n3511
.sym 110541 lm32_cpu.x_result[27]
.sym 110542 $abc$42206$n3237_1
.sym 110543 lm32_cpu.operand_m[19]
.sym 110544 lm32_cpu.m_result_sel_compare_m
.sym 110545 $abc$42206$n6037_1
.sym 110547 $abc$42206$n3464_1
.sym 110548 lm32_cpu.w_result[29]
.sym 110549 $abc$42206$n6034_1
.sym 110550 $abc$42206$n6353_1
.sym 110551 $abc$42206$n4214_1
.sym 110552 lm32_cpu.w_result[29]
.sym 110553 $abc$42206$n6037_1
.sym 110554 $abc$42206$n4176_1
.sym 110555 lm32_cpu.pc_m[27]
.sym 110556 lm32_cpu.memop_pc_w[27]
.sym 110557 lm32_cpu.data_bus_error_exception_m
.sym 110559 lm32_cpu.branch_target_d[8]
.sym 110560 $abc$42206$n6145_1
.sym 110561 $abc$42206$n4812
.sym 110563 $abc$42206$n4295_1
.sym 110564 lm32_cpu.w_result[20]
.sym 110565 $abc$42206$n6037_1
.sym 110566 $abc$42206$n4176_1
.sym 110567 lm32_cpu.bypass_data_1[9]
.sym 110571 lm32_cpu.bypass_data_1[29]
.sym 110575 $abc$42206$n4268_1
.sym 110576 lm32_cpu.w_result[23]
.sym 110577 $abc$42206$n6037_1
.sym 110578 $abc$42206$n4176_1
.sym 110579 lm32_cpu.bypass_data_1[8]
.sym 110583 sram_bus_dat_w[3]
.sym 110587 $abc$42206$n4250_1
.sym 110588 lm32_cpu.w_result[25]
.sym 110589 $abc$42206$n6037_1
.sym 110590 $abc$42206$n4176_1
.sym 110591 sram_bus_dat_w[0]
.sym 110595 lm32_cpu.m_result_sel_compare_m
.sym 110596 lm32_cpu.operand_m[7]
.sym 110597 $abc$42206$n4408
.sym 110598 $abc$42206$n6037_1
.sym 110599 sram_bus_dat_w[1]
.sym 110603 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 110604 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 110605 grant
.sym 110607 lm32_cpu.x_result[8]
.sym 110608 $abc$42206$n3865_1
.sym 110609 $abc$42206$n3237_1
.sym 110611 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 110612 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 110613 grant
.sym 110615 lm32_cpu.operand_m[30]
.sym 110619 lm32_cpu.operand_m[13]
.sym 110623 lm32_cpu.m_result_sel_compare_m
.sym 110624 lm32_cpu.operand_m[13]
.sym 110627 lm32_cpu.m_result_sel_compare_m
.sym 110628 lm32_cpu.operand_m[1]
.sym 110629 $abc$42206$n4457
.sym 110630 $abc$42206$n6037_1
.sym 110631 $abc$42206$n6143_1
.sym 110632 $abc$42206$n6144_1
.sym 110633 $abc$42206$n6034_1
.sym 110634 $abc$42206$n3237_1
.sym 110635 lm32_cpu.operand_m[29]
.sym 110639 $abc$42206$n3537_1
.sym 110640 lm32_cpu.w_result[25]
.sym 110641 $abc$42206$n6034_1
.sym 110642 $abc$42206$n6353_1
.sym 110643 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 110644 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 110645 grant
.sym 110650 $abc$42206$n3222_1_$glb_clk
.sym 110651 csrbank3_ev_enable0_w[1]
.sym 110652 basesoc_uart_rx_pending
.sym 110653 csrbank3_ev_enable0_w[0]
.sym 110654 basesoc_uart_tx_pending
.sym 110655 $abc$42206$n3289_1
.sym 110656 basesoc_uart_rx_pending
.sym 110657 csrbank3_ev_enable0_w[1]
.sym 110658 $abc$42206$n4552_1
.sym 110659 $abc$42206$n3200_1
.sym 110660 spram_bus_ack
.sym 110661 basesoc_bus_wishbone_ack
.sym 110662 spiflash_bus_ack
.sym 110663 sram_bus_dat_w[3]
.sym 110667 lm32_cpu.mc_arithmetic.a[3]
.sym 110668 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 110669 $abc$42206$n3222_1_$glb_clk
.sym 110670 $abc$42206$n3285_1
.sym 110671 sram_bus_dat_w[0]
.sym 110675 $abc$42206$n3764
.sym 110676 $abc$42206$n6037_1
.sym 110677 $abc$42206$n4359_1
.sym 110682 lm32_cpu.load_store_unit.store_data_m[4]
.sym 110683 slave_sel[1]
.sym 110690 lm32_cpu.pc_f[28]
.sym 110691 $abc$42206$n4572_1
.sym 110692 $abc$42206$n4569
.sym 110695 $abc$42206$n4571
.sym 110696 $abc$42206$n4570_1
.sym 110699 $abc$42206$n4569
.sym 110700 $abc$42206$n4572_1
.sym 110703 $abc$42206$n4570_1
.sym 110704 $abc$42206$n4571
.sym 110705 $abc$42206$n4572_1
.sym 110707 spram_bus_ack
.sym 110708 $abc$42206$n5940_1
.sym 110711 $abc$42206$n4546_1
.sym 110712 csrbank3_rxempty_w
.sym 110713 $abc$42206$n6215_1
.sym 110714 sram_bus_adr[2]
.sym 110715 basesoc_uart_tx_pending
.sym 110716 $abc$42206$n3289_1
.sym 110717 $abc$42206$n6204
.sym 110718 sram_bus_adr[2]
.sym 110719 sram_bus_adr[0]
.sym 110720 sram_bus_adr[1]
.sym 110723 csrbank3_ev_enable0_w[0]
.sym 110724 $abc$42206$n4609
.sym 110725 $abc$42206$n6205_1
.sym 110726 $abc$42206$n4602_1
.sym 110727 sram_bus_we
.sym 110728 $abc$42206$n4602_1
.sym 110729 $abc$42206$n4609
.sym 110730 sys_rst
.sym 110731 $abc$42206$n4575
.sym 110732 $abc$42206$n4603
.sym 110735 sram_bus_dat_w[0]
.sym 110736 $abc$42206$n4601
.sym 110737 sys_rst
.sym 110738 $abc$42206$n2250
.sym 110739 $abc$42206$n2250
.sym 110743 sram_bus_adr[13]
.sym 110744 sram_bus_adr[9]
.sym 110745 sram_bus_adr[10]
.sym 110747 sram_bus_adr[11]
.sym 110748 sram_bus_adr[12]
.sym 110749 $abc$42206$n3291_1
.sym 110751 sram_bus_adr[11]
.sym 110752 sram_bus_adr[12]
.sym 110753 sram_bus_adr[10]
.sym 110755 sram_bus_adr[13]
.sym 110756 sram_bus_adr[9]
.sym 110759 sram_bus_adr[13]
.sym 110760 sram_bus_adr[9]
.sym 110761 $abc$42206$n4575
.sym 110763 sram_bus_dat_w[0]
.sym 110767 sram_bus_adr[10]
.sym 110768 sram_bus_adr[12]
.sym 110769 sram_bus_adr[11]
.sym 110770 $abc$42206$n4603
.sym 110771 sram_bus_adr[11]
.sym 110772 $abc$42206$n3291_1
.sym 110773 sram_bus_adr[12]
.sym 110778 $abc$42206$n2147
.sym 110779 sram_bus_we
.sym 110780 $abc$42206$n4672_1
.sym 110781 $abc$42206$n3289_1
.sym 110782 sys_rst
.sym 110783 sram_bus_adr[0]
.sym 110784 sram_bus_adr[1]
.sym 110787 storage[13][6]
.sym 110788 storage[15][6]
.sym 110789 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 110790 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 110791 sram_bus_we
.sym 110792 $abc$42206$n4574_1
.sym 110793 $abc$42206$n4552_1
.sym 110794 sys_rst
.sym 110795 sram_bus_dat_w[5]
.sym 110799 sram_bus_we
.sym 110800 $abc$42206$n3290_1
.sym 110801 $abc$42206$n4551
.sym 110802 sys_rst
.sym 110803 storage[12][0]
.sym 110804 storage[14][0]
.sym 110805 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 110806 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 110807 $abc$42206$n11
.sym 110811 sys_rst
.sym 110812 sram_bus_dat_w[4]
.sym 110815 $abc$42206$n13
.sym 110819 sram_bus_we
.sym 110820 $abc$42206$n4574_1
.sym 110821 $abc$42206$n4546_1
.sym 110822 sys_rst
.sym 110823 storage[13][0]
.sym 110824 storage[15][0]
.sym 110825 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 110826 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 110827 $abc$42206$n9
.sym 110831 $abc$42206$n4628_1
.sym 110832 $abc$42206$n4635
.sym 110833 sys_rst
.sym 110835 csrbank4_tuning_word3_w[5]
.sym 110836 $abc$42206$n76
.sym 110837 sram_bus_adr[0]
.sym 110838 sram_bus_adr[1]
.sym 110842 $abc$42206$n5172
.sym 110843 sram_bus_dat_w[0]
.sym 110847 sram_bus_dat_w[4]
.sym 110851 $abc$42206$n76
.sym 110855 csrbank4_tuning_word2_w[7]
.sym 110856 csrbank4_tuning_word0_w[7]
.sym 110857 sram_bus_adr[1]
.sym 110858 sram_bus_adr[0]
.sym 110859 $abc$42206$n74
.sym 110863 csrbank4_tuning_word3_w[2]
.sym 110864 $abc$42206$n74
.sym 110865 sram_bus_adr[0]
.sym 110866 sram_bus_adr[1]
.sym 110867 sram_bus_dat_w[2]
.sym 110871 sram_bus_dat_w[6]
.sym 110875 sram_bus_dat_w[5]
.sym 110879 $abc$42206$n4630_1
.sym 110880 csrbank2_load0_w[6]
.sym 110881 csrbank2_reload0_w[6]
.sym 110882 $abc$42206$n4637
.sym 110883 sram_bus_dat_w[2]
.sym 110887 sram_bus_dat_w[7]
.sym 110891 csrbank2_load1_w[6]
.sym 110892 $abc$42206$n4632_1
.sym 110893 $abc$42206$n4635
.sym 110894 csrbank2_load3_w[6]
.sym 110895 sram_bus_dat_w[4]
.sym 110899 $abc$42206$n6262_1
.sym 110900 sram_bus_adr[4]
.sym 110901 $abc$42206$n6261_1
.sym 110902 $abc$42206$n5385
.sym 110903 csrbank2_load1_w[4]
.sym 110904 $abc$42206$n5126
.sym 110905 csrbank2_en0_w
.sym 110907 csrbank2_reload1_w[6]
.sym 110908 $abc$42206$n5725
.sym 110909 basesoc_timer0_zero_trigger
.sym 110911 csrbank2_reload1_w[4]
.sym 110912 $abc$42206$n5719
.sym 110913 basesoc_timer0_zero_trigger
.sym 110915 csrbank2_reload1_w[3]
.sym 110916 $abc$42206$n5716
.sym 110917 basesoc_timer0_zero_trigger
.sym 110919 csrbank2_load1_w[6]
.sym 110920 $abc$42206$n5130_1
.sym 110921 csrbank2_en0_w
.sym 110923 $abc$42206$n4646_1
.sym 110924 csrbank2_reload3_w[1]
.sym 110925 $abc$42206$n4640_1
.sym 110926 csrbank2_reload1_w[1]
.sym 110927 $abc$42206$n4640_1
.sym 110928 $abc$42206$n4628_1
.sym 110929 sys_rst
.sym 110931 csrbank2_load1_w[0]
.sym 110932 $abc$42206$n4632_1
.sym 110933 $abc$42206$n4635
.sym 110934 csrbank2_load3_w[0]
.sym 110935 csrbank2_reload0_w[3]
.sym 110936 $abc$42206$n5692
.sym 110937 basesoc_timer0_zero_trigger
.sym 110939 csrbank2_reload1_w[3]
.sym 110940 $abc$42206$n4640_1
.sym 110941 $abc$42206$n4643
.sym 110942 csrbank2_reload2_w[3]
.sym 110943 csrbank2_reload0_w[4]
.sym 110944 $abc$42206$n5695
.sym 110945 basesoc_timer0_zero_trigger
.sym 110947 csrbank2_reload2_w[3]
.sym 110948 $abc$42206$n5740
.sym 110949 basesoc_timer0_zero_trigger
.sym 110951 $abc$42206$n4640_1
.sym 110952 csrbank2_reload1_w[4]
.sym 110953 $abc$42206$n4637
.sym 110954 csrbank2_reload0_w[4]
.sym 110955 sram_bus_dat_w[1]
.sym 110959 sram_bus_dat_w[7]
.sym 110963 sram_bus_dat_w[3]
.sym 110967 basesoc_timer0_value[10]
.sym 110971 csrbank2_reload3_w[3]
.sym 110972 $abc$42206$n4646_1
.sym 110973 $abc$42206$n5350
.sym 110975 $abc$42206$n5326_1
.sym 110976 csrbank2_value2_w[3]
.sym 110977 $abc$42206$n4635
.sym 110978 csrbank2_load3_w[3]
.sym 110979 $abc$42206$n6254_1
.sym 110980 $abc$42206$n5340_1
.sym 110981 $abc$42206$n5345_1
.sym 110982 $abc$42206$n5347
.sym 110983 $abc$42206$n4632_1
.sym 110984 csrbank2_load1_w[2]
.sym 110985 $abc$42206$n4630_1
.sym 110986 csrbank2_load0_w[2]
.sym 110987 csrbank2_value1_w[2]
.sym 110988 $abc$42206$n5327_1
.sym 110989 $abc$42206$n5346
.sym 110991 basesoc_timer0_value[19]
.sym 110995 $abc$42206$n5321_1
.sym 110996 csrbank2_value0_w[2]
.sym 110997 $abc$42206$n4640_1
.sym 110998 csrbank2_reload1_w[2]
.sym 110999 $abc$42206$n5315_1
.sym 111000 csrbank2_value3_w[3]
.sym 111001 $abc$42206$n4632_1
.sym 111002 csrbank2_load1_w[3]
.sym 111003 $abc$42206$n5315_1
.sym 111004 csrbank2_value3_w[6]
.sym 111005 $abc$42206$n4640_1
.sym 111006 csrbank2_reload1_w[6]
.sym 111007 csrbank2_reload3_w[2]
.sym 111008 $abc$42206$n4646_1
.sym 111009 $abc$42206$n5341_1
.sym 111011 sram_bus_dat_w[4]
.sym 111015 sram_bus_dat_w[6]
.sym 111019 sram_bus_dat_w[7]
.sym 111023 csrbank2_load0_w[3]
.sym 111024 $abc$42206$n4630_1
.sym 111025 $abc$42206$n5355
.sym 111026 $abc$42206$n5356
.sym 111027 $abc$42206$n5327_1
.sym 111028 csrbank2_value1_w[3]
.sym 111029 $abc$42206$n4637
.sym 111030 csrbank2_reload0_w[3]
.sym 111031 sram_bus_dat_w[3]
.sym 111047 sram_bus_dat_w[1]
.sym 111054 csrbank2_load1_w[0]
.sym 111059 sram_bus_dat_w[0]
.sym 111066 lm32_cpu.branch_target_x[7]
.sym 111070 lm32_cpu.branch_target_x[20]
.sym 111074 lm32_cpu.pc_d[23]
.sym 111078 $abc$42206$n7049
.sym 111090 lm32_cpu.branch_target_d[1]
.sym 111099 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 111100 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 111101 grant
.sym 111106 lm32_cpu.pc_d[6]
.sym 111107 spiflash_sr[2]
.sym 111111 spiflash_sr[3]
.sym 111115 spiflash_sr[0]
.sym 111122 lm32_cpu.pc_d[2]
.sym 111123 spiflash_sr[1]
.sym 111127 lm32_cpu.instruction_unit.wb_data_f[4]
.sym 111131 lm32_cpu.instruction_unit.wb_data_f[31]
.sym 111135 lm32_cpu.instruction_unit.wb_data_f[1]
.sym 111139 slave_sel_r[1]
.sym 111140 spiflash_sr[3]
.sym 111141 slave_sel_r[0]
.sym 111142 basesoc_bus_wishbone_dat_r[3]
.sym 111143 $abc$42206$n3282_1
.sym 111144 $abc$42206$n3262_1
.sym 111147 slave_sel_r[1]
.sym 111148 spiflash_sr[4]
.sym 111149 slave_sel_r[0]
.sym 111150 basesoc_bus_wishbone_dat_r[4]
.sym 111151 lm32_cpu.logic_op_d[3]
.sym 111152 $abc$42206$n3248_1
.sym 111153 lm32_cpu.sign_extend_d
.sym 111155 lm32_cpu.size_d[0]
.sym 111156 lm32_cpu.size_d[1]
.sym 111159 lm32_cpu.instruction_unit.pc_a[6]
.sym 111163 lm32_cpu.pc_f[2]
.sym 111167 lm32_cpu.pc_f[13]
.sym 111171 lm32_cpu.instruction_unit.wb_data_f[28]
.sym 111175 lm32_cpu.instruction_unit.pc_a[2]
.sym 111179 slave_sel_r[1]
.sym 111180 spiflash_sr[2]
.sym 111181 slave_sel_r[0]
.sym 111182 basesoc_bus_wishbone_dat_r[2]
.sym 111183 lm32_cpu.instruction_unit.pc_a[13]
.sym 111187 lm32_cpu.pc_f[1]
.sym 111191 sram_bus_dat_w[0]
.sym 111195 sram_bus_dat_w[1]
.sym 111199 $abc$42206$n4148
.sym 111200 lm32_cpu.branch_target_d[13]
.sym 111201 $abc$42206$n4693
.sym 111203 $abc$42206$n4862
.sym 111204 $abc$42206$n4863
.sym 111205 $abc$42206$n3224_1
.sym 111207 $abc$42206$n4141
.sym 111208 lm32_cpu.branch_target_d[6]
.sym 111209 $abc$42206$n4693
.sym 111211 storage[9][6]
.sym 111212 storage[11][6]
.sym 111213 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111214 $abc$42206$n6344_1
.sym 111215 sram_bus_dat_w[5]
.sym 111219 $abc$42206$n4140
.sym 111220 lm32_cpu.branch_target_d[5]
.sym 111221 $abc$42206$n4693
.sym 111223 $abc$42206$n4138
.sym 111224 lm32_cpu.branch_target_d[3]
.sym 111225 $abc$42206$n4693
.sym 111227 $abc$42206$n4144
.sym 111228 lm32_cpu.branch_target_d[9]
.sym 111229 $abc$42206$n4693
.sym 111231 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 111235 $abc$42206$n4164
.sym 111236 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 111237 $abc$42206$n4693
.sym 111239 $abc$42206$n4147
.sym 111240 lm32_cpu.branch_target_d[12]
.sym 111241 $abc$42206$n4693
.sym 111245 lm32_cpu.pc_f[29]
.sym 111246 $auto$alumacc.cc:474:replace_alu$4012.C[29]
.sym 111247 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 111251 $abc$42206$n4146
.sym 111252 lm32_cpu.branch_target_d[11]
.sym 111253 $abc$42206$n4693
.sym 111256 lm32_cpu.pc_d[0]
.sym 111257 lm32_cpu.instruction_unit.instruction_d[0]
.sym 111260 lm32_cpu.pc_d[1]
.sym 111261 lm32_cpu.instruction_unit.instruction_d[1]
.sym 111262 $auto$alumacc.cc:474:replace_alu$3991.C[1]
.sym 111264 lm32_cpu.pc_d[2]
.sym 111265 lm32_cpu.instruction_unit.instruction_d[2]
.sym 111266 $auto$alumacc.cc:474:replace_alu$3991.C[2]
.sym 111268 lm32_cpu.pc_d[3]
.sym 111269 lm32_cpu.instruction_unit.instruction_d[3]
.sym 111270 $auto$alumacc.cc:474:replace_alu$3991.C[3]
.sym 111272 lm32_cpu.pc_d[4]
.sym 111273 lm32_cpu.instruction_unit.instruction_d[4]
.sym 111274 $auto$alumacc.cc:474:replace_alu$3991.C[4]
.sym 111276 lm32_cpu.pc_d[5]
.sym 111277 lm32_cpu.instruction_unit.instruction_d[5]
.sym 111278 $auto$alumacc.cc:474:replace_alu$3991.C[5]
.sym 111280 lm32_cpu.pc_d[6]
.sym 111281 lm32_cpu.instruction_unit.instruction_d[6]
.sym 111282 $auto$alumacc.cc:474:replace_alu$3991.C[6]
.sym 111284 lm32_cpu.pc_d[7]
.sym 111285 lm32_cpu.instruction_unit.instruction_d[7]
.sym 111286 $auto$alumacc.cc:474:replace_alu$3991.C[7]
.sym 111288 lm32_cpu.pc_d[8]
.sym 111289 lm32_cpu.instruction_unit.instruction_d[8]
.sym 111290 $auto$alumacc.cc:474:replace_alu$3991.C[8]
.sym 111292 lm32_cpu.pc_d[9]
.sym 111293 lm32_cpu.instruction_unit.instruction_d[9]
.sym 111294 $auto$alumacc.cc:474:replace_alu$3991.C[9]
.sym 111296 lm32_cpu.pc_d[10]
.sym 111297 lm32_cpu.instruction_unit.instruction_d[10]
.sym 111298 $auto$alumacc.cc:474:replace_alu$3991.C[10]
.sym 111300 lm32_cpu.pc_d[11]
.sym 111301 lm32_cpu.instruction_unit.instruction_d[11]
.sym 111302 $auto$alumacc.cc:474:replace_alu$3991.C[11]
.sym 111304 lm32_cpu.pc_d[12]
.sym 111305 lm32_cpu.instruction_unit.instruction_d[12]
.sym 111306 $auto$alumacc.cc:474:replace_alu$3991.C[12]
.sym 111308 lm32_cpu.pc_d[13]
.sym 111309 lm32_cpu.instruction_unit.instruction_d[13]
.sym 111310 $auto$alumacc.cc:474:replace_alu$3991.C[13]
.sym 111312 lm32_cpu.pc_d[14]
.sym 111313 lm32_cpu.instruction_unit.instruction_d[14]
.sym 111314 $auto$alumacc.cc:474:replace_alu$3991.C[14]
.sym 111316 lm32_cpu.pc_d[15]
.sym 111317 lm32_cpu.instruction_unit.instruction_d[15]
.sym 111318 $auto$alumacc.cc:474:replace_alu$3991.C[15]
.sym 111320 lm32_cpu.pc_d[16]
.sym 111321 lm32_cpu.decoder.branch_offset[16]
.sym 111322 $auto$alumacc.cc:474:replace_alu$3991.C[16]
.sym 111324 lm32_cpu.pc_d[17]
.sym 111325 lm32_cpu.decoder.branch_offset[17]
.sym 111326 $auto$alumacc.cc:474:replace_alu$3991.C[17]
.sym 111328 lm32_cpu.pc_d[18]
.sym 111329 lm32_cpu.decoder.branch_offset[18]
.sym 111330 $auto$alumacc.cc:474:replace_alu$3991.C[18]
.sym 111332 lm32_cpu.pc_d[19]
.sym 111333 lm32_cpu.decoder.branch_offset[19]
.sym 111334 $auto$alumacc.cc:474:replace_alu$3991.C[19]
.sym 111336 lm32_cpu.pc_d[20]
.sym 111337 lm32_cpu.decoder.branch_offset[20]
.sym 111338 $auto$alumacc.cc:474:replace_alu$3991.C[20]
.sym 111340 lm32_cpu.pc_d[21]
.sym 111341 lm32_cpu.decoder.branch_offset[21]
.sym 111342 $auto$alumacc.cc:474:replace_alu$3991.C[21]
.sym 111344 lm32_cpu.pc_d[22]
.sym 111345 lm32_cpu.decoder.branch_offset[22]
.sym 111346 $auto$alumacc.cc:474:replace_alu$3991.C[22]
.sym 111348 lm32_cpu.pc_d[23]
.sym 111349 lm32_cpu.decoder.branch_offset[23]
.sym 111350 $auto$alumacc.cc:474:replace_alu$3991.C[23]
.sym 111352 lm32_cpu.pc_d[24]
.sym 111353 lm32_cpu.decoder.branch_offset[24]
.sym 111354 $auto$alumacc.cc:474:replace_alu$3991.C[24]
.sym 111356 lm32_cpu.pc_d[25]
.sym 111357 lm32_cpu.decoder.branch_offset[29]
.sym 111358 $auto$alumacc.cc:474:replace_alu$3991.C[25]
.sym 111360 lm32_cpu.pc_d[26]
.sym 111361 lm32_cpu.decoder.branch_offset[29]
.sym 111362 $auto$alumacc.cc:474:replace_alu$3991.C[26]
.sym 111364 lm32_cpu.pc_d[27]
.sym 111365 lm32_cpu.decoder.branch_offset[29]
.sym 111366 $auto$alumacc.cc:474:replace_alu$3991.C[27]
.sym 111368 lm32_cpu.pc_d[28]
.sym 111369 lm32_cpu.decoder.branch_offset[29]
.sym 111370 $auto$alumacc.cc:474:replace_alu$3991.C[28]
.sym 111374 $nextpnr_ICESTORM_LC_28$I3
.sym 111375 lm32_cpu.load_store_unit.store_data_m[29]
.sym 111380 lm32_cpu.pc_d[29]
.sym 111381 lm32_cpu.decoder.branch_offset[29]
.sym 111382 $auto$alumacc.cc:474:replace_alu$3991.C[29]
.sym 111383 lm32_cpu.pc_d[15]
.sym 111387 lm32_cpu.pc_d[27]
.sym 111391 lm32_cpu.pc_d[17]
.sym 111395 lm32_cpu.pc_d[18]
.sym 111399 lm32_cpu.pc_d[6]
.sym 111403 lm32_cpu.branch_target_d[1]
.sym 111404 $abc$42206$n3964_1
.sym 111405 $abc$42206$n4812
.sym 111407 lm32_cpu.pc_d[21]
.sym 111411 lm32_cpu.pc_d[20]
.sym 111415 lm32_cpu.branch_target_d[6]
.sym 111416 $abc$42206$n3864_1
.sym 111417 $abc$42206$n4812
.sym 111419 lm32_cpu.pc_f[6]
.sym 111420 $abc$42206$n3864_1
.sym 111421 $abc$42206$n3435_1
.sym 111423 lm32_cpu.x_result[14]
.sym 111424 $abc$42206$n4349
.sym 111425 $abc$42206$n3242_1
.sym 111427 lm32_cpu.branch_target_d[13]
.sym 111428 $abc$42206$n3713
.sym 111429 $abc$42206$n4812
.sym 111431 lm32_cpu.branch_target_d[5]
.sym 111432 $abc$42206$n3886_1
.sym 111433 $abc$42206$n4812
.sym 111435 lm32_cpu.bypass_data_1[17]
.sym 111439 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 111440 $abc$42206$n3394
.sym 111441 $abc$42206$n4812
.sym 111443 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 111444 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 111445 grant
.sym 111447 lm32_cpu.pc_d[23]
.sym 111451 lm32_cpu.bypass_data_1[13]
.sym 111455 lm32_cpu.pc_d[19]
.sym 111459 lm32_cpu.bypass_data_1[24]
.sym 111463 lm32_cpu.x_result[7]
.sym 111464 $abc$42206$n3887_1
.sym 111465 $abc$42206$n3237_1
.sym 111467 lm32_cpu.store_operand_x[5]
.sym 111468 lm32_cpu.store_operand_x[13]
.sym 111469 lm32_cpu.size_x[1]
.sym 111471 $abc$42206$n4258_1
.sym 111472 $abc$42206$n4260
.sym 111473 lm32_cpu.x_result[24]
.sym 111474 $abc$42206$n3242_1
.sym 111475 lm32_cpu.branch_target_d[17]
.sym 111476 $abc$42206$n3641
.sym 111477 $abc$42206$n4812
.sym 111479 lm32_cpu.store_operand_x[29]
.sym 111480 lm32_cpu.load_store_unit.store_data_x[13]
.sym 111481 lm32_cpu.size_x[0]
.sym 111482 lm32_cpu.size_x[1]
.sym 111483 lm32_cpu.pc_x[6]
.sym 111487 lm32_cpu.store_operand_x[21]
.sym 111488 lm32_cpu.store_operand_x[5]
.sym 111489 lm32_cpu.size_x[0]
.sym 111490 lm32_cpu.size_x[1]
.sym 111491 lm32_cpu.eba[10]
.sym 111492 lm32_cpu.branch_target_x[17]
.sym 111493 $abc$42206$n4712_1
.sym 111495 lm32_cpu.pc_x[2]
.sym 111499 lm32_cpu.pc_x[27]
.sym 111503 lm32_cpu.store_operand_x[1]
.sym 111504 lm32_cpu.store_operand_x[9]
.sym 111505 lm32_cpu.size_x[1]
.sym 111507 lm32_cpu.store_operand_x[17]
.sym 111508 lm32_cpu.store_operand_x[1]
.sym 111509 lm32_cpu.size_x[0]
.sym 111510 lm32_cpu.size_x[1]
.sym 111511 lm32_cpu.operand_m[21]
.sym 111512 lm32_cpu.m_result_sel_compare_m
.sym 111513 $abc$42206$n6034_1
.sym 111515 lm32_cpu.operand_m[21]
.sym 111516 lm32_cpu.m_result_sel_compare_m
.sym 111517 $abc$42206$n6037_1
.sym 111519 lm32_cpu.x_result[15]
.sym 111520 $abc$42206$n3714
.sym 111521 $abc$42206$n3237_1
.sym 111523 $abc$42206$n4285
.sym 111524 $abc$42206$n4287
.sym 111525 lm32_cpu.x_result[21]
.sym 111526 $abc$42206$n3242_1
.sym 111527 lm32_cpu.x_result[11]
.sym 111528 $abc$42206$n4374
.sym 111529 $abc$42206$n3242_1
.sym 111531 $abc$42206$n4213_1
.sym 111532 $abc$42206$n4215
.sym 111533 lm32_cpu.x_result[29]
.sym 111534 $abc$42206$n3242_1
.sym 111535 $abc$42206$n3610_1
.sym 111536 $abc$42206$n3606
.sym 111537 lm32_cpu.x_result[21]
.sym 111538 $abc$42206$n3237_1
.sym 111539 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 111543 lm32_cpu.x_result[15]
.sym 111544 $abc$42206$n4339
.sym 111545 $abc$42206$n3242_1
.sym 111547 lm32_cpu.pc_f[8]
.sym 111551 lm32_cpu.instruction_unit.pc_a[26]
.sym 111555 lm32_cpu.instruction_unit.pc_a[19]
.sym 111559 $abc$42206$n3395_1
.sym 111560 $abc$42206$n3434_1
.sym 111561 lm32_cpu.x_result[31]
.sym 111562 $abc$42206$n3237_1
.sym 111563 lm32_cpu.instruction_unit.pc_a[19]
.sym 111567 lm32_cpu.operand_m[29]
.sym 111568 lm32_cpu.m_result_sel_compare_m
.sym 111569 $abc$42206$n6037_1
.sym 111571 $abc$42206$n4175_1
.sym 111572 $abc$42206$n4181_1
.sym 111573 lm32_cpu.x_result[31]
.sym 111574 $abc$42206$n3242_1
.sym 111575 lm32_cpu.m_result_sel_compare_m
.sym 111576 $abc$42206$n6037_1
.sym 111577 lm32_cpu.operand_m[9]
.sym 111579 lm32_cpu.x_result[13]
.sym 111580 $abc$42206$n4358
.sym 111581 $abc$42206$n3242_1
.sym 111583 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 111587 $abc$42206$n4475
.sym 111588 $abc$42206$n4967_1
.sym 111589 $abc$42206$n4974_1
.sym 111591 lm32_cpu.m_result_sel_compare_m
.sym 111592 lm32_cpu.operand_m[9]
.sym 111593 lm32_cpu.x_result[9]
.sym 111594 $abc$42206$n3237_1
.sym 111595 lm32_cpu.x_result[13]
.sym 111596 $abc$42206$n3757
.sym 111597 $abc$42206$n3237_1
.sym 111599 $abc$42206$n4391
.sym 111600 $abc$42206$n4393_1
.sym 111601 lm32_cpu.x_result[9]
.sym 111602 $abc$42206$n3242_1
.sym 111603 $abc$42206$n6151_1
.sym 111604 $abc$42206$n6152_1
.sym 111605 $abc$42206$n6034_1
.sym 111606 $abc$42206$n3237_1
.sym 111607 lm32_cpu.m_result_sel_compare_m
.sym 111608 lm32_cpu.operand_m[1]
.sym 111609 $abc$42206$n4004
.sym 111610 $abc$42206$n6034_1
.sym 111611 lm32_cpu.operand_m[31]
.sym 111612 lm32_cpu.m_result_sel_compare_m
.sym 111613 $abc$42206$n6037_1
.sym 111618 $abc$42206$n3787_1
.sym 111619 lm32_cpu.m_result_sel_compare_m
.sym 111620 lm32_cpu.operand_m[15]
.sym 111621 $abc$42206$n4340
.sym 111622 $abc$42206$n6037_1
.sym 111623 lm32_cpu.pc_m[5]
.sym 111624 lm32_cpu.memop_pc_w[5]
.sym 111625 lm32_cpu.data_bus_error_exception_m
.sym 111627 lm32_cpu.operand_m[31]
.sym 111628 lm32_cpu.m_result_sel_compare_m
.sym 111629 $abc$42206$n6034_1
.sym 111631 grant
.sym 111632 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 111635 shared_dat_r[28]
.sym 111639 lm32_cpu.pc_m[23]
.sym 111640 lm32_cpu.memop_pc_w[23]
.sym 111641 lm32_cpu.data_bus_error_exception_m
.sym 111643 storage[1][0]
.sym 111644 storage[5][0]
.sym 111645 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 111646 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111647 grant
.sym 111648 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 111651 storage[1][5]
.sym 111652 storage[5][5]
.sym 111653 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 111654 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111655 lm32_cpu.load_store_unit.store_data_m[4]
.sym 111659 lm32_cpu.load_store_unit.store_data_m[21]
.sym 111663 lm32_cpu.load_store_unit.store_data_m[6]
.sym 111667 grant
.sym 111668 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 111671 lm32_cpu.x_result[1]
.sym 111675 sram_bus_adr[0]
.sym 111676 sram_bus_adr[1]
.sym 111679 lm32_cpu.store_operand_x[7]
.sym 111683 lm32_cpu.pc_x[23]
.sym 111687 lm32_cpu.store_operand_x[4]
.sym 111691 lm32_cpu.store_operand_x[6]
.sym 111695 lm32_cpu.pc_x[26]
.sym 111699 sram_bus_adr[3]
.sym 111700 $abc$42206$n4609
.sym 111703 $abc$42206$n3077
.sym 111704 $abc$42206$n3078
.sym 111705 $abc$42206$n3425
.sym 111706 sel_r
.sym 111707 interface0_bank_bus_dat_r[1]
.sym 111708 interface1_bank_bus_dat_r[1]
.sym 111709 interface3_bank_bus_dat_r[1]
.sym 111711 $abc$42206$n5863_1
.sym 111712 $abc$42206$n5864
.sym 111715 $abc$42206$n4672_1
.sym 111716 $abc$42206$n3289_1
.sym 111717 spiflash_bitbang_storage_full[1]
.sym 111719 spram_bus_adr[9]
.sym 111723 spram_bus_adr[13]
.sym 111727 $abc$42206$n5860_1
.sym 111728 interface0_bank_bus_dat_r[3]
.sym 111729 interface1_bank_bus_dat_r[3]
.sym 111730 $abc$42206$n5861_1
.sym 111731 $abc$42206$n4672_1
.sym 111732 $abc$42206$n3289_1
.sym 111733 spiflash_bitbang_storage_full[3]
.sym 111735 interface2_bank_bus_dat_r[3]
.sym 111736 interface3_bank_bus_dat_r[3]
.sym 111737 interface4_bank_bus_dat_r[3]
.sym 111739 sram_bus_dat_w[2]
.sym 111743 sram_bus_adr[1]
.sym 111744 sram_bus_adr[0]
.sym 111747 interface0_bank_bus_dat_r[4]
.sym 111748 interface2_bank_bus_dat_r[4]
.sym 111749 interface3_bank_bus_dat_r[4]
.sym 111750 interface4_bank_bus_dat_r[4]
.sym 111751 sram_bus_dat_w[0]
.sym 111755 sram_bus_we
.sym 111756 $abc$42206$n4574_1
.sym 111757 $abc$42206$n3289_1
.sym 111758 sys_rst
.sym 111759 sram_bus_we
.sym 111760 $abc$42206$n3290_1
.sym 111761 $abc$42206$n4545
.sym 111762 sys_rst
.sym 111763 sram_bus_dat_w[7]
.sym 111770 $auto$alumacc.cc:474:replace_alu$3964.C[32]
.sym 111771 $abc$42206$n5173_1
.sym 111772 $abc$42206$n5172
.sym 111773 $abc$42206$n4574_1
.sym 111778 $abc$42206$n2329
.sym 111779 $abc$42206$n5182
.sym 111780 $abc$42206$n5181
.sym 111781 $abc$42206$n4574_1
.sym 111783 sram_bus_we
.sym 111784 $abc$42206$n4574_1
.sym 111785 $abc$42206$n4549
.sym 111786 sys_rst
.sym 111787 $abc$42206$n6361_1
.sym 111788 $abc$42206$n6360_1
.sym 111789 $abc$42206$n5309
.sym 111790 $abc$42206$n4629
.sym 111791 csrbank2_reload3_w[0]
.sym 111792 $abc$42206$n4646_1
.sym 111793 $abc$42206$n5311
.sym 111794 $abc$42206$n5310
.sym 111795 spram_bus_adr[1]
.sym 111799 csrbank2_reload2_w[1]
.sym 111800 $abc$42206$n5734
.sym 111801 basesoc_timer0_zero_trigger
.sym 111803 $abc$42206$n4551
.sym 111804 csrbank2_load2_w[2]
.sym 111805 csrbank2_reload2_w[2]
.sym 111806 $abc$42206$n4644_1
.sym 111807 $abc$42206$n4628_1
.sym 111808 $abc$42206$n4650_1
.sym 111809 sys_rst
.sym 111811 sram_bus_dat_w[7]
.sym 111815 sram_bus_dat_w[3]
.sym 111819 sram_bus_adr[2]
.sym 111820 sram_bus_adr[4]
.sym 111821 $abc$42206$n4546_1
.sym 111822 sram_bus_adr[3]
.sym 111823 sram_bus_adr[2]
.sym 111824 sram_bus_adr[4]
.sym 111825 $abc$42206$n4552_1
.sym 111826 sram_bus_adr[3]
.sym 111827 csrbank2_load2_w[6]
.sym 111828 $abc$42206$n4551
.sym 111829 csrbank2_reload3_w[6]
.sym 111830 $abc$42206$n4543
.sym 111831 $abc$42206$n6263_1
.sym 111832 $abc$42206$n5377
.sym 111833 $abc$42206$n5381_1
.sym 111834 $abc$42206$n4629
.sym 111835 csrbank2_load2_w[1]
.sym 111836 $abc$42206$n5136_1
.sym 111837 csrbank2_en0_w
.sym 111839 csrbank2_reload0_w[6]
.sym 111840 $abc$42206$n5701
.sym 111841 basesoc_timer0_zero_trigger
.sym 111843 sram_bus_adr[4]
.sym 111844 $abc$42206$n6256_1
.sym 111845 $abc$42206$n6255_1
.sym 111846 $abc$42206$n4629
.sym 111847 $abc$42206$n6252_1
.sym 111848 $abc$42206$n6251
.sym 111849 $abc$42206$n5329_1
.sym 111850 $abc$42206$n4629
.sym 111851 csrbank2_load0_w[6]
.sym 111852 $abc$42206$n5114
.sym 111853 csrbank2_en0_w
.sym 111855 csrbank2_load0_w[5]
.sym 111856 $abc$42206$n5112_1
.sym 111857 csrbank2_en0_w
.sym 111859 $abc$42206$n5188
.sym 111860 $abc$42206$n5187
.sym 111861 $abc$42206$n4574_1
.sym 111863 csrbank2_load2_w[5]
.sym 111864 $abc$42206$n5144_1
.sym 111865 csrbank2_en0_w
.sym 111867 csrbank2_reload1_w[1]
.sym 111868 $abc$42206$n5710
.sym 111869 basesoc_timer0_zero_trigger
.sym 111871 $abc$42206$n4635
.sym 111872 csrbank2_load3_w[1]
.sym 111873 $abc$42206$n5337_1
.sym 111874 $abc$42206$n5336_1
.sym 111875 csrbank2_reload1_w[0]
.sym 111876 $abc$42206$n5707
.sym 111877 basesoc_timer0_zero_trigger
.sym 111879 basesoc_timer0_value[4]
.sym 111880 basesoc_timer0_value[5]
.sym 111881 basesoc_timer0_value[6]
.sym 111882 basesoc_timer0_value[7]
.sym 111883 csrbank2_load1_w[0]
.sym 111884 $abc$42206$n5118_1
.sym 111885 csrbank2_en0_w
.sym 111887 csrbank2_load1_w[1]
.sym 111888 $abc$42206$n5120
.sym 111889 csrbank2_en0_w
.sym 111891 basesoc_timer0_value[8]
.sym 111892 basesoc_timer0_value[9]
.sym 111893 basesoc_timer0_value[10]
.sym 111894 basesoc_timer0_value[11]
.sym 111895 csrbank2_load2_w[2]
.sym 111896 $abc$42206$n5138_1
.sym 111897 csrbank2_en0_w
.sym 111899 csrbank2_load0_w[4]
.sym 111900 $abc$42206$n4630_1
.sym 111901 $abc$42206$n5359
.sym 111902 $abc$42206$n5360
.sym 111903 csrbank2_load0_w[4]
.sym 111904 $abc$42206$n5110_1
.sym 111905 csrbank2_en0_w
.sym 111907 $abc$42206$n5361
.sym 111908 $abc$42206$n5358
.sym 111909 $abc$42206$n4629
.sym 111911 csrbank2_load2_w[3]
.sym 111912 $abc$42206$n5140
.sym 111913 csrbank2_en0_w
.sym 111915 csrbank2_load2_w[6]
.sym 111916 $abc$42206$n5146
.sym 111917 csrbank2_en0_w
.sym 111919 csrbank2_reload2_w[2]
.sym 111920 $abc$42206$n5737
.sym 111921 basesoc_timer0_zero_trigger
.sym 111923 basesoc_timer0_value[16]
.sym 111924 basesoc_timer0_value[17]
.sym 111925 basesoc_timer0_value[18]
.sym 111926 basesoc_timer0_value[19]
.sym 111927 csrbank2_load3_w[0]
.sym 111928 $abc$42206$n5150_1
.sym 111929 csrbank2_en0_w
.sym 111931 csrbank2_reload3_w[6]
.sym 111932 $abc$42206$n5773
.sym 111933 basesoc_timer0_zero_trigger
.sym 111935 csrbank2_load3_w[1]
.sym 111936 $abc$42206$n5152
.sym 111937 csrbank2_en0_w
.sym 111939 csrbank2_reload3_w[1]
.sym 111940 $abc$42206$n5758
.sym 111941 basesoc_timer0_zero_trigger
.sym 111943 $abc$42206$n5349
.sym 111944 $abc$42206$n5351
.sym 111945 $abc$42206$n5354
.sym 111946 $abc$42206$n4629
.sym 111947 csrbank2_load3_w[6]
.sym 111948 $abc$42206$n5162
.sym 111949 csrbank2_en0_w
.sym 111951 csrbank2_reload3_w[0]
.sym 111952 $abc$42206$n5755
.sym 111953 basesoc_timer0_zero_trigger
.sym 111955 csrbank2_load0_w[3]
.sym 111956 $abc$42206$n5108
.sym 111957 csrbank2_en0_w
.sym 111959 $abc$42206$n5315_1
.sym 111960 csrbank2_value3_w[4]
.sym 111961 $abc$42206$n4635
.sym 111962 csrbank2_load3_w[4]
.sym 111963 csrbank2_load1_w[7]
.sym 111964 $abc$42206$n5132_1
.sym 111965 csrbank2_en0_w
.sym 111967 csrbank2_load0_w[0]
.sym 111968 $abc$42206$n5102
.sym 111969 csrbank2_en0_w
.sym 111971 csrbank2_load3_w[2]
.sym 111972 $abc$42206$n5154_1
.sym 111973 csrbank2_en0_w
.sym 111975 csrbank2_load1_w[3]
.sym 111976 $abc$42206$n5124_1
.sym 111977 csrbank2_en0_w
.sym 111979 csrbank2_load3_w[4]
.sym 111980 $abc$42206$n5158
.sym 111981 csrbank2_en0_w
.sym 111983 csrbank2_load3_w[3]
.sym 111984 $abc$42206$n5156_1
.sym 111985 csrbank2_en0_w
.sym 111987 csrbank2_reload3_w[2]
.sym 111988 $abc$42206$n5761
.sym 111989 basesoc_timer0_zero_trigger
.sym 111991 basesoc_timer0_value[28]
.sym 111995 basesoc_timer0_value[27]
.sym 111999 basesoc_timer0_value[11]
.sym 112003 $abc$42206$n4630_1
.sym 112004 $abc$42206$n4628_1
.sym 112005 sys_rst
.sym 112007 csrbank2_reload3_w[3]
.sym 112008 $abc$42206$n5764
.sym 112009 basesoc_timer0_zero_trigger
.sym 112011 basesoc_timer0_value[30]
.sym 112023 lm32_cpu.pc_m[14]
.sym 112024 lm32_cpu.memop_pc_w[14]
.sym 112025 lm32_cpu.data_bus_error_exception_m
.sym 112034 lm32_cpu.branch_target_d[7]
.sym 112035 basesoc_uart_rx_fifo_level[0]
.sym 112036 basesoc_uart_rx_fifo_level[1]
.sym 112037 basesoc_uart_rx_fifo_level[2]
.sym 112038 basesoc_uart_rx_fifo_level[3]
.sym 112039 lm32_cpu.pc_m[16]
.sym 112043 lm32_cpu.pc_m[16]
.sym 112044 lm32_cpu.memop_pc_w[16]
.sym 112045 lm32_cpu.data_bus_error_exception_m
.sym 112047 lm32_cpu.pc_m[14]
.sym 112054 lm32_cpu.pc_f[6]
.sym 112056 basesoc_uart_rx_fifo_level[0]
.sym 112061 basesoc_uart_rx_fifo_level[1]
.sym 112065 basesoc_uart_rx_fifo_level[2]
.sym 112066 $auto$alumacc.cc:474:replace_alu$3946.C[2]
.sym 112069 basesoc_uart_rx_fifo_level[3]
.sym 112070 $auto$alumacc.cc:474:replace_alu$3946.C[3]
.sym 112074 $nextpnr_ICESTORM_LC_5$I3
.sym 112075 storage_1[1][2]
.sym 112076 storage_1[5][2]
.sym 112077 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 112078 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 112079 sram_bus_dat_w[6]
.sym 112083 sram_bus_dat_w[4]
.sym 112087 shared_dat_r[31]
.sym 112091 shared_dat_r[10]
.sym 112095 shared_dat_r[12]
.sym 112099 basesoc_uart_rx_fifo_level[4]
.sym 112100 $abc$42206$n4606_1
.sym 112103 lm32_cpu.instruction_unit.instruction_d[30]
.sym 112104 lm32_cpu.instruction_unit.instruction_d[31]
.sym 112107 lm32_cpu.logic_op_d[3]
.sym 112108 lm32_cpu.sign_extend_d
.sym 112111 $abc$42206$n3248_1
.sym 112112 $abc$42206$n3249_1
.sym 112115 $abc$42206$n3249_1
.sym 112116 $abc$42206$n3261_1
.sym 112117 $abc$42206$n3262_1
.sym 112119 $abc$42206$n4813
.sym 112120 $abc$42206$n3247
.sym 112121 $abc$42206$n3252_1
.sym 112123 $abc$42206$n3252_1
.sym 112124 $abc$42206$n3247
.sym 112125 lm32_cpu.branch_predict_d
.sym 112127 $abc$42206$n4142
.sym 112128 lm32_cpu.branch_target_d[7]
.sym 112129 $abc$42206$n4693
.sym 112131 lm32_cpu.pc_f[10]
.sym 112135 lm32_cpu.sign_extend_d
.sym 112136 $abc$42206$n3252_1
.sym 112137 lm32_cpu.logic_op_d[3]
.sym 112138 $abc$42206$n3248_1
.sym 112139 lm32_cpu.instruction_unit.pc_a[14]
.sym 112143 lm32_cpu.instruction_unit.instruction_d[15]
.sym 112144 $abc$42206$n4185_1
.sym 112145 lm32_cpu.branch_predict_d
.sym 112147 lm32_cpu.instruction_unit.wb_data_f[12]
.sym 112152 lm32_cpu.pc_f[0]
.sym 112157 lm32_cpu.pc_f[1]
.sym 112161 lm32_cpu.pc_f[2]
.sym 112162 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 112165 lm32_cpu.pc_f[3]
.sym 112166 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 112169 lm32_cpu.pc_f[4]
.sym 112170 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 112173 lm32_cpu.pc_f[5]
.sym 112174 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 112177 lm32_cpu.pc_f[6]
.sym 112178 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 112181 lm32_cpu.pc_f[7]
.sym 112182 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 112185 lm32_cpu.pc_f[8]
.sym 112186 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 112189 lm32_cpu.pc_f[9]
.sym 112190 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 112193 lm32_cpu.pc_f[10]
.sym 112194 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 112197 lm32_cpu.pc_f[11]
.sym 112198 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 112201 lm32_cpu.pc_f[12]
.sym 112202 $auto$alumacc.cc:474:replace_alu$4012.C[12]
.sym 112205 lm32_cpu.pc_f[13]
.sym 112206 $auto$alumacc.cc:474:replace_alu$4012.C[13]
.sym 112209 lm32_cpu.pc_f[14]
.sym 112210 $auto$alumacc.cc:474:replace_alu$4012.C[14]
.sym 112213 lm32_cpu.pc_f[15]
.sym 112214 $auto$alumacc.cc:474:replace_alu$4012.C[15]
.sym 112217 lm32_cpu.pc_f[16]
.sym 112218 $auto$alumacc.cc:474:replace_alu$4012.C[16]
.sym 112221 lm32_cpu.pc_f[17]
.sym 112222 $auto$alumacc.cc:474:replace_alu$4012.C[17]
.sym 112225 lm32_cpu.pc_f[18]
.sym 112226 $auto$alumacc.cc:474:replace_alu$4012.C[18]
.sym 112229 lm32_cpu.pc_f[19]
.sym 112230 $auto$alumacc.cc:474:replace_alu$4012.C[19]
.sym 112233 lm32_cpu.pc_f[20]
.sym 112234 $auto$alumacc.cc:474:replace_alu$4012.C[20]
.sym 112237 lm32_cpu.pc_f[21]
.sym 112238 $auto$alumacc.cc:474:replace_alu$4012.C[21]
.sym 112241 lm32_cpu.pc_f[22]
.sym 112242 $auto$alumacc.cc:474:replace_alu$4012.C[22]
.sym 112245 lm32_cpu.pc_f[23]
.sym 112246 $auto$alumacc.cc:474:replace_alu$4012.C[23]
.sym 112249 lm32_cpu.pc_f[24]
.sym 112250 $auto$alumacc.cc:474:replace_alu$4012.C[24]
.sym 112253 lm32_cpu.pc_f[25]
.sym 112254 $auto$alumacc.cc:474:replace_alu$4012.C[25]
.sym 112257 lm32_cpu.pc_f[26]
.sym 112258 $auto$alumacc.cc:474:replace_alu$4012.C[26]
.sym 112261 lm32_cpu.pc_f[27]
.sym 112262 $auto$alumacc.cc:474:replace_alu$4012.C[27]
.sym 112265 lm32_cpu.pc_f[28]
.sym 112266 $auto$alumacc.cc:474:replace_alu$4012.C[28]
.sym 112270 $nextpnr_ICESTORM_LC_42$I3
.sym 112271 $abc$42206$n4143
.sym 112272 lm32_cpu.branch_target_d[8]
.sym 112273 $abc$42206$n4693
.sym 112275 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 112279 lm32_cpu.branch_target_d[7]
.sym 112280 $abc$42206$n6153_1
.sym 112281 $abc$42206$n4812
.sym 112283 lm32_cpu.branch_target_d[12]
.sym 112284 $abc$42206$n3734_1
.sym 112285 $abc$42206$n4812
.sym 112287 $abc$42206$n4154
.sym 112288 lm32_cpu.branch_target_d[19]
.sym 112289 $abc$42206$n4693
.sym 112291 lm32_cpu.bypass_data_1[6]
.sym 112295 $abc$42206$n4153
.sym 112296 lm32_cpu.branch_target_d[18]
.sym 112297 $abc$42206$n4693
.sym 112299 lm32_cpu.branch_predict_d
.sym 112303 lm32_cpu.branch_target_d[10]
.sym 112304 $abc$42206$n3779_1
.sym 112305 $abc$42206$n4812
.sym 112307 $abc$42206$n4159
.sym 112308 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 112309 $abc$42206$n4693
.sym 112311 $abc$42206$n4160
.sym 112312 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 112313 $abc$42206$n4693
.sym 112315 lm32_cpu.instruction_unit.pc_a[27]
.sym 112319 lm32_cpu.pc_f[25]
.sym 112323 lm32_cpu.pc_f[17]
.sym 112327 $abc$42206$n4922
.sym 112328 $abc$42206$n4923
.sym 112329 $abc$42206$n3224_1
.sym 112331 $abc$42206$n4919
.sym 112332 $abc$42206$n4920
.sym 112333 $abc$42206$n3224_1
.sym 112335 lm32_cpu.pc_f[26]
.sym 112339 lm32_cpu.pc_f[28]
.sym 112344 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 112349 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 112353 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 112354 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 112358 $nextpnr_ICESTORM_LC_1$I3
.sym 112359 $abc$42206$n4871_1
.sym 112360 $abc$42206$n4872_1
.sym 112361 $abc$42206$n3224_1
.sym 112365 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 112366 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 112368 $PACKER_VCC_NET_$glb_clk
.sym 112369 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 112371 $abc$42206$n4904
.sym 112372 $abc$42206$n4905
.sym 112373 $abc$42206$n3224_1
.sym 112375 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 112376 $abc$42206$n3515_1
.sym 112377 $abc$42206$n4812
.sym 112379 lm32_cpu.pc_d[28]
.sym 112383 lm32_cpu.branch_target_d[27]
.sym 112384 $abc$42206$n3460
.sym 112385 $abc$42206$n4812
.sym 112387 lm32_cpu.store_operand_x[3]
.sym 112388 lm32_cpu.store_operand_x[11]
.sym 112389 lm32_cpu.size_x[1]
.sym 112391 lm32_cpu.pc_f[5]
.sym 112392 $abc$42206$n3886_1
.sym 112393 $abc$42206$n3435_1
.sym 112395 lm32_cpu.pc_f[24]
.sym 112396 $abc$42206$n3515_1
.sym 112397 $abc$42206$n3435_1
.sym 112399 lm32_cpu.m_result_sel_compare_m
.sym 112400 lm32_cpu.operand_m[5]
.sym 112401 $abc$42206$n3928
.sym 112402 $abc$42206$n6034_1
.sym 112403 lm32_cpu.pc_d[26]
.sym 112407 lm32_cpu.bypass_data_1[7]
.sym 112411 lm32_cpu.x_result[7]
.sym 112412 $abc$42206$n4407_1
.sym 112413 $abc$42206$n3242_1
.sym 112415 lm32_cpu.bypass_data_1[22]
.sym 112419 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 112420 lm32_cpu.pc_x[25]
.sym 112421 $abc$42206$n4848
.sym 112423 lm32_cpu.bypass_data_1[4]
.sym 112427 lm32_cpu.pc_f[13]
.sym 112428 $abc$42206$n3713
.sym 112429 $abc$42206$n3435_1
.sym 112431 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 112432 $abc$42206$n3496
.sym 112433 $abc$42206$n4812
.sym 112435 lm32_cpu.pc_f[22]
.sym 112436 $abc$42206$n3551_1
.sym 112437 $abc$42206$n3435_1
.sym 112439 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 112440 lm32_cpu.pc_x[19]
.sym 112441 $abc$42206$n4848
.sym 112443 lm32_cpu.pc_f[17]
.sym 112444 $abc$42206$n3641
.sym 112445 $abc$42206$n3435_1
.sym 112447 lm32_cpu.store_operand_x[4]
.sym 112448 lm32_cpu.store_operand_x[12]
.sym 112449 lm32_cpu.size_x[1]
.sym 112451 $abc$42206$n3465_1
.sym 112452 $abc$42206$n3461_1
.sym 112453 lm32_cpu.x_result[29]
.sym 112454 $abc$42206$n3237_1
.sym 112455 lm32_cpu.store_operand_x[20]
.sym 112456 lm32_cpu.store_operand_x[4]
.sym 112457 lm32_cpu.size_x[0]
.sym 112458 lm32_cpu.size_x[1]
.sym 112459 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 112460 lm32_cpu.pc_x[8]
.sym 112461 $abc$42206$n4848
.sym 112463 lm32_cpu.pc_f[27]
.sym 112464 $abc$42206$n3460
.sym 112465 $abc$42206$n3435_1
.sym 112467 lm32_cpu.pc_f[25]
.sym 112468 $abc$42206$n3496
.sym 112469 $abc$42206$n3435_1
.sym 112471 lm32_cpu.operand_m[30]
.sym 112472 lm32_cpu.m_result_sel_compare_m
.sym 112473 $abc$42206$n6034_1
.sym 112475 $abc$42206$n3447_1
.sym 112476 $abc$42206$n3442
.sym 112477 lm32_cpu.x_result[30]
.sym 112478 $abc$42206$n3237_1
.sym 112479 lm32_cpu.pc_d[8]
.sym 112483 lm32_cpu.pc_f[28]
.sym 112484 $abc$42206$n3441_1
.sym 112485 $abc$42206$n3435_1
.sym 112487 lm32_cpu.branch_target_d[11]
.sym 112488 $abc$42206$n3756
.sym 112489 $abc$42206$n4812
.sym 112491 lm32_cpu.bypass_data_1[11]
.sym 112495 lm32_cpu.branch_target_d[19]
.sym 112496 $abc$42206$n3605
.sym 112497 $abc$42206$n4812
.sym 112499 lm32_cpu.bypass_data_1[21]
.sym 112503 lm32_cpu.x_result[10]
.sym 112507 lm32_cpu.store_operand_x[3]
.sym 112511 lm32_cpu.operand_m[29]
.sym 112512 lm32_cpu.m_result_sel_compare_m
.sym 112513 $abc$42206$n6034_1
.sym 112515 lm32_cpu.pc_f[19]
.sym 112516 $abc$42206$n3605
.sym 112517 $abc$42206$n3435_1
.sym 112519 lm32_cpu.x_result[15]
.sym 112523 lm32_cpu.pc_f[8]
.sym 112524 $abc$42206$n6145_1
.sym 112525 $abc$42206$n3435_1
.sym 112527 lm32_cpu.pc_f[11]
.sym 112528 $abc$42206$n3756
.sym 112529 $abc$42206$n3435_1
.sym 112531 lm32_cpu.x_result[29]
.sym 112535 lm32_cpu.x_result[13]
.sym 112539 lm32_cpu.pc_x[8]
.sym 112543 lm32_cpu.x_result[12]
.sym 112544 $abc$42206$n3780
.sym 112545 $abc$42206$n3237_1
.sym 112547 lm32_cpu.x_result[31]
.sym 112551 lm32_cpu.store_operand_x[1]
.sym 112555 lm32_cpu.m_result_sel_compare_m
.sym 112556 lm32_cpu.operand_m[10]
.sym 112557 lm32_cpu.x_result[10]
.sym 112558 $abc$42206$n3237_1
.sym 112559 lm32_cpu.pc_x[18]
.sym 112563 lm32_cpu.x_result[9]
.sym 112567 lm32_cpu.pc_m[18]
.sym 112568 lm32_cpu.memop_pc_w[18]
.sym 112569 lm32_cpu.data_bus_error_exception_m
.sym 112571 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 112575 lm32_cpu.pc_m[6]
.sym 112576 lm32_cpu.memop_pc_w[6]
.sym 112577 lm32_cpu.data_bus_error_exception_m
.sym 112579 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 112583 $abc$42206$n6194
.sym 112584 $abc$42206$n6192
.sym 112585 $abc$42206$n3242_1
.sym 112586 $abc$42206$n6037_1
.sym 112587 $abc$42206$n3787_1
.sym 112588 $abc$42206$n4367
.sym 112589 $abc$42206$n6037_1
.sym 112591 lm32_cpu.pc_m[2]
.sym 112592 lm32_cpu.memop_pc_w[2]
.sym 112593 lm32_cpu.data_bus_error_exception_m
.sym 112595 lm32_cpu.m_result_sel_compare_m
.sym 112596 lm32_cpu.operand_m[10]
.sym 112597 lm32_cpu.x_result[10]
.sym 112598 $abc$42206$n3242_1
.sym 112599 sram_bus_dat_w[2]
.sym 112606 lm32_cpu.branch_target_d[11]
.sym 112607 sram_bus_dat_w[7]
.sym 112611 storage_1[8][6]
.sym 112612 storage_1[12][6]
.sym 112613 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 112614 $abc$42206$n6240_1
.sym 112615 lm32_cpu.pc_m[21]
.sym 112616 lm32_cpu.memop_pc_w[21]
.sym 112617 lm32_cpu.data_bus_error_exception_m
.sym 112619 sram_bus_dat_w[0]
.sym 112623 storage_1[9][6]
.sym 112624 storage_1[13][6]
.sym 112625 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 112626 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 112627 csrbank3_rxempty_w
.sym 112628 $abc$42206$n4601
.sym 112629 sram_bus_dat_w[1]
.sym 112631 storage[9][2]
.sym 112632 storage[13][2]
.sym 112633 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 112634 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 112635 shared_dat_r[25]
.sym 112639 $abc$42206$n4552_1
.sym 112640 sram_bus_adr[2]
.sym 112643 $abc$42206$n4602_1
.sym 112644 $abc$42206$n3289_1
.sym 112645 sram_bus_adr[2]
.sym 112646 sram_bus_we
.sym 112647 shared_dat_r[7]
.sym 112651 $abc$42206$n3288_1
.sym 112652 $abc$42206$n4602_1
.sym 112655 shared_dat_r[14]
.sym 112659 $abc$42206$n4549
.sym 112660 csrbank3_rxempty_w
.sym 112661 sram_bus_adr[0]
.sym 112662 csrbank3_txfull_w
.sym 112663 $abc$42206$n3077
.sym 112664 $abc$42206$n3078
.sym 112667 $abc$42206$n3078
.sym 112668 $abc$42206$n3077
.sym 112669 $abc$42206$n3425
.sym 112670 sel_r
.sym 112671 interface0_bank_bus_dat_r[6]
.sym 112672 interface2_bank_bus_dat_r[6]
.sym 112673 interface3_bank_bus_dat_r[6]
.sym 112674 interface4_bank_bus_dat_r[6]
.sym 112675 $abc$42206$n4672_1
.sym 112676 $abc$42206$n3289_1
.sym 112677 spiflash_bitbang_storage_full[2]
.sym 112679 $abc$42206$n3078
.sym 112680 $abc$42206$n3425
.sym 112681 $abc$42206$n3077
.sym 112682 sel_r
.sym 112683 $abc$42206$n3425
.sym 112684 $abc$42206$n5850_1
.sym 112685 sel_r
.sym 112686 $abc$42206$n5868_1
.sym 112687 interface0_bank_bus_dat_r[2]
.sym 112688 interface1_bank_bus_dat_r[2]
.sym 112689 $abc$42206$n5857_1
.sym 112690 $abc$42206$n5858_1
.sym 112691 $abc$42206$n3078
.sym 112692 $abc$42206$n3077
.sym 112693 $abc$42206$n3425
.sym 112694 sel_r
.sym 112695 interface2_bank_bus_dat_r[2]
.sym 112696 interface3_bank_bus_dat_r[2]
.sym 112697 interface4_bank_bus_dat_r[2]
.sym 112699 sram_bus_dat_w[0]
.sym 112703 sram_bus_adr[2]
.sym 112704 sram_bus_adr[3]
.sym 112705 $abc$42206$n4549
.sym 112710 $abc$42206$n5852_1
.sym 112711 sram_bus_we
.sym 112712 $abc$42206$n3290_1
.sym 112713 $abc$42206$n4543
.sym 112714 sys_rst
.sym 112718 $abc$42206$n3289_1
.sym 112722 lm32_cpu.operand_m[29]
.sym 112723 sram_bus_adr[4]
.sym 112724 sram_bus_adr[2]
.sym 112725 $abc$42206$n3289_1
.sym 112726 sram_bus_adr[3]
.sym 112727 lm32_cpu.pc_m[2]
.sym 112731 lm32_cpu.pc_m[5]
.sym 112735 lm32_cpu.pc_m[21]
.sym 112742 $abc$42206$n2174
.sym 112743 $abc$42206$n4646_1
.sym 112744 $abc$42206$n4628_1
.sym 112745 sys_rst
.sym 112747 lm32_cpu.pc_m[6]
.sym 112751 lm32_cpu.pc_m[23]
.sym 112755 lm32_cpu.pc_m[18]
.sym 112759 csrbank2_load2_w[1]
.sym 112760 $abc$42206$n4551
.sym 112761 csrbank2_load1_w[1]
.sym 112762 $abc$42206$n4548_1
.sym 112763 csrbank2_value2_w[1]
.sym 112764 $abc$42206$n5326_1
.sym 112765 sram_bus_adr[4]
.sym 112766 $abc$42206$n6250_1
.sym 112767 storage[3][5]
.sym 112768 storage[7][5]
.sym 112769 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 112770 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 112771 csrbank2_reload2_w[0]
.sym 112772 $abc$42206$n5731
.sym 112773 basesoc_timer0_zero_trigger
.sym 112775 sram_bus_dat_w[5]
.sym 112779 sram_bus_adr[3]
.sym 112780 $abc$42206$n6359_1
.sym 112781 $abc$42206$n5313
.sym 112782 $abc$42206$n5312
.sym 112783 csrbank2_reload1_w[0]
.sym 112784 $abc$42206$n4640_1
.sym 112785 $abc$42206$n4643
.sym 112786 csrbank2_reload2_w[0]
.sym 112787 sram_bus_adr[4]
.sym 112788 $abc$42206$n4648_1
.sym 112789 csrbank2_en0_w
.sym 112792 basesoc_timer0_value[0]
.sym 112796 basesoc_timer0_value[1]
.sym 112797 $PACKER_VCC_NET_$glb_clk
.sym 112800 basesoc_timer0_value[2]
.sym 112801 $PACKER_VCC_NET_$glb_clk
.sym 112802 $auto$alumacc.cc:474:replace_alu$3982.C[2]
.sym 112804 basesoc_timer0_value[3]
.sym 112805 $PACKER_VCC_NET_$glb_clk
.sym 112806 $auto$alumacc.cc:474:replace_alu$3982.C[3]
.sym 112808 basesoc_timer0_value[4]
.sym 112809 $PACKER_VCC_NET_$glb_clk
.sym 112810 $auto$alumacc.cc:474:replace_alu$3982.C[4]
.sym 112812 basesoc_timer0_value[5]
.sym 112813 $PACKER_VCC_NET_$glb_clk
.sym 112814 $auto$alumacc.cc:474:replace_alu$3982.C[5]
.sym 112816 basesoc_timer0_value[6]
.sym 112817 $PACKER_VCC_NET_$glb_clk
.sym 112818 $auto$alumacc.cc:474:replace_alu$3982.C[6]
.sym 112820 basesoc_timer0_value[7]
.sym 112821 $PACKER_VCC_NET_$glb_clk
.sym 112822 $auto$alumacc.cc:474:replace_alu$3982.C[7]
.sym 112824 basesoc_timer0_value[8]
.sym 112825 $PACKER_VCC_NET_$glb_clk
.sym 112826 $auto$alumacc.cc:474:replace_alu$3982.C[8]
.sym 112828 basesoc_timer0_value[9]
.sym 112829 $PACKER_VCC_NET_$glb_clk
.sym 112830 $auto$alumacc.cc:474:replace_alu$3982.C[9]
.sym 112832 basesoc_timer0_value[10]
.sym 112833 $PACKER_VCC_NET_$glb_clk
.sym 112834 $auto$alumacc.cc:474:replace_alu$3982.C[10]
.sym 112836 basesoc_timer0_value[11]
.sym 112837 $PACKER_VCC_NET_$glb_clk
.sym 112838 $auto$alumacc.cc:474:replace_alu$3982.C[11]
.sym 112840 basesoc_timer0_value[12]
.sym 112841 $PACKER_VCC_NET_$glb_clk
.sym 112842 $auto$alumacc.cc:474:replace_alu$3982.C[12]
.sym 112844 basesoc_timer0_value[13]
.sym 112845 $PACKER_VCC_NET_$glb_clk
.sym 112846 $auto$alumacc.cc:474:replace_alu$3982.C[13]
.sym 112848 basesoc_timer0_value[14]
.sym 112849 $PACKER_VCC_NET_$glb_clk
.sym 112850 $auto$alumacc.cc:474:replace_alu$3982.C[14]
.sym 112852 basesoc_timer0_value[15]
.sym 112853 $PACKER_VCC_NET_$glb_clk
.sym 112854 $auto$alumacc.cc:474:replace_alu$3982.C[15]
.sym 112856 basesoc_timer0_value[16]
.sym 112857 $PACKER_VCC_NET_$glb_clk
.sym 112858 $auto$alumacc.cc:474:replace_alu$3982.C[16]
.sym 112860 basesoc_timer0_value[17]
.sym 112861 $PACKER_VCC_NET_$glb_clk
.sym 112862 $auto$alumacc.cc:474:replace_alu$3982.C[17]
.sym 112864 basesoc_timer0_value[18]
.sym 112865 $PACKER_VCC_NET_$glb_clk
.sym 112866 $auto$alumacc.cc:474:replace_alu$3982.C[18]
.sym 112868 basesoc_timer0_value[19]
.sym 112869 $PACKER_VCC_NET_$glb_clk
.sym 112870 $auto$alumacc.cc:474:replace_alu$3982.C[19]
.sym 112872 basesoc_timer0_value[20]
.sym 112873 $PACKER_VCC_NET_$glb_clk
.sym 112874 $auto$alumacc.cc:474:replace_alu$3982.C[20]
.sym 112876 basesoc_timer0_value[21]
.sym 112877 $PACKER_VCC_NET_$glb_clk
.sym 112878 $auto$alumacc.cc:474:replace_alu$3982.C[21]
.sym 112880 basesoc_timer0_value[22]
.sym 112881 $PACKER_VCC_NET_$glb_clk
.sym 112882 $auto$alumacc.cc:474:replace_alu$3982.C[22]
.sym 112884 basesoc_timer0_value[23]
.sym 112885 $PACKER_VCC_NET_$glb_clk
.sym 112886 $auto$alumacc.cc:474:replace_alu$3982.C[23]
.sym 112888 basesoc_timer0_value[24]
.sym 112889 $PACKER_VCC_NET_$glb_clk
.sym 112890 $auto$alumacc.cc:474:replace_alu$3982.C[24]
.sym 112892 basesoc_timer0_value[25]
.sym 112893 $PACKER_VCC_NET_$glb_clk
.sym 112894 $auto$alumacc.cc:474:replace_alu$3982.C[25]
.sym 112896 basesoc_timer0_value[26]
.sym 112897 $PACKER_VCC_NET_$glb_clk
.sym 112898 $auto$alumacc.cc:474:replace_alu$3982.C[26]
.sym 112900 basesoc_timer0_value[27]
.sym 112901 $PACKER_VCC_NET_$glb_clk
.sym 112902 $auto$alumacc.cc:474:replace_alu$3982.C[27]
.sym 112904 basesoc_timer0_value[28]
.sym 112905 $PACKER_VCC_NET_$glb_clk
.sym 112906 $auto$alumacc.cc:474:replace_alu$3982.C[28]
.sym 112908 basesoc_timer0_value[29]
.sym 112909 $PACKER_VCC_NET_$glb_clk
.sym 112910 $auto$alumacc.cc:474:replace_alu$3982.C[29]
.sym 112912 basesoc_timer0_value[30]
.sym 112913 $PACKER_VCC_NET_$glb_clk
.sym 112914 $auto$alumacc.cc:474:replace_alu$3982.C[30]
.sym 112918 $nextpnr_ICESTORM_LC_23$I3
.sym 112919 csrbank2_value2_w[2]
.sym 112920 $abc$42206$n5326_1
.sym 112921 $abc$42206$n5315_1
.sym 112922 csrbank2_value3_w[2]
.sym 112923 basesoc_timer0_value[26]
.sym 112927 basesoc_timer0_value[18]
.sym 112931 $abc$42206$n4654_1
.sym 112932 $abc$42206$n4655
.sym 112933 $abc$42206$n4656_1
.sym 112934 $abc$42206$n4657
.sym 112935 basesoc_timer0_value[24]
.sym 112936 basesoc_timer0_value[25]
.sym 112937 basesoc_timer0_value[26]
.sym 112938 basesoc_timer0_value[27]
.sym 112939 csrbank2_reload1_w[7]
.sym 112940 $abc$42206$n5728
.sym 112941 basesoc_timer0_zero_trigger
.sym 112943 basesoc_timer0_value[28]
.sym 112944 basesoc_timer0_value[29]
.sym 112945 basesoc_timer0_value[30]
.sym 112946 basesoc_timer0_value[31]
.sym 112947 basesoc_timer0_value[25]
.sym 112963 sram_bus_dat_w[5]
.sym 112967 sram_bus_dat_w[2]
.sym 112975 sram_bus_dat_w[1]
.sym 112984 basesoc_uart_rx_fifo_level[0]
.sym 112988 basesoc_uart_rx_fifo_level[1]
.sym 112989 $PACKER_VCC_NET_$glb_clk
.sym 112992 basesoc_uart_rx_fifo_level[2]
.sym 112993 $PACKER_VCC_NET_$glb_clk
.sym 112994 $auto$alumacc.cc:474:replace_alu$3979.C[2]
.sym 112996 basesoc_uart_rx_fifo_level[3]
.sym 112997 $PACKER_VCC_NET_$glb_clk
.sym 112998 $auto$alumacc.cc:474:replace_alu$3979.C[3]
.sym 113002 $nextpnr_ICESTORM_LC_21$I3
.sym 113004 $PACKER_VCC_NET_$glb_clk
.sym 113005 basesoc_uart_rx_fifo_level[0]
.sym 113007 basesoc_uart_rx_fifo_level[1]
.sym 113012 basesoc_uart_rx_fifo_level[0]
.sym 113014 $PACKER_VCC_NET_$glb_clk
.sym 113017 basesoc_uart_rx_fifo_level[4]
.sym 113018 $auto$alumacc.cc:474:replace_alu$3946.C[4]
.sym 113019 $abc$42206$n5874
.sym 113020 $abc$42206$n5875
.sym 113021 $abc$42206$n4622_1
.sym 113023 $abc$42206$n5868
.sym 113024 $abc$42206$n5869
.sym 113025 $abc$42206$n4622_1
.sym 113027 sys_rst
.sym 113028 $abc$42206$n4620_1
.sym 113029 $abc$42206$n4622_1
.sym 113032 basesoc_uart_rx_fifo_level[4]
.sym 113033 $PACKER_VCC_NET_$glb_clk
.sym 113034 $auto$alumacc.cc:474:replace_alu$3979.C[4]
.sym 113035 sys_rst
.sym 113036 $abc$42206$n4620_1
.sym 113037 $abc$42206$n4622_1
.sym 113038 basesoc_uart_rx_fifo_level[0]
.sym 113039 $abc$42206$n5871
.sym 113040 $abc$42206$n5872
.sym 113041 $abc$42206$n4622_1
.sym 113043 $abc$42206$n5877
.sym 113044 $abc$42206$n5878
.sym 113045 $abc$42206$n4622_1
.sym 113047 basesoc_uart_rx_fifo_level[4]
.sym 113048 $abc$42206$n4606_1
.sym 113049 basesoc_uart_rx_fifo_syncfifo_we
.sym 113051 $abc$42206$n3261_1
.sym 113052 $abc$42206$n3249_1
.sym 113053 $abc$42206$n4948
.sym 113055 spiflash_sr[10]
.sym 113056 spram_bus_adr[1]
.sym 113057 $abc$42206$n4682_1
.sym 113059 lm32_cpu.logic_op_d[3]
.sym 113060 $abc$42206$n3436
.sym 113061 lm32_cpu.sign_extend_d
.sym 113063 spiflash_sr[13]
.sym 113064 spram_bus_adr[4]
.sym 113065 $abc$42206$n4682_1
.sym 113067 $abc$42206$n3248_1
.sym 113068 $abc$42206$n4192_1
.sym 113071 $abc$42206$n4813
.sym 113072 $abc$42206$n5847_1
.sym 113073 lm32_cpu.instruction_unit.instruction_d[31]
.sym 113074 lm32_cpu.instruction_unit.instruction_d[30]
.sym 113075 spiflash_sr[9]
.sym 113076 spram_bus_adr[0]
.sym 113077 $abc$42206$n4682_1
.sym 113079 lm32_cpu.instruction_unit.pc_a[7]
.sym 113083 $abc$42206$n4868
.sym 113084 $abc$42206$n4869
.sym 113085 $abc$42206$n3224_1
.sym 113087 lm32_cpu.instruction_unit.pc_a[5]
.sym 113091 lm32_cpu.instruction_unit.wb_data_f[30]
.sym 113095 lm32_cpu.instruction_unit.pc_a[5]
.sym 113099 lm32_cpu.instruction_unit.pc_a[7]
.sym 113103 lm32_cpu.instruction_unit.wb_data_f[29]
.sym 113107 $abc$42206$n4889_1
.sym 113108 $abc$42206$n4890_1
.sym 113109 $abc$42206$n3224_1
.sym 113111 $abc$42206$n4907
.sym 113112 $abc$42206$n4908
.sym 113113 $abc$42206$n3224_1
.sym 113115 $abc$42206$n4149
.sym 113116 lm32_cpu.branch_target_d[14]
.sym 113117 $abc$42206$n4693
.sym 113119 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 113120 lm32_cpu.pc_x[7]
.sym 113121 $abc$42206$n4848
.sym 113123 lm32_cpu.pc_x[14]
.sym 113127 lm32_cpu.load_store_unit.store_data_x[14]
.sym 113131 lm32_cpu.pc_x[10]
.sym 113135 $abc$42206$n4145
.sym 113136 lm32_cpu.branch_target_d[10]
.sym 113137 $abc$42206$n4693
.sym 113139 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 113140 lm32_cpu.pc_x[14]
.sym 113141 $abc$42206$n4848
.sym 113143 lm32_cpu.pc_f[6]
.sym 113147 $abc$42206$n4934
.sym 113148 $abc$42206$n4935
.sym 113149 $abc$42206$n3224_1
.sym 113151 lm32_cpu.pc_f[5]
.sym 113155 $abc$42206$n4916
.sym 113156 $abc$42206$n4917
.sym 113157 $abc$42206$n3224_1
.sym 113159 lm32_cpu.pc_f[12]
.sym 113163 lm32_cpu.instruction_unit.pc_a[17]
.sym 113167 lm32_cpu.pc_f[29]
.sym 113171 lm32_cpu.instruction_unit.pc_a[21]
.sym 113175 $abc$42206$n4155
.sym 113176 lm32_cpu.branch_target_d[20]
.sym 113177 $abc$42206$n4693
.sym 113179 lm32_cpu.pc_d[16]
.sym 113183 lm32_cpu.pc_d[14]
.sym 113187 lm32_cpu.pc_f[4]
.sym 113188 $abc$42206$n3905_1
.sym 113189 $abc$42206$n3435_1
.sym 113191 lm32_cpu.pc_d[22]
.sym 113195 lm32_cpu.pc_d[29]
.sym 113199 $abc$42206$n4158
.sym 113200 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 113201 $abc$42206$n4693
.sym 113203 lm32_cpu.branch_target_d[3]
.sym 113204 $abc$42206$n3926
.sym 113205 $abc$42206$n4812
.sym 113207 storage_1[3][1]
.sym 113208 storage_1[7][1]
.sym 113209 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 113210 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 113211 $abc$42206$n4913
.sym 113212 $abc$42206$n4914
.sym 113213 $abc$42206$n3224_1
.sym 113215 lm32_cpu.pc_f[9]
.sym 113216 $abc$42206$n3801_1
.sym 113217 $abc$42206$n3435_1
.sym 113219 $abc$42206$n4157
.sym 113220 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 113221 $abc$42206$n4693
.sym 113223 lm32_cpu.x_result[5]
.sym 113224 $abc$42206$n3927
.sym 113225 $abc$42206$n3237_1
.sym 113227 lm32_cpu.pc_f[7]
.sym 113231 lm32_cpu.instruction_unit.pc_a[17]
.sym 113235 lm32_cpu.pc_f[22]
.sym 113239 $abc$42206$n4163
.sym 113240 lm32_cpu.branch_target_d[28]
.sym 113241 $abc$42206$n4693
.sym 113243 lm32_cpu.pc_f[2]
.sym 113244 $abc$42206$n3945_1
.sym 113245 $abc$42206$n3435_1
.sym 113247 $abc$42206$n4161
.sym 113248 lm32_cpu.branch_target_d[26]
.sym 113249 $abc$42206$n4693
.sym 113251 $abc$42206$n4162
.sym 113252 lm32_cpu.branch_target_d[27]
.sym 113253 $abc$42206$n4693
.sym 113255 lm32_cpu.pc_f[7]
.sym 113256 $abc$42206$n6153_1
.sym 113257 $abc$42206$n3435_1
.sym 113259 shared_dat_r[5]
.sym 113263 shared_dat_r[17]
.sym 113267 sys_rst
.sym 113268 $abc$42206$n4622_1
.sym 113271 lm32_cpu.instruction_unit.wb_data_f[5]
.sym 113275 lm32_cpu.instruction_unit.wb_data_f[8]
.sym 113279 lm32_cpu.instruction_unit.wb_data_f[0]
.sym 113283 $abc$42206$n4928
.sym 113284 $abc$42206$n4929
.sym 113285 $abc$42206$n3224_1
.sym 113287 lm32_cpu.instruction_unit.pc_a[26]
.sym 113291 $abc$42206$n4931
.sym 113292 $abc$42206$n4932
.sym 113293 $abc$42206$n3224_1
.sym 113295 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 113296 lm32_cpu.pc_x[18]
.sym 113297 $abc$42206$n4848
.sym 113299 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 113300 lm32_cpu.pc_x[27]
.sym 113301 $abc$42206$n4848
.sym 113303 lm32_cpu.operand_m[16]
.sym 113304 lm32_cpu.m_result_sel_compare_m
.sym 113305 $abc$42206$n6034_1
.sym 113307 lm32_cpu.branch_target_d[9]
.sym 113308 $abc$42206$n3801_1
.sym 113309 $abc$42206$n4812
.sym 113311 lm32_cpu.pc_d[12]
.sym 113315 $abc$42206$n3700
.sym 113316 $abc$42206$n3696
.sym 113317 lm32_cpu.x_result[16]
.sym 113318 $abc$42206$n3237_1
.sym 113319 lm32_cpu.branch_target_d[21]
.sym 113320 $abc$42206$n3569
.sym 113321 $abc$42206$n4812
.sym 113323 $abc$42206$n4925
.sym 113324 $abc$42206$n4926
.sym 113325 $abc$42206$n3224_1
.sym 113327 lm32_cpu.branch_target_d[20]
.sym 113328 $abc$42206$n3587
.sym 113329 $abc$42206$n4812
.sym 113331 lm32_cpu.branch_target_d[18]
.sym 113332 $abc$42206$n3623
.sym 113333 $abc$42206$n4812
.sym 113335 lm32_cpu.pc_f[20]
.sym 113336 $abc$42206$n3587
.sym 113337 $abc$42206$n3435_1
.sym 113339 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 113340 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 113341 grant
.sym 113343 lm32_cpu.m_result_sel_compare_m
.sym 113344 lm32_cpu.operand_m[5]
.sym 113345 $abc$42206$n6037_1
.sym 113346 $abc$42206$n4425
.sym 113347 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 113351 lm32_cpu.pc_f[15]
.sym 113352 $abc$42206$n3677
.sym 113353 $abc$42206$n3435_1
.sym 113355 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 113356 lm32_cpu.pc_x[26]
.sym 113357 $abc$42206$n4848
.sym 113359 lm32_cpu.pc_f[21]
.sym 113360 $abc$42206$n3569
.sym 113361 $abc$42206$n3435_1
.sym 113363 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 113364 lm32_cpu.pc_x[28]
.sym 113365 $abc$42206$n4848
.sym 113367 lm32_cpu.operand_1_x[15]
.sym 113371 $abc$42206$n3664
.sym 113372 $abc$42206$n3660
.sym 113373 lm32_cpu.x_result[18]
.sym 113374 $abc$42206$n3237_1
.sym 113375 lm32_cpu.operand_m[23]
.sym 113376 lm32_cpu.m_result_sel_compare_m
.sym 113377 $abc$42206$n6034_1
.sym 113379 $abc$42206$n3574_1
.sym 113380 $abc$42206$n3570
.sym 113381 lm32_cpu.x_result[23]
.sym 113382 $abc$42206$n3237_1
.sym 113383 lm32_cpu.operand_m[20]
.sym 113384 lm32_cpu.m_result_sel_compare_m
.sym 113385 $abc$42206$n6034_1
.sym 113387 lm32_cpu.store_operand_x[7]
.sym 113388 lm32_cpu.store_operand_x[15]
.sym 113389 lm32_cpu.size_x[1]
.sym 113391 $abc$42206$n3628_1
.sym 113392 $abc$42206$n3624
.sym 113393 lm32_cpu.x_result[20]
.sym 113394 $abc$42206$n3237_1
.sym 113395 lm32_cpu.pc_f[18]
.sym 113396 $abc$42206$n3623
.sym 113397 $abc$42206$n3435_1
.sym 113399 lm32_cpu.operand_m[18]
.sym 113400 lm32_cpu.m_result_sel_compare_m
.sym 113401 $abc$42206$n6034_1
.sym 113403 lm32_cpu.bypass_data_1[15]
.sym 113407 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 113408 $abc$42206$n3533_1
.sym 113409 $abc$42206$n4812
.sym 113411 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 113412 lm32_cpu.pc_x[23]
.sym 113413 $abc$42206$n4848
.sym 113415 lm32_cpu.branch_target_d[28]
.sym 113416 $abc$42206$n3441_1
.sym 113417 $abc$42206$n4812
.sym 113419 lm32_cpu.x_result[2]
.sym 113420 $abc$42206$n4448_1
.sym 113421 $abc$42206$n3242_1
.sym 113423 lm32_cpu.branch_target_d[26]
.sym 113424 $abc$42206$n3478
.sym 113425 $abc$42206$n4812
.sym 113427 lm32_cpu.bypass_data_1[20]
.sym 113431 lm32_cpu.eba[1]
.sym 113432 lm32_cpu.branch_target_x[8]
.sym 113433 $abc$42206$n4712_1
.sym 113435 $abc$42206$n4294
.sym 113436 $abc$42206$n4296_1
.sym 113437 lm32_cpu.x_result[20]
.sym 113438 $abc$42206$n3242_1
.sym 113439 lm32_cpu.operand_m[28]
.sym 113440 lm32_cpu.m_result_sel_compare_m
.sym 113441 $abc$42206$n6034_1
.sym 113443 lm32_cpu.eba[4]
.sym 113444 lm32_cpu.branch_target_x[11]
.sym 113445 $abc$42206$n4712_1
.sym 113447 $abc$42206$n4203_1
.sym 113448 $abc$42206$n4205_1
.sym 113449 lm32_cpu.x_result[30]
.sym 113450 $abc$42206$n3242_1
.sym 113451 lm32_cpu.pc_f[29]
.sym 113452 $abc$42206$n3394
.sym 113453 $abc$42206$n3435_1
.sym 113455 lm32_cpu.operand_m[20]
.sym 113456 lm32_cpu.m_result_sel_compare_m
.sym 113457 $abc$42206$n6037_1
.sym 113459 $abc$42206$n3483_1
.sym 113460 $abc$42206$n3479_1
.sym 113461 lm32_cpu.x_result[28]
.sym 113462 $abc$42206$n3237_1
.sym 113463 $abc$42206$n4249_1
.sym 113464 $abc$42206$n4251
.sym 113465 lm32_cpu.x_result[25]
.sym 113466 $abc$42206$n3242_1
.sym 113467 lm32_cpu.x_result[28]
.sym 113471 $abc$42206$n4222_1
.sym 113472 $abc$42206$n4224
.sym 113473 lm32_cpu.x_result[28]
.sym 113474 $abc$42206$n3242_1
.sym 113475 lm32_cpu.x_result[25]
.sym 113479 lm32_cpu.store_operand_x[0]
.sym 113483 lm32_cpu.x_result[30]
.sym 113487 storage_1[2][1]
.sym 113488 storage_1[6][1]
.sym 113489 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 113490 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 113491 lm32_cpu.operand_m[28]
.sym 113492 lm32_cpu.m_result_sel_compare_m
.sym 113493 $abc$42206$n6037_1
.sym 113495 $abc$42206$n3534_1
.sym 113496 $abc$42206$n3547_1
.sym 113497 lm32_cpu.x_result[25]
.sym 113498 $abc$42206$n3237_1
.sym 113499 lm32_cpu.operand_m[21]
.sym 113503 lm32_cpu.operand_m[30]
.sym 113504 lm32_cpu.m_result_sel_compare_m
.sym 113505 $abc$42206$n6037_1
.sym 113507 $abc$42206$n4456
.sym 113508 lm32_cpu.x_result[1]
.sym 113509 $abc$42206$n3242_1
.sym 113511 lm32_cpu.operand_m[25]
.sym 113512 lm32_cpu.m_result_sel_compare_m
.sym 113513 $abc$42206$n6034_1
.sym 113515 lm32_cpu.operand_m[18]
.sym 113519 lm32_cpu.operand_m[25]
.sym 113520 lm32_cpu.m_result_sel_compare_m
.sym 113521 $abc$42206$n6037_1
.sym 113523 lm32_cpu.x_result[12]
.sym 113524 $abc$42206$n4366
.sym 113525 $abc$42206$n3242_1
.sym 113527 lm32_cpu.load_store_unit.store_data_m[0]
.sym 113531 storage[9][3]
.sym 113532 storage[13][3]
.sym 113533 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 113534 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 113535 lm32_cpu.x_result[0]
.sym 113536 $abc$42206$n4464
.sym 113537 $abc$42206$n3242_1
.sym 113543 lm32_cpu.x_result[0]
.sym 113544 $abc$42206$n4024
.sym 113545 $abc$42206$n3435_1
.sym 113546 $abc$42206$n3237_1
.sym 113547 $abc$42206$n5214
.sym 113548 $abc$42206$n5215
.sym 113549 $abc$42206$n6219_1
.sym 113550 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 113551 lm32_cpu.x_result[1]
.sym 113552 $abc$42206$n4003
.sym 113553 $abc$42206$n3435_1
.sym 113554 $abc$42206$n3237_1
.sym 113555 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 113556 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 113557 grant
.sym 113562 lm32_cpu.instruction_unit.instruction_d[8]
.sym 113563 sram_bus_dat_w[0]
.sym 113567 storage_1[11][1]
.sym 113568 storage_1[15][1]
.sym 113569 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 113570 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 113571 sram_bus_dat_w[7]
.sym 113575 sram_bus_dat_w[5]
.sym 113579 $abc$42206$n4552_1
.sym 113580 spiflash_miso
.sym 113583 $abc$42206$n3288_1
.sym 113584 sram_bus_adr[3]
.sym 113587 slave_sel[1]
.sym 113588 $abc$42206$n3206_1
.sym 113589 spiflash_i
.sym 113591 spiflash_i
.sym 113595 spiflash_bitbang_storage_full[1]
.sym 113596 spiflash_clk1
.sym 113597 spiflash_bitbang_en_storage_full
.sym 113599 csrbank3_txfull_w
.sym 113603 csrbank0_bus_errors2_w[5]
.sym 113604 $abc$42206$n62
.sym 113605 sram_bus_adr[2]
.sym 113606 $abc$42206$n4549
.sym 113607 spiflash_i
.sym 113611 sram_bus_adr[2]
.sym 113612 $abc$42206$n3289_1
.sym 113615 $abc$42206$n6357_1
.sym 113616 $abc$42206$n6202
.sym 113617 $abc$42206$n4614_1
.sym 113618 $abc$42206$n6206
.sym 113619 csrbank3_txfull_w
.sym 113620 basesoc_uart_tx_old_trigger
.sym 113623 $abc$42206$n5852_1
.sym 113624 $abc$42206$n5860_1
.sym 113625 $abc$42206$n5866_1
.sym 113627 $abc$42206$n4638_1
.sym 113628 csrbank0_bus_errors1_w[4]
.sym 113629 $abc$42206$n66
.sym 113630 $abc$42206$n4551
.sym 113631 $abc$42206$n5957
.sym 113635 $abc$42206$n3289_1
.sym 113636 spiflash_bitbang_storage_full[0]
.sym 113637 $abc$42206$n5401
.sym 113638 $abc$42206$n4672_1
.sym 113639 $abc$42206$n5852_1
.sym 113640 interface0_bank_bus_dat_r[0]
.sym 113641 interface1_bank_bus_dat_r[0]
.sym 113642 interface3_bank_bus_dat_r[0]
.sym 113643 $abc$42206$n5431_1
.sym 113644 $abc$42206$n5432_1
.sym 113645 $abc$42206$n5433
.sym 113646 $abc$42206$n3290_1
.sym 113647 $abc$42206$n5402_1
.sym 113648 spiflash_bitbang_storage_full[1]
.sym 113649 $abc$42206$n4549
.sym 113650 spiflash_bitbang_en_storage_full
.sym 113651 sram_bus_adr[3]
.sym 113652 sram_bus_adr[2]
.sym 113653 $abc$42206$n3289_1
.sym 113658 $abc$42206$n5258_1
.sym 113659 $abc$42206$n4629
.sym 113660 sram_bus_we
.sym 113666 $abc$42206$n4641
.sym 113667 sram_bus_dat_w[0]
.sym 113671 sram_bus_adr[2]
.sym 113672 sram_bus_adr[3]
.sym 113673 $abc$42206$n4552_1
.sym 113675 sram_bus_adr[2]
.sym 113676 sram_bus_adr[3]
.sym 113677 $abc$42206$n4546_1
.sym 113682 $abc$42206$n5866_1
.sym 113683 sram_bus_we
.sym 113684 $abc$42206$n4672_1
.sym 113685 $abc$42206$n4549
.sym 113686 sys_rst
.sym 113687 sram_bus_dat_w[1]
.sym 113691 sram_bus_dat_w[7]
.sym 113695 sram_bus_adr[3]
.sym 113696 sram_bus_adr[2]
.sym 113697 $abc$42206$n4546_1
.sym 113699 sram_bus_adr[4]
.sym 113700 $abc$42206$n4638_1
.sym 113703 sram_bus_adr[4]
.sym 113704 $abc$42206$n4543
.sym 113710 csrbank2_value2_w[1]
.sym 113711 sram_bus_adr[4]
.sym 113712 $abc$42206$n4549
.sym 113715 sram_bus_adr[3]
.sym 113716 sram_bus_adr[2]
.sym 113717 $abc$42206$n4549
.sym 113719 $abc$42206$n4545
.sym 113720 csrbank2_load0_w[0]
.sym 113721 $abc$42206$n6246_1
.sym 113722 $abc$42206$n4552_1
.sym 113723 csrbank2_value3_w[0]
.sym 113724 basesoc_timer0_zero_trigger
.sym 113725 sram_bus_adr[2]
.sym 113726 $abc$42206$n5316_1
.sym 113727 sram_bus_adr[4]
.sym 113728 $abc$42206$n4641
.sym 113731 sram_bus_adr[4]
.sym 113732 sram_bus_adr[2]
.sym 113733 $abc$42206$n4552_1
.sym 113734 sram_bus_adr[3]
.sym 113735 sram_bus_adr[2]
.sym 113736 $abc$42206$n5316_1
.sym 113737 sram_bus_adr[3]
.sym 113739 sram_bus_dat_w[7]
.sym 113743 sram_bus_dat_w[0]
.sym 113747 $abc$42206$n5327_1
.sym 113748 csrbank2_value1_w[1]
.sym 113749 $abc$42206$n4643
.sym 113750 csrbank2_reload2_w[1]
.sym 113751 basesoc_timer0_value[1]
.sym 113755 csrbank2_value0_w[1]
.sym 113756 $abc$42206$n5321_1
.sym 113757 $abc$42206$n5330_1
.sym 113758 $abc$42206$n5331_1
.sym 113759 csrbank2_value0_w[6]
.sym 113760 $abc$42206$n5321_1
.sym 113761 $abc$42206$n5379
.sym 113762 $abc$42206$n5378_1
.sym 113763 $abc$42206$n5326_1
.sym 113764 csrbank2_value2_w[6]
.sym 113767 basesoc_timer0_value[6]
.sym 113771 basesoc_timer0_value[17]
.sym 113775 basesoc_timer0_value[9]
.sym 113779 csrbank2_reload0_w[5]
.sym 113780 $abc$42206$n5698
.sym 113781 basesoc_timer0_zero_trigger
.sym 113783 $abc$42206$n5327_1
.sym 113784 csrbank2_value1_w[6]
.sym 113785 $abc$42206$n4643
.sym 113786 csrbank2_reload2_w[6]
.sym 113787 basesoc_timer0_value[5]
.sym 113791 basesoc_timer0_value[14]
.sym 113795 basesoc_timer0_value[0]
.sym 113796 basesoc_timer0_value[1]
.sym 113797 basesoc_timer0_value[2]
.sym 113798 basesoc_timer0_value[3]
.sym 113799 csrbank2_reload2_w[5]
.sym 113800 $abc$42206$n5746
.sym 113801 basesoc_timer0_zero_trigger
.sym 113803 $abc$42206$n4659
.sym 113804 $abc$42206$n4660_1
.sym 113805 $abc$42206$n4661
.sym 113806 $abc$42206$n4662_1
.sym 113807 basesoc_timer0_value[12]
.sym 113811 basesoc_timer0_value[12]
.sym 113812 basesoc_timer0_value[13]
.sym 113813 basesoc_timer0_value[14]
.sym 113814 basesoc_timer0_value[15]
.sym 113815 $abc$42206$n5321_1
.sym 113816 csrbank2_value0_w[5]
.sym 113817 $abc$42206$n4640_1
.sym 113818 csrbank2_reload1_w[5]
.sym 113819 basesoc_timer0_value[4]
.sym 113823 csrbank2_value3_w[5]
.sym 113824 $abc$42206$n5315_1
.sym 113825 $abc$42206$n5369
.sym 113827 basesoc_timer0_value[21]
.sym 113831 basesoc_timer0_value[20]
.sym 113832 basesoc_timer0_value[21]
.sym 113833 basesoc_timer0_value[22]
.sym 113834 basesoc_timer0_value[23]
.sym 113835 csrbank2_reload2_w[6]
.sym 113836 $abc$42206$n5749
.sym 113837 basesoc_timer0_zero_trigger
.sym 113839 basesoc_timer0_value[22]
.sym 113843 basesoc_timer0_value[20]
.sym 113847 basesoc_timer0_value[24]
.sym 113851 csrbank2_value0_w[3]
.sym 113852 $abc$42206$n5321_1
.sym 113853 $abc$42206$n5353
.sym 113854 $abc$42206$n5352
.sym 113855 basesoc_timer0_value[29]
.sym 113859 basesoc_timer0_value[2]
.sym 113863 basesoc_timer0_value[3]
.sym 113867 csrbank2_reload0_w[2]
.sym 113868 $abc$42206$n5689
.sym 113869 basesoc_timer0_zero_trigger
.sym 113871 csrbank2_value3_w[7]
.sym 113872 $abc$42206$n5315_1
.sym 113873 sram_bus_adr[4]
.sym 113874 $abc$42206$n6265_1
.sym 113875 basesoc_timer0_value[31]
.sym 113879 sram_bus_dat_w[2]
.sym 113883 sram_bus_dat_w[3]
.sym 113887 $abc$42206$n5315_1
.sym 113888 csrbank2_value3_w[1]
.sym 113889 $abc$42206$n4637
.sym 113890 csrbank2_reload0_w[1]
.sym 113891 csrbank2_reload3_w[4]
.sym 113892 $abc$42206$n5767
.sym 113893 basesoc_timer0_zero_trigger
.sym 113895 $abc$42206$n4640_1
.sym 113896 csrbank2_reload1_w[7]
.sym 113899 $abc$42206$n4653
.sym 113900 $abc$42206$n4658_1
.sym 113903 sram_bus_dat_w[5]
.sym 113907 sram_bus_dat_w[4]
.sym 113911 csrbank2_reload0_w[1]
.sym 113912 basesoc_timer0_value[1]
.sym 113913 basesoc_timer0_zero_trigger
.sym 113915 csrbank2_load0_w[1]
.sym 113916 $abc$42206$n5104_1
.sym 113917 csrbank2_en0_w
.sym 113919 $abc$42206$n4630_1
.sym 113920 csrbank2_load0_w[1]
.sym 113931 sys_rst
.sym 113932 basesoc_timer0_value[0]
.sym 113933 csrbank2_en0_w
.sym 113947 lm32_cpu.pc_x[16]
.sym 113958 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 113978 spram_bus_adr[1]
.sym 113982 spram_bus_adr[4]
.sym 113986 $abc$42206$n4812
.sym 113991 lm32_cpu.load_store_unit.store_data_m[14]
.sym 114002 $abc$42206$n3435_1
.sym 114003 lm32_cpu.load_store_unit.store_data_m[27]
.sym 114007 lm32_cpu.size_d[0]
.sym 114008 lm32_cpu.size_d[1]
.sym 114011 shared_dat_r[27]
.sym 114015 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114016 $abc$42206$n3436
.sym 114017 $abc$42206$n3249_1
.sym 114018 $abc$42206$n4472
.sym 114019 $abc$42206$n3252_1
.sym 114020 $abc$42206$n3249_1
.sym 114021 $abc$42206$n3436
.sym 114023 $abc$42206$n4948
.sym 114024 $abc$42206$n4947_1
.sym 114025 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114026 lm32_cpu.instruction_unit.instruction_d[31]
.sym 114027 $abc$42206$n3252_1
.sym 114028 $abc$42206$n3436
.sym 114029 lm32_cpu.sign_extend_d
.sym 114031 lm32_cpu.size_d[1]
.sym 114032 $abc$42206$n3249_1
.sym 114033 lm32_cpu.size_d[0]
.sym 114034 $abc$42206$n3252_1
.sym 114035 lm32_cpu.logic_op_d[3]
.sym 114036 $abc$42206$n3261_1
.sym 114037 lm32_cpu.sign_extend_d
.sym 114039 lm32_cpu.instruction_unit.instruction_d[31]
.sym 114040 lm32_cpu.logic_op_d[3]
.sym 114041 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114043 sram_bus_dat_w[3]
.sym 114047 $abc$42206$n4186_1
.sym 114048 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114049 lm32_cpu.logic_op_d[3]
.sym 114051 $abc$42206$n4186_1
.sym 114052 $abc$42206$n4187_1
.sym 114053 $abc$42206$n4185_1
.sym 114055 slave_sel_r[1]
.sym 114056 spiflash_sr[16]
.sym 114057 $abc$42206$n3200_1
.sym 114058 $abc$42206$n5743_1
.sym 114059 sram_bus_dat_w[2]
.sym 114063 lm32_cpu.size_d[0]
.sym 114064 lm32_cpu.sign_extend_d
.sym 114065 lm32_cpu.size_d[1]
.sym 114067 sram_bus_dat_w[4]
.sym 114071 $abc$42206$n3200_1
.sym 114072 $abc$42206$n5721_1
.sym 114073 $abc$42206$n5722_1
.sym 114075 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 114076 lm32_cpu.pc_x[10]
.sym 114077 $abc$42206$n4848
.sym 114079 $abc$42206$n4877_1
.sym 114080 $abc$42206$n4878_1
.sym 114081 $abc$42206$n3224_1
.sym 114083 shared_dat_r[29]
.sym 114087 shared_dat_r[30]
.sym 114091 $abc$42206$n4189_1
.sym 114092 $abc$42206$n4191_1
.sym 114093 lm32_cpu.instruction_unit.instruction_d[15]
.sym 114095 slave_sel_r[1]
.sym 114096 spiflash_sr[6]
.sym 114097 slave_sel_r[0]
.sym 114098 basesoc_bus_wishbone_dat_r[6]
.sym 114099 lm32_cpu.size_d[1]
.sym 114100 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114101 $abc$42206$n4192_1
.sym 114103 lm32_cpu.instruction_unit.pc_a[12]
.sym 114107 lm32_cpu.instruction_unit.pc_a[16]
.sym 114111 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 114115 lm32_cpu.instruction_unit.pc_a[12]
.sym 114119 $abc$42206$n4883_1
.sym 114120 $abc$42206$n4884_1
.sym 114121 $abc$42206$n3224_1
.sym 114123 lm32_cpu.instruction_unit.wb_data_f[7]
.sym 114127 slave_sel_r[1]
.sym 114128 spiflash_sr[5]
.sym 114129 slave_sel_r[0]
.sym 114130 basesoc_bus_wishbone_dat_r[5]
.sym 114131 $abc$42206$n3200_1
.sym 114132 $abc$42206$n5718_1
.sym 114133 $abc$42206$n5719_1
.sym 114135 $abc$42206$n4151
.sym 114136 lm32_cpu.branch_target_d[16]
.sym 114137 $abc$42206$n4693
.sym 114139 $abc$42206$n4910
.sym 114140 $abc$42206$n4911
.sym 114141 $abc$42206$n3224_1
.sym 114143 $abc$42206$n4895_1
.sym 114144 $abc$42206$n4896_1
.sym 114145 $abc$42206$n3224_1
.sym 114147 lm32_cpu.operand_1_x[26]
.sym 114151 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 114152 lm32_cpu.pc_x[16]
.sym 114153 $abc$42206$n4848
.sym 114155 lm32_cpu.operand_1_x[9]
.sym 114159 $abc$42206$n3223_1
.sym 114160 $abc$42206$n3284_1
.sym 114161 $abc$42206$n4193_1
.sym 114163 lm32_cpu.pc_f[3]
.sym 114164 $abc$42206$n3926
.sym 114165 $abc$42206$n3435_1
.sym 114167 $abc$42206$n4352
.sym 114168 lm32_cpu.instruction_unit.instruction_d[6]
.sym 114169 lm32_cpu.bypass_data_1[6]
.sym 114170 $abc$42206$n4342
.sym 114171 lm32_cpu.pc_f[12]
.sym 114172 $abc$42206$n3734_1
.sym 114173 $abc$42206$n3435_1
.sym 114175 basesoc_bus_wishbone_dat_r[7]
.sym 114176 slave_sel_r[0]
.sym 114177 spiflash_sr[7]
.sym 114178 slave_sel_r[1]
.sym 114179 lm32_cpu.instruction_unit.instruction_d[6]
.sym 114180 $abc$42206$n4188_1
.sym 114181 $abc$42206$n4207_1
.sym 114183 lm32_cpu.instruction_unit.instruction_d[31]
.sym 114184 $abc$42206$n4183_1
.sym 114187 lm32_cpu.instruction_unit.wb_data_f[10]
.sym 114191 lm32_cpu.instruction_unit.pc_a[16]
.sym 114195 $abc$42206$n4156
.sym 114196 lm32_cpu.branch_target_d[21]
.sym 114197 $abc$42206$n4693
.sym 114199 shared_dat_r[6]
.sym 114203 $abc$42206$n4622_1
.sym 114204 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 114205 sys_rst
.sym 114207 lm32_cpu.instruction_unit.instruction_d[0]
.sym 114208 $abc$42206$n4188_1
.sym 114209 $abc$42206$n4207_1
.sym 114211 shared_dat_r[15]
.sym 114215 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 114216 lm32_cpu.pc_x[12]
.sym 114217 $abc$42206$n4848
.sym 114219 shared_dat_r[5]
.sym 114223 lm32_cpu.branch_predict_d
.sym 114224 $abc$42206$n4207_1
.sym 114225 lm32_cpu.instruction_unit.instruction_d[31]
.sym 114226 lm32_cpu.instruction_unit.instruction_d[15]
.sym 114227 lm32_cpu.instruction_unit.instruction_d[15]
.sym 114228 lm32_cpu.read_idx_0_d[0]
.sym 114229 lm32_cpu.instruction_unit.instruction_d[31]
.sym 114231 lm32_cpu.x_result[16]
.sym 114235 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 114236 lm32_cpu.pc_x[20]
.sym 114237 $abc$42206$n4848
.sym 114239 lm32_cpu.store_operand_x[31]
.sym 114240 lm32_cpu.load_store_unit.store_data_x[15]
.sym 114241 lm32_cpu.size_x[0]
.sym 114242 lm32_cpu.size_x[1]
.sym 114243 lm32_cpu.x_result[5]
.sym 114247 lm32_cpu.eba[0]
.sym 114248 lm32_cpu.branch_target_x[7]
.sym 114249 $abc$42206$n4712_1
.sym 114251 lm32_cpu.eba[7]
.sym 114252 lm32_cpu.branch_target_x[14]
.sym 114253 $abc$42206$n4712_1
.sym 114255 lm32_cpu.eba[0]
.sym 114256 $abc$42206$n3432
.sym 114257 $abc$42206$n3431
.sym 114258 lm32_cpu.interrupt_unit.im[9]
.sym 114259 lm32_cpu.eba[20]
.sym 114260 lm32_cpu.branch_target_x[27]
.sym 114261 $abc$42206$n4712_1
.sym 114263 lm32_cpu.eba[6]
.sym 114264 $abc$42206$n3432
.sym 114265 $abc$42206$n3431
.sym 114266 lm32_cpu.interrupt_unit.im[15]
.sym 114267 $abc$42206$n4352
.sym 114268 lm32_cpu.instruction_unit.instruction_d[0]
.sym 114269 lm32_cpu.bypass_data_1[0]
.sym 114270 $abc$42206$n4342
.sym 114271 lm32_cpu.branch_target_d[16]
.sym 114272 $abc$42206$n3659
.sym 114273 $abc$42206$n4812
.sym 114275 lm32_cpu.branch_target_d[14]
.sym 114276 $abc$42206$n3695
.sym 114277 $abc$42206$n4812
.sym 114279 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 114280 lm32_cpu.pc_x[21]
.sym 114281 $abc$42206$n4848
.sym 114283 lm32_cpu.bypass_data_1[5]
.sym 114287 lm32_cpu.pc_f[14]
.sym 114288 $abc$42206$n3695
.sym 114289 $abc$42206$n3435_1
.sym 114291 lm32_cpu.x_result[5]
.sym 114292 $abc$42206$n4424
.sym 114293 $abc$42206$n3242_1
.sym 114295 lm32_cpu.eba[17]
.sym 114296 lm32_cpu.branch_target_x[24]
.sym 114297 $abc$42206$n4712_1
.sym 114299 lm32_cpu.pc_x[21]
.sym 114303 lm32_cpu.instruction_unit.instruction_d[1]
.sym 114304 $abc$42206$n4188_1
.sym 114305 $abc$42206$n4207_1
.sym 114307 lm32_cpu.eba[9]
.sym 114308 lm32_cpu.branch_target_x[16]
.sym 114309 $abc$42206$n4712_1
.sym 114311 lm32_cpu.eba[14]
.sym 114312 lm32_cpu.branch_target_x[21]
.sym 114313 $abc$42206$n4712_1
.sym 114315 lm32_cpu.store_operand_x[25]
.sym 114316 lm32_cpu.load_store_unit.store_data_x[9]
.sym 114317 lm32_cpu.size_x[0]
.sym 114318 lm32_cpu.size_x[1]
.sym 114319 $abc$42206$n3435_1
.sym 114320 lm32_cpu.bypass_data_1[17]
.sym 114321 $abc$42206$n4324
.sym 114322 $abc$42206$n4182_1
.sym 114323 lm32_cpu.x_result[20]
.sym 114327 lm32_cpu.instruction_unit.instruction_d[13]
.sym 114328 $abc$42206$n4188_1
.sym 114329 $abc$42206$n4207_1
.sym 114331 shared_dat_r[18]
.sym 114335 $abc$42206$n4352
.sym 114336 lm32_cpu.instruction_unit.instruction_d[13]
.sym 114337 lm32_cpu.bypass_data_1[13]
.sym 114338 $abc$42206$n4342
.sym 114339 $abc$42206$n4352
.sym 114340 lm32_cpu.instruction_unit.instruction_d[7]
.sym 114341 lm32_cpu.bypass_data_1[7]
.sym 114342 $abc$42206$n4342
.sym 114343 $abc$42206$n4352
.sym 114344 lm32_cpu.instruction_unit.instruction_d[4]
.sym 114345 lm32_cpu.bypass_data_1[4]
.sym 114346 $abc$42206$n4342
.sym 114347 lm32_cpu.instruction_unit.instruction_d[4]
.sym 114348 $abc$42206$n4188_1
.sym 114349 $abc$42206$n4207_1
.sym 114351 shared_dat_r[21]
.sym 114355 $abc$42206$n3435_1
.sym 114356 lm32_cpu.bypass_data_1[22]
.sym 114357 $abc$42206$n4279
.sym 114358 $abc$42206$n4182_1
.sym 114359 lm32_cpu.eba[12]
.sym 114360 lm32_cpu.branch_target_x[19]
.sym 114361 $abc$42206$n4712_1
.sym 114363 lm32_cpu.eba[19]
.sym 114364 lm32_cpu.branch_target_x[26]
.sym 114365 $abc$42206$n4712_1
.sym 114367 $abc$42206$n4342
.sym 114368 lm32_cpu.bypass_data_1[15]
.sym 114369 $abc$42206$n4343
.sym 114371 lm32_cpu.eba[21]
.sym 114372 lm32_cpu.branch_target_x[28]
.sym 114373 $abc$42206$n4712_1
.sym 114375 lm32_cpu.instruction_unit.instruction_d[7]
.sym 114376 $abc$42206$n4188_1
.sym 114377 $abc$42206$n4207_1
.sym 114379 lm32_cpu.eba[18]
.sym 114380 lm32_cpu.branch_target_x[25]
.sym 114381 $abc$42206$n4712_1
.sym 114383 $abc$42206$n3435_1
.sym 114384 lm32_cpu.bypass_data_1[20]
.sym 114385 $abc$42206$n4297
.sym 114386 $abc$42206$n4182_1
.sym 114387 lm32_cpu.x_result[18]
.sym 114391 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 114392 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 114393 grant
.sym 114395 lm32_cpu.pc_f[26]
.sym 114396 $abc$42206$n3478
.sym 114397 $abc$42206$n3435_1
.sym 114399 lm32_cpu.instruction_unit.instruction_d[11]
.sym 114400 $abc$42206$n4188_1
.sym 114401 $abc$42206$n4207_1
.sym 114403 lm32_cpu.operand_m[18]
.sym 114404 lm32_cpu.m_result_sel_compare_m
.sym 114405 $abc$42206$n6037_1
.sym 114407 storage_1[8][4]
.sym 114408 storage_1[12][4]
.sym 114409 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 114410 $abc$42206$n6232_1
.sym 114411 $abc$42206$n3435_1
.sym 114412 lm32_cpu.bypass_data_1[27]
.sym 114413 $abc$42206$n4234_1
.sym 114414 $abc$42206$n4182_1
.sym 114415 $abc$42206$n4352
.sym 114416 lm32_cpu.instruction_unit.instruction_d[11]
.sym 114417 lm32_cpu.bypass_data_1[11]
.sym 114418 $abc$42206$n4342
.sym 114419 $abc$42206$n4312
.sym 114420 $abc$42206$n4314
.sym 114421 lm32_cpu.x_result[18]
.sym 114422 $abc$42206$n3242_1
.sym 114423 lm32_cpu.bypass_data_1[12]
.sym 114427 lm32_cpu.bypass_data_1[1]
.sym 114428 $abc$42206$n4342
.sym 114431 lm32_cpu.bypass_data_1[0]
.sym 114435 lm32_cpu.bypass_data_1[31]
.sym 114439 lm32_cpu.bypass_data_1[1]
.sym 114443 $abc$42206$n4352
.sym 114444 lm32_cpu.instruction_unit.instruction_d[12]
.sym 114445 lm32_cpu.bypass_data_1[12]
.sym 114446 $abc$42206$n4342
.sym 114447 lm32_cpu.bypass_data_1[25]
.sym 114451 lm32_cpu.pc_f[23]
.sym 114452 $abc$42206$n3533_1
.sym 114453 $abc$42206$n3435_1
.sym 114455 $abc$42206$n3222_1_$glb_clk
.sym 114456 $abc$42206$n3285_1
.sym 114457 lm32_cpu.mc_arithmetic.cycles[4]
.sym 114460 lm32_cpu.mc_arithmetic.cycles[5]
.sym 114461 $PACKER_VCC_NET_$glb_clk
.sym 114462 $auto$alumacc.cc:474:replace_alu$4003.C[5]
.sym 114463 lm32_cpu.mc_arithmetic.cycles[5]
.sym 114464 $abc$42206$n4193_1
.sym 114465 $abc$42206$n3222_1_$glb_clk
.sym 114466 $abc$42206$n3285_1
.sym 114467 lm32_cpu.mc_arithmetic.cycles[0]
.sym 114468 lm32_cpu.mc_arithmetic.cycles[1]
.sym 114469 $abc$42206$n4476
.sym 114470 $abc$42206$n3225_1
.sym 114471 lm32_cpu.mc_arithmetic.cycles[2]
.sym 114472 lm32_cpu.mc_arithmetic.cycles[3]
.sym 114473 lm32_cpu.mc_arithmetic.cycles[4]
.sym 114474 lm32_cpu.mc_arithmetic.cycles[5]
.sym 114475 $abc$42206$n4469_1
.sym 114476 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 114477 $abc$42206$n4503_1
.sym 114479 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 114480 $abc$42206$n4469_1
.sym 114481 $abc$42206$n4490
.sym 114482 $abc$42206$n4491_1
.sym 114483 $abc$42206$n4488
.sym 114484 $abc$42206$n7263
.sym 114485 $abc$42206$n4487
.sym 114488 lm32_cpu.mc_arithmetic.cycles[0]
.sym 114492 lm32_cpu.mc_arithmetic.cycles[1]
.sym 114493 $PACKER_VCC_NET_$glb_clk
.sym 114496 lm32_cpu.mc_arithmetic.cycles[2]
.sym 114497 $PACKER_VCC_NET_$glb_clk
.sym 114498 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 114500 lm32_cpu.mc_arithmetic.cycles[3]
.sym 114501 $PACKER_VCC_NET_$glb_clk
.sym 114502 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 114504 lm32_cpu.mc_arithmetic.cycles[4]
.sym 114505 $PACKER_VCC_NET_$glb_clk
.sym 114506 $auto$alumacc.cc:474:replace_alu$4003.C[4]
.sym 114510 $nextpnr_ICESTORM_LC_36$I3
.sym 114511 $abc$42206$n4488
.sym 114512 $abc$42206$n7262
.sym 114515 sram_bus_dat_w[5]
.sym 114519 storage_1[9][0]
.sym 114520 storage_1[13][0]
.sym 114521 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 114522 $abc$42206$n6212
.sym 114523 $abc$42206$n7259
.sym 114524 $abc$42206$n4488
.sym 114525 $abc$42206$n4504_1
.sym 114528 lm32_cpu.mc_arithmetic.cycles[0]
.sym 114530 $PACKER_VCC_NET_$glb_clk
.sym 114531 $abc$42206$n3222_1_$glb_clk
.sym 114532 $abc$42206$n3285_1
.sym 114533 lm32_cpu.mc_arithmetic.cycles[0]
.sym 114535 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 114539 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 114543 $abc$42206$n5216
.sym 114544 $abc$42206$n5210
.sym 114545 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 114546 $abc$42206$n3288_1
.sym 114547 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 114551 $abc$42206$n4638_1
.sym 114552 csrbank0_bus_errors1_w[5]
.sym 114553 $abc$42206$n46
.sym 114554 $abc$42206$n4543
.sym 114555 storage_1[11][7]
.sym 114556 storage_1[15][7]
.sym 114557 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 114558 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 114559 $abc$42206$n2634
.sym 114563 $abc$42206$n6210
.sym 114564 $abc$42206$n6213_1
.sym 114565 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 114566 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 114567 storage_1[11][0]
.sym 114568 storage_1[15][0]
.sym 114569 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 114570 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 114571 csrbank0_bus_errors0_w[5]
.sym 114572 $abc$42206$n3288_1
.sym 114573 $abc$42206$n6268_1
.sym 114574 sram_bus_adr[3]
.sym 114575 sram_bus_adr[3]
.sym 114576 $abc$42206$n3288_1
.sym 114582 $abc$42206$n2092
.sym 114583 csrbank0_scratch1_w[5]
.sym 114584 $abc$42206$n4545
.sym 114585 $abc$42206$n5440_1
.sym 114587 csrbank0_scratch1_w[0]
.sym 114588 $abc$42206$n4545
.sym 114589 $abc$42206$n5408_1
.sym 114591 interface0_bank_bus_dat_r[7]
.sym 114592 interface2_bank_bus_dat_r[7]
.sym 114593 interface3_bank_bus_dat_r[7]
.sym 114594 interface4_bank_bus_dat_r[7]
.sym 114595 $abc$42206$n6269_1
.sym 114596 $abc$42206$n5439_1
.sym 114597 $abc$42206$n5442
.sym 114598 $abc$42206$n3290_1
.sym 114599 sram_bus_we
.sym 114600 $abc$42206$n3287_1
.sym 114601 $abc$42206$n3290_1
.sym 114602 sys_rst
.sym 114603 interface0_bank_bus_dat_r[5]
.sym 114604 interface2_bank_bus_dat_r[5]
.sym 114605 interface3_bank_bus_dat_r[5]
.sym 114606 interface4_bank_bus_dat_r[5]
.sym 114610 $abc$42206$n4545
.sym 114611 $abc$42206$n5407
.sym 114612 $abc$42206$n5410
.sym 114613 $abc$42206$n5411_1
.sym 114614 $abc$42206$n3290_1
.sym 114615 $abc$42206$n4548_1
.sym 114616 csrbank0_scratch2_w[0]
.sym 114617 $abc$42206$n4543
.sym 114618 csrbank0_scratch0_w[0]
.sym 114619 $abc$42206$n2336
.sym 114620 $abc$42206$n4664_1
.sym 114626 $abc$42206$n7606
.sym 114627 sram_bus_adr[4]
.sym 114628 $abc$42206$n4551
.sym 114629 $abc$42206$n4628_1
.sym 114630 sys_rst
.sym 114631 sram_bus_adr[4]
.sym 114632 sram_bus_adr[2]
.sym 114633 $abc$42206$n4546_1
.sym 114634 sram_bus_adr[3]
.sym 114635 sram_bus_dat_w[0]
.sym 114636 $abc$42206$n4628_1
.sym 114637 $abc$42206$n4665
.sym 114638 sys_rst
.sym 114639 csrbank2_ev_enable0_w
.sym 114640 $abc$42206$n3287_1
.sym 114641 $abc$42206$n6247
.sym 114642 sram_bus_adr[4]
.sym 114643 sram_bus_adr[4]
.sym 114644 $abc$42206$n4628_1
.sym 114645 $abc$42206$n3287_1
.sym 114646 sys_rst
.sym 114647 sram_bus_we
.sym 114648 $abc$42206$n3290_1
.sym 114649 $abc$42206$n4548_1
.sym 114650 sys_rst
.sym 114654 lm32_cpu.mc_arithmetic.state[1]
.sym 114655 sram_bus_dat_w[5]
.sym 114659 sram_bus_dat_w[7]
.sym 114663 sram_bus_dat_w[6]
.sym 114667 $abc$42206$n5327_1
.sym 114668 csrbank2_value1_w[0]
.sym 114669 $abc$42206$n5325_1
.sym 114670 $abc$42206$n6248_1
.sym 114671 sram_bus_adr[4]
.sym 114672 $abc$42206$n3287_1
.sym 114678 $abc$42206$n2195
.sym 114679 sram_bus_adr[4]
.sym 114680 $abc$42206$n4548_1
.sym 114683 $abc$42206$n4628_1
.sym 114684 $abc$42206$n4643
.sym 114685 sys_rst
.sym 114687 csrbank2_load2_w[0]
.sym 114688 csrbank2_value0_w[0]
.sym 114689 sram_bus_adr[3]
.sym 114690 sram_bus_adr[2]
.sym 114691 sram_bus_dat_w[2]
.sym 114695 sram_bus_adr[4]
.sym 114696 $abc$42206$n4644_1
.sym 114699 basesoc_timer0_zero_trigger
.sym 114700 basesoc_timer0_zero_old_trigger
.sym 114703 sram_bus_dat_w[5]
.sym 114707 $abc$42206$n4551
.sym 114708 csrbank2_load2_w[7]
.sym 114709 csrbank2_reload2_w[7]
.sym 114710 $abc$42206$n4644_1
.sym 114711 csrbank2_load2_w[0]
.sym 114712 $abc$42206$n5134
.sym 114713 csrbank2_en0_w
.sym 114715 csrbank2_load2_w[5]
.sym 114716 $abc$42206$n4551
.sym 114717 csrbank2_load0_w[5]
.sym 114718 $abc$42206$n4545
.sym 114719 storage[7][2]
.sym 114720 storage[15][2]
.sym 114721 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 114722 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 114723 $abc$42206$n6259_1
.sym 114724 $abc$42206$n5367
.sym 114725 $abc$42206$n5370_1
.sym 114726 $abc$42206$n4629
.sym 114727 csrbank2_load1_w[5]
.sym 114728 $abc$42206$n4632_1
.sym 114729 sram_bus_adr[4]
.sym 114730 $abc$42206$n6258_1
.sym 114731 sram_bus_adr[4]
.sym 114732 $abc$42206$n4545
.sym 114735 csrbank2_reload0_w[7]
.sym 114736 $abc$42206$n5704
.sym 114737 basesoc_timer0_zero_trigger
.sym 114739 csrbank2_load3_w[5]
.sym 114740 $abc$42206$n4635
.sym 114741 $abc$42206$n5368
.sym 114743 basesoc_timer0_value[16]
.sym 114747 basesoc_timer0_value[7]
.sym 114751 basesoc_timer0_value[0]
.sym 114755 csrbank2_reload0_w[5]
.sym 114756 $abc$42206$n4637
.sym 114757 $abc$42206$n4643
.sym 114758 csrbank2_reload2_w[5]
.sym 114759 $abc$42206$n5321_1
.sym 114760 csrbank2_value0_w[7]
.sym 114761 $abc$42206$n4637
.sym 114762 csrbank2_reload0_w[7]
.sym 114763 basesoc_timer0_value[8]
.sym 114767 $abc$42206$n5326_1
.sym 114768 csrbank2_value2_w[0]
.sym 114769 $abc$42206$n4637
.sym 114770 csrbank2_reload0_w[0]
.sym 114771 csrbank2_reload3_w[5]
.sym 114772 $abc$42206$n4646_1
.sym 114773 $abc$42206$n5372
.sym 114774 $abc$42206$n5371_1
.sym 114775 csrbank2_load0_w[7]
.sym 114776 $abc$42206$n5116_1
.sym 114777 csrbank2_en0_w
.sym 114779 $abc$42206$n5327_1
.sym 114780 csrbank2_value1_w[4]
.sym 114781 $abc$42206$n4646_1
.sym 114782 csrbank2_reload3_w[4]
.sym 114783 csrbank2_value2_w[4]
.sym 114784 $abc$42206$n5326_1
.sym 114785 $abc$42206$n5362
.sym 114786 $abc$42206$n5363
.sym 114787 csrbank2_load2_w[4]
.sym 114788 $abc$42206$n5142_1
.sym 114789 csrbank2_en0_w
.sym 114791 csrbank2_reload1_w[5]
.sym 114792 $abc$42206$n5722
.sym 114793 basesoc_timer0_zero_trigger
.sym 114795 $abc$42206$n4632_1
.sym 114796 csrbank2_load1_w[4]
.sym 114797 $abc$42206$n4643
.sym 114798 csrbank2_reload2_w[4]
.sym 114799 csrbank2_value0_w[4]
.sym 114800 $abc$42206$n5321_1
.sym 114801 $abc$42206$n5365
.sym 114802 $abc$42206$n5364
.sym 114803 csrbank2_reload2_w[4]
.sym 114804 $abc$42206$n5743
.sym 114805 basesoc_timer0_zero_trigger
.sym 114807 csrbank2_load2_w[7]
.sym 114808 $abc$42206$n5148_1
.sym 114809 csrbank2_en0_w
.sym 114811 $abc$42206$n6266_1
.sym 114812 $abc$42206$n5387_1
.sym 114813 $abc$42206$n5393_1
.sym 114814 $abc$42206$n4629
.sym 114815 csrbank2_load1_w[5]
.sym 114816 $abc$42206$n5128_1
.sym 114817 csrbank2_en0_w
.sym 114819 csrbank2_load0_w[2]
.sym 114820 $abc$42206$n5106_1
.sym 114821 csrbank2_en0_w
.sym 114823 csrbank2_reload3_w[5]
.sym 114824 $abc$42206$n5770
.sym 114825 basesoc_timer0_zero_trigger
.sym 114827 csrbank2_load0_w[7]
.sym 114828 $abc$42206$n4630_1
.sym 114829 $abc$42206$n5388
.sym 114830 $abc$42206$n5389
.sym 114831 csrbank2_reload2_w[7]
.sym 114832 $abc$42206$n5752
.sym 114833 basesoc_timer0_zero_trigger
.sym 114835 csrbank2_load3_w[5]
.sym 114836 $abc$42206$n5160
.sym 114837 csrbank2_en0_w
.sym 114839 $abc$42206$n5327_1
.sym 114840 csrbank2_value1_w[7]
.sym 114841 $abc$42206$n4646_1
.sym 114842 csrbank2_reload3_w[7]
.sym 114843 basesoc_timer0_value[13]
.sym 114847 csrbank2_reload0_w[0]
.sym 114848 $abc$42206$n5683
.sym 114849 basesoc_timer0_zero_trigger
.sym 114851 $abc$42206$n5326_1
.sym 114852 csrbank2_value2_w[5]
.sym 114853 $abc$42206$n5327_1
.sym 114854 csrbank2_value1_w[5]
.sym 114855 csrbank2_value2_w[7]
.sym 114856 $abc$42206$n5326_1
.sym 114857 $abc$42206$n5394
.sym 114858 $abc$42206$n5395
.sym 114859 basesoc_timer0_value[15]
.sym 114863 basesoc_timer0_value[23]
.sym 114868 basesoc_timer0_value[0]
.sym 114870 $PACKER_VCC_NET_$glb_clk
.sym 114875 sram_bus_dat_w[7]
.sym 114886 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 114895 sram_bus_dat_w[1]
.sym 114907 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 114918 $abc$42206$n3238_1
.sym 114919 storage_1[1][7]
.sym 114920 storage_1[5][7]
.sym 114921 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 114922 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 114926 lm32_cpu.branch_target_x[12]
.sym 114930 $abc$42206$n5077_1
.sym 114934 lm32_cpu.branch_target_x[9]
.sym 114935 sram_bus_dat_w[2]
.sym 114939 storage_1[0][4]
.sym 114940 storage_1[1][4]
.sym 114941 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 114942 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 114946 $abc$42206$n3435_1
.sym 114951 sram_bus_dat_w[6]
.sym 114955 sram_bus_dat_w[4]
.sym 114966 lm32_cpu.m_result_sel_compare_d
.sym 114967 $abc$42206$n3261_1
.sym 114968 $abc$42206$n4192_1
.sym 114969 $abc$42206$n4198_1
.sym 114970 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114971 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 114978 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 114979 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 114983 lm32_cpu.logic_op_d[3]
.sym 114984 lm32_cpu.size_d[1]
.sym 114985 lm32_cpu.sign_extend_d
.sym 114986 lm32_cpu.size_d[0]
.sym 114987 lm32_cpu.logic_op_d[3]
.sym 114988 lm32_cpu.sign_extend_d
.sym 114991 $abc$42206$n2358
.sym 114992 $abc$42206$n4682_1
.sym 114995 $abc$42206$n4198_1
.sym 114996 lm32_cpu.instruction_unit.instruction_d[30]
.sym 114999 shared_dat_r[23]
.sym 115003 $abc$42206$n4473_1
.sym 115004 $abc$42206$n4483
.sym 115005 $abc$42206$n6191_1
.sym 115007 $abc$42206$n5256_1
.sym 115008 $abc$42206$n5257_1
.sym 115009 $abc$42206$n6231_1
.sym 115010 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 115011 storage[1][2]
.sym 115012 storage[5][2]
.sym 115013 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115014 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115015 $abc$42206$n4197_1
.sym 115016 $abc$42206$n4483
.sym 115017 $abc$42206$n3222_1_$glb_clk
.sym 115018 $abc$42206$n4194_1
.sym 115019 storage_1[2][3]
.sym 115020 storage_1[6][3]
.sym 115021 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115022 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 115023 storage[1][4]
.sym 115024 storage[5][4]
.sym 115025 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115026 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115027 $abc$42206$n4473_1
.sym 115028 $abc$42206$n4472
.sym 115029 $abc$42206$n4194_1
.sym 115031 lm32_cpu.instruction_unit.pc_a[10]
.sym 115035 lm32_cpu.x_result_sel_mc_arith_d
.sym 115036 lm32_cpu.x_result_sel_sext_d
.sym 115037 $abc$42206$n4189_1
.sym 115038 $abc$42206$n4950_1
.sym 115039 $abc$42206$n4190_1
.sym 115040 lm32_cpu.instruction_unit.instruction_d[30]
.sym 115043 lm32_cpu.x_result_sel_csr_d
.sym 115044 $abc$42206$n4207_1
.sym 115047 lm32_cpu.instruction_unit.instruction_d[30]
.sym 115048 lm32_cpu.size_d[1]
.sym 115049 lm32_cpu.size_d[0]
.sym 115050 $abc$42206$n4192_1
.sym 115051 $abc$42206$n6191_1
.sym 115052 $abc$42206$n4194_1
.sym 115055 lm32_cpu.logic_op_d[3]
.sym 115056 lm32_cpu.size_d[0]
.sym 115057 lm32_cpu.sign_extend_d
.sym 115058 lm32_cpu.size_d[1]
.sym 115059 lm32_cpu.instruction_unit.pc_a[10]
.sym 115063 storage_1[3][4]
.sym 115064 storage_1[7][4]
.sym 115065 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115066 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 115067 $abc$42206$n4040
.sym 115068 lm32_cpu.size_x[1]
.sym 115069 lm32_cpu.size_x[0]
.sym 115070 $abc$42206$n4020_1
.sym 115071 storage_1[2][4]
.sym 115072 storage_1[6][4]
.sym 115073 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115074 $abc$42206$n6230
.sym 115075 $abc$42206$n5844
.sym 115076 $abc$42206$n5878_1
.sym 115077 lm32_cpu.x_result_sel_add_d
.sym 115079 lm32_cpu.store_operand_x[26]
.sym 115080 lm32_cpu.load_store_unit.store_data_x[10]
.sym 115081 lm32_cpu.size_x[0]
.sym 115082 lm32_cpu.size_x[1]
.sym 115083 lm32_cpu.store_operand_x[30]
.sym 115084 lm32_cpu.load_store_unit.store_data_x[14]
.sym 115085 lm32_cpu.size_x[0]
.sym 115086 lm32_cpu.size_x[1]
.sym 115087 lm32_cpu.eba[2]
.sym 115088 lm32_cpu.branch_target_x[9]
.sym 115089 $abc$42206$n4712_1
.sym 115091 $abc$42206$n4040
.sym 115092 $abc$42206$n4020_1
.sym 115093 lm32_cpu.size_x[0]
.sym 115094 lm32_cpu.size_x[1]
.sym 115095 $abc$42206$n3432
.sym 115096 $abc$42206$n4509
.sym 115097 $abc$42206$n3284_1
.sym 115098 $abc$42206$n5288
.sym 115099 $abc$42206$n4469_1
.sym 115100 $abc$42206$n5288
.sym 115103 $abc$42206$n3283_1
.sym 115104 $abc$42206$n5288
.sym 115107 $abc$42206$n3238_1
.sym 115108 lm32_cpu.eret_x
.sym 115111 spiflash_sr[31]
.sym 115112 spiflash_bitbang_storage_full[0]
.sym 115113 spiflash_bitbang_en_storage_full
.sym 115115 lm32_cpu.store_operand_x[2]
.sym 115116 lm32_cpu.store_operand_x[10]
.sym 115117 lm32_cpu.size_x[1]
.sym 115119 lm32_cpu.eret_x
.sym 115120 $abc$42206$n4509
.sym 115123 lm32_cpu.sign_extend_d
.sym 115127 spiflash_bitbang_storage_full[2]
.sym 115128 $abc$42206$n80
.sym 115129 spiflash_bitbang_en_storage_full
.sym 115131 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 115135 $abc$42206$n3222_1_$glb_clk
.sym 115136 $abc$42206$n5288
.sym 115139 $abc$42206$n4182_1
.sym 115140 $abc$42206$n3435_1
.sym 115143 $abc$42206$n4622_1
.sym 115144 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 115145 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 115147 $abc$42206$n4207_1
.sym 115148 $abc$42206$n4182_1
.sym 115151 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 115152 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 115153 $abc$42206$n5881_1
.sym 115155 lm32_cpu.m_result_sel_compare_d
.sym 115156 $abc$42206$n5844
.sym 115157 $abc$42206$n4183_1
.sym 115159 lm32_cpu.m_result_sel_compare_x
.sym 115163 lm32_cpu.eba[3]
.sym 115164 lm32_cpu.branch_target_x[10]
.sym 115165 $abc$42206$n4712_1
.sym 115167 lm32_cpu.instruction_unit.instruction_d[3]
.sym 115168 $abc$42206$n4188_1
.sym 115169 $abc$42206$n4207_1
.sym 115171 lm32_cpu.store_operand_x[22]
.sym 115172 lm32_cpu.store_operand_x[6]
.sym 115173 lm32_cpu.size_x[0]
.sym 115174 lm32_cpu.size_x[1]
.sym 115175 lm32_cpu.store_operand_x[16]
.sym 115176 lm32_cpu.store_operand_x[0]
.sym 115177 lm32_cpu.size_x[0]
.sym 115178 lm32_cpu.size_x[1]
.sym 115179 lm32_cpu.x_result[7]
.sym 115183 lm32_cpu.eba[5]
.sym 115184 lm32_cpu.branch_target_x[12]
.sym 115185 $abc$42206$n4712_1
.sym 115187 $abc$42206$n4352
.sym 115188 lm32_cpu.instruction_unit.instruction_d[3]
.sym 115189 lm32_cpu.bypass_data_1[3]
.sym 115190 $abc$42206$n4342
.sym 115191 lm32_cpu.cc[9]
.sym 115192 $abc$42206$n3430
.sym 115193 lm32_cpu.x_result_sel_csr_x
.sym 115194 $abc$42206$n3859_1
.sym 115195 lm32_cpu.pc_f[10]
.sym 115196 $abc$42206$n3779_1
.sym 115197 $abc$42206$n3435_1
.sym 115199 $abc$42206$n3858_1
.sym 115200 $abc$42206$n6157_1
.sym 115201 $abc$42206$n3860_1
.sym 115202 lm32_cpu.x_result_sel_add_x
.sym 115203 lm32_cpu.eba[13]
.sym 115204 lm32_cpu.branch_target_x[20]
.sym 115205 $abc$42206$n4712_1
.sym 115207 lm32_cpu.x_result[3]
.sym 115208 $abc$42206$n4440_1
.sym 115209 $abc$42206$n3242_1
.sym 115211 $abc$42206$n4330
.sym 115212 $abc$42206$n4332_1
.sym 115213 lm32_cpu.x_result[16]
.sym 115214 $abc$42206$n3242_1
.sym 115215 lm32_cpu.operand_m[16]
.sym 115216 lm32_cpu.m_result_sel_compare_m
.sym 115217 $abc$42206$n6037_1
.sym 115219 lm32_cpu.eba[11]
.sym 115220 lm32_cpu.branch_target_x[18]
.sym 115221 $abc$42206$n4712_1
.sym 115223 lm32_cpu.read_idx_0_d[2]
.sym 115227 $abc$42206$n5881_1
.sym 115228 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 115229 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 115231 lm32_cpu.bypass_data_1[3]
.sym 115235 lm32_cpu.store_operand_x[6]
.sym 115236 lm32_cpu.store_operand_x[14]
.sym 115237 lm32_cpu.size_x[1]
.sym 115239 lm32_cpu.bypass_data_1[26]
.sym 115243 lm32_cpu.read_idx_0_d[0]
.sym 115247 lm32_cpu.eba[1]
.sym 115248 $abc$42206$n3432
.sym 115249 $abc$42206$n3839_1
.sym 115250 lm32_cpu.x_result_sel_csr_x
.sym 115251 lm32_cpu.bypass_data_1[14]
.sym 115255 lm32_cpu.instruction_unit.instruction_d[10]
.sym 115256 $abc$42206$n4188_1
.sym 115257 $abc$42206$n4207_1
.sym 115259 $abc$42206$n4352
.sym 115260 lm32_cpu.instruction_unit.instruction_d[5]
.sym 115261 lm32_cpu.bypass_data_1[5]
.sym 115262 $abc$42206$n4342
.sym 115263 lm32_cpu.store_operand_x[19]
.sym 115264 lm32_cpu.store_operand_x[3]
.sym 115265 lm32_cpu.size_x[0]
.sym 115266 lm32_cpu.size_x[1]
.sym 115267 $abc$42206$n3528_1
.sym 115268 $abc$42206$n3527_1
.sym 115269 lm32_cpu.x_result_sel_csr_x
.sym 115270 lm32_cpu.x_result_sel_add_x
.sym 115271 lm32_cpu.eba[17]
.sym 115272 $abc$42206$n3432
.sym 115273 $abc$42206$n3431
.sym 115274 lm32_cpu.interrupt_unit.im[26]
.sym 115275 lm32_cpu.instruction_unit.instruction_d[5]
.sym 115276 $abc$42206$n4188_1
.sym 115277 $abc$42206$n4207_1
.sym 115279 $abc$42206$n4352
.sym 115280 lm32_cpu.instruction_unit.instruction_d[14]
.sym 115281 lm32_cpu.bypass_data_1[14]
.sym 115282 $abc$42206$n4342
.sym 115283 lm32_cpu.x_result[23]
.sym 115287 shared_dat_r[18]
.sym 115291 $abc$42206$n3430
.sym 115292 lm32_cpu.cc[26]
.sym 115295 shared_dat_r[30]
.sym 115299 lm32_cpu.instruction_unit.instruction_d[2]
.sym 115300 $abc$42206$n4188_1
.sym 115301 $abc$42206$n4207_1
.sym 115303 $abc$42206$n4352
.sym 115304 lm32_cpu.instruction_unit.instruction_d[2]
.sym 115305 lm32_cpu.bypass_data_1[2]
.sym 115306 $abc$42206$n4342
.sym 115307 shared_dat_r[6]
.sym 115311 lm32_cpu.pc_f[16]
.sym 115312 $abc$42206$n3659
.sym 115313 $abc$42206$n3435_1
.sym 115315 shared_dat_r[31]
.sym 115319 lm32_cpu.bypass_data_1[23]
.sym 115323 lm32_cpu.bypass_data_1[10]
.sym 115327 $abc$42206$n4352
.sym 115328 lm32_cpu.instruction_unit.instruction_d[1]
.sym 115331 lm32_cpu.bypass_data_1[2]
.sym 115335 $abc$42206$n3435_1
.sym 115336 lm32_cpu.bypass_data_1[19]
.sym 115337 $abc$42206$n4306
.sym 115338 $abc$42206$n4182_1
.sym 115339 $abc$42206$n3435_1
.sym 115340 lm32_cpu.bypass_data_1[23]
.sym 115341 $abc$42206$n4270
.sym 115342 $abc$42206$n4182_1
.sym 115343 lm32_cpu.bypass_data_1[19]
.sym 115347 lm32_cpu.bypass_data_1[30]
.sym 115351 $abc$42206$n4267_1
.sym 115352 $abc$42206$n4269
.sym 115353 lm32_cpu.x_result[23]
.sym 115354 $abc$42206$n3242_1
.sym 115355 $abc$42206$n4352
.sym 115356 lm32_cpu.instruction_unit.instruction_d[10]
.sym 115357 lm32_cpu.bypass_data_1[10]
.sym 115358 $abc$42206$n4342
.sym 115359 lm32_cpu.m_result_sel_compare_m
.sym 115360 lm32_cpu.operand_m[12]
.sym 115363 $abc$42206$n3435_1
.sym 115364 lm32_cpu.bypass_data_1[30]
.sym 115365 $abc$42206$n4206_1
.sym 115366 $abc$42206$n4182_1
.sym 115367 lm32_cpu.operand_m[23]
.sym 115368 lm32_cpu.m_result_sel_compare_m
.sym 115369 $abc$42206$n6037_1
.sym 115371 lm32_cpu.instruction_unit.instruction_d[14]
.sym 115372 $abc$42206$n4188_1
.sym 115373 $abc$42206$n4207_1
.sym 115375 $abc$42206$n3435_1
.sym 115376 lm32_cpu.bypass_data_1[29]
.sym 115377 $abc$42206$n4216_1
.sym 115378 $abc$42206$n4182_1
.sym 115379 lm32_cpu.operand_1_x[10]
.sym 115383 $abc$42206$n4352
.sym 115384 lm32_cpu.instruction_unit.instruction_d[8]
.sym 115385 lm32_cpu.bypass_data_1[8]
.sym 115386 $abc$42206$n4342
.sym 115387 $abc$42206$n3435_1
.sym 115388 lm32_cpu.bypass_data_1[25]
.sym 115389 $abc$42206$n4252_1
.sym 115390 $abc$42206$n4182_1
.sym 115391 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 115395 $abc$42206$n4352
.sym 115396 lm32_cpu.instruction_unit.instruction_d[9]
.sym 115397 lm32_cpu.bypass_data_1[9]
.sym 115398 $abc$42206$n4342
.sym 115399 $abc$42206$n3435_1
.sym 115400 lm32_cpu.bypass_data_1[21]
.sym 115401 $abc$42206$n4288
.sym 115402 $abc$42206$n4182_1
.sym 115403 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 115407 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 115411 lm32_cpu.instruction_unit.instruction_d[9]
.sym 115412 $abc$42206$n4188_1
.sym 115413 $abc$42206$n4207_1
.sym 115415 $abc$42206$n4475
.sym 115416 $abc$42206$n6196
.sym 115417 lm32_cpu.mc_arithmetic.state[2]
.sym 115418 lm32_cpu.mc_arithmetic.state[1]
.sym 115419 $abc$42206$n4469_1
.sym 115420 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 115421 $abc$42206$n4493_1
.sym 115423 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 115424 $abc$42206$n4469_1
.sym 115425 $abc$42206$n4500_1
.sym 115427 $abc$42206$n4469_1
.sym 115428 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 115429 $abc$42206$n4496_1
.sym 115431 lm32_cpu.mc_arithmetic.state[2]
.sym 115432 lm32_cpu.mc_arithmetic.state[1]
.sym 115433 $abc$42206$n4475
.sym 115434 lm32_cpu.mc_arithmetic.state[0]
.sym 115435 lm32_cpu.mc_arithmetic.state[0]
.sym 115436 $abc$42206$n3222_1_$glb_clk
.sym 115437 $abc$42206$n4471_1
.sym 115439 $abc$42206$n4482
.sym 115440 lm32_cpu.mc_arithmetic.state[0]
.sym 115441 $abc$42206$n6198
.sym 115443 lm32_cpu.mc_arithmetic.state[1]
.sym 115444 lm32_cpu.mc_arithmetic.state[2]
.sym 115445 $abc$42206$n4475
.sym 115446 $abc$42206$n4469_1
.sym 115447 $abc$42206$n3222_1_$glb_clk
.sym 115448 $abc$42206$n3285_1
.sym 115449 lm32_cpu.mc_arithmetic.cycles[3]
.sym 115451 $abc$42206$n7260
.sym 115452 $abc$42206$n4488
.sym 115453 $abc$42206$n4497_1
.sym 115455 $abc$42206$n7261
.sym 115456 $abc$42206$n4488
.sym 115457 $abc$42206$n4494_1
.sym 115459 $abc$42206$n3222_1_$glb_clk
.sym 115460 $abc$42206$n3285_1
.sym 115461 lm32_cpu.mc_arithmetic.cycles[1]
.sym 115462 $abc$42206$n4501_1
.sym 115463 $abc$42206$n3222_1_$glb_clk
.sym 115464 $abc$42206$n3285_1
.sym 115465 lm32_cpu.mc_arithmetic.cycles[2]
.sym 115467 $abc$42206$n4488
.sym 115468 lm32_cpu.mc_arithmetic.cycles[0]
.sym 115469 lm32_cpu.mc_arithmetic.cycles[1]
.sym 115471 storage[8][3]
.sym 115472 storage[12][3]
.sym 115473 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115474 $abc$42206$n6307_1
.sym 115475 sram_bus_dat_w[0]
.sym 115479 sram_bus_dat_w[7]
.sym 115486 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 115487 sram_bus_dat_w[3]
.sym 115491 storage[9][7]
.sym 115492 storage[13][7]
.sym 115493 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115494 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115495 storage[8][7]
.sym 115496 storage[12][7]
.sym 115497 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115498 $abc$42206$n6349_1
.sym 115499 $abc$42206$n3285_1
.sym 115500 $abc$42206$n3437_1
.sym 115501 $abc$42206$n5288
.sym 115503 $abc$42206$n5613
.sym 115504 $abc$42206$n5614_1
.sym 115505 $abc$42206$n6350_1
.sym 115506 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115507 lm32_cpu.mc_arithmetic.state[0]
.sym 115508 lm32_cpu.mc_arithmetic.state[2]
.sym 115509 lm32_cpu.mc_arithmetic.state[1]
.sym 115511 $abc$42206$n6300
.sym 115512 $abc$42206$n6296
.sym 115513 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115514 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115515 storage[8][2]
.sym 115516 storage[12][2]
.sym 115517 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115518 $abc$42206$n6295_1
.sym 115522 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 115523 $abc$42206$n17
.sym 115524 $abc$42206$n2634
.sym 115527 $abc$42206$n48
.sym 115528 $abc$42206$n4543
.sym 115529 $abc$42206$n4648_1
.sym 115530 csrbank0_bus_errors0_w[6]
.sym 115531 $abc$42206$n5284
.sym 115532 $abc$42206$n5278_1
.sym 115533 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 115534 $abc$42206$n4614_1
.sym 115535 storage[0][2]
.sym 115536 storage[4][2]
.sym 115537 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115538 $abc$42206$n6299_1
.sym 115539 $abc$42206$n5258_1
.sym 115540 $abc$42206$n5252_1
.sym 115541 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 115542 $abc$42206$n4614_1
.sym 115543 $abc$42206$n5444_1
.sym 115544 $abc$42206$n5447_1
.sym 115545 $abc$42206$n5448_1
.sym 115546 $abc$42206$n3290_1
.sym 115547 csrbank0_scratch1_w[3]
.sym 115548 $abc$42206$n4545
.sym 115549 $abc$42206$n5426
.sym 115551 $abc$42206$n42
.sym 115552 $abc$42206$n4543
.sym 115553 $abc$42206$n4644_1
.sym 115554 csrbank0_bus_errors3_w[3]
.sym 115555 $abc$42206$n5425
.sym 115556 $abc$42206$n5428_1
.sym 115557 $abc$42206$n5429
.sym 115558 $abc$42206$n3290_1
.sym 115559 $abc$42206$n56
.sym 115560 $abc$42206$n4545
.sym 115561 $abc$42206$n5446
.sym 115562 $abc$42206$n5445
.sym 115563 $abc$42206$n5419
.sym 115564 $abc$42206$n5420_1
.sym 115565 $abc$42206$n5421
.sym 115566 $abc$42206$n3290_1
.sym 115567 basesoc_uart_phy_tx_busy
.sym 115568 $abc$42206$n5959
.sym 115571 $abc$42206$n4543
.sym 115572 csrbank0_scratch0_w[2]
.sym 115573 $abc$42206$n4644_1
.sym 115574 csrbank0_bus_errors3_w[2]
.sym 115575 $abc$42206$n6328
.sym 115576 $abc$42206$n6324
.sym 115577 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115578 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115579 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115580 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115581 $abc$42206$n5875_1
.sym 115583 csrbank0_scratch1_w[7]
.sym 115584 $abc$42206$n4545
.sym 115585 $abc$42206$n5452_1
.sym 115587 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115588 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115589 $abc$42206$n5875_1
.sym 115591 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115592 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115593 $abc$42206$n5870_1
.sym 115595 sram_bus_dat_w[2]
.sym 115599 $abc$42206$n6276
.sym 115600 $abc$42206$n6272
.sym 115601 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115602 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115603 $abc$42206$n4543
.sym 115604 csrbank0_scratch0_w[7]
.sym 115605 $abc$42206$n4644_1
.sym 115606 csrbank0_bus_errors3_w[7]
.sym 115607 $abc$42206$n6365_1
.sym 115608 $abc$42206$n6285_1
.sym 115609 basesoc_uart_phy_tx_reg[2]
.sym 115610 $abc$42206$n2195
.sym 115611 $abc$42206$n6278
.sym 115612 $abc$42206$n6281_1
.sym 115613 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115614 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115615 storage[0][5]
.sym 115616 storage[4][5]
.sym 115617 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115618 $abc$42206$n6327_1
.sym 115619 storage[9][0]
.sym 115620 storage[11][0]
.sym 115621 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115622 $abc$42206$n6280
.sym 115623 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115624 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115625 $abc$42206$n5937_1
.sym 115627 $abc$42206$n6367_1
.sym 115628 $abc$42206$n6297_1
.sym 115629 basesoc_uart_phy_tx_reg[3]
.sym 115630 $abc$42206$n2195
.sym 115634 $abc$42206$n3304_1
.sym 115635 $abc$42206$n6363_1
.sym 115636 $abc$42206$n6273
.sym 115637 basesoc_uart_phy_tx_reg[1]
.sym 115638 $abc$42206$n2195
.sym 115639 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115640 $abc$42206$n5937_1
.sym 115641 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115646 basesoc_uart_phy_tx_reg[0]
.sym 115647 $abc$42206$n5870_1
.sym 115648 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115649 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115651 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115652 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115653 $abc$42206$n5937_1
.sym 115655 sram_bus_dat_w[5]
.sym 115659 sram_bus_dat_w[2]
.sym 115663 $abc$42206$n5937_1
.sym 115664 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115665 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115670 $abc$42206$n3303_1
.sym 115674 $abc$42206$n3304_1
.sym 115678 $abc$42206$n3343
.sym 115679 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115680 $abc$42206$n5875_1
.sym 115681 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115683 storage[8][0]
.sym 115684 storage[10][0]
.sym 115685 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115686 $abc$42206$n6277
.sym 115687 sram_bus_dat_w[4]
.sym 115691 sram_bus_dat_w[0]
.sym 115695 $abc$42206$n5875_1
.sym 115696 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115697 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 115699 storage[14][7]
.sym 115700 storage[15][7]
.sym 115701 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115702 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115703 $abc$42206$n6302
.sym 115704 $abc$42206$n6305_1
.sym 115705 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115706 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115707 storage[12][4]
.sym 115708 storage[14][4]
.sym 115709 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115710 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115711 sram_bus_dat_w[5]
.sym 115719 sram_bus_dat_w[6]
.sym 115723 sram_bus_dat_w[4]
.sym 115731 storage[8][4]
.sym 115732 storage[10][4]
.sym 115733 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115734 $abc$42206$n6317_1
.sym 115739 sram_bus_adr[4]
.sym 115740 $abc$42206$n4551
.sym 115741 csrbank2_load2_w[4]
.sym 115746 $abc$42206$n7422
.sym 115747 $abc$42206$n4676_1
.sym 115748 sys_rst
.sym 115749 $abc$42206$n4678_1
.sym 115751 sram_bus_dat_w[0]
.sym 115755 sram_bus_dat_w[2]
.sym 115759 sram_bus_dat_w[5]
.sym 115771 sram_bus_dat_w[4]
.sym 115779 sram_bus_adr[4]
.sym 115780 $abc$42206$n4551
.sym 115781 csrbank2_load2_w[3]
.sym 115783 sram_bus_dat_w[1]
.sym 115787 storage[2][2]
.sym 115788 storage[10][2]
.sym 115789 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115790 $abc$42206$n6301_1
.sym 115795 sram_bus_dat_w[7]
.sym 115802 $abc$42206$n2349
.sym 115803 $abc$42206$n4670_1
.sym 115804 $abc$42206$n3195_1
.sym 115811 $abc$42206$n5094_1
.sym 115812 $abc$42206$n5668
.sym 115815 $abc$42206$n3196_1
.sym 115816 $abc$42206$n3194_1
.sym 115817 sys_rst
.sym 115819 $abc$42206$n3196_1
.sym 115820 spiflash_counter[0]
.sym 115825 spiflash_counter[7]
.sym 115826 $auto$alumacc.cc:474:replace_alu$3952.C[7]
.sym 115827 spiflash_counter[0]
.sym 115828 $abc$42206$n3195_1
.sym 115831 $abc$42206$n5094_1
.sym 115832 $abc$42206$n5664
.sym 115835 $abc$42206$n5094_1
.sym 115836 $abc$42206$n5666
.sym 115839 spiflash_counter[5]
.sym 115840 spiflash_counter[4]
.sym 115841 $abc$42206$n3194_1
.sym 115842 $abc$42206$n4679
.sym 115843 spiflash_counter[5]
.sym 115844 spiflash_counter[6]
.sym 115845 spiflash_counter[4]
.sym 115846 spiflash_counter[7]
.sym 115847 spiflash_counter[5]
.sym 115848 $abc$42206$n4679
.sym 115849 $abc$42206$n3194_1
.sym 115850 spiflash_counter[4]
.sym 115854 lm32_cpu.eba[13]
.sym 115855 spiflash_counter[6]
.sym 115856 spiflash_counter[7]
.sym 115859 $abc$42206$n5094_1
.sym 115860 $abc$42206$n5662
.sym 115878 lm32_cpu.store_operand_x[7]
.sym 115879 sys_rst
.sym 115880 $abc$42206$n5612
.sym 115881 $abc$42206$n3198_1
.sym 115890 $abc$42206$n5087
.sym 115894 lm32_cpu.load_store_unit.store_data_m[30]
.sym 115895 $abc$42206$n82
.sym 115902 $PACKER_VCC_NET_$glb_clk
.sym 115903 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 115908 count[16]
.sym 115909 $PACKER_VCC_NET_$glb_clk
.sym 115910 $auto$alumacc.cc:474:replace_alu$3985.C[16]
.sym 115914 $abc$42206$n5549_1
.sym 115915 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 115919 storage_1[4][4]
.sym 115920 storage_1[5][4]
.sym 115921 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115922 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 115923 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 115927 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 115931 slave_sel_r[1]
.sym 115932 spiflash_sr[27]
.sym 115933 $abc$42206$n3200_1
.sym 115934 $abc$42206$n5765
.sym 115935 slave_sel_r[1]
.sym 115936 spiflash_sr[19]
.sym 115937 $abc$42206$n3200_1
.sym 115938 $abc$42206$n5749_1
.sym 115939 slave_sel_r[1]
.sym 115940 spiflash_sr[31]
.sym 115941 $abc$42206$n3200_1
.sym 115942 $abc$42206$n5773_1
.sym 115943 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 115947 storage_1[1][3]
.sym 115948 storage_1[5][3]
.sym 115949 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115950 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 115951 storage_1[2][0]
.sym 115952 storage_1[6][0]
.sym 115953 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 115954 $abc$42206$n6207_1
.sym 115955 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 115959 storage[1][3]
.sym 115960 storage[5][3]
.sym 115961 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115962 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115963 $abc$42206$n4675
.sym 115964 spiflash_sr[24]
.sym 115965 $abc$42206$n5077_1
.sym 115966 $abc$42206$n4682_1
.sym 115967 spiflash_sr[15]
.sym 115968 spram_bus_adr[6]
.sym 115969 $abc$42206$n4682_1
.sym 115971 spiflash_sr[16]
.sym 115972 spram_bus_adr[7]
.sym 115973 $abc$42206$n4682_1
.sym 115975 $abc$42206$n4682_1
.sym 115976 spiflash_sr[7]
.sym 115979 $abc$42206$n4675
.sym 115980 spiflash_sr[30]
.sym 115981 $abc$42206$n5089_1
.sym 115982 $abc$42206$n4682_1
.sym 115983 spiflash_sr[21]
.sym 115984 spram_bus_adr[12]
.sym 115985 $abc$42206$n4682_1
.sym 115987 $abc$42206$n4675
.sym 115988 spiflash_sr[29]
.sym 115989 $abc$42206$n5087
.sym 115990 $abc$42206$n4682_1
.sym 115991 slave_sel_r[1]
.sym 115992 spiflash_sr[21]
.sym 115993 $abc$42206$n3200_1
.sym 115994 $abc$42206$n5753
.sym 115995 storage[1][1]
.sym 115996 storage[5][1]
.sym 115997 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115998 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115999 slave_sel_r[1]
.sym 116000 spiflash_sr[29]
.sym 116001 $abc$42206$n3200_1
.sym 116002 $abc$42206$n5769_1
.sym 116003 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 116007 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 116011 $abc$42206$n6208
.sym 116012 $abc$42206$n6201_1
.sym 116013 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 116014 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 116015 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 116019 slave_sel_r[1]
.sym 116020 spiflash_sr[30]
.sym 116021 $abc$42206$n3200_1
.sym 116022 $abc$42206$n5771
.sym 116023 lm32_cpu.x_result_sel_csr_d
.sym 116027 $abc$42206$n5898_1
.sym 116028 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 116029 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 116031 sys_rst
.sym 116032 spiflash_i
.sym 116035 lm32_cpu.size_d[1]
.sym 116039 lm32_cpu.x_bypass_enable_d
.sym 116043 lm32_cpu.x_bypass_enable_d
.sym 116044 lm32_cpu.m_result_sel_compare_d
.sym 116047 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 116048 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 116049 $abc$42206$n5893_1
.sym 116051 sys_rst
.sym 116052 spiflash_i
.sym 116055 slave_sel_r[1]
.sym 116056 spiflash_sr[26]
.sym 116057 $abc$42206$n3200_1
.sym 116058 $abc$42206$n5763_1
.sym 116059 slave_sel_r[1]
.sym 116060 spiflash_sr[20]
.sym 116061 $abc$42206$n3200_1
.sym 116062 $abc$42206$n5751_1
.sym 116063 $abc$42206$n4511
.sym 116064 $abc$42206$n5288
.sym 116067 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 116068 $abc$42206$n4622_1
.sym 116069 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 116071 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 116072 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 116073 $abc$42206$n4622_1
.sym 116075 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 116076 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 116077 $abc$42206$n4622_1
.sym 116079 spiflash_sr[20]
.sym 116080 spram_bus_adr[11]
.sym 116081 $abc$42206$n4682_1
.sym 116083 $abc$42206$n4509
.sym 116084 $abc$42206$n4514
.sym 116085 $abc$42206$n4510_1
.sym 116087 lm32_cpu.interrupt_unit.csr[2]
.sym 116088 lm32_cpu.interrupt_unit.csr[1]
.sym 116089 lm32_cpu.interrupt_unit.csr[0]
.sym 116091 $abc$42206$n4675
.sym 116092 $abc$42206$n17
.sym 116095 lm32_cpu.interrupt_unit.csr[2]
.sym 116096 lm32_cpu.interrupt_unit.csr[0]
.sym 116097 lm32_cpu.interrupt_unit.csr[1]
.sym 116099 lm32_cpu.interrupt_unit.csr[0]
.sym 116100 lm32_cpu.interrupt_unit.csr[2]
.sym 116101 $abc$42206$n4034
.sym 116103 lm32_cpu.interrupt_unit.csr[0]
.sym 116104 lm32_cpu.interrupt_unit.csr[1]
.sym 116105 lm32_cpu.interrupt_unit.csr[2]
.sym 116106 lm32_cpu.x_result_sel_csr_x
.sym 116107 $abc$42206$n4035_1
.sym 116108 $abc$42206$n4032_1
.sym 116109 $abc$42206$n4040
.sym 116110 lm32_cpu.x_result_sel_add_x
.sym 116111 $abc$42206$n17
.sym 116115 slave_sel_r[1]
.sym 116116 spiflash_sr[25]
.sym 116117 $abc$42206$n3200_1
.sym 116118 $abc$42206$n5761_1
.sym 116119 $abc$42206$n3996_1
.sym 116120 $abc$42206$n3991
.sym 116121 $abc$42206$n3999_1
.sym 116122 lm32_cpu.x_result_sel_add_x
.sym 116123 lm32_cpu.cc[2]
.sym 116124 $abc$42206$n3430
.sym 116125 $abc$42206$n3509_1
.sym 116126 $abc$42206$n3997
.sym 116127 lm32_cpu.cc[1]
.sym 116131 slave_sel_r[1]
.sym 116132 spiflash_sr[28]
.sym 116133 $abc$42206$n3200_1
.sym 116134 $abc$42206$n5767_1
.sym 116135 lm32_cpu.cc[0]
.sym 116136 $abc$42206$n3430
.sym 116137 $abc$42206$n4033
.sym 116138 $abc$42206$n3509_1
.sym 116139 $abc$42206$n3431
.sym 116140 lm32_cpu.interrupt_unit.im[2]
.sym 116141 $abc$42206$n3229_1
.sym 116142 $abc$42206$n3998
.sym 116143 $abc$42206$n3229_1
.sym 116144 lm32_cpu.interrupt_unit.im[2]
.sym 116145 $abc$42206$n3230_1
.sym 116146 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 116147 lm32_cpu.cc[0]
.sym 116148 $abc$42206$n5288
.sym 116152 lm32_cpu.cc[0]
.sym 116157 lm32_cpu.cc[1]
.sym 116161 lm32_cpu.cc[2]
.sym 116162 $auto$alumacc.cc:474:replace_alu$3994.C[2]
.sym 116165 lm32_cpu.cc[3]
.sym 116166 $auto$alumacc.cc:474:replace_alu$3994.C[3]
.sym 116169 lm32_cpu.cc[4]
.sym 116170 $auto$alumacc.cc:474:replace_alu$3994.C[4]
.sym 116173 lm32_cpu.cc[5]
.sym 116174 $auto$alumacc.cc:474:replace_alu$3994.C[5]
.sym 116177 lm32_cpu.cc[6]
.sym 116178 $auto$alumacc.cc:474:replace_alu$3994.C[6]
.sym 116181 lm32_cpu.cc[7]
.sym 116182 $auto$alumacc.cc:474:replace_alu$3994.C[7]
.sym 116185 lm32_cpu.cc[8]
.sym 116186 $auto$alumacc.cc:474:replace_alu$3994.C[8]
.sym 116189 lm32_cpu.cc[9]
.sym 116190 $auto$alumacc.cc:474:replace_alu$3994.C[9]
.sym 116193 lm32_cpu.cc[10]
.sym 116194 $auto$alumacc.cc:474:replace_alu$3994.C[10]
.sym 116197 lm32_cpu.cc[11]
.sym 116198 $auto$alumacc.cc:474:replace_alu$3994.C[11]
.sym 116201 lm32_cpu.cc[12]
.sym 116202 $auto$alumacc.cc:474:replace_alu$3994.C[12]
.sym 116205 lm32_cpu.cc[13]
.sym 116206 $auto$alumacc.cc:474:replace_alu$3994.C[13]
.sym 116209 lm32_cpu.cc[14]
.sym 116210 $auto$alumacc.cc:474:replace_alu$3994.C[14]
.sym 116213 lm32_cpu.cc[15]
.sym 116214 $auto$alumacc.cc:474:replace_alu$3994.C[15]
.sym 116217 lm32_cpu.cc[16]
.sym 116218 $auto$alumacc.cc:474:replace_alu$3994.C[16]
.sym 116221 lm32_cpu.cc[17]
.sym 116222 $auto$alumacc.cc:474:replace_alu$3994.C[17]
.sym 116225 lm32_cpu.cc[18]
.sym 116226 $auto$alumacc.cc:474:replace_alu$3994.C[18]
.sym 116229 lm32_cpu.cc[19]
.sym 116230 $auto$alumacc.cc:474:replace_alu$3994.C[19]
.sym 116233 lm32_cpu.cc[20]
.sym 116234 $auto$alumacc.cc:474:replace_alu$3994.C[20]
.sym 116237 lm32_cpu.cc[21]
.sym 116238 $auto$alumacc.cc:474:replace_alu$3994.C[21]
.sym 116241 lm32_cpu.cc[22]
.sym 116242 $auto$alumacc.cc:474:replace_alu$3994.C[22]
.sym 116245 lm32_cpu.cc[23]
.sym 116246 $auto$alumacc.cc:474:replace_alu$3994.C[23]
.sym 116249 lm32_cpu.cc[24]
.sym 116250 $auto$alumacc.cc:474:replace_alu$3994.C[24]
.sym 116253 lm32_cpu.cc[25]
.sym 116254 $auto$alumacc.cc:474:replace_alu$3994.C[25]
.sym 116257 lm32_cpu.cc[26]
.sym 116258 $auto$alumacc.cc:474:replace_alu$3994.C[26]
.sym 116261 lm32_cpu.cc[27]
.sym 116262 $auto$alumacc.cc:474:replace_alu$3994.C[27]
.sym 116265 lm32_cpu.cc[28]
.sym 116266 $auto$alumacc.cc:474:replace_alu$3994.C[28]
.sym 116269 lm32_cpu.cc[29]
.sym 116270 $auto$alumacc.cc:474:replace_alu$3994.C[29]
.sym 116273 lm32_cpu.cc[30]
.sym 116274 $auto$alumacc.cc:474:replace_alu$3994.C[30]
.sym 116278 $nextpnr_ICESTORM_LC_30$I3
.sym 116279 lm32_cpu.store_operand_x[23]
.sym 116280 lm32_cpu.store_operand_x[7]
.sym 116281 lm32_cpu.size_x[0]
.sym 116282 lm32_cpu.size_x[1]
.sym 116283 lm32_cpu.store_operand_x[18]
.sym 116284 lm32_cpu.store_operand_x[2]
.sym 116285 lm32_cpu.size_x[0]
.sym 116286 lm32_cpu.size_x[1]
.sym 116287 lm32_cpu.x_result[12]
.sym 116291 $abc$42206$n3430
.sym 116292 lm32_cpu.cc[28]
.sym 116295 lm32_cpu.eba[10]
.sym 116296 $abc$42206$n3432
.sym 116297 $abc$42206$n3430
.sym 116298 lm32_cpu.cc[19]
.sym 116299 lm32_cpu.eba[16]
.sym 116300 lm32_cpu.branch_target_x[23]
.sym 116301 $abc$42206$n4712_1
.sym 116303 lm32_cpu.x_result[21]
.sym 116307 lm32_cpu.eba[12]
.sym 116308 $abc$42206$n3432
.sym 116309 $abc$42206$n3430
.sym 116310 lm32_cpu.cc[21]
.sym 116311 $abc$42206$n4675
.sym 116312 spiflash_sr[25]
.sym 116313 $abc$42206$n5079_1
.sym 116314 $abc$42206$n4682_1
.sym 116315 $abc$42206$n3432
.sym 116316 lm32_cpu.eba[4]
.sym 116319 csrbank2_ev_enable0_w
.sym 116320 basesoc_timer0_zero_pending
.sym 116321 lm32_cpu.interrupt_unit.im[1]
.sym 116323 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 116324 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 116325 grant
.sym 116327 $abc$42206$n4675
.sym 116328 spiflash_sr[27]
.sym 116329 $abc$42206$n5083_1
.sym 116330 $abc$42206$n4682_1
.sym 116331 spiflash_sr[19]
.sym 116332 spram_bus_adr[10]
.sym 116333 $abc$42206$n4682_1
.sym 116335 $abc$42206$n3435_1
.sym 116336 lm32_cpu.bypass_data_1[18]
.sym 116337 $abc$42206$n4315
.sym 116338 $abc$42206$n4182_1
.sym 116339 $abc$42206$n3998
.sym 116340 csrbank2_ev_enable0_w
.sym 116341 basesoc_timer0_zero_pending
.sym 116343 $abc$42206$n3435_1
.sym 116344 lm32_cpu.bypass_data_1[31]
.sym 116345 $abc$42206$n4188_1
.sym 116346 $abc$42206$n4182_1
.sym 116347 $abc$42206$n4454
.sym 116348 $abc$42206$n4459
.sym 116351 lm32_cpu.operand_1_x[19]
.sym 116355 lm32_cpu.operand_1_x[13]
.sym 116359 lm32_cpu.instruction_unit.instruction_d[8]
.sym 116360 $abc$42206$n4188_1
.sym 116361 $abc$42206$n4207_1
.sym 116363 lm32_cpu.instruction_unit.instruction_d[12]
.sym 116364 $abc$42206$n4188_1
.sym 116365 $abc$42206$n4207_1
.sym 116367 $abc$42206$n3435_1
.sym 116368 lm32_cpu.bypass_data_1[24]
.sym 116369 $abc$42206$n4261_1
.sym 116370 $abc$42206$n4182_1
.sym 116371 lm32_cpu.operand_1_x[21]
.sym 116375 lm32_cpu.mc_arithmetic.state[1]
.sym 116376 lm32_cpu.mc_arithmetic.state[0]
.sym 116379 $abc$42206$n6318
.sym 116380 $abc$42206$n6321_1
.sym 116381 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116382 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116383 lm32_cpu.mc_arithmetic.state[2]
.sym 116384 lm32_cpu.mc_arithmetic.state[0]
.sym 116385 lm32_cpu.mc_arithmetic.state[1]
.sym 116387 sram_bus_dat_w[1]
.sym 116391 $abc$42206$n6342
.sym 116392 $abc$42206$n6345_1
.sym 116393 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116394 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116395 $abc$42206$n5262_1
.sym 116396 $abc$42206$n5263_1
.sym 116397 $abc$42206$n6233
.sym 116398 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 116399 $abc$42206$n4454
.sym 116400 $abc$42206$n4459
.sym 116401 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 116402 $abc$42206$n4193_1
.sym 116403 $abc$42206$n3285_1
.sym 116404 $abc$42206$n5288
.sym 116405 $abc$42206$n4488
.sym 116407 $abc$42206$n5551_1
.sym 116408 $abc$42206$n5545
.sym 116409 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116410 $abc$42206$n2195
.sym 116411 storage[0][3]
.sym 116412 storage[4][3]
.sym 116413 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116414 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116415 $abc$42206$n5549_1
.sym 116416 $abc$42206$n5550_1
.sym 116417 $abc$42206$n6308
.sym 116418 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116419 storage[0][1]
.sym 116420 storage[4][1]
.sym 116421 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116422 $abc$42206$n6287_1
.sym 116423 $abc$42206$n5271_1
.sym 116424 $abc$42206$n5265_1
.sym 116425 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 116426 $abc$42206$n4614_1
.sym 116427 storage[0][4]
.sym 116428 storage[4][4]
.sym 116429 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116430 $abc$42206$n6315_1
.sym 116431 $abc$42206$n6288
.sym 116432 $abc$42206$n6284
.sym 116433 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116434 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116435 $abc$42206$n6316
.sym 116436 $abc$42206$n6312
.sym 116437 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116438 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116439 storage[0][0]
.sym 116440 storage[4][0]
.sym 116441 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116442 $abc$42206$n6275
.sym 116443 sram_bus_dat_w[4]
.sym 116447 sram_bus_dat_w[0]
.sym 116451 sram_bus_dat_w[6]
.sym 116455 $abc$42206$n6340
.sym 116456 $abc$42206$n6336
.sym 116457 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116458 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116459 sram_bus_dat_w[1]
.sym 116463 sram_bus_dat_w[2]
.sym 116467 sram_bus_dat_w[3]
.sym 116474 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116475 csrbank3_txfull_w
.sym 116476 $abc$42206$n4614_1
.sym 116477 sram_bus_we
.sym 116479 $abc$42206$n5288_1
.sym 116480 $abc$42206$n5289_1
.sym 116481 $abc$42206$n6241_1
.sym 116482 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 116483 $abc$42206$n5607_1
.sym 116484 $abc$42206$n5608_1
.sym 116485 $abc$42206$n6348_1
.sym 116486 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116487 $abc$42206$n4675
.sym 116488 spiflash_sr[28]
.sym 116489 $abc$42206$n5085_1
.sym 116490 $abc$42206$n4682_1
.sym 116491 $abc$42206$n4675
.sym 116492 spiflash_sr[26]
.sym 116493 $abc$42206$n5081_1
.sym 116494 $abc$42206$n4682_1
.sym 116498 $abc$42206$n3301_1
.sym 116499 storage[4][7]
.sym 116500 storage[5][7]
.sym 116501 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116502 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116503 csrbank0_bus_errors2_w[7]
.sym 116504 $abc$42206$n4641
.sym 116505 $abc$42206$n5451_1
.sym 116507 lm32_cpu.mc_arithmetic.state[2]
.sym 116508 lm32_cpu.mc_arithmetic.state[0]
.sym 116509 lm32_cpu.mc_arithmetic.state[1]
.sym 116511 $abc$42206$n44
.sym 116512 $abc$42206$n4543
.sym 116513 $abc$42206$n4644_1
.sym 116514 csrbank0_bus_errors3_w[4]
.sym 116515 $abc$42206$n5413
.sym 116516 $abc$42206$n5416
.sym 116517 $abc$42206$n5417_1
.sym 116518 $abc$42206$n3290_1
.sym 116519 $abc$42206$n5450
.sym 116520 $abc$42206$n5453
.sym 116521 $abc$42206$n5454
.sym 116522 $abc$42206$n3290_1
.sym 116523 lm32_cpu.mc_arithmetic.state[2]
.sym 116524 lm32_cpu.mc_arithmetic.state[0]
.sym 116525 lm32_cpu.mc_arithmetic.state[1]
.sym 116527 $abc$42206$n4620_1
.sym 116528 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116529 sys_rst
.sym 116531 storage_1[8][0]
.sym 116532 storage_1[12][0]
.sym 116533 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 116534 $abc$42206$n6209_1
.sym 116535 $abc$42206$n6330
.sym 116536 $abc$42206$n6333_1
.sym 116537 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116538 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116539 $abc$42206$n2336
.sym 116543 storage[8][6]
.sym 116544 storage[10][6]
.sym 116545 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116546 $abc$42206$n6341_1
.sym 116547 $abc$42206$n4665
.sym 116548 basesoc_timer0_zero_pending
.sym 116551 $abc$42206$n4620_1
.sym 116552 sys_rst
.sym 116555 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116556 $abc$42206$n5873_1
.sym 116557 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116559 storage[2][7]
.sym 116560 storage[6][7]
.sym 116561 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116562 $abc$42206$n6347_1
.sym 116563 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116564 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116565 $abc$42206$n5873_1
.sym 116567 $abc$42206$n3301_1
.sym 116568 lm32_cpu.mc_arithmetic.b[25]
.sym 116571 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116572 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116573 $abc$42206$n5870_1
.sym 116575 csrbank0_scratch2_w[1]
.sym 116576 $abc$42206$n4548_1
.sym 116577 $abc$42206$n5414_1
.sym 116579 $abc$42206$n3
.sym 116583 $abc$42206$n3301_1
.sym 116584 lm32_cpu.mc_arithmetic.b[24]
.sym 116587 $abc$42206$n5873_1
.sym 116588 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116589 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116591 $abc$42206$n3304_1
.sym 116592 $abc$42206$n3303_1
.sym 116595 $abc$42206$n3222_1_$glb_clk
.sym 116596 lm32_cpu.mc_arithmetic.b[24]
.sym 116599 lm32_cpu.mc_arithmetic.a[18]
.sym 116600 $abc$42206$n3304_1
.sym 116601 $abc$42206$n3303_1
.sym 116602 lm32_cpu.mc_arithmetic.p[18]
.sym 116603 lm32_cpu.mc_arithmetic.a[18]
.sym 116604 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 116605 $abc$42206$n3222_1_$glb_clk
.sym 116606 $abc$42206$n3285_1
.sym 116607 sram_bus_dat_w[5]
.sym 116611 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116612 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116613 $abc$42206$n5873_1
.sym 116615 lm32_cpu.mc_arithmetic.a[24]
.sym 116616 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 116617 $abc$42206$n3222_1_$glb_clk
.sym 116618 $abc$42206$n3285_1
.sym 116619 storage[8][5]
.sym 116620 storage[10][5]
.sym 116621 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116622 $abc$42206$n6329_1
.sym 116623 sram_bus_dat_w[6]
.sym 116627 sram_bus_dat_w[2]
.sym 116631 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116632 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116633 $abc$42206$n4613
.sym 116635 regs0
.sym 116639 sram_bus_adr[0]
.sym 116643 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116644 $abc$42206$n5870_1
.sym 116645 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 116647 $abc$42206$n4613
.sym 116648 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116649 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116651 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116652 $abc$42206$n4613
.sym 116653 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116655 serial_rx
.sym 116659 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116660 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116661 $abc$42206$n4613
.sym 116663 sram_bus_dat_w[6]
.sym 116667 $abc$42206$n3222_1_$glb_clk
.sym 116668 lm32_cpu.mc_arithmetic.b[25]
.sym 116674 $abc$42206$n3303_1
.sym 116678 $abc$42206$n5603_1
.sym 116679 sram_bus_dat_w[5]
.sym 116686 $abc$42206$n5613
.sym 116687 $abc$42206$n6290
.sym 116688 $abc$42206$n6293_1
.sym 116689 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116690 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116691 sram_bus_dat_w[4]
.sym 116699 sram_bus_dat_w[6]
.sym 116706 spiflash_sr[28]
.sym 116707 $abc$42206$n4676_1
.sym 116708 $abc$42206$n4678_1
.sym 116715 sram_bus_dat_w[1]
.sym 116723 sram_bus_dat_w[7]
.sym 116727 storage[6][1]
.sym 116728 storage[14][1]
.sym 116729 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116730 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 116731 sram_bus_dat_w[4]
.sym 116735 storage[2][6]
.sym 116736 storage[6][6]
.sym 116737 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 116738 $abc$42206$n6335_1
.sym 116739 sram_bus_dat_w[3]
.sym 116743 storage[2][1]
.sym 116744 storage[10][1]
.sym 116745 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116746 $abc$42206$n6289_1
.sym 116750 $abc$42206$n4756
.sym 116759 $abc$42206$n5094_1
.sym 116760 $abc$42206$n5658
.sym 116763 spiflash_counter[2]
.sym 116764 spiflash_counter[3]
.sym 116765 $abc$42206$n4670_1
.sym 116766 spiflash_counter[1]
.sym 116767 $abc$42206$n5094_1
.sym 116768 $abc$42206$n5660
.sym 116771 spiflash_counter[1]
.sym 116772 spiflash_counter[2]
.sym 116773 spiflash_counter[3]
.sym 116775 $abc$42206$n4678_1
.sym 116776 $abc$42206$n5091_1
.sym 116779 $abc$42206$n4675
.sym 116780 sys_rst
.sym 116781 spiflash_counter[0]
.sym 116783 $abc$42206$n5654
.sym 116784 $abc$42206$n4678_1
.sym 116785 $abc$42206$n5091_1
.sym 116788 $PACKER_VCC_NET_$glb_clk
.sym 116789 spiflash_counter[0]
.sym 116792 spiflash_counter[0]
.sym 116797 spiflash_counter[1]
.sym 116801 spiflash_counter[2]
.sym 116802 $auto$alumacc.cc:474:replace_alu$3952.C[2]
.sym 116805 spiflash_counter[3]
.sym 116806 $auto$alumacc.cc:474:replace_alu$3952.C[3]
.sym 116809 spiflash_counter[4]
.sym 116810 $auto$alumacc.cc:474:replace_alu$3952.C[4]
.sym 116813 spiflash_counter[5]
.sym 116814 $auto$alumacc.cc:474:replace_alu$3952.C[5]
.sym 116817 spiflash_counter[6]
.sym 116818 $auto$alumacc.cc:474:replace_alu$3952.C[6]
.sym 116822 $nextpnr_ICESTORM_LC_7$I3
.sym 116823 $abc$42206$n3198_1
.sym 116824 $abc$42206$n5594
.sym 116827 $abc$42206$n3198_1
.sym 116828 $abc$42206$n5596
.sym 116831 $abc$42206$n3198_1
.sym 116832 $abc$42206$n5590
.sym 116835 $abc$42206$n3198_1
.sym 116836 $abc$42206$n5580
.sym 116839 storage_1[1][1]
.sym 116840 storage_1[5][1]
.sym 116841 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 116842 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116843 count[5]
.sym 116844 count[6]
.sym 116845 count[7]
.sym 116846 count[8]
.sym 116848 count[0]
.sym 116850 $PACKER_VCC_NET_$glb_clk
.sym 116851 $abc$42206$n3198_1
.sym 116852 $abc$42206$n5592
.sym 116856 count[0]
.sym 116860 count[1]
.sym 116861 $PACKER_VCC_NET_$glb_clk
.sym 116864 count[2]
.sym 116865 $PACKER_VCC_NET_$glb_clk
.sym 116866 $auto$alumacc.cc:474:replace_alu$3985.C[2]
.sym 116868 count[3]
.sym 116869 $PACKER_VCC_NET_$glb_clk
.sym 116870 $auto$alumacc.cc:474:replace_alu$3985.C[3]
.sym 116872 count[4]
.sym 116873 $PACKER_VCC_NET_$glb_clk
.sym 116874 $auto$alumacc.cc:474:replace_alu$3985.C[4]
.sym 116876 count[5]
.sym 116877 $PACKER_VCC_NET_$glb_clk
.sym 116878 $auto$alumacc.cc:474:replace_alu$3985.C[5]
.sym 116880 count[6]
.sym 116881 $PACKER_VCC_NET_$glb_clk
.sym 116882 $auto$alumacc.cc:474:replace_alu$3985.C[6]
.sym 116884 count[7]
.sym 116885 $PACKER_VCC_NET_$glb_clk
.sym 116886 $auto$alumacc.cc:474:replace_alu$3985.C[7]
.sym 116888 count[8]
.sym 116889 $PACKER_VCC_NET_$glb_clk
.sym 116890 $auto$alumacc.cc:474:replace_alu$3985.C[8]
.sym 116892 count[9]
.sym 116893 $PACKER_VCC_NET_$glb_clk
.sym 116894 $auto$alumacc.cc:474:replace_alu$3985.C[9]
.sym 116896 count[10]
.sym 116897 $PACKER_VCC_NET_$glb_clk
.sym 116898 $auto$alumacc.cc:474:replace_alu$3985.C[10]
.sym 116900 count[11]
.sym 116901 $PACKER_VCC_NET_$glb_clk
.sym 116902 $auto$alumacc.cc:474:replace_alu$3985.C[11]
.sym 116904 count[12]
.sym 116905 $PACKER_VCC_NET_$glb_clk
.sym 116906 $auto$alumacc.cc:474:replace_alu$3985.C[12]
.sym 116908 count[13]
.sym 116909 $PACKER_VCC_NET_$glb_clk
.sym 116910 $auto$alumacc.cc:474:replace_alu$3985.C[13]
.sym 116912 count[14]
.sym 116913 $PACKER_VCC_NET_$glb_clk
.sym 116914 $auto$alumacc.cc:474:replace_alu$3985.C[14]
.sym 116916 count[15]
.sym 116917 $PACKER_VCC_NET_$glb_clk
.sym 116918 $auto$alumacc.cc:474:replace_alu$3985.C[15]
.sym 116922 $nextpnr_ICESTORM_LC_25$I3
.sym 116923 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 116927 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 116928 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 116929 grant
.sym 116931 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 116932 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 116933 grant
.sym 116935 $abc$42206$n5243_1
.sym 116936 $abc$42206$n5244_1
.sym 116937 $abc$42206$n6227_1
.sym 116938 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 116939 storage_1[3][3]
.sym 116940 storage_1[7][3]
.sym 116941 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 116942 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116943 storage_1[1][6]
.sym 116944 storage_1[5][6]
.sym 116945 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116946 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 116947 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 116954 lm32_cpu.size_d[1]
.sym 116955 storage_1[1][0]
.sym 116956 storage_1[5][0]
.sym 116957 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116958 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 116959 lm32_cpu.load_store_unit.store_data_m[16]
.sym 116963 lm32_cpu.load_store_unit.store_data_m[18]
.sym 116967 lm32_cpu.load_store_unit.store_data_m[30]
.sym 116971 storage_1[0][0]
.sym 116972 storage_1[4][0]
.sym 116973 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 116974 $abc$42206$n6200
.sym 116975 $abc$42206$n5220_1
.sym 116976 $abc$42206$n5221_1
.sym 116977 $abc$42206$n6221_1
.sym 116978 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 116979 lm32_cpu.load_store_unit.store_data_m[19]
.sym 116986 lm32_cpu.load_store_unit.store_data_m[18]
.sym 116987 spiflash_sr[5]
.sym 116991 spiflash_miso1
.sym 116995 spiflash_sr[4]
.sym 116999 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117000 $abc$42206$n5893_1
.sym 117001 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117003 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117004 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117005 $abc$42206$n5893_1
.sym 117007 spiflash_sr[6]
.sym 117011 $abc$42206$n5893_1
.sym 117012 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117013 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117015 lm32_cpu.size_x[0]
.sym 117016 lm32_cpu.size_x[1]
.sym 117019 $abc$42206$n5009_1
.sym 117020 $abc$42206$n5053
.sym 117021 $abc$42206$n5055_1
.sym 117023 $abc$42206$n3283_1
.sym 117024 $abc$42206$n4514
.sym 117025 $abc$42206$n4510_1
.sym 117026 $abc$42206$n4506_1
.sym 117027 $abc$42206$n4512_1
.sym 117028 $abc$42206$n4507_1
.sym 117029 $abc$42206$n4513
.sym 117031 $abc$42206$n4510_1
.sym 117032 $abc$42206$n3283_1
.sym 117033 $abc$42206$n4506_1
.sym 117035 $abc$42206$n3283_1
.sym 117036 $abc$42206$n5288
.sym 117037 $abc$42206$n3431
.sym 117038 $abc$42206$n4507_1
.sym 117039 $abc$42206$n4508_1
.sym 117040 $abc$42206$n4510_1
.sym 117043 lm32_cpu.store_operand_x[28]
.sym 117044 lm32_cpu.load_store_unit.store_data_x[12]
.sym 117045 lm32_cpu.size_x[0]
.sym 117046 lm32_cpu.size_x[1]
.sym 117047 lm32_cpu.m_result_sel_compare_d
.sym 117051 lm32_cpu.interrupt_unit.csr[1]
.sym 117052 lm32_cpu.interrupt_unit.csr[2]
.sym 117053 lm32_cpu.interrupt_unit.csr[0]
.sym 117055 lm32_cpu.read_idx_0_d[1]
.sym 117059 lm32_cpu.cc[4]
.sym 117060 $abc$42206$n3430
.sym 117061 $abc$42206$n3959_1
.sym 117063 lm32_cpu.interrupt_unit.csr[2]
.sym 117064 lm32_cpu.interrupt_unit.csr[1]
.sym 117065 lm32_cpu.interrupt_unit.csr[0]
.sym 117067 $abc$42206$n3958_1
.sym 117068 $abc$42206$n3953_1
.sym 117069 $abc$42206$n3960
.sym 117070 lm32_cpu.x_result_sel_add_x
.sym 117071 lm32_cpu.interrupt_unit.csr[2]
.sym 117072 lm32_cpu.interrupt_unit.csr[1]
.sym 117073 lm32_cpu.interrupt_unit.csr[0]
.sym 117075 lm32_cpu.bypass_data_1[16]
.sym 117079 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 117083 lm32_cpu.cc[3]
.sym 117084 $abc$42206$n3430
.sym 117085 $abc$42206$n3509_1
.sym 117087 lm32_cpu.cc[7]
.sym 117088 $abc$42206$n3430
.sym 117089 $abc$42206$n3900_1
.sym 117091 $abc$42206$n3435_1
.sym 117092 lm32_cpu.bypass_data_1[16]
.sym 117093 $abc$42206$n4333
.sym 117094 $abc$42206$n4182_1
.sym 117095 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117096 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117097 $abc$42206$n5881_1
.sym 117099 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 117103 $abc$42206$n3899_1
.sym 117104 $abc$42206$n3894_1
.sym 117105 $abc$42206$n3901_1
.sym 117106 lm32_cpu.x_result_sel_add_x
.sym 117107 storage[1][6]
.sym 117108 storage[5][6]
.sym 117109 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117110 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117111 $abc$42206$n4014_1
.sym 117112 $abc$42206$n6181_1
.sym 117113 lm32_cpu.interrupt_unit.csr[2]
.sym 117114 lm32_cpu.interrupt_unit.csr[0]
.sym 117115 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 117119 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 117123 $abc$42206$n3838_1
.sym 117124 $abc$42206$n6149_1
.sym 117125 $abc$42206$n3840_1
.sym 117126 lm32_cpu.x_result_sel_add_x
.sym 117127 $abc$42206$n3430
.sym 117128 lm32_cpu.cc[1]
.sym 117129 $abc$42206$n6182_1
.sym 117130 $abc$42206$n3509_1
.sym 117131 $abc$42206$n3853_1
.sym 117132 $abc$42206$n6156_1
.sym 117133 lm32_cpu.x_result_sel_csr_x
.sym 117135 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 117139 lm32_cpu.interrupt_unit.im[10]
.sym 117140 $abc$42206$n3431
.sym 117141 $abc$42206$n3430
.sym 117142 lm32_cpu.cc[10]
.sym 117143 $abc$42206$n5888
.sym 117144 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117145 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117147 $abc$42206$n3432
.sym 117148 lm32_cpu.eba[7]
.sym 117153 lm32_cpu.cc[31]
.sym 117154 $auto$alumacc.cc:474:replace_alu$3994.C[31]
.sym 117155 $abc$42206$n3421
.sym 117156 $abc$42206$n6106_1
.sym 117157 $abc$42206$n3706
.sym 117158 $abc$42206$n3709
.sym 117159 lm32_cpu.interrupt_unit.im[16]
.sym 117160 $abc$42206$n3431
.sym 117161 $abc$42206$n3430
.sym 117162 lm32_cpu.cc[16]
.sym 117163 $abc$42206$n3708
.sym 117164 $abc$42206$n3707
.sym 117165 lm32_cpu.x_result_sel_csr_x
.sym 117166 lm32_cpu.x_result_sel_add_x
.sym 117168 $PACKER_VCC_NET_$glb_clk
.sym 117169 lm32_cpu.cc[0]
.sym 117171 lm32_cpu.cc[15]
.sym 117172 $abc$42206$n3430
.sym 117173 lm32_cpu.x_result_sel_csr_x
.sym 117174 $abc$42206$n3729
.sym 117175 $abc$42206$n3421
.sym 117176 $abc$42206$n6101_1
.sym 117177 $abc$42206$n3688
.sym 117179 lm32_cpu.interrupt_unit.im[17]
.sym 117180 $abc$42206$n3431
.sym 117181 $abc$42206$n3430
.sym 117182 lm32_cpu.cc[17]
.sym 117183 $abc$42206$n6102_1
.sym 117184 $abc$42206$n3690
.sym 117185 lm32_cpu.x_result_sel_add_x
.sym 117187 $abc$42206$n3430
.sym 117188 lm32_cpu.cc[23]
.sym 117191 lm32_cpu.instruction_unit.pc_a[8]
.sym 117195 lm32_cpu.eba[8]
.sym 117196 $abc$42206$n3432
.sym 117197 $abc$42206$n3509_1
.sym 117198 $abc$42206$n3689
.sym 117199 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 117200 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 117201 grant
.sym 117203 $abc$42206$n3435_1
.sym 117204 lm32_cpu.bypass_data_1[26]
.sym 117205 $abc$42206$n4243_1
.sym 117206 $abc$42206$n4182_1
.sym 117207 lm32_cpu.interrupt_unit.im[13]
.sym 117208 $abc$42206$n3431
.sym 117209 $abc$42206$n3430
.sym 117210 lm32_cpu.cc[13]
.sym 117211 lm32_cpu.operand_1_x[28]
.sym 117215 lm32_cpu.operand_1_x[25]
.sym 117219 lm32_cpu.interrupt_unit.im[25]
.sym 117220 $abc$42206$n3431
.sym 117221 $abc$42206$n3430
.sym 117222 lm32_cpu.cc[25]
.sym 117223 lm32_cpu.operand_1_x[13]
.sym 117227 lm32_cpu.operand_1_x[27]
.sym 117231 lm32_cpu.interrupt_unit.im[27]
.sym 117232 $abc$42206$n3431
.sym 117233 $abc$42206$n3509_1
.sym 117234 $abc$42206$n3508
.sym 117235 lm32_cpu.eba[15]
.sym 117236 $abc$42206$n3432
.sym 117237 $abc$42206$n3430
.sym 117238 lm32_cpu.cc[24]
.sym 117239 lm32_cpu.operand_1_x[28]
.sym 117243 $abc$42206$n3421
.sym 117244 $abc$42206$n6110_1
.sym 117245 $abc$42206$n3728_1
.sym 117247 $abc$42206$n3491_1
.sym 117248 $abc$42206$n3490
.sym 117249 lm32_cpu.x_result_sel_csr_x
.sym 117250 lm32_cpu.x_result_sel_add_x
.sym 117251 lm32_cpu.operand_1_x[27]
.sym 117255 lm32_cpu.eba[19]
.sym 117256 $abc$42206$n3432
.sym 117257 $abc$42206$n3431
.sym 117258 lm32_cpu.interrupt_unit.im[28]
.sym 117259 lm32_cpu.operand_1_x[25]
.sym 117263 lm32_cpu.eba[18]
.sym 117264 $abc$42206$n3432
.sym 117265 $abc$42206$n3430
.sym 117266 lm32_cpu.cc[27]
.sym 117267 lm32_cpu.operand_1_x[24]
.sym 117271 lm32_cpu.bypass_data_1[18]
.sym 117275 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 117279 $abc$42206$n4015
.sym 117280 $abc$42206$n6183_1
.sym 117281 $abc$42206$n4020_1
.sym 117282 lm32_cpu.x_result_sel_add_x
.sym 117283 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 117287 lm32_cpu.bypass_data_1[28]
.sym 117291 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 117295 $abc$42206$n3421
.sym 117296 $abc$42206$n6055_1
.sym 117297 $abc$42206$n3489_1
.sym 117298 $abc$42206$n3492_1
.sym 117299 $abc$42206$n6111_1
.sym 117300 $abc$42206$n3730_1
.sym 117301 lm32_cpu.x_result_sel_add_x
.sym 117303 $abc$42206$n4582_1
.sym 117304 basesoc_uart_phy_tx_busy
.sym 117305 basesoc_uart_tx_fifo_syncfifo_re
.sym 117307 lm32_cpu.operand_m[9]
.sym 117311 lm32_cpu.operand_m[20]
.sym 117315 lm32_cpu.operand_m[10]
.sym 117319 $abc$42206$n3435_1
.sym 117320 lm32_cpu.bypass_data_1[28]
.sym 117321 $abc$42206$n4225_1
.sym 117322 $abc$42206$n4182_1
.sym 117323 $abc$42206$n4582_1
.sym 117324 basesoc_uart_tx_fifo_syncfifo_re
.sym 117330 $abc$42206$n3774
.sym 117331 lm32_cpu.operand_m[15]
.sym 117335 basesoc_uart_phy_tx_reg[4]
.sym 117336 $abc$42206$n2195
.sym 117337 $abc$42206$n5544
.sym 117339 $abc$42206$n6371_1
.sym 117340 $abc$42206$n6325_1
.sym 117341 basesoc_uart_phy_tx_reg[6]
.sym 117342 $abc$42206$n2195
.sym 117343 lm32_cpu.mc_arithmetic.operand_1_d[26]
.sym 117344 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 117345 $abc$42206$n4193_1
.sym 117346 $abc$42206$n3222_1_$glb_clk
.sym 117347 $abc$42206$n5609_1
.sym 117348 $abc$42206$n5603_1
.sym 117349 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 117350 $abc$42206$n2195
.sym 117351 $abc$42206$n6369_1
.sym 117352 $abc$42206$n6313_1
.sym 117353 basesoc_uart_phy_tx_reg[5]
.sym 117354 $abc$42206$n2195
.sym 117355 storage[8][1]
.sym 117356 storage[12][1]
.sym 117357 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117358 $abc$42206$n6283_1
.sym 117359 lm32_cpu.mc_arithmetic.operand_1_d[10]
.sym 117360 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 117361 $abc$42206$n4193_1
.sym 117362 $abc$42206$n3222_1_$glb_clk
.sym 117363 $abc$42206$n6373_1
.sym 117364 $abc$42206$n6337_1
.sym 117365 basesoc_uart_phy_tx_reg[7]
.sym 117366 $abc$42206$n2195
.sym 117367 lm32_cpu.mc_arithmetic.a[1]
.sym 117368 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 117369 $abc$42206$n3222_1_$glb_clk
.sym 117370 $abc$42206$n3285_1
.sym 117371 $abc$42206$n3437_1
.sym 117372 lm32_cpu.mc_arithmetic.a[29]
.sym 117373 $abc$42206$n3439
.sym 117375 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 117376 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 117377 $abc$42206$n4193_1
.sym 117378 $abc$42206$n3222_1_$glb_clk
.sym 117379 $abc$42206$n3437_1
.sym 117380 lm32_cpu.mc_arithmetic.a[3]
.sym 117381 $abc$42206$n3943_1
.sym 117383 lm32_cpu.mc_arithmetic.a[4]
.sym 117384 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 117385 $abc$42206$n3222_1_$glb_clk
.sym 117386 $abc$42206$n3285_1
.sym 117387 $abc$42206$n5288
.sym 117388 $abc$42206$n4488
.sym 117391 $abc$42206$n3437_1
.sym 117392 lm32_cpu.mc_arithmetic.a[0]
.sym 117393 $abc$42206$n4001
.sym 117395 lm32_cpu.mc_arithmetic.a[30]
.sym 117396 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 117397 $abc$42206$n3222_1_$glb_clk
.sym 117398 $abc$42206$n3285_1
.sym 117399 sram_bus_dat_w[6]
.sym 117403 storage[0][7]
.sym 117404 storage[1][7]
.sym 117405 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117406 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117407 storage[10][7]
.sym 117408 storage[11][7]
.sym 117409 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117410 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117411 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 117412 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 117413 $abc$42206$n4193_1
.sym 117414 $abc$42206$n3222_1_$glb_clk
.sym 117415 sram_bus_dat_w[1]
.sym 117419 storage[0][6]
.sym 117420 storage[4][6]
.sym 117421 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117422 $abc$42206$n6339_1
.sym 117423 lm32_cpu.mc_arithmetic.a[29]
.sym 117424 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 117425 $abc$42206$n3222_1_$glb_clk
.sym 117426 $abc$42206$n3285_1
.sym 117427 sram_bus_dat_w[7]
.sym 117431 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 117432 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 117433 $abc$42206$n4193_1
.sym 117434 $abc$42206$n3222_1_$glb_clk
.sym 117435 $abc$42206$n4244_1
.sym 117436 $abc$42206$n4237_1
.sym 117437 $abc$42206$n3285_1
.sym 117438 $abc$42206$n3315_1
.sym 117439 $abc$42206$n3222_1_$glb_clk
.sym 117440 lm32_cpu.mc_arithmetic.b[18]
.sym 117443 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 117444 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 117445 $abc$42206$n4193_1
.sym 117446 $abc$42206$n3222_1_$glb_clk
.sym 117447 lm32_cpu.mc_arithmetic.state[2]
.sym 117448 $abc$42206$n4973_1
.sym 117449 $abc$42206$n4968_1
.sym 117450 lm32_cpu.mc_arithmetic.state[1]
.sym 117451 $abc$42206$n3222_1_$glb_clk
.sym 117452 lm32_cpu.mc_arithmetic.b[26]
.sym 117455 $abc$42206$n4316
.sym 117456 $abc$42206$n4309
.sym 117457 $abc$42206$n3285_1
.sym 117458 $abc$42206$n3339_1
.sym 117459 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 117460 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 117461 $abc$42206$n4193_1
.sym 117462 $abc$42206$n3222_1_$glb_clk
.sym 117463 $abc$42206$n6027
.sym 117467 lm32_cpu.mc_arithmetic.b[26]
.sym 117471 $abc$42206$n5288
.sym 117472 lm32_cpu.mc_arithmetic.state[2]
.sym 117475 $abc$42206$n5232_1
.sym 117476 $abc$42206$n5226_1
.sym 117477 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 117478 $abc$42206$n4614_1
.sym 117479 $abc$42206$n3301_1
.sym 117480 lm32_cpu.mc_arithmetic.b[18]
.sym 117483 lm32_cpu.mc_arithmetic.a[1]
.sym 117484 $abc$42206$n3304_1
.sym 117485 $abc$42206$n3303_1
.sym 117486 lm32_cpu.mc_arithmetic.p[1]
.sym 117487 $abc$42206$n5245_1
.sym 117488 $abc$42206$n5239_1
.sym 117489 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 117490 $abc$42206$n4614_1
.sym 117491 $abc$42206$n5297
.sym 117492 $abc$42206$n5291_1
.sym 117493 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 117494 $abc$42206$n4614_1
.sym 117495 lm32_cpu.mc_arithmetic.a[19]
.sym 117496 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 117497 $abc$42206$n3222_1_$glb_clk
.sym 117498 $abc$42206$n3285_1
.sym 117499 lm32_cpu.mc_arithmetic.a[26]
.sym 117500 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 117501 $abc$42206$n3222_1_$glb_clk
.sym 117502 $abc$42206$n3285_1
.sym 117503 lm32_cpu.mc_arithmetic.a[20]
.sym 117504 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 117505 $abc$42206$n3222_1_$glb_clk
.sym 117506 $abc$42206$n3285_1
.sym 117507 basesoc_uart_phy_tx_reg[0]
.sym 117508 $abc$42206$n4585
.sym 117509 $abc$42206$n2195
.sym 117511 lm32_cpu.mc_arithmetic.a[4]
.sym 117512 $abc$42206$n3304_1
.sym 117513 $abc$42206$n3303_1
.sym 117514 lm32_cpu.mc_arithmetic.p[4]
.sym 117515 lm32_cpu.mc_arithmetic.a[0]
.sym 117516 $abc$42206$n3304_1
.sym 117517 $abc$42206$n3303_1
.sym 117518 lm32_cpu.mc_arithmetic.p[0]
.sym 117519 lm32_cpu.mc_arithmetic.a[21]
.sym 117520 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 117521 $abc$42206$n3222_1_$glb_clk
.sym 117522 $abc$42206$n3285_1
.sym 117524 lm32_cpu.mc_arithmetic.p[0]
.sym 117525 lm32_cpu.mc_arithmetic.a[0]
.sym 117527 $abc$42206$n3222_1_$glb_clk
.sym 117528 lm32_cpu.mc_arithmetic.b[27]
.sym 117531 $abc$42206$n4975
.sym 117532 $abc$42206$n4976_1
.sym 117533 $abc$42206$n4977_1
.sym 117535 $abc$42206$n4235_1
.sym 117536 $abc$42206$n4228_1
.sym 117537 $abc$42206$n3285_1
.sym 117538 $abc$42206$n3312_1
.sym 117539 lm32_cpu.mc_arithmetic.b[24]
.sym 117540 lm32_cpu.mc_arithmetic.b[25]
.sym 117541 lm32_cpu.mc_arithmetic.b[26]
.sym 117542 lm32_cpu.mc_arithmetic.b[27]
.sym 117543 $abc$42206$n4262_1
.sym 117544 $abc$42206$n4255_1
.sym 117545 $abc$42206$n3285_1
.sym 117546 $abc$42206$n3321_1
.sym 117547 lm32_cpu.mc_arithmetic.a[19]
.sym 117548 $abc$42206$n3304_1
.sym 117549 $abc$42206$n3303_1
.sym 117550 lm32_cpu.mc_arithmetic.p[19]
.sym 117551 lm32_cpu.mc_arithmetic.a[17]
.sym 117552 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 117553 $abc$42206$n3222_1_$glb_clk
.sym 117554 $abc$42206$n3285_1
.sym 117555 lm32_cpu.mc_arithmetic.a[9]
.sym 117556 $abc$42206$n3304_1
.sym 117557 $abc$42206$n3303_1
.sym 117558 lm32_cpu.mc_arithmetic.p[9]
.sym 117559 $abc$42206$n3437_1
.sym 117560 lm32_cpu.mc_arithmetic.a[23]
.sym 117561 $abc$42206$n3549_1
.sym 117563 $abc$42206$n3437_1
.sym 117564 lm32_cpu.mc_arithmetic.a[20]
.sym 117565 $abc$42206$n3603
.sym 117567 $abc$42206$n3437_1
.sym 117568 lm32_cpu.mc_arithmetic.a[17]
.sym 117569 $abc$42206$n3657_1
.sym 117571 $abc$42206$n3437_1
.sym 117572 lm32_cpu.mc_arithmetic.a[18]
.sym 117573 $abc$42206$n3639
.sym 117575 lm32_cpu.mc_arithmetic.a[23]
.sym 117576 $abc$42206$n3304_1
.sym 117577 $abc$42206$n3303_1
.sym 117578 lm32_cpu.mc_arithmetic.p[23]
.sym 117579 $abc$42206$n3437_1
.sym 117580 lm32_cpu.mc_arithmetic.a[19]
.sym 117581 $abc$42206$n3621
.sym 117583 lm32_cpu.mc_arithmetic.a[20]
.sym 117584 $abc$42206$n3304_1
.sym 117585 $abc$42206$n3303_1
.sym 117586 lm32_cpu.mc_arithmetic.p[20]
.sym 117587 $abc$42206$n3437_1
.sym 117588 lm32_cpu.mc_arithmetic.a[28]
.sym 117589 $abc$42206$n3458_1
.sym 117591 lm32_cpu.mc_arithmetic.a[24]
.sym 117592 $abc$42206$n3304_1
.sym 117593 $abc$42206$n3303_1
.sym 117594 lm32_cpu.mc_arithmetic.p[24]
.sym 117595 lm32_cpu.mc_arithmetic.a[31]
.sym 117596 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 117597 $abc$42206$n3222_1_$glb_clk
.sym 117598 $abc$42206$n3285_1
.sym 117599 lm32_cpu.mc_arithmetic.a[25]
.sym 117600 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 117601 $abc$42206$n3222_1_$glb_clk
.sym 117602 $abc$42206$n3285_1
.sym 117603 $abc$42206$n3437_1
.sym 117604 lm32_cpu.mc_arithmetic.a[24]
.sym 117605 $abc$42206$n3531_1
.sym 117607 lm32_cpu.mc_arithmetic.a[25]
.sym 117608 $abc$42206$n3304_1
.sym 117609 $abc$42206$n3303_1
.sym 117610 lm32_cpu.mc_arithmetic.p[25]
.sym 117611 lm32_cpu.mc_arithmetic.b[24]
.sym 117615 $abc$42206$n3437_1
.sym 117616 lm32_cpu.mc_arithmetic.a[30]
.sym 117617 $abc$42206$n3392_1
.sym 117619 $abc$42206$n3437_1
.sym 117620 lm32_cpu.mc_arithmetic.a[25]
.sym 117621 $abc$42206$n3513_1
.sym 117623 $abc$42206$n4253_1
.sym 117624 $abc$42206$n4246_1
.sym 117625 $abc$42206$n3285_1
.sym 117626 $abc$42206$n3318_1
.sym 117627 lm32_cpu.mc_arithmetic.p[1]
.sym 117628 $abc$42206$n4712
.sym 117629 lm32_cpu.mc_arithmetic.b[0]
.sym 117630 $abc$42206$n4044_1
.sym 117631 lm32_cpu.mc_arithmetic.p[9]
.sym 117632 $abc$42206$n4728
.sym 117633 lm32_cpu.mc_arithmetic.b[0]
.sym 117634 $abc$42206$n4044_1
.sym 117635 $abc$42206$n4165
.sym 117636 lm32_cpu.mc_arithmetic.state[2]
.sym 117637 lm32_cpu.mc_arithmetic.state[1]
.sym 117638 $abc$42206$n4164_1
.sym 117639 lm32_cpu.mc_arithmetic.b[25]
.sym 117643 $abc$42206$n3222_1_$glb_clk
.sym 117644 lm32_cpu.mc_arithmetic.b[17]
.sym 117647 lm32_cpu.mc_arithmetic.t[1]
.sym 117648 lm32_cpu.mc_arithmetic.p[0]
.sym 117649 lm32_cpu.mc_arithmetic.t[32]
.sym 117651 $abc$42206$n4325
.sym 117652 $abc$42206$n4318
.sym 117653 $abc$42206$n3285_1
.sym 117654 $abc$42206$n3342_1
.sym 117655 $abc$42206$n4097_1
.sym 117656 lm32_cpu.mc_arithmetic.state[2]
.sym 117657 lm32_cpu.mc_arithmetic.state[1]
.sym 117658 $abc$42206$n4096_1
.sym 117659 lm32_cpu.mc_arithmetic.p[23]
.sym 117660 $abc$42206$n4756
.sym 117661 lm32_cpu.mc_arithmetic.b[0]
.sym 117662 $abc$42206$n4044_1
.sym 117663 lm32_cpu.mc_arithmetic.p[0]
.sym 117664 $abc$42206$n4710
.sym 117665 lm32_cpu.mc_arithmetic.b[0]
.sym 117666 $abc$42206$n4044_1
.sym 117667 lm32_cpu.mc_arithmetic.p[18]
.sym 117668 $abc$42206$n4746
.sym 117669 lm32_cpu.mc_arithmetic.b[0]
.sym 117670 $abc$42206$n4044_1
.sym 117671 sram_bus_dat_w[0]
.sym 117675 sram_bus_dat_w[3]
.sym 117679 lm32_cpu.mc_arithmetic.t[24]
.sym 117680 lm32_cpu.mc_arithmetic.p[23]
.sym 117681 lm32_cpu.mc_arithmetic.t[32]
.sym 117683 sram_bus_dat_w[7]
.sym 117691 $abc$42206$n4073
.sym 117692 lm32_cpu.mc_arithmetic.state[2]
.sym 117693 lm32_cpu.mc_arithmetic.state[1]
.sym 117694 $abc$42206$n4072
.sym 117695 lm32_cpu.mc_arithmetic.p[24]
.sym 117696 $abc$42206$n4758
.sym 117697 lm32_cpu.mc_arithmetic.b[0]
.sym 117698 $abc$42206$n4044_1
.sym 117699 sram_bus_dat_w[1]
.sym 117710 $abc$42206$n3304_1
.sym 117714 lm32_cpu.mc_arithmetic.p[24]
.sym 117719 $abc$42206$n4613
.sym 117720 sys_rst
.sym 117727 $abc$42206$n4613
.sym 117728 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 117729 sys_rst
.sym 117731 $abc$42206$n4678_1
.sym 117732 spiflash_counter[1]
.sym 117735 storage[7][1]
.sym 117736 storage[15][1]
.sym 117737 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117738 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 117743 storage[3][2]
.sym 117744 storage[11][2]
.sym 117745 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117746 $abc$42206$n6304
.sym 117752 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 117757 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 117761 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 117762 $auto$alumacc.cc:474:replace_alu$3973.C[2]
.sym 117766 $nextpnr_ICESTORM_LC_17$I3
.sym 117769 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 117770 $auto$alumacc.cc:474:replace_alu$3973.C[3]
.sym 117780 $PACKER_VCC_NET_$glb_clk
.sym 117781 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 117787 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 117791 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 117798 $PACKER_VCC_NET
.sym 117803 sys_rst
.sym 117804 $abc$42206$n3198_1
.sym 117805 count[0]
.sym 117819 $abc$42206$n3198_1
.sym 117820 $abc$42206$n5610
.sym 117823 storage_1[3][0]
.sym 117824 storage_1[7][0]
.sym 117825 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 117826 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 117827 $abc$42206$n3198_1
.sym 117828 $abc$42206$n5584
.sym 117831 $abc$42206$n3198_1
.sym 117832 $abc$42206$n5588
.sym 117835 count[1]
.sym 117836 count[2]
.sym 117837 count[3]
.sym 117838 count[4]
.sym 117839 $abc$42206$n3198_1
.sym 117840 $abc$42206$n5602
.sym 117843 $abc$42206$n3198_1
.sym 117844 $abc$42206$n5586
.sym 117847 sram_bus_dat_w[1]
.sym 117851 count[9]
.sym 117852 count[10]
.sym 117853 count[11]
.sym 117854 count[12]
.sym 117855 count[0]
.sym 117856 $abc$42206$n3205_1
.sym 117857 $abc$42206$n82
.sym 117858 $abc$42206$n3201_1
.sym 117862 lm32_cpu.load_store_unit.store_data_x[12]
.sym 117863 $abc$42206$n3202_1
.sym 117864 $abc$42206$n3203_1
.sym 117865 $abc$42206$n3204_1
.sym 117867 count[13]
.sym 117868 count[14]
.sym 117869 count[15]
.sym 117875 sram_bus_dat_w[3]
.sym 117882 $abc$42206$n5244_1
.sym 117883 slave_sel_r[1]
.sym 117884 spiflash_sr[22]
.sym 117885 $abc$42206$n3200_1
.sym 117886 $abc$42206$n5755_1
.sym 117890 $abc$42206$n7040
.sym 117891 slave_sel_r[1]
.sym 117892 spiflash_sr[17]
.sym 117893 $abc$42206$n3200_1
.sym 117894 $abc$42206$n5745_1
.sym 117895 storage_1[0][3]
.sym 117896 storage_1[4][3]
.sym 117897 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 117898 $abc$42206$n6226
.sym 117899 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 117910 lm32_cpu.store_operand_x[16]
.sym 117914 lm32_cpu.operand_1_x[23]
.sym 117922 $abc$42206$n7042
.sym 117926 lm32_cpu.size_x[0]
.sym 117927 storage_1[0][1]
.sym 117928 storage_1[4][1]
.sym 117929 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 117930 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 117931 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 117935 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 117942 slave_sel_r[1]
.sym 117943 lm32_cpu.x_result_sel_sext_d
.sym 117947 lm32_cpu.size_d[1]
.sym 117951 lm32_cpu.logic_op_d[3]
.sym 117955 lm32_cpu.size_d[1]
.sym 117959 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117960 $abc$42206$n5898_1
.sym 117961 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117963 lm32_cpu.size_d[0]
.sym 117967 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 117968 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 117969 $abc$42206$n5898_1
.sym 117971 lm32_cpu.x_result_sel_mc_arith_d
.sym 117975 lm32_cpu.sign_extend_d
.sym 117979 lm32_cpu.condition_x[0]
.sym 117980 $abc$42206$n5011
.sym 117981 lm32_cpu.condition_x[2]
.sym 117982 $abc$42206$n5054_1
.sym 117983 lm32_cpu.size_d[0]
.sym 117987 lm32_cpu.x_result_sel_add_d
.sym 117991 lm32_cpu.condition_x[2]
.sym 117992 $abc$42206$n5011
.sym 117993 lm32_cpu.condition_x[0]
.sym 117994 lm32_cpu.condition_x[1]
.sym 117995 lm32_cpu.interrupt_unit.im[5]
.sym 117996 $abc$42206$n3431
.sym 117997 $abc$42206$n3430
.sym 117998 lm32_cpu.cc[5]
.sym 117999 lm32_cpu.sign_extend_d
.sym 118003 lm32_cpu.condition_x[0]
.sym 118004 $abc$42206$n5011
.sym 118005 lm32_cpu.condition_x[2]
.sym 118006 lm32_cpu.condition_x[1]
.sym 118007 $abc$42206$n3812
.sym 118008 $abc$42206$n6140_1
.sym 118009 lm32_cpu.x_result_sel_csr_x
.sym 118011 $abc$42206$n3998
.sym 118012 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 118013 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 118014 $abc$42206$n3431
.sym 118015 $abc$42206$n3939_1
.sym 118016 $abc$42206$n3934_1
.sym 118017 $abc$42206$n3941
.sym 118018 lm32_cpu.x_result_sel_add_x
.sym 118019 lm32_cpu.operand_1_x[1]
.sym 118020 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 118021 $abc$42206$n4511
.sym 118023 lm32_cpu.interrupt_unit.im[4]
.sym 118024 $abc$42206$n3431
.sym 118025 lm32_cpu.x_result_sel_csr_x
.sym 118027 lm32_cpu.cc[6]
.sym 118028 $abc$42206$n3430
.sym 118029 $abc$42206$n3921
.sym 118031 lm32_cpu.eba[5]
.sym 118032 $abc$42206$n3432
.sym 118033 $abc$42206$n3431
.sym 118034 lm32_cpu.interrupt_unit.im[14]
.sym 118035 $abc$42206$n3940_1
.sym 118036 $abc$42206$n3509_1
.sym 118039 lm32_cpu.mc_result_x[2]
.sym 118040 $abc$42206$n6179_1
.sym 118041 lm32_cpu.x_result_sel_sext_x
.sym 118042 lm32_cpu.x_result_sel_mc_arith_x
.sym 118043 lm32_cpu.operand_1_x[10]
.sym 118047 lm32_cpu.operand_1_x[2]
.sym 118051 $abc$42206$n3750
.sym 118052 $abc$42206$n6119_1
.sym 118053 $abc$42206$n3752
.sym 118054 lm32_cpu.x_result_sel_add_x
.sym 118055 lm32_cpu.cc[14]
.sym 118056 $abc$42206$n3430
.sym 118057 lm32_cpu.x_result_sel_csr_x
.sym 118058 $abc$42206$n3751
.sym 118059 lm32_cpu.sexth_result_x[7]
.sym 118060 lm32_cpu.x_result_sel_sext_x
.sym 118061 $abc$42206$n6168_1
.sym 118062 lm32_cpu.x_result_sel_csr_x
.sym 118063 lm32_cpu.sexth_result_x[2]
.sym 118064 lm32_cpu.x_result_sel_sext_x
.sym 118065 $abc$42206$n6180_1
.sym 118066 lm32_cpu.x_result_sel_csr_x
.sym 118067 lm32_cpu.cc[11]
.sym 118068 $abc$42206$n3430
.sym 118069 lm32_cpu.x_result_sel_csr_x
.sym 118070 $abc$42206$n3818
.sym 118071 sram_bus_dat_w[7]
.sym 118075 sram_bus_dat_w[6]
.sym 118079 $abc$42206$n3817_1
.sym 118080 $abc$42206$n6141_1
.sym 118081 $abc$42206$n3819_1
.sym 118082 lm32_cpu.x_result_sel_add_x
.sym 118083 lm32_cpu.eba[3]
.sym 118084 $abc$42206$n3432
.sym 118085 $abc$42206$n3796
.sym 118086 lm32_cpu.x_result_sel_csr_x
.sym 118087 $abc$42206$n3998
.sym 118088 lm32_cpu.interrupt_unit.eie
.sym 118089 lm32_cpu.interrupt_unit.im[1]
.sym 118090 $abc$42206$n3431
.sym 118091 lm32_cpu.sexth_result_x[10]
.sym 118092 lm32_cpu.sexth_result_x[7]
.sym 118093 $abc$42206$n3423
.sym 118094 lm32_cpu.x_result_sel_sext_x
.sym 118095 lm32_cpu.sexth_result_x[12]
.sym 118096 lm32_cpu.sexth_result_x[7]
.sym 118097 $abc$42206$n3423
.sym 118098 lm32_cpu.x_result_sel_sext_x
.sym 118099 $abc$42206$n3833_1
.sym 118100 $abc$42206$n6148_1
.sym 118101 lm32_cpu.x_result_sel_csr_x
.sym 118103 $abc$42206$n3790
.sym 118104 $abc$42206$n6133_1
.sym 118105 lm32_cpu.x_result_sel_csr_x
.sym 118107 lm32_cpu.operand_1_x[1]
.sym 118111 $abc$42206$n3795_1
.sym 118112 $abc$42206$n6134_1
.sym 118113 $abc$42206$n3797_1
.sym 118114 lm32_cpu.x_result_sel_add_x
.sym 118115 lm32_cpu.operand_1_x[31]
.sym 118119 lm32_cpu.interrupt_unit.im[31]
.sym 118120 $abc$42206$n3431
.sym 118121 $abc$42206$n3430
.sym 118122 lm32_cpu.cc[31]
.sym 118123 lm32_cpu.eba[22]
.sym 118124 $abc$42206$n3432
.sym 118125 $abc$42206$n3429
.sym 118126 lm32_cpu.x_result_sel_csr_x
.sym 118127 lm32_cpu.interrupt_unit.im[12]
.sym 118128 $abc$42206$n3431
.sym 118129 $abc$42206$n3430
.sym 118130 lm32_cpu.cc[12]
.sym 118131 lm32_cpu.operand_1_x[12]
.sym 118135 lm32_cpu.eba[13]
.sym 118136 $abc$42206$n3432
.sym 118137 $abc$42206$n3430
.sym 118138 lm32_cpu.cc[22]
.sym 118139 lm32_cpu.eba[14]
.sym 118140 $abc$42206$n3432
.sym 118141 $abc$42206$n3431
.sym 118142 lm32_cpu.interrupt_unit.im[23]
.sym 118143 $abc$42206$n3582
.sym 118144 $abc$42206$n3581
.sym 118145 lm32_cpu.x_result_sel_csr_x
.sym 118146 lm32_cpu.x_result_sel_add_x
.sym 118147 $abc$42206$n3421
.sym 118148 $abc$42206$n6064_1
.sym 118149 $abc$42206$n3526
.sym 118150 $abc$42206$n3529_1
.sym 118151 lm32_cpu.interrupt_unit.im[18]
.sym 118152 $abc$42206$n3431
.sym 118153 $abc$42206$n3430
.sym 118154 lm32_cpu.cc[18]
.sym 118155 lm32_cpu.operand_1_x[18]
.sym 118159 $abc$42206$n3421
.sym 118160 $abc$42206$n6077_1
.sym 118161 $abc$42206$n3580_1
.sym 118162 $abc$42206$n3583_1
.sym 118163 lm32_cpu.operand_1_x[23]
.sym 118167 $abc$42206$n3421
.sym 118168 $abc$42206$n6073_1
.sym 118169 $abc$42206$n3562_1
.sym 118170 $abc$42206$n3565_1
.sym 118171 lm32_cpu.eba[20]
.sym 118172 $abc$42206$n3432
.sym 118173 $abc$42206$n3430
.sym 118174 lm32_cpu.cc[29]
.sym 118175 $abc$42206$n3564
.sym 118176 $abc$42206$n3563_1
.sym 118177 lm32_cpu.x_result_sel_csr_x
.sym 118178 lm32_cpu.x_result_sel_add_x
.sym 118179 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 118183 $abc$42206$n3433
.sym 118184 lm32_cpu.operand_0_x[31]
.sym 118185 lm32_cpu.operand_1_x[31]
.sym 118186 $abc$42206$n5010_1
.sym 118187 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 118191 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 118195 lm32_cpu.interrupt_unit.im[30]
.sym 118196 $abc$42206$n3431
.sym 118197 $abc$42206$n3430
.sym 118198 lm32_cpu.cc[30]
.sym 118199 lm32_cpu.logic_op_x[2]
.sym 118200 lm32_cpu.logic_op_x[3]
.sym 118201 lm32_cpu.operand_1_x[18]
.sym 118202 lm32_cpu.operand_0_x[18]
.sym 118203 $abc$42206$n6096_1
.sym 118204 lm32_cpu.mc_result_x[18]
.sym 118205 lm32_cpu.x_result_sel_sext_x
.sym 118206 lm32_cpu.x_result_sel_mc_arith_x
.sym 118207 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 118211 $abc$42206$n3421
.sym 118212 $abc$42206$n6059_1
.sym 118213 $abc$42206$n3507_1
.sym 118215 $abc$42206$n6060_1
.sym 118216 $abc$42206$n3510_1
.sym 118217 lm32_cpu.x_result_sel_add_x
.sym 118219 lm32_cpu.logic_op_x[0]
.sym 118220 lm32_cpu.logic_op_x[1]
.sym 118221 lm32_cpu.operand_1_x[18]
.sym 118222 $abc$42206$n6095_1
.sym 118223 lm32_cpu.mc_arithmetic.operand_1_d[18]
.sym 118227 $abc$42206$n6100_1
.sym 118228 lm32_cpu.mc_result_x[17]
.sym 118229 lm32_cpu.x_result_sel_sext_x
.sym 118230 lm32_cpu.x_result_sel_mc_arith_x
.sym 118231 $abc$42206$n3774
.sym 118232 $abc$42206$n3773_1
.sym 118233 lm32_cpu.x_result_sel_csr_x
.sym 118234 lm32_cpu.x_result_sel_add_x
.sym 118235 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 118239 lm32_cpu.logic_op_x[1]
.sym 118240 lm32_cpu.logic_op_x[3]
.sym 118241 lm32_cpu.operand_0_x[31]
.sym 118242 lm32_cpu.operand_1_x[31]
.sym 118243 lm32_cpu.logic_op_x[0]
.sym 118244 lm32_cpu.logic_op_x[2]
.sym 118245 lm32_cpu.operand_0_x[31]
.sym 118246 $abc$42206$n6040_1
.sym 118247 $abc$42206$n3421
.sym 118248 $abc$42206$n6042_1
.sym 118249 $abc$42206$n3428
.sym 118251 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 118255 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 118259 $abc$42206$n3433
.sym 118260 $abc$42206$n6043_1
.sym 118261 lm32_cpu.x_result_sel_add_x
.sym 118263 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 118267 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 118268 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 118269 $abc$42206$n4193_1
.sym 118270 $abc$42206$n3222_1_$glb_clk
.sym 118271 lm32_cpu.mc_arithmetic.a[13]
.sym 118272 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 118273 $abc$42206$n3222_1_$glb_clk
.sym 118274 $abc$42206$n3285_1
.sym 118275 $abc$42206$n6072_1
.sym 118276 lm32_cpu.mc_result_x[24]
.sym 118277 lm32_cpu.x_result_sel_sext_x
.sym 118278 lm32_cpu.x_result_sel_mc_arith_x
.sym 118279 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 118283 lm32_cpu.mc_arithmetic.operand_1_d[12]
.sym 118284 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 118285 $abc$42206$n4193_1
.sym 118286 $abc$42206$n3222_1_$glb_clk
.sym 118287 lm32_cpu.mc_result_x[31]
.sym 118288 $abc$42206$n6041_1
.sym 118289 lm32_cpu.x_result_sel_sext_x
.sym 118290 lm32_cpu.x_result_sel_mc_arith_x
.sym 118291 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 118295 $abc$42206$n3437_1
.sym 118296 lm32_cpu.mc_arithmetic.a[12]
.sym 118297 $abc$42206$n3754
.sym 118299 lm32_cpu.mc_arithmetic.a[12]
.sym 118300 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 118301 $abc$42206$n3222_1_$glb_clk
.sym 118302 $abc$42206$n3285_1
.sym 118303 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 118304 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 118305 $abc$42206$n4193_1
.sym 118306 $abc$42206$n3222_1_$glb_clk
.sym 118307 $abc$42206$n3437_1
.sym 118308 lm32_cpu.mc_arithmetic.a[11]
.sym 118309 $abc$42206$n3777_1
.sym 118311 lm32_cpu.mc_arithmetic.a[11]
.sym 118312 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 118313 $abc$42206$n3222_1_$glb_clk
.sym 118314 $abc$42206$n3285_1
.sym 118315 $abc$42206$n3437_1
.sym 118316 lm32_cpu.mc_arithmetic.a[13]
.sym 118317 $abc$42206$n3732_1
.sym 118319 lm32_cpu.mc_arithmetic.a[23]
.sym 118320 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 118321 $abc$42206$n3222_1_$glb_clk
.sym 118322 $abc$42206$n3285_1
.sym 118323 lm32_cpu.mc_arithmetic.a[14]
.sym 118324 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 118325 $abc$42206$n3222_1_$glb_clk
.sym 118326 $abc$42206$n3285_1
.sym 118327 lm32_cpu.mc_arithmetic.a[6]
.sym 118328 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 118329 $abc$42206$n3222_1_$glb_clk
.sym 118330 $abc$42206$n3285_1
.sym 118331 $abc$42206$n3437_1
.sym 118332 lm32_cpu.mc_arithmetic.a[10]
.sym 118333 $abc$42206$n3799_1
.sym 118335 lm32_cpu.mc_arithmetic.a[10]
.sym 118336 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 118337 $abc$42206$n3222_1_$glb_clk
.sym 118338 $abc$42206$n3285_1
.sym 118339 $abc$42206$n3437_1
.sym 118340 lm32_cpu.mc_arithmetic.a[5]
.sym 118341 $abc$42206$n3903_1
.sym 118343 $abc$42206$n3437_1
.sym 118344 lm32_cpu.mc_arithmetic.a[22]
.sym 118345 $abc$42206$n3567
.sym 118347 lm32_cpu.mc_arithmetic.a[9]
.sym 118348 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 118349 $abc$42206$n3222_1_$glb_clk
.sym 118350 $abc$42206$n3285_1
.sym 118351 $abc$42206$n3437_1
.sym 118352 lm32_cpu.mc_arithmetic.a[9]
.sym 118353 $abc$42206$n3821_1
.sym 118355 lm32_cpu.mc_arithmetic.a[5]
.sym 118356 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 118357 $abc$42206$n3222_1_$glb_clk
.sym 118358 $abc$42206$n3285_1
.sym 118359 lm32_cpu.mc_arithmetic.b[2]
.sym 118360 $abc$42206$n3301_1
.sym 118361 lm32_cpu.mc_arithmetic.state[2]
.sym 118362 $abc$42206$n3386_1
.sym 118363 $abc$42206$n3345_1
.sym 118364 lm32_cpu.mc_arithmetic.state[2]
.sym 118365 $abc$42206$n3346
.sym 118367 $abc$42206$n3324_1
.sym 118368 lm32_cpu.mc_arithmetic.state[2]
.sym 118369 $abc$42206$n3325_1
.sym 118371 $abc$42206$n3342_1
.sym 118372 lm32_cpu.mc_arithmetic.state[2]
.sym 118373 $abc$42206$n3343
.sym 118375 lm32_cpu.mc_arithmetic.b[0]
.sym 118376 $abc$42206$n3301_1
.sym 118377 lm32_cpu.mc_arithmetic.state[2]
.sym 118378 $abc$42206$n3390_1
.sym 118379 lm32_cpu.mc_arithmetic.a[8]
.sym 118380 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 118381 $abc$42206$n3222_1_$glb_clk
.sym 118382 $abc$42206$n3285_1
.sym 118383 $abc$42206$n3339_1
.sym 118384 lm32_cpu.mc_arithmetic.state[2]
.sym 118385 $abc$42206$n3340
.sym 118387 lm32_cpu.mc_arithmetic.a[0]
.sym 118388 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 118389 $abc$42206$n3222_1_$glb_clk
.sym 118390 $abc$42206$n3285_1
.sym 118391 lm32_cpu.mc_arithmetic.a[7]
.sym 118392 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 118393 $abc$42206$n3222_1_$glb_clk
.sym 118394 $abc$42206$n3285_1
.sym 118395 $abc$42206$n3437_1
.sym 118396 lm32_cpu.mc_arithmetic.a[4]
.sym 118397 $abc$42206$n3924
.sym 118399 $abc$42206$n3437_1
.sym 118400 lm32_cpu.mc_arithmetic.a[6]
.sym 118401 $abc$42206$n3884_1
.sym 118403 lm32_cpu.mc_arithmetic.a[15]
.sym 118404 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 118405 $abc$42206$n3222_1_$glb_clk
.sym 118406 $abc$42206$n3285_1
.sym 118407 $abc$42206$n3437_1
.sym 118408 lm32_cpu.mc_arithmetic.a[8]
.sym 118409 $abc$42206$n3842
.sym 118411 $abc$42206$n3437_1
.sym 118412 lm32_cpu.mc_arithmetic.a[7]
.sym 118413 $abc$42206$n3862_1
.sym 118415 lm32_cpu.mc_arithmetic.state[2]
.sym 118416 lm32_cpu.mc_arithmetic.t[32]
.sym 118417 lm32_cpu.mc_arithmetic.state[1]
.sym 118418 $abc$42206$n4022
.sym 118419 $abc$42206$n3437_1
.sym 118420 lm32_cpu.mc_arithmetic.a[14]
.sym 118421 $abc$42206$n3711
.sym 118423 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 118427 lm32_cpu.mc_arithmetic.a[2]
.sym 118428 $abc$42206$n3304_1
.sym 118429 $abc$42206$n3303_1
.sym 118430 lm32_cpu.mc_arithmetic.p[2]
.sym 118431 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 118435 lm32_cpu.mc_arithmetic.a[7]
.sym 118436 $abc$42206$n3304_1
.sym 118437 $abc$42206$n3303_1
.sym 118438 lm32_cpu.mc_arithmetic.p[7]
.sym 118439 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 118443 storage_1[10][6]
.sym 118444 storage_1[11][6]
.sym 118445 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 118446 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 118447 lm32_cpu.mc_arithmetic.a[8]
.sym 118448 $abc$42206$n3304_1
.sym 118449 $abc$42206$n3303_1
.sym 118450 lm32_cpu.mc_arithmetic.p[8]
.sym 118451 lm32_cpu.mc_arithmetic.a[10]
.sym 118452 $abc$42206$n3304_1
.sym 118453 $abc$42206$n3303_1
.sym 118454 lm32_cpu.mc_arithmetic.p[10]
.sym 118456 lm32_cpu.mc_arithmetic.p[0]
.sym 118457 lm32_cpu.mc_arithmetic.a[0]
.sym 118460 lm32_cpu.mc_arithmetic.p[1]
.sym 118461 lm32_cpu.mc_arithmetic.a[1]
.sym 118462 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 118464 lm32_cpu.mc_arithmetic.p[2]
.sym 118465 lm32_cpu.mc_arithmetic.a[2]
.sym 118466 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 118468 lm32_cpu.mc_arithmetic.p[3]
.sym 118469 lm32_cpu.mc_arithmetic.a[3]
.sym 118470 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 118472 lm32_cpu.mc_arithmetic.p[4]
.sym 118473 lm32_cpu.mc_arithmetic.a[4]
.sym 118474 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 118476 lm32_cpu.mc_arithmetic.p[5]
.sym 118477 lm32_cpu.mc_arithmetic.a[5]
.sym 118478 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 118480 lm32_cpu.mc_arithmetic.p[6]
.sym 118481 lm32_cpu.mc_arithmetic.a[6]
.sym 118482 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 118484 lm32_cpu.mc_arithmetic.p[7]
.sym 118485 lm32_cpu.mc_arithmetic.a[7]
.sym 118486 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 118488 lm32_cpu.mc_arithmetic.p[8]
.sym 118489 lm32_cpu.mc_arithmetic.a[8]
.sym 118490 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 118492 lm32_cpu.mc_arithmetic.p[9]
.sym 118493 lm32_cpu.mc_arithmetic.a[9]
.sym 118494 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 118496 lm32_cpu.mc_arithmetic.p[10]
.sym 118497 lm32_cpu.mc_arithmetic.a[10]
.sym 118498 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 118500 lm32_cpu.mc_arithmetic.p[11]
.sym 118501 lm32_cpu.mc_arithmetic.a[11]
.sym 118502 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 118504 lm32_cpu.mc_arithmetic.p[12]
.sym 118505 lm32_cpu.mc_arithmetic.a[12]
.sym 118506 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 118508 lm32_cpu.mc_arithmetic.p[13]
.sym 118509 lm32_cpu.mc_arithmetic.a[13]
.sym 118510 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 118512 lm32_cpu.mc_arithmetic.p[14]
.sym 118513 lm32_cpu.mc_arithmetic.a[14]
.sym 118514 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 118516 lm32_cpu.mc_arithmetic.p[15]
.sym 118517 lm32_cpu.mc_arithmetic.a[15]
.sym 118518 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 118520 lm32_cpu.mc_arithmetic.p[16]
.sym 118521 lm32_cpu.mc_arithmetic.a[16]
.sym 118522 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 118524 lm32_cpu.mc_arithmetic.p[17]
.sym 118525 lm32_cpu.mc_arithmetic.a[17]
.sym 118526 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 118528 lm32_cpu.mc_arithmetic.p[18]
.sym 118529 lm32_cpu.mc_arithmetic.a[18]
.sym 118530 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 118532 lm32_cpu.mc_arithmetic.p[19]
.sym 118533 lm32_cpu.mc_arithmetic.a[19]
.sym 118534 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 118536 lm32_cpu.mc_arithmetic.p[20]
.sym 118537 lm32_cpu.mc_arithmetic.a[20]
.sym 118538 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 118540 lm32_cpu.mc_arithmetic.p[21]
.sym 118541 lm32_cpu.mc_arithmetic.a[21]
.sym 118542 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 118544 lm32_cpu.mc_arithmetic.p[22]
.sym 118545 lm32_cpu.mc_arithmetic.a[22]
.sym 118546 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 118548 lm32_cpu.mc_arithmetic.p[23]
.sym 118549 lm32_cpu.mc_arithmetic.a[23]
.sym 118550 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 118552 lm32_cpu.mc_arithmetic.p[24]
.sym 118553 lm32_cpu.mc_arithmetic.a[24]
.sym 118554 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 118556 lm32_cpu.mc_arithmetic.p[25]
.sym 118557 lm32_cpu.mc_arithmetic.a[25]
.sym 118558 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 118560 lm32_cpu.mc_arithmetic.p[26]
.sym 118561 lm32_cpu.mc_arithmetic.a[26]
.sym 118562 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 118564 lm32_cpu.mc_arithmetic.p[27]
.sym 118565 lm32_cpu.mc_arithmetic.a[27]
.sym 118566 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 118568 lm32_cpu.mc_arithmetic.p[28]
.sym 118569 lm32_cpu.mc_arithmetic.a[28]
.sym 118570 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 118572 lm32_cpu.mc_arithmetic.p[29]
.sym 118573 lm32_cpu.mc_arithmetic.a[29]
.sym 118574 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 118576 lm32_cpu.mc_arithmetic.p[30]
.sym 118577 lm32_cpu.mc_arithmetic.a[30]
.sym 118578 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 118582 $nextpnr_ICESTORM_LC_43$I3
.sym 118583 lm32_cpu.mc_arithmetic.p[15]
.sym 118584 $abc$42206$n4740
.sym 118585 lm32_cpu.mc_arithmetic.b[0]
.sym 118586 $abc$42206$n4044_1
.sym 118587 lm32_cpu.mc_arithmetic.t[10]
.sym 118588 lm32_cpu.mc_arithmetic.p[9]
.sym 118589 lm32_cpu.mc_arithmetic.t[32]
.sym 118591 $abc$42206$n4133_1
.sym 118592 lm32_cpu.mc_arithmetic.state[2]
.sym 118593 lm32_cpu.mc_arithmetic.state[1]
.sym 118594 $abc$42206$n4132_1
.sym 118595 $abc$42206$n3222_1_$glb_clk
.sym 118596 $abc$42206$n3285_1
.sym 118597 lm32_cpu.mc_arithmetic.p[9]
.sym 118598 $abc$42206$n4131_1
.sym 118599 $abc$42206$n3222_1_$glb_clk
.sym 118600 $abc$42206$n3285_1
.sym 118601 lm32_cpu.mc_arithmetic.p[1]
.sym 118602 $abc$42206$n4163_1
.sym 118603 $abc$42206$n3222_1_$glb_clk
.sym 118604 $abc$42206$n3285_1
.sym 118605 lm32_cpu.mc_arithmetic.p[10]
.sym 118606 $abc$42206$n4127_1
.sym 118607 lm32_cpu.mc_arithmetic.p[10]
.sym 118608 $abc$42206$n4730
.sym 118609 lm32_cpu.mc_arithmetic.b[0]
.sym 118610 $abc$42206$n4044_1
.sym 118611 $abc$42206$n4129_1
.sym 118612 lm32_cpu.mc_arithmetic.state[2]
.sym 118613 lm32_cpu.mc_arithmetic.state[1]
.sym 118614 $abc$42206$n4128_1
.sym 118615 $abc$42206$n3222_1_$glb_clk
.sym 118616 $abc$42206$n3285_1
.sym 118617 lm32_cpu.mc_arithmetic.p[27]
.sym 118618 $abc$42206$n4059_1
.sym 118619 lm32_cpu.mc_arithmetic.p[20]
.sym 118620 $abc$42206$n4750
.sym 118621 lm32_cpu.mc_arithmetic.b[0]
.sym 118622 $abc$42206$n4044_1
.sym 118623 lm32_cpu.mc_arithmetic.p[27]
.sym 118624 $abc$42206$n4764
.sym 118625 lm32_cpu.mc_arithmetic.b[0]
.sym 118626 $abc$42206$n4044_1
.sym 118627 lm32_cpu.mc_arithmetic.p[17]
.sym 118628 $abc$42206$n4744
.sym 118629 lm32_cpu.mc_arithmetic.b[0]
.sym 118630 $abc$42206$n4044_1
.sym 118631 $abc$42206$n4061
.sym 118632 lm32_cpu.mc_arithmetic.state[2]
.sym 118633 lm32_cpu.mc_arithmetic.state[1]
.sym 118634 $abc$42206$n4060
.sym 118635 lm32_cpu.mc_arithmetic.p[22]
.sym 118636 $abc$42206$n4754
.sym 118637 lm32_cpu.mc_arithmetic.b[0]
.sym 118638 $abc$42206$n4044_1
.sym 118639 $abc$42206$n3222_1_$glb_clk
.sym 118640 $abc$42206$n3285_1
.sym 118641 lm32_cpu.mc_arithmetic.p[18]
.sym 118642 $abc$42206$n4095_1
.sym 118643 lm32_cpu.mc_arithmetic.t[27]
.sym 118644 lm32_cpu.mc_arithmetic.p[26]
.sym 118645 lm32_cpu.mc_arithmetic.t[32]
.sym 118647 lm32_cpu.mc_arithmetic.p[28]
.sym 118648 $abc$42206$n4766
.sym 118649 lm32_cpu.mc_arithmetic.b[0]
.sym 118650 $abc$42206$n4044_1
.sym 118651 lm32_cpu.mc_arithmetic.p[25]
.sym 118652 $abc$42206$n4760
.sym 118653 lm32_cpu.mc_arithmetic.b[0]
.sym 118654 $abc$42206$n4044_1
.sym 118655 $abc$42206$n4141_1
.sym 118656 lm32_cpu.mc_arithmetic.state[2]
.sym 118657 lm32_cpu.mc_arithmetic.state[1]
.sym 118658 $abc$42206$n4140_1
.sym 118659 $abc$42206$n3222_1_$glb_clk
.sym 118660 $abc$42206$n3285_1
.sym 118661 lm32_cpu.mc_arithmetic.p[24]
.sym 118662 $abc$42206$n4071_1
.sym 118667 $abc$42206$n3222_1_$glb_clk
.sym 118668 $abc$42206$n3285_1
.sym 118669 lm32_cpu.mc_arithmetic.p[7]
.sym 118670 $abc$42206$n4139_1
.sym 118671 lm32_cpu.mc_arithmetic.p[30]
.sym 118672 $abc$42206$n4770
.sym 118673 lm32_cpu.mc_arithmetic.b[0]
.sym 118674 $abc$42206$n4044_1
.sym 118675 lm32_cpu.mc_arithmetic.p[7]
.sym 118676 $abc$42206$n4724
.sym 118677 lm32_cpu.mc_arithmetic.b[0]
.sym 118678 $abc$42206$n4044_1
.sym 118679 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 118687 lm32_cpu.mc_arithmetic.p[29]
.sym 118688 $abc$42206$n4768
.sym 118689 lm32_cpu.mc_arithmetic.b[0]
.sym 118690 $abc$42206$n4044_1
.sym 118694 $abc$42206$n2091
.sym 118703 storage[3][1]
.sym 118704 storage[11][1]
.sym 118705 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 118706 $abc$42206$n6292
.sym 118727 sram_bus_dat_w[6]
.sym 118731 sram_bus_dat_w[7]
.sym 118739 sram_bus_dat_w[3]
.sym 118747 grant
.sym 118748 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 118749 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 118751 count[1]
.sym 118752 $abc$42206$n3198_1
.sym 118762 spram_bus_adr[7]
.sym 118763 storage_1[1][5]
.sym 118764 storage_1[5][5]
.sym 118765 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 118766 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 118770 spram_bus_adr[12]
.sym 118771 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 118772 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 118773 grant
.sym 118779 storage_1[3][2]
.sym 118780 storage_1[7][2]
.sym 118781 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 118782 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 118783 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 118794 lm32_cpu.size_x[1]
.sym 118802 $abc$42206$n4193_1
.sym 118803 lm32_cpu.operand_m[3]
.sym 118807 $abc$42206$n3198_1
.sym 118808 $abc$42206$n5600
.sym 118811 $abc$42206$n3198_1
.sym 118812 $abc$42206$n5608
.sym 118815 $abc$42206$n3198_1
.sym 118816 $abc$42206$n5606
.sym 118826 lm32_cpu.store_operand_x[22]
.sym 118827 $abc$42206$n3198_1
.sym 118828 $abc$42206$n5604
.sym 118835 $abc$42206$n3198_1
.sym 118836 $abc$42206$n5598
.sym 118839 spiflash_sr[18]
.sym 118840 spram_bus_adr[9]
.sym 118841 $abc$42206$n4682_1
.sym 118843 $abc$42206$n4675
.sym 118844 spiflash_sr[23]
.sym 118845 $abc$42206$n5075_1
.sym 118846 $abc$42206$n4682_1
.sym 118847 spiflash_sr[14]
.sym 118848 spram_bus_adr[5]
.sym 118849 $abc$42206$n4682_1
.sym 118851 spiflash_sr[22]
.sym 118852 spram_bus_adr[13]
.sym 118853 $abc$42206$n4682_1
.sym 118855 $abc$42206$n4682_1
.sym 118856 spiflash_sr[8]
.sym 118859 spiflash_sr[11]
.sym 118860 spram_bus_adr[2]
.sym 118861 $abc$42206$n4682_1
.sym 118863 spiflash_sr[12]
.sym 118864 spram_bus_adr[3]
.sym 118865 $abc$42206$n4682_1
.sym 118867 spiflash_sr[17]
.sym 118868 spram_bus_adr[8]
.sym 118869 $abc$42206$n4682_1
.sym 118874 lm32_cpu.size_x[0]
.sym 118879 storage_1[3][7]
.sym 118880 storage_1[7][7]
.sym 118881 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 118882 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 118886 lm32_cpu.interrupt_unit.csr[0]
.sym 118891 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 118898 lm32_cpu.pc_x[28]
.sym 118899 storage_1[2][7]
.sym 118900 storage_1[6][7]
.sym 118901 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 118902 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 118906 lm32_cpu.instruction_unit.instruction_d[10]
.sym 118910 lm32_cpu.store_operand_x[30]
.sym 118911 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 118915 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 118916 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 118917 $abc$42206$n5898_1
.sym 118923 $abc$42206$n5301
.sym 118924 $abc$42206$n5302
.sym 118925 $abc$42206$n6245_1
.sym 118926 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 118930 $abc$42206$n5881_1
.sym 118938 lm32_cpu.eba[3]
.sym 118943 $abc$42206$n3745
.sym 118944 $abc$42206$n6118_1
.sym 118945 lm32_cpu.x_result_sel_csr_x
.sym 118947 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 118948 $abc$42206$n5888
.sym 118949 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 118951 lm32_cpu.operand_1_x[0]
.sym 118952 lm32_cpu.interrupt_unit.eie
.sym 118953 $abc$42206$n4511
.sym 118954 $abc$42206$n4514
.sym 118955 $abc$42206$n6117_1
.sym 118956 lm32_cpu.mc_result_x[14]
.sym 118957 lm32_cpu.x_result_sel_sext_x
.sym 118958 lm32_cpu.x_result_sel_mc_arith_x
.sym 118962 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 118963 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 118964 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 118965 grant
.sym 118967 lm32_cpu.logic_op_x[2]
.sym 118968 lm32_cpu.logic_op_x[0]
.sym 118969 lm32_cpu.sexth_result_x[4]
.sym 118970 $abc$42206$n6175_1
.sym 118971 lm32_cpu.operand_1_x[4]
.sym 118975 lm32_cpu.logic_op_x[1]
.sym 118976 lm32_cpu.logic_op_x[3]
.sym 118977 lm32_cpu.sexth_result_x[4]
.sym 118978 lm32_cpu.operand_1_x[4]
.sym 118979 $abc$42206$n6139_1
.sym 118980 lm32_cpu.mc_result_x[11]
.sym 118981 lm32_cpu.x_result_sel_sext_x
.sym 118982 lm32_cpu.x_result_sel_mc_arith_x
.sym 118983 lm32_cpu.mc_result_x[4]
.sym 118984 $abc$42206$n6176_1
.sym 118985 lm32_cpu.x_result_sel_sext_x
.sym 118986 lm32_cpu.x_result_sel_mc_arith_x
.sym 118987 lm32_cpu.operand_1_x[0]
.sym 118991 lm32_cpu.sexth_result_x[4]
.sym 118992 lm32_cpu.x_result_sel_sext_x
.sym 118993 $abc$42206$n6177_1
.sym 118994 lm32_cpu.x_result_sel_csr_x
.sym 118995 lm32_cpu.operand_1_x[14]
.sym 118999 lm32_cpu.mc_result_x[7]
.sym 119000 $abc$42206$n6167_1
.sym 119001 lm32_cpu.x_result_sel_sext_x
.sym 119002 lm32_cpu.x_result_sel_mc_arith_x
.sym 119003 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 119007 lm32_cpu.logic_op_x[1]
.sym 119008 lm32_cpu.logic_op_x[3]
.sym 119009 lm32_cpu.sexth_result_x[9]
.sym 119010 lm32_cpu.operand_1_x[9]
.sym 119011 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 119015 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 119019 lm32_cpu.logic_op_x[2]
.sym 119020 lm32_cpu.logic_op_x[0]
.sym 119021 lm32_cpu.sexth_result_x[9]
.sym 119022 $abc$42206$n6154_1
.sym 119023 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 119027 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 119031 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 119032 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 119033 lm32_cpu.adder_op_x_n
.sym 119035 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 119036 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 119037 lm32_cpu.adder_op_x_n
.sym 119038 lm32_cpu.x_result_sel_add_x
.sym 119039 $abc$42206$n6147_1
.sym 119040 lm32_cpu.mc_result_x[10]
.sym 119041 lm32_cpu.x_result_sel_sext_x
.sym 119042 lm32_cpu.x_result_sel_mc_arith_x
.sym 119043 lm32_cpu.sexth_result_x[9]
.sym 119044 lm32_cpu.operand_1_x[9]
.sym 119047 $abc$42206$n6155_1
.sym 119048 lm32_cpu.mc_result_x[9]
.sym 119049 lm32_cpu.x_result_sel_sext_x
.sym 119050 lm32_cpu.x_result_sel_mc_arith_x
.sym 119051 lm32_cpu.operand_1_x[12]
.sym 119055 lm32_cpu.sexth_result_x[9]
.sym 119056 lm32_cpu.sexth_result_x[7]
.sym 119057 $abc$42206$n3423
.sym 119058 lm32_cpu.x_result_sel_sext_x
.sym 119059 lm32_cpu.sexth_result_x[9]
.sym 119060 lm32_cpu.operand_1_x[9]
.sym 119063 lm32_cpu.sexth_result_x[31]
.sym 119064 lm32_cpu.sexth_result_x[7]
.sym 119065 $abc$42206$n3423
.sym 119067 $abc$42206$n3432
.sym 119068 lm32_cpu.eba[11]
.sym 119071 lm32_cpu.operand_1_x[20]
.sym 119075 lm32_cpu.operand_1_x[17]
.sym 119079 lm32_cpu.operand_1_x[16]
.sym 119083 lm32_cpu.operand_1_x[18]
.sym 119087 lm32_cpu.operand_1_x[29]
.sym 119091 lm32_cpu.operand_1_x[31]
.sym 119095 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 119099 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 119103 $abc$42206$n3431
.sym 119104 lm32_cpu.interrupt_unit.im[21]
.sym 119107 lm32_cpu.interrupt_unit.im[20]
.sym 119108 $abc$42206$n3431
.sym 119109 $abc$42206$n3430
.sym 119110 lm32_cpu.cc[20]
.sym 119111 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 119115 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 119119 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 119123 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 119127 lm32_cpu.x_result_sel_sext_x
.sym 119128 $abc$42206$n3422
.sym 119129 lm32_cpu.x_result_sel_csr_x
.sym 119131 $abc$42206$n3672
.sym 119132 $abc$42206$n3671
.sym 119133 lm32_cpu.x_result_sel_csr_x
.sym 119134 lm32_cpu.x_result_sel_add_x
.sym 119135 lm32_cpu.logic_op_x[0]
.sym 119136 lm32_cpu.logic_op_x[1]
.sym 119137 lm32_cpu.operand_1_x[23]
.sym 119138 $abc$42206$n6075_1
.sym 119139 lm32_cpu.logic_op_x[0]
.sym 119140 lm32_cpu.logic_op_x[2]
.sym 119141 lm32_cpu.sexth_result_x[31]
.sym 119142 $abc$42206$n6108_1
.sym 119143 $abc$42206$n6076_1
.sym 119144 lm32_cpu.mc_result_x[23]
.sym 119145 lm32_cpu.x_result_sel_sext_x
.sym 119146 lm32_cpu.x_result_sel_mc_arith_x
.sym 119147 $abc$42206$n3432
.sym 119148 lm32_cpu.eba[9]
.sym 119151 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 119155 lm32_cpu.logic_op_x[1]
.sym 119156 lm32_cpu.logic_op_x[3]
.sym 119157 lm32_cpu.sexth_result_x[31]
.sym 119158 lm32_cpu.operand_1_x[15]
.sym 119159 lm32_cpu.logic_op_x[0]
.sym 119160 lm32_cpu.logic_op_x[1]
.sym 119161 lm32_cpu.operand_1_x[27]
.sym 119162 $abc$42206$n6057_1
.sym 119163 $abc$42206$n3618
.sym 119164 $abc$42206$n3617
.sym 119165 lm32_cpu.x_result_sel_csr_x
.sym 119166 lm32_cpu.x_result_sel_add_x
.sym 119167 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 119171 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 119175 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 119179 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 119183 $abc$42206$n6109_1
.sym 119184 lm32_cpu.mc_result_x[15]
.sym 119185 lm32_cpu.x_result_sel_sext_x
.sym 119186 lm32_cpu.x_result_sel_mc_arith_x
.sym 119187 $abc$42206$n3654_1
.sym 119188 $abc$42206$n3653
.sym 119189 lm32_cpu.x_result_sel_csr_x
.sym 119190 lm32_cpu.x_result_sel_add_x
.sym 119191 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 119195 lm32_cpu.logic_op_x[0]
.sym 119196 lm32_cpu.logic_op_x[2]
.sym 119197 lm32_cpu.sexth_result_x[1]
.sym 119198 $abc$42206$n6185_1
.sym 119199 lm32_cpu.logic_op_x[1]
.sym 119200 lm32_cpu.logic_op_x[3]
.sym 119201 lm32_cpu.sexth_result_x[1]
.sym 119202 lm32_cpu.operand_1_x[1]
.sym 119203 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 119207 $abc$42206$n3775_1
.sym 119208 $abc$42206$n6126_1
.sym 119211 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 119215 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 119219 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 119223 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 119224 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 119225 $abc$42206$n4193_1
.sym 119226 $abc$42206$n3222_1_$glb_clk
.sym 119227 lm32_cpu.mc_arithmetic.operand_1_d[9]
.sym 119228 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 119229 $abc$42206$n4193_1
.sym 119230 $abc$42206$n3222_1_$glb_clk
.sym 119231 lm32_cpu.operand_1_x[22]
.sym 119235 lm32_cpu.mc_result_x[1]
.sym 119236 $abc$42206$n6186
.sym 119237 lm32_cpu.x_result_sel_sext_x
.sym 119238 lm32_cpu.x_result_sel_mc_arith_x
.sym 119239 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 119240 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 119241 $abc$42206$n4193_1
.sym 119242 $abc$42206$n3222_1_$glb_clk
.sym 119243 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 119244 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 119245 $abc$42206$n4193_1
.sym 119246 $abc$42206$n3222_1_$glb_clk
.sym 119247 lm32_cpu.operand_1_x[30]
.sym 119251 lm32_cpu.mc_arithmetic.operand_1_d[13]
.sym 119252 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 119253 $abc$42206$n4193_1
.sym 119254 $abc$42206$n3222_1_$glb_clk
.sym 119255 $abc$42206$n3354_1
.sym 119256 lm32_cpu.mc_arithmetic.state[2]
.sym 119257 $abc$42206$n3355
.sym 119259 storage_1[10][4]
.sym 119260 storage_1[11][4]
.sym 119261 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119262 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119263 $abc$42206$n3369_1
.sym 119264 lm32_cpu.mc_arithmetic.state[2]
.sym 119265 $abc$42206$n3370
.sym 119267 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 119268 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 119269 $abc$42206$n4193_1
.sym 119270 $abc$42206$n3222_1_$glb_clk
.sym 119271 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 119272 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 119273 $abc$42206$n4193_1
.sym 119274 $abc$42206$n3222_1_$glb_clk
.sym 119275 $abc$42206$n3366_1
.sym 119276 lm32_cpu.mc_arithmetic.state[2]
.sym 119277 $abc$42206$n3367
.sym 119279 $abc$42206$n3351_1
.sym 119280 lm32_cpu.mc_arithmetic.state[2]
.sym 119281 $abc$42206$n3352
.sym 119283 $abc$42206$n3301_1
.sym 119284 lm32_cpu.mc_arithmetic.b[10]
.sym 119287 $abc$42206$n4394
.sym 119288 $abc$42206$n4388_1
.sym 119289 $abc$42206$n3285_1
.sym 119290 $abc$42206$n3366_1
.sym 119291 $abc$42206$n3222_1_$glb_clk
.sym 119292 lm32_cpu.mc_arithmetic.b[31]
.sym 119293 $abc$42206$n4172_1
.sym 119294 $abc$42206$n3285_1
.sym 119295 $abc$42206$n3301_1
.sym 119296 lm32_cpu.mc_arithmetic.b[7]
.sym 119299 $abc$42206$n4208_1
.sym 119300 $abc$42206$n4200_1
.sym 119301 $abc$42206$n3285_1
.sym 119302 $abc$42206$n3300_1
.sym 119303 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 119304 $abc$42206$n3300_1
.sym 119305 lm32_cpu.mc_arithmetic.state[2]
.sym 119306 $abc$42206$n4171_1
.sym 119307 $abc$42206$n4410
.sym 119308 $abc$42206$n4404
.sym 119309 $abc$42206$n3285_1
.sym 119310 $abc$42206$n3372_1
.sym 119311 $abc$42206$n3222_1_$glb_clk
.sym 119312 lm32_cpu.mc_arithmetic.b[7]
.sym 119315 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 119316 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 119317 $abc$42206$n4193_1
.sym 119318 $abc$42206$n3222_1_$glb_clk
.sym 119319 $abc$42206$n4638_1
.sym 119320 csrbank0_bus_errors1_w[6]
.sym 119323 lm32_cpu.mc_arithmetic.b[1]
.sym 119324 $abc$42206$n4453_1
.sym 119325 $abc$42206$n3222_1_$glb_clk
.sym 119327 $abc$42206$n3301_1
.sym 119328 lm32_cpu.mc_arithmetic.b[2]
.sym 119329 $abc$42206$n4452
.sym 119330 $abc$42206$n3285_1
.sym 119331 $abc$42206$n4585
.sym 119332 basesoc_uart_phy_tx_busy
.sym 119333 basesoc_uart_phy_uart_clk_txen
.sym 119334 $abc$42206$n4580_1
.sym 119335 $abc$42206$n4334_1
.sym 119336 $abc$42206$n4327
.sym 119337 $abc$42206$n3285_1
.sym 119338 $abc$42206$n3345_1
.sym 119342 lm32_cpu.mc_arithmetic.state[2]
.sym 119343 lm32_cpu.mc_arithmetic.a[22]
.sym 119344 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 119345 $abc$42206$n3222_1_$glb_clk
.sym 119346 $abc$42206$n3285_1
.sym 119347 csrbank0_bus_errors1_w[4]
.sym 119348 csrbank0_bus_errors1_w[5]
.sym 119349 csrbank0_bus_errors1_w[6]
.sym 119350 csrbank0_bus_errors1_w[7]
.sym 119351 lm32_cpu.mc_arithmetic.b[0]
.sym 119352 $abc$42206$n3222_1_$glb_clk
.sym 119353 $abc$42206$n3285_1
.sym 119355 storage_1[10][7]
.sym 119356 storage_1[14][7]
.sym 119357 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119358 $abc$42206$n6244_1
.sym 119359 lm32_cpu.mc_arithmetic.operand_1_d[28]
.sym 119360 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 119361 $abc$42206$n4193_1
.sym 119362 $abc$42206$n3222_1_$glb_clk
.sym 119363 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 119367 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 119371 $abc$42206$n4969
.sym 119372 $abc$42206$n4970_1
.sym 119373 $abc$42206$n4971_1
.sym 119374 $abc$42206$n4972
.sym 119375 $abc$42206$n4551
.sym 119376 csrbank0_scratch3_w[7]
.sym 119377 $abc$42206$n4648_1
.sym 119378 csrbank0_bus_errors0_w[7]
.sym 119379 lm32_cpu.mc_arithmetic.a[16]
.sym 119380 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 119381 $abc$42206$n3222_1_$glb_clk
.sym 119382 $abc$42206$n3285_1
.sym 119383 lm32_cpu.mc_arithmetic.b[18]
.sym 119387 lm32_cpu.mc_arithmetic.b[16]
.sym 119388 lm32_cpu.mc_arithmetic.b[17]
.sym 119389 lm32_cpu.mc_arithmetic.b[18]
.sym 119390 lm32_cpu.mc_arithmetic.b[19]
.sym 119391 $abc$42206$n4307
.sym 119392 $abc$42206$n4300
.sym 119393 $abc$42206$n3285_1
.sym 119394 $abc$42206$n3336_1
.sym 119395 $abc$42206$n3301_1
.sym 119396 lm32_cpu.mc_arithmetic.b[17]
.sym 119399 $abc$42206$n3222_1_$glb_clk
.sym 119400 lm32_cpu.mc_arithmetic.b[19]
.sym 119403 $abc$42206$n3301_1
.sym 119404 lm32_cpu.mc_arithmetic.b[19]
.sym 119407 lm32_cpu.mc_arithmetic.a[27]
.sym 119408 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 119409 $abc$42206$n3222_1_$glb_clk
.sym 119410 $abc$42206$n3285_1
.sym 119411 csrbank0_bus_errors1_w[7]
.sym 119412 $abc$42206$n4638_1
.sym 119413 $abc$42206$n4548_1
.sym 119414 csrbank0_scratch2_w[7]
.sym 119415 $abc$42206$n4149_1
.sym 119416 lm32_cpu.mc_arithmetic.state[2]
.sym 119417 lm32_cpu.mc_arithmetic.state[1]
.sym 119418 $abc$42206$n4148_1
.sym 119419 $abc$42206$n3437_1
.sym 119420 lm32_cpu.mc_arithmetic.a[21]
.sym 119421 $abc$42206$n3585
.sym 119423 lm32_cpu.mc_arithmetic.p[5]
.sym 119424 $abc$42206$n4720
.sym 119425 lm32_cpu.mc_arithmetic.b[0]
.sym 119426 $abc$42206$n4044_1
.sym 119427 $abc$42206$n3437_1
.sym 119428 lm32_cpu.mc_arithmetic.a[26]
.sym 119429 $abc$42206$n3494_1
.sym 119431 lm32_cpu.mc_arithmetic.a[5]
.sym 119432 $abc$42206$n3304_1
.sym 119433 $abc$42206$n3303_1
.sym 119434 lm32_cpu.mc_arithmetic.p[5]
.sym 119435 lm32_cpu.mc_arithmetic.t[5]
.sym 119436 lm32_cpu.mc_arithmetic.p[4]
.sym 119437 lm32_cpu.mc_arithmetic.t[32]
.sym 119439 lm32_cpu.mc_arithmetic.p[2]
.sym 119440 $abc$42206$n4714
.sym 119441 lm32_cpu.mc_arithmetic.b[0]
.sym 119442 $abc$42206$n4044_1
.sym 119443 $abc$42206$n3437_1
.sym 119444 lm32_cpu.mc_arithmetic.a[15]
.sym 119445 $abc$42206$n3693
.sym 119447 lm32_cpu.mc_arithmetic.a[28]
.sym 119448 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 119449 $abc$42206$n3222_1_$glb_clk
.sym 119450 $abc$42206$n3285_1
.sym 119451 lm32_cpu.mc_arithmetic.a[15]
.sym 119452 $abc$42206$n3304_1
.sym 119453 $abc$42206$n3303_1
.sym 119454 lm32_cpu.mc_arithmetic.p[15]
.sym 119455 $abc$42206$n4161_1
.sym 119456 lm32_cpu.mc_arithmetic.state[2]
.sym 119457 lm32_cpu.mc_arithmetic.state[1]
.sym 119458 $abc$42206$n4160_1
.sym 119459 $abc$42206$n3437_1
.sym 119460 lm32_cpu.mc_arithmetic.a[16]
.sym 119461 $abc$42206$n3675
.sym 119463 lm32_cpu.mc_arithmetic.a[11]
.sym 119464 $abc$42206$n3304_1
.sym 119465 $abc$42206$n3303_1
.sym 119466 lm32_cpu.mc_arithmetic.p[11]
.sym 119467 lm32_cpu.mc_arithmetic.a[13]
.sym 119468 $abc$42206$n3304_1
.sym 119469 $abc$42206$n3303_1
.sym 119470 lm32_cpu.mc_arithmetic.p[13]
.sym 119471 $abc$42206$n3437_1
.sym 119472 lm32_cpu.mc_arithmetic.a[27]
.sym 119473 $abc$42206$n3476_1
.sym 119475 lm32_cpu.mc_arithmetic.a[14]
.sym 119476 $abc$42206$n3304_1
.sym 119477 $abc$42206$n3303_1
.sym 119478 lm32_cpu.mc_arithmetic.p[14]
.sym 119479 lm32_cpu.mc_arithmetic.a[22]
.sym 119480 $abc$42206$n3304_1
.sym 119481 $abc$42206$n3303_1
.sym 119482 lm32_cpu.mc_arithmetic.p[22]
.sym 119483 lm32_cpu.mc_arithmetic.p[11]
.sym 119484 $abc$42206$n4732
.sym 119485 lm32_cpu.mc_arithmetic.b[0]
.sym 119486 $abc$42206$n4044_1
.sym 119487 lm32_cpu.mc_arithmetic.b[29]
.sym 119491 sram_bus_dat_w[5]
.sym 119495 sram_bus_dat_w[7]
.sym 119499 lm32_cpu.mc_arithmetic.p[12]
.sym 119500 $abc$42206$n4734
.sym 119501 lm32_cpu.mc_arithmetic.b[0]
.sym 119502 $abc$42206$n4044_1
.sym 119503 lm32_cpu.mc_arithmetic.a[17]
.sym 119504 $abc$42206$n3304_1
.sym 119505 $abc$42206$n3303_1
.sym 119506 lm32_cpu.mc_arithmetic.p[17]
.sym 119507 lm32_cpu.mc_arithmetic.a[21]
.sym 119508 $abc$42206$n3304_1
.sym 119509 $abc$42206$n3303_1
.sym 119510 lm32_cpu.mc_arithmetic.p[21]
.sym 119511 lm32_cpu.mc_arithmetic.a[26]
.sym 119512 $abc$42206$n3304_1
.sym 119513 $abc$42206$n3303_1
.sym 119514 lm32_cpu.mc_arithmetic.p[26]
.sym 119515 lm32_cpu.mc_arithmetic.a[28]
.sym 119516 $abc$42206$n3304_1
.sym 119517 $abc$42206$n3303_1
.sym 119518 lm32_cpu.mc_arithmetic.p[28]
.sym 119519 $abc$42206$n4125_1
.sym 119520 lm32_cpu.mc_arithmetic.state[2]
.sym 119521 lm32_cpu.mc_arithmetic.state[1]
.sym 119522 $abc$42206$n4124_1
.sym 119523 $abc$42206$n3222_1_$glb_clk
.sym 119524 $abc$42206$n3285_1
.sym 119525 lm32_cpu.mc_arithmetic.p[11]
.sym 119526 $abc$42206$n4123_1
.sym 119527 lm32_cpu.mc_arithmetic.a[27]
.sym 119528 $abc$42206$n3304_1
.sym 119529 $abc$42206$n3303_1
.sym 119530 lm32_cpu.mc_arithmetic.p[27]
.sym 119531 lm32_cpu.mc_arithmetic.a[30]
.sym 119532 $abc$42206$n3304_1
.sym 119533 $abc$42206$n3303_1
.sym 119534 lm32_cpu.mc_arithmetic.p[30]
.sym 119535 lm32_cpu.mc_arithmetic.t[11]
.sym 119536 lm32_cpu.mc_arithmetic.p[10]
.sym 119537 lm32_cpu.mc_arithmetic.t[32]
.sym 119539 $abc$42206$n3222_1_$glb_clk
.sym 119540 $abc$42206$n3285_1
.sym 119541 lm32_cpu.mc_arithmetic.p[13]
.sym 119542 $abc$42206$n4115_1
.sym 119543 lm32_cpu.mc_arithmetic.t[9]
.sym 119544 lm32_cpu.mc_arithmetic.p[8]
.sym 119545 lm32_cpu.mc_arithmetic.t[32]
.sym 119547 $abc$42206$n4109_1
.sym 119548 lm32_cpu.mc_arithmetic.state[2]
.sym 119549 lm32_cpu.mc_arithmetic.state[1]
.sym 119550 $abc$42206$n4108_1
.sym 119551 lm32_cpu.mc_arithmetic.t[15]
.sym 119552 lm32_cpu.mc_arithmetic.p[14]
.sym 119553 lm32_cpu.mc_arithmetic.t[32]
.sym 119555 lm32_cpu.mc_arithmetic.p[3]
.sym 119556 $abc$42206$n4716
.sym 119557 lm32_cpu.mc_arithmetic.b[0]
.sym 119558 $abc$42206$n4044_1
.sym 119559 $abc$42206$n3222_1_$glb_clk
.sym 119560 $abc$42206$n3285_1
.sym 119561 lm32_cpu.mc_arithmetic.p[15]
.sym 119562 $abc$42206$n4107_1
.sym 119563 lm32_cpu.mc_arithmetic.t[16]
.sym 119564 lm32_cpu.mc_arithmetic.p[15]
.sym 119565 lm32_cpu.mc_arithmetic.t[32]
.sym 119567 lm32_cpu.mc_arithmetic.b[17]
.sym 119571 lm32_cpu.mc_arithmetic.p[14]
.sym 119572 $abc$42206$n4738
.sym 119573 lm32_cpu.mc_arithmetic.b[0]
.sym 119574 $abc$42206$n4044_1
.sym 119575 $abc$42206$n4089_1
.sym 119576 lm32_cpu.mc_arithmetic.state[2]
.sym 119577 lm32_cpu.mc_arithmetic.state[1]
.sym 119578 $abc$42206$n4088_1
.sym 119579 $abc$42206$n3222_1_$glb_clk
.sym 119580 $abc$42206$n3285_1
.sym 119581 lm32_cpu.mc_arithmetic.p[20]
.sym 119582 $abc$42206$n4087_1
.sym 119583 $abc$42206$n3222_1_$glb_clk
.sym 119584 $abc$42206$n3285_1
.sym 119585 lm32_cpu.mc_arithmetic.p[17]
.sym 119586 $abc$42206$n4099_1
.sym 119587 $abc$42206$n3222_1_$glb_clk
.sym 119588 $abc$42206$n3285_1
.sym 119589 lm32_cpu.mc_arithmetic.p[23]
.sym 119590 $abc$42206$n4075_1
.sym 119591 lm32_cpu.mc_arithmetic.t[18]
.sym 119592 lm32_cpu.mc_arithmetic.p[17]
.sym 119593 lm32_cpu.mc_arithmetic.t[32]
.sym 119595 lm32_cpu.mc_arithmetic.p[19]
.sym 119596 $abc$42206$n4748
.sym 119597 lm32_cpu.mc_arithmetic.b[0]
.sym 119598 $abc$42206$n4044_1
.sym 119599 $abc$42206$n4169_1
.sym 119600 lm32_cpu.mc_arithmetic.state[2]
.sym 119601 lm32_cpu.mc_arithmetic.state[1]
.sym 119602 $abc$42206$n4168_1
.sym 119603 $abc$42206$n3222_1_$glb_clk
.sym 119604 $abc$42206$n3285_1
.sym 119605 lm32_cpu.mc_arithmetic.p[22]
.sym 119606 $abc$42206$n4079_1
.sym 119607 lm32_cpu.mc_arithmetic.t[30]
.sym 119608 lm32_cpu.mc_arithmetic.p[29]
.sym 119609 lm32_cpu.mc_arithmetic.t[32]
.sym 119611 $abc$42206$n4057
.sym 119612 lm32_cpu.mc_arithmetic.state[2]
.sym 119613 lm32_cpu.mc_arithmetic.state[1]
.sym 119614 $abc$42206$n4056_1
.sym 119615 $abc$42206$n3222_1_$glb_clk
.sym 119616 $abc$42206$n3285_1
.sym 119617 lm32_cpu.mc_arithmetic.p[28]
.sym 119618 $abc$42206$n4055
.sym 119619 $abc$42206$n3222_1_$glb_clk
.sym 119620 $abc$42206$n3285_1
.sym 119621 lm32_cpu.mc_arithmetic.p[25]
.sym 119622 $abc$42206$n4067
.sym 119623 $abc$42206$n4069
.sym 119624 lm32_cpu.mc_arithmetic.state[2]
.sym 119625 lm32_cpu.mc_arithmetic.state[1]
.sym 119626 $abc$42206$n4068_1
.sym 119627 $abc$42206$n3222_1_$glb_clk
.sym 119628 $abc$42206$n3285_1
.sym 119629 lm32_cpu.mc_arithmetic.p[30]
.sym 119630 $abc$42206$n4047_1
.sym 119632 lm32_cpu.mc_arithmetic.p[31]
.sym 119633 lm32_cpu.mc_arithmetic.a[31]
.sym 119634 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 119635 sys_rst
.sym 119636 $abc$42206$n5957
.sym 119639 sram_bus_dat_w[5]
.sym 119651 sram_bus_dat_w[4]
.sym 119679 sram_bus_dat_w[2]
.sym 119686 lm32_cpu.mc_arithmetic.a[17]
.sym 119687 sram_bus_dat_w[1]
.sym 119703 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 119711 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 119739 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 119743 storage_1[3][5]
.sym 119744 storage_1[7][5]
.sym 119745 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119746 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119751 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 119755 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 119762 $abc$42206$n5278_1
.sym 119766 lm32_cpu.pc_x[12]
.sym 119767 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 119771 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 119779 storage_1[0][5]
.sym 119780 storage_1[4][5]
.sym 119781 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119782 $abc$42206$n6234
.sym 119783 slave_sel_r[1]
.sym 119784 spiflash_sr[24]
.sym 119785 $abc$42206$n3200_1
.sym 119786 $abc$42206$n5759
.sym 119787 storage_1[0][2]
.sym 119788 storage_1[4][2]
.sym 119789 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119790 $abc$42206$n6222
.sym 119795 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 119799 lm32_cpu.load_store_unit.store_data_m[26]
.sym 119803 slave_sel_r[1]
.sym 119804 spiflash_sr[23]
.sym 119805 $abc$42206$n3200_1
.sym 119806 $abc$42206$n5757_1
.sym 119807 storage_1[3][6]
.sym 119808 storage_1[7][6]
.sym 119809 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119810 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119811 slave_sel_r[1]
.sym 119812 spiflash_sr[18]
.sym 119813 $abc$42206$n3200_1
.sym 119814 $abc$42206$n5747
.sym 119815 lm32_cpu.load_store_unit.store_data_m[25]
.sym 119819 storage_1[2][5]
.sym 119820 storage_1[6][5]
.sym 119821 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119822 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119823 lm32_cpu.load_store_unit.store_data_m[22]
.sym 119827 $abc$42206$n5269_1
.sym 119828 $abc$42206$n5270_1
.sym 119829 $abc$42206$n6235_1
.sym 119830 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 119835 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 119839 basesoc_uart_tx_fifo_level[4]
.sym 119840 $abc$42206$n4583
.sym 119843 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 119851 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 119855 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 119859 $abc$42206$n4583
.sym 119860 basesoc_uart_tx_fifo_level[4]
.sym 119863 spiflash_miso
.sym 119867 $abc$42206$n5230_1
.sym 119868 $abc$42206$n5231_1
.sym 119869 $abc$42206$n6223_1
.sym 119870 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 119878 $abc$42206$n3634_1
.sym 119879 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 119880 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 119881 $abc$42206$n5888
.sym 119883 $abc$42206$n5295
.sym 119884 $abc$42206$n5296
.sym 119885 $abc$42206$n6243_1
.sym 119886 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 119887 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 119888 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 119889 $abc$42206$n5888
.sym 119891 storage_1[2][2]
.sym 119892 storage_1[6][2]
.sym 119893 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119894 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119895 lm32_cpu.interrupt_unit.im[6]
.sym 119896 $abc$42206$n3431
.sym 119897 lm32_cpu.x_result_sel_csr_x
.sym 119899 lm32_cpu.sexth_result_x[14]
.sym 119900 lm32_cpu.sexth_result_x[7]
.sym 119901 $abc$42206$n3423
.sym 119902 lm32_cpu.x_result_sel_sext_x
.sym 119903 lm32_cpu.size_d[0]
.sym 119907 lm32_cpu.logic_op_x[1]
.sym 119908 lm32_cpu.logic_op_x[3]
.sym 119909 lm32_cpu.sexth_result_x[14]
.sym 119910 lm32_cpu.operand_1_x[14]
.sym 119911 lm32_cpu.logic_op_x[2]
.sym 119912 lm32_cpu.logic_op_x[0]
.sym 119913 lm32_cpu.sexth_result_x[14]
.sym 119914 $abc$42206$n6116_1
.sym 119915 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 119919 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 119920 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 119921 lm32_cpu.condition_x[1]
.sym 119922 lm32_cpu.adder_op_x_n
.sym 119923 lm32_cpu.sexth_result_x[5]
.sym 119924 lm32_cpu.x_result_sel_sext_x
.sym 119925 $abc$42206$n6174_1
.sym 119926 lm32_cpu.x_result_sel_csr_x
.sym 119927 lm32_cpu.logic_op_x[2]
.sym 119928 lm32_cpu.logic_op_x[0]
.sym 119929 lm32_cpu.sexth_result_x[2]
.sym 119930 $abc$42206$n6178_1
.sym 119931 lm32_cpu.logic_op_x[2]
.sym 119932 lm32_cpu.logic_op_x[0]
.sym 119933 lm32_cpu.sexth_result_x[11]
.sym 119934 $abc$42206$n6138_1
.sym 119935 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 119939 lm32_cpu.sexth_result_x[11]
.sym 119940 lm32_cpu.sexth_result_x[7]
.sym 119941 $abc$42206$n3423
.sym 119942 lm32_cpu.x_result_sel_sext_x
.sym 119943 lm32_cpu.eba[2]
.sym 119944 $abc$42206$n3432
.sym 119945 $abc$42206$n3431
.sym 119946 lm32_cpu.interrupt_unit.im[11]
.sym 119947 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 119951 lm32_cpu.logic_op_x[1]
.sym 119952 lm32_cpu.logic_op_x[3]
.sym 119953 lm32_cpu.sexth_result_x[2]
.sym 119954 lm32_cpu.operand_1_x[2]
.sym 119955 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 119959 lm32_cpu.operand_1_x[8]
.sym 119963 lm32_cpu.operand_1_x[7]
.sym 119967 $abc$42206$n3879_1
.sym 119968 $abc$42206$n6163_1
.sym 119969 $abc$42206$n6354_1
.sym 119970 lm32_cpu.x_result_sel_csr_x
.sym 119971 lm32_cpu.logic_op_x[2]
.sym 119972 lm32_cpu.logic_op_x[0]
.sym 119973 lm32_cpu.sexth_result_x[7]
.sym 119974 $abc$42206$n6166_1
.sym 119975 lm32_cpu.logic_op_x[1]
.sym 119976 lm32_cpu.logic_op_x[3]
.sym 119977 lm32_cpu.sexth_result_x[7]
.sym 119978 lm32_cpu.operand_1_x[7]
.sym 119979 $abc$42206$n3430
.sym 119980 lm32_cpu.cc[8]
.sym 119981 lm32_cpu.interrupt_unit.im[8]
.sym 119982 $abc$42206$n3431
.sym 119983 lm32_cpu.sexth_result_x[8]
.sym 119984 lm32_cpu.sexth_result_x[7]
.sym 119985 $abc$42206$n3423
.sym 119986 lm32_cpu.x_result_sel_sext_x
.sym 119987 lm32_cpu.interrupt_unit.im[7]
.sym 119988 $abc$42206$n3431
.sym 119989 lm32_cpu.x_result_sel_csr_x
.sym 119991 lm32_cpu.logic_op_x[1]
.sym 119992 lm32_cpu.logic_op_x[3]
.sym 119993 lm32_cpu.sexth_result_x[10]
.sym 119994 lm32_cpu.operand_1_x[10]
.sym 119995 lm32_cpu.logic_op_x[2]
.sym 119996 lm32_cpu.logic_op_x[0]
.sym 119997 lm32_cpu.sexth_result_x[10]
.sym 119998 $abc$42206$n6146_1
.sym 119999 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 120000 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 120001 lm32_cpu.adder_op_x_n
.sym 120003 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 120007 lm32_cpu.x_result_sel_add_x
.sym 120008 $abc$42206$n6355_1
.sym 120009 $abc$42206$n3882_1
.sym 120011 lm32_cpu.logic_op_x[2]
.sym 120012 lm32_cpu.logic_op_x[0]
.sym 120013 lm32_cpu.sexth_result_x[12]
.sym 120014 $abc$42206$n6131_1
.sym 120015 lm32_cpu.logic_op_x[1]
.sym 120016 lm32_cpu.logic_op_x[3]
.sym 120017 lm32_cpu.sexth_result_x[12]
.sym 120018 lm32_cpu.operand_1_x[12]
.sym 120019 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 120023 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 120024 $abc$42206$n5881_1
.sym 120025 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 120027 lm32_cpu.operand_1_x[16]
.sym 120031 lm32_cpu.operand_1_x[22]
.sym 120035 lm32_cpu.operand_1_x[18]
.sym 120036 lm32_cpu.operand_0_x[18]
.sym 120039 lm32_cpu.sexth_result_x[13]
.sym 120040 lm32_cpu.sexth_result_x[7]
.sym 120041 $abc$42206$n3423
.sym 120042 lm32_cpu.x_result_sel_sext_x
.sym 120043 $abc$42206$n3431
.sym 120044 lm32_cpu.interrupt_unit.im[22]
.sym 120047 $abc$42206$n6132_1
.sym 120048 lm32_cpu.mc_result_x[12]
.sym 120049 lm32_cpu.x_result_sel_sext_x
.sym 120050 lm32_cpu.x_result_sel_mc_arith_x
.sym 120051 lm32_cpu.operand_1_x[19]
.sym 120055 $abc$42206$n3636
.sym 120056 $abc$42206$n3635
.sym 120057 lm32_cpu.x_result_sel_csr_x
.sym 120058 lm32_cpu.x_result_sel_add_x
.sym 120059 lm32_cpu.operand_1_x[30]
.sym 120063 lm32_cpu.operand_1_x[26]
.sym 120067 lm32_cpu.operand_1_x[24]
.sym 120071 lm32_cpu.operand_1_x[20]
.sym 120075 lm32_cpu.operand_1_x[17]
.sym 120079 lm32_cpu.operand_1_x[21]
.sym 120083 $abc$42206$n3600
.sym 120084 $abc$42206$n3599
.sym 120085 lm32_cpu.x_result_sel_csr_x
.sym 120086 lm32_cpu.x_result_sel_add_x
.sym 120087 $abc$42206$n6063_1
.sym 120088 lm32_cpu.mc_result_x[26]
.sym 120089 lm32_cpu.x_result_sel_sext_x
.sym 120090 lm32_cpu.x_result_sel_mc_arith_x
.sym 120091 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 120092 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 120093 $abc$42206$n4193_1
.sym 120094 $abc$42206$n3222_1_$glb_clk
.sym 120095 $abc$42206$n3421
.sym 120096 $abc$42206$n6097_1
.sym 120097 $abc$42206$n3670
.sym 120098 $abc$42206$n3673
.sym 120099 lm32_cpu.logic_op_x[0]
.sym 120100 lm32_cpu.logic_op_x[1]
.sym 120101 lm32_cpu.operand_1_x[26]
.sym 120102 $abc$42206$n6062_1
.sym 120103 $abc$42206$n3431
.sym 120104 lm32_cpu.interrupt_unit.im[19]
.sym 120107 lm32_cpu.logic_op_x[2]
.sym 120108 lm32_cpu.logic_op_x[3]
.sym 120109 lm32_cpu.operand_1_x[23]
.sym 120110 lm32_cpu.operand_0_x[23]
.sym 120111 $abc$42206$n3431
.sym 120112 lm32_cpu.interrupt_unit.im[24]
.sym 120115 lm32_cpu.operand_m[12]
.sym 120119 $abc$42206$n6058_1
.sym 120120 lm32_cpu.mc_result_x[27]
.sym 120121 lm32_cpu.x_result_sel_sext_x
.sym 120122 lm32_cpu.x_result_sel_mc_arith_x
.sym 120123 $abc$42206$n3455_1
.sym 120124 $abc$42206$n3454
.sym 120125 lm32_cpu.x_result_sel_csr_x
.sym 120126 lm32_cpu.x_result_sel_add_x
.sym 120127 $abc$42206$n3421
.sym 120128 $abc$42206$n6093_1
.sym 120129 $abc$42206$n3652_1
.sym 120130 $abc$42206$n3655
.sym 120131 lm32_cpu.eba[16]
.sym 120132 $abc$42206$n3432
.sym 120133 $abc$42206$n3545_1
.sym 120134 lm32_cpu.x_result_sel_csr_x
.sym 120135 lm32_cpu.logic_op_x[2]
.sym 120136 lm32_cpu.logic_op_x[3]
.sym 120137 lm32_cpu.operand_1_x[27]
.sym 120138 lm32_cpu.operand_0_x[27]
.sym 120139 sram_bus_dat_w[1]
.sym 120143 $abc$42206$n3432
.sym 120144 lm32_cpu.eba[21]
.sym 120147 lm32_cpu.x_result_sel_sext_x
.sym 120148 lm32_cpu.mc_result_x[3]
.sym 120149 lm32_cpu.x_result_sel_mc_arith_x
.sym 120151 $abc$42206$n3771_1
.sym 120152 $abc$42206$n6125_1
.sym 120153 lm32_cpu.x_result_sel_csr_x
.sym 120154 $abc$42206$n3772
.sym 120155 lm32_cpu.logic_op_x[0]
.sym 120156 lm32_cpu.logic_op_x[2]
.sym 120157 lm32_cpu.sexth_result_x[13]
.sym 120158 $abc$42206$n6123_1
.sym 120159 sram_bus_dat_w[6]
.sym 120163 sram_bus_dat_w[2]
.sym 120167 lm32_cpu.sexth_result_x[1]
.sym 120168 lm32_cpu.x_result_sel_sext_x
.sym 120169 $abc$42206$n6187_1
.sym 120170 lm32_cpu.x_result_sel_csr_x
.sym 120171 $abc$42206$n6092_1
.sym 120172 lm32_cpu.mc_result_x[19]
.sym 120173 lm32_cpu.x_result_sel_sext_x
.sym 120174 lm32_cpu.x_result_sel_mc_arith_x
.sym 120175 lm32_cpu.logic_op_x[1]
.sym 120176 lm32_cpu.logic_op_x[3]
.sym 120177 lm32_cpu.sexth_result_x[13]
.sym 120178 lm32_cpu.operand_1_x[13]
.sym 120179 $abc$42206$n6124_1
.sym 120180 lm32_cpu.mc_result_x[13]
.sym 120181 lm32_cpu.x_result_sel_sext_x
.sym 120182 lm32_cpu.x_result_sel_mc_arith_x
.sym 120183 lm32_cpu.mc_arithmetic.operand_1_d[8]
.sym 120187 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 120191 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 120195 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 120199 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 120200 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 120201 $abc$42206$n4193_1
.sym 120202 $abc$42206$n3222_1_$glb_clk
.sym 120203 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 120207 lm32_cpu.logic_op_x[0]
.sym 120208 lm32_cpu.logic_op_x[1]
.sym 120209 lm32_cpu.operand_1_x[24]
.sym 120210 $abc$42206$n6071_1
.sym 120211 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 120215 $abc$42206$n3375_1
.sym 120216 lm32_cpu.mc_arithmetic.state[2]
.sym 120217 $abc$42206$n3376
.sym 120219 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 120220 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 120221 $abc$42206$n4193_1
.sym 120222 $abc$42206$n3222_1_$glb_clk
.sym 120223 storage[9][1]
.sym 120224 storage[13][1]
.sym 120225 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120226 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120227 lm32_cpu.mc_arithmetic.b[3]
.sym 120228 $abc$42206$n3301_1
.sym 120229 lm32_cpu.mc_arithmetic.state[2]
.sym 120230 $abc$42206$n3384_1
.sym 120231 lm32_cpu.mc_arithmetic.b[6]
.sym 120232 $abc$42206$n3301_1
.sym 120233 lm32_cpu.mc_arithmetic.state[2]
.sym 120234 $abc$42206$n3378_1
.sym 120235 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 120236 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 120237 $abc$42206$n4193_1
.sym 120238 $abc$42206$n3222_1_$glb_clk
.sym 120239 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 120240 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 120241 $abc$42206$n4193_1
.sym 120242 $abc$42206$n3222_1_$glb_clk
.sym 120246 $abc$42206$n3285_1
.sym 120247 sram_bus_dat_w[1]
.sym 120251 sram_bus_dat_w[3]
.sym 120255 $abc$42206$n3285_1
.sym 120256 $abc$42206$n3301_1
.sym 120257 $abc$42206$n5288
.sym 120259 lm32_cpu.mc_arithmetic.operand_1_d[21]
.sym 120260 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 120261 $abc$42206$n4193_1
.sym 120262 $abc$42206$n3222_1_$glb_clk
.sym 120263 $abc$42206$n3222_1_$glb_clk
.sym 120264 lm32_cpu.mc_arithmetic.b[30]
.sym 120267 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 120268 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 120269 $abc$42206$n4193_1
.sym 120270 $abc$42206$n3222_1_$glb_clk
.sym 120271 $abc$42206$n3222_1_$glb_clk
.sym 120272 lm32_cpu.mc_arithmetic.b[9]
.sym 120275 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 120276 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 120277 $abc$42206$n4193_1
.sym 120278 $abc$42206$n3222_1_$glb_clk
.sym 120279 $abc$42206$n3301_1
.sym 120280 lm32_cpu.mc_arithmetic.b[16]
.sym 120283 $abc$42206$n3222_1_$glb_clk
.sym 120284 lm32_cpu.mc_arithmetic.b[16]
.sym 120287 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 120291 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 120295 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 120299 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 120303 $abc$42206$n3222_1_$glb_clk
.sym 120304 lm32_cpu.mc_arithmetic.b[2]
.sym 120305 $abc$42206$n4445
.sym 120306 $abc$42206$n3285_1
.sym 120307 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 120311 $abc$42206$n4344
.sym 120312 $abc$42206$n4336
.sym 120313 $abc$42206$n3285_1
.sym 120314 $abc$42206$n3348_1
.sym 120315 $abc$42206$n4369
.sym 120316 $abc$42206$n4363
.sym 120317 $abc$42206$n3285_1
.sym 120318 $abc$42206$n3357_1
.sym 120319 lm32_cpu.mc_arithmetic.b[0]
.sym 120320 lm32_cpu.mc_arithmetic.b[1]
.sym 120321 lm32_cpu.mc_arithmetic.b[2]
.sym 120322 lm32_cpu.mc_arithmetic.b[3]
.sym 120323 lm32_cpu.mc_arithmetic.b[2]
.sym 120327 $abc$42206$n3301_1
.sym 120328 lm32_cpu.mc_arithmetic.b[1]
.sym 120329 $abc$42206$n4461
.sym 120330 $abc$42206$n4467_1
.sym 120331 $abc$42206$n3301_1
.sym 120332 lm32_cpu.mc_arithmetic.b[3]
.sym 120333 $abc$42206$n4444_1
.sym 120335 storage_1[14][6]
.sym 120336 storage_1[15][6]
.sym 120337 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120338 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 120339 $abc$42206$n3222_1_$glb_clk
.sym 120340 lm32_cpu.mc_arithmetic.b[15]
.sym 120343 $abc$42206$n5288
.sym 120347 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 120351 csrbank0_bus_errors2_w[6]
.sym 120352 $abc$42206$n4641
.sym 120353 $abc$42206$n4548_1
.sym 120354 csrbank0_scratch2_w[6]
.sym 120355 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 120359 lm32_cpu.mc_arithmetic.b[7]
.sym 120363 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 120367 lm32_cpu.mc_arithmetic.b[4]
.sym 120368 lm32_cpu.mc_arithmetic.b[5]
.sym 120369 lm32_cpu.mc_arithmetic.b[6]
.sym 120370 lm32_cpu.mc_arithmetic.b[7]
.sym 120371 lm32_cpu.mc_arithmetic.b[16]
.sym 120375 $abc$42206$n3363_1
.sym 120376 lm32_cpu.mc_arithmetic.state[2]
.sym 120377 $abc$42206$n3364
.sym 120379 lm32_cpu.mc_arithmetic.b[4]
.sym 120380 $abc$42206$n3301_1
.sym 120381 lm32_cpu.mc_arithmetic.state[2]
.sym 120382 $abc$42206$n3382
.sym 120383 $abc$42206$n3301_1
.sym 120384 lm32_cpu.mc_arithmetic.b[31]
.sym 120387 $abc$42206$n3357_1
.sym 120388 lm32_cpu.mc_arithmetic.state[2]
.sym 120389 $abc$42206$n3358
.sym 120391 lm32_cpu.mc_arithmetic.a[6]
.sym 120392 $abc$42206$n3304_1
.sym 120393 $abc$42206$n3303_1
.sym 120394 lm32_cpu.mc_arithmetic.p[6]
.sym 120395 $abc$42206$n3360_1
.sym 120396 lm32_cpu.mc_arithmetic.state[2]
.sym 120397 $abc$42206$n3361
.sym 120399 lm32_cpu.mc_arithmetic.a[3]
.sym 120400 $abc$42206$n3304_1
.sym 120401 $abc$42206$n3303_1
.sym 120402 lm32_cpu.mc_arithmetic.p[3]
.sym 120403 $abc$42206$n3300_1
.sym 120404 lm32_cpu.mc_arithmetic.state[2]
.sym 120405 $abc$42206$n3302_1
.sym 120407 $abc$42206$n3222_1_$glb_clk
.sym 120408 $abc$42206$n3285_1
.sym 120409 lm32_cpu.mc_arithmetic.p[2]
.sym 120410 $abc$42206$n4159_1
.sym 120411 $abc$42206$n3222_1_$glb_clk
.sym 120412 $abc$42206$n3285_1
.sym 120413 lm32_cpu.mc_arithmetic.p[5]
.sym 120414 $abc$42206$n4147_1
.sym 120415 $abc$42206$n3222_1_$glb_clk
.sym 120416 $abc$42206$n3285_1
.sym 120417 lm32_cpu.mc_arithmetic.p[6]
.sym 120418 $abc$42206$n4143_1
.sym 120419 lm32_cpu.mc_arithmetic.a[12]
.sym 120420 $abc$42206$n3304_1
.sym 120421 $abc$42206$n3303_1
.sym 120422 lm32_cpu.mc_arithmetic.p[12]
.sym 120423 lm32_cpu.mc_arithmetic.p[6]
.sym 120424 $abc$42206$n4722
.sym 120425 lm32_cpu.mc_arithmetic.b[0]
.sym 120426 $abc$42206$n4044_1
.sym 120427 $abc$42206$n4145_1
.sym 120428 lm32_cpu.mc_arithmetic.state[2]
.sym 120429 lm32_cpu.mc_arithmetic.state[1]
.sym 120430 $abc$42206$n4144_1
.sym 120431 lm32_cpu.mc_arithmetic.b[27]
.sym 120435 $abc$42206$n3301_1
.sym 120436 lm32_cpu.mc_arithmetic.b[27]
.sym 120439 $abc$42206$n3301_1
.sym 120440 lm32_cpu.mc_arithmetic.b[26]
.sym 120443 lm32_cpu.mc_arithmetic.a[16]
.sym 120444 $abc$42206$n3304_1
.sym 120445 $abc$42206$n3303_1
.sym 120446 lm32_cpu.mc_arithmetic.p[16]
.sym 120447 $abc$42206$n3222_1_$glb_clk
.sym 120448 $abc$42206$n3285_1
.sym 120449 lm32_cpu.mc_arithmetic.p[4]
.sym 120450 $abc$42206$n4151_1
.sym 120451 lm32_cpu.mc_arithmetic.state[2]
.sym 120452 $abc$42206$n3301_1
.sym 120455 lm32_cpu.mc_arithmetic.p[4]
.sym 120456 $abc$42206$n4718
.sym 120457 lm32_cpu.mc_arithmetic.b[0]
.sym 120458 $abc$42206$n4044_1
.sym 120459 $abc$42206$n4121_1
.sym 120460 lm32_cpu.mc_arithmetic.state[2]
.sym 120461 lm32_cpu.mc_arithmetic.state[1]
.sym 120462 $abc$42206$n4120_1
.sym 120463 $abc$42206$n3222_1_$glb_clk
.sym 120464 $abc$42206$n3285_1
.sym 120465 lm32_cpu.mc_arithmetic.p[12]
.sym 120466 $abc$42206$n4119_1
.sym 120467 $abc$42206$n3222_1_$glb_clk
.sym 120468 $abc$42206$n3285_1
.sym 120469 lm32_cpu.mc_arithmetic.p[14]
.sym 120470 $abc$42206$n4111_1
.sym 120471 $abc$42206$n3309_1
.sym 120472 lm32_cpu.mc_arithmetic.state[2]
.sym 120473 $abc$42206$n3310_1
.sym 120475 $abc$42206$n3318_1
.sym 120476 lm32_cpu.mc_arithmetic.state[2]
.sym 120477 $abc$42206$n3319_1
.sym 120479 lm32_cpu.mc_arithmetic.p[13]
.sym 120480 $abc$42206$n4736
.sym 120481 lm32_cpu.mc_arithmetic.b[0]
.sym 120482 $abc$42206$n4044_1
.sym 120483 $abc$42206$n3315_1
.sym 120484 lm32_cpu.mc_arithmetic.state[2]
.sym 120485 $abc$42206$n3316_1
.sym 120487 lm32_cpu.mc_arithmetic.t[7]
.sym 120488 lm32_cpu.mc_arithmetic.p[6]
.sym 120489 lm32_cpu.mc_arithmetic.t[32]
.sym 120491 lm32_cpu.mc_arithmetic.a[29]
.sym 120492 $abc$42206$n3304_1
.sym 120493 $abc$42206$n3303_1
.sym 120494 lm32_cpu.mc_arithmetic.p[29]
.sym 120495 $abc$42206$n4117_1
.sym 120496 lm32_cpu.mc_arithmetic.state[2]
.sym 120497 lm32_cpu.mc_arithmetic.state[1]
.sym 120498 $abc$42206$n4116_1
.sym 120499 lm32_cpu.mc_arithmetic.t[13]
.sym 120500 lm32_cpu.mc_arithmetic.p[12]
.sym 120501 lm32_cpu.mc_arithmetic.t[32]
.sym 120503 lm32_cpu.mc_arithmetic.b[0]
.sym 120507 lm32_cpu.mc_arithmetic.a[31]
.sym 120508 $abc$42206$n3304_1
.sym 120509 $abc$42206$n3303_1
.sym 120510 lm32_cpu.mc_arithmetic.p[31]
.sym 120511 $abc$42206$n4113_1
.sym 120512 lm32_cpu.mc_arithmetic.state[2]
.sym 120513 lm32_cpu.mc_arithmetic.state[1]
.sym 120514 $abc$42206$n4112_1
.sym 120515 $abc$42206$n4065_1
.sym 120516 lm32_cpu.mc_arithmetic.state[2]
.sym 120517 lm32_cpu.mc_arithmetic.state[1]
.sym 120518 $abc$42206$n4064
.sym 120519 sram_bus_dat_w[6]
.sym 120523 lm32_cpu.mc_arithmetic.p[26]
.sym 120524 $abc$42206$n4762
.sym 120525 lm32_cpu.mc_arithmetic.b[0]
.sym 120526 $abc$42206$n4044_1
.sym 120527 lm32_cpu.mc_arithmetic.t[14]
.sym 120528 lm32_cpu.mc_arithmetic.p[13]
.sym 120529 lm32_cpu.mc_arithmetic.t[32]
.sym 120531 lm32_cpu.mc_arithmetic.p[21]
.sym 120532 $abc$42206$n4752
.sym 120533 lm32_cpu.mc_arithmetic.b[0]
.sym 120534 $abc$42206$n4044_1
.sym 120535 $abc$42206$n3222_1_$glb_clk
.sym 120536 $abc$42206$n3285_1
.sym 120537 lm32_cpu.mc_arithmetic.p[16]
.sym 120538 $abc$42206$n4103_1
.sym 120539 $abc$42206$n4081_1
.sym 120540 lm32_cpu.mc_arithmetic.state[2]
.sym 120541 lm32_cpu.mc_arithmetic.state[1]
.sym 120542 $abc$42206$n4080_1
.sym 120543 $abc$42206$n4077_1
.sym 120544 lm32_cpu.mc_arithmetic.state[2]
.sym 120545 lm32_cpu.mc_arithmetic.state[1]
.sym 120546 $abc$42206$n4076_1
.sym 120547 lm32_cpu.mc_arithmetic.t[20]
.sym 120548 lm32_cpu.mc_arithmetic.p[19]
.sym 120549 lm32_cpu.mc_arithmetic.t[32]
.sym 120551 $abc$42206$n3222_1_$glb_clk
.sym 120552 $abc$42206$n3285_1
.sym 120553 lm32_cpu.mc_arithmetic.p[19]
.sym 120554 $abc$42206$n4091_1
.sym 120555 lm32_cpu.mc_arithmetic.p[16]
.sym 120556 $abc$42206$n4742
.sym 120557 lm32_cpu.mc_arithmetic.b[0]
.sym 120558 $abc$42206$n4044_1
.sym 120559 $abc$42206$n3222_1_$glb_clk
.sym 120560 $abc$42206$n3285_1
.sym 120561 lm32_cpu.mc_arithmetic.p[0]
.sym 120562 $abc$42206$n4167_1
.sym 120563 $abc$42206$n4105_1
.sym 120564 lm32_cpu.mc_arithmetic.state[2]
.sym 120565 lm32_cpu.mc_arithmetic.state[1]
.sym 120566 $abc$42206$n4104_1
.sym 120568 lm32_cpu.mc_arithmetic.a[31]
.sym 120569 $abc$42206$n6862
.sym 120570 $PACKER_VCC_NET_$glb_clk
.sym 120571 sram_bus_dat_w[7]
.sym 120575 lm32_cpu.mc_arithmetic.t[28]
.sym 120576 lm32_cpu.mc_arithmetic.p[27]
.sym 120577 lm32_cpu.mc_arithmetic.t[32]
.sym 120579 lm32_cpu.mc_arithmetic.t[0]
.sym 120580 lm32_cpu.mc_arithmetic.a[31]
.sym 120581 lm32_cpu.mc_arithmetic.t[32]
.sym 120583 lm32_cpu.mc_arithmetic.t[25]
.sym 120584 lm32_cpu.mc_arithmetic.p[24]
.sym 120585 lm32_cpu.mc_arithmetic.t[32]
.sym 120587 sram_bus_dat_w[0]
.sym 120591 $abc$42206$n4049
.sym 120592 lm32_cpu.mc_arithmetic.state[2]
.sym 120593 lm32_cpu.mc_arithmetic.state[1]
.sym 120594 $abc$42206$n4048
.sym 120595 lm32_cpu.mc_arithmetic.p[8]
.sym 120596 $abc$42206$n4726
.sym 120597 lm32_cpu.mc_arithmetic.b[0]
.sym 120598 $abc$42206$n4044_1
.sym 120599 sram_bus_dat_w[1]
.sym 120606 lm32_cpu.mc_result_x[27]
.sym 120607 sram_bus_dat_w[0]
.sym 120615 storage[3][6]
.sym 120616 storage[7][6]
.sym 120617 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120618 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120619 lm32_cpu.mc_arithmetic.p[31]
.sym 120620 $abc$42206$n4772
.sym 120621 lm32_cpu.mc_arithmetic.b[0]
.sym 120622 $abc$42206$n4044_1
.sym 120627 storage[3][7]
.sym 120628 storage[7][7]
.sym 120629 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120630 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120634 $abc$42206$n4973_1
.sym 120638 $abc$42206$n3862_1
.sym 120639 sram_bus_dat_w[0]
.sym 120663 grant
.sym 120664 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 120665 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 120670 spram_datain11[12]
.sym 120671 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 120672 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 120673 grant
.sym 120687 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 120688 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 120689 grant
.sym 120691 grant
.sym 120692 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 120693 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 120706 spram_dataout11[6]
.sym 120707 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 120714 $abc$42206$n6287_1
.sym 120718 spram_dataout11[4]
.sym 120723 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 120727 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 120731 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 120735 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 120739 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 120747 storage_1[2][6]
.sym 120748 storage_1[6][6]
.sym 120749 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120750 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 120755 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 120763 $abc$42206$n5282_1
.sym 120764 $abc$42206$n5283_1
.sym 120765 $abc$42206$n6239_1
.sym 120766 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 120767 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 120771 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 120775 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 120779 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 120783 storage_1[0][7]
.sym 120784 storage_1[4][7]
.sym 120785 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120786 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 120787 storage_1[0][6]
.sym 120788 storage_1[4][6]
.sym 120789 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120790 $abc$42206$n6238_1
.sym 120791 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 120795 storage_1[8][1]
.sym 120796 storage_1[12][1]
.sym 120797 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120798 $abc$42206$n6220
.sym 120799 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 120818 lm32_cpu.instruction_unit.wb_data_f[6]
.sym 120822 lm32_cpu.eba[9]
.sym 120823 $abc$42206$n3972
.sym 120824 lm32_cpu.x_result_sel_csr_x
.sym 120825 $abc$42206$n3977_1
.sym 120826 $abc$42206$n3979_1
.sym 120831 lm32_cpu.logic_op_x[3]
.sym 120832 lm32_cpu.logic_op_x[1]
.sym 120833 lm32_cpu.x_result_sel_sext_x
.sym 120834 lm32_cpu.operand_1_x[3]
.sym 120835 $abc$42206$n3976_1
.sym 120836 lm32_cpu.sexth_result_x[3]
.sym 120837 $abc$42206$n3973_1
.sym 120838 $abc$42206$n3975
.sym 120839 lm32_cpu.sexth_result_x[3]
.sym 120840 $abc$42206$n3974_1
.sym 120841 lm32_cpu.x_result_sel_mc_arith_x
.sym 120842 lm32_cpu.x_result_sel_sext_x
.sym 120843 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 120844 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 120845 grant
.sym 120847 lm32_cpu.operand_m[23]
.sym 120851 lm32_cpu.operand_m[7]
.sym 120855 $abc$42206$n3431
.sym 120856 lm32_cpu.interrupt_unit.im[3]
.sym 120857 $abc$42206$n3978
.sym 120858 lm32_cpu.x_result_sel_add_x
.sym 120859 lm32_cpu.mc_result_x[0]
.sym 120860 $abc$42206$n6189_1
.sym 120861 lm32_cpu.x_result_sel_sext_x
.sym 120862 lm32_cpu.x_result_sel_mc_arith_x
.sym 120863 lm32_cpu.mc_result_x[5]
.sym 120864 $abc$42206$n6173_1
.sym 120865 lm32_cpu.x_result_sel_sext_x
.sym 120866 lm32_cpu.x_result_sel_mc_arith_x
.sym 120867 lm32_cpu.sexth_result_x[0]
.sym 120868 lm32_cpu.x_result_sel_sext_x
.sym 120869 $abc$42206$n6190
.sym 120870 lm32_cpu.x_result_sel_csr_x
.sym 120871 lm32_cpu.operand_1_x[3]
.sym 120875 lm32_cpu.mc_result_x[6]
.sym 120876 $abc$42206$n6170_1
.sym 120877 lm32_cpu.x_result_sel_sext_x
.sym 120878 lm32_cpu.x_result_sel_mc_arith_x
.sym 120879 lm32_cpu.sexth_result_x[6]
.sym 120880 lm32_cpu.x_result_sel_sext_x
.sym 120881 $abc$42206$n6171_1
.sym 120882 lm32_cpu.x_result_sel_csr_x
.sym 120883 lm32_cpu.logic_op_x[2]
.sym 120884 lm32_cpu.logic_op_x[0]
.sym 120885 lm32_cpu.operand_1_x[3]
.sym 120887 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 120888 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 120889 lm32_cpu.adder_op_x_n
.sym 120891 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 120895 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 120899 lm32_cpu.sexth_result_x[11]
.sym 120900 lm32_cpu.operand_1_x[11]
.sym 120903 lm32_cpu.logic_op_x[1]
.sym 120904 lm32_cpu.logic_op_x[3]
.sym 120905 lm32_cpu.sexth_result_x[11]
.sym 120906 lm32_cpu.operand_1_x[11]
.sym 120909 $abc$42206$n7413
.sym 120910 $auto$maccmap.cc:240:synth$7269.C[32]
.sym 120911 $abc$42206$n3920
.sym 120912 $abc$42206$n3915
.sym 120913 $abc$42206$n3922
.sym 120914 lm32_cpu.x_result_sel_add_x
.sym 120915 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 120919 lm32_cpu.sexth_result_x[7]
.sym 120920 lm32_cpu.operand_1_x[7]
.sym 120923 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 120924 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 120925 lm32_cpu.adder_op_x_n
.sym 120927 lm32_cpu.operand_1_x[11]
.sym 120931 lm32_cpu.operand_1_x[1]
.sym 120935 $abc$42206$n6162
.sym 120936 lm32_cpu.mc_result_x[8]
.sym 120937 lm32_cpu.x_result_sel_sext_x
.sym 120938 lm32_cpu.x_result_sel_mc_arith_x
.sym 120939 lm32_cpu.operand_1_x[14]
.sym 120943 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 120944 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 120945 lm32_cpu.adder_op_x_n
.sym 120947 $abc$42206$n7357
.sym 120948 lm32_cpu.sexth_result_x[1]
.sym 120949 lm32_cpu.operand_1_x[1]
.sym 120951 lm32_cpu.sexth_result_x[12]
.sym 120952 lm32_cpu.operand_1_x[12]
.sym 120955 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 120956 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 120957 lm32_cpu.adder_op_x_n
.sym 120958 lm32_cpu.x_result_sel_add_x
.sym 120959 lm32_cpu.sexth_result_x[12]
.sym 120960 lm32_cpu.operand_1_x[12]
.sym 120963 lm32_cpu.sexth_result_x[10]
.sym 120964 lm32_cpu.operand_1_x[10]
.sym 120967 lm32_cpu.sexth_result_x[7]
.sym 120968 lm32_cpu.operand_1_x[7]
.sym 120971 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 120972 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 120973 lm32_cpu.adder_op_x_n
.sym 120975 lm32_cpu.sexth_result_x[10]
.sym 120976 lm32_cpu.operand_1_x[10]
.sym 120979 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 120980 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 120981 lm32_cpu.adder_op_x_n
.sym 120983 lm32_cpu.operand_0_x[19]
.sym 120984 lm32_cpu.operand_1_x[19]
.sym 120987 lm32_cpu.operand_0_x[18]
.sym 120988 lm32_cpu.operand_1_x[18]
.sym 120991 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 120992 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 120993 lm32_cpu.adder_op_x_n
.sym 120994 lm32_cpu.x_result_sel_add_x
.sym 120995 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 120996 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 120997 lm32_cpu.adder_op_x_n
.sym 120998 lm32_cpu.x_result_sel_add_x
.sym 120999 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 121000 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 121001 lm32_cpu.adder_op_x_n
.sym 121002 lm32_cpu.x_result_sel_add_x
.sym 121003 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 121004 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 121005 lm32_cpu.adder_op_x_n
.sym 121006 lm32_cpu.x_result_sel_add_x
.sym 121007 lm32_cpu.operand_1_x[19]
.sym 121008 lm32_cpu.operand_0_x[19]
.sym 121011 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 121015 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 121016 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 121017 lm32_cpu.adder_op_x_n
.sym 121019 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 121020 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 121021 lm32_cpu.adder_op_x_n
.sym 121022 lm32_cpu.x_result_sel_add_x
.sym 121023 lm32_cpu.operand_0_x[23]
.sym 121024 lm32_cpu.operand_1_x[23]
.sym 121027 lm32_cpu.operand_1_x[26]
.sym 121028 lm32_cpu.operand_0_x[26]
.sym 121031 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 121032 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 121033 lm32_cpu.adder_op_x_n
.sym 121034 lm32_cpu.x_result_sel_add_x
.sym 121035 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 121036 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 121037 lm32_cpu.adder_op_x_n
.sym 121038 lm32_cpu.x_result_sel_add_x
.sym 121039 lm32_cpu.operand_0_x[26]
.sym 121040 lm32_cpu.operand_1_x[26]
.sym 121043 lm32_cpu.operand_1_x[23]
.sym 121047 $abc$42206$n3421
.sym 121048 $abc$42206$n6089_1
.sym 121049 $abc$42206$n3634_1
.sym 121050 $abc$42206$n3637_1
.sym 121051 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 121055 lm32_cpu.logic_op_x[2]
.sym 121056 lm32_cpu.logic_op_x[3]
.sym 121057 lm32_cpu.operand_1_x[26]
.sym 121058 lm32_cpu.operand_0_x[26]
.sym 121059 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 121063 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 121067 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 121068 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 121069 lm32_cpu.adder_op_x_n
.sym 121071 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 121075 $abc$42206$n3421
.sym 121076 $abc$42206$n6081_1
.sym 121077 $abc$42206$n3598_1
.sym 121078 $abc$42206$n3601_1
.sym 121079 sram_bus_dat_w[7]
.sym 121083 lm32_cpu.logic_op_x[0]
.sym 121084 lm32_cpu.logic_op_x[1]
.sym 121085 lm32_cpu.operand_1_x[29]
.sym 121086 $abc$42206$n6049_1
.sym 121087 $abc$42206$n3421
.sym 121088 $abc$42206$n6051_1
.sym 121089 $abc$42206$n3471_1
.sym 121090 $abc$42206$n3474_1
.sym 121091 $abc$42206$n3473_1
.sym 121092 $abc$42206$n3472
.sym 121093 lm32_cpu.x_result_sel_csr_x
.sym 121094 lm32_cpu.x_result_sel_add_x
.sym 121095 $abc$42206$n3431
.sym 121096 lm32_cpu.interrupt_unit.im[29]
.sym 121099 lm32_cpu.operand_0_x[31]
.sym 121100 lm32_cpu.operand_1_x[31]
.sym 121103 lm32_cpu.logic_op_x[2]
.sym 121104 lm32_cpu.logic_op_x[3]
.sym 121105 lm32_cpu.operand_1_x[24]
.sym 121106 lm32_cpu.operand_0_x[24]
.sym 121107 lm32_cpu.logic_op_x[2]
.sym 121108 lm32_cpu.logic_op_x[3]
.sym 121109 lm32_cpu.operand_1_x[29]
.sym 121110 lm32_cpu.operand_0_x[29]
.sym 121111 $abc$42206$n3421
.sym 121112 $abc$42206$n6047_1
.sym 121113 $abc$42206$n3453_1
.sym 121114 $abc$42206$n3456_1
.sym 121115 $abc$42206$n3421
.sym 121116 $abc$42206$n6068_1
.sym 121117 $abc$42206$n3544_1
.sym 121119 lm32_cpu.logic_op_x[2]
.sym 121120 lm32_cpu.logic_op_x[3]
.sym 121121 lm32_cpu.operand_1_x[30]
.sym 121122 lm32_cpu.operand_0_x[30]
.sym 121123 sram_bus_dat_w[7]
.sym 121127 $abc$42206$n6069_1
.sym 121128 $abc$42206$n3546_1
.sym 121129 lm32_cpu.x_result_sel_add_x
.sym 121131 $abc$42206$n3421
.sym 121132 $abc$42206$n6085_1
.sym 121133 $abc$42206$n3616_1
.sym 121134 $abc$42206$n3619_1
.sym 121135 sram_bus_dat_w[2]
.sym 121139 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 121140 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 121141 $abc$42206$n4193_1
.sym 121142 $abc$42206$n3222_1_$glb_clk
.sym 121146 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 121147 lm32_cpu.mc_arithmetic.operand_1_d[11]
.sym 121148 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 121149 $abc$42206$n4193_1
.sym 121150 $abc$42206$n3222_1_$glb_clk
.sym 121151 sram_bus_dat_w[2]
.sym 121155 $abc$42206$n6067_1
.sym 121156 lm32_cpu.mc_result_x[25]
.sym 121157 lm32_cpu.x_result_sel_sext_x
.sym 121158 lm32_cpu.x_result_sel_mc_arith_x
.sym 121159 lm32_cpu.logic_op_x[0]
.sym 121160 lm32_cpu.logic_op_x[1]
.sym 121161 lm32_cpu.operand_1_x[30]
.sym 121162 $abc$42206$n6045_1
.sym 121163 $abc$42206$n6046_1
.sym 121164 lm32_cpu.mc_result_x[30]
.sym 121165 lm32_cpu.x_result_sel_sext_x
.sym 121166 lm32_cpu.x_result_sel_mc_arith_x
.sym 121167 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 121168 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 121169 $abc$42206$n4193_1
.sym 121170 $abc$42206$n3222_1_$glb_clk
.sym 121171 $abc$42206$n6050_1
.sym 121172 lm32_cpu.mc_result_x[29]
.sym 121173 lm32_cpu.x_result_sel_sext_x
.sym 121174 lm32_cpu.x_result_sel_mc_arith_x
.sym 121175 $abc$42206$n3222_1_$glb_clk
.sym 121176 lm32_cpu.mc_arithmetic.b[10]
.sym 121179 $abc$42206$n3222_1_$glb_clk
.sym 121180 lm32_cpu.mc_arithmetic.b[14]
.sym 121183 $abc$42206$n4386_1
.sym 121184 $abc$42206$n4379
.sym 121185 $abc$42206$n3285_1
.sym 121186 $abc$42206$n3363_1
.sym 121187 $abc$42206$n4418
.sym 121188 $abc$42206$n4412
.sym 121189 $abc$42206$n3285_1
.sym 121190 $abc$42206$n3375_1
.sym 121191 $abc$42206$n4402
.sym 121192 $abc$42206$n4396
.sym 121193 $abc$42206$n3285_1
.sym 121194 $abc$42206$n3369_1
.sym 121195 $abc$42206$n3222_1_$glb_clk
.sym 121196 lm32_cpu.mc_arithmetic.b[8]
.sym 121199 $abc$42206$n3222_1_$glb_clk
.sym 121200 lm32_cpu.mc_arithmetic.b[6]
.sym 121203 $abc$42206$n4353
.sym 121204 $abc$42206$n4346
.sym 121205 $abc$42206$n3285_1
.sym 121206 $abc$42206$n3351_1
.sym 121207 sram_bus_dat_w[4]
.sym 121211 $abc$42206$n3301_1
.sym 121212 lm32_cpu.mc_arithmetic.b[14]
.sym 121215 sram_bus_dat_w[3]
.sym 121219 $abc$42206$n3301_1
.sym 121220 lm32_cpu.mc_arithmetic.b[9]
.sym 121223 $abc$42206$n3301_1
.sym 121224 lm32_cpu.mc_arithmetic.b[8]
.sym 121227 lm32_cpu.mc_arithmetic.b[10]
.sym 121231 sram_bus_dat_w[0]
.sym 121235 storage_1[10][1]
.sym 121236 storage_1[14][1]
.sym 121237 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 121238 $abc$42206$n6218
.sym 121239 lm32_cpu.mc_arithmetic.b[8]
.sym 121240 lm32_cpu.mc_arithmetic.b[9]
.sym 121241 lm32_cpu.mc_arithmetic.b[10]
.sym 121242 lm32_cpu.mc_arithmetic.b[11]
.sym 121243 $abc$42206$n4638_1
.sym 121244 csrbank0_bus_errors1_w[0]
.sym 121245 $abc$42206$n4648_1
.sym 121246 csrbank0_bus_errors0_w[0]
.sym 121247 $abc$42206$n3327
.sym 121248 lm32_cpu.mc_arithmetic.state[2]
.sym 121249 $abc$42206$n3328
.sym 121251 $abc$42206$n3301_1
.sym 121252 lm32_cpu.mc_arithmetic.b[11]
.sym 121255 lm32_cpu.mc_arithmetic.b[9]
.sym 121259 lm32_cpu.mc_arithmetic.b[1]
.sym 121260 $abc$42206$n3301_1
.sym 121261 lm32_cpu.mc_arithmetic.state[2]
.sym 121262 $abc$42206$n3388
.sym 121263 lm32_cpu.mc_arithmetic.b[8]
.sym 121267 csrbank0_bus_errors0_w[4]
.sym 121268 csrbank0_bus_errors0_w[5]
.sym 121269 csrbank0_bus_errors0_w[6]
.sym 121270 csrbank0_bus_errors0_w[7]
.sym 121271 lm32_cpu.mc_arithmetic.b[12]
.sym 121272 lm32_cpu.mc_arithmetic.b[13]
.sym 121273 lm32_cpu.mc_arithmetic.b[14]
.sym 121274 lm32_cpu.mc_arithmetic.b[15]
.sym 121275 $abc$42206$n3306_1
.sym 121276 lm32_cpu.mc_arithmetic.state[2]
.sym 121277 $abc$42206$n3307_1
.sym 121279 lm32_cpu.mc_arithmetic.b[15]
.sym 121283 lm32_cpu.mc_arithmetic.b[14]
.sym 121287 csrbank0_bus_errors2_w[4]
.sym 121288 csrbank0_bus_errors2_w[5]
.sym 121289 csrbank0_bus_errors2_w[6]
.sym 121290 csrbank0_bus_errors2_w[7]
.sym 121291 $abc$42206$n3301_1
.sym 121292 lm32_cpu.mc_arithmetic.b[15]
.sym 121295 $abc$42206$n4641
.sym 121296 csrbank0_bus_errors2_w[4]
.sym 121297 $abc$42206$n4648_1
.sym 121298 csrbank0_bus_errors0_w[4]
.sym 121299 lm32_cpu.mc_arithmetic.b[5]
.sym 121300 $abc$42206$n3301_1
.sym 121301 lm32_cpu.mc_arithmetic.state[2]
.sym 121302 $abc$42206$n3380_1
.sym 121303 csrbank0_bus_errors3_w[0]
.sym 121304 csrbank0_bus_errors3_w[1]
.sym 121305 csrbank0_bus_errors3_w[2]
.sym 121306 csrbank0_bus_errors3_w[3]
.sym 121307 csrbank0_bus_errors2_w[1]
.sym 121308 $abc$42206$n4641
.sym 121309 $abc$42206$n4644_1
.sym 121310 csrbank0_bus_errors3_w[1]
.sym 121311 lm32_cpu.mc_arithmetic.b[1]
.sym 121315 csrbank0_bus_errors3_w[0]
.sym 121316 $abc$42206$n4644_1
.sym 121317 $abc$42206$n5409
.sym 121319 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 121323 csrbank0_bus_errors1_w[3]
.sym 121324 $abc$42206$n4638_1
.sym 121325 $abc$42206$n4548_1
.sym 121326 csrbank0_scratch2_w[3]
.sym 121327 $abc$42206$n3301_1
.sym 121328 lm32_cpu.mc_arithmetic.b[30]
.sym 121331 $abc$42206$n3222_1_$glb_clk
.sym 121332 lm32_cpu.mc_arithmetic.b[5]
.sym 121333 $abc$42206$n4421
.sym 121334 $abc$42206$n3285_1
.sym 121336 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 121341 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 121345 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 121346 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 121350 $nextpnr_ICESTORM_LC_3$I3
.sym 121352 $PACKER_VCC_NET_$glb_clk
.sym 121353 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 121355 $abc$42206$n3301_1
.sym 121356 lm32_cpu.mc_arithmetic.b[13]
.sym 121359 lm32_cpu.mc_arithmetic.b[6]
.sym 121365 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 121366 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 121367 lm32_cpu.mc_arithmetic.b[30]
.sym 121371 lm32_cpu.mc_arithmetic.b[28]
.sym 121372 lm32_cpu.mc_arithmetic.b[29]
.sym 121373 lm32_cpu.mc_arithmetic.b[30]
.sym 121374 lm32_cpu.mc_arithmetic.b[31]
.sym 121375 $abc$42206$n3321_1
.sym 121376 lm32_cpu.mc_arithmetic.state[2]
.sym 121377 $abc$42206$n3322_1
.sym 121379 lm32_cpu.mc_arithmetic.t[2]
.sym 121380 lm32_cpu.mc_arithmetic.p[1]
.sym 121381 lm32_cpu.mc_arithmetic.t[32]
.sym 121383 lm32_cpu.mc_arithmetic.b[3]
.sym 121387 lm32_cpu.mc_arithmetic.t[6]
.sym 121388 lm32_cpu.mc_arithmetic.p[5]
.sym 121389 lm32_cpu.mc_arithmetic.t[32]
.sym 121391 lm32_cpu.mc_arithmetic.b[31]
.sym 121395 lm32_cpu.mc_arithmetic.b[19]
.sym 121400 $PACKER_VCC_NET_$glb_clk
.sym 121404 lm32_cpu.mc_arithmetic.a[31]
.sym 121405 $abc$42206$n6862
.sym 121408 lm32_cpu.mc_arithmetic.p[0]
.sym 121409 $abc$42206$n6863
.sym 121410 $auto$alumacc.cc:474:replace_alu$4009.C[1]
.sym 121412 lm32_cpu.mc_arithmetic.p[1]
.sym 121413 $abc$42206$n6864
.sym 121414 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 121416 lm32_cpu.mc_arithmetic.p[2]
.sym 121417 $abc$42206$n6865
.sym 121418 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 121420 lm32_cpu.mc_arithmetic.p[3]
.sym 121421 $abc$42206$n6866
.sym 121422 $auto$alumacc.cc:474:replace_alu$4009.C[4]
.sym 121424 lm32_cpu.mc_arithmetic.p[4]
.sym 121425 $abc$42206$n6867
.sym 121426 $auto$alumacc.cc:474:replace_alu$4009.C[5]
.sym 121428 lm32_cpu.mc_arithmetic.p[5]
.sym 121429 $abc$42206$n6868
.sym 121430 $auto$alumacc.cc:474:replace_alu$4009.C[6]
.sym 121432 lm32_cpu.mc_arithmetic.p[6]
.sym 121433 $abc$42206$n6869
.sym 121434 $auto$alumacc.cc:474:replace_alu$4009.C[7]
.sym 121436 lm32_cpu.mc_arithmetic.p[7]
.sym 121437 $abc$42206$n6870
.sym 121438 $auto$alumacc.cc:474:replace_alu$4009.C[8]
.sym 121440 lm32_cpu.mc_arithmetic.p[8]
.sym 121441 $abc$42206$n6871
.sym 121442 $auto$alumacc.cc:474:replace_alu$4009.C[9]
.sym 121444 lm32_cpu.mc_arithmetic.p[9]
.sym 121445 $abc$42206$n6872
.sym 121446 $auto$alumacc.cc:474:replace_alu$4009.C[10]
.sym 121448 lm32_cpu.mc_arithmetic.p[10]
.sym 121449 $abc$42206$n6873
.sym 121450 $auto$alumacc.cc:474:replace_alu$4009.C[11]
.sym 121452 lm32_cpu.mc_arithmetic.p[11]
.sym 121453 $abc$42206$n6874
.sym 121454 $auto$alumacc.cc:474:replace_alu$4009.C[12]
.sym 121456 lm32_cpu.mc_arithmetic.p[12]
.sym 121457 $abc$42206$n6875
.sym 121458 $auto$alumacc.cc:474:replace_alu$4009.C[13]
.sym 121460 lm32_cpu.mc_arithmetic.p[13]
.sym 121461 $abc$42206$n6876
.sym 121462 $auto$alumacc.cc:474:replace_alu$4009.C[14]
.sym 121464 lm32_cpu.mc_arithmetic.p[14]
.sym 121465 $abc$42206$n6877
.sym 121466 $auto$alumacc.cc:474:replace_alu$4009.C[15]
.sym 121468 lm32_cpu.mc_arithmetic.p[15]
.sym 121469 $abc$42206$n6878
.sym 121470 $auto$alumacc.cc:474:replace_alu$4009.C[16]
.sym 121472 lm32_cpu.mc_arithmetic.p[16]
.sym 121473 $abc$42206$n6879
.sym 121474 $auto$alumacc.cc:474:replace_alu$4009.C[17]
.sym 121476 lm32_cpu.mc_arithmetic.p[17]
.sym 121477 $abc$42206$n6880
.sym 121478 $auto$alumacc.cc:474:replace_alu$4009.C[18]
.sym 121480 lm32_cpu.mc_arithmetic.p[18]
.sym 121481 $abc$42206$n6881
.sym 121482 $auto$alumacc.cc:474:replace_alu$4009.C[19]
.sym 121484 lm32_cpu.mc_arithmetic.p[19]
.sym 121485 $abc$42206$n6882
.sym 121486 $auto$alumacc.cc:474:replace_alu$4009.C[20]
.sym 121488 lm32_cpu.mc_arithmetic.p[20]
.sym 121489 $abc$42206$n6883
.sym 121490 $auto$alumacc.cc:474:replace_alu$4009.C[21]
.sym 121492 lm32_cpu.mc_arithmetic.p[21]
.sym 121493 $abc$42206$n6884
.sym 121494 $auto$alumacc.cc:474:replace_alu$4009.C[22]
.sym 121496 lm32_cpu.mc_arithmetic.p[22]
.sym 121497 $abc$42206$n6885
.sym 121498 $auto$alumacc.cc:474:replace_alu$4009.C[23]
.sym 121500 lm32_cpu.mc_arithmetic.p[23]
.sym 121501 $abc$42206$n6886
.sym 121502 $auto$alumacc.cc:474:replace_alu$4009.C[24]
.sym 121504 lm32_cpu.mc_arithmetic.p[24]
.sym 121505 $abc$42206$n6887
.sym 121506 $auto$alumacc.cc:474:replace_alu$4009.C[25]
.sym 121508 lm32_cpu.mc_arithmetic.p[25]
.sym 121509 $abc$42206$n6888
.sym 121510 $auto$alumacc.cc:474:replace_alu$4009.C[26]
.sym 121512 lm32_cpu.mc_arithmetic.p[26]
.sym 121513 $abc$42206$n6889
.sym 121514 $auto$alumacc.cc:474:replace_alu$4009.C[27]
.sym 121516 lm32_cpu.mc_arithmetic.p[27]
.sym 121517 $abc$42206$n6890
.sym 121518 $auto$alumacc.cc:474:replace_alu$4009.C[28]
.sym 121520 lm32_cpu.mc_arithmetic.p[28]
.sym 121521 $abc$42206$n6891
.sym 121522 $auto$alumacc.cc:474:replace_alu$4009.C[29]
.sym 121524 lm32_cpu.mc_arithmetic.p[29]
.sym 121525 $abc$42206$n6892
.sym 121526 $auto$alumacc.cc:474:replace_alu$4009.C[30]
.sym 121528 lm32_cpu.mc_arithmetic.p[30]
.sym 121529 $abc$42206$n6893
.sym 121530 $auto$alumacc.cc:474:replace_alu$4009.C[31]
.sym 121534 $nextpnr_ICESTORM_LC_40$I3
.sym 121535 lm32_cpu.mc_arithmetic.t[8]
.sym 121536 lm32_cpu.mc_arithmetic.p[7]
.sym 121537 lm32_cpu.mc_arithmetic.t[32]
.sym 121541 $PACKER_VCC_NET_$glb_clk
.sym 121542 $auto$alumacc.cc:474:replace_alu$4009.C[32]
.sym 121543 lm32_cpu.mc_arithmetic.t[29]
.sym 121544 lm32_cpu.mc_arithmetic.p[28]
.sym 121545 lm32_cpu.mc_arithmetic.t[32]
.sym 121547 $abc$42206$n4137_1
.sym 121548 lm32_cpu.mc_arithmetic.state[2]
.sym 121549 lm32_cpu.mc_arithmetic.state[1]
.sym 121550 $abc$42206$n4136
.sym 121551 lm32_cpu.mc_arithmetic.t[31]
.sym 121552 lm32_cpu.mc_arithmetic.p[30]
.sym 121553 lm32_cpu.mc_arithmetic.t[32]
.sym 121555 $abc$42206$n3222_1_$glb_clk
.sym 121556 $abc$42206$n3285_1
.sym 121557 lm32_cpu.mc_arithmetic.p[8]
.sym 121558 $abc$42206$n4135_1
.sym 121559 $abc$42206$n3222_1_$glb_clk
.sym 121560 $abc$42206$n3285_1
.sym 121561 lm32_cpu.mc_arithmetic.p[29]
.sym 121562 $abc$42206$n4051
.sym 121575 $abc$42206$n4053_1
.sym 121576 lm32_cpu.mc_arithmetic.state[2]
.sym 121577 lm32_cpu.mc_arithmetic.state[1]
.sym 121578 $abc$42206$n4052
.sym 121579 $abc$42206$n4045
.sym 121580 lm32_cpu.mc_arithmetic.state[2]
.sym 121581 lm32_cpu.mc_arithmetic.state[1]
.sym 121582 $abc$42206$n4043
.sym 121583 $abc$42206$n3222_1_$glb_clk
.sym 121584 $abc$42206$n3285_1
.sym 121585 lm32_cpu.mc_arithmetic.p[31]
.sym 121586 $abc$42206$n4042
.sym 121591 sram_bus_dat_w[1]
.sym 121595 sram_bus_dat_w[7]
.sym 121607 sram_bus_dat_w[6]
.sym 121623 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121624 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 121625 grant
.sym 121627 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 121628 grant
.sym 121629 $abc$42206$n5075_1
.sym 121631 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121632 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 121633 grant
.sym 121635 grant
.sym 121636 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 121637 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121639 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121640 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 121641 grant
.sym 121643 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 121644 grant
.sym 121645 $abc$42206$n5075_1
.sym 121647 grant
.sym 121648 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 121649 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121651 grant
.sym 121652 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 121653 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 121678 lm32_cpu.eba[7]
.sym 121683 lm32_cpu.load_store_unit.store_data_m[28]
.sym 121706 $abc$42206$n5773_1
.sym 121714 spram_dataout11[8]
.sym 121734 $abc$42206$n5089_1
.sym 121746 spram_dataout11[13]
.sym 121747 $PACKER_GND_NET
.sym 121755 lm32_cpu.load_store_unit.store_data_m[23]
.sym 121766 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 121774 $abc$42206$n4454
.sym 121779 lm32_cpu.load_store_unit.store_data_m[31]
.sym 121790 spram_bus_adr[10]
.sym 121806 $abc$42206$n4872_1
.sym 121811 lm32_cpu.instruction_unit.pc_a[21]
.sym 121815 lm32_cpu.sexth_result_x[3]
.sym 121816 lm32_cpu.operand_1_x[3]
.sym 121819 lm32_cpu.sexth_result_x[14]
.sym 121820 lm32_cpu.operand_1_x[14]
.sym 121823 lm32_cpu.operand_1_x[6]
.sym 121827 lm32_cpu.sexth_result_x[3]
.sym 121828 lm32_cpu.operand_1_x[3]
.sym 121831 lm32_cpu.operand_1_x[5]
.sym 121835 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 121836 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 121837 lm32_cpu.adder_op_x_n
.sym 121838 lm32_cpu.x_result_sel_add_x
.sym 121842 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 121843 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 121844 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 121845 lm32_cpu.adder_op_x_n
.sym 121847 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 121848 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 121849 lm32_cpu.adder_op_x_n
.sym 121851 lm32_cpu.sexth_result_x[4]
.sym 121852 lm32_cpu.operand_1_x[4]
.sym 121855 lm32_cpu.operand_1_x[11]
.sym 121859 lm32_cpu.sexth_result_x[11]
.sym 121860 lm32_cpu.operand_1_x[11]
.sym 121863 lm32_cpu.sexth_result_x[4]
.sym 121864 lm32_cpu.operand_1_x[4]
.sym 121867 lm32_cpu.sexth_result_x[2]
.sym 121868 lm32_cpu.operand_1_x[2]
.sym 121871 lm32_cpu.sexth_result_x[2]
.sym 121872 lm32_cpu.operand_1_x[2]
.sym 121875 lm32_cpu.sexth_result_x[14]
.sym 121876 lm32_cpu.operand_1_x[14]
.sym 121880 lm32_cpu.adder_op_x
.sym 121884 lm32_cpu.sexth_result_x[0]
.sym 121885 lm32_cpu.operand_1_x[0]
.sym 121886 lm32_cpu.adder_op_x
.sym 121888 lm32_cpu.sexth_result_x[1]
.sym 121889 lm32_cpu.operand_1_x[1]
.sym 121890 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 121892 lm32_cpu.sexth_result_x[2]
.sym 121893 lm32_cpu.operand_1_x[2]
.sym 121894 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 121896 lm32_cpu.sexth_result_x[3]
.sym 121897 lm32_cpu.operand_1_x[3]
.sym 121898 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 121900 lm32_cpu.sexth_result_x[4]
.sym 121901 lm32_cpu.operand_1_x[4]
.sym 121902 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 121904 lm32_cpu.sexth_result_x[5]
.sym 121905 lm32_cpu.operand_1_x[5]
.sym 121906 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 121908 lm32_cpu.sexth_result_x[6]
.sym 121909 lm32_cpu.operand_1_x[6]
.sym 121910 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 121912 lm32_cpu.sexth_result_x[7]
.sym 121913 lm32_cpu.operand_1_x[7]
.sym 121914 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 121916 lm32_cpu.sexth_result_x[8]
.sym 121917 lm32_cpu.operand_1_x[8]
.sym 121918 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 121920 lm32_cpu.sexth_result_x[9]
.sym 121921 lm32_cpu.operand_1_x[9]
.sym 121922 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 121924 lm32_cpu.sexth_result_x[10]
.sym 121925 lm32_cpu.operand_1_x[10]
.sym 121926 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 121928 lm32_cpu.sexth_result_x[11]
.sym 121929 lm32_cpu.operand_1_x[11]
.sym 121930 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 121932 lm32_cpu.sexth_result_x[12]
.sym 121933 lm32_cpu.operand_1_x[12]
.sym 121934 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 121936 lm32_cpu.sexth_result_x[13]
.sym 121937 lm32_cpu.operand_1_x[13]
.sym 121938 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 121940 lm32_cpu.sexth_result_x[14]
.sym 121941 lm32_cpu.operand_1_x[14]
.sym 121942 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 121944 lm32_cpu.sexth_result_x[31]
.sym 121945 lm32_cpu.operand_1_x[15]
.sym 121946 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 121948 lm32_cpu.operand_0_x[16]
.sym 121949 lm32_cpu.operand_1_x[16]
.sym 121950 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 121952 lm32_cpu.operand_0_x[17]
.sym 121953 lm32_cpu.operand_1_x[17]
.sym 121954 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 121956 lm32_cpu.operand_0_x[18]
.sym 121957 lm32_cpu.operand_1_x[18]
.sym 121958 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 121960 lm32_cpu.operand_0_x[19]
.sym 121961 lm32_cpu.operand_1_x[19]
.sym 121962 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 121964 lm32_cpu.operand_0_x[20]
.sym 121965 lm32_cpu.operand_1_x[20]
.sym 121966 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 121968 lm32_cpu.operand_0_x[21]
.sym 121969 lm32_cpu.operand_1_x[21]
.sym 121970 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 121972 lm32_cpu.operand_0_x[22]
.sym 121973 lm32_cpu.operand_1_x[22]
.sym 121974 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 121976 lm32_cpu.operand_0_x[23]
.sym 121977 lm32_cpu.operand_1_x[23]
.sym 121978 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 121980 lm32_cpu.operand_0_x[24]
.sym 121981 lm32_cpu.operand_1_x[24]
.sym 121982 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 121984 lm32_cpu.operand_0_x[25]
.sym 121985 lm32_cpu.operand_1_x[25]
.sym 121986 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 121988 lm32_cpu.operand_0_x[26]
.sym 121989 lm32_cpu.operand_1_x[26]
.sym 121990 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 121992 lm32_cpu.operand_0_x[27]
.sym 121993 lm32_cpu.operand_1_x[27]
.sym 121994 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 121996 lm32_cpu.operand_0_x[28]
.sym 121997 lm32_cpu.operand_1_x[28]
.sym 121998 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 122000 lm32_cpu.operand_0_x[29]
.sym 122001 lm32_cpu.operand_1_x[29]
.sym 122002 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 122004 lm32_cpu.operand_0_x[30]
.sym 122005 lm32_cpu.operand_1_x[30]
.sym 122006 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 122008 lm32_cpu.operand_0_x[31]
.sym 122009 lm32_cpu.operand_1_x[31]
.sym 122010 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 122014 $nextpnr_ICESTORM_LC_38$I3
.sym 122015 lm32_cpu.operand_1_x[24]
.sym 122016 lm32_cpu.operand_0_x[24]
.sym 122019 lm32_cpu.operand_0_x[24]
.sym 122020 lm32_cpu.operand_1_x[24]
.sym 122023 lm32_cpu.operand_1_x[29]
.sym 122027 $abc$42206$n6105_1
.sym 122028 lm32_cpu.mc_result_x[16]
.sym 122029 lm32_cpu.x_result_sel_sext_x
.sym 122030 lm32_cpu.x_result_sel_mc_arith_x
.sym 122031 lm32_cpu.operand_1_x[23]
.sym 122032 lm32_cpu.operand_0_x[23]
.sym 122035 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 122036 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 122037 lm32_cpu.adder_op_x_n
.sym 122038 lm32_cpu.x_result_sel_add_x
.sym 122039 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 122040 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 122041 lm32_cpu.adder_op_x_n
.sym 122042 lm32_cpu.x_result_sel_add_x
.sym 122043 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 122047 lm32_cpu.operand_0_x[30]
.sym 122048 lm32_cpu.operand_1_x[30]
.sym 122051 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 122052 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 122053 lm32_cpu.adder_op_x_n
.sym 122054 lm32_cpu.x_result_sel_add_x
.sym 122055 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 122056 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 122057 lm32_cpu.adder_op_x_n
.sym 122058 lm32_cpu.x_result_sel_add_x
.sym 122059 lm32_cpu.operand_0_x[31]
.sym 122060 lm32_cpu.operand_1_x[31]
.sym 122063 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 122064 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 122065 lm32_cpu.adder_op_x_n
.sym 122066 lm32_cpu.x_result_sel_add_x
.sym 122067 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 122071 lm32_cpu.logic_op_x[0]
.sym 122072 lm32_cpu.logic_op_x[1]
.sym 122073 lm32_cpu.operand_1_x[28]
.sym 122074 $abc$42206$n6053_1
.sym 122075 lm32_cpu.logic_op_x[0]
.sym 122076 lm32_cpu.logic_op_x[1]
.sym 122077 lm32_cpu.operand_1_x[25]
.sym 122078 $abc$42206$n6066_1
.sym 122079 basesoc_uart_phy_rx_reg[1]
.sym 122083 $abc$42206$n6084_1
.sym 122084 lm32_cpu.mc_result_x[21]
.sym 122085 lm32_cpu.x_result_sel_sext_x
.sym 122086 lm32_cpu.x_result_sel_mc_arith_x
.sym 122087 lm32_cpu.logic_op_x[2]
.sym 122088 lm32_cpu.logic_op_x[3]
.sym 122089 lm32_cpu.operand_1_x[19]
.sym 122090 lm32_cpu.operand_0_x[19]
.sym 122091 lm32_cpu.operand_1_x[30]
.sym 122092 lm32_cpu.operand_0_x[30]
.sym 122095 lm32_cpu.logic_op_x[0]
.sym 122096 lm32_cpu.logic_op_x[1]
.sym 122097 lm32_cpu.operand_1_x[19]
.sym 122098 $abc$42206$n6091_1
.sym 122099 lm32_cpu.logic_op_x[2]
.sym 122100 lm32_cpu.logic_op_x[3]
.sym 122101 lm32_cpu.operand_1_x[25]
.sym 122102 lm32_cpu.operand_0_x[25]
.sym 122103 $abc$42206$n6088_1
.sym 122104 lm32_cpu.mc_result_x[20]
.sym 122105 lm32_cpu.x_result_sel_sext_x
.sym 122106 lm32_cpu.x_result_sel_mc_arith_x
.sym 122107 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 122111 $abc$42206$n6080_1
.sym 122112 lm32_cpu.mc_result_x[22]
.sym 122113 lm32_cpu.x_result_sel_sext_x
.sym 122114 lm32_cpu.x_result_sel_mc_arith_x
.sym 122115 $abc$42206$n6054_1
.sym 122116 lm32_cpu.mc_result_x[28]
.sym 122117 lm32_cpu.x_result_sel_sext_x
.sym 122118 lm32_cpu.x_result_sel_mc_arith_x
.sym 122119 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 122123 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 122127 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 122131 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 122135 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 122136 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 122137 $abc$42206$n4193_1
.sym 122138 $abc$42206$n3222_1_$glb_clk
.sym 122142 $abc$42206$n3285_1
.sym 122146 $abc$42206$n3354_1
.sym 122147 sram_bus_dat_w[1]
.sym 122151 sram_bus_dat_w[5]
.sym 122155 storage_1[14][4]
.sym 122156 storage_1[15][4]
.sym 122157 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 122158 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 122162 $abc$42206$n3301_1
.sym 122163 $abc$42206$n3222_1_$glb_clk
.sym 122164 lm32_cpu.mc_arithmetic.b[3]
.sym 122165 $abc$42206$n4437
.sym 122166 $abc$42206$n3285_1
.sym 122168 csrbank0_bus_errors0_w[0]
.sym 122173 csrbank0_bus_errors0_w[1]
.sym 122177 csrbank0_bus_errors0_w[2]
.sym 122178 $auto$alumacc.cc:474:replace_alu$3955.C[2]
.sym 122181 csrbank0_bus_errors0_w[3]
.sym 122182 $auto$alumacc.cc:474:replace_alu$3955.C[3]
.sym 122185 csrbank0_bus_errors0_w[4]
.sym 122186 $auto$alumacc.cc:474:replace_alu$3955.C[4]
.sym 122189 csrbank0_bus_errors0_w[5]
.sym 122190 $auto$alumacc.cc:474:replace_alu$3955.C[5]
.sym 122193 csrbank0_bus_errors0_w[6]
.sym 122194 $auto$alumacc.cc:474:replace_alu$3955.C[6]
.sym 122197 csrbank0_bus_errors0_w[7]
.sym 122198 $auto$alumacc.cc:474:replace_alu$3955.C[7]
.sym 122201 csrbank0_bus_errors1_w[0]
.sym 122202 $auto$alumacc.cc:474:replace_alu$3955.C[8]
.sym 122205 csrbank0_bus_errors1_w[1]
.sym 122206 $auto$alumacc.cc:474:replace_alu$3955.C[9]
.sym 122209 csrbank0_bus_errors1_w[2]
.sym 122210 $auto$alumacc.cc:474:replace_alu$3955.C[10]
.sym 122213 csrbank0_bus_errors1_w[3]
.sym 122214 $auto$alumacc.cc:474:replace_alu$3955.C[11]
.sym 122217 csrbank0_bus_errors1_w[4]
.sym 122218 $auto$alumacc.cc:474:replace_alu$3955.C[12]
.sym 122221 csrbank0_bus_errors1_w[5]
.sym 122222 $auto$alumacc.cc:474:replace_alu$3955.C[13]
.sym 122225 csrbank0_bus_errors1_w[6]
.sym 122226 $auto$alumacc.cc:474:replace_alu$3955.C[14]
.sym 122229 csrbank0_bus_errors1_w[7]
.sym 122230 $auto$alumacc.cc:474:replace_alu$3955.C[15]
.sym 122233 csrbank0_bus_errors2_w[0]
.sym 122234 $auto$alumacc.cc:474:replace_alu$3955.C[16]
.sym 122237 csrbank0_bus_errors2_w[1]
.sym 122238 $auto$alumacc.cc:474:replace_alu$3955.C[17]
.sym 122241 csrbank0_bus_errors2_w[2]
.sym 122242 $auto$alumacc.cc:474:replace_alu$3955.C[18]
.sym 122245 csrbank0_bus_errors2_w[3]
.sym 122246 $auto$alumacc.cc:474:replace_alu$3955.C[19]
.sym 122249 csrbank0_bus_errors2_w[4]
.sym 122250 $auto$alumacc.cc:474:replace_alu$3955.C[20]
.sym 122253 csrbank0_bus_errors2_w[5]
.sym 122254 $auto$alumacc.cc:474:replace_alu$3955.C[21]
.sym 122257 csrbank0_bus_errors2_w[6]
.sym 122258 $auto$alumacc.cc:474:replace_alu$3955.C[22]
.sym 122261 csrbank0_bus_errors2_w[7]
.sym 122262 $auto$alumacc.cc:474:replace_alu$3955.C[23]
.sym 122265 csrbank0_bus_errors3_w[0]
.sym 122266 $auto$alumacc.cc:474:replace_alu$3955.C[24]
.sym 122269 csrbank0_bus_errors3_w[1]
.sym 122270 $auto$alumacc.cc:474:replace_alu$3955.C[25]
.sym 122273 csrbank0_bus_errors3_w[2]
.sym 122274 $auto$alumacc.cc:474:replace_alu$3955.C[26]
.sym 122277 csrbank0_bus_errors3_w[3]
.sym 122278 $auto$alumacc.cc:474:replace_alu$3955.C[27]
.sym 122281 csrbank0_bus_errors3_w[4]
.sym 122282 $auto$alumacc.cc:474:replace_alu$3955.C[28]
.sym 122285 csrbank0_bus_errors3_w[5]
.sym 122286 $auto$alumacc.cc:474:replace_alu$3955.C[29]
.sym 122289 csrbank0_bus_errors3_w[6]
.sym 122290 $auto$alumacc.cc:474:replace_alu$3955.C[30]
.sym 122294 $nextpnr_ICESTORM_LC_9$I3
.sym 122295 $abc$42206$n4377
.sym 122296 $abc$42206$n4371
.sym 122297 $abc$42206$n3285_1
.sym 122298 $abc$42206$n3360_1
.sym 122299 $abc$42206$n4226_1
.sym 122300 $abc$42206$n4219_1
.sym 122301 $abc$42206$n3285_1
.sym 122302 $abc$42206$n3309_1
.sym 122303 lm32_cpu.mc_arithmetic.b[4]
.sym 122307 $abc$42206$n3301_1
.sym 122308 lm32_cpu.mc_arithmetic.b[4]
.sym 122309 $abc$42206$n4436
.sym 122311 $abc$42206$n3301_1
.sym 122312 lm32_cpu.mc_arithmetic.b[6]
.sym 122313 $abc$42206$n4420
.sym 122315 $abc$42206$n4217_1
.sym 122316 $abc$42206$n4210_1
.sym 122317 $abc$42206$n3285_1
.sym 122318 $abc$42206$n3306_1
.sym 122319 $abc$42206$n3222_1_$glb_clk
.sym 122320 lm32_cpu.mc_arithmetic.b[11]
.sym 122323 csrbank0_bus_errors1_w[2]
.sym 122324 $abc$42206$n4638_1
.sym 122325 $abc$42206$n4551
.sym 122326 csrbank0_scratch3_w[2]
.sym 122327 $abc$42206$n3336_1
.sym 122328 lm32_cpu.mc_arithmetic.state[2]
.sym 122329 $abc$42206$n3337
.sym 122331 $abc$42206$n3333_1
.sym 122332 lm32_cpu.mc_arithmetic.state[2]
.sym 122333 $abc$42206$n3334
.sym 122335 $abc$42206$n3330_1
.sym 122336 lm32_cpu.mc_arithmetic.state[2]
.sym 122337 $abc$42206$n3331
.sym 122339 lm32_cpu.mc_arithmetic.b[5]
.sym 122343 $abc$42206$n3222_1_$glb_clk
.sym 122344 lm32_cpu.mc_arithmetic.b[29]
.sym 122347 $abc$42206$n3312_1
.sym 122348 lm32_cpu.mc_arithmetic.state[2]
.sym 122349 $abc$42206$n3313_1
.sym 122351 $abc$42206$n3301_1
.sym 122352 lm32_cpu.mc_arithmetic.b[28]
.sym 122355 lm32_cpu.mc_arithmetic.b[11]
.sym 122359 sram_bus_dat_w[6]
.sym 122366 $abc$42206$n3222_1_$glb_clk
.sym 122367 $abc$42206$n3301_1
.sym 122368 lm32_cpu.mc_arithmetic.b[29]
.sym 122371 sram_bus_dat_w[0]
.sym 122375 $abc$42206$n4153_1
.sym 122376 lm32_cpu.mc_arithmetic.state[2]
.sym 122377 lm32_cpu.mc_arithmetic.state[1]
.sym 122378 $abc$42206$n4152_1
.sym 122379 $abc$42206$n3222_1_$glb_clk
.sym 122380 lm32_cpu.mc_arithmetic.b[28]
.sym 122383 lm32_cpu.mc_arithmetic.t[3]
.sym 122384 lm32_cpu.mc_arithmetic.p[2]
.sym 122385 lm32_cpu.mc_arithmetic.t[32]
.sym 122387 lm32_cpu.mc_arithmetic.t[4]
.sym 122388 lm32_cpu.mc_arithmetic.p[3]
.sym 122389 lm32_cpu.mc_arithmetic.t[32]
.sym 122391 basesoc_uart_phy_rx_reg[6]
.sym 122395 lm32_cpu.mc_arithmetic.b[28]
.sym 122399 lm32_cpu.mc_arithmetic.t[12]
.sym 122400 lm32_cpu.mc_arithmetic.p[11]
.sym 122401 lm32_cpu.mc_arithmetic.t[32]
.sym 122407 basesoc_uart_phy_rx_reg[5]
.sym 122414 lm32_cpu.x_result[24]
.sym 122415 basesoc_uart_phy_rx_reg[4]
.sym 122419 basesoc_uart_phy_rx_reg[2]
.sym 122423 lm32_cpu.mc_arithmetic.t[21]
.sym 122424 lm32_cpu.mc_arithmetic.p[20]
.sym 122425 lm32_cpu.mc_arithmetic.t[32]
.sym 122427 $abc$42206$n4157_1
.sym 122428 lm32_cpu.mc_arithmetic.state[2]
.sym 122429 lm32_cpu.mc_arithmetic.state[1]
.sym 122430 $abc$42206$n4156_1
.sym 122431 $abc$42206$n3222_1_$glb_clk
.sym 122432 $abc$42206$n3285_1
.sym 122433 lm32_cpu.mc_arithmetic.p[3]
.sym 122434 $abc$42206$n4155_1
.sym 122435 $abc$42206$n3222_1_$glb_clk
.sym 122436 $abc$42206$n3285_1
.sym 122437 lm32_cpu.mc_arithmetic.p[21]
.sym 122438 $abc$42206$n4083_1
.sym 122439 $abc$42206$n4085_1
.sym 122440 lm32_cpu.mc_arithmetic.state[2]
.sym 122441 lm32_cpu.mc_arithmetic.state[1]
.sym 122442 $abc$42206$n4084_1
.sym 122443 lm32_cpu.mc_arithmetic.t[22]
.sym 122444 lm32_cpu.mc_arithmetic.p[21]
.sym 122445 lm32_cpu.mc_arithmetic.t[32]
.sym 122451 $abc$42206$n3222_1_$glb_clk
.sym 122452 $abc$42206$n3285_1
.sym 122453 lm32_cpu.mc_arithmetic.p[26]
.sym 122454 $abc$42206$n4063
.sym 122455 lm32_cpu.mc_arithmetic.t[17]
.sym 122456 lm32_cpu.mc_arithmetic.p[16]
.sym 122457 lm32_cpu.mc_arithmetic.t[32]
.sym 122459 lm32_cpu.mc_arithmetic.t[26]
.sym 122460 lm32_cpu.mc_arithmetic.p[25]
.sym 122461 lm32_cpu.mc_arithmetic.t[32]
.sym 122463 $abc$42206$n4101_1
.sym 122464 lm32_cpu.mc_arithmetic.state[2]
.sym 122465 lm32_cpu.mc_arithmetic.state[1]
.sym 122466 $abc$42206$n4100_1
.sym 122467 lm32_cpu.mc_arithmetic.t[19]
.sym 122468 lm32_cpu.mc_arithmetic.p[18]
.sym 122469 lm32_cpu.mc_arithmetic.t[32]
.sym 122471 lm32_cpu.mc_arithmetic.t[23]
.sym 122472 lm32_cpu.mc_arithmetic.p[22]
.sym 122473 lm32_cpu.mc_arithmetic.t[32]
.sym 122475 $abc$42206$n4093_1
.sym 122476 lm32_cpu.mc_arithmetic.state[2]
.sym 122477 lm32_cpu.mc_arithmetic.state[1]
.sym 122478 $abc$42206$n4092_1
.sym 122479 sram_bus_dat_w[7]
.sym 122487 basesoc_uart_phy_rx_reg[2]
.sym 122491 basesoc_uart_phy_rx_reg[6]
.sym 122495 regs1
.sym 122499 basesoc_uart_phy_rx_reg[3]
.sym 122503 basesoc_uart_phy_rx_reg[1]
.sym 122507 basesoc_uart_phy_rx_reg[5]
.sym 122511 basesoc_uart_phy_rx_reg[7]
.sym 122515 basesoc_uart_phy_rx_reg[4]
.sym 122519 sram_bus_dat_w[6]
.sym 122547 sram_bus_dat_w[7]
.sym 122563 sram_bus_dat_w[1]
.sym 122583 grant
.sym 122584 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 122585 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122587 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122588 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 122589 grant
.sym 122591 grant
.sym 122592 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 122593 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122595 spram_dataout11[2]
.sym 122596 spram_dataout01[2]
.sym 122597 $abc$42206$n5075_1
.sym 122598 slave_sel_r[2]
.sym 122599 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122600 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 122601 grant
.sym 122603 spram_dataout11[0]
.sym 122604 spram_dataout01[0]
.sym 122605 $abc$42206$n5075_1
.sym 122606 slave_sel_r[2]
.sym 122607 grant
.sym 122608 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 122609 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122611 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122612 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 122613 grant
.sym 122615 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122616 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 122617 grant
.sym 122619 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 122620 grant
.sym 122621 $abc$42206$n5075_1
.sym 122623 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122624 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 122625 grant
.sym 122627 grant
.sym 122628 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 122629 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122631 grant
.sym 122632 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 122633 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122635 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122636 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 122637 grant
.sym 122639 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 122640 grant
.sym 122641 $abc$42206$n5075_1
.sym 122643 grant
.sym 122644 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 122645 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 122648 basesoc_uart_tx_fifo_level[0]
.sym 122653 basesoc_uart_tx_fifo_level[1]
.sym 122657 basesoc_uart_tx_fifo_level[2]
.sym 122658 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 122661 basesoc_uart_tx_fifo_level[3]
.sym 122662 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 122666 $nextpnr_ICESTORM_LC_32$I3
.sym 122671 basesoc_uart_tx_fifo_level[1]
.sym 122678 $abc$42206$n4207_1
.sym 122680 basesoc_uart_tx_fifo_level[0]
.sym 122684 basesoc_uart_tx_fifo_level[1]
.sym 122685 $PACKER_VCC_NET_$glb_clk
.sym 122688 basesoc_uart_tx_fifo_level[2]
.sym 122689 $PACKER_VCC_NET_$glb_clk
.sym 122690 $auto$alumacc.cc:474:replace_alu$3976.C[2]
.sym 122692 basesoc_uart_tx_fifo_level[3]
.sym 122693 $PACKER_VCC_NET_$glb_clk
.sym 122694 $auto$alumacc.cc:474:replace_alu$3976.C[3]
.sym 122698 $nextpnr_ICESTORM_LC_19$I3
.sym 122699 basesoc_uart_tx_fifo_level[0]
.sym 122700 basesoc_uart_tx_fifo_level[1]
.sym 122701 basesoc_uart_tx_fifo_level[2]
.sym 122702 basesoc_uart_tx_fifo_level[3]
.sym 122703 $abc$42206$n5918
.sym 122704 $abc$42206$n5919
.sym 122705 $abc$42206$n4613
.sym 122707 $abc$42206$n5915
.sym 122708 $abc$42206$n5916
.sym 122709 $abc$42206$n4613
.sym 122711 $abc$42206$n5912
.sym 122712 $abc$42206$n5913
.sym 122713 $abc$42206$n4613
.sym 122716 basesoc_uart_tx_fifo_level[4]
.sym 122717 $PACKER_VCC_NET_$glb_clk
.sym 122718 $auto$alumacc.cc:474:replace_alu$3976.C[4]
.sym 122719 $abc$42206$n5921
.sym 122720 $abc$42206$n5922
.sym 122721 $abc$42206$n4613
.sym 122723 sys_rst
.sym 122724 $abc$42206$n4611
.sym 122725 $abc$42206$n4613
.sym 122727 sys_rst
.sym 122728 $abc$42206$n4613
.sym 122729 basesoc_uart_tx_fifo_level[0]
.sym 122730 $abc$42206$n4611
.sym 122732 $PACKER_VCC_NET_$glb_clk
.sym 122733 basesoc_uart_tx_fifo_level[0]
.sym 122736 basesoc_uart_tx_fifo_level[0]
.sym 122738 $PACKER_VCC_NET_$glb_clk
.sym 122741 basesoc_uart_tx_fifo_level[4]
.sym 122742 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 122746 lm32_cpu.operand_m[23]
.sym 122747 storage_1[9][7]
.sym 122748 storage_1[13][7]
.sym 122749 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 122750 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 122751 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 122755 storage_1[9][1]
.sym 122756 storage_1[13][1]
.sym 122757 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 122758 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 122763 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 122771 storage_1[8][7]
.sym 122772 storage_1[12][7]
.sym 122773 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 122774 $abc$42206$n6242_1
.sym 122775 lm32_cpu.logic_op_x[1]
.sym 122776 lm32_cpu.logic_op_x[3]
.sym 122777 lm32_cpu.sexth_result_x[6]
.sym 122778 lm32_cpu.operand_1_x[6]
.sym 122779 lm32_cpu.logic_op_x[1]
.sym 122780 lm32_cpu.logic_op_x[3]
.sym 122781 lm32_cpu.sexth_result_x[5]
.sym 122782 lm32_cpu.operand_1_x[5]
.sym 122783 lm32_cpu.sexth_result_x[5]
.sym 122784 lm32_cpu.operand_1_x[5]
.sym 122787 lm32_cpu.logic_op_x[2]
.sym 122788 lm32_cpu.logic_op_x[0]
.sym 122789 lm32_cpu.sexth_result_x[5]
.sym 122790 $abc$42206$n6172_1
.sym 122791 lm32_cpu.logic_op_x[2]
.sym 122792 lm32_cpu.logic_op_x[0]
.sym 122793 lm32_cpu.sexth_result_x[0]
.sym 122794 $abc$42206$n6188
.sym 122795 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 122799 lm32_cpu.logic_op_x[1]
.sym 122800 lm32_cpu.logic_op_x[3]
.sym 122801 lm32_cpu.sexth_result_x[0]
.sym 122802 lm32_cpu.operand_1_x[0]
.sym 122803 lm32_cpu.logic_op_x[2]
.sym 122804 lm32_cpu.logic_op_x[0]
.sym 122805 lm32_cpu.sexth_result_x[6]
.sym 122806 $abc$42206$n6169_1
.sym 122807 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 122811 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 122812 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 122813 lm32_cpu.adder_op_x_n
.sym 122815 lm32_cpu.sexth_result_x[5]
.sym 122816 lm32_cpu.operand_1_x[5]
.sym 122819 $abc$42206$n7364
.sym 122820 $abc$42206$n7352
.sym 122821 $abc$42206$n7375
.sym 122822 $abc$42206$n7381
.sym 122823 $abc$42206$n7355
.sym 122824 $abc$42206$n7353
.sym 122825 $abc$42206$n5034_1
.sym 122826 $abc$42206$n5039_1
.sym 122827 lm32_cpu.sexth_result_x[6]
.sym 122828 lm32_cpu.operand_1_x[6]
.sym 122831 lm32_cpu.sexth_result_x[6]
.sym 122832 lm32_cpu.operand_1_x[6]
.sym 122835 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 122840 lm32_cpu.sexth_result_x[1]
.sym 122844 $abc$42206$n7350
.sym 122845 lm32_cpu.sexth_result_x[1]
.sym 122846 lm32_cpu.sexth_result_x[1]
.sym 122848 $abc$42206$n7351
.sym 122849 $abc$42206$n7382
.sym 122850 $auto$maccmap.cc:240:synth$7269.C[1]
.sym 122852 $abc$42206$n7352
.sym 122853 $PACKER_VCC_NET_$glb_clk
.sym 122854 $auto$maccmap.cc:240:synth$7269.C[2]
.sym 122856 $abc$42206$n7353
.sym 122857 $abc$42206$n7384
.sym 122858 $auto$maccmap.cc:240:synth$7269.C[3]
.sym 122860 $abc$42206$n7354
.sym 122861 $abc$42206$n7385
.sym 122862 $auto$maccmap.cc:240:synth$7269.C[4]
.sym 122864 $abc$42206$n7355
.sym 122865 $abc$42206$n7386
.sym 122866 $auto$maccmap.cc:240:synth$7269.C[5]
.sym 122868 $abc$42206$n7356
.sym 122869 $abc$42206$n7387
.sym 122870 $auto$maccmap.cc:240:synth$7269.C[6]
.sym 122872 $abc$42206$n7357
.sym 122873 $abc$42206$n7388
.sym 122874 $auto$maccmap.cc:240:synth$7269.C[7]
.sym 122876 $abc$42206$n7358
.sym 122877 $abc$42206$n7389
.sym 122878 $auto$maccmap.cc:240:synth$7269.C[8]
.sym 122880 $abc$42206$n7359
.sym 122881 $abc$42206$n7390
.sym 122882 $auto$maccmap.cc:240:synth$7269.C[9]
.sym 122884 $abc$42206$n7360
.sym 122885 $abc$42206$n7391
.sym 122886 $auto$maccmap.cc:240:synth$7269.C[10]
.sym 122888 $abc$42206$n7361
.sym 122889 $abc$42206$n7392
.sym 122890 $auto$maccmap.cc:240:synth$7269.C[11]
.sym 122892 $abc$42206$n7362
.sym 122893 $abc$42206$n7393
.sym 122894 $auto$maccmap.cc:240:synth$7269.C[12]
.sym 122896 $abc$42206$n7363
.sym 122897 $abc$42206$n7394
.sym 122898 $auto$maccmap.cc:240:synth$7269.C[13]
.sym 122900 $abc$42206$n7364
.sym 122901 $abc$42206$n7395
.sym 122902 $auto$maccmap.cc:240:synth$7269.C[14]
.sym 122904 $abc$42206$n7365
.sym 122905 $abc$42206$n7396
.sym 122906 $auto$maccmap.cc:240:synth$7269.C[15]
.sym 122908 $abc$42206$n7366
.sym 122909 $abc$42206$n7397
.sym 122910 $auto$maccmap.cc:240:synth$7269.C[16]
.sym 122912 $abc$42206$n7367
.sym 122913 $abc$42206$n7398
.sym 122914 $auto$maccmap.cc:240:synth$7269.C[17]
.sym 122916 $abc$42206$n7368
.sym 122917 $abc$42206$n7399
.sym 122918 $auto$maccmap.cc:240:synth$7269.C[18]
.sym 122920 $abc$42206$n7369
.sym 122921 $abc$42206$n7400
.sym 122922 $auto$maccmap.cc:240:synth$7269.C[19]
.sym 122924 $abc$42206$n7370
.sym 122925 $abc$42206$n7401
.sym 122926 $auto$maccmap.cc:240:synth$7269.C[20]
.sym 122928 $abc$42206$n7371
.sym 122929 $abc$42206$n7402
.sym 122930 $auto$maccmap.cc:240:synth$7269.C[21]
.sym 122932 $abc$42206$n7372
.sym 122933 $abc$42206$n7403
.sym 122934 $auto$maccmap.cc:240:synth$7269.C[22]
.sym 122936 $abc$42206$n7373
.sym 122937 $abc$42206$n7404
.sym 122938 $auto$maccmap.cc:240:synth$7269.C[23]
.sym 122940 $abc$42206$n7374
.sym 122941 $abc$42206$n7405
.sym 122942 $auto$maccmap.cc:240:synth$7269.C[24]
.sym 122944 $abc$42206$n7375
.sym 122945 $abc$42206$n7406
.sym 122946 $auto$maccmap.cc:240:synth$7269.C[25]
.sym 122948 $abc$42206$n7376
.sym 122949 $abc$42206$n7407
.sym 122950 $auto$maccmap.cc:240:synth$7269.C[26]
.sym 122952 $abc$42206$n7377
.sym 122953 $abc$42206$n7408
.sym 122954 $auto$maccmap.cc:240:synth$7269.C[27]
.sym 122956 $abc$42206$n7378
.sym 122957 $abc$42206$n7409
.sym 122958 $auto$maccmap.cc:240:synth$7269.C[28]
.sym 122960 $abc$42206$n7379
.sym 122961 $abc$42206$n7410
.sym 122962 $auto$maccmap.cc:240:synth$7269.C[29]
.sym 122964 $abc$42206$n7380
.sym 122965 $abc$42206$n7411
.sym 122966 $auto$maccmap.cc:240:synth$7269.C[30]
.sym 122968 $abc$42206$n7381
.sym 122969 $abc$42206$n7412
.sym 122970 $auto$maccmap.cc:240:synth$7269.C[31]
.sym 122974 $nextpnr_ICESTORM_LC_45$I3
.sym 122975 lm32_cpu.operand_1_x[28]
.sym 122976 lm32_cpu.operand_0_x[28]
.sym 122979 lm32_cpu.operand_1_x[29]
.sym 122980 lm32_cpu.operand_0_x[29]
.sym 122983 lm32_cpu.operand_1_x[25]
.sym 122984 lm32_cpu.operand_0_x[25]
.sym 122987 lm32_cpu.operand_0_x[29]
.sym 122988 lm32_cpu.operand_1_x[29]
.sym 122991 lm32_cpu.operand_1_x[27]
.sym 122992 lm32_cpu.operand_0_x[27]
.sym 122995 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 122999 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123003 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 123004 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 123005 lm32_cpu.adder_op_x_n
.sym 123007 lm32_cpu.operand_0_x[28]
.sym 123008 lm32_cpu.operand_1_x[28]
.sym 123011 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 123012 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 123013 lm32_cpu.adder_op_x_n
.sym 123015 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 123019 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 123020 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 123021 lm32_cpu.adder_op_x_n
.sym 123023 lm32_cpu.operand_0_x[25]
.sym 123024 lm32_cpu.operand_1_x[25]
.sym 123027 lm32_cpu.operand_0_x[27]
.sym 123028 lm32_cpu.operand_1_x[27]
.sym 123031 $abc$42206$n2195
.sym 123032 $abc$42206$n6034
.sym 123035 lm32_cpu.logic_op_x[0]
.sym 123036 lm32_cpu.logic_op_x[1]
.sym 123037 lm32_cpu.operand_1_x[21]
.sym 123038 $abc$42206$n6083_1
.sym 123039 $abc$42206$n2195
.sym 123040 $abc$42206$n6032
.sym 123043 lm32_cpu.logic_op_x[0]
.sym 123044 lm32_cpu.logic_op_x[1]
.sym 123045 lm32_cpu.operand_1_x[22]
.sym 123046 $abc$42206$n6079_1
.sym 123047 lm32_cpu.operand_0_x[21]
.sym 123048 lm32_cpu.operand_1_x[21]
.sym 123051 lm32_cpu.operand_1_x[21]
.sym 123052 lm32_cpu.operand_0_x[21]
.sym 123055 lm32_cpu.logic_op_x[2]
.sym 123056 lm32_cpu.logic_op_x[3]
.sym 123057 lm32_cpu.operand_1_x[28]
.sym 123058 lm32_cpu.operand_0_x[28]
.sym 123059 lm32_cpu.logic_op_x[2]
.sym 123060 lm32_cpu.logic_op_x[3]
.sym 123061 lm32_cpu.operand_1_x[21]
.sym 123062 lm32_cpu.operand_0_x[21]
.sym 123066 lm32_cpu.mc_arithmetic.b[0]
.sym 123067 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 123074 $abc$42206$n7007
.sym 123075 storage_1[8][2]
.sym 123076 storage_1[12][2]
.sym 123077 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123078 $abc$42206$n6224
.sym 123083 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 123087 storage_1[9][2]
.sym 123088 storage_1[13][2]
.sym 123089 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123090 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 123094 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 123102 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 123103 sram_bus_dat_w[7]
.sym 123107 $abc$42206$n5236_1
.sym 123108 $abc$42206$n5237_1
.sym 123109 $abc$42206$n6225_1
.sym 123110 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 123111 storage_1[14][2]
.sym 123112 storage_1[15][2]
.sym 123113 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123114 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 123118 $abc$42206$n6313_1
.sym 123119 storage_1[10][2]
.sym 123120 storage_1[11][2]
.sym 123121 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 123122 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123123 sram_bus_dat_w[2]
.sym 123127 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123134 lm32_cpu.eba[21]
.sym 123135 $abc$42206$n4554_1
.sym 123136 sys_rst
.sym 123139 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 123143 $abc$42206$n4560_1
.sym 123144 $abc$42206$n4555
.sym 123145 $abc$42206$n3200_1
.sym 123147 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 123151 basesoc_uart_phy_tx_busy
.sym 123152 basesoc_uart_phy_uart_clk_txen
.sym 123153 $abc$42206$n4580_1
.sym 123155 $abc$42206$n4554_1
.sym 123156 csrbank0_bus_errors0_w[0]
.sym 123157 sys_rst
.sym 123159 csrbank0_bus_errors0_w[3]
.sym 123160 $abc$42206$n4648_1
.sym 123161 $abc$42206$n5427_1
.sym 123166 slave_sel_r[1]
.sym 123167 $abc$42206$n4561
.sym 123168 $abc$42206$n4562_1
.sym 123169 $abc$42206$n4563
.sym 123170 $abc$42206$n4564_1
.sym 123172 $PACKER_VCC_NET_$glb_clk
.sym 123173 csrbank0_bus_errors0_w[0]
.sym 123175 csrbank0_bus_errors1_w[0]
.sym 123176 csrbank0_bus_errors1_w[1]
.sym 123177 csrbank0_bus_errors1_w[2]
.sym 123178 csrbank0_bus_errors1_w[3]
.sym 123181 csrbank0_bus_errors3_w[7]
.sym 123182 $auto$alumacc.cc:474:replace_alu$3955.C[31]
.sym 123183 $abc$42206$n4638_1
.sym 123184 csrbank0_bus_errors1_w[1]
.sym 123185 $abc$42206$n4648_1
.sym 123186 csrbank0_bus_errors0_w[1]
.sym 123187 csrbank0_bus_errors0_w[0]
.sym 123188 csrbank0_bus_errors0_w[1]
.sym 123189 csrbank0_bus_errors0_w[2]
.sym 123190 csrbank0_bus_errors0_w[3]
.sym 123191 lm32_cpu.mc_arithmetic.b[12]
.sym 123195 $abc$42206$n3301_1
.sym 123196 lm32_cpu.mc_arithmetic.b[12]
.sym 123199 $abc$42206$n4641
.sym 123200 csrbank0_bus_errors2_w[2]
.sym 123201 $abc$42206$n4648_1
.sym 123202 csrbank0_bus_errors0_w[2]
.sym 123203 $abc$42206$n3222_1_$glb_clk
.sym 123204 lm32_cpu.mc_arithmetic.b[12]
.sym 123207 $abc$42206$n4556_1
.sym 123208 $abc$42206$n4557
.sym 123209 $abc$42206$n4558_1
.sym 123210 $abc$42206$n4559
.sym 123211 csrbank0_bus_errors0_w[1]
.sym 123215 csrbank0_bus_errors2_w[0]
.sym 123216 csrbank0_bus_errors2_w[1]
.sym 123217 csrbank0_bus_errors2_w[2]
.sym 123218 csrbank0_bus_errors2_w[3]
.sym 123219 csrbank0_bus_errors2_w[3]
.sym 123220 $abc$42206$n4641
.sym 123221 $abc$42206$n4551
.sym 123222 csrbank0_scratch3_w[3]
.sym 123223 $abc$42206$n3222_1_$glb_clk
.sym 123224 lm32_cpu.mc_arithmetic.b[13]
.sym 123227 csrbank0_bus_errors3_w[4]
.sym 123228 csrbank0_bus_errors3_w[5]
.sym 123229 csrbank0_bus_errors3_w[6]
.sym 123230 csrbank0_bus_errors3_w[7]
.sym 123231 csrbank0_bus_errors2_w[0]
.sym 123232 $abc$42206$n4641
.sym 123233 $abc$42206$n4551
.sym 123234 csrbank0_scratch3_w[0]
.sym 123235 $abc$42206$n4551
.sym 123236 csrbank0_scratch3_w[5]
.sym 123237 $abc$42206$n4644_1
.sym 123238 csrbank0_bus_errors3_w[5]
.sym 123239 $abc$42206$n3301_1
.sym 123240 lm32_cpu.mc_arithmetic.b[5]
.sym 123241 $abc$42206$n4428
.sym 123243 $abc$42206$n3222_1_$glb_clk
.sym 123244 lm32_cpu.mc_arithmetic.b[4]
.sym 123245 $abc$42206$n4429
.sym 123246 $abc$42206$n3285_1
.sym 123247 $abc$42206$n4551
.sym 123248 csrbank0_scratch3_w[6]
.sym 123249 $abc$42206$n4644_1
.sym 123250 csrbank0_bus_errors3_w[6]
.sym 123251 $abc$42206$n4361
.sym 123252 $abc$42206$n4355_1
.sym 123253 $abc$42206$n3285_1
.sym 123254 $abc$42206$n3354_1
.sym 123255 $abc$42206$n3301_1
.sym 123256 lm32_cpu.mc_arithmetic.b[23]
.sym 123259 $abc$42206$n4280
.sym 123260 $abc$42206$n4273
.sym 123261 $abc$42206$n3285_1
.sym 123262 $abc$42206$n3327
.sym 123263 $abc$42206$n3222_1_$glb_clk
.sym 123264 lm32_cpu.mc_arithmetic.b[21]
.sym 123267 $abc$42206$n4289
.sym 123268 $abc$42206$n4282
.sym 123269 $abc$42206$n3285_1
.sym 123270 $abc$42206$n3330_1
.sym 123271 lm32_cpu.mc_arithmetic.b[13]
.sym 123275 $abc$42206$n3222_1_$glb_clk
.sym 123276 lm32_cpu.mc_arithmetic.b[23]
.sym 123279 $abc$42206$n3222_1_$glb_clk
.sym 123280 lm32_cpu.mc_arithmetic.b[22]
.sym 123283 $abc$42206$n4271
.sym 123284 $abc$42206$n4264_1
.sym 123285 $abc$42206$n3285_1
.sym 123286 $abc$42206$n3324_1
.sym 123287 $abc$42206$n3222_1_$glb_clk
.sym 123288 lm32_cpu.mc_arithmetic.b[20]
.sym 123291 lm32_cpu.mc_arithmetic.b[22]
.sym 123295 lm32_cpu.mc_arithmetic.b[21]
.sym 123299 $abc$42206$n4298_1
.sym 123300 $abc$42206$n4291
.sym 123301 $abc$42206$n3285_1
.sym 123302 $abc$42206$n3333_1
.sym 123303 $abc$42206$n3301_1
.sym 123304 lm32_cpu.mc_arithmetic.b[20]
.sym 123307 $abc$42206$n3301_1
.sym 123308 lm32_cpu.mc_arithmetic.b[22]
.sym 123311 lm32_cpu.mc_arithmetic.b[20]
.sym 123312 lm32_cpu.mc_arithmetic.b[21]
.sym 123313 lm32_cpu.mc_arithmetic.b[22]
.sym 123314 lm32_cpu.mc_arithmetic.b[23]
.sym 123315 $abc$42206$n3301_1
.sym 123316 lm32_cpu.mc_arithmetic.b[21]
.sym 123323 lm32_cpu.mc_arithmetic.b[20]
.sym 123327 sram_bus_dat_w[2]
.sym 123334 $abc$42206$n6325_1
.sym 123335 sram_bus_dat_w[5]
.sym 123339 lm32_cpu.mc_arithmetic.b[23]
.sym 123352 reset_delay[0]
.sym 123356 reset_delay[1]
.sym 123357 $PACKER_VCC_NET_$glb_clk
.sym 123360 reset_delay[2]
.sym 123361 $PACKER_VCC_NET_$glb_clk
.sym 123362 $auto$alumacc.cc:474:replace_alu$3988.C[2]
.sym 123364 reset_delay[3]
.sym 123365 $PACKER_VCC_NET_$glb_clk
.sym 123366 $auto$alumacc.cc:474:replace_alu$3988.C[3]
.sym 123368 reset_delay[4]
.sym 123369 $PACKER_VCC_NET_$glb_clk
.sym 123370 $auto$alumacc.cc:474:replace_alu$3988.C[4]
.sym 123372 reset_delay[5]
.sym 123373 $PACKER_VCC_NET_$glb_clk
.sym 123374 $auto$alumacc.cc:474:replace_alu$3988.C[5]
.sym 123376 reset_delay[6]
.sym 123377 $PACKER_VCC_NET_$glb_clk
.sym 123378 $auto$alumacc.cc:474:replace_alu$3988.C[6]
.sym 123380 reset_delay[7]
.sym 123381 $PACKER_VCC_NET_$glb_clk
.sym 123382 $auto$alumacc.cc:474:replace_alu$3988.C[7]
.sym 123384 reset_delay[8]
.sym 123385 $PACKER_VCC_NET_$glb_clk
.sym 123386 $auto$alumacc.cc:474:replace_alu$3988.C[8]
.sym 123388 reset_delay[9]
.sym 123389 $PACKER_VCC_NET_$glb_clk
.sym 123390 $auto$alumacc.cc:474:replace_alu$3988.C[9]
.sym 123392 reset_delay[10]
.sym 123393 $PACKER_VCC_NET_$glb_clk
.sym 123394 $auto$alumacc.cc:474:replace_alu$3988.C[10]
.sym 123398 $nextpnr_ICESTORM_LC_27$I3
.sym 123399 por_rst
.sym 123400 $abc$42206$n6243
.sym 123403 $abc$42206$n100
.sym 123407 por_rst
.sym 123408 $abc$42206$n6242
.sym 123411 por_rst
.sym 123412 $abc$42206$n6244
.sym 123415 $abc$42206$n84
.sym 123416 sys_rst
.sym 123417 por_rst
.sym 123419 $abc$42206$n78
.sym 123427 $abc$42206$n86
.sym 123432 reset_delay[0]
.sym 123434 $PACKER_VCC_NET_$glb_clk
.sym 123435 $abc$42206$n84
.sym 123439 $abc$42206$n86
.sym 123440 por_rst
.sym 123447 basesoc_uart_phy_rx_reg[7]
.sym 123451 basesoc_uart_phy_rx_reg[3]
.sym 123471 basesoc_uart_phy_rx_reg[0]
.sym 123490 lm32_cpu.mc_arithmetic.b[2]
.sym 123491 sram_bus_dat_w[2]
.sym 123498 $abc$42206$n6027
.sym 123543 spram_dataout11[5]
.sym 123544 spram_dataout01[5]
.sym 123545 $abc$42206$n5075_1
.sym 123546 slave_sel_r[2]
.sym 123547 spram_dataout11[8]
.sym 123548 spram_dataout01[8]
.sym 123549 $abc$42206$n5075_1
.sym 123550 slave_sel_r[2]
.sym 123551 spram_dataout11[14]
.sym 123552 spram_dataout01[14]
.sym 123553 $abc$42206$n5075_1
.sym 123554 slave_sel_r[2]
.sym 123555 spram_dataout11[11]
.sym 123556 spram_dataout01[11]
.sym 123557 $abc$42206$n5075_1
.sym 123558 slave_sel_r[2]
.sym 123559 spram_dataout11[3]
.sym 123560 spram_dataout01[3]
.sym 123561 $abc$42206$n5075_1
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout11[13]
.sym 123564 spram_dataout01[13]
.sym 123565 $abc$42206$n5075_1
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout11[12]
.sym 123568 spram_dataout01[12]
.sym 123569 $abc$42206$n5075_1
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout11[10]
.sym 123572 spram_dataout01[10]
.sym 123573 $abc$42206$n5075_1
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout11[15]
.sym 123576 spram_dataout01[15]
.sym 123577 $abc$42206$n5075_1
.sym 123578 slave_sel_r[2]
.sym 123579 grant
.sym 123580 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 123581 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123583 spram_dataout11[1]
.sym 123584 spram_dataout01[1]
.sym 123585 $abc$42206$n5075_1
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout11[9]
.sym 123588 spram_dataout01[9]
.sym 123589 $abc$42206$n5075_1
.sym 123590 slave_sel_r[2]
.sym 123591 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123592 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 123593 grant
.sym 123595 spram_dataout11[7]
.sym 123596 spram_dataout01[7]
.sym 123597 $abc$42206$n5075_1
.sym 123598 slave_sel_r[2]
.sym 123599 spram_dataout11[6]
.sym 123600 spram_dataout01[6]
.sym 123601 $abc$42206$n5075_1
.sym 123602 slave_sel_r[2]
.sym 123603 spram_dataout11[4]
.sym 123604 spram_dataout01[4]
.sym 123605 $abc$42206$n5075_1
.sym 123606 slave_sel_r[2]
.sym 123611 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123612 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 123613 grant
.sym 123615 grant
.sym 123616 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 123617 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123622 $PACKER_VCC_NET_$glb_clk
.sym 123626 $PACKER_VCC_NET_$glb_clk
.sym 123630 spram_datain01[9]
.sym 123631 grant
.sym 123632 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 123633 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123635 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123636 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 123637 grant
.sym 123642 spiflash_miso
.sym 123646 spram_bus_adr[8]
.sym 123647 grant
.sym 123648 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 123649 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123655 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 123656 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 123657 grant
.sym 123666 spram_datain11[13]
.sym 123671 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 123686 $PACKER_GND_NET
.sym 123694 $abc$42206$n4193_1
.sym 123695 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 123703 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 123718 $PACKER_VCC_NET_$glb_clk
.sym 123719 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 123731 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123739 storage_1[9][4]
.sym 123740 storage_1[13][4]
.sym 123741 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123742 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 123746 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 123754 lm32_cpu.operand_1_x[0]
.sym 123758 lm32_cpu.m_result_sel_compare_x
.sym 123759 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123766 lm32_cpu.operand_1_x[9]
.sym 123779 $abc$42206$n6822
.sym 123786 $PACKER_VCC_NET_$glb_clk
.sym 123794 lm32_cpu.operand_1_x[16]
.sym 123799 lm32_cpu.sexth_result_x[0]
.sym 123800 lm32_cpu.operand_1_x[0]
.sym 123801 lm32_cpu.adder_op_x
.sym 123803 $abc$42206$n7361
.sym 123804 $abc$42206$n7365
.sym 123805 $abc$42206$n5044
.sym 123806 $abc$42206$n5046_1
.sym 123807 lm32_cpu.logic_op_x[1]
.sym 123808 lm32_cpu.logic_op_x[3]
.sym 123809 lm32_cpu.sexth_result_x[8]
.sym 123810 lm32_cpu.operand_1_x[8]
.sym 123811 lm32_cpu.sexth_result_x[0]
.sym 123812 lm32_cpu.operand_1_x[0]
.sym 123813 lm32_cpu.adder_op_x
.sym 123815 $abc$42206$n6822
.sym 123819 $abc$42206$n7369
.sym 123820 lm32_cpu.sexth_result_x[0]
.sym 123821 lm32_cpu.operand_1_x[0]
.sym 123823 lm32_cpu.logic_op_x[0]
.sym 123824 lm32_cpu.logic_op_x[2]
.sym 123825 lm32_cpu.sexth_result_x[8]
.sym 123826 $abc$42206$n6161_1
.sym 123827 $abc$42206$n5012_1
.sym 123828 $abc$42206$n5033_1
.sym 123829 $abc$42206$n5043_1
.sym 123831 $abc$42206$n7378
.sym 123832 $abc$42206$n7370
.sym 123833 $abc$42206$n7359
.sym 123834 $abc$42206$n7360
.sym 123835 lm32_cpu.sexth_result_x[13]
.sym 123836 lm32_cpu.operand_1_x[13]
.sym 123839 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 123840 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 123841 lm32_cpu.adder_op_x_n
.sym 123843 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 123844 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 123845 lm32_cpu.adder_op_x_n
.sym 123847 lm32_cpu.sexth_result_x[8]
.sym 123848 lm32_cpu.operand_1_x[8]
.sym 123851 lm32_cpu.sexth_result_x[13]
.sym 123852 lm32_cpu.operand_1_x[13]
.sym 123855 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123859 lm32_cpu.sexth_result_x[8]
.sym 123860 lm32_cpu.operand_1_x[8]
.sym 123863 lm32_cpu.operand_1_x[20]
.sym 123864 lm32_cpu.operand_0_x[20]
.sym 123867 lm32_cpu.sexth_result_x[31]
.sym 123868 lm32_cpu.operand_1_x[15]
.sym 123871 $abc$42206$n7363
.sym 123872 $abc$42206$n7372
.sym 123873 $abc$42206$n7380
.sym 123874 $abc$42206$n7358
.sym 123875 lm32_cpu.operand_0_x[17]
.sym 123876 lm32_cpu.operand_1_x[17]
.sym 123879 lm32_cpu.operand_0_x[16]
.sym 123880 lm32_cpu.operand_1_x[16]
.sym 123883 $abc$42206$n7368
.sym 123884 $abc$42206$n7362
.sym 123885 $abc$42206$n7374
.sym 123886 $abc$42206$n7371
.sym 123887 $abc$42206$n5013_1
.sym 123888 $abc$42206$n5018_1
.sym 123889 $abc$42206$n5023
.sym 123890 $abc$42206$n5028_1
.sym 123891 $abc$42206$n7373
.sym 123892 $abc$42206$n7366
.sym 123893 $abc$42206$n7356
.sym 123894 $abc$42206$n7354
.sym 123895 lm32_cpu.operand_1_x[22]
.sym 123896 lm32_cpu.operand_0_x[22]
.sym 123899 lm32_cpu.operand_0_x[20]
.sym 123900 lm32_cpu.operand_1_x[20]
.sym 123903 lm32_cpu.operand_1_x[16]
.sym 123904 lm32_cpu.operand_0_x[16]
.sym 123907 lm32_cpu.operand_1_x[17]
.sym 123908 lm32_cpu.operand_0_x[17]
.sym 123911 lm32_cpu.logic_op_x[0]
.sym 123912 lm32_cpu.logic_op_x[1]
.sym 123913 lm32_cpu.operand_1_x[17]
.sym 123914 $abc$42206$n6099_1
.sym 123915 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 123919 lm32_cpu.logic_op_x[2]
.sym 123920 lm32_cpu.logic_op_x[3]
.sym 123921 lm32_cpu.operand_1_x[17]
.sym 123922 lm32_cpu.operand_0_x[17]
.sym 123923 $abc$42206$n7379
.sym 123924 $abc$42206$n7377
.sym 123925 $abc$42206$n7376
.sym 123926 $abc$42206$n7367
.sym 123927 lm32_cpu.operand_0_x[22]
.sym 123928 lm32_cpu.operand_1_x[22]
.sym 123931 lm32_cpu.logic_op_x[2]
.sym 123932 lm32_cpu.logic_op_x[3]
.sym 123933 lm32_cpu.operand_1_x[16]
.sym 123934 lm32_cpu.operand_0_x[16]
.sym 123935 $abc$42206$n2195
.sym 123936 $abc$42206$n6028
.sym 123939 lm32_cpu.logic_op_x[0]
.sym 123940 lm32_cpu.logic_op_x[1]
.sym 123941 lm32_cpu.operand_1_x[16]
.sym 123942 $abc$42206$n6104_1
.sym 123944 $PACKER_VCC_NET_$glb_clk
.sym 123945 basesoc_uart_phy_tx_bitcount[0]
.sym 123950 $PACKER_VCC_NET_$glb_clk
.sym 123951 lm32_cpu.logic_op_x[2]
.sym 123952 lm32_cpu.logic_op_x[3]
.sym 123953 lm32_cpu.operand_1_x[22]
.sym 123954 lm32_cpu.operand_0_x[22]
.sym 123955 lm32_cpu.sexth_result_x[31]
.sym 123956 lm32_cpu.operand_1_x[15]
.sym 123960 basesoc_uart_phy_tx_bitcount[0]
.sym 123965 basesoc_uart_phy_tx_bitcount[1]
.sym 123969 basesoc_uart_phy_tx_bitcount[2]
.sym 123970 $auto$alumacc.cc:474:replace_alu$3961.C[2]
.sym 123974 $nextpnr_ICESTORM_LC_11$I3
.sym 123975 $abc$42206$n2195
.sym 123976 basesoc_uart_phy_tx_bitcount[1]
.sym 123979 storage_1[8][5]
.sym 123980 storage_1[12][5]
.sym 123981 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 123982 $abc$42206$n6236_1
.sym 123983 lm32_cpu.logic_op_x[2]
.sym 123984 lm32_cpu.logic_op_x[3]
.sym 123985 lm32_cpu.operand_1_x[20]
.sym 123986 lm32_cpu.operand_0_x[20]
.sym 123987 lm32_cpu.logic_op_x[0]
.sym 123988 lm32_cpu.logic_op_x[1]
.sym 123989 lm32_cpu.operand_1_x[20]
.sym 123990 $abc$42206$n6087_1
.sym 123994 lm32_cpu.operand_1_x[10]
.sym 123995 basesoc_uart_phy_tx_bitcount[1]
.sym 123996 basesoc_uart_phy_tx_bitcount[2]
.sym 123997 basesoc_uart_phy_tx_bitcount[3]
.sym 123999 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 124005 basesoc_uart_phy_tx_bitcount[3]
.sym 124006 $auto$alumacc.cc:474:replace_alu$3961.C[3]
.sym 124010 lm32_cpu.operand_1_x[20]
.sym 124011 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 124015 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 124022 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 124023 storage_1[9][5]
.sym 124024 storage_1[13][5]
.sym 124025 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124026 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124027 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 124031 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 124035 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 124039 storage_1[10][5]
.sym 124040 storage_1[11][5]
.sym 124041 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124042 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124046 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 124047 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 124051 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 124058 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 124059 sram_bus_dat_w[7]
.sym 124066 $abc$42206$n5262_1
.sym 124070 $abc$42206$n3773_1
.sym 124074 lm32_cpu.operand_1_x[15]
.sym 124075 storage_1[14][5]
.sym 124076 storage_1[15][5]
.sym 124077 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124078 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124079 $abc$42206$n5275_1
.sym 124080 $abc$42206$n5276_1
.sym 124081 $abc$42206$n6237_1
.sym 124082 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 124083 sram_bus_dat_w[1]
.sym 124090 lm32_cpu.operand_m[12]
.sym 124091 $abc$42206$n3348_1
.sym 124092 lm32_cpu.mc_arithmetic.state[2]
.sym 124093 $abc$42206$n3349
.sym 124099 $abc$42206$n3372_1
.sym 124100 lm32_cpu.mc_arithmetic.state[2]
.sym 124101 $abc$42206$n3373
.sym 124103 storage_1[10][0]
.sym 124104 storage_1[14][0]
.sym 124105 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 124106 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124107 basesoc_uart_phy_uart_clk_txen
.sym 124108 basesoc_uart_phy_tx_bitcount[0]
.sym 124109 basesoc_uart_phy_tx_busy
.sym 124110 $abc$42206$n4580_1
.sym 124111 $abc$42206$n4585
.sym 124112 basesoc_uart_phy_tx_bitcount[0]
.sym 124113 basesoc_uart_phy_tx_busy
.sym 124114 basesoc_uart_phy_uart_clk_txen
.sym 124118 lm32_cpu.mc_arithmetic.a[6]
.sym 124122 $abc$42206$n6209_1
.sym 124126 $abc$42206$n6350_1
.sym 124127 sram_bus_dat_w[3]
.sym 124131 storage_1[9][3]
.sym 124132 storage_1[13][3]
.sym 124133 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124134 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124138 $abc$42206$n3339_1
.sym 124142 $abc$42206$n4585
.sym 124143 sram_bus_dat_w[0]
.sym 124150 $abc$42206$n3301_1
.sym 124155 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 124159 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 124163 storage_1[14][3]
.sym 124164 storage_1[15][3]
.sym 124165 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124166 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124170 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 124171 $abc$42206$n2195
.sym 124172 sys_rst
.sym 124178 lm32_cpu.mc_arithmetic.b[13]
.sym 124179 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 124183 storage_1[10][3]
.sym 124184 storage_1[11][3]
.sym 124185 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124186 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124187 $abc$42206$n6027
.sym 124188 $abc$42206$n4580_1
.sym 124195 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 124199 $abc$42206$n5249_1
.sym 124200 $abc$42206$n5250_1
.sym 124201 $abc$42206$n6229_1
.sym 124202 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 124206 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 124207 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 124211 storage_1[8][3]
.sym 124212 storage_1[12][3]
.sym 124213 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 124214 $abc$42206$n6228
.sym 124219 $abc$42206$n2195
.sym 124234 $abc$42206$n4585
.sym 124238 $abc$42206$n3339_1
.sym 124242 $abc$42206$n3357_1
.sym 124247 sram_bus_dat_w[3]
.sym 124258 $abc$42206$n3390_1
.sym 124262 $abc$42206$n3303_1
.sym 124263 sram_bus_dat_w[1]
.sym 124270 $abc$42206$n3303_1
.sym 124274 basesoc_uart_phy_tx_busy
.sym 124278 $abc$42206$n3304_1
.sym 124283 $abc$42206$n96
.sym 124311 $abc$42206$n98
.sym 124315 por_rst
.sym 124316 $abc$42206$n6240
.sym 124319 $abc$42206$n90
.sym 124323 por_rst
.sym 124324 $abc$42206$n6241
.sym 124327 por_rst
.sym 124328 $abc$42206$n6237
.sym 124331 $abc$42206$n94
.sym 124335 $abc$42206$n90
.sym 124336 $abc$42206$n92
.sym 124337 $abc$42206$n94
.sym 124338 $abc$42206$n96
.sym 124339 por_rst
.sym 124340 $abc$42206$n6238
.sym 124344 reset_delay[11]
.sym 124345 $PACKER_VCC_NET_$glb_clk
.sym 124346 $auto$alumacc.cc:474:replace_alu$3988.C[11]
.sym 124347 $abc$42206$n102
.sym 124351 $abc$42206$n104
.sym 124355 $abc$42206$n3183_1
.sym 124356 $abc$42206$n3184_1
.sym 124357 $abc$42206$n3185_1
.sym 124363 sram_bus_dat_w[6]
.sym 124367 $abc$42206$n98
.sym 124368 $abc$42206$n100
.sym 124369 $abc$42206$n102
.sym 124370 $abc$42206$n104
.sym 124371 $abc$42206$n92
.sym 124375 por_rst
.sym 124376 $abc$42206$n6239
.sym 124379 por_rst
.sym 124380 $abc$42206$n6245
.sym 124383 por_rst
.sym 124384 $abc$42206$n6236
.sym 124387 por_rst
.sym 124388 $abc$42206$n6235
.sym 124391 sys_rst
.sym 124392 por_rst
.sym 124395 $abc$42206$n78
.sym 124396 $abc$42206$n84
.sym 124397 $abc$42206$n86
.sym 124398 $abc$42206$n88
.sym 124399 $abc$42206$n88
.sym 124450 $abc$42206$n4475
