// Seed: 802016145
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : 1  -  -1 'd0 &  1] id_4;
  module_0 modCall_1 ();
  wire id_5;
  ;
  wire [-1 : id_3] id_6;
  always_ff begin : LABEL_0
    wait (1'h0);
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd23,
    parameter id_3 = 32'd18
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output tri id_4;
  input wire _id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  logic id_6;
  generate
    assign id_4 = id_6;
    logic id_7;
  endgenerate
  wire id_8;
  module_0 modCall_1 ();
  assign id_4 = id_5 == 1;
  wire [id_3 : id_2] id_9;
  always begin : LABEL_0
    id_1[-1 : 1-1] <= 1;
  end
endmodule
