{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 22:23:38 2023 " "Info: Processing started: Thu Dec 21 22:23:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PIC16F648A -c PIC16F648A --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC16F648A -c PIC16F648A --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[0\] " "Warning: Node \"Port_io:inst6\|latch\[0\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[0\] " "Warning: Node \"Port_io:inst7\|latch\[0\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[1\] " "Warning: Node \"Port_io:inst7\|latch\[1\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[1\] " "Warning: Node \"Port_io:inst6\|latch\[1\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[2\] " "Warning: Node \"Port_io:inst7\|latch\[2\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[2\] " "Warning: Node \"Port_io:inst6\|latch\[2\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[3\] " "Warning: Node \"Port_io:inst7\|latch\[3\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[3\] " "Warning: Node \"Port_io:inst6\|latch\[3\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[4\] " "Warning: Node \"Port_io:inst6\|latch\[4\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[4\] " "Warning: Node \"Port_io:inst7\|latch\[4\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[5\] " "Warning: Node \"Port_io:inst6\|latch\[5\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[5\] " "Warning: Node \"Port_io:inst7\|latch\[5\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[6\] " "Warning: Node \"Port_io:inst7\|latch\[6\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[6\] " "Warning: Node \"Port_io:inst6\|latch\[6\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst6\|latch\[7\] " "Warning: Node \"Port_io:inst6\|latch\[7\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst7\|latch\[7\] " "Warning: Node \"Port_io:inst7\|latch\[7\]\" is a latch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "nrst " "Info: Assuming node \"nrst\" is a latch enable. Will not compute fmax for this pin." {  } { { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 272 88 256 288 "nrst" "" } { 72 632 712 88 "nrst" "" } { 240 632 712 256 "nrst" "" } { 536 632 712 552 "nrst" "" } { 736 624 712 752 "nrst" "" } { 968 624 712 984 "nrst" "" } { 1200 624 712 1216 "nrst" "" } { 1112 184 248 1128 "nrst" "" } { -16 1520 1576 0 "nrst" "" } { 264 256 320 280 "nrst" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Port_io:inst6\|Equal0~1 " "Info: Detected gated clock \"Port_io:inst6\|Equal0~1\" as buffer" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Port_io:inst6\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux1~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux1~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst10\|rd_en~8 " "Info: Detected gated clock \"Control:inst10\|rd_en~8\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|rd_en~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[7\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[7\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Port_io:inst7\|process_1~0 " "Info: Detected gated clock \"Port_io:inst7\|process_1~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Port_io:inst7\|process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Port_io:inst7\|Equal0~0 " "Info: Detected gated clock \"Port_io:inst7\|Equal0~0\" as buffer" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Port_io:inst7\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst10\|rd_en~7 " "Info: Detected gated clock \"Control:inst10\|rd_en~7\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|rd_en~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Status_reg:inst3\|reg_data\[5\] " "Info: Detected ripple clock \"Status_reg:inst3\|reg_data\[5\]\" as buffer" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Status_reg:inst3\|reg_data\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[6\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[6\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux2~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux2~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[5\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[5\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux3~1 " "Info: Detected gated clock \"addr_mux:inst9\|Mux3~1\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[4\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[4\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[1\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[1\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[2\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[2\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux2~1 " "Info: Detected gated clock \"addr_mux:inst9\|Mux2~1\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux3~2 " "Info: Detected gated clock \"addr_mux:inst9\|Mux3~2\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux4~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux4~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux7~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux7~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux6~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux6~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Port_io:inst6\|Equal0~0 " "Info: Detected gated clock \"Port_io:inst6\|Equal0~0\" as buffer" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Port_io:inst6\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux0~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux0~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[0\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[0\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst10\|Equal2~1 " "Info: Detected gated clock \"Control:inst10\|Equal2~1\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSR_reg:inst4\|reg_data\[3\] " "Info: Detected ripple clock \"FSR_reg:inst4\|reg_data\[3\]\" as buffer" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSR_reg:inst4\|reg_data\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst10\|Equal2~0 " "Info: Detected gated clock \"Control:inst10\|Equal2~0\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux8~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux8~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_mux:inst9\|Mux5~0 " "Info: Detected gated clock \"addr_mux:inst9\|Mux5~0\" as buffer" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux:inst9\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst10\|pres_state.fetch_decod_exec " "Info: Detected ripple clock \"Control:inst10\|pres_state.fetch_decod_exec\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|pres_state.fetch_decod_exec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[8\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst10\|lit_sel~0 " "Info: Detected gated clock \"Control:inst10\|lit_sel~0\" as buffer" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst10\|lit_sel~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Port_io:inst6\|latch\[3\] register Control:inst10\|pres_state.fetch_decod_exec 28.45 MHz 35.15 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.45 MHz between source register \"Port_io:inst6\|latch\[3\]\" and destination register \"Control:inst10\|pres_state.fetch_decod_exec\" (period= 35.15 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.196 ns + Longest register register " "Info: + Longest register to register delay is 8.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Port_io:inst6\|latch\[3\] 1 REG LCCOMB_X25_Y16_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y16_N6; Fanout = 1; REG Node = 'Port_io:inst6\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|latch[3] } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 0.400 ns Port_io:inst6\|dbus_out\[3\]~8 2 COMB LCCOMB_X25_Y16_N0 1 " "Info: 2: + IC(0.250 ns) + CELL(0.150 ns) = 0.400 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 1; COMB Node = 'Port_io:inst6\|dbus_out\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Port_io:inst6|latch[3] Port_io:inst6|dbus_out[3]~8 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.150 ns) 1.795 ns Port_io:inst7\|dbus_out\[3\]~25 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(1.245 ns) + CELL(0.150 ns) = 1.795 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Port_io:inst7\|dbus_out\[3\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { Port_io:inst6|dbus_out[3]~8 Port_io:inst7|dbus_out[3]~25 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.208 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15 4 COMB LCCOMB_X31_Y18_N18 12 " "Info: 4: + IC(0.263 ns) + CELL(0.150 ns) = 2.208 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.150 ns) 3.297 ns ALU:inst1\|Mux14~3 5 COMB LCCOMB_X29_Y17_N10 1 " "Info: 5: + IC(0.939 ns) + CELL(0.150 ns) = 3.297 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Mux14~3 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 4.121 ns ALU:inst1\|Mux14~4 6 COMB LCCOMB_X32_Y17_N28 1 " "Info: 6: + IC(0.674 ns) + CELL(0.150 ns) = 4.121 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { ALU:inst1|Mux14~3 ALU:inst1|Mux14~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 4.510 ns ALU:inst1\|Mux14~5 7 COMB LCCOMB_X32_Y17_N22 1 " "Info: 7: + IC(0.239 ns) + CELL(0.150 ns) = 4.510 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.902 ns ALU:inst1\|Mux14~6 8 COMB LCCOMB_X32_Y17_N16 1 " "Info: 8: + IC(0.242 ns) + CELL(0.150 ns) = 4.902 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 5.431 ns ALU:inst1\|Mux14~7 9 COMB LCCOMB_X32_Y17_N10 267 " "Info: 9: + IC(0.258 ns) + CELL(0.271 ns) = 5.431 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 267; COMB Node = 'ALU:inst1\|Mux14~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.275 ns) 6.818 ns ALU:inst1\|z_out~4 10 COMB LCCOMB_X30_Y19_N16 4 " "Info: 10: + IC(1.112 ns) + CELL(0.275 ns) = 6.818 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 4; COMB Node = 'ALU:inst1\|z_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { ALU:inst1|Mux14~7 ALU:inst1|z_out~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.150 ns) 8.112 ns Control:inst10\|next_state~19 11 COMB LCCOMB_X21_Y19_N12 1 " "Info: 11: + IC(1.144 ns) + CELL(0.150 ns) = 8.112 ns; Loc. = LCCOMB_X21_Y19_N12; Fanout = 1; COMB Node = 'Control:inst10\|next_state~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { ALU:inst1|z_out~4 Control:inst10|next_state~19 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.196 ns Control:inst10\|pres_state.fetch_decod_exec 12 REG LCFF_X21_Y19_N13 14 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.196 ns; Loc. = LCFF_X21_Y19_N13; Fanout = 14; REG Node = 'Control:inst10\|pres_state.fetch_decod_exec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 22.33 % ) " "Info: Total cell delay = 1.830 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.366 ns ( 77.67 % ) " "Info: Total interconnect delay = 6.366 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.196 ns" { Port_io:inst6|latch[3] Port_io:inst6|dbus_out[3]~8 Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Mux14~3 ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 ALU:inst1|z_out~4 Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.196 ns" { Port_io:inst6|latch[3] {} Port_io:inst6|dbus_out[3]~8 {} Port_io:inst7|dbus_out[3]~25 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 {} ALU:inst1|Mux14~3 {} ALU:inst1|Mux14~4 {} ALU:inst1|Mux14~5 {} ALU:inst1|Mux14~6 {} ALU:inst1|Mux14~7 {} ALU:inst1|z_out~4 {} Control:inst10|next_state~19 {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.250ns 1.245ns 0.263ns 0.939ns 0.674ns 0.239ns 0.242ns 0.258ns 1.112ns 1.144ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.415 ns - Smallest " "Info: - Smallest clock skew is -9.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.620 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 180 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 180; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.537 ns) 2.620 ns Control:inst10\|pres_state.fetch_decod_exec 2 REG LCFF_X21_Y19_N13 14 " "Info: 2: + IC(1.084 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X21_Y19_N13; Fanout = 14; REG Node = 'Control:inst10\|pres_state.fetch_decod_exec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.63 % ) " "Info: Total cell delay = 1.536 ns ( 58.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.084 ns ( 41.37 % ) " "Info: Total interconnect delay = 1.084 ns ( 41.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.035 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 180 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 180; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.932 ns) 3.074 ns ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y17 6 " "Info: 2: + IC(1.143 ns) + CELL(0.932 ns) = 3.074 ns; Loc. = M4K_X13_Y17; Fanout = 6; MEM Node = 'ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.275 ns) 5.028 ns Control:inst10\|Equal2~0 3 COMB LCCOMB_X25_Y16_N8 7 " "Info: 3: + IC(1.679 ns) + CELL(0.275 ns) = 5.028 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 7; COMB Node = 'Control:inst10\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 5.936 ns addr_mux:inst9\|Mux0~0 4 COMB LCCOMB_X25_Y16_N26 8 " "Info: 4: + IC(0.470 ns) + CELL(0.438 ns) = 5.936 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 8; COMB Node = 'addr_mux:inst9\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.271 ns) 6.989 ns addr_mux:inst9\|Mux7~0 5 COMB LCCOMB_X25_Y18_N12 256 " "Info: 5: + IC(0.782 ns) + CELL(0.271 ns) = 6.989 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 256; COMB Node = 'addr_mux:inst9\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.150 ns) 7.896 ns Port_io:inst6\|Equal0~2 6 COMB LCCOMB_X25_Y16_N22 14 " "Info: 6: + IC(0.757 ns) + CELL(0.150 ns) = 7.896 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 14; COMB Node = 'Port_io:inst6\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { addr_mux:inst9|Mux7~0 Port_io:inst6|Equal0~2 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.388 ns) 8.551 ns Port_io:inst6\|process_1~0 7 COMB LCCOMB_X25_Y16_N16 9 " "Info: 7: + IC(0.267 ns) + CELL(0.388 ns) = 8.551 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 9; COMB Node = 'Port_io:inst6\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { Port_io:inst6|Equal0~2 Port_io:inst6|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.000 ns) 10.508 ns Port_io:inst6\|process_1~0clkctrl 8 COMB CLKCTRL_G12 8 " "Info: 8: + IC(1.957 ns) + CELL(0.000 ns) = 10.508 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'Port_io:inst6\|process_1~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { Port_io:inst6|process_1~0 Port_io:inst6|process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.150 ns) 12.035 ns Port_io:inst6\|latch\[3\] 9 REG LCCOMB_X25_Y16_N6 1 " "Info: 9: + IC(1.377 ns) + CELL(0.150 ns) = 12.035 ns; Loc. = LCCOMB_X25_Y16_N6; Fanout = 1; REG Node = 'Port_io:inst6\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Port_io:inst6|process_1~0clkctrl Port_io:inst6|latch[3] } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.603 ns ( 29.94 % ) " "Info: Total cell delay = 3.603 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.432 ns ( 70.06 % ) " "Info: Total interconnect delay = 8.432 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 Port_io:inst6|Equal0~2 Port_io:inst6|process_1~0 Port_io:inst6|process_1~0clkctrl Port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux0~0 {} addr_mux:inst9|Mux7~0 {} Port_io:inst6|Equal0~2 {} Port_io:inst6|process_1~0 {} Port_io:inst6|process_1~0clkctrl {} Port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 1.143ns 1.679ns 0.470ns 0.782ns 0.757ns 0.267ns 1.957ns 1.377ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.271ns 0.150ns 0.388ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 Port_io:inst6|Equal0~2 Port_io:inst6|process_1~0 Port_io:inst6|process_1~0clkctrl Port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux0~0 {} addr_mux:inst9|Mux7~0 {} Port_io:inst6|Equal0~2 {} Port_io:inst6|process_1~0 {} Port_io:inst6|process_1~0clkctrl {} Port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 1.143ns 1.679ns 0.470ns 0.782ns 0.757ns 0.267ns 1.957ns 1.377ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.271ns 0.150ns 0.388ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.196 ns" { Port_io:inst6|latch[3] Port_io:inst6|dbus_out[3]~8 Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Mux14~3 ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 ALU:inst1|z_out~4 Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.196 ns" { Port_io:inst6|latch[3] {} Port_io:inst6|dbus_out[3]~8 {} Port_io:inst7|dbus_out[3]~25 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 {} ALU:inst1|Mux14~3 {} ALU:inst1|Mux14~4 {} ALU:inst1|Mux14~5 {} ALU:inst1|Mux14~6 {} ALU:inst1|Mux14~7 {} ALU:inst1|z_out~4 {} Control:inst10|next_state~19 {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.250ns 1.245ns 0.263ns 0.939ns 0.674ns 0.239ns 0.242ns 0.258ns 1.112ns 1.144ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 Port_io:inst6|Equal0~2 Port_io:inst6|process_1~0 Port_io:inst6|process_1~0clkctrl Port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux0~0 {} addr_mux:inst9|Mux7~0 {} Port_io:inst6|Equal0~2 {} Port_io:inst6|process_1~0 {} Port_io:inst6|process_1~0clkctrl {} Port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 1.143ns 1.679ns 0.470ns 0.782ns 0.757ns 0.267ns 1.957ns 1.377ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.271ns 0.150ns 0.388ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Control:inst10\|pres_state.fetch_decod_exec nrst clk 13.472 ns register " "Info: tsu for register \"Control:inst10\|pres_state.fetch_decod_exec\" (data pin = \"nrst\", clock pin = \"clk\") is 13.472 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.128 ns + Longest pin register " "Info: + Longest pin to register delay is 16.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns nrst 1 CLK PIN_W26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 11; CLK Node = 'nrst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 272 88 256 288 "nrst" "" } { 72 632 712 88 "nrst" "" } { 240 632 712 256 "nrst" "" } { 536 632 712 552 "nrst" "" } { 736 624 712 752 "nrst" "" } { 968 624 712 984 "nrst" "" } { 1200 624 712 1216 "nrst" "" } { 1112 184 248 1128 "nrst" "" } { -16 1520 1576 0 "nrst" "" } { 264 256 320 280 "nrst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.620 ns) + CELL(0.420 ns) 7.902 ns Control:inst10\|op_sel~26 2 COMB LCCOMB_X25_Y17_N0 28 " "Info: 2: + IC(6.620 ns) + CELL(0.420 ns) = 7.902 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 28; COMB Node = 'Control:inst10\|op_sel~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { nrst Control:inst10|op_sel~26 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.876 ns) + CELL(0.275 ns) 12.053 ns ALU:inst1\|Mux14~4 3 COMB LCCOMB_X32_Y17_N28 1 " "Info: 3: + IC(3.876 ns) + CELL(0.275 ns) = 12.053 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { Control:inst10|op_sel~26 ALU:inst1|Mux14~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 12.442 ns ALU:inst1\|Mux14~5 4 COMB LCCOMB_X32_Y17_N22 1 " "Info: 4: + IC(0.239 ns) + CELL(0.150 ns) = 12.442 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 12.834 ns ALU:inst1\|Mux14~6 5 COMB LCCOMB_X32_Y17_N16 1 " "Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 12.834 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 13.363 ns ALU:inst1\|Mux14~7 6 COMB LCCOMB_X32_Y17_N10 267 " "Info: 6: + IC(0.258 ns) + CELL(0.271 ns) = 13.363 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 267; COMB Node = 'ALU:inst1\|Mux14~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.275 ns) 14.750 ns ALU:inst1\|z_out~4 7 COMB LCCOMB_X30_Y19_N16 4 " "Info: 7: + IC(1.112 ns) + CELL(0.275 ns) = 14.750 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 4; COMB Node = 'ALU:inst1\|z_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { ALU:inst1|Mux14~7 ALU:inst1|z_out~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.150 ns) 16.044 ns Control:inst10\|next_state~19 8 COMB LCCOMB_X21_Y19_N12 1 " "Info: 8: + IC(1.144 ns) + CELL(0.150 ns) = 16.044 ns; Loc. = LCCOMB_X21_Y19_N12; Fanout = 1; COMB Node = 'Control:inst10\|next_state~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { ALU:inst1|z_out~4 Control:inst10|next_state~19 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.128 ns Control:inst10\|pres_state.fetch_decod_exec 9 REG LCFF_X21_Y19_N13 14 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 16.128 ns; Loc. = LCFF_X21_Y19_N13; Fanout = 14; REG Node = 'Control:inst10\|pres_state.fetch_decod_exec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.637 ns ( 16.35 % ) " "Info: Total cell delay = 2.637 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.491 ns ( 83.65 % ) " "Info: Total interconnect delay = 13.491 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.128 ns" { nrst Control:inst10|op_sel~26 ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 ALU:inst1|z_out~4 Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.128 ns" { nrst {} nrst~combout {} Control:inst10|op_sel~26 {} ALU:inst1|Mux14~4 {} ALU:inst1|Mux14~5 {} ALU:inst1|Mux14~6 {} ALU:inst1|Mux14~7 {} ALU:inst1|z_out~4 {} Control:inst10|next_state~19 {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 6.620ns 3.876ns 0.239ns 0.242ns 0.258ns 1.112ns 1.144ns 0.000ns } { 0.000ns 0.862ns 0.420ns 0.275ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.620 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 180 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 180; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.537 ns) 2.620 ns Control:inst10\|pres_state.fetch_decod_exec 2 REG LCFF_X21_Y19_N13 14 " "Info: 2: + IC(1.084 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X21_Y19_N13; Fanout = 14; REG Node = 'Control:inst10\|pres_state.fetch_decod_exec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.63 % ) " "Info: Total cell delay = 1.536 ns ( 58.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.084 ns ( 41.37 % ) " "Info: Total interconnect delay = 1.084 ns ( 41.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.128 ns" { nrst Control:inst10|op_sel~26 ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 ALU:inst1|z_out~4 Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.128 ns" { nrst {} nrst~combout {} Control:inst10|op_sel~26 {} ALU:inst1|Mux14~4 {} ALU:inst1|Mux14~5 {} ALU:inst1|Mux14~6 {} ALU:inst1|Mux14~7 {} ALU:inst1|z_out~4 {} Control:inst10|next_state~19 {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 6.620ns 3.876ns 0.239ns 0.242ns 0.258ns 1.112ns 1.144ns 0.000ns } { 0.000ns 0.862ns 0.420ns 0.275ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} Control:inst10|pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alu_z ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 29.639 ns memory " "Info: tco from clock \"clk\" to destination pin \"alu_z\" through memory \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]\" is 29.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.777 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 180 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 180; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.635 ns) 2.777 ns ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y17 6 " "Info: 2: + IC(1.143 ns) + CELL(0.635 ns) = 2.777 ns; Loc. = M4K_X13_Y17; Fanout = 6; MEM Node = 'ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.84 % ) " "Info: Total cell delay = 1.634 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.143 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 1.143ns } { 0.000ns 0.999ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.653 ns + Longest memory pin " "Info: + Longest memory to pin delay is 26.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 1 MEM M4K_X13_Y17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y17; Fanout = 6; MEM Node = 'ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.275 ns) 2.042 ns Control:inst10\|Equal2~0 2 COMB LCCOMB_X25_Y16_N8 7 " "Info: 2: + IC(1.679 ns) + CELL(0.275 ns) = 2.042 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 7; COMB Node = 'Control:inst10\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.389 ns) 3.160 ns addr_mux:inst9\|Mux4~0 3 COMB LCCOMB_X27_Y16_N22 4 " "Info: 3: + IC(0.729 ns) + CELL(0.389 ns) = 3.160 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 4; COMB Node = 'addr_mux:inst9\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Control:inst10|Equal2~0 addr_mux:inst9|Mux4~0 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.420 ns) 3.864 ns RAM_mem:inst5\|Selector134~1 4 COMB LCCOMB_X27_Y16_N0 576 " "Info: 4: + IC(0.284 ns) + CELL(0.420 ns) = 3.864 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 576; COMB Node = 'RAM_mem:inst5\|Selector134~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { addr_mux:inst9|Mux4~0 RAM_mem:inst5|Selector134~1 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 5.404 ns RAM_mem:inst5\|Selector5~97 5 COMB LCCOMB_X29_Y11_N22 1 " "Info: 5: + IC(1.390 ns) + CELL(0.150 ns) = 5.404 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { RAM_mem:inst5|Selector134~1 RAM_mem:inst5|Selector5~97 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.150 ns) 7.305 ns RAM_mem:inst5\|Selector5~98 6 COMB LCCOMB_X22_Y20_N26 1 " "Info: 6: + IC(1.751 ns) + CELL(0.150 ns) = 7.305 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { RAM_mem:inst5|Selector5~97 RAM_mem:inst5|Selector5~98 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.150 ns) 8.858 ns RAM_mem:inst5\|Selector5~99 7 COMB LCCOMB_X41_Y19_N8 1 " "Info: 7: + IC(1.403 ns) + CELL(0.150 ns) = 8.858 ns; Loc. = LCCOMB_X41_Y19_N8; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { RAM_mem:inst5|Selector5~98 RAM_mem:inst5|Selector5~99 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.150 ns) 10.454 ns RAM_mem:inst5\|Selector5~100 8 COMB LCCOMB_X23_Y21_N2 1 " "Info: 8: + IC(1.446 ns) + CELL(0.150 ns) = 10.454 ns; Loc. = LCCOMB_X23_Y21_N2; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { RAM_mem:inst5|Selector5~99 RAM_mem:inst5|Selector5~100 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.150 ns) 12.077 ns RAM_mem:inst5\|Selector5~107 9 COMB LCCOMB_X35_Y24_N22 1 " "Info: 9: + IC(1.473 ns) + CELL(0.150 ns) = 12.077 ns; Loc. = LCCOMB_X35_Y24_N22; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { RAM_mem:inst5|Selector5~100 RAM_mem:inst5|Selector5~107 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 12.468 ns RAM_mem:inst5\|Selector5~114 10 COMB LCCOMB_X35_Y24_N0 1 " "Info: 10: + IC(0.241 ns) + CELL(0.150 ns) = 12.468 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { RAM_mem:inst5|Selector5~107 RAM_mem:inst5|Selector5~114 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.150 ns) 13.931 ns RAM_mem:inst5\|Selector5~115 11 COMB LCCOMB_X31_Y18_N10 1 " "Info: 11: + IC(1.313 ns) + CELL(0.150 ns) = 13.931 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { RAM_mem:inst5|Selector5~114 RAM_mem:inst5|Selector5~115 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 14.326 ns RAM_mem:inst5\|Selector5~142 12 COMB LCCOMB_X31_Y18_N20 1 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 14.326 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { RAM_mem:inst5|Selector5~115 RAM_mem:inst5|Selector5~142 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 14.857 ns RAM_mem:inst5\|Selector5~169 13 COMB LCCOMB_X31_Y18_N30 1 " "Info: 13: + IC(0.256 ns) + CELL(0.275 ns) = 14.857 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { RAM_mem:inst5|Selector5~142 RAM_mem:inst5|Selector5~169 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 15.504 ns Port_io:inst7\|dbus_out\[3\]~25 14 COMB LCCOMB_X31_Y18_N0 2 " "Info: 14: + IC(0.254 ns) + CELL(0.393 ns) = 15.504 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Port_io:inst7\|dbus_out\[3\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { RAM_mem:inst5|Selector5~169 Port_io:inst7|dbus_out[3]~25 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 15.917 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15 15 COMB LCCOMB_X31_Y18_N18 12 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 15.917 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 17.088 ns ALU:inst1\|Add2~17 16 COMB LCCOMB_X31_Y19_N20 2 " "Info: 16: + IC(0.778 ns) + CELL(0.393 ns) = 17.088 ns; Loc. = LCCOMB_X31_Y19_N20; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Add2~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.159 ns ALU:inst1\|Add2~22 17 COMB LCCOMB_X31_Y19_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 17.159 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst1|Add2~17 ALU:inst1|Add2~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.230 ns ALU:inst1\|Add2~24 18 COMB LCCOMB_X31_Y19_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 17.230 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst1|Add2~22 ALU:inst1|Add2~24 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.640 ns ALU:inst1\|Add2~25 19 COMB LCCOMB_X31_Y19_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 17.640 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 1; COMB Node = 'ALU:inst1\|Add2~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst1|Add2~24 ALU:inst1|Add2~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.275 ns) 18.710 ns ALU:inst1\|Mux10~2 20 COMB LCCOMB_X31_Y17_N2 1 " "Info: 20: + IC(0.795 ns) + CELL(0.275 ns) = 18.710 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 1; COMB Node = 'ALU:inst1\|Mux10~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ALU:inst1|Add2~25 ALU:inst1|Mux10~2 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 19.106 ns ALU:inst1\|Mux10~7 21 COMB LCCOMB_X31_Y17_N8 267 " "Info: 21: + IC(0.247 ns) + CELL(0.149 ns) = 19.106 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 267; COMB Node = 'ALU:inst1\|Mux10~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ALU:inst1|Mux10~2 ALU:inst1|Mux10~7 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 20.068 ns ALU:inst1\|z_out~3 22 COMB LCCOMB_X30_Y19_N22 4 " "Info: 22: + IC(0.812 ns) + CELL(0.150 ns) = 20.068 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 4; COMB Node = 'ALU:inst1\|z_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { ALU:inst1|Mux10~7 ALU:inst1|z_out~3 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.438 ns) 21.449 ns ALU:inst1\|z_out~5 23 COMB LCCOMB_X30_Y19_N10 1 " "Info: 23: + IC(0.943 ns) + CELL(0.438 ns) = 21.449 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 1; COMB Node = 'ALU:inst1\|z_out~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { ALU:inst1|z_out~3 ALU:inst1|z_out~5 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.416 ns) + CELL(2.788 ns) 26.653 ns alu_z 24 PIN PIN_V13 0 " "Info: 24: + IC(2.416 ns) + CELL(2.788 ns) = 26.653 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'alu_z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { ALU:inst1|z_out~5 alu_z } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 720 1160 1336 736 "alu_z" "" } { 16 1520 1576 32 "alu_z" "" } { 168 520 536 352 "alu_z" "" } { 712 1104 1160 728 "alu_z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.935 ns ( 29.77 % ) " "Info: Total cell delay = 7.935 ns ( 29.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.718 ns ( 70.23 % ) " "Info: Total interconnect delay = 18.718 ns ( 70.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.653 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux4~0 RAM_mem:inst5|Selector134~1 RAM_mem:inst5|Selector5~97 RAM_mem:inst5|Selector5~98 RAM_mem:inst5|Selector5~99 RAM_mem:inst5|Selector5~100 RAM_mem:inst5|Selector5~107 RAM_mem:inst5|Selector5~114 RAM_mem:inst5|Selector5~115 RAM_mem:inst5|Selector5~142 RAM_mem:inst5|Selector5~169 Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Add2~17 ALU:inst1|Add2~22 ALU:inst1|Add2~24 ALU:inst1|Add2~25 ALU:inst1|Mux10~2 ALU:inst1|Mux10~7 ALU:inst1|z_out~3 ALU:inst1|z_out~5 alu_z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.653 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux4~0 {} RAM_mem:inst5|Selector134~1 {} RAM_mem:inst5|Selector5~97 {} RAM_mem:inst5|Selector5~98 {} RAM_mem:inst5|Selector5~99 {} RAM_mem:inst5|Selector5~100 {} RAM_mem:inst5|Selector5~107 {} RAM_mem:inst5|Selector5~114 {} RAM_mem:inst5|Selector5~115 {} RAM_mem:inst5|Selector5~142 {} RAM_mem:inst5|Selector5~169 {} Port_io:inst7|dbus_out[3]~25 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 {} ALU:inst1|Add2~17 {} ALU:inst1|Add2~22 {} ALU:inst1|Add2~24 {} ALU:inst1|Add2~25 {} ALU:inst1|Mux10~2 {} ALU:inst1|Mux10~7 {} ALU:inst1|z_out~3 {} ALU:inst1|z_out~5 {} alu_z {} } { 0.000ns 1.679ns 0.729ns 0.284ns 1.390ns 1.751ns 1.403ns 1.446ns 1.473ns 0.241ns 1.313ns 0.245ns 0.256ns 0.254ns 0.263ns 0.778ns 0.000ns 0.000ns 0.000ns 0.795ns 0.247ns 0.812ns 0.943ns 2.416ns } { 0.088ns 0.275ns 0.389ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.150ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 1.143ns } { 0.000ns 0.999ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.653 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux4~0 RAM_mem:inst5|Selector134~1 RAM_mem:inst5|Selector5~97 RAM_mem:inst5|Selector5~98 RAM_mem:inst5|Selector5~99 RAM_mem:inst5|Selector5~100 RAM_mem:inst5|Selector5~107 RAM_mem:inst5|Selector5~114 RAM_mem:inst5|Selector5~115 RAM_mem:inst5|Selector5~142 RAM_mem:inst5|Selector5~169 Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Add2~17 ALU:inst1|Add2~22 ALU:inst1|Add2~24 ALU:inst1|Add2~25 ALU:inst1|Mux10~2 ALU:inst1|Mux10~7 ALU:inst1|z_out~3 ALU:inst1|z_out~5 alu_z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.653 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux4~0 {} RAM_mem:inst5|Selector134~1 {} RAM_mem:inst5|Selector5~97 {} RAM_mem:inst5|Selector5~98 {} RAM_mem:inst5|Selector5~99 {} RAM_mem:inst5|Selector5~100 {} RAM_mem:inst5|Selector5~107 {} RAM_mem:inst5|Selector5~114 {} RAM_mem:inst5|Selector5~115 {} RAM_mem:inst5|Selector5~142 {} RAM_mem:inst5|Selector5~169 {} Port_io:inst7|dbus_out[3]~25 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 {} ALU:inst1|Add2~17 {} ALU:inst1|Add2~22 {} ALU:inst1|Add2~24 {} ALU:inst1|Add2~25 {} ALU:inst1|Mux10~2 {} ALU:inst1|Mux10~7 {} ALU:inst1|z_out~3 {} ALU:inst1|z_out~5 {} alu_z {} } { 0.000ns 1.679ns 0.729ns 0.284ns 1.390ns 1.751ns 1.403ns 1.446ns 1.473ns 0.241ns 1.313ns 0.245ns 0.256ns 0.254ns 0.263ns 0.778ns 0.000ns 0.000ns 0.000ns 0.795ns 0.247ns 0.812ns 0.943ns 2.416ns } { 0.088ns 0.275ns 0.389ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.150ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "nrst alu_z 20.776 ns Longest " "Info: Longest tpd from source pin \"nrst\" to destination pin \"alu_z\" is 20.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns nrst 1 CLK PIN_W26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 11; CLK Node = 'nrst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 272 88 256 288 "nrst" "" } { 72 632 712 88 "nrst" "" } { 240 632 712 256 "nrst" "" } { 536 632 712 552 "nrst" "" } { 736 624 712 752 "nrst" "" } { 968 624 712 984 "nrst" "" } { 1200 624 712 1216 "nrst" "" } { 1112 184 248 1128 "nrst" "" } { -16 1520 1576 0 "nrst" "" } { 264 256 320 280 "nrst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.271 ns) 3.673 ns Control:inst10\|lit_sel~0 2 COMB LCCOMB_X21_Y19_N8 29 " "Info: 2: + IC(2.540 ns) + CELL(0.271 ns) = 3.673 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 29; COMB Node = 'Control:inst10\|lit_sel~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { nrst Control:inst10|lit_sel~0 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 4.582 ns Control:inst10\|rd_en~7 3 COMB LCCOMB_X21_Y16_N14 19 " "Info: 3: + IC(0.759 ns) + CELL(0.150 ns) = 4.582 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 19; COMB Node = 'Control:inst10\|rd_en~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Control:inst10|lit_sel~0 Control:inst10|rd_en~7 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.275 ns) 5.834 ns RAM_mem:inst5\|dbus_out\[7\]~1 4 COMB LCCOMB_X27_Y16_N24 9 " "Info: 4: + IC(0.977 ns) + CELL(0.275 ns) = 5.834 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 9; COMB Node = 'RAM_mem:inst5\|dbus_out\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Control:inst10|rd_en~7 RAM_mem:inst5|dbus_out[7]~1 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.149 ns) 6.900 ns Port_io:inst7\|dbus_out\[3\]~44 5 COMB LCCOMB_X22_Y16_N26 16 " "Info: 5: + IC(0.917 ns) + CELL(0.149 ns) = 6.900 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 16; COMB Node = 'Port_io:inst7\|dbus_out\[3\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { RAM_mem:inst5|dbus_out[7]~1 Port_io:inst7|dbus_out[3]~44 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.413 ns) 7.834 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~14 6 COMB LCCOMB_X21_Y16_N18 1 " "Info: 6: + IC(0.521 ns) + CELL(0.413 ns) = 7.834 ns; Loc. = LCCOMB_X21_Y16_N18; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { Port_io:inst7|dbus_out[3]~44 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~14 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.420 ns) 10.040 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15 7 COMB LCCOMB_X31_Y18_N18 12 " "Info: 7: + IC(1.786 ns) + CELL(0.420 ns) = 10.040 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~14 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 11.211 ns ALU:inst1\|Add2~17 8 COMB LCCOMB_X31_Y19_N20 2 " "Info: 8: + IC(0.778 ns) + CELL(0.393 ns) = 11.211 ns; Loc. = LCCOMB_X31_Y19_N20; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Add2~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.282 ns ALU:inst1\|Add2~22 9 COMB LCCOMB_X31_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.282 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst1|Add2~17 ALU:inst1|Add2~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.353 ns ALU:inst1\|Add2~24 10 COMB LCCOMB_X31_Y19_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.353 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 2; COMB Node = 'ALU:inst1\|Add2~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst1|Add2~22 ALU:inst1|Add2~24 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.763 ns ALU:inst1\|Add2~25 11 COMB LCCOMB_X31_Y19_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 11.763 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 1; COMB Node = 'ALU:inst1\|Add2~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst1|Add2~24 ALU:inst1|Add2~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.275 ns) 12.833 ns ALU:inst1\|Mux10~2 12 COMB LCCOMB_X31_Y17_N2 1 " "Info: 12: + IC(0.795 ns) + CELL(0.275 ns) = 12.833 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 1; COMB Node = 'ALU:inst1\|Mux10~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ALU:inst1|Add2~25 ALU:inst1|Mux10~2 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 13.229 ns ALU:inst1\|Mux10~7 13 COMB LCCOMB_X31_Y17_N8 267 " "Info: 13: + IC(0.247 ns) + CELL(0.149 ns) = 13.229 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 267; COMB Node = 'ALU:inst1\|Mux10~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ALU:inst1|Mux10~2 ALU:inst1|Mux10~7 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 14.191 ns ALU:inst1\|z_out~3 14 COMB LCCOMB_X30_Y19_N22 4 " "Info: 14: + IC(0.812 ns) + CELL(0.150 ns) = 14.191 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 4; COMB Node = 'ALU:inst1\|z_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { ALU:inst1|Mux10~7 ALU:inst1|z_out~3 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.438 ns) 15.572 ns ALU:inst1\|z_out~5 15 COMB LCCOMB_X30_Y19_N10 1 " "Info: 15: + IC(0.943 ns) + CELL(0.438 ns) = 15.572 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 1; COMB Node = 'ALU:inst1\|z_out~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { ALU:inst1|z_out~3 ALU:inst1|z_out~5 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.416 ns) + CELL(2.788 ns) 20.776 ns alu_z 16 PIN PIN_V13 0 " "Info: 16: + IC(2.416 ns) + CELL(2.788 ns) = 20.776 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'alu_z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { ALU:inst1|z_out~5 alu_z } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 720 1160 1336 736 "alu_z" "" } { 16 1520 1576 32 "alu_z" "" } { 168 520 536 352 "alu_z" "" } { 712 1104 1160 728 "alu_z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.285 ns ( 35.06 % ) " "Info: Total cell delay = 7.285 ns ( 35.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.491 ns ( 64.94 % ) " "Info: Total interconnect delay = 13.491 ns ( 64.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.776 ns" { nrst Control:inst10|lit_sel~0 Control:inst10|rd_en~7 RAM_mem:inst5|dbus_out[7]~1 Port_io:inst7|dbus_out[3]~44 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~14 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Add2~17 ALU:inst1|Add2~22 ALU:inst1|Add2~24 ALU:inst1|Add2~25 ALU:inst1|Mux10~2 ALU:inst1|Mux10~7 ALU:inst1|z_out~3 ALU:inst1|z_out~5 alu_z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.776 ns" { nrst {} nrst~combout {} Control:inst10|lit_sel~0 {} Control:inst10|rd_en~7 {} RAM_mem:inst5|dbus_out[7]~1 {} Port_io:inst7|dbus_out[3]~44 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~14 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 {} ALU:inst1|Add2~17 {} ALU:inst1|Add2~22 {} ALU:inst1|Add2~24 {} ALU:inst1|Add2~25 {} ALU:inst1|Mux10~2 {} ALU:inst1|Mux10~7 {} ALU:inst1|z_out~3 {} ALU:inst1|z_out~5 {} alu_z {} } { 0.000ns 0.000ns 2.540ns 0.759ns 0.977ns 0.917ns 0.521ns 1.786ns 0.778ns 0.000ns 0.000ns 0.000ns 0.795ns 0.247ns 0.812ns 0.943ns 2.416ns } { 0.000ns 0.862ns 0.271ns 0.150ns 0.275ns 0.149ns 0.413ns 0.420ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.150ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Port_io:inst7\|latch\[1\] portb\[1\] clk 5.404 ns register " "Info: th for register \"Port_io:inst7\|latch\[1\]\" (data pin = \"portb\[1\]\", clock pin = \"clk\") is 5.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.336 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 180 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 180; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.932 ns) 3.074 ns ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y17 6 " "Info: 2: + IC(1.143 ns) + CELL(0.932 ns) = 3.074 ns; Loc. = M4K_X13_Y17; Fanout = 6; MEM Node = 'ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.275 ns) 5.028 ns Control:inst10\|Equal2~0 3 COMB LCCOMB_X25_Y16_N8 7 " "Info: 3: + IC(1.679 ns) + CELL(0.275 ns) = 5.028 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 7; COMB Node = 'Control:inst10\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 5.936 ns addr_mux:inst9\|Mux0~0 4 COMB LCCOMB_X25_Y16_N26 8 " "Info: 4: + IC(0.470 ns) + CELL(0.438 ns) = 5.936 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 8; COMB Node = 'addr_mux:inst9\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.271 ns) 6.989 ns addr_mux:inst9\|Mux7~0 5 COMB LCCOMB_X25_Y18_N12 256 " "Info: 5: + IC(0.782 ns) + CELL(0.271 ns) = 6.989 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 256; COMB Node = 'addr_mux:inst9\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.419 ns) 8.169 ns Port_io:inst7\|Equal0~0 6 COMB LCCOMB_X25_Y16_N28 5 " "Info: 6: + IC(0.761 ns) + CELL(0.419 ns) = 8.169 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 5; COMB Node = 'Port_io:inst7\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { addr_mux:inst9|Mux7~0 Port_io:inst7|Equal0~0 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.275 ns) 9.152 ns Port_io:inst7\|process_1~0 7 COMB LCCOMB_X22_Y16_N16 9 " "Info: 7: + IC(0.708 ns) + CELL(0.275 ns) = 9.152 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 9; COMB Node = 'Port_io:inst7\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { Port_io:inst7|Equal0~0 Port_io:inst7|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.000 ns) 10.683 ns Port_io:inst7\|process_1~0clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(1.531 ns) + CELL(0.000 ns) = 10.683 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Port_io:inst7\|process_1~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { Port_io:inst7|process_1~0 Port_io:inst7|process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.275 ns) 12.336 ns Port_io:inst7\|latch\[1\] 9 REG LCCOMB_X29_Y17_N0 1 " "Info: 9: + IC(1.378 ns) + CELL(0.275 ns) = 12.336 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 1; REG Node = 'Port_io:inst7\|latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Port_io:inst7|process_1~0clkctrl Port_io:inst7|latch[1] } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.884 ns ( 31.49 % ) " "Info: Total cell delay = 3.884 ns ( 31.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.452 ns ( 68.51 % ) " "Info: Total interconnect delay = 8.452 ns ( 68.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 Port_io:inst7|Equal0~0 Port_io:inst7|process_1~0 Port_io:inst7|process_1~0clkctrl Port_io:inst7|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux0~0 {} addr_mux:inst9|Mux7~0 {} Port_io:inst7|Equal0~0 {} Port_io:inst7|process_1~0 {} Port_io:inst7|process_1~0clkctrl {} Port_io:inst7|latch[1] {} } { 0.000ns 0.000ns 1.143ns 1.679ns 0.470ns 0.782ns 0.761ns 0.708ns 1.531ns 1.378ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.271ns 0.419ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.932 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns portb\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'portb\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[1] } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 1224 1104 1280 1240 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns portb~6 2 COMB IOC_X65_Y20_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N2; Fanout = 1; COMB Node = 'portb~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { portb[1] portb~6 } "NODE_NAME" } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 1224 1104 1280 1240 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.652 ns) + CELL(0.438 ns) 6.932 ns Port_io:inst7\|latch\[1\] 3 REG LCCOMB_X29_Y17_N0 1 " "Info: 3: + IC(5.652 ns) + CELL(0.438 ns) = 6.932 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 1; REG Node = 'Port_io:inst7\|latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { portb~6 Port_io:inst7|latch[1] } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 18.47 % ) " "Info: Total cell delay = 1.280 ns ( 18.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.652 ns ( 81.53 % ) " "Info: Total interconnect delay = 5.652 ns ( 81.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { portb[1] portb~6 Port_io:inst7|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { portb[1] {} portb~6 {} Port_io:inst7|latch[1] {} } { 0.000ns 0.000ns 5.652ns } { 0.000ns 0.842ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { clk ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux0~0 addr_mux:inst9|Mux7~0 Port_io:inst7|Equal0~0 Port_io:inst7|process_1~0 Port_io:inst7|process_1~0clkctrl Port_io:inst7|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { clk {} clk~combout {} ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] {} Control:inst10|Equal2~0 {} addr_mux:inst9|Mux0~0 {} addr_mux:inst9|Mux7~0 {} Port_io:inst7|Equal0~0 {} Port_io:inst7|process_1~0 {} Port_io:inst7|process_1~0clkctrl {} Port_io:inst7|latch[1] {} } { 0.000ns 0.000ns 1.143ns 1.679ns 0.470ns 0.782ns 0.761ns 0.708ns 1.531ns 1.378ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.271ns 0.419ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { portb[1] portb~6 Port_io:inst7|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { portb[1] {} portb~6 {} Port_io:inst7|latch[1] {} } { 0.000ns 0.000ns 5.652ns } { 0.000ns 0.842ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 22:23:44 2023 " "Info: Processing ended: Thu Dec 21 22:23:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
