$date
	Wed Oct  6 20:38:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mdr_tb $end
$var wire 16 ! data [15:0] $end
$var reg 1 " clk $end
$var reg 1 # mdr_load $end
$var reg 1 $ mdr_valid $end
$var reg 16 % memory [15:0] $end
$var reg 1 & nrst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # mdr_load $end
$var wire 1 $ mdr_valid $end
$var wire 16 ' mem_bus [15:0] $end
$var wire 1 & nrst $end
$var wire 16 ( mdr_bus [15:0] $end
$var reg 16 ) mdr_reg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bz (
b1111 '
1&
b1111 %
0$
0#
1"
bz !
$end
#50
0"
0&
#100
b0 )
1"
#150
0"
1&
#200
1"
#250
0"
1#
#300
b1111 )
1"
#350
0"
0#
#400
1"
#450
b1111 !
b1111 (
0"
1$
#500
1"
#550
0"
#600
1"
#650
0"
#700
1"
#750
0"
#800
1"
#850
0"
#900
1"
#950
bz !
bz (
0"
0$
#1000
1"
#1050
0"
#1100
1"
#1150
0"
#1200
1"
#1250
0"
#1300
1"
#1350
0"
#1400
1"
#1450
0"
#1500
1"
#1550
0"
#1600
1"
#1650
0"
#1700
1"
#1750
0"
#1800
1"
#1850
0"
#1900
1"
#1950
0"
#2000
1"
#2050
0"
#2100
1"
#2150
0"
#2200
1"
#2250
0"
#2300
1"
#2350
0"
#2400
1"
#2450
0"
#2500
1"
#2550
0"
#2600
1"
#2650
0"
#2700
1"
#2750
0"
#2800
1"
#2850
0"
#2900
1"
#2950
0"
