
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list mem_system.v cache.v clkrst.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v memv.syn.v register16.v  ]
mem_system.v cache.v clkrst.v dff.v final_memory.syn.v four_bank_mem.v memc.syn.v memv.syn.v register16.v
set my_toplevel mem_system
mem_system
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./mem_system.v
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./clkrst.v
Compiling source file ./dff.v
Warning:  Little argument or return value checking implemented for system task or function '$stop'. (VER-209)
Warning:  Little argument or return value checking implemented for system task or function '$finish'. (VER-209)
Warning:  ./clkrst.v:23: The statements in initial blocks are ignored. (VER-281)
Warning:  ./clkrst.v:31: delay controls are ignored for synthesis. (VER-176)
Warning:  ./clkrst.v:35: Unsupported system task '$stop' will be ignored for synthesis. (VER-274)
Warning:  ./clkrst.v:42: Unsupported system task '$finish' will be ignored for synthesis. (VER-274)
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./four_bank_mem.v
Warning:  ./final_memory.syn.v:105: The statements in initial blocks are ignored. (VER-281)
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./memc.syn.v
Compiling source file ./memv.syn.v
Compiling source file ./register16.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 107 in file
	'./mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mem_system line 107 in file
		'./mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     enable_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      comp_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_system)
Elaborated 1 design.
Current design is now 'mem_system'.
Information: Building the design 'cache' instantiated from design 'mem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (cache_cache_id0)
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully. (four_bank_mem)
Information: Building the design 'register16'. (HDL-193)
Presto compilation completed successfully. (register16)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size16/23  |   32   |   16    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size16)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size5/23   |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size5)
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size1/23   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (memc_Size1)
Information: Building the design 'memv'. (HDL-193)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     memv/22      |  256   |    1    |      8       |
======================================================
Presto compilation completed successfully. (memv)
Information: Building the design 'final_memory'. (HDL-193)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (final_memory)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'mem_system'.
{mem_system}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : mem_system
Version: Q-2019.12-SP3
Date   : Fri Apr 30 11:45:45 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

mem_system
    GTECH_AND2                               gtech
    GTECH_BUF                                gtech
    GTECH_NOT                                gtech
    GTECH_OR2                                gtech
    cache_cache_id0
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        memc_Size1
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size5
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memc_Size16
            GTECH_AND2                       gtech
            GTECH_AND3                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
        memv
            GTECH_AND2                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
    four_bank_mem
        GTECH_AND2                           gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        dff
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
        final_memory
            GTECH_AND2                       gtech
            GTECH_AND8                       gtech
            GTECH_BUF                        gtech
            GTECH_NOT                        gtech
            GTECH_OR2                        gtech
            dff
                ...
    register16
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        dff
            ...
1
link

  Linking design 'mem_system'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 4 instances of design 'memc_Size16'. (OPT-1056)
Information: Uniquified 4 instances of design 'final_memory'. (OPT-1056)
Information: Uniquified 232 instances of design 'dff'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mem_system'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 125 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_60'
  Processing 'register16'
  Processing 'final_memory_0'
  Processing 'final_memory_3'
  Processing 'four_bank_mem'
  Processing 'memv'
  Processing 'memc_Size1'
  Processing 'memc_Size5'
  Processing 'memc_Size16_0'
  Processing 'cache_cache_id0'
  Processing 'mem_system'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_cache_id0_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   64865.2      2.68    8205.5      36.1                          
    0:00:08   64865.2      2.68    8205.5      36.1                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   67661.3      0.44     700.6      21.8                          
    0:00:12   67661.3      0.44     700.6      21.8                          
    0:00:16   71381.9      0.06     110.7      12.1                          
    0:00:16   71381.9      0.06     110.7      12.1                          
    0:00:16   71381.9      0.06     110.7      12.1                          
    0:00:16   71381.9      0.06     110.7      12.1                          
    0:00:16   71381.9      0.06     110.7      12.1                          
    0:00:19   67429.5      0.52     823.9      10.0                          
    0:00:19   67437.9      0.50     796.8      10.0                          
    0:00:20   67434.2      0.40     577.2      10.0                          
    0:00:20   67437.5      0.30     364.8      10.0                          
    0:00:20   67442.2      0.30     376.3      10.0                          
    0:00:20   67439.8      0.28     325.4      10.0                          
    0:00:21   67443.1      0.25     269.7      10.0                          
    0:00:21   67442.6      0.25     264.6       9.9                          
    0:00:21   67446.9      0.25     258.8       9.9                          
    0:00:21   67450.6      0.25     257.5       9.9                          
    0:00:21   67450.6      0.25     257.0       9.9                          
    0:00:21   67452.0      0.24     250.3       9.9                          
    0:00:21   67452.0      0.24     250.3       9.9                          
    0:00:22   67452.0      0.24     250.3       9.9                          
    0:00:22   67452.0      0.24     250.3       9.9                          
    0:00:26   67591.9      0.25     283.3       9.5                          
    0:00:30   67672.1      0.29     347.8       9.2                          
    0:00:32   67720.5      0.32     375.5       8.9                          
    0:00:32   67769.3      0.36     452.2       8.8                          
    0:00:33   67789.0      0.35     453.3       8.6                          
    0:00:33   67801.6      0.35     478.1       8.5                          
    0:00:33   67808.2      0.35     472.9       8.4                          
    0:00:33   67812.4      0.35     478.3       8.3                          
    0:00:33   67813.4      0.35     470.8       8.3                          
    0:00:33   67813.4      0.35     470.8       8.3                          
    0:00:33   67932.1      0.21     425.7       8.3 c0/mem_w3/mem_reg<13><0>/D
    0:00:33   68151.3      0.20     377.4       8.3 c0/mem_w2/mem_reg<5><6>/D
    0:00:34   68340.9      0.19     349.4       8.3 c0/mem_w0/mem_reg<13><0>/D
    0:00:34   68504.2      0.17     321.7       8.3 c0/mem_w3/mem_reg<5><0>/D
    0:00:34   68661.9      0.16     309.7       8.3 c0/mem_w1/mem_reg<11><0>/D
    0:00:34   68819.6      0.16     292.9       8.3 c0/mem_w1/mem_reg<24><0>/D
    0:00:34   68882.0      0.12     217.4       8.3 c0/mem_w0/mem_reg<30><0>/D
    0:00:34   68890.9      0.09     177.4       8.3 mem/m0/reg1[8]/state_reg/D
    0:00:35   68899.3      0.08     132.0       8.3 mem/m0/reg1[4]/state_reg/D
    0:00:35   68945.3      0.06      88.4       8.3 c0/mem_w3/mem_reg<7><0>/D
    0:00:35   68947.7      0.05      54.6       8.3 mem/m0/reg1[0]/state_reg/D
    0:00:36   68961.3      0.03      40.5       8.3 mem/m0/reg1[0]/state_reg/D
    0:00:36   68986.6      0.03      24.0       8.3 mem/m0/reg1[0]/state_reg/D
    0:00:36   68991.3      0.01       8.9       8.4 mem/m0/reg1[0]/state_reg/D
    0:00:36   68997.4      0.01       5.7       8.4 c0/mem_w0/mem_reg<6><6>/D
    0:00:36   69006.8      0.00       0.0       8.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   69006.8      0.00       0.0       8.4                          
    0:00:37   69006.8      0.00       0.0       8.4                          
    0:00:37   69006.8      0.00       0.0       8.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   69006.8      0.00       0.0       8.4                          
    0:00:37   69066.4      0.00       0.0       8.2 c0/mem_tg/C451/net28603  
    0:00:37   69088.0      0.00       0.0       8.1 c0/net31414              
    0:00:37   69107.7      0.00       0.0       8.1 c0/net31421              
    0:00:37   69192.2      0.00       0.0       8.0 mem/m0/n580              
    0:00:37   69324.1      0.00       0.0       8.0 mem/m3/n597              
    0:00:37   69357.4      0.00       0.0       8.0 c0/mem_tg/C451/net28747  
    0:00:38   69360.2      0.00       0.0       8.0 mem/m3/err               
    0:00:38   69450.3      0.00       0.0       7.9 mem/m1/n776              
    0:00:38   69605.2      0.00       0.0       7.9 mem/m1/n739              
    0:00:38   69789.6      0.00       0.0       7.8 c0/mem_w0/C1166/net19857 
    0:00:38   69954.3      0.00       0.0       7.6 c0/mem_w1/C1166/net20005 
    0:00:38   70119.1      0.00       0.0       7.5 c0/mem_w2/C1166/net20151 
    0:00:38   70283.8      0.00       0.0       7.4 c0/mem_w3/C1166/net20299 
    0:00:38   70631.1      0.00       0.0       7.4 mem/m2/n688              
    0:00:38   70770.4      0.00       0.0       7.3 c0/mem_vl/C854/net11278  
    0:00:38   70910.8      0.00       0.0       7.2 c0/mem_w0/C1166/net20191 
    0:00:38   71075.5      0.00       0.0       7.1 c0/mem_w1/C1166/net20339 
    0:00:38   71240.2      0.00       0.0       7.0 c0/mem_w3/C1166/net19813 
    0:00:38   71422.3      0.00       0.0       6.9 mem/data_out<11>         
    0:00:38   71615.2      0.00       0.0       6.8 mem/m0/n609              
    0:00:38   72008.0      0.00       0.0       6.7 mem/m3/n648              
    0:00:38   72138.9      0.00       0.0       6.7 mem/m0/n744              
    0:00:39   72195.7      0.00       0.0       6.7 mem/m2/n576              
    0:00:39   72252.5      0.00       0.0       6.7 mem/m3/n714              
    0:00:39   72286.3      0.00       0.0       6.7 c0/net31365              
    0:00:39   72322.4      0.00       0.0       6.7 c0/mem_w0/C1166/net19833 
    0:00:39   72447.7      0.00       0.0       6.7 c0/mem_w1/C1166/net20295 
    0:00:39   72556.6      0.00       0.0       6.6 c0/mem_w3/C1166/net20085 
    0:00:39   72581.5      0.00       0.0       6.6 c0/mem_w0/C1166/net19696 
    0:00:39   72715.7      0.00       0.0       6.6 c0/mem_w1/C1166/net20170 
    0:00:39   72835.8      0.00       0.0       6.6 c0/mem_w3/C1166/net19960 
    0:00:39   72887.9      0.00       0.0       6.6 data_in_mem<9>           
    0:00:40   72945.6      0.00       0.0       6.5 net31458                 
    0:00:40   73017.0      0.00       0.0       6.5 net31454                 
    0:00:40   73062.0      0.00       0.0       6.4 mem/n15                  
    0:00:41   73079.4      0.00       0.0       6.4 c0/mem_vl/C854/net11220  
    0:00:42   73080.3      0.00       0.0       6.4 net31576                 
    0:00:43   73078.5      0.00       0.0       6.4 statereg/reg16bits[5]/N3 
    0:00:44   73080.8      0.00       0.0       6.4 c0/mem_w1/C1166/net20044 
    0:00:45   73083.6      0.00       0.0       6.4 c0/mem_vl/C854/net11426  
    0:00:46   73086.0      0.02      22.4       6.4 c0/mem_tg/C451/net28601  
    0:00:46   73105.2      0.09     151.4       6.4 c0/mem_tg/C451/net28680  
    0:00:46   73121.2      0.09     147.8       6.4 c0/mem_tg/C451/net28759  
    0:00:46   73131.0      0.09     147.8       6.3 c0/mem_vl/C854/net11407  
    0:00:46   73158.2      0.12     204.0       6.3 c0/mem_vl/C854/net11277  
    0:00:46   73162.9      0.13     204.9       6.3 c0/mem_w2/net45639       
    0:00:47   73238.0      0.19     345.0       6.3 c0/mem_tg/n29            
    0:00:47   73247.9      0.19     345.0       6.3 net31462                 
    0:00:48   73287.3      0.20     347.9       6.3 net22393                 
    0:00:48   73308.4      0.20     348.1       6.3 c0/net31380              
    0:00:48   73324.8      0.20     348.3       6.3 statereg/reg16bits[1]/state_reg/D
    0:00:48   73327.2      0.19     333.7       6.3 mem/m0/reg1[1]/state_reg/D
    0:00:48   73335.2      0.17     319.8       6.3 statereg/reg16bits[2]/state_reg/D
    0:00:48   73338.9      0.17     310.1       6.3 mem/m0/reg1[3]/state_reg/D
    0:00:48   73338.9      0.17     310.0       6.3 mem/m0/reg1[8]/state_reg/D
    0:00:48   73341.7      0.16     312.0       6.3 c0/mem_w1/mem_reg<7><0>/D
    0:00:48   73354.4      0.16     311.9       6.3 c0/mem_w1/mem_reg<6><0>/D
    0:00:49   73377.9      0.15     301.8       6.2 c0/mem_w1/mem_reg<11><0>/D
    0:00:49   73385.8      0.15     301.3       6.2 c0/mem_w1/mem_reg<12><0>/D
    0:00:49   73393.4      0.15     293.5       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:49   73406.5      0.15     283.8       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:49   73407.9      0.14     264.0       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:49   73414.9      0.13     247.7       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:50   73414.9      0.12     235.3       6.2 statereg/reg16bits[1]/state_reg/D
    0:00:50   73426.7      0.12     229.3       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:50   73428.6      0.12     223.9       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:50   73424.3      0.12     223.8       6.2 c0/mem_w1/mem_reg<27><0>/D
    0:00:50   73419.6      0.12     219.8       6.2 statereg/reg16bits[2]/state_reg/D
    0:00:50   73422.9      0.12     217.8       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:50   73430.0      0.11     206.2       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:50   73441.2      0.11     202.2       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73442.6      0.11     198.1       6.2 c0/mem_w1/mem_reg<16><0>/D
    0:00:51   73450.1      0.10     193.0       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73455.3      0.10     192.0       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73462.8      0.10     191.9       6.2 statereg/reg16bits[2]/state_reg/D
    0:00:51   73463.8      0.10     191.9       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73463.8      0.10     191.6       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73466.1      0.10     187.7       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73472.2      0.10     187.5       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:51   73465.6      0.10     182.0       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:52   73464.7      0.10     181.6       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:52   73464.7      0.10     177.5       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:52   73470.3      0.10     175.9       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73472.7      0.10     175.9       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73474.5      0.09     173.3       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73475.5      0.09     173.2       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73476.4      0.09     171.3       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73484.4      0.09     169.5       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:52   73484.4      0.09     169.5       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73486.7      0.09     169.3       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73490.0      0.09     165.7       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73490.0      0.09     164.2       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73491.4      0.09     162.7       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73492.8      0.09     162.6       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:53   73490.0      0.09     162.6       6.2 mem/m0/reg1[8]/state_reg/D
    0:00:53   73490.0      0.09     162.6       6.2 c0/mem_tg/C451/net28801  
    0:00:53   73495.7      0.09     162.9       6.2 c0/mem_tg/C451/net28697  
    0:00:54   73497.5      0.09     162.9       6.2 c0/mem_tg/C451/net28694  
    0:00:55   73503.6      0.09     162.8       6.2 statereg/reg16bits[2]/state_reg/D
    0:00:55   73502.2      0.09     159.7       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:55   73502.2      0.09     159.6       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:55   73505.0      0.09     159.5       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:55   73516.3      0.09     159.0       6.2 c0/mem_w2/mem_reg<30><6>/D
    0:00:55   73525.2      0.09     157.5       6.2 c0/mem_w2/mem_reg<25><6>/D
    0:00:56   73530.9      0.09     157.2       6.2 c0/mem_w2/mem_reg<31><0>/D
    0:00:56   73534.6      0.09     156.9       6.2 mem/m0/reg1[1]/state_reg/D
    0:00:56   73540.2      0.08     151.2       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:56   73543.5      0.08     149.7       6.2 c0/mem_w2/mem_reg<27><6>/D
    0:00:56   73546.3      0.08     149.7       6.2 mem/m0/reg1[2]/state_reg/D
    0:00:57   73543.5      0.08     143.3       6.2                          
    0:00:57   73543.1      0.08     143.4       6.2                          
    0:00:57   73542.1      0.08     143.5       6.2                          
    0:00:57   73544.5      0.08     141.6       6.2                          
    0:00:57   73550.1      0.08     138.2       6.2                          
    0:00:57   73555.3      0.08     138.8       6.2                          
    0:00:57   73559.5      0.08     138.7       6.2                          
    0:00:57   73559.5      0.08     138.8       6.2                          
    0:00:57   73569.3      0.08     137.8       6.2                          
    0:00:57   73575.0      0.08     137.6       6.2                          
    0:00:57   73582.0      0.08     137.3       6.2                          
    0:00:57   73581.5      0.08     137.2       6.2                          
    0:00:57   73582.5      0.08     135.9       6.2                          
    0:00:57   73576.4      0.08     120.2       6.2                          
    0:00:57   73579.2      0.08     119.9       6.2                          
    0:00:57   73586.2      0.08     119.9       6.2                          
    0:00:57   73586.2      0.08     119.1       6.2                          
    0:00:57   73591.4      0.08     118.9       6.2                          
    0:00:57   73599.8      0.08     118.9       6.2                          
    0:00:58   73605.0      0.08     118.7       6.2                          
    0:00:58   73606.4      0.08     118.7       6.2                          
    0:00:58   73613.5      0.08     118.7       6.2                          
    0:00:58   73613.5      0.08     118.7       6.2                          
    0:00:58   73614.9      0.08     118.7       6.2                          
    0:00:58   73614.9      0.08     118.7       6.2                          
    0:00:58   73617.7      0.08     118.6       6.2                          
    0:00:58   73617.7      0.08     118.6       6.2                          
    0:00:58   73618.6      0.08     118.6       6.2                          
    0:00:58   73627.1      0.08     118.5       6.2                          
    0:00:58   73629.9      0.08     118.3       6.2                          
    0:00:58   73641.1      0.08     118.2       6.2                          
    0:00:58   73644.0      0.08     118.2       6.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   73644.0      0.08     118.2       6.2                          
    0:00:58   73644.0      0.08     118.2       6.2                          
    0:00:59   72473.5      0.08     117.0       6.1                          
    0:01:00   71461.2      0.08     118.1       6.0                          
    0:01:00   70741.3      0.08     118.1       6.0                          
    0:01:00   70634.8      0.08     118.1       6.0                          
    0:01:00   70599.6      0.08     118.5       6.0                          
    0:01:00   70562.5      0.08     118.8       6.0                          
    0:01:00   70535.8      0.08     119.2       6.0                          
    0:01:01   70510.4      0.08     119.5       6.0                          
    0:01:01   70509.0      0.08     119.5       6.0                          
    0:01:01   70509.0      0.08     119.5       6.0                          
    0:01:01   70509.0      0.08     119.5       6.0                          
    0:01:01   70436.8      0.08     120.7       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70432.1      0.08     120.6       6.0                          
    0:01:01   70447.1      0.08     129.0       6.0 mem/m0/reg1[1]/state_reg/D
    0:01:02   70451.3      0.07     105.4       6.0 mem/m0/reg1[1]/state_reg/D
    0:01:02   70451.8      0.07     105.1       6.0 mem/m0/reg1[1]/state_reg/D
    0:01:03   70450.8      0.07     105.1       6.0                          
    0:01:03   70449.4      0.07     105.1       6.0                          
    0:01:04   70442.4      0.07     104.9       6.0                          
    0:01:04   70436.8      0.07     104.9       6.0                          
    0:01:04   70419.4      0.07     104.7       6.0                          
    0:01:04   70341.0      0.07     105.3       6.0                          
    0:01:04   70334.0      0.07     105.3       6.0                          
    0:01:04   70335.4      0.07     100.8       6.0                          
    0:01:04   70342.9      0.07     100.1       6.0                          
    0:01:04   70342.9      0.07     100.1       6.0                          
    0:01:04   70341.0      0.07     100.1       6.0                          
    0:01:04   70345.3      0.07      99.8       6.0                          
    0:01:04   70344.8      0.07      94.9       6.0                          
    0:01:04   70347.6      0.07      94.7       6.0                          
    0:01:04   70348.1      0.07      94.6       6.0                          
    0:01:04   70349.5      0.07      94.6       6.0                          
    0:01:04   70350.9      0.07      94.6       6.0                          
    0:01:04   70356.5      0.07      94.5       6.0                          
    0:01:05   70363.6      0.07      94.5       6.0                          
    0:01:05   70373.4      0.07      94.4       6.0                          
    0:01:05   70383.3      0.07      94.4       6.0                          
    0:01:05   70384.7      0.07      94.4       6.0                          
    0:01:05   70393.1      0.07      94.3       6.0                          
    0:01:05   70398.8      0.07      94.3       6.0                          
    0:01:05   70410.0      0.07      94.3       6.0                          
    0:01:05   70412.8      0.07      94.3       6.0                          
    0:01:06   70418.0      0.07      94.2       6.0                          
    0:01:06   70419.4      0.07      94.2       6.0                          
    0:01:06   70422.2      0.07      94.0       6.0                          
    0:01:06   70422.7      0.07      94.0       6.0                          
    0:01:06   70425.5      0.07     101.0       6.0 mem/m0/reg1[3]/state_reg/D
    0:01:06   70425.5      0.07     101.0       6.0 DataOut<13>              
    0:01:06   70428.3      0.07     106.1       6.0 DataOut<4>               
    0:01:06   70432.1      0.07     106.1       6.0 c0/mem_w3/mem_reg<28><0>/D
    0:01:06   70434.4      0.06      88.5       6.0 c0/mem_w3/mem_reg<28><0>/D
    0:01:06   70437.2      0.06      97.9       6.0 DataOut<13>              
    0:01:06   70437.2      0.06      97.9       6.0 DataOut<14>              
    0:01:06   70444.7      0.06      96.8       6.0 c0/mem_w1/mem_reg<21><0>/D
    0:01:06   70449.0      0.06      96.1       6.0 c0/mem_w1/mem_reg<17><0>/D
    0:01:06   70449.9      0.06      93.6       6.0 mem/m0/reg1[3]/state_reg/D
    0:01:07   70449.9      0.06      94.3       6.0 mem/m0/reg1[3]/state_reg/D
    0:01:07   70447.1      0.06      94.3       6.0 mem/m0/reg1[3]/state_reg/D
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mem_system' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mem/b0[1]/clk': 3784 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Fri Apr 30 11:46:49 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     54
    Unconnected ports (LINT-28)                                    54

Cells                                                              66
    Connected to power or ground (LINT-32)                         54
    Nets connected to multiple pins on same cell (LINT-33)         12
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
mem_system.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/r/a/ramiz/cache_direct/verilog/synth/mem_system.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
mem_system.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/mem_system.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 148 Mbytes.
Memory usage for this session including child processes 148 Mbytes.
CPU usage for this session 68 seconds ( 0.02 hours ).
Elapsed time for this session 70 seconds ( 0.02 hours ).

Thank you...
