# USAFA ECE281 Git Short Course Website

Course Directors
- Capt Todd Branchflower, todd.branchflower@usafa.edu
- Capt Ryan Silva, ryan.silva@usafa.edu

## Contributors

I want you to help me make this the best Intro to Git Intro in existence!  Send
me a pull request and I'll add you to the list fa sho.

- [Todd Branchflower](https://github.com/toddbranch)
- [Ryan Silva](https://github.com/sivwizinbiznilva)

## License

Anyone is free to use or modify this material for any purpose.

```
-- (this is a VHDL comment)
 
-- import std_logic from the IEEE library
library IEEE;
use IEEE.std_logic_1164.all;
 
-- this is the entity
entity ANDGATE is
  port ( 
    I1 : in std_logic;
    I2 : in std_logic;
    O  : out std_logic);
end entity ANDGATE;
 
-- this is the architecture
architecture RTL of ANDGATE is
begin
  O <= I1 and I2;
end architecture RTL;
```

```vhdl
-- (this is a VHDL comment)
 
-- import std_logic from the IEEE library
library IEEE;
use IEEE.std_logic_1164.all;
 
-- this is the entity
entity ANDGATE is
  port ( 
    I1 : in std_logic;
    I2 : in std_logic;
    O  : out std_logic);
end entity ANDGATE;
 
-- this is the architecture
architecture RTL of ANDGATE is
begin
  O <= I1 and I2;
end architecture RTL;
```
