system: You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     
user: // Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.

module top_module(
	input clk,
	input reset,
	input data,
	output start_shifting);
assistant: module top_module(
	input clk,
	input reset,
	input data,
	output reg start_shifting);

	reg [3:0] state;
	always @(posedge clk or posedge reset) begin
		if (reset)
			state <= 4'b0000;
		else begin
			case(state)
				4'b0000: if (data) state <= 4'b0001; else state <= 4'b0000;
				4'b0001: if (data) state <= 4'b0010; else state <= 4'b0000;
				4'b0010: if (data) state <= 4'b0011; else state <= 4'b0000;
				4'b0011: if (data) begin
							state <= 4'b0100;
							start_shifting <= 1;
						  end
						  else state <= 4'b0000;
				4'b0100: if (data) state <= 4'b0010; else state <= 4'b0000;
			endcase
		end
	end
endmodule


user: The testbench simulated, but had errors. Please fix the module. The output of iverilog is as follows:
VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset doesn't seem to be working.
/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmseq/review2015_fsmseq_tb.sv:102: $finish called at 3216 (1ps)
Hint: Output 'start_shifting' has 360 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 360 out of 643 samples

Simulation finished at 3216 ps
Mismatches: 360 in 643 samples

assistant: module top_module(
	input clk,
	input reset,
	input data,
	output reg start_shifting);

	reg [3:0] state;
	always @(posedge clk or posedge reset) begin
		if (reset)
			state <= 4'b0000;
		else begin
			case(state)
				4'b0000: if (data) state <= 4'b0001; else state <= 4'b0000;
				4'b0001: if (data) state <= 4'b0010; else state <= 4'b0000;
				4'b0010: if (data) state <= 4'b0011; else state <= 4'b0000;
				4'b0011: if (data) begin
							state <= 4'b0100;
						  end
						  else state <= 4'b0000;
				4'b0100: if (data) state <= 4'b0010; else state <= 4'b0000;
			endcase
		end
	end
	
	always @(state) begin
		if (state == 4'b0100)
			start_shifting = 1;
		else
			start_shifting = 0;
	end
endmodule


user: The testbench simulated, but had errors. Please fix the module. The output of iverilog is as follows:
VCD info: dumpfile wave.vcd opened for output.
/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmseq/review2015_fsmseq_tb.sv:102: $finish called at 3216 (1ps)
Hint: Output 'start_shifting' has 304 mismatches. First mismatch occurred at time 50.
Hint: Total mismatched samples is 304 out of 643 samples

Simulation finished at 3216 ps
Mismatches: 304 in 643 samples

Time to Generate: 6.464098215103149
Best ranked response at iteration 1 with response number 0
Rank of best response: 0.5272161741835147
Best response module:
module top_module(
	input clk,
	input reset,
	input data,
	output reg start_shifting);

	reg [3:0] state;
	always @(posedge clk or posedge reset) begin
		if (reset)
			state <= 4'b0000;
		else begin
			case(state)
				4'b0000: if (data) state <= 4'b0001; else state <= 4'b0000;
				4'b0001: if (data) state <= 4'b0010; else state <= 4'b0000;
				4'b0010: if (data) state <= 4'b0011; else state <= 4'b0000;
				4'b0011: if (data) begin
							state <= 4'b0100;
						  end
						  else state <= 4'b0000;
				4'b0100: if (data) state <= 4'b0010; else state <= 4'b0000;
			endcase
		end
	end
	
	always @(state) begin
		if (state == 4'b0100)
			start_shifting = 1;
		else
			start_shifting = 0;
	end
endmodule


