<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Projects — Shentao Zhou</title>
  <link rel="stylesheet" href="assets/css/style.css" />
</head>
<body>
  <nav class="nav">
    <div class="nav-inner">
      <a class="brand" href="index.html"><span class="brand-dot"></span><span>Shentao Zhou</span></a>
      <div class="links">
        <a href="index.html">Home</a>
        <a href="research.html">Research</a>
        <a href="projects.html" class="active">Projects</a>
      </div>
    </div>
  </nav>

  <main class="wrap">
    <header class="section-title"><span class="bar"></span><h2>Projects</h2></header>

    <!-- EE140 Analog IC Design Project -->
    <article class="panel project-card">
      <div class="project-head">
        <h3>EE140 — Analog IC Design Lab: Folded-Cascode Amplifier</h3>
        <span class="meta">UC Berkeley</span>
      </div>
      <p>
        Designed a folded-cascode op-amp meeting closed-loop gain, phase margin, PSRR/CMRR and settling-time targets
        under process/voltage/temperature variations; verified in Spectre with Monte-Carlo and AC/transient sweeps.
      </p>
      <ul class="bullets">
        <li>Focus: gain-bandwidth trade-off, compensation, biasing for robustness.</li>
        <li>Checks: AC gain/PM, step response (settling), PSRR/CMRR, noise estimate.</li>
      </ul>
      <div class="gallery3">
        <figure><img src="assets/img/ee140-schematic.jpg" alt="EE140 schematic placeholder"><figcaption>Schematic</figcaption></figure>
        <figure><img src="assets/img/ee140-bode.jpg" alt="EE140 Bode placeholder"><figcaption>Bode/PM</figcaption></figure>
        <figure><img src="assets/img/ee140-step.jpg" alt="EE140 step response placeholder"><figcaption>Step response</figcaption></figure>
      </div>
    </article>

    <!-- EE143 Microfabrication Project -->
    <article class="panel project-card">
      <div class="project-head">
        <h3>EE143 — Microfabrication Lab: Process Flow & Test Chips</h3>
        <span class="meta">UC Berkeley</span>
      </div>
      <p>
        Hands-on microfabrication: lithography, etching, oxidation, deposition; fabricated devices (transistors/resistors/diodes/capacitors)
        and measured electrical characteristics to close the loop with device-level models.
      </p>
      <div class="gallery3">
        <figure><img src="assets/img/ee143-process.jpg" alt="EE143 process placeholder"><figcaption>Process flow</figcaption></figure>
        <figure><img src="assets/img/ee143-mask.jpg" alt="EE143 mask placeholder"><figcaption>Masks</figcaption></figure>
        <figure><img src="assets/img/ee143-measure.jpg" alt="EE143 measurement placeholder"><figcaption>Device measurement</figcaption></figure>
      </div>
    </article>

    <!-- 可继续添加其他项目卡片 -->
  </main>

  <footer>© <script>document.write(new Date().getFullYear())</script> Shentao Zhou.</footer>
</body>
</html>
