# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assigment_3.srcs/sources_1/new/latch.vhd" \
"../../../../assigment_3.srcs/sources_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
