// xc3s50 xa3s50
chip CHIP0 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		// clock left spine
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		// clock spine
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock right spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		io, // X14
	}
	col_clk X8;
	cols_clkv X4, X12;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	has_small_int;
	cfg_io D0 = IOB_S11_1;
	cfg_io D1 = IOB_S11_0;
	cfg_io D2 = IOB_S10_1;
	cfg_io D3 = IOB_S10_0;
	cfg_io D4 = IOB_S6_1;
	cfg_io D5 = IOB_S6_0;
	cfg_io D6 = IOB_S5_1;
	cfg_io D7 = IOB_S5_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S9_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S9_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N13_1, vn IOB_N13_0;
	dci 2 = vp IOB_E16_1, vn IOB_E16_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S13_1, vn IOB_S13_0;
	dci 5 = vp IOB_S2_1, vn IOB_S2_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W16_0, vn IOB_W16_1;
}

// xc3s200 xa3s200
chip CHIP1 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		// clock left spine
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		// clock right spine
		clb + io double 0, // X18
		clb + io double 1, // X19
		bram, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		io, // X23
	}
	col_clk X12;
	cols_clkv X6, X18;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock break
		// spine row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		null, // Y25
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
	has_small_int;
	cfg_io D0 = IOB_S17_1;
	cfg_io D1 = IOB_S17_0;
	cfg_io D2 = IOB_S14_1;
	cfg_io D3 = IOB_S14_0;
	cfg_io D4 = IOB_S10_1;
	cfg_io D5 = IOB_S10_0;
	cfg_io D6 = IOB_S7_1;
	cfg_io D7 = IOB_S7_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S13_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S13_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N22_1, vn IOB_N22_0;
	dci 2 = vp IOB_E24_1, vn IOB_E24_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S22_1, vn IOB_S22_0;
	dci 5 = vp IOB_S2_1, vn IOB_S2_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W24_0, vn IOB_W24_1;
}

// xc3s400 xa3s400
chip CHIP2 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		// clock left spine
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		// clock spine
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		// clock right spine
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		bram, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		io, // X31
	}
	col_clk X16;
	cols_clkv X8, X24;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		// spine row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		// clock row
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		null, // Y33
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y21 = Y17..Y25;
	row_hclk Y29 = Y25..Y34;
	has_small_int;
	cfg_io D0 = IOB_S21_1;
	cfg_io D1 = IOB_S21_0;
	cfg_io D2 = IOB_S18_1;
	cfg_io D3 = IOB_S18_0;
	cfg_io D4 = IOB_S14_1;
	cfg_io D5 = IOB_S14_0;
	cfg_io D6 = IOB_S11_1;
	cfg_io D7 = IOB_S11_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S17_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S17_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N30_1, vn IOB_N30_0;
	dci 2 = vp IOB_E32_1, vn IOB_E32_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S30_1, vn IOB_S30_0;
	dci 5 = vp IOB_S5_1, vn IOB_S5_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W32_0, vn IOB_W32_1;
}

// xc3s1000 xa3s1000 xc3s1000l
chip CHIP3 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		// clock left spine
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		// clock spine
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		// clock right spine
		clb + io double 0, // X32
		clb + io double 1, // X33
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		bram, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		io, // X43
	}
	col_clk X22;
	cols_clkv X12, X32;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		// spine row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock break
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		// clock row
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		null, // Y49
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y45 = Y41..Y50;
	cfg_io D0 = IOB_S27_1;
	cfg_io D1 = IOB_S27_0;
	cfg_io D2 = IOB_S24_1;
	cfg_io D3 = IOB_S24_0;
	cfg_io D4 = IOB_S20_1;
	cfg_io D5 = IOB_S20_0;
	cfg_io D6 = IOB_S17_1;
	cfg_io D7 = IOB_S17_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S23_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S23_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N42_1, vn IOB_N42_0;
	dci 2 = vp IOB_E48_1, vn IOB_E48_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S42_1, vn IOB_S42_0;
	dci 5 = vp IOB_S9_1, vn IOB_S9_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W48_0, vn IOB_W48_1;
}

// xc3s1500 xa3s1500 xc3s1500l
chip CHIP4 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		// clock left spine
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		// clock spine
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		clb + io double 0, // X32
		clb + io double 1, // X33
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		clb + io double 0, // X40
		clb + io double 1, // X41
		// clock right spine
		clb + io double 0, // X42
		clb + io double 1, // X43
		clb + io double 0, // X44
		clb + io double 1, // X45
		clb + io double 0, // X46
		clb + io double 1, // X47
		clb + io double 0, // X48
		clb + io double 1, // X49
		clb + io double 0, // X50
		clb + io double 1, // X51
		bram, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		io, // X55
	}
	col_clk X28;
	cols_clkv X14, X42;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock break
		// spine row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock break
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		// clock row
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock break
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		// clock row
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		null, // Y65
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y53 = Y49..Y57;
	row_hclk Y61 = Y57..Y66;
	cfg_io D0 = IOB_S33_1;
	cfg_io D1 = IOB_S33_0;
	cfg_io D2 = IOB_S30_1;
	cfg_io D3 = IOB_S30_0;
	cfg_io D4 = IOB_S26_1;
	cfg_io D5 = IOB_S26_0;
	cfg_io D6 = IOB_S23_1;
	cfg_io D7 = IOB_S23_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S29_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S29_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E64_1, vn IOB_E64_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S54_1, vn IOB_S54_0;
	dci 5 = vp IOB_S9_1, vn IOB_S9_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W64_0, vn IOB_W64_1;
}

// xc3s2000
chip CHIP5 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		// clock left spine
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		clb + io double 0, // X28
		clb + io double 1, // X29
		clb + io double 0, // X30
		clb + io double 1, // X31
		clb + io double 0, // X32
		clb + io double 1, // X33
		// clock spine
		clb + io double 0, // X34
		clb + io double 1, // X35
		clb + io double 0, // X36
		clb + io double 1, // X37
		clb + io double 0, // X38
		clb + io double 1, // X39
		clb + io double 0, // X40
		clb + io double 1, // X41
		clb + io double 0, // X42
		clb + io double 1, // X43
		clb + io double 0, // X44
		clb + io double 1, // X45
		clb + io double 0, // X46
		clb + io double 1, // X47
		clb + io double 0, // X48
		clb + io double 1, // X49
		// clock right spine
		clb + io double 0, // X50
		clb + io double 1, // X51
		clb + io double 0, // X52
		clb + io double 1, // X53
		clb + io double 0, // X54
		clb + io double 1, // X55
		clb + io double 0, // X56
		clb + io double 1, // X57
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		bram, // X64
		clb + io double 0, // X65
		clb + io double 1, // X66
		io, // X67
	}
	col_clk X34;
	cols_clkv X18, X50;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock row
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock break
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock row
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock break
		// spine row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock row
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock break
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		// clock row
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		// clock break
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		// clock row
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		null, // Y81
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	cfg_io D0 = IOB_S39_1;
	cfg_io D1 = IOB_S39_0;
	cfg_io D2 = IOB_S36_1;
	cfg_io D3 = IOB_S36_0;
	cfg_io D4 = IOB_S32_1;
	cfg_io D5 = IOB_S32_0;
	cfg_io D6 = IOB_S29_1;
	cfg_io D7 = IOB_S29_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S35_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S35_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N66_1, vn IOB_N66_0;
	dci 2 = vp IOB_E80_1, vn IOB_E80_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S66_1, vn IOB_S66_0;
	dci 5 = vp IOB_S11_1, vn IOB_S11_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W80_0, vn IOB_W80_1;
}

// xc3s4000 xc3s4000l
chip CHIP6 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		// clock left spine
		clb + io double 0, // X20
		clb + io double 1, // X21
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		bram, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		// clock spine
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		clb + io double 0, // X49
		clb + io double 1, // X50
		bram, // X51
		clb + io double 0, // X52
		clb + io double 1, // X53
		clb + io double 0, // X54
		clb + io double 1, // X55
		clb + io double 0, // X56
		clb + io double 1, // X57
		// clock right spine
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		clb + io double 0, // X64
		clb + io double 1, // X65
		clb + io double 0, // X66
		clb + io double 1, // X67
		clb + io double 0, // X68
		clb + io double 1, // X69
		clb + io double 0, // X70
		clb + io double 1, // X71
		clb + io double 0, // X72
		clb + io double 1, // X73
		bram, // X74
		clb + io double 0, // X75
		clb + io double 1, // X76
		io, // X77
	}
	col_clk X39;
	cols_clkv X20, X58;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		// clock break
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		// clock row
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		// clock break
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		// clock row
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		// clock break
		// spine row
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		// clock row
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		// clock break
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		// clock row
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		// clock break
		io single, // Y81
		io single, // Y82
		io single, // Y83
		io single, // Y84
		io single, // Y85
		io single, // Y86
		io single, // Y87
		io single, // Y88
		// clock row
		io single, // Y89
		io single, // Y90
		io single, // Y91
		io single, // Y92
		io single, // Y93
		io single, // Y94
		io single, // Y95
		io single, // Y96
		null, // Y97
	}
	row_hclk Y9 = Y0..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y57 = Y49..Y65;
	row_hclk Y73 = Y65..Y81;
	row_hclk Y89 = Y81..Y98;
	cfg_io D0 = IOB_S44_1;
	cfg_io D1 = IOB_S44_0;
	cfg_io D2 = IOB_S41_1;
	cfg_io D3 = IOB_S41_0;
	cfg_io D4 = IOB_S37_1;
	cfg_io D5 = IOB_S37_0;
	cfg_io D6 = IOB_S34_1;
	cfg_io D7 = IOB_S34_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S40_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S40_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N76_1, vn IOB_N76_0;
	dci 2 = vp IOB_E96_1, vn IOB_E96_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S76_1, vn IOB_S76_0;
	dci 5 = vp IOB_S15_1, vn IOB_S15_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W96_0, vn IOB_W96_1;
}

// xc3s5000
chip CHIP7 {
	kind spartan3;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram, // X3
		clb + io double 0, // X4
		clb + io double 1, // X5
		clb + io double 0, // X6
		clb + io double 1, // X7
		clb + io double 0, // X8
		clb + io double 1, // X9
		clb + io double 0, // X10
		clb + io double 1, // X11
		clb + io double 0, // X12
		clb + io double 1, // X13
		clb + io double 0, // X14
		clb + io double 1, // X15
		clb + io double 0, // X16
		clb + io double 1, // X17
		clb + io double 0, // X18
		clb + io double 1, // X19
		clb + io double 0, // X20
		clb + io double 1, // X21
		// clock left spine
		clb + io double 0, // X22
		clb + io double 1, // X23
		clb + io double 0, // X24
		clb + io double 1, // X25
		clb + io double 0, // X26
		clb + io double 1, // X27
		bram, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		// clock spine
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		clb + io double 0, // X49
		clb + io double 1, // X50
		clb + io double 0, // X51
		clb + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		bram, // X57
		clb + io double 0, // X58
		clb + io double 1, // X59
		clb + io double 0, // X60
		clb + io double 1, // X61
		clb + io double 0, // X62
		clb + io double 1, // X63
		// clock right spine
		clb + io double 0, // X64
		clb + io double 1, // X65
		clb + io double 0, // X66
		clb + io double 1, // X67
		clb + io double 0, // X68
		clb + io double 1, // X69
		clb + io double 0, // X70
		clb + io double 1, // X71
		clb + io double 0, // X72
		clb + io double 1, // X73
		clb + io double 0, // X74
		clb + io double 1, // X75
		clb + io double 0, // X76
		clb + io double 1, // X77
		clb + io double 0, // X78
		clb + io double 1, // X79
		clb + io double 0, // X80
		clb + io double 1, // X81
		bram, // X82
		clb + io double 0, // X83
		clb + io double 1, // X84
		io, // X85
	}
	col_clk X43;
	cols_clkv X22, X64;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock break
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		io single, // Y25
		io single, // Y26
		io single, // Y27
		io single, // Y28
		// clock row
		io single, // Y29
		io single, // Y30
		io single, // Y31
		io single, // Y32
		io single, // Y33
		io single, // Y34
		io single, // Y35
		io single, // Y36
		// clock break
		io single, // Y37
		io single, // Y38
		io single, // Y39
		io single, // Y40
		io single, // Y41
		io single, // Y42
		io single, // Y43
		io single, // Y44
		// clock row
		io single, // Y45
		io single, // Y46
		io single, // Y47
		io single, // Y48
		io single, // Y49
		io single, // Y50
		io single, // Y51
		io single, // Y52
		// clock break
		// spine row
		io single, // Y53
		io single, // Y54
		io single, // Y55
		io single, // Y56
		io single, // Y57
		io single, // Y58
		io single, // Y59
		io single, // Y60
		// clock row
		io single, // Y61
		io single, // Y62
		io single, // Y63
		io single, // Y64
		io single, // Y65
		io single, // Y66
		io single, // Y67
		io single, // Y68
		// clock break
		io single, // Y69
		io single, // Y70
		io single, // Y71
		io single, // Y72
		io single, // Y73
		io single, // Y74
		io single, // Y75
		io single, // Y76
		// clock row
		io single, // Y77
		io single, // Y78
		io single, // Y79
		io single, // Y80
		io single, // Y81
		io single, // Y82
		io single, // Y83
		io single, // Y84
		// clock break
		io single, // Y85
		io single, // Y86
		io single, // Y87
		io single, // Y88
		io single, // Y89
		io single, // Y90
		io single, // Y91
		io single, // Y92
		// clock row
		io single, // Y93
		io single, // Y94
		io single, // Y95
		io single, // Y96
		// clock break
		io single, // Y97
		io single, // Y98
		io single, // Y99
		io single, // Y100
		// clock row
		io single, // Y101
		io single, // Y102
		io single, // Y103
		io single, // Y104
		null, // Y105
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	cfg_io D0 = IOB_S48_1;
	cfg_io D1 = IOB_S48_0;
	cfg_io D2 = IOB_S45_1;
	cfg_io D3 = IOB_S45_0;
	cfg_io D4 = IOB_S41_1;
	cfg_io D5 = IOB_S41_0;
	cfg_io D6 = IOB_S38_1;
	cfg_io D7 = IOB_S38_0;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S44_1;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S44_0;
	dci 0 = vp IOB_N1_1, vn IOB_N1_0;
	dci 1 = vp IOB_N84_1, vn IOB_N84_0;
	dci 2 = vp IOB_E104_1, vn IOB_E104_0;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S84_1, vn IOB_S84_0;
	dci 5 = vp IOB_S17_1, vn IOB_S17_0;
	dci 6 = vp IOB_W1_0, vn IOB_W1_1;
	dci 7 = vp IOB_W104_0, vn IOB_W104_1;
}

// xcexf10
chip CHIP8 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		// clock left spine
		clb + io single, // X3
		clb + io single, // X4
		// clock spine
		clb + io single, // X5
		clb + io single, // X6
		// clock right spine
		clb + io single, // X7
		clb + io single, // X8
		io, // X9
	}
	col_clk X5;
	cols_clkv X3, X7;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
}

// xcexf20
chip CHIP9 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		clb + io single, // X3
		clb + io single, // X4
		// clock left spine
		clb + io single, // X5
		clb + io single, // X6
		clb + io single, // X7
		clb + io single, // X8
		// clock spine
		clb + io single, // X9
		clb + io single, // X10
		clb + io single, // X11
		clb + io single, // X12
		// clock right spine
		clb + io single, // X13
		clb + io single, // X14
		clb + io single, // X15
		clb + io single, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X5, X13;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		// clock break
		// spine row
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		null, // Y17
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
}

// xcexf40
chip CHIP10 {
	kind fpgacore;
	columns {
		io, // X0
		clb + io single, // X1
		clb + io single, // X2
		clb + io single, // X3
		clb + io single, // X4
		// clock left spine
		clb + io single, // X5
		clb + io single, // X6
		clb + io single, // X7
		clb + io single, // X8
		// clock spine
		clb + io single, // X9
		clb + io single, // X10
		clb + io single, // X11
		clb + io single, // X12
		// clock right spine
		clb + io single, // X13
		clb + io single, // X14
		clb + io single, // X15
		clb + io single, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X5, X13;
	rows {
		null, // Y0
		io single, // Y1
		io single, // Y2
		io single, // Y3
		io single, // Y4
		// clock row
		io single, // Y5
		io single, // Y6
		io single, // Y7
		io single, // Y8
		io single, // Y9
		io single, // Y10
		io single, // Y11
		io single, // Y12
		// clock break
		// spine row
		io single, // Y13
		io single, // Y14
		io single, // Y15
		io single, // Y16
		io single, // Y17
		io single, // Y18
		io single, // Y19
		io single, // Y20
		// clock row
		io single, // Y21
		io single, // Y22
		io single, // Y23
		io single, // Y24
		null, // Y25
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
}

// xc3s100e xa3s100e
chip CHIP11 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		// clock left spine
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io quad 0, // X5
		bram 3 + io quad 1, // X6
		clb + io quad 2, // X7
		clb + io quad 3, // X8
		// clock spine
		clb + io quad 0, // X9
		clb + io quad 1, // X10
		clb + io quad 2, // X11
		clb + io quad 3, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		// clock right spine
		clb + io double 0, // X15
		clb + io double 1, // X16
		io, // X17
	}
	col_clk X9;
	cols_clkv X3, X15;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3 BRAM S TERM
		io quad 3, // Y4
		io triple 0, // Y5
		io triple 1, // Y6
		io triple 2, // Y7
		// clock row
		io quad 0, // Y8
		io quad 1, // Y9
		io quad 2, // Y10
		io quad 3, // Y11
		// clock break
		// spine row
		io quad 0, // Y12
		io quad 1, // Y13
		io quad 2, // Y14
		io quad 3, // Y15
		// clock row
		io triple 0, // Y16
		io triple 1, // Y17
		io triple 2, // Y18
		io quad 0, // Y19
		io quad 1, // Y20 BRAM N TERM
		io quad 2, // Y21
		io quad 3, // Y22
		null, // Y23
	}
	rows_ram Y3, Y20;
	row_hclk Y8 = Y0..Y12;
	row_hclk Y16 = Y12..Y24;
	dcms 2;
	has_small_int;
	cfg_io D0 = IOB_S12_1;
	cfg_io D1 = IOB_S10_1;
	cfg_io D2 = IOB_S10_0;
	cfg_io D3 = IOB_S8_1;
	cfg_io D4 = IOB_S8_0;
	cfg_io D5 = IOB_S7_2;
	cfg_io D6 = IOB_S6_1;
	cfg_io D7 = IOB_S6_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S9_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S12_0;
	cfg_io M1 = IOB_S11_2;
	cfg_io M2 = IOB_S9_1;
	cfg_io CCLK = IOB_S16_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E19_1;
	cfg_io LDC1 = IOB_E21_0;
	cfg_io LDC2 = IOB_E21_1;
	cfg_io HDC = IOB_E19_0;
	cfg_io A0 = IOB_E17_2;
	cfg_io A1 = IOB_E16_1;
	cfg_io A2 = IOB_E16_0;
	cfg_io A3 = IOB_E14_1;
	cfg_io A4 = IOB_E14_0;
	cfg_io A5 = IOB_E12_1;
	cfg_io A6 = IOB_E12_0;
	cfg_io A7 = IOB_E10_1;
	cfg_io A8 = IOB_E10_0;
	cfg_io A9 = IOB_E8_1;
	cfg_io A10 = IOB_E8_0;
	cfg_io A11 = IOB_E5_1;
	cfg_io A12 = IOB_E5_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S16_0;
	cfg_io A18 = IOB_S14_1;
	cfg_io A19 = IOB_S14_0;
}

// xc3s250e xa3s250e
chip CHIP12 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		// clock left spine
		clb + io triple 0, // X7
		clb + io triple 1, // X8
		clb + io triple 2, // X9
		clb + io quad 0, // X10
		clb + io quad 1, // X11
		clb + io quad 2, // X12
		clb + io quad 3, // X13
		// clock spine
		clb + io quad 0, // X14
		clb + io quad 1, // X15
		clb + io quad 2, // X16
		clb + io quad 3, // X17
		clb + io triple 0, // X18
		clb + io triple 1, // X19
		clb + io triple 2, // X20
		// clock right spine
		bram + io quad 0, // X21
		bram 1 + io quad 1, // X22
		bram 2 + io quad 2, // X23
		bram 3 + io quad 3, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		io, // X27
	}
	col_clk X14;
	cols_clkv X7, X21;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io single, // Y5 BRAM S TERM
		// clock row
		io quad 0, // Y6
		io quad 1, // Y7
		io quad 2, // Y8
		io quad 3, // Y9
		// clock break
		io quad 0, // Y10
		io quad 1, // Y11
		io quad 2, // Y12
		io quad 3, // Y13
		// clock row
		io quad 0, // Y14
		io quad 1, // Y15
		io quad 2, // Y16
		io quad 3, // Y17
		// clock break
		// spine row
		io quad 0, // Y18
		io quad 1, // Y19
		io quad 2, // Y20
		io quad 3, // Y21
		// clock row
		io quad 0, // Y22
		io quad 1, // Y23
		io quad 2, // Y24
		io quad 3, // Y25
		// clock break
		io quad 0, // Y26
		io quad 1, // Y27
		io quad 2, // Y28
		io quad 3, // Y29
		// clock row
		io single, // Y30 BRAM N TERM
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		null, // Y35
	}
	rows_ram Y5, Y30;
	row_hclk Y6 = Y0..Y10;
	row_hclk Y14 = Y10..Y18;
	row_hclk Y22 = Y18..Y26;
	row_hclk Y30 = Y26..Y36;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S17_1;
	cfg_io D1 = IOB_S15_1;
	cfg_io D2 = IOB_S15_0;
	cfg_io D3 = IOB_S13_1;
	cfg_io D4 = IOB_S13_0;
	cfg_io D5 = IOB_S12_2;
	cfg_io D6 = IOB_S11_1;
	cfg_io D7 = IOB_S11_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S14_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S17_0;
	cfg_io M1 = IOB_S16_2;
	cfg_io M2 = IOB_S14_1;
	cfg_io CCLK = IOB_S26_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E31_1;
	cfg_io LDC1 = IOB_E33_0;
	cfg_io LDC2 = IOB_E33_1;
	cfg_io HDC = IOB_E31_0;
	cfg_io A0 = IOB_E24_1;
	cfg_io A1 = IOB_E22_1;
	cfg_io A2 = IOB_E22_0;
	cfg_io A3 = IOB_E20_1;
	cfg_io A4 = IOB_E20_0;
	cfg_io A5 = IOB_E18_1;
	cfg_io A6 = IOB_E18_0;
	cfg_io A7 = IOB_E16_1;
	cfg_io A8 = IOB_E16_0;
	cfg_io A9 = IOB_E14_1;
	cfg_io A10 = IOB_E14_0;
	cfg_io A11 = IOB_E10_1;
	cfg_io A12 = IOB_E10_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S26_0;
	cfg_io A18 = IOB_S24_1;
	cfg_io A19 = IOB_S24_0;
	cfg_io A20 = IOB_S22_1;
	cfg_io A21 = IOB_S22_0;
	cfg_io A22 = IOB_S20_1;
	cfg_io A23 = IOB_S20_0;
}

// xc3s500e xa3s500e
chip CHIP13 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io triple 0, // X7
		clb + io triple 1, // X8
		clb + io triple 2, // X9
		// clock left spine
		clb + io quad 0, // X10
		clb + io quad 1, // X11
		clb + io quad 2, // X12
		clb + io quad 3, // X13
		clb + io quad 0, // X14
		clb + io quad 1, // X15
		clb + io quad 2, // X16
		clb + io quad 3, // X17
		// clock spine
		clb + io quad 0, // X18
		clb + io quad 1, // X19
		clb + io quad 2, // X20
		clb + io quad 3, // X21
		clb + io quad 0, // X22
		clb + io quad 1, // X23
		clb + io quad 2, // X24
		clb + io quad 3, // X25
		// clock right spine
		clb + io triple 0, // X26
		clb + io triple 1, // X27
		clb + io triple 2, // X28
		bram + io quad 0, // X29
		bram 1 + io quad 1, // X30
		bram 2 + io quad 2, // X31
		bram 3 + io quad 3, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		io, // X35
	}
	col_clk X18;
	cols_clkv X10, X26;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3 BRAM S TERM
		io quad 3, // Y4
		io triple 0, // Y5
		io triple 1, // Y6
		io triple 2, // Y7
		// clock row
		io quad 0, // Y8
		io quad 1, // Y9
		io quad 2, // Y10
		io quad 3, // Y11
		// clock break
		io quad 0, // Y12
		io quad 1, // Y13
		io quad 2, // Y14
		io quad 3, // Y15
		// clock row
		io quad 0, // Y16
		io quad 1, // Y17
		io quad 2, // Y18
		io quad 3, // Y19
		io quad 0, // Y20
		io quad 1, // Y21
		io quad 2, // Y22
		io quad 3, // Y23
		// clock break
		// spine row
		io quad 0, // Y24
		io quad 1, // Y25
		io quad 2, // Y26
		io quad 3, // Y27
		io quad 0, // Y28
		io quad 1, // Y29
		io quad 2, // Y30
		io quad 3, // Y31
		// clock row
		io quad 0, // Y32
		io quad 1, // Y33
		io quad 2, // Y34
		io quad 3, // Y35
		// clock break
		io quad 0, // Y36
		io quad 1, // Y37
		io quad 2, // Y38
		io quad 3, // Y39
		// clock row
		io triple 0, // Y40
		io triple 1, // Y41
		io triple 2, // Y42
		io quad 0, // Y43
		io quad 1, // Y44 BRAM N TERM
		io quad 2, // Y45
		io quad 3, // Y46
		null, // Y47
	}
	rows_ram Y3, Y44;
	row_hclk Y8 = Y0..Y12;
	row_hclk Y16 = Y12..Y24;
	row_hclk Y32 = Y24..Y36;
	row_hclk Y40 = Y36..Y48;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S21_1;
	cfg_io D1 = IOB_S19_1;
	cfg_io D2 = IOB_S19_0;
	cfg_io D3 = IOB_S17_1;
	cfg_io D4 = IOB_S17_0;
	cfg_io D5 = IOB_S16_2;
	cfg_io D6 = IOB_S15_1;
	cfg_io D7 = IOB_S15_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S18_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S21_0;
	cfg_io M1 = IOB_S20_2;
	cfg_io M2 = IOB_S18_1;
	cfg_io CCLK = IOB_S34_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E43_1;
	cfg_io LDC1 = IOB_E45_0;
	cfg_io LDC2 = IOB_E45_1;
	cfg_io HDC = IOB_E43_0;
	cfg_io A0 = IOB_E30_1;
	cfg_io A1 = IOB_E28_1;
	cfg_io A2 = IOB_E28_0;
	cfg_io A3 = IOB_E26_1;
	cfg_io A4 = IOB_E26_0;
	cfg_io A5 = IOB_E24_1;
	cfg_io A6 = IOB_E24_0;
	cfg_io A7 = IOB_E22_1;
	cfg_io A8 = IOB_E22_0;
	cfg_io A9 = IOB_E20_1;
	cfg_io A10 = IOB_E20_0;
	cfg_io A11 = IOB_E16_1;
	cfg_io A12 = IOB_E16_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S34_0;
	cfg_io A18 = IOB_S32_1;
	cfg_io A19 = IOB_S32_0;
	cfg_io A20 = IOB_S30_1;
	cfg_io A21 = IOB_S30_0;
	cfg_io A22 = IOB_S28_1;
	cfg_io A23 = IOB_S28_0;
}

// xc3s1200e xa3s1200e
chip CHIP14 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io quad 0, // X7
		clb + io quad 1, // X8
		clb + io quad 2, // X9
		clb + io quad 3, // X10
		clb + io quad 0, // X11
		clb + io quad 1, // X12
		clb + io quad 2, // X13
		clb + io quad 3, // X14
		// clock left spine
		clb + io single, // X15
		clb + io quad 0, // X16
		clb + io quad 1, // X17
		clb + io quad 2, // X18
		clb + io quad 3, // X19
		clb + io quad 0, // X20
		clb + io quad 1, // X21
		clb + io quad 2, // X22
		clb + io quad 3, // X23
		// clock spine
		clb + io quad 0, // X24
		clb + io quad 1, // X25
		clb + io quad 2, // X26
		clb + io quad 3, // X27
		clb + io quad 0, // X28
		clb + io quad 1, // X29
		clb + io quad 2, // X30
		clb + io quad 3, // X31
		clb + io single, // X32
		// clock right spine
		clb + io quad 0, // X33
		clb + io quad 1, // X34
		clb + io quad 2, // X35
		clb + io quad 3, // X36
		clb + io quad 0, // X37
		clb + io quad 1, // X38
		clb + io quad 2, // X39
		clb + io quad 3, // X40
		bram + io quad 0, // X41
		bram 1 + io quad 1, // X42
		bram 2 + io quad 2, // X43
		bram 3 + io quad 3, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		io, // X47
	}
	col_clk X24;
	cols_clkv X15, X33;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2 BRAM S TERM
		io quad 2, // Y3
		io quad 3, // Y4
		io double 0, // Y5
		io double 1, // Y6
		// clock row
		io quad 0, // Y7
		io quad 1, // Y8
		io quad 2, // Y9
		io quad 3, // Y10
		io quad 0, // Y11
		io quad 1, // Y12
		io quad 2, // Y13
		io quad 3, // Y14
		// clock break
		io quad 0, // Y15
		io quad 1, // Y16
		io quad 2, // Y17
		io quad 3, // Y18
		io quad 0, // Y19
		io quad 1, // Y20
		io quad 2, // Y21
		io quad 3, // Y22
		// clock row
		io quad 0, // Y23
		io quad 1, // Y24
		io quad 2, // Y25
		io quad 3, // Y26
		io quad 0, // Y27
		io quad 1, // Y28
		io quad 2, // Y29
		io quad 3, // Y30
		// clock break
		// spine row
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		io quad 0, // Y35
		io quad 1, // Y36
		io quad 2, // Y37
		io quad 3, // Y38
		// clock row
		io quad 0, // Y39
		io quad 1, // Y40
		io quad 2, // Y41
		io quad 3, // Y42
		io quad 0, // Y43
		io quad 1, // Y44
		io quad 2, // Y45
		io quad 3, // Y46
		// clock break
		io quad 0, // Y47
		io quad 1, // Y48
		io quad 2, // Y49
		io quad 3, // Y50
		io quad 0, // Y51
		io quad 1, // Y52
		io quad 2, // Y53
		io quad 3, // Y54
		// clock row
		io double 0, // Y55
		io double 1, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59 BRAM N TERM
		io quad 3, // Y60
		null, // Y61
	}
	rows_ram Y2, Y59;
	row_hclk Y7 = Y0..Y15;
	row_hclk Y23 = Y15..Y31;
	row_hclk Y39 = Y31..Y47;
	row_hclk Y55 = Y47..Y62;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S27_1;
	cfg_io D1 = IOB_S25_1;
	cfg_io D2 = IOB_S25_0;
	cfg_io D3 = IOB_S23_1;
	cfg_io D4 = IOB_S23_0;
	cfg_io D5 = IOB_S22_2;
	cfg_io D6 = IOB_S21_1;
	cfg_io D7 = IOB_S21_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S24_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S27_0;
	cfg_io M1 = IOB_S26_2;
	cfg_io M2 = IOB_S24_1;
	cfg_io CCLK = IOB_S46_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E57_1;
	cfg_io LDC1 = IOB_E59_0;
	cfg_io LDC2 = IOB_E59_1;
	cfg_io HDC = IOB_E57_0;
	cfg_io A0 = IOB_E37_1;
	cfg_io A1 = IOB_E35_1;
	cfg_io A2 = IOB_E35_0;
	cfg_io A3 = IOB_E33_1;
	cfg_io A4 = IOB_E33_0;
	cfg_io A5 = IOB_E31_1;
	cfg_io A6 = IOB_E31_0;
	cfg_io A7 = IOB_E29_1;
	cfg_io A8 = IOB_E29_0;
	cfg_io A9 = IOB_E27_1;
	cfg_io A10 = IOB_E27_0;
	cfg_io A11 = IOB_E23_1;
	cfg_io A12 = IOB_E23_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S46_0;
	cfg_io A18 = IOB_S44_1;
	cfg_io A19 = IOB_S44_0;
	cfg_io A20 = IOB_S42_1;
	cfg_io A21 = IOB_S42_0;
	cfg_io A22 = IOB_S38_1;
	cfg_io A23 = IOB_S38_0;
}

// xc3s1600e xa3s1600e
chip CHIP15 {
	kind spartan3e;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io quad 0, // X3
		bram 1 + io quad 1, // X4
		bram 2 + io quad 2, // X5
		bram 3 + io quad 3, // X6
		clb + io quad 0, // X7
		clb + io quad 1, // X8
		clb + io quad 2, // X9
		clb + io quad 3, // X10
		clb + io quad 0, // X11
		clb + io quad 1, // X12
		clb + io quad 2, // X13
		clb + io quad 3, // X14
		// clock left spine
		clb + io triple 0, // X15
		clb + io triple 1, // X16
		clb + io triple 2, // X17
		clb + io quad 0, // X18
		clb + io quad 1, // X19
		clb + io quad 2, // X20
		clb + io quad 3, // X21
		clb + io quad 0, // X22
		clb + io quad 1, // X23
		clb + io quad 2, // X24
		clb + io quad 3, // X25
		clb + io quad 0, // X26
		clb + io quad 1, // X27
		clb + io quad 2, // X28
		clb + io quad 3, // X29
		// clock spine
		clb + io quad 0, // X30
		clb + io quad 1, // X31
		clb + io quad 2, // X32
		clb + io quad 3, // X33
		clb + io quad 0, // X34
		clb + io quad 1, // X35
		clb + io quad 2, // X36
		clb + io quad 3, // X37
		clb + io quad 0, // X38
		clb + io quad 1, // X39
		clb + io quad 2, // X40
		clb + io quad 3, // X41
		clb + io triple 0, // X42
		clb + io triple 1, // X43
		clb + io triple 2, // X44
		// clock right spine
		clb + io quad 0, // X45
		clb + io quad 1, // X46
		clb + io quad 2, // X47
		clb + io quad 3, // X48
		clb + io quad 0, // X49
		clb + io quad 1, // X50
		clb + io quad 2, // X51
		clb + io quad 3, // X52
		bram + io quad 0, // X53
		bram 1 + io quad 1, // X54
		bram 2 + io quad 2, // X55
		bram 3 + io quad 3, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		io, // X59
	}
	col_clk X30;
	cols_clkv X15, X45;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2 BRAM S TERM
		io quad 2, // Y3
		io quad 3, // Y4
		io double 0, // Y5
		io double 1, // Y6
		// clock row
		io quad 0, // Y7
		io quad 1, // Y8
		io quad 2, // Y9
		io quad 3, // Y10
		// clock break
		io quad 0, // Y11
		io quad 1, // Y12
		io quad 2, // Y13
		io quad 3, // Y14
		// clock row
		io quad 0, // Y15
		io quad 1, // Y16
		io quad 2, // Y17
		io quad 3, // Y18
		io quad 0, // Y19
		io quad 1, // Y20
		io quad 2, // Y21
		io quad 3, // Y22
		// clock break
		io quad 0, // Y23
		io quad 1, // Y24
		io quad 2, // Y25
		io quad 3, // Y26
		io quad 0, // Y27
		io quad 1, // Y28
		io quad 2, // Y29
		io quad 3, // Y30
		// clock row
		io quad 0, // Y31
		io quad 1, // Y32
		io quad 2, // Y33
		io quad 3, // Y34
		io quad 0, // Y35
		io quad 1, // Y36
		io quad 2, // Y37
		io quad 3, // Y38
		// clock break
		// spine row
		io quad 0, // Y39
		io quad 1, // Y40
		io quad 2, // Y41
		io quad 3, // Y42
		io quad 0, // Y43
		io quad 1, // Y44
		io quad 2, // Y45
		io quad 3, // Y46
		// clock row
		io quad 0, // Y47
		io quad 1, // Y48
		io quad 2, // Y49
		io quad 3, // Y50
		io quad 0, // Y51
		io quad 1, // Y52
		io quad 2, // Y53
		io quad 3, // Y54
		// clock break
		io quad 0, // Y55
		io quad 1, // Y56
		io quad 2, // Y57
		io quad 3, // Y58
		io quad 0, // Y59
		io quad 1, // Y60
		io quad 2, // Y61
		io quad 3, // Y62
		// clock row
		io quad 0, // Y63
		io quad 1, // Y64
		io quad 2, // Y65
		io quad 3, // Y66
		// clock break
		io quad 0, // Y67
		io quad 1, // Y68
		io quad 2, // Y69
		io quad 3, // Y70
		// clock row
		io double 0, // Y71
		io double 1, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75 BRAM N TERM
		io quad 3, // Y76
		null, // Y77
	}
	rows_ram Y2, Y75;
	row_hclk Y7 = Y0..Y11;
	row_hclk Y15 = Y11..Y23;
	row_hclk Y31 = Y23..Y39;
	row_hclk Y47 = Y39..Y55;
	row_hclk Y63 = Y55..Y67;
	row_hclk Y71 = Y67..Y78;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S33_1;
	cfg_io D1 = IOB_S31_1;
	cfg_io D2 = IOB_S31_0;
	cfg_io D3 = IOB_S29_1;
	cfg_io D4 = IOB_S29_0;
	cfg_io D5 = IOB_S28_2;
	cfg_io D6 = IOB_S27_1;
	cfg_io D7 = IOB_S27_0;
	cfg_io CSI_B = IOB_S4_1;
	cfg_io INIT_B = IOB_S2_1;
	cfg_io RDWR_B = IOB_S30_0;
	cfg_io DOUT = IOB_S4_0;
	cfg_io M0 = IOB_S33_0;
	cfg_io M1 = IOB_S32_2;
	cfg_io M2 = IOB_S30_1;
	cfg_io CCLK = IOB_S58_1;
	cfg_io HSWAP_EN = IOB_N1_1;
	cfg_io CSO_B = IOB_S2_0;
	cfg_io LDC0 = IOB_E73_1;
	cfg_io LDC1 = IOB_E75_0;
	cfg_io LDC2 = IOB_E75_1;
	cfg_io HDC = IOB_E73_0;
	cfg_io A0 = IOB_E45_1;
	cfg_io A1 = IOB_E43_1;
	cfg_io A2 = IOB_E43_0;
	cfg_io A3 = IOB_E41_1;
	cfg_io A4 = IOB_E41_0;
	cfg_io A5 = IOB_E39_1;
	cfg_io A6 = IOB_E39_0;
	cfg_io A7 = IOB_E37_1;
	cfg_io A8 = IOB_E37_0;
	cfg_io A9 = IOB_E35_1;
	cfg_io A10 = IOB_E35_0;
	cfg_io A11 = IOB_E31_1;
	cfg_io A12 = IOB_E31_0;
	cfg_io A13 = IOB_E3_1;
	cfg_io A14 = IOB_E3_0;
	cfg_io A15 = IOB_E1_1;
	cfg_io A16 = IOB_E1_0;
	cfg_io A17 = IOB_S58_0;
	cfg_io A18 = IOB_S56_1;
	cfg_io A19 = IOB_S56_0;
	cfg_io A20 = IOB_S54_1;
	cfg_io A21 = IOB_S54_0;
	cfg_io A22 = IOB_S50_1;
	cfg_io A23 = IOB_S50_0;
}

// xc3s50a xc3s50an
chip CHIP16 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		clb + io double 0, // X3
		clb + io double 1, // X4
		clb + io double 0, // X5
		clb + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		// clock spine
		bram + io double 0, // X9
		bram 1 + io double 1, // X10
		bram 2 + io double 0, // X11
		bram 3 + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		io, // X17
	}
	col_clk X9;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		// spine row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		null, // Y17
	}
	row_hclk Y9 = Y0..Y18;
	dcms 2;
	has_small_int;
	cfg_io D0 = IOB_S15_1;
	cfg_io D1 = IOB_S16_0;
	cfg_io D2 = IOB_S15_0;
	cfg_io D3 = IOB_S13_1;
	cfg_io D4 = IOB_S7_1;
	cfg_io D5 = IOB_S7_0;
	cfg_io D6 = IOB_S6_1;
	cfg_io D7 = IOB_S5_1;
	cfg_io CSI_B = IOB_S11_0;
	cfg_io INIT_B = IOB_S13_0;
	cfg_io RDWR_B = IOB_S3_0;
	cfg_io DOUT = IOB_S12_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S16_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io AWAKE = IOB_S12_0;
}

// xc3s200a xa3s200a xc3s200an
chip CHIP17 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		// clock left spine
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		// clock spine
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		// clock right spine
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		bram 3 + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		io, // X25
	}
	col_clk X13;
	cols_clkv X7, X19;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock break
		// spine row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock row
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		null, // Y33
	}
	row_hclk Y9 = Y0..Y17;
	row_hclk Y25 = Y17..Y34;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S24_0;
	cfg_io D1 = IOB_S22_1;
	cfg_io D2 = IOB_S22_0;
	cfg_io D3 = IOB_S20_1;
	cfg_io D4 = IOB_S10_1;
	cfg_io D5 = IOB_S10_0;
	cfg_io D6 = IOB_S8_1;
	cfg_io D7 = IOB_S8_0;
	cfg_io CSI_B = IOB_S16_1;
	cfg_io INIT_B = IOB_S20_0;
	cfg_io RDWR_B = IOB_S3_0;
	cfg_io DOUT = IOB_S18_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S24_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E9_0;
	cfg_io A3 = IOB_E9_1;
	cfg_io A4 = IOB_E10_0;
	cfg_io A5 = IOB_E10_1;
	cfg_io A6 = IOB_E11_0;
	cfg_io A7 = IOB_E11_1;
	cfg_io A8 = IOB_E13_0;
	cfg_io A9 = IOB_E13_1;
	cfg_io A10 = IOB_E19_0;
	cfg_io A11 = IOB_E19_1;
	cfg_io A12 = IOB_E22_0;
	cfg_io A13 = IOB_E22_1;
	cfg_io A14 = IOB_E23_0;
	cfg_io A15 = IOB_E23_1;
	cfg_io A16 = IOB_E26_0;
	cfg_io A17 = IOB_E26_1;
	cfg_io A18 = IOB_E27_0;
	cfg_io A19 = IOB_E27_1;
	cfg_io A20 = IOB_E29_0;
	cfg_io A21 = IOB_E29_1;
	cfg_io A22 = IOB_E30_0;
	cfg_io A23 = IOB_E30_1;
	cfg_io A24 = IOB_E31_0;
	cfg_io A25 = IOB_E31_1;
	cfg_io AWAKE = IOB_S18_0;
}

// xc3s400a xa3s400a xc3s400an
chip CHIP18 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		// clock left spine
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		// clock spine
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		// clock right spine
		clb + io double 0, // X25
		clb + io double 1, // X26
		bram + io double 0, // X27
		bram 1 + io double 1, // X28
		bram 2 + io double 0, // X29
		bram 3 + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		io, // X33
	}
	col_clk X17;
	cols_clkv X9, X25;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock break
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock row
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock break
		// spine row
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		// clock break
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		null, // Y41
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	dcms 4;
	has_small_int;
	cfg_io D0 = IOB_S32_0;
	cfg_io D1 = IOB_S26_1;
	cfg_io D2 = IOB_S26_0;
	cfg_io D3 = IOB_S24_1;
	cfg_io D4 = IOB_S14_1;
	cfg_io D5 = IOB_S14_0;
	cfg_io D6 = IOB_S12_1;
	cfg_io D7 = IOB_S12_0;
	cfg_io CSI_B = IOB_S20_1;
	cfg_io INIT_B = IOB_S24_0;
	cfg_io RDWR_B = IOB_S7_0;
	cfg_io DOUT = IOB_S22_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S32_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E13_0;
	cfg_io A3 = IOB_E13_1;
	cfg_io A4 = IOB_E14_0;
	cfg_io A5 = IOB_E14_1;
	cfg_io A6 = IOB_E15_0;
	cfg_io A7 = IOB_E15_1;
	cfg_io A8 = IOB_E17_0;
	cfg_io A9 = IOB_E17_1;
	cfg_io A10 = IOB_E23_0;
	cfg_io A11 = IOB_E23_1;
	cfg_io A12 = IOB_E26_0;
	cfg_io A13 = IOB_E26_1;
	cfg_io A14 = IOB_E27_0;
	cfg_io A15 = IOB_E27_1;
	cfg_io A16 = IOB_E30_0;
	cfg_io A17 = IOB_E30_1;
	cfg_io A18 = IOB_E31_0;
	cfg_io A19 = IOB_E31_1;
	cfg_io A20 = IOB_E37_0;
	cfg_io A21 = IOB_E37_1;
	cfg_io A22 = IOB_E38_0;
	cfg_io A23 = IOB_E38_1;
	cfg_io A24 = IOB_E39_0;
	cfg_io A25 = IOB_E39_1;
	cfg_io AWAKE = IOB_S22_0;
}

// xc3s700a xa3s700a xc3s700an
chip CHIP19 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		// clock left spine
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		// clock spine
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		// clock right spine
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		bram + io double 0, // X35
		bram 1 + io double 1, // X36
		bram 2 + io double 0, // X37
		bram 3 + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		io, // X41
	}
	col_clk X21;
	cols_clkv X11, X31;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock break
		// spine row
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		// clock row
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		null, // Y49
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y17 = Y13..Y25;
	row_hclk Y33 = Y25..Y37;
	row_hclk Y45 = Y37..Y50;
	dcms 8;
	has_small_int;
	cfg_io D0 = IOB_S40_0;
	cfg_io D1 = IOB_S30_1;
	cfg_io D2 = IOB_S30_0;
	cfg_io D3 = IOB_S28_1;
	cfg_io D4 = IOB_S18_1;
	cfg_io D5 = IOB_S18_0;
	cfg_io D6 = IOB_S16_1;
	cfg_io D7 = IOB_S16_0;
	cfg_io CSI_B = IOB_S24_1;
	cfg_io INIT_B = IOB_S28_0;
	cfg_io RDWR_B = IOB_S11_0;
	cfg_io DOUT = IOB_S26_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S40_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E17_0;
	cfg_io A3 = IOB_E17_1;
	cfg_io A4 = IOB_E18_0;
	cfg_io A5 = IOB_E18_1;
	cfg_io A6 = IOB_E19_0;
	cfg_io A7 = IOB_E19_1;
	cfg_io A8 = IOB_E21_0;
	cfg_io A9 = IOB_E21_1;
	cfg_io A10 = IOB_E27_0;
	cfg_io A11 = IOB_E27_1;
	cfg_io A12 = IOB_E30_0;
	cfg_io A13 = IOB_E30_1;
	cfg_io A14 = IOB_E31_0;
	cfg_io A15 = IOB_E31_1;
	cfg_io A16 = IOB_E34_0;
	cfg_io A17 = IOB_E34_1;
	cfg_io A18 = IOB_E35_0;
	cfg_io A19 = IOB_E35_1;
	cfg_io A20 = IOB_E45_0;
	cfg_io A21 = IOB_E45_1;
	cfg_io A22 = IOB_E46_0;
	cfg_io A23 = IOB_E46_1;
	cfg_io A24 = IOB_E47_0;
	cfg_io A25 = IOB_E47_1;
	cfg_io AWAKE = IOB_S26_0;
}

// xc3s1400a xa3s1400a xc3s1400an
chip CHIP20 {
	kind spartan3a;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		bram 3 + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		// clock left spine
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		clb + io double 0, // X19
		clb + io double 1, // X20
		clb + io double 0, // X21
		clb + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		// clock spine
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		// clock right spine
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		bram + io double 0, // X43
		bram 1 + io double 1, // X44
		bram 2 + io double 0, // X45
		bram 3 + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		io, // X49
	}
	col_clk X25;
	cols_clkv X13, X37;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		// clock row
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		// clock break
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		// spine row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		// clock break
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		// clock row
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock break
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock row
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		null, // Y73
	}
	row_hclk Y5 = Y0..Y13;
	row_hclk Y17 = Y13..Y25;
	row_hclk Y29 = Y25..Y37;
	row_hclk Y45 = Y37..Y49;
	row_hclk Y57 = Y49..Y61;
	row_hclk Y69 = Y61..Y74;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S48_0;
	cfg_io D1 = IOB_S34_1;
	cfg_io D2 = IOB_S34_0;
	cfg_io D3 = IOB_S32_1;
	cfg_io D4 = IOB_S22_1;
	cfg_io D5 = IOB_S22_0;
	cfg_io D6 = IOB_S20_1;
	cfg_io D7 = IOB_S20_0;
	cfg_io CSI_B = IOB_S28_1;
	cfg_io INIT_B = IOB_S32_0;
	cfg_io RDWR_B = IOB_S15_0;
	cfg_io DOUT = IOB_S30_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S48_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E30_0;
	cfg_io A5 = IOB_E30_1;
	cfg_io A6 = IOB_E31_0;
	cfg_io A7 = IOB_E31_1;
	cfg_io A8 = IOB_E33_0;
	cfg_io A9 = IOB_E33_1;
	cfg_io A10 = IOB_E39_0;
	cfg_io A11 = IOB_E39_1;
	cfg_io A12 = IOB_E42_0;
	cfg_io A13 = IOB_E42_1;
	cfg_io A14 = IOB_E43_0;
	cfg_io A15 = IOB_E43_1;
	cfg_io A16 = IOB_E46_0;
	cfg_io A17 = IOB_E46_1;
	cfg_io A18 = IOB_E47_0;
	cfg_io A19 = IOB_E47_1;
	cfg_io A20 = IOB_E69_0;
	cfg_io A21 = IOB_E69_1;
	cfg_io A22 = IOB_E70_0;
	cfg_io A23 = IOB_E70_1;
	cfg_io A24 = IOB_E71_0;
	cfg_io A25 = IOB_E71_1;
	cfg_io AWAKE = IOB_S30_0;
}

// xc3sd1800a xa3sd1800a
chip CHIP21 {
	kind spartan3adsp;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		dsp + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		// clock left spine
		clb + io double 0, // X17
		clb + io double 1, // X18
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		dsp + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		clb + io double 0, // X29
		clb + io double 1, // X30
		clb + io double 0, // X31
		clb + io double 1, // X32
		// clock spine
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		bram + io double 0, // X43
		bram 1 + io double 1, // X44
		bram 2 + io double 0, // X45
		dsp + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		// clock right spine
		clb + io double 0, // X49
		clb + io double 1, // X50
		clb + io double 0, // X51
		clb + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		bram + io double 0, // X59
		bram 1 + io double 1, // X60
		bram 2 + io double 0, // X61
		dsp + io double 1, // X62
		clb + io double 0, // X63
		clb + io double 1, // X64
		io, // X65
	}
	col_clk X33;
	cols_clkv X17, X49;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock row
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock break
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock row
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock break
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock row
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock break
		// spine row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		// clock row
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock break
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock row
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75
		io quad 3, // Y76
		// clock break
		io quad 0, // Y77
		io quad 1, // Y78
		io quad 2, // Y79
		io quad 3, // Y80
		// clock row
		io quad 0, // Y81
		io quad 1, // Y82
		io quad 2, // Y83
		io quad 3, // Y84
		io quad 0, // Y85
		io quad 1, // Y86
		io quad 2, // Y87
		io quad 3, // Y88
		null, // Y89
	}
	row_hclk Y9 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y81 = Y77..Y90;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S64_0;
	cfg_io D1 = IOB_S42_1;
	cfg_io D2 = IOB_S42_0;
	cfg_io D3 = IOB_S40_1;
	cfg_io D4 = IOB_S30_1;
	cfg_io D5 = IOB_S30_0;
	cfg_io D6 = IOB_S28_1;
	cfg_io D7 = IOB_S28_0;
	cfg_io CSI_B = IOB_S36_1;
	cfg_io INIT_B = IOB_S40_0;
	cfg_io RDWR_B = IOB_S23_0;
	cfg_io DOUT = IOB_S38_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S64_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E37_0;
	cfg_io A3 = IOB_E37_1;
	cfg_io A4 = IOB_E38_0;
	cfg_io A5 = IOB_E38_1;
	cfg_io A6 = IOB_E39_0;
	cfg_io A7 = IOB_E39_1;
	cfg_io A8 = IOB_E41_0;
	cfg_io A9 = IOB_E41_1;
	cfg_io A10 = IOB_E47_0;
	cfg_io A11 = IOB_E47_1;
	cfg_io A12 = IOB_E50_0;
	cfg_io A13 = IOB_E50_1;
	cfg_io A14 = IOB_E51_0;
	cfg_io A15 = IOB_E51_1;
	cfg_io A16 = IOB_E54_0;
	cfg_io A17 = IOB_E54_1;
	cfg_io A18 = IOB_E55_0;
	cfg_io A19 = IOB_E55_1;
	cfg_io A20 = IOB_E85_0;
	cfg_io A21 = IOB_E85_1;
	cfg_io A22 = IOB_E86_0;
	cfg_io A23 = IOB_E86_1;
	cfg_io A24 = IOB_E87_0;
	cfg_io A25 = IOB_E87_1;
	cfg_io AWAKE = IOB_S38_0;
}

// xc3sd3400a xa3sd3400a
chip CHIP22 {
	kind spartan3adsp;
	columns {
		io, // X0
		clb + io double 0, // X1
		clb + io double 1, // X2
		bram + io double 0, // X3
		bram 1 + io double 1, // X4
		bram 2 + io double 0, // X5
		dsp + io double 1, // X6
		clb + io double 0, // X7
		clb + io double 1, // X8
		clb + io double 0, // X9
		clb + io double 1, // X10
		clb + io double 0, // X11
		clb + io double 1, // X12
		clb + io double 0, // X13
		clb + io double 1, // X14
		clb + io double 0, // X15
		clb + io double 1, // X16
		clb + io double 0, // X17
		clb + io double 1, // X18
		// clock left spine
		bram + io double 0, // X19
		bram 1 + io double 1, // X20
		bram 2 + io double 0, // X21
		dsp + io double 1, // X22
		clb + io double 0, // X23
		clb + io double 1, // X24
		clb + io double 0, // X25
		clb + io double 1, // X26
		clb + io double 0, // X27
		clb + io double 1, // X28
		bram + io double 0, // X29
		bram 1 + io double 1, // X30
		bram 2 + io double 0, // X31
		dsp + io double 1, // X32
		clb + io double 0, // X33
		clb + io double 1, // X34
		clb + io double 0, // X35
		clb + io double 1, // X36
		clb + io double 0, // X37
		clb + io double 1, // X38
		// clock spine
		clb + io double 0, // X39
		clb + io double 1, // X40
		clb + io double 0, // X41
		clb + io double 1, // X42
		clb + io double 0, // X43
		clb + io double 1, // X44
		clb + io double 0, // X45
		clb + io double 1, // X46
		clb + io double 0, // X47
		clb + io double 1, // X48
		bram + io double 0, // X49
		bram 1 + io double 1, // X50
		bram 2 + io double 0, // X51
		dsp + io double 1, // X52
		clb + io double 0, // X53
		clb + io double 1, // X54
		clb + io double 0, // X55
		clb + io double 1, // X56
		clb + io double 0, // X57
		clb + io double 1, // X58
		// clock right spine
		clb + io double 0, // X59
		clb + io double 1, // X60
		clb + io double 0, // X61
		clb + io double 1, // X62
		clb + io double 0, // X63
		clb + io double 1, // X64
		clb + io double 0, // X65
		clb + io double 1, // X66
		clb + io double 0, // X67
		clb + io double 1, // X68
		clb + io double 0, // X69
		clb + io double 1, // X70
		clb + io double 0, // X71
		clb + io double 1, // X72
		bram + io double 0, // X73
		bram 1 + io double 1, // X74
		bram 2 + io double 0, // X75
		dsp + io double 1, // X76
		clb + io double 0, // X77
		clb + io double 1, // X78
		io, // X79
	}
	col_clk X39;
	cols_clkv X19, X59;
	rows {
		null, // Y0
		io quad 0, // Y1
		io quad 1, // Y2
		io quad 2, // Y3
		io quad 3, // Y4
		// clock row
		io quad 0, // Y5
		io quad 1, // Y6
		io quad 2, // Y7
		io quad 3, // Y8
		// clock break
		io quad 0, // Y9
		io quad 1, // Y10
		io quad 2, // Y11
		io quad 3, // Y12
		// clock row
		io quad 0, // Y13
		io quad 1, // Y14
		io quad 2, // Y15
		io quad 3, // Y16
		io quad 0, // Y17
		io quad 1, // Y18
		io quad 2, // Y19
		io quad 3, // Y20
		// clock break
		io quad 0, // Y21
		io quad 1, // Y22
		io quad 2, // Y23
		io quad 3, // Y24
		io quad 0, // Y25
		io quad 1, // Y26
		io quad 2, // Y27
		io quad 3, // Y28
		// clock row
		io quad 0, // Y29
		io quad 1, // Y30
		io quad 2, // Y31
		io quad 3, // Y32
		io quad 0, // Y33
		io quad 1, // Y34
		io quad 2, // Y35
		io quad 3, // Y36
		// clock break
		io quad 0, // Y37
		io quad 1, // Y38
		io quad 2, // Y39
		io quad 3, // Y40
		io quad 0, // Y41
		io quad 1, // Y42
		io quad 2, // Y43
		io quad 3, // Y44
		// clock row
		io quad 0, // Y45
		io quad 1, // Y46
		io quad 2, // Y47
		io quad 3, // Y48
		io quad 0, // Y49
		io quad 1, // Y50
		io quad 2, // Y51
		io quad 3, // Y52
		// clock break
		// spine row
		io quad 0, // Y53
		io quad 1, // Y54
		io quad 2, // Y55
		io quad 3, // Y56
		io quad 0, // Y57
		io quad 1, // Y58
		io quad 2, // Y59
		io quad 3, // Y60
		// clock row
		io quad 0, // Y61
		io quad 1, // Y62
		io quad 2, // Y63
		io quad 3, // Y64
		io quad 0, // Y65
		io quad 1, // Y66
		io quad 2, // Y67
		io quad 3, // Y68
		// clock break
		io quad 0, // Y69
		io quad 1, // Y70
		io quad 2, // Y71
		io quad 3, // Y72
		io quad 0, // Y73
		io quad 1, // Y74
		io quad 2, // Y75
		io quad 3, // Y76
		// clock row
		io quad 0, // Y77
		io quad 1, // Y78
		io quad 2, // Y79
		io quad 3, // Y80
		io quad 0, // Y81
		io quad 1, // Y82
		io quad 2, // Y83
		io quad 3, // Y84
		// clock break
		io quad 0, // Y85
		io quad 1, // Y86
		io quad 2, // Y87
		io quad 3, // Y88
		io quad 0, // Y89
		io quad 1, // Y90
		io quad 2, // Y91
		io quad 3, // Y92
		// clock row
		io quad 0, // Y93
		io quad 1, // Y94
		io quad 2, // Y95
		io quad 3, // Y96
		// clock break
		io quad 0, // Y97
		io quad 1, // Y98
		io quad 2, // Y99
		io quad 3, // Y100
		// clock row
		io quad 0, // Y101
		io quad 1, // Y102
		io quad 2, // Y103
		io quad 3, // Y104
		null, // Y105
	}
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	dcms 8;
	has_ll;
	has_small_int;
	cfg_io D0 = IOB_S78_0;
	cfg_io D1 = IOB_S48_1;
	cfg_io D2 = IOB_S48_0;
	cfg_io D3 = IOB_S46_1;
	cfg_io D4 = IOB_S36_1;
	cfg_io D5 = IOB_S36_0;
	cfg_io D6 = IOB_S34_1;
	cfg_io D7 = IOB_S34_0;
	cfg_io CSI_B = IOB_S42_1;
	cfg_io INIT_B = IOB_S46_0;
	cfg_io RDWR_B = IOB_S29_0;
	cfg_io DOUT = IOB_S44_1;
	cfg_io M0 = IOB_S1_1;
	cfg_io M1 = IOB_S1_0;
	cfg_io M2 = IOB_S2_0;
	cfg_io CCLK = IOB_S78_1;
	cfg_io HSWAP_EN = IOB_N1_0;
	cfg_io CSO_B = IOB_S2_1;
	cfg_io LDC0 = IOB_E2_1;
	cfg_io LDC1 = IOB_E2_0;
	cfg_io LDC2 = IOB_E1_1;
	cfg_io HDC = IOB_E1_0;
	cfg_io A0 = IOB_E3_0;
	cfg_io A1 = IOB_E3_1;
	cfg_io A2 = IOB_E45_0;
	cfg_io A3 = IOB_E45_1;
	cfg_io A4 = IOB_E46_0;
	cfg_io A5 = IOB_E46_1;
	cfg_io A6 = IOB_E47_0;
	cfg_io A7 = IOB_E47_1;
	cfg_io A8 = IOB_E49_0;
	cfg_io A9 = IOB_E49_1;
	cfg_io A10 = IOB_E55_0;
	cfg_io A11 = IOB_E55_1;
	cfg_io A12 = IOB_E58_0;
	cfg_io A13 = IOB_E58_1;
	cfg_io A14 = IOB_E59_0;
	cfg_io A15 = IOB_E59_1;
	cfg_io A16 = IOB_E62_0;
	cfg_io A17 = IOB_E62_1;
	cfg_io A18 = IOB_E63_0;
	cfg_io A19 = IOB_E63_1;
	cfg_io A20 = IOB_E101_0;
	cfg_io A21 = IOB_E101_1;
	cfg_io A22 = IOB_E102_0;
	cfg_io A23 = IOB_E102_1;
	cfg_io A24 = IOB_E103_0;
	cfg_io A25 = IOB_E103_1;
	cfg_io AWAKE = IOB_S44_0;
}

// xc3s50-cp132
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = TDI;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_1;
	pin A4 = VCCO0;
	pin A5 = VCCAUX;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_1;
	pin A8 = IOB_N8_1;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N9_0;
	pin A11 = IOB_N10_1;
	pin A12 = IOB_N11_0;
	pin A13 = IOB_N13_1;
	pin A14 = TMS;
	pin B1 = IOB_W16_1;
	pin B2 = IOB_W16_0;
	pin B3 = HSWAP_EN;
	pin B4 = GND;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N6_0;
	pin B8 = VCCO1;
	pin B9 = GND;
	pin B10 = VCCINT;
	pin B11 = IOB_N10_0;
	pin B12 = VCCO1;
	pin B13 = IOB_N13_0;
	pin B14 = TCK;
	pin C1 = IOB_W13_0;
	pin C2 = GND;
	pin C3 = VCCO7;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_1;
	pin C6 = VCCINT;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N7_0;
	pin C9 = IOB_N9_1;
	pin C10 = VCCAUX;
	pin C11 = IOB_N11_1;
	pin C12 = GND;
	pin C13 = TDO;
	pin C14 = IOB_E16_0;
	pin D1 = IOB_W12_0;
	pin D2 = IOB_W12_1;
	pin D3 = IOB_W13_1;
	pin D12 = IOB_E16_1;
	pin D13 = VCCO2;
	pin D14 = GND;
	pin E1 = IOB_W10_1;
	pin E2 = IOB_W11_0;
	pin E3 = IOB_W11_1;
	pin E12 = IOB_E14_1;
	pin E13 = IOB_E14_0;
	pin E14 = IOB_E13_1;
	pin F1 = GND;
	pin F2 = IOB_W9_1;
	pin F3 = IOB_W10_0;
	pin F12 = IOB_E13_0;
	pin F13 = IOB_E11_1;
	pin F14 = IOB_E11_0;
	pin G1 = IOB_W9_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W8_1;
	pin G12 = IOB_E10_1;
	pin G13 = IOB_E10_0;
	pin G14 = IOB_E9_1;
	pin H1 = IOB_W8_0;
	pin H2 = IOB_W7_1;
	pin H3 = IOB_W7_0;
	pin H12 = IOB_E9_0;
	pin H13 = VCCO3;
	pin H14 = IOB_E8_1;
	pin J1 = IOB_W6_1;
	pin J2 = IOB_W6_0;
	pin J3 = IOB_W5_1;
	pin J12 = IOB_E7_1;
	pin J13 = IOB_E8_0;
	pin J14 = GND;
	pin K1 = IOB_W5_0;
	pin K2 = IOB_W3_1;
	pin K3 = IOB_W3_0;
	pin K12 = IOB_E6_0;
	pin K13 = IOB_E6_1;
	pin K14 = IOB_E7_0;
	pin L1 = GND;
	pin L2 = VCCO6;
	pin L3 = IOB_W1_0;
	pin L12 = IOB_E3_1;
	pin L13 = IOB_E5_0;
	pin L14 = IOB_E5_1;
	pin M1 = IOB_W1_1;
	pin M2 = M1;
	pin M3 = GND;
	pin M4 = IOB_S4_1;
	pin M5 = VCCAUX;
	pin M6 = IOB_S6_1;
	pin M7 = IOB_S8_0;
	pin M8 = IOB_S9_1;
	pin M9 = VCCINT;
	pin M10 = IOB_S11_1;
	pin M11 = IOB_S13_0;
	pin M12 = VCCO3;
	pin M13 = GND;
	pin M14 = IOB_E3_0;
	pin N1 = M0;
	pin N2 = IOB_S1_0;
	pin N3 = VCCO5;
	pin N4 = IOB_S5_0;
	pin N5 = VCCINT;
	pin N6 = GND;
	pin N7 = VCCO5;
	pin N8 = IOB_S9_0;
	pin N9 = IOB_S10_1;
	pin N10 = IOB_S11_0;
	pin N11 = GND;
	pin N12 = IOB_S13_2;
	pin N13 = IOB_E1_1;
	pin N14 = IOB_E1_0;
	pin P1 = M2;
	pin P2 = IOB_S1_1;
	pin P3 = IOB_S4_0;
	pin P4 = IOB_S5_1;
	pin P5 = IOB_S6_0;
	pin P6 = IOB_S7_0;
	pin P7 = IOB_S7_1;
	pin P8 = IOB_S8_1;
	pin P9 = IOB_S10_0;
	pin P10 = VCCAUX;
	pin P11 = VCCO4;
	pin P12 = IOB_S13_1;
	pin P13 = DONE;
	pin P14 = CCLK;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S13_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s50-pq208 xa3s50-pqg208
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W16_1;
	pin P3 = IOB_W16_0;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = VCCO7;
	pin P7 = IOB_W15_1;
	pin P8 = GND;
	pin P9 = IOB_W15_0;
	pin P10 = IOB_W14_1;
	pin P11 = IOB_W14_0;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W13_0;
	pin P14 = GND;
	pin P15 = IOB_W12_1;
	pin P16 = IOB_W12_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W11_1;
	pin P19 = IOB_W11_0;
	pin P20 = IOB_W10_1;
	pin P21 = IOB_W10_0;
	pin P22 = NC;
	pin P23 = VCCO7;
	pin P24 = NC;
	pin P25 = GND;
	pin P26 = IOB_W9_1;
	pin P27 = IOB_W9_0;
	pin P28 = IOB_W8_1;
	pin P29 = IOB_W8_0;
	pin P30 = GND;
	pin P31 = NC;
	pin P32 = VCCO6;
	pin P33 = NC;
	pin P34 = IOB_W7_1;
	pin P35 = IOB_W7_0;
	pin P36 = IOB_W6_1;
	pin P37 = IOB_W6_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W5_1;
	pin P40 = IOB_W5_0;
	pin P41 = GND;
	pin P42 = IOB_W4_1;
	pin P43 = IOB_W4_0;
	pin P44 = IOB_W3_1;
	pin P45 = IOB_W3_0;
	pin P46 = IOB_W2_1;
	pin P47 = GND;
	pin P48 = IOB_W2_0;
	pin P49 = VCCO6;
	pin P50 = NC;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S2_0;
	pin P62 = IOB_S2_1;
	pin P63 = IOB_S2_2;
	pin P64 = IOB_S4_0;
	pin P65 = IOB_S4_1;
	pin P66 = GND;
	pin P67 = IOB_S5_0;
	pin P68 = IOB_S5_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S5_2;
	pin P72 = IOB_S6_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S6_1;
	pin P75 = GND;
	pin P76 = IOB_S7_0;
	pin P77 = IOB_S7_1;
	pin P78 = IOB_S7_2;
	pin P79 = IOB_S8_0;
	pin P80 = IOB_S8_1;
	pin P81 = IOB_S9_0;
	pin P82 = GND;
	pin P83 = IOB_S9_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S9_2;
	pin P86 = IOB_S10_0;
	pin P87 = IOB_S10_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S11_0;
	pin P91 = GND;
	pin P92 = IOB_S11_1;
	pin P93 = IOB_S11_2;
	pin P94 = IOB_S12_0;
	pin P95 = IOB_S12_1;
	pin P96 = NC;
	pin P97 = NC;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S13_0;
	pin P101 = IOB_S13_1;
	pin P102 = IOB_S13_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = NC;
	pin P109 = NC;
	pin P110 = VCCO3;
	pin P111 = IOB_E2_0;
	pin P112 = GND;
	pin P113 = IOB_E2_1;
	pin P114 = IOB_E3_0;
	pin P115 = IOB_E3_1;
	pin P116 = IOB_E4_0;
	pin P117 = IOB_E4_1;
	pin P118 = GND;
	pin P119 = IOB_E5_0;
	pin P120 = IOB_E5_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E6_0;
	pin P123 = IOB_E6_1;
	pin P124 = IOB_E7_0;
	pin P125 = IOB_E7_1;
	pin P126 = NC;
	pin P127 = VCCO3;
	pin P128 = NC;
	pin P129 = GND;
	pin P130 = IOB_E8_0;
	pin P131 = IOB_E8_1;
	pin P132 = IOB_E9_0;
	pin P133 = IOB_E9_1;
	pin P134 = GND;
	pin P135 = NC;
	pin P136 = VCCO2;
	pin P137 = NC;
	pin P138 = IOB_E10_0;
	pin P139 = IOB_E10_1;
	pin P140 = IOB_E11_0;
	pin P141 = IOB_E11_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E12_0;
	pin P144 = IOB_E12_1;
	pin P145 = GND;
	pin P146 = IOB_E13_0;
	pin P147 = IOB_E13_1;
	pin P148 = IOB_E14_0;
	pin P149 = IOB_E14_1;
	pin P150 = IOB_E15_0;
	pin P151 = GND;
	pin P152 = IOB_E15_1;
	pin P153 = VCCO2;
	pin P154 = NC;
	pin P155 = IOB_E16_0;
	pin P156 = IOB_E16_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N13_0;
	pin P162 = IOB_N13_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N12_0;
	pin P166 = IOB_N12_1;
	pin P167 = IOB_N12_2;
	pin P168 = IOB_N11_0;
	pin P169 = IOB_N11_1;
	pin P170 = GND;
	pin P171 = IOB_N10_0;
	pin P172 = IOB_N10_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N10_2;
	pin P176 = IOB_N9_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N9_1;
	pin P179 = GND;
	pin P180 = IOB_N8_0;
	pin P181 = IOB_N8_1;
	pin P182 = IOB_N8_2;
	pin P183 = IOB_N7_0;
	pin P184 = IOB_N7_1;
	pin P185 = IOB_N6_0;
	pin P186 = GND;
	pin P187 = IOB_N6_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N6_2;
	pin P190 = IOB_N5_0;
	pin P191 = IOB_N5_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N4_0;
	pin P195 = GND;
	pin P196 = IOB_N4_1;
	pin P197 = IOB_N4_2;
	pin P198 = IOB_N2_0;
	pin P199 = IOB_N2_1;
	pin P200 = NC;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_W15_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S7_2;
	vref IOB_S9_2;
	vref IOB_S13_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
	vref IOB_N12_1;
}

// xc3s50-tq144
bond BOND2 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W16_1;
	pin P2 = IOB_W16_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W15_0;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W14_0;
	pin P7 = IOB_W13_1;
	pin P8 = IOB_W13_0;
	pin P9 = GND;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W12_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = IOB_W10_1;
	pin P15 = IOB_W10_0;
	pin P16 = GND;
	pin P17 = IOB_W9_1;
	pin P18 = IOB_W9_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W8_1;
	pin P21 = IOB_W8_0;
	pin P22 = GND;
	pin P23 = IOB_W7_1;
	pin P24 = IOB_W7_0;
	pin P25 = IOB_W6_1;
	pin P26 = IOB_W6_0;
	pin P27 = IOB_W5_1;
	pin P28 = IOB_W5_0;
	pin P29 = GND;
	pin P30 = IOB_W4_1;
	pin P31 = IOB_W4_0;
	pin P32 = IOB_W3_1;
	pin P33 = IOB_W3_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S4_1;
	pin P45 = GND;
	pin P46 = IOB_S5_0;
	pin P47 = IOB_S5_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S6_0;
	pin P51 = IOB_S6_1;
	pin P52 = IOB_S7_0;
	pin P53 = IOB_S7_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S8_0;
	pin P56 = IOB_S8_1;
	pin P57 = IOB_S9_0;
	pin P58 = IOB_S9_1;
	pin P59 = IOB_S10_0;
	pin P60 = IOB_S10_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S11_0;
	pin P64 = GND;
	pin P65 = IOB_S11_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S13_0;
	pin P69 = IOB_S13_1;
	pin P70 = IOB_S13_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E2_1;
	pin P77 = IOB_E3_0;
	pin P78 = IOB_E3_1;
	pin P79 = IOB_E4_0;
	pin P80 = IOB_E4_1;
	pin P81 = GND;
	pin P82 = IOB_E5_0;
	pin P83 = IOB_E5_1;
	pin P84 = IOB_E6_0;
	pin P85 = IOB_E6_1;
	pin P86 = IOB_E7_0;
	pin P87 = IOB_E7_1;
	pin P88 = GND;
	pin P89 = IOB_E8_0;
	pin P90 = IOB_E8_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E9_0;
	pin P93 = IOB_E9_1;
	pin P94 = GND;
	pin P95 = IOB_E10_0;
	pin P96 = IOB_E10_1;
	pin P97 = IOB_E11_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E12_0;
	pin P100 = IOB_E12_1;
	pin P101 = GND;
	pin P102 = IOB_E13_0;
	pin P103 = IOB_E13_1;
	pin P104 = IOB_E14_0;
	pin P105 = IOB_E14_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E16_0;
	pin P108 = IOB_E16_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N13_0;
	pin P113 = IOB_N13_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N11_1;
	pin P117 = GND;
	pin P118 = IOB_N10_0;
	pin P119 = IOB_N10_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N9_0;
	pin P123 = IOB_N9_1;
	pin P124 = IOB_N8_0;
	pin P125 = IOB_N8_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N7_0;
	pin P128 = IOB_N7_1;
	pin P129 = IOB_N6_0;
	pin P130 = IOB_N6_1;
	pin P131 = IOB_N5_0;
	pin P132 = IOB_N5_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N4_0;
	pin P136 = GND;
	pin P137 = IOB_N4_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_W15_0;
	vref IOB_E6_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_E11_1;
	vref IOB_S4_1;
	vref IOB_S13_2;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s50-vq100 xa3s50-vqg100
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W16_1;
	pin P2 = IOB_W16_0;
	pin P3 = GND;
	pin P4 = IOB_W13_1;
	pin P5 = IOB_W13_0;
	pin P6 = VCCO7;
	pin P7 = VCCAUX;
	pin P8 = IOB_W11_1;
	pin P9 = IOB_W11_0;
	pin P10 = GND;
	pin P11 = IOB_W9_1;
	pin P12 = IOB_W9_0;
	pin P13 = IOB_W8_1;
	pin P14 = IOB_W8_0;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W7_0;
	pin P17 = IOB_W6_1;
	pin P18 = VCCINT;
	pin P19 = VCCO6;
	pin P20 = GND;
	pin P21 = IOB_W3_1;
	pin P22 = IOB_W1_1;
	pin P23 = IOB_W1_0;
	pin P24 = M1;
	pin P25 = M0;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = GND;
	pin P30 = IOB_S5_0;
	pin P31 = VCCO5;
	pin P32 = IOB_S5_1;
	pin P33 = VCCAUX;
	pin P34 = IOB_S6_0;
	pin P35 = IOB_S6_1;
	pin P36 = IOB_S7_0;
	pin P37 = IOB_S7_1;
	pin P38 = IOB_S8_0;
	pin P39 = IOB_S8_1;
	pin P40 = IOB_S9_0;
	pin P41 = GND;
	pin P42 = IOB_S9_1;
	pin P43 = IOB_S10_0;
	pin P44 = IOB_S10_1;
	pin P45 = VCCINT;
	pin P46 = VCCO4;
	pin P47 = IOB_S11_0;
	pin P48 = IOB_S11_1;
	pin P49 = IOB_S13_0;
	pin P50 = IOB_S13_1;
	pin P51 = DONE;
	pin P52 = CCLK;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E3_1;
	pin P56 = GND;
	pin P57 = VCCO3;
	pin P58 = VCCAUX;
	pin P59 = IOB_E6_1;
	pin P60 = IOB_E7_0;
	pin P61 = IOB_E7_1;
	pin P62 = IOB_E8_0;
	pin P63 = IOB_E8_1;
	pin P64 = IOB_E9_0;
	pin P65 = IOB_E9_1;
	pin P66 = GND;
	pin P67 = IOB_E10_0;
	pin P68 = IOB_E10_1;
	pin P69 = VCCINT;
	pin P70 = VCCO2;
	pin P71 = IOB_E13_0;
	pin P72 = IOB_E13_1;
	pin P73 = GND;
	pin P74 = IOB_E16_0;
	pin P75 = IOB_E16_1;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = TMS;
	pin P79 = IOB_N13_0;
	pin P80 = IOB_N13_1;
	pin P81 = IOB_N12_2;
	pin P82 = GND;
	pin P83 = VCCO1;
	pin P84 = VCCAUX;
	pin P85 = IOB_N9_0;
	pin P86 = IOB_N9_1;
	pin P87 = IOB_N8_0;
	pin P88 = IOB_N8_1;
	pin P89 = IOB_N7_0;
	pin P90 = IOB_N7_1;
	pin P91 = IOB_N6_0;
	pin P92 = IOB_N6_1;
	pin P93 = VCCINT;
	pin P94 = VCCO0;
	pin P95 = GND;
	pin P96 = IOB_N1_0;
	pin P97 = IOB_N1_1;
	pin P98 = HSWAP_EN;
	pin P99 = PROG_B;
	pin P100 = TDI;
	vref IOB_W7_0;
	vref IOB_W8_1;
	vref IOB_W9_0;
	vref IOB_E8_1;
	vref IOB_E9_0;
	vref IOB_N6_0;
	vref IOB_N9_1;
}

// xc3s200-ft256 xa3s200-ftg256
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N6_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N10_2;
	pin A8 = IOB_N11_0;
	pin A9 = IOB_N12_2;
	pin A10 = IOB_N13_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N18_2;
	pin A13 = IOB_N21_1;
	pin A14 = IOB_N22_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W24_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_0;
	pin B8 = IOB_N11_1;
	pin B9 = GND;
	pin B10 = IOB_N13_0;
	pin B11 = IOB_N15_1;
	pin B12 = IOB_N17_1;
	pin B13 = IOB_N21_0;
	pin B14 = IOB_N22_0;
	pin B15 = GND;
	pin B16 = IOB_E24_1;
	pin C1 = IOB_W24_0;
	pin C2 = IOB_W23_0;
	pin C3 = IOB_W23_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = IOB_N9_1;
	pin C8 = IOB_N10_0;
	pin C9 = IOB_N12_1;
	pin C10 = IOB_N14_2;
	pin C11 = IOB_N15_0;
	pin C12 = IOB_N17_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E23_1;
	pin C16 = IOB_E24_0;
	pin D1 = IOB_W22_0;
	pin D2 = IOB_W22_1;
	pin D3 = IOB_W21_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_2;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_N10_1;
	pin D9 = IOB_N12_0;
	pin D10 = IOB_N14_1;
	pin D11 = IOB_N16_1;
	pin D12 = IOB_N16_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E23_0;
	pin D15 = IOB_E22_1;
	pin D16 = IOB_E22_0;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W20_1;
	pin E3 = IOB_W21_0;
	pin E4 = IOB_W19_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N14_0;
	pin E11 = IOB_N16_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E21_1;
	pin E14 = IOB_E21_0;
	pin E15 = IOB_E20_1;
	pin E16 = IOB_E20_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W18_0;
	pin F3 = IOB_W18_1;
	pin F4 = IOB_W19_0;
	pin F5 = IOB_W17_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E19_1;
	pin F13 = IOB_E19_0;
	pin F14 = IOB_E18_1;
	pin F15 = IOB_E18_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W13_1;
	pin G2 = IOB_W15_0;
	pin G3 = IOB_W16_0;
	pin G4 = IOB_W16_1;
	pin G5 = IOB_W17_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E17_1;
	pin G13 = IOB_E17_0;
	pin G14 = IOB_E16_1;
	pin G15 = IOB_E16_0;
	pin G16 = IOB_E15_0;
	pin H1 = IOB_W13_0;
	pin H2 = GND;
	pin H3 = IOB_W14_0;
	pin H4 = IOB_W14_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E14_1;
	pin H14 = IOB_E14_0;
	pin H15 = IOB_E13_1;
	pin H16 = IOB_E13_0;
	pin J1 = IOB_W12_1;
	pin J2 = IOB_W12_0;
	pin J3 = IOB_W11_1;
	pin J4 = IOB_W11_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin J14 = IOB_E11_1;
	pin J15 = GND;
	pin J16 = IOB_E12_1;
	pin K1 = IOB_W10_1;
	pin K2 = IOB_W9_1;
	pin K3 = IOB_W9_0;
	pin K4 = IOB_W8_1;
	pin K5 = IOB_W8_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E8_1;
	pin K13 = IOB_E9_0;
	pin K14 = IOB_E9_1;
	pin K15 = IOB_E10_1;
	pin K16 = IOB_E12_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W7_1;
	pin L3 = IOB_W7_0;
	pin L4 = IOB_W6_1;
	pin L5 = IOB_W6_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E8_0;
	pin L13 = IOB_E6_1;
	pin L14 = IOB_E7_0;
	pin L15 = IOB_E7_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W5_1;
	pin M2 = IOB_W5_0;
	pin M3 = IOB_W4_1;
	pin M4 = IOB_W4_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S9_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S17_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E5_0;
	pin M16 = IOB_E5_1;
	pin N1 = IOB_W3_1;
	pin N2 = IOB_W3_0;
	pin N3 = IOB_W2_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S7_2;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S9_1;
	pin N8 = IOB_S11_0;
	pin N9 = IOB_S13_1;
	pin N10 = IOB_S15_0;
	pin N11 = IOB_S17_0;
	pin N12 = IOB_S19_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E3_0;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W2_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S6_0;
	pin P6 = IOB_S8_0;
	pin P7 = IOB_S9_2;
	pin P8 = IOB_S11_1;
	pin P9 = IOB_S13_0;
	pin P10 = IOB_S14_1;
	pin P11 = IOB_S16_1;
	pin P12 = IOB_S18_1;
	pin P13 = IOB_S22_2;
	pin P14 = IOB_E2_0;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S6_1;
	pin R6 = IOB_S8_1;
	pin R7 = IOB_S10_0;
	pin R8 = GND;
	pin R9 = IOB_S12_1;
	pin R10 = IOB_S14_0;
	pin R11 = IOB_S16_0;
	pin R12 = IOB_S18_0;
	pin R13 = IOB_S22_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S5_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S10_1;
	pin T8 = IOB_S11_2;
	pin T9 = IOB_S12_0;
	pin T10 = IOB_S13_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S17_2;
	pin T13 = IOB_S22_0;
	pin T14 = IOB_S21_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W3_1;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_W23_1;
	vref IOB_E3_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_E22_0;
	vref IOB_S6_1;
	vref IOB_S8_0;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S22_2;
	vref IOB_N1_2;
	vref IOB_N4_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
	vref IOB_N16_2;
	vref IOB_N21_1;
}

// xc3s200-pq208 xa3s200-pqg208
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W24_1;
	pin P3 = IOB_W24_0;
	pin P4 = IOB_W23_1;
	pin P5 = IOB_W23_0;
	pin P6 = VCCO7;
	pin P7 = IOB_W21_1;
	pin P8 = GND;
	pin P9 = IOB_W21_0;
	pin P10 = IOB_W20_1;
	pin P11 = IOB_W20_0;
	pin P12 = IOB_W19_1;
	pin P13 = IOB_W19_0;
	pin P14 = GND;
	pin P15 = IOB_W18_1;
	pin P16 = IOB_W18_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W17_1;
	pin P19 = IOB_W17_0;
	pin P20 = IOB_W16_1;
	pin P21 = IOB_W16_0;
	pin P22 = IOB_W14_1;
	pin P23 = VCCO7;
	pin P24 = IOB_W14_0;
	pin P25 = GND;
	pin P26 = IOB_W13_1;
	pin P27 = IOB_W13_0;
	pin P28 = IOB_W12_1;
	pin P29 = IOB_W12_0;
	pin P30 = GND;
	pin P31 = IOB_W11_1;
	pin P32 = VCCO6;
	pin P33 = IOB_W11_0;
	pin P34 = IOB_W9_1;
	pin P35 = IOB_W9_0;
	pin P36 = IOB_W8_1;
	pin P37 = IOB_W8_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W7_1;
	pin P40 = IOB_W7_0;
	pin P41 = GND;
	pin P42 = IOB_W6_1;
	pin P43 = IOB_W6_0;
	pin P44 = IOB_W5_1;
	pin P45 = IOB_W5_0;
	pin P46 = IOB_W4_1;
	pin P47 = GND;
	pin P48 = IOB_W4_0;
	pin P49 = VCCO6;
	pin P50 = IOB_W3_1;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S2_0;
	pin P62 = IOB_S2_1;
	pin P63 = IOB_S5_2;
	pin P64 = IOB_S6_0;
	pin P65 = IOB_S6_1;
	pin P66 = GND;
	pin P67 = IOB_S7_0;
	pin P68 = IOB_S7_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S9_2;
	pin P72 = IOB_S10_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S10_1;
	pin P75 = GND;
	pin P76 = IOB_S11_0;
	pin P77 = IOB_S11_1;
	pin P78 = IOB_S11_2;
	pin P79 = IOB_S12_0;
	pin P80 = IOB_S12_1;
	pin P81 = IOB_S13_0;
	pin P82 = GND;
	pin P83 = IOB_S13_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S13_2;
	pin P86 = IOB_S14_0;
	pin P87 = IOB_S14_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S17_0;
	pin P91 = GND;
	pin P92 = IOB_S17_1;
	pin P93 = IOB_S17_2;
	pin P94 = IOB_S18_0;
	pin P95 = IOB_S18_1;
	pin P96 = IOB_S19_2;
	pin P97 = IOB_S21_1;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S22_0;
	pin P101 = IOB_S22_1;
	pin P102 = IOB_S22_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = VCCO3;
	pin P111 = IOB_E4_0;
	pin P112 = GND;
	pin P113 = IOB_E4_1;
	pin P114 = IOB_E5_0;
	pin P115 = IOB_E5_1;
	pin P116 = IOB_E6_0;
	pin P117 = IOB_E6_1;
	pin P118 = GND;
	pin P119 = IOB_E7_0;
	pin P120 = IOB_E7_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E8_0;
	pin P123 = IOB_E8_1;
	pin P124 = IOB_E9_0;
	pin P125 = IOB_E9_1;
	pin P126 = IOB_E11_0;
	pin P127 = VCCO3;
	pin P128 = IOB_E11_1;
	pin P129 = GND;
	pin P130 = IOB_E12_0;
	pin P131 = IOB_E12_1;
	pin P132 = IOB_E13_0;
	pin P133 = IOB_E13_1;
	pin P134 = GND;
	pin P135 = IOB_E14_0;
	pin P136 = VCCO2;
	pin P137 = IOB_E14_1;
	pin P138 = IOB_E16_0;
	pin P139 = IOB_E16_1;
	pin P140 = IOB_E17_0;
	pin P141 = IOB_E17_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E18_0;
	pin P144 = IOB_E18_1;
	pin P145 = GND;
	pin P146 = IOB_E19_0;
	pin P147 = IOB_E19_1;
	pin P148 = IOB_E20_0;
	pin P149 = IOB_E20_1;
	pin P150 = IOB_E21_0;
	pin P151 = GND;
	pin P152 = IOB_E21_1;
	pin P153 = VCCO2;
	pin P154 = IOB_E22_0;
	pin P155 = IOB_E24_0;
	pin P156 = IOB_E24_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N22_0;
	pin P162 = IOB_N22_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N21_0;
	pin P166 = IOB_N21_1;
	pin P167 = IOB_N18_2;
	pin P168 = IOB_N17_0;
	pin P169 = IOB_N17_1;
	pin P170 = GND;
	pin P171 = IOB_N16_0;
	pin P172 = IOB_N16_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N14_2;
	pin P176 = IOB_N13_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N13_1;
	pin P179 = GND;
	pin P180 = IOB_N12_0;
	pin P181 = IOB_N12_1;
	pin P182 = IOB_N12_2;
	pin P183 = IOB_N11_0;
	pin P184 = IOB_N11_1;
	pin P185 = IOB_N10_0;
	pin P186 = GND;
	pin P187 = IOB_N10_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N10_2;
	pin P190 = IOB_N9_0;
	pin P191 = IOB_N9_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N6_0;
	pin P195 = GND;
	pin P196 = IOB_N6_1;
	pin P197 = IOB_N6_2;
	pin P198 = IOB_N5_0;
	pin P199 = IOB_N5_1;
	pin P200 = IOB_N4_2;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W3_1;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_W23_1;
	vref IOB_E3_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_E22_0;
	vref IOB_S6_1;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S22_2;
	vref IOB_N1_2;
	vref IOB_N4_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
	vref IOB_N21_1;
}

// xc3s200-tq144
bond BOND6 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W20_0;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = GND;
	pin P10 = IOB_W18_1;
	pin P11 = IOB_W18_0;
	pin P12 = IOB_W17_1;
	pin P13 = IOB_W17_0;
	pin P14 = IOB_W16_1;
	pin P15 = IOB_W16_0;
	pin P16 = GND;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W13_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W12_1;
	pin P21 = IOB_W12_0;
	pin P22 = GND;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W9_0;
	pin P25 = IOB_W8_1;
	pin P26 = IOB_W8_0;
	pin P27 = IOB_W7_1;
	pin P28 = IOB_W7_0;
	pin P29 = GND;
	pin P30 = IOB_W6_1;
	pin P31 = IOB_W6_0;
	pin P32 = IOB_W5_1;
	pin P33 = IOB_W5_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S6_1;
	pin P45 = GND;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = IOB_S11_0;
	pin P53 = IOB_S11_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S12_0;
	pin P56 = IOB_S12_1;
	pin P57 = IOB_S13_0;
	pin P58 = IOB_S13_1;
	pin P59 = IOB_S14_0;
	pin P60 = IOB_S14_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S17_0;
	pin P64 = GND;
	pin P65 = IOB_S17_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S22_0;
	pin P69 = IOB_S22_1;
	pin P70 = IOB_S22_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E4_1;
	pin P77 = IOB_E5_0;
	pin P78 = IOB_E5_1;
	pin P79 = IOB_E6_0;
	pin P80 = IOB_E6_1;
	pin P81 = GND;
	pin P82 = IOB_E7_0;
	pin P83 = IOB_E7_1;
	pin P84 = IOB_E8_0;
	pin P85 = IOB_E8_1;
	pin P86 = IOB_E9_0;
	pin P87 = IOB_E9_1;
	pin P88 = GND;
	pin P89 = IOB_E12_0;
	pin P90 = IOB_E12_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E13_0;
	pin P93 = IOB_E13_1;
	pin P94 = GND;
	pin P95 = IOB_E16_0;
	pin P96 = IOB_E16_1;
	pin P97 = IOB_E17_0;
	pin P98 = IOB_E17_1;
	pin P99 = IOB_E18_0;
	pin P100 = IOB_E18_1;
	pin P101 = GND;
	pin P102 = IOB_E19_0;
	pin P103 = IOB_E19_1;
	pin P104 = IOB_E20_0;
	pin P105 = IOB_E20_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E24_0;
	pin P108 = IOB_E24_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N22_0;
	pin P113 = IOB_N22_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N17_1;
	pin P117 = GND;
	pin P118 = IOB_N16_0;
	pin P119 = IOB_N16_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N13_0;
	pin P123 = IOB_N13_1;
	pin P124 = IOB_N12_0;
	pin P125 = IOB_N12_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N11_0;
	pin P128 = IOB_N11_1;
	pin P129 = IOB_N10_0;
	pin P130 = IOB_N10_1;
	pin P131 = IOB_N9_0;
	pin P132 = IOB_N9_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N6_0;
	pin P136 = GND;
	pin P137 = IOB_N6_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_S6_1;
	vref IOB_S22_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xc3s200-vq100 xa3s200-vqg100
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = GND;
	pin P4 = IOB_W19_1;
	pin P5 = IOB_W19_0;
	pin P6 = VCCO7;
	pin P7 = VCCAUX;
	pin P8 = IOB_W17_1;
	pin P9 = IOB_W17_0;
	pin P10 = GND;
	pin P11 = IOB_W13_1;
	pin P12 = IOB_W13_0;
	pin P13 = IOB_W12_1;
	pin P14 = IOB_W12_0;
	pin P15 = IOB_W9_1;
	pin P16 = IOB_W9_0;
	pin P17 = IOB_W8_1;
	pin P18 = VCCINT;
	pin P19 = VCCO6;
	pin P20 = GND;
	pin P21 = IOB_W5_1;
	pin P22 = IOB_W1_1;
	pin P23 = IOB_W1_0;
	pin P24 = M1;
	pin P25 = M0;
	pin P26 = M2;
	pin P27 = IOB_S1_0;
	pin P28 = IOB_S1_1;
	pin P29 = GND;
	pin P30 = IOB_S7_0;
	pin P31 = VCCO5;
	pin P32 = IOB_S7_1;
	pin P33 = VCCAUX;
	pin P34 = IOB_S10_0;
	pin P35 = IOB_S10_1;
	pin P36 = IOB_S11_0;
	pin P37 = IOB_S11_1;
	pin P38 = IOB_S12_0;
	pin P39 = IOB_S12_1;
	pin P40 = IOB_S13_0;
	pin P41 = GND;
	pin P42 = IOB_S13_1;
	pin P43 = IOB_S14_0;
	pin P44 = IOB_S14_1;
	pin P45 = VCCINT;
	pin P46 = VCCO4;
	pin P47 = IOB_S17_0;
	pin P48 = IOB_S17_1;
	pin P49 = IOB_S22_0;
	pin P50 = IOB_S22_1;
	pin P51 = DONE;
	pin P52 = CCLK;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = IOB_E5_1;
	pin P56 = GND;
	pin P57 = VCCO3;
	pin P58 = VCCAUX;
	pin P59 = IOB_E8_1;
	pin P60 = IOB_E9_0;
	pin P61 = IOB_E9_1;
	pin P62 = IOB_E12_0;
	pin P63 = IOB_E12_1;
	pin P64 = IOB_E13_0;
	pin P65 = IOB_E13_1;
	pin P66 = GND;
	pin P67 = IOB_E16_0;
	pin P68 = IOB_E16_1;
	pin P69 = VCCINT;
	pin P70 = VCCO2;
	pin P71 = IOB_E19_0;
	pin P72 = IOB_E19_1;
	pin P73 = GND;
	pin P74 = IOB_E24_0;
	pin P75 = IOB_E24_1;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = TMS;
	pin P79 = IOB_N22_0;
	pin P80 = IOB_N22_1;
	pin P81 = IOB_N18_2;
	pin P82 = GND;
	pin P83 = VCCO1;
	pin P84 = VCCAUX;
	pin P85 = IOB_N13_0;
	pin P86 = IOB_N13_1;
	pin P87 = IOB_N12_0;
	pin P88 = IOB_N12_1;
	pin P89 = IOB_N11_0;
	pin P90 = IOB_N11_1;
	pin P91 = IOB_N10_0;
	pin P92 = IOB_N10_1;
	pin P93 = VCCINT;
	pin P94 = VCCO0;
	pin P95 = GND;
	pin P96 = IOB_N1_0;
	pin P97 = IOB_N1_1;
	pin P98 = HSWAP_EN;
	pin P99 = PROG_B;
	pin P100 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xa3s200-tqg144
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W20_0;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = GND;
	pin P10 = IOB_W18_1;
	pin P11 = IOB_W18_0;
	pin P12 = IOB_W17_1;
	pin P13 = IOB_W17_0;
	pin P14 = IOB_W16_1;
	pin P15 = IOB_W16_0;
	pin P16 = GND;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W13_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W12_1;
	pin P21 = IOB_W12_0;
	pin P22 = GND;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W9_0;
	pin P25 = IOB_W8_1;
	pin P26 = IOB_W8_0;
	pin P27 = IOB_W7_1;
	pin P28 = IOB_W7_0;
	pin P29 = GND;
	pin P30 = IOB_W6_1;
	pin P31 = IOB_W6_0;
	pin P32 = IOB_W5_1;
	pin P33 = IOB_W5_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S6_1;
	pin P45 = GND;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = IOB_S11_0;
	pin P53 = IOB_S11_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S12_0;
	pin P56 = IOB_S12_1;
	pin P57 = IOB_S13_0;
	pin P58 = IOB_S13_1;
	pin P59 = IOB_S14_0;
	pin P60 = IOB_S14_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S17_0;
	pin P64 = GND;
	pin P65 = IOB_S17_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S22_0;
	pin P69 = IOB_S22_1;
	pin P70 = IOB_S22_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E4_1;
	pin P77 = IOB_E5_0;
	pin P78 = IOB_E5_1;
	pin P79 = IOB_E6_0;
	pin P80 = IOB_E6_1;
	pin P81 = GND;
	pin P82 = IOB_E7_0;
	pin P83 = IOB_E7_1;
	pin P84 = IOB_E8_0;
	pin P85 = IOB_E8_1;
	pin P86 = IOB_E9_0;
	pin P87 = IOB_E9_1;
	pin P88 = GND;
	pin P89 = IOB_E12_0;
	pin P90 = IOB_E12_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E13_0;
	pin P93 = IOB_E13_1;
	pin P94 = GND;
	pin P95 = IOB_E16_0;
	pin P96 = IOB_E16_1;
	pin P97 = IOB_E17_0;
	pin P98 = IOB_E17_1;
	pin P99 = IOB_E18_0;
	pin P100 = IOB_E18_1;
	pin P101 = GND;
	pin P102 = IOB_E19_0;
	pin P103 = IOB_E19_1;
	pin P104 = IOB_E20_0;
	pin P105 = IOB_E20_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E24_0;
	pin P108 = IOB_E24_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N22_0;
	pin P113 = IOB_N22_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N17_1;
	pin P117 = GND;
	pin P118 = IOB_N16_0;
	pin P119 = IOB_N16_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N13_0;
	pin P123 = IOB_N13_1;
	pin P124 = IOB_N12_0;
	pin P125 = IOB_N12_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N11_0;
	pin P128 = IOB_N11_1;
	pin P129 = IOB_N10_0;
	pin P130 = IOB_N10_1;
	pin P131 = IOB_N9_0;
	pin P132 = IOB_N9_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N6_0;
	pin P136 = GND;
	pin P137 = IOB_N6_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W9_0;
	vref IOB_W12_1;
	vref IOB_W13_0;
	vref IOB_W21_0;
	vref IOB_E8_0;
	vref IOB_E12_1;
	vref IOB_E13_0;
	vref IOB_E17_1;
	vref IOB_S6_1;
	vref IOB_S22_2;
	vref IOB_N10_0;
	vref IOB_N13_1;
}

// xc3s400-fg320
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = GND;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N18_2;
	pin A12 = IOB_N20_2;
	pin A13 = GND;
	pin A14 = IOB_N24_1;
	pin A15 = IOB_N26_1;
	pin A16 = IOB_N30_1;
	pin A17 = IOB_N30_0;
	pin A18 = GND;
	pin B1 = IOB_W30_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N14_1;
	pin B10 = IOB_N17_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N22_2;
	pin B14 = IOB_N24_0;
	pin B15 = IOB_N26_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E30_1;
	pin C1 = IOB_W30_0;
	pin C2 = IOB_W32_1;
	pin C3 = IOB_W32_0;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N5_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N11_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N20_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N25_1;
	pin C15 = IOB_N25_0;
	pin C16 = IOB_E32_1;
	pin C17 = IOB_E32_0;
	pin C18 = IOB_E30_0;
	pin D1 = IOB_W29_0;
	pin D2 = IOB_W29_1;
	pin D3 = IOB_W28_1;
	pin D4 = TDI;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N8_2;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_2;
	pin D10 = IOB_N16_2;
	pin D11 = IOB_N18_0;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N23_0;
	pin D14 = IOB_N23_1;
	pin D15 = TDO;
	pin D16 = IOB_E28_1;
	pin D17 = IOB_E29_1;
	pin D18 = IOB_E29_0;
	pin E1 = IOB_W27_1;
	pin E2 = IOB_W27_0;
	pin E3 = IOB_W28_0;
	pin E4 = IOB_W26_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N10_2;
	pin E8 = IOB_N12_1;
	pin E9 = IOB_N15_1;
	pin E10 = IOB_N16_1;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N21_0;
	pin E13 = IOB_N21_1;
	pin E14 = TCK;
	pin E15 = IOB_E26_0;
	pin E16 = IOB_E28_0;
	pin E17 = IOB_E27_1;
	pin E18 = IOB_E27_0;
	pin F1 = GND;
	pin F2 = IOB_W24_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W26_1;
	pin F5 = IOB_W25_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N12_0;
	pin F9 = IOB_N15_0;
	pin F10 = IOB_N16_0;
	pin F11 = IOB_N19_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E25_1;
	pin F15 = IOB_E26_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E24_0;
	pin F18 = GND;
	pin G1 = IOB_W24_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W23_1;
	pin G4 = IOB_W23_0;
	pin G5 = IOB_W25_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E25_0;
	pin G15 = IOB_E23_1;
	pin G16 = IOB_E23_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E24_1;
	pin H1 = IOB_W20_0;
	pin H2 = IOB_W20_1;
	pin H3 = IOB_W21_1;
	pin H4 = IOB_W21_0;
	pin H5 = IOB_W22_0;
	pin H6 = IOB_W22_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E22_1;
	pin H14 = IOB_E22_0;
	pin H15 = IOB_E21_0;
	pin H16 = IOB_E21_1;
	pin H17 = IOB_E20_1;
	pin H18 = IOB_E20_0;
	pin J1 = IOB_W18_0;
	pin J2 = IOB_W18_1;
	pin J3 = GND;
	pin J4 = IOB_W17_1;
	pin J5 = IOB_W17_0;
	pin J6 = IOB_W19_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E19_0;
	pin J14 = IOB_E17_0;
	pin J15 = IOB_E17_1;
	pin J16 = GND;
	pin J17 = IOB_E18_0;
	pin J18 = IOB_E18_1;
	pin K1 = IOB_W16_0;
	pin K2 = IOB_W16_1;
	pin K3 = GND;
	pin K4 = IOB_W15_1;
	pin K5 = IOB_W15_0;
	pin K6 = IOB_W14_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E15_1;
	pin K14 = IOB_E15_0;
	pin K15 = IOB_E14_1;
	pin K16 = GND;
	pin K17 = IOB_E16_1;
	pin K18 = IOB_E16_0;
	pin L1 = IOB_W13_1;
	pin L2 = IOB_W13_0;
	pin L3 = IOB_W12_0;
	pin L4 = IOB_W12_1;
	pin L5 = IOB_W11_1;
	pin L6 = IOB_W11_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E11_1;
	pin L15 = IOB_E12_1;
	pin L16 = IOB_E12_0;
	pin L17 = IOB_E13_0;
	pin L18 = IOB_E13_1;
	pin M1 = IOB_W10_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W9_0;
	pin M4 = IOB_W9_1;
	pin M5 = IOB_W8_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E8_1;
	pin M15 = IOB_E9_1;
	pin M16 = IOB_E9_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E10_1;
	pin N1 = GND;
	pin N2 = IOB_W10_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W7_0;
	pin N5 = IOB_W8_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S13_2;
	pin N9 = IOB_S15_1;
	pin N10 = IOB_S16_1;
	pin N11 = IOB_S18_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E8_0;
	pin N15 = IOB_E7_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E10_0;
	pin N18 = GND;
	pin P1 = IOB_W6_1;
	pin P2 = IOB_W6_0;
	pin P3 = IOB_W5_1;
	pin P4 = IOB_W7_1;
	pin P5 = M0;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S10_0;
	pin P8 = IOB_S11_2;
	pin P9 = IOB_S15_0;
	pin P10 = IOB_S16_0;
	pin P11 = IOB_S18_0;
	pin P12 = IOB_S21_2;
	pin P13 = IOB_S22_0;
	pin P14 = IOB_S29_1;
	pin P15 = IOB_E7_1;
	pin P16 = IOB_E4_1;
	pin P17 = IOB_E6_0;
	pin P18 = IOB_E6_1;
	pin R1 = IOB_W4_1;
	pin R2 = IOB_W4_0;
	pin R3 = IOB_W5_0;
	pin R4 = M2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S6_1;
	pin R7 = IOB_S11_1;
	pin R8 = IOB_S13_1;
	pin R9 = IOB_S15_2;
	pin R10 = IOB_S17_2;
	pin R11 = IOB_S19_1;
	pin R12 = IOB_S21_0;
	pin R13 = IOB_S22_1;
	pin R14 = IOB_S29_0;
	pin R15 = DONE;
	pin R16 = IOB_E4_0;
	pin R17 = IOB_E5_1;
	pin R18 = IOB_E5_0;
	pin T1 = IOB_W3_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S2_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S11_0;
	pin T8 = IOB_S13_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S19_0;
	pin T12 = IOB_S21_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S26_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W3_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S5_0;
	pin U5 = IOB_S7_0;
	pin U6 = IOB_S9_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S14_1;
	pin U10 = IOB_S17_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S23_2;
	pin U14 = IOB_S26_0;
	pin U15 = IOB_S27_1;
	pin U16 = IOB_S30_1;
	pin U17 = GND;
	pin U18 = IOB_E3_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S5_1;
	pin V5 = IOB_S7_1;
	pin V6 = GND;
	pin V7 = IOB_S12_0;
	pin V8 = IOB_S12_1;
	pin V9 = IOB_S14_0;
	pin V10 = IOB_S17_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S20_1;
	pin V13 = GND;
	pin V14 = IOB_S24_1;
	pin V15 = IOB_S27_0;
	pin V16 = IOB_S30_0;
	pin V17 = IOB_S30_2;
	pin V18 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W22_1;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E21_1;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S29_1;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
}

// xc3s400-fg456 xa3s400-fgg456
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_0;
	pin A6 = VCCAUX;
	pin A7 = NC;
	pin A8 = IOB_N8_0;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N14_2;
	pin A11 = IOB_N15_0;
	pin A12 = IOB_N16_2;
	pin A13 = IOB_N18_1;
	pin A14 = IOB_N20_1;
	pin A15 = IOB_N22_0;
	pin A16 = NC;
	pin A17 = VCCAUX;
	pin A18 = IOB_N26_1;
	pin A19 = IOB_N29_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_1;
	pin B6 = IOB_N6_0;
	pin B7 = NC;
	pin B8 = IOB_N8_1;
	pin B9 = IOB_N10_1;
	pin B10 = IOB_N12_0;
	pin B11 = IOB_N15_1;
	pin B12 = IOB_N16_1;
	pin B13 = IOB_N18_0;
	pin B14 = IOB_N20_0;
	pin B15 = IOB_N22_1;
	pin B16 = NC;
	pin B17 = IOB_N24_1;
	pin B18 = IOB_N26_0;
	pin B19 = IOB_N29_0;
	pin B20 = IOB_N30_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W30_1;
	pin C2 = IOB_W31_0;
	pin C3 = IOB_W32_0;
	pin C4 = IOB_W32_1;
	pin C5 = IOB_N2_0;
	pin C6 = IOB_N6_1;
	pin C7 = IOB_N8_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N16_0;
	pin C13 = IOB_N19_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = NC;
	pin C17 = IOB_N24_0;
	pin C18 = IOB_N27_1;
	pin C19 = IOB_N30_1;
	pin C20 = IOB_E32_1;
	pin C21 = IOB_E32_0;
	pin C22 = IOB_E31_0;
	pin D1 = IOB_W30_0;
	pin D2 = IOB_W28_1;
	pin D3 = IOB_W28_0;
	pin D4 = IOB_W29_1;
	pin D5 = IOB_N2_1;
	pin D6 = IOB_N5_0;
	pin D7 = IOB_N7_0;
	pin D8 = NC;
	pin D9 = IOB_N10_2;
	pin D10 = IOB_N12_2;
	pin D11 = IOB_N14_1;
	pin D12 = IOB_N17_1;
	pin D13 = IOB_N19_0;
	pin D14 = IOB_N21_1;
	pin D15 = IOB_N23_1;
	pin D16 = NC;
	pin D17 = IOB_N25_1;
	pin D18 = IOB_N27_0;
	pin D19 = IOB_E30_0;
	pin D20 = IOB_E30_1;
	pin D21 = IOB_E29_1;
	pin D22 = IOB_E29_0;
	pin E1 = IOB_W26_0;
	pin E2 = IOB_W26_1;
	pin E3 = IOB_W27_1;
	pin E4 = IOB_W29_0;
	pin E5 = NC;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N7_1;
	pin E8 = NC;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N11_0;
	pin E11 = IOB_N13_0;
	pin E12 = IOB_N17_0;
	pin E13 = IOB_N20_2;
	pin E14 = IOB_N21_0;
	pin E15 = IOB_N23_0;
	pin E16 = IOB_N24_2;
	pin E17 = IOB_N25_0;
	pin E18 = IOB_E28_1;
	pin E19 = IOB_E27_1;
	pin E20 = IOB_E27_0;
	pin E21 = IOB_E26_1;
	pin E22 = IOB_E26_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W24_0;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W27_0;
	pin F5 = IOB_W25_1;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N6_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N11_1;
	pin F11 = IOB_N13_1;
	pin F12 = IOB_N18_2;
	pin F13 = IOB_N22_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = IOB_N26_2;
	pin F17 = IOB_N29_2;
	pin F18 = IOB_E28_0;
	pin F19 = IOB_E24_1;
	pin F20 = IOB_E23_1;
	pin F21 = IOB_E23_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W22_0;
	pin G2 = IOB_W22_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_W23_1;
	pin G6 = IOB_W25_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E25_1;
	pin G18 = IOB_E25_0;
	pin G19 = IOB_E24_0;
	pin G20 = NC;
	pin G21 = IOB_E22_1;
	pin G22 = IOB_E22_0;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = VCCO7;
	pin H4 = NC;
	pin H5 = IOB_W23_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = VCCO2;
	pin H21 = NC;
	pin H22 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = GND;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = GND;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W21_0;
	pin K4 = IOB_W21_1;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = IOB_E21_1;
	pin K20 = IOB_E21_0;
	pin K21 = IOB_E20_1;
	pin K22 = IOB_E20_0;
	pin L1 = IOB_W17_0;
	pin L2 = IOB_W17_1;
	pin L3 = IOB_W18_0;
	pin L4 = IOB_W18_1;
	pin L5 = IOB_W19_0;
	pin L6 = IOB_W19_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E19_1;
	pin L18 = IOB_E19_0;
	pin L19 = IOB_E18_1;
	pin L20 = IOB_E18_0;
	pin L21 = IOB_E17_1;
	pin L22 = IOB_E17_0;
	pin M1 = IOB_W16_1;
	pin M2 = IOB_W16_0;
	pin M3 = IOB_W15_1;
	pin M4 = IOB_W15_0;
	pin M5 = IOB_W14_1;
	pin M6 = IOB_W14_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E14_0;
	pin M18 = IOB_E14_1;
	pin M19 = IOB_E15_0;
	pin M20 = IOB_E15_1;
	pin M21 = IOB_E16_0;
	pin M22 = IOB_E16_1;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W13_0;
	pin N3 = IOB_W12_1;
	pin N4 = IOB_W12_0;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = NC;
	pin N18 = NC;
	pin N19 = IOB_E12_0;
	pin N20 = IOB_E12_1;
	pin N21 = IOB_E13_0;
	pin N22 = IOB_E13_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = GND;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = GND;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = VCCO6;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E10_1;
	pin R19 = NC;
	pin R20 = VCCO3;
	pin R21 = NC;
	pin R22 = NC;
	pin T1 = IOB_W11_1;
	pin T2 = IOB_W11_0;
	pin T3 = NC;
	pin T4 = IOB_W9_1;
	pin T5 = IOB_W8_1;
	pin T6 = IOB_W8_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E10_0;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E11_0;
	pin T22 = IOB_E11_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W10_1;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_W9_0;
	pin U5 = IOB_W5_1;
	pin U6 = IOB_S2_2;
	pin U7 = IOB_S5_2;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S9_2;
	pin U11 = IOB_S13_2;
	pin U12 = IOB_S18_1;
	pin U13 = IOB_S20_1;
	pin U14 = IOB_S22_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S25_2;
	pin U17 = IOB_S27_2;
	pin U18 = IOB_E8_0;
	pin U19 = IOB_E6_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E9_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W7_1;
	pin V2 = IOB_W7_0;
	pin V3 = IOB_W6_1;
	pin V4 = IOB_W6_0;
	pin V5 = IOB_W5_0;
	pin V6 = IOB_S6_0;
	pin V7 = IOB_S7_2;
	pin V8 = IOB_S8_0;
	pin V9 = IOB_S10_0;
	pin V10 = IOB_S11_2;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S18_0;
	pin V13 = IOB_S20_0;
	pin V14 = IOB_S22_0;
	pin V15 = NC;
	pin V16 = IOB_S24_1;
	pin V17 = IOB_S26_1;
	pin V18 = IOB_S30_2;
	pin V19 = IOB_E4_1;
	pin V20 = IOB_E6_0;
	pin V21 = IOB_E7_0;
	pin V22 = IOB_E7_1;
	pin W1 = IOB_W4_1;
	pin W2 = IOB_W4_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_S4_0;
	pin W6 = IOB_S6_1;
	pin W7 = NC;
	pin W8 = IOB_S8_1;
	pin W9 = IOB_S10_1;
	pin W10 = IOB_S12_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S17_1;
	pin W13 = IOB_S19_2;
	pin W14 = IOB_S21_2;
	pin W15 = NC;
	pin W16 = IOB_S24_0;
	pin W17 = IOB_S26_0;
	pin W18 = IOB_S29_1;
	pin W19 = IOB_E4_0;
	pin W20 = IOB_E5_0;
	pin W21 = IOB_E5_1;
	pin W22 = IOB_E3_1;
	pin Y1 = IOB_W2_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S7_0;
	pin Y7 = NC;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S12_1;
	pin Y11 = IOB_S15_0;
	pin Y12 = IOB_S17_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S23_2;
	pin Y17 = IOB_S25_1;
	pin Y18 = IOB_S29_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E2_1;
	pin Y22 = IOB_E3_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_0;
	pin AA5 = IOB_S5_0;
	pin AA6 = IOB_S7_1;
	pin AA7 = NC;
	pin AA8 = IOB_S9_0;
	pin AA9 = IOB_S11_0;
	pin AA10 = IOB_S13_0;
	pin AA11 = IOB_S15_1;
	pin AA12 = IOB_S16_1;
	pin AA13 = IOB_S19_0;
	pin AA14 = IOB_S21_1;
	pin AA15 = IOB_S23_1;
	pin AA16 = NC;
	pin AA17 = IOB_S25_0;
	pin AA18 = IOB_S27_1;
	pin AA19 = NC;
	pin AA20 = IOB_S30_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S2_1;
	pin AB5 = IOB_S5_1;
	pin AB6 = VCCAUX;
	pin AB7 = NC;
	pin AB8 = IOB_S9_1;
	pin AB9 = IOB_S11_1;
	pin AB10 = IOB_S13_1;
	pin AB11 = IOB_S15_2;
	pin AB12 = IOB_S16_0;
	pin AB13 = IOB_S17_2;
	pin AB14 = IOB_S21_0;
	pin AB15 = IOB_S23_0;
	pin AB16 = NC;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S27_0;
	pin AB19 = NC;
	pin AB20 = IOB_S30_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W22_1;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E21_1;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S2_2;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S29_1;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
	vref IOB_N29_1;
}

// xc3s400-ft256 xa3s400-ftg256
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N10_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N14_2;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N16_2;
	pin A10 = IOB_N17_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N26_1;
	pin A14 = IOB_N30_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W32_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N9_0;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N13_0;
	pin B8 = IOB_N15_1;
	pin B9 = GND;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N21_1;
	pin B13 = IOB_N26_0;
	pin B14 = IOB_N30_0;
	pin B15 = GND;
	pin B16 = IOB_E32_1;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W30_0;
	pin C3 = IOB_W30_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_N13_1;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N16_1;
	pin C10 = IOB_N18_2;
	pin C11 = IOB_N19_0;
	pin C12 = IOB_N21_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E30_1;
	pin C16 = IOB_E32_0;
	pin D1 = IOB_W29_0;
	pin D2 = IOB_W29_1;
	pin D3 = IOB_W28_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N8_2;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N16_0;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N20_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E30_0;
	pin D15 = IOB_E29_1;
	pin D16 = IOB_E29_0;
	pin E1 = IOB_W27_0;
	pin E2 = IOB_W27_1;
	pin E3 = IOB_W28_0;
	pin E4 = IOB_W26_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N12_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N18_0;
	pin E11 = IOB_N20_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E28_1;
	pin E14 = IOB_E28_0;
	pin E15 = IOB_E27_1;
	pin E16 = IOB_E27_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W25_0;
	pin F3 = IOB_W25_1;
	pin F4 = IOB_W26_0;
	pin F5 = IOB_W24_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E26_1;
	pin F13 = IOB_E26_0;
	pin F14 = IOB_E25_1;
	pin F15 = IOB_E25_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W17_1;
	pin G2 = IOB_W19_0;
	pin G3 = IOB_W23_0;
	pin G4 = IOB_W23_1;
	pin G5 = IOB_W24_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E24_1;
	pin G13 = IOB_E24_0;
	pin G14 = IOB_E23_1;
	pin G15 = IOB_E23_0;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W17_0;
	pin H2 = GND;
	pin H3 = IOB_W18_0;
	pin H4 = IOB_W18_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E18_1;
	pin H14 = IOB_E18_0;
	pin H15 = IOB_E17_1;
	pin H16 = IOB_E17_0;
	pin J1 = IOB_W16_1;
	pin J2 = IOB_W16_0;
	pin J3 = IOB_W15_1;
	pin J4 = IOB_W15_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E15_0;
	pin J14 = IOB_E15_1;
	pin J15 = GND;
	pin J16 = IOB_E16_1;
	pin K1 = IOB_W14_1;
	pin K2 = IOB_W10_1;
	pin K3 = IOB_W10_0;
	pin K4 = IOB_W9_1;
	pin K5 = IOB_W9_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E9_1;
	pin K13 = IOB_E10_0;
	pin K14 = IOB_E10_1;
	pin K15 = IOB_E14_1;
	pin K16 = IOB_E16_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W8_1;
	pin L3 = IOB_W8_0;
	pin L4 = IOB_W7_1;
	pin L5 = IOB_W7_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E9_0;
	pin L13 = IOB_E7_1;
	pin L14 = IOB_E8_0;
	pin L15 = IOB_E8_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W6_1;
	pin M2 = IOB_W6_0;
	pin M3 = IOB_W5_1;
	pin M4 = IOB_W5_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S11_0;
	pin M7 = IOB_S13_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S19_1;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E7_0;
	pin M14 = IOB_E5_1;
	pin M15 = IOB_E6_0;
	pin M16 = IOB_E6_1;
	pin N1 = IOB_W4_1;
	pin N2 = IOB_W4_0;
	pin N3 = IOB_W3_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S11_2;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_1;
	pin N8 = IOB_S15_0;
	pin N9 = IOB_S17_1;
	pin N10 = IOB_S19_0;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S23_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E4_0;
	pin N16 = IOB_E4_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W3_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S10_0;
	pin P6 = IOB_S12_0;
	pin P7 = IOB_S13_2;
	pin P8 = IOB_S15_1;
	pin P9 = IOB_S17_0;
	pin P10 = IOB_S18_1;
	pin P11 = IOB_S20_1;
	pin P12 = IOB_S22_1;
	pin P13 = IOB_S30_2;
	pin P14 = IOB_E3_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S5_0;
	pin R5 = IOB_S10_1;
	pin R6 = IOB_S12_1;
	pin R7 = IOB_S14_0;
	pin R8 = GND;
	pin R9 = IOB_S16_1;
	pin R10 = IOB_S18_0;
	pin R11 = IOB_S20_0;
	pin R12 = IOB_S22_0;
	pin R13 = IOB_S30_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S5_1;
	pin T5 = IOB_S9_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S14_1;
	pin T8 = IOB_S15_2;
	pin T9 = IOB_S16_0;
	pin T10 = IOB_S17_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S21_2;
	pin T13 = IOB_S30_0;
	pin T14 = IOB_S24_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S12_0;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N20_2;
	vref IOB_N26_1;
}

// xc3s400-pq208 xa3s400-pqg208
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin P1 = GND;
	pin P2 = IOB_W32_1;
	pin P3 = IOB_W32_0;
	pin P4 = IOB_W30_1;
	pin P5 = IOB_W30_0;
	pin P6 = VCCO7;
	pin P7 = IOB_W28_1;
	pin P8 = GND;
	pin P9 = IOB_W28_0;
	pin P10 = IOB_W27_1;
	pin P11 = IOB_W27_0;
	pin P12 = IOB_W26_1;
	pin P13 = IOB_W26_0;
	pin P14 = GND;
	pin P15 = IOB_W25_1;
	pin P16 = IOB_W25_0;
	pin P17 = VCCAUX;
	pin P18 = IOB_W24_1;
	pin P19 = IOB_W24_0;
	pin P20 = IOB_W23_1;
	pin P21 = IOB_W23_0;
	pin P22 = IOB_W18_1;
	pin P23 = VCCO7;
	pin P24 = IOB_W18_0;
	pin P25 = GND;
	pin P26 = IOB_W17_1;
	pin P27 = IOB_W17_0;
	pin P28 = IOB_W16_1;
	pin P29 = IOB_W16_0;
	pin P30 = GND;
	pin P31 = IOB_W15_1;
	pin P32 = VCCO6;
	pin P33 = IOB_W15_0;
	pin P34 = IOB_W10_1;
	pin P35 = IOB_W10_0;
	pin P36 = IOB_W9_1;
	pin P37 = IOB_W9_0;
	pin P38 = VCCAUX;
	pin P39 = IOB_W8_1;
	pin P40 = IOB_W8_0;
	pin P41 = GND;
	pin P42 = IOB_W7_1;
	pin P43 = IOB_W7_0;
	pin P44 = IOB_W6_1;
	pin P45 = IOB_W6_0;
	pin P46 = IOB_W5_1;
	pin P47 = GND;
	pin P48 = IOB_W5_0;
	pin P49 = VCCO6;
	pin P50 = IOB_W4_1;
	pin P51 = IOB_W1_1;
	pin P52 = IOB_W1_0;
	pin P53 = GND;
	pin P54 = M1;
	pin P55 = M0;
	pin P56 = M2;
	pin P57 = IOB_S1_0;
	pin P58 = IOB_S1_1;
	pin P59 = GND;
	pin P60 = VCCO5;
	pin P61 = IOB_S5_0;
	pin P62 = IOB_S5_1;
	pin P63 = IOB_S9_2;
	pin P64 = IOB_S10_0;
	pin P65 = IOB_S10_1;
	pin P66 = GND;
	pin P67 = IOB_S11_0;
	pin P68 = IOB_S11_1;
	pin P69 = VCCAUX;
	pin P70 = VCCINT;
	pin P71 = IOB_S13_2;
	pin P72 = IOB_S14_0;
	pin P73 = VCCO5;
	pin P74 = IOB_S14_1;
	pin P75 = GND;
	pin P76 = IOB_S15_0;
	pin P77 = IOB_S15_1;
	pin P78 = IOB_S15_2;
	pin P79 = IOB_S16_0;
	pin P80 = IOB_S16_1;
	pin P81 = IOB_S17_0;
	pin P82 = GND;
	pin P83 = IOB_S17_1;
	pin P84 = VCCO4;
	pin P85 = IOB_S17_2;
	pin P86 = IOB_S18_0;
	pin P87 = IOB_S18_1;
	pin P88 = VCCINT;
	pin P89 = VCCAUX;
	pin P90 = IOB_S21_0;
	pin P91 = GND;
	pin P92 = IOB_S21_1;
	pin P93 = IOB_S21_2;
	pin P94 = IOB_S22_0;
	pin P95 = IOB_S22_1;
	pin P96 = IOB_S23_2;
	pin P97 = IOB_S24_1;
	pin P98 = VCCO4;
	pin P99 = GND;
	pin P100 = IOB_S30_0;
	pin P101 = IOB_S30_1;
	pin P102 = IOB_S30_2;
	pin P103 = DONE;
	pin P104 = CCLK;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E4_0;
	pin P109 = IOB_E4_1;
	pin P110 = VCCO3;
	pin P111 = IOB_E5_0;
	pin P112 = GND;
	pin P113 = IOB_E5_1;
	pin P114 = IOB_E6_0;
	pin P115 = IOB_E6_1;
	pin P116 = IOB_E7_0;
	pin P117 = IOB_E7_1;
	pin P118 = GND;
	pin P119 = IOB_E8_0;
	pin P120 = IOB_E8_1;
	pin P121 = VCCAUX;
	pin P122 = IOB_E9_0;
	pin P123 = IOB_E9_1;
	pin P124 = IOB_E10_0;
	pin P125 = IOB_E10_1;
	pin P126 = IOB_E15_0;
	pin P127 = VCCO3;
	pin P128 = IOB_E15_1;
	pin P129 = GND;
	pin P130 = IOB_E16_0;
	pin P131 = IOB_E16_1;
	pin P132 = IOB_E17_0;
	pin P133 = IOB_E17_1;
	pin P134 = GND;
	pin P135 = IOB_E18_0;
	pin P136 = VCCO2;
	pin P137 = IOB_E18_1;
	pin P138 = IOB_E23_0;
	pin P139 = IOB_E23_1;
	pin P140 = IOB_E24_0;
	pin P141 = IOB_E24_1;
	pin P142 = VCCAUX;
	pin P143 = IOB_E25_0;
	pin P144 = IOB_E25_1;
	pin P145 = GND;
	pin P146 = IOB_E26_0;
	pin P147 = IOB_E26_1;
	pin P148 = IOB_E27_0;
	pin P149 = IOB_E27_1;
	pin P150 = IOB_E28_0;
	pin P151 = GND;
	pin P152 = IOB_E28_1;
	pin P153 = VCCO2;
	pin P154 = IOB_E29_0;
	pin P155 = IOB_E32_0;
	pin P156 = IOB_E32_1;
	pin P157 = GND;
	pin P158 = TDO;
	pin P159 = TCK;
	pin P160 = TMS;
	pin P161 = IOB_N30_0;
	pin P162 = IOB_N30_1;
	pin P163 = GND;
	pin P164 = VCCO1;
	pin P165 = IOB_N26_0;
	pin P166 = IOB_N26_1;
	pin P167 = IOB_N22_2;
	pin P168 = IOB_N21_0;
	pin P169 = IOB_N21_1;
	pin P170 = GND;
	pin P171 = IOB_N20_0;
	pin P172 = IOB_N20_1;
	pin P173 = VCCAUX;
	pin P174 = VCCINT;
	pin P175 = IOB_N18_2;
	pin P176 = IOB_N17_0;
	pin P177 = VCCO1;
	pin P178 = IOB_N17_1;
	pin P179 = GND;
	pin P180 = IOB_N16_0;
	pin P181 = IOB_N16_1;
	pin P182 = IOB_N16_2;
	pin P183 = IOB_N15_0;
	pin P184 = IOB_N15_1;
	pin P185 = IOB_N14_0;
	pin P186 = GND;
	pin P187 = IOB_N14_1;
	pin P188 = VCCO0;
	pin P189 = IOB_N14_2;
	pin P190 = IOB_N13_0;
	pin P191 = IOB_N13_1;
	pin P192 = VCCINT;
	pin P193 = VCCAUX;
	pin P194 = IOB_N10_0;
	pin P195 = GND;
	pin P196 = IOB_N10_1;
	pin P197 = IOB_N10_2;
	pin P198 = IOB_N9_0;
	pin P199 = IOB_N9_1;
	pin P200 = IOB_N8_2;
	pin P201 = VCCO0;
	pin P202 = GND;
	pin P203 = IOB_N1_0;
	pin P204 = IOB_N1_1;
	pin P205 = IOB_N1_2;
	pin P206 = HSWAP_EN;
	pin P207 = PROG_B;
	pin P208 = TDI;
	vref IOB_W4_1;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_W30_1;
	vref IOB_E4_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_E29_0;
	vref IOB_S10_1;
	vref IOB_S15_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S30_2;
	vref IOB_N1_2;
	vref IOB_N8_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
	vref IOB_N26_1;
}

// xc3s400-tq144
bond BOND13 {
	bank 0 = 0
	bank 1 = 0
	bank 2 = 1
	bank 3 = 1
	bank 4 = 2
	bank 5 = 2
	bank 6 = 3
	bank 7 = 3
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = VCCO7;
	pin P4 = IOB_W28_0;
	pin P5 = IOB_W27_1;
	pin P6 = IOB_W27_0;
	pin P7 = IOB_W26_1;
	pin P8 = IOB_W26_0;
	pin P9 = GND;
	pin P10 = IOB_W25_1;
	pin P11 = IOB_W25_0;
	pin P12 = IOB_W24_1;
	pin P13 = IOB_W24_0;
	pin P14 = IOB_W23_1;
	pin P15 = IOB_W23_0;
	pin P16 = GND;
	pin P17 = IOB_W17_1;
	pin P18 = IOB_W17_0;
	pin P19 = VCCO7;
	pin P20 = IOB_W16_1;
	pin P21 = IOB_W16_0;
	pin P22 = GND;
	pin P23 = IOB_W10_1;
	pin P24 = IOB_W10_0;
	pin P25 = IOB_W9_1;
	pin P26 = IOB_W9_0;
	pin P27 = IOB_W8_1;
	pin P28 = IOB_W8_0;
	pin P29 = GND;
	pin P30 = IOB_W7_1;
	pin P31 = IOB_W7_0;
	pin P32 = IOB_W6_1;
	pin P33 = IOB_W6_0;
	pin P34 = VCCO6;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W1_0;
	pin P37 = M1;
	pin P38 = M0;
	pin P39 = M2;
	pin P40 = IOB_S1_0;
	pin P41 = IOB_S1_1;
	pin P42 = GND;
	pin P43 = VCCO5;
	pin P44 = IOB_S10_1;
	pin P45 = GND;
	pin P46 = IOB_S11_0;
	pin P47 = IOB_S11_1;
	pin P48 = VCCAUX;
	pin P49 = VCCINT;
	pin P50 = IOB_S14_0;
	pin P51 = IOB_S14_1;
	pin P52 = IOB_S15_0;
	pin P53 = IOB_S15_1;
	pin P54 = VCCO5;
	pin P55 = IOB_S16_0;
	pin P56 = IOB_S16_1;
	pin P57 = IOB_S17_0;
	pin P58 = IOB_S17_1;
	pin P59 = IOB_S18_0;
	pin P60 = IOB_S18_1;
	pin P61 = VCCINT;
	pin P62 = VCCAUX;
	pin P63 = IOB_S21_0;
	pin P64 = GND;
	pin P65 = IOB_S21_1;
	pin P66 = VCCO4;
	pin P67 = GND;
	pin P68 = IOB_S30_0;
	pin P69 = IOB_S30_1;
	pin P70 = IOB_S30_2;
	pin P71 = DONE;
	pin P72 = CCLK;
	pin P73 = IOB_E1_0;
	pin P74 = IOB_E1_1;
	pin P75 = VCCO3;
	pin P76 = IOB_E5_1;
	pin P77 = IOB_E6_0;
	pin P78 = IOB_E6_1;
	pin P79 = IOB_E7_0;
	pin P80 = IOB_E7_1;
	pin P81 = GND;
	pin P82 = IOB_E8_0;
	pin P83 = IOB_E8_1;
	pin P84 = IOB_E9_0;
	pin P85 = IOB_E9_1;
	pin P86 = IOB_E10_0;
	pin P87 = IOB_E10_1;
	pin P88 = GND;
	pin P89 = IOB_E16_0;
	pin P90 = IOB_E16_1;
	pin P91 = VCCO3;
	pin P92 = IOB_E17_0;
	pin P93 = IOB_E17_1;
	pin P94 = GND;
	pin P95 = IOB_E23_0;
	pin P96 = IOB_E23_1;
	pin P97 = IOB_E24_0;
	pin P98 = IOB_E24_1;
	pin P99 = IOB_E25_0;
	pin P100 = IOB_E25_1;
	pin P101 = GND;
	pin P102 = IOB_E26_0;
	pin P103 = IOB_E26_1;
	pin P104 = IOB_E27_0;
	pin P105 = IOB_E27_1;
	pin P106 = VCCO2;
	pin P107 = IOB_E32_0;
	pin P108 = IOB_E32_1;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = TMS;
	pin P112 = IOB_N30_0;
	pin P113 = IOB_N30_1;
	pin P114 = GND;
	pin P115 = VCCO1;
	pin P116 = IOB_N21_1;
	pin P117 = GND;
	pin P118 = IOB_N20_0;
	pin P119 = IOB_N20_1;
	pin P120 = VCCAUX;
	pin P121 = VCCINT;
	pin P122 = IOB_N17_0;
	pin P123 = IOB_N17_1;
	pin P124 = IOB_N16_0;
	pin P125 = IOB_N16_1;
	pin P126 = VCCO1;
	pin P127 = IOB_N15_0;
	pin P128 = IOB_N15_1;
	pin P129 = IOB_N14_0;
	pin P130 = IOB_N14_1;
	pin P131 = IOB_N13_0;
	pin P132 = IOB_N13_1;
	pin P133 = VCCINT;
	pin P134 = VCCAUX;
	pin P135 = IOB_N10_0;
	pin P136 = GND;
	pin P137 = IOB_N10_1;
	pin P138 = VCCO0;
	pin P139 = GND;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N1_1;
	pin P142 = HSWAP_EN;
	pin P143 = PROG_B;
	pin P144 = TDI;
	vref IOB_W10_0;
	vref IOB_W16_1;
	vref IOB_W17_0;
	vref IOB_W28_0;
	vref IOB_E9_0;
	vref IOB_E16_1;
	vref IOB_E17_0;
	vref IOB_E24_1;
	vref IOB_S10_1;
	vref IOB_S30_2;
	vref IOB_N14_0;
	vref IOB_N17_1;
}

// xc3s1000-fg320 xc3s1000l-fg320
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N10_1;
	pin A5 = IOB_N10_0;
	pin A6 = GND;
	pin A7 = IOB_N19_1;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N20_0;
	pin A10 = IOB_N23_1;
	pin A11 = IOB_N24_2;
	pin A12 = IOB_N26_2;
	pin A13 = GND;
	pin A14 = IOB_N32_1;
	pin A15 = IOB_N34_1;
	pin A16 = IOB_N42_1;
	pin A17 = IOB_N42_0;
	pin A18 = GND;
	pin B1 = IOB_W44_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N15_1;
	pin B6 = IOB_N15_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N20_1;
	pin B10 = IOB_N23_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N28_2;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N34_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E44_1;
	pin C1 = IOB_W44_0;
	pin C2 = IOB_W48_1;
	pin C3 = IOB_W48_0;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N16_1;
	pin C8 = IOB_N17_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N26_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N33_1;
	pin C15 = IOB_N33_0;
	pin C16 = IOB_E48_1;
	pin C17 = IOB_E48_0;
	pin C18 = IOB_E44_0;
	pin D1 = IOB_W43_0;
	pin D2 = IOB_W43_1;
	pin D3 = IOB_W42_1;
	pin D4 = TDI;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N12_2;
	pin D7 = IOB_N16_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N20_2;
	pin D10 = IOB_N22_2;
	pin D11 = IOB_N24_0;
	pin D12 = IOB_N26_0;
	pin D13 = IOB_N29_0;
	pin D14 = IOB_N29_1;
	pin D15 = TDO;
	pin D16 = IOB_E42_1;
	pin D17 = IOB_E43_1;
	pin D18 = IOB_E43_0;
	pin E1 = IOB_W41_1;
	pin E2 = IOB_W41_0;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W40_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N16_2;
	pin E8 = IOB_N18_1;
	pin E9 = IOB_N21_1;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N25_0;
	pin E12 = IOB_N27_0;
	pin E13 = IOB_N27_1;
	pin E14 = TCK;
	pin E15 = IOB_E40_0;
	pin E16 = IOB_E42_0;
	pin E17 = IOB_E41_1;
	pin E18 = IOB_E41_0;
	pin F1 = GND;
	pin F2 = IOB_W38_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W40_1;
	pin F5 = IOB_W39_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N18_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N22_0;
	pin F11 = IOB_N25_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E39_1;
	pin F15 = IOB_E40_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E38_0;
	pin F18 = GND;
	pin G1 = IOB_W38_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W37_1;
	pin G4 = IOB_W37_0;
	pin G5 = IOB_W39_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E39_0;
	pin G15 = IOB_E37_1;
	pin G16 = IOB_E37_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E38_1;
	pin H1 = IOB_W28_0;
	pin H2 = IOB_W28_1;
	pin H3 = IOB_W29_1;
	pin H4 = IOB_W29_0;
	pin H5 = IOB_W35_0;
	pin H6 = IOB_W35_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E35_1;
	pin H14 = IOB_E35_0;
	pin H15 = IOB_E29_0;
	pin H16 = IOB_E29_1;
	pin H17 = IOB_E28_1;
	pin H18 = IOB_E28_0;
	pin J1 = IOB_W26_0;
	pin J2 = IOB_W26_1;
	pin J3 = GND;
	pin J4 = IOB_W25_1;
	pin J5 = IOB_W25_0;
	pin J6 = IOB_W27_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E27_0;
	pin J14 = IOB_E25_0;
	pin J15 = IOB_E25_1;
	pin J16 = GND;
	pin J17 = IOB_E26_0;
	pin J18 = IOB_E26_1;
	pin K1 = IOB_W24_0;
	pin K2 = IOB_W24_1;
	pin K3 = GND;
	pin K4 = IOB_W23_1;
	pin K5 = IOB_W23_0;
	pin K6 = IOB_W22_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E23_1;
	pin K14 = IOB_E23_0;
	pin K15 = IOB_E22_1;
	pin K16 = GND;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E24_0;
	pin L1 = IOB_W21_1;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W20_0;
	pin L4 = IOB_W20_1;
	pin L5 = IOB_W14_1;
	pin L6 = IOB_W14_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E14_0;
	pin L14 = IOB_E14_1;
	pin L15 = IOB_E20_1;
	pin L16 = IOB_E20_0;
	pin L17 = IOB_E21_0;
	pin L18 = IOB_E21_1;
	pin M1 = IOB_W12_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W11_0;
	pin M4 = IOB_W11_1;
	pin M5 = IOB_W10_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E10_1;
	pin M15 = IOB_E11_1;
	pin M16 = IOB_E11_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E12_1;
	pin N1 = GND;
	pin N2 = IOB_W12_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W10_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S19_2;
	pin N9 = IOB_S21_1;
	pin N10 = IOB_S22_1;
	pin N11 = IOB_S24_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E9_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E12_0;
	pin N18 = GND;
	pin P1 = IOB_W8_1;
	pin P2 = IOB_W8_0;
	pin P3 = IOB_W7_1;
	pin P4 = IOB_W9_1;
	pin P5 = M0;
	pin P6 = IOB_S16_1;
	pin P7 = IOB_S16_0;
	pin P8 = IOB_S17_2;
	pin P9 = IOB_S21_0;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S24_0;
	pin P12 = IOB_S27_2;
	pin P13 = IOB_S28_0;
	pin P14 = IOB_S38_1;
	pin P15 = IOB_E9_1;
	pin P16 = IOB_E6_1;
	pin P17 = IOB_E8_0;
	pin P18 = IOB_E8_1;
	pin R1 = IOB_W6_1;
	pin R2 = IOB_W6_0;
	pin R3 = IOB_W7_0;
	pin R4 = M2;
	pin R5 = IOB_S10_0;
	pin R6 = IOB_S10_1;
	pin R7 = IOB_S17_1;
	pin R8 = IOB_S19_1;
	pin R9 = IOB_S21_2;
	pin R10 = IOB_S23_2;
	pin R11 = IOB_S25_1;
	pin R12 = IOB_S27_0;
	pin R13 = IOB_S28_1;
	pin R14 = IOB_S38_0;
	pin R15 = DONE;
	pin R16 = IOB_E6_0;
	pin R17 = IOB_E7_1;
	pin R18 = IOB_E7_0;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S17_0;
	pin T8 = IOB_S19_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S25_0;
	pin T12 = IOB_S27_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S34_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E5_1;
	pin U1 = IOB_W5_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S9_0;
	pin U5 = IOB_S11_0;
	pin U6 = IOB_S15_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S20_1;
	pin U10 = IOB_S23_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S31_2;
	pin U14 = IOB_S34_0;
	pin U15 = IOB_S35_1;
	pin U16 = IOB_S42_1;
	pin U17 = GND;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S9_1;
	pin V5 = IOB_S11_1;
	pin V6 = GND;
	pin V7 = IOB_S18_0;
	pin V8 = IOB_S18_1;
	pin V9 = IOB_S20_0;
	pin V10 = IOB_S23_0;
	pin V11 = IOB_S26_0;
	pin V12 = IOB_S26_1;
	pin V13 = GND;
	pin V14 = IOB_S32_1;
	pin V15 = IOB_S35_0;
	pin V16 = IOB_S42_0;
	pin V17 = IOB_S42_2;
	pin V18 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N34_1;
}

// xc3s1000-fg456 xa3s1000-fgg456 xc3s1000l-fg456
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N8_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N16_0;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N24_1;
	pin A14 = IOB_N26_1;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N30_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N34_1;
	pin A19 = IOB_N38_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N16_1;
	pin B10 = IOB_N18_0;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N22_1;
	pin B13 = IOB_N24_0;
	pin B14 = IOB_N26_0;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N30_0;
	pin B17 = IOB_N32_1;
	pin B18 = IOB_N34_0;
	pin B19 = IOB_N38_0;
	pin B20 = IOB_N42_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W44_1;
	pin C2 = IOB_W45_0;
	pin C3 = IOB_W48_0;
	pin C4 = IOB_W48_1;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N12_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N18_1;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N25_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N31_1;
	pin C17 = IOB_N32_0;
	pin C18 = IOB_N35_1;
	pin C19 = IOB_N42_1;
	pin C20 = IOB_E48_1;
	pin C21 = IOB_E48_0;
	pin C22 = IOB_E45_0;
	pin D1 = IOB_W44_0;
	pin D2 = IOB_W42_1;
	pin D3 = IOB_W42_0;
	pin D4 = IOB_W43_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N11_0;
	pin D8 = IOB_N13_0;
	pin D9 = IOB_N16_2;
	pin D10 = IOB_N18_2;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N25_0;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N31_0;
	pin D17 = IOB_N33_1;
	pin D18 = IOB_N35_0;
	pin D19 = IOB_E44_0;
	pin D20 = IOB_E44_1;
	pin D21 = IOB_E43_1;
	pin D22 = IOB_E43_0;
	pin E1 = IOB_W40_0;
	pin E2 = IOB_W40_1;
	pin E3 = IOB_W41_1;
	pin E4 = IOB_W43_0;
	pin E5 = IOB_N4_0;
	pin E6 = IOB_N9_1;
	pin E7 = IOB_N11_1;
	pin E8 = IOB_N13_1;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N17_0;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N23_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N27_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N32_2;
	pin E17 = IOB_N33_0;
	pin E18 = IOB_E42_1;
	pin E19 = IOB_E41_1;
	pin E20 = IOB_E41_0;
	pin E21 = IOB_E40_1;
	pin E22 = IOB_E40_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W38_0;
	pin F3 = IOB_W38_1;
	pin F4 = IOB_W41_0;
	pin F5 = IOB_W39_1;
	pin F6 = IOB_N8_2;
	pin F7 = IOB_N10_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N15_1;
	pin F10 = IOB_N17_1;
	pin F11 = IOB_N19_1;
	pin F12 = IOB_N24_2;
	pin F13 = IOB_N28_2;
	pin F14 = IOB_N30_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N34_2;
	pin F17 = IOB_N38_2;
	pin F18 = IOB_E42_0;
	pin F19 = IOB_E38_1;
	pin F20 = IOB_E37_1;
	pin F21 = IOB_E37_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W36_0;
	pin G4 = IOB_W36_1;
	pin G5 = IOB_W37_1;
	pin G6 = IOB_W39_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E39_1;
	pin G18 = IOB_E39_0;
	pin G19 = IOB_E38_0;
	pin G20 = IOB_E36_1;
	pin G21 = IOB_E35_1;
	pin G22 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W33_1;
	pin H5 = IOB_W37_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E34_1;
	pin H19 = IOB_E36_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E33_1;
	pin H22 = IOB_E33_0;
	pin J1 = IOB_W31_0;
	pin J2 = IOB_W31_1;
	pin J3 = GND;
	pin J4 = IOB_W33_0;
	pin J5 = IOB_W32_0;
	pin J6 = IOB_W32_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E34_0;
	pin J18 = IOB_E32_1;
	pin J19 = IOB_E32_0;
	pin J20 = GND;
	pin J21 = IOB_E31_1;
	pin J22 = IOB_E31_0;
	pin K1 = IOB_W28_0;
	pin K2 = IOB_W28_1;
	pin K3 = IOB_W29_0;
	pin K4 = IOB_W29_1;
	pin K5 = IOB_W30_0;
	pin K6 = IOB_W30_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E30_1;
	pin K18 = IOB_E30_0;
	pin K19 = IOB_E29_1;
	pin K20 = IOB_E29_0;
	pin K21 = IOB_E28_1;
	pin K22 = IOB_E28_0;
	pin L1 = IOB_W25_0;
	pin L2 = IOB_W25_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W27_0;
	pin L6 = IOB_W27_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E27_1;
	pin L18 = IOB_E27_0;
	pin L19 = IOB_E26_1;
	pin L20 = IOB_E26_0;
	pin L21 = IOB_E25_1;
	pin L22 = IOB_E25_0;
	pin M1 = IOB_W24_1;
	pin M2 = IOB_W24_0;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W22_1;
	pin M6 = IOB_W22_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E22_0;
	pin M18 = IOB_E22_1;
	pin M19 = IOB_E23_0;
	pin M20 = IOB_E23_1;
	pin M21 = IOB_E24_0;
	pin M22 = IOB_E24_1;
	pin N1 = IOB_W21_1;
	pin N2 = IOB_W21_0;
	pin N3 = IOB_W20_1;
	pin N4 = IOB_W20_0;
	pin N5 = IOB_W19_1;
	pin N6 = IOB_W19_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E19_0;
	pin N18 = IOB_E19_1;
	pin N19 = IOB_E20_0;
	pin N20 = IOB_E20_1;
	pin N21 = IOB_E21_0;
	pin N22 = IOB_E21_1;
	pin P1 = IOB_W18_1;
	pin P2 = IOB_W18_0;
	pin P3 = GND;
	pin P4 = IOB_W17_1;
	pin P5 = IOB_W17_0;
	pin P6 = IOB_W15_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E17_0;
	pin P18 = IOB_E17_1;
	pin P19 = IOB_E16_1;
	pin P20 = GND;
	pin P21 = IOB_E18_0;
	pin P22 = IOB_E18_1;
	pin R1 = IOB_W16_1;
	pin R2 = IOB_W16_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W13_1;
	pin R5 = IOB_W15_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_1;
	pin R19 = IOB_E16_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E15_0;
	pin R22 = IOB_E15_1;
	pin T1 = IOB_W14_1;
	pin T2 = IOB_W14_0;
	pin T3 = IOB_W13_0;
	pin T4 = IOB_W11_1;
	pin T5 = IOB_W10_1;
	pin T6 = IOB_W10_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E10_1;
	pin T18 = IOB_E12_0;
	pin T19 = IOB_E13_0;
	pin T20 = IOB_E13_1;
	pin T21 = IOB_E14_0;
	pin T22 = IOB_E14_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_W12_0;
	pin U4 = IOB_W11_0;
	pin U5 = IOB_W7_1;
	pin U6 = IOB_S5_2;
	pin U7 = IOB_S9_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S13_2;
	pin U10 = IOB_S15_2;
	pin U11 = IOB_S19_2;
	pin U12 = IOB_S24_1;
	pin U13 = IOB_S26_1;
	pin U14 = IOB_S28_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S33_2;
	pin U17 = IOB_S35_2;
	pin U18 = IOB_E10_0;
	pin U19 = IOB_E8_1;
	pin U20 = IOB_E11_0;
	pin U21 = IOB_E11_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W9_1;
	pin V2 = IOB_W9_0;
	pin V3 = IOB_W8_1;
	pin V4 = IOB_W8_0;
	pin V5 = IOB_W7_0;
	pin V6 = IOB_S10_0;
	pin V7 = IOB_S11_2;
	pin V8 = IOB_S14_0;
	pin V9 = IOB_S16_0;
	pin V10 = IOB_S17_2;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_0;
	pin V14 = IOB_S28_0;
	pin V15 = IOB_S30_1;
	pin V16 = IOB_S32_1;
	pin V17 = IOB_S34_1;
	pin V18 = IOB_S42_2;
	pin V19 = IOB_E6_1;
	pin V20 = IOB_E8_0;
	pin V21 = IOB_E9_0;
	pin V22 = IOB_E9_1;
	pin W1 = IOB_W6_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_W5_0;
	pin W5 = IOB_S8_0;
	pin W6 = IOB_S10_1;
	pin W7 = IOB_S12_0;
	pin W8 = IOB_S14_1;
	pin W9 = IOB_S16_1;
	pin W10 = IOB_S18_0;
	pin W11 = IOB_S20_1;
	pin W12 = IOB_S23_1;
	pin W13 = IOB_S25_2;
	pin W14 = IOB_S27_2;
	pin W15 = IOB_S30_0;
	pin W16 = IOB_S32_0;
	pin W17 = IOB_S34_0;
	pin W18 = IOB_S38_1;
	pin W19 = IOB_E6_0;
	pin W20 = IOB_E7_0;
	pin W21 = IOB_E7_1;
	pin W22 = IOB_E5_1;
	pin Y1 = IOB_W4_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S11_0;
	pin Y7 = IOB_S12_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S18_1;
	pin Y11 = IOB_S21_0;
	pin Y12 = IOB_S23_0;
	pin Y13 = IOB_S25_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S31_2;
	pin Y17 = IOB_S33_1;
	pin Y18 = IOB_S38_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E4_1;
	pin Y22 = IOB_E5_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S5_0;
	pin AA5 = IOB_S9_0;
	pin AA6 = IOB_S11_1;
	pin AA7 = IOB_S13_0;
	pin AA8 = IOB_S15_0;
	pin AA9 = IOB_S17_0;
	pin AA10 = IOB_S19_0;
	pin AA11 = IOB_S21_1;
	pin AA12 = IOB_S22_1;
	pin AA13 = IOB_S25_0;
	pin AA14 = IOB_S27_1;
	pin AA15 = IOB_S29_1;
	pin AA16 = IOB_S31_1;
	pin AA17 = IOB_S33_0;
	pin AA18 = IOB_S35_1;
	pin AA19 = IOB_S39_1;
	pin AA20 = IOB_S42_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S5_1;
	pin AB5 = IOB_S9_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S13_1;
	pin AB8 = IOB_S15_1;
	pin AB9 = IOB_S17_1;
	pin AB10 = IOB_S19_1;
	pin AB11 = IOB_S21_2;
	pin AB12 = IOB_S22_0;
	pin AB13 = IOB_S23_2;
	pin AB14 = IOB_S27_0;
	pin AB15 = IOB_S29_0;
	pin AB16 = IOB_S31_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S35_0;
	pin AB19 = IOB_S39_0;
	pin AB20 = IOB_S42_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S5_2;
	vref IOB_S12_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S30_1;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N30_2;
	vref IOB_N34_1;
	vref IOB_N38_1;
}

// xc3s1000-fg676
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N6_2;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N10_0;
	pin A9 = VCCAUX;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = IOB_N18_0;
	pin A13 = IOB_N21_0;
	pin A14 = IOB_N22_2;
	pin A15 = IOB_N25_1;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = VCCAUX;
	pin A19 = IOB_N33_1;
	pin A20 = IOB_N34_1;
	pin A21 = IOB_N36_1;
	pin A22 = IOB_N38_2;
	pin A23 = IOB_N41_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N10_1;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = IOB_N18_1;
	pin B13 = IOB_N21_1;
	pin B14 = IOB_N22_1;
	pin B15 = IOB_N25_0;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = IOB_N33_0;
	pin B20 = IOB_N34_0;
	pin B21 = IOB_N36_0;
	pin B22 = IOB_N38_1;
	pin B23 = IOB_N41_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = VCCO0;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N13_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N18_2;
	pin C13 = IOB_N20_0;
	pin C14 = IOB_N22_0;
	pin C15 = IOB_N26_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N30_2;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = VCCO1;
	pin C21 = IOB_N37_1;
	pin C22 = IOB_N38_0;
	pin C23 = IOB_N41_0;
	pin C24 = GND;
	pin C25 = IOB_E48_1;
	pin C26 = IOB_E48_0;
	pin D1 = IOB_W46_0;
	pin D2 = IOB_W46_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = IOB_N13_1;
	pin D11 = IOB_N15_0;
	pin D12 = GND;
	pin D13 = IOB_N20_1;
	pin D14 = IOB_N23_1;
	pin D15 = GND;
	pin D16 = IOB_N28_2;
	pin D17 = IOB_N30_1;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = IOB_N35_1;
	pin D21 = IOB_N37_0;
	pin D22 = IOB_N42_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E46_1;
	pin D26 = IOB_E46_0;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_W47_0;
	pin E4 = IOB_W47_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = IOB_N12_0;
	pin E11 = IOB_N15_1;
	pin E12 = IOB_N17_0;
	pin E13 = IOB_N20_2;
	pin E14 = IOB_N23_0;
	pin E15 = IOB_N26_1;
	pin E16 = IOB_N28_1;
	pin E17 = IOB_N30_0;
	pin E18 = IOB_N32_2;
	pin E19 = NC;
	pin E20 = IOB_N35_0;
	pin E21 = IOB_N39_1;
	pin E22 = IOB_N42_0;
	pin E23 = IOB_E47_1;
	pin E24 = IOB_E47_0;
	pin E25 = NC;
	pin E26 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W48_0;
	pin F6 = IOB_W48_1;
	pin F7 = IOB_N10_2;
	pin F8 = NC;
	pin F9 = IOB_N11_0;
	pin F10 = IOB_N12_1;
	pin F11 = IOB_N14_0;
	pin F12 = IOB_N17_1;
	pin F13 = IOB_N19_0;
	pin F14 = IOB_N24_2;
	pin F15 = IOB_N26_0;
	pin F16 = IOB_N28_0;
	pin F17 = IOB_N31_1;
	pin F18 = IOB_N32_1;
	pin F19 = NC;
	pin F20 = IOB_N36_2;
	pin F21 = IOB_N39_0;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = IOB_W45_0;
	pin G2 = IOB_W45_1;
	pin G3 = VCCO7;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = IOB_N11_1;
	pin G10 = IOB_N12_2;
	pin G11 = IOB_N14_1;
	pin G12 = IOB_N16_1;
	pin G13 = IOB_N19_1;
	pin G14 = IOB_N24_1;
	pin G15 = IOB_N27_1;
	pin G16 = IOB_N29_1;
	pin G17 = IOB_N31_0;
	pin G18 = IOB_N32_0;
	pin G19 = IOB_N34_2;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = VCCO2;
	pin G25 = NC;
	pin G26 = NC;
	pin H1 = IOB_W42_0;
	pin H2 = IOB_W42_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W44_1;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N16_2;
	pin H13 = IOB_N16_0;
	pin H14 = IOB_N24_0;
	pin H15 = IOB_N27_0;
	pin H16 = IOB_N29_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E45_1;
	pin H21 = IOB_E45_0;
	pin H22 = IOB_E44_1;
	pin H23 = IOB_E43_1;
	pin H24 = IOB_E43_0;
	pin H25 = IOB_E42_1;
	pin H26 = IOB_E42_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W39_0;
	pin J3 = IOB_W39_1;
	pin J4 = IOB_W40_0;
	pin J5 = IOB_W40_1;
	pin J6 = IOB_W44_0;
	pin J7 = IOB_W41_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E41_1;
	pin J21 = IOB_E44_0;
	pin J22 = IOB_E40_1;
	pin J23 = IOB_E40_0;
	pin J24 = IOB_E39_1;
	pin J25 = IOB_E39_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W36_0;
	pin K2 = IOB_W36_1;
	pin K3 = IOB_W37_0;
	pin K4 = IOB_W37_1;
	pin K5 = IOB_W38_0;
	pin K6 = IOB_W38_1;
	pin K7 = IOB_W41_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E41_0;
	pin K21 = IOB_E38_1;
	pin K22 = IOB_E38_0;
	pin K23 = IOB_E37_1;
	pin K24 = IOB_E37_0;
	pin K25 = IOB_E36_1;
	pin K26 = IOB_E36_0;
	pin L1 = IOB_W33_0;
	pin L2 = IOB_W33_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W30_1;
	pin L5 = IOB_W34_0;
	pin L6 = IOB_W34_1;
	pin L7 = IOB_W35_0;
	pin L8 = IOB_W35_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E35_1;
	pin L20 = IOB_E35_0;
	pin L21 = IOB_E34_1;
	pin L22 = IOB_E34_0;
	pin L23 = IOB_E30_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E33_1;
	pin L26 = IOB_E33_0;
	pin M1 = IOB_W29_0;
	pin M2 = IOB_W29_1;
	pin M3 = IOB_W30_0;
	pin M4 = GND;
	pin M5 = IOB_W31_1;
	pin M6 = IOB_W31_0;
	pin M7 = IOB_W32_0;
	pin M8 = IOB_W32_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E32_1;
	pin M20 = IOB_E32_0;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin M23 = GND;
	pin M24 = IOB_E30_0;
	pin M25 = IOB_E29_1;
	pin M26 = IOB_E29_0;
	pin N1 = IOB_W25_0;
	pin N2 = IOB_W25_1;
	pin N3 = IOB_W26_0;
	pin N4 = IOB_W26_1;
	pin N5 = IOB_W27_0;
	pin N6 = IOB_W27_1;
	pin N7 = IOB_W28_0;
	pin N8 = IOB_W28_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E28_1;
	pin N20 = IOB_E28_0;
	pin N21 = IOB_E27_1;
	pin N22 = IOB_E27_0;
	pin N23 = IOB_E26_1;
	pin N24 = IOB_E26_0;
	pin N25 = IOB_E25_1;
	pin N26 = IOB_E25_0;
	pin P1 = IOB_W24_1;
	pin P2 = IOB_W24_0;
	pin P3 = IOB_W23_1;
	pin P4 = IOB_W23_0;
	pin P5 = IOB_W22_1;
	pin P6 = IOB_W22_0;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W21_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E21_0;
	pin P20 = IOB_E21_1;
	pin P21 = IOB_E22_0;
	pin P22 = IOB_E22_1;
	pin P23 = IOB_E23_0;
	pin P24 = IOB_E23_1;
	pin P25 = IOB_E24_0;
	pin P26 = IOB_E24_1;
	pin R1 = IOB_W20_1;
	pin R2 = IOB_W20_0;
	pin R3 = IOB_W19_1;
	pin R4 = GND;
	pin R5 = IOB_W18_1;
	pin R6 = IOB_W18_0;
	pin R7 = IOB_W17_1;
	pin R8 = IOB_W17_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E17_0;
	pin R20 = IOB_E17_1;
	pin R21 = IOB_E18_0;
	pin R22 = IOB_E18_1;
	pin R23 = GND;
	pin R24 = IOB_E19_1;
	pin R25 = IOB_E20_0;
	pin R26 = IOB_E20_1;
	pin T1 = IOB_W16_1;
	pin T2 = IOB_W16_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W19_0;
	pin T5 = IOB_W15_1;
	pin T6 = IOB_W15_0;
	pin T7 = IOB_W14_1;
	pin T8 = IOB_W14_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E14_0;
	pin T20 = IOB_E14_1;
	pin T21 = IOB_E15_0;
	pin T22 = IOB_E15_1;
	pin T23 = IOB_E19_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E16_0;
	pin T26 = IOB_E16_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W12_1;
	pin U4 = IOB_W12_0;
	pin U5 = IOB_W11_1;
	pin U6 = IOB_W11_0;
	pin U7 = IOB_W8_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E8_1;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_0;
	pin U24 = IOB_E12_1;
	pin U25 = IOB_E13_0;
	pin U26 = IOB_E13_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W10_1;
	pin V3 = IOB_W10_0;
	pin V4 = IOB_W9_1;
	pin V5 = IOB_W9_0;
	pin V6 = IOB_W5_0;
	pin V7 = IOB_W8_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E8_0;
	pin V21 = IOB_E5_1;
	pin V22 = IOB_E9_0;
	pin V23 = IOB_E9_1;
	pin V24 = IOB_E10_0;
	pin V25 = IOB_E10_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W7_0;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_W6_0;
	pin W5 = IOB_W5_1;
	pin W6 = IOB_W4_1;
	pin W7 = IOB_W4_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S16_0;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S27_0;
	pin W15 = IOB_S27_2;
	pin W16 = IOB_S29_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = NC;
	pin W21 = NC;
	pin W22 = IOB_E5_0;
	pin W23 = IOB_E6_0;
	pin W24 = IOB_E6_1;
	pin W25 = IOB_E7_0;
	pin W26 = IOB_E7_1;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = VCCO6;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = IOB_S9_2;
	pin Y9 = IOB_S11_0;
	pin Y10 = IOB_S12_0;
	pin Y11 = IOB_S14_1;
	pin Y12 = IOB_S16_1;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S24_1;
	pin Y15 = IOB_S27_1;
	pin Y16 = IOB_S29_1;
	pin Y17 = IOB_S31_2;
	pin Y18 = IOB_S32_1;
	pin Y19 = NC;
	pin Y20 = NC;
	pin Y21 = NC;
	pin Y22 = NC;
	pin Y23 = NC;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E4_0;
	pin Y26 = IOB_E4_1;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = IOB_S4_0;
	pin AA7 = IOB_S7_2;
	pin AA8 = NC;
	pin AA9 = IOB_S11_1;
	pin AA10 = IOB_S12_1;
	pin AA11 = IOB_S15_0;
	pin AA12 = IOB_S17_0;
	pin AA13 = IOB_S19_2;
	pin AA14 = IOB_S24_0;
	pin AA15 = IOB_S26_1;
	pin AA16 = IOB_S29_0;
	pin AA17 = IOB_S31_0;
	pin AA18 = IOB_S32_0;
	pin AA19 = NC;
	pin AA20 = IOB_S33_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S4_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = NC;
	pin AB9 = IOB_S11_2;
	pin AB10 = IOB_S13_0;
	pin AB11 = IOB_S15_1;
	pin AB12 = IOB_S17_1;
	pin AB13 = IOB_S20_0;
	pin AB14 = IOB_S23_2;
	pin AB15 = IOB_S26_0;
	pin AB16 = IOB_S28_1;
	pin AB17 = IOB_S30_0;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = IOB_S35_1;
	pin AB21 = IOB_S37_1;
	pin AB22 = IOB_S42_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S8_1;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S13_1;
	pin AC11 = IOB_S15_2;
	pin AC12 = GND;
	pin AC13 = IOB_S20_1;
	pin AC14 = IOB_S23_1;
	pin AC15 = GND;
	pin AC16 = IOB_S28_0;
	pin AC17 = IOB_S31_1;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = IOB_S35_0;
	pin AC21 = IOB_S37_0;
	pin AC22 = IOB_S42_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S2_0;
	pin AD5 = IOB_S5_0;
	pin AD6 = IOB_S6_1;
	pin AD7 = VCCO5;
	pin AD8 = NC;
	pin AD9 = NC;
	pin AD10 = IOB_S13_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S17_2;
	pin AD13 = IOB_S21_0;
	pin AD14 = IOB_S23_0;
	pin AD15 = IOB_S25_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S30_1;
	pin AD18 = NC;
	pin AD19 = NC;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S36_1;
	pin AD22 = IOB_S38_1;
	pin AD23 = IOB_S39_2;
	pin AD24 = GND;
	pin AD25 = IOB_S42_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S2_1;
	pin AE5 = IOB_S5_1;
	pin AE6 = IOB_S7_0;
	pin AE7 = IOB_S9_0;
	pin AE8 = IOB_S10_0;
	pin AE9 = NC;
	pin AE10 = NC;
	pin AE11 = NC;
	pin AE12 = IOB_S18_0;
	pin AE13 = IOB_S21_1;
	pin AE14 = IOB_S22_1;
	pin AE15 = IOB_S25_1;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S33_1;
	pin AE20 = IOB_S34_1;
	pin AE21 = IOB_S36_0;
	pin AE22 = IOB_S38_0;
	pin AE23 = IOB_S39_1;
	pin AE24 = IOB_S41_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S5_2;
	pin AF6 = IOB_S7_1;
	pin AF7 = IOB_S9_1;
	pin AF8 = IOB_S10_1;
	pin AF9 = VCCAUX;
	pin AF10 = NC;
	pin AF11 = NC;
	pin AF12 = IOB_S18_1;
	pin AF13 = IOB_S21_2;
	pin AF14 = IOB_S22_0;
	pin AF15 = IOB_S25_0;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S33_0;
	pin AF20 = IOB_S34_0;
	pin AF21 = IOB_S35_2;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S39_0;
	pin AF24 = IOB_S41_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W20_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W35_1;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_W46_0;
	vref IOB_E2_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E20_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E29_1;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_E46_1;
	vref IOB_S5_2;
	vref IOB_S12_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S30_1;
	vref IOB_S31_2;
	vref IOB_S38_1;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N30_2;
	vref IOB_N34_1;
	vref IOB_N38_1;
}

// xc3s1000-ft256 xa3s1000-ftg256 xc3s1000l-ft256
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N16_2;
	pin A6 = VCCAUX;
	pin A7 = IOB_N20_2;
	pin A8 = IOB_N21_0;
	pin A9 = IOB_N22_2;
	pin A10 = IOB_N23_1;
	pin A11 = VCCAUX;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N34_1;
	pin A14 = IOB_N42_1;
	pin A15 = TDO;
	pin A16 = GND;
	pin B1 = IOB_W48_1;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N15_0;
	pin B6 = IOB_N17_0;
	pin B7 = IOB_N19_0;
	pin B8 = IOB_N21_1;
	pin B9 = GND;
	pin B10 = IOB_N23_0;
	pin B11 = IOB_N25_1;
	pin B12 = IOB_N27_1;
	pin B13 = IOB_N34_0;
	pin B14 = IOB_N42_0;
	pin B15 = GND;
	pin B16 = IOB_E48_1;
	pin C1 = IOB_W48_0;
	pin C2 = IOB_W44_0;
	pin C3 = IOB_W44_1;
	pin C4 = HSWAP_EN;
	pin C5 = IOB_N15_1;
	pin C6 = IOB_N17_1;
	pin C7 = IOB_N19_1;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N22_1;
	pin C10 = IOB_N24_2;
	pin C11 = IOB_N25_0;
	pin C12 = IOB_N27_0;
	pin C13 = TMS;
	pin C14 = TCK;
	pin C15 = IOB_E44_1;
	pin C16 = IOB_E48_0;
	pin D1 = IOB_W43_0;
	pin D2 = IOB_W43_1;
	pin D3 = IOB_W42_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N12_2;
	pin D6 = IOB_N16_0;
	pin D7 = IOB_N18_0;
	pin D8 = IOB_N20_1;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N24_1;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_N26_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E44_0;
	pin D15 = IOB_E43_1;
	pin D16 = IOB_E43_0;
	pin E1 = IOB_W41_0;
	pin E2 = IOB_W41_1;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W40_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N16_1;
	pin E7 = IOB_N18_1;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N24_0;
	pin E11 = IOB_N26_0;
	pin E12 = VCCINT;
	pin E13 = IOB_E42_1;
	pin E14 = IOB_E42_0;
	pin E15 = IOB_E41_1;
	pin E16 = IOB_E41_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W39_0;
	pin F3 = IOB_W39_1;
	pin F4 = IOB_W40_0;
	pin F5 = IOB_W38_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E40_1;
	pin F13 = IOB_E40_0;
	pin F14 = IOB_E39_1;
	pin F15 = IOB_E39_0;
	pin F16 = VCCAUX;
	pin G1 = IOB_W25_1;
	pin G2 = IOB_W27_0;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W38_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E38_1;
	pin G13 = IOB_E38_0;
	pin G14 = IOB_E37_1;
	pin G15 = IOB_E37_0;
	pin G16 = IOB_E27_0;
	pin H1 = IOB_W25_0;
	pin H2 = GND;
	pin H3 = IOB_W26_0;
	pin H4 = IOB_W26_1;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E26_1;
	pin H14 = IOB_E26_0;
	pin H15 = IOB_E25_1;
	pin H16 = IOB_E25_0;
	pin J1 = IOB_W24_1;
	pin J2 = IOB_W24_0;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W23_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E23_0;
	pin J14 = IOB_E23_1;
	pin J15 = GND;
	pin J16 = IOB_E24_1;
	pin K1 = IOB_W22_1;
	pin K2 = IOB_W12_1;
	pin K3 = IOB_W12_0;
	pin K4 = IOB_W11_1;
	pin K5 = IOB_W11_0;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E11_1;
	pin K13 = IOB_E12_0;
	pin K14 = IOB_E12_1;
	pin K15 = IOB_E22_1;
	pin K16 = IOB_E24_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W10_1;
	pin L3 = IOB_W10_0;
	pin L4 = IOB_W9_1;
	pin L5 = IOB_W9_0;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E11_0;
	pin L13 = IOB_E9_1;
	pin L14 = IOB_E10_0;
	pin L15 = IOB_E10_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W8_1;
	pin M2 = IOB_W8_0;
	pin M3 = IOB_W7_1;
	pin M4 = IOB_W7_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S17_0;
	pin M7 = IOB_S19_0;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S25_1;
	pin M11 = IOB_S27_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E9_0;
	pin M14 = IOB_E7_1;
	pin M15 = IOB_E8_0;
	pin M16 = IOB_E8_1;
	pin N1 = IOB_W6_1;
	pin N2 = IOB_W6_0;
	pin N3 = IOB_W5_1;
	pin N4 = VCCINT;
	pin N5 = IOB_S17_2;
	pin N6 = IOB_S17_1;
	pin N7 = IOB_S19_1;
	pin N8 = IOB_S21_0;
	pin N9 = IOB_S23_1;
	pin N10 = IOB_S25_0;
	pin N11 = IOB_S27_0;
	pin N12 = IOB_S31_2;
	pin N13 = VCCINT;
	pin N14 = IOB_E7_0;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E6_1;
	pin P1 = IOB_W1_1;
	pin P2 = IOB_W5_0;
	pin P3 = M0;
	pin P4 = M2;
	pin P5 = IOB_S16_0;
	pin P6 = IOB_S18_0;
	pin P7 = IOB_S19_2;
	pin P8 = IOB_S21_1;
	pin P9 = IOB_S23_0;
	pin P10 = IOB_S24_1;
	pin P11 = IOB_S26_1;
	pin P12 = IOB_S28_1;
	pin P13 = IOB_S42_2;
	pin P14 = IOB_E5_0;
	pin P15 = IOB_E5_1;
	pin P16 = IOB_E1_1;
	pin R1 = IOB_W1_0;
	pin R2 = GND;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S9_0;
	pin R5 = IOB_S16_1;
	pin R6 = IOB_S18_1;
	pin R7 = IOB_S20_0;
	pin R8 = GND;
	pin R9 = IOB_S22_1;
	pin R10 = IOB_S24_0;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S28_0;
	pin R13 = IOB_S42_1;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = M1;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S9_1;
	pin T5 = IOB_S15_2;
	pin T6 = VCCAUX;
	pin T7 = IOB_S20_1;
	pin T8 = IOB_S21_2;
	pin T9 = IOB_S22_0;
	pin T10 = IOB_S23_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S27_2;
	pin T13 = IOB_S42_0;
	pin T14 = IOB_S32_1;
	pin T15 = CCLK;
	pin T16 = GND;
	vref IOB_W6_1;
	vref IOB_W12_0;
	vref IOB_W24_1;
	vref IOB_W25_0;
	vref IOB_W42_0;
	vref IOB_W44_1;
	vref IOB_E6_0;
	vref IOB_E11_0;
	vref IOB_E24_1;
	vref IOB_E25_0;
	vref IOB_E38_1;
	vref IOB_E43_0;
	vref IOB_S16_1;
	vref IOB_S18_0;
	vref IOB_S21_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_S42_2;
	vref IOB_N1_2;
	vref IOB_N12_2;
	vref IOB_N20_0;
	vref IOB_N23_1;
	vref IOB_N26_2;
	vref IOB_N34_1;
}

// xc3s1500-fg320 xc3s1500l-fg320
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N12_1;
	pin A5 = IOB_N12_0;
	pin A6 = GND;
	pin A7 = IOB_N25_1;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N26_0;
	pin A10 = IOB_N29_1;
	pin A11 = IOB_N30_2;
	pin A12 = IOB_N32_2;
	pin A13 = GND;
	pin A14 = IOB_N42_1;
	pin A15 = IOB_N46_1;
	pin A16 = IOB_N54_1;
	pin A17 = IOB_N54_0;
	pin A18 = GND;
	pin B1 = IOB_W54_1;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N8_1;
	pin B5 = IOB_N20_1;
	pin B6 = IOB_N20_0;
	pin B7 = VCCAUX;
	pin B8 = VCCO0;
	pin B9 = IOB_N26_1;
	pin B10 = IOB_N29_0;
	pin B11 = VCCO1;
	pin B12 = VCCAUX;
	pin B13 = IOB_N34_2;
	pin B14 = IOB_N42_0;
	pin B15 = IOB_N46_0;
	pin B16 = TMS;
	pin B17 = GND;
	pin B18 = IOB_E54_1;
	pin C1 = IOB_W54_0;
	pin C2 = IOB_W64_1;
	pin C3 = IOB_W64_0;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = VCCO0;
	pin C7 = IOB_N22_1;
	pin C8 = IOB_N23_1;
	pin C9 = GND;
	pin C10 = GND;
	pin C11 = IOB_N30_1;
	pin C12 = IOB_N32_1;
	pin C13 = VCCO1;
	pin C14 = IOB_N43_1;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_E64_1;
	pin C17 = IOB_E64_0;
	pin C18 = IOB_E54_0;
	pin D1 = IOB_W53_0;
	pin D2 = IOB_W53_1;
	pin D3 = IOB_W52_1;
	pin D4 = TDI;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N16_2;
	pin D7 = IOB_N22_0;
	pin D8 = IOB_N23_0;
	pin D9 = IOB_N26_2;
	pin D10 = IOB_N28_2;
	pin D11 = IOB_N30_0;
	pin D12 = IOB_N32_0;
	pin D13 = IOB_N36_0;
	pin D14 = IOB_N36_1;
	pin D15 = TDO;
	pin D16 = IOB_E52_1;
	pin D17 = IOB_E53_1;
	pin D18 = IOB_E53_0;
	pin E1 = IOB_W51_1;
	pin E2 = IOB_W51_0;
	pin E3 = IOB_W52_0;
	pin E4 = IOB_W50_0;
	pin E5 = PROG_B;
	pin E6 = HSWAP_EN;
	pin E7 = IOB_N22_2;
	pin E8 = IOB_N24_1;
	pin E9 = IOB_N27_1;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N31_0;
	pin E12 = IOB_N33_0;
	pin E13 = IOB_N33_1;
	pin E14 = TCK;
	pin E15 = IOB_E50_0;
	pin E16 = IOB_E52_0;
	pin E17 = IOB_E51_1;
	pin E18 = IOB_E51_0;
	pin F1 = GND;
	pin F2 = IOB_W48_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W50_1;
	pin F5 = IOB_W49_1;
	pin F6 = VCCINT;
	pin F7 = VCCINT;
	pin F8 = IOB_N24_0;
	pin F9 = IOB_N27_0;
	pin F10 = IOB_N28_0;
	pin F11 = IOB_N31_1;
	pin F12 = VCCINT;
	pin F13 = VCCINT;
	pin F14 = IOB_E49_1;
	pin F15 = IOB_E50_1;
	pin F16 = VCCO2;
	pin F17 = IOB_E48_0;
	pin F18 = GND;
	pin G1 = IOB_W48_0;
	pin G2 = VCCAUX;
	pin G3 = IOB_W47_1;
	pin G4 = IOB_W47_0;
	pin G5 = IOB_W49_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = VCCO0;
	pin G10 = VCCO1;
	pin G11 = VCCO1;
	pin G12 = GND;
	pin G13 = VCCINT;
	pin G14 = IOB_E49_0;
	pin G15 = IOB_E47_1;
	pin G16 = IOB_E47_0;
	pin G17 = VCCAUX;
	pin G18 = IOB_E48_1;
	pin H1 = IOB_W37_0;
	pin H2 = IOB_W37_1;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W45_0;
	pin H6 = IOB_W45_1;
	pin H7 = VCCO7;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO2;
	pin H13 = IOB_E45_1;
	pin H14 = IOB_E45_0;
	pin H15 = IOB_E38_0;
	pin H16 = IOB_E38_1;
	pin H17 = IOB_E37_1;
	pin H18 = IOB_E37_0;
	pin J1 = IOB_W34_0;
	pin J2 = IOB_W34_1;
	pin J3 = GND;
	pin J4 = IOB_W33_1;
	pin J5 = IOB_W33_0;
	pin J6 = IOB_W35_0;
	pin J7 = VCCO7;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = VCCO2;
	pin J13 = IOB_E35_0;
	pin J14 = IOB_E33_0;
	pin J15 = IOB_E33_1;
	pin J16 = GND;
	pin J17 = IOB_E34_0;
	pin J18 = IOB_E34_1;
	pin K1 = IOB_W32_0;
	pin K2 = IOB_W32_1;
	pin K3 = GND;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W31_0;
	pin K6 = IOB_W30_1;
	pin K7 = VCCO6;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = VCCO3;
	pin K13 = IOB_E31_1;
	pin K14 = IOB_E31_0;
	pin K15 = IOB_E30_1;
	pin K16 = GND;
	pin K17 = IOB_E32_1;
	pin K18 = IOB_E32_0;
	pin L1 = IOB_W28_1;
	pin L2 = IOB_W28_0;
	pin L3 = IOB_W27_0;
	pin L4 = IOB_W27_1;
	pin L5 = IOB_W20_1;
	pin L6 = IOB_W20_0;
	pin L7 = VCCO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO3;
	pin L13 = IOB_E20_0;
	pin L14 = IOB_E20_1;
	pin L15 = IOB_E27_1;
	pin L16 = IOB_E27_0;
	pin L17 = IOB_E28_0;
	pin L18 = IOB_E28_1;
	pin M1 = IOB_W18_1;
	pin M2 = VCCAUX;
	pin M3 = IOB_W17_0;
	pin M4 = IOB_W17_1;
	pin M5 = IOB_W16_1;
	pin M6 = VCCINT;
	pin M7 = GND;
	pin M8 = VCCO5;
	pin M9 = VCCO5;
	pin M10 = VCCO4;
	pin M11 = VCCO4;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = IOB_E16_1;
	pin M15 = IOB_E17_1;
	pin M16 = IOB_E17_0;
	pin M17 = VCCAUX;
	pin M18 = IOB_E18_1;
	pin N1 = GND;
	pin N2 = IOB_W18_0;
	pin N3 = VCCO6;
	pin N4 = IOB_W15_0;
	pin N5 = IOB_W16_0;
	pin N6 = VCCINT;
	pin N7 = VCCINT;
	pin N8 = IOB_S25_2;
	pin N9 = IOB_S27_1;
	pin N10 = IOB_S28_1;
	pin N11 = IOB_S30_1;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E16_0;
	pin N15 = IOB_E15_0;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_0;
	pin N18 = GND;
	pin P1 = IOB_W14_1;
	pin P2 = IOB_W14_0;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W15_1;
	pin P5 = M0;
	pin P6 = IOB_S22_1;
	pin P7 = IOB_S22_0;
	pin P8 = IOB_S23_2;
	pin P9 = IOB_S27_0;
	pin P10 = IOB_S28_0;
	pin P11 = IOB_S30_0;
	pin P12 = IOB_S33_2;
	pin P13 = IOB_S35_0;
	pin P14 = IOB_S50_1;
	pin P15 = IOB_E15_1;
	pin P16 = IOB_E12_1;
	pin P17 = IOB_E14_0;
	pin P18 = IOB_E14_1;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W13_0;
	pin R4 = M2;
	pin R5 = IOB_S12_0;
	pin R6 = IOB_S12_1;
	pin R7 = IOB_S23_1;
	pin R8 = IOB_S25_1;
	pin R9 = IOB_S27_2;
	pin R10 = IOB_S29_2;
	pin R11 = IOB_S31_1;
	pin R12 = IOB_S33_0;
	pin R13 = IOB_S35_1;
	pin R14 = IOB_S50_0;
	pin R15 = DONE;
	pin R16 = IOB_E12_0;
	pin R17 = IOB_E13_1;
	pin R18 = IOB_E13_0;
	pin T1 = IOB_W11_1;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_W1_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = VCCO5;
	pin T7 = IOB_S23_0;
	pin T8 = IOB_S25_0;
	pin T9 = GND;
	pin T10 = GND;
	pin T11 = IOB_S31_0;
	pin T12 = IOB_S33_1;
	pin T13 = VCCO4;
	pin T14 = IOB_S46_1;
	pin T15 = CCLK;
	pin T16 = IOB_E1_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E11_1;
	pin U1 = IOB_W11_0;
	pin U2 = GND;
	pin U3 = M1;
	pin U4 = IOB_S9_0;
	pin U5 = IOB_S13_0;
	pin U6 = IOB_S21_2;
	pin U7 = VCCAUX;
	pin U8 = VCCO5;
	pin U9 = IOB_S26_1;
	pin U10 = IOB_S29_1;
	pin U11 = VCCO4;
	pin U12 = VCCAUX;
	pin U13 = IOB_S39_2;
	pin U14 = IOB_S46_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S54_1;
	pin U17 = GND;
	pin U18 = IOB_E11_0;
	pin V1 = GND;
	pin V2 = IOB_S1_0;
	pin V3 = IOB_S1_1;
	pin V4 = IOB_S9_1;
	pin V5 = IOB_S13_1;
	pin V6 = GND;
	pin V7 = IOB_S24_0;
	pin V8 = IOB_S24_1;
	pin V9 = IOB_S26_0;
	pin V10 = IOB_S29_0;
	pin V11 = IOB_S32_0;
	pin V12 = IOB_S32_1;
	pin V13 = GND;
	pin V14 = IOB_S42_1;
	pin V15 = IOB_S47_0;
	pin V16 = IOB_S54_0;
	pin V17 = IOB_S54_2;
	pin V18 = GND;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N16_2;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N46_1;
}

// xc3s1500-fg456 xa3s1500-fgg456 xc3s1500l-fg456
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N8_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N16_0;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N22_0;
	pin A10 = IOB_N26_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N30_1;
	pin A14 = IOB_N32_1;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N38_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N50_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N22_1;
	pin B10 = IOB_N24_0;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N28_1;
	pin B13 = IOB_N30_0;
	pin B14 = IOB_N32_0;
	pin B15 = IOB_N35_1;
	pin B16 = IOB_N38_0;
	pin B17 = IOB_N42_1;
	pin B18 = IOB_N46_0;
	pin B19 = IOB_N50_0;
	pin B20 = IOB_N54_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W54_1;
	pin C2 = IOB_W55_0;
	pin C3 = IOB_W64_0;
	pin C4 = IOB_W64_1;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N12_1;
	pin C7 = IOB_N16_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N24_1;
	pin C11 = IOB_N26_0;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N31_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N39_1;
	pin C17 = IOB_N42_0;
	pin C18 = IOB_N47_1;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_E64_1;
	pin C21 = IOB_E64_0;
	pin C22 = IOB_E55_0;
	pin D1 = IOB_W54_0;
	pin D2 = IOB_W52_1;
	pin D3 = IOB_W52_0;
	pin D4 = IOB_W53_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N13_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N22_2;
	pin D10 = IOB_N24_2;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_N29_1;
	pin D13 = IOB_N31_0;
	pin D14 = IOB_N33_1;
	pin D15 = IOB_N36_1;
	pin D16 = IOB_N39_0;
	pin D17 = IOB_N43_1;
	pin D18 = IOB_N47_0;
	pin D19 = IOB_E54_0;
	pin D20 = IOB_E54_1;
	pin D21 = IOB_E53_1;
	pin D22 = IOB_E53_0;
	pin E1 = IOB_W50_0;
	pin E2 = IOB_W50_1;
	pin E3 = IOB_W51_1;
	pin E4 = IOB_W53_0;
	pin E5 = IOB_N4_0;
	pin E6 = IOB_N9_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N17_1;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N23_0;
	pin E11 = IOB_N25_0;
	pin E12 = IOB_N29_0;
	pin E13 = IOB_N32_2;
	pin E14 = IOB_N33_0;
	pin E15 = IOB_N36_0;
	pin E16 = IOB_N42_2;
	pin E17 = IOB_N43_0;
	pin E18 = IOB_E52_1;
	pin E19 = IOB_E51_1;
	pin E20 = IOB_E51_0;
	pin E21 = IOB_E50_1;
	pin E22 = IOB_E50_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W48_0;
	pin F3 = IOB_W48_1;
	pin F4 = IOB_W51_0;
	pin F5 = IOB_W49_1;
	pin F6 = IOB_N8_2;
	pin F7 = IOB_N10_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N20_1;
	pin F10 = IOB_N23_1;
	pin F11 = IOB_N25_1;
	pin F12 = IOB_N30_2;
	pin F13 = IOB_N34_2;
	pin F14 = IOB_N38_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N46_2;
	pin F17 = IOB_N50_2;
	pin F18 = IOB_E52_0;
	pin F19 = IOB_E48_1;
	pin F20 = IOB_E47_1;
	pin F21 = IOB_E47_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W45_0;
	pin G2 = IOB_W45_1;
	pin G3 = IOB_W46_0;
	pin G4 = IOB_W46_1;
	pin G5 = IOB_W47_1;
	pin G6 = IOB_W49_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E49_1;
	pin G18 = IOB_E49_0;
	pin G19 = IOB_E48_0;
	pin G20 = IOB_E46_1;
	pin G21 = IOB_E45_1;
	pin G22 = IOB_E45_0;
	pin H1 = IOB_W44_0;
	pin H2 = IOB_W44_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W47_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E44_1;
	pin H19 = IOB_E46_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E43_1;
	pin H22 = IOB_E43_0;
	pin J1 = IOB_W40_0;
	pin J2 = IOB_W40_1;
	pin J3 = GND;
	pin J4 = IOB_W43_0;
	pin J5 = IOB_W41_0;
	pin J6 = IOB_W41_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E44_0;
	pin J18 = IOB_E41_1;
	pin J19 = IOB_E41_0;
	pin J20 = GND;
	pin J21 = IOB_E40_1;
	pin J22 = IOB_E40_0;
	pin K1 = IOB_W37_0;
	pin K2 = IOB_W37_1;
	pin K3 = IOB_W38_0;
	pin K4 = IOB_W38_1;
	pin K5 = IOB_W39_0;
	pin K6 = IOB_W39_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E39_1;
	pin K18 = IOB_E39_0;
	pin K19 = IOB_E38_1;
	pin K20 = IOB_E38_0;
	pin K21 = IOB_E37_1;
	pin K22 = IOB_E37_0;
	pin L1 = IOB_W33_0;
	pin L2 = IOB_W33_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W35_0;
	pin L6 = IOB_W35_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E35_1;
	pin L18 = IOB_E35_0;
	pin L19 = IOB_E34_1;
	pin L20 = IOB_E34_0;
	pin L21 = IOB_E33_1;
	pin L22 = IOB_E33_0;
	pin M1 = IOB_W32_1;
	pin M2 = IOB_W32_0;
	pin M3 = IOB_W31_1;
	pin M4 = IOB_W31_0;
	pin M5 = IOB_W30_1;
	pin M6 = IOB_W30_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E30_0;
	pin M18 = IOB_E30_1;
	pin M19 = IOB_E31_0;
	pin M20 = IOB_E31_1;
	pin M21 = IOB_E32_0;
	pin M22 = IOB_E32_1;
	pin N1 = IOB_W28_1;
	pin N2 = IOB_W28_0;
	pin N3 = IOB_W27_1;
	pin N4 = IOB_W27_0;
	pin N5 = IOB_W26_1;
	pin N6 = IOB_W26_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E26_0;
	pin N18 = IOB_E26_1;
	pin N19 = IOB_E27_0;
	pin N20 = IOB_E27_1;
	pin N21 = IOB_E28_0;
	pin N22 = IOB_E28_1;
	pin P1 = IOB_W25_1;
	pin P2 = IOB_W25_0;
	pin P3 = GND;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W24_0;
	pin P6 = IOB_W21_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E24_0;
	pin P18 = IOB_E24_1;
	pin P19 = IOB_E22_1;
	pin P20 = GND;
	pin P21 = IOB_E25_0;
	pin P22 = IOB_E25_1;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W22_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W19_1;
	pin R5 = IOB_W21_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E18_1;
	pin R19 = IOB_E22_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E21_0;
	pin R22 = IOB_E21_1;
	pin T1 = IOB_W20_1;
	pin T2 = IOB_W20_0;
	pin T3 = IOB_W19_0;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W16_1;
	pin T6 = IOB_W16_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E16_1;
	pin T18 = IOB_E18_0;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E20_0;
	pin T22 = IOB_E20_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W18_1;
	pin U3 = IOB_W18_0;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W13_1;
	pin U6 = IOB_S5_2;
	pin U7 = IOB_S9_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S17_2;
	pin U10 = IOB_S21_2;
	pin U11 = IOB_S25_2;
	pin U12 = IOB_S30_1;
	pin U13 = IOB_S32_1;
	pin U14 = IOB_S35_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S45_2;
	pin U17 = IOB_S47_2;
	pin U18 = IOB_E16_0;
	pin U19 = IOB_E14_1;
	pin U20 = IOB_E17_0;
	pin U21 = IOB_E17_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W15_1;
	pin V2 = IOB_W15_0;
	pin V3 = IOB_W14_1;
	pin V4 = IOB_W14_0;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_S12_0;
	pin V7 = IOB_S13_2;
	pin V8 = IOB_S19_0;
	pin V9 = IOB_S22_0;
	pin V10 = IOB_S23_2;
	pin V11 = IOB_S26_0;
	pin V12 = IOB_S30_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S35_0;
	pin V15 = IOB_S38_1;
	pin V16 = IOB_S42_1;
	pin V17 = IOB_S46_1;
	pin V18 = IOB_S54_2;
	pin V19 = IOB_E12_1;
	pin V20 = IOB_E14_0;
	pin V21 = IOB_E15_0;
	pin V22 = IOB_E15_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W12_0;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W11_0;
	pin W5 = IOB_S8_0;
	pin W6 = IOB_S12_1;
	pin W7 = IOB_S16_0;
	pin W8 = IOB_S19_1;
	pin W9 = IOB_S22_1;
	pin W10 = IOB_S24_0;
	pin W11 = IOB_S26_1;
	pin W12 = IOB_S29_1;
	pin W13 = IOB_S31_2;
	pin W14 = IOB_S33_2;
	pin W15 = IOB_S38_0;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S46_0;
	pin W18 = IOB_S50_1;
	pin W19 = IOB_E12_0;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E11_1;
	pin Y1 = IOB_W10_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S13_0;
	pin Y7 = IOB_S16_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S24_1;
	pin Y11 = IOB_S27_0;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S31_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S39_2;
	pin Y17 = IOB_S43_1;
	pin Y18 = IOB_S50_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E10_1;
	pin Y22 = IOB_E11_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S5_0;
	pin AA5 = IOB_S9_0;
	pin AA6 = IOB_S13_1;
	pin AA7 = IOB_S17_0;
	pin AA8 = IOB_S20_0;
	pin AA9 = IOB_S23_0;
	pin AA10 = IOB_S25_0;
	pin AA11 = IOB_S27_1;
	pin AA12 = IOB_S28_1;
	pin AA13 = IOB_S31_0;
	pin AA14 = IOB_S33_1;
	pin AA15 = IOB_S36_1;
	pin AA16 = IOB_S39_1;
	pin AA17 = IOB_S43_0;
	pin AA18 = IOB_S47_1;
	pin AA19 = IOB_S51_1;
	pin AA20 = IOB_S54_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S5_1;
	pin AB5 = IOB_S9_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S17_1;
	pin AB8 = IOB_S20_1;
	pin AB9 = IOB_S23_1;
	pin AB10 = IOB_S25_1;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S29_2;
	pin AB14 = IOB_S33_0;
	pin AB15 = IOB_S36_0;
	pin AB16 = IOB_S39_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S47_0;
	pin AB19 = IOB_S51_0;
	pin AB20 = IOB_S54_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_S5_2;
	vref IOB_S16_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S38_1;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N16_2;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N38_2;
	vref IOB_N46_1;
	vref IOB_N50_1;
}

// xc3s1500-fg676 xa3s1500-fgg676 xc3s1500l-fg676
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N6_2;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N12_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N24_0;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N28_2;
	pin A15 = IOB_N31_1;
	pin A16 = IOB_N34_1;
	pin A17 = IOB_N37_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N43_1;
	pin A20 = IOB_N46_1;
	pin A21 = IOB_N48_1;
	pin A22 = IOB_N50_2;
	pin A23 = IOB_N53_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_0;
	pin B6 = IOB_N7_0;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N27_1;
	pin B14 = IOB_N28_1;
	pin B15 = IOB_N31_0;
	pin B16 = IOB_N34_0;
	pin B17 = IOB_N37_0;
	pin B18 = IOB_N40_1;
	pin B19 = IOB_N43_0;
	pin B20 = IOB_N46_0;
	pin B21 = IOB_N48_0;
	pin B22 = IOB_N50_1;
	pin B23 = IOB_N53_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N17_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N24_2;
	pin C13 = IOB_N26_0;
	pin C14 = IOB_N28_0;
	pin C15 = IOB_N32_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N38_2;
	pin C18 = IOB_N40_0;
	pin C19 = IOB_N44_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N49_1;
	pin C22 = IOB_N50_0;
	pin C23 = IOB_N53_0;
	pin C24 = GND;
	pin C25 = IOB_E64_1;
	pin C26 = IOB_E64_0;
	pin D1 = IOB_W62_0;
	pin D2 = IOB_W62_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N6_0;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N20_0;
	pin D12 = GND;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N29_1;
	pin D15 = GND;
	pin D16 = IOB_N34_2;
	pin D17 = IOB_N38_1;
	pin D18 = IOB_N41_1;
	pin D19 = IOB_N44_0;
	pin D20 = IOB_N47_1;
	pin D21 = IOB_N49_0;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E62_1;
	pin D26 = IOB_E62_0;
	pin E1 = IOB_W60_0;
	pin E2 = IOB_W60_1;
	pin E3 = IOB_W63_0;
	pin E4 = IOB_W63_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N8_1;
	pin E8 = IOB_N11_1;
	pin E9 = IOB_N14_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N20_1;
	pin E12 = IOB_N23_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N29_0;
	pin E15 = IOB_N32_1;
	pin E16 = IOB_N35_1;
	pin E17 = IOB_N38_0;
	pin E18 = IOB_N42_2;
	pin E19 = IOB_N45_1;
	pin E20 = IOB_N47_0;
	pin E21 = IOB_N51_1;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E63_1;
	pin E24 = IOB_E63_0;
	pin E25 = IOB_E61_1;
	pin E26 = IOB_E61_0;
	pin F1 = IOB_W57_0;
	pin F2 = IOB_W57_1;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W59_1;
	pin F5 = IOB_W64_0;
	pin F6 = IOB_W64_1;
	pin F7 = IOB_N10_2;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N13_0;
	pin F10 = IOB_N16_1;
	pin F11 = IOB_N19_0;
	pin F12 = IOB_N23_1;
	pin F13 = IOB_N25_0;
	pin F14 = IOB_N30_2;
	pin F15 = IOB_N32_0;
	pin F16 = IOB_N35_0;
	pin F17 = IOB_N39_1;
	pin F18 = IOB_N42_1;
	pin F19 = IOB_N45_0;
	pin F20 = IOB_N48_2;
	pin F21 = IOB_N51_0;
	pin F22 = NC;
	pin F23 = IOB_E59_1;
	pin F24 = IOB_E59_0;
	pin F25 = IOB_E57_1;
	pin F26 = IOB_E57_0;
	pin G1 = IOB_W55_0;
	pin G2 = IOB_W55_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W58_0;
	pin G5 = IOB_W58_1;
	pin G6 = IOB_W61_0;
	pin G7 = IOB_W61_1;
	pin G8 = IOB_N10_1;
	pin G9 = IOB_N13_1;
	pin G10 = IOB_N16_2;
	pin G11 = IOB_N19_1;
	pin G12 = IOB_N22_1;
	pin G13 = IOB_N25_1;
	pin G14 = IOB_N30_1;
	pin G15 = IOB_N33_1;
	pin G16 = IOB_N36_1;
	pin G17 = IOB_N39_0;
	pin G18 = IOB_N42_0;
	pin G19 = IOB_N46_2;
	pin G20 = IOB_E60_1;
	pin G21 = IOB_E60_0;
	pin G22 = IOB_E58_1;
	pin G23 = IOB_E58_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E56_1;
	pin G26 = IOB_E56_0;
	pin H1 = IOB_W52_0;
	pin H2 = IOB_W52_1;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W54_1;
	pin H6 = IOB_W56_0;
	pin H7 = IOB_W56_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N18_2;
	pin H12 = IOB_N22_2;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N30_0;
	pin H15 = IOB_N33_0;
	pin H16 = IOB_N36_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E55_1;
	pin H21 = IOB_E55_0;
	pin H22 = IOB_E54_1;
	pin H23 = IOB_E53_1;
	pin H24 = IOB_E53_0;
	pin H25 = IOB_E52_1;
	pin H26 = IOB_E52_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W49_0;
	pin J3 = IOB_W49_1;
	pin J4 = IOB_W50_0;
	pin J5 = IOB_W50_1;
	pin J6 = IOB_W54_0;
	pin J7 = IOB_W51_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E51_1;
	pin J21 = IOB_E54_0;
	pin J22 = IOB_E50_1;
	pin J23 = IOB_E50_0;
	pin J24 = IOB_E49_1;
	pin J25 = IOB_E49_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W46_0;
	pin K2 = IOB_W46_1;
	pin K3 = IOB_W47_0;
	pin K4 = IOB_W47_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W48_1;
	pin K7 = IOB_W51_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E51_0;
	pin K21 = IOB_E48_1;
	pin K22 = IOB_E48_0;
	pin K23 = IOB_E47_1;
	pin K24 = IOB_E47_0;
	pin K25 = IOB_E46_1;
	pin K26 = IOB_E46_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W44_0;
	pin L6 = IOB_W44_1;
	pin L7 = IOB_W45_0;
	pin L8 = IOB_W45_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E45_1;
	pin L20 = IOB_E45_0;
	pin L21 = IOB_E44_1;
	pin L22 = IOB_E44_0;
	pin L23 = IOB_E39_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E43_1;
	pin L26 = IOB_E43_0;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W38_1;
	pin M3 = IOB_W39_0;
	pin M4 = GND;
	pin M5 = IOB_W40_1;
	pin M6 = IOB_W40_0;
	pin M7 = IOB_W41_0;
	pin M8 = IOB_W41_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E41_1;
	pin M20 = IOB_E41_0;
	pin M21 = IOB_E40_1;
	pin M22 = IOB_E40_0;
	pin M23 = GND;
	pin M24 = IOB_E39_0;
	pin M25 = IOB_E38_1;
	pin M26 = IOB_E38_0;
	pin N1 = IOB_W33_0;
	pin N2 = IOB_W33_1;
	pin N3 = IOB_W34_0;
	pin N4 = IOB_W34_1;
	pin N5 = IOB_W35_0;
	pin N6 = IOB_W35_1;
	pin N7 = IOB_W37_0;
	pin N8 = IOB_W37_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E37_1;
	pin N20 = IOB_E37_0;
	pin N21 = IOB_E35_1;
	pin N22 = IOB_E35_0;
	pin N23 = IOB_E34_1;
	pin N24 = IOB_E34_0;
	pin N25 = IOB_E33_1;
	pin N26 = IOB_E33_0;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = IOB_W31_1;
	pin P4 = IOB_W31_0;
	pin P5 = IOB_W30_1;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W28_1;
	pin P8 = IOB_W28_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E28_0;
	pin P20 = IOB_E28_1;
	pin P21 = IOB_E30_0;
	pin P22 = IOB_E30_1;
	pin P23 = IOB_E31_0;
	pin P24 = IOB_E31_1;
	pin P25 = IOB_E32_0;
	pin P26 = IOB_E32_1;
	pin R1 = IOB_W27_1;
	pin R2 = IOB_W27_0;
	pin R3 = IOB_W26_1;
	pin R4 = GND;
	pin R5 = IOB_W25_1;
	pin R6 = IOB_W25_0;
	pin R7 = IOB_W24_1;
	pin R8 = IOB_W24_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E24_0;
	pin R20 = IOB_E24_1;
	pin R21 = IOB_E25_0;
	pin R22 = IOB_E25_1;
	pin R23 = GND;
	pin R24 = IOB_E26_1;
	pin R25 = IOB_E27_0;
	pin R26 = IOB_E27_1;
	pin T1 = IOB_W22_1;
	pin T2 = IOB_W22_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W26_0;
	pin T5 = IOB_W21_1;
	pin T6 = IOB_W21_0;
	pin T7 = IOB_W20_1;
	pin T8 = IOB_W20_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E20_0;
	pin T20 = IOB_E20_1;
	pin T21 = IOB_E21_0;
	pin T22 = IOB_E21_1;
	pin T23 = IOB_E26_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E22_0;
	pin T26 = IOB_E22_1;
	pin U1 = IOB_W19_1;
	pin U2 = IOB_W19_0;
	pin U3 = IOB_W18_1;
	pin U4 = IOB_W18_0;
	pin U5 = IOB_W17_1;
	pin U6 = IOB_W17_0;
	pin U7 = IOB_W14_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E14_1;
	pin U21 = IOB_E17_0;
	pin U22 = IOB_E17_1;
	pin U23 = IOB_E18_0;
	pin U24 = IOB_E18_1;
	pin U25 = IOB_E19_0;
	pin U26 = IOB_E19_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W16_1;
	pin V3 = IOB_W16_0;
	pin V4 = IOB_W15_1;
	pin V5 = IOB_W15_0;
	pin V6 = IOB_W11_0;
	pin V7 = IOB_W14_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E14_0;
	pin V21 = IOB_E11_1;
	pin V22 = IOB_E15_0;
	pin V23 = IOB_E15_1;
	pin V24 = IOB_E16_0;
	pin V25 = IOB_E16_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W13_1;
	pin W2 = IOB_W13_0;
	pin W3 = IOB_W12_1;
	pin W4 = IOB_W12_0;
	pin W5 = IOB_W11_1;
	pin W6 = IOB_W10_1;
	pin W7 = IOB_W10_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S19_0;
	pin W12 = IOB_S22_0;
	pin W13 = IOB_S25_0;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S33_2;
	pin W16 = IOB_S37_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E9_0;
	pin W21 = IOB_E9_1;
	pin W22 = IOB_E11_0;
	pin W23 = IOB_E12_0;
	pin W24 = IOB_E12_1;
	pin W25 = IOB_E13_0;
	pin W26 = IOB_E13_1;
	pin Y1 = IOB_W9_1;
	pin Y2 = IOB_W9_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W7_1;
	pin Y5 = IOB_W7_0;
	pin Y6 = IOB_W5_1;
	pin Y7 = IOB_W5_0;
	pin Y8 = IOB_S9_2;
	pin Y9 = IOB_S13_0;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S19_1;
	pin Y12 = IOB_S22_1;
	pin Y13 = IOB_S25_1;
	pin Y14 = IOB_S30_1;
	pin Y15 = IOB_S33_1;
	pin Y16 = IOB_S36_1;
	pin Y17 = IOB_S39_2;
	pin Y18 = IOB_S42_1;
	pin Y19 = IOB_S45_1;
	pin Y20 = IOB_E4_0;
	pin Y21 = IOB_E4_1;
	pin Y22 = IOB_E7_0;
	pin Y23 = IOB_E7_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E10_0;
	pin Y26 = IOB_E10_1;
	pin AA1 = IOB_W8_1;
	pin AA2 = IOB_W8_0;
	pin AA3 = IOB_W6_1;
	pin AA4 = IOB_W6_0;
	pin AA5 = NC;
	pin AA6 = IOB_S4_0;
	pin AA7 = IOB_S7_2;
	pin AA8 = IOB_S10_0;
	pin AA9 = IOB_S13_1;
	pin AA10 = IOB_S16_1;
	pin AA11 = IOB_S20_0;
	pin AA12 = IOB_S23_0;
	pin AA13 = IOB_S25_2;
	pin AA14 = IOB_S30_0;
	pin AA15 = IOB_S32_1;
	pin AA16 = IOB_S36_0;
	pin AA17 = IOB_S39_0;
	pin AA18 = IOB_S42_0;
	pin AA19 = IOB_S45_0;
	pin AA20 = IOB_S45_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E6_0;
	pin AA24 = IOB_E6_1;
	pin AA25 = IOB_E8_0;
	pin AA26 = IOB_E8_1;
	pin AB1 = IOB_W4_1;
	pin AB2 = IOB_W4_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S4_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = IOB_S10_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S20_1;
	pin AB12 = IOB_S23_1;
	pin AB13 = IOB_S26_0;
	pin AB14 = IOB_S29_2;
	pin AB15 = IOB_S32_0;
	pin AB16 = IOB_S35_1;
	pin AB17 = IOB_S38_0;
	pin AB18 = IOB_S41_1;
	pin AB19 = IOB_S44_1;
	pin AB20 = IOB_S47_1;
	pin AB21 = IOB_S49_1;
	pin AB22 = IOB_S54_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S8_1;
	pin AC8 = IOB_S11_0;
	pin AC9 = IOB_S14_1;
	pin AC10 = IOB_S17_1;
	pin AC11 = IOB_S21_2;
	pin AC12 = GND;
	pin AC13 = IOB_S26_1;
	pin AC14 = IOB_S29_1;
	pin AC15 = GND;
	pin AC16 = IOB_S35_0;
	pin AC17 = IOB_S39_1;
	pin AC18 = IOB_S41_0;
	pin AC19 = IOB_S44_0;
	pin AC20 = IOB_S47_0;
	pin AC21 = IOB_S49_0;
	pin AC22 = IOB_S54_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S2_0;
	pin AD5 = IOB_S5_0;
	pin AD6 = IOB_S6_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S11_1;
	pin AD9 = IOB_S15_0;
	pin AD10 = IOB_S17_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S23_2;
	pin AD13 = IOB_S27_0;
	pin AD14 = IOB_S29_0;
	pin AD15 = IOB_S31_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S38_1;
	pin AD18 = IOB_S40_1;
	pin AD19 = IOB_S43_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S48_1;
	pin AD22 = IOB_S50_1;
	pin AD23 = IOB_S51_2;
	pin AD24 = GND;
	pin AD25 = IOB_S54_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S2_1;
	pin AE5 = IOB_S5_1;
	pin AE6 = IOB_S7_0;
	pin AE7 = IOB_S9_0;
	pin AE8 = IOB_S12_0;
	pin AE9 = IOB_S15_1;
	pin AE10 = IOB_S18_0;
	pin AE11 = IOB_S21_0;
	pin AE12 = IOB_S24_0;
	pin AE13 = IOB_S27_1;
	pin AE14 = IOB_S28_1;
	pin AE15 = IOB_S31_1;
	pin AE16 = IOB_S34_1;
	pin AE17 = IOB_S37_1;
	pin AE18 = IOB_S40_0;
	pin AE19 = IOB_S43_1;
	pin AE20 = IOB_S46_1;
	pin AE21 = IOB_S48_0;
	pin AE22 = IOB_S50_0;
	pin AE23 = IOB_S51_1;
	pin AE24 = IOB_S53_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S5_2;
	pin AF6 = IOB_S7_1;
	pin AF7 = IOB_S9_1;
	pin AF8 = IOB_S12_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S18_1;
	pin AF11 = IOB_S21_1;
	pin AF12 = IOB_S24_1;
	pin AF13 = IOB_S27_2;
	pin AF14 = IOB_S28_0;
	pin AF15 = IOB_S31_0;
	pin AF16 = IOB_S34_0;
	pin AF17 = IOB_S37_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S43_0;
	pin AF20 = IOB_S46_0;
	pin AF21 = IOB_S47_2;
	pin AF22 = IOB_S49_2;
	pin AF23 = IOB_S51_0;
	pin AF24 = IOB_S53_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W8_0;
	vref IOB_W12_1;
	vref IOB_W18_0;
	vref IOB_W27_0;
	vref IOB_W32_1;
	vref IOB_W33_0;
	vref IOB_W45_1;
	vref IOB_W52_0;
	vref IOB_W54_1;
	vref IOB_W56_1;
	vref IOB_W62_0;
	vref IOB_E2_1;
	vref IOB_E8_0;
	vref IOB_E12_0;
	vref IOB_E17_0;
	vref IOB_E27_0;
	vref IOB_E32_1;
	vref IOB_E33_0;
	vref IOB_E38_1;
	vref IOB_E48_1;
	vref IOB_E53_0;
	vref IOB_E57_1;
	vref IOB_E62_1;
	vref IOB_S5_2;
	vref IOB_S10_1;
	vref IOB_S16_0;
	vref IOB_S22_1;
	vref IOB_S24_0;
	vref IOB_S27_2;
	vref IOB_S29_2;
	vref IOB_S34_0;
	vref IOB_S38_1;
	vref IOB_S39_2;
	vref IOB_S50_1;
	vref IOB_S54_2;
	vref IOB_N1_2;
	vref IOB_N4_0;
	vref IOB_N10_2;
	vref IOB_N16_2;
	vref IOB_N21_0;
	vref IOB_N26_0;
	vref IOB_N29_1;
	vref IOB_N32_2;
	vref IOB_N38_2;
	vref IOB_N41_1;
	vref IOB_N46_1;
	vref IOB_N50_1;
}

// xc3s2000-fg456
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N10_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N20_0;
	pin A8 = IOB_N25_0;
	pin A9 = IOB_N28_0;
	pin A10 = IOB_N32_2;
	pin A11 = IOB_N33_0;
	pin A12 = IOB_N34_2;
	pin A13 = IOB_N36_1;
	pin A14 = IOB_N38_1;
	pin A15 = IOB_N41_0;
	pin A16 = IOB_N44_1;
	pin A17 = VCCAUX;
	pin A18 = IOB_N56_1;
	pin A19 = IOB_N60_1;
	pin A20 = TMS;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TDI;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N10_1;
	pin B6 = IOB_N16_0;
	pin B7 = IOB_N20_1;
	pin B8 = IOB_N25_1;
	pin B9 = IOB_N28_1;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N33_1;
	pin B12 = IOB_N34_1;
	pin B13 = IOB_N36_0;
	pin B14 = IOB_N38_0;
	pin B15 = IOB_N41_1;
	pin B16 = IOB_N44_0;
	pin B17 = IOB_N50_1;
	pin B18 = IOB_N56_0;
	pin B19 = IOB_N60_0;
	pin B20 = IOB_N66_0;
	pin B21 = GND;
	pin B22 = TDO;
	pin C1 = IOB_W65_1;
	pin C2 = IOB_W67_0;
	pin C3 = IOB_W80_0;
	pin C4 = IOB_W80_1;
	pin C5 = IOB_N7_0;
	pin C6 = IOB_N16_1;
	pin C7 = IOB_N20_2;
	pin C8 = VCCO0;
	pin C9 = GND;
	pin C10 = IOB_N30_1;
	pin C11 = IOB_N32_0;
	pin C12 = IOB_N34_0;
	pin C13 = IOB_N37_1;
	pin C14 = GND;
	pin C15 = VCCO1;
	pin C16 = IOB_N47_1;
	pin C17 = IOB_N50_0;
	pin C18 = IOB_N57_1;
	pin C19 = IOB_N66_1;
	pin C20 = IOB_E80_1;
	pin C21 = IOB_E80_0;
	pin C22 = IOB_E67_0;
	pin D1 = IOB_W65_0;
	pin D2 = IOB_W62_1;
	pin D3 = IOB_W62_0;
	pin D4 = IOB_W64_1;
	pin D5 = IOB_N7_1;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N17_0;
	pin D8 = IOB_N23_0;
	pin D9 = IOB_N28_2;
	pin D10 = IOB_N30_2;
	pin D11 = IOB_N32_1;
	pin D12 = IOB_N35_1;
	pin D13 = IOB_N37_0;
	pin D14 = IOB_N39_1;
	pin D15 = IOB_N42_1;
	pin D16 = IOB_N47_0;
	pin D17 = IOB_N51_1;
	pin D18 = IOB_N57_0;
	pin D19 = IOB_E65_0;
	pin D20 = IOB_E65_1;
	pin D21 = IOB_E64_1;
	pin D22 = IOB_E64_0;
	pin E1 = IOB_W60_0;
	pin E2 = IOB_W60_1;
	pin E3 = IOB_W61_1;
	pin E4 = IOB_W64_0;
	pin E5 = IOB_N6_0;
	pin E6 = IOB_N11_1;
	pin E7 = IOB_N17_1;
	pin E8 = IOB_N23_1;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N31_0;
	pin E12 = IOB_N35_0;
	pin E13 = IOB_N38_2;
	pin E14 = IOB_N39_0;
	pin E15 = IOB_N42_0;
	pin E16 = IOB_N50_2;
	pin E17 = IOB_N51_0;
	pin E18 = IOB_E62_1;
	pin E19 = IOB_E61_1;
	pin E20 = IOB_E61_0;
	pin E21 = IOB_E60_1;
	pin E22 = IOB_E60_0;
	pin F1 = VCCAUX;
	pin F2 = IOB_W58_0;
	pin F3 = IOB_W58_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W59_1;
	pin F6 = IOB_N10_2;
	pin F7 = IOB_N12_2;
	pin F8 = VCCO0;
	pin F9 = IOB_N26_1;
	pin F10 = IOB_N29_1;
	pin F11 = IOB_N31_1;
	pin F12 = IOB_N36_2;
	pin F13 = IOB_N40_2;
	pin F14 = IOB_N44_2;
	pin F15 = VCCO1;
	pin F16 = IOB_N56_2;
	pin F17 = IOB_N60_2;
	pin F18 = IOB_E62_0;
	pin F19 = IOB_E58_1;
	pin F20 = IOB_E57_1;
	pin F21 = IOB_E57_0;
	pin F22 = VCCAUX;
	pin G1 = IOB_W54_0;
	pin G2 = IOB_W54_1;
	pin G3 = IOB_W55_0;
	pin G4 = IOB_W55_1;
	pin G5 = IOB_W57_1;
	pin G6 = IOB_W59_0;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = IOB_E59_1;
	pin G18 = IOB_E59_0;
	pin G19 = IOB_E58_0;
	pin G20 = IOB_E55_1;
	pin G21 = IOB_E54_1;
	pin G22 = IOB_E54_0;
	pin H1 = IOB_W53_0;
	pin H2 = IOB_W53_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W52_1;
	pin H5 = IOB_W57_0;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E55_0;
	pin H20 = VCCO2;
	pin H21 = IOB_E52_1;
	pin H22 = IOB_E52_0;
	pin J1 = IOB_W49_0;
	pin J2 = IOB_W49_1;
	pin J3 = GND;
	pin J4 = IOB_W52_0;
	pin J5 = IOB_W50_0;
	pin J6 = IOB_W50_1;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E53_0;
	pin J18 = IOB_E50_1;
	pin J19 = IOB_E50_0;
	pin J20 = GND;
	pin J21 = IOB_E49_1;
	pin J22 = IOB_E49_0;
	pin K1 = IOB_W46_0;
	pin K2 = IOB_W46_1;
	pin K3 = IOB_W47_0;
	pin K4 = IOB_W47_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W48_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E48_1;
	pin K18 = IOB_E48_0;
	pin K19 = IOB_E47_1;
	pin K20 = IOB_E47_0;
	pin K21 = IOB_E46_1;
	pin K22 = IOB_E46_0;
	pin L1 = IOB_W41_0;
	pin L2 = IOB_W41_1;
	pin L3 = IOB_W42_0;
	pin L4 = IOB_W42_1;
	pin L5 = IOB_W43_0;
	pin L6 = IOB_W43_1;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E43_1;
	pin L18 = IOB_E43_0;
	pin L19 = IOB_E42_1;
	pin L20 = IOB_E42_0;
	pin L21 = IOB_E41_1;
	pin L22 = IOB_E41_0;
	pin M1 = IOB_W40_1;
	pin M2 = IOB_W40_0;
	pin M3 = IOB_W39_1;
	pin M4 = IOB_W39_0;
	pin M5 = IOB_W38_1;
	pin M6 = IOB_W38_0;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E38_0;
	pin M18 = IOB_E38_1;
	pin M19 = IOB_E39_0;
	pin M20 = IOB_E39_1;
	pin M21 = IOB_E40_0;
	pin M22 = IOB_E40_1;
	pin N1 = IOB_W35_1;
	pin N2 = IOB_W35_0;
	pin N3 = IOB_W34_1;
	pin N4 = IOB_W34_0;
	pin N5 = IOB_W33_1;
	pin N6 = IOB_W33_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E33_0;
	pin N18 = IOB_E33_1;
	pin N19 = IOB_E34_0;
	pin N20 = IOB_E34_1;
	pin N21 = IOB_E35_0;
	pin N22 = IOB_E35_1;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = GND;
	pin P4 = IOB_W31_1;
	pin P5 = IOB_W31_0;
	pin P6 = IOB_W28_1;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E31_0;
	pin P18 = IOB_E31_1;
	pin P19 = IOB_E29_1;
	pin P20 = GND;
	pin P21 = IOB_E32_0;
	pin P22 = IOB_E32_1;
	pin R1 = IOB_W29_1;
	pin R2 = IOB_W29_0;
	pin R3 = VCCO6;
	pin R4 = IOB_W26_1;
	pin R5 = IOB_W28_0;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E24_1;
	pin R19 = IOB_E29_0;
	pin R20 = VCCO3;
	pin R21 = IOB_E28_0;
	pin R22 = IOB_E28_1;
	pin T1 = IOB_W27_1;
	pin T2 = IOB_W27_0;
	pin T3 = IOB_W26_0;
	pin T4 = IOB_W23_1;
	pin T5 = IOB_W22_1;
	pin T6 = IOB_W22_0;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = IOB_E22_1;
	pin T18 = IOB_E24_0;
	pin T19 = IOB_E26_0;
	pin T20 = IOB_E26_1;
	pin T21 = IOB_E27_0;
	pin T22 = IOB_E27_1;
	pin U1 = VCCAUX;
	pin U2 = IOB_W24_1;
	pin U3 = IOB_W24_0;
	pin U4 = IOB_W23_0;
	pin U5 = IOB_W19_1;
	pin U6 = IOB_S7_2;
	pin U7 = IOB_S11_2;
	pin U8 = VCCO5;
	pin U9 = IOB_S23_2;
	pin U10 = IOB_S27_2;
	pin U11 = IOB_S31_2;
	pin U12 = IOB_S36_1;
	pin U13 = IOB_S38_1;
	pin U14 = IOB_S41_1;
	pin U15 = VCCO4;
	pin U16 = IOB_S55_2;
	pin U17 = IOB_S57_2;
	pin U18 = IOB_E22_0;
	pin U19 = IOB_E20_1;
	pin U20 = IOB_E23_0;
	pin U21 = IOB_E23_1;
	pin U22 = VCCAUX;
	pin V1 = IOB_W21_1;
	pin V2 = IOB_W21_0;
	pin V3 = IOB_W20_1;
	pin V4 = IOB_W20_0;
	pin V5 = IOB_W19_0;
	pin V6 = IOB_S16_0;
	pin V7 = IOB_S17_2;
	pin V8 = IOB_S25_0;
	pin V9 = IOB_S28_0;
	pin V10 = IOB_S29_2;
	pin V11 = IOB_S32_0;
	pin V12 = IOB_S36_0;
	pin V13 = IOB_S38_0;
	pin V14 = IOB_S41_0;
	pin V15 = IOB_S44_1;
	pin V16 = IOB_S50_1;
	pin V17 = IOB_S56_1;
	pin V18 = IOB_S66_2;
	pin V19 = IOB_E17_1;
	pin V20 = IOB_E20_0;
	pin V21 = IOB_E21_0;
	pin V22 = IOB_E21_1;
	pin W1 = IOB_W17_1;
	pin W2 = IOB_W17_0;
	pin W3 = IOB_W16_1;
	pin W4 = IOB_W16_0;
	pin W5 = IOB_S10_0;
	pin W6 = IOB_S16_1;
	pin W7 = IOB_S20_0;
	pin W8 = IOB_S25_1;
	pin W9 = IOB_S28_1;
	pin W10 = IOB_S30_0;
	pin W11 = IOB_S32_1;
	pin W12 = IOB_S35_1;
	pin W13 = IOB_S37_2;
	pin W14 = IOB_S39_2;
	pin W15 = IOB_S44_0;
	pin W16 = IOB_S50_0;
	pin W17 = IOB_S56_0;
	pin W18 = IOB_S60_1;
	pin W19 = IOB_E17_0;
	pin W20 = IOB_E19_0;
	pin W21 = IOB_E19_1;
	pin W22 = IOB_E16_1;
	pin Y1 = IOB_W14_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = IOB_W1_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S10_1;
	pin Y6 = IOB_S17_0;
	pin Y7 = IOB_S20_1;
	pin Y8 = VCCO5;
	pin Y9 = GND;
	pin Y10 = IOB_S30_1;
	pin Y11 = IOB_S33_0;
	pin Y12 = IOB_S35_0;
	pin Y13 = IOB_S37_1;
	pin Y14 = GND;
	pin Y15 = VCCO4;
	pin Y16 = IOB_S47_2;
	pin Y17 = IOB_S51_1;
	pin Y18 = IOB_S60_0;
	pin Y19 = IOB_E1_0;
	pin Y20 = IOB_E1_1;
	pin Y21 = IOB_E14_1;
	pin Y22 = IOB_E16_0;
	pin AA1 = M1;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S7_0;
	pin AA5 = IOB_S11_0;
	pin AA6 = IOB_S17_1;
	pin AA7 = IOB_S23_0;
	pin AA8 = IOB_S26_0;
	pin AA9 = IOB_S29_0;
	pin AA10 = IOB_S31_0;
	pin AA11 = IOB_S33_1;
	pin AA12 = IOB_S34_1;
	pin AA13 = IOB_S37_0;
	pin AA14 = IOB_S39_1;
	pin AA15 = IOB_S42_1;
	pin AA16 = IOB_S47_1;
	pin AA17 = IOB_S51_0;
	pin AA18 = IOB_S57_1;
	pin AA19 = IOB_S61_1;
	pin AA20 = IOB_S66_1;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S7_1;
	pin AB5 = IOB_S11_1;
	pin AB6 = VCCAUX;
	pin AB7 = IOB_S23_1;
	pin AB8 = IOB_S26_1;
	pin AB9 = IOB_S29_1;
	pin AB10 = IOB_S31_1;
	pin AB11 = IOB_S33_2;
	pin AB12 = IOB_S34_0;
	pin AB13 = IOB_S35_2;
	pin AB14 = IOB_S39_0;
	pin AB15 = IOB_S42_0;
	pin AB16 = IOB_S47_0;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S57_0;
	pin AB19 = IOB_S61_0;
	pin AB20 = IOB_S66_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E64_0;
	vref IOB_S7_2;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S44_1;
	vref IOB_S47_2;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N20_2;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N44_2;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s2000-fg676
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N8_2;
	pin A6 = IOB_N10_2;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N16_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N24_0;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N30_0;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N34_2;
	pin A15 = IOB_N37_1;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N43_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N51_1;
	pin A20 = IOB_N56_1;
	pin A21 = IOB_N58_1;
	pin A22 = IOB_N60_2;
	pin A23 = IOB_N62_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N19_0;
	pin B10 = IOB_N24_1;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N30_1;
	pin B13 = IOB_N33_1;
	pin B14 = IOB_N34_1;
	pin B15 = IOB_N37_0;
	pin B16 = IOB_N40_0;
	pin B17 = IOB_N43_0;
	pin B18 = IOB_N48_1;
	pin B19 = IOB_N51_0;
	pin B20 = IOB_N56_0;
	pin B21 = IOB_N58_0;
	pin B22 = IOB_N60_1;
	pin B23 = IOB_N62_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N6_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N16_2;
	pin C9 = IOB_N19_1;
	pin C10 = IOB_N23_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N30_2;
	pin C13 = IOB_N32_0;
	pin C14 = IOB_N34_0;
	pin C15 = IOB_N38_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N44_2;
	pin C18 = IOB_N48_0;
	pin C19 = IOB_N54_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N59_1;
	pin C22 = IOB_N60_0;
	pin C23 = IOB_N62_0;
	pin C24 = GND;
	pin C25 = IOB_E80_1;
	pin C26 = IOB_E80_0;
	pin D1 = IOB_W78_0;
	pin D2 = IOB_W78_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N8_0;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N13_0;
	pin D9 = IOB_N18_0;
	pin D10 = IOB_N23_1;
	pin D11 = IOB_N26_0;
	pin D12 = GND;
	pin D13 = IOB_N32_1;
	pin D14 = IOB_N35_1;
	pin D15 = GND;
	pin D16 = IOB_N40_2;
	pin D17 = IOB_N44_1;
	pin D18 = IOB_N49_1;
	pin D19 = IOB_N54_0;
	pin D20 = IOB_N57_1;
	pin D21 = IOB_N59_0;
	pin D22 = IOB_N66_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E78_1;
	pin D26 = IOB_E78_0;
	pin E1 = IOB_W75_0;
	pin E2 = IOB_W75_1;
	pin E3 = IOB_W79_0;
	pin E4 = IOB_W79_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N8_1;
	pin E7 = IOB_N10_1;
	pin E8 = IOB_N13_1;
	pin E9 = IOB_N18_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N26_1;
	pin E12 = IOB_N29_0;
	pin E13 = IOB_N32_2;
	pin E14 = IOB_N35_0;
	pin E15 = IOB_N38_1;
	pin E16 = IOB_N41_1;
	pin E17 = IOB_N44_0;
	pin E18 = IOB_N50_2;
	pin E19 = IOB_N55_1;
	pin E20 = IOB_N57_0;
	pin E21 = IOB_N61_1;
	pin E22 = IOB_N66_0;
	pin E23 = IOB_E79_1;
	pin E24 = IOB_E79_0;
	pin E25 = IOB_E76_1;
	pin E26 = IOB_E76_0;
	pin F1 = IOB_W72_0;
	pin F2 = IOB_W72_1;
	pin F3 = IOB_W74_0;
	pin F4 = IOB_W74_1;
	pin F5 = IOB_W80_0;
	pin F6 = IOB_W80_1;
	pin F7 = IOB_N12_2;
	pin F8 = IOB_N12_0;
	pin F9 = IOB_N17_0;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N25_0;
	pin F12 = IOB_N29_1;
	pin F13 = IOB_N31_0;
	pin F14 = IOB_N36_2;
	pin F15 = IOB_N38_0;
	pin F16 = IOB_N41_0;
	pin F17 = IOB_N47_1;
	pin F18 = IOB_N50_1;
	pin F19 = IOB_N55_0;
	pin F20 = IOB_N58_2;
	pin F21 = IOB_N61_0;
	pin F22 = IOB_E77_1;
	pin F23 = IOB_E74_1;
	pin F24 = IOB_E74_0;
	pin F25 = IOB_E72_1;
	pin F26 = IOB_E72_0;
	pin G1 = IOB_W67_0;
	pin G2 = IOB_W67_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W73_0;
	pin G5 = IOB_W73_1;
	pin G6 = IOB_W76_0;
	pin G7 = IOB_W76_1;
	pin G8 = IOB_N12_1;
	pin G9 = IOB_N17_1;
	pin G10 = IOB_N20_2;
	pin G11 = IOB_N25_1;
	pin G12 = IOB_N28_1;
	pin G13 = IOB_N31_1;
	pin G14 = IOB_N36_1;
	pin G15 = IOB_N39_1;
	pin G16 = IOB_N42_1;
	pin G17 = IOB_N47_0;
	pin G18 = IOB_N50_0;
	pin G19 = IOB_N56_2;
	pin G20 = IOB_E75_1;
	pin G21 = IOB_E75_0;
	pin G22 = IOB_E73_1;
	pin G23 = IOB_E73_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E71_1;
	pin G26 = IOB_E71_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W64_0;
	pin H4 = IOB_W64_1;
	pin H5 = IOB_W65_1;
	pin H6 = IOB_W71_0;
	pin H7 = IOB_W71_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N24_2;
	pin H12 = IOB_N28_2;
	pin H13 = IOB_N28_0;
	pin H14 = IOB_N36_0;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N42_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E67_1;
	pin H21 = IOB_E67_0;
	pin H22 = IOB_E65_1;
	pin H23 = IOB_E64_1;
	pin H24 = IOB_E64_0;
	pin H25 = IOB_E62_1;
	pin H26 = IOB_E62_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W59_0;
	pin J3 = IOB_W59_1;
	pin J4 = IOB_W60_0;
	pin J5 = IOB_W60_1;
	pin J6 = IOB_W65_0;
	pin J7 = IOB_W61_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E61_1;
	pin J21 = IOB_E65_0;
	pin J22 = IOB_E60_1;
	pin J23 = IOB_E60_0;
	pin J24 = IOB_E59_1;
	pin J25 = IOB_E59_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W57_0;
	pin K4 = IOB_W57_1;
	pin K5 = IOB_W58_0;
	pin K6 = IOB_W58_1;
	pin K7 = IOB_W61_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E61_0;
	pin K21 = IOB_E58_1;
	pin K22 = IOB_E58_0;
	pin K23 = IOB_E57_1;
	pin K24 = IOB_E57_0;
	pin K25 = IOB_E55_1;
	pin K26 = IOB_E55_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W48_1;
	pin L5 = IOB_W53_0;
	pin L6 = IOB_W53_1;
	pin L7 = IOB_W54_0;
	pin L8 = IOB_W54_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E54_1;
	pin L20 = IOB_E54_0;
	pin L21 = IOB_E53_1;
	pin L22 = IOB_E53_0;
	pin L23 = IOB_E48_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E52_1;
	pin L26 = IOB_E52_0;
	pin M1 = IOB_W47_0;
	pin M2 = IOB_W47_1;
	pin M3 = IOB_W48_0;
	pin M4 = GND;
	pin M5 = IOB_W49_1;
	pin M6 = IOB_W49_0;
	pin M7 = IOB_W50_0;
	pin M8 = IOB_W50_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E50_1;
	pin M20 = IOB_E50_0;
	pin M21 = IOB_E49_1;
	pin M22 = IOB_E49_0;
	pin M23 = GND;
	pin M24 = IOB_E48_0;
	pin M25 = IOB_E47_1;
	pin M26 = IOB_E47_0;
	pin N1 = IOB_W41_0;
	pin N2 = IOB_W41_1;
	pin N3 = IOB_W42_0;
	pin N4 = IOB_W42_1;
	pin N5 = IOB_W43_0;
	pin N6 = IOB_W43_1;
	pin N7 = IOB_W46_0;
	pin N8 = IOB_W46_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E46_1;
	pin N20 = IOB_E46_0;
	pin N21 = IOB_E43_1;
	pin N22 = IOB_E43_0;
	pin N23 = IOB_E42_1;
	pin N24 = IOB_E42_0;
	pin N25 = IOB_E41_1;
	pin N26 = IOB_E41_0;
	pin P1 = IOB_W40_1;
	pin P2 = IOB_W40_0;
	pin P3 = IOB_W39_1;
	pin P4 = IOB_W39_0;
	pin P5 = IOB_W38_1;
	pin P6 = IOB_W38_0;
	pin P7 = IOB_W35_1;
	pin P8 = IOB_W35_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E35_0;
	pin P20 = IOB_E35_1;
	pin P21 = IOB_E38_0;
	pin P22 = IOB_E38_1;
	pin P23 = IOB_E39_0;
	pin P24 = IOB_E39_1;
	pin P25 = IOB_E40_0;
	pin P26 = IOB_E40_1;
	pin R1 = IOB_W34_1;
	pin R2 = IOB_W34_0;
	pin R3 = IOB_W33_1;
	pin R4 = GND;
	pin R5 = IOB_W32_1;
	pin R6 = IOB_W32_0;
	pin R7 = IOB_W31_1;
	pin R8 = IOB_W31_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E31_0;
	pin R20 = IOB_E31_1;
	pin R21 = IOB_E32_0;
	pin R22 = IOB_E32_1;
	pin R23 = GND;
	pin R24 = IOB_E33_1;
	pin R25 = IOB_E34_0;
	pin R26 = IOB_E34_1;
	pin T1 = IOB_W29_1;
	pin T2 = IOB_W29_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W33_0;
	pin T5 = IOB_W28_1;
	pin T6 = IOB_W28_0;
	pin T7 = IOB_W27_1;
	pin T8 = IOB_W27_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E27_0;
	pin T20 = IOB_E27_1;
	pin T21 = IOB_E28_0;
	pin T22 = IOB_E28_1;
	pin T23 = IOB_E33_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E29_0;
	pin T26 = IOB_E29_1;
	pin U1 = IOB_W26_1;
	pin U2 = IOB_W26_0;
	pin U3 = IOB_W24_1;
	pin U4 = IOB_W24_0;
	pin U5 = IOB_W23_1;
	pin U6 = IOB_W23_0;
	pin U7 = IOB_W20_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E20_1;
	pin U21 = IOB_E23_0;
	pin U22 = IOB_E23_1;
	pin U23 = IOB_E24_0;
	pin U24 = IOB_E24_1;
	pin U25 = IOB_E26_0;
	pin U26 = IOB_E26_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W22_1;
	pin V3 = IOB_W22_0;
	pin V4 = IOB_W21_1;
	pin V5 = IOB_W21_0;
	pin V6 = IOB_W16_0;
	pin V7 = IOB_W20_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E20_0;
	pin V21 = IOB_E16_1;
	pin V22 = IOB_E21_0;
	pin V23 = IOB_E21_1;
	pin V24 = IOB_E22_0;
	pin V25 = IOB_E22_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W19_1;
	pin W2 = IOB_W19_0;
	pin W3 = IOB_W17_1;
	pin W4 = IOB_W17_0;
	pin W5 = IOB_W16_1;
	pin W6 = IOB_W14_1;
	pin W7 = IOB_W14_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S25_0;
	pin W12 = IOB_S28_0;
	pin W13 = IOB_S31_0;
	pin W14 = IOB_S39_0;
	pin W15 = IOB_S39_2;
	pin W16 = IOB_S43_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E10_0;
	pin W21 = IOB_E10_1;
	pin W22 = IOB_E16_0;
	pin W23 = IOB_E17_0;
	pin W24 = IOB_E17_1;
	pin W25 = IOB_E19_0;
	pin W26 = IOB_E19_1;
	pin Y1 = IOB_W10_1;
	pin Y2 = IOB_W10_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W8_1;
	pin Y5 = IOB_W8_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S17_0;
	pin Y10 = IOB_S20_0;
	pin Y11 = IOB_S25_1;
	pin Y12 = IOB_S28_1;
	pin Y13 = IOB_S31_1;
	pin Y14 = IOB_S36_1;
	pin Y15 = IOB_S39_1;
	pin Y16 = IOB_S42_1;
	pin Y17 = IOB_S47_2;
	pin Y18 = IOB_S50_1;
	pin Y19 = IOB_S55_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E8_0;
	pin Y23 = IOB_E8_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E14_0;
	pin Y26 = IOB_E14_1;
	pin AA1 = IOB_W9_1;
	pin AA2 = IOB_W9_0;
	pin AA3 = IOB_W7_1;
	pin AA4 = IOB_W7_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S9_2;
	pin AA8 = IOB_S12_0;
	pin AA9 = IOB_S17_1;
	pin AA10 = IOB_S20_1;
	pin AA11 = IOB_S26_0;
	pin AA12 = IOB_S29_0;
	pin AA13 = IOB_S31_2;
	pin AA14 = IOB_S36_0;
	pin AA15 = IOB_S38_1;
	pin AA16 = IOB_S42_0;
	pin AA17 = IOB_S47_0;
	pin AA18 = IOB_S50_0;
	pin AA19 = IOB_S55_0;
	pin AA20 = IOB_S55_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E7_0;
	pin AA24 = IOB_E7_1;
	pin AA25 = IOB_E9_0;
	pin AA26 = IOB_E9_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S10_0;
	pin AB8 = IOB_S12_1;
	pin AB9 = IOB_S17_2;
	pin AB10 = IOB_S23_0;
	pin AB11 = IOB_S26_1;
	pin AB12 = IOB_S29_1;
	pin AB13 = IOB_S32_0;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_0;
	pin AB16 = IOB_S41_1;
	pin AB17 = IOB_S44_0;
	pin AB18 = IOB_S49_1;
	pin AB19 = IOB_S54_1;
	pin AB20 = IOB_S57_1;
	pin AB21 = IOB_S59_1;
	pin AB22 = IOB_S66_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S8_0;
	pin AC7 = IOB_S10_1;
	pin AC8 = IOB_S13_0;
	pin AC9 = IOB_S18_1;
	pin AC10 = IOB_S23_1;
	pin AC11 = IOB_S27_2;
	pin AC12 = GND;
	pin AC13 = IOB_S32_1;
	pin AC14 = IOB_S35_1;
	pin AC15 = GND;
	pin AC16 = IOB_S41_0;
	pin AC17 = IOB_S47_1;
	pin AC18 = IOB_S49_0;
	pin AC19 = IOB_S54_0;
	pin AC20 = IOB_S57_0;
	pin AC21 = IOB_S59_0;
	pin AC22 = IOB_S66_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S8_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S13_1;
	pin AD9 = IOB_S19_0;
	pin AD10 = IOB_S23_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S29_2;
	pin AD13 = IOB_S33_0;
	pin AD14 = IOB_S35_0;
	pin AD15 = IOB_S37_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S44_1;
	pin AD18 = IOB_S48_1;
	pin AD19 = IOB_S51_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S58_1;
	pin AD22 = IOB_S60_1;
	pin AD23 = IOB_S61_2;
	pin AD24 = GND;
	pin AD25 = IOB_S66_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S9_0;
	pin AE7 = IOB_S11_0;
	pin AE8 = IOB_S16_0;
	pin AE9 = IOB_S19_1;
	pin AE10 = IOB_S24_0;
	pin AE11 = IOB_S27_0;
	pin AE12 = IOB_S30_0;
	pin AE13 = IOB_S33_1;
	pin AE14 = IOB_S34_1;
	pin AE15 = IOB_S37_1;
	pin AE16 = IOB_S40_1;
	pin AE17 = IOB_S43_1;
	pin AE18 = IOB_S48_0;
	pin AE19 = IOB_S51_1;
	pin AE20 = IOB_S56_1;
	pin AE21 = IOB_S58_0;
	pin AE22 = IOB_S60_0;
	pin AE23 = IOB_S61_1;
	pin AE24 = IOB_S62_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S9_1;
	pin AF7 = IOB_S11_1;
	pin AF8 = IOB_S16_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S24_1;
	pin AF11 = IOB_S27_1;
	pin AF12 = IOB_S30_1;
	pin AF13 = IOB_S33_2;
	pin AF14 = IOB_S34_0;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S40_0;
	pin AF17 = IOB_S43_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S51_0;
	pin AF20 = IOB_S56_0;
	pin AF21 = IOB_S57_2;
	pin AF22 = IOB_S59_2;
	pin AF23 = IOB_S61_0;
	pin AF24 = IOB_S62_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W9_0;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_W71_1;
	vref IOB_W78_0;
	vref IOB_E2_1;
	vref IOB_E9_0;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E64_0;
	vref IOB_E72_1;
	vref IOB_E78_1;
	vref IOB_S7_2;
	vref IOB_S12_1;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S40_0;
	vref IOB_S44_1;
	vref IOB_S47_2;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N20_2;
	vref IOB_N27_0;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N44_2;
	vref IOB_N49_1;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s2000-fg900
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = NC;
	pin A8 = IOB_N10_0;
	pin A9 = NC;
	pin A10 = GND;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N23_0;
	pin A13 = IOB_N26_0;
	pin A14 = GND;
	pin A15 = IOB_N33_0;
	pin A16 = IOB_N34_2;
	pin A17 = GND;
	pin A18 = NC;
	pin A19 = IOB_N40_1;
	pin A20 = IOB_N45_1;
	pin A21 = GND;
	pin A22 = IOB_N51_1;
	pin A23 = IOB_N55_1;
	pin A24 = IOB_N59_1;
	pin A25 = GND;
	pin A26 = IOB_N63_1;
	pin A27 = IOB_N66_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = NC;
	pin B8 = IOB_N10_1;
	pin B9 = NC;
	pin B10 = IOB_N13_0;
	pin B11 = IOB_N18_1;
	pin B12 = IOB_N23_1;
	pin B13 = IOB_N26_1;
	pin B14 = IOB_N29_0;
	pin B15 = IOB_N33_1;
	pin B16 = IOB_N34_1;
	pin B17 = IOB_N38_1;
	pin B18 = NC;
	pin B19 = IOB_N40_0;
	pin B20 = IOB_N45_0;
	pin B21 = IOB_N49_1;
	pin B22 = IOB_N51_0;
	pin B23 = IOB_N55_0;
	pin B24 = IOB_N59_0;
	pin B25 = IOB_N62_1;
	pin B26 = IOB_N63_0;
	pin B27 = IOB_N66_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W80_0;
	pin C2 = IOB_W80_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N9_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N13_1;
	pin C11 = IOB_N17_0;
	pin C12 = IOB_N22_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N29_1;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N34_0;
	pin C17 = IOB_N38_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N41_1;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N49_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N56_1;
	pin C24 = IOB_N60_1;
	pin C25 = IOB_N62_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N65_0;
	pin C28 = TDO;
	pin C29 = IOB_E80_1;
	pin C30 = IOB_E80_0;
	pin D1 = IOB_W78_0;
	pin D2 = IOB_W78_1;
	pin D3 = IOB_W79_0;
	pin D4 = IOB_W79_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N9_1;
	pin D9 = NC;
	pin D10 = VCCAUX;
	pin D11 = IOB_N17_1;
	pin D12 = IOB_N22_1;
	pin D13 = IOB_N26_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N32_1;
	pin D16 = IOB_N35_1;
	pin D17 = VCCAUX;
	pin D18 = NC;
	pin D19 = IOB_N41_0;
	pin D20 = IOB_N46_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N52_1;
	pin D23 = IOB_N56_0;
	pin D24 = IOB_N60_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N65_1;
	pin D27 = IOB_E79_1;
	pin D28 = IOB_E79_0;
	pin D29 = IOB_E78_1;
	pin D30 = IOB_E78_0;
	pin E1 = IOB_W77_0;
	pin E2 = IOB_W77_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W76_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N8_0;
	pin E9 = NC;
	pin E10 = GND;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N21_0;
	pin E13 = IOB_N25_0;
	pin E14 = GND;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N35_0;
	pin E17 = GND;
	pin E18 = NC;
	pin E19 = IOB_N42_1;
	pin E20 = IOB_N47_1;
	pin E21 = GND;
	pin E22 = IOB_N52_0;
	pin E23 = IOB_N53_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N62_2;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = VCCO2;
	pin E29 = IOB_E77_1;
	pin E30 = IOB_E77_0;
	pin F1 = GND;
	pin F2 = IOB_W75_0;
	pin F3 = IOB_W75_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W76_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N8_1;
	pin F9 = IOB_N12_2;
	pin F10 = IOB_N12_0;
	pin F11 = IOB_N16_1;
	pin F12 = IOB_N21_1;
	pin F13 = IOB_N25_1;
	pin F14 = IOB_N28_0;
	pin F15 = IOB_N31_0;
	pin F16 = IOB_N36_2;
	pin F17 = IOB_N39_1;
	pin F18 = IOB_N40_2;
	pin F19 = IOB_N42_0;
	pin F20 = IOB_N47_0;
	pin F21 = IOB_N50_1;
	pin F22 = IOB_N53_1;
	pin F23 = IOB_N57_1;
	pin F24 = IOB_N61_1;
	pin F25 = IOB_N61_0;
	pin F26 = NC;
	pin F27 = VCCAUX;
	pin F28 = IOB_E76_1;
	pin F29 = IOB_E76_0;
	pin F30 = GND;
	pin G1 = IOB_W73_0;
	pin G2 = IOB_W73_1;
	pin G3 = IOB_W74_0;
	pin G4 = IOB_W74_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W72_1;
	pin G7 = NC;
	pin G8 = IOB_N8_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N12_1;
	pin G11 = IOB_N15_0;
	pin G12 = IOB_N20_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N28_1;
	pin G15 = IOB_N31_1;
	pin G16 = IOB_N36_1;
	pin G17 = IOB_N39_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N43_1;
	pin G20 = IOB_N48_1;
	pin G21 = IOB_N50_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N57_0;
	pin G24 = IOB_N58_0;
	pin G25 = IOB_E73_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E75_1;
	pin G28 = IOB_E75_0;
	pin G29 = IOB_E74_1;
	pin G30 = IOB_E74_0;
	pin H1 = IOB_W68_0;
	pin H2 = IOB_W68_1;
	pin H3 = IOB_W70_0;
	pin H4 = IOB_W70_1;
	pin H5 = IOB_W71_0;
	pin H6 = IOB_W71_1;
	pin H7 = IOB_W72_0;
	pin H8 = NC;
	pin H9 = IOB_N11_0;
	pin H10 = GND;
	pin H11 = IOB_N15_1;
	pin H12 = IOB_N20_1;
	pin H13 = IOB_N24_0;
	pin H14 = GND;
	pin H15 = IOB_N30_0;
	pin H16 = IOB_N36_0;
	pin H17 = GND;
	pin H18 = NC;
	pin H19 = IOB_N43_0;
	pin H20 = IOB_N48_0;
	pin H21 = GND;
	pin H22 = IOB_N54_1;
	pin H23 = IOB_N58_1;
	pin H24 = IOB_E73_0;
	pin H25 = IOB_E72_1;
	pin H26 = IOB_E72_0;
	pin H27 = IOB_E71_1;
	pin H28 = IOB_E71_0;
	pin H29 = IOB_E69_1;
	pin H30 = IOB_E69_0;
	pin J1 = IOB_W66_0;
	pin J2 = IOB_W66_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W67_0;
	pin J5 = IOB_W67_1;
	pin J6 = IOB_W69_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W65_1;
	pin J9 = IOB_N11_1;
	pin J10 = IOB_N14_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N19_0;
	pin J13 = IOB_N24_1;
	pin J14 = IOB_N27_0;
	pin J15 = IOB_N30_1;
	pin J16 = IOB_N37_1;
	pin J17 = IOB_N38_2;
	pin J18 = NC;
	pin J19 = IOB_N44_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N52_2;
	pin J22 = IOB_N54_0;
	pin J23 = IOB_E66_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E70_0;
	pin J26 = IOB_E68_1;
	pin J27 = IOB_E68_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E67_1;
	pin J30 = IOB_E67_0;
	pin K1 = GND;
	pin K2 = IOB_W62_0;
	pin K3 = IOB_W62_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W64_0;
	pin K7 = IOB_W64_1;
	pin K8 = GND;
	pin K9 = IOB_W65_0;
	pin K10 = IOB_W61_1;
	pin K11 = IOB_N14_0;
	pin K12 = IOB_N19_1;
	pin K13 = IOB_N24_2;
	pin K14 = IOB_N27_1;
	pin K15 = IOB_N28_2;
	pin K16 = IOB_N37_0;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = IOB_N44_0;
	pin K20 = IOB_N50_2;
	pin K21 = NC;
	pin K22 = IOB_E66_0;
	pin K23 = GND;
	pin K24 = IOB_E65_1;
	pin K25 = IOB_E65_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = GND;
	pin L1 = IOB_W57_0;
	pin L2 = IOB_W57_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W59_0;
	pin L6 = IOB_W59_1;
	pin L7 = IOB_W60_0;
	pin L8 = IOB_W60_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W61_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = NC;
	pin L22 = VCCO2;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = IOB_E62_1;
	pin L26 = IOB_E62_0;
	pin L27 = IOB_E61_1;
	pin L28 = IOB_E61_0;
	pin L29 = IOB_E60_1;
	pin L30 = IOB_E60_0;
	pin M1 = IOB_W54_0;
	pin M2 = IOB_W54_1;
	pin M3 = IOB_W55_0;
	pin M4 = IOB_W55_1;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = NC;
	pin M10 = IOB_W53_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E55_1;
	pin M22 = IOB_E59_1;
	pin M23 = IOB_E59_0;
	pin M24 = IOB_E58_1;
	pin M25 = IOB_E58_0;
	pin M26 = IOB_E53_1;
	pin M27 = IOB_E57_1;
	pin M28 = IOB_E57_0;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = IOB_W50_0;
	pin N2 = IOB_W50_1;
	pin N3 = VCCO7;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO7;
	pin N8 = IOB_W52_0;
	pin N9 = IOB_W52_1;
	pin N10 = IOB_W53_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E55_0;
	pin N22 = IOB_E54_1;
	pin N23 = IOB_E54_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E53_0;
	pin N26 = IOB_E52_1;
	pin N27 = IOB_E52_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E50_1;
	pin N30 = IOB_E50_0;
	pin P1 = GND;
	pin P2 = IOB_W47_0;
	pin P3 = IOB_W47_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W48_0;
	pin P7 = IOB_W48_1;
	pin P8 = GND;
	pin P9 = IOB_W49_0;
	pin P10 = IOB_W49_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin P23 = GND;
	pin P24 = IOB_E48_1;
	pin P25 = IOB_E48_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E47_1;
	pin P29 = IOB_E47_0;
	pin P30 = GND;
	pin R1 = IOB_W41_0;
	pin R2 = IOB_W41_1;
	pin R3 = IOB_W42_0;
	pin R4 = IOB_W42_1;
	pin R5 = IOB_W43_0;
	pin R6 = IOB_W43_1;
	pin R7 = IOB_W44_0;
	pin R8 = IOB_W44_1;
	pin R9 = IOB_W46_0;
	pin R10 = IOB_W46_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E46_1;
	pin R22 = IOB_E46_0;
	pin R23 = IOB_E44_1;
	pin R24 = IOB_E44_0;
	pin R25 = IOB_E43_1;
	pin R26 = IOB_E43_0;
	pin R27 = IOB_E42_1;
	pin R28 = IOB_E42_0;
	pin R29 = IOB_E41_1;
	pin R30 = IOB_E41_0;
	pin T1 = IOB_W40_1;
	pin T2 = IOB_W40_0;
	pin T3 = IOB_W39_1;
	pin T4 = IOB_W39_0;
	pin T5 = IOB_W38_1;
	pin T6 = IOB_W38_0;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = IOB_W37_1;
	pin T10 = IOB_W37_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E35_0;
	pin T22 = IOB_E35_1;
	pin T23 = IOB_E37_0;
	pin T24 = IOB_E37_1;
	pin T25 = IOB_E38_0;
	pin T26 = IOB_E38_1;
	pin T27 = IOB_E39_0;
	pin T28 = IOB_E39_1;
	pin T29 = IOB_E40_0;
	pin T30 = IOB_E40_1;
	pin U1 = GND;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W35_1;
	pin U7 = IOB_W35_0;
	pin U8 = GND;
	pin U9 = IOB_W34_1;
	pin U10 = IOB_W34_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E32_0;
	pin U22 = IOB_E32_1;
	pin U23 = GND;
	pin U24 = IOB_E33_0;
	pin U25 = IOB_E33_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E34_0;
	pin U29 = IOB_E34_1;
	pin U30 = GND;
	pin V1 = IOB_W33_1;
	pin V2 = IOB_W33_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W32_1;
	pin V5 = IOB_W32_0;
	pin V6 = IOB_W31_1;
	pin V7 = VCCO6;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_W29_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E27_1;
	pin V22 = IOB_E28_0;
	pin V23 = IOB_E28_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E29_1;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO3;
	pin V29 = IOB_E31_0;
	pin V30 = IOB_E31_1;
	pin W1 = IOB_W28_1;
	pin W2 = IOB_W28_0;
	pin W3 = IOB_W27_1;
	pin W4 = IOB_W27_0;
	pin W5 = IOB_W31_0;
	pin W6 = IOB_W26_1;
	pin W7 = IOB_W26_0;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = IOB_W29_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E27_0;
	pin W22 = NC;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = IOB_E29_0;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = IOB_E26_0;
	pin W30 = IOB_E26_1;
	pin Y1 = IOB_W24_1;
	pin Y2 = IOB_W24_0;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W22_1;
	pin Y6 = IOB_W22_0;
	pin Y7 = IOB_W21_1;
	pin Y8 = IOB_W21_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W20_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E20_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E21_0;
	pin Y24 = IOB_E21_1;
	pin Y25 = IOB_E22_0;
	pin Y26 = IOB_E22_1;
	pin Y27 = IOB_E23_0;
	pin Y28 = IOB_E23_1;
	pin Y29 = IOB_E24_0;
	pin Y30 = IOB_E24_1;
	pin AA1 = GND;
	pin AA2 = IOB_W19_1;
	pin AA3 = IOB_W19_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W17_1;
	pin AA7 = IOB_W17_0;
	pin AA8 = GND;
	pin AA9 = IOB_W16_1;
	pin AA10 = IOB_W20_0;
	pin AA11 = IOB_S13_2;
	pin AA12 = IOB_S23_0;
	pin AA13 = IOB_S23_1;
	pin AA14 = IOB_S27_0;
	pin AA15 = IOB_S29_2;
	pin AA16 = IOB_S39_2;
	pin AA17 = IOB_S40_1;
	pin AA18 = IOB_S43_2;
	pin AA19 = IOB_S48_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = IOB_E20_0;
	pin AA22 = IOB_E16_1;
	pin AA23 = GND;
	pin AA24 = IOB_E17_0;
	pin AA25 = IOB_E17_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E19_0;
	pin AA29 = IOB_E19_1;
	pin AA30 = GND;
	pin AB1 = IOB_W15_1;
	pin AB2 = IOB_W15_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W14_1;
	pin AB5 = IOB_W14_0;
	pin AB6 = IOB_W12_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W16_0;
	pin AB9 = IOB_S9_0;
	pin AB10 = IOB_S11_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S18_1;
	pin AB13 = IOB_S24_0;
	pin AB14 = IOB_S27_1;
	pin AB15 = IOB_S30_0;
	pin AB16 = IOB_S37_1;
	pin AB17 = IOB_S40_0;
	pin AB18 = IOB_S43_1;
	pin AB19 = IOB_S48_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S53_1;
	pin AB22 = IOB_S58_1;
	pin AB23 = IOB_E16_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E12_1;
	pin AB26 = IOB_E14_0;
	pin AB27 = IOB_E14_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E15_0;
	pin AB30 = IOB_E15_1;
	pin AC1 = IOB_W13_1;
	pin AC2 = IOB_W13_0;
	pin AC3 = IOB_W11_1;
	pin AC4 = IOB_W11_0;
	pin AC5 = IOB_W10_1;
	pin AC6 = IOB_W10_0;
	pin AC7 = IOB_W9_1;
	pin AC8 = NC;
	pin AC9 = IOB_S9_1;
	pin AC10 = GND;
	pin AC11 = IOB_S18_0;
	pin AC12 = IOB_S19_0;
	pin AC13 = IOB_S24_1;
	pin AC14 = GND;
	pin AC15 = IOB_S30_1;
	pin AC16 = IOB_S37_0;
	pin AC17 = GND;
	pin AC18 = IOB_S43_0;
	pin AC19 = IOB_S47_1;
	pin AC20 = IOB_S52_1;
	pin AC21 = GND;
	pin AC22 = IOB_S58_0;
	pin AC23 = IOB_S62_0;
	pin AC24 = IOB_E9_1;
	pin AC25 = IOB_E10_0;
	pin AC26 = IOB_E10_1;
	pin AC27 = IOB_E11_0;
	pin AC28 = IOB_E11_1;
	pin AC29 = IOB_E13_0;
	pin AC30 = IOB_E13_1;
	pin AD1 = IOB_W8_1;
	pin AD2 = IOB_W8_0;
	pin AD3 = IOB_W7_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W9_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = NC;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S14_0;
	pin AD11 = IOB_S14_1;
	pin AD12 = IOB_S19_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S31_0;
	pin AD15 = IOB_S31_1;
	pin AD16 = IOB_S36_1;
	pin AD17 = IOB_S39_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S47_0;
	pin AD20 = IOB_S52_0;
	pin AD21 = IOB_S55_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S61_2;
	pin AD24 = IOB_S62_1;
	pin AD25 = IOB_E9_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E7_0;
	pin AD28 = IOB_E7_1;
	pin AD29 = IOB_E8_0;
	pin AD30 = IOB_E8_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = NC;
	pin AE9 = IOB_S12_0;
	pin AE10 = IOB_S12_1;
	pin AE11 = IOB_S15_0;
	pin AE12 = IOB_S20_0;
	pin AE13 = IOB_S28_0;
	pin AE14 = IOB_S28_1;
	pin AE15 = IOB_S31_2;
	pin AE16 = IOB_S36_0;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S42_1;
	pin AE19 = IOB_S46_1;
	pin AE20 = IOB_S51_1;
	pin AE21 = IOB_S55_0;
	pin AE22 = IOB_S57_2;
	pin AE23 = IOB_S61_1;
	pin AE24 = NC;
	pin AE25 = NC;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = NC;
	pin AF9 = IOB_S10_0;
	pin AF10 = GND;
	pin AF11 = IOB_S15_1;
	pin AF12 = IOB_S20_1;
	pin AF13 = IOB_S25_0;
	pin AF14 = GND;
	pin AF15 = IOB_S32_0;
	pin AF16 = IOB_S35_2;
	pin AF17 = GND;
	pin AF18 = IOB_S42_0;
	pin AF19 = IOB_S46_0;
	pin AF20 = IOB_S51_0;
	pin AF21 = GND;
	pin AF22 = IOB_S57_1;
	pin AF23 = IOB_S61_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S63_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = NC;
	pin AG9 = IOB_S10_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S16_0;
	pin AG12 = IOB_S21_0;
	pin AG13 = IOB_S25_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S32_1;
	pin AG16 = IOB_S35_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S41_2;
	pin AG19 = IOB_S45_1;
	pin AG20 = IOB_S50_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S57_0;
	pin AG23 = IOB_S60_1;
	pin AG24 = NC;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S63_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = NC;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S13_0;
	pin AH11 = IOB_S16_1;
	pin AH12 = IOB_S21_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S29_0;
	pin AH15 = IOB_S33_0;
	pin AH16 = IOB_S35_0;
	pin AH17 = IOB_S38_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S45_0;
	pin AH20 = IOB_S50_0;
	pin AH21 = IOB_S54_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S60_0;
	pin AH24 = NC;
	pin AH25 = NC;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S63_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = NC;
	pin AJ8 = IOB_S8_0;
	pin AJ9 = IOB_S11_0;
	pin AJ10 = IOB_S13_1;
	pin AJ11 = IOB_S17_0;
	pin AJ12 = IOB_S22_0;
	pin AJ13 = IOB_S26_0;
	pin AJ14 = IOB_S29_1;
	pin AJ15 = IOB_S33_1;
	pin AJ16 = IOB_S34_1;
	pin AJ17 = IOB_S38_0;
	pin AJ18 = IOB_S41_1;
	pin AJ19 = IOB_S44_1;
	pin AJ20 = IOB_S49_1;
	pin AJ21 = IOB_S54_0;
	pin AJ22 = IOB_S56_1;
	pin AJ23 = IOB_S59_1;
	pin AJ24 = NC;
	pin AJ25 = NC;
	pin AJ26 = IOB_S65_1;
	pin AJ27 = IOB_S66_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = NC;
	pin AK8 = IOB_S8_1;
	pin AK9 = IOB_S11_1;
	pin AK10 = GND;
	pin AK11 = IOB_S17_1;
	pin AK12 = IOB_S22_1;
	pin AK13 = IOB_S26_1;
	pin AK14 = GND;
	pin AK15 = IOB_S33_2;
	pin AK16 = IOB_S34_0;
	pin AK17 = GND;
	pin AK18 = IOB_S41_0;
	pin AK19 = IOB_S44_0;
	pin AK20 = IOB_S49_0;
	pin AK21 = GND;
	pin AK22 = IOB_S56_0;
	pin AK23 = IOB_S59_0;
	pin AK24 = NC;
	pin AK25 = GND;
	pin AK26 = IOB_S65_0;
	pin AK27 = IOB_S66_0;
	pin AK28 = IOB_S66_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W9_0;
	vref IOB_W13_1;
	vref IOB_W17_1;
	vref IOB_W24_0;
	vref IOB_W34_0;
	vref IOB_W40_1;
	vref IOB_W41_0;
	vref IOB_W44_1;
	vref IOB_W54_1;
	vref IOB_W62_0;
	vref IOB_W65_1;
	vref IOB_W71_1;
	vref IOB_W78_0;
	vref IOB_E2_1;
	vref IOB_E9_0;
	vref IOB_E13_1;
	vref IOB_E17_0;
	vref IOB_E23_0;
	vref IOB_E34_0;
	vref IOB_E40_1;
	vref IOB_E41_0;
	vref IOB_E47_1;
	vref IOB_E58_1;
	vref IOB_E68_0;
	vref IOB_E72_1;
	vref IOB_E78_1;
	vref IOB_S2_2;
	vref IOB_S12_1;
	vref IOB_S20_0;
	vref IOB_S28_1;
	vref IOB_S30_0;
	vref IOB_S33_2;
	vref IOB_S35_2;
	vref IOB_S40_0;
	vref IOB_S44_1;
	vref IOB_S60_1;
	vref IOB_S66_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N12_2;
	vref IOB_N27_0;
	vref IOB_N32_0;
	vref IOB_N35_1;
	vref IOB_N38_2;
	vref IOB_N49_1;
	vref IOB_N56_1;
	vref IOB_N60_1;
}

// xc3s4000-fg1156
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = GND;
	pin A6 = IOB_N6_0;
	pin A7 = NC;
	pin A8 = IOB_N9_0;
	pin A9 = GND;
	pin A10 = IOB_N15_0;
	pin A11 = NC;
	pin A12 = IOB_N20_0;
	pin A13 = GND;
	pin A14 = IOB_N28_0;
	pin A15 = IOB_N32_0;
	pin A16 = GND;
	pin A17 = IOB_N38_0;
	pin A18 = IOB_N39_2;
	pin A19 = GND;
	pin A20 = IOB_N45_1;
	pin A21 = IOB_N49_1;
	pin A22 = GND;
	pin A23 = IOB_N57_1;
	pin A24 = IOB_N61_1;
	pin A25 = IOB_N62_1;
	pin A26 = GND;
	pin A27 = IOB_N68_1;
	pin A28 = NC;
	pin A29 = IOB_N71_1;
	pin A30 = GND;
	pin A31 = IOB_N75_1;
	pin A32 = IOB_N76_1;
	pin A33 = GND;
	pin A34 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N6_1;
	pin B7 = NC;
	pin B8 = IOB_N9_1;
	pin B9 = IOB_N12_2;
	pin B10 = IOB_N15_1;
	pin B11 = NC;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N28_1;
	pin B15 = IOB_N32_1;
	pin B16 = IOB_N34_0;
	pin B17 = IOB_N38_1;
	pin B18 = IOB_N39_1;
	pin B19 = IOB_N43_1;
	pin B20 = IOB_N45_0;
	pin B21 = IOB_N49_0;
	pin B22 = VCCO1;
	pin B23 = IOB_N57_0;
	pin B24 = IOB_N61_0;
	pin B25 = IOB_N62_0;
	pin B26 = IOB_N66_2;
	pin B27 = IOB_N68_0;
	pin B28 = NC;
	pin B29 = IOB_N71_0;
	pin B30 = IOB_N73_1;
	pin B31 = IOB_N75_0;
	pin B32 = IOB_N76_0;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = IOB_W96_0;
	pin C2 = IOB_W96_1;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N5_0;
	pin C7 = NC;
	pin C8 = VCCO0;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N14_0;
	pin C11 = GND;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N22_0;
	pin C14 = IOB_N27_0;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N34_1;
	pin C17 = IOB_N37_0;
	pin C18 = IOB_N39_0;
	pin C19 = IOB_N43_0;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N50_1;
	pin C22 = IOB_N54_1;
	pin C23 = IOB_N58_2;
	pin C24 = GND;
	pin C25 = IOB_N63_1;
	pin C26 = IOB_N66_1;
	pin C27 = VCCO1;
	pin C28 = NC;
	pin C29 = IOB_N72_1;
	pin C30 = IOB_N73_0;
	pin C31 = VCCO1;
	pin C32 = GND;
	pin C33 = IOB_E96_1;
	pin C34 = IOB_E96_0;
	pin D1 = IOB_W95_0;
	pin D2 = IOB_W95_1;
	pin D3 = VCCO7;
	pin D4 = PROG_B;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N5_1;
	pin D7 = NC;
	pin D8 = IOB_N8_0;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N14_1;
	pin D11 = VCCO0;
	pin D12 = IOB_N19_1;
	pin D13 = IOB_N22_1;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N31_1;
	pin D16 = VCCO0;
	pin D17 = IOB_N37_1;
	pin D18 = IOB_N40_1;
	pin D19 = VCCO1;
	pin D20 = IOB_N46_0;
	pin D21 = IOB_N50_0;
	pin D22 = IOB_N54_0;
	pin D23 = IOB_N58_1;
	pin D24 = VCCO1;
	pin D25 = IOB_N63_0;
	pin D26 = IOB_N66_0;
	pin D27 = IOB_N69_1;
	pin D28 = NC;
	pin D29 = IOB_N72_0;
	pin D30 = IOB_N75_2;
	pin D31 = TCK;
	pin D32 = VCCO2;
	pin D33 = IOB_E95_1;
	pin D34 = IOB_E95_0;
	pin E1 = GND;
	pin E2 = IOB_W94_0;
	pin E3 = IOB_W94_1;
	pin E4 = TDI;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = IOB_N7_0;
	pin E8 = IOB_N8_1;
	pin E9 = GND;
	pin E10 = IOB_N14_2;
	pin E11 = VCCAUX;
	pin E12 = IOB_N18_0;
	pin E13 = GND;
	pin E14 = IOB_N25_0;
	pin E15 = VCCAUX;
	pin E16 = GND;
	pin E17 = IOB_N37_2;
	pin E18 = IOB_N40_0;
	pin E19 = GND;
	pin E20 = VCCAUX;
	pin E21 = IOB_N52_2;
	pin E22 = GND;
	pin E23 = IOB_N58_0;
	pin E24 = VCCAUX;
	pin E25 = IOB_N64_2;
	pin E26 = GND;
	pin E27 = IOB_N69_0;
	pin E28 = IOB_N70_1;
	pin E29 = VCCAUX;
	pin E30 = GND;
	pin E31 = TDO;
	pin E32 = IOB_E94_1;
	pin E33 = IOB_E94_0;
	pin E34 = GND;
	pin F1 = IOB_W92_0;
	pin F2 = IOB_W92_1;
	pin F3 = IOB_W93_0;
	pin F4 = IOB_W93_1;
	pin F5 = VCCAUX;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N7_1;
	pin F8 = IOB_N8_2;
	pin F9 = IOB_N10_0;
	pin F10 = IOB_N13_0;
	pin F11 = NC;
	pin F12 = IOB_N18_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N25_1;
	pin F15 = IOB_N30_0;
	pin F16 = IOB_N33_0;
	pin F17 = IOB_N36_0;
	pin F18 = IOB_N41_2;
	pin F19 = IOB_N44_1;
	pin F20 = IOB_N47_1;
	pin F21 = IOB_N52_1;
	pin F22 = VCCO1;
	pin F23 = IOB_N59_1;
	pin F24 = NC;
	pin F25 = IOB_N64_1;
	pin F26 = IOB_N67_1;
	pin F27 = IOB_N70_2;
	pin F28 = IOB_N70_0;
	pin F29 = IOB_N72_2;
	pin F30 = VCCAUX;
	pin F31 = IOB_E93_1;
	pin F32 = IOB_E93_0;
	pin F33 = IOB_E92_1;
	pin F34 = IOB_E92_0;
	pin G1 = IOB_W89_0;
	pin G2 = IOB_W90_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_W91_0;
	pin G6 = IOB_W91_1;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N10_1;
	pin G10 = IOB_N13_1;
	pin G11 = NC;
	pin G12 = IOB_N18_2;
	pin G13 = IOB_N21_0;
	pin G14 = IOB_N24_0;
	pin G15 = IOB_N30_1;
	pin G16 = IOB_N33_1;
	pin G17 = IOB_N36_1;
	pin G18 = IOB_N41_1;
	pin G19 = IOB_N44_0;
	pin G20 = IOB_N47_0;
	pin G21 = IOB_N52_0;
	pin G22 = IOB_N55_1;
	pin G23 = IOB_N59_0;
	pin G24 = NC;
	pin G25 = IOB_N64_0;
	pin G26 = IOB_N67_0;
	pin G27 = VCCO1;
	pin G28 = GND;
	pin G29 = IOB_E91_1;
	pin G30 = IOB_E91_0;
	pin G31 = NC;
	pin G32 = NC;
	pin G33 = IOB_E90_1;
	pin G34 = IOB_E89_0;
	pin H1 = IOB_W87_0;
	pin H2 = IOB_W87_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W85_1;
	pin H5 = IOB_W88_0;
	pin H6 = IOB_W88_1;
	pin H7 = VCCO7;
	pin H8 = IOB_N6_2;
	pin H9 = IOB_N10_2;
	pin H10 = IOB_N12_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N17_0;
	pin H13 = IOB_N21_1;
	pin H14 = IOB_N24_1;
	pin H15 = VCCO0;
	pin H16 = VCCAUX;
	pin H17 = IOB_N35_0;
	pin H18 = IOB_N41_0;
	pin H19 = VCCAUX;
	pin H20 = VCCO1;
	pin H21 = IOB_N53_1;
	pin H22 = IOB_N55_0;
	pin H23 = IOB_N60_2;
	pin H24 = VCCO1;
	pin H25 = IOB_N65_1;
	pin H26 = IOB_N68_2;
	pin H27 = TMS;
	pin H28 = VCCO2;
	pin H29 = IOB_E88_1;
	pin H30 = IOB_E88_0;
	pin H31 = IOB_E85_1;
	pin H32 = VCCO2;
	pin H33 = IOB_E87_1;
	pin H34 = IOB_E87_0;
	pin J1 = GND;
	pin J2 = IOB_W84_0;
	pin J3 = IOB_W84_1;
	pin J4 = IOB_W85_0;
	pin J5 = GND;
	pin J6 = IOB_W86_0;
	pin J7 = IOB_W86_1;
	pin J8 = IOB_W83_1;
	pin J9 = NC;
	pin J10 = IOB_N12_1;
	pin J11 = IOB_N16_2;
	pin J12 = IOB_N17_1;
	pin J13 = GND;
	pin J14 = IOB_N24_2;
	pin J15 = IOB_N29_0;
	pin J16 = GND;
	pin J17 = IOB_N35_1;
	pin J18 = IOB_N42_1;
	pin J19 = GND;
	pin J20 = IOB_N48_1;
	pin J21 = IOB_N53_0;
	pin J22 = GND;
	pin J23 = IOB_N60_1;
	pin J24 = NC;
	pin J25 = IOB_N65_0;
	pin J26 = NC;
	pin J27 = IOB_E83_1;
	pin J28 = IOB_E86_1;
	pin J29 = IOB_E86_0;
	pin J30 = GND;
	pin J31 = IOB_E85_0;
	pin J32 = IOB_E84_1;
	pin J33 = IOB_E84_0;
	pin J34 = GND;
	pin K1 = IOB_W79_0;
	pin K2 = IOB_W79_1;
	pin K3 = IOB_W80_0;
	pin K4 = IOB_W80_1;
	pin K5 = IOB_W81_0;
	pin K6 = IOB_W81_1;
	pin K7 = IOB_W82_0;
	pin K8 = IOB_W82_1;
	pin K9 = IOB_W83_0;
	pin K10 = GND;
	pin K11 = NC;
	pin K12 = IOB_N16_0;
	pin K13 = IOB_N22_2;
	pin K14 = IOB_N23_0;
	pin K15 = IOB_N29_1;
	pin K16 = IOB_N31_2;
	pin K17 = IOB_N35_2;
	pin K18 = IOB_N42_0;
	pin K19 = IOB_N45_2;
	pin K20 = IOB_N48_0;
	pin K21 = IOB_N54_2;
	pin K22 = IOB_N56_1;
	pin K23 = IOB_N60_0;
	pin K24 = NC;
	pin K25 = GND;
	pin K26 = IOB_E83_0;
	pin K27 = IOB_E82_1;
	pin K28 = IOB_E82_0;
	pin K29 = IOB_E81_1;
	pin K30 = IOB_E81_0;
	pin K31 = IOB_E80_1;
	pin K32 = IOB_E80_0;
	pin K33 = IOB_E79_1;
	pin K34 = IOB_E79_0;
	pin L1 = IOB_W76_0;
	pin L2 = IOB_W76_1;
	pin L3 = GND;
	pin L4 = VCCO7;
	pin L5 = VCCAUX;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = VCCO7;
	pin L9 = IOB_W78_0;
	pin L10 = IOB_W78_1;
	pin L11 = HSWAP_EN;
	pin L12 = IOB_N16_1;
	pin L13 = IOB_N20_2;
	pin L14 = IOB_N23_1;
	pin L15 = IOB_N27_2;
	pin L16 = IOB_N29_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N43_2;
	pin L19 = IOB_N47_2;
	pin L20 = IOB_N49_2;
	pin L21 = IOB_N56_2;
	pin L22 = IOB_N56_0;
	pin L23 = NC;
	pin L24 = IOB_N62_2;
	pin L25 = IOB_E78_1;
	pin L26 = IOB_E78_0;
	pin L27 = VCCO2;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = VCCAUX;
	pin L31 = VCCO2;
	pin L32 = GND;
	pin L33 = IOB_E76_1;
	pin L34 = IOB_E76_0;
	pin M1 = IOB_W71_0;
	pin M2 = IOB_W71_1;
	pin M3 = IOB_W72_0;
	pin M4 = IOB_W72_1;
	pin M5 = IOB_W73_0;
	pin M6 = IOB_W73_1;
	pin M7 = IOB_W74_0;
	pin M8 = IOB_W74_1;
	pin M9 = IOB_W70_1;
	pin M10 = IOB_W75_0;
	pin M11 = IOB_W75_1;
	pin M12 = VCCINT;
	pin M13 = VCCO0;
	pin M14 = VCCO0;
	pin M15 = VCCO0;
	pin M16 = VCCO0;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCO1;
	pin M20 = VCCO1;
	pin M21 = VCCO1;
	pin M22 = VCCO1;
	pin M23 = VCCINT;
	pin M24 = IOB_E75_1;
	pin M25 = IOB_E75_0;
	pin M26 = IOB_E70_1;
	pin M27 = IOB_E74_1;
	pin M28 = IOB_E74_0;
	pin M29 = IOB_E73_1;
	pin M30 = IOB_E73_0;
	pin M31 = IOB_E72_1;
	pin M32 = IOB_E72_0;
	pin M33 = IOB_E71_1;
	pin M34 = IOB_E71_0;
	pin N1 = GND;
	pin N2 = VCCO7;
	pin N3 = IOB_W68_0;
	pin N4 = IOB_W68_1;
	pin N5 = GND;
	pin N6 = VCCO7;
	pin N7 = IOB_W69_0;
	pin N8 = IOB_W69_1;
	pin N9 = GND;
	pin N10 = IOB_W70_0;
	pin N11 = IOB_W67_1;
	pin N12 = VCCO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO2;
	pin N24 = IOB_E67_1;
	pin N25 = IOB_E70_0;
	pin N26 = GND;
	pin N27 = IOB_E69_1;
	pin N28 = IOB_E69_0;
	pin N29 = VCCO2;
	pin N30 = GND;
	pin N31 = IOB_E68_1;
	pin N32 = IOB_E68_0;
	pin N33 = VCCO2;
	pin N34 = GND;
	pin P1 = IOB_W62_0;
	pin P2 = IOB_W62_1;
	pin P3 = IOB_W63_0;
	pin P4 = IOB_W63_1;
	pin P5 = IOB_W64_0;
	pin P6 = IOB_W64_1;
	pin P7 = IOB_W65_0;
	pin P8 = IOB_W65_1;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = IOB_W67_0;
	pin P12 = VCCO7;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO2;
	pin P24 = IOB_E67_0;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_E65_1;
	pin P28 = IOB_E65_0;
	pin P29 = IOB_E64_1;
	pin P30 = IOB_E64_0;
	pin P31 = IOB_E63_1;
	pin P32 = IOB_E63_0;
	pin P33 = IOB_E62_1;
	pin P34 = IOB_E62_0;
	pin R1 = IOB_W58_0;
	pin R2 = IOB_W58_1;
	pin R3 = IOB_W59_0;
	pin R4 = IOB_W59_1;
	pin R5 = VCCAUX;
	pin R6 = IOB_W60_0;
	pin R7 = IOB_W60_1;
	pin R8 = VCCO7;
	pin R9 = IOB_W57_1;
	pin R10 = IOB_W61_0;
	pin R11 = IOB_W61_1;
	pin R12 = VCCO7;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO2;
	pin R24 = IOB_E61_1;
	pin R25 = IOB_E61_0;
	pin R26 = IOB_E57_1;
	pin R27 = VCCO2;
	pin R28 = IOB_E60_1;
	pin R29 = IOB_E60_0;
	pin R30 = VCCAUX;
	pin R31 = IOB_E59_1;
	pin R32 = IOB_E59_0;
	pin R33 = IOB_E58_1;
	pin R34 = IOB_E58_0;
	pin T1 = GND;
	pin T2 = IOB_W55_0;
	pin T3 = IOB_W55_1;
	pin T4 = VCCO7;
	pin T5 = GND;
	pin T6 = IOB_W56_0;
	pin T7 = IOB_W56_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = IOB_W57_0;
	pin T11 = NC;
	pin T12 = VCCO7;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO2;
	pin T24 = NC;
	pin T25 = IOB_E57_0;
	pin T26 = GND;
	pin T27 = VCCAUX;
	pin T28 = IOB_E56_1;
	pin T29 = IOB_E56_0;
	pin T30 = GND;
	pin T31 = VCCO2;
	pin T32 = IOB_E55_1;
	pin T33 = IOB_E55_0;
	pin T34 = GND;
	pin U1 = IOB_W49_0;
	pin U2 = IOB_W49_1;
	pin U3 = IOB_W50_0;
	pin U4 = IOB_W50_1;
	pin U5 = IOB_W51_0;
	pin U6 = IOB_W51_1;
	pin U7 = IOB_W52_0;
	pin U8 = IOB_W52_1;
	pin U9 = IOB_W53_0;
	pin U10 = IOB_W54_1;
	pin U11 = NC;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = NC;
	pin U25 = IOB_E54_1;
	pin U26 = IOB_E53_0;
	pin U27 = IOB_E52_1;
	pin U28 = IOB_E52_0;
	pin U29 = IOB_E51_1;
	pin U30 = IOB_E51_0;
	pin U31 = IOB_E50_1;
	pin U32 = IOB_E50_0;
	pin U33 = IOB_E49_1;
	pin U34 = IOB_E49_0;
	pin V1 = IOB_W48_1;
	pin V2 = IOB_W48_0;
	pin V3 = IOB_W47_1;
	pin V4 = IOB_W47_0;
	pin V5 = IOB_W46_1;
	pin V6 = IOB_W46_0;
	pin V7 = IOB_W45_1;
	pin V8 = IOB_W45_0;
	pin V9 = IOB_W44_1;
	pin V10 = IOB_W43_0;
	pin V11 = NC;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = NC;
	pin V25 = IOB_E43_0;
	pin V26 = IOB_E44_1;
	pin V27 = IOB_E45_0;
	pin V28 = IOB_E45_1;
	pin V29 = IOB_E46_0;
	pin V30 = IOB_E46_1;
	pin V31 = IOB_E47_0;
	pin V32 = IOB_E47_1;
	pin V33 = IOB_E48_0;
	pin V34 = IOB_E48_1;
	pin W1 = GND;
	pin W2 = IOB_W42_1;
	pin W3 = IOB_W42_0;
	pin W4 = VCCO6;
	pin W5 = GND;
	pin W6 = IOB_W41_1;
	pin W7 = IOB_W41_0;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = IOB_W40_1;
	pin W11 = NC;
	pin W12 = VCCO6;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO3;
	pin W24 = NC;
	pin W25 = IOB_E40_1;
	pin W26 = GND;
	pin W27 = VCCAUX;
	pin W28 = IOB_E41_0;
	pin W29 = IOB_E41_1;
	pin W30 = GND;
	pin W31 = VCCO3;
	pin W32 = IOB_E42_0;
	pin W33 = IOB_E42_1;
	pin W34 = GND;
	pin Y1 = IOB_W39_1;
	pin Y2 = IOB_W39_0;
	pin Y3 = IOB_W38_1;
	pin Y4 = IOB_W38_0;
	pin Y5 = VCCAUX;
	pin Y6 = IOB_W37_1;
	pin Y7 = IOB_W37_0;
	pin Y8 = VCCO6;
	pin Y9 = IOB_W40_0;
	pin Y10 = IOB_W36_1;
	pin Y11 = IOB_W36_0;
	pin Y12 = VCCO6;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO3;
	pin Y24 = IOB_E36_0;
	pin Y25 = IOB_E36_1;
	pin Y26 = IOB_E40_0;
	pin Y27 = VCCO3;
	pin Y28 = IOB_E37_0;
	pin Y29 = IOB_E37_1;
	pin Y30 = VCCAUX;
	pin Y31 = IOB_E38_0;
	pin Y32 = IOB_E38_1;
	pin Y33 = IOB_E39_0;
	pin Y34 = IOB_E39_1;
	pin AA1 = IOB_W35_1;
	pin AA2 = IOB_W35_0;
	pin AA3 = IOB_W34_1;
	pin AA4 = IOB_W34_0;
	pin AA5 = IOB_W33_1;
	pin AA6 = IOB_W33_0;
	pin AA7 = IOB_W32_1;
	pin AA8 = IOB_W32_0;
	pin AA9 = NC;
	pin AA10 = NC;
	pin AA11 = IOB_W30_1;
	pin AA12 = VCCO6;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO3;
	pin AA24 = IOB_E30_1;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AA27 = IOB_E32_0;
	pin AA28 = IOB_E32_1;
	pin AA29 = IOB_E33_0;
	pin AA30 = IOB_E33_1;
	pin AA31 = IOB_E34_0;
	pin AA32 = IOB_E34_1;
	pin AA33 = IOB_E35_0;
	pin AA34 = IOB_E35_1;
	pin AB1 = GND;
	pin AB2 = VCCO6;
	pin AB3 = IOB_W29_1;
	pin AB4 = IOB_W29_0;
	pin AB5 = GND;
	pin AB6 = VCCO6;
	pin AB7 = IOB_W28_1;
	pin AB8 = IOB_W28_0;
	pin AB9 = GND;
	pin AB10 = IOB_W27_1;
	pin AB11 = IOB_W30_0;
	pin AB12 = VCCO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO3;
	pin AB24 = IOB_E30_0;
	pin AB25 = IOB_E27_1;
	pin AB26 = GND;
	pin AB27 = IOB_E28_0;
	pin AB28 = IOB_E28_1;
	pin AB29 = VCCO3;
	pin AB30 = GND;
	pin AB31 = IOB_E29_0;
	pin AB32 = IOB_E29_1;
	pin AB33 = VCCO3;
	pin AB34 = GND;
	pin AC1 = IOB_W26_1;
	pin AC2 = IOB_W26_0;
	pin AC3 = IOB_W25_1;
	pin AC4 = IOB_W25_0;
	pin AC5 = IOB_W24_1;
	pin AC6 = IOB_W24_0;
	pin AC7 = IOB_W23_1;
	pin AC8 = IOB_W23_0;
	pin AC9 = IOB_W27_0;
	pin AC10 = IOB_W22_1;
	pin AC11 = IOB_W22_0;
	pin AC12 = VCCINT;
	pin AC13 = VCCO5;
	pin AC14 = VCCO5;
	pin AC15 = VCCO5;
	pin AC16 = VCCO5;
	pin AC17 = VCCINT;
	pin AC18 = VCCINT;
	pin AC19 = VCCO4;
	pin AC20 = VCCO4;
	pin AC21 = VCCO4;
	pin AC22 = VCCO4;
	pin AC23 = VCCINT;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E22_1;
	pin AC26 = IOB_E27_0;
	pin AC27 = IOB_E23_0;
	pin AC28 = IOB_E23_1;
	pin AC29 = IOB_E24_0;
	pin AC30 = IOB_E24_1;
	pin AC31 = IOB_E25_0;
	pin AC32 = IOB_E25_1;
	pin AC33 = IOB_E26_0;
	pin AC34 = IOB_E26_1;
	pin AD1 = IOB_W21_1;
	pin AD2 = IOB_W21_0;
	pin AD3 = GND;
	pin AD4 = VCCO6;
	pin AD5 = VCCAUX;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = VCCO6;
	pin AD9 = IOB_W19_1;
	pin AD10 = IOB_W19_0;
	pin AD11 = IOB_S15_2;
	pin AD12 = NC;
	pin AD13 = IOB_S21_0;
	pin AD14 = IOB_S21_2;
	pin AD15 = IOB_S28_2;
	pin AD16 = IOB_S30_2;
	pin AD17 = IOB_S34_2;
	pin AD18 = IOB_S44_2;
	pin AD19 = IOB_S48_2;
	pin AD20 = IOB_S50_2;
	pin AD21 = IOB_S54_1;
	pin AD22 = IOB_S57_2;
	pin AD23 = IOB_S61_1;
	pin AD24 = DONE;
	pin AD25 = IOB_E19_0;
	pin AD26 = IOB_E19_1;
	pin AD27 = VCCO3;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = VCCAUX;
	pin AD31 = VCCO3;
	pin AD32 = GND;
	pin AD33 = IOB_E21_0;
	pin AD34 = IOB_E21_1;
	pin AE1 = IOB_W18_1;
	pin AE2 = IOB_W18_0;
	pin AE3 = IOB_W17_1;
	pin AE4 = IOB_W17_0;
	pin AE5 = IOB_W16_1;
	pin AE6 = IOB_W16_0;
	pin AE7 = IOB_W15_1;
	pin AE8 = IOB_W15_0;
	pin AE9 = IOB_W14_1;
	pin AE10 = GND;
	pin AE11 = NC;
	pin AE12 = IOB_S17_0;
	pin AE13 = IOB_S21_1;
	pin AE14 = IOB_S23_2;
	pin AE15 = IOB_S29_0;
	pin AE16 = IOB_S32_2;
	pin AE17 = IOB_S35_0;
	pin AE18 = IOB_S42_2;
	pin AE19 = IOB_S46_2;
	pin AE20 = IOB_S48_1;
	pin AE21 = IOB_S54_0;
	pin AE22 = IOB_S55_2;
	pin AE23 = IOB_S61_0;
	pin AE24 = NC;
	pin AE25 = GND;
	pin AE26 = IOB_E14_1;
	pin AE27 = IOB_E15_0;
	pin AE28 = IOB_E15_1;
	pin AE29 = IOB_E16_0;
	pin AE30 = IOB_E16_1;
	pin AE31 = IOB_E17_0;
	pin AE32 = IOB_E17_1;
	pin AE33 = IOB_E18_0;
	pin AE34 = IOB_E18_1;
	pin AF1 = GND;
	pin AF2 = IOB_W13_1;
	pin AF3 = IOB_W13_0;
	pin AF4 = IOB_W12_1;
	pin AF5 = GND;
	pin AF6 = IOB_W11_1;
	pin AF7 = IOB_W11_0;
	pin AF8 = IOB_W14_0;
	pin AF9 = NC;
	pin AF10 = IOB_S12_0;
	pin AF11 = NC;
	pin AF12 = IOB_S17_1;
	pin AF13 = GND;
	pin AF14 = IOB_S24_0;
	pin AF15 = IOB_S29_1;
	pin AF16 = GND;
	pin AF17 = IOB_S35_1;
	pin AF18 = IOB_S42_1;
	pin AF19 = GND;
	pin AF20 = IOB_S48_0;
	pin AF21 = IOB_S53_2;
	pin AF22 = GND;
	pin AF23 = IOB_S60_1;
	pin AF24 = IOB_S61_2;
	pin AF25 = IOB_S65_1;
	pin AF26 = NC;
	pin AF27 = IOB_E14_0;
	pin AF28 = IOB_E11_0;
	pin AF29 = IOB_E11_1;
	pin AF30 = GND;
	pin AF31 = IOB_E12_1;
	pin AF32 = IOB_E13_0;
	pin AF33 = IOB_E13_1;
	pin AF34 = GND;
	pin AG1 = IOB_W10_1;
	pin AG2 = IOB_W10_0;
	pin AG3 = VCCO6;
	pin AG4 = IOB_W12_0;
	pin AG5 = IOB_W9_1;
	pin AG6 = IOB_W9_0;
	pin AG7 = VCCO6;
	pin AG8 = M2;
	pin AG9 = IOB_S9_2;
	pin AG10 = IOB_S12_1;
	pin AG11 = VCCO5;
	pin AG12 = IOB_S17_2;
	pin AG13 = IOB_S22_0;
	pin AG14 = IOB_S24_1;
	pin AG15 = VCCO5;
	pin AG16 = VCCAUX;
	pin AG17 = IOB_S36_0;
	pin AG18 = IOB_S42_0;
	pin AG19 = VCCAUX;
	pin AG20 = VCCO4;
	pin AG21 = IOB_S53_1;
	pin AG22 = IOB_S56_1;
	pin AG23 = IOB_S60_0;
	pin AG24 = VCCO4;
	pin AG25 = IOB_S65_0;
	pin AG26 = IOB_S67_2;
	pin AG27 = IOB_S71_2;
	pin AG28 = VCCO3;
	pin AG29 = IOB_E9_0;
	pin AG30 = IOB_E9_1;
	pin AG31 = IOB_E12_0;
	pin AG32 = VCCO3;
	pin AG33 = IOB_E10_0;
	pin AG34 = IOB_E10_1;
	pin AH1 = IOB_W8_1;
	pin AH2 = IOB_W7_0;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = IOB_W6_1;
	pin AH6 = IOB_W6_0;
	pin AH7 = GND;
	pin AH8 = VCCO5;
	pin AH9 = IOB_S10_0;
	pin AH10 = IOB_S13_0;
	pin AH11 = NC;
	pin AH12 = IOB_S18_0;
	pin AH13 = IOB_S22_1;
	pin AH14 = IOB_S25_0;
	pin AH15 = IOB_S30_0;
	pin AH16 = IOB_S33_0;
	pin AH17 = IOB_S36_1;
	pin AH18 = IOB_S41_1;
	pin AH19 = IOB_S44_1;
	pin AH20 = IOB_S47_1;
	pin AH21 = IOB_S53_0;
	pin AH22 = IOB_S56_0;
	pin AH23 = IOB_S59_2;
	pin AH24 = NC;
	pin AH25 = IOB_S64_1;
	pin AH26 = IOB_S67_1;
	pin AH27 = VCCO4;
	pin AH28 = GND;
	pin AH29 = IOB_E6_0;
	pin AH30 = IOB_E6_1;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = IOB_E7_0;
	pin AH34 = IOB_E8_1;
	pin AJ1 = IOB_W5_1;
	pin AJ2 = IOB_W5_0;
	pin AJ3 = IOB_W4_1;
	pin AJ4 = IOB_W4_0;
	pin AJ5 = VCCAUX;
	pin AJ6 = IOB_S5_2;
	pin AJ7 = IOB_S7_0;
	pin AJ8 = IOB_S7_2;
	pin AJ9 = IOB_S10_1;
	pin AJ10 = IOB_S13_1;
	pin AJ11 = NC;
	pin AJ12 = IOB_S18_1;
	pin AJ13 = VCCO5;
	pin AJ14 = IOB_S25_1;
	pin AJ15 = IOB_S30_1;
	pin AJ16 = IOB_S33_1;
	pin AJ17 = IOB_S36_2;
	pin AJ18 = IOB_S41_0;
	pin AJ19 = IOB_S44_0;
	pin AJ20 = IOB_S47_0;
	pin AJ21 = IOB_S52_1;
	pin AJ22 = VCCO4;
	pin AJ23 = IOB_S59_1;
	pin AJ24 = NC;
	pin AJ25 = IOB_S64_0;
	pin AJ26 = IOB_S67_0;
	pin AJ27 = IOB_S69_2;
	pin AJ28 = IOB_S70_1;
	pin AJ29 = IOB_S73_2;
	pin AJ30 = VCCAUX;
	pin AJ31 = IOB_E4_0;
	pin AJ32 = IOB_E4_1;
	pin AJ33 = IOB_E5_0;
	pin AJ34 = IOB_E5_1;
	pin AK1 = GND;
	pin AK2 = IOB_W3_1;
	pin AK3 = IOB_W3_0;
	pin AK4 = M1;
	pin AK5 = GND;
	pin AK6 = VCCAUX;
	pin AK7 = IOB_S7_1;
	pin AK8 = IOB_S8_0;
	pin AK9 = GND;
	pin AK10 = IOB_S13_2;
	pin AK11 = VCCAUX;
	pin AK12 = IOB_S19_0;
	pin AK13 = GND;
	pin AK14 = IOB_S25_2;
	pin AK15 = VCCAUX;
	pin AK16 = GND;
	pin AK17 = IOB_S37_0;
	pin AK18 = IOB_S40_2;
	pin AK19 = GND;
	pin AK20 = VCCAUX;
	pin AK21 = IOB_S52_0;
	pin AK22 = GND;
	pin AK23 = IOB_S59_0;
	pin AK24 = VCCAUX;
	pin AK25 = IOB_S63_2;
	pin AK26 = GND;
	pin AK27 = IOB_S69_1;
	pin AK28 = IOB_S70_0;
	pin AK29 = VCCAUX;
	pin AK30 = GND;
	pin AK31 = NC;
	pin AK32 = IOB_E3_0;
	pin AK33 = IOB_E3_1;
	pin AK34 = GND;
	pin AL1 = IOB_W2_1;
	pin AL2 = IOB_W2_0;
	pin AL3 = VCCO6;
	pin AL4 = M0;
	pin AL5 = IOB_S2_2;
	pin AL6 = IOB_S5_0;
	pin AL7 = NC;
	pin AL8 = IOB_S8_1;
	pin AL9 = IOB_S11_0;
	pin AL10 = IOB_S14_0;
	pin AL11 = VCCO5;
	pin AL12 = IOB_S19_1;
	pin AL13 = IOB_S23_0;
	pin AL14 = IOB_S27_0;
	pin AL15 = IOB_S31_0;
	pin AL16 = VCCO5;
	pin AL17 = IOB_S37_1;
	pin AL18 = IOB_S40_1;
	pin AL19 = VCCO4;
	pin AL20 = IOB_S46_1;
	pin AL21 = IOB_S50_1;
	pin AL22 = IOB_S55_1;
	pin AL23 = IOB_S58_1;
	pin AL24 = VCCO4;
	pin AL25 = IOB_S63_1;
	pin AL26 = IOB_S66_1;
	pin AL27 = IOB_S69_0;
	pin AL28 = NC;
	pin AL29 = IOB_S72_1;
	pin AL30 = IOB_S76_2;
	pin AL31 = CCLK;
	pin AL32 = VCCO3;
	pin AL33 = IOB_E2_0;
	pin AL34 = IOB_E2_1;
	pin AM1 = IOB_W1_1;
	pin AM2 = IOB_W1_0;
	pin AM3 = GND;
	pin AM4 = VCCO5;
	pin AM5 = IOB_S4_0;
	pin AM6 = IOB_S5_1;
	pin AM7 = NC;
	pin AM8 = VCCO5;
	pin AM9 = IOB_S11_1;
	pin AM10 = IOB_S14_1;
	pin AM11 = GND;
	pin AM12 = IOB_S19_2;
	pin AM13 = IOB_S23_1;
	pin AM14 = IOB_S27_1;
	pin AM15 = IOB_S31_1;
	pin AM16 = IOB_S34_0;
	pin AM17 = IOB_S38_0;
	pin AM18 = IOB_S40_0;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S46_0;
	pin AM21 = IOB_S50_0;
	pin AM22 = IOB_S55_0;
	pin AM23 = IOB_S58_0;
	pin AM24 = GND;
	pin AM25 = IOB_S63_0;
	pin AM26 = IOB_S66_0;
	pin AM27 = VCCO4;
	pin AM28 = NC;
	pin AM29 = IOB_S72_0;
	pin AM30 = IOB_S73_1;
	pin AM31 = VCCO4;
	pin AM32 = GND;
	pin AM33 = IOB_E1_0;
	pin AM34 = IOB_E1_1;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S1_0;
	pin AN4 = IOB_S2_0;
	pin AN5 = IOB_S4_1;
	pin AN6 = IOB_S6_0;
	pin AN7 = NC;
	pin AN8 = IOB_S9_0;
	pin AN9 = IOB_S11_2;
	pin AN10 = IOB_S15_0;
	pin AN11 = IOB_S16_0;
	pin AN12 = IOB_S20_0;
	pin AN13 = VCCO5;
	pin AN14 = IOB_S28_0;
	pin AN15 = IOB_S32_0;
	pin AN16 = IOB_S34_1;
	pin AN17 = IOB_S38_1;
	pin AN18 = IOB_S39_1;
	pin AN19 = IOB_S43_0;
	pin AN20 = IOB_S45_1;
	pin AN21 = IOB_S49_1;
	pin AN22 = VCCO4;
	pin AN23 = IOB_S57_1;
	pin AN24 = NC;
	pin AN25 = IOB_S62_1;
	pin AN26 = IOB_S65_2;
	pin AN27 = IOB_S68_1;
	pin AN28 = NC;
	pin AN29 = IOB_S71_1;
	pin AN30 = IOB_S73_0;
	pin AN31 = IOB_S75_1;
	pin AN32 = IOB_S76_1;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP1 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S1_1;
	pin AP4 = IOB_S2_1;
	pin AP5 = GND;
	pin AP6 = IOB_S6_1;
	pin AP7 = NC;
	pin AP8 = IOB_S9_1;
	pin AP9 = GND;
	pin AP10 = IOB_S15_1;
	pin AP11 = IOB_S16_1;
	pin AP12 = IOB_S20_1;
	pin AP13 = GND;
	pin AP14 = IOB_S28_1;
	pin AP15 = IOB_S32_1;
	pin AP16 = GND;
	pin AP17 = IOB_S38_2;
	pin AP18 = IOB_S39_0;
	pin AP19 = GND;
	pin AP20 = IOB_S45_0;
	pin AP21 = IOB_S49_0;
	pin AP22 = GND;
	pin AP23 = IOB_S57_0;
	pin AP24 = NC;
	pin AP25 = IOB_S62_0;
	pin AP26 = GND;
	pin AP27 = IOB_S68_0;
	pin AP28 = NC;
	pin AP29 = IOB_S71_0;
	pin AP30 = GND;
	pin AP31 = IOB_S75_0;
	pin AP32 = IOB_S76_0;
	pin AP33 = GND;
	pin AP34 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W15_1;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W52_1;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E15_1;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S2_2;
	vref IOB_S7_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S53_2;
	vref IOB_S59_2;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N24_2;
	vref IOB_N27_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N54_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
	vref IOB_N75_2;
}

// xc3s4000-fg676
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N9_0;
	pin A6 = IOB_N12_2;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N20_0;
	pin A9 = VCCAUX;
	pin A10 = IOB_N29_0;
	pin A11 = IOB_N32_0;
	pin A12 = IOB_N35_0;
	pin A13 = IOB_N38_0;
	pin A14 = IOB_N39_2;
	pin A15 = IOB_N42_1;
	pin A16 = IOB_N49_1;
	pin A17 = IOB_N53_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N61_1;
	pin A20 = IOB_N66_1;
	pin A21 = IOB_N68_1;
	pin A22 = IOB_N70_2;
	pin A23 = IOB_N72_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N11_0;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N20_1;
	pin B9 = IOB_N23_0;
	pin B10 = IOB_N29_1;
	pin B11 = IOB_N32_1;
	pin B12 = IOB_N35_1;
	pin B13 = IOB_N38_1;
	pin B14 = IOB_N39_1;
	pin B15 = IOB_N42_0;
	pin B16 = IOB_N49_0;
	pin B17 = IOB_N53_0;
	pin B18 = IOB_N58_1;
	pin B19 = IOB_N61_0;
	pin B20 = IOB_N66_0;
	pin B21 = IOB_N68_0;
	pin B22 = IOB_N70_1;
	pin B23 = IOB_N72_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N6_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N11_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N20_2;
	pin C9 = IOB_N23_1;
	pin C10 = IOB_N28_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N35_2;
	pin C13 = IOB_N37_0;
	pin C14 = IOB_N39_0;
	pin C15 = IOB_N43_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N54_2;
	pin C18 = IOB_N58_0;
	pin C19 = IOB_N64_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N69_1;
	pin C22 = IOB_N70_0;
	pin C23 = IOB_N72_0;
	pin C24 = GND;
	pin C25 = IOB_E96_1;
	pin C26 = IOB_E96_0;
	pin D1 = IOB_W94_0;
	pin D2 = IOB_W94_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N17_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N28_1;
	pin D11 = IOB_N31_0;
	pin D12 = GND;
	pin D13 = IOB_N37_1;
	pin D14 = IOB_N40_1;
	pin D15 = GND;
	pin D16 = IOB_N49_2;
	pin D17 = IOB_N54_1;
	pin D18 = IOB_N59_1;
	pin D19 = IOB_N64_0;
	pin D20 = IOB_N67_1;
	pin D21 = IOB_N69_0;
	pin D22 = IOB_N76_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E94_1;
	pin D26 = IOB_E94_0;
	pin E1 = IOB_W91_0;
	pin E2 = IOB_W91_1;
	pin E3 = IOB_W95_0;
	pin E4 = IOB_W95_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N12_1;
	pin E8 = IOB_N17_1;
	pin E9 = IOB_N22_1;
	pin E10 = IOB_N24_0;
	pin E11 = IOB_N31_1;
	pin E12 = IOB_N34_0;
	pin E13 = IOB_N37_2;
	pin E14 = IOB_N40_0;
	pin E15 = IOB_N43_1;
	pin E16 = IOB_N50_1;
	pin E17 = IOB_N54_0;
	pin E18 = IOB_N60_2;
	pin E19 = IOB_N65_1;
	pin E20 = IOB_N67_0;
	pin E21 = IOB_N71_1;
	pin E22 = IOB_N76_0;
	pin E23 = IOB_E95_1;
	pin E24 = IOB_E95_0;
	pin E25 = IOB_E91_1;
	pin E26 = IOB_E91_0;
	pin F1 = IOB_W86_0;
	pin F2 = IOB_W86_1;
	pin F3 = IOB_W88_0;
	pin F4 = IOB_W88_1;
	pin F5 = IOB_W96_0;
	pin F6 = IOB_W96_1;
	pin F7 = IOB_N14_2;
	pin F8 = IOB_N16_0;
	pin F9 = IOB_N21_0;
	pin F10 = IOB_N24_1;
	pin F11 = IOB_N30_0;
	pin F12 = IOB_N34_1;
	pin F13 = IOB_N36_0;
	pin F14 = IOB_N41_2;
	pin F15 = IOB_N43_0;
	pin F16 = IOB_N50_0;
	pin F17 = IOB_N57_1;
	pin F18 = IOB_N60_1;
	pin F19 = IOB_N65_0;
	pin F20 = IOB_N68_2;
	pin F21 = IOB_N71_0;
	pin F22 = IOB_E93_1;
	pin F23 = IOB_E87_1;
	pin F24 = IOB_E87_0;
	pin F25 = IOB_E85_1;
	pin F26 = IOB_E85_0;
	pin G1 = IOB_W81_0;
	pin G2 = IOB_W81_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W87_0;
	pin G5 = IOB_W87_1;
	pin G6 = IOB_W92_0;
	pin G7 = IOB_W92_1;
	pin G8 = IOB_N16_1;
	pin G9 = IOB_N21_1;
	pin G10 = IOB_N24_2;
	pin G11 = IOB_N30_1;
	pin G12 = IOB_N33_1;
	pin G13 = IOB_N36_1;
	pin G14 = IOB_N41_1;
	pin G15 = IOB_N44_1;
	pin G16 = IOB_N52_1;
	pin G17 = IOB_N57_0;
	pin G18 = IOB_N60_0;
	pin G19 = IOB_N66_2;
	pin G20 = IOB_E88_1;
	pin G21 = IOB_E88_0;
	pin G22 = IOB_E86_1;
	pin G23 = IOB_E86_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E84_1;
	pin G26 = IOB_E84_0;
	pin H1 = IOB_W76_0;
	pin H2 = IOB_W76_1;
	pin H3 = IOB_W78_0;
	pin H4 = IOB_W78_1;
	pin H5 = IOB_W79_1;
	pin H6 = IOB_W85_0;
	pin H7 = IOB_W85_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N29_2;
	pin H12 = IOB_N33_2;
	pin H13 = IOB_N33_0;
	pin H14 = IOB_N41_0;
	pin H15 = IOB_N44_0;
	pin H16 = IOB_N52_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E83_1;
	pin H21 = IOB_E83_0;
	pin H22 = IOB_E82_1;
	pin H23 = IOB_E81_1;
	pin H24 = IOB_E81_0;
	pin H25 = IOB_E73_1;
	pin H26 = IOB_E73_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W73_0;
	pin J3 = IOB_W73_1;
	pin J4 = IOB_W74_0;
	pin J5 = IOB_W74_1;
	pin J6 = IOB_W79_0;
	pin J7 = IOB_W75_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E72_1;
	pin J21 = IOB_E82_0;
	pin J22 = IOB_E70_1;
	pin J23 = IOB_E70_0;
	pin J24 = IOB_E69_1;
	pin J25 = IOB_E69_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W67_0;
	pin K2 = IOB_W67_1;
	pin K3 = IOB_W70_0;
	pin K4 = IOB_W70_1;
	pin K5 = IOB_W72_0;
	pin K6 = IOB_W72_1;
	pin K7 = IOB_W75_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E72_0;
	pin K21 = IOB_E68_1;
	pin K22 = IOB_E68_0;
	pin K23 = IOB_E67_1;
	pin K24 = IOB_E67_0;
	pin K25 = IOB_E64_1;
	pin K26 = IOB_E64_0;
	pin L1 = IOB_W63_0;
	pin L2 = IOB_W63_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W57_1;
	pin L5 = IOB_W64_0;
	pin L6 = IOB_W64_1;
	pin L7 = IOB_W65_0;
	pin L8 = IOB_W65_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E63_0;
	pin L21 = IOB_E62_1;
	pin L22 = IOB_E62_0;
	pin L23 = IOB_E57_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E61_1;
	pin L26 = IOB_E61_0;
	pin M1 = IOB_W56_0;
	pin M2 = IOB_W56_1;
	pin M3 = IOB_W57_0;
	pin M4 = GND;
	pin M5 = IOB_W58_1;
	pin M6 = IOB_W58_0;
	pin M7 = IOB_W59_0;
	pin M8 = IOB_W59_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E59_1;
	pin M20 = IOB_E59_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin M23 = GND;
	pin M24 = IOB_E57_0;
	pin M25 = IOB_E56_1;
	pin M26 = IOB_E56_0;
	pin N1 = IOB_W49_0;
	pin N2 = IOB_W49_1;
	pin N3 = IOB_W50_0;
	pin N4 = IOB_W50_1;
	pin N5 = IOB_W51_0;
	pin N6 = IOB_W51_1;
	pin N7 = IOB_W55_0;
	pin N8 = IOB_W55_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E55_0;
	pin N21 = IOB_E51_1;
	pin N22 = IOB_E51_0;
	pin N23 = IOB_E50_1;
	pin N24 = IOB_E50_0;
	pin N25 = IOB_E49_1;
	pin N26 = IOB_E49_0;
	pin P1 = IOB_W48_1;
	pin P2 = IOB_W48_0;
	pin P3 = IOB_W47_1;
	pin P4 = IOB_W47_0;
	pin P5 = IOB_W46_1;
	pin P6 = IOB_W46_0;
	pin P7 = IOB_W40_1;
	pin P8 = IOB_W40_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E42_0;
	pin P20 = IOB_E42_1;
	pin P21 = IOB_E46_0;
	pin P22 = IOB_E46_1;
	pin P23 = IOB_E47_0;
	pin P24 = IOB_E47_1;
	pin P25 = IOB_E48_0;
	pin P26 = IOB_E48_1;
	pin R1 = IOB_W39_1;
	pin R2 = IOB_W39_0;
	pin R3 = IOB_W38_1;
	pin R4 = GND;
	pin R5 = IOB_W36_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W35_1;
	pin R8 = IOB_W35_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E38_0;
	pin R20 = IOB_E38_1;
	pin R21 = IOB_E39_0;
	pin R22 = IOB_E39_1;
	pin R23 = GND;
	pin R24 = IOB_E40_1;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = IOB_W33_1;
	pin T2 = IOB_W33_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W38_0;
	pin T5 = IOB_W32_1;
	pin T6 = IOB_W32_0;
	pin T7 = IOB_W30_1;
	pin T8 = IOB_W30_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E33_0;
	pin T20 = IOB_E33_1;
	pin T21 = IOB_E34_0;
	pin T22 = IOB_E34_1;
	pin T23 = IOB_E40_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E35_0;
	pin T26 = IOB_E35_1;
	pin U1 = IOB_W29_1;
	pin U2 = IOB_W29_0;
	pin U3 = IOB_W27_1;
	pin U4 = IOB_W27_0;
	pin U5 = IOB_W26_1;
	pin U6 = IOB_W26_0;
	pin U7 = IOB_W22_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E22_1;
	pin U21 = IOB_E25_0;
	pin U22 = IOB_E25_1;
	pin U23 = IOB_E27_0;
	pin U24 = IOB_E27_1;
	pin U25 = IOB_E32_0;
	pin U26 = IOB_E32_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W24_1;
	pin V3 = IOB_W24_0;
	pin V4 = IOB_W23_1;
	pin V5 = IOB_W23_0;
	pin V6 = IOB_W18_0;
	pin V7 = IOB_W22_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E18_1;
	pin V22 = IOB_E23_0;
	pin V23 = IOB_E23_1;
	pin V24 = IOB_E24_0;
	pin V25 = IOB_E24_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W21_1;
	pin W2 = IOB_W21_0;
	pin W3 = IOB_W19_1;
	pin W4 = IOB_W19_0;
	pin W5 = IOB_W18_1;
	pin W6 = IOB_W16_1;
	pin W7 = IOB_W16_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S30_0;
	pin W12 = IOB_S33_0;
	pin W13 = IOB_S36_0;
	pin W14 = IOB_S44_0;
	pin W15 = IOB_S44_2;
	pin W16 = IOB_S48_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E12_0;
	pin W21 = IOB_E12_1;
	pin W22 = IOB_E18_0;
	pin W23 = IOB_E19_0;
	pin W24 = IOB_E19_1;
	pin W25 = IOB_E21_0;
	pin W26 = IOB_E21_1;
	pin Y1 = IOB_W12_1;
	pin Y2 = IOB_W12_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W10_1;
	pin Y5 = IOB_W10_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S15_2;
	pin Y9 = IOB_S21_0;
	pin Y10 = IOB_S24_0;
	pin Y11 = IOB_S30_1;
	pin Y12 = IOB_S33_1;
	pin Y13 = IOB_S36_1;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S44_1;
	pin Y16 = IOB_S47_1;
	pin Y17 = IOB_S53_2;
	pin Y18 = IOB_S56_1;
	pin Y19 = IOB_S61_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E10_0;
	pin Y23 = IOB_E10_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E16_0;
	pin Y26 = IOB_E16_1;
	pin AA1 = IOB_W11_1;
	pin AA2 = IOB_W11_0;
	pin AA3 = IOB_W9_1;
	pin AA4 = IOB_W9_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S13_2;
	pin AA8 = IOB_S16_0;
	pin AA9 = IOB_S21_1;
	pin AA10 = IOB_S24_1;
	pin AA11 = IOB_S31_0;
	pin AA12 = IOB_S34_0;
	pin AA13 = IOB_S36_2;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S43_1;
	pin AA16 = IOB_S47_0;
	pin AA17 = IOB_S53_0;
	pin AA18 = IOB_S56_0;
	pin AA19 = IOB_S61_0;
	pin AA20 = IOB_S61_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E9_0;
	pin AA24 = IOB_E9_1;
	pin AA25 = IOB_E11_0;
	pin AA26 = IOB_E11_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S14_0;
	pin AB8 = IOB_S16_1;
	pin AB9 = IOB_S21_2;
	pin AB10 = IOB_S28_0;
	pin AB11 = IOB_S31_1;
	pin AB12 = IOB_S34_1;
	pin AB13 = IOB_S37_0;
	pin AB14 = IOB_S40_2;
	pin AB15 = IOB_S43_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S49_0;
	pin AB18 = IOB_S55_1;
	pin AB19 = IOB_S60_1;
	pin AB20 = IOB_S63_1;
	pin AB21 = IOB_S65_1;
	pin AB22 = IOB_S76_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S12_0;
	pin AC7 = IOB_S14_1;
	pin AC8 = IOB_S17_0;
	pin AC9 = IOB_S22_1;
	pin AC10 = IOB_S28_1;
	pin AC11 = IOB_S32_2;
	pin AC12 = GND;
	pin AC13 = IOB_S37_1;
	pin AC14 = IOB_S40_1;
	pin AC15 = GND;
	pin AC16 = IOB_S46_0;
	pin AC17 = IOB_S53_1;
	pin AC18 = IOB_S55_0;
	pin AC19 = IOB_S60_0;
	pin AC20 = IOB_S63_0;
	pin AC21 = IOB_S65_0;
	pin AC22 = IOB_S76_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S12_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S17_1;
	pin AD9 = IOB_S23_0;
	pin AD10 = IOB_S28_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S34_2;
	pin AD13 = IOB_S38_0;
	pin AD14 = IOB_S40_0;
	pin AD15 = IOB_S42_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S49_1;
	pin AD18 = IOB_S54_1;
	pin AD19 = IOB_S57_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S64_1;
	pin AD22 = IOB_S66_1;
	pin AD23 = IOB_S67_2;
	pin AD24 = GND;
	pin AD25 = IOB_S76_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S13_0;
	pin AE7 = IOB_S15_0;
	pin AE8 = IOB_S20_0;
	pin AE9 = IOB_S23_1;
	pin AE10 = IOB_S29_0;
	pin AE11 = IOB_S32_0;
	pin AE12 = IOB_S35_0;
	pin AE13 = IOB_S38_1;
	pin AE14 = IOB_S39_1;
	pin AE15 = IOB_S42_1;
	pin AE16 = IOB_S45_1;
	pin AE17 = IOB_S48_1;
	pin AE18 = IOB_S54_0;
	pin AE19 = IOB_S57_1;
	pin AE20 = IOB_S62_1;
	pin AE21 = IOB_S64_0;
	pin AE22 = IOB_S66_0;
	pin AE23 = IOB_S67_1;
	pin AE24 = IOB_S68_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S13_1;
	pin AF7 = IOB_S15_1;
	pin AF8 = IOB_S20_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S29_1;
	pin AF11 = IOB_S32_1;
	pin AF12 = IOB_S35_1;
	pin AF13 = IOB_S38_2;
	pin AF14 = IOB_S39_0;
	pin AF15 = IOB_S42_0;
	pin AF16 = IOB_S45_0;
	pin AF17 = IOB_S48_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S57_0;
	pin AF20 = IOB_S62_0;
	pin AF21 = IOB_S63_2;
	pin AF22 = IOB_S65_2;
	pin AF23 = IOB_S67_0;
	pin AF24 = IOB_S68_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S7_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S53_2;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N24_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N54_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
}

// xc3s4000-fg900 xc3s4000l-fg900
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N12_0;
	pin A9 = IOB_N15_0;
	pin A10 = GND;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N31_0;
	pin A14 = GND;
	pin A15 = IOB_N38_0;
	pin A16 = IOB_N39_2;
	pin A17 = GND;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N55_1;
	pin A21 = GND;
	pin A22 = IOB_N61_1;
	pin A23 = IOB_N65_1;
	pin A24 = IOB_N69_1;
	pin A25 = GND;
	pin A26 = IOB_N73_1;
	pin A27 = IOB_N76_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N8_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N15_1;
	pin B10 = IOB_N17_0;
	pin B11 = IOB_N22_1;
	pin B12 = IOB_N28_1;
	pin B13 = IOB_N31_1;
	pin B14 = IOB_N34_0;
	pin B15 = IOB_N38_1;
	pin B16 = IOB_N39_1;
	pin B17 = IOB_N43_1;
	pin B18 = IOB_N46_0;
	pin B19 = IOB_N49_0;
	pin B20 = IOB_N55_0;
	pin B21 = IOB_N59_1;
	pin B22 = IOB_N61_0;
	pin B23 = IOB_N65_0;
	pin B24 = IOB_N69_0;
	pin B25 = IOB_N72_1;
	pin B26 = IOB_N73_0;
	pin B27 = IOB_N76_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W96_0;
	pin C2 = IOB_W96_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N11_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N21_0;
	pin C12 = IOB_N27_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N34_1;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N39_0;
	pin C17 = IOB_N43_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N50_1;
	pin C20 = IOB_N56_1;
	pin C21 = IOB_N59_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N66_1;
	pin C24 = IOB_N70_1;
	pin C25 = IOB_N72_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N75_0;
	pin C28 = TDO;
	pin C29 = IOB_E96_1;
	pin C30 = IOB_E96_0;
	pin D1 = IOB_W94_0;
	pin D2 = IOB_W94_1;
	pin D3 = IOB_W95_0;
	pin D4 = IOB_W95_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N11_1;
	pin D9 = IOB_N14_0;
	pin D10 = VCCAUX;
	pin D11 = IOB_N21_1;
	pin D12 = IOB_N27_1;
	pin D13 = IOB_N31_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N37_1;
	pin D16 = IOB_N40_1;
	pin D17 = VCCAUX;
	pin D18 = IOB_N47_1;
	pin D19 = IOB_N50_0;
	pin D20 = IOB_N56_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N62_1;
	pin D23 = IOB_N66_0;
	pin D24 = IOB_N70_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N75_1;
	pin D27 = IOB_E95_1;
	pin D28 = IOB_E95_0;
	pin D29 = IOB_E94_1;
	pin D30 = IOB_E94_0;
	pin E1 = IOB_W93_0;
	pin E2 = IOB_W93_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W92_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N10_0;
	pin E9 = IOB_N14_1;
	pin E10 = GND;
	pin E11 = IOB_N20_0;
	pin E12 = IOB_N25_0;
	pin E13 = IOB_N30_0;
	pin E14 = GND;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N40_0;
	pin E17 = GND;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N52_1;
	pin E20 = IOB_N57_1;
	pin E21 = GND;
	pin E22 = IOB_N62_0;
	pin E23 = IOB_N63_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N72_2;
	pin E26 = GND;
	pin E27 = IOB_E92_1;
	pin E28 = VCCO2;
	pin E29 = IOB_E93_1;
	pin E30 = IOB_E93_0;
	pin F1 = GND;
	pin F2 = IOB_W91_0;
	pin F3 = IOB_W91_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N14_2;
	pin F10 = IOB_N16_0;
	pin F11 = IOB_N20_1;
	pin F12 = IOB_N25_1;
	pin F13 = IOB_N30_1;
	pin F14 = IOB_N33_0;
	pin F15 = IOB_N36_0;
	pin F16 = IOB_N41_2;
	pin F17 = IOB_N44_1;
	pin F18 = IOB_N49_2;
	pin F19 = IOB_N52_0;
	pin F20 = IOB_N57_0;
	pin F21 = IOB_N60_1;
	pin F22 = IOB_N63_1;
	pin F23 = IOB_N67_1;
	pin F24 = IOB_N71_1;
	pin F25 = IOB_N71_0;
	pin F26 = IOB_E92_0;
	pin F27 = VCCAUX;
	pin F28 = IOB_E91_1;
	pin F29 = IOB_E91_0;
	pin F30 = GND;
	pin G1 = IOB_W87_0;
	pin G2 = IOB_W87_1;
	pin G3 = IOB_W88_0;
	pin G4 = IOB_W88_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W86_1;
	pin G7 = IOB_N9_1;
	pin G8 = IOB_N10_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N16_1;
	pin G11 = IOB_N19_0;
	pin G12 = IOB_N24_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N33_1;
	pin G15 = IOB_N36_1;
	pin G16 = IOB_N41_1;
	pin G17 = IOB_N44_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N53_1;
	pin G20 = IOB_N58_1;
	pin G21 = IOB_N60_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N67_0;
	pin G24 = IOB_N68_0;
	pin G25 = IOB_E86_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E88_1;
	pin G28 = IOB_E88_0;
	pin G29 = IOB_E87_1;
	pin G30 = IOB_E87_0;
	pin H1 = IOB_W82_0;
	pin H2 = IOB_W82_1;
	pin H3 = IOB_W84_0;
	pin H4 = IOB_W84_1;
	pin H5 = IOB_W85_0;
	pin H6 = IOB_W85_1;
	pin H7 = IOB_W86_0;
	pin H8 = IOB_N9_0;
	pin H9 = IOB_N13_0;
	pin H10 = GND;
	pin H11 = IOB_N19_1;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N29_0;
	pin H14 = GND;
	pin H15 = IOB_N35_0;
	pin H16 = IOB_N41_0;
	pin H17 = GND;
	pin H18 = IOB_N48_1;
	pin H19 = IOB_N53_0;
	pin H20 = IOB_N58_0;
	pin H21 = GND;
	pin H22 = IOB_N64_1;
	pin H23 = IOB_N68_1;
	pin H24 = IOB_E86_0;
	pin H25 = IOB_E85_1;
	pin H26 = IOB_E85_0;
	pin H27 = IOB_E84_1;
	pin H28 = IOB_E84_0;
	pin H29 = IOB_E82_1;
	pin H30 = IOB_E82_0;
	pin J1 = IOB_W80_0;
	pin J2 = IOB_W80_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W81_0;
	pin J5 = IOB_W81_1;
	pin J6 = IOB_W83_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W79_1;
	pin J9 = IOB_N13_1;
	pin J10 = IOB_N18_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N23_0;
	pin J13 = IOB_N29_1;
	pin J14 = IOB_N32_0;
	pin J15 = IOB_N35_1;
	pin J16 = IOB_N42_1;
	pin J17 = IOB_N43_2;
	pin J18 = IOB_N48_0;
	pin J19 = IOB_N54_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N62_2;
	pin J22 = IOB_N64_0;
	pin J23 = IOB_E79_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E83_0;
	pin J26 = IOB_E81_1;
	pin J27 = IOB_E81_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E80_1;
	pin J30 = IOB_E80_0;
	pin K1 = GND;
	pin K2 = IOB_W76_0;
	pin K3 = IOB_W76_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W78_0;
	pin K7 = IOB_W78_1;
	pin K8 = GND;
	pin K9 = IOB_W79_0;
	pin K10 = IOB_W75_1;
	pin K11 = IOB_N18_0;
	pin K12 = IOB_N23_1;
	pin K13 = IOB_N29_2;
	pin K14 = IOB_N32_1;
	pin K15 = IOB_N33_2;
	pin K16 = IOB_N42_0;
	pin K17 = IOB_N45_1;
	pin K18 = IOB_N45_0;
	pin K19 = IOB_N54_0;
	pin K20 = IOB_N60_2;
	pin K21 = IOB_E75_1;
	pin K22 = IOB_E79_0;
	pin K23 = GND;
	pin K24 = IOB_E78_1;
	pin K25 = IOB_E78_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = IOB_E76_1;
	pin K29 = IOB_E76_0;
	pin K30 = GND;
	pin L1 = IOB_W70_0;
	pin L2 = IOB_W70_1;
	pin L3 = IOB_W72_0;
	pin L4 = IOB_W72_1;
	pin L5 = IOB_W73_0;
	pin L6 = IOB_W73_1;
	pin L7 = IOB_W74_0;
	pin L8 = IOB_W74_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W75_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = IOB_E75_0;
	pin L22 = VCCO2;
	pin L23 = IOB_E74_1;
	pin L24 = IOB_E74_0;
	pin L25 = IOB_E73_1;
	pin L26 = IOB_E73_0;
	pin L27 = IOB_E72_1;
	pin L28 = IOB_E72_0;
	pin L29 = IOB_E70_1;
	pin L30 = IOB_E70_0;
	pin M1 = IOB_W65_0;
	pin M2 = IOB_W65_1;
	pin M3 = IOB_W67_0;
	pin M4 = IOB_W67_1;
	pin M5 = IOB_W62_1;
	pin M6 = IOB_W68_0;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W69_0;
	pin M9 = IOB_W69_1;
	pin M10 = IOB_W64_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E64_1;
	pin M22 = IOB_E69_1;
	pin M23 = IOB_E69_0;
	pin M24 = IOB_E68_1;
	pin M25 = IOB_E68_0;
	pin M26 = IOB_E62_1;
	pin M27 = IOB_E67_1;
	pin M28 = IOB_E67_0;
	pin M29 = IOB_E65_1;
	pin M30 = IOB_E65_0;
	pin N1 = IOB_W59_0;
	pin N2 = IOB_W59_1;
	pin N3 = VCCO7;
	pin N4 = IOB_W61_0;
	pin N5 = IOB_W61_1;
	pin N6 = IOB_W62_0;
	pin N7 = VCCO7;
	pin N8 = IOB_W63_0;
	pin N9 = IOB_W63_1;
	pin N10 = IOB_W64_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E64_0;
	pin N22 = IOB_E63_1;
	pin N23 = IOB_E63_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E62_0;
	pin N26 = IOB_E61_1;
	pin N27 = IOB_E61_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E59_1;
	pin N30 = IOB_E59_0;
	pin P1 = GND;
	pin P2 = IOB_W56_0;
	pin P3 = IOB_W56_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W57_0;
	pin P7 = IOB_W57_1;
	pin P8 = GND;
	pin P9 = IOB_W58_0;
	pin P10 = IOB_W58_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E58_1;
	pin P22 = IOB_E58_0;
	pin P23 = GND;
	pin P24 = IOB_E57_1;
	pin P25 = IOB_E57_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E56_1;
	pin P29 = IOB_E56_0;
	pin P30 = GND;
	pin R1 = IOB_W49_0;
	pin R2 = IOB_W49_1;
	pin R3 = IOB_W50_0;
	pin R4 = IOB_W50_1;
	pin R5 = IOB_W51_0;
	pin R6 = IOB_W51_1;
	pin R7 = IOB_W52_0;
	pin R8 = IOB_W52_1;
	pin R9 = IOB_W55_0;
	pin R10 = IOB_W55_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E55_1;
	pin R22 = IOB_E55_0;
	pin R23 = IOB_E52_1;
	pin R24 = IOB_E52_0;
	pin R25 = IOB_E51_1;
	pin R26 = IOB_E51_0;
	pin R27 = IOB_E50_1;
	pin R28 = IOB_E50_0;
	pin R29 = IOB_E49_1;
	pin R30 = IOB_E49_0;
	pin T1 = IOB_W48_1;
	pin T2 = IOB_W48_0;
	pin T3 = IOB_W47_1;
	pin T4 = IOB_W47_0;
	pin T5 = IOB_W46_1;
	pin T6 = IOB_W46_0;
	pin T7 = IOB_W45_1;
	pin T8 = IOB_W45_0;
	pin T9 = IOB_W42_1;
	pin T10 = IOB_W42_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E42_0;
	pin T22 = IOB_E42_1;
	pin T23 = IOB_E45_0;
	pin T24 = IOB_E45_1;
	pin T25 = IOB_E46_0;
	pin T26 = IOB_E46_1;
	pin T27 = IOB_E47_0;
	pin T28 = IOB_E47_1;
	pin T29 = IOB_E48_0;
	pin T30 = IOB_E48_1;
	pin U1 = GND;
	pin U2 = IOB_W41_1;
	pin U3 = IOB_W41_0;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W40_1;
	pin U7 = IOB_W40_0;
	pin U8 = GND;
	pin U9 = IOB_W39_1;
	pin U10 = IOB_W39_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E39_0;
	pin U22 = IOB_E39_1;
	pin U23 = GND;
	pin U24 = IOB_E40_0;
	pin U25 = IOB_E40_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E41_0;
	pin U29 = IOB_E41_1;
	pin U30 = GND;
	pin V1 = IOB_W38_1;
	pin V2 = IOB_W38_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W36_1;
	pin V5 = IOB_W36_0;
	pin V6 = IOB_W35_1;
	pin V7 = VCCO6;
	pin V8 = IOB_W34_1;
	pin V9 = IOB_W34_0;
	pin V10 = IOB_W33_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E33_1;
	pin V22 = IOB_E34_0;
	pin V23 = IOB_E34_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E35_1;
	pin V26 = IOB_E36_0;
	pin V27 = IOB_E36_1;
	pin V28 = VCCO3;
	pin V29 = IOB_E38_0;
	pin V30 = IOB_E38_1;
	pin W1 = IOB_W32_1;
	pin W2 = IOB_W32_0;
	pin W3 = IOB_W30_1;
	pin W4 = IOB_W30_0;
	pin W5 = IOB_W35_0;
	pin W6 = IOB_W29_1;
	pin W7 = IOB_W29_0;
	pin W8 = IOB_W28_1;
	pin W9 = IOB_W28_0;
	pin W10 = IOB_W33_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E33_0;
	pin W22 = IOB_E28_0;
	pin W23 = IOB_E28_1;
	pin W24 = IOB_E29_0;
	pin W25 = IOB_E29_1;
	pin W26 = IOB_E35_0;
	pin W27 = IOB_E30_0;
	pin W28 = IOB_E30_1;
	pin W29 = IOB_E32_0;
	pin W30 = IOB_E32_1;
	pin Y1 = IOB_W27_1;
	pin Y2 = IOB_W27_0;
	pin Y3 = IOB_W25_1;
	pin Y4 = IOB_W25_0;
	pin Y5 = IOB_W24_1;
	pin Y6 = IOB_W24_0;
	pin Y7 = IOB_W23_1;
	pin Y8 = IOB_W23_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W22_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E22_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E23_0;
	pin Y24 = IOB_E23_1;
	pin Y25 = IOB_E24_0;
	pin Y26 = IOB_E24_1;
	pin Y27 = IOB_E25_0;
	pin Y28 = IOB_E25_1;
	pin Y29 = IOB_E27_0;
	pin Y30 = IOB_E27_1;
	pin AA1 = GND;
	pin AA2 = IOB_W21_1;
	pin AA3 = IOB_W21_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W19_1;
	pin AA7 = IOB_W19_0;
	pin AA8 = GND;
	pin AA9 = IOB_W18_1;
	pin AA10 = IOB_W22_0;
	pin AA11 = IOB_S17_2;
	pin AA12 = IOB_S28_0;
	pin AA13 = IOB_S28_1;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S34_2;
	pin AA16 = IOB_S44_2;
	pin AA17 = IOB_S45_1;
	pin AA18 = IOB_S48_2;
	pin AA19 = IOB_S54_1;
	pin AA20 = IOB_S59_0;
	pin AA21 = IOB_E22_0;
	pin AA22 = IOB_E18_1;
	pin AA23 = GND;
	pin AA24 = IOB_E19_0;
	pin AA25 = IOB_E19_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E21_0;
	pin AA29 = IOB_E21_1;
	pin AA30 = GND;
	pin AB1 = IOB_W17_1;
	pin AB2 = IOB_W17_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W16_1;
	pin AB5 = IOB_W16_0;
	pin AB6 = IOB_W14_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W18_0;
	pin AB9 = IOB_S13_0;
	pin AB10 = IOB_S15_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S22_1;
	pin AB13 = IOB_S29_0;
	pin AB14 = IOB_S32_1;
	pin AB15 = IOB_S35_0;
	pin AB16 = IOB_S42_1;
	pin AB17 = IOB_S45_0;
	pin AB18 = IOB_S48_1;
	pin AB19 = IOB_S54_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S59_1;
	pin AB22 = IOB_S64_1;
	pin AB23 = IOB_E18_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E14_1;
	pin AB26 = IOB_E16_0;
	pin AB27 = IOB_E16_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E17_0;
	pin AB30 = IOB_E17_1;
	pin AC1 = IOB_W15_1;
	pin AC2 = IOB_W15_0;
	pin AC3 = IOB_W13_1;
	pin AC4 = IOB_W13_0;
	pin AC5 = IOB_W12_1;
	pin AC6 = IOB_W12_0;
	pin AC7 = IOB_W11_1;
	pin AC8 = IOB_S9_0;
	pin AC9 = IOB_S13_1;
	pin AC10 = GND;
	pin AC11 = IOB_S22_0;
	pin AC12 = IOB_S23_0;
	pin AC13 = IOB_S29_1;
	pin AC14 = GND;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S42_0;
	pin AC17 = GND;
	pin AC18 = IOB_S48_0;
	pin AC19 = IOB_S53_1;
	pin AC20 = IOB_S58_1;
	pin AC21 = GND;
	pin AC22 = IOB_S64_0;
	pin AC23 = IOB_S68_0;
	pin AC24 = IOB_E11_1;
	pin AC25 = IOB_E12_0;
	pin AC26 = IOB_E12_1;
	pin AC27 = IOB_E13_0;
	pin AC28 = IOB_E13_1;
	pin AC29 = IOB_E15_0;
	pin AC30 = IOB_E15_1;
	pin AD1 = IOB_W10_1;
	pin AD2 = IOB_W10_0;
	pin AD3 = IOB_W9_1;
	pin AD4 = IOB_W9_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W11_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = IOB_S9_1;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S18_0;
	pin AD11 = IOB_S18_1;
	pin AD12 = IOB_S23_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S36_0;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_1;
	pin AD17 = IOB_S44_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S53_0;
	pin AD20 = IOB_S58_0;
	pin AD21 = IOB_S61_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S67_2;
	pin AD24 = IOB_S68_1;
	pin AD25 = IOB_E11_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E9_0;
	pin AD28 = IOB_E9_1;
	pin AD29 = IOB_E10_0;
	pin AD30 = IOB_E10_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = IOB_S10_0;
	pin AE9 = IOB_S16_0;
	pin AE10 = IOB_S16_1;
	pin AE11 = IOB_S19_0;
	pin AE12 = IOB_S24_0;
	pin AE13 = IOB_S33_0;
	pin AE14 = IOB_S33_1;
	pin AE15 = IOB_S36_2;
	pin AE16 = IOB_S41_0;
	pin AE17 = IOB_S44_0;
	pin AE18 = IOB_S47_1;
	pin AE19 = IOB_S52_1;
	pin AE20 = IOB_S57_1;
	pin AE21 = IOB_S61_0;
	pin AE22 = IOB_S63_2;
	pin AE23 = IOB_S67_1;
	pin AE24 = IOB_S71_0;
	pin AE25 = IOB_S71_1;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = IOB_S10_1;
	pin AF9 = IOB_S14_0;
	pin AF10 = GND;
	pin AF11 = IOB_S19_1;
	pin AF12 = IOB_S24_1;
	pin AF13 = IOB_S30_0;
	pin AF14 = GND;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S40_2;
	pin AF17 = GND;
	pin AF18 = IOB_S47_0;
	pin AF19 = IOB_S52_0;
	pin AF20 = IOB_S57_0;
	pin AF21 = GND;
	pin AF22 = IOB_S63_1;
	pin AF23 = IOB_S67_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S73_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = IOB_S11_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S20_0;
	pin AG12 = IOB_S25_0;
	pin AG13 = IOB_S30_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S37_1;
	pin AG16 = IOB_S40_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S46_2;
	pin AG19 = IOB_S50_1;
	pin AG20 = IOB_S56_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S63_0;
	pin AG23 = IOB_S66_1;
	pin AG24 = IOB_S70_1;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S73_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = IOB_S11_1;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S17_0;
	pin AH11 = IOB_S20_1;
	pin AH12 = IOB_S25_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S34_0;
	pin AH15 = IOB_S38_0;
	pin AH16 = IOB_S40_0;
	pin AH17 = IOB_S43_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S50_0;
	pin AH20 = IOB_S56_0;
	pin AH21 = IOB_S60_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S66_0;
	pin AH24 = IOB_S70_0;
	pin AH25 = IOB_S72_1;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S73_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = IOB_S8_0;
	pin AJ8 = IOB_S12_0;
	pin AJ9 = IOB_S15_0;
	pin AJ10 = IOB_S17_1;
	pin AJ11 = IOB_S21_0;
	pin AJ12 = IOB_S27_0;
	pin AJ13 = IOB_S31_0;
	pin AJ14 = IOB_S34_1;
	pin AJ15 = IOB_S38_1;
	pin AJ16 = IOB_S39_1;
	pin AJ17 = IOB_S43_0;
	pin AJ18 = IOB_S46_1;
	pin AJ19 = IOB_S49_1;
	pin AJ20 = IOB_S55_1;
	pin AJ21 = IOB_S60_0;
	pin AJ22 = IOB_S62_1;
	pin AJ23 = IOB_S65_1;
	pin AJ24 = IOB_S69_1;
	pin AJ25 = IOB_S72_0;
	pin AJ26 = IOB_S75_1;
	pin AJ27 = IOB_S76_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = IOB_S8_1;
	pin AK8 = IOB_S12_1;
	pin AK9 = IOB_S15_1;
	pin AK10 = GND;
	pin AK11 = IOB_S21_1;
	pin AK12 = IOB_S27_1;
	pin AK13 = IOB_S31_1;
	pin AK14 = GND;
	pin AK15 = IOB_S38_2;
	pin AK16 = IOB_S39_0;
	pin AK17 = GND;
	pin AK18 = IOB_S46_0;
	pin AK19 = IOB_S49_0;
	pin AK20 = IOB_S55_0;
	pin AK21 = GND;
	pin AK22 = IOB_S62_0;
	pin AK23 = IOB_S65_0;
	pin AK24 = IOB_S69_0;
	pin AK25 = GND;
	pin AK26 = IOB_S75_0;
	pin AK27 = IOB_S76_0;
	pin AK28 = IOB_S76_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W11_0;
	vref IOB_W15_1;
	vref IOB_W19_1;
	vref IOB_W27_0;
	vref IOB_W39_0;
	vref IOB_W48_1;
	vref IOB_W49_0;
	vref IOB_W52_1;
	vref IOB_W65_1;
	vref IOB_W76_0;
	vref IOB_W79_1;
	vref IOB_W85_1;
	vref IOB_W94_0;
	vref IOB_E2_1;
	vref IOB_E11_0;
	vref IOB_E15_1;
	vref IOB_E19_0;
	vref IOB_E25_0;
	vref IOB_E41_0;
	vref IOB_E48_1;
	vref IOB_E49_0;
	vref IOB_E56_1;
	vref IOB_E68_1;
	vref IOB_E81_0;
	vref IOB_E85_1;
	vref IOB_E94_1;
	vref IOB_S2_2;
	vref IOB_S16_1;
	vref IOB_S24_0;
	vref IOB_S33_1;
	vref IOB_S35_0;
	vref IOB_S38_2;
	vref IOB_S40_2;
	vref IOB_S45_0;
	vref IOB_S49_1;
	vref IOB_S66_1;
	vref IOB_S76_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N14_2;
	vref IOB_N32_0;
	vref IOB_N37_0;
	vref IOB_N40_1;
	vref IOB_N43_2;
	vref IOB_N59_1;
	vref IOB_N66_1;
	vref IOB_N70_1;
}

// xc3s5000-fg1156
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = GND;
	pin A6 = IOB_N6_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N11_0;
	pin A9 = GND;
	pin A10 = IOB_N17_0;
	pin A11 = IOB_N19_0;
	pin A12 = IOB_N24_0;
	pin A13 = GND;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N36_0;
	pin A16 = GND;
	pin A17 = IOB_N42_0;
	pin A18 = IOB_N43_2;
	pin A19 = GND;
	pin A20 = IOB_N49_1;
	pin A21 = IOB_N53_1;
	pin A22 = GND;
	pin A23 = IOB_N61_1;
	pin A24 = IOB_N65_1;
	pin A25 = IOB_N68_1;
	pin A26 = GND;
	pin A27 = IOB_N74_1;
	pin A28 = IOB_N76_1;
	pin A29 = IOB_N79_1;
	pin A30 = GND;
	pin A31 = IOB_N83_1;
	pin A32 = IOB_N84_1;
	pin A33 = GND;
	pin A34 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N6_1;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N11_1;
	pin B9 = IOB_N14_2;
	pin B10 = IOB_N17_1;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N24_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N32_1;
	pin B15 = IOB_N36_1;
	pin B16 = IOB_N38_0;
	pin B17 = IOB_N42_1;
	pin B18 = IOB_N43_1;
	pin B19 = IOB_N47_1;
	pin B20 = IOB_N49_0;
	pin B21 = IOB_N53_0;
	pin B22 = VCCO1;
	pin B23 = IOB_N61_0;
	pin B24 = IOB_N65_0;
	pin B25 = IOB_N68_0;
	pin B26 = IOB_N72_2;
	pin B27 = IOB_N74_0;
	pin B28 = IOB_N76_0;
	pin B29 = IOB_N79_0;
	pin B30 = IOB_N81_1;
	pin B31 = IOB_N83_0;
	pin B32 = IOB_N84_0;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = IOB_W104_0;
	pin C2 = IOB_W104_1;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_0;
	pin C11 = GND;
	pin C12 = IOB_N23_0;
	pin C13 = IOB_N26_0;
	pin C14 = IOB_N31_0;
	pin C15 = IOB_N35_0;
	pin C16 = IOB_N38_1;
	pin C17 = IOB_N41_0;
	pin C18 = IOB_N43_0;
	pin C19 = IOB_N47_0;
	pin C20 = IOB_N50_1;
	pin C21 = IOB_N54_1;
	pin C22 = IOB_N58_1;
	pin C23 = IOB_N62_2;
	pin C24 = GND;
	pin C25 = IOB_N69_1;
	pin C26 = IOB_N72_1;
	pin C27 = VCCO1;
	pin C28 = IOB_N77_1;
	pin C29 = IOB_N80_1;
	pin C30 = IOB_N81_0;
	pin C31 = VCCO1;
	pin C32 = GND;
	pin C33 = IOB_E104_1;
	pin C34 = IOB_E104_0;
	pin D1 = IOB_W103_0;
	pin D2 = IOB_W103_1;
	pin D3 = VCCO7;
	pin D4 = PROG_B;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N10_0;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_1;
	pin D11 = VCCO0;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N31_1;
	pin D15 = IOB_N35_1;
	pin D16 = VCCO0;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N44_1;
	pin D19 = VCCO1;
	pin D20 = IOB_N50_0;
	pin D21 = IOB_N54_0;
	pin D22 = IOB_N58_0;
	pin D23 = IOB_N62_1;
	pin D24 = VCCO1;
	pin D25 = IOB_N69_0;
	pin D26 = IOB_N72_0;
	pin D27 = IOB_N75_1;
	pin D28 = IOB_N77_0;
	pin D29 = IOB_N80_0;
	pin D30 = IOB_N83_2;
	pin D31 = TCK;
	pin D32 = VCCO2;
	pin D33 = IOB_E103_1;
	pin D34 = IOB_E103_0;
	pin E1 = GND;
	pin E2 = IOB_W102_0;
	pin E3 = IOB_W102_1;
	pin E4 = TDI;
	pin E5 = GND;
	pin E6 = VCCAUX;
	pin E7 = IOB_N7_0;
	pin E8 = IOB_N10_1;
	pin E9 = GND;
	pin E10 = IOB_N16_2;
	pin E11 = VCCAUX;
	pin E12 = IOB_N22_0;
	pin E13 = GND;
	pin E14 = IOB_N30_0;
	pin E15 = VCCAUX;
	pin E16 = GND;
	pin E17 = IOB_N41_2;
	pin E18 = IOB_N44_0;
	pin E19 = GND;
	pin E20 = VCCAUX;
	pin E21 = IOB_N55_2;
	pin E22 = GND;
	pin E23 = IOB_N62_0;
	pin E24 = VCCAUX;
	pin E25 = IOB_N70_2;
	pin E26 = GND;
	pin E27 = IOB_N75_0;
	pin E28 = IOB_N78_1;
	pin E29 = VCCAUX;
	pin E30 = GND;
	pin E31 = TDO;
	pin E32 = IOB_E102_1;
	pin E33 = IOB_E102_0;
	pin E34 = GND;
	pin F1 = IOB_W100_0;
	pin F2 = IOB_W100_1;
	pin F3 = IOB_W101_0;
	pin F4 = IOB_W101_1;
	pin F5 = VCCAUX;
	pin F6 = IOB_N4_2;
	pin F7 = IOB_N7_1;
	pin F8 = IOB_N8_2;
	pin F9 = IOB_N12_0;
	pin F10 = IOB_N15_0;
	pin F11 = IOB_N18_0;
	pin F12 = IOB_N22_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N30_1;
	pin F15 = IOB_N34_0;
	pin F16 = IOB_N37_0;
	pin F17 = IOB_N40_0;
	pin F18 = IOB_N45_2;
	pin F19 = IOB_N48_1;
	pin F20 = IOB_N51_1;
	pin F21 = IOB_N55_1;
	pin F22 = VCCO1;
	pin F23 = IOB_N63_1;
	pin F24 = IOB_N66_1;
	pin F25 = IOB_N70_1;
	pin F26 = IOB_N73_1;
	pin F27 = IOB_N78_2;
	pin F28 = IOB_N78_0;
	pin F29 = IOB_N80_2;
	pin F30 = VCCAUX;
	pin F31 = IOB_E101_1;
	pin F32 = IOB_E101_0;
	pin F33 = IOB_E100_1;
	pin F34 = IOB_E100_0;
	pin G1 = IOB_W96_0;
	pin G2 = IOB_W97_1;
	pin G3 = IOB_W98_0;
	pin G4 = IOB_W98_1;
	pin G5 = IOB_W99_0;
	pin G6 = IOB_W99_1;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N12_1;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N18_1;
	pin G12 = IOB_N22_2;
	pin G13 = IOB_N25_0;
	pin G14 = IOB_N29_0;
	pin G15 = IOB_N34_1;
	pin G16 = IOB_N37_1;
	pin G17 = IOB_N40_1;
	pin G18 = IOB_N45_1;
	pin G19 = IOB_N48_0;
	pin G20 = IOB_N51_0;
	pin G21 = IOB_N55_0;
	pin G22 = IOB_N59_1;
	pin G23 = IOB_N63_0;
	pin G24 = IOB_N66_0;
	pin G25 = IOB_N70_0;
	pin G26 = IOB_N73_0;
	pin G27 = VCCO1;
	pin G28 = GND;
	pin G29 = IOB_E99_1;
	pin G30 = IOB_E99_0;
	pin G31 = IOB_E98_1;
	pin G32 = IOB_E98_0;
	pin G33 = IOB_E97_1;
	pin G34 = IOB_E96_0;
	pin H1 = IOB_W94_0;
	pin H2 = IOB_W94_1;
	pin H3 = VCCO7;
	pin H4 = IOB_W92_1;
	pin H5 = IOB_W95_0;
	pin H6 = IOB_W95_1;
	pin H7 = VCCO7;
	pin H8 = IOB_N6_2;
	pin H9 = IOB_N12_2;
	pin H10 = IOB_N14_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N21_0;
	pin H13 = IOB_N25_1;
	pin H14 = IOB_N29_1;
	pin H15 = VCCO0;
	pin H16 = VCCAUX;
	pin H17 = IOB_N39_0;
	pin H18 = IOB_N45_0;
	pin H19 = VCCAUX;
	pin H20 = VCCO1;
	pin H21 = IOB_N56_1;
	pin H22 = IOB_N59_0;
	pin H23 = IOB_N64_2;
	pin H24 = VCCO1;
	pin H25 = IOB_N71_1;
	pin H26 = IOB_N74_2;
	pin H27 = TMS;
	pin H28 = VCCO2;
	pin H29 = IOB_E95_1;
	pin H30 = IOB_E95_0;
	pin H31 = IOB_E92_1;
	pin H32 = VCCO2;
	pin H33 = IOB_E94_1;
	pin H34 = IOB_E94_0;
	pin J1 = GND;
	pin J2 = IOB_W91_0;
	pin J3 = IOB_W91_1;
	pin J4 = IOB_W92_0;
	pin J5 = GND;
	pin J6 = IOB_W93_0;
	pin J7 = IOB_W93_1;
	pin J8 = IOB_W90_1;
	pin J9 = IOB_N10_2;
	pin J10 = IOB_N14_1;
	pin J11 = IOB_N20_2;
	pin J12 = IOB_N21_1;
	pin J13 = GND;
	pin J14 = IOB_N29_2;
	pin J15 = IOB_N33_0;
	pin J16 = GND;
	pin J17 = IOB_N39_1;
	pin J18 = IOB_N46_1;
	pin J19 = GND;
	pin J20 = IOB_N52_1;
	pin J21 = IOB_N56_0;
	pin J22 = GND;
	pin J23 = IOB_N64_1;
	pin J24 = IOB_N67_1;
	pin J25 = IOB_N71_0;
	pin J26 = IOB_N76_2;
	pin J27 = IOB_E90_1;
	pin J28 = IOB_E93_1;
	pin J29 = IOB_E93_0;
	pin J30 = GND;
	pin J31 = IOB_E92_0;
	pin J32 = IOB_E91_1;
	pin J33 = IOB_E91_0;
	pin J34 = GND;
	pin K1 = IOB_W86_0;
	pin K2 = IOB_W86_1;
	pin K3 = IOB_W87_0;
	pin K4 = IOB_W87_1;
	pin K5 = IOB_W88_0;
	pin K6 = IOB_W88_1;
	pin K7 = IOB_W89_0;
	pin K8 = IOB_W89_1;
	pin K9 = IOB_W90_0;
	pin K10 = GND;
	pin K11 = IOB_N18_2;
	pin K12 = IOB_N20_0;
	pin K13 = IOB_N26_2;
	pin K14 = IOB_N27_0;
	pin K15 = IOB_N33_1;
	pin K16 = IOB_N35_2;
	pin K17 = IOB_N39_2;
	pin K18 = IOB_N46_0;
	pin K19 = IOB_N49_2;
	pin K20 = IOB_N52_0;
	pin K21 = IOB_N58_2;
	pin K22 = IOB_N60_1;
	pin K23 = IOB_N64_0;
	pin K24 = IOB_N67_0;
	pin K25 = GND;
	pin K26 = IOB_E90_0;
	pin K27 = IOB_E89_1;
	pin K28 = IOB_E89_0;
	pin K29 = IOB_E88_1;
	pin K30 = IOB_E88_0;
	pin K31 = IOB_E87_1;
	pin K32 = IOB_E87_0;
	pin K33 = IOB_E86_1;
	pin K34 = IOB_E86_0;
	pin L1 = IOB_W82_0;
	pin L2 = IOB_W82_1;
	pin L3 = GND;
	pin L4 = VCCO7;
	pin L5 = VCCAUX;
	pin L6 = IOB_W84_0;
	pin L7 = IOB_W84_1;
	pin L8 = VCCO7;
	pin L9 = IOB_W85_0;
	pin L10 = IOB_W85_1;
	pin L11 = HSWAP_EN;
	pin L12 = IOB_N20_1;
	pin L13 = IOB_N24_2;
	pin L14 = IOB_N27_1;
	pin L15 = IOB_N31_2;
	pin L16 = IOB_N33_2;
	pin L17 = IOB_N37_2;
	pin L18 = IOB_N47_2;
	pin L19 = IOB_N51_2;
	pin L20 = IOB_N53_2;
	pin L21 = IOB_N60_2;
	pin L22 = IOB_N60_0;
	pin L23 = IOB_N66_2;
	pin L24 = IOB_N68_2;
	pin L25 = IOB_E85_1;
	pin L26 = IOB_E85_0;
	pin L27 = VCCO2;
	pin L28 = IOB_E84_1;
	pin L29 = IOB_E84_0;
	pin L30 = VCCAUX;
	pin L31 = VCCO2;
	pin L32 = GND;
	pin L33 = IOB_E82_1;
	pin L34 = IOB_E82_0;
	pin M1 = IOB_W77_0;
	pin M2 = IOB_W77_1;
	pin M3 = IOB_W78_0;
	pin M4 = IOB_W78_1;
	pin M5 = IOB_W79_0;
	pin M6 = IOB_W79_1;
	pin M7 = IOB_W80_0;
	pin M8 = IOB_W80_1;
	pin M9 = IOB_W76_1;
	pin M10 = IOB_W81_0;
	pin M11 = IOB_W81_1;
	pin M12 = VCCINT;
	pin M13 = VCCO0;
	pin M14 = VCCO0;
	pin M15 = VCCO0;
	pin M16 = VCCO0;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCO1;
	pin M20 = VCCO1;
	pin M21 = VCCO1;
	pin M22 = VCCO1;
	pin M23 = VCCINT;
	pin M24 = IOB_E81_1;
	pin M25 = IOB_E81_0;
	pin M26 = IOB_E76_1;
	pin M27 = IOB_E80_1;
	pin M28 = IOB_E80_0;
	pin M29 = IOB_E79_1;
	pin M30 = IOB_E79_0;
	pin M31 = IOB_E78_1;
	pin M32 = IOB_E78_0;
	pin M33 = IOB_E77_1;
	pin M34 = IOB_E77_0;
	pin N1 = GND;
	pin N2 = VCCO7;
	pin N3 = IOB_W74_0;
	pin N4 = IOB_W74_1;
	pin N5 = GND;
	pin N6 = VCCO7;
	pin N7 = IOB_W75_0;
	pin N8 = IOB_W75_1;
	pin N9 = GND;
	pin N10 = IOB_W76_0;
	pin N11 = IOB_W73_1;
	pin N12 = VCCO7;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO2;
	pin N24 = IOB_E73_1;
	pin N25 = IOB_E76_0;
	pin N26 = GND;
	pin N27 = IOB_E75_1;
	pin N28 = IOB_E75_0;
	pin N29 = VCCO2;
	pin N30 = GND;
	pin N31 = IOB_E74_1;
	pin N32 = IOB_E74_0;
	pin N33 = VCCO2;
	pin N34 = GND;
	pin P1 = IOB_W67_0;
	pin P2 = IOB_W67_1;
	pin P3 = IOB_W68_0;
	pin P4 = IOB_W68_1;
	pin P5 = IOB_W69_0;
	pin P6 = IOB_W69_1;
	pin P7 = IOB_W70_0;
	pin P8 = IOB_W70_1;
	pin P9 = IOB_W72_0;
	pin P10 = IOB_W72_1;
	pin P11 = IOB_W73_0;
	pin P12 = VCCO7;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO2;
	pin P24 = IOB_E73_0;
	pin P25 = IOB_E72_1;
	pin P26 = IOB_E72_0;
	pin P27 = IOB_E70_1;
	pin P28 = IOB_E70_0;
	pin P29 = IOB_E69_1;
	pin P30 = IOB_E69_0;
	pin P31 = IOB_E68_1;
	pin P32 = IOB_E68_0;
	pin P33 = IOB_E67_1;
	pin P34 = IOB_E67_0;
	pin R1 = IOB_W63_0;
	pin R2 = IOB_W63_1;
	pin R3 = IOB_W64_0;
	pin R4 = IOB_W64_1;
	pin R5 = VCCAUX;
	pin R6 = IOB_W65_0;
	pin R7 = IOB_W65_1;
	pin R8 = VCCO7;
	pin R9 = IOB_W62_1;
	pin R10 = IOB_W66_0;
	pin R11 = IOB_W66_1;
	pin R12 = VCCO7;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO2;
	pin R24 = IOB_E66_1;
	pin R25 = IOB_E66_0;
	pin R26 = IOB_E62_1;
	pin R27 = VCCO2;
	pin R28 = IOB_E65_1;
	pin R29 = IOB_E65_0;
	pin R30 = VCCAUX;
	pin R31 = IOB_E64_1;
	pin R32 = IOB_E64_0;
	pin R33 = IOB_E63_1;
	pin R34 = IOB_E63_0;
	pin T1 = GND;
	pin T2 = IOB_W60_0;
	pin T3 = IOB_W60_1;
	pin T4 = VCCO7;
	pin T5 = GND;
	pin T6 = IOB_W61_0;
	pin T7 = IOB_W61_1;
	pin T8 = VCCAUX;
	pin T9 = GND;
	pin T10 = IOB_W62_0;
	pin T11 = IOB_W59_1;
	pin T12 = VCCO7;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO2;
	pin T24 = IOB_E59_1;
	pin T25 = IOB_E62_0;
	pin T26 = GND;
	pin T27 = VCCAUX;
	pin T28 = IOB_E61_1;
	pin T29 = IOB_E61_0;
	pin T30 = GND;
	pin T31 = VCCO2;
	pin T32 = IOB_E60_1;
	pin T33 = IOB_E60_0;
	pin T34 = GND;
	pin U1 = IOB_W53_0;
	pin U2 = IOB_W53_1;
	pin U3 = IOB_W54_0;
	pin U4 = IOB_W54_1;
	pin U5 = IOB_W55_0;
	pin U6 = IOB_W55_1;
	pin U7 = IOB_W56_0;
	pin U8 = IOB_W56_1;
	pin U9 = IOB_W57_0;
	pin U10 = IOB_W58_1;
	pin U11 = IOB_W59_0;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = IOB_E59_0;
	pin U25 = IOB_E58_1;
	pin U26 = IOB_E57_0;
	pin U27 = IOB_E56_1;
	pin U28 = IOB_E56_0;
	pin U29 = IOB_E55_1;
	pin U30 = IOB_E55_0;
	pin U31 = IOB_E54_1;
	pin U32 = IOB_E54_0;
	pin U33 = IOB_E53_1;
	pin U34 = IOB_E53_0;
	pin V1 = IOB_W52_1;
	pin V2 = IOB_W52_0;
	pin V3 = IOB_W51_1;
	pin V4 = IOB_W51_0;
	pin V5 = IOB_W50_1;
	pin V6 = IOB_W50_0;
	pin V7 = IOB_W49_1;
	pin V8 = IOB_W49_0;
	pin V9 = IOB_W48_1;
	pin V10 = IOB_W47_0;
	pin V11 = IOB_W46_1;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = IOB_E46_1;
	pin V25 = IOB_E47_0;
	pin V26 = IOB_E48_1;
	pin V27 = IOB_E49_0;
	pin V28 = IOB_E49_1;
	pin V29 = IOB_E50_0;
	pin V30 = IOB_E50_1;
	pin V31 = IOB_E51_0;
	pin V32 = IOB_E51_1;
	pin V33 = IOB_E52_0;
	pin V34 = IOB_E52_1;
	pin W1 = GND;
	pin W2 = IOB_W45_1;
	pin W3 = IOB_W45_0;
	pin W4 = VCCO6;
	pin W5 = GND;
	pin W6 = IOB_W44_1;
	pin W7 = IOB_W44_0;
	pin W8 = VCCAUX;
	pin W9 = GND;
	pin W10 = IOB_W43_1;
	pin W11 = IOB_W46_0;
	pin W12 = VCCO6;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO3;
	pin W24 = IOB_E46_0;
	pin W25 = IOB_E43_1;
	pin W26 = GND;
	pin W27 = VCCAUX;
	pin W28 = IOB_E44_0;
	pin W29 = IOB_E44_1;
	pin W30 = GND;
	pin W31 = VCCO3;
	pin W32 = IOB_E45_0;
	pin W33 = IOB_E45_1;
	pin W34 = GND;
	pin Y1 = IOB_W42_1;
	pin Y2 = IOB_W42_0;
	pin Y3 = IOB_W41_1;
	pin Y4 = IOB_W41_0;
	pin Y5 = VCCAUX;
	pin Y6 = IOB_W40_1;
	pin Y7 = IOB_W40_0;
	pin Y8 = VCCO6;
	pin Y9 = IOB_W43_0;
	pin Y10 = IOB_W39_1;
	pin Y11 = IOB_W39_0;
	pin Y12 = VCCO6;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO3;
	pin Y24 = IOB_E39_0;
	pin Y25 = IOB_E39_1;
	pin Y26 = IOB_E43_0;
	pin Y27 = VCCO3;
	pin Y28 = IOB_E40_0;
	pin Y29 = IOB_E40_1;
	pin Y30 = VCCAUX;
	pin Y31 = IOB_E41_0;
	pin Y32 = IOB_E41_1;
	pin Y33 = IOB_E42_0;
	pin Y34 = IOB_E42_1;
	pin AA1 = IOB_W38_1;
	pin AA2 = IOB_W38_0;
	pin AA3 = IOB_W37_1;
	pin AA4 = IOB_W37_0;
	pin AA5 = IOB_W36_1;
	pin AA6 = IOB_W36_0;
	pin AA7 = IOB_W35_1;
	pin AA8 = IOB_W35_0;
	pin AA9 = IOB_W33_1;
	pin AA10 = IOB_W33_0;
	pin AA11 = IOB_W32_1;
	pin AA12 = VCCO6;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO3;
	pin AA24 = IOB_E32_1;
	pin AA25 = IOB_E33_0;
	pin AA26 = IOB_E33_1;
	pin AA27 = IOB_E35_0;
	pin AA28 = IOB_E35_1;
	pin AA29 = IOB_E36_0;
	pin AA30 = IOB_E36_1;
	pin AA31 = IOB_E37_0;
	pin AA32 = IOB_E37_1;
	pin AA33 = IOB_E38_0;
	pin AA34 = IOB_E38_1;
	pin AB1 = GND;
	pin AB2 = VCCO6;
	pin AB3 = IOB_W31_1;
	pin AB4 = IOB_W31_0;
	pin AB5 = GND;
	pin AB6 = VCCO6;
	pin AB7 = IOB_W30_1;
	pin AB8 = IOB_W30_0;
	pin AB9 = GND;
	pin AB10 = IOB_W29_1;
	pin AB11 = IOB_W32_0;
	pin AB12 = VCCO6;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO3;
	pin AB24 = IOB_E32_0;
	pin AB25 = IOB_E29_1;
	pin AB26 = GND;
	pin AB27 = IOB_E30_0;
	pin AB28 = IOB_E30_1;
	pin AB29 = VCCO3;
	pin AB30 = GND;
	pin AB31 = IOB_E31_0;
	pin AB32 = IOB_E31_1;
	pin AB33 = VCCO3;
	pin AB34 = GND;
	pin AC1 = IOB_W28_1;
	pin AC2 = IOB_W28_0;
	pin AC3 = IOB_W27_1;
	pin AC4 = IOB_W27_0;
	pin AC5 = IOB_W26_1;
	pin AC6 = IOB_W26_0;
	pin AC7 = IOB_W25_1;
	pin AC8 = IOB_W25_0;
	pin AC9 = IOB_W29_0;
	pin AC10 = IOB_W24_1;
	pin AC11 = IOB_W24_0;
	pin AC12 = VCCINT;
	pin AC13 = VCCO5;
	pin AC14 = VCCO5;
	pin AC15 = VCCO5;
	pin AC16 = VCCO5;
	pin AC17 = VCCINT;
	pin AC18 = VCCINT;
	pin AC19 = VCCO4;
	pin AC20 = VCCO4;
	pin AC21 = VCCO4;
	pin AC22 = VCCO4;
	pin AC23 = VCCINT;
	pin AC24 = IOB_E24_0;
	pin AC25 = IOB_E24_1;
	pin AC26 = IOB_E29_0;
	pin AC27 = IOB_E25_0;
	pin AC28 = IOB_E25_1;
	pin AC29 = IOB_E26_0;
	pin AC30 = IOB_E26_1;
	pin AC31 = IOB_E27_0;
	pin AC32 = IOB_E27_1;
	pin AC33 = IOB_E28_0;
	pin AC34 = IOB_E28_1;
	pin AD1 = IOB_W23_1;
	pin AD2 = IOB_W23_0;
	pin AD3 = GND;
	pin AD4 = VCCO6;
	pin AD5 = VCCAUX;
	pin AD6 = IOB_W21_1;
	pin AD7 = IOB_W21_0;
	pin AD8 = VCCO6;
	pin AD9 = IOB_W20_1;
	pin AD10 = IOB_W20_0;
	pin AD11 = IOB_S17_2;
	pin AD12 = IOB_S19_2;
	pin AD13 = IOB_S25_0;
	pin AD14 = IOB_S25_2;
	pin AD15 = IOB_S32_2;
	pin AD16 = IOB_S34_2;
	pin AD17 = IOB_S38_2;
	pin AD18 = IOB_S48_2;
	pin AD19 = IOB_S52_2;
	pin AD20 = IOB_S54_2;
	pin AD21 = IOB_S58_1;
	pin AD22 = IOB_S61_2;
	pin AD23 = IOB_S65_1;
	pin AD24 = DONE;
	pin AD25 = IOB_E20_0;
	pin AD26 = IOB_E20_1;
	pin AD27 = VCCO3;
	pin AD28 = IOB_E21_0;
	pin AD29 = IOB_E21_1;
	pin AD30 = VCCAUX;
	pin AD31 = VCCO3;
	pin AD32 = GND;
	pin AD33 = IOB_E23_0;
	pin AD34 = IOB_E23_1;
	pin AE1 = IOB_W19_1;
	pin AE2 = IOB_W19_0;
	pin AE3 = IOB_W18_1;
	pin AE4 = IOB_W18_0;
	pin AE5 = IOB_W17_1;
	pin AE6 = IOB_W17_0;
	pin AE7 = IOB_W16_1;
	pin AE8 = IOB_W16_0;
	pin AE9 = IOB_W15_1;
	pin AE10 = GND;
	pin AE11 = IOB_S18_0;
	pin AE12 = IOB_S21_0;
	pin AE13 = IOB_S25_1;
	pin AE14 = IOB_S27_2;
	pin AE15 = IOB_S33_0;
	pin AE16 = IOB_S36_2;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S46_2;
	pin AE19 = IOB_S50_2;
	pin AE20 = IOB_S52_1;
	pin AE21 = IOB_S58_0;
	pin AE22 = IOB_S59_2;
	pin AE23 = IOB_S65_0;
	pin AE24 = IOB_S67_2;
	pin AE25 = GND;
	pin AE26 = IOB_E15_1;
	pin AE27 = IOB_E16_0;
	pin AE28 = IOB_E16_1;
	pin AE29 = IOB_E17_0;
	pin AE30 = IOB_E17_1;
	pin AE31 = IOB_E18_0;
	pin AE32 = IOB_E18_1;
	pin AE33 = IOB_E19_0;
	pin AE34 = IOB_E19_1;
	pin AF1 = GND;
	pin AF2 = IOB_W14_1;
	pin AF3 = IOB_W14_0;
	pin AF4 = IOB_W13_1;
	pin AF5 = GND;
	pin AF6 = IOB_W12_1;
	pin AF7 = IOB_W12_0;
	pin AF8 = IOB_W15_0;
	pin AF9 = IOB_S9_2;
	pin AF10 = IOB_S14_0;
	pin AF11 = IOB_S18_1;
	pin AF12 = IOB_S21_1;
	pin AF13 = GND;
	pin AF14 = IOB_S29_0;
	pin AF15 = IOB_S33_1;
	pin AF16 = GND;
	pin AF17 = IOB_S39_1;
	pin AF18 = IOB_S46_1;
	pin AF19 = GND;
	pin AF20 = IOB_S52_0;
	pin AF21 = IOB_S56_2;
	pin AF22 = GND;
	pin AF23 = IOB_S64_1;
	pin AF24 = IOB_S65_2;
	pin AF25 = IOB_S71_1;
	pin AF26 = IOB_S75_2;
	pin AF27 = IOB_E15_0;
	pin AF28 = IOB_E12_0;
	pin AF29 = IOB_E12_1;
	pin AF30 = GND;
	pin AF31 = IOB_E13_1;
	pin AF32 = IOB_E14_0;
	pin AF33 = IOB_E14_1;
	pin AF34 = GND;
	pin AG1 = IOB_W11_1;
	pin AG2 = IOB_W11_0;
	pin AG3 = VCCO6;
	pin AG4 = IOB_W13_0;
	pin AG5 = IOB_W10_1;
	pin AG6 = IOB_W10_0;
	pin AG7 = VCCO6;
	pin AG8 = M2;
	pin AG9 = IOB_S11_2;
	pin AG10 = IOB_S14_1;
	pin AG11 = VCCO5;
	pin AG12 = IOB_S21_2;
	pin AG13 = IOB_S26_0;
	pin AG14 = IOB_S29_1;
	pin AG15 = VCCO5;
	pin AG16 = VCCAUX;
	pin AG17 = IOB_S40_0;
	pin AG18 = IOB_S46_0;
	pin AG19 = VCCAUX;
	pin AG20 = VCCO4;
	pin AG21 = IOB_S56_1;
	pin AG22 = IOB_S60_1;
	pin AG23 = IOB_S64_0;
	pin AG24 = VCCO4;
	pin AG25 = IOB_S71_0;
	pin AG26 = IOB_S73_2;
	pin AG27 = IOB_S79_2;
	pin AG28 = VCCO3;
	pin AG29 = IOB_E10_0;
	pin AG30 = IOB_E10_1;
	pin AG31 = IOB_E13_0;
	pin AG32 = VCCO3;
	pin AG33 = IOB_E11_0;
	pin AG34 = IOB_E11_1;
	pin AH1 = IOB_W9_1;
	pin AH2 = IOB_W8_0;
	pin AH3 = IOB_W7_1;
	pin AH4 = IOB_W7_0;
	pin AH5 = IOB_W6_1;
	pin AH6 = IOB_W6_0;
	pin AH7 = GND;
	pin AH8 = VCCO5;
	pin AH9 = IOB_S12_0;
	pin AH10 = IOB_S15_0;
	pin AH11 = IOB_S19_0;
	pin AH12 = IOB_S22_0;
	pin AH13 = IOB_S26_1;
	pin AH14 = IOB_S30_0;
	pin AH15 = IOB_S34_0;
	pin AH16 = IOB_S37_0;
	pin AH17 = IOB_S40_1;
	pin AH18 = IOB_S45_1;
	pin AH19 = IOB_S48_1;
	pin AH20 = IOB_S51_1;
	pin AH21 = IOB_S56_0;
	pin AH22 = IOB_S60_0;
	pin AH23 = IOB_S63_2;
	pin AH24 = IOB_S67_1;
	pin AH25 = IOB_S70_1;
	pin AH26 = IOB_S73_1;
	pin AH27 = VCCO4;
	pin AH28 = GND;
	pin AH29 = IOB_E6_0;
	pin AH30 = IOB_E6_1;
	pin AH31 = IOB_E7_0;
	pin AH32 = IOB_E7_1;
	pin AH33 = IOB_E8_0;
	pin AH34 = IOB_E9_1;
	pin AJ1 = IOB_W5_1;
	pin AJ2 = IOB_W5_0;
	pin AJ3 = IOB_W4_1;
	pin AJ4 = IOB_W4_0;
	pin AJ5 = VCCAUX;
	pin AJ6 = IOB_S5_2;
	pin AJ7 = IOB_S7_0;
	pin AJ8 = IOB_S7_2;
	pin AJ9 = IOB_S12_1;
	pin AJ10 = IOB_S15_1;
	pin AJ11 = IOB_S19_1;
	pin AJ12 = IOB_S22_1;
	pin AJ13 = VCCO5;
	pin AJ14 = IOB_S30_1;
	pin AJ15 = IOB_S34_1;
	pin AJ16 = IOB_S37_1;
	pin AJ17 = IOB_S40_2;
	pin AJ18 = IOB_S45_0;
	pin AJ19 = IOB_S48_0;
	pin AJ20 = IOB_S51_0;
	pin AJ21 = IOB_S55_1;
	pin AJ22 = VCCO4;
	pin AJ23 = IOB_S63_1;
	pin AJ24 = IOB_S67_0;
	pin AJ25 = IOB_S70_0;
	pin AJ26 = IOB_S73_0;
	pin AJ27 = IOB_S77_2;
	pin AJ28 = IOB_S78_1;
	pin AJ29 = IOB_S81_2;
	pin AJ30 = VCCAUX;
	pin AJ31 = IOB_E4_0;
	pin AJ32 = IOB_E4_1;
	pin AJ33 = IOB_E5_0;
	pin AJ34 = IOB_E5_1;
	pin AK1 = GND;
	pin AK2 = IOB_W3_1;
	pin AK3 = IOB_W3_0;
	pin AK4 = M1;
	pin AK5 = GND;
	pin AK6 = VCCAUX;
	pin AK7 = IOB_S7_1;
	pin AK8 = IOB_S10_0;
	pin AK9 = GND;
	pin AK10 = IOB_S15_2;
	pin AK11 = VCCAUX;
	pin AK12 = IOB_S23_0;
	pin AK13 = GND;
	pin AK14 = IOB_S30_2;
	pin AK15 = VCCAUX;
	pin AK16 = GND;
	pin AK17 = IOB_S41_0;
	pin AK18 = IOB_S44_2;
	pin AK19 = GND;
	pin AK20 = VCCAUX;
	pin AK21 = IOB_S55_0;
	pin AK22 = GND;
	pin AK23 = IOB_S63_0;
	pin AK24 = VCCAUX;
	pin AK25 = IOB_S69_2;
	pin AK26 = GND;
	pin AK27 = IOB_S75_1;
	pin AK28 = IOB_S78_0;
	pin AK29 = VCCAUX;
	pin AK30 = GND;
	pin AK31 = NC;
	pin AK32 = IOB_E3_0;
	pin AK33 = IOB_E3_1;
	pin AK34 = GND;
	pin AL1 = IOB_W2_1;
	pin AL2 = IOB_W2_0;
	pin AL3 = VCCO6;
	pin AL4 = M0;
	pin AL5 = IOB_S2_2;
	pin AL6 = IOB_S5_0;
	pin AL7 = IOB_S8_0;
	pin AL8 = IOB_S10_1;
	pin AL9 = IOB_S13_0;
	pin AL10 = IOB_S16_0;
	pin AL11 = VCCO5;
	pin AL12 = IOB_S23_1;
	pin AL13 = IOB_S27_0;
	pin AL14 = IOB_S31_0;
	pin AL15 = IOB_S35_0;
	pin AL16 = VCCO5;
	pin AL17 = IOB_S41_1;
	pin AL18 = IOB_S44_1;
	pin AL19 = VCCO4;
	pin AL20 = IOB_S50_1;
	pin AL21 = IOB_S54_1;
	pin AL22 = IOB_S59_1;
	pin AL23 = IOB_S62_1;
	pin AL24 = VCCO4;
	pin AL25 = IOB_S69_1;
	pin AL26 = IOB_S72_1;
	pin AL27 = IOB_S75_0;
	pin AL28 = IOB_S77_1;
	pin AL29 = IOB_S80_1;
	pin AL30 = IOB_S84_2;
	pin AL31 = CCLK;
	pin AL32 = VCCO3;
	pin AL33 = IOB_E2_0;
	pin AL34 = IOB_E2_1;
	pin AM1 = IOB_W1_1;
	pin AM2 = IOB_W1_0;
	pin AM3 = GND;
	pin AM4 = VCCO5;
	pin AM5 = IOB_S4_0;
	pin AM6 = IOB_S5_1;
	pin AM7 = IOB_S8_1;
	pin AM8 = VCCO5;
	pin AM9 = IOB_S13_1;
	pin AM10 = IOB_S16_1;
	pin AM11 = GND;
	pin AM12 = IOB_S23_2;
	pin AM13 = IOB_S27_1;
	pin AM14 = IOB_S31_1;
	pin AM15 = IOB_S35_1;
	pin AM16 = IOB_S38_0;
	pin AM17 = IOB_S42_0;
	pin AM18 = IOB_S44_0;
	pin AM19 = IOB_S47_1;
	pin AM20 = IOB_S50_0;
	pin AM21 = IOB_S54_0;
	pin AM22 = IOB_S59_0;
	pin AM23 = IOB_S62_0;
	pin AM24 = GND;
	pin AM25 = IOB_S69_0;
	pin AM26 = IOB_S72_0;
	pin AM27 = VCCO4;
	pin AM28 = IOB_S77_0;
	pin AM29 = IOB_S80_0;
	pin AM30 = IOB_S81_1;
	pin AM31 = VCCO4;
	pin AM32 = GND;
	pin AM33 = IOB_E1_0;
	pin AM34 = IOB_E1_1;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S1_0;
	pin AN4 = IOB_S2_0;
	pin AN5 = IOB_S4_1;
	pin AN6 = IOB_S6_0;
	pin AN7 = IOB_S9_0;
	pin AN8 = IOB_S11_0;
	pin AN9 = IOB_S13_2;
	pin AN10 = IOB_S17_0;
	pin AN11 = IOB_S20_0;
	pin AN12 = IOB_S24_0;
	pin AN13 = VCCO5;
	pin AN14 = IOB_S32_0;
	pin AN15 = IOB_S36_0;
	pin AN16 = IOB_S38_1;
	pin AN17 = IOB_S42_1;
	pin AN18 = IOB_S43_1;
	pin AN19 = IOB_S47_0;
	pin AN20 = IOB_S49_1;
	pin AN21 = IOB_S53_1;
	pin AN22 = VCCO4;
	pin AN23 = IOB_S61_1;
	pin AN24 = IOB_S66_1;
	pin AN25 = IOB_S68_1;
	pin AN26 = IOB_S71_2;
	pin AN27 = IOB_S74_1;
	pin AN28 = IOB_S76_1;
	pin AN29 = IOB_S79_1;
	pin AN30 = IOB_S81_0;
	pin AN31 = IOB_S83_1;
	pin AN32 = IOB_S84_1;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP1 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S1_1;
	pin AP4 = IOB_S2_1;
	pin AP5 = GND;
	pin AP6 = IOB_S6_1;
	pin AP7 = IOB_S9_1;
	pin AP8 = IOB_S11_1;
	pin AP9 = GND;
	pin AP10 = IOB_S17_1;
	pin AP11 = IOB_S20_1;
	pin AP12 = IOB_S24_1;
	pin AP13 = GND;
	pin AP14 = IOB_S32_1;
	pin AP15 = IOB_S36_1;
	pin AP16 = GND;
	pin AP17 = IOB_S42_2;
	pin AP18 = IOB_S43_0;
	pin AP19 = GND;
	pin AP20 = IOB_S49_0;
	pin AP21 = IOB_S53_0;
	pin AP22 = GND;
	pin AP23 = IOB_S61_0;
	pin AP24 = IOB_S66_0;
	pin AP25 = IOB_S68_0;
	pin AP26 = GND;
	pin AP27 = IOB_S74_0;
	pin AP28 = IOB_S76_0;
	pin AP29 = IOB_S79_0;
	pin AP30 = GND;
	pin AP31 = IOB_S83_0;
	pin AP32 = IOB_S84_0;
	pin AP33 = GND;
	pin AP34 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W56_1;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E84_0;
	vref IOB_E88_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S2_2;
	vref IOB_S7_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S56_2;
	vref IOB_S63_2;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N29_2;
	vref IOB_N31_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N58_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
	vref IOB_N83_2;
}

// xc3s5000-fg676
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N12_2;
	pin A6 = IOB_N14_2;
	pin A7 = IOB_N15_0;
	pin A8 = IOB_N24_2;
	pin A9 = VCCAUX;
	pin A10 = IOB_N33_0;
	pin A11 = IOB_N36_0;
	pin A12 = IOB_N39_0;
	pin A13 = IOB_N42_0;
	pin A14 = IOB_N43_2;
	pin A15 = IOB_N46_1;
	pin A16 = IOB_N53_1;
	pin A17 = IOB_N56_1;
	pin A18 = VCCAUX;
	pin A19 = IOB_N65_1;
	pin A20 = IOB_N72_1;
	pin A21 = IOB_N74_1;
	pin A22 = IOB_N78_2;
	pin A23 = IOB_N80_2;
	pin A24 = TMS;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N13_0;
	pin B7 = IOB_N15_1;
	pin B8 = IOB_N22_0;
	pin B9 = IOB_N27_0;
	pin B10 = IOB_N33_1;
	pin B11 = IOB_N36_1;
	pin B12 = IOB_N39_1;
	pin B13 = IOB_N42_1;
	pin B14 = IOB_N43_1;
	pin B15 = IOB_N46_0;
	pin B16 = IOB_N53_0;
	pin B17 = IOB_N56_0;
	pin B18 = IOB_N61_1;
	pin B19 = IOB_N65_0;
	pin B20 = IOB_N72_0;
	pin B21 = IOB_N74_0;
	pin B22 = IOB_N78_1;
	pin B23 = IOB_N80_1;
	pin B24 = TCK;
	pin B25 = GND;
	pin B26 = VCCAUX;
	pin C1 = TDI;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = IOB_N5_0;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N13_1;
	pin C7 = VCCO0;
	pin C8 = IOB_N22_1;
	pin C9 = IOB_N27_1;
	pin C10 = IOB_N32_0;
	pin C11 = VCCO0;
	pin C12 = IOB_N39_2;
	pin C13 = IOB_N41_0;
	pin C14 = IOB_N43_0;
	pin C15 = IOB_N47_2;
	pin C16 = VCCO1;
	pin C17 = IOB_N58_2;
	pin C18 = IOB_N62_2;
	pin C19 = IOB_N70_1;
	pin C20 = VCCO1;
	pin C21 = IOB_N75_1;
	pin C22 = IOB_N78_0;
	pin C23 = IOB_N80_0;
	pin C24 = GND;
	pin C25 = IOB_E104_1;
	pin C26 = IOB_E104_0;
	pin D1 = IOB_W102_0;
	pin D2 = IOB_W102_1;
	pin D3 = PROG_B;
	pin D4 = GND;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N12_0;
	pin D7 = IOB_N14_0;
	pin D8 = IOB_N22_2;
	pin D9 = IOB_N26_0;
	pin D10 = IOB_N32_1;
	pin D11 = IOB_N35_0;
	pin D12 = GND;
	pin D13 = IOB_N41_1;
	pin D14 = IOB_N44_1;
	pin D15 = GND;
	pin D16 = IOB_N53_2;
	pin D17 = IOB_N59_1;
	pin D18 = IOB_N63_1;
	pin D19 = IOB_N70_0;
	pin D20 = IOB_N73_1;
	pin D21 = IOB_N75_0;
	pin D22 = IOB_N84_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E102_1;
	pin D26 = IOB_E102_0;
	pin E1 = IOB_W99_0;
	pin E2 = IOB_W99_1;
	pin E3 = IOB_W103_0;
	pin E4 = IOB_W103_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N12_1;
	pin E7 = IOB_N14_1;
	pin E8 = IOB_N21_1;
	pin E9 = IOB_N26_1;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N35_1;
	pin E12 = IOB_N38_0;
	pin E13 = IOB_N41_2;
	pin E14 = IOB_N44_0;
	pin E15 = IOB_N47_1;
	pin E16 = IOB_N54_1;
	pin E17 = IOB_N59_0;
	pin E18 = IOB_N63_0;
	pin E19 = IOB_N71_1;
	pin E20 = IOB_N73_0;
	pin E21 = IOB_N79_1;
	pin E22 = IOB_N84_0;
	pin E23 = IOB_E103_1;
	pin E24 = IOB_E103_0;
	pin E25 = IOB_E99_1;
	pin E26 = IOB_E99_0;
	pin F1 = IOB_W93_0;
	pin F2 = IOB_W93_1;
	pin F3 = IOB_W95_0;
	pin F4 = IOB_W95_1;
	pin F5 = IOB_W104_0;
	pin F6 = IOB_W104_1;
	pin F7 = IOB_N16_2;
	pin F8 = IOB_N20_0;
	pin F9 = IOB_N25_0;
	pin F10 = IOB_N29_1;
	pin F11 = IOB_N34_0;
	pin F12 = IOB_N38_1;
	pin F13 = IOB_N40_0;
	pin F14 = IOB_N45_2;
	pin F15 = IOB_N47_0;
	pin F16 = IOB_N54_0;
	pin F17 = IOB_N60_1;
	pin F18 = IOB_N64_1;
	pin F19 = IOB_N71_0;
	pin F20 = IOB_N74_2;
	pin F21 = IOB_N79_0;
	pin F22 = IOB_E101_1;
	pin F23 = IOB_E94_1;
	pin F24 = IOB_E94_0;
	pin F25 = IOB_E92_1;
	pin F26 = IOB_E92_0;
	pin G1 = IOB_W88_0;
	pin G2 = IOB_W88_1;
	pin G3 = VCCO7;
	pin G4 = IOB_W94_0;
	pin G5 = IOB_W94_1;
	pin G6 = IOB_W100_0;
	pin G7 = IOB_W100_1;
	pin G8 = IOB_N20_1;
	pin G9 = IOB_N25_1;
	pin G10 = IOB_N29_2;
	pin G11 = IOB_N34_1;
	pin G12 = IOB_N37_1;
	pin G13 = IOB_N40_1;
	pin G14 = IOB_N45_1;
	pin G15 = IOB_N48_1;
	pin G16 = IOB_N55_1;
	pin G17 = IOB_N60_0;
	pin G18 = IOB_N64_0;
	pin G19 = IOB_N72_2;
	pin G20 = IOB_E95_1;
	pin G21 = IOB_E95_0;
	pin G22 = IOB_E93_1;
	pin G23 = IOB_E93_0;
	pin G24 = VCCO2;
	pin G25 = IOB_E91_1;
	pin G26 = IOB_E91_0;
	pin H1 = IOB_W82_0;
	pin H2 = IOB_W82_1;
	pin H3 = IOB_W85_0;
	pin H4 = IOB_W85_1;
	pin H5 = IOB_W86_1;
	pin H6 = IOB_W92_0;
	pin H7 = IOB_W92_1;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N37_2;
	pin H13 = IOB_N37_0;
	pin H14 = IOB_N45_0;
	pin H15 = IOB_N48_0;
	pin H16 = IOB_N55_0;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E90_1;
	pin H21 = IOB_E90_0;
	pin H22 = IOB_E89_1;
	pin H23 = IOB_E84_1;
	pin H24 = IOB_E84_0;
	pin H25 = IOB_E79_1;
	pin H26 = IOB_E79_0;
	pin J1 = VCCAUX;
	pin J2 = IOB_W79_0;
	pin J3 = IOB_W79_1;
	pin J4 = IOB_W80_0;
	pin J5 = IOB_W80_1;
	pin J6 = IOB_W86_0;
	pin J7 = IOB_W81_1;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E78_1;
	pin J21 = IOB_E89_0;
	pin J22 = IOB_E76_1;
	pin J23 = IOB_E76_0;
	pin J24 = IOB_E75_1;
	pin J25 = IOB_E75_0;
	pin J26 = VCCAUX;
	pin K1 = IOB_W73_0;
	pin K2 = IOB_W73_1;
	pin K3 = IOB_W76_0;
	pin K4 = IOB_W76_1;
	pin K5 = IOB_W78_0;
	pin K6 = IOB_W78_1;
	pin K7 = IOB_W81_0;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E78_0;
	pin K21 = IOB_E74_1;
	pin K22 = IOB_E74_0;
	pin K23 = IOB_E73_1;
	pin K24 = IOB_E73_0;
	pin K25 = IOB_E70_1;
	pin K26 = IOB_E70_0;
	pin L1 = IOB_W68_0;
	pin L2 = IOB_W68_1;
	pin L3 = VCCO7;
	pin L4 = IOB_W62_1;
	pin L5 = IOB_W69_0;
	pin L6 = IOB_W69_1;
	pin L7 = IOB_W70_0;
	pin L8 = IOB_W70_1;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E69_1;
	pin L20 = IOB_E69_0;
	pin L21 = IOB_E67_1;
	pin L22 = IOB_E67_0;
	pin L23 = IOB_E62_1;
	pin L24 = VCCO2;
	pin L25 = IOB_E66_1;
	pin L26 = IOB_E66_0;
	pin M1 = IOB_W61_0;
	pin M2 = IOB_W61_1;
	pin M3 = IOB_W62_0;
	pin M4 = GND;
	pin M5 = IOB_W63_1;
	pin M6 = IOB_W63_0;
	pin M7 = IOB_W64_0;
	pin M8 = IOB_W64_1;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E64_1;
	pin M20 = IOB_E64_0;
	pin M21 = IOB_E63_1;
	pin M22 = IOB_E63_0;
	pin M23 = GND;
	pin M24 = IOB_E62_0;
	pin M25 = IOB_E61_1;
	pin M26 = IOB_E61_0;
	pin N1 = IOB_W53_0;
	pin N2 = IOB_W53_1;
	pin N3 = IOB_W54_0;
	pin N4 = IOB_W54_1;
	pin N5 = IOB_W55_0;
	pin N6 = IOB_W55_1;
	pin N7 = IOB_W60_0;
	pin N8 = IOB_W60_1;
	pin N9 = VCCO7;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = VCCO2;
	pin N19 = IOB_E60_1;
	pin N20 = IOB_E60_0;
	pin N21 = IOB_E55_1;
	pin N22 = IOB_E55_0;
	pin N23 = IOB_E54_1;
	pin N24 = IOB_E54_0;
	pin N25 = IOB_E53_1;
	pin N26 = IOB_E53_0;
	pin P1 = IOB_W52_1;
	pin P2 = IOB_W52_0;
	pin P3 = IOB_W51_1;
	pin P4 = IOB_W51_0;
	pin P5 = IOB_W50_1;
	pin P6 = IOB_W50_0;
	pin P7 = IOB_W43_1;
	pin P8 = IOB_W43_0;
	pin P9 = VCCO6;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = VCCO3;
	pin P19 = IOB_E45_0;
	pin P20 = IOB_E45_1;
	pin P21 = IOB_E50_0;
	pin P22 = IOB_E50_1;
	pin P23 = IOB_E51_0;
	pin P24 = IOB_E51_1;
	pin P25 = IOB_E52_0;
	pin P26 = IOB_E52_1;
	pin R1 = IOB_W42_1;
	pin R2 = IOB_W42_0;
	pin R3 = IOB_W41_1;
	pin R4 = GND;
	pin R5 = IOB_W39_1;
	pin R6 = IOB_W39_0;
	pin R7 = IOB_W38_1;
	pin R8 = IOB_W38_0;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E41_0;
	pin R20 = IOB_E41_1;
	pin R21 = IOB_E42_0;
	pin R22 = IOB_E42_1;
	pin R23 = GND;
	pin R24 = IOB_E43_1;
	pin R25 = IOB_E44_0;
	pin R26 = IOB_E44_1;
	pin T1 = IOB_W36_1;
	pin T2 = IOB_W36_0;
	pin T3 = VCCO6;
	pin T4 = IOB_W41_0;
	pin T5 = IOB_W35_1;
	pin T6 = IOB_W35_0;
	pin T7 = IOB_W32_1;
	pin T8 = IOB_W32_0;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E36_0;
	pin T20 = IOB_E36_1;
	pin T21 = IOB_E37_0;
	pin T22 = IOB_E37_1;
	pin T23 = IOB_E43_0;
	pin T24 = VCCO3;
	pin T25 = IOB_E38_0;
	pin T26 = IOB_E38_1;
	pin U1 = IOB_W31_1;
	pin U2 = IOB_W31_0;
	pin U3 = IOB_W29_1;
	pin U4 = IOB_W29_0;
	pin U5 = IOB_W27_1;
	pin U6 = IOB_W27_0;
	pin U7 = IOB_W24_1;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E24_1;
	pin U21 = IOB_E27_0;
	pin U22 = IOB_E27_1;
	pin U23 = IOB_E29_0;
	pin U24 = IOB_E29_1;
	pin U25 = IOB_E35_0;
	pin U26 = IOB_E35_1;
	pin V1 = VCCAUX;
	pin V2 = IOB_W26_1;
	pin V3 = IOB_W26_0;
	pin V4 = IOB_W25_1;
	pin V5 = IOB_W25_0;
	pin V6 = IOB_W19_0;
	pin V7 = IOB_W24_0;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E24_0;
	pin V21 = IOB_E19_1;
	pin V22 = IOB_E25_0;
	pin V23 = IOB_E25_1;
	pin V24 = IOB_E26_0;
	pin V25 = IOB_E26_1;
	pin V26 = VCCAUX;
	pin W1 = IOB_W23_1;
	pin W2 = IOB_W23_0;
	pin W3 = IOB_W20_1;
	pin W4 = IOB_W20_0;
	pin W5 = IOB_W19_1;
	pin W6 = IOB_W17_1;
	pin W7 = IOB_W17_0;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S34_0;
	pin W12 = IOB_S37_0;
	pin W13 = IOB_S40_0;
	pin W14 = IOB_S48_0;
	pin W15 = IOB_S48_2;
	pin W16 = IOB_S52_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E19_0;
	pin W23 = IOB_E20_0;
	pin W24 = IOB_E20_1;
	pin W25 = IOB_E23_0;
	pin W26 = IOB_E23_1;
	pin Y1 = IOB_W13_1;
	pin Y2 = IOB_W13_0;
	pin Y3 = VCCO6;
	pin Y4 = IOB_W11_1;
	pin Y5 = IOB_W11_0;
	pin Y6 = IOB_W6_1;
	pin Y7 = IOB_W6_0;
	pin Y8 = IOB_S17_2;
	pin Y9 = IOB_S25_0;
	pin Y10 = IOB_S29_0;
	pin Y11 = IOB_S34_1;
	pin Y12 = IOB_S37_1;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S45_1;
	pin Y15 = IOB_S48_1;
	pin Y16 = IOB_S51_1;
	pin Y17 = IOB_S56_2;
	pin Y18 = IOB_S60_1;
	pin Y19 = IOB_S65_1;
	pin Y20 = IOB_E5_0;
	pin Y21 = IOB_E5_1;
	pin Y22 = IOB_E11_0;
	pin Y23 = IOB_E11_1;
	pin Y24 = VCCO3;
	pin Y25 = IOB_E17_0;
	pin Y26 = IOB_E17_1;
	pin AA1 = IOB_W12_1;
	pin AA2 = IOB_W12_0;
	pin AA3 = IOB_W10_1;
	pin AA4 = IOB_W10_0;
	pin AA5 = IOB_W4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S15_2;
	pin AA8 = IOB_S20_0;
	pin AA9 = IOB_S25_1;
	pin AA10 = IOB_S29_1;
	pin AA11 = IOB_S35_0;
	pin AA12 = IOB_S38_0;
	pin AA13 = IOB_S40_2;
	pin AA14 = IOB_S45_0;
	pin AA15 = IOB_S47_1;
	pin AA16 = IOB_S51_0;
	pin AA17 = IOB_S56_0;
	pin AA18 = IOB_S60_0;
	pin AA19 = IOB_S65_0;
	pin AA20 = IOB_S65_2;
	pin AA21 = IOB_E1_0;
	pin AA22 = IOB_E1_1;
	pin AA23 = IOB_E10_0;
	pin AA24 = IOB_E10_1;
	pin AA25 = IOB_E12_0;
	pin AA26 = IOB_E12_1;
	pin AB1 = IOB_W5_1;
	pin AB2 = IOB_W5_0;
	pin AB3 = IOB_W2_1;
	pin AB4 = IOB_W2_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S16_0;
	pin AB8 = IOB_S20_1;
	pin AB9 = IOB_S26_0;
	pin AB10 = IOB_S32_0;
	pin AB11 = IOB_S35_1;
	pin AB12 = IOB_S38_1;
	pin AB13 = IOB_S41_0;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S47_0;
	pin AB16 = IOB_S50_1;
	pin AB17 = IOB_S53_0;
	pin AB18 = IOB_S59_1;
	pin AB19 = IOB_S64_1;
	pin AB20 = IOB_S69_1;
	pin AB21 = IOB_S71_1;
	pin AB22 = IOB_S84_1;
	pin AB23 = IOB_E2_0;
	pin AB24 = IOB_E2_1;
	pin AB25 = IOB_E6_0;
	pin AB26 = IOB_E6_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = M1;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S14_0;
	pin AC7 = IOB_S16_1;
	pin AC8 = IOB_S21_0;
	pin AC9 = IOB_S26_1;
	pin AC10 = IOB_S32_1;
	pin AC11 = IOB_S36_2;
	pin AC12 = GND;
	pin AC13 = IOB_S41_1;
	pin AC14 = IOB_S44_1;
	pin AC15 = GND;
	pin AC16 = IOB_S50_0;
	pin AC17 = IOB_S56_1;
	pin AC18 = IOB_S59_0;
	pin AC19 = IOB_S64_0;
	pin AC20 = IOB_S69_0;
	pin AC21 = IOB_S71_0;
	pin AC22 = IOB_S84_0;
	pin AC23 = GND;
	pin AC24 = DONE;
	pin AC25 = IOB_E3_0;
	pin AC26 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_0;
	pin AD3 = GND;
	pin AD4 = IOB_S5_0;
	pin AD5 = IOB_S7_0;
	pin AD6 = IOB_S14_1;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S21_1;
	pin AD9 = IOB_S27_0;
	pin AD10 = IOB_S32_2;
	pin AD11 = VCCO5;
	pin AD12 = IOB_S38_2;
	pin AD13 = IOB_S42_0;
	pin AD14 = IOB_S44_0;
	pin AD15 = IOB_S46_2;
	pin AD16 = VCCO4;
	pin AD17 = IOB_S53_1;
	pin AD18 = IOB_S58_1;
	pin AD19 = IOB_S61_2;
	pin AD20 = VCCO4;
	pin AD21 = IOB_S70_1;
	pin AD22 = IOB_S72_1;
	pin AD23 = IOB_S73_2;
	pin AD24 = GND;
	pin AD25 = IOB_S84_2;
	pin AD26 = CCLK;
	pin AE1 = VCCAUX;
	pin AE2 = GND;
	pin AE3 = M0;
	pin AE4 = IOB_S5_1;
	pin AE5 = IOB_S7_1;
	pin AE6 = IOB_S15_0;
	pin AE7 = IOB_S17_0;
	pin AE8 = IOB_S24_0;
	pin AE9 = IOB_S27_1;
	pin AE10 = IOB_S33_0;
	pin AE11 = IOB_S36_0;
	pin AE12 = IOB_S39_0;
	pin AE13 = IOB_S42_1;
	pin AE14 = IOB_S43_1;
	pin AE15 = IOB_S46_1;
	pin AE16 = IOB_S49_1;
	pin AE17 = IOB_S52_1;
	pin AE18 = IOB_S58_0;
	pin AE19 = IOB_S61_1;
	pin AE20 = IOB_S68_1;
	pin AE21 = IOB_S70_0;
	pin AE22 = IOB_S72_0;
	pin AE23 = IOB_S73_1;
	pin AE24 = IOB_S74_1;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M2;
	pin AF4 = IOB_S5_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S15_1;
	pin AF7 = IOB_S17_1;
	pin AF8 = IOB_S24_1;
	pin AF9 = VCCAUX;
	pin AF10 = IOB_S33_1;
	pin AF11 = IOB_S36_1;
	pin AF12 = IOB_S39_1;
	pin AF13 = IOB_S42_2;
	pin AF14 = IOB_S43_0;
	pin AF15 = IOB_S46_0;
	pin AF16 = IOB_S49_0;
	pin AF17 = IOB_S52_0;
	pin AF18 = VCCAUX;
	pin AF19 = IOB_S61_0;
	pin AF20 = IOB_S68_0;
	pin AF21 = IOB_S69_2;
	pin AF22 = IOB_S71_2;
	pin AF23 = IOB_S73_0;
	pin AF24 = IOB_S74_0;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E84_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S7_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S56_2;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N29_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N58_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
}

// xc3s5000-fg900
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = HSWAP_EN;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = GND;
	pin A7 = IOB_N10_0;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N17_0;
	pin A10 = GND;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N35_0;
	pin A14 = GND;
	pin A15 = IOB_N42_0;
	pin A16 = IOB_N43_2;
	pin A17 = GND;
	pin A18 = IOB_N50_1;
	pin A19 = IOB_N53_1;
	pin A20 = IOB_N59_1;
	pin A21 = GND;
	pin A22 = IOB_N65_1;
	pin A23 = IOB_N71_1;
	pin A24 = IOB_N75_1;
	pin A25 = GND;
	pin A26 = IOB_N81_1;
	pin A27 = IOB_N84_1;
	pin A28 = TMS;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = PROG_B;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N10_1;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N21_0;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N32_1;
	pin B13 = IOB_N35_1;
	pin B14 = IOB_N38_0;
	pin B15 = IOB_N42_1;
	pin B16 = IOB_N43_1;
	pin B17 = IOB_N47_1;
	pin B18 = IOB_N50_0;
	pin B19 = IOB_N53_0;
	pin B20 = IOB_N59_0;
	pin B21 = IOB_N63_1;
	pin B22 = IOB_N65_0;
	pin B23 = IOB_N71_0;
	pin B24 = IOB_N75_0;
	pin B25 = IOB_N80_1;
	pin B26 = IOB_N81_0;
	pin B27 = IOB_N84_0;
	pin B28 = TCK;
	pin B29 = GND;
	pin B30 = GND;
	pin C1 = IOB_W104_0;
	pin C2 = IOB_W104_1;
	pin C3 = TDI;
	pin C4 = IOB_N1_2;
	pin C5 = VCCO0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N13_0;
	pin C9 = VCCO0;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N25_0;
	pin C12 = IOB_N31_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N38_1;
	pin C15 = IOB_N41_0;
	pin C16 = IOB_N43_0;
	pin C17 = IOB_N47_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_N60_1;
	pin C21 = IOB_N63_0;
	pin C22 = VCCO1;
	pin C23 = IOB_N72_1;
	pin C24 = IOB_N78_1;
	pin C25 = IOB_N80_0;
	pin C26 = VCCO1;
	pin C27 = IOB_N83_0;
	pin C28 = TDO;
	pin C29 = IOB_E104_1;
	pin C30 = IOB_E104_0;
	pin D1 = IOB_W102_0;
	pin D2 = IOB_W102_1;
	pin D3 = IOB_W103_0;
	pin D4 = IOB_W103_1;
	pin D5 = IOB_N4_1;
	pin D6 = VCCAUX;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N13_1;
	pin D9 = IOB_N16_0;
	pin D10 = VCCAUX;
	pin D11 = IOB_N25_1;
	pin D12 = IOB_N31_1;
	pin D13 = IOB_N35_2;
	pin D14 = VCCAUX;
	pin D15 = IOB_N41_1;
	pin D16 = IOB_N44_1;
	pin D17 = VCCAUX;
	pin D18 = IOB_N51_1;
	pin D19 = IOB_N54_0;
	pin D20 = IOB_N60_0;
	pin D21 = VCCAUX;
	pin D22 = IOB_N68_1;
	pin D23 = IOB_N72_0;
	pin D24 = IOB_N78_0;
	pin D25 = VCCAUX;
	pin D26 = IOB_N83_1;
	pin D27 = IOB_E103_1;
	pin D28 = IOB_E103_0;
	pin D29 = IOB_E102_1;
	pin D30 = IOB_E102_0;
	pin E1 = IOB_W101_0;
	pin E2 = IOB_W101_1;
	pin E3 = VCCO7;
	pin E4 = IOB_W100_1;
	pin E5 = GND;
	pin E6 = IOB_N4_0;
	pin E7 = VCCO0;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N16_1;
	pin E10 = GND;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N30_0;
	pin E13 = IOB_N34_0;
	pin E14 = GND;
	pin E15 = IOB_N41_2;
	pin E16 = IOB_N44_0;
	pin E17 = GND;
	pin E18 = IOB_N51_0;
	pin E19 = IOB_N55_1;
	pin E20 = IOB_N61_1;
	pin E21 = GND;
	pin E22 = IOB_N68_0;
	pin E23 = IOB_N69_0;
	pin E24 = VCCO1;
	pin E25 = IOB_N80_2;
	pin E26 = GND;
	pin E27 = IOB_E100_1;
	pin E28 = VCCO2;
	pin E29 = IOB_E101_1;
	pin E30 = IOB_E101_0;
	pin F1 = GND;
	pin F2 = IOB_W99_0;
	pin F3 = IOB_W99_1;
	pin F4 = VCCAUX;
	pin F5 = IOB_W100_0;
	pin F6 = IOB_N6_1;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N12_1;
	pin F9 = IOB_N16_2;
	pin F10 = IOB_N20_0;
	pin F11 = IOB_N24_1;
	pin F12 = IOB_N30_1;
	pin F13 = IOB_N34_1;
	pin F14 = IOB_N37_0;
	pin F15 = IOB_N40_0;
	pin F16 = IOB_N45_2;
	pin F17 = IOB_N48_1;
	pin F18 = IOB_N53_2;
	pin F19 = IOB_N55_0;
	pin F20 = IOB_N61_0;
	pin F21 = IOB_N64_1;
	pin F22 = IOB_N69_1;
	pin F23 = IOB_N73_1;
	pin F24 = IOB_N79_1;
	pin F25 = IOB_N79_0;
	pin F26 = IOB_E100_0;
	pin F27 = VCCAUX;
	pin F28 = IOB_E99_1;
	pin F29 = IOB_E99_0;
	pin F30 = GND;
	pin G1 = IOB_W94_0;
	pin G2 = IOB_W94_1;
	pin G3 = IOB_W95_0;
	pin G4 = IOB_W95_1;
	pin G5 = VCCO7;
	pin G6 = IOB_W93_1;
	pin G7 = IOB_N11_1;
	pin G8 = IOB_N12_2;
	pin G9 = VCCO0;
	pin G10 = IOB_N20_1;
	pin G11 = IOB_N23_0;
	pin G12 = IOB_N29_0;
	pin G13 = VCCO0;
	pin G14 = IOB_N37_1;
	pin G15 = IOB_N40_1;
	pin G16 = IOB_N45_1;
	pin G17 = IOB_N48_0;
	pin G18 = VCCO1;
	pin G19 = IOB_N56_1;
	pin G20 = IOB_N62_1;
	pin G21 = IOB_N64_0;
	pin G22 = VCCO1;
	pin G23 = IOB_N73_0;
	pin G24 = IOB_N74_0;
	pin G25 = IOB_E93_1;
	pin G26 = VCCO2;
	pin G27 = IOB_E95_1;
	pin G28 = IOB_E95_0;
	pin G29 = IOB_E94_1;
	pin G30 = IOB_E94_0;
	pin H1 = IOB_W89_0;
	pin H2 = IOB_W89_1;
	pin H3 = IOB_W91_0;
	pin H4 = IOB_W91_1;
	pin H5 = IOB_W92_0;
	pin H6 = IOB_W92_1;
	pin H7 = IOB_W93_0;
	pin H8 = IOB_N11_0;
	pin H9 = IOB_N15_0;
	pin H10 = GND;
	pin H11 = IOB_N23_1;
	pin H12 = IOB_N29_1;
	pin H13 = IOB_N33_0;
	pin H14 = GND;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N45_0;
	pin H17 = GND;
	pin H18 = IOB_N52_1;
	pin H19 = IOB_N56_0;
	pin H20 = IOB_N62_0;
	pin H21 = GND;
	pin H22 = IOB_N70_1;
	pin H23 = IOB_N74_1;
	pin H24 = IOB_E93_0;
	pin H25 = IOB_E92_1;
	pin H26 = IOB_E92_0;
	pin H27 = IOB_E91_1;
	pin H28 = IOB_E91_0;
	pin H29 = IOB_E89_1;
	pin H30 = IOB_E89_0;
	pin J1 = IOB_W87_0;
	pin J2 = IOB_W87_1;
	pin J3 = VCCO7;
	pin J4 = IOB_W88_0;
	pin J5 = IOB_W88_1;
	pin J6 = IOB_W90_0;
	pin J7 = VCCO7;
	pin J8 = IOB_W86_1;
	pin J9 = IOB_N15_1;
	pin J10 = IOB_N22_1;
	pin J11 = VCCO0;
	pin J12 = IOB_N27_0;
	pin J13 = IOB_N33_1;
	pin J14 = IOB_N36_0;
	pin J15 = IOB_N39_1;
	pin J16 = IOB_N46_1;
	pin J17 = IOB_N47_2;
	pin J18 = IOB_N52_0;
	pin J19 = IOB_N58_1;
	pin J20 = VCCO1;
	pin J21 = IOB_N68_2;
	pin J22 = IOB_N70_0;
	pin J23 = IOB_E86_1;
	pin J24 = VCCO2;
	pin J25 = IOB_E90_0;
	pin J26 = IOB_E88_1;
	pin J27 = IOB_E88_0;
	pin J28 = VCCO2;
	pin J29 = IOB_E87_1;
	pin J30 = IOB_E87_0;
	pin K1 = GND;
	pin K2 = IOB_W82_0;
	pin K3 = IOB_W82_1;
	pin K4 = VCCAUX;
	pin K5 = GND;
	pin K6 = IOB_W85_0;
	pin K7 = IOB_W85_1;
	pin K8 = GND;
	pin K9 = IOB_W86_0;
	pin K10 = IOB_W81_1;
	pin K11 = IOB_N22_0;
	pin K12 = IOB_N27_1;
	pin K13 = IOB_N33_2;
	pin K14 = IOB_N36_1;
	pin K15 = IOB_N37_2;
	pin K16 = IOB_N46_0;
	pin K17 = IOB_N49_1;
	pin K18 = IOB_N49_0;
	pin K19 = IOB_N58_0;
	pin K20 = IOB_N64_2;
	pin K21 = IOB_E81_1;
	pin K22 = IOB_E86_0;
	pin K23 = GND;
	pin K24 = IOB_E85_1;
	pin K25 = IOB_E85_0;
	pin K26 = GND;
	pin K27 = VCCAUX;
	pin K28 = IOB_E82_1;
	pin K29 = IOB_E82_0;
	pin K30 = GND;
	pin L1 = IOB_W76_0;
	pin L2 = IOB_W76_1;
	pin L3 = IOB_W78_0;
	pin L4 = IOB_W78_1;
	pin L5 = IOB_W79_0;
	pin L6 = IOB_W79_1;
	pin L7 = IOB_W80_0;
	pin L8 = IOB_W80_1;
	pin L9 = VCCO7;
	pin L10 = IOB_W81_0;
	pin L11 = VCCINT;
	pin L12 = VCCO0;
	pin L13 = VCCO0;
	pin L14 = VCCO0;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCO1;
	pin L18 = VCCO1;
	pin L19 = VCCO1;
	pin L20 = VCCINT;
	pin L21 = IOB_E81_0;
	pin L22 = VCCO2;
	pin L23 = IOB_E80_1;
	pin L24 = IOB_E80_0;
	pin L25 = IOB_E79_1;
	pin L26 = IOB_E79_0;
	pin L27 = IOB_E78_1;
	pin L28 = IOB_E78_0;
	pin L29 = IOB_E76_1;
	pin L30 = IOB_E76_0;
	pin M1 = IOB_W70_0;
	pin M2 = IOB_W70_1;
	pin M3 = IOB_W73_0;
	pin M4 = IOB_W73_1;
	pin M5 = IOB_W67_1;
	pin M6 = IOB_W74_0;
	pin M7 = IOB_W74_1;
	pin M8 = IOB_W75_0;
	pin M9 = IOB_W75_1;
	pin M10 = IOB_W69_1;
	pin M11 = VCCO7;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCINT;
	pin M19 = VCCINT;
	pin M20 = VCCO2;
	pin M21 = IOB_E69_1;
	pin M22 = IOB_E75_1;
	pin M23 = IOB_E75_0;
	pin M24 = IOB_E74_1;
	pin M25 = IOB_E74_0;
	pin M26 = IOB_E67_1;
	pin M27 = IOB_E73_1;
	pin M28 = IOB_E73_0;
	pin M29 = IOB_E70_1;
	pin M30 = IOB_E70_0;
	pin N1 = IOB_W64_0;
	pin N2 = IOB_W64_1;
	pin N3 = VCCO7;
	pin N4 = IOB_W66_0;
	pin N5 = IOB_W66_1;
	pin N6 = IOB_W67_0;
	pin N7 = VCCO7;
	pin N8 = IOB_W68_0;
	pin N9 = IOB_W68_1;
	pin N10 = IOB_W69_0;
	pin N11 = VCCO7;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCO2;
	pin N21 = IOB_E69_0;
	pin N22 = IOB_E68_1;
	pin N23 = IOB_E68_0;
	pin N24 = VCCO2;
	pin N25 = IOB_E67_0;
	pin N26 = IOB_E66_1;
	pin N27 = IOB_E66_0;
	pin N28 = VCCO2;
	pin N29 = IOB_E64_1;
	pin N30 = IOB_E64_0;
	pin P1 = GND;
	pin P2 = IOB_W61_0;
	pin P3 = IOB_W61_1;
	pin P4 = VCCAUX;
	pin P5 = GND;
	pin P6 = IOB_W62_0;
	pin P7 = IOB_W62_1;
	pin P8 = GND;
	pin P9 = IOB_W63_0;
	pin P10 = IOB_W63_1;
	pin P11 = VCCO7;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO2;
	pin P21 = IOB_E63_1;
	pin P22 = IOB_E63_0;
	pin P23 = GND;
	pin P24 = IOB_E62_1;
	pin P25 = IOB_E62_0;
	pin P26 = GND;
	pin P27 = VCCAUX;
	pin P28 = IOB_E61_1;
	pin P29 = IOB_E61_0;
	pin P30 = GND;
	pin R1 = IOB_W53_0;
	pin R2 = IOB_W53_1;
	pin R3 = IOB_W54_0;
	pin R4 = IOB_W54_1;
	pin R5 = IOB_W55_0;
	pin R6 = IOB_W55_1;
	pin R7 = IOB_W56_0;
	pin R8 = IOB_W56_1;
	pin R9 = IOB_W60_0;
	pin R10 = IOB_W60_1;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = IOB_E60_1;
	pin R22 = IOB_E60_0;
	pin R23 = IOB_E56_1;
	pin R24 = IOB_E56_0;
	pin R25 = IOB_E55_1;
	pin R26 = IOB_E55_0;
	pin R27 = IOB_E54_1;
	pin R28 = IOB_E54_0;
	pin R29 = IOB_E53_1;
	pin R30 = IOB_E53_0;
	pin T1 = IOB_W52_1;
	pin T2 = IOB_W52_0;
	pin T3 = IOB_W51_1;
	pin T4 = IOB_W51_0;
	pin T5 = IOB_W50_1;
	pin T6 = IOB_W50_0;
	pin T7 = IOB_W49_1;
	pin T8 = IOB_W49_0;
	pin T9 = IOB_W45_1;
	pin T10 = IOB_W45_0;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = IOB_E45_0;
	pin T22 = IOB_E45_1;
	pin T23 = IOB_E49_0;
	pin T24 = IOB_E49_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E50_1;
	pin T27 = IOB_E51_0;
	pin T28 = IOB_E51_1;
	pin T29 = IOB_E52_0;
	pin T30 = IOB_E52_1;
	pin U1 = GND;
	pin U2 = IOB_W44_1;
	pin U3 = IOB_W44_0;
	pin U4 = VCCAUX;
	pin U5 = GND;
	pin U6 = IOB_W43_1;
	pin U7 = IOB_W43_0;
	pin U8 = GND;
	pin U9 = IOB_W42_1;
	pin U10 = IOB_W42_0;
	pin U11 = VCCO6;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO3;
	pin U21 = IOB_E42_0;
	pin U22 = IOB_E42_1;
	pin U23 = GND;
	pin U24 = IOB_E43_0;
	pin U25 = IOB_E43_1;
	pin U26 = GND;
	pin U27 = VCCAUX;
	pin U28 = IOB_E44_0;
	pin U29 = IOB_E44_1;
	pin U30 = GND;
	pin V1 = IOB_W41_1;
	pin V2 = IOB_W41_0;
	pin V3 = VCCO6;
	pin V4 = IOB_W39_1;
	pin V5 = IOB_W39_0;
	pin V6 = IOB_W38_1;
	pin V7 = VCCO6;
	pin V8 = IOB_W37_1;
	pin V9 = IOB_W37_0;
	pin V10 = IOB_W36_1;
	pin V11 = VCCO6;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO3;
	pin V21 = IOB_E36_1;
	pin V22 = IOB_E37_0;
	pin V23 = IOB_E37_1;
	pin V24 = VCCO3;
	pin V25 = IOB_E38_1;
	pin V26 = IOB_E39_0;
	pin V27 = IOB_E39_1;
	pin V28 = VCCO3;
	pin V29 = IOB_E41_0;
	pin V30 = IOB_E41_1;
	pin W1 = IOB_W35_1;
	pin W2 = IOB_W35_0;
	pin W3 = IOB_W32_1;
	pin W4 = IOB_W32_0;
	pin W5 = IOB_W38_0;
	pin W6 = IOB_W31_1;
	pin W7 = IOB_W31_0;
	pin W8 = IOB_W30_1;
	pin W9 = IOB_W30_0;
	pin W10 = IOB_W36_0;
	pin W11 = VCCO6;
	pin W12 = VCCINT;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO3;
	pin W21 = IOB_E36_0;
	pin W22 = IOB_E30_0;
	pin W23 = IOB_E30_1;
	pin W24 = IOB_E31_0;
	pin W25 = IOB_E31_1;
	pin W26 = IOB_E38_0;
	pin W27 = IOB_E32_0;
	pin W28 = IOB_E32_1;
	pin W29 = IOB_E35_0;
	pin W30 = IOB_E35_1;
	pin Y1 = IOB_W29_1;
	pin Y2 = IOB_W29_0;
	pin Y3 = IOB_W27_1;
	pin Y4 = IOB_W27_0;
	pin Y5 = IOB_W26_1;
	pin Y6 = IOB_W26_0;
	pin Y7 = IOB_W25_1;
	pin Y8 = IOB_W25_0;
	pin Y9 = VCCO6;
	pin Y10 = IOB_W24_1;
	pin Y11 = VCCINT;
	pin Y12 = VCCO5;
	pin Y13 = VCCO5;
	pin Y14 = VCCO5;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCO4;
	pin Y18 = VCCO4;
	pin Y19 = VCCO4;
	pin Y20 = VCCINT;
	pin Y21 = IOB_E24_1;
	pin Y22 = VCCO3;
	pin Y23 = IOB_E25_0;
	pin Y24 = IOB_E25_1;
	pin Y25 = IOB_E26_0;
	pin Y26 = IOB_E26_1;
	pin Y27 = IOB_E27_0;
	pin Y28 = IOB_E27_1;
	pin Y29 = IOB_E29_0;
	pin Y30 = IOB_E29_1;
	pin AA1 = GND;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_W23_0;
	pin AA4 = VCCAUX;
	pin AA5 = GND;
	pin AA6 = IOB_W20_1;
	pin AA7 = IOB_W20_0;
	pin AA8 = GND;
	pin AA9 = IOB_W19_1;
	pin AA10 = IOB_W24_0;
	pin AA11 = IOB_S21_2;
	pin AA12 = IOB_S32_0;
	pin AA13 = IOB_S32_1;
	pin AA14 = IOB_S36_0;
	pin AA15 = IOB_S38_2;
	pin AA16 = IOB_S48_2;
	pin AA17 = IOB_S49_1;
	pin AA18 = IOB_S52_2;
	pin AA19 = IOB_S58_1;
	pin AA20 = IOB_S63_0;
	pin AA21 = IOB_E24_0;
	pin AA22 = IOB_E19_1;
	pin AA23 = GND;
	pin AA24 = IOB_E20_0;
	pin AA25 = IOB_E20_1;
	pin AA26 = GND;
	pin AA27 = VCCAUX;
	pin AA28 = IOB_E23_0;
	pin AA29 = IOB_E23_1;
	pin AA30 = GND;
	pin AB1 = IOB_W18_1;
	pin AB2 = IOB_W18_0;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W17_1;
	pin AB5 = IOB_W17_0;
	pin AB6 = IOB_W15_1;
	pin AB7 = VCCO6;
	pin AB8 = IOB_W19_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_2;
	pin AB11 = VCCO5;
	pin AB12 = IOB_S26_1;
	pin AB13 = IOB_S33_0;
	pin AB14 = IOB_S36_1;
	pin AB15 = IOB_S39_0;
	pin AB16 = IOB_S46_1;
	pin AB17 = IOB_S49_0;
	pin AB18 = IOB_S52_1;
	pin AB19 = IOB_S58_0;
	pin AB20 = VCCO4;
	pin AB21 = IOB_S63_1;
	pin AB22 = IOB_S70_1;
	pin AB23 = IOB_E19_0;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E15_1;
	pin AB26 = IOB_E17_0;
	pin AB27 = IOB_E17_1;
	pin AB28 = VCCO3;
	pin AB29 = IOB_E18_0;
	pin AB30 = IOB_E18_1;
	pin AC1 = IOB_W16_1;
	pin AC2 = IOB_W16_0;
	pin AC3 = IOB_W14_1;
	pin AC4 = IOB_W14_0;
	pin AC5 = IOB_W13_1;
	pin AC6 = IOB_W13_0;
	pin AC7 = IOB_W12_1;
	pin AC8 = IOB_S11_0;
	pin AC9 = IOB_S15_1;
	pin AC10 = GND;
	pin AC11 = IOB_S26_0;
	pin AC12 = IOB_S27_0;
	pin AC13 = IOB_S33_1;
	pin AC14 = GND;
	pin AC15 = IOB_S39_1;
	pin AC16 = IOB_S46_0;
	pin AC17 = GND;
	pin AC18 = IOB_S52_0;
	pin AC19 = IOB_S56_1;
	pin AC20 = IOB_S62_1;
	pin AC21 = GND;
	pin AC22 = IOB_S70_0;
	pin AC23 = IOB_S74_0;
	pin AC24 = IOB_E12_1;
	pin AC25 = IOB_E13_0;
	pin AC26 = IOB_E13_1;
	pin AC27 = IOB_E14_0;
	pin AC28 = IOB_E14_1;
	pin AC29 = IOB_E16_0;
	pin AC30 = IOB_E16_1;
	pin AD1 = IOB_W11_1;
	pin AD2 = IOB_W11_0;
	pin AD3 = IOB_W10_1;
	pin AD4 = IOB_W10_0;
	pin AD5 = VCCO6;
	pin AD6 = IOB_W12_0;
	pin AD7 = IOB_S6_0;
	pin AD8 = IOB_S11_1;
	pin AD9 = VCCO5;
	pin AD10 = IOB_S22_0;
	pin AD11 = IOB_S22_1;
	pin AD12 = IOB_S27_1;
	pin AD13 = VCCO5;
	pin AD14 = IOB_S40_0;
	pin AD15 = IOB_S40_1;
	pin AD16 = IOB_S45_1;
	pin AD17 = IOB_S48_1;
	pin AD18 = VCCO4;
	pin AD19 = IOB_S56_0;
	pin AD20 = IOB_S62_0;
	pin AD21 = IOB_S65_1;
	pin AD22 = VCCO4;
	pin AD23 = IOB_S73_2;
	pin AD24 = IOB_S74_1;
	pin AD25 = IOB_E12_0;
	pin AD26 = VCCO3;
	pin AD27 = IOB_E10_0;
	pin AD28 = IOB_E10_1;
	pin AD29 = IOB_E11_0;
	pin AD30 = IOB_E11_1;
	pin AE1 = GND;
	pin AE2 = IOB_W6_1;
	pin AE3 = IOB_W6_0;
	pin AE4 = VCCAUX;
	pin AE5 = IOB_W5_1;
	pin AE6 = IOB_S5_2;
	pin AE7 = IOB_S6_1;
	pin AE8 = IOB_S12_0;
	pin AE9 = IOB_S20_0;
	pin AE10 = IOB_S20_1;
	pin AE11 = IOB_S23_0;
	pin AE12 = IOB_S29_0;
	pin AE13 = IOB_S37_0;
	pin AE14 = IOB_S37_1;
	pin AE15 = IOB_S40_2;
	pin AE16 = IOB_S45_0;
	pin AE17 = IOB_S48_0;
	pin AE18 = IOB_S51_1;
	pin AE19 = IOB_S55_1;
	pin AE20 = IOB_S61_1;
	pin AE21 = IOB_S65_0;
	pin AE22 = IOB_S69_2;
	pin AE23 = IOB_S73_1;
	pin AE24 = IOB_S79_0;
	pin AE25 = IOB_S79_1;
	pin AE26 = IOB_E5_1;
	pin AE27 = VCCAUX;
	pin AE28 = IOB_E6_0;
	pin AE29 = IOB_E6_1;
	pin AE30 = GND;
	pin AF1 = IOB_W4_1;
	pin AF2 = IOB_W4_0;
	pin AF3 = VCCO6;
	pin AF4 = IOB_W5_0;
	pin AF5 = GND;
	pin AF6 = IOB_S4_1;
	pin AF7 = VCCO5;
	pin AF8 = IOB_S12_1;
	pin AF9 = IOB_S16_0;
	pin AF10 = GND;
	pin AF11 = IOB_S23_1;
	pin AF12 = IOB_S29_1;
	pin AF13 = IOB_S34_0;
	pin AF14 = GND;
	pin AF15 = IOB_S41_0;
	pin AF16 = IOB_S44_2;
	pin AF17 = GND;
	pin AF18 = IOB_S51_0;
	pin AF19 = IOB_S55_0;
	pin AF20 = IOB_S61_0;
	pin AF21 = GND;
	pin AF22 = IOB_S69_1;
	pin AF23 = IOB_S73_0;
	pin AF24 = VCCO4;
	pin AF25 = IOB_S81_0;
	pin AF26 = GND;
	pin AF27 = IOB_E5_0;
	pin AF28 = VCCO3;
	pin AF29 = IOB_E4_0;
	pin AF30 = IOB_E4_1;
	pin AG1 = IOB_W3_1;
	pin AG2 = IOB_W3_0;
	pin AG3 = IOB_W2_1;
	pin AG4 = IOB_W2_0;
	pin AG5 = IOB_S4_0;
	pin AG6 = VCCAUX;
	pin AG7 = IOB_S7_0;
	pin AG8 = IOB_S13_0;
	pin AG9 = IOB_S16_1;
	pin AG10 = VCCAUX;
	pin AG11 = IOB_S24_0;
	pin AG12 = IOB_S30_0;
	pin AG13 = IOB_S34_1;
	pin AG14 = VCCAUX;
	pin AG15 = IOB_S41_1;
	pin AG16 = IOB_S44_1;
	pin AG17 = VCCAUX;
	pin AG18 = IOB_S50_2;
	pin AG19 = IOB_S54_1;
	pin AG20 = IOB_S60_1;
	pin AG21 = VCCAUX;
	pin AG22 = IOB_S69_0;
	pin AG23 = IOB_S72_1;
	pin AG24 = IOB_S78_1;
	pin AG25 = VCCAUX;
	pin AG26 = IOB_S81_1;
	pin AG27 = IOB_E2_0;
	pin AG28 = IOB_E2_1;
	pin AG29 = IOB_E3_0;
	pin AG30 = IOB_E3_1;
	pin AH1 = IOB_W1_1;
	pin AH2 = IOB_W1_0;
	pin AH3 = M1;
	pin AH4 = IOB_S2_2;
	pin AH5 = VCCO5;
	pin AH6 = IOB_S5_0;
	pin AH7 = IOB_S7_1;
	pin AH8 = IOB_S13_1;
	pin AH9 = VCCO5;
	pin AH10 = IOB_S21_0;
	pin AH11 = IOB_S24_1;
	pin AH12 = IOB_S30_1;
	pin AH13 = VCCO5;
	pin AH14 = IOB_S38_0;
	pin AH15 = IOB_S42_0;
	pin AH16 = IOB_S44_0;
	pin AH17 = IOB_S47_1;
	pin AH18 = VCCO4;
	pin AH19 = IOB_S54_0;
	pin AH20 = IOB_S60_0;
	pin AH21 = IOB_S64_1;
	pin AH22 = VCCO4;
	pin AH23 = IOB_S72_0;
	pin AH24 = IOB_S78_0;
	pin AH25 = IOB_S80_1;
	pin AH26 = VCCO4;
	pin AH27 = IOB_S81_2;
	pin AH28 = CCLK;
	pin AH29 = IOB_E1_0;
	pin AH30 = IOB_E1_1;
	pin AJ1 = GND;
	pin AJ2 = GND;
	pin AJ3 = M0;
	pin AJ4 = IOB_S1_0;
	pin AJ5 = IOB_S2_0;
	pin AJ6 = IOB_S5_1;
	pin AJ7 = IOB_S10_0;
	pin AJ8 = IOB_S14_0;
	pin AJ9 = IOB_S17_0;
	pin AJ10 = IOB_S21_1;
	pin AJ11 = IOB_S25_0;
	pin AJ12 = IOB_S31_0;
	pin AJ13 = IOB_S35_0;
	pin AJ14 = IOB_S38_1;
	pin AJ15 = IOB_S42_1;
	pin AJ16 = IOB_S43_1;
	pin AJ17 = IOB_S47_0;
	pin AJ18 = IOB_S50_1;
	pin AJ19 = IOB_S53_1;
	pin AJ20 = IOB_S59_1;
	pin AJ21 = IOB_S64_0;
	pin AJ22 = IOB_S68_1;
	pin AJ23 = IOB_S71_1;
	pin AJ24 = IOB_S75_1;
	pin AJ25 = IOB_S80_0;
	pin AJ26 = IOB_S83_1;
	pin AJ27 = IOB_S84_1;
	pin AJ28 = DONE;
	pin AJ29 = GND;
	pin AJ30 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = M2;
	pin AK4 = IOB_S1_1;
	pin AK5 = IOB_S2_1;
	pin AK6 = GND;
	pin AK7 = IOB_S10_1;
	pin AK8 = IOB_S14_1;
	pin AK9 = IOB_S17_1;
	pin AK10 = GND;
	pin AK11 = IOB_S25_1;
	pin AK12 = IOB_S31_1;
	pin AK13 = IOB_S35_1;
	pin AK14 = GND;
	pin AK15 = IOB_S42_2;
	pin AK16 = IOB_S43_0;
	pin AK17 = GND;
	pin AK18 = IOB_S50_0;
	pin AK19 = IOB_S53_0;
	pin AK20 = IOB_S59_0;
	pin AK21 = GND;
	pin AK22 = IOB_S68_0;
	pin AK23 = IOB_S71_0;
	pin AK24 = IOB_S75_0;
	pin AK25 = GND;
	pin AK26 = IOB_S83_0;
	pin AK27 = IOB_S84_0;
	pin AK28 = IOB_S84_2;
	pin AK29 = GND;
	pin AK30 = GND;
	vref IOB_W3_0;
	vref IOB_W12_0;
	vref IOB_W16_1;
	vref IOB_W20_1;
	vref IOB_W29_0;
	vref IOB_W42_0;
	vref IOB_W52_1;
	vref IOB_W53_0;
	vref IOB_W56_1;
	vref IOB_W70_1;
	vref IOB_W82_0;
	vref IOB_W86_1;
	vref IOB_W92_1;
	vref IOB_W102_0;
	vref IOB_E2_1;
	vref IOB_E12_0;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E27_0;
	vref IOB_E44_0;
	vref IOB_E52_1;
	vref IOB_E53_0;
	vref IOB_E61_1;
	vref IOB_E74_1;
	vref IOB_E88_0;
	vref IOB_E92_1;
	vref IOB_E102_1;
	vref IOB_S2_2;
	vref IOB_S20_1;
	vref IOB_S29_0;
	vref IOB_S37_1;
	vref IOB_S39_0;
	vref IOB_S42_2;
	vref IOB_S44_2;
	vref IOB_S49_0;
	vref IOB_S53_1;
	vref IOB_S72_1;
	vref IOB_S84_2;
	vref IOB_N1_2;
	vref IOB_N6_0;
	vref IOB_N16_2;
	vref IOB_N36_0;
	vref IOB_N41_0;
	vref IOB_N44_1;
	vref IOB_N47_2;
	vref IOB_N63_1;
	vref IOB_N72_1;
	vref IOB_N78_1;
}

// xcexf10-die
bond BOND30 {
	pin USERIN008 = IOB_S3_3;
	pin USERIN009 = IOB_S3_2;
	pin USERIN010 = IOB_S3_1;
	pin USERIN011 = IOB_S3_0;
	pin USERIN012 = IOB_S2_3;
	pin USERIN013 = IOB_S2_2;
	pin USERIN014 = IOB_S2_1;
	pin USERIN015 = IOB_S2_0;
	pin USERIN016 = IOB_S1_3;
	pin USERIN017 = IOB_S1_2;
	pin USERIN018 = IOB_S1_1;
	pin USERIN019 = IOB_S1_0;
	pin USERIN020 = IOB_W1_0;
	pin USERIN021 = IOB_W1_1;
	pin USERIN022 = IOB_W1_2;
	pin USERIN023 = IOB_W1_3;
	pin USERIN024 = IOB_W2_0;
	pin USERIN025 = IOB_W2_1;
	pin USERIN026 = IOB_W2_2;
	pin USERIN027 = IOB_W2_3;
	pin USERIN028 = IOB_W3_0;
	pin USERIN029 = IOB_W3_1;
	pin USERIN030 = IOB_W3_2;
	pin USERIN031 = IOB_W3_3;
	pin USERIN032 = IOB_W4_0;
	pin USERIN033 = IOB_W4_1;
	pin USERIN034 = IOB_W4_2;
	pin USERIN035 = IOB_W4_3;
	pin USERIN036 = IOB_W5_0;
	pin USERIN037 = IOB_W5_1;
	pin USERIN038 = IOB_W5_2;
	pin USERIN039 = IOB_W5_3;
	pin USERIN040 = IOB_W6_0;
	pin USERIN041 = IOB_W6_1;
	pin USERIN042 = IOB_W6_2;
	pin USERIN043 = IOB_W6_3;
	pin USERIN044 = IOB_W7_0;
	pin USERIN045 = IOB_W7_1;
	pin USERIN046 = IOB_W7_2;
	pin USERIN047 = IOB_W7_3;
	pin USERIN048 = IOB_W8_0;
	pin USERIN049 = IOB_W8_1;
	pin USERIN050 = IOB_W8_2;
	pin USERIN051 = IOB_W8_3;
	pin USERIN052 = IOB_W9_0;
	pin USERIN053 = IOB_W9_1;
	pin USERIN054 = IOB_W9_2;
	pin USERIN055 = IOB_W9_3;
	pin USERIN056 = IOB_W10_0;
	pin USERIN057 = IOB_W10_1;
	pin USERIN058 = IOB_W10_2;
	pin USERIN059 = IOB_W10_3;
	pin USERIN060 = IOB_W11_0;
	pin USERIN061 = IOB_W11_1;
	pin USERIN062 = IOB_W11_2;
	pin USERIN063 = IOB_W11_3;
	pin USERIN064 = IOB_W12_0;
	pin USERIN065 = IOB_W12_1;
	pin USERIN066 = IOB_W12_2;
	pin USERIN067 = IOB_W12_3;
	pin USERIN068 = IOB_W13_0;
	pin USERIN069 = IOB_W13_1;
	pin USERIN070 = IOB_W13_2;
	pin USERIN071 = IOB_W13_3;
	pin USERIN072 = IOB_W14_0;
	pin USERIN073 = IOB_W14_1;
	pin USERIN074 = IOB_W14_2;
	pin USERIN075 = IOB_W14_3;
	pin USERIN076 = IOB_W15_0;
	pin USERIN077 = IOB_W15_1;
	pin USERIN078 = IOB_W15_2;
	pin USERIN079 = IOB_W15_3;
	pin USERIN080 = IOB_W16_0;
	pin USERIN081 = IOB_W16_1;
	pin USERIN082 = IOB_W16_2;
	pin USERIN083 = IOB_W16_3;
	pin USERIN084 = IOB_N1_3;
	pin USERIN085 = IOB_N1_2;
	pin USERIN086 = IOB_N1_1;
	pin USERIN087 = IOB_N1_0;
	pin USERIN088 = IOB_N2_3;
	pin USERIN089 = IOB_N2_2;
	pin USERIN090 = IOB_N2_1;
	pin USERIN091 = IOB_N2_0;
	pin USERIN092 = IOB_N3_3;
	pin USERIN093 = IOB_N3_2;
	pin USERIN094 = IOB_N3_1;
	pin USERIN095 = IOB_N3_0;
	pin USERIN096 = IOB_N4_3;
	pin USERIN097 = IOB_N4_2;
	pin USERIN098 = IOB_N5_3;
	pin USERIN099 = IOB_N5_2;
	pin USERIN100 = IOB_N6_3;
	pin USERIN101 = IOB_N6_2;
	pin USERIN102 = IOB_N6_1;
	pin USERIN103 = IOB_N6_0;
	pin USERIN104 = IOB_N7_3;
	pin USERIN105 = IOB_N7_2;
	pin USERIN106 = IOB_N7_1;
	pin USERIN107 = IOB_N7_0;
	pin USERIN108 = IOB_N8_3;
	pin USERIN109 = IOB_N8_2;
	pin USERIN110 = IOB_N8_1;
	pin USERIN111 = IOB_N8_0;
	pin USERIN112 = IOB_E16_3;
	pin USERIN113 = IOB_E16_2;
	pin USERIN114 = IOB_E16_1;
	pin USERIN115 = IOB_E16_0;
	pin USERIN116 = IOB_E15_3;
	pin USERIN117 = IOB_E15_2;
	pin USERIN118 = IOB_E15_1;
	pin USERIN119 = IOB_E15_0;
	pin USERIN120 = IOB_E14_3;
	pin USERIN121 = IOB_E14_2;
	pin USERIN122 = IOB_E14_1;
	pin USERIN123 = IOB_E14_0;
	pin USERIN124 = IOB_E13_3;
	pin USERIN125 = IOB_E13_2;
	pin USERIN126 = IOB_E13_1;
	pin USERIN127 = IOB_E13_0;
	pin USERIN128 = IOB_E12_3;
	pin USERIN129 = IOB_E12_2;
	pin USERIN130 = IOB_E12_1;
	pin USERIN131 = IOB_E12_0;
	pin USERIN132 = IOB_E11_3;
	pin USERIN133 = IOB_E11_2;
	pin USERIN134 = IOB_E11_1;
	pin USERIN135 = IOB_E11_0;
	pin USERIN136 = IOB_E10_3;
	pin USERIN137 = IOB_E10_2;
	pin USERIN138 = IOB_E10_1;
	pin USERIN139 = IOB_E10_0;
	pin USERIN140 = IOB_E9_3;
	pin USERIN141 = IOB_E9_2;
	pin USERIN142 = IOB_E9_1;
	pin USERIN143 = IOB_E9_0;
	pin USERIN144 = IOB_E8_3;
	pin USERIN145 = IOB_E8_2;
	pin USERIN146 = IOB_E8_1;
	pin USERIN147 = IOB_E8_0;
	pin USERIN148 = IOB_E7_3;
	pin USERIN149 = IOB_E7_2;
	pin USERIN150 = IOB_E7_1;
	pin USERIN151 = IOB_E7_0;
	pin USERIN152 = IOB_E6_3;
	pin USERIN153 = IOB_E6_2;
	pin USERIN154 = IOB_E6_1;
	pin USERIN155 = IOB_E6_0;
	pin USERIN156 = IOB_E5_3;
	pin USERIN157 = IOB_E5_2;
	pin USERIN158 = IOB_E5_1;
	pin USERIN159 = IOB_E5_0;
	pin USERIN160 = IOB_E4_3;
	pin USERIN161 = IOB_E4_2;
	pin USERIN162 = IOB_E4_1;
	pin USERIN163 = IOB_E4_0;
	pin USERIN164 = IOB_E3_3;
	pin USERIN165 = IOB_E3_2;
	pin USERIN166 = IOB_E3_1;
	pin USERIN167 = IOB_E3_0;
	pin USERIN168 = IOB_E2_3;
	pin USERIN169 = IOB_E2_2;
	pin USERIN170 = IOB_E2_1;
	pin USERIN171 = IOB_E2_0;
	pin USERIN172 = IOB_E1_3;
	pin USERIN173 = IOB_E1_2;
	pin USERIN174 = IOB_E1_1;
	pin USERIN175 = IOB_E1_0;
	pin USERIN176 = IOB_S8_3;
	pin USERIN177 = IOB_S8_2;
	pin USERIN178 = IOB_S8_1;
	pin USERIN179 = IOB_S8_0;
	pin USERIN180 = IOB_S7_3;
	pin USERIN181 = IOB_S7_2;
	pin USERIN182 = IOB_S7_1;
	pin USERIN183 = IOB_S7_0;
	pin USERIN184 = IOB_S6_3;
	pin USERIN185 = IOB_S6_2;
	pin USERIN186 = IOB_S6_1;
	pin USERIN187 = IOB_S6_0;
	pin USERIN188 = IOB_S5_3;
	pin USERIN189 = IOB_S5_2;
	pin USERIN190 = IOB_S4_3;
	pin USERIN191 = IOB_S4_2;
	pin USEROUT000 = IOB_N4_5;
	pin USEROUT001 = IOB_N4_4;
	pin USEROUT002 = IOB_N5_5;
	pin USEROUT003 = IOB_N5_4;
	pin USEROUT004 = IOB_S5_5;
	pin USEROUT005 = IOB_S5_4;
	pin USEROUT006 = IOB_S4_5;
	pin USEROUT007 = IOB_S4_4;
	pin USEROUT008 = IOB_S3_7;
	pin USEROUT009 = IOB_S3_6;
	pin USEROUT010 = IOB_S3_5;
	pin USEROUT011 = IOB_S3_4;
	pin USEROUT012 = IOB_S2_7;
	pin USEROUT013 = IOB_S2_6;
	pin USEROUT014 = IOB_S2_5;
	pin USEROUT015 = IOB_S2_4;
	pin USEROUT016 = IOB_S1_7;
	pin USEROUT017 = IOB_S1_6;
	pin USEROUT018 = IOB_S1_5;
	pin USEROUT019 = IOB_S1_4;
	pin USEROUT020 = IOB_W1_4;
	pin USEROUT021 = IOB_W1_5;
	pin USEROUT022 = IOB_W1_6;
	pin USEROUT023 = IOB_W1_7;
	pin USEROUT024 = IOB_W2_4;
	pin USEROUT025 = IOB_W2_5;
	pin USEROUT026 = IOB_W2_6;
	pin USEROUT027 = IOB_W2_7;
	pin USEROUT028 = IOB_W3_4;
	pin USEROUT029 = IOB_W3_5;
	pin USEROUT030 = IOB_W3_6;
	pin USEROUT031 = IOB_W3_7;
	pin USEROUT032 = IOB_W4_4;
	pin USEROUT033 = IOB_W4_5;
	pin USEROUT034 = IOB_W4_6;
	pin USEROUT035 = IOB_W4_7;
	pin USEROUT036 = IOB_W5_4;
	pin USEROUT037 = IOB_W5_5;
	pin USEROUT038 = IOB_W5_6;
	pin USEROUT039 = IOB_W5_7;
	pin USEROUT040 = IOB_W6_4;
	pin USEROUT041 = IOB_W6_5;
	pin USEROUT042 = IOB_W6_6;
	pin USEROUT043 = IOB_W6_7;
	pin USEROUT044 = IOB_W7_4;
	pin USEROUT045 = IOB_W7_5;
	pin USEROUT046 = IOB_W7_6;
	pin USEROUT047 = IOB_W7_7;
	pin USEROUT048 = IOB_W8_4;
	pin USEROUT049 = IOB_W8_5;
	pin USEROUT050 = IOB_W8_6;
	pin USEROUT051 = IOB_W8_7;
	pin USEROUT052 = IOB_W9_4;
	pin USEROUT053 = IOB_W9_5;
	pin USEROUT054 = IOB_W9_6;
	pin USEROUT055 = IOB_W9_7;
	pin USEROUT056 = IOB_W10_4;
	pin USEROUT057 = IOB_W10_5;
	pin USEROUT058 = IOB_W10_6;
	pin USEROUT059 = IOB_W10_7;
	pin USEROUT060 = IOB_W11_4;
	pin USEROUT061 = IOB_W11_5;
	pin USEROUT062 = IOB_W11_6;
	pin USEROUT063 = IOB_W11_7;
	pin USEROUT064 = IOB_W12_4;
	pin USEROUT065 = IOB_W12_5;
	pin USEROUT066 = IOB_W12_6;
	pin USEROUT067 = IOB_W12_7;
	pin USEROUT068 = IOB_W13_4;
	pin USEROUT069 = IOB_W13_5;
	pin USEROUT070 = IOB_W13_6;
	pin USEROUT071 = IOB_W13_7;
	pin USEROUT072 = IOB_W14_4;
	pin USEROUT073 = IOB_W14_5;
	pin USEROUT074 = IOB_W14_6;
	pin USEROUT075 = IOB_W14_7;
	pin USEROUT076 = IOB_W15_4;
	pin USEROUT077 = IOB_W15_5;
	pin USEROUT078 = IOB_W15_6;
	pin USEROUT079 = IOB_W15_7;
	pin USEROUT080 = IOB_W16_4;
	pin USEROUT081 = IOB_W16_5;
	pin USEROUT082 = IOB_W16_6;
	pin USEROUT083 = IOB_W16_7;
	pin USEROUT084 = IOB_N1_7;
	pin USEROUT085 = IOB_N1_6;
	pin USEROUT086 = IOB_N1_5;
	pin USEROUT087 = IOB_N1_4;
	pin USEROUT088 = IOB_N2_7;
	pin USEROUT089 = IOB_N2_6;
	pin USEROUT090 = IOB_N2_5;
	pin USEROUT091 = IOB_N2_4;
	pin USEROUT092 = IOB_N3_7;
	pin USEROUT093 = IOB_N3_6;
	pin USEROUT094 = IOB_N3_5;
	pin USEROUT095 = IOB_N3_4;
	pin USEROUT096 = IOB_N4_7;
	pin USEROUT097 = IOB_N4_6;
	pin USEROUT098 = IOB_N5_7;
	pin USEROUT099 = IOB_N5_6;
	pin USEROUT100 = IOB_N6_7;
	pin USEROUT101 = IOB_N6_6;
	pin USEROUT102 = IOB_N6_5;
	pin USEROUT103 = IOB_N6_4;
	pin USEROUT104 = IOB_N7_7;
	pin USEROUT105 = IOB_N7_6;
	pin USEROUT106 = IOB_N7_5;
	pin USEROUT107 = IOB_N7_4;
	pin USEROUT108 = IOB_N8_7;
	pin USEROUT109 = IOB_N8_6;
	pin USEROUT110 = IOB_N8_5;
	pin USEROUT111 = IOB_N8_4;
	pin USEROUT112 = IOB_E16_7;
	pin USEROUT113 = IOB_E16_6;
	pin USEROUT114 = IOB_E16_5;
	pin USEROUT115 = IOB_E16_4;
	pin USEROUT116 = IOB_E15_7;
	pin USEROUT117 = IOB_E15_6;
	pin USEROUT118 = IOB_E15_5;
	pin USEROUT119 = IOB_E15_4;
	pin USEROUT120 = IOB_E14_7;
	pin USEROUT121 = IOB_E14_6;
	pin USEROUT122 = IOB_E14_5;
	pin USEROUT123 = IOB_E14_4;
	pin USEROUT124 = IOB_E13_7;
	pin USEROUT125 = IOB_E13_6;
	pin USEROUT126 = IOB_E13_5;
	pin USEROUT127 = IOB_E13_4;
	pin USEROUT128 = IOB_E12_7;
	pin USEROUT129 = IOB_E12_6;
	pin USEROUT130 = IOB_E12_5;
	pin USEROUT131 = IOB_E12_4;
	pin USEROUT132 = IOB_E11_7;
	pin USEROUT133 = IOB_E11_6;
	pin USEROUT134 = IOB_E11_5;
	pin USEROUT135 = IOB_E11_4;
	pin USEROUT136 = IOB_E10_7;
	pin USEROUT137 = IOB_E10_6;
	pin USEROUT138 = IOB_E10_5;
	pin USEROUT139 = IOB_E10_4;
	pin USEROUT140 = IOB_E9_7;
	pin USEROUT141 = IOB_E9_6;
	pin USEROUT142 = IOB_E9_5;
	pin USEROUT143 = IOB_E9_4;
	pin USEROUT144 = IOB_E8_7;
	pin USEROUT145 = IOB_E8_6;
	pin USEROUT146 = IOB_E8_5;
	pin USEROUT147 = IOB_E8_4;
	pin USEROUT148 = IOB_E7_7;
	pin USEROUT149 = IOB_E7_6;
	pin USEROUT150 = IOB_E7_5;
	pin USEROUT151 = IOB_E7_4;
	pin USEROUT152 = IOB_E6_7;
	pin USEROUT153 = IOB_E6_6;
	pin USEROUT154 = IOB_E6_5;
	pin USEROUT155 = IOB_E6_4;
	pin USEROUT156 = IOB_E5_7;
	pin USEROUT157 = IOB_E5_6;
	pin USEROUT158 = IOB_E5_5;
	pin USEROUT159 = IOB_E5_4;
	pin USEROUT160 = IOB_E4_7;
	pin USEROUT161 = IOB_E4_6;
	pin USEROUT162 = IOB_E4_5;
	pin USEROUT163 = IOB_E4_4;
	pin USEROUT164 = IOB_E3_7;
	pin USEROUT165 = IOB_E3_6;
	pin USEROUT166 = IOB_E3_5;
	pin USEROUT167 = IOB_E3_4;
	pin USEROUT168 = IOB_E2_7;
	pin USEROUT169 = IOB_E2_6;
	pin USEROUT170 = IOB_E2_5;
	pin USEROUT171 = IOB_E2_4;
	pin USEROUT172 = IOB_E1_7;
	pin USEROUT173 = IOB_E1_6;
	pin USEROUT174 = IOB_E1_5;
	pin USEROUT175 = IOB_E1_4;
	pin USEROUT176 = IOB_S8_7;
	pin USEROUT177 = IOB_S8_6;
	pin USEROUT178 = IOB_S8_5;
	pin USEROUT179 = IOB_S8_4;
	pin USEROUT180 = IOB_S7_7;
	pin USEROUT181 = IOB_S7_6;
	pin USEROUT182 = IOB_S7_5;
	pin USEROUT183 = IOB_S7_4;
	pin USEROUT184 = IOB_S6_7;
	pin USEROUT185 = IOB_S6_6;
	pin USEROUT186 = IOB_S6_5;
	pin USEROUT187 = IOB_S6_4;
	pin USEROUT188 = IOB_S5_7;
	pin USEROUT189 = IOB_S5_6;
	pin USEROUT190 = IOB_S4_7;
	pin USEROUT191 = IOB_S4_6;
	pin USERINCLK000 = IOB_N4_1;
	pin USERINCLK001 = IOB_N4_0;
	pin USERINCLK002 = IOB_N5_1;
	pin USERINCLK003 = IOB_N5_0;
	pin USERINCLK004 = IOB_S5_1;
	pin USERINCLK005 = IOB_S5_0;
	pin USERINCLK006 = IOB_S4_1;
	pin USERINCLK007 = IOB_S4_0;
}

// xcexf20-die
bond BOND31 {
	pin USERIN008 = IOB_S7_3;
	pin USERIN009 = IOB_S7_2;
	pin USERIN010 = IOB_S7_1;
	pin USERIN011 = IOB_S7_0;
	pin USERIN012 = IOB_S6_3;
	pin USERIN013 = IOB_S6_2;
	pin USERIN014 = IOB_S6_1;
	pin USERIN015 = IOB_S6_0;
	pin USERIN016 = IOB_S5_3;
	pin USERIN017 = IOB_S5_2;
	pin USERIN018 = IOB_S5_1;
	pin USERIN019 = IOB_S5_0;
	pin USERIN020 = IOB_S4_3;
	pin USERIN021 = IOB_S4_2;
	pin USERIN022 = IOB_S4_1;
	pin USERIN023 = IOB_S4_0;
	pin USERIN024 = IOB_S3_3;
	pin USERIN025 = IOB_S3_2;
	pin USERIN026 = IOB_S3_1;
	pin USERIN027 = IOB_S3_0;
	pin USERIN028 = IOB_S2_3;
	pin USERIN029 = IOB_S2_2;
	pin USERIN030 = IOB_S2_1;
	pin USERIN031 = IOB_S2_0;
	pin USERIN032 = IOB_S1_3;
	pin USERIN033 = IOB_S1_2;
	pin USERIN034 = IOB_S1_1;
	pin USERIN035 = IOB_S1_0;
	pin USERIN036 = IOB_W1_0;
	pin USERIN037 = IOB_W1_1;
	pin USERIN038 = IOB_W1_2;
	pin USERIN039 = IOB_W1_3;
	pin USERIN040 = IOB_W2_0;
	pin USERIN041 = IOB_W2_1;
	pin USERIN042 = IOB_W2_2;
	pin USERIN043 = IOB_W2_3;
	pin USERIN044 = IOB_W3_0;
	pin USERIN045 = IOB_W3_1;
	pin USERIN046 = IOB_W3_2;
	pin USERIN047 = IOB_W3_3;
	pin USERIN048 = IOB_W4_0;
	pin USERIN049 = IOB_W4_1;
	pin USERIN050 = IOB_W4_2;
	pin USERIN051 = IOB_W4_3;
	pin USERIN052 = IOB_W5_0;
	pin USERIN053 = IOB_W5_1;
	pin USERIN054 = IOB_W5_2;
	pin USERIN055 = IOB_W5_3;
	pin USERIN056 = IOB_W6_0;
	pin USERIN057 = IOB_W6_1;
	pin USERIN058 = IOB_W6_2;
	pin USERIN059 = IOB_W6_3;
	pin USERIN060 = IOB_W7_0;
	pin USERIN061 = IOB_W7_1;
	pin USERIN062 = IOB_W7_2;
	pin USERIN063 = IOB_W7_3;
	pin USERIN064 = IOB_W8_0;
	pin USERIN065 = IOB_W8_1;
	pin USERIN066 = IOB_W8_2;
	pin USERIN067 = IOB_W8_3;
	pin USERIN068 = IOB_W9_0;
	pin USERIN069 = IOB_W9_1;
	pin USERIN070 = IOB_W9_2;
	pin USERIN071 = IOB_W9_3;
	pin USERIN072 = IOB_W10_0;
	pin USERIN073 = IOB_W10_1;
	pin USERIN074 = IOB_W10_2;
	pin USERIN075 = IOB_W10_3;
	pin USERIN076 = IOB_W11_0;
	pin USERIN077 = IOB_W11_1;
	pin USERIN078 = IOB_W11_2;
	pin USERIN079 = IOB_W11_3;
	pin USERIN080 = IOB_W12_0;
	pin USERIN081 = IOB_W12_1;
	pin USERIN082 = IOB_W12_2;
	pin USERIN083 = IOB_W12_3;
	pin USERIN084 = IOB_W13_0;
	pin USERIN085 = IOB_W13_1;
	pin USERIN086 = IOB_W13_2;
	pin USERIN087 = IOB_W13_3;
	pin USERIN088 = IOB_W14_0;
	pin USERIN089 = IOB_W14_1;
	pin USERIN090 = IOB_W14_2;
	pin USERIN091 = IOB_W14_3;
	pin USERIN092 = IOB_W15_0;
	pin USERIN093 = IOB_W15_1;
	pin USERIN094 = IOB_W15_2;
	pin USERIN095 = IOB_W15_3;
	pin USERIN096 = IOB_W16_0;
	pin USERIN097 = IOB_W16_1;
	pin USERIN098 = IOB_W16_2;
	pin USERIN099 = IOB_W16_3;
	pin USERIN100 = IOB_N1_3;
	pin USERIN101 = IOB_N1_2;
	pin USERIN102 = IOB_N1_1;
	pin USERIN103 = IOB_N1_0;
	pin USERIN104 = IOB_N2_3;
	pin USERIN105 = IOB_N2_2;
	pin USERIN106 = IOB_N2_1;
	pin USERIN107 = IOB_N2_0;
	pin USERIN108 = IOB_N3_3;
	pin USERIN109 = IOB_N3_2;
	pin USERIN110 = IOB_N3_1;
	pin USERIN111 = IOB_N3_0;
	pin USERIN112 = IOB_N4_3;
	pin USERIN113 = IOB_N4_2;
	pin USERIN114 = IOB_N4_1;
	pin USERIN115 = IOB_N4_0;
	pin USERIN116 = IOB_N5_3;
	pin USERIN117 = IOB_N5_2;
	pin USERIN118 = IOB_N5_1;
	pin USERIN119 = IOB_N5_0;
	pin USERIN120 = IOB_N6_3;
	pin USERIN121 = IOB_N6_2;
	pin USERIN122 = IOB_N6_1;
	pin USERIN123 = IOB_N6_0;
	pin USERIN124 = IOB_N7_3;
	pin USERIN125 = IOB_N7_2;
	pin USERIN126 = IOB_N7_1;
	pin USERIN127 = IOB_N7_0;
	pin USERIN128 = IOB_N8_3;
	pin USERIN129 = IOB_N8_2;
	pin USERIN130 = IOB_N9_3;
	pin USERIN131 = IOB_N9_2;
	pin USERIN132 = IOB_N10_3;
	pin USERIN133 = IOB_N10_2;
	pin USERIN134 = IOB_N10_1;
	pin USERIN135 = IOB_N10_0;
	pin USERIN136 = IOB_N11_3;
	pin USERIN137 = IOB_N11_2;
	pin USERIN138 = IOB_N11_1;
	pin USERIN139 = IOB_N11_0;
	pin USERIN140 = IOB_N12_3;
	pin USERIN141 = IOB_N12_2;
	pin USERIN142 = IOB_N12_1;
	pin USERIN143 = IOB_N12_0;
	pin USERIN144 = IOB_N13_3;
	pin USERIN145 = IOB_N13_2;
	pin USERIN146 = IOB_N13_1;
	pin USERIN147 = IOB_N13_0;
	pin USERIN148 = IOB_N14_3;
	pin USERIN149 = IOB_N14_2;
	pin USERIN150 = IOB_N14_1;
	pin USERIN151 = IOB_N14_0;
	pin USERIN152 = IOB_N15_3;
	pin USERIN153 = IOB_N15_2;
	pin USERIN154 = IOB_N15_1;
	pin USERIN155 = IOB_N15_0;
	pin USERIN156 = IOB_N16_3;
	pin USERIN157 = IOB_N16_2;
	pin USERIN158 = IOB_N16_1;
	pin USERIN159 = IOB_N16_0;
	pin USERIN160 = IOB_E16_3;
	pin USERIN161 = IOB_E16_2;
	pin USERIN162 = IOB_E16_1;
	pin USERIN163 = IOB_E16_0;
	pin USERIN164 = IOB_E15_3;
	pin USERIN165 = IOB_E15_2;
	pin USERIN166 = IOB_E15_1;
	pin USERIN167 = IOB_E15_0;
	pin USERIN168 = IOB_E14_3;
	pin USERIN169 = IOB_E14_2;
	pin USERIN170 = IOB_E14_1;
	pin USERIN171 = IOB_E14_0;
	pin USERIN172 = IOB_E13_3;
	pin USERIN173 = IOB_E13_2;
	pin USERIN174 = IOB_E13_1;
	pin USERIN175 = IOB_E13_0;
	pin USERIN176 = IOB_E12_3;
	pin USERIN177 = IOB_E12_2;
	pin USERIN178 = IOB_E12_1;
	pin USERIN179 = IOB_E12_0;
	pin USERIN180 = IOB_E11_3;
	pin USERIN181 = IOB_E11_2;
	pin USERIN182 = IOB_E11_1;
	pin USERIN183 = IOB_E11_0;
	pin USERIN184 = IOB_E10_3;
	pin USERIN185 = IOB_E10_2;
	pin USERIN186 = IOB_E10_1;
	pin USERIN187 = IOB_E10_0;
	pin USERIN188 = IOB_E9_3;
	pin USERIN189 = IOB_E9_2;
	pin USERIN190 = IOB_E9_1;
	pin USERIN191 = IOB_E9_0;
	pin USERIN192 = IOB_E8_3;
	pin USERIN193 = IOB_E8_2;
	pin USERIN194 = IOB_E8_1;
	pin USERIN195 = IOB_E8_0;
	pin USERIN196 = IOB_E7_3;
	pin USERIN197 = IOB_E7_2;
	pin USERIN198 = IOB_E7_1;
	pin USERIN199 = IOB_E7_0;
	pin USERIN200 = IOB_E6_3;
	pin USERIN201 = IOB_E6_2;
	pin USERIN202 = IOB_E6_1;
	pin USERIN203 = IOB_E6_0;
	pin USERIN204 = IOB_E5_3;
	pin USERIN205 = IOB_E5_2;
	pin USERIN206 = IOB_E5_1;
	pin USERIN207 = IOB_E5_0;
	pin USERIN208 = IOB_E4_3;
	pin USERIN209 = IOB_E4_2;
	pin USERIN210 = IOB_E4_1;
	pin USERIN211 = IOB_E4_0;
	pin USERIN212 = IOB_E3_3;
	pin USERIN213 = IOB_E3_2;
	pin USERIN214 = IOB_E3_1;
	pin USERIN215 = IOB_E3_0;
	pin USERIN216 = IOB_E2_3;
	pin USERIN217 = IOB_E2_2;
	pin USERIN218 = IOB_E2_1;
	pin USERIN219 = IOB_E2_0;
	pin USERIN220 = IOB_E1_3;
	pin USERIN221 = IOB_E1_2;
	pin USERIN222 = IOB_E1_1;
	pin USERIN223 = IOB_E1_0;
	pin USERIN224 = IOB_S16_3;
	pin USERIN225 = IOB_S16_2;
	pin USERIN226 = IOB_S16_1;
	pin USERIN227 = IOB_S16_0;
	pin USERIN228 = IOB_S15_3;
	pin USERIN229 = IOB_S15_2;
	pin USERIN230 = IOB_S15_1;
	pin USERIN231 = IOB_S15_0;
	pin USERIN232 = IOB_S14_3;
	pin USERIN233 = IOB_S14_2;
	pin USERIN234 = IOB_S14_1;
	pin USERIN235 = IOB_S14_0;
	pin USERIN236 = IOB_S13_3;
	pin USERIN237 = IOB_S13_2;
	pin USERIN238 = IOB_S13_1;
	pin USERIN239 = IOB_S13_0;
	pin USERIN240 = IOB_S12_3;
	pin USERIN241 = IOB_S12_2;
	pin USERIN242 = IOB_S12_1;
	pin USERIN243 = IOB_S12_0;
	pin USERIN244 = IOB_S11_3;
	pin USERIN245 = IOB_S11_2;
	pin USERIN246 = IOB_S11_1;
	pin USERIN247 = IOB_S11_0;
	pin USERIN248 = IOB_S10_3;
	pin USERIN249 = IOB_S10_2;
	pin USERIN250 = IOB_S10_1;
	pin USERIN251 = IOB_S10_0;
	pin USERIN252 = IOB_S9_3;
	pin USERIN253 = IOB_S9_2;
	pin USERIN254 = IOB_S8_3;
	pin USERIN255 = IOB_S8_2;
	pin USEROUT000 = IOB_N8_5;
	pin USEROUT001 = IOB_N8_4;
	pin USEROUT002 = IOB_N9_5;
	pin USEROUT003 = IOB_N9_4;
	pin USEROUT004 = IOB_S9_5;
	pin USEROUT005 = IOB_S9_4;
	pin USEROUT006 = IOB_S8_5;
	pin USEROUT007 = IOB_S8_4;
	pin USEROUT008 = IOB_S7_7;
	pin USEROUT009 = IOB_S7_6;
	pin USEROUT010 = IOB_S7_5;
	pin USEROUT011 = IOB_S7_4;
	pin USEROUT012 = IOB_S6_7;
	pin USEROUT013 = IOB_S6_6;
	pin USEROUT014 = IOB_S6_5;
	pin USEROUT015 = IOB_S6_4;
	pin USEROUT016 = IOB_S5_7;
	pin USEROUT017 = IOB_S5_6;
	pin USEROUT018 = IOB_S5_5;
	pin USEROUT019 = IOB_S5_4;
	pin USEROUT020 = IOB_S4_7;
	pin USEROUT021 = IOB_S4_6;
	pin USEROUT022 = IOB_S4_5;
	pin USEROUT023 = IOB_S4_4;
	pin USEROUT024 = IOB_S3_7;
	pin USEROUT025 = IOB_S3_6;
	pin USEROUT026 = IOB_S3_5;
	pin USEROUT027 = IOB_S3_4;
	pin USEROUT028 = IOB_S2_7;
	pin USEROUT029 = IOB_S2_6;
	pin USEROUT030 = IOB_S2_5;
	pin USEROUT031 = IOB_S2_4;
	pin USEROUT032 = IOB_S1_7;
	pin USEROUT033 = IOB_S1_6;
	pin USEROUT034 = IOB_S1_5;
	pin USEROUT035 = IOB_S1_4;
	pin USEROUT036 = IOB_W1_4;
	pin USEROUT037 = IOB_W1_5;
	pin USEROUT038 = IOB_W1_6;
	pin USEROUT039 = IOB_W1_7;
	pin USEROUT040 = IOB_W2_4;
	pin USEROUT041 = IOB_W2_5;
	pin USEROUT042 = IOB_W2_6;
	pin USEROUT043 = IOB_W2_7;
	pin USEROUT044 = IOB_W3_4;
	pin USEROUT045 = IOB_W3_5;
	pin USEROUT046 = IOB_W3_6;
	pin USEROUT047 = IOB_W3_7;
	pin USEROUT048 = IOB_W4_4;
	pin USEROUT049 = IOB_W4_5;
	pin USEROUT050 = IOB_W4_6;
	pin USEROUT051 = IOB_W4_7;
	pin USEROUT052 = IOB_W5_4;
	pin USEROUT053 = IOB_W5_5;
	pin USEROUT054 = IOB_W5_6;
	pin USEROUT055 = IOB_W5_7;
	pin USEROUT056 = IOB_W6_4;
	pin USEROUT057 = IOB_W6_5;
	pin USEROUT058 = IOB_W6_6;
	pin USEROUT059 = IOB_W6_7;
	pin USEROUT060 = IOB_W7_4;
	pin USEROUT061 = IOB_W7_5;
	pin USEROUT062 = IOB_W7_6;
	pin USEROUT063 = IOB_W7_7;
	pin USEROUT064 = IOB_W8_4;
	pin USEROUT065 = IOB_W8_5;
	pin USEROUT066 = IOB_W8_6;
	pin USEROUT067 = IOB_W8_7;
	pin USEROUT068 = IOB_W9_4;
	pin USEROUT069 = IOB_W9_5;
	pin USEROUT070 = IOB_W9_6;
	pin USEROUT071 = IOB_W9_7;
	pin USEROUT072 = IOB_W10_4;
	pin USEROUT073 = IOB_W10_5;
	pin USEROUT074 = IOB_W10_6;
	pin USEROUT075 = IOB_W10_7;
	pin USEROUT076 = IOB_W11_4;
	pin USEROUT077 = IOB_W11_5;
	pin USEROUT078 = IOB_W11_6;
	pin USEROUT079 = IOB_W11_7;
	pin USEROUT080 = IOB_W12_4;
	pin USEROUT081 = IOB_W12_5;
	pin USEROUT082 = IOB_W12_6;
	pin USEROUT083 = IOB_W12_7;
	pin USEROUT084 = IOB_W13_4;
	pin USEROUT085 = IOB_W13_5;
	pin USEROUT086 = IOB_W13_6;
	pin USEROUT087 = IOB_W13_7;
	pin USEROUT088 = IOB_W14_4;
	pin USEROUT089 = IOB_W14_5;
	pin USEROUT090 = IOB_W14_6;
	pin USEROUT091 = IOB_W14_7;
	pin USEROUT092 = IOB_W15_4;
	pin USEROUT093 = IOB_W15_5;
	pin USEROUT094 = IOB_W15_6;
	pin USEROUT095 = IOB_W15_7;
	pin USEROUT096 = IOB_W16_4;
	pin USEROUT097 = IOB_W16_5;
	pin USEROUT098 = IOB_W16_6;
	pin USEROUT099 = IOB_W16_7;
	pin USEROUT100 = IOB_N1_7;
	pin USEROUT101 = IOB_N1_6;
	pin USEROUT102 = IOB_N1_5;
	pin USEROUT103 = IOB_N1_4;
	pin USEROUT104 = IOB_N2_7;
	pin USEROUT105 = IOB_N2_6;
	pin USEROUT106 = IOB_N2_5;
	pin USEROUT107 = IOB_N2_4;
	pin USEROUT108 = IOB_N3_7;
	pin USEROUT109 = IOB_N3_6;
	pin USEROUT110 = IOB_N3_5;
	pin USEROUT111 = IOB_N3_4;
	pin USEROUT112 = IOB_N4_7;
	pin USEROUT113 = IOB_N4_6;
	pin USEROUT114 = IOB_N4_5;
	pin USEROUT115 = IOB_N4_4;
	pin USEROUT116 = IOB_N5_7;
	pin USEROUT117 = IOB_N5_6;
	pin USEROUT118 = IOB_N5_5;
	pin USEROUT119 = IOB_N5_4;
	pin USEROUT120 = IOB_N6_7;
	pin USEROUT121 = IOB_N6_6;
	pin USEROUT122 = IOB_N6_5;
	pin USEROUT123 = IOB_N6_4;
	pin USEROUT124 = IOB_N7_7;
	pin USEROUT125 = IOB_N7_6;
	pin USEROUT126 = IOB_N7_5;
	pin USEROUT127 = IOB_N7_4;
	pin USEROUT128 = IOB_N8_7;
	pin USEROUT129 = IOB_N8_6;
	pin USEROUT130 = IOB_N9_7;
	pin USEROUT131 = IOB_N9_6;
	pin USEROUT132 = IOB_N10_7;
	pin USEROUT133 = IOB_N10_6;
	pin USEROUT134 = IOB_N10_5;
	pin USEROUT135 = IOB_N10_4;
	pin USEROUT136 = IOB_N11_7;
	pin USEROUT137 = IOB_N11_6;
	pin USEROUT138 = IOB_N11_5;
	pin USEROUT139 = IOB_N11_4;
	pin USEROUT140 = IOB_N12_7;
	pin USEROUT141 = IOB_N12_6;
	pin USEROUT142 = IOB_N12_5;
	pin USEROUT143 = IOB_N12_4;
	pin USEROUT144 = IOB_N13_7;
	pin USEROUT145 = IOB_N13_6;
	pin USEROUT146 = IOB_N13_5;
	pin USEROUT147 = IOB_N13_4;
	pin USEROUT148 = IOB_N14_7;
	pin USEROUT149 = IOB_N14_6;
	pin USEROUT150 = IOB_N14_5;
	pin USEROUT151 = IOB_N14_4;
	pin USEROUT152 = IOB_N15_7;
	pin USEROUT153 = IOB_N15_6;
	pin USEROUT154 = IOB_N15_5;
	pin USEROUT155 = IOB_N15_4;
	pin USEROUT156 = IOB_N16_7;
	pin USEROUT157 = IOB_N16_6;
	pin USEROUT158 = IOB_N16_5;
	pin USEROUT159 = IOB_N16_4;
	pin USEROUT160 = IOB_E16_7;
	pin USEROUT161 = IOB_E16_6;
	pin USEROUT162 = IOB_E16_5;
	pin USEROUT163 = IOB_E16_4;
	pin USEROUT164 = IOB_E15_7;
	pin USEROUT165 = IOB_E15_6;
	pin USEROUT166 = IOB_E15_5;
	pin USEROUT167 = IOB_E15_4;
	pin USEROUT168 = IOB_E14_7;
	pin USEROUT169 = IOB_E14_6;
	pin USEROUT170 = IOB_E14_5;
	pin USEROUT171 = IOB_E14_4;
	pin USEROUT172 = IOB_E13_7;
	pin USEROUT173 = IOB_E13_6;
	pin USEROUT174 = IOB_E13_5;
	pin USEROUT175 = IOB_E13_4;
	pin USEROUT176 = IOB_E12_7;
	pin USEROUT177 = IOB_E12_6;
	pin USEROUT178 = IOB_E12_5;
	pin USEROUT179 = IOB_E12_4;
	pin USEROUT180 = IOB_E11_7;
	pin USEROUT181 = IOB_E11_6;
	pin USEROUT182 = IOB_E11_5;
	pin USEROUT183 = IOB_E11_4;
	pin USEROUT184 = IOB_E10_7;
	pin USEROUT185 = IOB_E10_6;
	pin USEROUT186 = IOB_E10_5;
	pin USEROUT187 = IOB_E10_4;
	pin USEROUT188 = IOB_E9_7;
	pin USEROUT189 = IOB_E9_6;
	pin USEROUT190 = IOB_E9_5;
	pin USEROUT191 = IOB_E9_4;
	pin USEROUT192 = IOB_E8_7;
	pin USEROUT193 = IOB_E8_6;
	pin USEROUT194 = IOB_E8_5;
	pin USEROUT195 = IOB_E8_4;
	pin USEROUT196 = IOB_E7_7;
	pin USEROUT197 = IOB_E7_6;
	pin USEROUT198 = IOB_E7_5;
	pin USEROUT199 = IOB_E7_4;
	pin USEROUT200 = IOB_E6_7;
	pin USEROUT201 = IOB_E6_6;
	pin USEROUT202 = IOB_E6_5;
	pin USEROUT203 = IOB_E6_4;
	pin USEROUT204 = IOB_E5_7;
	pin USEROUT205 = IOB_E5_6;
	pin USEROUT206 = IOB_E5_5;
	pin USEROUT207 = IOB_E5_4;
	pin USEROUT208 = IOB_E4_7;
	pin USEROUT209 = IOB_E4_6;
	pin USEROUT210 = IOB_E4_5;
	pin USEROUT211 = IOB_E4_4;
	pin USEROUT212 = IOB_E3_7;
	pin USEROUT213 = IOB_E3_6;
	pin USEROUT214 = IOB_E3_5;
	pin USEROUT215 = IOB_E3_4;
	pin USEROUT216 = IOB_E2_7;
	pin USEROUT217 = IOB_E2_6;
	pin USEROUT218 = IOB_E2_5;
	pin USEROUT219 = IOB_E2_4;
	pin USEROUT220 = IOB_E1_7;
	pin USEROUT221 = IOB_E1_6;
	pin USEROUT222 = IOB_E1_5;
	pin USEROUT223 = IOB_E1_4;
	pin USEROUT224 = IOB_S16_7;
	pin USEROUT225 = IOB_S16_6;
	pin USEROUT226 = IOB_S16_5;
	pin USEROUT227 = IOB_S16_4;
	pin USEROUT228 = IOB_S15_7;
	pin USEROUT229 = IOB_S15_6;
	pin USEROUT230 = IOB_S15_5;
	pin USEROUT231 = IOB_S15_4;
	pin USEROUT232 = IOB_S14_7;
	pin USEROUT233 = IOB_S14_6;
	pin USEROUT234 = IOB_S14_5;
	pin USEROUT235 = IOB_S14_4;
	pin USEROUT236 = IOB_S13_7;
	pin USEROUT237 = IOB_S13_6;
	pin USEROUT238 = IOB_S13_5;
	pin USEROUT239 = IOB_S13_4;
	pin USEROUT240 = IOB_S12_7;
	pin USEROUT241 = IOB_S12_6;
	pin USEROUT242 = IOB_S12_5;
	pin USEROUT243 = IOB_S12_4;
	pin USEROUT244 = IOB_S11_7;
	pin USEROUT245 = IOB_S11_6;
	pin USEROUT246 = IOB_S11_5;
	pin USEROUT247 = IOB_S11_4;
	pin USEROUT248 = IOB_S10_7;
	pin USEROUT249 = IOB_S10_6;
	pin USEROUT250 = IOB_S10_5;
	pin USEROUT251 = IOB_S10_4;
	pin USEROUT252 = IOB_S9_7;
	pin USEROUT253 = IOB_S9_6;
	pin USEROUT254 = IOB_S8_7;
	pin USEROUT255 = IOB_S8_6;
	pin USERINCLK000 = IOB_N8_1;
	pin USERINCLK001 = IOB_N8_0;
	pin USERINCLK002 = IOB_N9_1;
	pin USERINCLK003 = IOB_N9_0;
	pin USERINCLK004 = IOB_S9_1;
	pin USERINCLK005 = IOB_S9_0;
	pin USERINCLK006 = IOB_S8_1;
	pin USERINCLK007 = IOB_S8_0;
}

// xcexf40-die
bond BOND32 {
	pin USERIN008 = IOB_S7_3;
	pin USERIN009 = IOB_S7_2;
	pin USERIN010 = IOB_S7_1;
	pin USERIN011 = IOB_S7_0;
	pin USERIN012 = IOB_S6_3;
	pin USERIN013 = IOB_S6_2;
	pin USERIN014 = IOB_S6_1;
	pin USERIN015 = IOB_S6_0;
	pin USERIN016 = IOB_S5_3;
	pin USERIN017 = IOB_S5_2;
	pin USERIN018 = IOB_S5_1;
	pin USERIN019 = IOB_S5_0;
	pin USERIN020 = IOB_S4_3;
	pin USERIN021 = IOB_S4_2;
	pin USERIN022 = IOB_S4_1;
	pin USERIN023 = IOB_S4_0;
	pin USERIN024 = IOB_S3_3;
	pin USERIN025 = IOB_S3_2;
	pin USERIN026 = IOB_S3_1;
	pin USERIN027 = IOB_S3_0;
	pin USERIN028 = IOB_S2_3;
	pin USERIN029 = IOB_S2_2;
	pin USERIN030 = IOB_S2_1;
	pin USERIN031 = IOB_S2_0;
	pin USERIN032 = IOB_S1_3;
	pin USERIN033 = IOB_S1_2;
	pin USERIN034 = IOB_S1_1;
	pin USERIN035 = IOB_S1_0;
	pin USERIN036 = IOB_W1_0;
	pin USERIN037 = IOB_W1_1;
	pin USERIN038 = IOB_W1_2;
	pin USERIN039 = IOB_W1_3;
	pin USERIN040 = IOB_W2_0;
	pin USERIN041 = IOB_W2_1;
	pin USERIN042 = IOB_W2_2;
	pin USERIN043 = IOB_W2_3;
	pin USERIN044 = IOB_W3_0;
	pin USERIN045 = IOB_W3_1;
	pin USERIN046 = IOB_W3_2;
	pin USERIN047 = IOB_W3_3;
	pin USERIN048 = IOB_W4_0;
	pin USERIN049 = IOB_W4_1;
	pin USERIN050 = IOB_W4_2;
	pin USERIN051 = IOB_W4_3;
	pin USERIN052 = IOB_W5_0;
	pin USERIN053 = IOB_W5_1;
	pin USERIN054 = IOB_W5_2;
	pin USERIN055 = IOB_W5_3;
	pin USERIN056 = IOB_W6_0;
	pin USERIN057 = IOB_W6_1;
	pin USERIN058 = IOB_W6_2;
	pin USERIN059 = IOB_W6_3;
	pin USERIN060 = IOB_W7_0;
	pin USERIN061 = IOB_W7_1;
	pin USERIN062 = IOB_W7_2;
	pin USERIN063 = IOB_W7_3;
	pin USERIN064 = IOB_W8_0;
	pin USERIN065 = IOB_W8_1;
	pin USERIN066 = IOB_W8_2;
	pin USERIN067 = IOB_W8_3;
	pin USERIN068 = IOB_W9_0;
	pin USERIN069 = IOB_W9_1;
	pin USERIN070 = IOB_W9_2;
	pin USERIN071 = IOB_W9_3;
	pin USERIN072 = IOB_W10_0;
	pin USERIN073 = IOB_W10_1;
	pin USERIN074 = IOB_W10_2;
	pin USERIN075 = IOB_W10_3;
	pin USERIN076 = IOB_W11_0;
	pin USERIN077 = IOB_W11_1;
	pin USERIN078 = IOB_W11_2;
	pin USERIN079 = IOB_W11_3;
	pin USERIN080 = IOB_W12_0;
	pin USERIN081 = IOB_W12_1;
	pin USERIN082 = IOB_W12_2;
	pin USERIN083 = IOB_W12_3;
	pin USERIN084 = IOB_W13_0;
	pin USERIN085 = IOB_W13_1;
	pin USERIN086 = IOB_W13_2;
	pin USERIN087 = IOB_W13_3;
	pin USERIN088 = IOB_W14_0;
	pin USERIN089 = IOB_W14_1;
	pin USERIN090 = IOB_W14_2;
	pin USERIN091 = IOB_W14_3;
	pin USERIN092 = IOB_W15_0;
	pin USERIN093 = IOB_W15_1;
	pin USERIN094 = IOB_W15_2;
	pin USERIN095 = IOB_W15_3;
	pin USERIN096 = IOB_W16_0;
	pin USERIN097 = IOB_W16_1;
	pin USERIN098 = IOB_W16_2;
	pin USERIN099 = IOB_W16_3;
	pin USERIN100 = IOB_W17_0;
	pin USERIN101 = IOB_W17_1;
	pin USERIN102 = IOB_W17_2;
	pin USERIN103 = IOB_W17_3;
	pin USERIN104 = IOB_W18_0;
	pin USERIN105 = IOB_W18_1;
	pin USERIN106 = IOB_W18_2;
	pin USERIN107 = IOB_W18_3;
	pin USERIN108 = IOB_W19_0;
	pin USERIN109 = IOB_W19_1;
	pin USERIN110 = IOB_W19_2;
	pin USERIN111 = IOB_W19_3;
	pin USERIN112 = IOB_W20_0;
	pin USERIN113 = IOB_W20_1;
	pin USERIN114 = IOB_W20_2;
	pin USERIN115 = IOB_W20_3;
	pin USERIN116 = IOB_W21_0;
	pin USERIN117 = IOB_W21_1;
	pin USERIN118 = IOB_W21_2;
	pin USERIN119 = IOB_W21_3;
	pin USERIN120 = IOB_W22_0;
	pin USERIN121 = IOB_W22_1;
	pin USERIN122 = IOB_W22_2;
	pin USERIN123 = IOB_W22_3;
	pin USERIN124 = IOB_W23_0;
	pin USERIN125 = IOB_W23_1;
	pin USERIN126 = IOB_W23_2;
	pin USERIN127 = IOB_W23_3;
	pin USERIN128 = IOB_W24_0;
	pin USERIN129 = IOB_W24_1;
	pin USERIN130 = IOB_W24_2;
	pin USERIN131 = IOB_W24_3;
	pin USERIN132 = IOB_N1_3;
	pin USERIN133 = IOB_N1_2;
	pin USERIN134 = IOB_N1_1;
	pin USERIN135 = IOB_N1_0;
	pin USERIN136 = IOB_N2_3;
	pin USERIN137 = IOB_N2_2;
	pin USERIN138 = IOB_N2_1;
	pin USERIN139 = IOB_N2_0;
	pin USERIN140 = IOB_N3_3;
	pin USERIN141 = IOB_N3_2;
	pin USERIN142 = IOB_N3_1;
	pin USERIN143 = IOB_N3_0;
	pin USERIN144 = IOB_N4_3;
	pin USERIN145 = IOB_N4_2;
	pin USERIN146 = IOB_N4_1;
	pin USERIN147 = IOB_N4_0;
	pin USERIN148 = IOB_N5_3;
	pin USERIN149 = IOB_N5_2;
	pin USERIN150 = IOB_N5_1;
	pin USERIN151 = IOB_N5_0;
	pin USERIN152 = IOB_N6_3;
	pin USERIN153 = IOB_N6_2;
	pin USERIN154 = IOB_N6_1;
	pin USERIN155 = IOB_N6_0;
	pin USERIN156 = IOB_N7_3;
	pin USERIN157 = IOB_N7_2;
	pin USERIN158 = IOB_N7_1;
	pin USERIN159 = IOB_N7_0;
	pin USERIN160 = IOB_N8_3;
	pin USERIN161 = IOB_N8_2;
	pin USERIN162 = IOB_N9_3;
	pin USERIN163 = IOB_N9_2;
	pin USERIN164 = IOB_N10_3;
	pin USERIN165 = IOB_N10_2;
	pin USERIN166 = IOB_N10_1;
	pin USERIN167 = IOB_N10_0;
	pin USERIN168 = IOB_N11_3;
	pin USERIN169 = IOB_N11_2;
	pin USERIN170 = IOB_N11_1;
	pin USERIN171 = IOB_N11_0;
	pin USERIN172 = IOB_N12_3;
	pin USERIN173 = IOB_N12_2;
	pin USERIN174 = IOB_N12_1;
	pin USERIN175 = IOB_N12_0;
	pin USERIN176 = IOB_N13_3;
	pin USERIN177 = IOB_N13_2;
	pin USERIN178 = IOB_N13_1;
	pin USERIN179 = IOB_N13_0;
	pin USERIN180 = IOB_N14_3;
	pin USERIN181 = IOB_N14_2;
	pin USERIN182 = IOB_N14_1;
	pin USERIN183 = IOB_N14_0;
	pin USERIN184 = IOB_N15_3;
	pin USERIN185 = IOB_N15_2;
	pin USERIN186 = IOB_N15_1;
	pin USERIN187 = IOB_N15_0;
	pin USERIN188 = IOB_N16_3;
	pin USERIN189 = IOB_N16_2;
	pin USERIN190 = IOB_N16_1;
	pin USERIN191 = IOB_N16_0;
	pin USERIN192 = IOB_E24_3;
	pin USERIN193 = IOB_E24_2;
	pin USERIN194 = IOB_E24_1;
	pin USERIN195 = IOB_E24_0;
	pin USERIN196 = IOB_E23_3;
	pin USERIN197 = IOB_E23_2;
	pin USERIN198 = IOB_E23_1;
	pin USERIN199 = IOB_E23_0;
	pin USERIN200 = IOB_E22_3;
	pin USERIN201 = IOB_E22_2;
	pin USERIN202 = IOB_E22_1;
	pin USERIN203 = IOB_E22_0;
	pin USERIN204 = IOB_E21_3;
	pin USERIN205 = IOB_E21_2;
	pin USERIN206 = IOB_E21_1;
	pin USERIN207 = IOB_E21_0;
	pin USERIN208 = IOB_E20_3;
	pin USERIN209 = IOB_E20_2;
	pin USERIN210 = IOB_E20_1;
	pin USERIN211 = IOB_E20_0;
	pin USERIN212 = IOB_E19_3;
	pin USERIN213 = IOB_E19_2;
	pin USERIN214 = IOB_E19_1;
	pin USERIN215 = IOB_E19_0;
	pin USERIN216 = IOB_E18_3;
	pin USERIN217 = IOB_E18_2;
	pin USERIN218 = IOB_E18_1;
	pin USERIN219 = IOB_E18_0;
	pin USERIN220 = IOB_E17_3;
	pin USERIN221 = IOB_E17_2;
	pin USERIN222 = IOB_E17_1;
	pin USERIN223 = IOB_E17_0;
	pin USERIN224 = IOB_E16_3;
	pin USERIN225 = IOB_E16_2;
	pin USERIN226 = IOB_E16_1;
	pin USERIN227 = IOB_E16_0;
	pin USERIN228 = IOB_E15_3;
	pin USERIN229 = IOB_E15_2;
	pin USERIN230 = IOB_E15_1;
	pin USERIN231 = IOB_E15_0;
	pin USERIN232 = IOB_E14_3;
	pin USERIN233 = IOB_E14_2;
	pin USERIN234 = IOB_E14_1;
	pin USERIN235 = IOB_E14_0;
	pin USERIN236 = IOB_E13_3;
	pin USERIN237 = IOB_E13_2;
	pin USERIN238 = IOB_E13_1;
	pin USERIN239 = IOB_E13_0;
	pin USERIN240 = IOB_E12_3;
	pin USERIN241 = IOB_E12_2;
	pin USERIN242 = IOB_E12_1;
	pin USERIN243 = IOB_E12_0;
	pin USERIN244 = IOB_E11_3;
	pin USERIN245 = IOB_E11_2;
	pin USERIN246 = IOB_E11_1;
	pin USERIN247 = IOB_E11_0;
	pin USERIN248 = IOB_E10_3;
	pin USERIN249 = IOB_E10_2;
	pin USERIN250 = IOB_E10_1;
	pin USERIN251 = IOB_E10_0;
	pin USERIN252 = IOB_E9_3;
	pin USERIN253 = IOB_E9_2;
	pin USERIN254 = IOB_E9_1;
	pin USERIN255 = IOB_E9_0;
	pin USERIN256 = IOB_E8_3;
	pin USERIN257 = IOB_E8_2;
	pin USERIN258 = IOB_E8_1;
	pin USERIN259 = IOB_E8_0;
	pin USERIN260 = IOB_E7_3;
	pin USERIN261 = IOB_E7_2;
	pin USERIN262 = IOB_E7_1;
	pin USERIN263 = IOB_E7_0;
	pin USERIN264 = IOB_E6_3;
	pin USERIN265 = IOB_E6_2;
	pin USERIN266 = IOB_E6_1;
	pin USERIN267 = IOB_E6_0;
	pin USERIN268 = IOB_E5_3;
	pin USERIN269 = IOB_E5_2;
	pin USERIN270 = IOB_E5_1;
	pin USERIN271 = IOB_E5_0;
	pin USERIN272 = IOB_E4_3;
	pin USERIN273 = IOB_E4_2;
	pin USERIN274 = IOB_E4_1;
	pin USERIN275 = IOB_E4_0;
	pin USERIN276 = IOB_E3_3;
	pin USERIN277 = IOB_E3_2;
	pin USERIN278 = IOB_E3_1;
	pin USERIN279 = IOB_E3_0;
	pin USERIN280 = IOB_E2_3;
	pin USERIN281 = IOB_E2_2;
	pin USERIN282 = IOB_E2_1;
	pin USERIN283 = IOB_E2_0;
	pin USERIN284 = IOB_E1_3;
	pin USERIN285 = IOB_E1_2;
	pin USERIN286 = IOB_E1_1;
	pin USERIN287 = IOB_E1_0;
	pin USERIN288 = IOB_S16_3;
	pin USERIN289 = IOB_S16_2;
	pin USERIN290 = IOB_S16_1;
	pin USERIN291 = IOB_S16_0;
	pin USERIN292 = IOB_S15_3;
	pin USERIN293 = IOB_S15_2;
	pin USERIN294 = IOB_S15_1;
	pin USERIN295 = IOB_S15_0;
	pin USERIN296 = IOB_S14_3;
	pin USERIN297 = IOB_S14_2;
	pin USERIN298 = IOB_S14_1;
	pin USERIN299 = IOB_S14_0;
	pin USERIN300 = IOB_S13_3;
	pin USERIN301 = IOB_S13_2;
	pin USERIN302 = IOB_S13_1;
	pin USERIN303 = IOB_S13_0;
	pin USERIN304 = IOB_S12_3;
	pin USERIN305 = IOB_S12_2;
	pin USERIN306 = IOB_S12_1;
	pin USERIN307 = IOB_S12_0;
	pin USERIN308 = IOB_S11_3;
	pin USERIN309 = IOB_S11_2;
	pin USERIN310 = IOB_S11_1;
	pin USERIN311 = IOB_S11_0;
	pin USERIN312 = IOB_S10_3;
	pin USERIN313 = IOB_S10_2;
	pin USERIN314 = IOB_S10_1;
	pin USERIN315 = IOB_S10_0;
	pin USERIN316 = IOB_S9_3;
	pin USERIN317 = IOB_S9_2;
	pin USERIN318 = IOB_S8_3;
	pin USERIN319 = IOB_S8_2;
	pin USEROUT000 = IOB_N8_5;
	pin USEROUT001 = IOB_N8_4;
	pin USEROUT002 = IOB_N9_5;
	pin USEROUT003 = IOB_N9_4;
	pin USEROUT004 = IOB_S9_5;
	pin USEROUT005 = IOB_S9_4;
	pin USEROUT006 = IOB_S8_5;
	pin USEROUT007 = IOB_S8_4;
	pin USEROUT008 = IOB_S7_7;
	pin USEROUT009 = IOB_S7_6;
	pin USEROUT010 = IOB_S7_5;
	pin USEROUT011 = IOB_S7_4;
	pin USEROUT012 = IOB_S6_7;
	pin USEROUT013 = IOB_S6_6;
	pin USEROUT014 = IOB_S6_5;
	pin USEROUT015 = IOB_S6_4;
	pin USEROUT016 = IOB_S5_7;
	pin USEROUT017 = IOB_S5_6;
	pin USEROUT018 = IOB_S5_5;
	pin USEROUT019 = IOB_S5_4;
	pin USEROUT020 = IOB_S4_7;
	pin USEROUT021 = IOB_S4_6;
	pin USEROUT022 = IOB_S4_5;
	pin USEROUT023 = IOB_S4_4;
	pin USEROUT024 = IOB_S3_7;
	pin USEROUT025 = IOB_S3_6;
	pin USEROUT026 = IOB_S3_5;
	pin USEROUT027 = IOB_S3_4;
	pin USEROUT028 = IOB_S2_7;
	pin USEROUT029 = IOB_S2_6;
	pin USEROUT030 = IOB_S2_5;
	pin USEROUT031 = IOB_S2_4;
	pin USEROUT032 = IOB_S1_7;
	pin USEROUT033 = IOB_S1_6;
	pin USEROUT034 = IOB_S1_5;
	pin USEROUT035 = IOB_S1_4;
	pin USEROUT036 = IOB_W1_4;
	pin USEROUT037 = IOB_W1_5;
	pin USEROUT038 = IOB_W1_6;
	pin USEROUT039 = IOB_W1_7;
	pin USEROUT040 = IOB_W2_4;
	pin USEROUT041 = IOB_W2_5;
	pin USEROUT042 = IOB_W2_6;
	pin USEROUT043 = IOB_W2_7;
	pin USEROUT044 = IOB_W3_4;
	pin USEROUT045 = IOB_W3_5;
	pin USEROUT046 = IOB_W3_6;
	pin USEROUT047 = IOB_W3_7;
	pin USEROUT048 = IOB_W4_4;
	pin USEROUT049 = IOB_W4_5;
	pin USEROUT050 = IOB_W4_6;
	pin USEROUT051 = IOB_W4_7;
	pin USEROUT052 = IOB_W5_4;
	pin USEROUT053 = IOB_W5_5;
	pin USEROUT054 = IOB_W5_6;
	pin USEROUT055 = IOB_W5_7;
	pin USEROUT056 = IOB_W6_4;
	pin USEROUT057 = IOB_W6_5;
	pin USEROUT058 = IOB_W6_6;
	pin USEROUT059 = IOB_W6_7;
	pin USEROUT060 = IOB_W7_4;
	pin USEROUT061 = IOB_W7_5;
	pin USEROUT062 = IOB_W7_6;
	pin USEROUT063 = IOB_W7_7;
	pin USEROUT064 = IOB_W8_4;
	pin USEROUT065 = IOB_W8_5;
	pin USEROUT066 = IOB_W8_6;
	pin USEROUT067 = IOB_W8_7;
	pin USEROUT068 = IOB_W9_4;
	pin USEROUT069 = IOB_W9_5;
	pin USEROUT070 = IOB_W9_6;
	pin USEROUT071 = IOB_W9_7;
	pin USEROUT072 = IOB_W10_4;
	pin USEROUT073 = IOB_W10_5;
	pin USEROUT074 = IOB_W10_6;
	pin USEROUT075 = IOB_W10_7;
	pin USEROUT076 = IOB_W11_4;
	pin USEROUT077 = IOB_W11_5;
	pin USEROUT078 = IOB_W11_6;
	pin USEROUT079 = IOB_W11_7;
	pin USEROUT080 = IOB_W12_4;
	pin USEROUT081 = IOB_W12_5;
	pin USEROUT082 = IOB_W12_6;
	pin USEROUT083 = IOB_W12_7;
	pin USEROUT084 = IOB_W13_4;
	pin USEROUT085 = IOB_W13_5;
	pin USEROUT086 = IOB_W13_6;
	pin USEROUT087 = IOB_W13_7;
	pin USEROUT088 = IOB_W14_4;
	pin USEROUT089 = IOB_W14_5;
	pin USEROUT090 = IOB_W14_6;
	pin USEROUT091 = IOB_W14_7;
	pin USEROUT092 = IOB_W15_4;
	pin USEROUT093 = IOB_W15_5;
	pin USEROUT094 = IOB_W15_6;
	pin USEROUT095 = IOB_W15_7;
	pin USEROUT096 = IOB_W16_4;
	pin USEROUT097 = IOB_W16_5;
	pin USEROUT098 = IOB_W16_6;
	pin USEROUT099 = IOB_W16_7;
	pin USEROUT100 = IOB_W17_4;
	pin USEROUT101 = IOB_W17_5;
	pin USEROUT102 = IOB_W17_6;
	pin USEROUT103 = IOB_W17_7;
	pin USEROUT104 = IOB_W18_4;
	pin USEROUT105 = IOB_W18_5;
	pin USEROUT106 = IOB_W18_6;
	pin USEROUT107 = IOB_W18_7;
	pin USEROUT108 = IOB_W19_4;
	pin USEROUT109 = IOB_W19_5;
	pin USEROUT110 = IOB_W19_6;
	pin USEROUT111 = IOB_W19_7;
	pin USEROUT112 = IOB_W20_4;
	pin USEROUT113 = IOB_W20_5;
	pin USEROUT114 = IOB_W20_6;
	pin USEROUT115 = IOB_W20_7;
	pin USEROUT116 = IOB_W21_4;
	pin USEROUT117 = IOB_W21_5;
	pin USEROUT118 = IOB_W21_6;
	pin USEROUT119 = IOB_W21_7;
	pin USEROUT120 = IOB_W22_4;
	pin USEROUT121 = IOB_W22_5;
	pin USEROUT122 = IOB_W22_6;
	pin USEROUT123 = IOB_W22_7;
	pin USEROUT124 = IOB_W23_4;
	pin USEROUT125 = IOB_W23_5;
	pin USEROUT126 = IOB_W23_6;
	pin USEROUT127 = IOB_W23_7;
	pin USEROUT128 = IOB_W24_4;
	pin USEROUT129 = IOB_W24_5;
	pin USEROUT130 = IOB_W24_6;
	pin USEROUT131 = IOB_W24_7;
	pin USEROUT132 = IOB_N1_7;
	pin USEROUT133 = IOB_N1_6;
	pin USEROUT134 = IOB_N1_5;
	pin USEROUT135 = IOB_N1_4;
	pin USEROUT136 = IOB_N2_7;
	pin USEROUT137 = IOB_N2_6;
	pin USEROUT138 = IOB_N2_5;
	pin USEROUT139 = IOB_N2_4;
	pin USEROUT140 = IOB_N3_7;
	pin USEROUT141 = IOB_N3_6;
	pin USEROUT142 = IOB_N3_5;
	pin USEROUT143 = IOB_N3_4;
	pin USEROUT144 = IOB_N4_7;
	pin USEROUT145 = IOB_N4_6;
	pin USEROUT146 = IOB_N4_5;
	pin USEROUT147 = IOB_N4_4;
	pin USEROUT148 = IOB_N5_7;
	pin USEROUT149 = IOB_N5_6;
	pin USEROUT150 = IOB_N5_5;
	pin USEROUT151 = IOB_N5_4;
	pin USEROUT152 = IOB_N6_7;
	pin USEROUT153 = IOB_N6_6;
	pin USEROUT154 = IOB_N6_5;
	pin USEROUT155 = IOB_N6_4;
	pin USEROUT156 = IOB_N7_7;
	pin USEROUT157 = IOB_N7_6;
	pin USEROUT158 = IOB_N7_5;
	pin USEROUT159 = IOB_N7_4;
	pin USEROUT160 = IOB_N8_7;
	pin USEROUT161 = IOB_N8_6;
	pin USEROUT162 = IOB_N9_7;
	pin USEROUT163 = IOB_N9_6;
	pin USEROUT164 = IOB_N10_7;
	pin USEROUT165 = IOB_N10_6;
	pin USEROUT166 = IOB_N10_5;
	pin USEROUT167 = IOB_N10_4;
	pin USEROUT168 = IOB_N11_7;
	pin USEROUT169 = IOB_N11_6;
	pin USEROUT170 = IOB_N11_5;
	pin USEROUT171 = IOB_N11_4;
	pin USEROUT172 = IOB_N12_7;
	pin USEROUT173 = IOB_N12_6;
	pin USEROUT174 = IOB_N12_5;
	pin USEROUT175 = IOB_N12_4;
	pin USEROUT176 = IOB_N13_7;
	pin USEROUT177 = IOB_N13_6;
	pin USEROUT178 = IOB_N13_5;
	pin USEROUT179 = IOB_N13_4;
	pin USEROUT180 = IOB_N14_7;
	pin USEROUT181 = IOB_N14_6;
	pin USEROUT182 = IOB_N14_5;
	pin USEROUT183 = IOB_N14_4;
	pin USEROUT184 = IOB_N15_7;
	pin USEROUT185 = IOB_N15_6;
	pin USEROUT186 = IOB_N15_5;
	pin USEROUT187 = IOB_N15_4;
	pin USEROUT188 = IOB_N16_7;
	pin USEROUT189 = IOB_N16_6;
	pin USEROUT190 = IOB_N16_5;
	pin USEROUT191 = IOB_N16_4;
	pin USEROUT192 = IOB_E24_7;
	pin USEROUT193 = IOB_E24_6;
	pin USEROUT194 = IOB_E24_5;
	pin USEROUT195 = IOB_E24_4;
	pin USEROUT196 = IOB_E23_7;
	pin USEROUT197 = IOB_E23_6;
	pin USEROUT198 = IOB_E23_5;
	pin USEROUT199 = IOB_E23_4;
	pin USEROUT200 = IOB_E22_7;
	pin USEROUT201 = IOB_E22_6;
	pin USEROUT202 = IOB_E22_5;
	pin USEROUT203 = IOB_E22_4;
	pin USEROUT204 = IOB_E21_7;
	pin USEROUT205 = IOB_E21_6;
	pin USEROUT206 = IOB_E21_5;
	pin USEROUT207 = IOB_E21_4;
	pin USEROUT208 = IOB_E20_7;
	pin USEROUT209 = IOB_E20_6;
	pin USEROUT210 = IOB_E20_5;
	pin USEROUT211 = IOB_E20_4;
	pin USEROUT212 = IOB_E19_7;
	pin USEROUT213 = IOB_E19_6;
	pin USEROUT214 = IOB_E19_5;
	pin USEROUT215 = IOB_E19_4;
	pin USEROUT216 = IOB_E18_7;
	pin USEROUT217 = IOB_E18_6;
	pin USEROUT218 = IOB_E18_5;
	pin USEROUT219 = IOB_E18_4;
	pin USEROUT220 = IOB_E17_7;
	pin USEROUT221 = IOB_E17_6;
	pin USEROUT222 = IOB_E17_5;
	pin USEROUT223 = IOB_E17_4;
	pin USEROUT224 = IOB_E16_7;
	pin USEROUT225 = IOB_E16_6;
	pin USEROUT226 = IOB_E16_5;
	pin USEROUT227 = IOB_E16_4;
	pin USEROUT228 = IOB_E15_7;
	pin USEROUT229 = IOB_E15_6;
	pin USEROUT230 = IOB_E15_5;
	pin USEROUT231 = IOB_E15_4;
	pin USEROUT232 = IOB_E14_7;
	pin USEROUT233 = IOB_E14_6;
	pin USEROUT234 = IOB_E14_5;
	pin USEROUT235 = IOB_E14_4;
	pin USEROUT236 = IOB_E13_7;
	pin USEROUT237 = IOB_E13_6;
	pin USEROUT238 = IOB_E13_5;
	pin USEROUT239 = IOB_E13_4;
	pin USEROUT240 = IOB_E12_7;
	pin USEROUT241 = IOB_E12_6;
	pin USEROUT242 = IOB_E12_5;
	pin USEROUT243 = IOB_E12_4;
	pin USEROUT244 = IOB_E11_7;
	pin USEROUT245 = IOB_E11_6;
	pin USEROUT246 = IOB_E11_5;
	pin USEROUT247 = IOB_E11_4;
	pin USEROUT248 = IOB_E10_7;
	pin USEROUT249 = IOB_E10_6;
	pin USEROUT250 = IOB_E10_5;
	pin USEROUT251 = IOB_E10_4;
	pin USEROUT252 = IOB_E9_7;
	pin USEROUT253 = IOB_E9_6;
	pin USEROUT254 = IOB_E9_5;
	pin USEROUT255 = IOB_E9_4;
	pin USEROUT256 = IOB_E8_7;
	pin USEROUT257 = IOB_E8_6;
	pin USEROUT258 = IOB_E8_5;
	pin USEROUT259 = IOB_E8_4;
	pin USEROUT260 = IOB_E7_7;
	pin USEROUT261 = IOB_E7_6;
	pin USEROUT262 = IOB_E7_5;
	pin USEROUT263 = IOB_E7_4;
	pin USEROUT264 = IOB_E6_7;
	pin USEROUT265 = IOB_E6_6;
	pin USEROUT266 = IOB_E6_5;
	pin USEROUT267 = IOB_E6_4;
	pin USEROUT268 = IOB_E5_7;
	pin USEROUT269 = IOB_E5_6;
	pin USEROUT270 = IOB_E5_5;
	pin USEROUT271 = IOB_E5_4;
	pin USEROUT272 = IOB_E4_7;
	pin USEROUT273 = IOB_E4_6;
	pin USEROUT274 = IOB_E4_5;
	pin USEROUT275 = IOB_E4_4;
	pin USEROUT276 = IOB_E3_7;
	pin USEROUT277 = IOB_E3_6;
	pin USEROUT278 = IOB_E3_5;
	pin USEROUT279 = IOB_E3_4;
	pin USEROUT280 = IOB_E2_7;
	pin USEROUT281 = IOB_E2_6;
	pin USEROUT282 = IOB_E2_5;
	pin USEROUT283 = IOB_E2_4;
	pin USEROUT284 = IOB_E1_7;
	pin USEROUT285 = IOB_E1_6;
	pin USEROUT286 = IOB_E1_5;
	pin USEROUT287 = IOB_E1_4;
	pin USEROUT288 = IOB_S16_7;
	pin USEROUT289 = IOB_S16_6;
	pin USEROUT290 = IOB_S16_5;
	pin USEROUT291 = IOB_S16_4;
	pin USEROUT292 = IOB_S15_7;
	pin USEROUT293 = IOB_S15_6;
	pin USEROUT294 = IOB_S15_5;
	pin USEROUT295 = IOB_S15_4;
	pin USEROUT296 = IOB_S14_7;
	pin USEROUT297 = IOB_S14_6;
	pin USEROUT298 = IOB_S14_5;
	pin USEROUT299 = IOB_S14_4;
	pin USEROUT300 = IOB_S13_7;
	pin USEROUT301 = IOB_S13_6;
	pin USEROUT302 = IOB_S13_5;
	pin USEROUT303 = IOB_S13_4;
	pin USEROUT304 = IOB_S12_7;
	pin USEROUT305 = IOB_S12_6;
	pin USEROUT306 = IOB_S12_5;
	pin USEROUT307 = IOB_S12_4;
	pin USEROUT308 = IOB_S11_7;
	pin USEROUT309 = IOB_S11_6;
	pin USEROUT310 = IOB_S11_5;
	pin USEROUT311 = IOB_S11_4;
	pin USEROUT312 = IOB_S10_7;
	pin USEROUT313 = IOB_S10_6;
	pin USEROUT314 = IOB_S10_5;
	pin USEROUT315 = IOB_S10_4;
	pin USEROUT316 = IOB_S9_7;
	pin USEROUT317 = IOB_S9_6;
	pin USEROUT318 = IOB_S8_7;
	pin USEROUT319 = IOB_S8_6;
	pin USERINCLK000 = IOB_N8_1;
	pin USERINCLK001 = IOB_N8_0;
	pin USERINCLK002 = IOB_N9_1;
	pin USERINCLK003 = IOB_N9_0;
	pin USERINCLK004 = IOB_S9_1;
	pin USERINCLK005 = IOB_S9_0;
	pin USERINCLK006 = IOB_S8_1;
	pin USERINCLK007 = IOB_S8_0;
}

// xc3s100e-cp132 xa3s100e-cpg132
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = NC;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N7_0;
	pin A8 = GND;
	pin A9 = IOB_N9_1;
	pin A10 = IOB_N11_0;
	pin A11 = VCCINT;
	pin A12 = NC;
	pin A13 = IOB_N15_0;
	pin A14 = TDO;
	pin B1 = IOB_W22_1;
	pin B2 = IOB_W22_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_2;
	pin B5 = IOB_N3_0;
	pin B6 = IOB_N5_0;
	pin B7 = IOB_N7_1;
	pin B8 = IOB_N8_0;
	pin B9 = IOB_N9_0;
	pin B10 = VCCO0;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = NC;
	pin C2 = IOB_W18_1;
	pin C3 = IOB_W18_0;
	pin C4 = NC;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N5_1;
	pin C7 = GND;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_N11_1;
	pin C10 = GND;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N15_1;
	pin C13 = IOB_E21_1;
	pin C14 = IOB_E21_0;
	pin D1 = NC;
	pin D2 = IOB_W17_2;
	pin D3 = VCCINT;
	pin D12 = IOB_E19_1;
	pin D13 = IOB_E19_0;
	pin D14 = NC;
	pin E1 = VCCO3;
	pin E2 = IOB_W16_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W13_0;
	pin F2 = IOB_W15_1;
	pin F3 = IOB_W15_0;
	pin F12 = IOB_E17_2;
	pin F13 = IOB_E16_1;
	pin F14 = IOB_E16_0;
	pin G1 = IOB_W13_1;
	pin G2 = GND;
	pin G3 = IOB_W11_0;
	pin G12 = IOB_E15_2;
	pin G13 = IOB_E14_1;
	pin G14 = IOB_E14_0;
	pin H1 = IOB_W11_1;
	pin H2 = IOB_W9_0;
	pin H3 = IOB_W9_1;
	pin H12 = IOB_E12_1;
	pin H13 = IOB_E12_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W6_2;
	pin J12 = IOB_E8_1;
	pin J13 = IOB_E10_0;
	pin J14 = IOB_E10_1;
	pin K1 = VCCAUX;
	pin K2 = NC;
	pin K3 = IOB_W5_2;
	pin K12 = GND;
	pin K13 = IOB_E6_2;
	pin K14 = IOB_E8_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E5_0;
	pin L14 = IOB_E5_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S6_0;
	pin M5 = IOB_S8_0;
	pin M6 = IOB_S9_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = NC;
	pin M10 = NC;
	pin M11 = IOB_S14_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S5_1;
	pin N4 = IOB_S6_1;
	pin N5 = IOB_S8_1;
	pin N6 = IOB_S9_1;
	pin N7 = IOB_S11_2;
	pin N8 = IOB_S12_1;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S16_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S7_2;
	pin P5 = GND;
	pin P6 = IOB_S10_0;
	pin P7 = IOB_S10_1;
	pin P8 = IOB_S12_0;
	pin P9 = VCCAUX;
	pin P10 = NC;
	pin P11 = IOB_S13_2;
	pin P12 = IOB_S16_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W5_2;
	vref IOB_W16_2;
	vref IOB_E6_2;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_S13_2;
	vref IOB_N5_1;
}

// xc3s100e-tq144 xa3s100e-tqg144
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W22_0;
	pin P3 = IOB_W22_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W19_2;
	pin P7 = IOB_W18_0;
	pin P8 = IOB_W18_1;
	pin P9 = VCCINT;
	pin P10 = IOB_W17_2;
	pin P11 = GND;
	pin P12 = IOB_W16_2;
	pin P13 = VCCO3;
	pin P14 = IOB_W15_0;
	pin P15 = IOB_W15_1;
	pin P16 = IOB_W13_0;
	pin P17 = IOB_W13_1;
	pin P18 = IOB_W12_2;
	pin P19 = GND;
	pin P20 = IOB_W11_0;
	pin P21 = IOB_W11_1;
	pin P22 = IOB_W9_0;
	pin P23 = IOB_W9_1;
	pin P24 = IOB_W8_2;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W7_1;
	pin P27 = GND;
	pin P28 = VCCO3;
	pin P29 = IOB_W6_2;
	pin P30 = VCCAUX;
	pin P31 = IOB_W5_2;
	pin P32 = IOB_W4_0;
	pin P33 = IOB_W4_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_2;
	pin P37 = GND;
	pin P38 = IOB_S1_2;
	pin P39 = IOB_S2_0;
	pin P40 = IOB_S2_1;
	pin P41 = IOB_S3_2;
	pin P42 = VCCO2;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S4_1;
	pin P45 = VCCINT;
	pin P46 = GND;
	pin P47 = IOB_S5_0;
	pin P48 = IOB_S5_1;
	pin P49 = VCCO2;
	pin P50 = IOB_S6_0;
	pin P51 = IOB_S6_1;
	pin P52 = IOB_S7_2;
	pin P53 = IOB_S8_0;
	pin P54 = IOB_S8_1;
	pin P55 = GND;
	pin P56 = IOB_S9_0;
	pin P57 = IOB_S9_1;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S10_1;
	pin P60 = IOB_S11_2;
	pin P61 = GND;
	pin P62 = IOB_S12_0;
	pin P63 = IOB_S12_1;
	pin P64 = VCCO2;
	pin P65 = VCCAUX;
	pin P66 = IOB_S13_2;
	pin P67 = IOB_S14_0;
	pin P68 = IOB_S14_1;
	pin P69 = IOB_S15_2;
	pin P70 = IOB_S16_0;
	pin P71 = IOB_S16_1;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = IOB_E1_0;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E3_0;
	pin P77 = IOB_E3_1;
	pin P78 = IOB_E4_2;
	pin P79 = VCCO1;
	pin P80 = VCCINT;
	pin P81 = IOB_E5_0;
	pin P82 = IOB_E5_1;
	pin P83 = IOB_E6_2;
	pin P84 = IOB_E7_2;
	pin P85 = IOB_E8_0;
	pin P86 = IOB_E8_1;
	pin P87 = IOB_E10_0;
	pin P88 = IOB_E10_1;
	pin P89 = IOB_E11_2;
	pin P90 = GND;
	pin P91 = IOB_E12_0;
	pin P92 = IOB_E12_1;
	pin P93 = IOB_E14_0;
	pin P94 = IOB_E14_1;
	pin P95 = IOB_E15_2;
	pin P96 = IOB_E16_0;
	pin P97 = IOB_E16_1;
	pin P98 = IOB_E17_2;
	pin P99 = GND;
	pin P100 = VCCO1;
	pin P101 = IOB_E18_2;
	pin P102 = VCCAUX;
	pin P103 = IOB_E19_0;
	pin P104 = IOB_E19_1;
	pin P105 = IOB_E21_0;
	pin P106 = IOB_E21_1;
	pin P107 = IOB_E22_2;
	pin P108 = TMS;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = IOB_N16_2;
	pin P112 = IOB_N15_0;
	pin P113 = IOB_N15_1;
	pin P114 = IOB_N14_2;
	pin P115 = VCCINT;
	pin P116 = IOB_N13_0;
	pin P117 = IOB_N13_1;
	pin P118 = GND;
	pin P119 = IOB_N12_0;
	pin P120 = IOB_N12_1;
	pin P121 = VCCO0;
	pin P122 = IOB_N11_0;
	pin P123 = IOB_N11_1;
	pin P124 = IOB_N10_2;
	pin P125 = IOB_N9_0;
	pin P126 = IOB_N9_1;
	pin P127 = GND;
	pin P128 = IOB_N8_0;
	pin P129 = IOB_N8_1;
	pin P130 = IOB_N7_0;
	pin P131 = IOB_N7_1;
	pin P132 = IOB_N6_2;
	pin P133 = GND;
	pin P134 = IOB_N5_0;
	pin P135 = IOB_N5_1;
	pin P136 = IOB_N4_2;
	pin P137 = VCCAUX;
	pin P138 = VCCO0;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N3_1;
	pin P141 = IOB_N2_2;
	pin P142 = IOB_N1_0;
	pin P143 = IOB_N1_1;
	pin P144 = TDI;
	vref IOB_W5_2;
	vref IOB_W16_2;
	vref IOB_W20_1;
	vref IOB_E6_2;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_S13_2;
	vref IOB_N5_1;
	vref IOB_N10_2;
}

// xc3s100e-vq100 xa3s100e-vqg100
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W22_0;
	pin P3 = IOB_W22_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W15_0;
	pin P10 = IOB_W15_1;
	pin P11 = IOB_W13_0;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W12_2;
	pin P14 = GND;
	pin P15 = IOB_W11_0;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W9_0;
	pin P18 = IOB_W9_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S5_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S6_0;
	pin P33 = IOB_S6_1;
	pin P34 = IOB_S7_2;
	pin P35 = IOB_S8_0;
	pin P36 = IOB_S8_1;
	pin P37 = GND;
	pin P38 = IOB_S9_0;
	pin P39 = IOB_S9_1;
	pin P40 = IOB_S10_0;
	pin P41 = IOB_S10_1;
	pin P42 = IOB_S11_2;
	pin P43 = IOB_S12_0;
	pin P44 = IOB_S12_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S14_0;
	pin P48 = IOB_S14_1;
	pin P49 = IOB_S16_0;
	pin P50 = IOB_S16_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E5_0;
	pin P58 = IOB_E5_1;
	pin P59 = GND;
	pin P60 = IOB_E8_0;
	pin P61 = IOB_E8_1;
	pin P62 = IOB_E10_0;
	pin P63 = IOB_E10_1;
	pin P64 = GND;
	pin P65 = IOB_E12_0;
	pin P66 = IOB_E12_1;
	pin P67 = IOB_E14_0;
	pin P68 = IOB_E14_1;
	pin P69 = IOB_E15_2;
	pin P70 = IOB_E16_0;
	pin P71 = IOB_E16_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N15_0;
	pin P79 = IOB_N15_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N11_0;
	pin P84 = IOB_N11_1;
	pin P85 = IOB_N9_0;
	pin P86 = IOB_N9_1;
	pin P87 = GND;
	pin P88 = IOB_N8_0;
	pin P89 = IOB_N8_1;
	pin P90 = IOB_N7_0;
	pin P91 = IOB_N7_1;
	pin P92 = IOB_N6_2;
	pin P93 = GND;
	pin P94 = IOB_N5_0;
	pin P95 = IOB_N5_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W20_1;
	vref IOB_E15_2;
	vref IOB_S5_1;
	vref IOB_N5_1;
}

// xc3s250e-cp132 xa3s250e-cpg132
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = GND;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N12_0;
	pin A8 = GND;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N16_0;
	pin A11 = VCCINT;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N25_0;
	pin A14 = TDO;
	pin B1 = IOB_W34_1;
	pin B2 = IOB_W34_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N9_0;
	pin B7 = IOB_N12_1;
	pin B8 = IOB_N13_0;
	pin B9 = IOB_N14_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N21_0;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = GND;
	pin C2 = IOB_W29_1;
	pin C3 = IOB_W29_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = GND;
	pin C8 = IOB_N13_1;
	pin C9 = IOB_N16_1;
	pin C10 = GND;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N25_1;
	pin C13 = IOB_E33_1;
	pin C14 = IOB_E33_0;
	pin D1 = IOB_W25_1;
	pin D2 = IOB_W25_0;
	pin D3 = VCCINT;
	pin D12 = IOB_E31_1;
	pin D13 = IOB_E31_0;
	pin D14 = NC;
	pin E1 = VCCO3;
	pin E2 = IOB_W22_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W19_0;
	pin F2 = IOB_W21_1;
	pin F3 = IOB_W21_0;
	pin F12 = IOB_E24_1;
	pin F13 = IOB_E22_1;
	pin F14 = IOB_E22_0;
	pin G1 = IOB_W19_1;
	pin G2 = GND;
	pin G3 = IOB_W17_0;
	pin G12 = IOB_E21_2;
	pin G13 = IOB_E20_1;
	pin G14 = IOB_E20_0;
	pin H1 = IOB_W17_1;
	pin H2 = IOB_W15_0;
	pin H3 = IOB_W15_1;
	pin H12 = IOB_E18_1;
	pin H13 = IOB_E18_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W9_1;
	pin J12 = IOB_E14_1;
	pin J13 = IOB_E16_0;
	pin J14 = IOB_E16_1;
	pin K1 = VCCAUX;
	pin K2 = NC;
	pin K3 = IOB_W5_2;
	pin K12 = GND;
	pin K13 = IOB_E12_1;
	pin K14 = IOB_E14_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E10_0;
	pin L14 = IOB_E10_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S11_0;
	pin M5 = IOB_S13_0;
	pin M6 = IOB_S14_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S20_1;
	pin M10 = IOB_S22_1;
	pin M11 = IOB_S24_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S10_1;
	pin N4 = IOB_S11_1;
	pin N5 = IOB_S13_1;
	pin N6 = IOB_S14_1;
	pin N7 = IOB_S16_2;
	pin N8 = IOB_S17_1;
	pin N9 = IOB_S20_0;
	pin N10 = IOB_S22_0;
	pin N11 = IOB_S24_0;
	pin N12 = IOB_S26_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S12_2;
	pin P5 = GND;
	pin P6 = IOB_S15_0;
	pin P7 = IOB_S15_1;
	pin P8 = IOB_S17_0;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = IOB_S23_2;
	pin P12 = IOB_S26_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N9_1;
	vref IOB_N20_1;
}

// xc3s250e-ft256 xa3s250e-ftg256
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N11_2;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_1;
	pin A10 = IOB_N14_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N22_2;
	pin A13 = IOB_N23_1;
	pin A14 = IOB_N25_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W34_0;
	pin B2 = IOB_W34_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = NC;
	pin B8 = IOB_N13_1;
	pin B9 = GND;
	pin B10 = IOB_N19_2;
	pin B11 = IOB_N20_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N23_0;
	pin B14 = IOB_N25_0;
	pin B15 = TMS;
	pin B16 = IOB_E34_2;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N7_0;
	pin C7 = NC;
	pin C8 = IOB_N12_0;
	pin C9 = IOB_N17_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N24_1;
	pin C13 = IOB_N26_2;
	pin C14 = TDO;
	pin C15 = IOB_E33_1;
	pin C16 = IOB_E33_0;
	pin D1 = IOB_W27_0;
	pin D2 = IOB_W31_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N7_1;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N12_1;
	pin D9 = IOB_N15_2;
	pin D10 = IOB_N18_0;
	pin D11 = IOB_N21_0;
	pin D12 = IOB_N24_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E31_1;
	pin D15 = IOB_E31_0;
	pin D16 = IOB_E30_2;
	pin E1 = IOB_W27_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W29_0;
	pin E4 = IOB_W29_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N9_0;
	pin E8 = IOB_N10_0;
	pin E9 = IOB_N16_0;
	pin E10 = IOB_N18_1;
	pin E11 = IOB_N21_1;
	pin E12 = VCCINT;
	pin E13 = NC;
	pin E14 = IOB_E29_2;
	pin E15 = VCCO1;
	pin E16 = NC;
	pin F1 = VCCAUX;
	pin F2 = IOB_W26_2;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W30_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N16_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E28_1;
	pin F13 = IOB_E28_0;
	pin F14 = IOB_E26_0;
	pin F15 = IOB_E26_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W22_2;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W23_0;
	pin G4 = IOB_W25_1;
	pin G5 = IOB_W25_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E25_2;
	pin G13 = IOB_E24_0;
	pin G14 = IOB_E24_1;
	pin G15 = IOB_E22_0;
	pin G16 = IOB_E22_1;
	pin H1 = IOB_W18_2;
	pin H2 = GND;
	pin H3 = IOB_W19_0;
	pin H4 = IOB_W19_1;
	pin H5 = IOB_W21_0;
	pin H6 = IOB_W21_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E20_1;
	pin H12 = IOB_E20_0;
	pin H13 = IOB_E21_2;
	pin H14 = IOB_E18_1;
	pin H15 = IOB_E18_0;
	pin H16 = IOB_E17_2;
	pin J1 = IOB_W13_0;
	pin J2 = IOB_W17_0;
	pin J3 = IOB_W17_1;
	pin J4 = IOB_W15_1;
	pin J5 = IOB_W15_0;
	pin J6 = IOB_W14_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E9_2;
	pin J12 = IOB_E13_2;
	pin J13 = IOB_E16_1;
	pin J14 = IOB_E16_0;
	pin J15 = GND;
	pin J16 = IOB_E14_1;
	pin K1 = IOB_W13_1;
	pin K2 = IOB_W11_0;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W10_2;
	pin K5 = IOB_W9_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E10_1;
	pin K13 = IOB_E10_0;
	pin K14 = IOB_E12_1;
	pin K15 = IOB_E12_0;
	pin K16 = IOB_E14_0;
	pin L1 = VCCAUX;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_W9_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S11_1;
	pin L9 = IOB_S17_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = IOB_E8_0;
	pin L15 = IOB_E8_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W7_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W6_2;
	pin M4 = NC;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S8_2;
	pin M8 = IOB_S11_0;
	pin M9 = IOB_S17_1;
	pin M10 = IOB_S18_1;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E5_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E6_1;
	pin N1 = IOB_W7_1;
	pin N2 = IOB_W5_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S7_1;
	pin N7 = NC;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S15_1;
	pin N10 = IOB_S18_0;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S22_1;
	pin N13 = VCCINT;
	pin N14 = NC;
	pin N15 = NC;
	pin N16 = IOB_E6_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S9_1;
	pin P7 = NC;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S15_0;
	pin P10 = NC;
	pin P11 = IOB_S20_1;
	pin P12 = IOB_S22_0;
	pin P13 = IOB_S23_2;
	pin P14 = IOB_S26_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S9_0;
	pin R7 = IOB_S10_0;
	pin R8 = GND;
	pin R9 = IOB_S14_1;
	pin R10 = NC;
	pin R11 = IOB_S20_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S24_1;
	pin R14 = IOB_S26_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S10_1;
	pin T8 = IOB_S12_2;
	pin T9 = IOB_S14_0;
	pin T10 = IOB_S16_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S19_2;
	pin T13 = IOB_S24_0;
	pin T14 = IOB_S25_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E6_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_E30_2;
	vref IOB_S5_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N15_2;
	vref IOB_N20_1;
	vref IOB_N23_1;
}

// xc3s250e-pq208 xa3s250e-pqg208
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = IOB_W31_2;
	pin P7 = VCCAUX;
	pin P8 = IOB_W29_0;
	pin P9 = IOB_W29_1;
	pin P10 = GND;
	pin P11 = IOB_W27_0;
	pin P12 = IOB_W27_1;
	pin P13 = VCCINT;
	pin P14 = IOB_W26_2;
	pin P15 = IOB_W25_0;
	pin P16 = IOB_W25_1;
	pin P17 = GND;
	pin P18 = IOB_W23_0;
	pin P19 = IOB_W23_1;
	pin P20 = IOB_W22_2;
	pin P21 = VCCO3;
	pin P22 = IOB_W21_0;
	pin P23 = IOB_W21_1;
	pin P24 = IOB_W19_0;
	pin P25 = IOB_W19_1;
	pin P26 = IOB_W18_2;
	pin P27 = GND;
	pin P28 = IOB_W17_0;
	pin P29 = IOB_W17_1;
	pin P30 = IOB_W15_0;
	pin P31 = IOB_W15_1;
	pin P32 = IOB_W14_2;
	pin P33 = IOB_W13_0;
	pin P34 = IOB_W13_1;
	pin P35 = IOB_W11_0;
	pin P36 = IOB_W11_1;
	pin P37 = GND;
	pin P38 = VCCO3;
	pin P39 = IOB_W9_0;
	pin P40 = IOB_W9_1;
	pin P41 = IOB_W7_0;
	pin P42 = IOB_W7_1;
	pin P43 = IOB_W6_2;
	pin P44 = VCCAUX;
	pin P45 = IOB_W5_2;
	pin P46 = VCCO3;
	pin P47 = IOB_W4_0;
	pin P48 = IOB_W4_1;
	pin P49 = IOB_W2_0;
	pin P50 = IOB_W2_1;
	pin P51 = IOB_W1_2;
	pin P52 = GND;
	pin P53 = GND;
	pin P54 = IOB_S1_2;
	pin P55 = IOB_S2_0;
	pin P56 = IOB_S2_1;
	pin P57 = IOB_S3_0;
	pin P58 = IOB_S3_1;
	pin P59 = VCCO2;
	pin P60 = IOB_S4_0;
	pin P61 = IOB_S4_1;
	pin P62 = IOB_S6_0;
	pin P63 = IOB_S6_1;
	pin P64 = IOB_S7_0;
	pin P65 = IOB_S7_1;
	pin P66 = VCCAUX;
	pin P67 = VCCINT;
	pin P68 = IOB_S9_0;
	pin P69 = IOB_S9_1;
	pin P70 = GND;
	pin P71 = IOB_S10_0;
	pin P72 = IOB_S10_1;
	pin P73 = VCCO2;
	pin P74 = IOB_S11_0;
	pin P75 = IOB_S11_1;
	pin P76 = IOB_S12_2;
	pin P77 = IOB_S13_0;
	pin P78 = IOB_S13_1;
	pin P79 = GND;
	pin P80 = IOB_S14_0;
	pin P81 = IOB_S14_1;
	pin P82 = IOB_S15_0;
	pin P83 = IOB_S15_1;
	pin P84 = IOB_S16_2;
	pin P85 = GND;
	pin P86 = IOB_S17_0;
	pin P87 = IOB_S17_1;
	pin P88 = VCCO2;
	pin P89 = IOB_S18_0;
	pin P90 = IOB_S18_1;
	pin P91 = IOB_S19_2;
	pin P92 = VCCAUX;
	pin P93 = IOB_S20_0;
	pin P94 = IOB_S20_1;
	pin P95 = GND;
	pin P96 = IOB_S22_0;
	pin P97 = IOB_S22_1;
	pin P98 = IOB_S23_2;
	pin P99 = IOB_S24_0;
	pin P100 = IOB_S24_1;
	pin P101 = IOB_S25_2;
	pin P102 = IOB_S26_0;
	pin P103 = IOB_S26_1;
	pin P104 = DONE;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E4_2;
	pin P111 = VCCAUX;
	pin P112 = IOB_E6_0;
	pin P113 = IOB_E6_1;
	pin P114 = VCCO1;
	pin P115 = IOB_E8_0;
	pin P116 = IOB_E8_1;
	pin P117 = VCCINT;
	pin P118 = IOB_E9_2;
	pin P119 = IOB_E10_0;
	pin P120 = IOB_E10_1;
	pin P121 = GND;
	pin P122 = IOB_E12_0;
	pin P123 = IOB_E12_1;
	pin P124 = IOB_E13_2;
	pin P125 = VCCO1;
	pin P126 = IOB_E14_0;
	pin P127 = IOB_E14_1;
	pin P128 = IOB_E16_0;
	pin P129 = IOB_E16_1;
	pin P130 = IOB_E17_2;
	pin P131 = GND;
	pin P132 = IOB_E18_0;
	pin P133 = IOB_E18_1;
	pin P134 = IOB_E20_0;
	pin P135 = IOB_E20_1;
	pin P136 = IOB_E21_2;
	pin P137 = IOB_E22_0;
	pin P138 = IOB_E22_1;
	pin P139 = IOB_E24_0;
	pin P140 = IOB_E24_1;
	pin P141 = GND;
	pin P142 = IOB_E25_2;
	pin P143 = VCCO1;
	pin P144 = IOB_E26_0;
	pin P145 = IOB_E26_1;
	pin P146 = IOB_E28_0;
	pin P147 = IOB_E28_1;
	pin P148 = IOB_E29_2;
	pin P149 = VCCAUX;
	pin P150 = IOB_E31_0;
	pin P151 = IOB_E31_1;
	pin P152 = IOB_E33_0;
	pin P153 = IOB_E33_1;
	pin P154 = IOB_E34_2;
	pin P155 = TMS;
	pin P156 = GND;
	pin P157 = TDO;
	pin P158 = TCK;
	pin P159 = IOB_N26_2;
	pin P160 = IOB_N25_0;
	pin P161 = IOB_N25_1;
	pin P162 = IOB_N23_0;
	pin P163 = IOB_N23_1;
	pin P164 = IOB_N21_0;
	pin P165 = IOB_N21_1;
	pin P166 = VCCAUX;
	pin P167 = IOB_N20_0;
	pin P168 = IOB_N20_1;
	pin P169 = IOB_N19_2;
	pin P170 = VCCINT;
	pin P171 = IOB_N18_0;
	pin P172 = IOB_N18_1;
	pin P173 = GND;
	pin P174 = IOB_N17_0;
	pin P175 = IOB_N17_1;
	pin P176 = VCCO0;
	pin P177 = IOB_N16_0;
	pin P178 = IOB_N16_1;
	pin P179 = IOB_N15_2;
	pin P180 = IOB_N14_0;
	pin P181 = IOB_N14_1;
	pin P182 = GND;
	pin P183 = IOB_N13_0;
	pin P184 = IOB_N13_1;
	pin P185 = IOB_N12_0;
	pin P186 = IOB_N12_1;
	pin P187 = IOB_N11_2;
	pin P188 = GND;
	pin P189 = IOB_N10_0;
	pin P190 = IOB_N10_1;
	pin P191 = VCCO0;
	pin P192 = IOB_N9_0;
	pin P193 = IOB_N9_1;
	pin P194 = IOB_N8_2;
	pin P195 = VCCAUX;
	pin P196 = IOB_N7_0;
	pin P197 = IOB_N7_1;
	pin P198 = GND;
	pin P199 = IOB_N5_0;
	pin P200 = IOB_N5_1;
	pin P201 = VCCO0;
	pin P202 = IOB_N3_0;
	pin P203 = IOB_N3_1;
	pin P204 = IOB_N2_2;
	pin P205 = IOB_N1_0;
	pin P206 = IOB_N1_1;
	pin P207 = TDI;
	pin P208 = GND;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E6_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N15_2;
	vref IOB_N20_1;
	vref IOB_N23_1;
}

// xc3s250e-tq144 xa3s250e-tqg144
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = IOB_W31_2;
	pin P7 = IOB_W29_0;
	pin P8 = IOB_W29_1;
	pin P9 = VCCINT;
	pin P10 = IOB_W26_2;
	pin P11 = GND;
	pin P12 = IOB_W22_2;
	pin P13 = VCCO3;
	pin P14 = IOB_W21_0;
	pin P15 = IOB_W21_1;
	pin P16 = IOB_W19_0;
	pin P17 = IOB_W19_1;
	pin P18 = IOB_W18_2;
	pin P19 = GND;
	pin P20 = IOB_W17_0;
	pin P21 = IOB_W17_1;
	pin P22 = IOB_W15_0;
	pin P23 = IOB_W15_1;
	pin P24 = IOB_W14_2;
	pin P25 = IOB_W11_0;
	pin P26 = IOB_W11_1;
	pin P27 = GND;
	pin P28 = VCCO3;
	pin P29 = IOB_W6_2;
	pin P30 = VCCAUX;
	pin P31 = IOB_W5_2;
	pin P32 = IOB_W4_0;
	pin P33 = IOB_W4_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = IOB_W1_2;
	pin P37 = GND;
	pin P38 = IOB_S1_2;
	pin P39 = IOB_S2_0;
	pin P40 = IOB_S2_1;
	pin P41 = IOB_S3_1;
	pin P42 = VCCO2;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S4_1;
	pin P45 = VCCINT;
	pin P46 = GND;
	pin P47 = IOB_S10_0;
	pin P48 = IOB_S10_1;
	pin P49 = VCCO2;
	pin P50 = IOB_S11_0;
	pin P51 = IOB_S11_1;
	pin P52 = IOB_S12_2;
	pin P53 = IOB_S13_0;
	pin P54 = IOB_S13_1;
	pin P55 = GND;
	pin P56 = IOB_S14_0;
	pin P57 = IOB_S14_1;
	pin P58 = IOB_S15_0;
	pin P59 = IOB_S15_1;
	pin P60 = IOB_S16_2;
	pin P61 = GND;
	pin P62 = IOB_S17_0;
	pin P63 = IOB_S17_1;
	pin P64 = VCCO2;
	pin P65 = VCCAUX;
	pin P66 = IOB_S23_2;
	pin P67 = IOB_S24_0;
	pin P68 = IOB_S24_1;
	pin P69 = IOB_S25_2;
	pin P70 = IOB_S26_0;
	pin P71 = IOB_S26_1;
	pin P72 = DONE;
	pin P73 = GND;
	pin P74 = IOB_E1_0;
	pin P75 = IOB_E1_1;
	pin P76 = IOB_E3_0;
	pin P77 = IOB_E3_1;
	pin P78 = IOB_E4_2;
	pin P79 = VCCO1;
	pin P80 = VCCINT;
	pin P81 = IOB_E10_0;
	pin P82 = IOB_E10_1;
	pin P83 = IOB_E12_1;
	pin P84 = IOB_E13_2;
	pin P85 = IOB_E14_0;
	pin P86 = IOB_E14_1;
	pin P87 = IOB_E16_0;
	pin P88 = IOB_E16_1;
	pin P89 = IOB_E17_2;
	pin P90 = GND;
	pin P91 = IOB_E18_0;
	pin P92 = IOB_E18_1;
	pin P93 = IOB_E20_0;
	pin P94 = IOB_E20_1;
	pin P95 = IOB_E21_2;
	pin P96 = IOB_E22_0;
	pin P97 = IOB_E22_1;
	pin P98 = IOB_E24_1;
	pin P99 = GND;
	pin P100 = VCCO1;
	pin P101 = IOB_E29_2;
	pin P102 = VCCAUX;
	pin P103 = IOB_E31_0;
	pin P104 = IOB_E31_1;
	pin P105 = IOB_E33_0;
	pin P106 = IOB_E33_1;
	pin P107 = IOB_E34_2;
	pin P108 = TMS;
	pin P109 = TDO;
	pin P110 = TCK;
	pin P111 = IOB_N26_2;
	pin P112 = IOB_N25_0;
	pin P113 = IOB_N25_1;
	pin P114 = IOB_N19_2;
	pin P115 = VCCINT;
	pin P116 = IOB_N18_0;
	pin P117 = IOB_N18_1;
	pin P118 = GND;
	pin P119 = IOB_N17_0;
	pin P120 = IOB_N17_1;
	pin P121 = VCCO0;
	pin P122 = IOB_N16_0;
	pin P123 = IOB_N16_1;
	pin P124 = IOB_N15_2;
	pin P125 = IOB_N14_0;
	pin P126 = IOB_N14_1;
	pin P127 = GND;
	pin P128 = IOB_N13_0;
	pin P129 = IOB_N13_1;
	pin P130 = IOB_N12_0;
	pin P131 = IOB_N12_1;
	pin P132 = IOB_N11_2;
	pin P133 = GND;
	pin P134 = IOB_N9_0;
	pin P135 = IOB_N9_1;
	pin P136 = IOB_N8_2;
	pin P137 = VCCAUX;
	pin P138 = VCCO0;
	pin P139 = IOB_N3_0;
	pin P140 = IOB_N3_1;
	pin P141 = IOB_N2_2;
	pin P142 = IOB_N1_0;
	pin P143 = IOB_N1_1;
	pin P144 = TDI;
	vref IOB_W5_2;
	vref IOB_W22_2;
	vref IOB_W32_1;
	vref IOB_E12_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_S23_2;
	vref IOB_N9_1;
	vref IOB_N15_2;
}

// xc3s250e-vq100 xa3s250e-vqg100
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W34_0;
	pin P3 = IOB_W34_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W32_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W21_0;
	pin P10 = IOB_W21_1;
	pin P11 = IOB_W19_0;
	pin P12 = IOB_W19_1;
	pin P13 = IOB_W18_2;
	pin P14 = GND;
	pin P15 = IOB_W17_0;
	pin P16 = IOB_W17_1;
	pin P17 = IOB_W15_0;
	pin P18 = IOB_W15_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S10_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S11_0;
	pin P33 = IOB_S11_1;
	pin P34 = IOB_S12_2;
	pin P35 = IOB_S13_0;
	pin P36 = IOB_S13_1;
	pin P37 = GND;
	pin P38 = IOB_S14_0;
	pin P39 = IOB_S14_1;
	pin P40 = IOB_S15_0;
	pin P41 = IOB_S15_1;
	pin P42 = IOB_S16_2;
	pin P43 = IOB_S17_0;
	pin P44 = IOB_S17_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S24_0;
	pin P48 = IOB_S24_1;
	pin P49 = IOB_S26_0;
	pin P50 = IOB_S26_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E10_0;
	pin P58 = IOB_E10_1;
	pin P59 = GND;
	pin P60 = IOB_E14_0;
	pin P61 = IOB_E14_1;
	pin P62 = IOB_E16_0;
	pin P63 = IOB_E16_1;
	pin P64 = GND;
	pin P65 = IOB_E18_0;
	pin P66 = IOB_E18_1;
	pin P67 = IOB_E20_0;
	pin P68 = IOB_E20_1;
	pin P69 = IOB_E21_2;
	pin P70 = IOB_E22_0;
	pin P71 = IOB_E22_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N25_0;
	pin P79 = IOB_N25_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N16_0;
	pin P84 = IOB_N16_1;
	pin P85 = IOB_N14_0;
	pin P86 = IOB_N14_1;
	pin P87 = GND;
	pin P88 = IOB_N13_0;
	pin P89 = IOB_N13_1;
	pin P90 = IOB_N12_0;
	pin P91 = IOB_N12_1;
	pin P92 = IOB_N11_2;
	pin P93 = GND;
	pin P94 = IOB_N9_0;
	pin P95 = IOB_N9_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W32_1;
	vref IOB_E21_2;
	vref IOB_S10_1;
	vref IOB_N9_1;
}

// xc3s500e-cp132 xa3s500e-cpg132
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = PROG_B;
	pin A2 = TDI;
	pin A3 = IOB_N1_0;
	pin A4 = GND;
	pin A5 = VCCAUX;
	pin A6 = VCCO0;
	pin A7 = IOB_N16_0;
	pin A8 = GND;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N20_0;
	pin A11 = VCCINT;
	pin A12 = IOB_N29_1;
	pin A13 = IOB_N33_0;
	pin A14 = TDO;
	pin B1 = IOB_W46_1;
	pin B2 = IOB_W46_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N7_0;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N16_1;
	pin B8 = IOB_N17_0;
	pin B9 = IOB_N18_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N28_1;
	pin B12 = IOB_N29_0;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = GND;
	pin C2 = IOB_W39_1;
	pin C3 = IOB_W39_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_1;
	pin C7 = GND;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N20_1;
	pin C10 = GND;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N33_1;
	pin C13 = IOB_E45_1;
	pin C14 = IOB_E45_0;
	pin D1 = IOB_W31_1;
	pin D2 = IOB_W31_0;
	pin D3 = VCCINT;
	pin D12 = IOB_E43_1;
	pin D13 = IOB_E43_0;
	pin D14 = VCCINT;
	pin E1 = VCCO3;
	pin E2 = IOB_W28_2;
	pin E3 = GND;
	pin E12 = VCCAUX;
	pin E13 = VCCO1;
	pin E14 = GND;
	pin F1 = IOB_W25_0;
	pin F2 = IOB_W27_1;
	pin F3 = IOB_W27_0;
	pin F12 = IOB_E30_1;
	pin F13 = IOB_E28_1;
	pin F14 = IOB_E28_0;
	pin G1 = IOB_W25_1;
	pin G2 = GND;
	pin G3 = IOB_W23_0;
	pin G12 = IOB_E27_2;
	pin G13 = IOB_E26_1;
	pin G14 = IOB_E26_0;
	pin H1 = IOB_W23_1;
	pin H2 = IOB_W21_0;
	pin H3 = IOB_W21_1;
	pin H12 = IOB_E24_1;
	pin H13 = IOB_E24_0;
	pin H14 = GND;
	pin J1 = GND;
	pin J2 = VCCO3;
	pin J3 = IOB_W13_1;
	pin J12 = IOB_E20_1;
	pin J13 = IOB_E22_0;
	pin J14 = IOB_E22_1;
	pin K1 = VCCAUX;
	pin K2 = VCCINT;
	pin K3 = IOB_W6_2;
	pin K12 = GND;
	pin K13 = IOB_E18_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_1;
	pin L3 = IOB_W2_0;
	pin L12 = VCCINT;
	pin L13 = IOB_E16_0;
	pin L14 = IOB_E16_1;
	pin M1 = IOB_W2_1;
	pin M2 = IOB_S2_0;
	pin M3 = GND;
	pin M4 = IOB_S15_0;
	pin M5 = IOB_S17_0;
	pin M6 = IOB_S18_0;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S28_1;
	pin M10 = IOB_S30_1;
	pin M11 = IOB_S32_1;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E3_1;
	pin M14 = VCCO1;
	pin N1 = IOB_S2_1;
	pin N2 = IOB_S4_1;
	pin N3 = IOB_S14_1;
	pin N4 = IOB_S15_1;
	pin N5 = IOB_S17_1;
	pin N6 = IOB_S18_1;
	pin N7 = IOB_S20_2;
	pin N8 = IOB_S21_1;
	pin N9 = IOB_S28_0;
	pin N10 = IOB_S30_0;
	pin N11 = IOB_S32_0;
	pin N12 = IOB_S34_1;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_S4_0;
	pin P2 = VCCINT;
	pin P3 = VCCO2;
	pin P4 = IOB_S16_2;
	pin P5 = GND;
	pin P6 = IOB_S19_0;
	pin P7 = IOB_S19_1;
	pin P8 = IOB_S21_0;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = IOB_S31_2;
	pin P12 = IOB_S34_0;
	pin P13 = DONE;
	pin P14 = GND;
	vref IOB_W6_2;
	vref IOB_W28_2;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_S31_2;
	vref IOB_N10_1;
	vref IOB_N28_1;
}

// xc3s500e-fg320
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N8_2;
	pin A8 = IOB_N11_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N23_2;
	pin A12 = NC;
	pin A13 = IOB_N28_0;
	pin A14 = IOB_N29_1;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N33_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N7_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N17_0;
	pin B9 = IOB_N17_1;
	pin B10 = IOB_N18_0;
	pin B11 = IOB_N19_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N28_1;
	pin B14 = IOB_N29_0;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N33_0;
	pin B17 = GND;
	pin B18 = IOB_E46_2;
	pin C1 = IOB_W46_0;
	pin C2 = IOB_W46_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N10_0;
	pin C8 = IOB_N13_0;
	pin C9 = IOB_N16_0;
	pin C10 = GND;
	pin C11 = IOB_N22_0;
	pin C12 = IOB_N25_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N31_1;
	pin C15 = IOB_N34_2;
	pin C16 = TDO;
	pin C17 = IOB_E45_1;
	pin C18 = IOB_E45_0;
	pin D1 = IOB_W44_0;
	pin D2 = IOB_W44_1;
	pin D3 = IOB_W43_2;
	pin D4 = NC;
	pin D5 = IOB_N5_1;
	pin D6 = NC;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N13_1;
	pin D9 = IOB_N16_1;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_1;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N31_0;
	pin D15 = TMS;
	pin D16 = IOB_E43_1;
	pin D17 = IOB_E43_0;
	pin D18 = IOB_E42_2;
	pin E1 = IOB_W42_1;
	pin E2 = IOB_W42_0;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N12_0;
	pin E9 = IOB_N14_0;
	pin E10 = IOB_N20_1;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N26_1;
	pin E13 = IOB_N30_2;
	pin E14 = VCCINT;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = IOB_E41_2;
	pin E18 = IOB_E39_2;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W41_2;
	pin F5 = IOB_W40_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N9_0;
	pin F8 = IOB_N12_1;
	pin F9 = IOB_N14_1;
	pin F10 = IOB_N21_0;
	pin F11 = IOB_N24_1;
	pin F12 = IOB_N26_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E40_1;
	pin F15 = IOB_E40_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E36_1;
	pin F18 = IOB_E36_0;
	pin G1 = IOB_W36_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W35_1;
	pin G6 = IOB_W35_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N15_2;
	pin G10 = IOB_N21_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E38_1;
	pin G14 = IOB_E38_0;
	pin G15 = IOB_E34_0;
	pin G16 = IOB_E34_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E31_2;
	pin H1 = IOB_W29_1;
	pin H2 = IOB_W29_0;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W31_0;
	pin H5 = IOB_W33_1;
	pin H6 = IOB_W33_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E35_2;
	pin H14 = IOB_E32_0;
	pin H15 = IOB_E32_1;
	pin H16 = IOB_E30_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E27_2;
	pin J1 = IOB_W25_0;
	pin J2 = IOB_W25_1;
	pin J3 = GND;
	pin J4 = IOB_W27_1;
	pin J5 = IOB_W27_0;
	pin J6 = IOB_W28_2;
	pin J7 = IOB_W32_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E28_0;
	pin J13 = IOB_E28_1;
	pin J14 = IOB_E26_1;
	pin J15 = IOB_E26_0;
	pin J16 = IOB_E24_1;
	pin J17 = IOB_E24_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W24_2;
	pin K3 = IOB_W23_0;
	pin K4 = IOB_W23_1;
	pin K5 = IOB_W21_1;
	pin K6 = IOB_W21_0;
	pin K7 = IOB_W20_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E20_1;
	pin K13 = IOB_E20_0;
	pin K14 = IOB_E22_1;
	pin K15 = IOB_E22_0;
	pin K16 = GND;
	pin K17 = IOB_E19_2;
	pin K18 = IOB_E23_2;
	pin L1 = IOB_W19_0;
	pin L2 = IOB_W19_1;
	pin L3 = IOB_W17_0;
	pin L4 = IOB_W17_1;
	pin L5 = IOB_W15_1;
	pin L6 = IOB_W15_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E15_2;
	pin L14 = IOB_E11_2;
	pin L15 = IOB_E16_1;
	pin L16 = IOB_E16_0;
	pin L17 = IOB_E18_1;
	pin L18 = IOB_E18_0;
	pin M1 = IOB_W16_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W13_1;
	pin M4 = IOB_W13_0;
	pin M5 = IOB_W11_0;
	pin M6 = IOB_W11_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S15_1;
	pin M10 = IOB_S21_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E8_1;
	pin M14 = IOB_E8_0;
	pin M15 = IOB_E12_0;
	pin M16 = IOB_E12_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E14_1;
	pin N1 = IOB_W12_2;
	pin N2 = IOB_W8_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W9_0;
	pin N5 = IOB_W9_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S11_1;
	pin N9 = IOB_S15_0;
	pin N10 = IOB_S21_1;
	pin N11 = IOB_S23_1;
	pin N12 = NC;
	pin N13 = VCCINT;
	pin N14 = NC;
	pin N15 = NC;
	pin N16 = VCCO1;
	pin N17 = IOB_E7_2;
	pin N18 = IOB_E14_0;
	pin P1 = IOB_W7_1;
	pin P2 = IOB_W7_0;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = VCCINT;
	pin P6 = IOB_S7_1;
	pin P7 = IOB_S9_1;
	pin P8 = IOB_S11_0;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S19_1;
	pin P11 = IOB_S23_0;
	pin P12 = NC;
	pin P13 = IOB_S28_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E6_2;
	pin P16 = NC;
	pin P17 = IOB_E10_0;
	pin P18 = IOB_E10_1;
	pin R1 = IOB_W5_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W6_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S7_0;
	pin R7 = IOB_S10_1;
	pin R8 = IOB_S13_0;
	pin R9 = IOB_S16_2;
	pin R10 = IOB_S19_0;
	pin R11 = IOB_S24_2;
	pin R12 = IOB_S26_1;
	pin R13 = IOB_S28_1;
	pin R14 = IOB_S30_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S13_1;
	pin T9 = GND;
	pin T10 = IOB_S18_1;
	pin T11 = IOB_S22_0;
	pin T12 = IOB_S26_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S30_0;
	pin T15 = IOB_S31_2;
	pin T16 = IOB_S34_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S8_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S14_0;
	pin U9 = IOB_S17_0;
	pin U10 = IOB_S18_0;
	pin U11 = IOB_S22_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S27_2;
	pin U14 = IOB_S29_1;
	pin U15 = IOB_S32_1;
	pin U16 = IOB_S34_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S17_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S20_2;
	pin V12 = IOB_S25_0;
	pin V13 = IOB_S25_1;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S32_0;
	pin V16 = IOB_S33_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W6_2;
	vref IOB_W15_1;
	vref IOB_W28_2;
	vref IOB_W37_1;
	vref IOB_W44_1;
	vref IOB_E5_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_E42_2;
	vref IOB_S5_2;
	vref IOB_S14_1;
	vref IOB_S25_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N9_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-ft256 xa3s500e-ftg256
bond BOND43 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N15_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N18_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N30_2;
	pin A13 = IOB_N31_1;
	pin A14 = IOB_N33_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W46_0;
	pin B2 = IOB_W46_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N17_1;
	pin B9 = GND;
	pin B10 = IOB_N27_2;
	pin B11 = IOB_N28_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N31_0;
	pin B14 = IOB_N33_0;
	pin B15 = TMS;
	pin B16 = IOB_E46_2;
	pin C1 = IOB_W44_0;
	pin C2 = IOB_W44_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N16_0;
	pin C9 = IOB_N21_1;
	pin C10 = IOB_N21_0;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N32_1;
	pin C13 = IOB_N34_2;
	pin C14 = TDO;
	pin C15 = IOB_E45_1;
	pin C16 = IOB_E45_0;
	pin D1 = IOB_W35_0;
	pin D2 = IOB_W43_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N7_1;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N16_1;
	pin D9 = IOB_N19_2;
	pin D10 = IOB_N24_0;
	pin D11 = IOB_N29_0;
	pin D12 = IOB_N32_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E43_1;
	pin D15 = IOB_E43_0;
	pin D16 = IOB_E42_2;
	pin E1 = IOB_W35_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N14_0;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N24_1;
	pin E11 = IOB_N29_1;
	pin E12 = VCCINT;
	pin E13 = IOB_E40_0;
	pin E14 = IOB_E39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_E40_1;
	pin F1 = VCCAUX;
	pin F2 = IOB_W32_2;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W41_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N14_1;
	pin F9 = IOB_N20_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E36_1;
	pin F13 = IOB_E36_0;
	pin F14 = IOB_E34_0;
	pin F15 = IOB_E34_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W28_2;
	pin G2 = IOB_W29_1;
	pin G3 = IOB_W29_0;
	pin G4 = IOB_W31_1;
	pin G5 = IOB_W31_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E31_2;
	pin G13 = IOB_E30_0;
	pin G14 = IOB_E30_1;
	pin G15 = IOB_E28_0;
	pin G16 = IOB_E28_1;
	pin H1 = IOB_W24_2;
	pin H2 = GND;
	pin H3 = IOB_W25_0;
	pin H4 = IOB_W25_1;
	pin H5 = IOB_W27_0;
	pin H6 = IOB_W27_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E26_1;
	pin H12 = IOB_E26_0;
	pin H13 = IOB_E27_2;
	pin H14 = IOB_E24_1;
	pin H15 = IOB_E24_0;
	pin H16 = IOB_E23_2;
	pin J1 = IOB_W19_0;
	pin J2 = IOB_W23_0;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W21_1;
	pin J5 = IOB_W21_0;
	pin J6 = IOB_W20_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E15_2;
	pin J12 = IOB_E19_2;
	pin J13 = IOB_E22_1;
	pin J14 = IOB_E22_0;
	pin J15 = GND;
	pin J16 = IOB_E20_1;
	pin K1 = IOB_W19_1;
	pin K2 = IOB_W17_0;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W16_2;
	pin K5 = IOB_W13_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E16_1;
	pin K13 = IOB_E16_0;
	pin K14 = IOB_E18_1;
	pin K15 = IOB_E18_0;
	pin K16 = IOB_E20_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W15_1;
	pin L3 = IOB_W15_0;
	pin L4 = IOB_W9_1;
	pin L5 = IOB_W13_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S15_1;
	pin L9 = IOB_S21_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = IOB_E10_0;
	pin L13 = IOB_E10_1;
	pin L14 = IOB_E12_0;
	pin L15 = IOB_E12_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W11_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W8_2;
	pin M4 = IOB_W9_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S8_2;
	pin M8 = IOB_S15_0;
	pin M9 = IOB_S21_1;
	pin M10 = IOB_S26_1;
	pin M11 = IOB_S29_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E6_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E8_1;
	pin N1 = IOB_W11_1;
	pin N2 = IOB_W6_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S7_1;
	pin N7 = IOB_S13_0;
	pin N8 = IOB_S17_0;
	pin N9 = IOB_S19_1;
	pin N10 = IOB_S26_0;
	pin N11 = IOB_S29_0;
	pin N12 = IOB_S30_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E5_1;
	pin N16 = IOB_E8_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S11_1;
	pin P7 = IOB_S13_1;
	pin P8 = IOB_S17_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S25_0;
	pin P11 = IOB_S28_1;
	pin P12 = IOB_S30_0;
	pin P13 = IOB_S31_2;
	pin P14 = IOB_S34_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S11_0;
	pin R7 = IOB_S14_0;
	pin R8 = GND;
	pin R9 = IOB_S18_1;
	pin R10 = IOB_S25_1;
	pin R11 = IOB_S28_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S32_1;
	pin R14 = IOB_S34_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S14_1;
	pin T8 = IOB_S16_2;
	pin T9 = IOB_S18_0;
	pin T10 = IOB_S20_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S27_2;
	pin T13 = IOB_S32_0;
	pin T14 = IOB_S33_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W6_2;
	vref IOB_W15_1;
	vref IOB_W28_2;
	vref IOB_W37_1;
	vref IOB_W44_1;
	vref IOB_E5_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_E42_2;
	vref IOB_S5_2;
	vref IOB_S14_1;
	vref IOB_S25_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-pq208 xa3s500e-pqg208
bond BOND44 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W46_1;
	pin P4 = IOB_W44_0;
	pin P5 = IOB_W44_1;
	pin P6 = IOB_W43_2;
	pin P7 = VCCAUX;
	pin P8 = IOB_W39_0;
	pin P9 = IOB_W39_1;
	pin P10 = GND;
	pin P11 = IOB_W35_0;
	pin P12 = IOB_W35_1;
	pin P13 = VCCINT;
	pin P14 = IOB_W32_2;
	pin P15 = IOB_W31_0;
	pin P16 = IOB_W31_1;
	pin P17 = GND;
	pin P18 = IOB_W29_0;
	pin P19 = IOB_W29_1;
	pin P20 = IOB_W28_2;
	pin P21 = VCCO3;
	pin P22 = IOB_W27_0;
	pin P23 = IOB_W27_1;
	pin P24 = IOB_W25_0;
	pin P25 = IOB_W25_1;
	pin P26 = IOB_W24_2;
	pin P27 = GND;
	pin P28 = IOB_W23_0;
	pin P29 = IOB_W23_1;
	pin P30 = IOB_W21_0;
	pin P31 = IOB_W21_1;
	pin P32 = IOB_W20_2;
	pin P33 = IOB_W19_0;
	pin P34 = IOB_W19_1;
	pin P35 = IOB_W17_0;
	pin P36 = IOB_W17_1;
	pin P37 = GND;
	pin P38 = VCCO3;
	pin P39 = IOB_W13_0;
	pin P40 = IOB_W13_1;
	pin P41 = IOB_W11_0;
	pin P42 = IOB_W11_1;
	pin P43 = IOB_W8_2;
	pin P44 = VCCAUX;
	pin P45 = IOB_W6_2;
	pin P46 = VCCO3;
	pin P47 = IOB_W4_0;
	pin P48 = IOB_W4_1;
	pin P49 = IOB_W2_0;
	pin P50 = IOB_W2_1;
	pin P51 = IOB_W1_2;
	pin P52 = GND;
	pin P53 = GND;
	pin P54 = IOB_S1_2;
	pin P55 = IOB_S2_0;
	pin P56 = IOB_S2_1;
	pin P57 = IOB_S3_0;
	pin P58 = IOB_S3_1;
	pin P59 = VCCO2;
	pin P60 = IOB_S4_0;
	pin P61 = IOB_S4_1;
	pin P62 = IOB_S6_0;
	pin P63 = IOB_S6_1;
	pin P64 = IOB_S7_0;
	pin P65 = IOB_S7_1;
	pin P66 = VCCAUX;
	pin P67 = VCCINT;
	pin P68 = IOB_S11_0;
	pin P69 = IOB_S11_1;
	pin P70 = GND;
	pin P71 = IOB_S14_0;
	pin P72 = IOB_S14_1;
	pin P73 = VCCO2;
	pin P74 = IOB_S15_0;
	pin P75 = IOB_S15_1;
	pin P76 = IOB_S16_2;
	pin P77 = IOB_S17_0;
	pin P78 = IOB_S17_1;
	pin P79 = GND;
	pin P80 = IOB_S18_0;
	pin P81 = IOB_S18_1;
	pin P82 = IOB_S19_0;
	pin P83 = IOB_S19_1;
	pin P84 = IOB_S20_2;
	pin P85 = GND;
	pin P86 = IOB_S21_0;
	pin P87 = IOB_S21_1;
	pin P88 = VCCO2;
	pin P89 = IOB_S26_0;
	pin P90 = IOB_S26_1;
	pin P91 = IOB_S27_2;
	pin P92 = VCCAUX;
	pin P93 = IOB_S28_0;
	pin P94 = IOB_S28_1;
	pin P95 = GND;
	pin P96 = IOB_S30_0;
	pin P97 = IOB_S30_1;
	pin P98 = IOB_S31_2;
	pin P99 = IOB_S32_0;
	pin P100 = IOB_S32_1;
	pin P101 = IOB_S33_2;
	pin P102 = IOB_S34_0;
	pin P103 = IOB_S34_1;
	pin P104 = DONE;
	pin P105 = GND;
	pin P106 = IOB_E1_0;
	pin P107 = IOB_E1_1;
	pin P108 = IOB_E3_0;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E4_2;
	pin P111 = VCCAUX;
	pin P112 = IOB_E8_0;
	pin P113 = IOB_E8_1;
	pin P114 = VCCO1;
	pin P115 = IOB_E12_0;
	pin P116 = IOB_E12_1;
	pin P117 = VCCINT;
	pin P118 = IOB_E15_2;
	pin P119 = IOB_E16_0;
	pin P120 = IOB_E16_1;
	pin P121 = GND;
	pin P122 = IOB_E18_0;
	pin P123 = IOB_E18_1;
	pin P124 = IOB_E19_2;
	pin P125 = VCCO1;
	pin P126 = IOB_E20_0;
	pin P127 = IOB_E20_1;
	pin P128 = IOB_E22_0;
	pin P129 = IOB_E22_1;
	pin P130 = IOB_E23_2;
	pin P131 = GND;
	pin P132 = IOB_E24_0;
	pin P133 = IOB_E24_1;
	pin P134 = IOB_E26_0;
	pin P135 = IOB_E26_1;
	pin P136 = IOB_E27_2;
	pin P137 = IOB_E28_0;
	pin P138 = IOB_E28_1;
	pin P139 = IOB_E30_0;
	pin P140 = IOB_E30_1;
	pin P141 = GND;
	pin P142 = IOB_E31_2;
	pin P143 = VCCO1;
	pin P144 = IOB_E34_0;
	pin P145 = IOB_E34_1;
	pin P146 = IOB_E36_0;
	pin P147 = IOB_E36_1;
	pin P148 = IOB_E39_2;
	pin P149 = VCCAUX;
	pin P150 = IOB_E43_0;
	pin P151 = IOB_E43_1;
	pin P152 = IOB_E45_0;
	pin P153 = IOB_E45_1;
	pin P154 = IOB_E46_2;
	pin P155 = TMS;
	pin P156 = GND;
	pin P157 = TDO;
	pin P158 = TCK;
	pin P159 = IOB_N34_2;
	pin P160 = IOB_N33_0;
	pin P161 = IOB_N33_1;
	pin P162 = IOB_N31_0;
	pin P163 = IOB_N31_1;
	pin P164 = IOB_N29_0;
	pin P165 = IOB_N29_1;
	pin P166 = VCCAUX;
	pin P167 = IOB_N28_0;
	pin P168 = IOB_N28_1;
	pin P169 = IOB_N27_2;
	pin P170 = VCCINT;
	pin P171 = IOB_N24_0;
	pin P172 = IOB_N24_1;
	pin P173 = GND;
	pin P174 = IOB_N21_0;
	pin P175 = IOB_N21_1;
	pin P176 = VCCO0;
	pin P177 = IOB_N20_0;
	pin P178 = IOB_N20_1;
	pin P179 = IOB_N19_2;
	pin P180 = IOB_N18_0;
	pin P181 = IOB_N18_1;
	pin P182 = GND;
	pin P183 = IOB_N17_0;
	pin P184 = IOB_N17_1;
	pin P185 = IOB_N16_0;
	pin P186 = IOB_N16_1;
	pin P187 = IOB_N15_2;
	pin P188 = GND;
	pin P189 = IOB_N14_0;
	pin P190 = IOB_N14_1;
	pin P191 = VCCO0;
	pin P192 = IOB_N10_0;
	pin P193 = IOB_N10_1;
	pin P194 = IOB_N8_2;
	pin P195 = VCCAUX;
	pin P196 = IOB_N7_0;
	pin P197 = IOB_N7_1;
	pin P198 = GND;
	pin P199 = IOB_N5_0;
	pin P200 = IOB_N5_1;
	pin P201 = VCCO0;
	pin P202 = IOB_N3_0;
	pin P203 = IOB_N3_1;
	pin P204 = IOB_N2_2;
	pin P205 = IOB_N1_0;
	pin P206 = IOB_N1_1;
	pin P207 = TDI;
	pin P208 = GND;
	vref IOB_W6_2;
	vref IOB_W28_2;
	vref IOB_W44_1;
	vref IOB_E8_1;
	vref IOB_E18_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_S31_2;
	vref IOB_N5_1;
	vref IOB_N10_1;
	vref IOB_N19_2;
	vref IOB_N28_1;
	vref IOB_N31_1;
}

// xc3s500e-vq100
bond BOND45 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = PROG_B;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W46_1;
	pin P4 = IOB_W44_0;
	pin P5 = IOB_W44_1;
	pin P6 = VCCINT;
	pin P7 = GND;
	pin P8 = VCCO3;
	pin P9 = IOB_W27_0;
	pin P10 = IOB_W27_1;
	pin P11 = IOB_W25_0;
	pin P12 = IOB_W25_1;
	pin P13 = IOB_W24_2;
	pin P14 = GND;
	pin P15 = IOB_W23_0;
	pin P16 = IOB_W23_1;
	pin P17 = IOB_W21_0;
	pin P18 = IOB_W21_1;
	pin P19 = GND;
	pin P20 = VCCO3;
	pin P21 = VCCAUX;
	pin P22 = IOB_W2_0;
	pin P23 = IOB_W2_1;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S2_1;
	pin P26 = IOB_S4_0;
	pin P27 = IOB_S4_1;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_S14_1;
	pin P31 = VCCO2;
	pin P32 = IOB_S15_0;
	pin P33 = IOB_S15_1;
	pin P34 = IOB_S16_2;
	pin P35 = IOB_S17_0;
	pin P36 = IOB_S17_1;
	pin P37 = GND;
	pin P38 = IOB_S18_0;
	pin P39 = IOB_S18_1;
	pin P40 = IOB_S19_0;
	pin P41 = IOB_S19_1;
	pin P42 = IOB_S20_2;
	pin P43 = IOB_S21_0;
	pin P44 = IOB_S21_1;
	pin P45 = VCCO2;
	pin P46 = VCCAUX;
	pin P47 = IOB_S32_0;
	pin P48 = IOB_S32_1;
	pin P49 = IOB_S34_0;
	pin P50 = IOB_S34_1;
	pin P51 = DONE;
	pin P52 = GND;
	pin P53 = IOB_E1_0;
	pin P54 = IOB_E1_1;
	pin P55 = VCCO1;
	pin P56 = VCCINT;
	pin P57 = IOB_E16_0;
	pin P58 = IOB_E16_1;
	pin P59 = GND;
	pin P60 = IOB_E20_0;
	pin P61 = IOB_E20_1;
	pin P62 = IOB_E22_0;
	pin P63 = IOB_E22_1;
	pin P64 = GND;
	pin P65 = IOB_E24_0;
	pin P66 = IOB_E24_1;
	pin P67 = IOB_E26_0;
	pin P68 = IOB_E26_1;
	pin P69 = IOB_E27_2;
	pin P70 = IOB_E28_0;
	pin P71 = IOB_E28_1;
	pin P72 = GND;
	pin P73 = VCCO1;
	pin P74 = VCCAUX;
	pin P75 = TMS;
	pin P76 = TDO;
	pin P77 = TCK;
	pin P78 = IOB_N33_0;
	pin P79 = IOB_N33_1;
	pin P80 = VCCINT;
	pin P81 = GND;
	pin P82 = VCCO0;
	pin P83 = IOB_N20_0;
	pin P84 = IOB_N20_1;
	pin P85 = IOB_N18_0;
	pin P86 = IOB_N18_1;
	pin P87 = GND;
	pin P88 = IOB_N17_0;
	pin P89 = IOB_N17_1;
	pin P90 = IOB_N16_0;
	pin P91 = IOB_N16_1;
	pin P92 = IOB_N15_2;
	pin P93 = GND;
	pin P94 = IOB_N10_0;
	pin P95 = IOB_N10_1;
	pin P96 = VCCAUX;
	pin P97 = VCCO0;
	pin P98 = IOB_N1_0;
	pin P99 = IOB_N1_1;
	pin P100 = TDI;
	vref IOB_W44_1;
	vref IOB_E27_2;
	vref IOB_S14_1;
	vref IOB_N10_1;
}

// xc3s1200e-fg320
bond BOND46 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N12_2;
	pin A8 = IOB_N17_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N24_1;
	pin A11 = IOB_N29_2;
	pin A12 = IOB_N32_2;
	pin A13 = IOB_N35_0;
	pin A14 = IOB_N37_1;
	pin A15 = IOB_N44_1;
	pin A16 = IOB_N45_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N23_0;
	pin B9 = IOB_N23_1;
	pin B10 = IOB_N24_0;
	pin B11 = IOB_N25_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N35_1;
	pin B14 = IOB_N37_0;
	pin B15 = IOB_N44_0;
	pin B16 = IOB_N45_0;
	pin B17 = GND;
	pin B18 = IOB_E60_2;
	pin C1 = IOB_W60_0;
	pin C2 = IOB_W60_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N22_0;
	pin C10 = GND;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N31_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N43_1;
	pin C15 = IOB_N46_2;
	pin C16 = TDO;
	pin C17 = IOB_E59_1;
	pin C18 = IOB_E59_0;
	pin D1 = IOB_W58_0;
	pin D2 = IOB_W58_1;
	pin D3 = IOB_W57_2;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N19_1;
	pin D9 = IOB_N22_1;
	pin D10 = IOB_N26_0;
	pin D11 = IOB_N28_1;
	pin D12 = IOB_N31_1;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N43_0;
	pin D15 = TMS;
	pin D16 = IOB_E57_1;
	pin D17 = IOB_E57_0;
	pin D18 = IOB_E54_2;
	pin E1 = IOB_W54_1;
	pin E2 = IOB_W54_0;
	pin E3 = IOB_W50_1;
	pin E4 = IOB_W50_0;
	pin E5 = VCCINT;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N18_0;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N26_1;
	pin E11 = IOB_N30_0;
	pin E12 = IOB_N33_1;
	pin E13 = IOB_N42_2;
	pin E14 = VCCINT;
	pin E15 = IOB_E55_0;
	pin E16 = IOB_E55_1;
	pin E17 = IOB_E50_2;
	pin E18 = IOB_E46_2;
	pin F1 = IOB_W46_0;
	pin F2 = IOB_W46_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W51_2;
	pin F5 = IOB_W47_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N13_0;
	pin F8 = IOB_N18_1;
	pin F9 = IOB_N20_1;
	pin F10 = IOB_N27_0;
	pin F11 = IOB_N30_1;
	pin F12 = IOB_N33_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E49_1;
	pin F15 = IOB_E49_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E43_1;
	pin F18 = IOB_E43_0;
	pin G1 = IOB_W43_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W44_0;
	pin G4 = IOB_W44_1;
	pin G5 = IOB_W42_1;
	pin G6 = IOB_W42_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N21_2;
	pin G10 = IOB_N27_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E45_1;
	pin G14 = IOB_E45_0;
	pin G15 = IOB_E41_0;
	pin G16 = IOB_E41_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E38_2;
	pin H1 = IOB_W36_1;
	pin H2 = IOB_W36_0;
	pin H3 = IOB_W38_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W40_1;
	pin H6 = IOB_W40_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E42_2;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E39_1;
	pin H16 = IOB_E37_0;
	pin H17 = IOB_E37_1;
	pin H18 = IOB_E34_2;
	pin J1 = IOB_W32_0;
	pin J2 = IOB_W32_1;
	pin J3 = GND;
	pin J4 = IOB_W34_1;
	pin J5 = IOB_W34_0;
	pin J6 = IOB_W35_2;
	pin J7 = IOB_W39_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E35_1;
	pin J14 = IOB_E33_1;
	pin J15 = IOB_E33_0;
	pin J16 = IOB_E31_1;
	pin J17 = IOB_E31_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W31_2;
	pin K3 = IOB_W30_0;
	pin K4 = IOB_W30_1;
	pin K5 = IOB_W28_1;
	pin K6 = IOB_W28_0;
	pin K7 = IOB_W27_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E27_1;
	pin K13 = IOB_E27_0;
	pin K14 = IOB_E29_1;
	pin K15 = IOB_E29_0;
	pin K16 = GND;
	pin K17 = IOB_E26_2;
	pin K18 = IOB_E30_2;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W24_0;
	pin L4 = IOB_W24_1;
	pin L5 = IOB_W22_1;
	pin L6 = IOB_W22_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E22_2;
	pin L14 = IOB_E18_2;
	pin L15 = IOB_E23_1;
	pin L16 = IOB_E23_0;
	pin L17 = IOB_E25_1;
	pin L18 = IOB_E25_0;
	pin M1 = IOB_W23_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W20_1;
	pin M4 = IOB_W20_0;
	pin M5 = IOB_W18_0;
	pin M6 = IOB_W18_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S21_1;
	pin M10 = IOB_S27_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E15_1;
	pin M14 = IOB_E15_0;
	pin M15 = IOB_E19_0;
	pin M16 = IOB_E19_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E21_1;
	pin N1 = IOB_W19_2;
	pin N2 = IOB_W15_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W16_0;
	pin N5 = IOB_W16_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S14_0;
	pin N8 = IOB_S17_1;
	pin N9 = IOB_S21_0;
	pin N10 = IOB_S27_1;
	pin N11 = IOB_S29_1;
	pin N12 = IOB_S36_0;
	pin N13 = VCCINT;
	pin N14 = IOB_E11_1;
	pin N15 = IOB_E11_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E14_2;
	pin N18 = IOB_E21_0;
	pin P1 = IOB_W12_1;
	pin P2 = IOB_W12_0;
	pin P3 = IOB_W10_0;
	pin P4 = IOB_W10_1;
	pin P5 = VCCINT;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S14_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S18_2;
	pin P10 = IOB_S25_1;
	pin P11 = IOB_S29_0;
	pin P12 = IOB_S36_1;
	pin P13 = IOB_S38_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E10_2;
	pin P16 = IOB_E9_1;
	pin P17 = IOB_E17_0;
	pin P18 = IOB_E17_1;
	pin R1 = IOB_W7_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W11_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S16_1;
	pin R8 = IOB_S19_0;
	pin R9 = IOB_S22_2;
	pin R10 = IOB_S25_0;
	pin R11 = IOB_S30_2;
	pin R12 = IOB_S34_1;
	pin R13 = IOB_S38_1;
	pin R14 = IOB_S42_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S16_0;
	pin T8 = IOB_S19_1;
	pin T9 = GND;
	pin T10 = IOB_S24_1;
	pin T11 = IOB_S28_0;
	pin T12 = IOB_S34_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S42_0;
	pin T15 = IOB_S43_2;
	pin T16 = IOB_S46_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S13_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S20_0;
	pin U9 = IOB_S23_0;
	pin U10 = IOB_S24_0;
	pin U11 = IOB_S28_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S35_2;
	pin U14 = IOB_S41_1;
	pin U15 = IOB_S44_1;
	pin U16 = IOB_S46_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = IOB_S12_0;
	pin V6 = IOB_S12_1;
	pin V7 = IOB_S15_2;
	pin V8 = IOB_S20_1;
	pin V9 = IOB_S23_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S26_2;
	pin V12 = IOB_S31_0;
	pin V13 = IOB_S31_1;
	pin V14 = IOB_S41_0;
	pin V15 = IOB_S44_0;
	pin V16 = IOB_S45_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1200e-fg400 xa3s1200e-fgg400
bond BOND47 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N17_2;
	pin A9 = IOB_N22_1;
	pin A10 = IOB_N22_0;
	pin A11 = GND;
	pin A12 = IOB_N29_2;
	pin A13 = IOB_N35_1;
	pin A14 = IOB_N35_0;
	pin A15 = IOB_N39_1;
	pin A16 = IOB_N41_0;
	pin A17 = IOB_N41_1;
	pin A18 = IOB_N43_1;
	pin A19 = IOB_N43_0;
	pin A20 = GND;
	pin B1 = IOB_W56_0;
	pin B2 = IOB_N3_0;
	pin B3 = TDI;
	pin B4 = VCCO0;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = GND;
	pin B8 = IOB_N16_1;
	pin B9 = IOB_N16_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N27_1;
	pin B12 = IOB_N27_0;
	pin B13 = IOB_N33_1;
	pin B14 = GND;
	pin B15 = IOB_N39_0;
	pin B16 = VCCO0;
	pin B17 = IOB_N45_1;
	pin B18 = IOB_N46_2;
	pin B19 = TDO;
	pin B20 = IOB_E60_2;
	pin C1 = IOB_W56_1;
	pin C2 = PROG_B;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_2;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N18_1;
	pin C10 = IOB_N21_2;
	pin C11 = IOB_N25_2;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N33_0;
	pin C14 = IOB_N37_1;
	pin C15 = IOB_N40_0;
	pin C16 = IOB_N44_1;
	pin C17 = IOB_N45_0;
	pin C18 = GND;
	pin C19 = IOB_E59_1;
	pin C20 = IOB_E59_0;
	pin D1 = IOB_W54_0;
	pin D2 = IOB_W60_1;
	pin D3 = IOB_W60_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N7_1;
	pin D7 = VCCO0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N18_0;
	pin D10 = GND;
	pin D11 = VCCAUX;
	pin D12 = IOB_N30_0;
	pin D13 = VCCO0;
	pin D14 = IOB_N37_0;
	pin D15 = IOB_N40_1;
	pin D16 = IOB_N44_0;
	pin D17 = TCK;
	pin D18 = IOB_E57_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E55_1;
	pin E1 = IOB_W54_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W58_1;
	pin E4 = IOB_W58_0;
	pin E5 = IOB_N2_2;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N15_2;
	pin E9 = IOB_N20_0;
	pin E10 = IOB_N24_1;
	pin E11 = IOB_N24_0;
	pin E12 = IOB_N28_1;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N36_1;
	pin E15 = IOB_N36_0;
	pin E16 = IOB_N42_2;
	pin E17 = TMS;
	pin E18 = IOB_E57_0;
	pin E19 = IOB_E54_2;
	pin E20 = IOB_E55_0;
	pin F1 = IOB_W50_1;
	pin F2 = IOB_W50_0;
	pin F3 = IOB_W52_1;
	pin F4 = IOB_W52_0;
	pin F5 = IOB_W57_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N20_1;
	pin F10 = VCCO0;
	pin F11 = IOB_N26_0;
	pin F12 = IOB_N28_0;
	pin F13 = IOB_N32_2;
	pin F14 = IOB_N38_2;
	pin F15 = GND;
	pin F16 = IOB_E49_0;
	pin F17 = IOB_E53_0;
	pin F18 = IOB_E53_1;
	pin F19 = IOB_E51_1;
	pin F20 = IOB_E51_0;
	pin G1 = IOB_W47_2;
	pin G2 = GND;
	pin G3 = IOB_W48_0;
	pin G4 = IOB_W48_1;
	pin G5 = IOB_W46_1;
	pin G6 = IOB_W51_2;
	pin G7 = IOB_N12_2;
	pin G8 = IOB_N19_0;
	pin G9 = IOB_N19_1;
	pin G10 = IOB_N23_1;
	pin G11 = IOB_N26_1;
	pin G12 = GND;
	pin G13 = IOB_N31_0;
	pin G14 = IOB_N31_1;
	pin G15 = IOB_E50_2;
	pin G16 = IOB_E49_1;
	pin G17 = VCCO1;
	pin G18 = IOB_E46_2;
	pin G19 = GND;
	pin G20 = IOB_E47_0;
	pin H1 = IOB_W43_2;
	pin H2 = IOB_W44_0;
	pin H3 = IOB_W44_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W46_0;
	pin H6 = IOB_W42_0;
	pin H7 = IOB_W42_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_N23_0;
	pin H11 = VCCINT;
	pin H12 = VCCAUX;
	pin H13 = VCCINT;
	pin H14 = IOB_E42_2;
	pin H15 = IOB_E43_1;
	pin H16 = IOB_E43_0;
	pin H17 = IOB_E45_0;
	pin H18 = IOB_E45_1;
	pin H19 = IOB_E41_1;
	pin H20 = IOB_E47_1;
	pin J1 = IOB_W38_1;
	pin J2 = IOB_W38_0;
	pin J3 = IOB_W40_0;
	pin J4 = IOB_W40_1;
	pin J5 = IOB_W39_2;
	pin J6 = IOB_W36_1;
	pin J7 = VCCAUX;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E37_1;
	pin J14 = IOB_E37_0;
	pin J15 = IOB_E38_2;
	pin J16 = IOB_E35_0;
	pin J17 = IOB_E39_1;
	pin J18 = IOB_E39_0;
	pin J19 = IOB_E41_0;
	pin J20 = IOB_E33_1;
	pin K1 = GND;
	pin K2 = IOB_W34_1;
	pin K3 = IOB_W34_0;
	pin K4 = VCCAUX;
	pin K5 = IOB_W35_2;
	pin K6 = IOB_W36_0;
	pin K7 = IOB_W32_0;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = IOB_E31_0;
	pin K14 = IOB_E31_1;
	pin K15 = VCCO1;
	pin K16 = IOB_E35_1;
	pin K17 = GND;
	pin K18 = IOB_E34_2;
	pin K19 = VCCO1;
	pin K20 = IOB_E33_0;
	pin L1 = IOB_W30_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W28_1;
	pin L4 = GND;
	pin L5 = IOB_W27_2;
	pin L6 = VCCO3;
	pin L7 = IOB_W32_1;
	pin L8 = IOB_W31_2;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E29_0;
	pin L16 = IOB_E27_1;
	pin L17 = VCCAUX;
	pin L18 = IOB_E30_2;
	pin L19 = IOB_E25_1;
	pin L20 = GND;
	pin M1 = IOB_W30_0;
	pin M2 = IOB_W23_2;
	pin M3 = IOB_W28_0;
	pin M4 = IOB_W24_1;
	pin M5 = IOB_W24_0;
	pin M6 = IOB_W22_0;
	pin M7 = IOB_W26_1;
	pin M8 = IOB_W26_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = VCCAUX;
	pin M15 = IOB_E21_0;
	pin M16 = IOB_E27_0;
	pin M17 = IOB_E23_0;
	pin M18 = IOB_E23_1;
	pin M19 = IOB_E25_0;
	pin M20 = IOB_E26_2;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = IOB_W16_0;
	pin N4 = IOB_W16_1;
	pin N5 = IOB_W15_2;
	pin N6 = IOB_W22_1;
	pin N7 = IOB_W18_0;
	pin N8 = VCCINT;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = IOB_S22_2;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = IOB_E18_2;
	pin N15 = IOB_E21_1;
	pin N16 = IOB_E17_0;
	pin N17 = VCCO1;
	pin N18 = IOB_E19_0;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E22_2;
	pin P1 = IOB_W14_0;
	pin P2 = GND;
	pin P3 = IOB_W19_2;
	pin P4 = VCCO3;
	pin P5 = IOB_W12_0;
	pin P6 = IOB_W11_2;
	pin P7 = IOB_W18_1;
	pin P8 = IOB_S15_2;
	pin P9 = GND;
	pin P10 = IOB_S23_1;
	pin P11 = IOB_S24_0;
	pin P12 = IOB_S24_1;
	pin P13 = IOB_S30_2;
	pin P14 = IOB_S36_1;
	pin P15 = IOB_E14_2;
	pin P16 = IOB_E17_1;
	pin P17 = IOB_E13_0;
	pin P18 = IOB_E13_1;
	pin P19 = GND;
	pin P20 = IOB_E15_1;
	pin R1 = IOB_W14_1;
	pin R2 = IOB_W10_0;
	pin R3 = IOB_W8_0;
	pin R4 = IOB_W8_1;
	pin R5 = IOB_W12_1;
	pin R6 = GND;
	pin R7 = IOB_S12_1;
	pin R8 = IOB_S16_1;
	pin R9 = IOB_S18_2;
	pin R10 = IOB_S23_0;
	pin R11 = VCCO2;
	pin R12 = IOB_S28_0;
	pin R13 = IOB_S32_2;
	pin R14 = IOB_S36_0;
	pin R15 = GND;
	pin R16 = IOB_E4_2;
	pin R17 = IOB_E9_0;
	pin R18 = IOB_E9_1;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E15_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W10_1;
	pin T3 = IOB_W4_1;
	pin T4 = IOB_W1_2;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S12_0;
	pin T8 = IOB_S16_0;
	pin T9 = IOB_S20_0;
	pin T10 = IOB_S20_1;
	pin T11 = IOB_S26_2;
	pin T12 = IOB_S28_1;
	pin T13 = IOB_S33_1;
	pin T14 = IOB_S33_0;
	pin T15 = IOB_S40_1;
	pin T16 = IOB_S45_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = VCCO1;
	pin T20 = IOB_E11_1;
	pin U1 = IOB_W6_0;
	pin U2 = VCCO3;
	pin U3 = IOB_W4_0;
	pin U4 = IOB_S2_0;
	pin U5 = IOB_S4_0;
	pin U6 = IOB_S7_0;
	pin U7 = IOB_S10_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S17_1;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = IOB_S29_1;
	pin U13 = IOB_S34_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S40_0;
	pin U16 = IOB_S42_0;
	pin U17 = IOB_E1_0;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E11_0;
	pin V1 = IOB_W2_1;
	pin V2 = IOB_W2_0;
	pin V3 = GND;
	pin V4 = IOB_S2_1;
	pin V5 = IOB_S4_1;
	pin V6 = IOB_S7_1;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S17_0;
	pin V10 = IOB_S25_0;
	pin V11 = IOB_S25_1;
	pin V12 = IOB_S29_0;
	pin V13 = IOB_S34_0;
	pin V14 = IOB_S37_1;
	pin V15 = IOB_S37_0;
	pin V16 = IOB_S42_1;
	pin V17 = DONE;
	pin V18 = GND;
	pin V19 = IOB_E5_1;
	pin V20 = IOB_E7_0;
	pin W1 = IOB_W7_2;
	pin W2 = IOB_S3_0;
	pin W3 = IOB_S1_2;
	pin W4 = IOB_S6_0;
	pin W5 = VCCO2;
	pin W6 = IOB_S11_0;
	pin W7 = GND;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S21_0;
	pin W10 = IOB_S21_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S31_1;
	pin W13 = IOB_S31_0;
	pin W14 = GND;
	pin W15 = IOB_S39_2;
	pin W16 = IOB_S41_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S44_0;
	pin W19 = IOB_S46_1;
	pin W20 = IOB_E7_1;
	pin Y1 = GND;
	pin Y2 = IOB_S3_1;
	pin Y3 = IOB_S5_2;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S9_2;
	pin Y6 = IOB_S11_1;
	pin Y7 = IOB_S13_2;
	pin Y8 = IOB_S19_1;
	pin Y9 = IOB_S19_0;
	pin Y10 = GND;
	pin Y11 = IOB_S27_0;
	pin Y12 = IOB_S27_1;
	pin Y13 = IOB_S35_2;
	pin Y14 = IOB_S38_1;
	pin Y15 = IOB_S38_0;
	pin Y16 = IOB_S41_0;
	pin Y17 = IOB_S43_2;
	pin Y18 = IOB_S44_1;
	pin Y19 = IOB_S46_0;
	pin Y20 = GND;
	vref IOB_W6_1;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E47_1;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S33_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1200e-ft256 xa3s1200e-ftg256
bond BOND48 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N5_1;
	pin A5 = IOB_N5_0;
	pin A6 = VCCAUX;
	pin A7 = IOB_N21_2;
	pin A8 = IOB_N23_0;
	pin A9 = IOB_N24_1;
	pin A10 = IOB_N24_0;
	pin A11 = VCCAUX;
	pin A12 = IOB_N42_2;
	pin A13 = IOB_N43_1;
	pin A14 = IOB_N45_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = IOB_W60_0;
	pin B2 = IOB_W60_1;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N4_2;
	pin B5 = VCCO0;
	pin B6 = IOB_N12_2;
	pin B7 = IOB_N18_0;
	pin B8 = IOB_N23_1;
	pin B9 = GND;
	pin B10 = IOB_N34_2;
	pin B11 = IOB_N35_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N43_0;
	pin B14 = IOB_N45_0;
	pin B15 = TMS;
	pin B16 = IOB_E60_2;
	pin C1 = IOB_W58_0;
	pin C2 = IOB_W58_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N9_0;
	pin C7 = IOB_N18_1;
	pin C8 = IOB_N22_0;
	pin C9 = IOB_N27_1;
	pin C10 = IOB_N27_0;
	pin C11 = IOB_N35_0;
	pin C12 = IOB_N44_1;
	pin C13 = IOB_N46_2;
	pin C14 = TDO;
	pin C15 = IOB_E59_1;
	pin C16 = IOB_E59_0;
	pin D1 = IOB_W42_0;
	pin D2 = IOB_W57_2;
	pin D3 = PROG_B;
	pin D4 = VCCINT;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N9_1;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N22_1;
	pin D9 = IOB_N25_2;
	pin D10 = IOB_N30_0;
	pin D11 = IOB_N37_0;
	pin D12 = IOB_N44_0;
	pin D13 = VCCINT;
	pin D14 = IOB_E57_1;
	pin D15 = IOB_E57_0;
	pin D16 = IOB_E54_2;
	pin E1 = IOB_W42_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W46_0;
	pin E4 = IOB_W46_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N16_0;
	pin E8 = IOB_N20_0;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N30_1;
	pin E11 = IOB_N37_1;
	pin E12 = VCCINT;
	pin E13 = IOB_E49_0;
	pin E14 = IOB_E46_2;
	pin E15 = VCCO1;
	pin E16 = IOB_E49_1;
	pin F1 = VCCAUX;
	pin F2 = IOB_W39_2;
	pin F3 = IOB_W44_0;
	pin F4 = IOB_W44_1;
	pin F5 = IOB_W51_2;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = IOB_N20_1;
	pin F9 = IOB_N26_1;
	pin F10 = VCCO0;
	pin F11 = GND;
	pin F12 = IOB_E43_1;
	pin F13 = IOB_E43_0;
	pin F14 = IOB_E41_0;
	pin F15 = IOB_E41_1;
	pin F16 = VCCAUX;
	pin G1 = IOB_W35_2;
	pin G2 = IOB_W36_1;
	pin G3 = IOB_W36_0;
	pin G4 = IOB_W38_1;
	pin G5 = IOB_W38_0;
	pin G6 = VCCO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO1;
	pin G12 = IOB_E38_2;
	pin G13 = IOB_E37_0;
	pin G14 = IOB_E37_1;
	pin G15 = IOB_E35_0;
	pin G16 = IOB_E35_1;
	pin H1 = IOB_W31_2;
	pin H2 = GND;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W34_0;
	pin H6 = IOB_W34_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E33_1;
	pin H12 = IOB_E33_0;
	pin H13 = IOB_E34_2;
	pin H14 = IOB_E31_1;
	pin H15 = IOB_E31_0;
	pin H16 = IOB_E30_2;
	pin J1 = IOB_W26_0;
	pin J2 = IOB_W30_0;
	pin J3 = IOB_W30_1;
	pin J4 = IOB_W28_1;
	pin J5 = IOB_W28_0;
	pin J6 = IOB_W27_2;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = IOB_E22_2;
	pin J12 = IOB_E26_2;
	pin J13 = IOB_E29_1;
	pin J14 = IOB_E29_0;
	pin J15 = GND;
	pin J16 = IOB_E27_1;
	pin K1 = IOB_W26_1;
	pin K2 = IOB_W24_0;
	pin K3 = IOB_W24_1;
	pin K4 = IOB_W23_2;
	pin K5 = IOB_W20_0;
	pin K6 = VCCO3;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO1;
	pin K12 = IOB_E23_1;
	pin K13 = IOB_E23_0;
	pin K14 = IOB_E25_1;
	pin K15 = IOB_E25_0;
	pin K16 = IOB_E27_0;
	pin L1 = VCCAUX;
	pin L2 = IOB_W22_1;
	pin L3 = IOB_W22_0;
	pin L4 = IOB_W16_1;
	pin L5 = IOB_W20_1;
	pin L6 = GND;
	pin L7 = VCCO2;
	pin L8 = IOB_S21_1;
	pin L9 = IOB_S27_0;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = IOB_E17_0;
	pin L13 = IOB_E17_1;
	pin L14 = IOB_E19_0;
	pin L15 = IOB_E19_1;
	pin L16 = VCCAUX;
	pin M1 = IOB_W18_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W15_2;
	pin M4 = IOB_W16_0;
	pin M5 = VCCINT;
	pin M6 = IOB_S10_0;
	pin M7 = IOB_S13_2;
	pin M8 = IOB_S21_0;
	pin M9 = IOB_S27_1;
	pin M10 = IOB_S34_1;
	pin M11 = IOB_S41_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E4_2;
	pin M14 = IOB_E10_2;
	pin M15 = VCCO1;
	pin M16 = IOB_E15_1;
	pin N1 = IOB_W18_1;
	pin N2 = IOB_W11_2;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S19_0;
	pin N8 = IOB_S23_0;
	pin N9 = IOB_S25_1;
	pin N10 = IOB_S34_0;
	pin N11 = IOB_S41_0;
	pin N12 = IOB_S42_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E5_0;
	pin N15 = IOB_E5_1;
	pin N16 = IOB_E15_0;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_W4_0;
	pin P3 = IOB_S2_0;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S17_1;
	pin P7 = IOB_S19_1;
	pin P8 = IOB_S23_1;
	pin P9 = IOB_S25_0;
	pin P10 = IOB_S31_0;
	pin P11 = IOB_S38_1;
	pin P12 = IOB_S42_0;
	pin P13 = IOB_S43_2;
	pin P14 = IOB_S46_0;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_W2_0;
	pin R3 = IOB_S3_1;
	pin R4 = IOB_S5_2;
	pin R5 = VCCO2;
	pin R6 = IOB_S17_0;
	pin R7 = IOB_S20_0;
	pin R8 = GND;
	pin R9 = IOB_S24_1;
	pin R10 = IOB_S31_1;
	pin R11 = IOB_S38_0;
	pin R12 = VCCO2;
	pin R13 = IOB_S44_1;
	pin R14 = IOB_S46_1;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_E1_0;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S3_0;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S6_1;
	pin T6 = VCCAUX;
	pin T7 = IOB_S20_1;
	pin T8 = IOB_S22_2;
	pin T9 = IOB_S24_0;
	pin T10 = IOB_S26_2;
	pin T11 = VCCAUX;
	pin T12 = IOB_S35_2;
	pin T13 = IOB_S44_0;
	pin T14 = IOB_S45_2;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W11_2;
	vref IOB_W22_1;
	vref IOB_W35_2;
	vref IOB_W44_1;
	vref IOB_W58_1;
	vref IOB_E5_1;
	vref IOB_E15_1;
	vref IOB_E25_1;
	vref IOB_E34_2;
	vref IOB_E54_2;
	vref IOB_S5_2;
	vref IOB_S20_1;
	vref IOB_S31_1;
	vref IOB_S43_2;
	vref IOB_N5_1;
	vref IOB_N16_1;
	vref IOB_N25_2;
	vref IOB_N35_1;
	vref IOB_N43_1;
}

// xc3s1600e-fg320
bond BOND49 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = TDI;
	pin A3 = IOB_N2_2;
	pin A4 = IOB_N3_0;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N9_1;
	pin A7 = IOB_N12_2;
	pin A8 = IOB_N23_2;
	pin A9 = VCCO0;
	pin A10 = IOB_N30_1;
	pin A11 = IOB_N35_2;
	pin A12 = IOB_N42_0;
	pin A13 = IOB_N47_0;
	pin A14 = IOB_N49_1;
	pin A15 = IOB_N56_1;
	pin A16 = IOB_N57_1;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N6_1;
	pin B6 = IOB_N9_0;
	pin B7 = VCCAUX;
	pin B8 = IOB_N29_0;
	pin B9 = IOB_N29_1;
	pin B10 = IOB_N30_0;
	pin B11 = IOB_N31_2;
	pin B12 = VCCAUX;
	pin B13 = IOB_N47_1;
	pin B14 = IOB_N49_0;
	pin B15 = IOB_N56_0;
	pin B16 = IOB_N57_0;
	pin B17 = GND;
	pin B18 = IOB_E76_2;
	pin C1 = IOB_W76_0;
	pin C2 = IOB_W76_1;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N4_2;
	pin C5 = IOB_N5_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N22_0;
	pin C8 = IOB_N25_0;
	pin C9 = IOB_N28_0;
	pin C10 = GND;
	pin C11 = IOB_N34_0;
	pin C12 = IOB_N37_0;
	pin C13 = VCCO0;
	pin C14 = IOB_N55_1;
	pin C15 = IOB_N58_2;
	pin C16 = TDO;
	pin C17 = IOB_E75_1;
	pin C18 = IOB_E75_0;
	pin D1 = IOB_W74_0;
	pin D2 = IOB_W74_1;
	pin D3 = IOB_W73_2;
	pin D4 = IOB_W72_1;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N22_1;
	pin D8 = IOB_N25_1;
	pin D9 = IOB_N28_1;
	pin D10 = IOB_N32_0;
	pin D11 = IOB_N34_1;
	pin D12 = IOB_N37_1;
	pin D13 = IOB_N46_2;
	pin D14 = IOB_N55_0;
	pin D15 = TMS;
	pin D16 = IOB_E73_1;
	pin D17 = IOB_E73_0;
	pin D18 = IOB_E70_2;
	pin E1 = IOB_W68_1;
	pin E2 = IOB_W68_0;
	pin E3 = IOB_W58_1;
	pin E4 = IOB_W58_0;
	pin E5 = VCCINT;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N13_1;
	pin E8 = IOB_N24_0;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N32_1;
	pin E11 = IOB_N36_0;
	pin E12 = IOB_N45_1;
	pin E13 = IOB_N54_2;
	pin E14 = VCCINT;
	pin E15 = IOB_E71_0;
	pin E16 = IOB_E71_1;
	pin E17 = IOB_E62_2;
	pin E18 = IOB_E54_2;
	pin F1 = IOB_W54_0;
	pin F2 = IOB_W54_1;
	pin F3 = VCCO3;
	pin F4 = IOB_W59_2;
	pin F5 = IOB_W55_2;
	pin F6 = VCCINT;
	pin F7 = IOB_N13_0;
	pin F8 = IOB_N24_1;
	pin F9 = IOB_N26_1;
	pin F10 = IOB_N33_0;
	pin F11 = IOB_N36_1;
	pin F12 = IOB_N45_0;
	pin F13 = VCCINT;
	pin F14 = IOB_E59_1;
	pin F15 = IOB_E59_0;
	pin F16 = VCCO1;
	pin F17 = IOB_E51_1;
	pin F18 = IOB_E51_0;
	pin G1 = IOB_W51_2;
	pin G2 = VCCAUX;
	pin G3 = IOB_W52_0;
	pin G4 = IOB_W52_1;
	pin G5 = IOB_W50_1;
	pin G6 = IOB_W50_0;
	pin G7 = GND;
	pin G8 = VCCO0;
	pin G9 = IOB_N27_2;
	pin G10 = IOB_N33_1;
	pin G11 = VCCO0;
	pin G12 = GND;
	pin G13 = IOB_E53_1;
	pin G14 = IOB_E53_0;
	pin G15 = IOB_E49_0;
	pin G16 = IOB_E49_1;
	pin G17 = VCCAUX;
	pin G18 = IOB_E46_2;
	pin H1 = IOB_W44_1;
	pin H2 = IOB_W44_0;
	pin H3 = IOB_W46_1;
	pin H4 = IOB_W46_0;
	pin H5 = IOB_W48_1;
	pin H6 = IOB_W48_0;
	pin H7 = VCCO3;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCO1;
	pin H13 = IOB_E50_2;
	pin H14 = IOB_E47_0;
	pin H15 = IOB_E47_1;
	pin H16 = IOB_E45_0;
	pin H17 = IOB_E45_1;
	pin H18 = IOB_E42_2;
	pin J1 = IOB_W40_0;
	pin J2 = IOB_W40_1;
	pin J3 = GND;
	pin J4 = IOB_W42_1;
	pin J5 = IOB_W42_0;
	pin J6 = IOB_W43_2;
	pin J7 = IOB_W47_2;
	pin J8 = GND;
	pin J11 = GND;
	pin J12 = IOB_E43_0;
	pin J13 = IOB_E43_1;
	pin J14 = IOB_E41_1;
	pin J15 = IOB_E41_0;
	pin J16 = IOB_E39_1;
	pin J17 = IOB_E39_0;
	pin J18 = VCCO1;
	pin K1 = VCCO3;
	pin K2 = IOB_W39_2;
	pin K3 = IOB_W38_0;
	pin K4 = IOB_W38_1;
	pin K5 = IOB_W36_1;
	pin K6 = IOB_W36_0;
	pin K7 = IOB_W35_2;
	pin K8 = GND;
	pin K11 = GND;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E35_0;
	pin K14 = IOB_E37_1;
	pin K15 = IOB_E37_0;
	pin K16 = GND;
	pin K17 = IOB_E34_2;
	pin K18 = IOB_E38_2;
	pin L1 = IOB_W34_0;
	pin L2 = IOB_W34_1;
	pin L3 = IOB_W32_0;
	pin L4 = IOB_W32_1;
	pin L5 = IOB_W30_1;
	pin L6 = IOB_W30_0;
	pin L7 = VCCO3;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCO1;
	pin L13 = IOB_E30_2;
	pin L14 = IOB_E26_2;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E33_1;
	pin L18 = IOB_E33_0;
	pin M1 = IOB_W31_2;
	pin M2 = VCCAUX;
	pin M3 = IOB_W28_1;
	pin M4 = IOB_W28_0;
	pin M5 = IOB_W26_0;
	pin M6 = IOB_W26_1;
	pin M7 = GND;
	pin M8 = VCCO2;
	pin M9 = IOB_S27_1;
	pin M10 = IOB_S33_0;
	pin M11 = VCCO2;
	pin M12 = GND;
	pin M13 = IOB_E23_1;
	pin M14 = IOB_E23_0;
	pin M15 = IOB_E27_0;
	pin M16 = IOB_E27_1;
	pin M17 = VCCAUX;
	pin M18 = IOB_E29_1;
	pin N1 = IOB_W27_2;
	pin N2 = IOB_W23_2;
	pin N3 = VCCO3;
	pin N4 = IOB_W24_0;
	pin N5 = IOB_W24_1;
	pin N6 = VCCINT;
	pin N7 = IOB_S14_0;
	pin N8 = IOB_S23_1;
	pin N9 = IOB_S27_0;
	pin N10 = IOB_S33_1;
	pin N11 = IOB_S35_1;
	pin N12 = IOB_S48_0;
	pin N13 = VCCINT;
	pin N14 = IOB_E17_1;
	pin N15 = IOB_E17_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E22_2;
	pin N18 = IOB_E29_0;
	pin P1 = IOB_W20_1;
	pin P2 = IOB_W20_0;
	pin P3 = IOB_W12_0;
	pin P4 = IOB_W12_1;
	pin P5 = VCCINT;
	pin P6 = IOB_S10_1;
	pin P7 = IOB_S14_1;
	pin P8 = IOB_S23_0;
	pin P9 = IOB_S24_2;
	pin P10 = IOB_S31_1;
	pin P11 = IOB_S35_0;
	pin P12 = IOB_S48_1;
	pin P13 = IOB_S50_0;
	pin P14 = VCCINT;
	pin P15 = IOB_E14_2;
	pin P16 = IOB_E11_1;
	pin P17 = IOB_E25_0;
	pin P18 = IOB_E25_1;
	pin R1 = IOB_W7_2;
	pin R2 = IOB_W4_1;
	pin R3 = IOB_W4_0;
	pin R4 = IOB_W15_2;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S22_1;
	pin R8 = IOB_S25_0;
	pin R9 = IOB_S28_2;
	pin R10 = IOB_S31_0;
	pin R11 = IOB_S36_2;
	pin R12 = IOB_S46_1;
	pin R13 = IOB_S50_1;
	pin R14 = IOB_S54_1;
	pin R15 = IOB_E5_0;
	pin R16 = IOB_E5_1;
	pin R17 = IOB_E4_2;
	pin R18 = IOB_E3_0;
	pin T1 = IOB_W2_1;
	pin T2 = IOB_W2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S4_1;
	pin T5 = IOB_S6_1;
	pin T6 = VCCO2;
	pin T7 = IOB_S22_0;
	pin T8 = IOB_S25_1;
	pin T9 = GND;
	pin T10 = IOB_S30_1;
	pin T11 = IOB_S34_0;
	pin T12 = IOB_S46_0;
	pin T13 = VCCO2;
	pin T14 = IOB_S54_0;
	pin T15 = IOB_S55_2;
	pin T16 = IOB_S58_0;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_1;
	pin U1 = IOB_W1_2;
	pin U2 = GND;
	pin U3 = IOB_S2_0;
	pin U4 = IOB_S4_0;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S13_2;
	pin U7 = VCCAUX;
	pin U8 = IOB_S26_0;
	pin U9 = IOB_S29_0;
	pin U10 = IOB_S30_0;
	pin U11 = IOB_S34_1;
	pin U12 = VCCAUX;
	pin U13 = IOB_S47_2;
	pin U14 = IOB_S53_1;
	pin U15 = IOB_S56_1;
	pin U16 = IOB_S58_1;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin V1 = GND;
	pin V2 = IOB_S1_2;
	pin V3 = IOB_S3_1;
	pin V4 = IOB_S3_0;
	pin V5 = IOB_S12_0;
	pin V6 = IOB_S12_1;
	pin V7 = IOB_S20_2;
	pin V8 = IOB_S26_1;
	pin V9 = IOB_S29_1;
	pin V10 = VCCO2;
	pin V11 = IOB_S32_2;
	pin V12 = IOB_S37_0;
	pin V13 = IOB_S37_1;
	pin V14 = IOB_S53_0;
	pin V15 = IOB_S56_0;
	pin V16 = IOB_S57_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s1600e-fg400 xa3s1600e-fgg400
bond BOND50 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N6_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N23_2;
	pin A9 = IOB_N28_1;
	pin A10 = IOB_N28_0;
	pin A11 = GND;
	pin A12 = IOB_N35_2;
	pin A13 = IOB_N47_1;
	pin A14 = IOB_N47_0;
	pin A15 = IOB_N51_1;
	pin A16 = IOB_N53_0;
	pin A17 = IOB_N53_1;
	pin A18 = IOB_N55_1;
	pin A19 = IOB_N55_0;
	pin A20 = GND;
	pin B1 = IOB_W72_0;
	pin B2 = IOB_N3_0;
	pin B3 = TDI;
	pin B4 = VCCO0;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin B7 = GND;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N22_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N33_1;
	pin B12 = IOB_N33_0;
	pin B13 = IOB_N45_1;
	pin B14 = GND;
	pin B15 = IOB_N51_0;
	pin B16 = VCCO0;
	pin B17 = IOB_N57_1;
	pin B18 = IOB_N58_2;
	pin B19 = TDO;
	pin B20 = IOB_E76_2;
	pin C1 = IOB_W72_1;
	pin C2 = PROG_B;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_2;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N24_1;
	pin C10 = IOB_N27_2;
	pin C11 = IOB_N31_2;
	pin C12 = IOB_N36_1;
	pin C13 = IOB_N45_0;
	pin C14 = IOB_N49_1;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N56_1;
	pin C17 = IOB_N57_0;
	pin C18 = GND;
	pin C19 = IOB_E75_1;
	pin C20 = IOB_E75_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W76_1;
	pin D3 = IOB_W76_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N7_1;
	pin D7 = VCCO0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N24_0;
	pin D10 = GND;
	pin D11 = VCCAUX;
	pin D12 = IOB_N36_0;
	pin D13 = VCCO0;
	pin D14 = IOB_N49_0;
	pin D15 = IOB_N52_1;
	pin D16 = IOB_N56_0;
	pin D17 = TCK;
	pin D18 = IOB_E73_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E71_1;
	pin E1 = IOB_W68_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W74_1;
	pin E4 = IOB_W74_0;
	pin E5 = IOB_N2_2;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = IOB_N19_2;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N30_1;
	pin E11 = IOB_N30_0;
	pin E12 = IOB_N34_1;
	pin E13 = IOB_N46_2;
	pin E14 = IOB_N48_1;
	pin E15 = IOB_N48_0;
	pin E16 = IOB_N54_2;
	pin E17 = TMS;
	pin E18 = IOB_E73_0;
	pin E19 = IOB_E70_2;
	pin E20 = IOB_E71_0;
	pin F1 = IOB_W58_1;
	pin F2 = IOB_W58_0;
	pin F3 = IOB_W66_1;
	pin F4 = IOB_W66_0;
	pin F5 = IOB_W73_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N26_1;
	pin F10 = VCCO0;
	pin F11 = IOB_N32_0;
	pin F12 = IOB_N34_0;
	pin F13 = IOB_N42_0;
	pin F14 = IOB_N50_2;
	pin F15 = GND;
	pin F16 = IOB_E59_0;
	pin F17 = IOB_E67_0;
	pin F18 = IOB_E67_1;
	pin F19 = IOB_E65_1;
	pin F20 = IOB_E65_0;
	pin G1 = IOB_W55_2;
	pin G2 = GND;
	pin G3 = IOB_W56_0;
	pin G4 = IOB_W56_1;
	pin G5 = IOB_W54_1;
	pin G6 = IOB_W59_2;
	pin G7 = IOB_N12_2;
	pin G8 = IOB_N25_0;
	pin G9 = IOB_N25_1;
	pin G10 = IOB_N29_1;
	pin G11 = IOB_N32_1;
	pin G12 = GND;
	pin G13 = IOB_N37_0;
	pin G14 = IOB_N37_1;
	pin G15 = IOB_E62_2;
	pin G16 = IOB_E59_1;
	pin G17 = VCCO1;
	pin G18 = IOB_E54_2;
	pin G19 = GND;
	pin G20 = IOB_E55_0;
	pin H1 = IOB_W51_2;
	pin H2 = IOB_W52_0;
	pin H3 = IOB_W52_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W54_0;
	pin H6 = IOB_W50_0;
	pin H7 = IOB_W50_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_N29_0;
	pin H11 = VCCINT;
	pin H12 = VCCAUX;
	pin H13 = VCCINT;
	pin H14 = IOB_E50_2;
	pin H15 = IOB_E51_1;
	pin H16 = IOB_E51_0;
	pin H17 = IOB_E53_0;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E49_1;
	pin H20 = IOB_E55_1;
	pin J1 = IOB_W46_1;
	pin J2 = IOB_W46_0;
	pin J3 = IOB_W48_0;
	pin J4 = IOB_W48_1;
	pin J5 = IOB_W47_2;
	pin J6 = IOB_W44_1;
	pin J7 = VCCAUX;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E45_1;
	pin J14 = IOB_E45_0;
	pin J15 = IOB_E46_2;
	pin J16 = IOB_E43_0;
	pin J17 = IOB_E47_1;
	pin J18 = IOB_E47_0;
	pin J19 = IOB_E49_0;
	pin J20 = IOB_E41_1;
	pin K1 = GND;
	pin K2 = IOB_W42_1;
	pin K3 = IOB_W42_0;
	pin K4 = VCCAUX;
	pin K5 = IOB_W43_2;
	pin K6 = IOB_W44_0;
	pin K7 = IOB_W40_0;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = IOB_E39_0;
	pin K14 = IOB_E39_1;
	pin K15 = VCCO1;
	pin K16 = IOB_E43_1;
	pin K17 = GND;
	pin K18 = IOB_E42_2;
	pin K19 = VCCO1;
	pin K20 = IOB_E41_0;
	pin L1 = IOB_W38_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W36_1;
	pin L4 = GND;
	pin L5 = IOB_W35_2;
	pin L6 = VCCO3;
	pin L7 = IOB_W40_1;
	pin L8 = IOB_W39_2;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_E37_1;
	pin L15 = IOB_E37_0;
	pin L16 = IOB_E35_1;
	pin L17 = VCCAUX;
	pin L18 = IOB_E38_2;
	pin L19 = IOB_E33_1;
	pin L20 = GND;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W31_2;
	pin M3 = IOB_W36_0;
	pin M4 = IOB_W32_1;
	pin M5 = IOB_W32_0;
	pin M6 = IOB_W30_0;
	pin M7 = IOB_W34_1;
	pin M8 = IOB_W34_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = VCCAUX;
	pin M15 = IOB_E29_0;
	pin M16 = IOB_E35_0;
	pin M17 = IOB_E31_0;
	pin M18 = IOB_E31_1;
	pin M19 = IOB_E33_0;
	pin M20 = IOB_E34_2;
	pin N1 = IOB_W28_0;
	pin N2 = IOB_W28_1;
	pin N3 = IOB_W24_0;
	pin N4 = IOB_W24_1;
	pin N5 = IOB_W23_2;
	pin N6 = IOB_W30_1;
	pin N7 = IOB_W26_0;
	pin N8 = VCCINT;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = IOB_S28_2;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = IOB_E26_2;
	pin N15 = IOB_E29_1;
	pin N16 = IOB_E25_0;
	pin N17 = VCCO1;
	pin N18 = IOB_E27_0;
	pin N19 = IOB_E27_1;
	pin N20 = IOB_E30_2;
	pin P1 = IOB_W22_0;
	pin P2 = GND;
	pin P3 = IOB_W27_2;
	pin P4 = VCCO3;
	pin P5 = IOB_W20_0;
	pin P6 = IOB_W15_2;
	pin P7 = IOB_W26_1;
	pin P8 = IOB_S20_2;
	pin P9 = GND;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_0;
	pin P12 = IOB_S30_1;
	pin P13 = IOB_S36_2;
	pin P14 = IOB_S48_1;
	pin P15 = IOB_E22_2;
	pin P16 = IOB_E25_1;
	pin P17 = IOB_E19_0;
	pin P18 = IOB_E19_1;
	pin P19 = GND;
	pin P20 = IOB_E23_1;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W10_0;
	pin R4 = IOB_W10_1;
	pin R5 = IOB_W20_1;
	pin R6 = GND;
	pin R7 = IOB_S12_1;
	pin R8 = IOB_S22_1;
	pin R9 = IOB_S24_2;
	pin R10 = IOB_S29_0;
	pin R11 = VCCO2;
	pin R12 = IOB_S34_0;
	pin R13 = IOB_S40_2;
	pin R14 = IOB_S48_0;
	pin R15 = GND;
	pin R16 = IOB_E4_2;
	pin R17 = IOB_E11_0;
	pin R18 = IOB_E11_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E23_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W12_1;
	pin T3 = IOB_W4_1;
	pin T4 = IOB_W1_2;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S12_0;
	pin T8 = IOB_S22_0;
	pin T9 = IOB_S26_0;
	pin T10 = IOB_S26_1;
	pin T11 = IOB_S32_2;
	pin T12 = IOB_S34_1;
	pin T13 = IOB_S45_1;
	pin T14 = IOB_S45_0;
	pin T15 = IOB_S52_1;
	pin T16 = IOB_S57_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = VCCO1;
	pin T20 = IOB_E17_1;
	pin U1 = IOB_W6_0;
	pin U2 = VCCO3;
	pin U3 = IOB_W4_0;
	pin U4 = IOB_S2_0;
	pin U5 = IOB_S4_0;
	pin U6 = IOB_S7_0;
	pin U7 = IOB_S10_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S23_1;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = IOB_S35_1;
	pin U13 = IOB_S46_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S52_0;
	pin U16 = IOB_S54_0;
	pin U17 = IOB_E1_0;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E17_0;
	pin V1 = IOB_W2_1;
	pin V2 = IOB_W2_0;
	pin V3 = GND;
	pin V4 = IOB_S2_1;
	pin V5 = IOB_S4_1;
	pin V6 = IOB_S7_1;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S14_1;
	pin V9 = IOB_S23_0;
	pin V10 = IOB_S31_0;
	pin V11 = IOB_S31_1;
	pin V12 = IOB_S35_0;
	pin V13 = IOB_S46_0;
	pin V14 = IOB_S49_1;
	pin V15 = IOB_S49_0;
	pin V16 = IOB_S54_1;
	pin V17 = DONE;
	pin V18 = GND;
	pin V19 = IOB_E5_1;
	pin V20 = IOB_E9_0;
	pin W1 = IOB_W7_2;
	pin W2 = IOB_S3_0;
	pin W3 = IOB_S1_2;
	pin W4 = IOB_S6_0;
	pin W5 = VCCO2;
	pin W6 = IOB_S11_0;
	pin W7 = GND;
	pin W8 = IOB_S14_0;
	pin W9 = IOB_S27_0;
	pin W10 = IOB_S27_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S37_1;
	pin W13 = IOB_S37_0;
	pin W14 = GND;
	pin W15 = IOB_S51_2;
	pin W16 = IOB_S53_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S56_0;
	pin W19 = IOB_S58_1;
	pin W20 = IOB_E9_1;
	pin Y1 = GND;
	pin Y2 = IOB_S3_1;
	pin Y3 = IOB_S5_2;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S9_2;
	pin Y6 = IOB_S11_1;
	pin Y7 = IOB_S13_2;
	pin Y8 = IOB_S25_1;
	pin Y9 = IOB_S25_0;
	pin Y10 = GND;
	pin Y11 = IOB_S33_0;
	pin Y12 = IOB_S33_1;
	pin Y13 = IOB_S47_2;
	pin Y14 = IOB_S50_1;
	pin Y15 = IOB_S50_0;
	pin Y16 = IOB_S53_0;
	pin Y17 = IOB_S55_2;
	pin Y18 = IOB_S56_1;
	pin Y19 = IOB_S58_0;
	pin Y20 = GND;
	vref IOB_W6_1;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E55_1;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S45_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s1600e-fg484 xa3s1600e-fgg484
bond BOND51 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N6_0;
	pin A3 = IOB_N6_1;
	pin A4 = IOB_N9_1;
	pin A5 = IOB_N9_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N24_1;
	pin A10 = IOB_N24_0;
	pin A11 = GND;
	pin A12 = IOB_N33_1;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N40_1;
	pin A15 = IOB_N40_0;
	pin A16 = IOB_N49_1;
	pin A17 = IOB_N49_0;
	pin A18 = IOB_N53_0;
	pin A19 = IOB_N53_1;
	pin A20 = IOB_N55_1;
	pin A21 = IOB_N55_0;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = TDI;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N3_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_2;
	pin B7 = GND;
	pin B8 = IOB_N15_1;
	pin B9 = IOB_N18_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N28_1;
	pin B12 = IOB_N30_0;
	pin B13 = IOB_N35_2;
	pin B14 = VCCO0;
	pin B15 = IOB_N47_1;
	pin B16 = GND;
	pin B17 = IOB_N52_0;
	pin B18 = VCCO0;
	pin B19 = IOB_N58_2;
	pin B20 = TDO;
	pin B21 = IOB_E75_1;
	pin B22 = IOB_E75_0;
	pin C1 = IOB_W76_1;
	pin C2 = IOB_W76_0;
	pin C3 = GND;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_2;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N18_1;
	pin C10 = IOB_N22_0;
	pin C11 = IOB_N28_0;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N37_0;
	pin C14 = IOB_N44_0;
	pin C15 = IOB_N47_0;
	pin C16 = IOB_N51_1;
	pin C17 = IOB_N52_1;
	pin C18 = IOB_N57_1;
	pin C19 = IOB_N57_0;
	pin C20 = GND;
	pin C21 = IOB_E73_1;
	pin C22 = IOB_E73_0;
	pin D1 = IOB_W70_0;
	pin D2 = IOB_W74_1;
	pin D3 = IOB_W74_0;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N7_0;
	pin D8 = IOB_N14_0;
	pin D9 = IOB_N17_0;
	pin D10 = IOB_N22_1;
	pin D11 = IOB_N26_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N37_1;
	pin D14 = IOB_N42_1;
	pin D15 = IOB_N48_0;
	pin D16 = IOB_N51_0;
	pin D17 = IOB_N56_1;
	pin D18 = IOB_N56_0;
	pin D19 = TMS;
	pin D20 = IOB_E76_2;
	pin D21 = IOB_E70_2;
	pin D22 = IOB_E67_1;
	pin E1 = IOB_W70_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W72_1;
	pin E4 = IOB_W72_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_2;
	pin E7 = IOB_N7_1;
	pin E8 = VCCO0;
	pin E9 = IOB_N17_1;
	pin E10 = GND;
	pin E11 = IOB_N26_0;
	pin E12 = IOB_N32_1;
	pin E13 = GND;
	pin E14 = IOB_N42_0;
	pin E15 = IOB_N48_1;
	pin E16 = IOB_N54_2;
	pin E17 = TCK;
	pin E18 = VCCAUX;
	pin E19 = IOB_E71_0;
	pin E20 = IOB_E71_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E67_0;
	pin F1 = IOB_W64_1;
	pin F2 = IOB_W67_2;
	pin F3 = IOB_W68_0;
	pin F4 = IOB_W68_1;
	pin F5 = IOB_W73_2;
	pin F6 = GND;
	pin F7 = IOB_N13_1;
	pin F8 = IOB_N13_0;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_N25_1;
	pin F11 = IOB_N25_0;
	pin F12 = IOB_N32_0;
	pin F13 = IOB_N36_0;
	pin F14 = VCCO0;
	pin F15 = IOB_N45_0;
	pin F16 = IOB_N50_2;
	pin F17 = GND;
	pin F18 = IOB_E69_0;
	pin F19 = IOB_E69_1;
	pin F20 = IOB_E63_1;
	pin F21 = IOB_E66_2;
	pin F22 = IOB_E61_1;
	pin G1 = IOB_W64_0;
	pin G2 = GND;
	pin G3 = IOB_W63_2;
	pin G4 = IOB_W66_0;
	pin G5 = IOB_W66_1;
	pin G6 = IOB_W62_1;
	pin G7 = IOB_W62_0;
	pin G8 = IOB_N12_2;
	pin G9 = IOB_N21_1;
	pin G10 = IOB_N21_0;
	pin G11 = VCCO0;
	pin G12 = IOB_N31_2;
	pin G13 = IOB_N36_1;
	pin G14 = IOB_N38_0;
	pin G15 = IOB_N45_1;
	pin G16 = IOB_E62_2;
	pin G17 = IOB_E59_0;
	pin G18 = IOB_E65_1;
	pin G19 = IOB_E65_0;
	pin G20 = IOB_E63_0;
	pin G21 = GND;
	pin G22 = IOB_E61_0;
	pin H1 = IOB_W56_1;
	pin H2 = IOB_W58_1;
	pin H3 = IOB_W58_0;
	pin H4 = IOB_W60_1;
	pin H5 = IOB_W60_0;
	pin H6 = VCCO3;
	pin H7 = IOB_W59_2;
	pin H8 = IOB_N20_1;
	pin H9 = IOB_N20_0;
	pin H10 = IOB_N23_2;
	pin H11 = IOB_N29_1;
	pin H12 = IOB_N29_0;
	pin H13 = IOB_N34_0;
	pin H14 = IOB_N38_1;
	pin H15 = IOB_N46_2;
	pin H16 = IOB_E58_2;
	pin H17 = IOB_E59_1;
	pin H18 = VCCO1;
	pin H19 = IOB_E57_0;
	pin H20 = IOB_E57_1;
	pin H21 = IOB_E55_1;
	pin H22 = IOB_E55_0;
	pin J1 = IOB_W56_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W52_1;
	pin J4 = GND;
	pin J5 = IOB_W54_0;
	pin J6 = IOB_W54_1;
	pin J7 = IOB_W55_2;
	pin J8 = IOB_W50_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_N27_2;
	pin J12 = GND;
	pin J13 = IOB_N34_1;
	pin J14 = GND;
	pin J15 = IOB_E49_0;
	pin J16 = IOB_E54_2;
	pin J17 = IOB_E53_1;
	pin J18 = IOB_E53_0;
	pin J19 = GND;
	pin J20 = IOB_E51_1;
	pin J21 = IOB_E51_0;
	pin J22 = IOB_E50_2;
	pin K1 = IOB_W46_1;
	pin K2 = IOB_W47_2;
	pin K3 = IOB_W52_0;
	pin K4 = IOB_W48_1;
	pin K5 = IOB_W48_0;
	pin K6 = IOB_W51_2;
	pin K7 = IOB_W44_0;
	pin K8 = IOB_W50_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = VCCAUX;
	pin K15 = IOB_E49_1;
	pin K16 = IOB_E45_0;
	pin K17 = IOB_E45_1;
	pin K18 = IOB_E47_0;
	pin K19 = IOB_E47_1;
	pin K20 = IOB_E46_2;
	pin K21 = VCCO1;
	pin K22 = IOB_E43_1;
	pin L1 = IOB_W46_0;
	pin L2 = GND;
	pin L3 = IOB_W43_2;
	pin L4 = VCCAUX;
	pin L5 = IOB_W42_1;
	pin L6 = GND;
	pin L7 = IOB_W44_1;
	pin L8 = IOB_W40_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E38_2;
	pin L16 = VCCO1;
	pin L17 = IOB_E42_2;
	pin L18 = IOB_E41_0;
	pin L19 = IOB_E41_1;
	pin L20 = IOB_E39_0;
	pin L21 = IOB_E39_1;
	pin L22 = IOB_E43_0;
	pin M1 = IOB_W38_0;
	pin M2 = IOB_W39_2;
	pin M3 = IOB_W36_0;
	pin M4 = IOB_W36_1;
	pin M5 = IOB_W42_0;
	pin M6 = IOB_W35_2;
	pin M7 = VCCO3;
	pin M8 = IOB_W40_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E37_0;
	pin M16 = IOB_E37_1;
	pin M17 = GND;
	pin M18 = IOB_E34_2;
	pin M19 = VCCAUX;
	pin M20 = IOB_E33_1;
	pin M21 = GND;
	pin M22 = IOB_E35_1;
	pin N1 = IOB_W38_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W31_2;
	pin N4 = IOB_W30_1;
	pin N5 = IOB_W30_0;
	pin N6 = IOB_W34_1;
	pin N7 = IOB_W34_0;
	pin N8 = IOB_W32_0;
	pin N9 = VCCAUX;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E30_2;
	pin N16 = IOB_E31_1;
	pin N17 = IOB_E31_0;
	pin N18 = IOB_E29_1;
	pin N19 = IOB_E29_0;
	pin N20 = IOB_E33_0;
	pin N21 = IOB_E26_2;
	pin N22 = IOB_E35_0;
	pin P1 = IOB_W28_0;
	pin P2 = IOB_W28_1;
	pin P3 = IOB_W27_2;
	pin P4 = GND;
	pin P5 = IOB_W24_0;
	pin P6 = IOB_W24_1;
	pin P7 = IOB_W26_0;
	pin P8 = IOB_W32_1;
	pin P9 = GND;
	pin P10 = IOB_S25_0;
	pin P11 = GND;
	pin P12 = IOB_S30_1;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E23_0;
	pin P18 = IOB_E23_1;
	pin P19 = GND;
	pin P20 = IOB_E22_2;
	pin P21 = VCCO1;
	pin P22 = IOB_E25_1;
	pin R1 = IOB_W22_0;
	pin R2 = IOB_W22_1;
	pin R3 = IOB_W20_1;
	pin R4 = IOB_W20_0;
	pin R5 = VCCO3;
	pin R6 = IOB_W18_0;
	pin R7 = IOB_W26_1;
	pin R8 = IOB_W23_2;
	pin R9 = IOB_S19_1;
	pin R10 = IOB_S25_1;
	pin R11 = IOB_S29_0;
	pin R12 = IOB_S30_0;
	pin R13 = IOB_S34_1;
	pin R14 = IOB_S39_0;
	pin R15 = IOB_E18_2;
	pin R16 = IOB_E19_1;
	pin R17 = VCCO1;
	pin R18 = IOB_E17_0;
	pin R19 = IOB_E17_1;
	pin R20 = IOB_E21_0;
	pin R21 = IOB_E21_1;
	pin R22 = IOB_E25_0;
	pin T1 = IOB_W19_2;
	pin T2 = GND;
	pin T3 = IOB_W15_2;
	pin T4 = IOB_W14_1;
	pin T5 = IOB_W14_0;
	pin T6 = IOB_W18_1;
	pin T7 = IOB_W11_2;
	pin T8 = IOB_S14_1;
	pin T9 = IOB_S19_0;
	pin T10 = IOB_S23_0;
	pin T11 = IOB_S29_1;
	pin T12 = VCCO2;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S39_1;
	pin T15 = IOB_S45_1;
	pin T16 = IOB_E19_0;
	pin T17 = IOB_E10_2;
	pin T18 = IOB_E11_0;
	pin T19 = IOB_E11_1;
	pin T20 = IOB_E14_2;
	pin T21 = GND;
	pin T22 = IOB_E15_1;
	pin U1 = IOB_W16_0;
	pin U2 = IOB_W16_1;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_W10_1;
	pin U5 = IOB_W7_2;
	pin U6 = GND;
	pin U7 = IOB_S10_1;
	pin U8 = IOB_S14_0;
	pin U9 = VCCO2;
	pin U10 = IOB_S23_1;
	pin U11 = IOB_S27_1;
	pin U12 = IOB_S33_1;
	pin U13 = IOB_S37_0;
	pin U14 = IOB_S37_1;
	pin U15 = IOB_S45_0;
	pin U16 = IOB_S48_1;
	pin U17 = GND;
	pin U18 = IOB_E4_2;
	pin U19 = IOB_E7_1;
	pin U20 = IOB_E13_1;
	pin U21 = IOB_E13_0;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W12_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W8_0;
	pin V4 = IOB_W8_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S6_0;
	pin V7 = IOB_S10_0;
	pin V8 = IOB_S12_1;
	pin V9 = IOB_S17_0;
	pin V10 = GND;
	pin V11 = IOB_S27_0;
	pin V12 = IOB_S33_0;
	pin V13 = GND;
	pin V14 = IOB_S42_0;
	pin V15 = VCCO2;
	pin V16 = IOB_S48_0;
	pin V17 = IOB_S57_2;
	pin V18 = VCCAUX;
	pin V19 = IOB_E7_0;
	pin V20 = IOB_E5_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E9_1;
	pin W1 = IOB_W12_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_W1_2;
	pin W5 = IOB_S4_0;
	pin W6 = IOB_S6_1;
	pin W7 = IOB_S8_1;
	pin W8 = IOB_S12_0;
	pin W9 = IOB_S17_1;
	pin W10 = IOB_S22_0;
	pin W11 = VCCAUX;
	pin W12 = IOB_S31_1;
	pin W13 = IOB_S35_0;
	pin W14 = IOB_S42_1;
	pin W15 = IOB_S46_1;
	pin W16 = IOB_S49_0;
	pin W17 = IOB_S52_1;
	pin W18 = IOB_S54_0;
	pin W19 = IOB_S58_1;
	pin W20 = IOB_E5_1;
	pin W21 = IOB_E3_1;
	pin W22 = IOB_E9_0;
	pin Y1 = IOB_W4_0;
	pin Y2 = IOB_W4_1;
	pin Y3 = GND;
	pin Y4 = IOB_S3_0;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S7_1;
	pin Y7 = IOB_S8_0;
	pin Y8 = IOB_S13_2;
	pin Y9 = IOB_S20_2;
	pin Y10 = IOB_S22_1;
	pin Y11 = IOB_S26_0;
	pin Y12 = IOB_S31_0;
	pin Y13 = IOB_S35_1;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S46_0;
	pin Y16 = IOB_S49_1;
	pin Y17 = IOB_S52_0;
	pin Y18 = IOB_S54_1;
	pin Y19 = IOB_S58_0;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E1_1;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S2_0;
	pin AA4 = IOB_S3_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S7_0;
	pin AA7 = GND;
	pin AA8 = IOB_S15_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S24_2;
	pin AA11 = IOB_S26_1;
	pin AA12 = IOB_S32_2;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S44_0;
	pin AA16 = GND;
	pin AA17 = IOB_S50_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S53_1;
	pin AA20 = IOB_S56_1;
	pin AA21 = DONE;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S2_1;
	pin AB4 = IOB_S5_2;
	pin AB5 = IOB_S9_2;
	pin AB6 = IOB_S11_0;
	pin AB7 = IOB_S11_1;
	pin AB8 = IOB_S15_1;
	pin AB9 = IOB_S21_1;
	pin AB10 = IOB_S21_0;
	pin AB11 = IOB_S28_2;
	pin AB12 = GND;
	pin AB13 = IOB_S36_2;
	pin AB14 = IOB_S40_2;
	pin AB15 = IOB_S44_1;
	pin AB16 = IOB_S47_2;
	pin AB17 = IOB_S50_1;
	pin AB18 = IOB_S51_2;
	pin AB19 = IOB_S53_0;
	pin AB20 = IOB_S56_0;
	pin AB21 = IOB_S55_2;
	pin AB22 = GND;
	vref IOB_W6_1;
	vref IOB_W15_2;
	vref IOB_W30_1;
	vref IOB_W43_2;
	vref IOB_W52_1;
	vref IOB_W62_1;
	vref IOB_W74_1;
	vref IOB_E5_1;
	vref IOB_E13_1;
	vref IOB_E23_1;
	vref IOB_E33_1;
	vref IOB_E42_2;
	vref IOB_E55_1;
	vref IOB_E70_2;
	vref IOB_S5_2;
	vref IOB_S12_1;
	vref IOB_S19_1;
	vref IOB_S26_1;
	vref IOB_S37_1;
	vref IOB_S45_1;
	vref IOB_S55_2;
	vref IOB_N5_1;
	vref IOB_N13_1;
	vref IOB_N22_1;
	vref IOB_N31_2;
	vref IOB_N40_1;
	vref IOB_N47_1;
	vref IOB_N55_1;
}

// xc3s50a-ft256 xc3s50an-ftg256
bond BOND52 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N6_1;
	pin A7 = NC;
	pin A8 = IOB_N7_1;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N12_0;
	pin A12 = NC;
	pin A13 = IOB_N13_0;
	pin A14 = IOB_N13_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N3_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N6_0;
	pin B7 = GND;
	pin B8 = IOB_N7_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N11_1;
	pin B11 = GND;
	pin B12 = IOB_N13_2;
	pin B13 = VCCO0;
	pin B14 = IOB_N15_0;
	pin B15 = IOB_N15_1;
	pin B16 = TDO;
	pin C1 = IOB_W16_0;
	pin C2 = IOB_W16_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_0;
	pin C7 = NC;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_N9_1;
	pin C10 = IOB_N10_1;
	pin C11 = IOB_N12_1;
	pin C12 = IOB_N14_1;
	pin C13 = IOB_N16_0;
	pin C14 = GND;
	pin C15 = IOB_E15_1;
	pin C16 = IOB_E15_0;
	pin D1 = IOB_W14_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W15_0;
	pin D4 = IOB_W15_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N3_2;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N8_0;
	pin D9 = IOB_N10_0;
	pin D10 = NC;
	pin D11 = IOB_N14_0;
	pin D12 = IOB_N15_2;
	pin D13 = IOB_N16_1;
	pin D14 = IOB_E14_1;
	pin D15 = IOB_E13_1;
	pin D16 = IOB_E13_0;
	pin E1 = IOB_W14_0;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = IOB_W13_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = IOB_N9_2;
	pin E10 = NC;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E14_0;
	pin E14 = IOB_E11_0;
	pin E15 = VCCO1;
	pin E16 = NC;
	pin F1 = IOB_W12_1;
	pin F2 = GND;
	pin F3 = NC;
	pin F4 = IOB_W13_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N5_2;
	pin F8 = NC;
	pin F9 = IOB_N7_2;
	pin F10 = IOB_N11_2;
	pin F11 = IOB_E16_1;
	pin F12 = IOB_E16_0;
	pin F13 = IOB_E11_1;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = IOB_W12_0;
	pin G2 = IOB_W11_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E12_1;
	pin G12 = IOB_E12_0;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = GND;
	pin G16 = NC;
	pin H1 = IOB_W11_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W10_1;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = IOB_W9_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E8_0;
	pin H11 = IOB_E8_1;
	pin H12 = VCCO1;
	pin H13 = NC;
	pin H14 = IOB_E9_1;
	pin H15 = IOB_E10_0;
	pin H16 = IOB_E10_1;
	pin J1 = IOB_W8_0;
	pin J2 = IOB_W8_1;
	pin J3 = IOB_W10_0;
	pin J4 = NC;
	pin J5 = VCCO3;
	pin J6 = NC;
	pin J7 = IOB_W9_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = IOB_E5_0;
	pin J13 = IOB_E5_1;
	pin J14 = IOB_E9_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E7_1;
	pin K1 = IOB_W7_0;
	pin K2 = GND;
	pin K3 = IOB_W7_1;
	pin K4 = NC;
	pin K5 = IOB_W5_1;
	pin K6 = IOB_W5_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = NC;
	pin K14 = IOB_E6_1;
	pin K15 = IOB_E6_0;
	pin K16 = IOB_E7_0;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S3_2;
	pin L8 = IOB_S9_2;
	pin L9 = IOB_S11_2;
	pin L10 = IOB_S13_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = GND;
	pin L16 = NC;
	pin M1 = IOB_W6_1;
	pin M2 = VCCO3;
	pin M3 = NC;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S7_2;
	pin M9 = VCCO2;
	pin M10 = NC;
	pin M11 = IOB_S15_2;
	pin M12 = GND;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin M16 = NC;
	pin N1 = IOB_W6_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S3_1;
	pin N7 = NC;
	pin N8 = IOB_S7_1;
	pin N9 = IOB_S9_0;
	pin N10 = NC;
	pin N11 = IOB_S14_1;
	pin N12 = NC;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S4_1;
	pin P6 = NC;
	pin P7 = IOB_S7_0;
	pin P8 = IOB_S8_0;
	pin P9 = IOB_S9_1;
	pin P10 = IOB_S11_0;
	pin P11 = IOB_S14_0;
	pin P12 = IOB_S13_1;
	pin P13 = NC;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S3_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S6_0;
	pin R6 = GND;
	pin R7 = NC;
	pin R8 = VCCO2;
	pin R9 = IOB_S10_0;
	pin R10 = GND;
	pin R11 = IOB_S12_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S16_0;
	pin R14 = IOB_S16_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S5_0;
	pin T5 = IOB_S5_1;
	pin T6 = IOB_S6_1;
	pin T7 = NC;
	pin T8 = IOB_S8_1;
	pin T9 = IOB_S10_1;
	pin T10 = IOB_S11_1;
	pin T11 = IOB_S12_0;
	pin T12 = IOB_S13_0;
	pin T13 = IOB_S15_0;
	pin T14 = IOB_S15_1;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W12_0;
	vref IOB_W13_0;
	vref IOB_E4_1;
	vref IOB_E12_0;
	vref IOB_E16_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S11_2;
	vref IOB_S13_2;
	vref IOB_S15_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s50a-tq144 xc3s50an-tqg144
bond BOND53 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W15_1;
	pin P4 = IOB_W16_1;
	pin P5 = IOB_W15_0;
	pin P6 = IOB_W16_0;
	pin P7 = IOB_W14_1;
	pin P8 = IOB_W14_0;
	pin P9 = GND;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W12_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W11_0;
	pin P14 = VCCO3;
	pin P15 = IOB_W10_1;
	pin P16 = IOB_W10_0;
	pin P17 = GND;
	pin P18 = IOB_W8_1;
	pin P19 = IOB_W7_1;
	pin P20 = IOB_W8_0;
	pin P21 = IOB_W7_0;
	pin P22 = VCCINT;
	pin P23 = VCCO3;
	pin P24 = IOB_W6_1;
	pin P25 = IOB_W6_0;
	pin P26 = GND;
	pin P27 = IOB_W4_1;
	pin P28 = IOB_W3_1;
	pin P29 = IOB_W4_0;
	pin P30 = IOB_W3_0;
	pin P31 = IOB_W2_1;
	pin P32 = IOB_W2_0;
	pin P33 = IOB_W1_1;
	pin P34 = GND;
	pin P35 = IOB_W1_0;
	pin P36 = VCCAUX;
	pin P37 = IOB_S1_0;
	pin P38 = IOB_S1_1;
	pin P39 = IOB_S2_0;
	pin P40 = VCCO2;
	pin P41 = IOB_S2_1;
	pin P42 = IOB_S3_0;
	pin P43 = IOB_S4_0;
	pin P44 = IOB_S3_1;
	pin P45 = IOB_S4_1;
	pin P46 = IOB_S5_0;
	pin P47 = IOB_S6_0;
	pin P48 = IOB_S5_1;
	pin P49 = IOB_S6_1;
	pin P50 = IOB_S7_0;
	pin P51 = IOB_S7_1;
	pin P52 = VCCINT;
	pin P53 = IOB_S7_2;
	pin P54 = IOB_S8_0;
	pin P55 = IOB_S8_1;
	pin P56 = GND;
	pin P57 = IOB_S9_0;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S9_1;
	pin P60 = IOB_S10_1;
	pin P61 = VCCO2;
	pin P62 = IOB_S11_0;
	pin P63 = IOB_S12_0;
	pin P64 = IOB_S12_1;
	pin P65 = GND;
	pin P66 = VCCAUX;
	pin P67 = IOB_S13_0;
	pin P68 = IOB_S13_1;
	pin P69 = IOB_S15_0;
	pin P70 = IOB_S16_0;
	pin P71 = IOB_S15_1;
	pin P72 = IOB_S16_1;
	pin P73 = DONE;
	pin P74 = SUSPEND;
	pin P75 = IOB_E2_0;
	pin P76 = IOB_E1_0;
	pin P77 = IOB_E2_1;
	pin P78 = IOB_E1_1;
	pin P79 = IOB_E3_0;
	pin P80 = IOB_E4_1;
	pin P81 = GND;
	pin P82 = IOB_E5_0;
	pin P83 = IOB_E6_0;
	pin P84 = IOB_E5_1;
	pin P85 = IOB_E6_1;
	pin P86 = VCCO1;
	pin P87 = IOB_E7_0;
	pin P88 = IOB_E7_1;
	pin P89 = GND;
	pin P90 = IOB_E9_0;
	pin P91 = IOB_E10_0;
	pin P92 = IOB_E9_1;
	pin P93 = IOB_E10_1;
	pin P94 = VCCINT;
	pin P95 = VCCO1;
	pin P96 = IOB_E11_0;
	pin P97 = IOB_E12_0;
	pin P98 = IOB_E11_1;
	pin P99 = IOB_E13_0;
	pin P100 = GND;
	pin P101 = IOB_E13_1;
	pin P102 = IOB_E14_0;
	pin P103 = IOB_E15_0;
	pin P104 = IOB_E14_1;
	pin P105 = IOB_E15_1;
	pin P106 = GND;
	pin P107 = TDO;
	pin P108 = VCCAUX;
	pin P109 = TCK;
	pin P110 = IOB_N16_1;
	pin P111 = IOB_N16_0;
	pin P112 = IOB_N15_1;
	pin P113 = IOB_N15_0;
	pin P114 = IOB_N13_1;
	pin P115 = IOB_N14_1;
	pin P116 = IOB_N13_0;
	pin P117 = IOB_N14_0;
	pin P118 = GND;
	pin P119 = VCCO0;
	pin P120 = IOB_N11_1;
	pin P121 = IOB_N11_0;
	pin P122 = VCCINT;
	pin P123 = IOB_N9_2;
	pin P124 = IOB_N10_1;
	pin P125 = IOB_N9_1;
	pin P126 = IOB_N10_0;
	pin P127 = IOB_N9_0;
	pin P128 = GND;
	pin P129 = IOB_N8_1;
	pin P130 = IOB_N7_1;
	pin P131 = IOB_N8_0;
	pin P132 = IOB_N7_0;
	pin P133 = VCCAUX;
	pin P134 = IOB_N5_1;
	pin P135 = IOB_N5_0;
	pin P136 = VCCO0;
	pin P137 = GND;
	pin P138 = IOB_N4_1;
	pin P139 = IOB_N4_0;
	pin P140 = IOB_N1_2;
	pin P141 = IOB_N1_1;
	pin P142 = IOB_N2_0;
	pin P143 = IOB_N1_0;
	pin P144 = PROG_B;
	vref IOB_W1_0;
	vref IOB_W12_0;
	vref IOB_E4_1;
	vref IOB_E12_0;
	vref IOB_S7_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s50a-vq100
bond BOND54 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W16_1;
	pin P4 = IOB_W16_0;
	pin P5 = IOB_W14_1;
	pin P6 = IOB_W14_0;
	pin P7 = IOB_W13_0;
	pin P8 = GND;
	pin P9 = IOB_W11_1;
	pin P10 = IOB_W11_0;
	pin P11 = VCCO3;
	pin P12 = IOB_W10_1;
	pin P13 = IOB_W10_0;
	pin P14 = GND;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W7_0;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W1_1;
	pin P22 = VCCAUX;
	pin P23 = IOB_S1_0;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S1_1;
	pin P26 = VCCO2;
	pin P27 = IOB_S2_1;
	pin P28 = IOB_S3_0;
	pin P29 = IOB_S4_0;
	pin P30 = IOB_S3_1;
	pin P31 = IOB_S4_1;
	pin P32 = IOB_S5_0;
	pin P33 = IOB_S6_0;
	pin P34 = IOB_S5_1;
	pin P35 = IOB_S6_1;
	pin P36 = IOB_S7_0;
	pin P37 = IOB_S7_1;
	pin P38 = VCCINT;
	pin P39 = IOB_S7_2;
	pin P40 = IOB_S8_0;
	pin P41 = IOB_S8_1;
	pin P42 = GND;
	pin P43 = IOB_S9_0;
	pin P44 = IOB_S9_1;
	pin P45 = VCCO2;
	pin P46 = IOB_S11_0;
	pin P47 = GND;
	pin P48 = IOB_S13_0;
	pin P49 = IOB_S13_1;
	pin P50 = IOB_S15_0;
	pin P51 = IOB_S15_1;
	pin P52 = IOB_S16_0;
	pin P53 = IOB_S16_1;
	pin P54 = DONE;
	pin P55 = VCCAUX;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E3_1;
	pin P58 = GND;
	pin P59 = IOB_E6_0;
	pin P60 = IOB_E6_1;
	pin P61 = IOB_E7_0;
	pin P62 = IOB_E7_1;
	pin P63 = GND;
	pin P64 = IOB_E10_0;
	pin P65 = IOB_E10_1;
	pin P66 = VCCINT;
	pin P67 = VCCO1;
	pin P68 = IOB_E12_0;
	pin P69 = GND;
	pin P70 = IOB_E13_0;
	pin P71 = IOB_E13_1;
	pin P72 = IOB_E15_0;
	pin P73 = IOB_E15_1;
	pin P74 = GND;
	pin P75 = TDO;
	pin P76 = TCK;
	pin P77 = IOB_N15_1;
	pin P78 = IOB_N15_0;
	pin P79 = VCCO0;
	pin P80 = GND;
	pin P81 = VCCINT;
	pin P82 = IOB_N9_2;
	pin P83 = IOB_N10_1;
	pin P84 = IOB_N10_0;
	pin P85 = IOB_N9_1;
	pin P86 = IOB_N9_0;
	pin P87 = GND;
	pin P88 = IOB_N8_1;
	pin P89 = IOB_N8_0;
	pin P90 = IOB_N7_0;
	pin P91 = GND;
	pin P92 = VCCAUX;
	pin P93 = IOB_N5_1;
	pin P94 = IOB_N5_0;
	pin P95 = GND;
	pin P96 = VCCO0;
	pin P97 = IOB_N1_2;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = PROG_B;
	vref IOB_W13_0;
	vref IOB_E12_0;
	vref IOB_S7_2;
	vref IOB_N1_1;
	vref IOB_N9_2;
	vref IOB_N15_1;
}

// xc3s200a-fg320
bond BOND55 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N7_0;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N8_1;
	pin A7 = GND;
	pin A8 = IOB_N12_1;
	pin A9 = VCCAUX;
	pin A10 = IOB_N13_1;
	pin A11 = IOB_N16_0;
	pin A12 = GND;
	pin A13 = IOB_N19_0;
	pin A14 = IOB_N22_0;
	pin A15 = IOB_N22_1;
	pin A16 = IOB_N23_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = IOB_W31_0;
	pin B2 = IOB_W31_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N8_0;
	pin B7 = IOB_N12_0;
	pin B8 = IOB_N11_1;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N14_1;
	pin B11 = IOB_N16_1;
	pin B12 = IOB_N18_0;
	pin B13 = IOB_N19_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N21_1;
	pin B16 = IOB_N23_1;
	pin B17 = IOB_E31_1;
	pin B18 = IOB_E30_1;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = TMS;
	pin C4 = PROG_B;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N10_0;
	pin C8 = IOB_N11_0;
	pin C9 = IOB_N14_0;
	pin C10 = GND;
	pin C11 = IOB_N15_1;
	pin C12 = IOB_N18_1;
	pin C13 = IOB_N20_1;
	pin C14 = IOB_N21_0;
	pin C15 = IOB_N24_0;
	pin C16 = IOB_N24_1;
	pin C17 = IOB_E31_0;
	pin C18 = IOB_E30_0;
	pin D1 = IOB_W26_1;
	pin D2 = IOB_W30_0;
	pin D3 = IOB_W30_1;
	pin D4 = GND;
	pin D5 = IOB_N3_0;
	pin D6 = IOB_N5_0;
	pin D7 = GND;
	pin D8 = IOB_N10_1;
	pin D9 = IOB_N9_1;
	pin D10 = IOB_N15_0;
	pin D11 = VCCO0;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N21_2;
	pin D14 = IOB_N23_2;
	pin D15 = GND;
	pin D16 = IOB_E29_0;
	pin D17 = IOB_E25_1;
	pin D18 = IOB_E25_0;
	pin E1 = IOB_W26_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W27_0;
	pin E4 = TDI;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N13_2;
	pin E11 = IOB_N17_1;
	pin E12 = IOB_N17_2;
	pin E13 = NC;
	pin E14 = TDO;
	pin E15 = IOB_E29_1;
	pin E16 = IOB_E26_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E22_1;
	pin F1 = IOB_W23_0;
	pin F2 = IOB_W23_1;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W27_1;
	pin F5 = IOB_W28_1;
	pin F6 = GND;
	pin F7 = IOB_N3_2;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N9_2;
	pin F10 = IOB_N11_2;
	pin F11 = IOB_N17_0;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_E32_1;
	pin F14 = IOB_E32_0;
	pin F15 = IOB_E27_1;
	pin F16 = IOB_E26_0;
	pin F17 = IOB_E21_1;
	pin F18 = IOB_E22_0;
	pin G1 = GND;
	pin G2 = IOB_W21_0;
	pin G3 = IOB_W21_1;
	pin G4 = IOB_W24_0;
	pin G5 = IOB_W28_0;
	pin G6 = IOB_W29_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N7_2;
	pin G10 = VCCAUX;
	pin G11 = IOB_N15_2;
	pin G12 = GND;
	pin G13 = IOB_E28_1;
	pin G14 = IOB_E24_1;
	pin G15 = IOB_E27_0;
	pin G16 = IOB_E19_1;
	pin G17 = IOB_E21_0;
	pin G18 = GND;
	pin H1 = IOB_W20_0;
	pin H2 = IOB_W20_1;
	pin H3 = IOB_W19_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W25_0;
	pin H6 = IOB_W25_1;
	pin H7 = IOB_W29_0;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E28_0;
	pin H13 = IOB_E24_0;
	pin H14 = VCCO1;
	pin H15 = IOB_E23_1;
	pin H16 = IOB_E19_0;
	pin H17 = IOB_E18_1;
	pin H18 = IOB_E18_0;
	pin J1 = IOB_W18_0;
	pin J2 = IOB_W18_1;
	pin J3 = IOB_W19_0;
	pin J4 = IOB_W16_1;
	pin J5 = IOB_W17_1;
	pin J6 = IOB_W22_0;
	pin J7 = IOB_W22_1;
	pin J8 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E20_1;
	pin J14 = IOB_E23_0;
	pin J15 = GND;
	pin J16 = IOB_E17_0;
	pin J17 = IOB_E15_1;
	pin J18 = VCCAUX;
	pin K1 = VCCAUX;
	pin K2 = IOB_W15_1;
	pin K3 = IOB_W15_0;
	pin K4 = GND;
	pin K5 = IOB_W16_0;
	pin K6 = IOB_W17_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E20_0;
	pin K13 = IOB_E16_0;
	pin K14 = IOB_E16_1;
	pin K15 = IOB_E17_1;
	pin K16 = IOB_E13_1;
	pin K17 = IOB_E14_1;
	pin K18 = IOB_E15_0;
	pin L1 = IOB_W14_1;
	pin L2 = IOB_W14_0;
	pin L3 = IOB_W10_1;
	pin L4 = IOB_W10_0;
	pin L5 = VCCO3;
	pin L6 = IOB_W13_0;
	pin L7 = IOB_W13_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E11_1;
	pin L13 = IOB_E11_0;
	pin L14 = IOB_E8_1;
	pin L15 = VCCO1;
	pin L16 = IOB_E12_1;
	pin L17 = IOB_E13_0;
	pin L18 = IOB_E14_0;
	pin M1 = GND;
	pin M2 = IOB_W12_0;
	pin M3 = IOB_W9_1;
	pin M4 = IOB_W9_0;
	pin M5 = IOB_W5_0;
	pin M6 = IOB_W5_1;
	pin M7 = GND;
	pin M8 = IOB_S7_2;
	pin M9 = IOB_S9_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S19_2;
	pin M12 = IOB_S21_2;
	pin M13 = IOB_E8_0;
	pin M14 = IOB_E6_1;
	pin M15 = IOB_E12_0;
	pin M16 = IOB_E9_0;
	pin M17 = IOB_E9_1;
	pin M18 = GND;
	pin N1 = IOB_W12_1;
	pin N2 = IOB_W11_0;
	pin N3 = IOB_W7_1;
	pin N4 = IOB_W7_0;
	pin N5 = IOB_W4_1;
	pin N6 = IOB_W4_0;
	pin N7 = NC;
	pin N8 = IOB_S7_0;
	pin N9 = IOB_S13_2;
	pin N10 = IOB_S15_2;
	pin N11 = IOB_S17_2;
	pin N12 = IOB_S19_0;
	pin N13 = GND;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E6_0;
	pin N16 = IOB_E5_1;
	pin N17 = IOB_E10_0;
	pin N18 = IOB_E10_1;
	pin P1 = IOB_W11_1;
	pin P2 = VCCO3;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_0;
	pin P5 = IOB_W1_1;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S5_2;
	pin P8 = IOB_S7_1;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S15_0;
	pin P11 = VCCO2;
	pin P12 = IOB_S19_1;
	pin P13 = IOB_S23_2;
	pin P14 = NC;
	pin P15 = IOB_E4_0;
	pin P16 = IOB_E5_0;
	pin P17 = VCCO1;
	pin P18 = IOB_E7_1;
	pin R1 = IOB_W8_1;
	pin R2 = IOB_W8_0;
	pin R3 = IOB_W3_0;
	pin R4 = GND;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S3_2;
	pin R7 = IOB_S8_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S9_1;
	pin R10 = IOB_S15_1;
	pin R11 = IOB_S16_0;
	pin R12 = GND;
	pin R13 = IOB_S20_1;
	pin R14 = IOB_S23_0;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin R17 = IOB_E3_1;
	pin R18 = IOB_E7_0;
	pin T1 = IOB_W6_1;
	pin T2 = IOB_W6_0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S3_0;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S6_0;
	pin T7 = IOB_S8_1;
	pin T8 = IOB_S9_0;
	pin T9 = GND;
	pin T10 = IOB_S13_1;
	pin T11 = IOB_S16_1;
	pin T12 = IOB_S18_0;
	pin T13 = IOB_S20_0;
	pin T14 = IOB_S21_1;
	pin T15 = IOB_S23_1;
	pin T16 = SUSPEND;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_0;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W2_0;
	pin U3 = IOB_S1_1;
	pin U4 = IOB_S3_1;
	pin U5 = VCCO2;
	pin U6 = IOB_S6_1;
	pin U7 = IOB_S10_0;
	pin U8 = IOB_S11_0;
	pin U9 = IOB_S12_0;
	pin U10 = IOB_S13_0;
	pin U11 = IOB_S14_1;
	pin U12 = IOB_S17_0;
	pin U13 = IOB_S18_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S22_1;
	pin U16 = IOB_S24_1;
	pin U17 = IOB_E2_0;
	pin U18 = IOB_E2_1;
	pin V1 = GND;
	pin V2 = IOB_S2_0;
	pin V3 = IOB_S2_1;
	pin V4 = IOB_S5_0;
	pin V5 = IOB_S5_1;
	pin V6 = IOB_S10_1;
	pin V7 = GND;
	pin V8 = IOB_S11_1;
	pin V9 = IOB_S12_1;
	pin V10 = VCCAUX;
	pin V11 = IOB_S14_0;
	pin V12 = GND;
	pin V13 = IOB_S17_1;
	pin V14 = IOB_S21_0;
	pin V15 = IOB_S22_0;
	pin V16 = IOB_S24_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W1_0;
	vref IOB_W14_1;
	vref IOB_W23_0;
	vref IOB_W25_0;
	vref IOB_W29_0;
	vref IOB_E4_1;
	vref IOB_E7_1;
	vref IOB_E8_1;
	vref IOB_E12_0;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E32_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_N1_1;
	vref IOB_N7_0;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N23_1;
}

// xc3s200a-ft256 xa3s200a-ftg256 xc3s200an-ftg256
bond BOND56 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N6_1;
	pin A7 = IOB_N8_1;
	pin A8 = IOB_N11_1;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N15_0;
	pin A11 = IOB_N16_0;
	pin A12 = IOB_N20_0;
	pin A13 = IOB_N21_0;
	pin A14 = IOB_N21_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N3_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N6_0;
	pin B7 = GND;
	pin B8 = IOB_N11_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N15_1;
	pin B11 = GND;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N23_0;
	pin B15 = IOB_N23_1;
	pin B16 = TDO;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N12_1;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N14_1;
	pin C11 = IOB_N16_1;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_0;
	pin C14 = GND;
	pin C15 = IOB_E31_1;
	pin C16 = IOB_E31_0;
	pin D1 = IOB_W30_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W31_0;
	pin D4 = IOB_W31_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N3_2;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N12_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N22_0;
	pin D12 = IOB_N23_2;
	pin D13 = IOB_N24_1;
	pin D14 = IOB_E30_1;
	pin D15 = IOB_E29_1;
	pin D16 = IOB_E29_0;
	pin E1 = IOB_W30_0;
	pin E2 = IOB_W27_0;
	pin E3 = IOB_W27_1;
	pin E4 = IOB_W29_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N7_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N13_2;
	pin E10 = IOB_N19_0;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E30_0;
	pin E14 = IOB_E27_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E23_0;
	pin F1 = IOB_W23_1;
	pin F2 = GND;
	pin F3 = IOB_W24_1;
	pin F4 = IOB_W29_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N5_2;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_2;
	pin F10 = IOB_N15_2;
	pin F11 = IOB_E32_1;
	pin F12 = IOB_E32_0;
	pin F13 = IOB_E27_1;
	pin F14 = IOB_E26_1;
	pin F15 = IOB_E23_1;
	pin F16 = IOB_E19_1;
	pin G1 = IOB_W23_0;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W22_1;
	pin G4 = IOB_W24_0;
	pin G5 = IOB_W25_0;
	pin G6 = IOB_W25_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E28_1;
	pin G12 = IOB_E28_0;
	pin G13 = IOB_E26_0;
	pin G14 = IOB_E22_1;
	pin G15 = GND;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W19_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W18_1;
	pin H4 = IOB_W22_0;
	pin H5 = IOB_W20_0;
	pin H6 = IOB_W20_1;
	pin H7 = IOB_W17_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E16_0;
	pin H11 = IOB_E16_1;
	pin H12 = VCCO1;
	pin H13 = IOB_E22_0;
	pin H14 = IOB_E17_1;
	pin H15 = IOB_E18_0;
	pin H16 = IOB_E18_1;
	pin J1 = IOB_W16_0;
	pin J2 = IOB_W16_1;
	pin J3 = IOB_W18_0;
	pin J4 = IOB_W12_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W12_0;
	pin J7 = IOB_W17_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = IOB_E12_0;
	pin J11 = IOB_E12_1;
	pin J12 = IOB_E13_0;
	pin J13 = IOB_E13_1;
	pin J14 = IOB_E17_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E15_1;
	pin K1 = IOB_W15_0;
	pin K2 = GND;
	pin K3 = IOB_W15_1;
	pin K4 = IOB_W11_1;
	pin K5 = IOB_W5_1;
	pin K6 = IOB_W5_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E9_1;
	pin K14 = IOB_E14_1;
	pin K15 = IOB_E14_0;
	pin K16 = IOB_E15_0;
	pin L1 = IOB_W14_1;
	pin L2 = IOB_W14_0;
	pin L3 = IOB_W11_0;
	pin L4 = IOB_W10_0;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S3_2;
	pin L8 = IOB_S13_2;
	pin L9 = IOB_S15_2;
	pin L10 = IOB_S19_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E9_0;
	pin L14 = IOB_E11_0;
	pin L15 = GND;
	pin L16 = IOB_E11_1;
	pin M1 = IOB_W6_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W10_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S11_2;
	pin M9 = VCCO2;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S23_2;
	pin M12 = GND;
	pin M13 = IOB_E7_0;
	pin M14 = IOB_E7_1;
	pin M15 = IOB_E10_0;
	pin M16 = IOB_E10_1;
	pin N1 = IOB_W6_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S5_0;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S10_1;
	pin N9 = IOB_S13_0;
	pin N10 = IOB_S15_0;
	pin N11 = IOB_S19_1;
	pin N12 = IOB_S23_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S5_1;
	pin P6 = IOB_S9_1;
	pin P7 = IOB_S10_0;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S13_1;
	pin P10 = IOB_S16_1;
	pin P11 = IOB_S19_0;
	pin P12 = IOB_S20_1;
	pin P13 = IOB_S23_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S3_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S6_1;
	pin R6 = GND;
	pin R7 = IOB_S11_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S14_0;
	pin R10 = GND;
	pin R11 = IOB_S18_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S22_1;
	pin R14 = IOB_S24_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S3_1;
	pin T4 = IOB_S6_0;
	pin T5 = IOB_S8_0;
	pin T6 = IOB_S8_1;
	pin T7 = IOB_S11_1;
	pin T8 = IOB_S12_1;
	pin T9 = IOB_S14_1;
	pin T10 = IOB_S16_0;
	pin T11 = IOB_S18_0;
	pin T12 = IOB_S20_0;
	pin T13 = IOB_S22_0;
	pin T14 = IOB_S24_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W14_1;
	vref IOB_W23_0;
	vref IOB_W25_0;
	vref IOB_W29_0;
	vref IOB_E4_1;
	vref IOB_E7_1;
	vref IOB_E12_0;
	vref IOB_E28_0;
	vref IOB_E32_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_N1_1;
	vref IOB_N7_0;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N23_1;
}

// xc3s200a-vq100
bond BOND57 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = TMS;
	pin P2 = TDI;
	pin P3 = IOB_W32_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W30_1;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W29_0;
	pin P8 = GND;
	pin P9 = IOB_W19_1;
	pin P10 = IOB_W19_0;
	pin P11 = VCCO3;
	pin P12 = IOB_W18_1;
	pin P13 = IOB_W18_0;
	pin P14 = GND;
	pin P15 = IOB_W15_1;
	pin P16 = IOB_W15_0;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = IOB_W2_1;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W1_1;
	pin P22 = VCCAUX;
	pin P23 = IOB_S1_0;
	pin P24 = IOB_S2_0;
	pin P25 = IOB_S1_1;
	pin P26 = VCCO2;
	pin P27 = IOB_S2_1;
	pin P28 = IOB_S3_0;
	pin P29 = IOB_S3_1;
	pin P30 = IOB_S5_0;
	pin P31 = IOB_S5_1;
	pin P32 = IOB_S6_0;
	pin P33 = IOB_S6_1;
	pin P34 = IOB_S8_0;
	pin P35 = IOB_S8_1;
	pin P36 = IOB_S10_0;
	pin P37 = IOB_S10_1;
	pin P38 = VCCINT;
	pin P39 = IOB_S11_2;
	pin P40 = IOB_S12_0;
	pin P41 = IOB_S12_1;
	pin P42 = GND;
	pin P43 = IOB_S13_0;
	pin P44 = IOB_S13_1;
	pin P45 = VCCO2;
	pin P46 = IOB_S16_1;
	pin P47 = GND;
	pin P48 = IOB_S20_0;
	pin P49 = IOB_S20_1;
	pin P50 = IOB_S22_0;
	pin P51 = IOB_S24_0;
	pin P52 = IOB_S22_1;
	pin P53 = IOB_S24_1;
	pin P54 = DONE;
	pin P55 = VCCAUX;
	pin P56 = IOB_E3_0;
	pin P57 = IOB_E3_1;
	pin P58 = GND;
	pin P59 = IOB_E14_0;
	pin P60 = IOB_E14_1;
	pin P61 = IOB_E15_0;
	pin P62 = IOB_E15_1;
	pin P63 = GND;
	pin P64 = IOB_E18_0;
	pin P65 = IOB_E18_1;
	pin P66 = VCCINT;
	pin P67 = VCCO1;
	pin P68 = IOB_E28_0;
	pin P69 = GND;
	pin P70 = IOB_E29_0;
	pin P71 = IOB_E29_1;
	pin P72 = IOB_E31_0;
	pin P73 = IOB_E31_1;
	pin P74 = GND;
	pin P75 = TDO;
	pin P76 = TCK;
	pin P77 = IOB_N23_1;
	pin P78 = IOB_N23_0;
	pin P79 = VCCO0;
	pin P80 = GND;
	pin P81 = VCCINT;
	pin P82 = IOB_N13_2;
	pin P83 = IOB_N14_1;
	pin P84 = IOB_N14_0;
	pin P85 = IOB_N13_1;
	pin P86 = IOB_N13_0;
	pin P87 = GND;
	pin P88 = IOB_N12_1;
	pin P89 = IOB_N12_0;
	pin P90 = IOB_N11_0;
	pin P91 = GND;
	pin P92 = VCCAUX;
	pin P93 = IOB_N5_1;
	pin P94 = IOB_N5_0;
	pin P95 = GND;
	pin P96 = VCCO0;
	pin P97 = IOB_N1_2;
	pin P98 = IOB_N1_1;
	pin P99 = IOB_N1_0;
	pin P100 = PROG_B;
	vref IOB_W29_0;
	vref IOB_E28_0;
	vref IOB_S11_2;
	vref IOB_N1_1;
	vref IOB_N13_2;
	vref IOB_N23_1;
}

// xc3s400a-fg320
bond BOND58 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N8_0;
	pin A4 = IOB_N11_0;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = GND;
	pin A8 = IOB_N16_1;
	pin A9 = VCCAUX;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N20_0;
	pin A12 = GND;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N26_1;
	pin A16 = IOB_N31_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = IOB_W39_0;
	pin B2 = IOB_W39_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N8_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N12_0;
	pin B7 = IOB_N16_0;
	pin B8 = IOB_N15_1;
	pin B9 = IOB_N17_0;
	pin B10 = IOB_N18_1;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N22_0;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N25_1;
	pin B16 = IOB_N31_1;
	pin B17 = IOB_E39_1;
	pin B18 = IOB_E38_1;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = TMS;
	pin C4 = PROG_B;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N9_1;
	pin C7 = IOB_N14_0;
	pin C8 = IOB_N15_0;
	pin C9 = IOB_N18_0;
	pin C10 = GND;
	pin C11 = IOB_N19_1;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_1;
	pin C14 = IOB_N25_0;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N32_1;
	pin C17 = IOB_E39_0;
	pin C18 = IOB_E38_0;
	pin D1 = IOB_W30_1;
	pin D2 = IOB_W38_0;
	pin D3 = IOB_W38_1;
	pin D4 = GND;
	pin D5 = IOB_N7_0;
	pin D6 = IOB_N9_0;
	pin D7 = GND;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N19_0;
	pin D11 = VCCO0;
	pin D12 = IOB_N24_0;
	pin D13 = IOB_N25_2;
	pin D14 = IOB_N31_2;
	pin D15 = GND;
	pin D16 = IOB_E37_0;
	pin D17 = IOB_E29_1;
	pin D18 = IOB_E29_0;
	pin E1 = IOB_W30_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W31_0;
	pin E4 = TDI;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N10_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N13_0;
	pin E10 = IOB_N17_2;
	pin E11 = IOB_N21_1;
	pin E12 = IOB_N21_2;
	pin E13 = IOB_N27_2;
	pin E14 = TDO;
	pin E15 = IOB_E37_1;
	pin E16 = IOB_E30_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E26_1;
	pin F1 = IOB_W27_0;
	pin F2 = IOB_W27_1;
	pin F3 = IOB_W28_1;
	pin F4 = IOB_W31_1;
	pin F5 = IOB_W32_1;
	pin F6 = GND;
	pin F7 = IOB_N7_2;
	pin F8 = IOB_N10_1;
	pin F9 = IOB_N13_2;
	pin F10 = IOB_N15_2;
	pin F11 = IOB_N21_0;
	pin F12 = IOB_N23_2;
	pin F13 = IOB_E40_1;
	pin F14 = IOB_E40_0;
	pin F15 = IOB_E31_1;
	pin F16 = IOB_E30_0;
	pin F17 = IOB_E25_1;
	pin F18 = IOB_E26_0;
	pin G1 = GND;
	pin G2 = IOB_W25_0;
	pin G3 = IOB_W25_1;
	pin G4 = IOB_W28_0;
	pin G5 = IOB_W32_0;
	pin G6 = IOB_W37_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N9_2;
	pin G9 = IOB_N11_2;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = GND;
	pin G13 = IOB_E32_1;
	pin G14 = IOB_E28_1;
	pin G15 = IOB_E31_0;
	pin G16 = IOB_E23_1;
	pin G17 = IOB_E25_0;
	pin G18 = GND;
	pin H1 = IOB_W24_0;
	pin H2 = IOB_W24_1;
	pin H3 = IOB_W23_1;
	pin H4 = VCCO3;
	pin H5 = IOB_W29_0;
	pin H6 = IOB_W29_1;
	pin H7 = IOB_W37_0;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E32_0;
	pin H13 = IOB_E28_0;
	pin H14 = VCCO1;
	pin H15 = IOB_E27_1;
	pin H16 = IOB_E23_0;
	pin H17 = IOB_E22_1;
	pin H18 = IOB_E22_0;
	pin J1 = IOB_W22_0;
	pin J2 = IOB_W22_1;
	pin J3 = IOB_W23_0;
	pin J4 = IOB_W20_1;
	pin J5 = IOB_W21_1;
	pin J6 = IOB_W26_0;
	pin J7 = IOB_W26_1;
	pin J8 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E24_1;
	pin J14 = IOB_E27_0;
	pin J15 = GND;
	pin J16 = IOB_E21_0;
	pin J17 = IOB_E19_1;
	pin J18 = VCCAUX;
	pin K1 = VCCAUX;
	pin K2 = IOB_W19_1;
	pin K3 = IOB_W19_0;
	pin K4 = GND;
	pin K5 = IOB_W20_0;
	pin K6 = IOB_W21_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E24_0;
	pin K13 = IOB_E20_0;
	pin K14 = IOB_E20_1;
	pin K15 = IOB_E21_1;
	pin K16 = IOB_E17_1;
	pin K17 = IOB_E18_1;
	pin K18 = IOB_E19_0;
	pin L1 = IOB_W18_1;
	pin L2 = IOB_W18_0;
	pin L3 = IOB_W14_1;
	pin L4 = IOB_W14_0;
	pin L5 = VCCO3;
	pin L6 = IOB_W17_0;
	pin L7 = IOB_W17_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E15_1;
	pin L13 = IOB_E15_0;
	pin L14 = IOB_E12_1;
	pin L15 = VCCO1;
	pin L16 = IOB_E16_1;
	pin L17 = IOB_E17_0;
	pin L18 = IOB_E18_0;
	pin M1 = GND;
	pin M2 = IOB_W16_0;
	pin M3 = IOB_W13_1;
	pin M4 = IOB_W13_0;
	pin M5 = IOB_W9_0;
	pin M6 = IOB_W9_1;
	pin M7 = GND;
	pin M8 = IOB_S11_2;
	pin M9 = IOB_S13_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S23_2;
	pin M12 = IOB_S25_2;
	pin M13 = IOB_E12_0;
	pin M14 = IOB_E10_1;
	pin M15 = IOB_E16_0;
	pin M16 = IOB_E13_0;
	pin M17 = IOB_E13_1;
	pin M18 = GND;
	pin N1 = IOB_W16_1;
	pin N2 = IOB_W15_0;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W11_0;
	pin N5 = IOB_W4_1;
	pin N6 = IOB_W4_0;
	pin N7 = IOB_S5_2;
	pin N8 = IOB_S11_0;
	pin N9 = IOB_S17_2;
	pin N10 = IOB_S19_2;
	pin N11 = IOB_S21_2;
	pin N12 = IOB_S23_0;
	pin N13 = GND;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E10_0;
	pin N16 = IOB_E9_1;
	pin N17 = IOB_E14_0;
	pin N18 = IOB_E14_1;
	pin P1 = IOB_W15_1;
	pin P2 = VCCO3;
	pin P3 = IOB_W3_1;
	pin P4 = IOB_W1_0;
	pin P5 = IOB_W1_1;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S9_2;
	pin P8 = IOB_S11_1;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S19_0;
	pin P11 = VCCO2;
	pin P12 = IOB_S23_1;
	pin P13 = IOB_S31_2;
	pin P14 = IOB_S27_2;
	pin P15 = IOB_E4_0;
	pin P16 = IOB_E9_0;
	pin P17 = VCCO1;
	pin P18 = IOB_E11_1;
	pin R1 = IOB_W12_1;
	pin R2 = IOB_W12_0;
	pin R3 = IOB_W3_0;
	pin R4 = GND;
	pin R5 = IOB_S8_0;
	pin R6 = IOB_S7_2;
	pin R7 = IOB_S12_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S13_1;
	pin R10 = IOB_S19_1;
	pin R11 = IOB_S20_0;
	pin R12 = GND;
	pin R13 = IOB_S24_1;
	pin R14 = IOB_S31_0;
	pin R15 = GND;
	pin R16 = IOB_E1_0;
	pin R17 = IOB_E3_1;
	pin R18 = IOB_E11_0;
	pin T1 = IOB_W10_1;
	pin T2 = IOB_W10_0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S7_0;
	pin T5 = IOB_S8_1;
	pin T6 = IOB_S10_0;
	pin T7 = IOB_S12_1;
	pin T8 = IOB_S13_0;
	pin T9 = GND;
	pin T10 = IOB_S17_1;
	pin T11 = IOB_S20_1;
	pin T12 = IOB_S22_0;
	pin T13 = IOB_S24_0;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S31_1;
	pin T16 = SUSPEND;
	pin T17 = IOB_E1_1;
	pin T18 = IOB_E3_0;
	pin U1 = IOB_W2_1;
	pin U2 = IOB_W2_0;
	pin U3 = IOB_S1_1;
	pin U4 = IOB_S7_1;
	pin U5 = VCCO2;
	pin U6 = IOB_S10_1;
	pin U7 = IOB_S14_0;
	pin U8 = IOB_S15_0;
	pin U9 = IOB_S16_0;
	pin U10 = IOB_S17_0;
	pin U11 = IOB_S18_1;
	pin U12 = IOB_S21_0;
	pin U13 = IOB_S22_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S26_1;
	pin U16 = IOB_S32_1;
	pin U17 = IOB_E2_0;
	pin U18 = IOB_E2_1;
	pin V1 = GND;
	pin V2 = IOB_S2_0;
	pin V3 = IOB_S2_1;
	pin V4 = IOB_S9_0;
	pin V5 = IOB_S9_1;
	pin V6 = IOB_S14_1;
	pin V7 = GND;
	pin V8 = IOB_S15_1;
	pin V9 = IOB_S16_1;
	pin V10 = VCCAUX;
	pin V11 = IOB_S18_0;
	pin V12 = GND;
	pin V13 = IOB_S21_1;
	pin V14 = IOB_S25_0;
	pin V15 = IOB_S26_0;
	pin V16 = IOB_S32_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W1_0;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E11_1;
	vref IOB_E12_1;
	vref IOB_E16_0;
	vref IOB_E24_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N31_1;
}

// xc3s400a-fg400 xa3s400a-fgg400 xc3s400an-fgg400
bond BOND59 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N8_1;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N15_0;
	pin A9 = IOB_N15_1;
	pin A10 = IOB_N17_1;
	pin A11 = GND;
	pin A12 = IOB_N20_0;
	pin A13 = VCCAUX;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N25_0;
	pin A16 = IOB_N28_0;
	pin A17 = IOB_N29_0;
	pin A18 = IOB_N32_0;
	pin A19 = TCK;
	pin A20 = GND;
	pin B1 = IOB_W39_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N3_0;
	pin B4 = VCCO0;
	pin B5 = IOB_N7_0;
	pin B6 = GND;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N19_1;
	pin B12 = IOB_N20_1;
	pin B13 = IOB_N22_1;
	pin B14 = GND;
	pin B15 = IOB_N25_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N29_1;
	pin B18 = IOB_N32_1;
	pin B19 = IOB_E39_1;
	pin B20 = IOB_E39_0;
	pin C1 = IOB_W38_1;
	pin C2 = IOB_W39_0;
	pin C3 = GND;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N8_0;
	pin C7 = IOB_N12_1;
	pin C8 = IOB_N13_0;
	pin C9 = IOB_N14_0;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N19_0;
	pin C12 = IOB_N22_0;
	pin C13 = IOB_N23_0;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N27_0;
	pin C16 = IOB_N28_1;
	pin C17 = IOB_N31_0;
	pin C18 = GND;
	pin C19 = IOB_E38_1;
	pin C20 = IOB_E38_0;
	pin D1 = IOB_W36_1;
	pin D2 = IOB_W38_0;
	pin D3 = IOB_W40_0;
	pin D4 = IOB_W40_1;
	pin D5 = PROG_B;
	pin D6 = IOB_N5_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N12_0;
	pin D9 = GND;
	pin D10 = IOB_N16_1;
	pin D11 = IOB_N18_1;
	pin D12 = IOB_N21_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N23_1;
	pin D15 = IOB_N27_1;
	pin D16 = IOB_N30_1;
	pin D17 = IOB_N31_1;
	pin D18 = IOB_E35_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E35_0;
	pin E1 = IOB_W36_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W30_1;
	pin E4 = TMS;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N6_1;
	pin E8 = IOB_N10_1;
	pin E9 = IOB_N11_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N18_0;
	pin E12 = GND;
	pin E13 = IOB_N24_1;
	pin E14 = IOB_N25_2;
	pin E15 = IOB_N30_0;
	pin E16 = VCCAUX;
	pin E17 = TDO;
	pin E18 = IOB_E34_0;
	pin E19 = IOB_E33_1;
	pin E20 = IOB_E33_0;
	pin F1 = IOB_W27_1;
	pin F2 = IOB_W30_0;
	pin F3 = IOB_W31_1;
	pin F4 = IOB_W35_1;
	pin F5 = TDI;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N6_0;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N11_0;
	pin F10 = VCCO0;
	pin F11 = IOB_N15_2;
	pin F12 = IOB_N21_0;
	pin F13 = IOB_N24_0;
	pin F14 = IOB_N31_2;
	pin F15 = GND;
	pin F16 = IOB_E37_1;
	pin F17 = IOB_E34_1;
	pin F18 = IOB_E31_1;
	pin F19 = IOB_E30_1;
	pin F20 = IOB_E30_0;
	pin G1 = IOB_W27_0;
	pin G2 = GND;
	pin G3 = IOB_W28_1;
	pin G4 = IOB_W31_0;
	pin G5 = IOB_W35_0;
	pin G6 = IOB_W37_0;
	pin G7 = IOB_W37_1;
	pin G8 = IOB_N1_2;
	pin G9 = IOB_N7_2;
	pin G10 = IOB_N11_2;
	pin G11 = IOB_N17_2;
	pin G12 = IOB_N23_2;
	pin G13 = IOB_N27_2;
	pin G14 = IOB_E40_1;
	pin G15 = IOB_E40_0;
	pin G16 = IOB_E37_0;
	pin G17 = IOB_E31_0;
	pin G18 = IOB_E29_0;
	pin G19 = GND;
	pin G20 = IOB_E27_1;
	pin H1 = VCCAUX;
	pin H2 = IOB_W28_0;
	pin H3 = IOB_W26_0;
	pin H4 = IOB_W32_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W32_1;
	pin H7 = IOB_W33_1;
	pin H8 = GND;
	pin H9 = IOB_N9_2;
	pin H10 = IOB_N13_2;
	pin H11 = IOB_N19_2;
	pin H12 = IOB_N21_2;
	pin H13 = GND;
	pin H14 = IOB_E36_1;
	pin H15 = IOB_E36_0;
	pin H16 = VCCO1;
	pin H17 = IOB_E29_1;
	pin H18 = IOB_E26_1;
	pin H19 = IOB_E26_0;
	pin H20 = IOB_E27_0;
	pin J1 = IOB_W23_1;
	pin J2 = IOB_W24_0;
	pin J3 = IOB_W24_1;
	pin J4 = IOB_W26_1;
	pin J5 = IOB_W34_0;
	pin J6 = IOB_W34_1;
	pin J7 = IOB_W29_0;
	pin J8 = IOB_W29_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E32_1;
	pin J14 = IOB_E32_0;
	pin J15 = IOB_E28_1;
	pin J16 = IOB_E28_0;
	pin J17 = IOB_E25_0;
	pin J18 = IOB_E23_1;
	pin J19 = IOB_E23_0;
	pin J20 = IOB_E22_1;
	pin K1 = GND;
	pin K2 = IOB_W23_0;
	pin K3 = IOB_W22_1;
	pin K4 = IOB_W20_1;
	pin K5 = IOB_W21_0;
	pin K6 = IOB_W21_1;
	pin K7 = IOB_W25_0;
	pin K8 = IOB_W25_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCAUX;
	pin K14 = IOB_E24_1;
	pin K15 = IOB_E24_0;
	pin K16 = IOB_E25_1;
	pin K17 = GND;
	pin K18 = IOB_E21_0;
	pin K19 = VCCO1;
	pin K20 = IOB_E22_0;
	pin L1 = IOB_W19_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W22_0;
	pin L4 = GND;
	pin L5 = IOB_W20_0;
	pin L6 = IOB_W17_0;
	pin L7 = IOB_W17_1;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = IOB_E20_1;
	pin L14 = IOB_E20_0;
	pin L15 = IOB_E17_0;
	pin L16 = IOB_E17_1;
	pin L17 = IOB_E21_1;
	pin L18 = IOB_E19_1;
	pin L19 = IOB_E19_0;
	pin L20 = GND;
	pin M1 = IOB_W19_0;
	pin M2 = IOB_W18_1;
	pin M3 = IOB_W18_0;
	pin M4 = IOB_W16_1;
	pin M5 = IOB_W16_0;
	pin M6 = IOB_W9_1;
	pin M7 = IOB_W13_0;
	pin M8 = IOB_W13_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = IOB_E16_1;
	pin M14 = IOB_E16_0;
	pin M15 = IOB_E12_1;
	pin M16 = IOB_E12_0;
	pin M17 = IOB_E15_0;
	pin M18 = IOB_E15_1;
	pin M19 = IOB_E18_0;
	pin M20 = IOB_E18_1;
	pin N1 = IOB_W15_1;
	pin N2 = IOB_W15_0;
	pin N3 = IOB_W14_1;
	pin N4 = IOB_W14_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W5_0;
	pin N7 = IOB_W9_0;
	pin N8 = GND;
	pin N9 = IOB_S9_2;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = IOB_S23_2;
	pin N13 = GND;
	pin N14 = IOB_E8_1;
	pin N15 = IOB_E13_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E13_1;
	pin N18 = IOB_E14_0;
	pin N19 = IOB_E14_1;
	pin N20 = VCCAUX;
	pin P1 = IOB_W12_1;
	pin P2 = GND;
	pin P3 = IOB_W11_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W5_1;
	pin P6 = IOB_W1_1;
	pin P7 = IOB_W1_0;
	pin P8 = IOB_S1_2;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S15_2;
	pin P11 = IOB_S19_2;
	pin P12 = IOB_S21_2;
	pin P13 = IOB_S25_2;
	pin P14 = IOB_E4_0;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E7_0;
	pin P17 = IOB_E7_1;
	pin P18 = IOB_E11_0;
	pin P19 = GND;
	pin P20 = IOB_E11_1;
	pin R1 = IOB_W12_0;
	pin R2 = IOB_W10_1;
	pin R3 = IOB_W10_0;
	pin R4 = IOB_W7_0;
	pin R5 = IOB_W4_1;
	pin R6 = GND;
	pin R7 = IOB_S4_1;
	pin R8 = IOB_S7_2;
	pin R9 = GND;
	pin R10 = IOB_S13_2;
	pin R11 = VCCO2;
	pin R12 = IOB_S19_1;
	pin R13 = IOB_S23_1;
	pin R14 = IOB_S31_2;
	pin R15 = SUSPEND;
	pin R16 = IOB_E3_1;
	pin R17 = IOB_E9_1;
	pin R18 = IOB_E9_0;
	pin R19 = IOB_E10_0;
	pin R20 = IOB_E10_1;
	pin T1 = IOB_W8_1;
	pin T2 = IOB_W8_0;
	pin T3 = IOB_W7_1;
	pin T4 = IOB_W4_0;
	pin T5 = VCCAUX;
	pin T6 = IOB_S4_0;
	pin T7 = IOB_S6_0;
	pin T8 = IOB_S7_0;
	pin T9 = IOB_S11_0;
	pin T10 = IOB_S14_1;
	pin T11 = IOB_S17_2;
	pin T12 = IOB_S19_0;
	pin T13 = IOB_S23_0;
	pin T14 = IOB_S25_1;
	pin T15 = IOB_S27_1;
	pin T16 = GND;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E5_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E5_1;
	pin U1 = IOB_W6_1;
	pin U2 = VCCO3;
	pin U3 = IOB_W6_0;
	pin U4 = IOB_S1_0;
	pin U5 = IOB_S5_1;
	pin U6 = IOB_S6_1;
	pin U7 = IOB_S7_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S11_1;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S18_0;
	pin U12 = GND;
	pin U13 = IOB_S22_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S27_0;
	pin U16 = IOB_S29_1;
	pin U17 = IOB_S31_1;
	pin U18 = IOB_E2_1;
	pin U19 = IOB_E6_0;
	pin U20 = IOB_E6_1;
	pin V1 = IOB_W3_1;
	pin V2 = IOB_W3_0;
	pin V3 = GND;
	pin V4 = IOB_S1_1;
	pin V5 = IOB_S5_0;
	pin V6 = IOB_S9_0;
	pin V7 = IOB_S12_0;
	pin V8 = IOB_S13_0;
	pin V9 = IOB_S13_1;
	pin V10 = IOB_S16_0;
	pin V11 = IOB_S17_1;
	pin V12 = IOB_S18_1;
	pin V13 = IOB_S22_1;
	pin V14 = IOB_S25_0;
	pin V15 = IOB_S26_1;
	pin V16 = IOB_S29_0;
	pin V17 = IOB_S31_0;
	pin V18 = GND;
	pin V19 = IOB_E2_0;
	pin V20 = IOB_E1_1;
	pin W1 = IOB_W2_1;
	pin W2 = IOB_W2_0;
	pin W3 = IOB_S2_0;
	pin W4 = IOB_S3_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S9_1;
	pin W7 = GND;
	pin W8 = IOB_S12_1;
	pin W9 = IOB_S15_0;
	pin W10 = IOB_S16_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S20_1;
	pin W13 = IOB_S21_1;
	pin W14 = IOB_S24_1;
	pin W15 = GND;
	pin W16 = IOB_S28_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S32_0;
	pin W19 = DONE;
	pin W20 = IOB_E1_0;
	pin Y1 = GND;
	pin Y2 = IOB_S2_1;
	pin Y3 = IOB_S3_0;
	pin Y4 = IOB_S8_0;
	pin Y5 = IOB_S8_1;
	pin Y6 = IOB_S10_0;
	pin Y7 = IOB_S10_1;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_S15_1;
	pin Y10 = GND;
	pin Y11 = IOB_S17_0;
	pin Y12 = IOB_S20_0;
	pin Y13 = IOB_S21_0;
	pin Y14 = IOB_S24_0;
	pin Y15 = IOB_S26_0;
	pin Y16 = IOB_S28_0;
	pin Y17 = IOB_S30_0;
	pin Y18 = IOB_S30_1;
	pin Y19 = IOB_S32_1;
	pin Y20 = GND;
	vref IOB_W1_0;
	vref IOB_W8_1;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E8_1;
	vref IOB_E11_1;
	vref IOB_E12_1;
	vref IOB_E16_0;
	vref IOB_E24_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N29_1;
	vref IOB_N31_1;
}

// xc3s400a-ft256 xa3s400a-ftg256 xc3s400an-ftg256
bond BOND60 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N7_1;
	pin A5 = IOB_N8_1;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N15_1;
	pin A9 = IOB_N17_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N24_0;
	pin A13 = IOB_N25_0;
	pin A14 = IOB_N25_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N7_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_0;
	pin B7 = GND;
	pin B8 = IOB_N15_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N19_1;
	pin B11 = GND;
	pin B12 = IOB_N24_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N31_0;
	pin B15 = IOB_N31_1;
	pin B16 = TDO;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N8_0;
	pin C6 = IOB_N9_0;
	pin C7 = IOB_N12_0;
	pin C8 = IOB_N16_1;
	pin C9 = IOB_N17_1;
	pin C10 = IOB_N18_1;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N26_1;
	pin C13 = IOB_N32_0;
	pin C14 = GND;
	pin C15 = IOB_E39_1;
	pin C16 = IOB_E39_0;
	pin D1 = IOB_W38_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W39_0;
	pin D4 = IOB_W39_1;
	pin D5 = IOB_N1_0;
	pin D6 = IOB_N7_2;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N16_0;
	pin D9 = IOB_N18_0;
	pin D10 = IOB_N23_1;
	pin D11 = IOB_N26_0;
	pin D12 = IOB_N31_2;
	pin D13 = IOB_N32_1;
	pin D14 = IOB_E38_1;
	pin D15 = IOB_E37_1;
	pin D16 = IOB_E37_0;
	pin E1 = IOB_W38_0;
	pin E2 = IOB_W31_0;
	pin E3 = IOB_W31_1;
	pin E4 = IOB_W37_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N11_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N17_2;
	pin E10 = IOB_N23_0;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E38_0;
	pin E14 = IOB_E31_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E27_0;
	pin F1 = IOB_W27_1;
	pin F2 = GND;
	pin F3 = IOB_W28_1;
	pin F4 = IOB_W37_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_N9_2;
	pin F8 = IOB_N11_1;
	pin F9 = IOB_N15_2;
	pin F10 = IOB_N19_2;
	pin F11 = IOB_E40_1;
	pin F12 = IOB_E40_0;
	pin F13 = IOB_E31_1;
	pin F14 = IOB_E30_1;
	pin F15 = IOB_E27_1;
	pin F16 = IOB_E23_1;
	pin G1 = IOB_W27_0;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W26_1;
	pin G4 = IOB_W28_0;
	pin G5 = IOB_W29_0;
	pin G6 = IOB_W29_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = IOB_E32_1;
	pin G12 = IOB_E32_0;
	pin G13 = IOB_E30_0;
	pin G14 = IOB_E26_1;
	pin G15 = GND;
	pin G16 = IOB_E23_0;
	pin H1 = IOB_W23_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W22_1;
	pin H4 = IOB_W26_0;
	pin H5 = IOB_W24_0;
	pin H6 = IOB_W24_1;
	pin H7 = IOB_W21_1;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = IOB_E20_0;
	pin H11 = IOB_E20_1;
	pin H12 = VCCO1;
	pin H13 = IOB_E26_0;
	pin H14 = IOB_E21_1;
	pin H15 = IOB_E22_0;
	pin H16 = IOB_E22_1;
	pin J1 = IOB_W20_0;
	pin J2 = IOB_W20_1;
	pin J3 = IOB_W22_0;
	pin J4 = IOB_W16_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W16_0;
	pin J7 = IOB_W21_0;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = IOB_E16_0;
	pin J11 = IOB_E16_1;
	pin J12 = IOB_E17_0;
	pin J13 = IOB_E17_1;
	pin J14 = IOB_E21_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E19_1;
	pin K1 = IOB_W19_0;
	pin K2 = GND;
	pin K3 = IOB_W19_1;
	pin K4 = IOB_W15_1;
	pin K5 = IOB_W9_1;
	pin K6 = IOB_W9_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E4_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E13_1;
	pin K14 = IOB_E18_1;
	pin K15 = IOB_E18_0;
	pin K16 = IOB_E19_0;
	pin L1 = IOB_W18_1;
	pin L2 = IOB_W18_0;
	pin L3 = IOB_W15_0;
	pin L4 = IOB_W14_0;
	pin L5 = IOB_W1_1;
	pin L6 = IOB_W1_0;
	pin L7 = IOB_S7_2;
	pin L8 = IOB_S17_2;
	pin L9 = IOB_S19_2;
	pin L10 = IOB_S23_2;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E13_0;
	pin L14 = IOB_E15_0;
	pin L15 = GND;
	pin L16 = IOB_E15_1;
	pin M1 = IOB_W10_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W14_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S9_2;
	pin M8 = IOB_S15_2;
	pin M9 = VCCO2;
	pin M10 = IOB_S19_1;
	pin M11 = IOB_S31_2;
	pin M12 = GND;
	pin M13 = IOB_E11_0;
	pin M14 = IOB_E11_1;
	pin M15 = IOB_E14_0;
	pin M16 = IOB_E14_1;
	pin N1 = IOB_W10_0;
	pin N2 = IOB_W4_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S9_0;
	pin N7 = IOB_S13_0;
	pin N8 = IOB_S14_1;
	pin N9 = IOB_S17_0;
	pin N10 = IOB_S19_0;
	pin N11 = IOB_S23_1;
	pin N12 = IOB_S31_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_W3_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S9_1;
	pin P6 = IOB_S13_1;
	pin P7 = IOB_S14_0;
	pin P8 = IOB_S16_0;
	pin P9 = IOB_S17_1;
	pin P10 = IOB_S20_1;
	pin P11 = IOB_S23_0;
	pin P12 = IOB_S24_1;
	pin P13 = IOB_S31_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S7_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S10_1;
	pin R6 = GND;
	pin R7 = IOB_S15_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S18_0;
	pin R10 = GND;
	pin R11 = IOB_S22_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S26_1;
	pin R14 = IOB_S32_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S7_1;
	pin T4 = IOB_S10_0;
	pin T5 = IOB_S12_0;
	pin T6 = IOB_S12_1;
	pin T7 = IOB_S15_1;
	pin T8 = IOB_S16_1;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S20_0;
	pin T11 = IOB_S22_0;
	pin T12 = IOB_S24_0;
	pin T13 = IOB_S26_0;
	pin T14 = IOB_S32_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W1_0;
	vref IOB_W18_1;
	vref IOB_W27_0;
	vref IOB_W29_0;
	vref IOB_W37_0;
	vref IOB_E4_1;
	vref IOB_E11_1;
	vref IOB_E16_0;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_S1_2;
	vref IOB_S9_2;
	vref IOB_S15_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N11_0;
	vref IOB_N17_2;
	vref IOB_N23_0;
	vref IOB_N31_1;
}

// xc3s700a-fg400 xa3s700a-fgg400
bond BOND61 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N7_1;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_1;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_0;
	pin A8 = IOB_N19_0;
	pin A9 = IOB_N19_1;
	pin A10 = IOB_N21_1;
	pin A11 = GND;
	pin A12 = IOB_N24_0;
	pin A13 = VCCAUX;
	pin A14 = IOB_N30_0;
	pin A15 = IOB_N29_0;
	pin A16 = IOB_N32_0;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N40_0;
	pin A19 = TCK;
	pin A20 = GND;
	pin B1 = IOB_W47_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N7_0;
	pin B4 = VCCO0;
	pin B5 = IOB_N11_0;
	pin B6 = GND;
	pin B7 = IOB_N13_1;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N23_1;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N26_1;
	pin B14 = GND;
	pin B15 = IOB_N29_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N33_1;
	pin B18 = IOB_N40_1;
	pin B19 = IOB_E47_1;
	pin B20 = IOB_E47_0;
	pin C1 = IOB_W46_1;
	pin C2 = IOB_W47_0;
	pin C3 = GND;
	pin C4 = IOB_N8_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N12_0;
	pin C7 = IOB_N16_1;
	pin C8 = IOB_N17_0;
	pin C9 = IOB_N18_0;
	pin C10 = IOB_N21_0;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_N26_0;
	pin C13 = IOB_N27_0;
	pin C14 = IOB_N30_1;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N32_1;
	pin C17 = IOB_N39_0;
	pin C18 = GND;
	pin C19 = IOB_E46_1;
	pin C20 = IOB_E46_0;
	pin D1 = IOB_W40_1;
	pin D2 = IOB_W46_0;
	pin D3 = IOB_W48_0;
	pin D4 = IOB_W48_1;
	pin D5 = PROG_B;
	pin D6 = IOB_N9_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N16_0;
	pin D9 = GND;
	pin D10 = IOB_N20_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N31_1;
	pin D16 = IOB_N34_1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_E39_1;
	pin D19 = VCCO1;
	pin D20 = IOB_E39_0;
	pin E1 = IOB_W40_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W34_1;
	pin E4 = TMS;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N10_1;
	pin E8 = IOB_N14_1;
	pin E9 = IOB_N15_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N22_0;
	pin E12 = GND;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N29_2;
	pin E15 = IOB_N34_0;
	pin E16 = VCCAUX;
	pin E17 = TDO;
	pin E18 = IOB_E38_0;
	pin E19 = IOB_E37_1;
	pin E20 = IOB_E37_0;
	pin F1 = IOB_W31_1;
	pin F2 = IOB_W34_0;
	pin F3 = IOB_W35_1;
	pin F4 = IOB_W39_1;
	pin F5 = TDI;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N10_0;
	pin F8 = IOB_N14_0;
	pin F9 = IOB_N15_0;
	pin F10 = VCCO0;
	pin F11 = IOB_N19_2;
	pin F12 = IOB_N25_0;
	pin F13 = IOB_N28_0;
	pin F14 = IOB_N39_2;
	pin F15 = GND;
	pin F16 = IOB_E45_1;
	pin F17 = IOB_E38_1;
	pin F18 = IOB_E35_1;
	pin F19 = IOB_E34_1;
	pin F20 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = GND;
	pin G3 = IOB_W32_1;
	pin G4 = IOB_W35_0;
	pin G5 = IOB_W39_0;
	pin G6 = IOB_W45_0;
	pin G7 = IOB_W45_1;
	pin G8 = IOB_N1_2;
	pin G9 = IOB_N11_2;
	pin G10 = IOB_N15_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N27_2;
	pin G13 = IOB_N31_2;
	pin G14 = IOB_E48_1;
	pin G15 = IOB_E48_0;
	pin G16 = IOB_E45_0;
	pin G17 = IOB_E35_0;
	pin G18 = IOB_E33_0;
	pin G19 = GND;
	pin G20 = IOB_E31_1;
	pin H1 = VCCAUX;
	pin H2 = IOB_W32_0;
	pin H3 = IOB_W30_0;
	pin H4 = IOB_W36_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W36_1;
	pin H7 = IOB_W37_1;
	pin H8 = GND;
	pin H9 = IOB_N13_2;
	pin H10 = IOB_N17_2;
	pin H11 = IOB_N23_2;
	pin H12 = IOB_N25_2;
	pin H13 = GND;
	pin H14 = IOB_E40_1;
	pin H15 = IOB_E40_0;
	pin H16 = VCCO1;
	pin H17 = IOB_E33_1;
	pin H18 = IOB_E30_1;
	pin H19 = IOB_E30_0;
	pin H20 = IOB_E31_0;
	pin J1 = IOB_W27_1;
	pin J2 = IOB_W28_0;
	pin J3 = IOB_W28_1;
	pin J4 = IOB_W30_1;
	pin J5 = IOB_W38_0;
	pin J6 = IOB_W38_1;
	pin J7 = IOB_W33_0;
	pin J8 = IOB_W33_1;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = IOB_E36_1;
	pin J14 = IOB_E36_0;
	pin J15 = IOB_E32_1;
	pin J16 = IOB_E32_0;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E27_1;
	pin J19 = IOB_E27_0;
	pin J20 = IOB_E26_1;
	pin K1 = GND;
	pin K2 = IOB_W27_0;
	pin K3 = IOB_W26_1;
	pin K4 = IOB_W24_1;
	pin K5 = IOB_W25_0;
	pin K6 = IOB_W25_1;
	pin K7 = IOB_W29_0;
	pin K8 = IOB_W29_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCAUX;
	pin K14 = IOB_E28_1;
	pin K15 = IOB_E28_0;
	pin K16 = IOB_E29_1;
	pin K17 = GND;
	pin K18 = IOB_E25_0;
	pin K19 = VCCO1;
	pin K20 = IOB_E26_0;
	pin L1 = IOB_W23_1;
	pin L2 = VCCO3;
	pin L3 = IOB_W26_0;
	pin L4 = GND;
	pin L5 = IOB_W24_0;
	pin L6 = IOB_W21_0;
	pin L7 = IOB_W21_1;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = IOB_E24_1;
	pin L14 = IOB_E24_0;
	pin L15 = IOB_E21_0;
	pin L16 = IOB_E21_1;
	pin L17 = IOB_E25_1;
	pin L18 = IOB_E23_1;
	pin L19 = IOB_E23_0;
	pin L20 = GND;
	pin M1 = IOB_W23_0;
	pin M2 = IOB_W22_1;
	pin M3 = IOB_W22_0;
	pin M4 = IOB_W20_1;
	pin M5 = IOB_W20_0;
	pin M6 = IOB_W13_1;
	pin M7 = IOB_W17_0;
	pin M8 = IOB_W17_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = IOB_E20_1;
	pin M14 = IOB_E20_0;
	pin M15 = IOB_E16_1;
	pin M16 = IOB_E16_0;
	pin M17 = IOB_E19_0;
	pin M18 = IOB_E19_1;
	pin M19 = IOB_E22_0;
	pin M20 = IOB_E22_1;
	pin N1 = IOB_W19_1;
	pin N2 = IOB_W19_0;
	pin N3 = IOB_W18_1;
	pin N4 = IOB_W18_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W9_0;
	pin N7 = IOB_W13_0;
	pin N8 = GND;
	pin N9 = IOB_S13_2;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = IOB_S27_2;
	pin N13 = GND;
	pin N14 = IOB_E12_1;
	pin N15 = IOB_E17_0;
	pin N16 = VCCO1;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E18_0;
	pin N19 = IOB_E18_1;
	pin N20 = VCCAUX;
	pin P1 = IOB_W16_1;
	pin P2 = GND;
	pin P3 = IOB_W15_1;
	pin P4 = IOB_W15_0;
	pin P5 = IOB_W9_1;
	pin P6 = IOB_W1_1;
	pin P7 = IOB_W1_0;
	pin P8 = IOB_S1_2;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S19_2;
	pin P11 = IOB_S23_2;
	pin P12 = IOB_S25_2;
	pin P13 = IOB_S29_2;
	pin P14 = IOB_E4_0;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E11_0;
	pin P17 = IOB_E11_1;
	pin P18 = IOB_E15_0;
	pin P19 = GND;
	pin P20 = IOB_E15_1;
	pin R1 = IOB_W16_0;
	pin R2 = IOB_W14_1;
	pin R3 = IOB_W14_0;
	pin R4 = IOB_W11_0;
	pin R5 = IOB_W4_1;
	pin R6 = GND;
	pin R7 = IOB_S8_1;
	pin R8 = IOB_S11_2;
	pin R9 = GND;
	pin R10 = IOB_S17_2;
	pin R11 = VCCO2;
	pin R12 = IOB_S23_1;
	pin R13 = IOB_S27_1;
	pin R14 = IOB_S39_2;
	pin R15 = SUSPEND;
	pin R16 = IOB_E3_1;
	pin R17 = IOB_E13_1;
	pin R18 = IOB_E13_0;
	pin R19 = IOB_E14_0;
	pin R20 = IOB_E14_1;
	pin T1 = IOB_W12_1;
	pin T2 = IOB_W12_0;
	pin T3 = IOB_W11_1;
	pin T4 = IOB_W4_0;
	pin T5 = VCCAUX;
	pin T6 = IOB_S8_0;
	pin T7 = IOB_S10_0;
	pin T8 = IOB_S11_0;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S18_1;
	pin T11 = IOB_S21_2;
	pin T12 = IOB_S23_0;
	pin T13 = IOB_S27_0;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S31_1;
	pin T16 = GND;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E9_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E9_1;
	pin U1 = IOB_W10_1;
	pin U2 = VCCO3;
	pin U3 = IOB_W10_0;
	pin U4 = IOB_S1_0;
	pin U5 = IOB_S9_1;
	pin U6 = IOB_S10_1;
	pin U7 = IOB_S11_1;
	pin U8 = VCCO2;
	pin U9 = IOB_S15_1;
	pin U10 = IOB_S18_0;
	pin U11 = IOB_S22_0;
	pin U12 = GND;
	pin U13 = IOB_S26_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S31_0;
	pin U16 = IOB_S33_1;
	pin U17 = IOB_S39_1;
	pin U18 = IOB_E2_1;
	pin U19 = IOB_E10_0;
	pin U20 = IOB_E10_1;
	pin V1 = IOB_W3_1;
	pin V2 = IOB_W3_0;
	pin V3 = GND;
	pin V4 = IOB_S1_1;
	pin V5 = IOB_S9_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S16_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S17_1;
	pin V10 = IOB_S20_0;
	pin V11 = IOB_S21_1;
	pin V12 = IOB_S22_1;
	pin V13 = IOB_S26_1;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S30_1;
	pin V16 = IOB_S33_0;
	pin V17 = IOB_S39_0;
	pin V18 = GND;
	pin V19 = IOB_E2_0;
	pin V20 = IOB_E1_1;
	pin W1 = IOB_W2_1;
	pin W2 = IOB_W2_0;
	pin W3 = IOB_S2_0;
	pin W4 = IOB_S7_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S13_1;
	pin W7 = GND;
	pin W8 = IOB_S16_1;
	pin W9 = IOB_S19_0;
	pin W10 = IOB_S20_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S24_1;
	pin W13 = IOB_S25_1;
	pin W14 = IOB_S28_1;
	pin W15 = GND;
	pin W16 = IOB_S32_1;
	pin W17 = VCCO2;
	pin W18 = IOB_S40_0;
	pin W19 = DONE;
	pin W20 = IOB_E1_0;
	pin Y1 = GND;
	pin Y2 = IOB_S2_1;
	pin Y3 = IOB_S7_0;
	pin Y4 = IOB_S12_0;
	pin Y5 = IOB_S12_1;
	pin Y6 = IOB_S14_0;
	pin Y7 = IOB_S14_1;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_S19_1;
	pin Y10 = GND;
	pin Y11 = IOB_S21_0;
	pin Y12 = IOB_S24_0;
	pin Y13 = IOB_S25_0;
	pin Y14 = IOB_S28_0;
	pin Y15 = IOB_S30_0;
	pin Y16 = IOB_S32_0;
	pin Y17 = IOB_S34_0;
	pin Y18 = IOB_S34_1;
	pin Y19 = IOB_S40_1;
	pin Y20 = GND;
	vref IOB_W1_0;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W45_0;
	vref IOB_E4_1;
	vref IOB_E12_1;
	vref IOB_E15_1;
	vref IOB_E16_1;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_E48_0;
	vref IOB_S1_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S39_2;
	vref IOB_N1_1;
	vref IOB_N15_0;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_1;
	vref IOB_N39_1;
}

// xc3s700a-fg484 xa3s700a-fgg484 xc3s700an-fgg484
bond BOND62 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N6_1;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N13_0;
	pin A7 = IOB_N13_1;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N17_1;
	pin A10 = IOB_N18_1;
	pin A11 = IOB_N21_0;
	pin A12 = IOB_N21_1;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N26_0;
	pin A15 = IOB_N27_0;
	pin A16 = IOB_N27_1;
	pin A17 = IOB_N29_0;
	pin A18 = IOB_N34_0;
	pin A19 = IOB_N33_0;
	pin A20 = IOB_N36_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W47_1;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N6_0;
	pin B4 = IOB_N8_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N11_1;
	pin B7 = GND;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N15_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = GND;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N26_1;
	pin B16 = GND;
	pin B17 = IOB_N29_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N33_1;
	pin B20 = IOB_N36_1;
	pin B21 = IOB_E46_1;
	pin B22 = IOB_E46_0;
	pin C1 = IOB_W48_1;
	pin C2 = IOB_W47_0;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N12_0;
	pin C8 = IOB_N14_0;
	pin C9 = IOB_N15_0;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N22_1;
	pin C13 = IOB_N24_0;
	pin C14 = IOB_N30_1;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N31_0;
	pin C17 = IOB_N32_0;
	pin C18 = IOB_N34_1;
	pin C19 = IOB_N39_0;
	pin C20 = GND;
	pin C21 = IOB_E45_1;
	pin C22 = IOB_E45_0;
	pin D1 = IOB_W43_1;
	pin D2 = IOB_W48_0;
	pin D3 = IOB_W46_1;
	pin D4 = TMS;
	pin D5 = IOB_N7_0;
	pin D6 = IOB_N10_0;
	pin D7 = IOB_N12_1;
	pin D8 = IOB_N9_0;
	pin D9 = GND;
	pin D10 = IOB_N16_1;
	pin D11 = IOB_N19_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N24_1;
	pin D14 = GND;
	pin D15 = IOB_N28_1;
	pin D16 = IOB_N31_1;
	pin D17 = IOB_N32_1;
	pin D18 = IOB_N40_0;
	pin D19 = IOB_N39_1;
	pin D20 = IOB_E43_1;
	pin D21 = IOB_E43_0;
	pin D22 = IOB_E42_1;
	pin E1 = IOB_W43_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W42_0;
	pin E4 = IOB_W46_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_0;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N7_2;
	pin E9 = IOB_N9_1;
	pin E10 = IOB_N16_0;
	pin E11 = IOB_N19_0;
	pin E12 = IOB_N22_0;
	pin E13 = IOB_N25_0;
	pin E14 = IOB_N30_0;
	pin E15 = IOB_N35_1;
	pin E16 = IOB_N37_2;
	pin E17 = IOB_N40_1;
	pin E18 = VCCAUX;
	pin E19 = TDO;
	pin E20 = IOB_E39_0;
	pin E21 = VCCO1;
	pin E22 = IOB_E42_0;
	pin F1 = IOB_W36_0;
	pin F2 = IOB_W36_1;
	pin F3 = IOB_W40_1;
	pin F4 = IOB_W42_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = VCCO0;
	pin F10 = IOB_N11_2;
	pin F11 = GND;
	pin F12 = IOB_N23_2;
	pin F13 = IOB_N25_1;
	pin F14 = VCCO0;
	pin F15 = IOB_N35_0;
	pin F16 = IOB_N39_2;
	pin F17 = GND;
	pin F18 = IOB_E41_1;
	pin F19 = IOB_E41_0;
	pin F20 = IOB_E39_1;
	pin F21 = IOB_E35_1;
	pin F22 = IOB_E35_0;
	pin G1 = IOB_W35_0;
	pin G2 = GND;
	pin G3 = IOB_W35_1;
	pin G4 = IOB_W40_0;
	pin G5 = IOB_W44_0;
	pin G6 = IOB_W44_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N3_2;
	pin G9 = IOB_N5_2;
	pin G10 = IOB_N13_2;
	pin G11 = IOB_N17_2;
	pin G12 = IOB_N19_2;
	pin G13 = IOB_N25_2;
	pin G14 = IOB_N31_2;
	pin G15 = IOB_N35_2;
	pin G16 = IOB_N33_2;
	pin G17 = IOB_E47_1;
	pin G18 = IOB_E47_0;
	pin G19 = IOB_E37_0;
	pin G20 = IOB_E37_1;
	pin G21 = GND;
	pin G22 = IOB_E31_1;
	pin H1 = IOB_W32_0;
	pin H2 = IOB_W32_1;
	pin H3 = IOB_W34_0;
	pin H4 = IOB_W34_1;
	pin H5 = IOB_W39_1;
	pin H6 = IOB_W39_0;
	pin H7 = IOB_W45_0;
	pin H8 = IOB_W45_1;
	pin H9 = IOB_N9_2;
	pin H10 = IOB_N15_2;
	pin H11 = VCCAUX;
	pin H12 = IOB_N21_2;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N29_2;
	pin H15 = IOB_E48_1;
	pin H16 = IOB_E48_0;
	pin H17 = IOB_E40_0;
	pin H18 = IOB_E40_1;
	pin H19 = IOB_E38_1;
	pin H20 = IOB_E34_1;
	pin H21 = IOB_E34_0;
	pin H22 = IOB_E31_0;
	pin J1 = IOB_W31_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W31_1;
	pin J4 = GND;
	pin J5 = IOB_W38_0;
	pin J6 = VCCO3;
	pin J7 = IOB_W37_1;
	pin J8 = IOB_W41_0;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = IOB_E44_1;
	pin J16 = IOB_E44_0;
	pin J17 = VCCO1;
	pin J18 = IOB_E38_0;
	pin J19 = GND;
	pin J20 = IOB_E30_1;
	pin J21 = IOB_E30_0;
	pin J22 = IOB_E27_1;
	pin K1 = IOB_W26_1;
	pin K2 = IOB_W28_0;
	pin K3 = IOB_W28_1;
	pin K4 = IOB_W30_0;
	pin K5 = IOB_W30_1;
	pin K6 = IOB_W38_1;
	pin K7 = IOB_W33_1;
	pin K8 = IOB_W37_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E36_1;
	pin K16 = IOB_E32_1;
	pin K17 = IOB_E33_0;
	pin K18 = IOB_E33_1;
	pin K19 = IOB_E26_1;
	pin K20 = IOB_E26_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E27_0;
	pin L1 = IOB_W26_0;
	pin L2 = GND;
	pin L3 = IOB_W27_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_W27_1;
	pin L6 = GND;
	pin L7 = IOB_W29_1;
	pin L8 = IOB_W33_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E32_0;
	pin L16 = IOB_E28_1;
	pin L17 = GND;
	pin L18 = IOB_E29_0;
	pin L19 = IOB_E29_1;
	pin L20 = IOB_E23_1;
	pin L21 = IOB_E23_0;
	pin L22 = IOB_E22_1;
	pin M1 = IOB_W24_1;
	pin M2 = IOB_W24_0;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W18_1;
	pin M6 = IOB_W25_0;
	pin M7 = IOB_W25_1;
	pin M8 = IOB_W29_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E28_0;
	pin M16 = IOB_E24_1;
	pin M17 = IOB_E24_0;
	pin M18 = IOB_E25_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E25_1;
	pin M21 = GND;
	pin M22 = IOB_E22_0;
	pin N1 = IOB_W22_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W22_0;
	pin N4 = IOB_W18_0;
	pin N5 = IOB_W17_0;
	pin N6 = IOB_W17_1;
	pin N7 = IOB_W13_1;
	pin N8 = IOB_W21_1;
	pin N9 = IOB_W21_0;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E16_0;
	pin N16 = IOB_E16_1;
	pin N17 = IOB_E21_1;
	pin N18 = IOB_E21_0;
	pin N19 = IOB_E19_1;
	pin N20 = IOB_E19_0;
	pin N21 = IOB_E18_1;
	pin N22 = IOB_E18_0;
	pin P1 = IOB_W20_1;
	pin P2 = IOB_W20_0;
	pin P3 = IOB_W19_1;
	pin P4 = GND;
	pin P5 = IOB_W19_0;
	pin P6 = VCCO3;
	pin P7 = IOB_W9_1;
	pin P8 = IOB_W13_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = IOB_S25_2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E8_0;
	pin P16 = IOB_E8_1;
	pin P17 = VCCO1;
	pin P18 = IOB_E17_1;
	pin P19 = GND;
	pin P20 = IOB_E15_0;
	pin P21 = VCCO1;
	pin P22 = IOB_E15_1;
	pin R1 = IOB_W16_1;
	pin R2 = IOB_W16_0;
	pin R3 = IOB_W15_1;
	pin R4 = IOB_W15_0;
	pin R5 = IOB_W14_1;
	pin R6 = IOB_W5_0;
	pin R7 = IOB_W1_1;
	pin R8 = IOB_W9_0;
	pin R9 = IOB_S11_2;
	pin R10 = IOB_S17_2;
	pin R11 = IOB_S21_2;
	pin R12 = IOB_S23_2;
	pin R13 = IOB_S27_2;
	pin R14 = IOB_S31_2;
	pin R15 = IOB_E4_0;
	pin R16 = IOB_E4_1;
	pin R17 = IOB_E12_0;
	pin R18 = IOB_E12_1;
	pin R19 = IOB_E17_0;
	pin R20 = IOB_E13_0;
	pin R21 = IOB_E14_0;
	pin R22 = IOB_E14_1;
	pin T1 = IOB_W12_1;
	pin T2 = GND;
	pin T3 = IOB_W12_0;
	pin T4 = IOB_W14_0;
	pin T5 = IOB_W8_1;
	pin T6 = IOB_W1_0;
	pin T7 = IOB_S1_2;
	pin T8 = NC;
	pin T9 = IOB_S9_2;
	pin T10 = IOB_S13_2;
	pin T11 = IOB_S19_2;
	pin T12 = GND;
	pin T13 = IOB_S29_2;
	pin T14 = IOB_S35_2;
	pin T15 = IOB_S39_2;
	pin T16 = IOB_S37_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = IOB_E13_1;
	pin T20 = IOB_E11_0;
	pin T21 = GND;
	pin T22 = IOB_E11_1;
	pin U1 = IOB_W11_1;
	pin U2 = IOB_W11_0;
	pin U3 = IOB_W7_1;
	pin U4 = IOB_W7_0;
	pin U5 = IOB_W8_0;
	pin U6 = GND;
	pin U7 = NC;
	pin U8 = IOB_S5_2;
	pin U9 = VCCO2;
	pin U10 = IOB_S15_2;
	pin U11 = IOB_S19_0;
	pin U12 = IOB_S22_1;
	pin U13 = IOB_S28_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_2;
	pin U16 = NC;
	pin U17 = GND;
	pin U18 = SUSPEND;
	pin U19 = IOB_E10_1;
	pin U20 = IOB_E10_0;
	pin U21 = IOB_E9_1;
	pin U22 = IOB_E9_0;
	pin V1 = IOB_W10_1;
	pin V2 = VCCO3;
	pin V3 = IOB_W10_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S1_0;
	pin V7 = IOB_S3_2;
	pin V8 = IOB_S7_2;
	pin V9 = IOB_S11_0;
	pin V10 = IOB_S15_0;
	pin V11 = IOB_S19_1;
	pin V12 = IOB_S22_0;
	pin V13 = IOB_S28_0;
	pin V14 = IOB_S32_0;
	pin V15 = IOB_S32_1;
	pin V16 = IOB_S33_1;
	pin V17 = IOB_S35_1;
	pin V18 = VCCAUX;
	pin V19 = IOB_E6_0;
	pin V20 = IOB_E6_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E7_1;
	pin W1 = IOB_W6_1;
	pin W2 = IOB_W6_0;
	pin W3 = IOB_W4_0;
	pin W4 = IOB_S2_0;
	pin W5 = IOB_S1_1;
	pin W6 = IOB_S7_0;
	pin W7 = IOB_S9_0;
	pin W8 = IOB_S13_0;
	pin W9 = IOB_S11_1;
	pin W10 = GND;
	pin W11 = VCCAUX;
	pin W12 = IOB_S20_0;
	pin W13 = IOB_S25_0;
	pin W14 = GND;
	pin W15 = IOB_S27_0;
	pin W16 = IOB_S33_0;
	pin W17 = IOB_S36_1;
	pin W18 = IOB_S35_0;
	pin W19 = IOB_E2_0;
	pin W20 = IOB_E2_1;
	pin W21 = IOB_E5_1;
	pin W22 = IOB_E7_0;
	pin Y1 = IOB_W3_1;
	pin Y2 = IOB_W3_0;
	pin Y3 = GND;
	pin Y4 = IOB_S2_1;
	pin Y5 = IOB_S7_1;
	pin Y6 = IOB_S9_1;
	pin Y7 = IOB_S12_0;
	pin Y8 = IOB_S13_1;
	pin Y9 = IOB_S16_0;
	pin Y10 = IOB_S15_1;
	pin Y11 = IOB_S18_0;
	pin Y12 = IOB_S20_1;
	pin Y13 = IOB_S23_1;
	pin Y14 = IOB_S25_1;
	pin Y15 = IOB_S27_1;
	pin Y16 = IOB_S29_1;
	pin Y17 = IOB_S30_1;
	pin Y18 = IOB_S36_0;
	pin Y19 = DONE;
	pin Y20 = GND;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E5_0;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S5_1;
	pin AA4 = IOB_S6_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S10_0;
	pin AA7 = GND;
	pin AA8 = IOB_S14_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S17_0;
	pin AA11 = GND;
	pin AA12 = IOB_S21_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S24_0;
	pin AA15 = IOB_S26_1;
	pin AA16 = GND;
	pin AA17 = IOB_S30_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S34_1;
	pin AA20 = IOB_S40_1;
	pin AA21 = IOB_S39_1;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S5_0;
	pin AB3 = IOB_S6_0;
	pin AB4 = IOB_S8_0;
	pin AB5 = IOB_S8_1;
	pin AB6 = IOB_S10_1;
	pin AB7 = IOB_S12_1;
	pin AB8 = IOB_S14_1;
	pin AB9 = IOB_S16_1;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S18_1;
	pin AB12 = IOB_S21_1;
	pin AB13 = IOB_S23_0;
	pin AB14 = IOB_S24_1;
	pin AB15 = IOB_S26_0;
	pin AB16 = IOB_S29_0;
	pin AB17 = IOB_S31_0;
	pin AB18 = IOB_S31_1;
	pin AB19 = IOB_S34_0;
	pin AB20 = IOB_S40_0;
	pin AB21 = IOB_S39_0;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W5_0;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W41_0;
	vref IOB_W45_0;
	vref IOB_E4_1;
	vref IOB_E12_1;
	vref IOB_E15_1;
	vref IOB_E16_1;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_S1_2;
	vref IOB_S7_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S39_2;
	vref IOB_N1_1;
	vref IOB_N3_2;
	vref IOB_N9_2;
	vref IOB_N15_0;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_1;
	vref IOB_N39_1;
}

// xc3s700a-ft256
bond BOND63 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N11_1;
	pin A5 = IOB_N12_1;
	pin A6 = IOB_N14_1;
	pin A7 = IOB_N16_1;
	pin A8 = IOB_N19_1;
	pin A9 = IOB_N21_0;
	pin A10 = IOB_N23_0;
	pin A11 = IOB_N24_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N29_0;
	pin A14 = IOB_N29_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N11_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N14_0;
	pin B7 = GND;
	pin B8 = IOB_N19_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N23_1;
	pin B11 = GND;
	pin B12 = IOB_N28_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N39_0;
	pin B15 = IOB_N39_1;
	pin B16 = TDO;
	pin C1 = IOB_W46_0;
	pin C2 = IOB_W46_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N12_0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N20_1;
	pin C9 = IOB_N21_1;
	pin C10 = IOB_N22_1;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N40_0;
	pin C14 = GND;
	pin C15 = IOB_E47_1;
	pin C16 = IOB_E47_0;
	pin D1 = IOB_W43_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W44_0;
	pin D4 = IOB_W44_1;
	pin D5 = IOB_N1_0;
	pin D6 = VCCAUX;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_N20_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N27_0;
	pin D11 = IOB_N27_1;
	pin D12 = IOB_N30_0;
	pin D13 = IOB_N40_1;
	pin D14 = IOB_E46_1;
	pin D15 = IOB_E45_1;
	pin D16 = IOB_E45_0;
	pin E1 = IOB_W43_0;
	pin E2 = IOB_W36_0;
	pin E3 = IOB_W36_1;
	pin E4 = IOB_W42_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N15_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N15_1;
	pin E10 = GND;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E46_0;
	pin E14 = IOB_E35_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E31_0;
	pin F1 = IOB_W31_1;
	pin F2 = GND;
	pin F3 = IOB_W35_1;
	pin F4 = IOB_W42_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = VCCAUX;
	pin F13 = IOB_E35_1;
	pin F14 = IOB_E34_1;
	pin F15 = IOB_E31_1;
	pin F16 = IOB_E27_1;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W27_1;
	pin G3 = IOB_W35_0;
	pin G4 = IOB_W41_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCINT;
	pin G12 = GND;
	pin G13 = IOB_E34_0;
	pin G14 = IOB_E30_1;
	pin G15 = GND;
	pin G16 = IOB_E27_0;
	pin H1 = IOB_W27_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W26_1;
	pin H4 = VCCAUX;
	pin H5 = GND;
	pin H6 = VCCINT;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = IOB_E36_0;
	pin H13 = IOB_E30_0;
	pin H14 = VCCAUX;
	pin H15 = IOB_E26_0;
	pin H16 = IOB_E26_1;
	pin J1 = IOB_W24_0;
	pin J2 = IOB_W24_1;
	pin J3 = IOB_W26_0;
	pin J4 = IOB_W1_1;
	pin J5 = IOB_W33_0;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = VCCINT;
	pin J12 = IOB_E21_0;
	pin J13 = IOB_E21_1;
	pin J14 = IOB_E28_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E23_1;
	pin K1 = IOB_W23_0;
	pin K2 = GND;
	pin K3 = IOB_W23_1;
	pin K4 = IOB_W20_1;
	pin K5 = GND;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_E17_1;
	pin K14 = IOB_E22_1;
	pin K15 = IOB_E22_0;
	pin K16 = IOB_E23_0;
	pin L1 = IOB_W22_1;
	pin L2 = IOB_W22_0;
	pin L3 = IOB_W20_0;
	pin L4 = IOB_W19_0;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = VCCINT;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E17_0;
	pin L14 = IOB_E19_0;
	pin L15 = GND;
	pin L16 = IOB_E19_1;
	pin M1 = IOB_W18_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W19_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S13_2;
	pin M8 = GND;
	pin M9 = IOB_S23_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S31_2;
	pin M12 = GND;
	pin M13 = IOB_E20_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E18_0;
	pin M16 = IOB_E18_1;
	pin N1 = IOB_W18_0;
	pin N2 = IOB_W12_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S7_2;
	pin N6 = IOB_S13_0;
	pin N7 = GND;
	pin N8 = IOB_S18_1;
	pin N9 = IOB_S21_0;
	pin N10 = GND;
	pin N11 = IOB_S33_1;
	pin N12 = IOB_S34_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W12_0;
	pin P2 = IOB_W11_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S13_1;
	pin P6 = IOB_S19_2;
	pin P7 = IOB_S18_0;
	pin P8 = IOB_S20_0;
	pin P9 = IOB_S21_1;
	pin P10 = IOB_S24_1;
	pin P11 = IOB_S33_0;
	pin P12 = IOB_S28_1;
	pin P13 = IOB_S34_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W11_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S11_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S14_1;
	pin R6 = GND;
	pin R7 = IOB_S19_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S22_0;
	pin R10 = GND;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S30_1;
	pin R14 = IOB_S40_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S11_1;
	pin T4 = IOB_S14_0;
	pin T5 = IOB_S16_0;
	pin T6 = IOB_S16_1;
	pin T7 = IOB_S19_1;
	pin T8 = IOB_S20_1;
	pin T9 = IOB_S22_1;
	pin T10 = IOB_S24_0;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S28_0;
	pin T13 = IOB_S30_0;
	pin T14 = IOB_S40_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W12_1;
	vref IOB_W22_1;
	vref IOB_W31_0;
	vref IOB_W33_0;
	vref IOB_W41_0;
	vref IOB_E4_1;
	vref IOB_E20_0;
	vref IOB_E28_0;
	vref IOB_E36_0;
	vref IOB_S7_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S23_2;
	vref IOB_S31_2;
	vref IOB_N1_1;
	vref IOB_N15_0;
	vref IOB_N27_0;
	vref IOB_N39_1;
}

// xc3s1400a-fg484 xa3s1400a-fgg484 xc3s1400an-fgg484
bond BOND64 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N12_1;
	pin A5 = IOB_N15_0;
	pin A6 = IOB_N17_0;
	pin A7 = IOB_N17_1;
	pin A8 = IOB_N21_0;
	pin A9 = IOB_N21_1;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N25_0;
	pin A12 = IOB_N25_1;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N30_0;
	pin A15 = IOB_N31_0;
	pin A16 = IOB_N31_1;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N38_0;
	pin A19 = IOB_N37_0;
	pin A20 = IOB_N40_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W71_1;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N10_0;
	pin B4 = IOB_N12_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N15_1;
	pin B7 = GND;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N19_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N24_1;
	pin B12 = GND;
	pin B13 = IOB_N27_1;
	pin B14 = VCCO0;
	pin B15 = IOB_N30_1;
	pin B16 = GND;
	pin B17 = IOB_N33_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N37_1;
	pin B20 = IOB_N40_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W72_1;
	pin C2 = IOB_W71_0;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N11_1;
	pin C6 = IOB_N14_1;
	pin C7 = IOB_N16_0;
	pin C8 = IOB_N18_0;
	pin C9 = IOB_N19_0;
	pin C10 = IOB_N22_0;
	pin C11 = IOB_N24_0;
	pin C12 = IOB_N26_1;
	pin C13 = IOB_N28_0;
	pin C14 = IOB_N34_1;
	pin C15 = IOB_N32_0;
	pin C16 = IOB_N35_0;
	pin C17 = IOB_N36_0;
	pin C18 = IOB_N38_1;
	pin C19 = IOB_N47_0;
	pin C20 = GND;
	pin C21 = IOB_E69_1;
	pin C22 = IOB_E69_0;
	pin D1 = IOB_W55_1;
	pin D2 = IOB_W72_0;
	pin D3 = IOB_W70_1;
	pin D4 = TMS;
	pin D5 = IOB_N11_0;
	pin D6 = IOB_N14_0;
	pin D7 = IOB_N16_1;
	pin D8 = IOB_N13_0;
	pin D9 = GND;
	pin D10 = IOB_N20_1;
	pin D11 = IOB_N23_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N28_1;
	pin D14 = GND;
	pin D15 = IOB_N32_1;
	pin D16 = IOB_N35_1;
	pin D17 = IOB_N36_1;
	pin D18 = IOB_N48_0;
	pin D19 = IOB_N47_1;
	pin D20 = IOB_E55_1;
	pin D21 = IOB_E55_0;
	pin D22 = IOB_E54_1;
	pin E1 = IOB_W55_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_0;
	pin E4 = IOB_W70_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N2_0;
	pin E7 = IOB_N9_1;
	pin E8 = IOB_N11_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N20_0;
	pin E11 = IOB_N23_0;
	pin E12 = IOB_N26_0;
	pin E13 = IOB_N29_0;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N39_1;
	pin E16 = IOB_N41_2;
	pin E17 = IOB_N48_1;
	pin E18 = VCCAUX;
	pin E19 = TDO;
	pin E20 = IOB_E51_0;
	pin E21 = VCCO1;
	pin E22 = IOB_E54_0;
	pin F1 = IOB_W48_0;
	pin F2 = IOB_W48_1;
	pin F3 = IOB_W52_1;
	pin F4 = IOB_W54_1;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N9_0;
	pin F9 = VCCO0;
	pin F10 = IOB_N15_2;
	pin F11 = GND;
	pin F12 = IOB_N27_2;
	pin F13 = IOB_N29_1;
	pin F14 = VCCO0;
	pin F15 = IOB_N39_0;
	pin F16 = IOB_N47_2;
	pin F17 = GND;
	pin F18 = IOB_E53_1;
	pin F19 = IOB_E53_0;
	pin F20 = IOB_E51_1;
	pin F21 = IOB_E47_1;
	pin F22 = IOB_E47_0;
	pin G1 = IOB_W47_0;
	pin G2 = GND;
	pin G3 = IOB_W47_1;
	pin G4 = IOB_W52_0;
	pin G5 = IOB_W56_0;
	pin G6 = IOB_W56_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N7_2;
	pin G9 = IOB_N9_2;
	pin G10 = IOB_N17_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N23_2;
	pin G13 = IOB_N29_2;
	pin G14 = IOB_N35_2;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N37_2;
	pin G17 = IOB_E71_1;
	pin G18 = IOB_E71_0;
	pin G19 = IOB_E49_0;
	pin G20 = IOB_E49_1;
	pin G21 = GND;
	pin G22 = IOB_E43_1;
	pin H1 = IOB_W44_0;
	pin H2 = IOB_W44_1;
	pin H3 = IOB_W46_0;
	pin H4 = IOB_W46_1;
	pin H5 = IOB_W51_1;
	pin H6 = IOB_W51_0;
	pin H7 = IOB_W69_0;
	pin H8 = IOB_W69_1;
	pin H9 = IOB_N13_2;
	pin H10 = IOB_N19_2;
	pin H11 = VCCAUX;
	pin H12 = IOB_N25_2;
	pin H13 = IOB_N31_2;
	pin H14 = IOB_N33_2;
	pin H15 = IOB_E72_1;
	pin H16 = IOB_E72_0;
	pin H17 = IOB_E52_0;
	pin H18 = IOB_E52_1;
	pin H19 = IOB_E50_1;
	pin H20 = IOB_E46_1;
	pin H21 = IOB_E46_0;
	pin H22 = IOB_E43_0;
	pin J1 = IOB_W43_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W43_1;
	pin J4 = GND;
	pin J5 = IOB_W50_0;
	pin J6 = VCCO3;
	pin J7 = IOB_W49_1;
	pin J8 = IOB_W53_0;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = IOB_E56_1;
	pin J16 = IOB_E56_0;
	pin J17 = VCCO1;
	pin J18 = IOB_E50_0;
	pin J19 = GND;
	pin J20 = IOB_E42_1;
	pin J21 = IOB_E42_0;
	pin J22 = IOB_E39_1;
	pin K1 = IOB_W38_1;
	pin K2 = IOB_W40_0;
	pin K3 = IOB_W40_1;
	pin K4 = IOB_W42_0;
	pin K5 = IOB_W42_1;
	pin K6 = IOB_W50_1;
	pin K7 = IOB_W45_1;
	pin K8 = IOB_W49_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_E48_0;
	pin K15 = IOB_E48_1;
	pin K16 = IOB_E44_1;
	pin K17 = IOB_E45_0;
	pin K18 = IOB_E45_1;
	pin K19 = IOB_E38_1;
	pin K20 = IOB_E38_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E39_0;
	pin L1 = IOB_W38_0;
	pin L2 = GND;
	pin L3 = IOB_W39_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_W39_1;
	pin L6 = GND;
	pin L7 = IOB_W41_1;
	pin L8 = IOB_W45_0;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E44_0;
	pin L16 = IOB_E40_1;
	pin L17 = GND;
	pin L18 = IOB_E41_0;
	pin L19 = IOB_E41_1;
	pin L20 = IOB_E35_1;
	pin L21 = IOB_E35_0;
	pin L22 = IOB_E34_1;
	pin M1 = IOB_W36_1;
	pin M2 = IOB_W36_0;
	pin M3 = IOB_W35_1;
	pin M4 = IOB_W35_0;
	pin M5 = IOB_W30_1;
	pin M6 = IOB_W37_0;
	pin M7 = IOB_W37_1;
	pin M8 = IOB_W41_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = IOB_E40_0;
	pin M16 = IOB_E36_1;
	pin M17 = IOB_E36_0;
	pin M18 = IOB_E37_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E37_1;
	pin M21 = GND;
	pin M22 = IOB_E34_0;
	pin N1 = IOB_W34_1;
	pin N2 = VCCO3;
	pin N3 = IOB_W34_0;
	pin N4 = IOB_W30_0;
	pin N5 = IOB_W29_0;
	pin N6 = IOB_W29_1;
	pin N7 = IOB_W25_1;
	pin N8 = IOB_W33_1;
	pin N9 = IOB_W33_0;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E28_0;
	pin N16 = IOB_E28_1;
	pin N17 = IOB_E33_1;
	pin N18 = IOB_E33_0;
	pin N19 = IOB_E31_1;
	pin N20 = IOB_E31_0;
	pin N21 = IOB_E30_1;
	pin N22 = IOB_E30_0;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_0;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W31_0;
	pin P6 = VCCO3;
	pin P7 = IOB_W21_1;
	pin P8 = IOB_W25_0;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = IOB_S29_2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E20_0;
	pin P16 = IOB_E20_1;
	pin P17 = VCCO1;
	pin P18 = IOB_E29_1;
	pin P19 = GND;
	pin P20 = IOB_E27_0;
	pin P21 = VCCO1;
	pin P22 = IOB_E27_1;
	pin R1 = IOB_W28_1;
	pin R2 = IOB_W28_0;
	pin R3 = IOB_W27_1;
	pin R4 = IOB_W27_0;
	pin R5 = IOB_W26_1;
	pin R6 = IOB_W17_0;
	pin R7 = IOB_W1_1;
	pin R8 = IOB_W21_0;
	pin R9 = IOB_S15_2;
	pin R10 = IOB_S21_2;
	pin R11 = IOB_S25_2;
	pin R12 = IOB_S27_2;
	pin R13 = IOB_S31_2;
	pin R14 = IOB_S35_2;
	pin R15 = IOB_E4_0;
	pin R16 = IOB_E4_1;
	pin R17 = IOB_E24_0;
	pin R18 = IOB_E24_1;
	pin R19 = IOB_E29_0;
	pin R20 = IOB_E25_0;
	pin R21 = IOB_E26_0;
	pin R22 = IOB_E26_1;
	pin T1 = IOB_W24_1;
	pin T2 = GND;
	pin T3 = IOB_W24_0;
	pin T4 = IOB_W26_0;
	pin T5 = IOB_W20_1;
	pin T6 = IOB_W1_0;
	pin T7 = IOB_S1_2;
	pin T8 = IOB_S5_2;
	pin T9 = IOB_S13_2;
	pin T10 = IOB_S17_2;
	pin T11 = IOB_S23_2;
	pin T12 = GND;
	pin T13 = IOB_S33_2;
	pin T14 = IOB_S39_2;
	pin T15 = IOB_S47_2;
	pin T16 = IOB_S41_2;
	pin T17 = IOB_E3_0;
	pin T18 = IOB_E3_1;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E23_0;
	pin T21 = GND;
	pin T22 = IOB_E23_1;
	pin U1 = IOB_W23_1;
	pin U2 = IOB_W23_0;
	pin U3 = IOB_W19_1;
	pin U4 = IOB_W19_0;
	pin U5 = IOB_W20_0;
	pin U6 = GND;
	pin U7 = IOB_S3_2;
	pin U8 = IOB_S9_2;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_2;
	pin U11 = IOB_S23_0;
	pin U12 = IOB_S26_1;
	pin U13 = IOB_S32_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S37_2;
	pin U16 = IOB_S43_2;
	pin U17 = GND;
	pin U18 = SUSPEND;
	pin U19 = IOB_E22_1;
	pin U20 = IOB_E22_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E21_0;
	pin V1 = IOB_W22_1;
	pin V2 = VCCO3;
	pin V3 = IOB_W22_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S1_0;
	pin V7 = IOB_S7_2;
	pin V8 = IOB_S11_2;
	pin V9 = IOB_S15_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S23_1;
	pin V12 = IOB_S26_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S36_0;
	pin V15 = IOB_S36_1;
	pin V16 = IOB_S37_1;
	pin V17 = IOB_S39_1;
	pin V18 = VCCAUX;
	pin V19 = IOB_E18_0;
	pin V20 = IOB_E18_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E19_1;
	pin W1 = IOB_W18_1;
	pin W2 = IOB_W18_0;
	pin W3 = IOB_W4_0;
	pin W4 = IOB_S2_0;
	pin W5 = IOB_S1_1;
	pin W6 = IOB_S11_0;
	pin W7 = IOB_S13_0;
	pin W8 = IOB_S17_0;
	pin W9 = IOB_S15_1;
	pin W10 = GND;
	pin W11 = VCCAUX;
	pin W12 = IOB_S24_0;
	pin W13 = IOB_S29_0;
	pin W14 = GND;
	pin W15 = IOB_S31_0;
	pin W16 = IOB_S37_0;
	pin W17 = IOB_S40_1;
	pin W18 = IOB_S39_0;
	pin W19 = IOB_E2_0;
	pin W20 = IOB_E2_1;
	pin W21 = IOB_E17_1;
	pin W22 = IOB_E19_0;
	pin Y1 = IOB_W3_1;
	pin Y2 = IOB_W3_0;
	pin Y3 = GND;
	pin Y4 = IOB_S2_1;
	pin Y5 = IOB_S11_1;
	pin Y6 = IOB_S13_1;
	pin Y7 = IOB_S16_0;
	pin Y8 = IOB_S17_1;
	pin Y9 = IOB_S20_0;
	pin Y10 = IOB_S19_1;
	pin Y11 = IOB_S22_0;
	pin Y12 = IOB_S24_1;
	pin Y13 = IOB_S27_1;
	pin Y14 = IOB_S29_1;
	pin Y15 = IOB_S31_1;
	pin Y16 = IOB_S33_1;
	pin Y17 = IOB_S34_1;
	pin Y18 = IOB_S40_0;
	pin Y19 = DONE;
	pin Y20 = GND;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E17_0;
	pin AA1 = IOB_W2_1;
	pin AA2 = IOB_W2_0;
	pin AA3 = IOB_S9_1;
	pin AA4 = IOB_S10_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S14_0;
	pin AA7 = GND;
	pin AA8 = IOB_S18_0;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S21_0;
	pin AA11 = GND;
	pin AA12 = IOB_S25_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S28_0;
	pin AA15 = IOB_S30_1;
	pin AA16 = GND;
	pin AA17 = IOB_S34_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S38_1;
	pin AA20 = IOB_S48_1;
	pin AA21 = IOB_S47_1;
	pin AA22 = IOB_E1_0;
	pin AB1 = GND;
	pin AB2 = IOB_S9_0;
	pin AB3 = IOB_S10_0;
	pin AB4 = IOB_S12_0;
	pin AB5 = IOB_S12_1;
	pin AB6 = IOB_S14_1;
	pin AB7 = IOB_S16_1;
	pin AB8 = IOB_S18_1;
	pin AB9 = IOB_S20_1;
	pin AB10 = IOB_S21_1;
	pin AB11 = IOB_S22_1;
	pin AB12 = IOB_S25_1;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_1;
	pin AB15 = IOB_S30_0;
	pin AB16 = IOB_S33_0;
	pin AB17 = IOB_S35_0;
	pin AB18 = IOB_S35_1;
	pin AB19 = IOB_S38_0;
	pin AB20 = IOB_S48_0;
	pin AB21 = IOB_S47_0;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W17_0;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W45_0;
	vref IOB_W53_0;
	vref IOB_W69_0;
	vref IOB_E4_1;
	vref IOB_E24_1;
	vref IOB_E27_1;
	vref IOB_E28_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_1;
	vref IOB_E72_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S41_2;
	vref IOB_S47_2;
	vref IOB_N1_1;
	vref IOB_N7_2;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N25_2;
	vref IOB_N31_0;
	vref IOB_N37_1;
	vref IOB_N47_1;
}

// xc3s1400a-fg676 xc3s1400an-fgg676
bond BOND65 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N6_1;
	pin A5 = IOB_N5_2;
	pin A6 = GND;
	pin A7 = IOB_N11_2;
	pin A8 = IOB_N13_1;
	pin A9 = IOB_N15_1;
	pin A10 = IOB_N18_1;
	pin A11 = GND;
	pin A12 = IOB_N22_1;
	pin A13 = IOB_N23_2;
	pin A14 = IOB_N25_0;
	pin A15 = IOB_N28_0;
	pin A16 = GND;
	pin A17 = IOB_N29_2;
	pin A18 = IOB_N33_0;
	pin A19 = IOB_N36_0;
	pin A20 = IOB_N37_0;
	pin A21 = GND;
	pin A22 = IOB_N44_0;
	pin A23 = IOB_N45_2;
	pin A24 = NC;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W71_0;
	pin B2 = IOB_W71_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N6_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N9_1;
	pin B8 = IOB_N13_0;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N22_0;
	pin B13 = IOB_N23_1;
	pin B14 = IOB_N25_1;
	pin B15 = IOB_N28_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N32_0;
	pin B18 = IOB_N33_1;
	pin B19 = IOB_N36_1;
	pin B20 = IOB_N37_1;
	pin B21 = IOB_N42_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N44_1;
	pin B24 = NC;
	pin B25 = IOB_E72_1;
	pin B26 = IOB_E72_0;
	pin C1 = IOB_W69_0;
	pin C2 = IOB_W69_1;
	pin C3 = GND;
	pin C4 = IOB_N3_2;
	pin C5 = IOB_N7_1;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N9_0;
	pin C8 = IOB_N11_1;
	pin C9 = GND;
	pin C10 = IOB_N17_1;
	pin C11 = IOB_N19_1;
	pin C12 = IOB_N21_0;
	pin C13 = IOB_N23_0;
	pin C14 = GND;
	pin C15 = IOB_N29_0;
	pin C16 = IOB_N30_0;
	pin C17 = IOB_N32_1;
	pin C18 = IOB_N34_0;
	pin C19 = GND;
	pin C20 = IOB_N40_0;
	pin C21 = IOB_N42_1;
	pin C22 = IOB_N46_0;
	pin C23 = IOB_N45_0;
	pin C24 = GND;
	pin C25 = IOB_E70_1;
	pin C26 = IOB_E70_0;
	pin D1 = IOB_W65_0;
	pin D2 = IOB_W65_1;
	pin D3 = IOB_W67_1;
	pin D4 = TMS;
	pin D5 = NC;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_N7_2;
	pin D8 = IOB_N11_0;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N17_0;
	pin D11 = IOB_N19_0;
	pin D12 = IOB_N19_2;
	pin D13 = IOB_N21_1;
	pin D14 = IOB_N25_2;
	pin D15 = IOB_N35_2;
	pin D16 = IOB_N29_1;
	pin D17 = IOB_N30_1;
	pin D18 = IOB_N34_1;
	pin D19 = IOB_N37_2;
	pin D20 = IOB_N40_1;
	pin D21 = IOB_N41_0;
	pin D22 = IOB_N46_1;
	pin D23 = IOB_N45_1;
	pin D24 = IOB_E67_1;
	pin D25 = IOB_E67_0;
	pin D26 = IOB_E66_1;
	pin E1 = IOB_W62_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W66_1;
	pin E4 = IOB_W67_0;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = IOB_N3_0;
	pin E8 = VCCO0;
	pin E9 = NC;
	pin E10 = IOB_N14_1;
	pin E11 = IOB_N15_2;
	pin E12 = IOB_N20_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N27_1;
	pin E15 = IOB_N31_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N38_0;
	pin E18 = IOB_N33_2;
	pin E19 = VCCO0;
	pin E20 = IOB_N41_2;
	pin E21 = IOB_N41_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E61_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E66_0;
	pin F1 = GND;
	pin F2 = IOB_W62_0;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W66_0;
	pin F5 = IOB_W64_1;
	pin F6 = GND;
	pin F7 = IOB_N3_1;
	pin F8 = IOB_N1_1;
	pin F9 = NC;
	pin F10 = IOB_N9_2;
	pin F11 = GND;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N24_1;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N31_1;
	pin F16 = GND;
	pin F17 = IOB_N38_1;
	pin F18 = NC;
	pin F19 = IOB_N47_0;
	pin F20 = IOB_N48_0;
	pin F21 = GND;
	pin F22 = IOB_E63_0;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E58_1;
	pin F25 = IOB_E58_0;
	pin F26 = GND;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W57_1;
	pin G3 = IOB_W59_1;
	pin G4 = IOB_W64_0;
	pin G5 = IOB_W61_1;
	pin G6 = IOB_W70_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N4_1;
	pin G10 = IOB_N5_1;
	pin G11 = IOB_N13_2;
	pin G12 = IOB_N16_1;
	pin G13 = IOB_N24_0;
	pin G14 = IOB_N27_2;
	pin G15 = IOB_N35_1;
	pin G16 = IOB_N39_2;
	pin G17 = IOB_N43_0;
	pin G18 = NC;
	pin G19 = IOB_N47_1;
	pin G20 = IOB_N48_1;
	pin G21 = IOB_E71_1;
	pin G22 = IOB_E63_1;
	pin G23 = IOB_E55_0;
	pin G24 = IOB_E55_1;
	pin G25 = IOB_E56_1;
	pin G26 = IOB_E56_0;
	pin H1 = IOB_W56_0;
	pin H2 = IOB_W56_1;
	pin H3 = GND;
	pin H4 = IOB_W61_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W63_0;
	pin H7 = IOB_W70_0;
	pin H8 = GND;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N5_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N16_0;
	pin H13 = IOB_N21_2;
	pin H14 = GND;
	pin H15 = IOB_N35_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N43_1;
	pin H18 = IOB_N47_2;
	pin H19 = GND;
	pin H20 = IOB_E71_0;
	pin H21 = IOB_E69_1;
	pin H22 = VCCO1;
	pin H23 = IOB_E52_0;
	pin H24 = IOB_E52_1;
	pin H25 = IOB_E48_1;
	pin H26 = IOB_E48_0;
	pin J1 = IOB_W49_1;
	pin J2 = IOB_W53_0;
	pin J3 = IOB_W53_1;
	pin J4 = IOB_W54_0;
	pin J5 = IOB_W54_1;
	pin J6 = IOB_W60_0;
	pin J7 = IOB_W63_1;
	pin J8 = IOB_W72_1;
	pin J9 = IOB_W72_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N8_1;
	pin J12 = IOB_N12_1;
	pin J13 = IOB_N17_2;
	pin J14 = IOB_N26_0;
	pin J15 = IOB_N31_2;
	pin J16 = IOB_N39_1;
	pin J17 = IOB_N43_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E65_0;
	pin J20 = IOB_E65_1;
	pin J21 = IOB_E69_0;
	pin J22 = IOB_E53_1;
	pin J23 = IOB_E53_0;
	pin J24 = GND;
	pin J25 = IOB_E47_1;
	pin J26 = IOB_E47_0;
	pin K1 = IOB_W49_0;
	pin K2 = IOB_W50_0;
	pin K3 = IOB_W50_1;
	pin K4 = IOB_W51_0;
	pin K5 = IOB_W51_1;
	pin K6 = IOB_W55_1;
	pin K7 = IOB_W60_1;
	pin K8 = IOB_W68_0;
	pin K9 = IOB_W68_1;
	pin K10 = GND;
	pin K11 = IOB_N8_0;
	pin K12 = IOB_N12_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N26_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N39_0;
	pin K17 = GND;
	pin K18 = IOB_E62_1;
	pin K19 = IOB_E62_0;
	pin K20 = IOB_E57_1;
	pin K21 = IOB_E54_1;
	pin K22 = IOB_E50_1;
	pin K23 = IOB_E50_0;
	pin K24 = IOB_E44_0;
	pin K25 = IOB_E45_0;
	pin K26 = IOB_E45_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W48_0;
	pin L4 = IOB_W48_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W55_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W58_0;
	pin L10 = IOB_W58_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E59_1;
	pin L18 = IOB_E59_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E57_0;
	pin L21 = GND;
	pin L22 = IOB_E54_0;
	pin L23 = IOB_E44_1;
	pin L24 = IOB_E42_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W43_0;
	pin M2 = IOB_W43_1;
	pin M3 = IOB_W46_0;
	pin M4 = IOB_W46_1;
	pin M5 = IOB_W44_1;
	pin M6 = IOB_W44_0;
	pin M7 = IOB_W47_0;
	pin M8 = IOB_W47_1;
	pin M9 = IOB_W52_0;
	pin M10 = IOB_W52_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E51_1;
	pin M19 = IOB_E51_0;
	pin M20 = IOB_E46_1;
	pin M21 = IOB_E49_0;
	pin M22 = IOB_E49_1;
	pin M23 = IOB_E42_1;
	pin M24 = IOB_E40_0;
	pin M25 = IOB_E39_1;
	pin M26 = IOB_E39_0;
	pin N1 = IOB_W40_1;
	pin N2 = IOB_W40_0;
	pin N3 = GND;
	pin N4 = IOB_W42_0;
	pin N5 = IOB_W42_1;
	pin N6 = IOB_W39_1;
	pin N7 = IOB_W39_0;
	pin N8 = GND;
	pin N9 = IOB_W35_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E43_1;
	pin N18 = IOB_E43_0;
	pin N19 = IOB_E38_1;
	pin N20 = IOB_E46_0;
	pin N21 = IOB_E41_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E40_1;
	pin N24 = IOB_E37_1;
	pin N25 = IOB_E36_1;
	pin N26 = IOB_E36_0;
	pin P1 = IOB_W38_1;
	pin P2 = IOB_W38_0;
	pin P3 = IOB_W36_0;
	pin P4 = IOB_W36_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W30_0;
	pin P7 = IOB_W30_1;
	pin P8 = IOB_W27_1;
	pin P9 = IOB_W27_0;
	pin P10 = IOB_W35_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E38_0;
	pin P19 = GND;
	pin P20 = IOB_E34_1;
	pin P21 = IOB_E34_0;
	pin P22 = IOB_E41_0;
	pin P23 = IOB_E37_0;
	pin P24 = GND;
	pin P25 = IOB_E35_1;
	pin P26 = IOB_E35_0;
	pin R1 = IOB_W34_1;
	pin R2 = IOB_W34_0;
	pin R3 = IOB_W32_1;
	pin R4 = IOB_W32_0;
	pin R5 = IOB_W28_1;
	pin R6 = IOB_W28_0;
	pin R7 = IOB_W22_0;
	pin R8 = IOB_W22_1;
	pin R9 = IOB_W24_0;
	pin R10 = IOB_W24_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E31_1;
	pin R18 = IOB_E31_0;
	pin R19 = IOB_E26_0;
	pin R20 = IOB_E26_1;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E32_0;
	pin R24 = IOB_E32_1;
	pin R25 = IOB_E33_0;
	pin R26 = IOB_E33_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W31_1;
	pin T4 = IOB_W31_0;
	pin T5 = IOB_W26_1;
	pin T6 = GND;
	pin T7 = IOB_W16_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W19_0;
	pin T10 = IOB_W19_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E21_1;
	pin T18 = IOB_E21_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E18_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E30_0;
	pin T24 = IOB_E30_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W23_1;
	pin U2 = IOB_W23_0;
	pin U3 = IOB_W21_1;
	pin U4 = IOB_W26_0;
	pin U5 = IOB_W18_1;
	pin U6 = IOB_W16_0;
	pin U7 = IOB_W11_1;
	pin U8 = IOB_W11_0;
	pin U9 = IOB_W6_1;
	pin U10 = GND;
	pin U11 = IOB_S11_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S33_1;
	pin U16 = IOB_S40_1;
	pin U17 = GND;
	pin U18 = IOB_E15_1;
	pin U19 = IOB_E15_0;
	pin U20 = IOB_E13_1;
	pin U21 = IOB_E18_0;
	pin U22 = IOB_E25_1;
	pin U23 = IOB_E27_0;
	pin U24 = IOB_E27_1;
	pin U25 = IOB_E28_0;
	pin U26 = IOB_E28_1;
	pin V1 = IOB_W20_1;
	pin V2 = IOB_W20_0;
	pin V3 = GND;
	pin V4 = IOB_W21_0;
	pin V5 = IOB_W18_0;
	pin V6 = IOB_W8_0;
	pin V7 = IOB_W8_1;
	pin V8 = IOB_W6_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S7_0;
	pin V11 = IOB_S11_0;
	pin V12 = IOB_S14_0;
	pin V13 = IOB_S18_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_0;
	pin V16 = IOB_S40_0;
	pin V17 = IOB_S44_1;
	pin V18 = IOB_E10_0;
	pin V19 = IOB_E10_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E13_0;
	pin V22 = IOB_E22_1;
	pin V23 = IOB_E25_0;
	pin V24 = IOB_E23_0;
	pin V25 = IOB_E23_1;
	pin V26 = IOB_E24_1;
	pin W1 = IOB_W17_1;
	pin W2 = IOB_W17_0;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_W15_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S3_0;
	pin W10 = IOB_S7_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S18_1;
	pin W14 = GND;
	pin W15 = IOB_S29_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S44_0;
	pin W18 = NC;
	pin W19 = GND;
	pin W20 = IOB_E5_0;
	pin W21 = IOB_E5_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E22_0;
	pin W24 = GND;
	pin W25 = IOB_E20_0;
	pin W26 = IOB_E24_0;
	pin Y1 = IOB_W14_1;
	pin Y2 = IOB_W14_0;
	pin Y3 = IOB_W13_1;
	pin Y4 = IOB_W13_0;
	pin Y5 = IOB_W10_1;
	pin Y6 = IOB_W10_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = NC;
	pin Y9 = IOB_S3_1;
	pin Y10 = IOB_S10_0;
	pin Y11 = IOB_S9_2;
	pin Y12 = IOB_S15_0;
	pin Y13 = IOB_S23_1;
	pin Y14 = IOB_S25_0;
	pin Y15 = IOB_S32_1;
	pin Y16 = IOB_S35_2;
	pin Y17 = IOB_S41_1;
	pin Y18 = NC;
	pin Y19 = NC;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E17_0;
	pin Y23 = IOB_E17_1;
	pin Y24 = IOB_E19_0;
	pin Y25 = IOB_E19_1;
	pin Y26 = IOB_E20_1;
	pin AA1 = GND;
	pin AA2 = IOB_W12_1;
	pin AA3 = IOB_W12_0;
	pin AA4 = IOB_W9_1;
	pin AA5 = IOB_W9_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = NC;
	pin AA9 = IOB_S5_2;
	pin AA10 = IOB_S10_1;
	pin AA11 = GND;
	pin AA12 = IOB_S15_1;
	pin AA13 = IOB_S23_0;
	pin AA14 = IOB_S25_1;
	pin AA15 = IOB_S32_0;
	pin AA16 = GND;
	pin AA17 = IOB_S41_0;
	pin AA18 = IOB_S45_1;
	pin AA19 = IOB_S45_2;
	pin AA20 = IOB_S47_2;
	pin AA21 = GND;
	pin AA22 = IOB_E11_0;
	pin AA23 = IOB_E11_1;
	pin AA24 = IOB_E14_0;
	pin AA25 = IOB_E14_1;
	pin AA26 = GND;
	pin AB1 = IOB_W7_1;
	pin AB2 = VCCO3;
	pin AB3 = IOB_W5_1;
	pin AB4 = IOB_W5_0;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S12_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S13_0;
	pin AB10 = IOB_S11_2;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S21_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S28_1;
	pin AB16 = IOB_S36_1;
	pin AB17 = IOB_S37_2;
	pin AB18 = IOB_S45_0;
	pin AB19 = VCCO2;
	pin AB20 = IOB_S43_2;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E9_0;
	pin AB24 = IOB_E9_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E7_1;
	pin AC1 = IOB_W7_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = NC;
	pin AC6 = IOB_S6_0;
	pin AC7 = IOB_S7_2;
	pin AC8 = IOB_S12_0;
	pin AC9 = IOB_S13_1;
	pin AC10 = IOB_S17_2;
	pin AC11 = IOB_S21_1;
	pin AC12 = IOB_S19_1;
	pin AC13 = IOB_S25_2;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S28_0;
	pin AC16 = IOB_S36_0;
	pin AC17 = IOB_S33_2;
	pin AC18 = IOB_S39_2;
	pin AC19 = IOB_S38_1;
	pin AC20 = IOB_S39_1;
	pin AC21 = IOB_S43_1;
	pin AC22 = NC;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E6_1;
	pin AC26 = IOB_E7_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = NC;
	pin AD6 = IOB_S6_1;
	pin AD7 = IOB_S9_0;
	pin AD8 = GND;
	pin AD9 = IOB_S15_2;
	pin AD10 = IOB_S19_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S23_2;
	pin AD13 = GND;
	pin AD14 = IOB_S27_0;
	pin AD15 = IOB_S30_0;
	pin AD16 = IOB_S29_2;
	pin AD17 = IOB_S31_1;
	pin AD18 = GND;
	pin AD19 = IOB_S38_0;
	pin AD20 = IOB_S39_0;
	pin AD21 = IOB_S42_1;
	pin AD22 = IOB_S43_0;
	pin AD23 = NC;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E6_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S4_0;
	pin AE4 = IOB_S5_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S8_1;
	pin AE7 = IOB_S9_1;
	pin AE8 = IOB_S16_0;
	pin AE9 = IOB_S17_0;
	pin AE10 = IOB_S20_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S22_1;
	pin AE13 = IOB_S24_1;
	pin AE14 = IOB_S26_1;
	pin AE15 = IOB_S30_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S31_0;
	pin AE18 = IOB_S34_1;
	pin AE19 = IOB_S35_1;
	pin AE20 = IOB_S37_1;
	pin AE21 = IOB_S42_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S46_1;
	pin AE24 = IOB_S48_1;
	pin AE25 = IOB_S47_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = IOB_S3_2;
	pin AF3 = IOB_S4_1;
	pin AF4 = IOB_S5_1;
	pin AF5 = IOB_S8_0;
	pin AF6 = GND;
	pin AF7 = IOB_S13_2;
	pin AF8 = IOB_S16_1;
	pin AF9 = IOB_S17_1;
	pin AF10 = IOB_S20_1;
	pin AF11 = GND;
	pin AF12 = IOB_S22_0;
	pin AF13 = IOB_S24_0;
	pin AF14 = IOB_S26_0;
	pin AF15 = IOB_S27_2;
	pin AF16 = GND;
	pin AF17 = IOB_S31_2;
	pin AF18 = IOB_S34_0;
	pin AF19 = IOB_S35_0;
	pin AF20 = IOB_S37_0;
	pin AF21 = GND;
	pin AF22 = IOB_S41_2;
	pin AF23 = IOB_S46_0;
	pin AF24 = IOB_S48_0;
	pin AF25 = IOB_S47_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W9_0;
	vref IOB_W17_0;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W53_0;
	vref IOB_W61_0;
	vref IOB_W69_0;
	vref IOB_E9_1;
	vref IOB_E24_1;
	vref IOB_E27_1;
	vref IOB_E28_1;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_1;
	vref IOB_E63_0;
	vref IOB_E72_0;
	vref IOB_S1_2;
	vref IOB_S5_2;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S41_2;
	vref IOB_S47_2;
	vref IOB_N1_1;
	vref IOB_N7_2;
	vref IOB_N13_2;
	vref IOB_N19_0;
	vref IOB_N25_2;
	vref IOB_N31_0;
	vref IOB_N37_1;
	vref IOB_N43_2;
	vref IOB_N47_1;
}

// xc3s1400a-ft256
bond BOND66 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N15_1;
	pin A5 = IOB_N16_1;
	pin A6 = IOB_N18_1;
	pin A7 = IOB_N20_1;
	pin A8 = IOB_N23_1;
	pin A9 = IOB_N25_0;
	pin A10 = IOB_N27_0;
	pin A11 = IOB_N28_0;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N33_0;
	pin A14 = IOB_N33_1;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = TDI;
	pin B2 = TMS;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N15_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N18_0;
	pin B7 = GND;
	pin B8 = IOB_N23_0;
	pin B9 = VCCO0;
	pin B10 = IOB_N27_1;
	pin B11 = GND;
	pin B12 = IOB_N32_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N47_0;
	pin B15 = IOB_N47_1;
	pin B16 = TDO;
	pin C1 = IOB_W70_0;
	pin C2 = IOB_W70_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N16_0;
	pin C6 = IOB_N17_0;
	pin C7 = IOB_N20_0;
	pin C8 = IOB_N24_1;
	pin C9 = IOB_N25_1;
	pin C10 = IOB_N26_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N34_1;
	pin C13 = IOB_N48_0;
	pin C14 = GND;
	pin C15 = IOB_E71_1;
	pin C16 = IOB_E71_0;
	pin D1 = IOB_W55_1;
	pin D2 = VCCO3;
	pin D3 = IOB_W56_0;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N1_0;
	pin D6 = VCCAUX;
	pin D7 = IOB_N17_1;
	pin D8 = IOB_N24_0;
	pin D9 = IOB_N26_0;
	pin D10 = IOB_N31_0;
	pin D11 = IOB_N31_1;
	pin D12 = IOB_N34_0;
	pin D13 = IOB_N48_1;
	pin D14 = IOB_E70_1;
	pin D15 = IOB_E69_1;
	pin D16 = IOB_E69_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W48_0;
	pin E3 = IOB_W48_1;
	pin E4 = IOB_W54_1;
	pin E5 = GND;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N19_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N19_1;
	pin E10 = GND;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_E70_0;
	pin E14 = IOB_E47_0;
	pin E15 = VCCO1;
	pin E16 = IOB_E43_0;
	pin F1 = IOB_W43_1;
	pin F2 = GND;
	pin F3 = IOB_W47_1;
	pin F4 = IOB_W54_0;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = GND;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = VCCAUX;
	pin F13 = IOB_E47_1;
	pin F14 = IOB_E46_1;
	pin F15 = IOB_E43_1;
	pin F16 = IOB_E39_1;
	pin G1 = IOB_W43_0;
	pin G2 = IOB_W39_1;
	pin G3 = IOB_W47_0;
	pin G4 = IOB_W53_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = GND;
	pin G11 = VCCINT;
	pin G12 = GND;
	pin G13 = IOB_E46_0;
	pin G14 = IOB_E42_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W39_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W38_1;
	pin H4 = VCCAUX;
	pin H5 = GND;
	pin H6 = VCCINT;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = GND;
	pin H12 = IOB_E48_0;
	pin H13 = IOB_E42_0;
	pin H14 = VCCAUX;
	pin H15 = IOB_E38_0;
	pin H16 = IOB_E38_1;
	pin J1 = IOB_W36_0;
	pin J2 = IOB_W36_1;
	pin J3 = IOB_W38_0;
	pin J4 = IOB_W1_1;
	pin J5 = IOB_W45_0;
	pin J6 = GND;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = VCCINT;
	pin J12 = IOB_E33_0;
	pin J13 = IOB_E33_1;
	pin J14 = IOB_E40_0;
	pin J15 = VCCO1;
	pin J16 = IOB_E35_1;
	pin K1 = IOB_W35_0;
	pin K2 = GND;
	pin K3 = IOB_W35_1;
	pin K4 = IOB_W32_1;
	pin K5 = GND;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = IOB_E29_1;
	pin K14 = IOB_E34_1;
	pin K15 = IOB_E34_0;
	pin K16 = IOB_E35_0;
	pin L1 = IOB_W34_1;
	pin L2 = IOB_W34_0;
	pin L3 = IOB_W32_0;
	pin L4 = IOB_W31_0;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = VCCINT;
	pin L8 = GND;
	pin L9 = VCCINT;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCAUX;
	pin L13 = IOB_E29_0;
	pin L14 = IOB_E31_0;
	pin L15 = GND;
	pin L16 = IOB_E31_1;
	pin M1 = IOB_W30_1;
	pin M2 = VCCO3;
	pin M3 = IOB_W31_1;
	pin M4 = IOB_W2_0;
	pin M5 = GND;
	pin M6 = VCCAUX;
	pin M7 = IOB_S17_2;
	pin M8 = GND;
	pin M9 = IOB_S27_2;
	pin M10 = VCCAUX;
	pin M11 = IOB_S35_2;
	pin M12 = GND;
	pin M13 = IOB_E32_0;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E30_0;
	pin M16 = IOB_E30_1;
	pin N1 = IOB_W30_0;
	pin N2 = IOB_W24_1;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_S1_0;
	pin N5 = IOB_S11_2;
	pin N6 = IOB_S17_0;
	pin N7 = GND;
	pin N8 = IOB_S22_1;
	pin N9 = IOB_S25_0;
	pin N10 = GND;
	pin N11 = IOB_S37_1;
	pin N12 = IOB_S38_0;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E3_1;
	pin P1 = IOB_W24_0;
	pin P2 = IOB_W23_0;
	pin P3 = GND;
	pin P4 = IOB_S1_1;
	pin P5 = IOB_S17_1;
	pin P6 = IOB_S23_2;
	pin P7 = IOB_S22_0;
	pin P8 = IOB_S24_0;
	pin P9 = IOB_S25_1;
	pin P10 = IOB_S28_1;
	pin P11 = IOB_S37_0;
	pin P12 = IOB_S32_1;
	pin P13 = IOB_S38_1;
	pin P14 = GND;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W23_1;
	pin R2 = IOB_S2_0;
	pin R3 = IOB_S15_0;
	pin R4 = VCCO2;
	pin R5 = IOB_S18_1;
	pin R6 = GND;
	pin R7 = IOB_S23_0;
	pin R8 = VCCO2;
	pin R9 = IOB_S26_0;
	pin R10 = GND;
	pin R11 = IOB_S30_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S34_1;
	pin R14 = IOB_S48_1;
	pin R15 = IOB_E2_0;
	pin R16 = SUSPEND;
	pin T1 = GND;
	pin T2 = IOB_S2_1;
	pin T3 = IOB_S15_1;
	pin T4 = IOB_S18_0;
	pin T5 = IOB_S20_0;
	pin T6 = IOB_S20_1;
	pin T7 = IOB_S23_1;
	pin T8 = IOB_S24_1;
	pin T9 = IOB_S26_1;
	pin T10 = IOB_S28_0;
	pin T11 = IOB_S30_0;
	pin T12 = IOB_S32_0;
	pin T13 = IOB_S34_0;
	pin T14 = IOB_S48_0;
	pin T15 = DONE;
	pin T16 = GND;
	vref IOB_W24_1;
	vref IOB_W34_1;
	vref IOB_W43_0;
	vref IOB_W45_0;
	vref IOB_W53_0;
	vref IOB_E4_1;
	vref IOB_E32_0;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_S11_2;
	vref IOB_S17_2;
	vref IOB_S23_2;
	vref IOB_S27_2;
	vref IOB_S35_2;
	vref IOB_N1_1;
	vref IOB_N19_0;
	vref IOB_N31_0;
	vref IOB_N47_1;
}

// xc3sd1800a-cs484 xa3sd1800a-csg484
bond BOND67 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N23_0;
	pin A5 = IOB_N26_0;
	pin A6 = IOB_N26_1;
	pin A7 = IOB_N27_0;
	pin A8 = IOB_N31_1;
	pin A9 = IOB_N33_1;
	pin A10 = IOB_N31_2;
	pin A11 = IOB_N36_0;
	pin A12 = IOB_N37_2;
	pin A13 = IOB_N40_1;
	pin A14 = IOB_N41_1;
	pin A15 = IOB_N41_2;
	pin A16 = IOB_N45_1;
	pin A17 = IOB_N45_0;
	pin A18 = IOB_N45_2;
	pin A19 = IOB_N44_0;
	pin A20 = IOB_N49_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TMS;
	pin B2 = VCCAUX;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N23_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N27_1;
	pin B7 = GND;
	pin B8 = IOB_N31_0;
	pin B9 = IOB_N33_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N36_1;
	pin B12 = GND;
	pin B13 = IOB_N40_0;
	pin B14 = VCCO0;
	pin B15 = IOB_N41_0;
	pin B16 = GND;
	pin B17 = IOB_N48_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N63_0;
	pin B20 = IOB_N44_1;
	pin B21 = VCCAUX;
	pin B22 = TDO;
	pin C1 = IOB_W87_0;
	pin C2 = IOB_W87_1;
	pin C3 = GND;
	pin C4 = IOB_N22_0;
	pin C5 = IOB_N27_2;
	pin C6 = IOB_N30_1;
	pin C7 = IOB_N25_1;
	pin C8 = IOB_N29_1;
	pin C9 = IOB_N35_1;
	pin C10 = IOB_N29_2;
	pin C11 = IOB_N33_2;
	pin C12 = IOB_N37_0;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_2;
	pin C15 = IOB_N39_0;
	pin C16 = IOB_N43_0;
	pin C17 = IOB_N48_0;
	pin C18 = IOB_N63_1;
	pin C19 = IOB_N64_0;
	pin C20 = GND;
	pin C21 = IOB_E88_1;
	pin C22 = IOB_E88_0;
	pin D1 = IOB_W85_1;
	pin D2 = TDI;
	pin D3 = IOB_W57_1;
	pin D4 = IOB_W57_0;
	pin D5 = IOB_N22_1;
	pin D6 = IOB_N30_0;
	pin D7 = IOB_N25_0;
	pin D8 = GND;
	pin D9 = IOB_N29_0;
	pin D10 = IOB_N35_0;
	pin D11 = GND;
	pin D12 = VCCAUX;
	pin D13 = IOB_N42_0;
	pin D14 = IOB_N39_1;
	pin D15 = IOB_N43_1;
	pin D16 = GND;
	pin D17 = IOB_N47_2;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N64_1;
	pin D20 = IOB_E85_0;
	pin D21 = IOB_E86_0;
	pin D22 = IOB_E86_1;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W56_1;
	pin E4 = IOB_W56_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N1_1;
	pin E8 = IOB_N24_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N25_2;
	pin E11 = IOB_N32_0;
	pin E12 = IOB_N34_1;
	pin E13 = IOB_N42_1;
	pin E14 = VCCO0;
	pin E15 = IOB_N46_1;
	pin E16 = IOB_N47_1;
	pin E17 = IOB_N63_2;
	pin E18 = VCCAUX;
	pin E19 = IOB_E85_1;
	pin E20 = IOB_E61_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E58_1;
	pin F1 = IOB_W59_0;
	pin F2 = IOB_W59_1;
	pin F3 = IOB_W88_1;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W86_0;
	pin F6 = GND;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N24_1;
	pin F9 = IOB_N28_0;
	pin F10 = IOB_N32_1;
	pin F11 = IOB_N34_0;
	pin F12 = IOB_N35_2;
	pin F13 = IOB_N38_0;
	pin F14 = IOB_N38_1;
	pin F15 = IOB_N46_0;
	pin F16 = IOB_N47_0;
	pin F17 = GND;
	pin F18 = IOB_E87_1;
	pin F19 = IOB_E87_0;
	pin F20 = IOB_E55_1;
	pin F21 = IOB_E61_0;
	pin F22 = IOB_E58_0;
	pin G1 = IOB_W54_1;
	pin G2 = GND;
	pin G3 = IOB_W88_0;
	pin G4 = GND;
	pin G5 = IOB_W58_1;
	pin G6 = IOB_W58_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N28_1;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = GND;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = VCCAUX;
	pin G15 = GND;
	pin G16 = VCCINT;
	pin G17 = IOB_E59_0;
	pin G18 = IOB_E59_1;
	pin G19 = IOB_E55_0;
	pin G20 = IOB_E56_1;
	pin G21 = GND;
	pin G22 = IOB_E53_1;
	pin H1 = IOB_W54_0;
	pin H2 = IOB_W51_1;
	pin H3 = IOB_W60_1;
	pin H4 = IOB_W60_0;
	pin H5 = IOB_W55_1;
	pin H6 = IOB_W55_0;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = GND;
	pin H13 = VCCINT;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = GND;
	pin H17 = IOB_E51_0;
	pin H18 = IOB_E51_1;
	pin H19 = GND;
	pin H20 = IOB_E57_1;
	pin H21 = IOB_E56_0;
	pin H22 = IOB_E53_0;
	pin J1 = IOB_W51_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W49_1;
	pin J4 = IOB_W49_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W53_1;
	pin J7 = IOB_W53_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = IOB_E54_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E57_0;
	pin J20 = IOB_E50_1;
	pin J21 = IOB_E52_0;
	pin J22 = IOB_E52_1;
	pin K1 = IOB_W46_1;
	pin K2 = IOB_W48_1;
	pin K3 = IOB_W48_0;
	pin K4 = IOB_W52_1;
	pin K5 = IOB_W52_0;
	pin K6 = IOB_W50_1;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = IOB_E54_0;
	pin K17 = IOB_E48_1;
	pin K18 = IOB_E49_1;
	pin K19 = IOB_E49_0;
	pin K20 = IOB_E50_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E47_1;
	pin L1 = IOB_W46_0;
	pin L2 = GND;
	pin L3 = IOB_W44_1;
	pin L4 = VCCAUX;
	pin L5 = IOB_W50_0;
	pin L6 = IOB_W47_1;
	pin L7 = GND;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCAUX;
	pin L17 = IOB_E46_1;
	pin L18 = IOB_E48_0;
	pin L19 = GND;
	pin L20 = IOB_E45_1;
	pin L21 = IOB_E45_0;
	pin L22 = IOB_E47_0;
	pin M1 = IOB_W42_1;
	pin M2 = IOB_W44_0;
	pin M3 = IOB_W41_1;
	pin M4 = GND;
	pin M5 = IOB_W47_0;
	pin M6 = IOB_W43_1;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = IOB_E42_1;
	pin M18 = IOB_E46_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E43_1;
	pin M21 = GND;
	pin M22 = IOB_E41_1;
	pin N1 = IOB_W42_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W33_1;
	pin N4 = IOB_W41_0;
	pin N5 = IOB_W40_0;
	pin N6 = IOB_W40_1;
	pin N7 = IOB_W43_0;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCAUX;
	pin N17 = IOB_E37_0;
	pin N18 = IOB_E42_0;
	pin N19 = IOB_E39_1;
	pin N20 = IOB_E39_0;
	pin N21 = IOB_E43_0;
	pin N22 = IOB_E41_0;
	pin P1 = IOB_W39_1;
	pin P2 = IOB_W39_0;
	pin P3 = IOB_W33_0;
	pin P4 = IOB_W32_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W38_1;
	pin P7 = VCCAUX;
	pin P8 = GND;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = IOB_E37_1;
	pin P17 = IOB_E36_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E34_0;
	pin P20 = IOB_E40_1;
	pin P21 = VCCO1;
	pin P22 = IOB_E38_1;
	pin R1 = IOB_W36_0;
	pin R2 = IOB_W36_1;
	pin R3 = IOB_W30_1;
	pin R4 = GND;
	pin R5 = IOB_W32_0;
	pin R6 = IOB_W38_0;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = IOB_E36_0;
	pin R18 = IOB_E34_1;
	pin R19 = IOB_E31_0;
	pin R20 = IOB_E31_1;
	pin R21 = IOB_E40_0;
	pin R22 = IOB_E38_0;
	pin T1 = IOB_W34_1;
	pin T2 = GND;
	pin T3 = IOB_W37_1;
	pin T4 = IOB_W30_0;
	pin T5 = IOB_W35_0;
	pin T6 = IOB_W35_1;
	pin T7 = VCCINT;
	pin T8 = GND;
	pin T9 = VCCAUX;
	pin T10 = GND;
	pin T11 = VCCAUX;
	pin T12 = GND;
	pin T13 = VCCAUX;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = IOB_E29_1;
	pin T18 = IOB_E29_0;
	pin T19 = GND;
	pin T20 = IOB_E33_1;
	pin T21 = GND;
	pin T22 = IOB_E35_1;
	pin U1 = IOB_W34_0;
	pin U2 = IOB_W31_1;
	pin U3 = IOB_W37_0;
	pin U4 = IOB_W2_1;
	pin U5 = IOB_W2_0;
	pin U6 = GND;
	pin U7 = IOB_S2_1;
	pin U8 = IOB_S27_1;
	pin U9 = IOB_S26_1;
	pin U10 = IOB_S30_1;
	pin U11 = GND;
	pin U12 = IOB_S33_0;
	pin U13 = IOB_S36_0;
	pin U14 = IOB_S41_0;
	pin U15 = IOB_S41_1;
	pin U16 = IOB_S44_0;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E33_0;
	pin U21 = IOB_E32_1;
	pin U22 = IOB_E35_0;
	pin V1 = IOB_W31_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S2_0;
	pin V7 = IOB_S27_0;
	pin V8 = IOB_S22_1;
	pin V9 = VCCO2;
	pin V10 = IOB_S26_0;
	pin V11 = IOB_S30_0;
	pin V12 = IOB_S33_1;
	pin V13 = IOB_S36_1;
	pin V14 = VCCO2;
	pin V15 = IOB_S43_2;
	pin V16 = IOB_S44_1;
	pin V17 = IOB_S64_1;
	pin V18 = VCCAUX;
	pin V19 = SUSPEND;
	pin V20 = IOB_E3_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E32_0;
	pin W1 = IOB_W28_0;
	pin W2 = IOB_W3_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S19_0;
	pin W6 = IOB_S23_1;
	pin W7 = GND;
	pin W8 = IOB_S22_0;
	pin W9 = IOB_S25_2;
	pin W10 = IOB_S29_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = IOB_S35_2;
	pin W14 = IOB_S37_1;
	pin W15 = IOB_S40_0;
	pin W16 = GND;
	pin W17 = IOB_S64_0;
	pin W18 = IOB_S63_2;
	pin W19 = IOB_E3_0;
	pin W20 = IOB_E4_1;
	pin W21 = IOB_E4_0;
	pin W22 = IOB_E30_0;
	pin Y1 = IOB_W28_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = GND;
	pin Y4 = IOB_S19_1;
	pin Y5 = IOB_S23_0;
	pin Y6 = IOB_S27_2;
	pin Y7 = IOB_S21_2;
	pin Y8 = IOB_S29_0;
	pin Y9 = IOB_S29_1;
	pin Y10 = IOB_S31_1;
	pin Y11 = IOB_S31_0;
	pin Y12 = IOB_S33_2;
	pin Y13 = IOB_S37_0;
	pin Y14 = IOB_S39_2;
	pin Y15 = IOB_S40_1;
	pin Y16 = IOB_S45_1;
	pin Y17 = IOB_S45_0;
	pin Y18 = IOB_S42_0;
	pin Y19 = IOB_S42_1;
	pin Y20 = GND;
	pin Y21 = IOB_E2_0;
	pin Y22 = IOB_E30_1;
	pin AA1 = IOB_W1_0;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S20_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S23_2;
	pin AA7 = GND;
	pin AA8 = IOB_S24_1;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S28_1;
	pin AA11 = GND;
	pin AA12 = IOB_S32_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S34_1;
	pin AA15 = IOB_S35_0;
	pin AA16 = GND;
	pin AA17 = IOB_S38_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S43_1;
	pin AA20 = IOB_S63_0;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E2_1;
	pin AB1 = GND;
	pin AB2 = IOB_S19_2;
	pin AB3 = IOB_S1_1;
	pin AB4 = IOB_S20_0;
	pin AB5 = IOB_S21_0;
	pin AB6 = IOB_S21_1;
	pin AB7 = IOB_S24_0;
	pin AB8 = IOB_S25_0;
	pin AB9 = IOB_S25_1;
	pin AB10 = IOB_S28_0;
	pin AB11 = IOB_S31_2;
	pin AB12 = IOB_S32_1;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S35_1;
	pin AB15 = IOB_S37_2;
	pin AB16 = IOB_S38_1;
	pin AB17 = IOB_S39_0;
	pin AB18 = IOB_S39_1;
	pin AB19 = IOB_S43_0;
	pin AB20 = IOB_S63_1;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W32_1;
	vref IOB_W42_1;
	vref IOB_W51_0;
	vref IOB_W53_0;
	vref IOB_W85_0;
	vref IOB_E4_1;
	vref IOB_E32_1;
	vref IOB_E35_1;
	vref IOB_E36_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E88_0;
	vref IOB_S1_2;
	vref IOB_S19_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S39_2;
	vref IOB_S43_2;
	vref IOB_S63_2;
	vref IOB_N1_1;
	vref IOB_N27_0;
	vref IOB_N33_2;
	vref IOB_N39_0;
	vref IOB_N45_1;
	vref IOB_N63_1;
}

// xc3sd1800a-fg676 xa3sd1800a-fgg676
bond BOND68 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N14_1;
	pin A5 = IOB_N13_2;
	pin A6 = GND;
	pin A7 = IOB_N19_2;
	pin A8 = IOB_N21_1;
	pin A9 = IOB_N23_1;
	pin A10 = IOB_N26_1;
	pin A11 = GND;
	pin A12 = IOB_N30_1;
	pin A13 = IOB_N31_2;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N36_0;
	pin A16 = GND;
	pin A17 = IOB_N37_2;
	pin A18 = IOB_N41_0;
	pin A19 = IOB_N44_0;
	pin A20 = IOB_N45_0;
	pin A21 = GND;
	pin A22 = IOB_N52_0;
	pin A23 = IOB_N53_2;
	pin A24 = IOB_N59_2;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W87_0;
	pin B2 = IOB_W87_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N14_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N18_1;
	pin B7 = IOB_N17_1;
	pin B8 = IOB_N21_0;
	pin B9 = IOB_N23_0;
	pin B10 = IOB_N26_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N30_0;
	pin B13 = IOB_N31_1;
	pin B14 = IOB_N33_1;
	pin B15 = IOB_N36_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N40_0;
	pin B18 = IOB_N41_1;
	pin B19 = IOB_N44_1;
	pin B20 = IOB_N45_1;
	pin B21 = IOB_N50_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N52_1;
	pin B24 = IOB_N61_2;
	pin B25 = IOB_E88_1;
	pin B26 = IOB_E88_0;
	pin C1 = IOB_W85_0;
	pin C2 = IOB_W85_1;
	pin C3 = GND;
	pin C4 = IOB_N11_2;
	pin C5 = IOB_N15_1;
	pin C6 = IOB_N18_0;
	pin C7 = IOB_N17_0;
	pin C8 = IOB_N19_1;
	pin C9 = GND;
	pin C10 = IOB_N25_1;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N31_0;
	pin C14 = GND;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N38_0;
	pin C17 = IOB_N40_1;
	pin C18 = IOB_N42_0;
	pin C19 = GND;
	pin C20 = IOB_N48_0;
	pin C21 = IOB_N50_1;
	pin C22 = IOB_N54_0;
	pin C23 = IOB_N53_0;
	pin C24 = GND;
	pin C25 = IOB_E86_1;
	pin C26 = IOB_E86_0;
	pin D1 = IOB_W73_0;
	pin D2 = IOB_W73_1;
	pin D3 = IOB_W75_1;
	pin D4 = TMS;
	pin D5 = IOB_N5_2;
	pin D6 = IOB_N15_0;
	pin D7 = IOB_N15_2;
	pin D8 = IOB_N19_0;
	pin D9 = IOB_N22_0;
	pin D10 = IOB_N25_0;
	pin D11 = IOB_N27_0;
	pin D12 = IOB_N27_2;
	pin D13 = IOB_N29_1;
	pin D14 = IOB_N33_2;
	pin D15 = IOB_N43_2;
	pin D16 = IOB_N37_1;
	pin D17 = IOB_N38_1;
	pin D18 = IOB_N42_1;
	pin D19 = IOB_N45_2;
	pin D20 = IOB_N48_1;
	pin D21 = IOB_N49_0;
	pin D22 = IOB_N54_1;
	pin D23 = IOB_N53_1;
	pin D24 = IOB_E75_1;
	pin D25 = IOB_E75_0;
	pin D26 = IOB_E74_1;
	pin E1 = IOB_W70_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W74_1;
	pin E4 = IOB_W75_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N3_2;
	pin E7 = IOB_N11_0;
	pin E8 = VCCO0;
	pin E9 = IOB_N7_2;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N23_2;
	pin E12 = IOB_N28_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N35_1;
	pin E15 = IOB_N39_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N46_0;
	pin E18 = IOB_N41_2;
	pin E19 = VCCO0;
	pin E20 = IOB_N49_2;
	pin E21 = IOB_N49_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E69_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E74_0;
	pin F1 = GND;
	pin F2 = IOB_W70_0;
	pin F3 = IOB_W67_0;
	pin F4 = IOB_W74_0;
	pin F5 = IOB_W72_1;
	pin F6 = GND;
	pin F7 = IOB_N11_1;
	pin F8 = IOB_N1_1;
	pin F9 = IOB_N9_2;
	pin F10 = IOB_N17_2;
	pin F11 = GND;
	pin F12 = IOB_N28_0;
	pin F13 = IOB_N32_1;
	pin F14 = IOB_N35_0;
	pin F15 = IOB_N39_1;
	pin F16 = GND;
	pin F17 = IOB_N46_1;
	pin F18 = IOB_N55_2;
	pin F19 = IOB_N63_0;
	pin F20 = IOB_N64_0;
	pin F21 = GND;
	pin F22 = IOB_E71_0;
	pin F23 = IOB_E69_1;
	pin F24 = IOB_E66_1;
	pin F25 = IOB_E66_0;
	pin F26 = GND;
	pin G1 = IOB_W65_0;
	pin G2 = IOB_W65_1;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W72_0;
	pin G5 = IOB_W69_1;
	pin G6 = IOB_W86_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N12_1;
	pin G10 = IOB_N13_1;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N24_1;
	pin G13 = IOB_N32_0;
	pin G14 = IOB_N35_2;
	pin G15 = IOB_N43_1;
	pin G16 = IOB_N47_2;
	pin G17 = IOB_N51_0;
	pin G18 = IOB_N57_2;
	pin G19 = IOB_N63_1;
	pin G20 = IOB_N64_1;
	pin G21 = IOB_E87_1;
	pin G22 = IOB_E71_1;
	pin G23 = IOB_E63_0;
	pin G24 = IOB_E63_1;
	pin G25 = IOB_E64_1;
	pin G26 = IOB_E64_0;
	pin H1 = IOB_W64_0;
	pin H2 = IOB_W64_1;
	pin H3 = GND;
	pin H4 = IOB_W69_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W71_0;
	pin H7 = IOB_W86_0;
	pin H8 = GND;
	pin H9 = IOB_N12_0;
	pin H10 = IOB_N13_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N24_0;
	pin H13 = IOB_N29_2;
	pin H14 = GND;
	pin H15 = IOB_N43_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N51_1;
	pin H18 = IOB_N63_2;
	pin H19 = GND;
	pin H20 = IOB_E87_0;
	pin H21 = IOB_E85_1;
	pin H22 = VCCO1;
	pin H23 = IOB_E60_0;
	pin H24 = IOB_E60_1;
	pin H25 = IOB_E56_1;
	pin H26 = IOB_E56_0;
	pin J1 = IOB_W57_1;
	pin J2 = IOB_W61_0;
	pin J3 = IOB_W61_1;
	pin J4 = IOB_W62_0;
	pin J5 = IOB_W62_1;
	pin J6 = IOB_W68_0;
	pin J7 = IOB_W71_1;
	pin J8 = IOB_W88_1;
	pin J9 = IOB_W88_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N16_1;
	pin J12 = IOB_N20_1;
	pin J13 = IOB_N25_2;
	pin J14 = IOB_N34_0;
	pin J15 = IOB_N39_2;
	pin J16 = IOB_N47_1;
	pin J17 = IOB_N51_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E73_0;
	pin J20 = IOB_E73_1;
	pin J21 = IOB_E85_0;
	pin J22 = IOB_E61_1;
	pin J23 = IOB_E61_0;
	pin J24 = GND;
	pin J25 = IOB_E55_1;
	pin J26 = IOB_E55_0;
	pin K1 = IOB_W57_0;
	pin K2 = IOB_W58_0;
	pin K3 = IOB_W58_1;
	pin K4 = IOB_W59_0;
	pin K5 = IOB_W59_1;
	pin K6 = IOB_W63_1;
	pin K7 = IOB_W68_1;
	pin K8 = IOB_W76_0;
	pin K9 = IOB_W76_1;
	pin K10 = GND;
	pin K11 = IOB_N16_0;
	pin K12 = IOB_N20_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N34_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N47_0;
	pin K17 = GND;
	pin K18 = IOB_E70_1;
	pin K19 = IOB_E70_0;
	pin K20 = IOB_E65_1;
	pin K21 = IOB_E62_1;
	pin K22 = IOB_E58_1;
	pin K23 = IOB_E58_0;
	pin K24 = IOB_E52_0;
	pin K25 = IOB_E53_0;
	pin K26 = IOB_E53_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W56_0;
	pin L4 = IOB_W56_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W63_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W66_0;
	pin L10 = IOB_W66_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E67_1;
	pin L18 = IOB_E67_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E65_0;
	pin L21 = GND;
	pin L22 = IOB_E62_0;
	pin L23 = IOB_E52_1;
	pin L24 = IOB_E50_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W51_0;
	pin M2 = IOB_W51_1;
	pin M3 = IOB_W54_0;
	pin M4 = IOB_W54_1;
	pin M5 = IOB_W52_1;
	pin M6 = IOB_W52_0;
	pin M7 = IOB_W55_0;
	pin M8 = IOB_W55_1;
	pin M9 = IOB_W60_0;
	pin M10 = IOB_W60_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E59_1;
	pin M19 = IOB_E59_0;
	pin M20 = IOB_E54_1;
	pin M21 = IOB_E57_0;
	pin M22 = IOB_E57_1;
	pin M23 = IOB_E50_1;
	pin M24 = IOB_E48_0;
	pin M25 = IOB_E47_1;
	pin M26 = IOB_E47_0;
	pin N1 = IOB_W48_1;
	pin N2 = IOB_W48_0;
	pin N3 = GND;
	pin N4 = IOB_W50_0;
	pin N5 = IOB_W50_1;
	pin N6 = IOB_W47_1;
	pin N7 = IOB_W47_0;
	pin N8 = GND;
	pin N9 = IOB_W43_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E51_1;
	pin N18 = IOB_E51_0;
	pin N19 = IOB_E46_1;
	pin N20 = IOB_E54_0;
	pin N21 = IOB_E49_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E48_1;
	pin N24 = IOB_E45_1;
	pin N25 = IOB_E44_1;
	pin N26 = IOB_E44_0;
	pin P1 = IOB_W46_1;
	pin P2 = IOB_W46_0;
	pin P3 = IOB_W44_0;
	pin P4 = IOB_W44_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W38_0;
	pin P7 = IOB_W38_1;
	pin P8 = IOB_W35_1;
	pin P9 = IOB_W35_0;
	pin P10 = IOB_W43_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E46_0;
	pin P19 = GND;
	pin P20 = IOB_E42_1;
	pin P21 = IOB_E42_0;
	pin P22 = IOB_E49_0;
	pin P23 = IOB_E45_0;
	pin P24 = GND;
	pin P25 = IOB_E43_1;
	pin P26 = IOB_E43_0;
	pin R1 = IOB_W42_1;
	pin R2 = IOB_W42_0;
	pin R3 = IOB_W40_1;
	pin R4 = IOB_W40_0;
	pin R5 = IOB_W36_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W30_0;
	pin R8 = IOB_W30_1;
	pin R9 = IOB_W32_0;
	pin R10 = IOB_W32_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E39_1;
	pin R18 = IOB_E39_0;
	pin R19 = IOB_E34_0;
	pin R20 = IOB_E34_1;
	pin R21 = IOB_E37_0;
	pin R22 = IOB_E37_1;
	pin R23 = IOB_E40_0;
	pin R24 = IOB_E40_1;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W39_1;
	pin T4 = IOB_W39_0;
	pin T5 = IOB_W34_1;
	pin T6 = GND;
	pin T7 = IOB_W24_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W27_0;
	pin T10 = IOB_W27_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E29_1;
	pin T18 = IOB_E29_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E26_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E38_0;
	pin T24 = IOB_E38_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W31_1;
	pin U2 = IOB_W31_0;
	pin U3 = IOB_W29_1;
	pin U4 = IOB_W34_0;
	pin U5 = IOB_W26_1;
	pin U6 = IOB_W24_0;
	pin U7 = IOB_W19_1;
	pin U8 = IOB_W19_0;
	pin U9 = IOB_W14_1;
	pin U10 = GND;
	pin U11 = IOB_S19_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S41_1;
	pin U16 = IOB_S48_1;
	pin U17 = GND;
	pin U18 = IOB_E23_1;
	pin U19 = IOB_E23_0;
	pin U20 = IOB_E21_1;
	pin U21 = IOB_E26_0;
	pin U22 = IOB_E33_1;
	pin U23 = IOB_E35_0;
	pin U24 = IOB_E35_1;
	pin U25 = IOB_E36_0;
	pin U26 = IOB_E36_1;
	pin V1 = IOB_W28_1;
	pin V2 = IOB_W28_0;
	pin V3 = GND;
	pin V4 = IOB_W29_0;
	pin V5 = IOB_W26_0;
	pin V6 = IOB_W16_0;
	pin V7 = IOB_W16_1;
	pin V8 = IOB_W14_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S15_0;
	pin V11 = IOB_S19_0;
	pin V12 = IOB_S22_0;
	pin V13 = IOB_S26_0;
	pin V14 = IOB_S37_0;
	pin V15 = IOB_S41_0;
	pin V16 = IOB_S48_0;
	pin V17 = IOB_S52_1;
	pin V18 = IOB_E18_0;
	pin V19 = IOB_E18_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E21_0;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E33_0;
	pin V24 = IOB_E31_0;
	pin V25 = IOB_E31_1;
	pin V26 = IOB_E32_1;
	pin W1 = IOB_W25_1;
	pin W2 = IOB_W25_0;
	pin W3 = IOB_W23_1;
	pin W4 = IOB_W23_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S11_0;
	pin W10 = IOB_S15_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S22_1;
	pin W13 = IOB_S26_1;
	pin W14 = GND;
	pin W15 = IOB_S37_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S52_0;
	pin W18 = IOB_S61_2;
	pin W19 = GND;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E30_0;
	pin W24 = GND;
	pin W25 = IOB_E28_0;
	pin W26 = IOB_E32_0;
	pin Y1 = IOB_W22_1;
	pin Y2 = IOB_W22_0;
	pin Y3 = IOB_W21_1;
	pin Y4 = IOB_W21_0;
	pin Y5 = IOB_W18_1;
	pin Y6 = IOB_W18_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S18_0;
	pin Y11 = IOB_S17_2;
	pin Y12 = IOB_S23_0;
	pin Y13 = IOB_S31_1;
	pin Y14 = IOB_S33_0;
	pin Y15 = IOB_S40_1;
	pin Y16 = IOB_S43_2;
	pin Y17 = IOB_S49_1;
	pin Y18 = IOB_S59_2;
	pin Y19 = IOB_S57_2;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E25_0;
	pin Y23 = IOB_E25_1;
	pin Y24 = IOB_E27_0;
	pin Y25 = IOB_E27_1;
	pin Y26 = IOB_E28_1;
	pin AA1 = GND;
	pin AA2 = IOB_W20_1;
	pin AA3 = IOB_W20_0;
	pin AA4 = IOB_W17_1;
	pin AA5 = IOB_W17_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = IOB_S9_2;
	pin AA9 = IOB_S13_2;
	pin AA10 = IOB_S18_1;
	pin AA11 = GND;
	pin AA12 = IOB_S23_1;
	pin AA13 = IOB_S31_0;
	pin AA14 = IOB_S33_1;
	pin AA15 = IOB_S40_0;
	pin AA16 = GND;
	pin AA17 = IOB_S49_0;
	pin AA18 = IOB_S53_1;
	pin AA19 = IOB_S53_2;
	pin AA20 = IOB_S63_2;
	pin AA21 = GND;
	pin AA22 = IOB_E19_0;
	pin AA23 = IOB_E19_1;
	pin AA24 = IOB_E22_0;
	pin AA25 = IOB_E22_1;
	pin AA26 = GND;
	pin AB1 = IOB_W15_1;
	pin AB2 = VCCO3;
	pin AB3 = IOB_W13_1;
	pin AB4 = IOB_W13_0;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S20_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S21_0;
	pin AB10 = IOB_S19_2;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S27_0;
	pin AB13 = IOB_S29_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S44_1;
	pin AB17 = IOB_S45_2;
	pin AB18 = IOB_S53_0;
	pin AB19 = VCCO2;
	pin AB20 = IOB_S51_2;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E17_0;
	pin AB24 = IOB_E17_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E15_1;
	pin AC1 = IOB_W15_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = IOB_S3_2;
	pin AC6 = IOB_S14_0;
	pin AC7 = IOB_S15_2;
	pin AC8 = IOB_S20_0;
	pin AC9 = IOB_S21_1;
	pin AC10 = IOB_S25_2;
	pin AC11 = IOB_S29_1;
	pin AC12 = IOB_S27_1;
	pin AC13 = IOB_S33_2;
	pin AC14 = IOB_S35_1;
	pin AC15 = IOB_S36_0;
	pin AC16 = IOB_S44_0;
	pin AC17 = IOB_S41_2;
	pin AC18 = IOB_S47_2;
	pin AC19 = IOB_S46_1;
	pin AC20 = IOB_S47_1;
	pin AC21 = IOB_S51_1;
	pin AC22 = IOB_S55_0;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E14_1;
	pin AC26 = IOB_E15_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = IOB_S5_2;
	pin AD6 = IOB_S14_1;
	pin AD7 = IOB_S17_0;
	pin AD8 = GND;
	pin AD9 = IOB_S23_2;
	pin AD10 = IOB_S27_2;
	pin AD11 = IOB_S29_0;
	pin AD12 = IOB_S31_2;
	pin AD13 = GND;
	pin AD14 = IOB_S35_0;
	pin AD15 = IOB_S38_0;
	pin AD16 = IOB_S37_2;
	pin AD17 = IOB_S39_1;
	pin AD18 = GND;
	pin AD19 = IOB_S46_0;
	pin AD20 = IOB_S47_0;
	pin AD21 = IOB_S50_1;
	pin AD22 = IOB_S51_0;
	pin AD23 = IOB_S55_2;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E14_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S12_0;
	pin AE4 = IOB_S13_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S16_1;
	pin AE7 = IOB_S17_1;
	pin AE8 = IOB_S24_0;
	pin AE9 = IOB_S25_0;
	pin AE10 = IOB_S28_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S30_1;
	pin AE13 = IOB_S32_1;
	pin AE14 = IOB_S34_1;
	pin AE15 = IOB_S38_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S39_0;
	pin AE18 = IOB_S42_1;
	pin AE19 = IOB_S43_1;
	pin AE20 = IOB_S45_1;
	pin AE21 = IOB_S50_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S54_1;
	pin AE24 = IOB_S64_1;
	pin AE25 = IOB_S63_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = IOB_S11_2;
	pin AF3 = IOB_S12_1;
	pin AF4 = IOB_S13_1;
	pin AF5 = IOB_S16_0;
	pin AF6 = GND;
	pin AF7 = IOB_S21_2;
	pin AF8 = IOB_S24_1;
	pin AF9 = IOB_S25_1;
	pin AF10 = IOB_S28_1;
	pin AF11 = GND;
	pin AF12 = IOB_S30_0;
	pin AF13 = IOB_S32_0;
	pin AF14 = IOB_S34_0;
	pin AF15 = IOB_S35_2;
	pin AF16 = GND;
	pin AF17 = IOB_S39_2;
	pin AF18 = IOB_S42_0;
	pin AF19 = IOB_S43_0;
	pin AF20 = IOB_S45_0;
	pin AF21 = GND;
	pin AF22 = IOB_S49_2;
	pin AF23 = IOB_S54_0;
	pin AF24 = IOB_S64_0;
	pin AF25 = IOB_S63_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W17_0;
	vref IOB_W25_0;
	vref IOB_W32_1;
	vref IOB_W42_1;
	vref IOB_W51_0;
	vref IOB_W61_0;
	vref IOB_W69_0;
	vref IOB_W85_0;
	vref IOB_E17_1;
	vref IOB_E32_1;
	vref IOB_E35_1;
	vref IOB_E36_1;
	vref IOB_E40_0;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_1;
	vref IOB_E71_0;
	vref IOB_E88_0;
	vref IOB_S1_2;
	vref IOB_S13_2;
	vref IOB_S19_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S35_2;
	vref IOB_S39_2;
	vref IOB_S43_2;
	vref IOB_S49_2;
	vref IOB_S57_2;
	vref IOB_S63_2;
	vref IOB_N1_1;
	vref IOB_N15_2;
	vref IOB_N21_2;
	vref IOB_N27_0;
	vref IOB_N33_2;
	vref IOB_N39_0;
	vref IOB_N45_1;
	vref IOB_N51_2;
	vref IOB_N63_1;
}

// xc3sd3400a-cs484 xa3sd3400a-csg484
bond BOND69 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N29_0;
	pin A5 = IOB_N32_0;
	pin A6 = IOB_N32_1;
	pin A7 = IOB_N33_0;
	pin A8 = IOB_N37_1;
	pin A9 = IOB_N39_1;
	pin A10 = IOB_N37_2;
	pin A11 = IOB_N42_0;
	pin A12 = IOB_N43_2;
	pin A13 = IOB_N46_1;
	pin A14 = IOB_N47_1;
	pin A15 = IOB_N47_2;
	pin A16 = IOB_N51_1;
	pin A17 = IOB_N51_0;
	pin A18 = IOB_N51_2;
	pin A19 = IOB_N50_0;
	pin A20 = IOB_N55_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = TMS;
	pin B2 = VCCAUX;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N29_1;
	pin B5 = VCCO0;
	pin B6 = IOB_N33_1;
	pin B7 = GND;
	pin B8 = IOB_N37_0;
	pin B9 = IOB_N39_0;
	pin B10 = VCCO0;
	pin B11 = IOB_N42_1;
	pin B12 = GND;
	pin B13 = IOB_N46_0;
	pin B14 = VCCO0;
	pin B15 = IOB_N47_0;
	pin B16 = GND;
	pin B17 = IOB_N54_1;
	pin B18 = VCCO0;
	pin B19 = IOB_N77_0;
	pin B20 = IOB_N50_1;
	pin B21 = VCCAUX;
	pin B22 = TDO;
	pin C1 = IOB_W103_0;
	pin C2 = IOB_W103_1;
	pin C3 = GND;
	pin C4 = IOB_N28_0;
	pin C5 = IOB_N33_2;
	pin C6 = IOB_N36_1;
	pin C7 = IOB_N31_1;
	pin C8 = IOB_N35_1;
	pin C9 = IOB_N41_1;
	pin C10 = IOB_N35_2;
	pin C11 = IOB_N39_2;
	pin C12 = IOB_N43_0;
	pin C13 = IOB_N43_1;
	pin C14 = IOB_N45_2;
	pin C15 = IOB_N45_0;
	pin C16 = IOB_N49_0;
	pin C17 = IOB_N54_0;
	pin C18 = IOB_N77_1;
	pin C19 = IOB_N78_0;
	pin C20 = GND;
	pin C21 = IOB_E104_1;
	pin C22 = IOB_E104_0;
	pin D1 = IOB_W101_1;
	pin D2 = TDI;
	pin D3 = IOB_W65_1;
	pin D4 = IOB_W65_0;
	pin D5 = IOB_N28_1;
	pin D6 = IOB_N36_0;
	pin D7 = IOB_N31_0;
	pin D8 = GND;
	pin D9 = IOB_N35_0;
	pin D10 = IOB_N41_0;
	pin D11 = GND;
	pin D12 = VCCAUX;
	pin D13 = IOB_N48_0;
	pin D14 = IOB_N45_1;
	pin D15 = IOB_N49_1;
	pin D16 = GND;
	pin D17 = IOB_N53_2;
	pin D18 = IOB_N49_2;
	pin D19 = IOB_N78_1;
	pin D20 = IOB_E101_0;
	pin D21 = IOB_E102_0;
	pin D22 = IOB_E102_1;
	pin E1 = IOB_W101_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W64_1;
	pin E4 = IOB_W64_0;
	pin E5 = VCCAUX;
	pin E6 = IOB_N1_2;
	pin E7 = IOB_N1_1;
	pin E8 = IOB_N30_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N31_2;
	pin E11 = IOB_N38_0;
	pin E12 = IOB_N40_1;
	pin E13 = IOB_N48_1;
	pin E14 = VCCO0;
	pin E15 = IOB_N52_1;
	pin E16 = IOB_N53_1;
	pin E17 = IOB_N77_2;
	pin E18 = VCCAUX;
	pin E19 = IOB_E101_1;
	pin E20 = IOB_E69_1;
	pin E21 = VCCO1;
	pin E22 = IOB_E66_1;
	pin F1 = IOB_W67_0;
	pin F2 = IOB_W67_1;
	pin F3 = IOB_W104_1;
	pin F4 = IOB_W102_1;
	pin F5 = IOB_W102_0;
	pin F6 = GND;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N30_1;
	pin F9 = IOB_N34_0;
	pin F10 = IOB_N38_1;
	pin F11 = IOB_N40_0;
	pin F12 = IOB_N41_2;
	pin F13 = IOB_N44_0;
	pin F14 = IOB_N44_1;
	pin F15 = IOB_N52_0;
	pin F16 = IOB_N53_0;
	pin F17 = GND;
	pin F18 = IOB_E103_1;
	pin F19 = IOB_E103_0;
	pin F20 = IOB_E63_1;
	pin F21 = IOB_E69_0;
	pin F22 = IOB_E66_0;
	pin G1 = IOB_W62_1;
	pin G2 = GND;
	pin G3 = IOB_W104_0;
	pin G4 = GND;
	pin G5 = IOB_W66_1;
	pin G6 = IOB_W66_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N34_1;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = GND;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = VCCAUX;
	pin G15 = GND;
	pin G16 = VCCINT;
	pin G17 = IOB_E67_0;
	pin G18 = IOB_E67_1;
	pin G19 = IOB_E63_0;
	pin G20 = IOB_E64_1;
	pin G21 = GND;
	pin G22 = IOB_E61_1;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W59_1;
	pin H3 = IOB_W68_1;
	pin H4 = IOB_W68_0;
	pin H5 = IOB_W63_1;
	pin H6 = IOB_W63_0;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = GND;
	pin H13 = VCCINT;
	pin H14 = GND;
	pin H15 = VCCINT;
	pin H16 = GND;
	pin H17 = IOB_E59_0;
	pin H18 = IOB_E59_1;
	pin H19 = GND;
	pin H20 = IOB_E65_1;
	pin H21 = IOB_E64_0;
	pin H22 = IOB_E61_0;
	pin J1 = IOB_W59_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W57_1;
	pin J4 = IOB_W57_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W61_1;
	pin J7 = IOB_W61_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCAUX;
	pin J17 = IOB_E62_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E65_0;
	pin J20 = IOB_E58_1;
	pin J21 = IOB_E60_0;
	pin J22 = IOB_E60_1;
	pin K1 = IOB_W54_1;
	pin K2 = IOB_W56_1;
	pin K3 = IOB_W56_0;
	pin K4 = IOB_W60_1;
	pin K5 = IOB_W60_0;
	pin K6 = IOB_W58_1;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = IOB_E62_0;
	pin K17 = IOB_E56_1;
	pin K18 = IOB_E57_1;
	pin K19 = IOB_E57_0;
	pin K20 = IOB_E58_0;
	pin K21 = VCCO1;
	pin K22 = IOB_E55_1;
	pin L1 = IOB_W54_0;
	pin L2 = GND;
	pin L3 = IOB_W52_1;
	pin L4 = VCCAUX;
	pin L5 = IOB_W58_0;
	pin L6 = IOB_W55_1;
	pin L7 = GND;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCAUX;
	pin L17 = IOB_E54_1;
	pin L18 = IOB_E56_0;
	pin L19 = GND;
	pin L20 = IOB_E53_1;
	pin L21 = IOB_E53_0;
	pin L22 = IOB_E55_0;
	pin M1 = IOB_W50_1;
	pin M2 = IOB_W52_0;
	pin M3 = IOB_W49_1;
	pin M4 = GND;
	pin M5 = IOB_W55_0;
	pin M6 = IOB_W51_1;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = IOB_E50_1;
	pin M18 = IOB_E54_0;
	pin M19 = VCCAUX;
	pin M20 = IOB_E51_1;
	pin M21 = GND;
	pin M22 = IOB_E49_1;
	pin N1 = IOB_W50_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W41_1;
	pin N4 = IOB_W49_0;
	pin N5 = IOB_W48_0;
	pin N6 = IOB_W48_1;
	pin N7 = IOB_W51_0;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCAUX;
	pin N17 = IOB_E45_0;
	pin N18 = IOB_E50_0;
	pin N19 = IOB_E47_1;
	pin N20 = IOB_E47_0;
	pin N21 = IOB_E51_0;
	pin N22 = IOB_E49_0;
	pin P1 = IOB_W47_1;
	pin P2 = IOB_W47_0;
	pin P3 = IOB_W41_0;
	pin P4 = IOB_W40_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W46_1;
	pin P7 = VCCAUX;
	pin P8 = GND;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = IOB_E45_1;
	pin P17 = IOB_E44_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E42_0;
	pin P20 = IOB_E48_1;
	pin P21 = VCCO1;
	pin P22 = IOB_E46_1;
	pin R1 = IOB_W44_0;
	pin R2 = IOB_W44_1;
	pin R3 = IOB_W38_1;
	pin R4 = GND;
	pin R5 = IOB_W40_0;
	pin R6 = IOB_W46_0;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = IOB_E44_0;
	pin R18 = IOB_E42_1;
	pin R19 = IOB_E39_0;
	pin R20 = IOB_E39_1;
	pin R21 = IOB_E48_0;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W42_1;
	pin T2 = GND;
	pin T3 = IOB_W45_1;
	pin T4 = IOB_W38_0;
	pin T5 = IOB_W43_0;
	pin T6 = IOB_W43_1;
	pin T7 = VCCINT;
	pin T8 = GND;
	pin T9 = VCCAUX;
	pin T10 = GND;
	pin T11 = VCCAUX;
	pin T12 = GND;
	pin T13 = VCCAUX;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = IOB_E37_1;
	pin T18 = IOB_E37_0;
	pin T19 = GND;
	pin T20 = IOB_E41_1;
	pin T21 = GND;
	pin T22 = IOB_E43_1;
	pin U1 = IOB_W42_0;
	pin U2 = IOB_W39_1;
	pin U3 = IOB_W45_0;
	pin U4 = IOB_W2_1;
	pin U5 = IOB_W2_0;
	pin U6 = GND;
	pin U7 = IOB_S2_1;
	pin U8 = IOB_S33_1;
	pin U9 = IOB_S32_1;
	pin U10 = IOB_S36_1;
	pin U11 = GND;
	pin U12 = IOB_S39_0;
	pin U13 = IOB_S42_0;
	pin U14 = IOB_S47_0;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S50_0;
	pin U17 = GND;
	pin U18 = IOB_E1_0;
	pin U19 = IOB_E1_1;
	pin U20 = IOB_E41_0;
	pin U21 = IOB_E40_1;
	pin U22 = IOB_E43_0;
	pin V1 = IOB_W39_0;
	pin V2 = VCCO3;
	pin V3 = IOB_W4_0;
	pin V4 = IOB_W4_1;
	pin V5 = VCCAUX;
	pin V6 = IOB_S2_0;
	pin V7 = IOB_S33_0;
	pin V8 = IOB_S28_1;
	pin V9 = VCCO2;
	pin V10 = IOB_S32_0;
	pin V11 = IOB_S36_0;
	pin V12 = IOB_S39_1;
	pin V13 = IOB_S42_1;
	pin V14 = VCCO2;
	pin V15 = IOB_S49_2;
	pin V16 = IOB_S50_1;
	pin V17 = IOB_S78_1;
	pin V18 = VCCAUX;
	pin V19 = SUSPEND;
	pin V20 = IOB_E3_1;
	pin V21 = VCCO1;
	pin V22 = IOB_E40_0;
	pin W1 = IOB_W36_0;
	pin W2 = IOB_W3_0;
	pin W3 = IOB_W3_1;
	pin W4 = IOB_S1_2;
	pin W5 = IOB_S25_0;
	pin W6 = IOB_S29_1;
	pin W7 = GND;
	pin W8 = IOB_S28_0;
	pin W9 = IOB_S31_2;
	pin W10 = IOB_S35_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = IOB_S41_2;
	pin W14 = IOB_S43_1;
	pin W15 = IOB_S46_0;
	pin W16 = GND;
	pin W17 = IOB_S78_0;
	pin W18 = IOB_S77_2;
	pin W19 = IOB_E3_0;
	pin W20 = IOB_E4_1;
	pin W21 = IOB_E4_0;
	pin W22 = IOB_E38_0;
	pin Y1 = IOB_W36_1;
	pin Y2 = IOB_W1_1;
	pin Y3 = GND;
	pin Y4 = IOB_S25_1;
	pin Y5 = IOB_S29_0;
	pin Y6 = IOB_S33_2;
	pin Y7 = IOB_S27_2;
	pin Y8 = IOB_S35_0;
	pin Y9 = IOB_S35_1;
	pin Y10 = IOB_S37_1;
	pin Y11 = IOB_S37_0;
	pin Y12 = IOB_S39_2;
	pin Y13 = IOB_S43_0;
	pin Y14 = IOB_S45_2;
	pin Y15 = IOB_S46_1;
	pin Y16 = IOB_S51_1;
	pin Y17 = IOB_S51_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_S48_1;
	pin Y20 = GND;
	pin Y21 = IOB_E2_0;
	pin Y22 = IOB_E38_1;
	pin AA1 = IOB_W1_0;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S26_1;
	pin AA5 = VCCO2;
	pin AA6 = IOB_S29_2;
	pin AA7 = GND;
	pin AA8 = IOB_S30_1;
	pin AA9 = VCCO2;
	pin AA10 = IOB_S34_1;
	pin AA11 = GND;
	pin AA12 = IOB_S38_0;
	pin AA13 = VCCO2;
	pin AA14 = IOB_S40_1;
	pin AA15 = IOB_S41_0;
	pin AA16 = GND;
	pin AA17 = IOB_S44_0;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S77_0;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E2_1;
	pin AB1 = GND;
	pin AB2 = IOB_S25_2;
	pin AB3 = IOB_S1_1;
	pin AB4 = IOB_S26_0;
	pin AB5 = IOB_S27_0;
	pin AB6 = IOB_S27_1;
	pin AB7 = IOB_S30_0;
	pin AB8 = IOB_S31_0;
	pin AB9 = IOB_S31_1;
	pin AB10 = IOB_S34_0;
	pin AB11 = IOB_S37_2;
	pin AB12 = IOB_S38_1;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S41_1;
	pin AB15 = IOB_S43_2;
	pin AB16 = IOB_S44_1;
	pin AB17 = IOB_S45_0;
	pin AB18 = IOB_S45_1;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S77_1;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W1_0;
	vref IOB_W40_1;
	vref IOB_W50_1;
	vref IOB_W59_0;
	vref IOB_W61_0;
	vref IOB_W101_0;
	vref IOB_E4_1;
	vref IOB_E40_1;
	vref IOB_E43_1;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_0;
	vref IOB_E104_0;
	vref IOB_S1_2;
	vref IOB_S25_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S41_2;
	vref IOB_S45_2;
	vref IOB_S49_2;
	vref IOB_S77_2;
	vref IOB_N1_1;
	vref IOB_N33_0;
	vref IOB_N39_2;
	vref IOB_N45_0;
	vref IOB_N51_1;
	vref IOB_N77_1;
}

// xc3sd3400a-fg676 xa3sd3400a-fgg676
bond BOND70 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N20_1;
	pin A5 = GND;
	pin A6 = GND;
	pin A7 = VCCO0;
	pin A8 = IOB_N27_1;
	pin A9 = IOB_N29_1;
	pin A10 = IOB_N32_1;
	pin A11 = GND;
	pin A12 = IOB_N36_1;
	pin A13 = IOB_N37_2;
	pin A14 = IOB_N39_0;
	pin A15 = IOB_N42_0;
	pin A16 = GND;
	pin A17 = IOB_N43_2;
	pin A18 = IOB_N47_0;
	pin A19 = IOB_N50_0;
	pin A20 = IOB_N51_0;
	pin A21 = GND;
	pin A22 = IOB_N58_0;
	pin A23 = GND;
	pin A24 = VCCAUX;
	pin A25 = TCK;
	pin A26 = GND;
	pin B1 = IOB_W103_0;
	pin B2 = IOB_W103_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N20_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N24_1;
	pin B7 = IOB_N23_1;
	pin B8 = IOB_N27_0;
	pin B9 = IOB_N29_0;
	pin B10 = IOB_N32_0;
	pin B11 = VCCO0;
	pin B12 = IOB_N36_0;
	pin B13 = IOB_N37_1;
	pin B14 = IOB_N39_1;
	pin B15 = IOB_N42_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N46_0;
	pin B18 = IOB_N47_1;
	pin B19 = IOB_N50_1;
	pin B20 = IOB_N51_1;
	pin B21 = IOB_N56_0;
	pin B22 = VCCO0;
	pin B23 = IOB_N58_1;
	pin B24 = GND;
	pin B25 = GND;
	pin B26 = IOB_E104_0;
	pin C1 = IOB_W101_0;
	pin C2 = VCCO3;
	pin C3 = GND;
	pin C4 = VCCINT;
	pin C5 = IOB_N21_1;
	pin C6 = IOB_N24_0;
	pin C7 = IOB_N23_0;
	pin C8 = IOB_N25_1;
	pin C9 = GND;
	pin C10 = IOB_N31_1;
	pin C11 = IOB_N33_1;
	pin C12 = IOB_N35_0;
	pin C13 = IOB_N37_0;
	pin C14 = GND;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_N44_0;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N48_0;
	pin C19 = GND;
	pin C20 = IOB_N54_0;
	pin C21 = IOB_N56_1;
	pin C22 = IOB_N60_0;
	pin C23 = IOB_N59_0;
	pin C24 = GND;
	pin C25 = IOB_E102_1;
	pin C26 = IOB_E102_0;
	pin D1 = VCCAUX;
	pin D2 = GND;
	pin D3 = IOB_W83_1;
	pin D4 = TMS;
	pin D5 = VCCINT;
	pin D6 = IOB_N21_0;
	pin D7 = IOB_N21_2;
	pin D8 = IOB_N25_0;
	pin D9 = IOB_N28_0;
	pin D10 = IOB_N31_0;
	pin D11 = IOB_N33_0;
	pin D12 = IOB_N33_2;
	pin D13 = IOB_N35_1;
	pin D14 = IOB_N39_2;
	pin D15 = GND;
	pin D16 = IOB_N43_1;
	pin D17 = IOB_N44_1;
	pin D18 = IOB_N48_1;
	pin D19 = GND;
	pin D20 = IOB_N54_1;
	pin D21 = IOB_N55_0;
	pin D22 = IOB_N60_1;
	pin D23 = IOB_N59_1;
	pin D24 = IOB_E83_1;
	pin D25 = IOB_E83_0;
	pin D26 = IOB_E82_1;
	pin E1 = IOB_W78_1;
	pin E2 = VCCO3;
	pin E3 = IOB_W82_1;
	pin E4 = IOB_W83_0;
	pin E5 = VCCAUX;
	pin E6 = VCCINT;
	pin E7 = IOB_N17_0;
	pin E8 = VCCO0;
	pin E9 = GND;
	pin E10 = IOB_N28_1;
	pin E11 = IOB_N29_2;
	pin E12 = IOB_N34_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N41_1;
	pin E15 = IOB_N45_0;
	pin E16 = VCCAUX;
	pin E17 = IOB_N52_0;
	pin E18 = IOB_N47_2;
	pin E19 = VCCO0;
	pin E20 = VCCAUX;
	pin E21 = IOB_N55_1;
	pin E22 = VCCAUX;
	pin E23 = TDO;
	pin E24 = IOB_E77_0;
	pin E25 = VCCO1;
	pin E26 = IOB_E82_0;
	pin F1 = GND;
	pin F2 = IOB_W78_0;
	pin F3 = IOB_W75_0;
	pin F4 = IOB_W82_0;
	pin F5 = IOB_W80_1;
	pin F6 = GND;
	pin F7 = IOB_N17_1;
	pin F8 = IOB_N1_1;
	pin F9 = VCCAUX;
	pin F10 = VCCINT;
	pin F11 = GND;
	pin F12 = IOB_N34_0;
	pin F13 = IOB_N38_1;
	pin F14 = IOB_N41_0;
	pin F15 = IOB_N45_1;
	pin F16 = GND;
	pin F17 = IOB_N52_1;
	pin F18 = VCCINT;
	pin F19 = IOB_N77_0;
	pin F20 = IOB_N78_0;
	pin F21 = GND;
	pin F22 = IOB_E79_0;
	pin F23 = IOB_E77_1;
	pin F24 = IOB_E74_1;
	pin F25 = IOB_E74_0;
	pin F26 = GND;
	pin G1 = IOB_W73_0;
	pin G2 = GND;
	pin G3 = IOB_W75_1;
	pin G4 = IOB_W80_0;
	pin G5 = GND;
	pin G6 = IOB_W102_1;
	pin G7 = TDI;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N18_1;
	pin G10 = IOB_N19_1;
	pin G11 = IOB_N27_2;
	pin G12 = IOB_N30_1;
	pin G13 = IOB_N38_0;
	pin G14 = IOB_N41_2;
	pin G15 = IOB_N49_1;
	pin G16 = GND;
	pin G17 = IOB_N57_0;
	pin G18 = VCCINT;
	pin G19 = IOB_N77_1;
	pin G20 = IOB_N78_1;
	pin G21 = IOB_E103_1;
	pin G22 = IOB_E79_1;
	pin G23 = IOB_E71_0;
	pin G24 = IOB_E71_1;
	pin G25 = IOB_E72_1;
	pin G26 = VCCAUX;
	pin H1 = IOB_W72_0;
	pin H2 = IOB_W72_1;
	pin H3 = GND;
	pin H4 = IOB_W77_0;
	pin H5 = VCCO3;
	pin H6 = IOB_W79_0;
	pin H7 = IOB_W102_0;
	pin H8 = GND;
	pin H9 = IOB_N18_0;
	pin H10 = IOB_N19_0;
	pin H11 = VCCO0;
	pin H12 = IOB_N30_0;
	pin H13 = IOB_N35_2;
	pin H14 = GND;
	pin H15 = IOB_N49_0;
	pin H16 = VCCO0;
	pin H17 = IOB_N57_1;
	pin H18 = IOB_N77_2;
	pin H19 = GND;
	pin H20 = IOB_E103_0;
	pin H21 = IOB_E101_1;
	pin H22 = VCCO1;
	pin H23 = VCCAUX;
	pin H24 = IOB_E68_1;
	pin H25 = VCCO1;
	pin H26 = IOB_E64_0;
	pin J1 = IOB_W65_1;
	pin J2 = IOB_W69_0;
	pin J3 = IOB_W69_1;
	pin J4 = IOB_W70_0;
	pin J5 = IOB_W70_1;
	pin J6 = IOB_W76_0;
	pin J7 = IOB_W79_1;
	pin J8 = IOB_W104_1;
	pin J9 = IOB_W104_0;
	pin J10 = IOB_N1_2;
	pin J11 = IOB_N22_1;
	pin J12 = IOB_N26_1;
	pin J13 = IOB_N31_2;
	pin J14 = IOB_N40_0;
	pin J15 = IOB_N45_2;
	pin J16 = IOB_N53_1;
	pin J17 = IOB_N57_2;
	pin J18 = VCCAUX;
	pin J19 = IOB_E81_0;
	pin J20 = IOB_E81_1;
	pin J21 = IOB_E101_0;
	pin J22 = IOB_E69_1;
	pin J23 = IOB_E69_0;
	pin J24 = GND;
	pin J25 = IOB_E63_1;
	pin J26 = IOB_E63_0;
	pin K1 = IOB_W65_0;
	pin K2 = IOB_W66_0;
	pin K3 = IOB_W66_1;
	pin K4 = IOB_W67_0;
	pin K5 = IOB_W67_1;
	pin K6 = IOB_W71_1;
	pin K7 = IOB_W76_1;
	pin K8 = IOB_W84_0;
	pin K9 = IOB_W84_1;
	pin K10 = GND;
	pin K11 = IOB_N22_0;
	pin K12 = IOB_N26_0;
	pin K13 = VCCAUX;
	pin K14 = IOB_N40_1;
	pin K15 = VCCINT;
	pin K16 = IOB_N53_0;
	pin K17 = GND;
	pin K18 = IOB_E78_1;
	pin K19 = IOB_E78_0;
	pin K20 = IOB_E73_1;
	pin K21 = IOB_E70_1;
	pin K22 = IOB_E66_1;
	pin K23 = IOB_E66_0;
	pin K24 = IOB_E60_0;
	pin K25 = IOB_E61_0;
	pin K26 = IOB_E61_1;
	pin L1 = GND;
	pin L2 = VCCO3;
	pin L3 = IOB_W64_0;
	pin L4 = IOB_W64_1;
	pin L5 = VCCAUX;
	pin L6 = GND;
	pin L7 = IOB_W71_0;
	pin L8 = VCCO3;
	pin L9 = IOB_W74_0;
	pin L10 = IOB_W74_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E75_1;
	pin L18 = IOB_E75_0;
	pin L19 = VCCO1;
	pin L20 = IOB_E73_0;
	pin L21 = GND;
	pin L22 = IOB_E70_0;
	pin L23 = IOB_E60_1;
	pin L24 = IOB_E58_0;
	pin L25 = VCCO1;
	pin L26 = GND;
	pin M1 = IOB_W59_0;
	pin M2 = IOB_W59_1;
	pin M3 = IOB_W62_0;
	pin M4 = IOB_W62_1;
	pin M5 = IOB_W60_1;
	pin M6 = IOB_W60_0;
	pin M7 = IOB_W63_0;
	pin M8 = IOB_W63_1;
	pin M9 = IOB_W68_0;
	pin M10 = IOB_W68_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = IOB_E67_1;
	pin M19 = IOB_E67_0;
	pin M20 = IOB_E62_1;
	pin M21 = IOB_E65_0;
	pin M22 = IOB_E65_1;
	pin M23 = IOB_E58_1;
	pin M24 = IOB_E56_0;
	pin M25 = IOB_E55_1;
	pin M26 = IOB_E55_0;
	pin N1 = IOB_W56_1;
	pin N2 = IOB_W56_0;
	pin N3 = GND;
	pin N4 = IOB_W58_0;
	pin N5 = IOB_W58_1;
	pin N6 = IOB_W55_1;
	pin N7 = IOB_W55_0;
	pin N8 = GND;
	pin N9 = IOB_W51_1;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E59_1;
	pin N18 = IOB_E59_0;
	pin N19 = IOB_E54_1;
	pin N20 = IOB_E62_0;
	pin N21 = IOB_E57_1;
	pin N22 = VCCO1;
	pin N23 = IOB_E56_1;
	pin N24 = IOB_E53_1;
	pin N25 = IOB_E52_1;
	pin N26 = IOB_E52_0;
	pin P1 = IOB_W54_1;
	pin P2 = IOB_W54_0;
	pin P3 = IOB_W52_0;
	pin P4 = IOB_W52_1;
	pin P5 = VCCO3;
	pin P6 = IOB_W46_0;
	pin P7 = IOB_W46_1;
	pin P8 = IOB_W43_1;
	pin P9 = IOB_W43_0;
	pin P10 = IOB_W51_0;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E54_0;
	pin P19 = GND;
	pin P20 = IOB_E50_1;
	pin P21 = IOB_E50_0;
	pin P22 = IOB_E57_0;
	pin P23 = IOB_E53_0;
	pin P24 = GND;
	pin P25 = IOB_E51_1;
	pin P26 = IOB_E51_0;
	pin R1 = IOB_W50_1;
	pin R2 = IOB_W50_0;
	pin R3 = IOB_W48_1;
	pin R4 = IOB_W48_0;
	pin R5 = IOB_W44_1;
	pin R6 = IOB_W44_0;
	pin R7 = IOB_W38_0;
	pin R8 = IOB_W38_1;
	pin R9 = IOB_W40_0;
	pin R10 = IOB_W40_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E47_1;
	pin R18 = IOB_E47_0;
	pin R19 = IOB_E42_0;
	pin R20 = IOB_E42_1;
	pin R21 = IOB_E45_0;
	pin R22 = IOB_E45_1;
	pin R23 = IOB_E48_0;
	pin R24 = IOB_E48_1;
	pin R25 = IOB_E49_0;
	pin R26 = IOB_E49_1;
	pin T1 = GND;
	pin T2 = VCCO3;
	pin T3 = IOB_W47_1;
	pin T4 = IOB_W47_0;
	pin T5 = IOB_W42_1;
	pin T6 = GND;
	pin T7 = IOB_W32_1;
	pin T8 = VCCO3;
	pin T9 = IOB_W35_0;
	pin T10 = IOB_W35_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_E37_1;
	pin T18 = IOB_E37_0;
	pin T19 = VCCO1;
	pin T20 = IOB_E34_1;
	pin T21 = GND;
	pin T22 = VCCAUX;
	pin T23 = IOB_E46_0;
	pin T24 = IOB_E46_1;
	pin T25 = VCCO1;
	pin T26 = GND;
	pin U1 = IOB_W39_1;
	pin U2 = IOB_W39_0;
	pin U3 = IOB_W37_1;
	pin U4 = IOB_W42_0;
	pin U5 = IOB_W34_1;
	pin U6 = IOB_W32_0;
	pin U7 = IOB_W27_1;
	pin U8 = IOB_W27_0;
	pin U9 = IOB_W22_1;
	pin U10 = GND;
	pin U11 = IOB_S25_1;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCAUX;
	pin U15 = IOB_S47_1;
	pin U16 = IOB_S54_1;
	pin U17 = GND;
	pin U18 = IOB_E31_1;
	pin U19 = IOB_E31_0;
	pin U20 = IOB_E29_1;
	pin U21 = IOB_E34_0;
	pin U22 = IOB_E41_1;
	pin U23 = IOB_E43_0;
	pin U24 = IOB_E43_1;
	pin U25 = GND;
	pin U26 = IOB_E44_1;
	pin V1 = IOB_W36_1;
	pin V2 = IOB_W36_0;
	pin V3 = GND;
	pin V4 = IOB_W37_0;
	pin V5 = IOB_W34_0;
	pin V6 = IOB_W24_0;
	pin V7 = IOB_W24_1;
	pin V8 = IOB_W22_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_S21_0;
	pin V11 = IOB_S25_0;
	pin V12 = IOB_S28_0;
	pin V13 = IOB_S32_0;
	pin V14 = IOB_S43_0;
	pin V15 = IOB_S47_0;
	pin V16 = IOB_S54_0;
	pin V17 = IOB_S58_1;
	pin V18 = IOB_E26_0;
	pin V19 = IOB_E26_1;
	pin V20 = SUSPEND;
	pin V21 = IOB_E29_0;
	pin V22 = IOB_E38_1;
	pin V23 = IOB_E41_0;
	pin V24 = IOB_E39_0;
	pin V25 = IOB_E39_1;
	pin V26 = IOB_E40_1;
	pin W1 = IOB_W33_1;
	pin W2 = IOB_W33_0;
	pin W3 = IOB_W31_1;
	pin W4 = IOB_W31_0;
	pin W5 = VCCO3;
	pin W6 = IOB_W4_0;
	pin W7 = IOB_W4_1;
	pin W8 = GND;
	pin W9 = IOB_S17_0;
	pin W10 = IOB_S21_1;
	pin W11 = VCCO2;
	pin W12 = IOB_S28_1;
	pin W13 = IOB_S32_1;
	pin W14 = GND;
	pin W15 = IOB_S43_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S58_0;
	pin W18 = VCCINT;
	pin W19 = GND;
	pin W20 = IOB_E21_0;
	pin W21 = IOB_E21_1;
	pin W22 = VCCO1;
	pin W23 = IOB_E38_0;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = VCCAUX;
	pin Y1 = IOB_W30_1;
	pin Y2 = IOB_W30_0;
	pin Y3 = IOB_W29_1;
	pin Y4 = VCCINT;
	pin Y5 = IOB_W26_1;
	pin Y6 = IOB_W26_0;
	pin Y7 = IOB_S2_0;
	pin Y8 = VCCINT;
	pin Y9 = IOB_S17_1;
	pin Y10 = IOB_S24_0;
	pin Y11 = VCCINT;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S37_1;
	pin Y14 = IOB_S39_0;
	pin Y15 = IOB_S46_1;
	pin Y16 = IOB_S49_2;
	pin Y17 = IOB_S55_1;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = IOB_E1_0;
	pin Y21 = IOB_E1_1;
	pin Y22 = IOB_E33_0;
	pin Y23 = IOB_E33_1;
	pin Y24 = IOB_E35_0;
	pin Y25 = IOB_E35_1;
	pin Y26 = IOB_E36_1;
	pin AA1 = GND;
	pin AA2 = IOB_W28_1;
	pin AA3 = IOB_W28_0;
	pin AA4 = GND;
	pin AA5 = IOB_W25_0;
	pin AA6 = GND;
	pin AA7 = IOB_S2_1;
	pin AA8 = VCCINT;
	pin AA9 = IOB_S19_2;
	pin AA10 = IOB_S24_1;
	pin AA11 = GND;
	pin AA12 = IOB_S29_1;
	pin AA13 = IOB_S37_0;
	pin AA14 = IOB_S39_1;
	pin AA15 = IOB_S46_0;
	pin AA16 = GND;
	pin AA17 = IOB_S55_0;
	pin AA18 = IOB_S59_1;
	pin AA19 = GND;
	pin AA20 = IOB_S77_2;
	pin AA21 = GND;
	pin AA22 = IOB_E27_0;
	pin AA23 = IOB_E27_1;
	pin AA24 = IOB_E30_0;
	pin AA25 = IOB_E30_1;
	pin AA26 = GND;
	pin AB1 = IOB_W23_1;
	pin AB2 = VCCO3;
	pin AB3 = GND;
	pin AB4 = VCCAUX;
	pin AB5 = VCCAUX;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S26_1;
	pin AB8 = VCCO2;
	pin AB9 = IOB_S27_0;
	pin AB10 = GND;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S33_0;
	pin AB13 = IOB_S35_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S42_1;
	pin AB16 = IOB_S50_1;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S59_0;
	pin AB19 = VCCO2;
	pin AB20 = GND;
	pin AB21 = DONE;
	pin AB22 = VCCAUX;
	pin AB23 = IOB_E25_0;
	pin AB24 = IOB_E25_1;
	pin AB25 = VCCO1;
	pin AB26 = IOB_E23_1;
	pin AC1 = IOB_W23_0;
	pin AC2 = IOB_W3_1;
	pin AC3 = IOB_W3_0;
	pin AC4 = IOB_S1_0;
	pin AC5 = GND;
	pin AC6 = IOB_S20_0;
	pin AC7 = GND;
	pin AC8 = IOB_S26_0;
	pin AC9 = IOB_S27_1;
	pin AC10 = IOB_S31_2;
	pin AC11 = IOB_S35_1;
	pin AC12 = IOB_S33_1;
	pin AC13 = IOB_S39_2;
	pin AC14 = IOB_S41_1;
	pin AC15 = IOB_S42_0;
	pin AC16 = IOB_S50_0;
	pin AC17 = IOB_S47_2;
	pin AC18 = GND;
	pin AC19 = IOB_S52_1;
	pin AC20 = IOB_S53_1;
	pin AC21 = IOB_S57_1;
	pin AC22 = IOB_S61_0;
	pin AC23 = IOB_E3_0;
	pin AC24 = IOB_E3_1;
	pin AC25 = IOB_E22_1;
	pin AC26 = IOB_E23_0;
	pin AD1 = IOB_W2_1;
	pin AD2 = IOB_W2_0;
	pin AD3 = GND;
	pin AD4 = IOB_S1_1;
	pin AD5 = GND;
	pin AD6 = IOB_S20_1;
	pin AD7 = IOB_S23_0;
	pin AD8 = GND;
	pin AD9 = IOB_S29_2;
	pin AD10 = IOB_S33_2;
	pin AD11 = IOB_S35_0;
	pin AD12 = IOB_S37_2;
	pin AD13 = GND;
	pin AD14 = IOB_S41_0;
	pin AD15 = IOB_S44_0;
	pin AD16 = IOB_S43_2;
	pin AD17 = IOB_S45_1;
	pin AD18 = GND;
	pin AD19 = IOB_S52_0;
	pin AD20 = IOB_S53_0;
	pin AD21 = IOB_S56_1;
	pin AD22 = IOB_S57_0;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = IOB_E2_1;
	pin AD26 = IOB_E22_0;
	pin AE1 = IOB_W1_1;
	pin AE2 = IOB_W1_0;
	pin AE3 = IOB_S18_0;
	pin AE4 = IOB_S19_0;
	pin AE5 = VCCO2;
	pin AE6 = IOB_S22_1;
	pin AE7 = IOB_S23_1;
	pin AE8 = IOB_S30_0;
	pin AE9 = IOB_S31_0;
	pin AE10 = IOB_S34_0;
	pin AE11 = VCCO2;
	pin AE12 = IOB_S36_1;
	pin AE13 = IOB_S38_1;
	pin AE14 = IOB_S40_1;
	pin AE15 = IOB_S44_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S45_0;
	pin AE18 = IOB_S48_1;
	pin AE19 = IOB_S49_1;
	pin AE20 = IOB_S51_1;
	pin AE21 = IOB_S56_0;
	pin AE22 = VCCO2;
	pin AE23 = IOB_S60_1;
	pin AE24 = IOB_S78_1;
	pin AE25 = IOB_S77_1;
	pin AE26 = IOB_E2_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = IOB_S18_1;
	pin AF4 = IOB_S19_1;
	pin AF5 = IOB_S22_0;
	pin AF6 = GND;
	pin AF7 = VCCO2;
	pin AF8 = IOB_S30_1;
	pin AF9 = IOB_S31_1;
	pin AF10 = IOB_S34_1;
	pin AF11 = GND;
	pin AF12 = IOB_S36_0;
	pin AF13 = IOB_S38_0;
	pin AF14 = IOB_S40_0;
	pin AF15 = IOB_S41_2;
	pin AF16 = GND;
	pin AF17 = IOB_S45_2;
	pin AF18 = IOB_S48_0;
	pin AF19 = IOB_S49_0;
	pin AF20 = IOB_S51_0;
	pin AF21 = GND;
	pin AF22 = IOB_S55_2;
	pin AF23 = IOB_S60_0;
	pin AF24 = IOB_S78_0;
	pin AF25 = IOB_S77_0;
	pin AF26 = GND;
	vref IOB_W1_0;
	vref IOB_W25_0;
	vref IOB_W33_0;
	vref IOB_W40_1;
	vref IOB_W50_1;
	vref IOB_W59_0;
	vref IOB_W69_0;
	vref IOB_W77_0;
	vref IOB_W101_0;
	vref IOB_E25_1;
	vref IOB_E40_1;
	vref IOB_E43_1;
	vref IOB_E44_1;
	vref IOB_E48_0;
	vref IOB_E56_0;
	vref IOB_E64_0;
	vref IOB_E72_1;
	vref IOB_E79_0;
	vref IOB_E104_0;
	vref IOB_S1_2;
	vref IOB_S19_2;
	vref IOB_S31_2;
	vref IOB_S37_2;
	vref IOB_S41_2;
	vref IOB_S45_2;
	vref IOB_S49_2;
	vref IOB_S55_2;
	vref IOB_S77_2;
	vref IOB_N1_1;
	vref IOB_N21_2;
	vref IOB_N27_2;
	vref IOB_N33_0;
	vref IOB_N39_2;
	vref IOB_N45_0;
	vref IOB_N51_1;
	vref IOB_N57_2;
	vref IOB_N77_1;
}

device xc3s50 {
	chip CHIP0;
	bond cp132 = BOND0;
	bond pq208 = BOND1;
	bond tq144 = BOND2;
	bond vq100 = BOND3;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000001101000010010011;
}

device xa3s50 {
	chip CHIP0;
	bond pqg208 = BOND1;
	bond vqg100 = BOND3;
	speed -4;
	speed -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000001101000010010011;
}

device xc3s200 {
	chip CHIP1;
	bond ft256 = BOND4;
	bond pq208 = BOND5;
	bond tq144 = BOND6;
	bond vq100 = BOND7;
	speed -4;
	speed -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b000;
	device_data BRAM_DDEL_A = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000010100000010010011;
}

device xa3s200 {
	chip CHIP1;
	bond ftg256 = BOND4;
	bond pqg208 = BOND5;
	bond tqg144 = BOND8;
	bond vqg100 = BOND7;
	speed -4;
	speed -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
	device_data BRAM_WDEL_A = 0b000;
	device_data BRAM_DDEL_A = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000010100000010010011;
}

device xc3s400 {
	chip CHIP2;
	bond fg320 = BOND9;
	bond fg456 = BOND10;
	bond ft256 = BOND11;
	bond pq208 = BOND12;
	bond tq144 = BOND13;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	device_data BRAM_WDEL_A = 0b000;
	device_data BRAM_DDEL_A = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000011100000010010011;
}

device xa3s400 {
	chip CHIP2;
	bond fgg456 = BOND10;
	bond ftg256 = BOND11;
	bond pqg208 = BOND12;
	speed -4;
	speed -4Q;
	combo fgg456 -4;
	combo fgg456 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	device_data BRAM_WDEL_A = 0b000;
	device_data BRAM_DDEL_A = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000011100000010010011;
}

device xc3s1000 {
	chip CHIP3;
	bond fg320 = BOND14;
	bond fg456 = BOND15;
	bond fg676 = BOND16;
	bond ft256 = BOND17;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo ft256 -4;
	combo ft256 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00010001010000101000000010010011;
}

device xa3s1000 {
	chip CHIP3;
	bond fgg456 = BOND15;
	bond ftg256 = BOND17;
	speed -4;
	speed -4Q;
	combo fgg456 -4;
	combo fgg456 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00010001010000101000000010010011;
}

device xc3s1000l {
	chip CHIP3;
	bond fg320 = BOND14;
	bond fg456 = BOND15;
	bond ft256 = BOND17;
	speed -4;
	combo fg320 -4;
	combo fg456 -4;
	combo ft256 -4;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00010001010000101000000010010011;
}

device xc3s1500 {
	chip CHIP4;
	bond fg320 = BOND18;
	bond fg456 = BOND19;
	bond fg676 = BOND20;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000110100000010010011;
}

device xa3s1500 {
	chip CHIP4;
	bond fgg456 = BOND19;
	bond fgg676 = BOND20;
	speed -4;
	combo fgg456 -4;
	combo fgg676 -4;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000110100000010010011;
}

device xc3s1500l {
	chip CHIP4;
	bond fg320 = BOND18;
	bond fg456 = BOND19;
	bond fg676 = BOND20;
	speed -4;
	combo fg320 -4;
	combo fg456 -4;
	combo fg676 -4;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010000110100000010010011;
}

device xc3s2000 {
	chip CHIP5;
	bond fg456 = BOND21;
	bond fg676 = BOND22;
	bond fg900 = BOND23;
	speed -4;
	speed -5;
	combo fg456 -4;
	combo fg456 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010001000000000010010011;
}

device xc3s4000 {
	chip CHIP6;
	bond fg1156 = BOND24;
	bond fg676 = BOND25;
	bond fg900 = BOND26;
	speed -4;
	speed -5;
	combo fg1156 -4;
	combo fg1156 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010001001000000010010011;
}

device xc3s4000l {
	chip CHIP6;
	bond fg900 = BOND26;
	speed -4;
	combo fg900 -4;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010001001000000010010011;
}

device xc3s5000 {
	chip CHIP7;
	bond fg1156 = BOND27;
	bond fg676 = BOND28;
	bond fg900 = BOND29;
	speed -4;
	speed -5;
	combo fg1156 -4;
	combo fg1156 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo fg900 -4;
	combo fg900 -5;
	device_data BRAM_WDEL_A = 0b001;
	device_data BRAM_DDEL_A = 0b01;
	device_data DCM_DESKEW_ADJUST = 0b1000;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b10;
	device_data IDCODE = 0b00000001010001010000000010010011;
}

device xcexf10 {
	chip CHIP8;
	bond die = BOND30;
	speed -3;
	combo die -3;
	device_data IDCODE = 0b00000001101000001010000010010011;
}

device xcexf20 {
	chip CHIP9;
	bond die = BOND31;
	speed -3;
	combo die -3;
	device_data IDCODE = 0b00000001101000010100000010010011;
}

device xcexf40 {
	chip CHIP10;
	bond die = BOND32;
	speed -3;
	combo die -3;
	device_data IDCODE = 0b00000001101000101000000010010011;
}

device xc3s100e {
	chip CHIP11;
	bond cp132 = BOND33;
	bond tq144 = BOND34;
	bond vq100 = BOND35;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data IDCODE = 0b00000001110000010000000010010011;
}

device xa3s100e {
	chip CHIP11;
	bond cpg132 = BOND33;
	bond tqg144 = BOND34;
	bond vqg100 = BOND35;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data IDCODE = 0b00000001110000010000000010010011;
}

device xc3s250e {
	chip CHIP12;
	bond cp132 = BOND36;
	bond ft256 = BOND37;
	bond pq208 = BOND38;
	bond tq144 = BOND39;
	bond vq100 = BOND40;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000011010000010010011;
}

device xa3s250e {
	chip CHIP12;
	bond cpg132 = BOND36;
	bond ftg256 = BOND37;
	bond pqg208 = BOND38;
	bond tqg144 = BOND39;
	bond vqg100 = BOND40;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	combo tqg144 -4;
	combo tqg144 -4Q;
	combo vqg100 -4;
	combo vqg100 -4Q;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000011010000010010011;
}

device xc3s500e {
	chip CHIP13;
	bond cp132 = BOND41;
	bond fg320 = BOND42;
	bond ft256 = BOND43;
	bond pq208 = BOND44;
	bond vq100 = BOND45;
	speed -4;
	speed -5;
	combo cp132 -4;
	combo cp132 -5;
	combo fg320 -4;
	combo fg320 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo pq208 -4;
	combo pq208 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data IDCODE = 0b00000001110000100010000010010011;
}

device xa3s500e {
	chip CHIP13;
	bond cpg132 = BOND41;
	bond ftg256 = BOND43;
	bond pqg208 = BOND44;
	speed -4;
	speed -4Q;
	combo cpg132 -4;
	combo cpg132 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	combo pqg208 -4;
	combo pqg208 -4Q;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data IDCODE = 0b00000001110000100010000010010011;
}

device xc3s1200e {
	chip CHIP14;
	bond fg320 = BOND46;
	bond fg400 = BOND47;
	bond ft256 = BOND48;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo ft256 -4;
	combo ft256 -5;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000101110000010010011;
}

device xa3s1200e {
	chip CHIP14;
	bond fgg400 = BOND47;
	bond ftg256 = BOND48;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000101110000010010011;
}

device xc3s1600e {
	chip CHIP15;
	bond fg320 = BOND49;
	bond fg400 = BOND50;
	bond fg484 = BOND51;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo fg484 -4;
	combo fg484 -5;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000111010000010010011;
}

device xa3s1600e {
	chip CHIP15;
	bond fgg400 = BOND50;
	bond fgg484 = BOND51;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
	device_data BRAM_WDEL_A = 0b100;
	device_data BRAM_WDEL_B = 0b100;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data IDCODE = 0b00000001110000111010000010010011;
}

device xc3s50a {
	chip CHIP16;
	bond ft256 = BOND52;
	bond tq144 = BOND53;
	bond vq100 = BOND54;
	speed -4;
	speed -5;
	combo ft256 -4;
	combo ft256 -5;
	combo tq144 -4;
	combo tq144 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = MED;
	device_data IDCODE = 0b00000010001000010000000010010011;
}

device xc3s50an {
	chip CHIP16;
	bond ftg256 = BOND52;
	bond tqg144 = BOND53;
	speed -4;
	speed -5;
	combo ftg256 -4;
	combo ftg256 -5;
	combo tqg144 -4;
	combo tqg144 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = MED;
	device_data IDCODE = 0b00000010011000010000000010010011;
}

device xc3s200a {
	chip CHIP17;
	bond fg320 = BOND55;
	bond ft256 = BOND56;
	bond vq100 = BOND57;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo ft256 -4;
	combo ft256 -5;
	combo vq100 -4;
	combo vq100 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000011000000010010011;
}

device xa3s200a {
	chip CHIP17;
	bond ftg256 = BOND56;
	speed -4;
	speed -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000011000000010010011;
}

device xc3s200an {
	chip CHIP17;
	bond ftg256 = BOND56;
	speed -4;
	speed -5;
	combo ftg256 -4;
	combo ftg256 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010011000011000000010010011;
}

device xc3s400a {
	chip CHIP18;
	bond fg320 = BOND58;
	bond fg400 = BOND59;
	bond ft256 = BOND60;
	speed -4;
	speed -5;
	combo fg320 -4;
	combo fg320 -5;
	combo fg400 -4;
	combo fg400 -5;
	combo ft256 -4;
	combo ft256 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000100000000010010011;
}

device xa3s400a {
	chip CHIP18;
	bond fgg400 = BOND59;
	bond ftg256 = BOND60;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo ftg256 -4;
	combo ftg256 -4Q;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000100000000010010011;
}

device xc3s400an {
	chip CHIP18;
	bond fgg400 = BOND59;
	bond ftg256 = BOND60;
	speed -4;
	speed -5;
	combo fgg400 -4;
	combo fgg400 -5;
	combo ftg256 -4;
	combo ftg256 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010011000100000000010010011;
}

device xc3s700a {
	chip CHIP19;
	bond fg400 = BOND61;
	bond fg484 = BOND62;
	bond ft256 = BOND63;
	speed -4;
	speed -5;
	combo fg400 -4;
	combo fg400 -5;
	combo fg484 -4;
	combo fg484 -5;
	combo ft256 -4;
	combo ft256 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000101000000010010011;
}

device xa3s700a {
	chip CHIP19;
	bond fgg400 = BOND61;
	bond fgg484 = BOND62;
	speed -4;
	speed -4Q;
	combo fgg400 -4;
	combo fgg400 -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000101000000010010011;
}

device xc3s700an {
	chip CHIP19;
	bond fgg484 = BOND62;
	speed -4;
	speed -5;
	combo fgg484 -4;
	combo fgg484 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010011000101000000010010011;
}

device xc3s1400a {
	chip CHIP20;
	bond fg484 = BOND64;
	bond fg676 = BOND65;
	bond ft256 = BOND66;
	speed -4;
	speed -5;
	combo fg484 -4;
	combo fg484 -5;
	combo fg676 -4;
	combo fg676 -5;
	combo ft256 -4;
	combo ft256 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000110000000010010011;
}

device xa3s1400a {
	chip CHIP20;
	bond fgg484 = BOND64;
	speed -4;
	speed -4Q;
	combo fgg484 -4;
	combo fgg484 -4Q;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010001000110000000010010011;
}

device xc3s1400an {
	chip CHIP20;
	bond fgg484 = BOND64;
	bond fgg676 = BOND65;
	speed -4;
	speed -5;
	combo fgg484 -4;
	combo fgg484 -5;
	combo fgg676 -4;
	combo fgg676 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000010011000110000000010010011;
}

device xc3sd1800a {
	chip CHIP21;
	bond cs484 = BOND67;
	bond fg676 = BOND68;
	speed -4;
	speed -5;
	combo cs484 -4;
	combo cs484 -5;
	combo fg676 -4;
	combo fg676 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000011100001000000000010010011;
}

device xa3sd1800a {
	chip CHIP21;
	bond csg484 = BOND67;
	bond fgg676 = BOND68;
	speed -4;
	speed -4Q;
	combo csg484 -4;
	combo csg484 -4Q;
	combo fgg676 -4;
	combo fgg676 -4Q;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000011100001000000000010010011;
}

device xc3sd3400a {
	chip CHIP22;
	bond cs484 = BOND69;
	bond fg676 = BOND70;
	speed -4;
	speed -5;
	combo cs484 -4;
	combo cs484 -5;
	combo fg676 -4;
	combo fg676 -5;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000011100001001110000010010011;
}

device xa3sd3400a {
	chip CHIP22;
	bond csg484 = BOND69;
	bond fgg676 = BOND70;
	speed -4;
	combo csg484 -4;
	combo fgg676 -4;
	device_data BRAM_WDEL_A = 0b011;
	device_data BRAM_WDEL_B = 0b011;
	device_data BRAM_DDEL_A = 0b00;
	device_data BRAM_DDEL_B = 0b00;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data PCILOGICSE_DELAY = LOW;
	device_data IDCODE = 0b00000011100001001110000010010011;
}

intdb {
	enum SLICE_CYINIT {
		BX,
		CIN,
	}

	enum SLICE_CY0F {
		CONST_0,
		CONST_1,
		BX,
		F1,
		F2,
		PROD,
	}

	enum SLICE_CY0G {
		CONST_0,
		CONST_1,
		BY,
		G1,
		G2,
		PROD,
	}

	enum SLICE_CYSELF {
		CONST_1,
		F,
	}

	enum SLICE_CYSELG {
		CONST_1,
		G,
	}

	enum SLICE_DIF_MUX {
		ALT,
		BX,
	}

	enum SLICE_DIG_MUX {
		ALT,
		BY,
	}

	enum SLICE_DXMUX {
		BX,
		X,
	}

	enum SLICE_DYMUX {
		BY,
		Y,
	}

	enum SLICE_FXMUX {
		F,
		F5,
		FXOR,
	}

	enum SLICE_GYMUX {
		G,
		FX,
		GXOR,
		SOPOUT,
	}

	enum SLICE_XBMUX {
		FCY,
		FMC15,
	}

	enum SLICE_YBMUX {
		GCY,
		GMC15,
	}

	enum SLICE_SOPEXTSEL {
		CONST_0,
		SOPIN,
	}

	enum RANDOR_MODE {
		AND,
		OR,
	}

	enum BRAM_DATA_WIDTH {
		_1,
		_2,
		_4,
		_9,
		_18,
		_36,
	}

	enum BRAM_WRITE_MODE {
		WRITE_FIRST,
		READ_FIRST,
		NO_CHANGE,
	}

	enum BRAM_WW_VALUE {
		NONE,
		_0,
		_1,
	}

	enum BRAM_RSTTYPE {
		SYNC,
		ASYNC,
	}

	enum MULT_B_INPUT {
		DIRECT,
		CASCADE,
	}

	enum DSP_CARRYINSEL {
		CARRYIN,
		OPMODE5,
	}

	enum IOI_MUX_TSBYPASS {
		GND,
		T,
	}

	enum IOI_MUX_FFI {
		NONE,
		IBUF,
		PAIR_IQ1,
		PAIR_IQ2,
	}

	enum IOI_MUX_MISR_CLOCK {
		NONE,
		OTCLK1,
		OTCLK2,
	}

	enum IOI_MUX_O {
		NONE,
		O1,
		O2,
		FFO1,
		FFO2,
		FFODDR,
	}

	enum IOI_MUX_OCE {
		NONE,
		OCE,
		PCI_CE,
	}

	enum IOI_MUX_T {
		NONE,
		T1,
		T2,
		FFT1,
		FFT2,
		FFTDDR,
	}

	enum IOI_MUX_FFO1 {
		O1,
		PAIR_FFO2,
	}

	enum IOI_MUX_FFO2 {
		O2,
		PAIR_FFO1,
	}

	enum OREG_MUX_O {
		NONE,
		O,
		OQ,
	}

	enum IOB_PULL {
		NONE,
		PULLUP,
		PULLDOWN,
		KEEPER,
	}

	enum IOB_IBUF_MODE {
		NONE,
		VREF,
		DIFF,
		CMOS,
		CMOS_LV,
		CMOS_HV,
		CMOS_VCCINT,
		CMOS_VCCAUX,
		CMOS_VCCO,
		LOOPBACK_O,
		LOOPBACK_T,
	}

	enum IOB_SUSPEND {
		_3STATE,
		_3STATE_PULLUP,
		_3STATE_PULLDOWN,
		_3STATE_KEEPER,
		DRIVE_LAST_VALUE,
	}

	enum IOB_DCI_MODE {
		NONE,
		OUTPUT,
		OUTPUT_HALF,
		TERM_VCC,
		TERM_SPLIT,
	}

	enum DCM_CLKDV_MODE {
		HALF,
		INT,
	}

	enum DCM_FREQUENCY_MODE {
		LOW,
		HIGH,
	}

	enum DCM_DSS_MODE {
		SPREAD_2,
		SPREAD_4,
		SPREAD_6,
		SPREAD_8,
	}

	enum DCM_PS_MODE {
		CLKIN,
		CLKFB,
	}

	enum DCM_TEST_OSC {
		_90,
		_180,
		_270,
		_360,
	}

	enum PCILOGICSE_DELAY {
		NILL,
		LOW,
		MED,
		HIGH,
	}

	enum MISC_TEMP_SENSOR {
		NONE,
		THERM,
		PGATE,
		BG,
		CGATE,
	}

	enum STARTUP_CYCLE {
		_0,
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		DONE,
		KEEP,
		NOWAIT,
	}

	enum STARTUP_CLOCK {
		CCLK,
		USERCLK,
		JTAGCLK,
	}

	enum CONFIG_RATE_V2 {
		_4,
		_5,
		_7,
		_8,
		_9,
		_10,
		_13,
		_15,
		_20,
		_26,
		_30,
		_34,
		_41,
		_51,
		_55,
		_60,
		_130,
	}

	enum CONFIG_RATE_S3 {
		_3,
		_6,
		_12,
		_25,
		_50,
		_100,
	}

	enum CONFIG_RATE_S3E {
		_1,
		_3,
		_6,
		_12,
		_25,
		_50,
	}

	enum CONFIG_RATE_S3A {
		_6,
		_1,
		_3,
		_7,
		_8,
		_10,
		_12,
		_13,
		_17,
		_22,
		_25,
		_27,
		_33,
		_44,
		_50,
		_100,
	}

	enum BUSCLK_FREQ {
		_25,
		_50,
		_100,
		_200,
	}

	enum S3_VRDSEL {
		_80,
		_90,
		_95,
		_100,
	}

	enum S3E_VRDSEL {
		_70,
		_80,
		_90,
	}

	enum SECURITY {
		NONE,
		LEVEL1,
		LEVEL2,
		LEVEL3,
	}

	enum SW_CLK {
		INTERNALCLK,
		STARTUPCLK,
	}

	enum GT_DATA_WIDTH {
		_1,
		_2,
		_4,
	}

	enum GT_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GT_CHAN_BOND_MODE {
		NONE,
		MASTER,
		SLAVE_1_HOP,
		SLAVE_2_HOPS,
	}

	enum GT_CRC_FORMAT {
		USER_MODE,
		ETHERNET,
		INFINIBAND,
		FIBRE_CHAN,
	}

	enum GT_RX_LOS_INVALID_INCR {
		_1,
		_2,
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
	}

	enum GT_RX_LOS_THRESHOLD {
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
		_256,
		_512,
	}

	enum GT_TERMINATION_IMP {
		_50,
		_75,
	}

	enum GT_TX_DIFF_CTRL {
		_400,
		_500,
		_600,
		_700,
		_800,
	}

	enum GT10_ALIGN_COMMA_WORD {
		_1,
		_2,
		_4,
	}

	enum GT10_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
		_8,
	}

	bel_class SLICE {
		input F1;
		input F2;
		input F3;
		input F4;
		input G1;
		input G2;
		input G3;
		input G4;
		input BX;
		input BY;
		input CLK;
		input SR;
		input CE;
		output X;
		output Y;
		output XQ;
		output YQ;
		output XB;
		output YB;
		attribute F: bitvec[16];
		attribute G: bitvec[16];
		attribute DIF_MUX: SLICE_DIF_MUX;
		attribute DIG_MUX: SLICE_DIG_MUX;
		attribute F_RAM_ENABLE: bool;
		attribute G_RAM_ENABLE: bool;
		attribute F_SHIFT_ENABLE: bool;
		attribute G_SHIFT_ENABLE: bool;
		attribute SLICEWE0USED: bool;
		attribute SLICEWE1USED: bool;
		attribute BYOUTUSED: bool;
		attribute CYINIT: SLICE_CYINIT;
		attribute CY0F: SLICE_CY0F;
		attribute CY0G: SLICE_CY0G;
		attribute CYSELF: SLICE_CYSELF;
		attribute CYSELG: SLICE_CYSELG;
		attribute FFX_INIT: bitvec[1];
		attribute FFY_INIT: bitvec[1];
		attribute FFX_SRVAL: bitvec[1];
		attribute FFY_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_REV_ENABLE: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FXMUX: SLICE_FXMUX;
		attribute GYMUX: SLICE_GYMUX;
		attribute DXMUX: SLICE_DXMUX;
		attribute DYMUX: SLICE_DYMUX;
		attribute XBMUX: SLICE_XBMUX;
		attribute YBMUX: SLICE_YBMUX;
		attribute SOPEXTSEL: SLICE_SOPEXTSEL;
	}

	bel_class TBUF {
		input I;
		input T;
		attribute OUT_A: bool;
		attribute OUT_B: bool;
	}

	bel_class TBUS {
		output OUT;
		attribute JOINER_E: bool;
	}

	bel_class RANDOR_INIT {
		attribute MODE: RANDOR_MODE;
	}

	bel_class RANDOR {
		attribute MODE: RANDOR_MODE;
	}

	bel_class RANDOR_OUT {
		output O;
	}

	bel_class BRAM {
		input CLKA;
		input CLKB;
		input ENA;
		input ENB;
		input RSTA;
		input RSTB;
		input WEA[4];
		input WEB[4];
		input REGCEA;
		input REGCEB;
		input ADDRA[14];
		input ADDRB[14];
		input DIA[32];
		input DIB[32];
		input DIPA[4];
		input DIPB[4];
		output DOA[32];
		output DOB[32];
		output DOPA[4];
		output DOPB[4];
		attribute DATA: bitvec[16384];
		attribute DATAP: bitvec[2048];
		attribute SAVEDATA: bitvec[64];
		attribute INIT_A: bitvec[36];
		attribute INIT_B: bitvec[36];
		attribute SRVAL_A: bitvec[36];
		attribute SRVAL_B: bitvec[36];
		attribute DATA_WIDTH_A: BRAM_DATA_WIDTH;
		attribute DATA_WIDTH_B: BRAM_DATA_WIDTH;
		attribute WRITE_MODE_A: BRAM_WRITE_MODE;
		attribute WRITE_MODE_B: BRAM_WRITE_MODE;
		attribute WDEL_A: bitvec[3];
		attribute WDEL_B: bitvec[3];
		attribute DDEL_A: bitvec[2];
		attribute DDEL_B: bitvec[2];
		attribute WW_VALUE_A: BRAM_WW_VALUE;
		attribute WW_VALUE_B: BRAM_WW_VALUE;
		attribute ENABLE_A: bool;
		attribute ENABLE_B: bool;
		attribute DOA_REG: bool;
		attribute DOB_REG: bool;
		attribute RSTTYPE_A: BRAM_RSTTYPE;
		attribute RSTTYPE_B: BRAM_RSTTYPE;
	}

	bel_class MULT {
		input A[18];
		input B[18];
		input CLK;
		input CEP;
		input RSTP;
		input CEA;
		input RSTA;
		input CEB;
		input RSTB;
		output P[36];
		attribute PREG: bool;
		attribute AREG: bool;
		attribute BREG: bool;
		attribute B_INPUT: MULT_B_INPUT;
		attribute PREG_CLKINVERSION: bool;
	}

	bel_class DSP {
		input A[18];
		input B[18];
		input C[48];
		input D[18];
		input OPMODE[8];
		input CLK;
		input CEA;
		input CEB;
		input CEC;
		input CED;
		input CEOPMODE;
		input CECARRYIN;
		input CEM;
		input CEP;
		input RSTA;
		input RSTB;
		input RSTC;
		input RSTD;
		input RSTOPMODE;
		input RSTCARRYIN;
		input RSTM;
		input RSTP;
		output P[48];
		attribute B_INPUT: MULT_B_INPUT;
		attribute CARRYINSEL: DSP_CARRYINSEL;
		attribute A0REG: bool;
		attribute A1REG: bool;
		attribute B0REG: bool;
		attribute B1REG: bool;
		attribute CREG: bool;
		attribute DREG: bool;
		attribute MREG: bool;
		attribute PREG: bool;
		attribute OPMODEREG: bool;
		attribute CARRYINREG: bool;
		attribute RSTTYPE: BRAM_RSTTYPE;
	}

	bel_class IOI {
		input ICLK1;
		input ICLK2;
		input ICE;
		input O1;
		input O2;
		input T1;
		input T2;
		input OTCLK1;
		input OTCLK2;
		input OCE;
		input TCE;
		input SR;
		input REV;
		input S1;
		input S2;
		input S3;
		output I;
		output IQ1;
		output IQ2;
		output CLKPAD;
		output T;
		pad PAD: inout
		attribute FFI1_INIT: bitvec[1];
		attribute FFI2_INIT: bitvec[1];
		attribute FFI1_SRVAL: bitvec[1];
		attribute FFI2_SRVAL: bitvec[1];
		attribute FFI_LATCH: bool;
		attribute FFI_SR_SYNC: bool;
		attribute FFI_SR_ENABLE: bool;
		attribute FFI_REV_ENABLE: bool;
		attribute I_DELAY_ENABLE: bool;
		attribute I_TSBYPASS_ENABLE: bool;
		attribute IQ_DELAY_ENABLE: bool;
		attribute IQ_TSBYPASS_ENABLE: bool;
		attribute READBACK_I: bitvec[1];
		attribute MUX_TSBYPASS: IOI_MUX_TSBYPASS;
		attribute MUX_FFI: IOI_MUX_FFI;
		attribute DELAY_VARIABLE: bool;
		attribute DELAY_COMMON: bitvec[1];
		attribute IQ_DELAY: bitvec[2];
		attribute I_DELAY: bitvec[3];
		attribute FFO_INIT: bitvec[1];
		attribute FFO1_SRVAL: bitvec[1];
		attribute FFO2_SRVAL: bitvec[1];
		attribute FFO1_LATCH: bool;
		attribute FFO2_LATCH: bool;
		attribute FFO_SR_SYNC: bool;
		attribute FFO_SR_ENABLE: bool;
		attribute FFO_REV_ENABLE: bool;
		attribute MUX_O: IOI_MUX_O;
		attribute MUX_OCE: IOI_MUX_OCE;
		attribute MUX_FFO1: IOI_MUX_FFO1;
		attribute MUX_FFO2: IOI_MUX_FFO2;
		attribute FFT_INIT: bitvec[1];
		attribute FFT1_SRVAL: bitvec[1];
		attribute FFT2_SRVAL: bitvec[1];
		attribute FFT1_LATCH: bool;
		attribute FFT2_LATCH: bool;
		attribute FFT_SR_SYNC: bool;
		attribute FFT_SR_ENABLE: bool;
		attribute FFT_REV_ENABLE: bool;
		attribute MUX_T: IOI_MUX_T;
		attribute MUX_MISR_CLOCK: IOI_MUX_MISR_CLOCK;
		attribute MISR_ENABLE: bool;
		attribute MISR_RESET: bool;
	}

	bel_class IREG {
		input CLK;
		input SR;
		input REV;
		input CE;
		output I;
		output IQ;
		output CLKPAD;
		pad PAD: input
		attribute FF_INIT: bitvec[1];
		attribute FF_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_REV_ENABLE: bool;
		attribute O2I_ENABLE: bool;
		attribute O2IQ_ENABLE: bool;
		attribute O2I_O2IQ_ENABLE: bool;
		attribute I_DELAY_ENABLE: bool;
		attribute IQ_DELAY_ENABLE: bool;
		attribute DELAY_ENABLE: bitvec[14];
		attribute READBACK_I: bitvec[1];
	}

	bel_class OREG {
		input O;
		input CLK;
		input SR;
		input REV;
		input CE;
		pad PAD: output
		attribute FF_INIT: bitvec[1];
		attribute FF_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_REV_ENABLE: bool;
		attribute MUX_O: OREG_MUX_O;
	}

	bel_class IOB {
		attribute PULL: IOB_PULL;
		attribute VREF: bool;
		attribute VR: bool;
		attribute BREFCLK: bool;
		attribute PCI_CLAMP: bool;
		attribute PCI_INPUT: bool;
		attribute SUSPEND: IOB_SUSPEND;
		attribute IBUF_MODE: IOB_IBUF_MODE;
		attribute DELAY_COMMON: bitvec[1];
		attribute IQ_DELAY: bitvec[2];
		attribute I_DELAY: bitvec[3];
		attribute DELAY_VARIABLE: bool;
		attribute IBUF_ENABLE: bool;
		attribute OUTPUT_ENABLE: bitvec[2];
		attribute DISABLE_GTS: bool;
		attribute DCI_MODE: IOB_DCI_MODE;
		attribute DCIUPDATEMODE_ASREQUIRED: bool;
		attribute OUTPUT_DIFF_GROUP: bitvec[1];
		attribute V2_PDRIVE: bitvec[5];
		attribute V2_NDRIVE: bitvec[5];
		attribute V2_SLEW: bitvec[4];
		attribute V2_OUTPUT_MISC: bitvec[1];
		attribute V2_OUTPUT_DIFF: bitvec[6];
		attribute V2P_PDRIVE: bitvec[4];
		attribute V2P_NDRIVE: bitvec[5];
		attribute V2P_SLEW: bitvec[5];
		attribute V2P_OUTPUT_MISC: bitvec[2];
		attribute V2P_OUTPUT_DIFF: bitvec[4];
		attribute S3_PDRIVE: bitvec[4];
		attribute S3_NDRIVE: bitvec[4];
		attribute S3_SLEW: bitvec[5];
		attribute S3_OUTPUT_MISC: bitvec[2];
		attribute S3_OUTPUT_DIFF: bitvec[3];
		attribute S3E_PDRIVE: bitvec[4];
		attribute S3E_NDRIVE: bitvec[4];
		attribute S3E_SLEW: bitvec[6];
		attribute S3E_OUTPUT_MISC: bitvec[1];
		attribute S3E_OUTPUT_DIFF: bitvec[2];
		attribute S3A_PDRIVE: bitvec[3];
		attribute S3A_NDRIVE: bitvec[3];
		attribute S3A_PSLEW: bitvec[4];
		attribute S3A_NSLEW: bitvec[4];
		attribute S3A_OUTPUT_DIFF: bitvec[4];
	}

	bel_class IBUF {
		attribute ENABLE: bool;
		attribute O2IPAD_ENABLE: bool;
	}

	bel_class OBUF {
		attribute ENABLE: bitvec[2];
		attribute MISR_ENABLE: bool;
	}

	bel_class DCI {
		input DCI_CLK;
		input DCI_RESET;
		input HI_LO_P;
		input HI_LO_N;
		output SCLK;
		output ADDRESS[3];
		output DATA;
		output N_OR_P;
		output UPDATE;
		output IOUPDATE;
		output DCI_DONE;
		attribute ENABLE: bool;
		attribute TEST_ENABLE: bool;
		attribute FORCE_DONE_HIGH: bool;
		attribute V2_PMASK_TERM_SPLIT: bitvec[5];
		attribute V2_NMASK_TERM_SPLIT: bitvec[5];
		attribute V2_PMASK_TERM_VCC: bitvec[5];
		attribute V2_LVDSBIAS: bitvec[9];
		attribute S3_PMASK_TERM_SPLIT: bitvec[4];
		attribute S3_NMASK_TERM_SPLIT: bitvec[4];
		attribute S3_PMASK_TERM_VCC: bitvec[4];
		attribute S3_LVDSBIAS: bitvec[13];
		attribute QUIET: bool;
	}

	bel_class DCIRESET {
		input RST;
		attribute ENABLE: bool;
	}

	bel_class BANK {
		attribute S3E_LVDSBIAS: bitvec[11][2];
		attribute S3A_LVDSBIAS: bitvec[12][2];
	}

	bel_class DCM {
		input CLKIN;
		input CLKFB;
		input RST;
		input PSCLK;
		input PSEN;
		input PSINCDEC;
		input STSADRS[5];
		input FREEZEDLL;
		input FREEZEDFS;
		input DSSEN;
		input CTLMODE;
		input CTLGO;
		input CTLOSC1;
		input CTLOSC2;
		input CTLSEL[3];
		output CLK0;
		output CLK90;
		output CLK180;
		output CLK270;
		output CLK2X;
		output CLK2X180;
		output CLKDV;
		output CLKFX;
		output CLKFX180;
		output CONCUR;
		output LOCKED;
		output PSDONE;
		output STATUS[8];
		attribute OUT_CLK0_ENABLE: bool;
		attribute OUT_CLK90_ENABLE: bool;
		attribute OUT_CLK180_ENABLE: bool;
		attribute OUT_CLK270_ENABLE: bool;
		attribute OUT_CLK2X_ENABLE: bool;
		attribute OUT_CLK2X180_ENABLE: bool;
		attribute OUT_CLKDV_ENABLE: bool;
		attribute OUT_CLKFX_ENABLE: bool;
		attribute OUT_CLKFX180_ENABLE: bool;
		attribute OUT_CONCUR_ENABLE: bool;
		attribute CLKDV_COUNT_MAX: bitvec[4];
		attribute CLKDV_COUNT_FALL: bitvec[4];
		attribute CLKDV_COUNT_FALL_2: bitvec[4];
		attribute CLKDV_PHASE_RISE: bitvec[2];
		attribute CLKDV_PHASE_FALL: bitvec[2];
		attribute CLKDV_MODE: DCM_CLKDV_MODE;
		attribute DESKEW_ADJUST: bitvec[4];
		attribute CLKIN_IOB: bool;
		attribute CLKFB_IOB: bool;
		attribute CLKIN_DIVIDE_BY_2: bool;
		attribute CLK_FEEDBACK_2X: bool;
		attribute DLL_ENABLE: bool;
		attribute DLL_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute DFS_ENABLE: bool;
		attribute DFS_FEEDBACK: bool;
		attribute DFS_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute PHASE_SHIFT: bitvec[8];
		attribute PHASE_SHIFT_NEGATIVE: bool;
		attribute PS_ENABLE: bool;
		attribute STARTUP_WAIT: bool;
		attribute V2_REG_COM: bitvec[32];
		attribute V2_REG_DFS: bitvec[32];
		attribute V2_REG_DLLC: bitvec[32];
		attribute V2_REG_DLLS: bitvec[32];
		attribute V2_REG_MISC: bitvec[32];
		attribute S3_REG_MISC: bitvec[12];
		attribute V2_CLKFX_MULTIPLY: bitvec[12];
		attribute V2_CLKFX_DIVIDE: bitvec[12];
		attribute V2_DUTY_CYCLE_CORRECTION: bitvec[4];
		attribute DSS_ENABLE: bool;
		attribute DSS_MODE: DCM_DSS_MODE;
		attribute CLKFB_ENABLE: bool;
		attribute STATUS1_ENABLE: bool;
		attribute STATUS7_ENABLE: bool;
		attribute PL_CENTERED: bool;
		attribute PS_CENTERED: bool;
		attribute PS_MODE: DCM_PS_MODE;
		attribute SEL_PL_DLY: bitvec[2];
		attribute COIN_WINDOW: bitvec[2];
		attribute NON_STOP: bool;
		attribute V2_EN_DUMMY_OSC: bitvec[3];
		attribute EN_DUMMY_OSC_OR_NON_STOP: bool;
		attribute EN_OSC_COARSE: bool;
		attribute FACTORY_JF1: bitvec[8];
		attribute FACTORY_JF2: bitvec[8];
		attribute TEST_ENABLE: bool;
		attribute TEST_OSC: DCM_TEST_OSC;
		attribute ZD2_BY1: bool;
		attribute V2_VBG_SEL: bitvec[3];
		attribute V2_VBG_PD: bitvec[2];
		attribute ZD1_BY1: bool;
		attribute RESET_PS_SEL: bool;
		attribute CFG_DLL_LP: bitvec[3];
		attribute CFG_DLL_PS: bitvec[9];
		attribute S3_EN_DUMMY_OSC: bool;
		attribute EN_OLD_OSCCTL: bool;
		attribute EN_PWCTL: bool;
		attribute EN_RELRST_B: bool;
		attribute EXTENDED_FLUSH_TIME: bool;
		attribute EXTENDED_HALT_TIME: bool;
		attribute EXTENDED_RUN_TIME: bool;
		attribute INVERT_ZD1_CUSTOM: bool;
		attribute LPON_B_DFS: bitvec[2];
		attribute M1D1: bool;
		attribute MIS1: bool;
		attribute SEL_HSYNC_B: bitvec[2];
		attribute SPLY_IDC: bitvec[2];
		attribute TRIM_LP_B: bool;
		attribute VREG_PROBE: bitvec[5];
		attribute PS_VARIABLE: bool;
		attribute S3E_REG_DFS_C: bitvec[3];
		attribute S3E_REG_DFS_S: bitvec[76];
		attribute S3E_REG_DLL_C: bitvec[32];
		attribute S3E_REG_DLL_S: bitvec[32];
		attribute S3E_REG_INTERFACE: bitvec[16];
		attribute S3E_REG_VREG: bitvec[20];
		attribute S3E_CLKFX_MULTIPLY: bitvec[8];
		attribute S3E_CLKFX_DIVIDE: bitvec[8];
		attribute S3E_DUTY_CYCLE_CORRECTION: bool;
		attribute S3E_VBG_SEL: bitvec[4];
		attribute UNK_PERIOD_LF: bitvec[2];
		attribute UNK_PERIOD_NOT_HF: bitvec[1];
	}

	bel_class BUFGMUX {
		input I0;
		input I1;
		input S;
		output O;
		attribute INIT_OUT: bitvec[1];
	}

	bel_class GLOBALSIG_BUFG {
		attribute GWE_ENABLE: bool;
	}

	bel_class GLOBALSIG_HCLK_V2 {
		attribute GWE_GHIGH_S_ENABLE: bool;
		attribute GWE_GHIGH_N_ENABLE: bool;
		attribute GSR_S_ENABLE: bool;
		attribute GSR_N_ENABLE: bool;
	}

	bel_class GLOBALSIG_HCLK_S3 {
		attribute ENABLE: bool;
	}

	bel_class PCILOGIC {
		input FI[4];
		input SI[10];
		output OUT[6];
	}

	bel_class PCILOGICSE {
		input I1;
		input I2;
		input I3;
		attribute ENABLE: bool;
		attribute DELAY: PCILOGICSE_DELAY;
	}

	bel_class STARTUP {
		input CLK;
		input GSR;
		input GTS;
		input MBT;
		attribute USER_GTS_GSR_ENABLE: bool;
		attribute GTS_SYNC: bool;
		attribute GSR_SYNC: bool;
		attribute GWE_SYNC: bool;
	}

	bel_class CAPTURE {
		input CLK;
		input CAP;
	}

	bel_class ICAP {
		input CLK;
		input CE;
		input WRITE;
		input I[8];
		output BUSY;
		output O[8];
		attribute ENABLE: bool;
	}

	bel_class SPI_ACCESS {
		input CLK;
		input CSB;
		input MOSI;
		output MISO;
		attribute ENABLE: bool;
	}

	bel_class PMV {
		input A[6];
		input EN;
		output O;
	}

	bel_class DNA_PORT {
		input CLK;
		input DIN;
		input READ;
		input SHIFT;
		output DOUT;
	}

	bel_class BSCAN {
		input TDO1;
		input TDO2;
		output DRCK1;
		output DRCK2;
		output SEL1;
		output SEL2;
		output TDI;
		output RESET;
		output CAPTURE;
		output SHIFT;
		output UPDATE;
		output TCK;
		output TMS;
		attribute USER_TDO_ENABLE: bitvec[2];
		attribute USERCODE: bitvec[32];
	}

	bel_class JTAGPPC {
		input TDOPPC;
		input TDOTSPPC;
		output TCK;
		output TMS;
		output TDIPPC;
		attribute ENABLE: bool;
	}

	bel_class MISC_SW {
		pad M0: input
		pad M1: input
		pad M2: input
		pad CCLK2: output
		pad MOSI2: output
		attribute M0_PULL: IOB_PULL;
		attribute M1_PULL: IOB_PULL;
		attribute M2_PULL: IOB_PULL;
		attribute CCLK2_PULL: IOB_PULL;
		attribute MOSI2_PULL: IOB_PULL;
		attribute DCI_CLK_ENABLE: bool;
		attribute DCI_ALTVR: bool;
		attribute BCLK_N_DIV2: bitvec[5];
		attribute ZCLK_N_DIV2: bitvec[5];
		attribute DISABLE_BANDGAP: bool;
		attribute DISABLE_VGG_GENERATION: bool;
		attribute RAISE_VGG: bitvec[2];
		attribute DCI_OSC_SEL: bitvec[3];
		attribute GATE_GHIGH: bool;
		attribute SEND_VGG: bitvec[4];
		attribute VGG_ENABLE_OFFCHIP: bool;
		attribute VGG_SENDMAX: bool;
		attribute TEMP_SENSOR: MISC_TEMP_SENSOR;
		attribute UNK_ALWAYS_SET: bitvec[4];
	}

	bel_class MISC_SE {
		pad CCLK: inout
		pad DONE: inout
		pad POWERDOWN_B: input
		pad SUSPEND: input
		attribute CCLK_PULL: IOB_PULL;
		attribute DONE_PULL: IOB_PULL;
		attribute POWERDOWN_PULL: IOB_PULL;
		attribute ABUFF: bitvec[4];
	}

	bel_class MISC_NW {
		pad HSWAPEN: input
		pad PROG_B: input
		pad TDI: input
		pad TMS: input
		attribute HSWAPEN_PULL: IOB_PULL;
		attribute PROG_PULL: IOB_PULL;
		attribute TDI_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TEST_LL: bool;
	}

	bel_class MISC_NE {
		pad TCK: input
		pad TMS: input
		pad TDO: output
		pad CSO2: output
		pad MISO2: input
		attribute TCK_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TDO_PULL: IOB_PULL;
		attribute CSO2_PULL: IOB_PULL;
		attribute MISO2_PULL: IOB_PULL;
		attribute TEST_LL: bool;
	}

	bel_class MISC_CNR_S3 {
		attribute MUX_DCI_TEST: bitvec[1];
		attribute DCM_ENABLE: bool;
	}

	bel_class MISR_FC {
		input CLK;
		attribute MISR_CLOCK: bool;
		attribute MISR_RESET: bool;
	}

	bel_class GLOBAL {
		attribute GWE_CYCLE: STARTUP_CYCLE;
		attribute GTS_CYCLE: STARTUP_CYCLE;
		attribute LOCK_CYCLE: STARTUP_CYCLE;
		attribute MATCH_CYCLE: STARTUP_CYCLE;
		attribute DONE_CYCLE: STARTUP_CYCLE;
		attribute STARTUP_CLOCK: STARTUP_CLOCK;
		attribute CONFIG_RATE_V2: CONFIG_RATE_V2;
		attribute CONFIG_RATE_S3: CONFIG_RATE_S3;
		attribute CONFIG_RATE_S3E: CONFIG_RATE_S3E;
		attribute CONFIG_RATE_S3A: CONFIG_RATE_S3A;
		attribute CAPTURE_ONESHOT: bool;
		attribute DRIVE_DONE: bool;
		attribute DONE_PIPE: bool;
		attribute DCM_SHUTDOWN: bool;
		attribute POWERDOWN_STATUS: bool;
		attribute CRC_ENABLE: bool;
		attribute BUSCLK_FREQ: BUSCLK_FREQ;
		attribute S3_VRDSEL: S3_VRDSEL;
		attribute S3E_VRDSEL: S3E_VRDSEL;
		attribute MULTIBOOT_ENABLE: bool;
		attribute GTS_USR_B: bool;
		attribute VGG_TEST: bool;
		attribute BCLK_TEST: bool;
		attribute SECURITY: SECURITY;
		attribute PERSIST: bool;
		attribute ICAP_ENABLE: bool;
		attribute S3A_VRDSEL: bitvec[3];
		attribute SEND_VGG: bitvec[4];
		attribute VGG_ENABLE_OFFCHIP: bool;
		attribute VGG_SENDMAX: bool;
		attribute DRIVE_AWAKE: bool;
		attribute BPI_DIV8: bool;
		attribute ICAP_BYPASS: bool;
		attribute RESET_ON_ERR: bool;
		attribute CONFIG_RATE_DIV: bitvec[10];
		attribute CCLK_DLY: bitvec[2];
		attribute CCLK_SEP: bitvec[2];
		attribute CLK_SWITCH_OPT: bitvec[2];
		attribute HC_CYCLE: bitvec[4];
		attribute TWO_ROUND: bool;
		attribute BRAM_SKIP: bool;
		attribute SW_CLK: SW_CLK;
		attribute EN_PORB: bool;
		attribute EN_SUSPEND: bool;
		attribute EN_SW_GSR: bool;
		attribute SUSPEND_FILTER: bool;
		attribute WAKE_DELAY1: bitvec[3];
		attribute WAKE_DELAY2: bitvec[5];
		attribute SW_GWE_CYCLE: bitvec[10];
		attribute SW_GTS_CYCLE: bitvec[10];
		attribute BOOTVSEL: bitvec[3];
		attribute NEXT_CONFIG_BOOT_MODE: bitvec[3];
		attribute NEXT_CONFIG_NEW_MODE: bool;
		attribute TESTMODE_EN: bool;
		attribute NEXT_CONFIG_ADDR: bitvec[32];
		attribute POST_CRC_EN: bool;
		attribute GLUTMASK: bool;
		attribute POST_CRC_KEEP: bool;
		attribute POST_CRC_FREQ_DIV: bitvec[10];
	}

	bel_class GT {
		input REFCLK;
		input REFCLK2;
		input REFCLKSEL;
		nonroutable input BREFCLK;
		nonroutable input BREFCLK2;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input RXPOLARITY;
		input ENPCOMMAALIGN;
		input ENMCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATA[32];
		input TXBYPASS8B10B[4];
		input TXCHARISK[4];
		input TXCHARDISPMODE[4];
		input TXCHARDISPVAL[4];
		input TXFORCECRCERR;
		input CONFIGENABLE;
		input CONFIGIN;
		input ENCHANSYNC;
		input CHBONDI[4];
		output RXRECCLK;
		output RXDATA[32];
		output RXNOTINTABLE[4];
		output RXDISPERR[4];
		output RXCHARISK[4];
		output RXCHARISCOMMA[4];
		output RXRUNDISP[4];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXKERR[4];
		output TXRUNDISP[4];
		output TXBUFERR;
		output CONFIGOUT;
		output CHBONDO[4];
		output CHBONDDONE;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute ENABLE: bool;
		attribute REF_CLK_V_SEL: bitvec[1];
		attribute SERDES_10B: bool;
		attribute TERMINATION_IMP: GT_TERMINATION_IMP;
		attribute ALIGN_COMMA_MSB: bool;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute RX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute RX_BUFFER_USE: bool;
		attribute RX_BUFFER_LIMIT: bitvec[4];
		attribute RX_DECODE_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_DIFF_CTRL: GT_TX_DIFF_CTRL;
		attribute TX_PREEMPHASIS: bitvec[2];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_SEQ_LEN: GT_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_WAIT: bitvec[4];
		attribute CHAN_BOND_OFFSET: bitvec[4];
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class GT10 {
		input REFCLK;
		input REFCLK2;
		input REFCLKBSEL;
		input REFCLKSEL;
		nonroutable input BREFCLKPIN;
		nonroutable input BREFCLKNIN;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input PMARXLOCKSEL[2];
		input RXPOLARITY;
		input RXDATAWIDTH[2];
		input RXINTDATAWIDTH[2];
		input RXDEC8B10BUSE;
		input RXDEC64B66BUSE;
		input RXBLOCKSYNC64B66BUSE;
		input RXDESCRAM64B66BUSE;
		input RXCOMMADETUSE;
		input RXIGNOREBTF;
		input RXSLIDE;
		input ENMCOMMAALIGN;
		input ENPCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATAWIDTH[2];
		input TXINTDATAWIDTH[2];
		input TXDATA[64];
		input TXBYPASS8B10B[8];
		input TXCHARISK[8];
		input TXCHARDISPMODE[8];
		input TXCHARDISPVAL[8];
		input TXFORCECRCERR;
		input TXENC8B10BUSE;
		input TXENC64B66BUSE;
		input TXSCRAM64B66BUSE;
		input TXGEARBOX64B66BUSE;
		input ENCHANSYNC;
		input CHBONDI[5];
		input PMAINIT;
		input PMAREGADDR[6];
		input PMAREGDATAIN[8];
		input PMAREGRW;
		input PMAREGSTROBE;
		input SCANEN;
		input SCANMODE;
		input SCANIN;
		input TESTMEMORY;
		output RXRECCLK;
		output PMARXLOCK;
		output RXDATA[64];
		output RXNOTINTABLE[8];
		output RXDISPERR[8];
		output RXCHARISK[8];
		output RXCHARISCOMMA[8];
		output RXRUNDISP[8];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXOUTCLK;
		output TXKERR[8];
		output TXRUNDISP[8];
		output TXBUFERR;
		output CHBONDO[5];
		output CHBONDDONE;
		output SCANOUT;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute PMA_REG: bitvec[8][16];
		attribute MASTERBIAS: bitvec[2];
		attribute VCODAC: bitvec[6];
		attribute TXDIVRATIO: bitvec[10];
		attribute TXBUSWID: bitvec[1];
		attribute ENDCD: bitvec[1];
		attribute SEL_DAC_TRAN: bitvec[4];
		attribute SEL_DAC_FIX: bitvec[4];
		attribute TXLOOPFILTERC: bitvec[2];
		attribute TXLOOPFILTERR: bitvec[2];
		attribute IBOOST: bitvec[1];
		attribute TXCPI: bitvec[1];
		attribute TXVCODAC: bitvec[1];
		attribute TXVCOGAIN: bitvec[1];
		attribute TXVSEL: bitvec[2];
		attribute TXREG: bitvec[2];
		attribute TXDOWNLEVEL: bitvec[4];
		attribute PRDRVOFF: bitvec[1];
		attribute EMPOFF: bitvec[1];
		attribute SLEW: bitvec[1];
		attribute TXEMPHLEVEL: bitvec[4];
		attribute TXDIGSW: bitvec[1];
		attribute TXANASW: bitvec[1];
		attribute RXDIVRATIO: bitvec[14];
		attribute RXLOOPFILTERC: bitvec[2];
		attribute RXLOOPFILTERR: bitvec[3];
		attribute AFE_FLAT_ENABLE: bitvec[1];
		attribute RXVCOSW: bitvec[1];
		attribute RXCPI: bitvec[2];
		attribute RXVCODAC: bitvec[1];
		attribute RXVCOGAIN: bitvec[1];
		attribute RXVSEL: bitvec[2];
		attribute RXREG: bitvec[2];
		attribute RXFLTCPT: bitvec[5];
		attribute RXVSELCP: bitvec[2];
		attribute VSELAFE: bitvec[2];
		attribute RXFEI: bitvec[2];
		attribute RXFLCPI: bitvec[2];
		attribute RXFER: bitvec[10];
		attribute PMA_REG_0E: bitvec[8];
		attribute BIASEN: bool;
		attribute TXANAEN: bool;
		attribute TXDIGEN: bool;
		attribute RXANAEN: bool;
		attribute PMA_PWR_CNTRL_BIT4: bool;
		attribute TXEN: bool;
		attribute RXEN: bool;
		attribute TXDRVEN: bool;
		attribute RX_BUFFER_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_CRC_USE: bool;
		attribute ALIGN_COMMA_WORD: GT10_ALIGN_COMMA_WORD;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute SH_CNT_MAX: bitvec[8];
		attribute SH_INVALID_CNT_MAX: bitvec[8];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_8B10B_DE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_ADJ_MAX: bitvec[5];
		attribute CLK_COR_MIN_LAT: bitvec[6];
		attribute CLK_COR_MAX_LAT: bitvec[6];
		attribute CLK_COR_SEQ_LEN: GT10_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_DROP: bool;
		attribute CLK_COR_SEQ_1_MASK: bitvec[4];
		attribute CLK_COR_SEQ_2_MASK: bitvec[4];
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_64B66B_SV: bool;
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT10_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_2_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class PPC405 {
		input CPMC405CLOCK;
		input CPMC405CORECLKINACTIVE;
		input CPMC405CPUCLKEN;
		input CPMC405JTAGCLKEN;
		input CPMC405TIMERCLKEN;
		input CPMC405TIMERTICK;
		input RSTC405RESETCHIP;
		input RSTC405RESETCORE;
		input RSTC405RESETSYS;
		input MCBCPUCLKEN;
		input MCBJTAGEN;
		input MCBTIMEREN;
		input MCPPCRST;
		input PLBCLK;
		input PLBC405DCUADDRACK;
		input PLBC405DCUBUSY;
		input PLBC405DCUERR;
		input PLBC405DCURDDACK;
		input PLBC405DCURDDBUS[0:63];
		input PLBC405DCURDWDADDR[1:3];
		input PLBC405DCUSSIZE1;
		input PLBC405DCUWRDACK;
		input PLBC405ICUADDRACK;
		input PLBC405ICUBUSY;
		input PLBC405ICUERR;
		input PLBC405ICURDDACK;
		input PLBC405ICURDDBUS[0:63];
		input PLBC405ICURDWDADDR[1:3];
		input PLBC405ICUSSIZE1;
		input DCRC405ACK;
		input DCRC405DBUSIN[0:31];
		input EICC405CRITINPUTIRQ;
		input EICC405EXTINPUTIRQ;
		input DBGC405DEBUGHALT;
		input DBGC405EXTBUSHOLDACK;
		input DBGC405UNCONDDEBUGEVENT;
		input JTGC405BNDSCANTDO;
		input JTGC405TCK;
		input JTGC405TDI;
		input JTGC405TMS;
		input JTGC405TRSTNEG;
		input TRCC405TRACEDISABLE;
		input TRCC405TRIGGEREVENTIN;
		input BRAMDSOCMCLK;
		input BRAMDSOCMRDDACK;
		input BRAMDSOCMRDDBUS[0:31];
		input TIEDSOCMDCRADDR[0:7];
		input DSARCVALUE[0:7];
		input DSCNTLVALUE[0:7];
		input BRAMISOCMCLK;
		input BRAMISOCMRDDACK;
		input BRAMISOCMRDDBUS[0:63];
		input TIEISOCMDCRADDR[0:7];
		input ISARCVALUE[0:7];
		input ISCNTLVALUE[0:7];
		input APUC405DCDAPUOP;
		input APUC405DCDCREN;
		input APUC405DCDFORCEALGN;
		input APUC405DCDFORCEBESTEERING;
		input APUC405DCDFPUOP;
		input APUC405DCDGPRWRITE;
		input APUC405DCDLDSTBYTE;
		input APUC405DCDLDSTDW;
		input APUC405DCDLDSTHW;
		input APUC405DCDLDSTQW;
		input APUC405DCDLDSTWD;
		input APUC405DCDLOAD;
		input APUC405DCDPRIVOP;
		input APUC405DCDRAEN;
		input APUC405DCDRBEN;
		input APUC405DCDSTORE;
		input APUC405DCDTRAPBE;
		input APUC405DCDTRAPLE;
		input APUC405DCDUPDATE;
		input APUC405DCDVALIDOP;
		input APUC405DCDXERCAEN;
		input APUC405DCDXEROVEN;
		input APUC405EXCEPTION;
		input APUC405EXEBLOCKINGMCO;
		input APUC405EXEBUSY;
		input APUC405EXECR[0:3];
		input APUC405EXECRFIELD[0:2];
		input APUC405EXELDDEPEND;
		input APUC405EXENONBLOCKINGMCO;
		input APUC405EXERESULT[0:31];
		input APUC405EXEXERCA;
		input APUC405EXEXEROV;
		input APUC405FPUEXCEPTION;
		input APUC405LWBLDDEPEND;
		input APUC405SLEEPREQ;
		input APUC405WBLDDEPEND;
		input LSSDC405ACLK;
		input LSSDC405ARRAYCCLKNEG;
		input LSSDC405BCLK;
		input LSSDC405BISTCCLK;
		input LSSDC405CNTLPOINT;
		input LSSDC405SCANGATE;
		input LSSDC405SCANIN[0:9];
		input LSSDC405TESTEVS;
		input LSSDC405TESTM1;
		input LSSDC405TESTM3;
		input TESTSELI;
		input TIEC405APUDIVEN;
		input TIEC405APUPRESENT;
		input TIEC405DETERMINISTICMULT;
		input TIEC405DISOPERANDFWD;
		input TIEC405MMUEN;
		input TIEC405PVR[0:31];
		input TIERAMTAP1;
		input TIERAMTAP2;
		input TIETAGTAP1;
		input TIETAGTAP2;
		input TIEUTLBTAP1;
		input TIEUTLBTAP2;
		input TSTC405DCRABUSI[0:9];
		input TSTC405DCRDBUSOUTI[0:31];
		input TSTC405DCRREADI;
		input TSTC405DCRWRITEI;
		input TSTCLKINACTI;
		input TSTCPUCLKENI;
		input TSTCPUCLKI;
		input TSTDCRACKI;
		input TSTDCRBUSI[0:31];
		input TSTDSOCMABORTOPI;
		input TSTDSOCMABORTREQI;
		input TSTDSOCMABUSI[0:29];
		input TSTDSOCMBYTEENI[0:3];
		input TSTDSOCMCOMPLETEI;
		input TSTDSOCMDBUSI[0:7];
		input TSTDSOCMDCRACKI;
		input TSTDSOCMHOLDI;
		input TSTDSOCMLOADREQI;
		input TSTDSOCMSTOREREQI;
		input TSTDSOCMWAITI;
		input TSTDSOCMWRDBUSI[0:31];
		input TSTDSOCMXLATEVALIDI;
		input TSTISOCMABORTI;
		input TSTISOCMABUSI[0:29];
		input TSTISOCMHOLDI;
		input TSTISOCMICUREADYI;
		input TSTISOCMRDATAI[0:63];
		input TSTISOCMRDDVALIDI[0:1];
		input TSTISOCMREQPENDI;
		input TSTISOCMXLATEVALIDI;
		input TSTISOPFWDI;
		input TSTJTAGENI;
		input TSTPLBSAMPLECYCLEI;
		input TSTRDDBUSI[0:31];
		input TSTRESETCHIPI;
		input TSTRESETCOREI;
		input TSTRESETSYSI;
		input TSTTIMERENI;
		input TSTTRSTNEGI;
		output C405CPMCORESLEEPREQ;
		output C405CPMMSRCE;
		output C405CPMMSREE;
		output C405CPMTIMERIRQ;
		output C405CPMTIMERRESETREQ;
		output C405RSTCHIPRESETREQ;
		output C405RSTCORERESETREQ;
		output C405RSTSYSRESETREQ;
		output C405PLBDCUABORT;
		output C405PLBDCUABUS[0:31];
		output C405PLBDCUBE[0:7];
		output C405PLBDCUCACHEABLE;
		output C405PLBDCUGUARDED;
		output C405PLBDCUPRIORITY[0:1];
		output C405PLBDCUREQUEST;
		output C405PLBDCURNW;
		output C405PLBDCUSIZE2;
		output C405PLBDCUU0ATTR;
		output C405PLBDCUWRDBUS[0:63];
		output C405PLBDCUWRITETHRU;
		output C405PLBICUABORT;
		output C405PLBICUABUS[0:29];
		output C405PLBICUCACHEABLE;
		output C405PLBICUPRIORITY[0:1];
		output C405PLBICUREQUEST;
		output C405PLBICUSIZE[2:3];
		output C405PLBICUU0ATTR;
		output C405DCRABUS[0:9];
		output C405DCRDBUSOUT[0:31];
		output C405DCRREAD;
		output C405DCRWRITE;
		output C405DBGLOADDATAONAPUDBUS;
		output C405DBGMSRWE;
		output C405DBGSTOPACK;
		output C405DBGWBCOMPLETE;
		output C405DBGWBFULL;
		output C405DBGWBIAR[0:29];
		output C405JTGCAPTUREDR;
		output C405JTGEXTEST;
		output C405JTGPGMOUT;
		output C405JTGSHIFTDR;
		output C405JTGTDO;
		output C405JTGTDOEN;
		output C405JTGUPDATEDR;
		output C405TRCCYCLE;
		output C405TRCEVENEXECUTIONSTATUS[0:1];
		output C405TRCODDEXECUTIONSTATUS[0:1];
		output C405TRCTRACESTATUS[0:3];
		output C405TRCTRIGGEREVENTOUT;
		output C405TRCTRIGGEREVENTTYPE[0:10];
		output C405XXXMACHINECHECK;
		output DSOCMBRAMABUS[8:29];
		output DSOCMBRAMBYTEWRITE[0:3];
		output DSOCMBRAMEN;
		output DSOCMBRAMWRDBUS[0:31];
		output DSOCMBUSY;
		output DSOCMRDADDRVALID;
		output C405DSOCMCACHEABLE;
		output C405DSOCMGUARDED;
		output C405DSOCMSTRINGMULTIPLE;
		output C405DSOCMU0ATTR;
		output ISOCMBRAMEN;
		output ISOCMBRAMEVENWRITEEN;
		output ISOCMBRAMODDWRITEEN;
		output ISOCMBRAMRDABUS[8:28];
		output ISOCMBRAMWRABUS[8:28];
		output ISOCMBRAMWRDBUS[0:31];
		output ISOCMRDADDRVALID;
		output C405ISOCMCACHEABLE;
		output C405ISOCMCONTEXTSYNC;
		output C405ISOCMU0ATTR;
		output C405APUDCDFULL;
		output C405APUDCDHOLD;
		output C405APUDCDINSTRUCTION[0:31];
		output C405APUEXEFLUSH;
		output C405APUEXEHOLD;
		output C405APUEXELOADDBUS[0:31];
		output C405APUEXELOADDVALID;
		output C405APUEXERADATA[0:31];
		output C405APUEXERBDATA[0:31];
		output C405APUEXEWDCNT[0:1];
		output C405APUMSRFE[0:1];
		output C405APUWBBYTEEN[0:3];
		output C405APUWBENDIAN;
		output C405APUWBFLUSH;
		output C405APUWBHOLD;
		output C405APUXERCA;
		output C405LSSDDIAGABISTDONE;
		output C405LSSDDIAGOUT;
		output C405LSSDSCANOUT[0:9];
		output TSTCLKINACTO;
		output TSTCPUCLKENO;
		output TSTCPUCLKO;
		output TSTDCRACKO;
		output TSTDCRBUSO[0:31];
		output TSTDSOCMABORTOPO;
		output TSTDSOCMABORTREQO;
		output TSTDSOCMABUSO[0:29];
		output TSTDSOCMBYTEENO[0:3];
		output TSTDSOCMDBUSO[0:7];
		output TSTDSOCMDCRACKO;
		output TSTDSOCMHOLDO;
		output TSTDSOCMLOADREQO;
		output TSTDSOCMSTOREREQO;
		output TSTDSOCMWAITO;
		output TSTDSOCMWRDBUSO[0:31];
		output TSTDSOCMXLATEVALIDO;
		output TSTISOCMABORTO;
		output TSTISOCMABUSO[0:29];
		output TSTISOCMHOLDO;
		output TSTISOCMICUREADYO;
		output TSTISOCMRDATAO[0:63];
		output TSTISOCMRDDVALIDO[0:1];
		output TSTISOCMREQPENDO;
		output TSTISOCMXLATEVALIDO;
		output TSTISOPFWDO;
		output TSTJTAGENO;
		output TSTOCMCOMPLETEO;
		output TSTPLBSAMPLECYCLEO;
		output TSTRDDBUSO[0:31];
		output TSTRESETCHIPO;
		output TSTRESETCOREO;
		output TSTRESETSYSO;
		output TSTTIMERENO;
		output TSTTRSTNEGO;
	}

	region_slot GLOBAL;
	region_slot HCLK;
	region_slot LEAF;
	region_slot DCM_CLKPAD;
	region_slot DCM_BUS;
	wire PULLUP: pullup;
	wire GCLK_S[0]: regional GLOBAL;
	wire GCLK_S[1]: regional GLOBAL;
	wire GCLK_S[2]: regional GLOBAL;
	wire GCLK_S[3]: regional GLOBAL;
	wire GCLK_N[0]: regional GLOBAL;
	wire GCLK_N[1]: regional GLOBAL;
	wire GCLK_N[2]: regional GLOBAL;
	wire GCLK_N[3]: regional GLOBAL;
	wire GCLK_WE[0]: regional HCLK;
	wire GCLK_WE[1]: regional HCLK;
	wire GCLK_WE[2]: regional HCLK;
	wire GCLK_WE[3]: regional HCLK;
	wire GCLK_WE[4]: regional HCLK;
	wire GCLK_WE[5]: regional HCLK;
	wire GCLK_WE[6]: regional HCLK;
	wire GCLK_WE[7]: regional HCLK;
	wire GCLK_QUAD[0]: regional HCLK;
	wire GCLK_QUAD[1]: regional HCLK;
	wire GCLK_QUAD[2]: regional HCLK;
	wire GCLK_QUAD[3]: regional HCLK;
	wire GCLK_QUAD[4]: regional HCLK;
	wire GCLK_QUAD[5]: regional HCLK;
	wire GCLK_QUAD[6]: regional HCLK;
	wire GCLK_QUAD[7]: regional HCLK;
	wire GCLK[0]: regional LEAF;
	wire GCLK[1]: regional LEAF;
	wire GCLK[2]: regional LEAF;
	wire GCLK[3]: regional LEAF;
	wire GCLK[4]: regional LEAF;
	wire GCLK[5]: regional LEAF;
	wire GCLK[6]: regional LEAF;
	wire GCLK[7]: regional LEAF;
	wire OUT_CLKPAD[0]: bel;
	wire OUT_CLKPAD[1]: bel;
	wire DCM_CLKPAD[0]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[1]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[2]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[3]: regional DCM_CLKPAD;
	wire DCM_BUS[0]: regional DCM_BUS;
	wire DCM_BUS[1]: regional DCM_BUS;
	wire DCM_BUS[2]: regional DCM_BUS;
	wire DCM_BUS[3]: regional DCM_BUS;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX[8]: mux;
	wire OMUX[9]: mux;
	wire OMUX[10]: mux;
	wire OMUX[11]: mux;
	wire OMUX[12]: mux;
	wire OMUX[13]: mux;
	wire OMUX[14]: mux;
	wire OMUX[15]: mux;
	wire OMUX_S0: branch N;
	wire OMUX_W1: branch E;
	wire OMUX_WS1: branch N;
	wire OMUX_E2: branch W;
	wire OMUX_S2: branch N;
	wire OMUX_S3: branch N;
	wire OMUX_SE3: branch W;
	wire OMUX_S4: branch N;
	wire OMUX_S5: branch N;
	wire OMUX_SW5: branch E;
	wire OMUX_W6: branch E;
	wire OMUX_E7: branch W;
	wire OMUX_ES7: branch N;
	wire OMUX_E8: branch W;
	wire OMUX_EN8: branch S;
	wire OMUX_W9: branch E;
	wire OMUX_N9: branch S;
	wire OMUX_N10: branch S;
	wire OMUX_NW10: branch E;
	wire OMUX_N11: branch S;
	wire OMUX_N12: branch S;
	wire OMUX_NE12: branch W;
	wire OMUX_E13: branch W;
	wire OMUX_W14: branch E;
	wire OMUX_WN14: branch S;
	wire OMUX_N15: branch S;
	wire DBL_W0[0]: mux;
	wire DBL_W0[1]: mux;
	wire DBL_W0[2]: mux;
	wire DBL_W0[3]: mux;
	wire DBL_W0[4]: mux;
	wire DBL_W0[5]: mux;
	wire DBL_W0[6]: mux;
	wire DBL_W0[7]: mux;
	wire DBL_W1[0]: branch E;
	wire DBL_W1[1]: branch E;
	wire DBL_W1[2]: branch E;
	wire DBL_W1[3]: branch E;
	wire DBL_W1[4]: branch E;
	wire DBL_W1[5]: branch E;
	wire DBL_W1[6]: branch E;
	wire DBL_W1[7]: branch E;
	wire DBL_W2[0]: branch E;
	wire DBL_W2[1]: branch E;
	wire DBL_W2[2]: branch E;
	wire DBL_W2[3]: branch E;
	wire DBL_W2[4]: branch E;
	wire DBL_W2[5]: branch E;
	wire DBL_W2[6]: branch E;
	wire DBL_W2[7]: branch E;
	wire DBL_W2_N[0]: branch S;
	wire DBL_W2_N[1]: branch S;
	wire DBL_W2_N[2]: branch S;
	wire DBL_W2_N[3]: branch S;
	wire DBL_W2_N[4]: branch S;
	wire DBL_W2_N[5]: branch S;
	wire DBL_W2_N[6]: branch S;
	wire DBL_W2_N[7]: branch S;
	wire DBL_E0[0]: mux;
	wire DBL_E0[1]: mux;
	wire DBL_E0[2]: mux;
	wire DBL_E0[3]: mux;
	wire DBL_E0[4]: mux;
	wire DBL_E0[5]: mux;
	wire DBL_E0[6]: mux;
	wire DBL_E0[7]: mux;
	wire DBL_E1[0]: branch W;
	wire DBL_E1[1]: branch W;
	wire DBL_E1[2]: branch W;
	wire DBL_E1[3]: branch W;
	wire DBL_E1[4]: branch W;
	wire DBL_E1[5]: branch W;
	wire DBL_E1[6]: branch W;
	wire DBL_E1[7]: branch W;
	wire DBL_E2[0]: branch W;
	wire DBL_E2[1]: branch W;
	wire DBL_E2[2]: branch W;
	wire DBL_E2[3]: branch W;
	wire DBL_E2[4]: branch W;
	wire DBL_E2[5]: branch W;
	wire DBL_E2[6]: branch W;
	wire DBL_E2[7]: branch W;
	wire DBL_E2_S[0]: branch N;
	wire DBL_E2_S[1]: branch N;
	wire DBL_E2_S[2]: branch N;
	wire DBL_E2_S[3]: branch N;
	wire DBL_E2_S[4]: branch N;
	wire DBL_E2_S[5]: branch N;
	wire DBL_E2_S[6]: branch N;
	wire DBL_E2_S[7]: branch N;
	wire DBL_S0[0]: mux;
	wire DBL_S0[1]: mux;
	wire DBL_S0[2]: mux;
	wire DBL_S0[3]: mux;
	wire DBL_S0[4]: mux;
	wire DBL_S0[5]: mux;
	wire DBL_S0[6]: mux;
	wire DBL_S0[7]: mux;
	wire DBL_S1[0]: branch N;
	wire DBL_S1[1]: branch N;
	wire DBL_S1[2]: branch N;
	wire DBL_S1[3]: branch N;
	wire DBL_S1[4]: branch N;
	wire DBL_S1[5]: branch N;
	wire DBL_S1[6]: branch N;
	wire DBL_S1[7]: branch N;
	wire DBL_S2[0]: branch N;
	wire DBL_S2[1]: branch N;
	wire DBL_S2[2]: branch N;
	wire DBL_S2[3]: branch N;
	wire DBL_S2[4]: branch N;
	wire DBL_S2[5]: branch N;
	wire DBL_S2[6]: branch N;
	wire DBL_S2[7]: branch N;
	wire DBL_S3[0]: branch N;
	wire DBL_S3[1]: branch N;
	wire DBL_S3[2]: branch N;
	wire DBL_S3[3]: branch N;
	wire DBL_S3[4]: branch N;
	wire DBL_S3[5]: branch N;
	wire DBL_S3[6]: branch N;
	wire DBL_S3[7]: branch N;
	wire DBL_N0[0]: mux;
	wire DBL_N0[1]: mux;
	wire DBL_N0[2]: mux;
	wire DBL_N0[3]: mux;
	wire DBL_N0[4]: mux;
	wire DBL_N0[5]: mux;
	wire DBL_N0[6]: mux;
	wire DBL_N0[7]: mux;
	wire DBL_N1[0]: branch S;
	wire DBL_N1[1]: branch S;
	wire DBL_N1[2]: branch S;
	wire DBL_N1[3]: branch S;
	wire DBL_N1[4]: branch S;
	wire DBL_N1[5]: branch S;
	wire DBL_N1[6]: branch S;
	wire DBL_N1[7]: branch S;
	wire DBL_N2[0]: branch S;
	wire DBL_N2[1]: branch S;
	wire DBL_N2[2]: branch S;
	wire DBL_N2[3]: branch S;
	wire DBL_N2[4]: branch S;
	wire DBL_N2[5]: branch S;
	wire DBL_N2[6]: branch S;
	wire DBL_N2[7]: branch S;
	wire DBL_N3[0]: branch S;
	wire DBL_N3[1]: branch S;
	wire DBL_N3[2]: branch S;
	wire DBL_N3[3]: branch S;
	wire DBL_N3[4]: branch S;
	wire DBL_N3[5]: branch S;
	wire DBL_N3[6]: branch S;
	wire DBL_N3[7]: branch S;
	wire HEX_W0[0]: mux;
	wire HEX_W0[1]: mux;
	wire HEX_W0[2]: mux;
	wire HEX_W0[3]: mux;
	wire HEX_W0[4]: mux;
	wire HEX_W0[5]: mux;
	wire HEX_W0[6]: mux;
	wire HEX_W0[7]: mux;
	wire HEX_W1[0]: branch E;
	wire HEX_W1[1]: branch E;
	wire HEX_W1[2]: branch E;
	wire HEX_W1[3]: branch E;
	wire HEX_W1[4]: branch E;
	wire HEX_W1[5]: branch E;
	wire HEX_W1[6]: branch E;
	wire HEX_W1[7]: branch E;
	wire HEX_W2[0]: branch E;
	wire HEX_W2[1]: branch E;
	wire HEX_W2[2]: branch E;
	wire HEX_W2[3]: branch E;
	wire HEX_W2[4]: branch E;
	wire HEX_W2[5]: branch E;
	wire HEX_W2[6]: branch E;
	wire HEX_W2[7]: branch E;
	wire HEX_W3[0]: branch E;
	wire HEX_W3[1]: branch E;
	wire HEX_W3[2]: branch E;
	wire HEX_W3[3]: branch E;
	wire HEX_W3[4]: branch E;
	wire HEX_W3[5]: branch E;
	wire HEX_W3[6]: branch E;
	wire HEX_W3[7]: branch E;
	wire HEX_W4[0]: branch E;
	wire HEX_W4[1]: branch E;
	wire HEX_W4[2]: branch E;
	wire HEX_W4[3]: branch E;
	wire HEX_W4[4]: branch E;
	wire HEX_W4[5]: branch E;
	wire HEX_W4[6]: branch E;
	wire HEX_W4[7]: branch E;
	wire HEX_W5[0]: branch E;
	wire HEX_W5[1]: branch E;
	wire HEX_W5[2]: branch E;
	wire HEX_W5[3]: branch E;
	wire HEX_W5[4]: branch E;
	wire HEX_W5[5]: branch E;
	wire HEX_W5[6]: branch E;
	wire HEX_W5[7]: branch E;
	wire HEX_W6[0]: branch E;
	wire HEX_W6[1]: branch E;
	wire HEX_W6[2]: branch E;
	wire HEX_W6[3]: branch E;
	wire HEX_W6[4]: branch E;
	wire HEX_W6[5]: branch E;
	wire HEX_W6[6]: branch E;
	wire HEX_W6[7]: branch E;
	wire HEX_W6_N[0]: branch S;
	wire HEX_W6_N[1]: branch S;
	wire HEX_W6_N[2]: branch S;
	wire HEX_W6_N[3]: branch S;
	wire HEX_W6_N[4]: branch S;
	wire HEX_W6_N[5]: branch S;
	wire HEX_W6_N[6]: branch S;
	wire HEX_W6_N[7]: branch S;
	wire HEX_E0[0]: mux;
	wire HEX_E0[1]: mux;
	wire HEX_E0[2]: mux;
	wire HEX_E0[3]: mux;
	wire HEX_E0[4]: mux;
	wire HEX_E0[5]: mux;
	wire HEX_E0[6]: mux;
	wire HEX_E0[7]: mux;
	wire HEX_E1[0]: branch W;
	wire HEX_E1[1]: branch W;
	wire HEX_E1[2]: branch W;
	wire HEX_E1[3]: branch W;
	wire HEX_E1[4]: branch W;
	wire HEX_E1[5]: branch W;
	wire HEX_E1[6]: branch W;
	wire HEX_E1[7]: branch W;
	wire HEX_E2[0]: branch W;
	wire HEX_E2[1]: branch W;
	wire HEX_E2[2]: branch W;
	wire HEX_E2[3]: branch W;
	wire HEX_E2[4]: branch W;
	wire HEX_E2[5]: branch W;
	wire HEX_E2[6]: branch W;
	wire HEX_E2[7]: branch W;
	wire HEX_E3[0]: branch W;
	wire HEX_E3[1]: branch W;
	wire HEX_E3[2]: branch W;
	wire HEX_E3[3]: branch W;
	wire HEX_E3[4]: branch W;
	wire HEX_E3[5]: branch W;
	wire HEX_E3[6]: branch W;
	wire HEX_E3[7]: branch W;
	wire HEX_E4[0]: branch W;
	wire HEX_E4[1]: branch W;
	wire HEX_E4[2]: branch W;
	wire HEX_E4[3]: branch W;
	wire HEX_E4[4]: branch W;
	wire HEX_E4[5]: branch W;
	wire HEX_E4[6]: branch W;
	wire HEX_E4[7]: branch W;
	wire HEX_E5[0]: branch W;
	wire HEX_E5[1]: branch W;
	wire HEX_E5[2]: branch W;
	wire HEX_E5[3]: branch W;
	wire HEX_E5[4]: branch W;
	wire HEX_E5[5]: branch W;
	wire HEX_E5[6]: branch W;
	wire HEX_E5[7]: branch W;
	wire HEX_E6[0]: branch W;
	wire HEX_E6[1]: branch W;
	wire HEX_E6[2]: branch W;
	wire HEX_E6[3]: branch W;
	wire HEX_E6[4]: branch W;
	wire HEX_E6[5]: branch W;
	wire HEX_E6[6]: branch W;
	wire HEX_E6[7]: branch W;
	wire HEX_E6_S[0]: branch N;
	wire HEX_E6_S[1]: branch N;
	wire HEX_E6_S[2]: branch N;
	wire HEX_E6_S[3]: branch N;
	wire HEX_E6_S[4]: branch N;
	wire HEX_E6_S[5]: branch N;
	wire HEX_E6_S[6]: branch N;
	wire HEX_E6_S[7]: branch N;
	wire HEX_S0[0]: mux;
	wire HEX_S0[1]: mux;
	wire HEX_S0[2]: mux;
	wire HEX_S0[3]: mux;
	wire HEX_S0[4]: mux;
	wire HEX_S0[5]: mux;
	wire HEX_S0[6]: mux;
	wire HEX_S0[7]: mux;
	wire HEX_S1[0]: branch N;
	wire HEX_S1[1]: branch N;
	wire HEX_S1[2]: branch N;
	wire HEX_S1[3]: branch N;
	wire HEX_S1[4]: branch N;
	wire HEX_S1[5]: branch N;
	wire HEX_S1[6]: branch N;
	wire HEX_S1[7]: branch N;
	wire HEX_S2[0]: branch N;
	wire HEX_S2[1]: branch N;
	wire HEX_S2[2]: branch N;
	wire HEX_S2[3]: branch N;
	wire HEX_S2[4]: branch N;
	wire HEX_S2[5]: branch N;
	wire HEX_S2[6]: branch N;
	wire HEX_S2[7]: branch N;
	wire HEX_S3[0]: branch N;
	wire HEX_S3[1]: branch N;
	wire HEX_S3[2]: branch N;
	wire HEX_S3[3]: branch N;
	wire HEX_S3[4]: branch N;
	wire HEX_S3[5]: branch N;
	wire HEX_S3[6]: branch N;
	wire HEX_S3[7]: branch N;
	wire HEX_S4[0]: branch N;
	wire HEX_S4[1]: branch N;
	wire HEX_S4[2]: branch N;
	wire HEX_S4[3]: branch N;
	wire HEX_S4[4]: branch N;
	wire HEX_S4[5]: branch N;
	wire HEX_S4[6]: branch N;
	wire HEX_S4[7]: branch N;
	wire HEX_S5[0]: branch N;
	wire HEX_S5[1]: branch N;
	wire HEX_S5[2]: branch N;
	wire HEX_S5[3]: branch N;
	wire HEX_S5[4]: branch N;
	wire HEX_S5[5]: branch N;
	wire HEX_S5[6]: branch N;
	wire HEX_S5[7]: branch N;
	wire HEX_S6[0]: branch N;
	wire HEX_S6[1]: branch N;
	wire HEX_S6[2]: branch N;
	wire HEX_S6[3]: branch N;
	wire HEX_S6[4]: branch N;
	wire HEX_S6[5]: branch N;
	wire HEX_S6[6]: branch N;
	wire HEX_S6[7]: branch N;
	wire HEX_S7[0]: branch N;
	wire HEX_S7[1]: branch N;
	wire HEX_S7[2]: branch N;
	wire HEX_S7[3]: branch N;
	wire HEX_S7[4]: branch N;
	wire HEX_S7[5]: branch N;
	wire HEX_S7[6]: branch N;
	wire HEX_S7[7]: branch N;
	wire HEX_N0[0]: mux;
	wire HEX_N0[1]: mux;
	wire HEX_N0[2]: mux;
	wire HEX_N0[3]: mux;
	wire HEX_N0[4]: mux;
	wire HEX_N0[5]: mux;
	wire HEX_N0[6]: mux;
	wire HEX_N0[7]: mux;
	wire HEX_N1[0]: branch S;
	wire HEX_N1[1]: branch S;
	wire HEX_N1[2]: branch S;
	wire HEX_N1[3]: branch S;
	wire HEX_N1[4]: branch S;
	wire HEX_N1[5]: branch S;
	wire HEX_N1[6]: branch S;
	wire HEX_N1[7]: branch S;
	wire HEX_N2[0]: branch S;
	wire HEX_N2[1]: branch S;
	wire HEX_N2[2]: branch S;
	wire HEX_N2[3]: branch S;
	wire HEX_N2[4]: branch S;
	wire HEX_N2[5]: branch S;
	wire HEX_N2[6]: branch S;
	wire HEX_N2[7]: branch S;
	wire HEX_N3[0]: branch S;
	wire HEX_N3[1]: branch S;
	wire HEX_N3[2]: branch S;
	wire HEX_N3[3]: branch S;
	wire HEX_N3[4]: branch S;
	wire HEX_N3[5]: branch S;
	wire HEX_N3[6]: branch S;
	wire HEX_N3[7]: branch S;
	wire HEX_N4[0]: branch S;
	wire HEX_N4[1]: branch S;
	wire HEX_N4[2]: branch S;
	wire HEX_N4[3]: branch S;
	wire HEX_N4[4]: branch S;
	wire HEX_N4[5]: branch S;
	wire HEX_N4[6]: branch S;
	wire HEX_N4[7]: branch S;
	wire HEX_N5[0]: branch S;
	wire HEX_N5[1]: branch S;
	wire HEX_N5[2]: branch S;
	wire HEX_N5[3]: branch S;
	wire HEX_N5[4]: branch S;
	wire HEX_N5[5]: branch S;
	wire HEX_N5[6]: branch S;
	wire HEX_N5[7]: branch S;
	wire HEX_N6[0]: branch S;
	wire HEX_N6[1]: branch S;
	wire HEX_N6[2]: branch S;
	wire HEX_N6[3]: branch S;
	wire HEX_N6[4]: branch S;
	wire HEX_N6[5]: branch S;
	wire HEX_N6[6]: branch S;
	wire HEX_N6[7]: branch S;
	wire HEX_N7[0]: branch S;
	wire HEX_N7[1]: branch S;
	wire HEX_N7[2]: branch S;
	wire HEX_N7[3]: branch S;
	wire HEX_N7[4]: branch S;
	wire HEX_N7[5]: branch S;
	wire HEX_N7[6]: branch S;
	wire HEX_N7[7]: branch S;
	wire LH[0]: multi_branch W;
	wire LH[1]: multi_branch W;
	wire LH[2]: multi_branch W;
	wire LH[3]: multi_branch W;
	wire LH[4]: multi_branch W;
	wire LH[5]: multi_branch W;
	wire LH[6]: multi_branch W;
	wire LH[7]: multi_branch W;
	wire LH[8]: multi_branch W;
	wire LH[9]: multi_branch W;
	wire LH[10]: multi_branch W;
	wire LH[11]: multi_branch W;
	wire LH[12]: multi_branch W;
	wire LH[13]: multi_branch W;
	wire LH[14]: multi_branch W;
	wire LH[15]: multi_branch W;
	wire LH[16]: multi_branch W;
	wire LH[17]: multi_branch W;
	wire LH[18]: multi_branch W;
	wire LH[19]: multi_branch W;
	wire LH[20]: multi_branch W;
	wire LH[21]: multi_branch W;
	wire LH[22]: multi_branch W;
	wire LH[23]: multi_branch W;
	wire LV[0]: multi_branch S;
	wire LV[1]: multi_branch S;
	wire LV[2]: multi_branch S;
	wire LV[3]: multi_branch S;
	wire LV[4]: multi_branch S;
	wire LV[5]: multi_branch S;
	wire LV[6]: multi_branch S;
	wire LV[7]: multi_branch S;
	wire LV[8]: multi_branch S;
	wire LV[9]: multi_branch S;
	wire LV[10]: multi_branch S;
	wire LV[11]: multi_branch S;
	wire LV[12]: multi_branch S;
	wire LV[13]: multi_branch S;
	wire LV[14]: multi_branch S;
	wire LV[15]: multi_branch S;
	wire LV[16]: multi_branch S;
	wire LV[17]: multi_branch S;
	wire LV[18]: multi_branch S;
	wire LV[19]: multi_branch S;
	wire LV[20]: multi_branch S;
	wire LV[21]: multi_branch S;
	wire LV[22]: multi_branch S;
	wire LV[23]: multi_branch S;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_CLK[2]: mux;
	wire IMUX_CLK[3]: mux;
	wire IMUX_CLK_OPTINV[0]: mux;
	wire IMUX_CLK_OPTINV[1]: mux;
	wire IMUX_CLK_OPTINV[2]: mux;
	wire IMUX_CLK_OPTINV[3]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_SR[2]: mux;
	wire IMUX_SR[3]: mux;
	wire IMUX_SR_OPTINV[0]: mux;
	wire IMUX_SR_OPTINV[1]: mux;
	wire IMUX_SR_OPTINV[2]: mux;
	wire IMUX_SR_OPTINV[3]: mux;
	wire IMUX_CE[0]: mux;
	wire IMUX_CE[1]: mux;
	wire IMUX_CE[2]: mux;
	wire IMUX_CE[3]: mux;
	wire IMUX_CE_OPTINV[0]: mux;
	wire IMUX_CE_OPTINV[1]: mux;
	wire IMUX_CE_OPTINV[2]: mux;
	wire IMUX_CE_OPTINV[3]: mux;
	wire IMUX_IOCLK[0]: mux;
	wire IMUX_IOCLK[1]: mux;
	wire IMUX_IOCLK[2]: mux;
	wire IMUX_IOCLK[3]: mux;
	wire IMUX_IOCLK[4]: mux;
	wire IMUX_IOCLK[5]: mux;
	wire IMUX_IOCLK[6]: mux;
	wire IMUX_IOCLK[7]: mux;
	wire IMUX_FAN_BX[0]: mux;
	wire IMUX_FAN_BX[1]: mux;
	wire IMUX_FAN_BX[2]: mux;
	wire IMUX_FAN_BX[3]: mux;
	wire IMUX_FAN_BY[0]: mux;
	wire IMUX_FAN_BY[1]: mux;
	wire IMUX_FAN_BY[2]: mux;
	wire IMUX_FAN_BY[3]: mux;
	wire IMUX_FAN_BX_BOUNCE[0]: mux;
	wire IMUX_FAN_BX_BOUNCE[1]: mux;
	wire IMUX_FAN_BX_BOUNCE[2]: mux;
	wire IMUX_FAN_BX_BOUNCE[3]: mux;
	wire IMUX_FAN_BY_BOUNCE[0]: mux;
	wire IMUX_FAN_BY_BOUNCE[1]: mux;
	wire IMUX_FAN_BY_BOUNCE[2]: mux;
	wire IMUX_FAN_BY_BOUNCE[3]: mux;
	wire IMUX_DATA[0]: mux;
	wire IMUX_DATA[1]: mux;
	wire IMUX_DATA[2]: mux;
	wire IMUX_DATA[3]: mux;
	wire IMUX_DATA[4]: mux;
	wire IMUX_DATA[5]: mux;
	wire IMUX_DATA[6]: mux;
	wire IMUX_DATA[7]: mux;
	wire IMUX_DATA[8]: mux;
	wire IMUX_DATA[9]: mux;
	wire IMUX_DATA[10]: mux;
	wire IMUX_DATA[11]: mux;
	wire IMUX_DATA[12]: mux;
	wire IMUX_DATA[13]: mux;
	wire IMUX_DATA[14]: mux;
	wire IMUX_DATA[15]: mux;
	wire IMUX_DATA[16]: mux;
	wire IMUX_DATA[17]: mux;
	wire IMUX_DATA[18]: mux;
	wire IMUX_DATA[19]: mux;
	wire IMUX_DATA[20]: mux;
	wire IMUX_DATA[21]: mux;
	wire IMUX_DATA[22]: mux;
	wire IMUX_DATA[23]: mux;
	wire IMUX_DATA[24]: mux;
	wire IMUX_DATA[25]: mux;
	wire IMUX_DATA[26]: mux;
	wire IMUX_DATA[27]: mux;
	wire IMUX_DATA[28]: mux;
	wire IMUX_DATA[29]: mux;
	wire IMUX_DATA[30]: mux;
	wire IMUX_DATA[31]: mux;
	wire OUT_FAN[0]: bel;
	wire OUT_FAN[1]: bel;
	wire OUT_FAN[2]: bel;
	wire OUT_FAN[3]: bel;
	wire OUT_FAN[4]: bel;
	wire OUT_FAN[5]: bel;
	wire OUT_FAN[6]: bel;
	wire OUT_FAN[7]: bel;
	wire OUT_FAN_BEL[0]: bel;
	wire OUT_FAN_BEL[1]: bel;
	wire OUT_FAN_BEL[2]: bel;
	wire OUT_FAN_BEL[3]: bel;
	wire OUT_FAN_BEL[4]: bel;
	wire OUT_FAN_BEL[5]: bel;
	wire OUT_FAN_BEL[6]: bel;
	wire OUT_FAN_BEL[7]: bel;
	wire OUT_SEC[0]: bel;
	wire OUT_SEC[1]: bel;
	wire OUT_SEC[2]: bel;
	wire OUT_SEC[3]: bel;
	wire OUT_SEC[4]: bel;
	wire OUT_SEC[5]: bel;
	wire OUT_SEC[6]: bel;
	wire OUT_SEC[7]: bel;
	wire OUT_SEC[8]: bel;
	wire OUT_SEC[9]: bel;
	wire OUT_SEC[10]: bel;
	wire OUT_SEC[11]: bel;
	wire OUT_SEC[12]: bel;
	wire OUT_SEC[13]: bel;
	wire OUT_SEC[14]: bel;
	wire OUT_SEC[15]: bel;
	wire OUT_SEC_BEL[0]: bel;
	wire OUT_SEC_BEL[1]: bel;
	wire OUT_SEC_BEL[2]: bel;
	wire OUT_SEC_BEL[3]: bel;
	wire OUT_SEC_BEL[4]: bel;
	wire OUT_SEC_BEL[5]: bel;
	wire OUT_SEC_BEL[6]: bel;
	wire OUT_SEC_BEL[7]: bel;
	wire OUT_SEC_BEL[8]: bel;
	wire OUT_SEC_BEL[9]: bel;
	wire OUT_SEC_BEL[10]: bel;
	wire OUT_SEC_BEL[11]: bel;
	wire OUT_SEC_BEL[12]: bel;
	wire OUT_SEC_BEL[13]: bel;
	wire OUT_SEC_BEL[14]: bel;
	wire OUT_SEC_BEL[15]: bel;
	wire OUT_HALF0[0]: bel;
	wire OUT_HALF0[1]: bel;
	wire OUT_HALF0[2]: bel;
	wire OUT_HALF0[3]: bel;
	wire OUT_HALF1[0]: bel;
	wire OUT_HALF1[1]: bel;
	wire OUT_HALF1[2]: bel;
	wire OUT_HALF1[3]: bel;
	wire OUT_HALF0_BEL[0]: bel;
	wire OUT_HALF0_BEL[1]: bel;
	wire OUT_HALF0_BEL[2]: bel;
	wire OUT_HALF0_BEL[3]: bel;
	wire OUT_HALF1_BEL[0]: bel;
	wire OUT_HALF1_BEL[1]: bel;
	wire OUT_HALF1_BEL[2]: bel;
	wire OUT_HALF1_BEL[3]: bel;
	wire IMUX_BUFG_CLK_INT[0]: mux;
	wire IMUX_BUFG_CLK_INT[1]: mux;
	wire IMUX_BUFG_CLK_INT[2]: mux;
	wire IMUX_BUFG_CLK_INT[3]: mux;
	wire IMUX_BUFG_CLK[0]: mux;
	wire IMUX_BUFG_CLK[1]: mux;
	wire IMUX_BUFG_CLK[2]: mux;
	wire IMUX_BUFG_CLK[3]: mux;
	wire IMUX_BUFG_SEL[0]: mux;
	wire IMUX_BUFG_SEL[1]: mux;
	wire IMUX_BUFG_SEL[2]: mux;
	wire IMUX_BUFG_SEL[3]: mux;
	wire IMUX_MULT_A[0]: mux;
	wire IMUX_MULT_A[1]: mux;
	wire IMUX_MULT_A[2]: mux;
	wire IMUX_MULT_A[3]: mux;
	wire IMUX_MULT_A[4]: mux;
	wire IMUX_MULT_A[5]: mux;
	wire IMUX_MULT_A[6]: mux;
	wire IMUX_MULT_A[7]: mux;
	wire IMUX_MULT_A[8]: mux;
	wire IMUX_MULT_A[9]: mux;
	wire IMUX_MULT_A[10]: mux;
	wire IMUX_MULT_A[11]: mux;
	wire IMUX_MULT_A[12]: mux;
	wire IMUX_MULT_A[13]: mux;
	wire IMUX_MULT_A[14]: mux;
	wire IMUX_MULT_A[15]: mux;
	wire IMUX_MULT_A[16]: mux;
	wire IMUX_MULT_A[17]: mux;
	wire IMUX_MULT_B[0]: mux;
	wire IMUX_MULT_B[1]: mux;
	wire IMUX_MULT_B[2]: mux;
	wire IMUX_MULT_B[3]: mux;
	wire IMUX_MULT_B[4]: mux;
	wire IMUX_MULT_B[5]: mux;
	wire IMUX_MULT_B[6]: mux;
	wire IMUX_MULT_B[7]: mux;
	wire IMUX_MULT_B[8]: mux;
	wire IMUX_MULT_B[9]: mux;
	wire IMUX_MULT_B[10]: mux;
	wire IMUX_MULT_B[11]: mux;
	wire IMUX_MULT_B[12]: mux;
	wire IMUX_MULT_B[13]: mux;
	wire IMUX_MULT_B[14]: mux;
	wire IMUX_MULT_B[15]: mux;
	wire IMUX_MULT_B[16]: mux;
	wire IMUX_MULT_B[17]: mux;

	tile_slot INT {
		bel_slot INT: routing;
		bel_slot PTE2OMUX: routing;

		tile_class INT_CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_CLB_FC {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_IOI_S3 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}
		}

		tile_class INT_IOI_FC {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[6][2], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[6][5]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][2], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][5]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[6][13], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[6][10]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][13], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][10]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[6][18], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[6][21]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][18], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][21]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[6][29], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[6][26]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][29], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][26]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[6][34], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[6][37]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][34], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][37]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[6][45], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[6][42]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][45], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][42]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[6][50], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[6][53]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][50], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][53]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[6][61], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[6][58]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][61], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][58]] {
					OUT_FAN[4] = 0b0000001,
					OUT_FAN[5] = 0b0000010,
					OUT_FAN[6] = 0b0100100,
					OUT_FAN[7] = 0b1100100,
					OUT_SEC[8] = 0b0000100,
					OUT_SEC[9] = 0b1101000,
					OUT_SEC[10] = 0b0110000,
					OUT_SEC[11] = 0b1100010,
					off = 0b0000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_IOI_S3E {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}
		}

		tile_class INT_IOI_S3A_WE {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][4], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][3], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][11], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][12], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][20], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][19], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][27], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][28], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][36], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][35], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][43], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][44], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][52], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][51], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][59], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][60], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[3] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_FAN[7] = 0b11010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11100000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[15] = 0b11001000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
			}
		}

		tile_class INT_IOI_S3A_SN {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[6][3], MAIN[7][0], MAIN[7][7], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[6][4], MAIN[7][1], MAIN[7][6], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[6][12], MAIN[7][15], MAIN[7][8], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[6][11], MAIN[7][14], MAIN[7][9], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[6][19], MAIN[7][16], MAIN[7][23], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[6][20], MAIN[7][17], MAIN[7][22], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[6][28], MAIN[7][31], MAIN[7][24], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[6][27], MAIN[7][30], MAIN[7][25], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[6][35], MAIN[7][32], MAIN[7][39], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[6][36], MAIN[7][33], MAIN[7][38], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[6][44], MAIN[7][47], MAIN[7][40], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[6][43], MAIN[7][46], MAIN[7][41], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[6][51], MAIN[7][48], MAIN[7][55], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[6][52], MAIN[7][49], MAIN[7][54], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[6][60], MAIN[7][63], MAIN[7][56], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[6][59], MAIN[7][62], MAIN[7][57], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00001000,
					OUT_FAN[6] = 0b10010000,
					OUT_SEC[8] = 0b00010000,
					OUT_SEC[9] = 0b01001000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11100000,
					OUT_SEC[14] = 0b11000001,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_IOCLK[0] @[MAIN[4][23], MAIN[4][22], MAIN[5][23], MAIN[5][16], MAIN[4][18], MAIN[5][20], MAIN[4][19], MAIN[4][21]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[1] @[MAIN[4][16], MAIN[4][17], MAIN[5][22], MAIN[5][17], MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][21]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[2] @[MAIN[4][24], MAIN[4][25], MAIN[5][24], MAIN[5][31], MAIN[4][29], MAIN[5][27], MAIN[4][28], MAIN[4][26]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[3] @[MAIN[4][31], MAIN[4][30], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][27], MAIN[5][26]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[4] @[MAIN[4][39], MAIN[4][38], MAIN[5][39], MAIN[5][32], MAIN[4][34], MAIN[5][36], MAIN[4][35], MAIN[4][37]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[5] @[MAIN[4][32], MAIN[4][33], MAIN[5][38], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][36], MAIN[5][37]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_IOCLK[6] @[MAIN[4][40], MAIN[4][41], MAIN[5][40], MAIN[5][47], MAIN[4][45], MAIN[5][43], MAIN[4][44], MAIN[4][42]] {
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
					off = 0b00000000,
				}
				mux IMUX_IOCLK[7] @[MAIN[4][47], MAIN[4][46], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[4][43], MAIN[5][42]] {
					PULLUP = 0b00000000,
					GCLK[0] = 0b01000001,
					GCLK[1] = 0b11000001,
					GCLK[2] = 0b11000010,
					GCLK[3] = 0b11000100,
					GCLK[4] = 0b11001000,
					GCLK[5] = 0b11010000,
					GCLK[6] = 0b10000010,
					GCLK[7] = 0b10000100,
					DBL_W1[4] = 0b10010000,
					DBL_W2[4] = 0b01100000,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b10001000,
					HEX_S1[4] = 0b01001000,
					HEX_S2[4] = 0b11100000,
					HEX_S3[4] = 0b00001000,
					HEX_S4[4] = 0b00000010,
					HEX_S5[4] = 0b00100000,
					HEX_S6[4] = 0b01010000,
					HEX_N0[4] = 0b00010000,
					HEX_N1[4] = 0b00000001,
					HEX_N2[4] = 0b00000100,
					HEX_N3[4] = 0b01000010,
					HEX_N4[4] = 0b01000100,
					HEX_N5[4] = 0b10100000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00000110,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b00001101,
					OMUX_E8 = 0b00110000,
					OMUX_W9 = 0b00001110,
					OMUX_N11 = 0b01000100,
					DBL_W0[4] = 0b01010000,
					DBL_W1[4] = 0b10001100,
					DBL_W1[5] = 0b00010010,
					DBL_W2[4] = 0b00011010,
					DBL_W2[5] = 0b01001100,
					DBL_E0[5] = 0b10011000,
					DBL_E1[4] = 0b00111000,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b01011000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b00111100,
					DBL_S1[4] = 0b00000101,
					DBL_S1[5] = 0b10011100,
					DBL_S2[4] = 0b00101100,
					DBL_S2[5] = 0b00010001,
					DBL_N1[4] = 0b00011001,
					DBL_N1[5] = 0b00011101,
					DBL_N2[4] = 0b01000000,
					DBL_N2[5] = 0b00011110,
					IMUX_FAN_BX[0] = 0b00000100,
					IMUX_FAN_BX[1] = 0b00100000,
					OUT_FAN[1] = 0b01011100,
					OUT_FAN[6] = 0b10000000,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					off = 0b00000000,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
			}
		}

		tile_class INT_BRAM_S3 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_BRAM_S3E {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_BRAM_S3A_03 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
			}
		}

		tile_class INT_BRAM_S3A_12 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_BRAM_S3ADSP {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][7], MAIN[6][6], MAIN[7][7], MAIN[6][5], MAIN[7][4], MAIN[6][3], MAIN[6][2], MAIN[7][0]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][0], MAIN[6][1], MAIN[7][6], MAIN[7][5], MAIN[7][3], MAIN[6][4], MAIN[7][2], MAIN[7][1]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][8], MAIN[6][9], MAIN[7][8], MAIN[6][10], MAIN[7][11], MAIN[6][12], MAIN[6][13], MAIN[7][15]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][15], MAIN[6][14], MAIN[7][9], MAIN[7][10], MAIN[7][12], MAIN[6][11], MAIN[7][13], MAIN[7][14]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][23], MAIN[6][22], MAIN[7][23], MAIN[6][21], MAIN[7][20], MAIN[6][19], MAIN[6][18], MAIN[7][16]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][16], MAIN[6][17], MAIN[7][22], MAIN[7][21], MAIN[7][19], MAIN[6][20], MAIN[7][18], MAIN[7][17]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][24], MAIN[6][25], MAIN[7][24], MAIN[6][26], MAIN[7][27], MAIN[6][28], MAIN[6][29], MAIN[7][31]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][31], MAIN[6][30], MAIN[7][25], MAIN[7][26], MAIN[7][28], MAIN[6][27], MAIN[7][29], MAIN[7][30]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF0[0] = 0b01001000,
					OUT_HALF0[1] = 0b01000100,
					OUT_HALF0[2] = 0b01010000,
					OUT_HALF0[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][39], MAIN[6][38], MAIN[7][39], MAIN[6][37], MAIN[7][36], MAIN[6][35], MAIN[6][34], MAIN[7][32]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][32], MAIN[6][33], MAIN[7][38], MAIN[7][37], MAIN[7][35], MAIN[6][36], MAIN[7][34], MAIN[7][33]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][40], MAIN[6][41], MAIN[7][40], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][47]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][47], MAIN[6][46], MAIN[7][41], MAIN[7][42], MAIN[7][44], MAIN[6][43], MAIN[7][45], MAIN[7][46]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][55], MAIN[6][54], MAIN[7][55], MAIN[6][53], MAIN[7][52], MAIN[6][51], MAIN[6][50], MAIN[7][48]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][48], MAIN[6][49], MAIN[7][54], MAIN[7][53], MAIN[7][51], MAIN[6][52], MAIN[7][50], MAIN[7][49]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][56], MAIN[6][57], MAIN[7][56], MAIN[6][58], MAIN[7][59], MAIN[6][60], MAIN[6][61], MAIN[7][63]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][63], MAIN[6][62], MAIN[7][57], MAIN[7][58], MAIN[7][60], MAIN[6][59], MAIN[7][61], MAIN[7][62]] {
					OUT_FAN[0] = 0b00000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00010000,
					OUT_FAN[5] = 0b00100000,
					OUT_FAN[6] = 0b01000001,
					OUT_FAN[7] = 0b01000010,
					OUT_SEC[4] = 0b10000001,
					OUT_SEC[5] = 0b10000010,
					OUT_SEC[7] = 0b10000100,
					OUT_SEC[8] = 0b10010000,
					OUT_SEC[9] = 0b10100000,
					OUT_SEC[10] = 0b11000001,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11001000,
					OUT_SEC[13] = 0b11000100,
					OUT_SEC[14] = 0b11010000,
					OUT_SEC[15] = 0b11100000,
					OUT_HALF1[0] = 0b01001000,
					OUT_HALF1[1] = 0b01000100,
					OUT_HALF1[2] = 0b01010000,
					OUT_HALF1[3] = 0b01100000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[0] @[MAIN[5][24], MAIN[5][25], MAIN[4][24], MAIN[4][26], MAIN[4][21], MAIN[4][23], MAIN[5][23], MAIN[4][20], MAIN[4][16], MAIN[5][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
				}
				mux IMUX_SR[0] @[MAIN[4][6], MAIN[4][5], MAIN[4][4], MAIN[5][5], MAIN[4][2], MAIN[5][2]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[1] @[MAIN[4][7], MAIN[4][8], MAIN[4][9], MAIN[5][9], MAIN[5][12], MAIN[4][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][1], MAIN[5][4], MAIN[4][3], MAIN[5][3], MAIN[5][1]] {
					PULLUP = 0b000000,
					DBL_W1[0] = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_E0[0] = 0b100001,
					DBL_E1[0] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_SR[3] @[MAIN[4][13], MAIN[4][12], MAIN[5][8], MAIN[4][10], MAIN[5][10], MAIN[5][11]] {
					PULLUP = 0b000000,
					DBL_W1[1] = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_E0[1] = 0b100001,
					DBL_E1[1] = 0b000001,
					HEX_S1[0] = 0b100010,
					HEX_S2[0] = 0b100100,
					HEX_S3[0] = 0b101000,
					HEX_S4[0] = 0b000010,
					HEX_S5[0] = 0b000100,
					HEX_S6[0] = 0b001000,
					HEX_N0[0] = 0b010010,
					HEX_N1[0] = 0b010100,
					HEX_N2[0] = 0b011000,
					HEX_N3[0] = 0b110010,
					HEX_N4[0] = 0b110100,
					HEX_N5[0] = 0b111000,
				}
				mux IMUX_CE[0] @[MAIN[4][55], MAIN[4][56], MAIN[5][51], MAIN[5][54], MAIN[4][54], MAIN[4][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[1] @[MAIN[4][58], MAIN[4][57], MAIN[4][61], MAIN[5][58], MAIN[5][61], MAIN[4][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[2] @[MAIN[4][51], MAIN[4][50], MAIN[5][53], MAIN[4][53], MAIN[5][55], MAIN[5][52]] {
					PULLUP = 0b000000,
					DBL_W1[6] = 0b010001,
					DBL_W2[6] = 0b000001,
					DBL_E0[6] = 0b110001,
					DBL_E1[6] = 0b100001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_CE[3] @[MAIN[4][62], MAIN[4][63], MAIN[5][60], MAIN[4][60], MAIN[5][62], MAIN[5][59]] {
					PULLUP = 0b000000,
					DBL_W1[7] = 0b000001,
					DBL_W2[7] = 0b010001,
					DBL_E0[7] = 0b100001,
					DBL_E1[7] = 0b110001,
					HEX_S1[7] = 0b110010,
					HEX_S2[7] = 0b110100,
					HEX_S3[7] = 0b111000,
					HEX_S4[7] = 0b100010,
					HEX_S5[7] = 0b100100,
					HEX_S6[7] = 0b101000,
					HEX_N0[7] = 0b011000,
					HEX_N1[7] = 0b010100,
					HEX_N2[7] = 0b010010,
					HEX_N3[7] = 0b001000,
					HEX_N4[7] = 0b000100,
					HEX_N5[7] = 0b000010,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_FAN_BX[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[0] @[MAIN[9][42], MAIN[9][40], MAIN[9][41], MAIN[10][43], MAIN[8][45], MAIN[9][39], MAIN[8][39], MAIN[10][39]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[1] @[MAIN[12][10], MAIN[12][8], MAIN[12][9], MAIN[11][7], MAIN[11][12], MAIN[10][11], MAIN[10][9], MAIN[12][11]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[4] @[MAIN[8][1], MAIN[8][2], MAIN[8][3], MAIN[8][4], MAIN[10][2], MAIN[9][0], MAIN[10][6], MAIN[9][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[5] @[MAIN[11][48], MAIN[11][47], MAIN[11][46], MAIN[11][45], MAIN[12][51], MAIN[11][50], MAIN[12][50], MAIN[10][44]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[6] @[MAIN[8][14], MAIN[8][16], MAIN[8][15], MAIN[8][17], MAIN[10][15], MAIN[9][14], MAIN[9][19], MAIN[10][16]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[7] @[MAIN[11][60], MAIN[11][61], MAIN[11][62], MAIN[11][58], MAIN[12][63], MAIN[10][63], MAIN[12][58], MAIN[10][58]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[8] @[MAIN[11][42], MAIN[11][41], MAIN[11][40], MAIN[11][39], MAIN[12][45], MAIN[10][42], MAIN[12][39], MAIN[10][38]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[9] @[MAIN[8][10], MAIN[8][8], MAIN[8][9], MAIN[8][11], MAIN[10][8], MAIN[9][7], MAIN[9][12], MAIN[10][10]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[10] @[MAIN[11][54], MAIN[11][55], MAIN[11][53], MAIN[11][52], MAIN[12][57], MAIN[11][57], MAIN[12][56], MAIN[10][50]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[11] @[MAIN[8][20], MAIN[8][22], MAIN[8][21], MAIN[8][23], MAIN[8][19], MAIN[9][20], MAIN[9][25], MAIN[10][22]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[12] @[MAIN[12][1], MAIN[12][2], MAIN[12][3], MAIN[11][0], MAIN[10][7], MAIN[11][4], MAIN[10][3], MAIN[12][4]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[13] @[MAIN[9][48], MAIN[9][46], MAIN[9][47], MAIN[9][50], MAIN[8][51], MAIN[9][45], MAIN[8][50], MAIN[10][45]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[14] @[MAIN[12][14], MAIN[12][16], MAIN[12][15], MAIN[11][14], MAIN[11][19], MAIN[10][17], MAIN[10][14], MAIN[12][17]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[15] @[MAIN[9][60], MAIN[9][62], MAIN[9][61], MAIN[10][62], MAIN[8][63], MAIN[9][58], MAIN[8][58], MAIN[10][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX_BOUNCE[0] = 0b00110000,
					IMUX_FAN_BX_BOUNCE[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX_BOUNCE[2] = 0b01110000,
					IMUX_FAN_BX_BOUNCE[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[0] = 0b00010000,
					IMUX_FAN_BY_BOUNCE[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY_BOUNCE[2] = 0b00001000,
					IMUX_FAN_BY_BOUNCE[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				permabuf IMUX_FAN_BX_BOUNCE[0] = IMUX_FAN_BX[0];
				permabuf IMUX_FAN_BX_BOUNCE[1] = IMUX_FAN_BX[1];
				permabuf IMUX_FAN_BX_BOUNCE[2] = IMUX_FAN_BX[2];
				permabuf IMUX_FAN_BX_BOUNCE[3] = IMUX_FAN_BX[3];
				permabuf IMUX_FAN_BY_BOUNCE[0] = IMUX_FAN_BY[0];
				permabuf IMUX_FAN_BY_BOUNCE[1] = IMUX_FAN_BY[1];
				permabuf IMUX_FAN_BY_BOUNCE[2] = IMUX_FAN_BY[2];
				permabuf IMUX_FAN_BY_BOUNCE[3] = IMUX_FAN_BY[3];
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[5][26];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[5][6];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[5][7];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[5][0];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[5][13];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[5][56];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[5][57];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[5][50];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[5][63];
			}
		}

		tile_class INT_DCM {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][6], MAIN[6][7], MAIN[7][0], MAIN[7][7], MAIN[6][3], MAIN[7][4], MAIN[6][2], MAIN[6][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[1] @[MAIN[6][1], MAIN[6][0], MAIN[7][1], MAIN[7][6], MAIN[6][4], MAIN[7][3], MAIN[7][2], MAIN[7][5]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[2] @[MAIN[6][9], MAIN[6][8], MAIN[7][15], MAIN[7][8], MAIN[6][12], MAIN[7][11], MAIN[6][13], MAIN[6][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[3] @[MAIN[6][14], MAIN[6][15], MAIN[7][14], MAIN[7][9], MAIN[6][11], MAIN[7][12], MAIN[7][13], MAIN[7][10]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[4] @[MAIN[6][22], MAIN[6][23], MAIN[7][16], MAIN[7][23], MAIN[6][19], MAIN[7][20], MAIN[6][18], MAIN[6][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[5] @[MAIN[6][17], MAIN[6][16], MAIN[7][17], MAIN[7][22], MAIN[6][20], MAIN[7][19], MAIN[7][18], MAIN[7][21]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[6] @[MAIN[6][25], MAIN[6][24], MAIN[7][31], MAIN[7][24], MAIN[6][28], MAIN[7][27], MAIN[6][29], MAIN[6][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[7] @[MAIN[6][30], MAIN[6][31], MAIN[7][30], MAIN[7][25], MAIN[6][27], MAIN[7][28], MAIN[7][29], MAIN[7][26]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[8] @[MAIN[6][38], MAIN[6][39], MAIN[7][32], MAIN[7][39], MAIN[6][35], MAIN[7][36], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[9] @[MAIN[6][33], MAIN[6][32], MAIN[7][33], MAIN[7][38], MAIN[6][36], MAIN[7][35], MAIN[7][34], MAIN[7][37]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[10] @[MAIN[6][41], MAIN[6][40], MAIN[7][47], MAIN[7][40], MAIN[6][44], MAIN[7][43], MAIN[6][45], MAIN[6][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[11] @[MAIN[6][46], MAIN[6][47], MAIN[7][46], MAIN[7][41], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[7][42]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[12] @[MAIN[6][54], MAIN[6][55], MAIN[7][48], MAIN[7][55], MAIN[6][51], MAIN[7][52], MAIN[6][50], MAIN[6][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[13] @[MAIN[6][49], MAIN[6][48], MAIN[7][49], MAIN[7][54], MAIN[6][52], MAIN[7][51], MAIN[7][50], MAIN[7][53]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[14] @[MAIN[6][57], MAIN[6][56], MAIN[7][63], MAIN[7][56], MAIN[6][60], MAIN[7][59], MAIN[6][61], MAIN[6][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux OMUX[15] @[MAIN[6][62], MAIN[6][63], MAIN[7][62], MAIN[7][57], MAIN[6][59], MAIN[7][60], MAIN[7][61], MAIN[7][58]] {
					OUT_FAN[0] = 0b01000001,
					OUT_FAN[1] = 0b00000010,
					OUT_FAN[2] = 0b00000100,
					OUT_FAN[3] = 0b00001000,
					OUT_FAN[4] = 0b00000001,
					OUT_FAN[5] = 0b00010000,
					OUT_FAN[6] = 0b10100000,
					OUT_FAN[7] = 0b11100000,
					OUT_SEC[0] = 0b10000100,
					OUT_SEC[1] = 0b10001000,
					OUT_SEC[2] = 0b10000001,
					OUT_SEC[3] = 0b10010000,
					OUT_SEC[4] = 0b01100000,
					OUT_SEC[5] = 0b01000010,
					OUT_SEC[6] = 0b01000100,
					OUT_SEC[7] = 0b01001000,
					OUT_SEC[8] = 0b00100000,
					OUT_SEC[9] = 0b01010000,
					OUT_SEC[10] = 0b10000010,
					OUT_SEC[11] = 0b11000010,
					OUT_SEC[12] = 0b11000100,
					OUT_SEC[13] = 0b11001000,
					OUT_SEC[14] = 0b11000001,
					OUT_SEC[15] = 0b11010000,
					off = 0b00000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000001,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					OUT_FAN[3] = 0b000010,
					OUT_FAN[4] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					OUT_FAN[2] = 0b001000,
					OUT_FAN[5] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					OUT_FAN[3] = 0b010001,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					OUT_FAN[2] = 0b011000,
					OUT_FAN[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					OUT_FAN[5] = 0b000010,
					OUT_FAN[6] = 0b010010,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					OUT_FAN[1] = 0b001000,
					OUT_FAN[7] = 0b011000,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					OUT_FAN[0] = 0b000010,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					OUT_FAN[3] = 0b000001,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					OUT_FAN[2] = 0b000100,
					OUT_FAN[4] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					OUT_FAN[5] = 0b010001,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					OUT_FAN[3] = 0b010100,
					OUT_FAN[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					OUT_FAN[2] = 0b010010,
					OUT_FAN[5] = 0b000010,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					OUT_FAN[1] = 0b000100,
					OUT_FAN[6] = 0b010100,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					OUT_FAN[0] = 0b000010,
					OUT_FAN[7] = 0b010010,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					OUT_FAN[6] = 0b000001,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[0] = 0b00001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					OUT_FAN[6] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[3] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[5] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					OUT_FAN[3] = 0b01001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					OUT_FAN[5] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					OUT_FAN[0] = 0b00010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[3] = 0b00001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[2] = 0b00100,
					OUT_FAN[4] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					OUT_FAN[5] = 0b01001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[3] = 0b01100,
					OUT_FAN[4] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[2] = 0b01100,
					OUT_FAN[5] = 0b00100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					OUT_FAN[1] = 0b00100,
					OUT_FAN[6] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					OUT_FAN[0] = 0b00100,
					OUT_FAN[7] = 0b01100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					OUT_FAN[6] = 0b00001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][36], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[4][32], MAIN[4][33], MAIN[4][34], MAIN[4][35], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[4] = 0b000100100000000,
					DBL_W2[4] = 0b000101000000000,
					DBL_E0[4] = 0b000011000000000,
					DBL_E1[4] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[5][27], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[5][31], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[3] = 0b000100100000000,
					DBL_W2[3] = 0b000101000000000,
					DBL_E0[3] = 0b000011000000000,
					DBL_E1[3] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[5][36], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[5][32], MAIN[5][33], MAIN[5][34], MAIN[5][35], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					PULLUP = 0b000000000000000,
					GCLK[0] = 0b000010000000001,
					GCLK[1] = 0b000010000000010,
					GCLK[2] = 0b000010000000100,
					GCLK[3] = 0b000010000001000,
					GCLK[4] = 0b000100000000001,
					GCLK[5] = 0b000100000000010,
					GCLK[6] = 0b000100000000100,
					GCLK[7] = 0b000100000001000,
					DCM_CLKPAD[0] = 0b001000000010000,
					DCM_CLKPAD[1] = 0b001000000100000,
					DCM_CLKPAD[2] = 0b001000001000000,
					DCM_CLKPAD[3] = 0b001000010000000,
					DBL_W1[4] = 0b000100100000000,
					DBL_W2[4] = 0b000101000000000,
					DBL_E0[4] = 0b000011000000000,
					DBL_E1[4] = 0b000010100000000,
					HEX_S1[4] = 0b010001000000000,
					HEX_S2[4] = 0b010000000000100,
					HEX_S3[4] = 0b010000000000001,
					HEX_S4[4] = 0b100000100000000,
					HEX_S5[4] = 0b100000000000100,
					HEX_S6[4] = 0b100000000000001,
					HEX_N0[4] = 0b100000000000010,
					HEX_N1[4] = 0b100000000001000,
					HEX_N2[4] = 0b100001000000000,
					HEX_N3[4] = 0b010000000000010,
					HEX_N4[4] = 0b010000000001000,
					HEX_N5[4] = 0b010000100000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
					off = 0b00000000,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					PULLUP = 0b00000000,
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					OUT_FAN[1] = 0b11101000,
					OUT_FAN[6] = 0b00010000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					PULLUP = 0b00000000,
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					OUT_FAN[2] = 0b11101000,
					OUT_FAN[5] = 0b11110000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					PULLUP = 0b00000000,
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					OUT_FAN[3] = 0b11101000,
					OUT_FAN[4] = 0b00100100,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					PULLUP = 0b00000000,
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					OUT_FAN[0] = 0b00010000,
					OUT_FAN[7] = 0b00000100,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
			}

			switchbox PTE2OMUX {
				mux OUT_SEC[12] @[MAIN[3][23], MAIN[3][22], MAIN[3][21]] {
					~IMUX_CLK_OPTINV[3] = 0b011,
					IMUX_DATA[3] = 0b101,
					IMUX_DATA[19] = 0b100,
					IMUX_DATA[23] = 0b010,
					IMUX_DATA[27] = 0b110,
					IMUX_DATA[31] = 0b001,
					off = 0b000,
				}
				mux OUT_SEC[13] @[MAIN[3][16], MAIN[3][18], MAIN[3][17]] {
					~IMUX_CLK_OPTINV[2] = 0b011,
					IMUX_DATA[18] = 0b100,
					IMUX_DATA[22] = 0b001,
					IMUX_DATA[26] = 0b101,
					IMUX_DATA[30] = 0b010,
					off = 0b000,
				}
				mux OUT_SEC[14] @[MAIN[3][48], MAIN[3][49], MAIN[3][50]] {
					~IMUX_CLK_OPTINV[1] = 0b011,
					IMUX_DATA[2] = 0b101,
					IMUX_DATA[17] = 0b100,
					IMUX_DATA[21] = 0b010,
					IMUX_DATA[25] = 0b110,
					IMUX_DATA[29] = 0b001,
					off = 0b000,
				}
				mux OUT_SEC[15] @[MAIN[3][42], MAIN[3][41], MAIN[3][40]] {
					IMUX_DATA[16] = 0b001,
					IMUX_DATA[20] = 0b010,
					IMUX_DATA[24] = 0b011,
					IMUX_DATA[28] = 0b100,
					off = 0b000,
				}
			}
		}

		tile_class INT_DCM_S3_DUMMY {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[14][22], MAIN[13][20]] {
					OMUX_WN14 = 0b010001,
					DBL_W2[0] = 0b100001,
					DBL_W2[2] = 0b110001,
					DBL_S1[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[14][54], MAIN[13][52]] {
					OMUX_SW5 = 0b000001,
					OMUX_W9 = 0b010001,
					DBL_W2[4] = 0b100001,
					DBL_W2[6] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[13][60], MAIN[14][62]] {
					OMUX_S0 = 0b010001,
					OMUX_WS1 = 0b000010,
					DBL_W2[5] = 0b100010,
					DBL_W2[7] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[15][22], MAIN[13][23], MAIN[13][22], MAIN[13][21]] {
					OMUX_NE12 = 0b000001,
					DBL_E2[2] = 0b010001,
					DBL_E2[4] = 0b110001,
					DBL_S1[2] = 0b110010,
					DBL_S2[4] = 0b010010,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b010100,
					HEX_W6[2] = 0b101000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b100100,
					HEX_N3[2] = 0b011000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][2], MAIN[15][3], MAIN[13][0], MAIN[15][1], MAIN[13][1], MAIN[13][2]] {
					OMUX_S0 = 0b000001,
					DBL_W1[0] = 0b010010,
					DBL_W2_N[6] = 0b010100,
					DBL_E1[0] = 0b110010,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110001,
					DBL_S2[2] = 0b010001,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b100100,
					HEX_E3[0] = 0b011000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b101000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][17], MAIN[13][18]] {
					OMUX_S4 = 0b010001,
					DBL_W1[2] = 0b100010,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110010,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][26], MAIN[15][27], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b010010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b010100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b010001,
					HEX_W3[3] = 0b011000,
					HEX_W6[2] = 0b101000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b100010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][57], MAIN[13][56], MAIN[13][58]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[7] = 0b100010,
					DBL_W2[5] = 0b110010,
					DBL_E1[7] = 0b110100,
					DBL_E2_S[0] = 0b100100,
					DBL_S2[7] = 0b110001,
					DBL_S3[1] = 0b100001,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000010,
					HEX_S6[7] = 0b010010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[13][3]] {
					OMUX_EN8 = 0b000001,
					OMUX_N9 = 0b010001,
					DBL_W1[0] = 0b100010,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110010,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100001,
					DBL_N3[6] = 0b110001,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[13][19]] {
					OMUX_W1 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[2] = 0b100010,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110010,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110001,
					DBL_N2[2] = 0b100001,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][57], MAIN[14][56], MAIN[13][59]] {
					OMUX_W9 = 0b010001,
					OMUX_N11 = 0b000001,
					DBL_W1[7] = 0b100010,
					DBL_W2[5] = 0b110010,
					DBL_E1[7] = 0b110100,
					DBL_E2_S[0] = 0b100100,
					DBL_N2[5] = 0b110001,
					DBL_N2[7] = 0b100001,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000010,
					HEX_S6[7] = 0b010010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[18][21], MAIN[16][23], MAIN[16][22]] {
					OMUX_WN14 = 0b01001,
					HEX_W6[0] = 0b10001,
					HEX_W6[2] = 0b11001,
					HEX_S3[2] = 0b11010,
					HEX_S6[4] = 0b00010,
					HEX_N3[2] = 0b10100,
					HEX_N6[1] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[18][53], MAIN[16][55], MAIN[16][54]] {
					OMUX_SW5 = 0b00001,
					OMUX_W9 = 0b01001,
					HEX_W6[4] = 0b10001,
					HEX_W6[6] = 0b11001,
					HEX_S3[6] = 0b11010,
					HEX_S7[0] = 0b00010,
					HEX_N3[6] = 0b10100,
					HEX_N6[5] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[18][60], MAIN[17][63]] {
					OMUX_S0 = 0b01001,
					OMUX_WS1 = 0b00010,
					HEX_W6[5] = 0b10010,
					HEX_W6[7] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][21], MAIN[16][20], MAIN[17][23], MAIN[17][22], MAIN[18][20]] {
					OMUX_NE12 = 0b00001,
					HEX_E6[2] = 0b01001,
					HEX_E6[4] = 0b11001,
					HEX_S3[2] = 0b11010,
					HEX_S6[4] = 0b00010,
					HEX_N3[2] = 0b01100,
					HEX_N6[1] = 0b10010,
					LH[6] = 0b01010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][55], MAIN[17][54], MAIN[18][52]] {
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11010,
					HEX_S7[0] = 0b00010,
					HEX_N3[6] = 0b10100,
					HEX_N6[5] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][0], MAIN[17][1], MAIN[18][3]] {
					OMUX_S0 = 0b00001,
					HEX_W3[0] = 0b01010,
					HEX_W6_N[6] = 0b00010,
					HEX_E3[0] = 0b11010,
					HEX_E6[1] = 0b10010,
					HEX_S6[0] = 0b11001,
					HEX_S6[2] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][16], MAIN[17][17], MAIN[18][19]] {
					OMUX_S4 = 0b01001,
					HEX_W3[2] = 0b01010,
					HEX_W6[0] = 0b00010,
					HEX_E3[2] = 0b11010,
					HEX_E6[3] = 0b10010,
					HEX_S6[2] = 0b11001,
					HEX_S6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][26], MAIN[17][27], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b01010,
					HEX_W6[1] = 0b01100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b01001,
					LV[6] = 0b10010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[18][58], MAIN[16][56], MAIN[16][57]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[7] = 0b10010,
					HEX_W6[5] = 0b10100,
					HEX_E3[7] = 0b11010,
					HEX_E6_S[0] = 0b00010,
					HEX_S6[7] = 0b11001,
					HEX_S7[1] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[18][2], MAIN[16][0], MAIN[16][1]] {
					OMUX_EN8 = 0b00001,
					OMUX_N9 = 0b01001,
					HEX_W3[0] = 0b01010,
					HEX_W6_N[6] = 0b00010,
					HEX_E3[0] = 0b11010,
					HEX_E6[1] = 0b10010,
					HEX_N6[0] = 0b10001,
					HEX_N7[6] = 0b11001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[18][18], MAIN[16][16], MAIN[16][17]] {
					OMUX_W1 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[2] = 0b01010,
					HEX_W6[0] = 0b00010,
					HEX_E3[2] = 0b11010,
					HEX_E6[3] = 0b10010,
					HEX_N6[0] = 0b11001,
					HEX_N6[2] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][56], MAIN[17][57], MAIN[18][59]] {
					OMUX_W9 = 0b01001,
					OMUX_N11 = 0b00001,
					HEX_W3[7] = 0b10010,
					HEX_W6[5] = 0b10100,
					HEX_E3[7] = 0b11010,
					HEX_E6_S[0] = 0b00010,
					HEX_N6[5] = 0b11001,
					HEX_N6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][41], MAIN[18][40]] {
					OMUX_S4 = 0b101,
					DBL_W1[4] = 0b001,
					DBL_E1[4] = 0b010,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][32], MAIN[18][33]] {
					OMUX_S4 = 0b101,
					DBL_W1[4] = 0b001,
					DBL_E1[4] = 0b010,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][0], MAIN[18][1], MAIN[18][6]] {
					OMUX_E2 = 0b00001,
					DBL_W1[1] = 0b11010,
					DBL_E1[2] = 0b01001,
					HEX_E1[0] = 0b10100,
					HEX_E2[0] = 0b01010,
					HEX_E3[0] = 0b11001,
					HEX_E4[0] = 0b11100,
					HEX_E5[0] = 0b00100,
					HEX_E6[0] = 0b00010,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][57], MAIN[18][63]] {
					OMUX_W9 = 0b00001,
					DBL_W1[7] = 0b00010,
					DBL_E1[7] = 0b01001,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10001,
					HEX_W3[6] = 0b01010,
					HEX_W4[6] = 0b11001,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][17], MAIN[18][16], MAIN[18][15]] {
					OMUX_E2 = 0b00001,
					DBL_W1[1] = 0b11010,
					DBL_E1[2] = 0b01001,
					HEX_E1[0] = 0b10100,
					HEX_E2[0] = 0b01010,
					HEX_E3[0] = 0b11001,
					HEX_E4[0] = 0b11100,
					HEX_E5[0] = 0b00100,
					HEX_E6[0] = 0b00010,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][48], MAIN[18][46]] {
					OMUX_W9 = 0b00001,
					DBL_W1[7] = 0b00010,
					DBL_E1[7] = 0b01001,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10001,
					HEX_W3[6] = 0b01010,
					HEX_W4[6] = 0b11001,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
			}
		}

		tile_class INT_DCM_S3E_DUMMY {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][7], MAIN[6][5], MAIN[6][3], MAIN[7][4], MAIN[6][7], MAIN[6][6]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[1] @[MAIN[7][6], MAIN[7][5], MAIN[6][4], MAIN[7][3], MAIN[6][1], MAIN[6][0]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[2] @[MAIN[7][8], MAIN[6][10], MAIN[6][12], MAIN[7][11], MAIN[6][9], MAIN[6][8]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[3] @[MAIN[7][9], MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[6][15], MAIN[6][14]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[4] @[MAIN[7][23], MAIN[6][21], MAIN[6][19], MAIN[7][20], MAIN[6][23], MAIN[6][22]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[5] @[MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[7][19], MAIN[6][17], MAIN[6][16]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[6] @[MAIN[7][24], MAIN[6][26], MAIN[6][28], MAIN[7][27], MAIN[6][25], MAIN[6][24]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[7] @[MAIN[7][25], MAIN[7][26], MAIN[6][27], MAIN[7][28], MAIN[6][31], MAIN[6][30]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[8] @[MAIN[7][39], MAIN[6][37], MAIN[6][35], MAIN[7][36], MAIN[6][39], MAIN[6][38]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[9] @[MAIN[7][38], MAIN[7][37], MAIN[6][36], MAIN[7][35], MAIN[6][33], MAIN[6][32]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[10] @[MAIN[7][40], MAIN[6][42], MAIN[6][44], MAIN[7][43], MAIN[6][41], MAIN[6][40]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[11] @[MAIN[7][41], MAIN[7][42], MAIN[6][43], MAIN[7][44], MAIN[6][47], MAIN[6][46]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[12] @[MAIN[7][55], MAIN[6][53], MAIN[6][51], MAIN[7][52], MAIN[6][55], MAIN[6][54]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[13] @[MAIN[7][54], MAIN[7][53], MAIN[6][52], MAIN[7][51], MAIN[6][49], MAIN[6][48]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[14] @[MAIN[7][56], MAIN[6][58], MAIN[6][60], MAIN[7][59], MAIN[6][57], MAIN[6][56]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux OMUX[15] @[MAIN[7][57], MAIN[7][58], MAIN[6][59], MAIN[7][60], MAIN[6][63], MAIN[6][62]] {
					OUT_SEC[12] = 0b000111,
					OUT_SEC[13] = 0b001011,
					OUT_SEC[14] = 0b010011,
					OUT_SEC[15] = 0b100011,
					off = 0b000000,
				}
				mux DBL_W0[0] @[MAIN[14][4], MAIN[14][5], MAIN[15][7], MAIN[14][7], MAIN[14][6], MAIN[13][4]] {
					OMUX_S0 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[0] = 0b110001,
					DBL_W2_N[6] = 0b100001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[1] @[MAIN[14][12], MAIN[14][13], MAIN[14][14], MAIN[15][15], MAIN[14][15], MAIN[13][12]] {
					OMUX[2] = 0b000001,
					OMUX_W1 = 0b010001,
					DBL_W2[1] = 0b110001,
					DBL_W2_N[7] = 0b100001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[2] @[MAIN[14][20], MAIN[14][21], MAIN[15][23], MAIN[14][23], MAIN[13][20], MAIN[14][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_WN14 = 0b010010,
					DBL_W2[0] = 0b100010,
					DBL_W2[2] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[3] @[MAIN[14][28], MAIN[14][29], MAIN[14][30], MAIN[15][31], MAIN[14][31], MAIN[13][28]] {
					OMUX_W6 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W2[1] = 0b100001,
					DBL_W2[3] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[4] @[MAIN[14][36], MAIN[14][37], MAIN[15][39], MAIN[14][39], MAIN[14][38], MAIN[13][36]] {
					OMUX_WS1 = 0b000001,
					OMUX_N12 = 0b010001,
					DBL_W2[2] = 0b100001,
					DBL_W2[4] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[5] @[MAIN[14][44], MAIN[14][45], MAIN[14][46], MAIN[15][47], MAIN[14][47], MAIN[13][44]] {
					OMUX_S3 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W2[3] = 0b100001,
					DBL_W2[5] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_W0[6] @[MAIN[14][52], MAIN[14][53], MAIN[15][55], MAIN[14][55], MAIN[13][52], MAIN[14][54]] {
					OMUX[11] = 0b010001,
					OMUX_SW5 = 0b000010,
					OMUX_W9 = 0b010010,
					DBL_W2[4] = 0b100010,
					DBL_W2[6] = 0b110010,
					DBL_S1[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_W0[7] @[MAIN[14][60], MAIN[14][61], MAIN[15][63], MAIN[14][63], MAIN[14][62], MAIN[13][60]] {
					OMUX[9] = 0b010001,
					OMUX_S0 = 0b010010,
					OMUX_WS1 = 0b000001,
					DBL_W2[5] = 0b100001,
					DBL_W2[7] = 0b110001,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110010,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100010,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[0] @[MAIN[15][4], MAIN[15][5], MAIN[15][6], MAIN[13][7], MAIN[13][6], MAIN[13][5]] {
					OMUX_E2 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[0] = 0b100001,
					DBL_E2[2] = 0b110001,
					DBL_S1[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					DBL_N1[0] = 0b110100,
					DBL_N3[7] = 0b100100,
					HEX_W6[0] = 0b011000,
					HEX_E6[0] = 0b000100,
					HEX_S3[0] = 0b111000,
					HEX_S6[1] = 0b010100,
					HEX_N3[0] = 0b101000,
					HEX_N6[0] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[1] @[MAIN[15][12], MAIN[15][13], MAIN[13][14], MAIN[15][14], MAIN[13][15], MAIN[13][13]] {
					OMUX_S4 = 0b010001,
					OMUX_N10 = 0b000001,
					DBL_E2[1] = 0b100001,
					DBL_E2[3] = 0b110001,
					DBL_S1[1] = 0b100010,
					DBL_S2[3] = 0b110010,
					DBL_N1[1] = 0b110100,
					DBL_N2[0] = 0b100100,
					HEX_W6[1] = 0b010100,
					HEX_E6[1] = 0b000010,
					HEX_S3[1] = 0b111000,
					HEX_S6[2] = 0b010010,
					HEX_N3[1] = 0b101000,
					HEX_N6[1] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[2] @[MAIN[15][20], MAIN[15][21], MAIN[15][22], MAIN[13][23], MAIN[13][21], MAIN[13][22]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_E2[2] = 0b100010,
					DBL_E2[4] = 0b110010,
					DBL_S1[2] = 0b110001,
					DBL_S2[4] = 0b100001,
					DBL_N1[2] = 0b110100,
					DBL_N2[1] = 0b100100,
					HEX_W6[2] = 0b011000,
					HEX_E6[2] = 0b000100,
					HEX_S3[2] = 0b111000,
					HEX_S6[3] = 0b010100,
					HEX_N3[2] = 0b101000,
					HEX_N6[2] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[3] @[MAIN[15][28], MAIN[15][29], MAIN[13][30], MAIN[15][30], MAIN[13][31], MAIN[13][29]] {
					OMUX_SE3 = 0b010001,
					OMUX_EN8 = 0b000001,
					DBL_E2[3] = 0b100001,
					DBL_E2[5] = 0b110001,
					DBL_S1[3] = 0b100010,
					DBL_S2[5] = 0b110010,
					DBL_N1[3] = 0b110100,
					DBL_N2[2] = 0b100100,
					HEX_W6[3] = 0b010100,
					HEX_E6[3] = 0b000010,
					HEX_S3[3] = 0b111000,
					HEX_S6[4] = 0b010010,
					HEX_N3[3] = 0b101000,
					HEX_N6[3] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[4] @[MAIN[15][36], MAIN[15][37], MAIN[15][38], MAIN[13][39], MAIN[13][38], MAIN[13][37]] {
					OMUX_E7 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_E2[4] = 0b100001,
					DBL_E2[6] = 0b110001,
					DBL_S1[4] = 0b110010,
					DBL_S2[6] = 0b100010,
					DBL_N1[4] = 0b110100,
					DBL_N2[3] = 0b100100,
					HEX_W6[4] = 0b011000,
					HEX_E6[4] = 0b000100,
					HEX_S3[4] = 0b111000,
					HEX_S6[5] = 0b010100,
					HEX_N3[4] = 0b101000,
					HEX_N6[4] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[5] @[MAIN[15][44], MAIN[15][45], MAIN[13][46], MAIN[15][46], MAIN[13][47], MAIN[13][45]] {
					OMUX_ES7 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_E2[5] = 0b100001,
					DBL_E2[7] = 0b110001,
					DBL_S1[5] = 0b100010,
					DBL_S2[7] = 0b110010,
					DBL_N1[5] = 0b110100,
					DBL_N2[4] = 0b100100,
					HEX_W6[5] = 0b010100,
					HEX_E6[5] = 0b000010,
					HEX_S3[5] = 0b111000,
					HEX_S6[6] = 0b010010,
					HEX_N3[5] = 0b101000,
					HEX_N6[5] = 0b000100,
					off = 0b000000,
				}
				mux DBL_E0[6] @[MAIN[15][52], MAIN[15][53], MAIN[15][54], MAIN[13][55], MAIN[13][54], MAIN[13][53]] {
					OMUX[9] = 0b000001,
					OMUX[11] = 0b010010,
					OMUX_SE3 = 0b010001,
					DBL_E2[6] = 0b100001,
					DBL_E2_S[0] = 0b110001,
					DBL_S1[6] = 0b110010,
					DBL_S3[0] = 0b100010,
					DBL_N1[6] = 0b110100,
					DBL_N2[5] = 0b100100,
					HEX_W6[6] = 0b011000,
					HEX_E6[6] = 0b000100,
					HEX_S3[6] = 0b111000,
					HEX_S6[7] = 0b010100,
					HEX_N3[6] = 0b101000,
					HEX_N6[6] = 0b001000,
					off = 0b000000,
				}
				mux DBL_E0[7] @[MAIN[15][60], MAIN[15][61], MAIN[15][62], MAIN[13][63], MAIN[13][61], MAIN[13][62]] {
					OMUX_S0 = 0b010001,
					OMUX_S2 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_E2[7] = 0b100010,
					DBL_E2_S[1] = 0b110010,
					DBL_S1[7] = 0b100100,
					DBL_S3[1] = 0b110100,
					DBL_N1[7] = 0b111000,
					DBL_N2[6] = 0b101000,
					HEX_W6[7] = 0b011000,
					HEX_E6[7] = 0b000100,
					HEX_S3[7] = 0b110001,
					HEX_S7[0] = 0b010100,
					HEX_N3[7] = 0b100001,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[0] @[MAIN[15][3], MAIN[15][2], MAIN[13][0], MAIN[15][1], MAIN[13][2], MAIN[13][1]] {
					OMUX[0] = 0b010001,
					OMUX[2] = 0b010010,
					OMUX_S0 = 0b000010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_S2[0] = 0b110010,
					DBL_S2[2] = 0b100010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[1] @[MAIN[15][11], MAIN[15][10], MAIN[15][9], MAIN[13][9], MAIN[13][8], MAIN[13][10]] {
					OMUX[2] = 0b000001,
					OMUX_E2 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_S2[1] = 0b110001,
					DBL_S2[3] = 0b100001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[2] @[MAIN[15][19], MAIN[15][18], MAIN[13][16], MAIN[15][17], MAIN[13][18], MAIN[13][17]] {
					OMUX[4] = 0b000001,
					OMUX[6] = 0b000010,
					OMUX_S4 = 0b010010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_S2[2] = 0b110010,
					DBL_S2[4] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[3] @[MAIN[15][27], MAIN[15][26], MAIN[15][25], MAIN[13][25], MAIN[13][24], MAIN[13][26]] {
					OMUX[6] = 0b010001,
					OMUX_W6 = 0b000001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_S2[3] = 0b110001,
					DBL_S2[5] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[4] @[MAIN[15][35], MAIN[15][34], MAIN[13][32], MAIN[15][33], MAIN[13][33], MAIN[13][34]] {
					OMUX_WS1 = 0b000001,
					OMUX_SE3 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_S2[4] = 0b110001,
					DBL_S2[6] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[5] @[MAIN[15][43], MAIN[15][42], MAIN[15][41], MAIN[13][41], MAIN[13][40], MAIN[13][42]] {
					OMUX_S3 = 0b000001,
					OMUX_E8 = 0b010001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_S2[5] = 0b110001,
					DBL_S2[7] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_S0[6] @[MAIN[15][51], MAIN[15][50], MAIN[13][48], MAIN[15][49], MAIN[13][49], MAIN[13][50]] {
					OMUX_SW5 = 0b000001,
					OMUX_ES7 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_S2[6] = 0b110001,
					DBL_S3[0] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_S0[7] @[MAIN[15][59], MAIN[15][58], MAIN[15][57], MAIN[13][56], MAIN[13][58], MAIN[13][57]] {
					OMUX[11] = 0b010001,
					OMUX_WS1 = 0b000010,
					OMUX_SE3 = 0b010010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_S2[7] = 0b110010,
					DBL_S3[1] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[0] @[MAIN[14][3], MAIN[14][2], MAIN[14][0], MAIN[15][0], MAIN[13][3], MAIN[14][1]] {
					OMUX[0] = 0b010001,
					OMUX_EN8 = 0b000010,
					OMUX_N9 = 0b010010,
					DBL_W1[0] = 0b100001,
					DBL_W2_N[6] = 0b100100,
					DBL_E1[0] = 0b110001,
					DBL_E2[1] = 0b111000,
					DBL_N2[0] = 0b100010,
					DBL_N3[6] = 0b110010,
					HEX_W3[0] = 0b110100,
					HEX_W6_N[7] = 0b010100,
					HEX_E3[0] = 0b101000,
					HEX_E6[0] = 0b001000,
					HEX_S6[0] = 0b011000,
					HEX_N6[0] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[1] @[MAIN[14][11], MAIN[14][10], MAIN[15][8], MAIN[14][9], MAIN[14][8], MAIN[13][11]] {
					OMUX_N10 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[1] = 0b100010,
					DBL_W2_N[7] = 0b110010,
					DBL_E1[1] = 0b110100,
					DBL_E2[2] = 0b100100,
					DBL_N2[1] = 0b100001,
					DBL_N3[7] = 0b110001,
					HEX_W3[1] = 0b101000,
					HEX_W6[0] = 0b011000,
					HEX_E3[1] = 0b111000,
					HEX_E6[1] = 0b000010,
					HEX_S6[1] = 0b010010,
					HEX_N6[1] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[2] @[MAIN[14][19], MAIN[14][18], MAIN[14][16], MAIN[15][16], MAIN[13][19], MAIN[14][17]] {
					OMUX[4] = 0b000001,
					OMUX_W1 = 0b010010,
					OMUX_NE12 = 0b000010,
					DBL_W1[2] = 0b100001,
					DBL_W2[0] = 0b100100,
					DBL_E1[2] = 0b110001,
					DBL_E2[3] = 0b111000,
					DBL_N2[0] = 0b110010,
					DBL_N2[2] = 0b100010,
					HEX_W3[2] = 0b110100,
					HEX_W6[1] = 0b010100,
					HEX_E3[2] = 0b101000,
					HEX_E6[2] = 0b001000,
					HEX_S6[2] = 0b011000,
					HEX_N6[2] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[3] @[MAIN[14][27], MAIN[14][26], MAIN[15][24], MAIN[14][25], MAIN[14][24], MAIN[13][27]] {
					OMUX_EN8 = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[3] = 0b100010,
					DBL_W2[1] = 0b110010,
					DBL_E1[3] = 0b110100,
					DBL_E2[4] = 0b100100,
					DBL_N2[1] = 0b110001,
					DBL_N2[3] = 0b100001,
					HEX_W3[3] = 0b101000,
					HEX_W6[2] = 0b011000,
					HEX_E3[3] = 0b111000,
					HEX_E6[3] = 0b000010,
					HEX_S6[3] = 0b010010,
					HEX_N6[3] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[4] @[MAIN[14][35], MAIN[14][34], MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[13][35]] {
					OMUX_E7 = 0b000001,
					OMUX_NW10 = 0b010001,
					DBL_W1[4] = 0b100010,
					DBL_W2[2] = 0b100100,
					DBL_E1[4] = 0b110010,
					DBL_E2[5] = 0b111000,
					DBL_N2[2] = 0b110001,
					DBL_N2[4] = 0b100001,
					HEX_W3[4] = 0b110100,
					HEX_W6[3] = 0b010100,
					HEX_E3[4] = 0b101000,
					HEX_E6[4] = 0b001000,
					HEX_S6[4] = 0b011000,
					HEX_N6[4] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[5] @[MAIN[14][43], MAIN[14][42], MAIN[15][40], MAIN[14][41], MAIN[14][40], MAIN[13][43]] {
					OMUX_N12 = 0b010001,
					OMUX_NE12 = 0b000001,
					DBL_W1[5] = 0b100010,
					DBL_W2[3] = 0b110010,
					DBL_E1[5] = 0b110100,
					DBL_E2[6] = 0b100100,
					DBL_N2[3] = 0b110001,
					DBL_N2[5] = 0b100001,
					HEX_W3[5] = 0b101000,
					HEX_W6[4] = 0b011000,
					HEX_E3[5] = 0b111000,
					HEX_E6[5] = 0b000010,
					HEX_S6[5] = 0b010010,
					HEX_N6[5] = 0b001000,
					off = 0b000000,
				}
				mux DBL_N0[6] @[MAIN[14][51], MAIN[14][50], MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[13][51]] {
					OMUX[9] = 0b000001,
					OMUX_WN14 = 0b010001,
					DBL_W1[6] = 0b100010,
					DBL_W2[4] = 0b100100,
					DBL_E1[6] = 0b110010,
					DBL_E2[7] = 0b111000,
					DBL_N2[4] = 0b110001,
					DBL_N2[6] = 0b100001,
					HEX_W3[6] = 0b110100,
					HEX_W6[5] = 0b010100,
					HEX_E3[6] = 0b101000,
					HEX_E6[6] = 0b001000,
					HEX_S6[6] = 0b011000,
					HEX_N6[6] = 0b000100,
					off = 0b000000,
				}
				mux DBL_N0[7] @[MAIN[14][59], MAIN[14][58], MAIN[15][56], MAIN[14][56], MAIN[13][59], MAIN[14][57]] {
					OMUX[11] = 0b010001,
					OMUX_W9 = 0b010010,
					OMUX_N11 = 0b000010,
					DBL_W1[7] = 0b100100,
					DBL_W2[5] = 0b110100,
					DBL_E1[7] = 0b110001,
					DBL_E2_S[0] = 0b100001,
					DBL_N2[5] = 0b110010,
					DBL_N2[7] = 0b100010,
					HEX_W3[7] = 0b101000,
					HEX_W6[6] = 0b011000,
					HEX_E3[7] = 0b111000,
					HEX_E6[7] = 0b000100,
					HEX_S6[7] = 0b010100,
					HEX_N6[7] = 0b001000,
					off = 0b000000,
				}
				mux HEX_W0[0] @[MAIN[17][4], MAIN[17][5], MAIN[18][5], MAIN[16][7], MAIN[16][6]] {
					OMUX_S0 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[0] = 0b11001,
					HEX_W6_N[6] = 0b10001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[1] @[MAIN[16][12], MAIN[16][13], MAIN[17][15], MAIN[17][14], MAIN[18][12]] {
					OMUX[2] = 0b00001,
					OMUX_W1 = 0b01001,
					HEX_W6[1] = 0b11001,
					HEX_W6_N[7] = 0b10001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[2] @[MAIN[17][20], MAIN[17][21], MAIN[16][23], MAIN[16][22], MAIN[18][21]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_WN14 = 0b01010,
					HEX_W6[0] = 0b10010,
					HEX_W6[2] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[3] @[MAIN[16][28], MAIN[16][29], MAIN[17][31], MAIN[17][30], MAIN[18][28]] {
					OMUX_W6 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W6[1] = 0b10001,
					HEX_W6[3] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[4] @[MAIN[17][36], MAIN[17][37], MAIN[18][37], MAIN[16][39], MAIN[16][38]] {
					OMUX_WS1 = 0b00001,
					OMUX_N12 = 0b01001,
					HEX_W6[2] = 0b10001,
					HEX_W6[4] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[5] @[MAIN[16][44], MAIN[16][45], MAIN[17][47], MAIN[17][46], MAIN[18][44]] {
					OMUX_S3 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W6[3] = 0b10001,
					HEX_W6[5] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_W0[6] @[MAIN[17][52], MAIN[17][53], MAIN[16][55], MAIN[16][54], MAIN[18][53]] {
					OMUX[11] = 0b01001,
					OMUX_SW5 = 0b00010,
					OMUX_W9 = 0b01010,
					HEX_W6[4] = 0b10010,
					HEX_W6[6] = 0b11010,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10001,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_W0[7] @[MAIN[16][60], MAIN[16][61], MAIN[17][62], MAIN[17][63], MAIN[18][60]] {
					OMUX[9] = 0b01001,
					OMUX_S0 = 0b01010,
					OMUX_WS1 = 0b00001,
					HEX_W6[5] = 0b10001,
					HEX_W6[7] = 0b11001,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10010,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11010,
					off = 0b00000,
				}
				mux HEX_E0[0] @[MAIN[16][4], MAIN[16][5], MAIN[17][7], MAIN[17][6], MAIN[18][4]] {
					OMUX_E2 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[0] = 0b10001,
					HEX_E6[2] = 0b11001,
					HEX_S3[0] = 0b11010,
					HEX_S6[2] = 0b00010,
					HEX_N3[0] = 0b10100,
					HEX_N7[7] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[1] @[MAIN[17][12], MAIN[17][13], MAIN[18][13], MAIN[16][15], MAIN[16][14]] {
					OMUX_S4 = 0b01001,
					OMUX_N10 = 0b00001,
					HEX_E6[1] = 0b10001,
					HEX_E6[3] = 0b11001,
					HEX_S3[1] = 0b01010,
					HEX_S6[3] = 0b11010,
					HEX_N3[1] = 0b10100,
					HEX_N6[0] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[2] @[MAIN[16][20], MAIN[16][21], MAIN[17][22], MAIN[18][20], MAIN[17][23]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_E6[2] = 0b10010,
					HEX_E6[4] = 0b11010,
					HEX_S3[2] = 0b11100,
					HEX_S6[4] = 0b00100,
					HEX_N3[2] = 0b10001,
					HEX_N6[1] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_E0[3] @[MAIN[17][28], MAIN[17][29], MAIN[18][29], MAIN[16][31], MAIN[16][30]] {
					OMUX_SE3 = 0b01001,
					OMUX_EN8 = 0b00001,
					HEX_E6[3] = 0b10001,
					HEX_E6[5] = 0b11001,
					HEX_S3[3] = 0b01010,
					HEX_S6[5] = 0b11010,
					HEX_N3[3] = 0b10100,
					HEX_N6[2] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[4] @[MAIN[16][36], MAIN[16][37], MAIN[17][39], MAIN[17][38], MAIN[18][36]] {
					OMUX_E7 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_E6[4] = 0b10001,
					HEX_E6[6] = 0b11001,
					HEX_S3[4] = 0b11010,
					HEX_S6[6] = 0b00010,
					HEX_N3[4] = 0b10100,
					HEX_N6[3] = 0b01010,
					LH[6] = 0b10010,
					LH[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[5] @[MAIN[17][44], MAIN[17][45], MAIN[18][45], MAIN[16][47], MAIN[16][46]] {
					OMUX_ES7 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_E6[5] = 0b10001,
					HEX_E6[7] = 0b11001,
					HEX_S3[5] = 0b01010,
					HEX_S6[7] = 0b11010,
					HEX_N3[5] = 0b10100,
					HEX_N6[4] = 0b00010,
					LH[0] = 0b10010,
					LH[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_E0[6] @[MAIN[16][52], MAIN[16][53], MAIN[17][54], MAIN[17][55], MAIN[18][52]] {
					OMUX[9] = 0b00001,
					OMUX[11] = 0b01010,
					OMUX_SE3 = 0b01001,
					HEX_E6[6] = 0b10001,
					HEX_E6_S[0] = 0b11001,
					HEX_S3[6] = 0b11100,
					HEX_S7[0] = 0b00100,
					HEX_N3[6] = 0b10010,
					HEX_N6[5] = 0b01100,
					LH[6] = 0b10100,
					LH[18] = 0b11010,
					off = 0b00000,
				}
				mux HEX_E0[7] @[MAIN[17][60], MAIN[17][61], MAIN[16][63], MAIN[16][62], MAIN[18][61]] {
					OMUX_S0 = 0b01001,
					OMUX_S2 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_E6[7] = 0b10010,
					HEX_E6_S[1] = 0b11010,
					HEX_S3[7] = 0b01100,
					HEX_S7[1] = 0b11100,
					HEX_N3[7] = 0b10001,
					HEX_N6[6] = 0b00100,
					LH[0] = 0b10100,
					LH[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[0] @[MAIN[16][3], MAIN[16][2], MAIN[17][1], MAIN[18][3], MAIN[17][0]] {
					OMUX[0] = 0b01001,
					OMUX[2] = 0b01010,
					OMUX_S0 = 0b00010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_S6[0] = 0b11010,
					HEX_S6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[1] @[MAIN[17][11], MAIN[17][10], MAIN[18][10], MAIN[16][8], MAIN[16][9]] {
					OMUX[2] = 0b00001,
					OMUX_E2 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_S6[1] = 0b11001,
					HEX_S6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[2] @[MAIN[16][19], MAIN[16][18], MAIN[17][17], MAIN[18][19], MAIN[17][16]] {
					OMUX[4] = 0b00001,
					OMUX[6] = 0b00010,
					OMUX_S4 = 0b01010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_S6[2] = 0b11010,
					HEX_S6[4] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_S0[3] @[MAIN[17][27], MAIN[17][26], MAIN[18][26], MAIN[16][24], MAIN[16][25]] {
					OMUX[6] = 0b01001,
					OMUX_W6 = 0b00001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_S6[3] = 0b11001,
					HEX_S6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[4] @[MAIN[16][35], MAIN[16][34], MAIN[17][32], MAIN[17][33], MAIN[18][35]] {
					OMUX_WS1 = 0b00001,
					OMUX_SE3 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_S6[4] = 0b11001,
					HEX_S6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[5] @[MAIN[17][43], MAIN[17][42], MAIN[18][42], MAIN[16][40], MAIN[16][41]] {
					OMUX_S3 = 0b00001,
					OMUX_E8 = 0b01001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_S6[5] = 0b11001,
					HEX_S6[7] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[6] @[MAIN[16][51], MAIN[16][50], MAIN[17][48], MAIN[17][49], MAIN[18][51]] {
					OMUX_SW5 = 0b00001,
					OMUX_ES7 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_S6[6] = 0b11001,
					HEX_S7[0] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_S0[7] @[MAIN[17][59], MAIN[17][58], MAIN[16][56], MAIN[16][57], MAIN[18][58]] {
					OMUX[11] = 0b01001,
					OMUX_WS1 = 0b00010,
					OMUX_SE3 = 0b01010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_S6[7] = 0b11010,
					HEX_S7[1] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[0] @[MAIN[17][3], MAIN[17][2], MAIN[16][0], MAIN[16][1], MAIN[18][2]] {
					OMUX[0] = 0b01001,
					OMUX_EN8 = 0b00010,
					OMUX_N9 = 0b01010,
					HEX_W3[0] = 0b01100,
					HEX_W6_N[6] = 0b00100,
					HEX_E3[0] = 0b11100,
					HEX_E6[1] = 0b10100,
					HEX_N6[0] = 0b10010,
					HEX_N7[6] = 0b11010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[1] @[MAIN[16][11], MAIN[16][10], MAIN[17][8], MAIN[17][9], MAIN[18][11]] {
					OMUX_N10 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[1] = 0b10010,
					HEX_W6_N[7] = 0b10100,
					HEX_E3[1] = 0b11010,
					HEX_E6[2] = 0b00010,
					HEX_N6[1] = 0b10001,
					HEX_N7[7] = 0b11001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[2] @[MAIN[17][19], MAIN[17][18], MAIN[16][16], MAIN[16][17], MAIN[18][18]] {
					OMUX[4] = 0b00001,
					OMUX_W1 = 0b01010,
					OMUX_NE12 = 0b00010,
					HEX_W3[2] = 0b01100,
					HEX_W6[0] = 0b00100,
					HEX_E3[2] = 0b11100,
					HEX_E6[3] = 0b10100,
					HEX_N6[0] = 0b11010,
					HEX_N6[2] = 0b10010,
					LV[0] = 0b10001,
					LV[12] = 0b11001,
					off = 0b00000,
				}
				mux HEX_N0[3] @[MAIN[16][27], MAIN[16][26], MAIN[17][24], MAIN[17][25], MAIN[18][27]] {
					OMUX_EN8 = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[3] = 0b10010,
					HEX_W6[1] = 0b10100,
					HEX_E3[3] = 0b11010,
					HEX_E6[4] = 0b00010,
					HEX_N6[1] = 0b11001,
					HEX_N6[3] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[4] @[MAIN[17][35], MAIN[17][34], MAIN[18][34], MAIN[16][32], MAIN[16][33]] {
					OMUX_E7 = 0b00001,
					OMUX_NW10 = 0b01001,
					HEX_W3[4] = 0b01010,
					HEX_W6[2] = 0b00010,
					HEX_E3[4] = 0b11010,
					HEX_E6[5] = 0b10010,
					HEX_N6[2] = 0b11001,
					HEX_N6[4] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[5] @[MAIN[16][43], MAIN[16][42], MAIN[17][40], MAIN[17][41], MAIN[18][43]] {
					OMUX_N12 = 0b01001,
					OMUX_NE12 = 0b00001,
					HEX_W3[5] = 0b10010,
					HEX_W6[3] = 0b10100,
					HEX_E3[5] = 0b11010,
					HEX_E6[6] = 0b00010,
					HEX_N6[3] = 0b11001,
					HEX_N6[5] = 0b10001,
					LV[6] = 0b01010,
					LV[18] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[6] @[MAIN[17][51], MAIN[17][50], MAIN[18][50], MAIN[16][48], MAIN[16][49]] {
					OMUX[9] = 0b00001,
					OMUX_WN14 = 0b01001,
					HEX_W3[6] = 0b01010,
					HEX_W6[4] = 0b00010,
					HEX_E3[6] = 0b11010,
					HEX_E6[7] = 0b10010,
					HEX_N6[4] = 0b11001,
					HEX_N6[6] = 0b10001,
					LV[0] = 0b10100,
					LV[12] = 0b11100,
					off = 0b00000,
				}
				mux HEX_N0[7] @[MAIN[16][59], MAIN[16][58], MAIN[17][57], MAIN[18][59], MAIN[17][56]] {
					OMUX[11] = 0b01001,
					OMUX_W9 = 0b01010,
					OMUX_N11 = 0b00010,
					HEX_W3[7] = 0b10100,
					HEX_W6[5] = 0b10001,
					HEX_E3[7] = 0b11100,
					HEX_E6_S[0] = 0b00100,
					HEX_N6[5] = 0b11010,
					HEX_N6[7] = 0b10010,
					LV[6] = 0b01100,
					LV[18] = 0b11001,
					off = 0b00000,
				}
				mux LH[0] @[MAIN[18][38], MAIN[18][40], MAIN[18][41]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[6] @[MAIN[18][25], MAIN[18][22], MAIN[18][23]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LH[12] @[MAIN[18][39], MAIN[18][33], MAIN[18][32]] {
					OMUX[11] = 0b101,
					OMUX_S4 = 0b110,
					DBL_W1[4] = 0b010,
					DBL_E1[4] = 0b001,
					off = 0b000,
				}
				mux LH[18] @[MAIN[18][24], MAIN[18][31], MAIN[18][30]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b101,
					DBL_W1[3] = 0b110,
					DBL_E1[3] = 0b010,
					off = 0b000,
				}
				mux LV[0] @[MAIN[18][8], MAIN[18][7], MAIN[18][1], MAIN[18][6], MAIN[18][0]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[6] @[MAIN[18][55], MAIN[18][56], MAIN[18][62], MAIN[18][63], MAIN[18][57]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux LV[12] @[MAIN[18][9], MAIN[18][14], MAIN[18][16], MAIN[18][15], MAIN[18][17]] {
					OMUX[0] = 0b01001,
					OMUX_E2 = 0b00010,
					DBL_W1[1] = 0b11100,
					DBL_E1[2] = 0b01010,
					HEX_E1[0] = 0b10001,
					HEX_E2[0] = 0b01100,
					HEX_E3[0] = 0b11010,
					HEX_E4[0] = 0b11001,
					HEX_E5[0] = 0b00001,
					HEX_E6[0] = 0b00100,
					off = 0b00000,
				}
				mux LV[18] @[MAIN[18][54], MAIN[18][49], MAIN[18][47], MAIN[18][46], MAIN[18][48]] {
					OMUX[15] = 0b11001,
					OMUX_W9 = 0b00010,
					DBL_W1[7] = 0b00001,
					DBL_E1[7] = 0b01010,
					HEX_W0[6] = 0b01100,
					HEX_W1[6] = 0b00100,
					HEX_W2[6] = 0b10010,
					HEX_W3[6] = 0b01001,
					HEX_W4[6] = 0b11010,
					HEX_W5[6] = 0b11100,
					off = 0b00000,
				}
				mux IMUX_CLK[1] @[MAIN[5][39], MAIN[5][38], MAIN[4][39], MAIN[4][37], MAIN[4][42], MAIN[4][40], MAIN[5][40], MAIN[4][43], MAIN[4][47], MAIN[5][44]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][17], MAIN[5][18], MAIN[4][18], MAIN[4][17], MAIN[5][22], MAIN[4][22], MAIN[4][25], MAIN[5][21], MAIN[5][20], MAIN[4][19]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[3] = 0b0010010000,
					DBL_W2[3] = 0b0010100000,
					DBL_E0[3] = 0b0001100000,
					DBL_E1[3] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][46], MAIN[5][45], MAIN[4][45], MAIN[4][46], MAIN[5][41], MAIN[4][41], MAIN[4][38], MAIN[5][42], MAIN[5][43], MAIN[4][44]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0001001000,
					GCLK[4] = 0b0010000001,
					GCLK[5] = 0b0010000010,
					GCLK[6] = 0b0010000100,
					GCLK[7] = 0b0010001000,
					DBL_W1[4] = 0b0010010000,
					DBL_W2[4] = 0b0010100000,
					DBL_E0[4] = 0b0001100000,
					DBL_E1[4] = 0b0001010000,
					HEX_S1[4] = 0b0100100000,
					HEX_S2[4] = 0b0100000100,
					HEX_S3[4] = 0b0100000001,
					HEX_S4[4] = 0b1000010000,
					HEX_S5[4] = 0b1000000100,
					HEX_S6[4] = 0b1000000001,
					HEX_N0[4] = 0b1000000010,
					HEX_N1[4] = 0b1000001000,
					HEX_N2[4] = 0b1000100000,
					HEX_N3[4] = 0b0100000010,
					HEX_N4[4] = 0b0100001000,
					HEX_N5[4] = 0b0100010000,
					off = 0b0000000000,
				}
				mux IMUX_FAN_BX[0] @[MAIN[11][27], MAIN[11][29], MAIN[11][28], MAIN[11][26], MAIN[10][31], MAIN[10][26], MAIN[12][25], MAIN[12][31]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[1] @[MAIN[8][35], MAIN[8][36], MAIN[8][34], MAIN[9][32], MAIN[8][37], MAIN[9][33], MAIN[8][33], MAIN[10][35]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[2] @[MAIN[12][27], MAIN[12][29], MAIN[12][28], MAIN[11][30], MAIN[11][31], MAIN[10][29], MAIN[12][30], MAIN[12][26]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_FAN_BX[3] @[MAIN[9][35], MAIN[9][36], MAIN[9][34], MAIN[10][33], MAIN[8][32], MAIN[9][37], MAIN[8][38], MAIN[10][36]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[0] @[MAIN[9][27], MAIN[9][29], MAIN[9][28], MAIN[8][31], MAIN[8][25], MAIN[9][26], MAIN[10][30], MAIN[10][27]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[1] @[MAIN[12][35], MAIN[12][34], MAIN[12][36], MAIN[11][33], MAIN[12][37], MAIN[11][32], MAIN[12][33], MAIN[10][34]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[2] @[MAIN[8][27], MAIN[8][29], MAIN[8][28], MAIN[8][26], MAIN[8][30], MAIN[9][30], MAIN[9][31], MAIN[10][28]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_FAN_BY[3] @[MAIN[11][35], MAIN[11][34], MAIN[11][36], MAIN[11][37], MAIN[12][32], MAIN[10][32], MAIN[12][38], MAIN[10][37]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[2] @[MAIN[9][54], MAIN[9][53], MAIN[9][55], MAIN[9][57], MAIN[8][57], MAIN[9][52], MAIN[8][56], MAIN[10][51]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[3] @[MAIN[12][20], MAIN[12][22], MAIN[12][21], MAIN[11][20], MAIN[11][25], MAIN[10][23], MAIN[12][19], MAIN[12][23]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[16] @[MAIN[8][42], MAIN[8][43], MAIN[8][41], MAIN[9][38], MAIN[8][40], MAIN[9][43], MAIN[8][44], MAIN[10][41]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[17] @[MAIN[11][10], MAIN[11][8], MAIN[11][9], MAIN[11][11], MAIN[11][6], MAIN[10][13], MAIN[12][7], MAIN[12][6]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[18] @[MAIN[8][54], MAIN[8][53], MAIN[8][55], MAIN[9][51], MAIN[8][52], MAIN[9][56], MAIN[10][55], MAIN[10][53]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[19] @[MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][24], MAIN[10][21], MAIN[10][25], MAIN[12][24], MAIN[12][18]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[20] @[MAIN[9][1], MAIN[9][2], MAIN[9][3], MAIN[8][0], MAIN[8][5], MAIN[9][5], MAIN[10][1], MAIN[10][4]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[21] @[MAIN[12][48], MAIN[12][47], MAIN[12][49], MAIN[11][49], MAIN[12][46], MAIN[11][44], MAIN[10][49], MAIN[10][46]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[22] @[MAIN[9][17], MAIN[9][16], MAIN[9][15], MAIN[8][12], MAIN[8][13], MAIN[9][18], MAIN[9][13], MAIN[10][18]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[23] @[MAIN[12][60], MAIN[12][61], MAIN[12][62], MAIN[11][63], MAIN[12][59], MAIN[10][56], MAIN[10][60], MAIN[11][59]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[24] @[MAIN[12][42], MAIN[12][41], MAIN[12][43], MAIN[11][43], MAIN[12][40], MAIN[11][38], MAIN[12][44], MAIN[10][40]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[25] @[MAIN[9][10], MAIN[9][8], MAIN[9][9], MAIN[8][6], MAIN[8][7], MAIN[9][11], MAIN[9][6], MAIN[10][12]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[26] @[MAIN[12][54], MAIN[12][55], MAIN[12][53], MAIN[11][56], MAIN[12][52], MAIN[11][51], MAIN[10][54], MAIN[10][52]] {
					OMUX[9] = 0b00000001,
					OMUX_WS1 = 0b00100010,
					OMUX_S3 = 0b00000010,
					OMUX_SE3 = 0b01100001,
					OMUX_E8 = 0b10000100,
					OMUX_W9 = 0b01100010,
					OMUX_N11 = 0b00101000,
					DBL_W0[4] = 0b10001000,
					DBL_W1[4] = 0b01110000,
					DBL_W1[5] = 0b10000010,
					DBL_W2[4] = 0b11000010,
					DBL_W2[5] = 0b01101000,
					DBL_E0[5] = 0b11010000,
					DBL_E1[4] = 0b11000100,
					DBL_E1[5] = 0b00100100,
					DBL_E2[4] = 0b11001000,
					DBL_E2[5] = 0b10010000,
					DBL_S0[4] = 0b11100100,
					DBL_S1[4] = 0b00100001,
					DBL_S1[5] = 0b11110000,
					DBL_S2[4] = 0b01100100,
					DBL_S2[5] = 0b10000001,
					DBL_N1[4] = 0b11000001,
					DBL_N1[5] = 0b11100001,
					DBL_N2[4] = 0b00001000,
					DBL_N2[5] = 0b11100010,
					IMUX_FAN_BX[0] = 0b00110000,
					IMUX_FAN_BX[1] = 0b00000100,
					off = 0b00000000,
				}
				mux IMUX_DATA[27] @[MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[8][18], MAIN[8][24], MAIN[9][24], MAIN[10][20], MAIN[10][24]] {
					OMUX[6] = 0b11100001,
					OMUX_S4 = 0b00100001,
					OMUX_W6 = 0b00100010,
					OMUX_E7 = 0b11000100,
					OMUX_N12 = 0b00101000,
					OMUX_NE12 = 0b11100100,
					OMUX_WN14 = 0b11100010,
					DBL_W0[2] = 0b00110000,
					DBL_W1[2] = 0b01101000,
					DBL_W1[3] = 0b11000010,
					DBL_W2[2] = 0b10000010,
					DBL_W2[3] = 0b01100100,
					DBL_E0[3] = 0b11001000,
					DBL_E1[2] = 0b10001000,
					DBL_E1[3] = 0b01100010,
					DBL_E2[2] = 0b10000100,
					DBL_E2[3] = 0b11010000,
					DBL_S0[2] = 0b00001000,
					DBL_S1[2] = 0b00010000,
					DBL_S1[3] = 0b10010000,
					DBL_S2[2] = 0b01100001,
					DBL_S2[3] = 0b00000100,
					DBL_N1[2] = 0b10000001,
					DBL_N1[3] = 0b00000001,
					DBL_N2[2] = 0b11000001,
					DBL_N2[3] = 0b00000010,
					IMUX_FAN_BX[2] = 0b01110000,
					IMUX_FAN_BX[3] = 0b00100100,
					off = 0b00000000,
				}
				mux IMUX_DATA[28] @[MAIN[11][1], MAIN[11][2], MAIN[11][3], MAIN[11][5], MAIN[10][0], MAIN[10][5], MAIN[12][5], MAIN[12][0]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[29] @[MAIN[8][48], MAIN[8][49], MAIN[8][47], MAIN[9][44], MAIN[8][46], MAIN[9][49], MAIN[10][48], MAIN[10][47]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				mux IMUX_DATA[30] @[MAIN[11][17], MAIN[11][16], MAIN[11][15], MAIN[11][18], MAIN[11][13], MAIN[10][19], MAIN[12][13], MAIN[12][12]] {
					OMUX[2] = 0b01100001,
					OMUX_S0 = 0b11100010,
					OMUX_W1 = 0b10000010,
					OMUX_E2 = 0b11100100,
					OMUX_EN8 = 0b00101000,
					OMUX_N10 = 0b11110000,
					OMUX_NW10 = 0b00100010,
					DBL_W0[0] = 0b11010000,
					DBL_W1[0] = 0b11000010,
					DBL_W1[1] = 0b11001000,
					DBL_W2[0] = 0b10001000,
					DBL_W2[1] = 0b00110000,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00100001,
					DBL_E1[1] = 0b01100010,
					DBL_E2[0] = 0b10010000,
					DBL_E2[1] = 0b11000001,
					DBL_S0[0] = 0b00000010,
					DBL_S1[0] = 0b01100100,
					DBL_S1[1] = 0b00000001,
					DBL_S2[0] = 0b01101000,
					DBL_S2[1] = 0b01110000,
					DBL_N1[0] = 0b10000100,
					DBL_N1[1] = 0b00000100,
					DBL_N2[0] = 0b11000100,
					DBL_N2[1] = 0b00001000,
					IMUX_FAN_BY[0] = 0b00010000,
					IMUX_FAN_BY[1] = 0b11100001,
					off = 0b00000000,
				}
				mux IMUX_DATA[31] @[MAIN[8][60], MAIN[8][62], MAIN[8][61], MAIN[10][57], MAIN[8][59], MAIN[9][63], MAIN[10][61], MAIN[9][59]] {
					OMUX[13] = 0b00000001,
					OMUX_S5 = 0b01100010,
					OMUX_SW5 = 0b00000010,
					OMUX_ES7 = 0b01100100,
					OMUX_E13 = 0b01101000,
					OMUX_W14 = 0b01110000,
					OMUX_N15 = 0b01100001,
					DBL_W0[6] = 0b10001000,
					DBL_W1[6] = 0b10010000,
					DBL_W1[7] = 0b10000010,
					DBL_W2[6] = 0b10100010,
					DBL_W2[7] = 0b01000100,
					DBL_E0[7] = 0b01001000,
					DBL_E1[6] = 0b10110000,
					DBL_E1[7] = 0b01000010,
					DBL_E2[6] = 0b10101000,
					DBL_E2[7] = 0b10000100,
					DBL_S0[6] = 0b11110000,
					DBL_S1[6] = 0b01010000,
					DBL_S1[7] = 0b10100100,
					DBL_S2[6] = 0b01000001,
					DBL_S2[7] = 0b11100100,
					DBL_N1[6] = 0b10100001,
					DBL_N1[7] = 0b11100001,
					DBL_N2[6] = 0b10000001,
					DBL_N2[7] = 0b11100010,
					IMUX_FAN_BY[2] = 0b00001000,
					IMUX_FAN_BY[3] = 0b11101000,
					off = 0b00000000,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[5][37];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[5][16];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[5][47];
			}

			switchbox PTE2OMUX {
				mux OUT_SEC[12] @[MAIN[3][23], MAIN[3][22], MAIN[3][21]] {
					~IMUX_CLK_OPTINV[3] = 0b011,
					IMUX_DATA[3] = 0b101,
					IMUX_DATA[19] = 0b100,
					IMUX_DATA[23] = 0b010,
					IMUX_DATA[27] = 0b110,
					IMUX_DATA[31] = 0b001,
					off = 0b000,
				}
				mux OUT_SEC[13] @[MAIN[3][16], MAIN[3][18], MAIN[3][17]] {
					~IMUX_CLK_OPTINV[2] = 0b011,
					IMUX_DATA[18] = 0b100,
					IMUX_DATA[22] = 0b001,
					IMUX_DATA[26] = 0b101,
					IMUX_DATA[30] = 0b010,
					off = 0b000,
				}
				mux OUT_SEC[14] @[MAIN[3][48], MAIN[3][49], MAIN[3][50]] {
					~IMUX_CLK_OPTINV[1] = 0b011,
					IMUX_DATA[2] = 0b101,
					IMUX_DATA[17] = 0b100,
					IMUX_DATA[21] = 0b010,
					IMUX_DATA[25] = 0b110,
					IMUX_DATA[29] = 0b001,
					off = 0b000,
				}
				mux OUT_SEC[15] @[MAIN[3][42], MAIN[3][41], MAIN[3][40]] {
					IMUX_DATA[16] = 0b001,
					IMUX_DATA[20] = 0b010,
					IMUX_DATA[24] = 0b011,
					IMUX_DATA[28] = 0b100,
					off = 0b000,
				}
			}
		}
	}

	tile_slot INTF {
		bel_slot INTF_TESTMUX: routing;
	}

	tile_slot BEL {
		bel_slot SLICE[0]: SLICE;
		bel_slot SLICE[1]: SLICE;
		bel_slot SLICE[2]: SLICE;
		bel_slot SLICE[3]: SLICE;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot TBUS: TBUS;
		bel_slot IOI[0]: IOI;
		bel_slot IOI[1]: IOI;
		bel_slot IOI[2]: IOI;
		bel_slot IOI[3]: IOI;
		bel_slot IREG[0]: IREG;
		bel_slot IREG[1]: IREG;
		bel_slot IREG[2]: IREG;
		bel_slot IREG[3]: IREG;
		bel_slot OREG[0]: OREG;
		bel_slot OREG[1]: OREG;
		bel_slot OREG[2]: OREG;
		bel_slot OREG[3]: OREG;
		bel_slot BRAM: BRAM;
		bel_slot MULT: MULT;
		bel_slot MULT_INT: routing;
		bel_slot DSP: DSP;
		bel_slot DSP_TESTMUX: routing;
		bel_slot DCM: DCM;
		bel_slot DCM_INT: routing;
		bel_slot GT: GT;
		bel_slot GT10: GT10;
		bel_slot PPC405: PPC405;
		bel_slot DCI[0]: DCI;
		bel_slot DCI[1]: DCI;
		bel_slot DCIRESET[0]: DCIRESET;
		bel_slot DCIRESET[1]: DCIRESET;
		bel_slot STARTUP: STARTUP;
		bel_slot CAPTURE: CAPTURE;
		bel_slot ICAP: ICAP;
		bel_slot SPI_ACCESS: SPI_ACCESS;
		bel_slot PMV: PMV;
		bel_slot DNA_PORT: DNA_PORT;
		bel_slot BSCAN: BSCAN;
		bel_slot JTAGPPC: JTAGPPC;
		bel_slot RANDOR_OUT: RANDOR_OUT;
		bel_slot MISC_CNR_S3: MISC_CNR_S3;
		bel_slot MISR_FC: MISR_FC;
		bel_slot MISC_SW: MISC_SW;
		bel_slot MISC_SE: MISC_SE;
		bel_slot MISC_NW: MISC_NW;
		bel_slot MISC_NE: MISC_NE;
		bel_slot BANK: BANK;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel SLICE[0] {
				input F1 = IMUX_DATA[0];
				input F2 = IMUX_DATA[4];
				input F3 = IMUX_DATA[8];
				input F4 = IMUX_DATA[12];
				input G1 = IMUX_DATA[16];
				input G2 = IMUX_DATA[20];
				input G3 = IMUX_DATA[24];
				input G4 = IMUX_DATA[28];
				input BX = ^IMUX_FAN_BX[0] @MAIN[5][14];
				input BY = ^IMUX_FAN_BY[0] @MAIN[5][27];
				input CLK = IMUX_CLK_OPTINV[0];
				input SR = IMUX_SR_OPTINV[0];
				input CE = IMUX_CE_OPTINV[0];
				output X = OUT_FAN[0];
				output Y = OUT_FAN[4];
				output XQ = OUT_SEC[8];
				output YQ = OUT_SEC[12];
				output XB = OUT_SEC[0];
				output YB = OUT_SEC[4];
				attribute F @[!MAIN[0][0], !MAIN[0][1], !MAIN[0][2], !MAIN[0][3], !MAIN[0][4], !MAIN[0][5], !MAIN[0][6], !MAIN[0][7], !MAIN[0][8], !MAIN[0][9], !MAIN[0][10], !MAIN[0][11], !MAIN[0][12], !MAIN[0][13], !MAIN[0][14], !MAIN[0][15]];
				attribute G @[!MAIN[0][16], !MAIN[0][17], !MAIN[0][18], !MAIN[0][19], !MAIN[0][20], !MAIN[0][21], !MAIN[0][22], !MAIN[0][23], !MAIN[0][24], !MAIN[0][25], !MAIN[0][26], !MAIN[0][27], !MAIN[0][28], !MAIN[0][29], !MAIN[0][30], !MAIN[0][31]];
				attribute DIF_MUX @[MAIN[1][15]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[1][26]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @!MAIN[1][13];
				attribute G_RAM_ENABLE @!MAIN[1][12];
				attribute F_SHIFT_ENABLE @!MAIN[1][8];
				attribute G_SHIFT_ENABLE @!MAIN[1][6];
				attribute SLICEWE0USED @MAIN[2][17];
				attribute SLICEWE1USED @MAIN[1][20];
				attribute CYINIT @[MAIN[1][4]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[1][7], MAIN[1][10], MAIN[1][9]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[1][31], MAIN[1][30], MAIN[1][29]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[1][0]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[1][3]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][18]];
				attribute FFY_INIT @[!MAIN[1][21]];
				attribute FFX_SRVAL @[!MAIN[1][14]];
				attribute FFY_SRVAL @[!MAIN[1][24]];
				attribute FF_LATCH @MAIN[1][22];
				attribute FF_REV_ENABLE @MAIN[1][23];
				attribute FF_SR_SYNC @MAIN[1][19];
				attribute FF_SR_ENABLE @!MAIN[1][17];
				attribute FXMUX @[MAIN[1][16], MAIN[1][2]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[1][28], MAIN[1][25]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
				}
				attribute DXMUX @[MAIN[1][11]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[1][27]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[1][1]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[1][5]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
			}

			bel SLICE[1] {
				input F1 = IMUX_DATA[1];
				input F2 = IMUX_DATA[5];
				input F3 = IMUX_DATA[9];
				input F4 = IMUX_DATA[13];
				input G1 = IMUX_DATA[17];
				input G2 = IMUX_DATA[21];
				input G3 = IMUX_DATA[25];
				input G4 = IMUX_DATA[29];
				input BX = ^IMUX_FAN_BX[1] @MAIN[5][28];
				input BY = ^IMUX_FAN_BY[1] @MAIN[5][31];
				input CLK = IMUX_CLK_OPTINV[1];
				input SR = IMUX_SR_OPTINV[1];
				input CE = IMUX_CE_OPTINV[1];
				output X = OUT_FAN[1];
				output Y = OUT_FAN[5];
				output XQ = OUT_SEC[9];
				output YQ = OUT_SEC[13];
				output XB = OUT_SEC[1];
				output YB = OUT_SEC[5];
				attribute F @[!MAIN[3][0], !MAIN[3][1], !MAIN[3][2], !MAIN[3][3], !MAIN[3][4], !MAIN[3][5], !MAIN[3][6], !MAIN[3][7], !MAIN[3][8], !MAIN[3][9], !MAIN[3][10], !MAIN[3][11], !MAIN[3][12], !MAIN[3][13], !MAIN[3][14], !MAIN[3][15]];
				attribute G @[!MAIN[3][16], !MAIN[3][17], !MAIN[3][18], !MAIN[3][19], !MAIN[3][20], !MAIN[3][21], !MAIN[3][22], !MAIN[3][23], !MAIN[3][24], !MAIN[3][25], !MAIN[3][26], !MAIN[3][27], !MAIN[3][28], !MAIN[3][29], !MAIN[3][30], !MAIN[3][31]];
				attribute CYINIT @[MAIN[2][4]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[2][7], MAIN[2][10], MAIN[2][9]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[2][31], MAIN[2][30], MAIN[2][29]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[2][0]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[2][3]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[2][18]];
				attribute FFY_INIT @[!MAIN[2][21]];
				attribute FFX_SRVAL @[!MAIN[2][14]];
				attribute FFY_SRVAL @[!MAIN[2][24]];
				attribute FF_LATCH @MAIN[2][22];
				attribute FF_REV_ENABLE @MAIN[2][23];
				attribute FF_SR_SYNC @MAIN[2][19];
				attribute FXMUX @[MAIN[2][16], MAIN[2][2]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[2][28], MAIN[2][25]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
				}
				attribute DXMUX @[MAIN[2][11]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[2][27]] {
					BY = 0b0,
					Y = 0b1,
				}
			}

			bel SLICE[2] {
				input F1 = IMUX_DATA[2];
				input F2 = IMUX_DATA[6];
				input F3 = IMUX_DATA[10];
				input F4 = IMUX_DATA[14];
				input G1 = IMUX_DATA[18];
				input G2 = IMUX_DATA[22];
				input G3 = IMUX_DATA[26];
				input G4 = IMUX_DATA[30];
				input BX = ^IMUX_FAN_BX[2] @MAIN[5][32];
				input BY = ^IMUX_FAN_BY[2] @MAIN[5][35];
				input CLK = IMUX_CLK_OPTINV[2];
				input SR = IMUX_SR_OPTINV[2];
				input CE = IMUX_CE_OPTINV[2];
				output X = OUT_FAN[2];
				output Y = OUT_FAN[6];
				output XQ = OUT_SEC[10];
				output YQ = OUT_SEC[14];
				output XB = OUT_SEC[2];
				output YB = OUT_SEC[6];
				attribute F @[!MAIN[0][32], !MAIN[0][33], !MAIN[0][34], !MAIN[0][35], !MAIN[0][36], !MAIN[0][37], !MAIN[0][38], !MAIN[0][39], !MAIN[0][40], !MAIN[0][41], !MAIN[0][42], !MAIN[0][43], !MAIN[0][44], !MAIN[0][45], !MAIN[0][46], !MAIN[0][47]];
				attribute G @[!MAIN[0][48], !MAIN[0][49], !MAIN[0][50], !MAIN[0][51], !MAIN[0][52], !MAIN[0][53], !MAIN[0][54], !MAIN[0][55], !MAIN[0][56], !MAIN[0][57], !MAIN[0][58], !MAIN[0][59], !MAIN[0][60], !MAIN[0][61], !MAIN[0][62], !MAIN[0][63]];
				attribute DIF_MUX @[MAIN[1][47]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[1][58]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @!MAIN[1][45];
				attribute G_RAM_ENABLE @!MAIN[1][44];
				attribute F_SHIFT_ENABLE @!MAIN[1][40];
				attribute G_SHIFT_ENABLE @!MAIN[1][38];
				attribute SLICEWE0USED @MAIN[2][49];
				attribute CYINIT @[MAIN[1][36]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[1][39], MAIN[1][42], MAIN[1][41]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[1][63], MAIN[1][62], MAIN[1][61]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[1][32]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[1][35]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][50]];
				attribute FFY_INIT @[!MAIN[1][53]];
				attribute FFX_SRVAL @[!MAIN[1][46]];
				attribute FFY_SRVAL @[!MAIN[1][56]];
				attribute FF_LATCH @MAIN[1][54];
				attribute FF_REV_ENABLE @MAIN[1][55];
				attribute FF_SR_SYNC @MAIN[1][51];
				attribute FF_SR_ENABLE @!MAIN[1][49];
				attribute FXMUX @[MAIN[1][48], MAIN[1][34]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[1][60], MAIN[1][57]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
				}
				attribute DXMUX @[MAIN[1][43]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[1][59]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[1][33]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[1][37]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
			}

			bel SLICE[3] {
				input F1 = IMUX_DATA[3];
				input F2 = IMUX_DATA[7];
				input F3 = IMUX_DATA[11];
				input F4 = IMUX_DATA[15];
				input G1 = IMUX_DATA[19];
				input G2 = IMUX_DATA[23];
				input G3 = IMUX_DATA[27];
				input G4 = IMUX_DATA[31];
				input BX = ^IMUX_FAN_BX[3] @MAIN[5][36];
				input BY = ^IMUX_FAN_BY[3] @MAIN[5][49];
				input CLK = IMUX_CLK_OPTINV[3];
				input SR = IMUX_SR_OPTINV[3];
				input CE = IMUX_CE_OPTINV[3];
				output X = OUT_FAN[3];
				output Y = OUT_FAN[7];
				output XQ = OUT_SEC[11];
				output YQ = OUT_SEC[15];
				output XB = OUT_SEC[3];
				output YB = OUT_SEC[7];
				attribute F @[!MAIN[3][32], !MAIN[3][33], !MAIN[3][34], !MAIN[3][35], !MAIN[3][36], !MAIN[3][37], !MAIN[3][38], !MAIN[3][39], !MAIN[3][40], !MAIN[3][41], !MAIN[3][42], !MAIN[3][43], !MAIN[3][44], !MAIN[3][45], !MAIN[3][46], !MAIN[3][47]];
				attribute G @[!MAIN[3][48], !MAIN[3][49], !MAIN[3][50], !MAIN[3][51], !MAIN[3][52], !MAIN[3][53], !MAIN[3][54], !MAIN[3][55], !MAIN[3][56], !MAIN[3][57], !MAIN[3][58], !MAIN[3][59], !MAIN[3][60], !MAIN[3][61], !MAIN[3][62], !MAIN[3][63]];
				attribute CYINIT @[MAIN[2][36]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[2][39], MAIN[2][42], MAIN[2][41]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[2][63], MAIN[2][62], MAIN[2][61]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[2][32]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[2][35]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[2][50]];
				attribute FFY_INIT @[!MAIN[2][53]];
				attribute FFX_SRVAL @[!MAIN[2][46]];
				attribute FFY_SRVAL @[!MAIN[2][56]];
				attribute FF_LATCH @MAIN[2][54];
				attribute FF_REV_ENABLE @MAIN[2][55];
				attribute FF_SR_SYNC @MAIN[2][51];
				attribute FXMUX @[MAIN[2][48], MAIN[2][34]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[2][60], MAIN[2][57]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
				}
				attribute DXMUX @[MAIN[2][43]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[2][59]] {
					BY = 0b0,
					Y = 0b1,
				}
			}

			// wire IMUX_CLK_OPTINV[0]             SLICE[0].CLK
			// wire IMUX_CLK_OPTINV[1]             SLICE[1].CLK
			// wire IMUX_CLK_OPTINV[2]             SLICE[2].CLK
			// wire IMUX_CLK_OPTINV[3]             SLICE[3].CLK
			// wire IMUX_SR_OPTINV[0]              SLICE[0].SR
			// wire IMUX_SR_OPTINV[1]              SLICE[1].SR
			// wire IMUX_SR_OPTINV[2]              SLICE[2].SR
			// wire IMUX_SR_OPTINV[3]              SLICE[3].SR
			// wire IMUX_CE_OPTINV[0]              SLICE[0].CE
			// wire IMUX_CE_OPTINV[1]              SLICE[1].CE
			// wire IMUX_CE_OPTINV[2]              SLICE[2].CE
			// wire IMUX_CE_OPTINV[3]              SLICE[3].CE
			// wire IMUX_FAN_BX[0]                 SLICE[0].BX
			// wire IMUX_FAN_BX[1]                 SLICE[1].BX
			// wire IMUX_FAN_BX[2]                 SLICE[2].BX
			// wire IMUX_FAN_BX[3]                 SLICE[3].BX
			// wire IMUX_FAN_BY[0]                 SLICE[0].BY
			// wire IMUX_FAN_BY[1]                 SLICE[1].BY
			// wire IMUX_FAN_BY[2]                 SLICE[2].BY
			// wire IMUX_FAN_BY[3]                 SLICE[3].BY
			// wire IMUX_DATA[0]                   SLICE[0].F1
			// wire IMUX_DATA[1]                   SLICE[1].F1
			// wire IMUX_DATA[2]                   SLICE[2].F1
			// wire IMUX_DATA[3]                   SLICE[3].F1
			// wire IMUX_DATA[4]                   SLICE[0].F2
			// wire IMUX_DATA[5]                   SLICE[1].F2
			// wire IMUX_DATA[6]                   SLICE[2].F2
			// wire IMUX_DATA[7]                   SLICE[3].F2
			// wire IMUX_DATA[8]                   SLICE[0].F3
			// wire IMUX_DATA[9]                   SLICE[1].F3
			// wire IMUX_DATA[10]                  SLICE[2].F3
			// wire IMUX_DATA[11]                  SLICE[3].F3
			// wire IMUX_DATA[12]                  SLICE[0].F4
			// wire IMUX_DATA[13]                  SLICE[1].F4
			// wire IMUX_DATA[14]                  SLICE[2].F4
			// wire IMUX_DATA[15]                  SLICE[3].F4
			// wire IMUX_DATA[16]                  SLICE[0].G1
			// wire IMUX_DATA[17]                  SLICE[1].G1
			// wire IMUX_DATA[18]                  SLICE[2].G1
			// wire IMUX_DATA[19]                  SLICE[3].G1
			// wire IMUX_DATA[20]                  SLICE[0].G2
			// wire IMUX_DATA[21]                  SLICE[1].G2
			// wire IMUX_DATA[22]                  SLICE[2].G2
			// wire IMUX_DATA[23]                  SLICE[3].G2
			// wire IMUX_DATA[24]                  SLICE[0].G3
			// wire IMUX_DATA[25]                  SLICE[1].G3
			// wire IMUX_DATA[26]                  SLICE[2].G3
			// wire IMUX_DATA[27]                  SLICE[3].G3
			// wire IMUX_DATA[28]                  SLICE[0].G4
			// wire IMUX_DATA[29]                  SLICE[1].G4
			// wire IMUX_DATA[30]                  SLICE[2].G4
			// wire IMUX_DATA[31]                  SLICE[3].G4
			// wire OUT_FAN[0]                     SLICE[0].X
			// wire OUT_FAN[1]                     SLICE[1].X
			// wire OUT_FAN[2]                     SLICE[2].X
			// wire OUT_FAN[3]                     SLICE[3].X
			// wire OUT_FAN[4]                     SLICE[0].Y
			// wire OUT_FAN[5]                     SLICE[1].Y
			// wire OUT_FAN[6]                     SLICE[2].Y
			// wire OUT_FAN[7]                     SLICE[3].Y
			// wire OUT_SEC[0]                     SLICE[0].XB
			// wire OUT_SEC[1]                     SLICE[1].XB
			// wire OUT_SEC[2]                     SLICE[2].XB
			// wire OUT_SEC[3]                     SLICE[3].XB
			// wire OUT_SEC[4]                     SLICE[0].YB
			// wire OUT_SEC[5]                     SLICE[1].YB
			// wire OUT_SEC[6]                     SLICE[2].YB
			// wire OUT_SEC[7]                     SLICE[3].YB
			// wire OUT_SEC[8]                     SLICE[0].XQ
			// wire OUT_SEC[9]                     SLICE[1].XQ
			// wire OUT_SEC[10]                    SLICE[2].XQ
			// wire OUT_SEC[11]                    SLICE[3].XQ
			// wire OUT_SEC[12]                    SLICE[0].YQ
			// wire OUT_SEC[13]                    SLICE[1].YQ
			// wire OUT_SEC[14]                    SLICE[2].YQ
			// wire OUT_SEC[15]                    SLICE[3].YQ
		}

		tile_class IOI_S3 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][13];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][12];
				input ICE = ^IMUX_DATA[8] @!MAIN[3][14];
				input O1 = ^IMUX_DATA[24] @MAIN[1][12];
				input O2 = ^IMUX_DATA[28] @MAIN[1][11];
				input T1 = ^IMUX_DATA[16] @MAIN[0][12];
				input T2 = ^IMUX_DATA[20] @MAIN[0][11];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][16];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][15];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_DATA[4] @!MAIN[3][17];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[0] @!MAIN[3][11];
				output I = OUT_FAN[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_FAN[0];
				attribute FFI1_INIT @[!MAIN[2][7]];
				attribute FFI2_INIT @[!MAIN[2][12]];
				attribute FFI1_SRVAL @[!MAIN[2][3]];
				attribute FFI2_SRVAL @[!MAIN[2][16]];
				attribute FFI_LATCH @MAIN[2][11];
				attribute FFI_SR_SYNC @MAIN[2][8];
				attribute FFI_SR_ENABLE @MAIN[2][10];
				attribute FFI_REV_ENABLE @MAIN[2][9];
				attribute I_DELAY_ENABLE @MAIN[3][10];
				attribute I_TSBYPASS_ENABLE @MAIN[3][7];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][3];
				attribute READBACK_I @[MAIN[3][0]];
				attribute MUX_TSBYPASS @[MAIN[3][4]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[1][8]];
				attribute FFO1_SRVAL @[!MAIN[1][3]];
				attribute FFO2_SRVAL @[!MAIN[1][5]];
				attribute FFO1_LATCH @MAIN[1][17];
				attribute FFO2_LATCH @MAIN[1][18];
				attribute FFO_SR_SYNC @MAIN[1][13];
				attribute FFO_SR_ENABLE @MAIN[1][10];
				attribute FFO_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][19], MAIN[1][14], MAIN[1][16]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[0][8]];
				attribute FFT1_SRVAL @[!MAIN[0][3]];
				attribute FFT2_SRVAL @[!MAIN[0][5]];
				attribute FFT1_LATCH @MAIN[0][17];
				attribute FFT2_LATCH @MAIN[0][18];
				attribute FFT_SR_SYNC @MAIN[0][13];
				attribute FFT_SR_ENABLE @MAIN[0][10];
				attribute FFT_REV_ENABLE @MAIN[0][9];
				attribute MUX_T @[MAIN[0][15], MAIN[0][19], MAIN[0][14], MAIN[0][16]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][26];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][27];
				input ICE = ^IMUX_DATA[9] @!MAIN[3][25];
				input O1 = ^IMUX_DATA[25] @MAIN[1][27];
				input O2 = ^IMUX_DATA[29] @MAIN[1][28];
				input T1 = ^IMUX_DATA[17] @MAIN[0][27];
				input T2 = ^IMUX_DATA[21] @MAIN[0][28];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][23];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][24];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_DATA[5] @!MAIN[3][22];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[1] @!MAIN[3][28];
				output I = OUT_FAN[5];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_FAN[1];
				attribute FFI1_INIT @[!MAIN[2][32]];
				attribute FFI2_INIT @[!MAIN[2][27]];
				attribute FFI1_SRVAL @[!MAIN[2][36]];
				attribute FFI2_SRVAL @[!MAIN[2][23]];
				attribute FFI_LATCH @MAIN[2][28];
				attribute FFI_SR_SYNC @MAIN[2][31];
				attribute FFI_SR_ENABLE @MAIN[2][29];
				attribute FFI_REV_ENABLE @MAIN[2][30];
				attribute I_DELAY_ENABLE @MAIN[3][29];
				attribute I_TSBYPASS_ENABLE @MAIN[3][32];
				attribute IQ_DELAY_ENABLE @MAIN[3][38];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][36];
				attribute READBACK_I @[MAIN[3][39]];
				attribute MUX_TSBYPASS @[MAIN[3][35]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[1][31]];
				attribute FFO1_SRVAL @[!MAIN[1][36]];
				attribute FFO2_SRVAL @[!MAIN[1][34]];
				attribute FFO1_LATCH @MAIN[1][22];
				attribute FFO2_LATCH @MAIN[1][21];
				attribute FFO_SR_SYNC @MAIN[1][26];
				attribute FFO_SR_ENABLE @MAIN[1][29];
				attribute FFO_REV_ENABLE @MAIN[1][30];
				attribute MUX_O @[MAIN[1][24], MAIN[1][20], MAIN[1][25], MAIN[1][23]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[0][31]];
				attribute FFT1_SRVAL @[!MAIN[0][36]];
				attribute FFT2_SRVAL @[!MAIN[0][34]];
				attribute FFT1_LATCH @MAIN[0][22];
				attribute FFT2_LATCH @MAIN[0][21];
				attribute FFT_SR_SYNC @MAIN[0][26];
				attribute FFT_SR_ENABLE @MAIN[0][29];
				attribute FFT_REV_ENABLE @MAIN[0][30];
				attribute MUX_T @[MAIN[0][24], MAIN[0][20], MAIN[0][25], MAIN[0][23]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOCLK[2] @!MAIN[3][53];
				input ICLK2 = ^IMUX_IOCLK[6] @!MAIN[3][52];
				input ICE = ^IMUX_DATA[10] @!MAIN[3][54];
				input O1 = ^IMUX_DATA[26] @MAIN[1][52];
				input O2 = ^IMUX_DATA[30] @MAIN[1][51];
				input T1 = ^IMUX_DATA[18] @MAIN[0][52];
				input T2 = ^IMUX_DATA[22] @MAIN[0][51];
				input OTCLK1 = ^IMUX_IOCLK[3] @!MAIN[3][56];
				input OTCLK2 = ^IMUX_IOCLK[7] @!MAIN[3][55];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_DATA[6] @!MAIN[3][57];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_DATA[2] @!MAIN[3][51];
				output I = OUT_FAN[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				output T = OUT_FAN[2];
				attribute FFI1_INIT @[!MAIN[2][47]];
				attribute FFI2_INIT @[!MAIN[2][52]];
				attribute FFI1_SRVAL @[!MAIN[2][43]];
				attribute FFI2_SRVAL @[!MAIN[2][56]];
				attribute FFI_LATCH @MAIN[2][51];
				attribute FFI_SR_SYNC @MAIN[2][48];
				attribute FFI_SR_ENABLE @MAIN[2][50];
				attribute FFI_REV_ENABLE @MAIN[2][49];
				attribute I_DELAY_ENABLE @MAIN[3][50];
				attribute I_TSBYPASS_ENABLE @MAIN[3][47];
				attribute IQ_DELAY_ENABLE @MAIN[3][41];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][43];
				attribute READBACK_I @[MAIN[3][40]];
				attribute MUX_TSBYPASS @[MAIN[3][44]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[1][48]];
				attribute FFO1_SRVAL @[!MAIN[1][43]];
				attribute FFO2_SRVAL @[!MAIN[1][45]];
				attribute FFO1_LATCH @MAIN[1][57];
				attribute FFO2_LATCH @MAIN[1][58];
				attribute FFO_SR_SYNC @MAIN[1][53];
				attribute FFO_SR_ENABLE @MAIN[1][50];
				attribute FFO_REV_ENABLE @MAIN[1][49];
				attribute MUX_O @[MAIN[1][55], MAIN[1][59], MAIN[1][54], MAIN[1][56]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[0][48]];
				attribute FFT1_SRVAL @[!MAIN[0][43]];
				attribute FFT2_SRVAL @[!MAIN[0][45]];
				attribute FFT1_LATCH @MAIN[0][57];
				attribute FFT2_LATCH @MAIN[0][58];
				attribute FFT_SR_SYNC @MAIN[0][53];
				attribute FFT_SR_ENABLE @MAIN[0][50];
				attribute FFT_REV_ENABLE @MAIN[0][49];
				attribute MUX_T @[MAIN[0][55], MAIN[0][59], MAIN[0][54], MAIN[0][56]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_FC {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IREG[0] {
				input CLK = ^IMUX_IOCLK[0] @!MAIN[3][11];
				input SR = ^IMUX_DATA[12] @!MAIN[3][15];
				input REV = ^IMUX_DATA[0] @!MAIN[3][7];
				input CE = ^IMUX_DATA[8] @!MAIN[3][12];
				output I = OUT_FAN[4];
				output IQ = OUT_SEC[8];
				output CLKPAD = OUT_CLKPAD[0];
				attribute FF_INIT @[!MAIN[2][6]];
				attribute FF_SRVAL @[!MAIN[2][3]];
				attribute FF_LATCH @MAIN[2][8];
				attribute FF_SR_SYNC @MAIN[2][15];
				attribute FF_SR_ENABLE @MAIN[2][11];
				attribute FF_REV_ENABLE @MAIN[2][10];
				attribute O2I_ENABLE @MAIN[3][6];
				attribute O2IQ_ENABLE @MAIN[3][2];
				attribute O2I_O2IQ_ENABLE @MAIN[3][4];
				attribute I_DELAY_ENABLE @MAIN[3][8];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute DELAY_ENABLE @[MAIN[3][5], MAIN[2][5], MAIN[2][1], MAIN[2][0], MAIN[1][2], MAIN[1][1], MAIN[0][8], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3], MAIN[0][2], MAIN[0][1], MAIN[0][0]];
				attribute READBACK_I @[MAIN[3][0]];
			}

			bel IREG[1] {
				input CLK = ^IMUX_IOCLK[2] @!MAIN[3][21];
				input SR = ^IMUX_DATA[13] @!MAIN[3][16];
				input REV = ^IMUX_DATA[1] @!MAIN[3][24];
				input CE = ^IMUX_DATA[9] @!MAIN[3][19];
				output I = OUT_FAN[5];
				output IQ = OUT_SEC[9];
				output CLKPAD = OUT_CLKPAD[1];
				attribute FF_INIT @[!MAIN[2][22]];
				attribute FF_SRVAL @[!MAIN[2][19]];
				attribute FF_LATCH @MAIN[2][23];
				attribute FF_SR_SYNC @MAIN[2][16];
				attribute FF_SR_ENABLE @MAIN[2][20];
				attribute FF_REV_ENABLE @MAIN[2][21];
				attribute O2I_ENABLE @MAIN[3][25];
				attribute O2IQ_ENABLE @MAIN[3][29];
				attribute O2I_O2IQ_ENABLE @MAIN[3][27];
				attribute I_DELAY_ENABLE @MAIN[3][23];
				attribute IQ_DELAY_ENABLE @MAIN[3][30];
				attribute DELAY_ENABLE @[MAIN[3][26], MAIN[2][31], MAIN[2][30], MAIN[2][26], MAIN[1][30], MAIN[1][29], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][23]];
				attribute READBACK_I @[MAIN[3][31]];
			}

			bel IREG[2] {
				input CLK = ^IMUX_IOCLK[4] @!MAIN[3][43];
				input SR = ^IMUX_DATA[14] @!MAIN[3][47];
				input REV = ^IMUX_DATA[2] @!MAIN[3][39];
				input CE = ^IMUX_DATA[10] @!MAIN[3][44];
				output I = OUT_FAN[6];
				output IQ = OUT_SEC[10];
				attribute FF_INIT @[!MAIN[2][38]];
				attribute FF_SRVAL @[!MAIN[2][35]];
				attribute FF_LATCH @MAIN[2][40];
				attribute FF_SR_SYNC @MAIN[2][47];
				attribute FF_SR_ENABLE @MAIN[2][43];
				attribute FF_REV_ENABLE @MAIN[2][42];
				attribute O2I_ENABLE @MAIN[3][38];
				attribute O2IQ_ENABLE @MAIN[3][34];
				attribute O2I_O2IQ_ENABLE @MAIN[3][36];
				attribute I_DELAY_ENABLE @MAIN[3][40];
				attribute IQ_DELAY_ENABLE @MAIN[3][33];
				attribute DELAY_ENABLE @[MAIN[3][37], MAIN[2][37], MAIN[2][33], MAIN[2][32], MAIN[1][34], MAIN[1][33], MAIN[0][40], MAIN[0][38], MAIN[0][37], MAIN[0][36], MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute READBACK_I @[MAIN[3][32]];
			}

			bel IREG[3] {
				input CLK = ^IMUX_IOCLK[6] @!MAIN[3][53];
				input SR = ^IMUX_DATA[15] @!MAIN[3][48];
				input REV = ^IMUX_DATA[3] @!MAIN[3][56];
				input CE = ^IMUX_DATA[11] @!MAIN[3][51];
				output I = OUT_FAN[7];
				output IQ = OUT_SEC[11];
				attribute FF_INIT @[!MAIN[2][54]];
				attribute FF_SRVAL @[!MAIN[2][51]];
				attribute FF_LATCH @MAIN[2][55];
				attribute FF_SR_SYNC @MAIN[2][48];
				attribute FF_SR_ENABLE @MAIN[2][52];
				attribute FF_REV_ENABLE @MAIN[2][53];
				attribute O2I_ENABLE @MAIN[3][57];
				attribute O2IQ_ENABLE @MAIN[3][61];
				attribute O2I_O2IQ_ENABLE @MAIN[3][59];
				attribute I_DELAY_ENABLE @MAIN[3][55];
				attribute IQ_DELAY_ENABLE @MAIN[3][62];
				attribute DELAY_ENABLE @[MAIN[3][58], MAIN[2][63], MAIN[2][62], MAIN[2][58], MAIN[1][62], MAIN[1][61], MAIN[0][63], MAIN[0][62], MAIN[0][61], MAIN[0][60], MAIN[0][59], MAIN[0][58], MAIN[0][57], MAIN[0][55]];
				attribute READBACK_I @[MAIN[3][63]];
			}

			bel OREG[0] {
				input O = ^IMUX_DATA[24] @MAIN[1][0];
				input CLK = ^IMUX_IOCLK[1] @!MAIN[3][14];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[4] @!MAIN[3][9];
				input CE = IMUX_CE_OPTINV[0];
				attribute FF_INIT @[!MAIN[1][7]];
				attribute FF_SRVAL @[!MAIN[1][3]];
				attribute FF_LATCH @MAIN[1][14];
				attribute FF_SR_SYNC @MAIN[1][11];
				attribute FF_SR_ENABLE @MAIN[1][10];
				attribute FF_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][12]] {
					NONE = 0b00,
					O = 0b01,
					OQ = 0b10,
				}
			}

			bel OREG[1] {
				input O = ^IMUX_DATA[25] @MAIN[1][26];
				input CLK = ^IMUX_IOCLK[3] @!MAIN[3][18];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[5] @!MAIN[3][22];
				input CE = IMUX_CE_OPTINV[1];
				attribute FF_INIT @[!MAIN[1][24]];
				attribute FF_SRVAL @[!MAIN[1][27]];
				attribute FF_LATCH @MAIN[1][18];
				attribute FF_SR_SYNC @MAIN[1][20];
				attribute FF_SR_ENABLE @MAIN[1][21];
				attribute FF_REV_ENABLE @MAIN[1][22];
				attribute MUX_O @[MAIN[1][25], MAIN[1][23]] {
					NONE = 0b00,
					O = 0b01,
					OQ = 0b10,
				}
			}

			bel OREG[2] {
				input O = ^IMUX_DATA[26] @MAIN[1][32];
				input CLK = ^IMUX_IOCLK[5] @!MAIN[3][46];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_DATA[6] @!MAIN[3][41];
				input CE = IMUX_CE_OPTINV[2];
				attribute FF_INIT @[!MAIN[1][39]];
				attribute FF_SRVAL @[!MAIN[1][35]];
				attribute FF_LATCH @MAIN[1][46];
				attribute FF_SR_SYNC @MAIN[1][43];
				attribute FF_SR_ENABLE @MAIN[1][42];
				attribute FF_REV_ENABLE @MAIN[1][41];
				attribute MUX_O @[MAIN[1][47], MAIN[1][44]] {
					NONE = 0b00,
					O = 0b01,
					OQ = 0b10,
				}
			}

			bel OREG[3] {
				input O = ^IMUX_DATA[27] @MAIN[1][58];
				input CLK = ^IMUX_IOCLK[7] @!MAIN[3][50];
				input SR = IMUX_SR_OPTINV[3];
				input REV = ^IMUX_DATA[7] @!MAIN[3][54];
				input CE = IMUX_CE_OPTINV[3];
				attribute FF_INIT @[!MAIN[1][56]];
				attribute FF_SRVAL @[!MAIN[1][59]];
				attribute FF_LATCH @MAIN[1][50];
				attribute FF_SR_SYNC @MAIN[1][52];
				attribute FF_SR_ENABLE @MAIN[1][53];
				attribute FF_REV_ENABLE @MAIN[1][54];
				attribute MUX_O @[MAIN[1][57], MAIN[1][55]] {
					NONE = 0b00,
					O = 0b01,
					OQ = 0b10,
				}
			}

			// wire OUT_CLKPAD[0]                  IREG[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IREG[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              OREG[0].SR
			// wire IMUX_SR_OPTINV[1]              OREG[1].SR
			// wire IMUX_SR_OPTINV[2]              OREG[2].SR
			// wire IMUX_SR_OPTINV[3]              OREG[3].SR
			// wire IMUX_CE_OPTINV[0]              OREG[0].CE
			// wire IMUX_CE_OPTINV[1]              OREG[1].CE
			// wire IMUX_CE_OPTINV[2]              OREG[2].CE
			// wire IMUX_CE_OPTINV[3]              OREG[3].CE
			// wire IMUX_IOCLK[0]                  IREG[0].CLK
			// wire IMUX_IOCLK[1]                  OREG[0].CLK
			// wire IMUX_IOCLK[2]                  IREG[1].CLK
			// wire IMUX_IOCLK[3]                  OREG[1].CLK
			// wire IMUX_IOCLK[4]                  IREG[2].CLK
			// wire IMUX_IOCLK[5]                  OREG[2].CLK
			// wire IMUX_IOCLK[6]                  IREG[3].CLK
			// wire IMUX_IOCLK[7]                  OREG[3].CLK
			// wire IMUX_DATA[0]                   IREG[0].REV
			// wire IMUX_DATA[1]                   IREG[1].REV
			// wire IMUX_DATA[2]                   IREG[2].REV
			// wire IMUX_DATA[3]                   IREG[3].REV
			// wire IMUX_DATA[4]                   OREG[0].REV
			// wire IMUX_DATA[5]                   OREG[1].REV
			// wire IMUX_DATA[6]                   OREG[2].REV
			// wire IMUX_DATA[7]                   OREG[3].REV
			// wire IMUX_DATA[8]                   IREG[0].CE
			// wire IMUX_DATA[9]                   IREG[1].CE
			// wire IMUX_DATA[10]                  IREG[2].CE
			// wire IMUX_DATA[11]                  IREG[3].CE
			// wire IMUX_DATA[12]                  IREG[0].SR
			// wire IMUX_DATA[13]                  IREG[1].SR
			// wire IMUX_DATA[14]                  IREG[2].SR
			// wire IMUX_DATA[15]                  IREG[3].SR
			// wire IMUX_DATA[24]                  OREG[0].O
			// wire IMUX_DATA[25]                  OREG[1].O
			// wire IMUX_DATA[26]                  OREG[2].O
			// wire IMUX_DATA[27]                  OREG[3].O
			// wire OUT_FAN[4]                     IREG[0].I
			// wire OUT_FAN[5]                     IREG[1].I
			// wire OUT_FAN[6]                     IREG[2].I
			// wire OUT_FAN[7]                     IREG[3].I
			// wire OUT_SEC[8]                     IREG[0].IQ
			// wire OUT_SEC[9]                     IREG[1].IQ
			// wire OUT_SEC[10]                    IREG[2].IQ
			// wire OUT_SEC[11]                    IREG[3].IQ
		}

		tile_class IOI_S3E {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][13];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][12];
				input ICE = ^IMUX_DATA[8] @!MAIN[3][14];
				input O1 = ^IMUX_DATA[24] @MAIN[1][12];
				input O2 = ^IMUX_DATA[28] @MAIN[1][11];
				input T1 = ^IMUX_DATA[16] @MAIN[0][12];
				input T2 = ^IMUX_DATA[20] @MAIN[0][11];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][16];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][15];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_DATA[4] @!MAIN[3][17];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[0] @!MAIN[3][11];
				output I = OUT_FAN[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_FAN[0];
				attribute FFI1_INIT @[!MAIN[2][7]];
				attribute FFI2_INIT @[!MAIN[2][12]];
				attribute FFI1_SRVAL @[!MAIN[2][3]];
				attribute FFI2_SRVAL @[!MAIN[2][16]];
				attribute FFI_LATCH @MAIN[2][11];
				attribute FFI_SR_SYNC @MAIN[2][8];
				attribute FFI_SR_ENABLE @MAIN[2][10];
				attribute FFI_REV_ENABLE @MAIN[2][9];
				attribute I_DELAY_ENABLE @MAIN[3][10];
				attribute I_TSBYPASS_ENABLE @MAIN[3][7];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][3];
				attribute READBACK_I @[MAIN[3][0]];
				attribute MUX_TSBYPASS @[MAIN[3][4]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][21], MAIN[3][37], MAIN[3][8]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][8]];
				attribute FFO1_SRVAL @[!MAIN[1][3]];
				attribute FFO2_SRVAL @[!MAIN[1][5]];
				attribute FFO1_LATCH @MAIN[1][17];
				attribute FFO2_LATCH @MAIN[1][18];
				attribute FFO_SR_SYNC @MAIN[1][13];
				attribute FFO_SR_ENABLE @MAIN[1][10];
				attribute FFO_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][19], MAIN[1][14], MAIN[1][16]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][0], MAIN[1][0]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][35]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][37]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][8]];
				attribute FFT1_SRVAL @[!MAIN[0][3]];
				attribute FFT2_SRVAL @[!MAIN[0][5]];
				attribute FFT1_LATCH @MAIN[0][17];
				attribute FFT2_LATCH @MAIN[0][18];
				attribute FFT_SR_SYNC @MAIN[0][13];
				attribute FFT_SR_ENABLE @MAIN[0][10];
				attribute FFT_REV_ENABLE @MAIN[0][9];
				attribute MUX_T @[MAIN[0][15], MAIN[0][19], MAIN[0][14], MAIN[0][16]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][1], MAIN[0][0]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][6];
				attribute MISR_RESET @MAIN[0][7];
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][26];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][27];
				input ICE = ^IMUX_DATA[9] @!MAIN[3][25];
				input O1 = ^IMUX_DATA[25] @MAIN[1][27];
				input O2 = ^IMUX_DATA[29] @MAIN[1][28];
				input T1 = ^IMUX_DATA[17] @MAIN[0][27];
				input T2 = ^IMUX_DATA[21] @MAIN[0][28];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][23];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][24];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_DATA[5] @!MAIN[3][22];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[1] @!MAIN[3][28];
				output I = OUT_FAN[5];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_FAN[1];
				attribute FFI1_INIT @[!MAIN[2][32]];
				attribute FFI2_INIT @[!MAIN[2][27]];
				attribute FFI1_SRVAL @[!MAIN[2][36]];
				attribute FFI2_SRVAL @[!MAIN[2][23]];
				attribute FFI_LATCH @MAIN[2][28];
				attribute FFI_SR_SYNC @MAIN[2][31];
				attribute FFI_SR_ENABLE @MAIN[2][29];
				attribute FFI_REV_ENABLE @MAIN[2][30];
				attribute I_DELAY_ENABLE @MAIN[3][29];
				attribute I_TSBYPASS_ENABLE @MAIN[3][32];
				attribute IQ_DELAY_ENABLE @MAIN[3][38];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][36];
				attribute READBACK_I @[MAIN[3][39]];
				attribute MUX_TSBYPASS @[MAIN[3][35]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][18], MAIN[3][2], MAIN[3][30]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][31]];
				attribute FFO1_SRVAL @[!MAIN[1][36]];
				attribute FFO2_SRVAL @[!MAIN[1][34]];
				attribute FFO1_LATCH @MAIN[1][22];
				attribute FFO2_LATCH @MAIN[1][21];
				attribute FFO_SR_SYNC @MAIN[1][26];
				attribute FFO_SR_ENABLE @MAIN[1][29];
				attribute FFO_REV_ENABLE @MAIN[1][30];
				attribute MUX_O @[MAIN[1][24], MAIN[1][20], MAIN[1][25], MAIN[1][23]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][39], MAIN[1][39]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][4]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][2]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][31]];
				attribute FFT1_SRVAL @[!MAIN[0][36]];
				attribute FFT2_SRVAL @[!MAIN[0][34]];
				attribute FFT1_LATCH @MAIN[0][22];
				attribute FFT2_LATCH @MAIN[0][21];
				attribute FFT_SR_SYNC @MAIN[0][26];
				attribute FFT_SR_ENABLE @MAIN[0][29];
				attribute FFT_REV_ENABLE @MAIN[0][30];
				attribute MUX_T @[MAIN[0][24], MAIN[0][20], MAIN[0][25], MAIN[0][23]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][38], MAIN[0][39]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][33];
				attribute MISR_RESET @MAIN[0][32];
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOCLK[2] @!MAIN[3][53];
				input ICLK2 = ^IMUX_IOCLK[6] @!MAIN[3][52];
				input ICE = ^IMUX_DATA[10] @!MAIN[3][54];
				input O1 = ^IMUX_DATA[26] @MAIN[1][52];
				input O2 = ^IMUX_DATA[30] @MAIN[1][51];
				input T1 = ^IMUX_DATA[18] @MAIN[0][52];
				input T2 = ^IMUX_DATA[22] @MAIN[0][51];
				input OTCLK1 = ^IMUX_IOCLK[3] @!MAIN[3][56];
				input OTCLK2 = ^IMUX_IOCLK[7] @!MAIN[3][55];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_DATA[6] @!MAIN[3][57];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_DATA[2] @!MAIN[3][51];
				output I = OUT_FAN[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				output T = OUT_FAN[2];
				attribute FFI1_INIT @[!MAIN[2][47]];
				attribute FFI2_INIT @[!MAIN[2][52]];
				attribute FFI1_SRVAL @[!MAIN[2][43]];
				attribute FFI2_SRVAL @[!MAIN[2][56]];
				attribute FFI_LATCH @MAIN[2][51];
				attribute FFI_SR_SYNC @MAIN[2][48];
				attribute FFI_SR_ENABLE @MAIN[2][50];
				attribute FFI_REV_ENABLE @MAIN[2][49];
				attribute I_DELAY_ENABLE @MAIN[3][50];
				attribute I_TSBYPASS_ENABLE @MAIN[3][47];
				attribute IQ_DELAY_ENABLE @MAIN[3][41];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][43];
				attribute READBACK_I @[MAIN[3][40]];
				attribute MUX_TSBYPASS @[MAIN[3][44]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][58], MAIN[3][42], MAIN[3][48]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][48]];
				attribute FFO1_SRVAL @[!MAIN[1][43]];
				attribute FFO2_SRVAL @[!MAIN[1][45]];
				attribute FFO1_LATCH @MAIN[1][57];
				attribute FFO2_LATCH @MAIN[1][58];
				attribute FFO_SR_SYNC @MAIN[1][53];
				attribute FFO_SR_ENABLE @MAIN[1][50];
				attribute FFO_REV_ENABLE @MAIN[1][49];
				attribute MUX_O @[MAIN[1][55], MAIN[1][59], MAIN[1][54], MAIN[1][56]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][40], MAIN[1][40]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute FFT_INIT @[!MAIN[0][48]];
				attribute FFT1_SRVAL @[!MAIN[0][43]];
				attribute FFT2_SRVAL @[!MAIN[0][45]];
				attribute FFT1_LATCH @MAIN[0][57];
				attribute FFT2_LATCH @MAIN[0][58];
				attribute FFT_SR_SYNC @MAIN[0][53];
				attribute FFT_SR_ENABLE @MAIN[0][50];
				attribute FFT_REV_ENABLE @MAIN[0][49];
				attribute MUX_T @[MAIN[0][55], MAIN[0][59], MAIN[0][54], MAIN[0][56]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][41], MAIN[0][40]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][46];
				attribute MISR_RESET @MAIN[0][47];
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_S3A_WE {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][13];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][12];
				input ICE = ^IMUX_DATA[8] @!MAIN[3][14];
				input O1 = ^IMUX_DATA[24] @MAIN[1][12];
				input O2 = ^IMUX_DATA[28] @MAIN[1][11];
				input T1 = ^IMUX_DATA[16] @MAIN[0][12];
				input T2 = ^IMUX_DATA[20] @MAIN[0][11];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][16];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][15];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_DATA[4] @!MAIN[3][17];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[0] @!MAIN[3][11];
				input S1 = IMUX_DATA[26];
				input S2 = IMUX_DATA[30];
				input S3 = IMUX_DATA[18];
				output I = OUT_FAN[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_FAN[0];
				attribute FFI1_INIT @[!MAIN[2][7]];
				attribute FFI2_INIT @[!MAIN[2][12]];
				attribute FFI1_SRVAL @[!MAIN[2][3]];
				attribute FFI2_SRVAL @[!MAIN[2][16]];
				attribute FFI_LATCH @MAIN[2][11];
				attribute FFI_SR_SYNC @MAIN[2][8];
				attribute FFI_SR_ENABLE @MAIN[2][10];
				attribute FFI_REV_ENABLE @MAIN[2][9];
				attribute I_DELAY_ENABLE @MAIN[3][10];
				attribute I_TSBYPASS_ENABLE @MAIN[3][7];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][3];
				attribute READBACK_I @[MAIN[3][0]];
				attribute MUX_TSBYPASS @[MAIN[3][4]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][21], MAIN[3][37], MAIN[3][8]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute DELAY_VARIABLE @MAIN[3][48];
				attribute DELAY_COMMON @[!MAIN[3][41]];
				attribute IQ_DELAY @[!MAIN[3][53], !MAIN[3][51]];
				attribute I_DELAY @[!MAIN[3][50], !MAIN[3][49], !MAIN[3][52]];
				attribute FFO_INIT @[!MAIN[1][8]];
				attribute FFO1_SRVAL @[!MAIN[1][3]];
				attribute FFO2_SRVAL @[!MAIN[1][5]];
				attribute FFO1_LATCH @MAIN[1][17];
				attribute FFO2_LATCH @MAIN[1][18];
				attribute FFO_SR_SYNC @MAIN[1][13];
				attribute FFO_SR_ENABLE @MAIN[1][10];
				attribute FFO_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][19], MAIN[1][14], MAIN[1][16]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][0], MAIN[1][0]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][35]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][37]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][8]];
				attribute FFT1_SRVAL @[!MAIN[0][3]];
				attribute FFT2_SRVAL @[!MAIN[0][5]];
				attribute FFT1_LATCH @MAIN[0][17];
				attribute FFT2_LATCH @MAIN[0][18];
				attribute FFT_SR_SYNC @MAIN[0][13];
				attribute FFT_SR_ENABLE @MAIN[0][10];
				attribute FFT_REV_ENABLE @MAIN[0][9];
				attribute MUX_T @[MAIN[0][15], MAIN[0][19], MAIN[0][14], MAIN[0][16]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][1], MAIN[0][0]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][6];
				attribute MISR_RESET @MAIN[0][7];
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][26];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][27];
				input ICE = ^IMUX_DATA[9] @!MAIN[3][25];
				input O1 = ^IMUX_DATA[25] @MAIN[1][27];
				input O2 = ^IMUX_DATA[29] @MAIN[1][28];
				input T1 = ^IMUX_DATA[17] @MAIN[0][27];
				input T2 = ^IMUX_DATA[21] @MAIN[0][28];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][23];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][24];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_DATA[5] @!MAIN[3][22];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[1] @!MAIN[3][28];
				input S1 = IMUX_DATA[22];
				input S2 = IMUX_DATA[10];
				input S3 = IMUX_DATA[2];
				output I = OUT_FAN[5];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_FAN[1];
				attribute FFI1_INIT @[!MAIN[2][32]];
				attribute FFI2_INIT @[!MAIN[2][27]];
				attribute FFI1_SRVAL @[!MAIN[2][36]];
				attribute FFI2_SRVAL @[!MAIN[2][23]];
				attribute FFI_LATCH @MAIN[2][28];
				attribute FFI_SR_SYNC @MAIN[2][31];
				attribute FFI_SR_ENABLE @MAIN[2][29];
				attribute FFI_REV_ENABLE @MAIN[2][30];
				attribute I_DELAY_ENABLE @MAIN[3][29];
				attribute I_TSBYPASS_ENABLE @MAIN[3][32];
				attribute IQ_DELAY_ENABLE @MAIN[3][38];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][36];
				attribute READBACK_I @[MAIN[3][39]];
				attribute MUX_TSBYPASS @[MAIN[3][35]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][18], MAIN[3][2], MAIN[3][30]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute DELAY_VARIABLE @MAIN[3][57];
				attribute DELAY_COMMON @[!MAIN[3][42]];
				attribute IQ_DELAY @[!MAIN[3][58], !MAIN[3][47]];
				attribute I_DELAY @[!MAIN[3][56], !MAIN[3][55], !MAIN[3][54]];
				attribute FFO_INIT @[!MAIN[1][31]];
				attribute FFO1_SRVAL @[!MAIN[1][36]];
				attribute FFO2_SRVAL @[!MAIN[1][34]];
				attribute FFO1_LATCH @MAIN[1][22];
				attribute FFO2_LATCH @MAIN[1][21];
				attribute FFO_SR_SYNC @MAIN[1][26];
				attribute FFO_SR_ENABLE @MAIN[1][29];
				attribute FFO_REV_ENABLE @MAIN[1][30];
				attribute MUX_O @[MAIN[1][24], MAIN[1][20], MAIN[1][25], MAIN[1][23]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][39], MAIN[1][39]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][4]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][2]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][31]];
				attribute FFT1_SRVAL @[!MAIN[0][36]];
				attribute FFT2_SRVAL @[!MAIN[0][34]];
				attribute FFT1_LATCH @MAIN[0][22];
				attribute FFT2_LATCH @MAIN[0][21];
				attribute FFT_SR_SYNC @MAIN[0][26];
				attribute FFT_SR_ENABLE @MAIN[0][29];
				attribute FFT_REV_ENABLE @MAIN[0][30];
				attribute MUX_T @[MAIN[0][24], MAIN[0][20], MAIN[0][25], MAIN[0][23]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][38], MAIN[0][39]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][33];
				attribute MISR_RESET @MAIN[0][32];
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[1].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[1].S2
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[0].S3
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[1].S1
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[0].S1
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[0].S2
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
		}

		tile_class IOI_S3A_S {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][13];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][12];
				input ICE = ^IMUX_DATA[8] @!MAIN[3][14];
				input O1 = ^IMUX_DATA[24] @MAIN[1][12];
				input O2 = ^IMUX_DATA[28] @MAIN[1][11];
				input T1 = ^IMUX_DATA[16] @MAIN[0][12];
				input T2 = ^IMUX_DATA[20] @MAIN[0][11];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][16];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][15];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_DATA[4] @!MAIN[3][17];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[0] @!MAIN[3][11];
				input S1 = IMUX_DATA[12];
				input S2 = IMUX_DATA[7];
				input S3 = IMUX_DATA[3];
				output I = OUT_FAN[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_FAN[0];
				attribute FFI1_INIT @[!MAIN[2][7]];
				attribute FFI2_INIT @[!MAIN[2][12]];
				attribute FFI1_SRVAL @[!MAIN[2][3]];
				attribute FFI2_SRVAL @[!MAIN[2][16]];
				attribute FFI_LATCH @MAIN[2][11];
				attribute FFI_SR_SYNC @MAIN[2][8];
				attribute FFI_SR_ENABLE @MAIN[2][10];
				attribute FFI_REV_ENABLE @MAIN[2][9];
				attribute I_DELAY_ENABLE @MAIN[3][10];
				attribute I_TSBYPASS_ENABLE @MAIN[3][7];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][3];
				attribute READBACK_I @[MAIN[3][0]];
				attribute MUX_TSBYPASS @[MAIN[3][4]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][21], MAIN[3][37], MAIN[3][8]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][8]];
				attribute FFO1_SRVAL @[!MAIN[1][3]];
				attribute FFO2_SRVAL @[!MAIN[1][5]];
				attribute FFO1_LATCH @MAIN[1][17];
				attribute FFO2_LATCH @MAIN[1][18];
				attribute FFO_SR_SYNC @MAIN[1][13];
				attribute FFO_SR_ENABLE @MAIN[1][10];
				attribute FFO_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][19], MAIN[1][14], MAIN[1][16]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][0], MAIN[1][0]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][35]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][37]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][8]];
				attribute FFT1_SRVAL @[!MAIN[0][3]];
				attribute FFT2_SRVAL @[!MAIN[0][5]];
				attribute FFT1_LATCH @MAIN[0][17];
				attribute FFT2_LATCH @MAIN[0][18];
				attribute FFT_SR_SYNC @MAIN[0][13];
				attribute FFT_SR_ENABLE @MAIN[0][10];
				attribute FFT_REV_ENABLE @MAIN[0][9];
				attribute MUX_T @[MAIN[0][15], MAIN[0][19], MAIN[0][14], MAIN[0][16]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][1], MAIN[0][0]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][6];
				attribute MISR_RESET @MAIN[0][7];
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][26];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][27];
				input ICE = ^IMUX_DATA[9] @!MAIN[3][25];
				input O1 = ^IMUX_DATA[25] @MAIN[1][27];
				input O2 = ^IMUX_DATA[29] @MAIN[1][28];
				input T1 = ^IMUX_DATA[17] @MAIN[0][27];
				input T2 = ^IMUX_DATA[21] @MAIN[0][28];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][23];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][24];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_DATA[5] @!MAIN[3][22];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[1] @!MAIN[3][28];
				input S1 = IMUX_DATA[15];
				input S2 = IMUX_DATA[14];
				input S3 = IMUX_DATA[11];
				output I = OUT_FAN[5];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_FAN[1];
				attribute FFI1_INIT @[!MAIN[2][32]];
				attribute FFI2_INIT @[!MAIN[2][27]];
				attribute FFI1_SRVAL @[!MAIN[2][36]];
				attribute FFI2_SRVAL @[!MAIN[2][23]];
				attribute FFI_LATCH @MAIN[2][28];
				attribute FFI_SR_SYNC @MAIN[2][31];
				attribute FFI_SR_ENABLE @MAIN[2][29];
				attribute FFI_REV_ENABLE @MAIN[2][30];
				attribute I_DELAY_ENABLE @MAIN[3][29];
				attribute I_TSBYPASS_ENABLE @MAIN[3][32];
				attribute IQ_DELAY_ENABLE @MAIN[3][38];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][36];
				attribute READBACK_I @[MAIN[3][39]];
				attribute MUX_TSBYPASS @[MAIN[3][35]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][18], MAIN[3][2], MAIN[3][30]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][31]];
				attribute FFO1_SRVAL @[!MAIN[1][36]];
				attribute FFO2_SRVAL @[!MAIN[1][34]];
				attribute FFO1_LATCH @MAIN[1][22];
				attribute FFO2_LATCH @MAIN[1][21];
				attribute FFO_SR_SYNC @MAIN[1][26];
				attribute FFO_SR_ENABLE @MAIN[1][29];
				attribute FFO_REV_ENABLE @MAIN[1][30];
				attribute MUX_O @[MAIN[1][24], MAIN[1][20], MAIN[1][25], MAIN[1][23]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][39], MAIN[1][39]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][4]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][2]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][31]];
				attribute FFT1_SRVAL @[!MAIN[0][36]];
				attribute FFT2_SRVAL @[!MAIN[0][34]];
				attribute FFT1_LATCH @MAIN[0][22];
				attribute FFT2_LATCH @MAIN[0][21];
				attribute FFT_SR_SYNC @MAIN[0][26];
				attribute FFT_SR_ENABLE @MAIN[0][29];
				attribute FFT_REV_ENABLE @MAIN[0][30];
				attribute MUX_T @[MAIN[0][24], MAIN[0][20], MAIN[0][25], MAIN[0][23]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][38], MAIN[0][39]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][33];
				attribute MISR_RESET @MAIN[0][32];
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOCLK[2] @!MAIN[3][53];
				input ICLK2 = ^IMUX_IOCLK[6] @!MAIN[3][52];
				input ICE = ^IMUX_DATA[10] @!MAIN[3][54];
				input O1 = ^IMUX_DATA[26] @MAIN[1][52];
				input O2 = ^IMUX_DATA[30] @MAIN[1][51];
				input T1 = ^IMUX_DATA[18] @MAIN[0][52];
				input T2 = ^IMUX_DATA[22] @MAIN[0][51];
				input OTCLK1 = ^IMUX_IOCLK[3] @!MAIN[3][56];
				input OTCLK2 = ^IMUX_IOCLK[7] @!MAIN[3][55];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_DATA[6] @!MAIN[3][57];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_DATA[2] @!MAIN[3][51];
				input S1 = IMUX_DATA[31];
				input S2 = IMUX_DATA[27];
				input S3 = IMUX_DATA[23];
				output I = OUT_FAN[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				output T = OUT_FAN[2];
				attribute FFI1_INIT @[!MAIN[2][47]];
				attribute FFI2_INIT @[!MAIN[2][52]];
				attribute FFI1_SRVAL @[!MAIN[2][43]];
				attribute FFI2_SRVAL @[!MAIN[2][56]];
				attribute FFI_LATCH @MAIN[2][51];
				attribute FFI_SR_SYNC @MAIN[2][48];
				attribute FFI_SR_ENABLE @MAIN[2][50];
				attribute FFI_REV_ENABLE @MAIN[2][49];
				attribute I_DELAY_ENABLE @MAIN[3][50];
				attribute I_TSBYPASS_ENABLE @MAIN[3][47];
				attribute IQ_DELAY_ENABLE @MAIN[3][41];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][43];
				attribute READBACK_I @[MAIN[3][40]];
				attribute MUX_TSBYPASS @[MAIN[3][44]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][58], MAIN[3][42], MAIN[3][48]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][48]];
				attribute FFO1_SRVAL @[!MAIN[1][43]];
				attribute FFO2_SRVAL @[!MAIN[1][45]];
				attribute FFO1_LATCH @MAIN[1][57];
				attribute FFO2_LATCH @MAIN[1][58];
				attribute FFO_SR_SYNC @MAIN[1][53];
				attribute FFO_SR_ENABLE @MAIN[1][50];
				attribute FFO_REV_ENABLE @MAIN[1][49];
				attribute MUX_O @[MAIN[1][55], MAIN[1][59], MAIN[1][54], MAIN[1][56]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][40], MAIN[1][40]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute FFT_INIT @[!MAIN[0][48]];
				attribute FFT1_SRVAL @[!MAIN[0][43]];
				attribute FFT2_SRVAL @[!MAIN[0][45]];
				attribute FFT1_LATCH @MAIN[0][57];
				attribute FFT2_LATCH @MAIN[0][58];
				attribute FFT_SR_SYNC @MAIN[0][53];
				attribute FFT_SR_ENABLE @MAIN[0][50];
				attribute FFT_REV_ENABLE @MAIN[0][49];
				attribute MUX_T @[MAIN[0][55], MAIN[0][59], MAIN[0][54], MAIN[0][56]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][41], MAIN[0][40]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][46];
				attribute MISR_RESET @MAIN[0][47];
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[3]                   IOI[0].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[7]                   IOI[0].S2
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[11]                  IOI[1].S3
			// wire IMUX_DATA[12]                  IOI[0].S1
			// wire IMUX_DATA[14]                  IOI[1].S2
			// wire IMUX_DATA[15]                  IOI[1].S1
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[23]                  IOI[2].S3
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[27]                  IOI[2].S2
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire IMUX_DATA[31]                  IOI[2].S1
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class IOI_S3A_N {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][13];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][12];
				input ICE = ^IMUX_DATA[8] @!MAIN[3][14];
				input O1 = ^IMUX_DATA[24] @MAIN[1][12];
				input O2 = ^IMUX_DATA[28] @MAIN[1][11];
				input T1 = ^IMUX_DATA[16] @MAIN[0][12];
				input T2 = ^IMUX_DATA[20] @MAIN[0][11];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][16];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][15];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_DATA[4] @!MAIN[3][17];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_DATA[0] @!MAIN[3][11];
				input S1 = IMUX_DATA[31];
				input S2 = IMUX_DATA[27];
				input S3 = IMUX_DATA[23];
				output I = OUT_FAN[4];
				output IQ1 = OUT_SEC[8];
				output IQ2 = OUT_SEC[12];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_FAN[0];
				attribute FFI1_INIT @[!MAIN[2][7]];
				attribute FFI2_INIT @[!MAIN[2][12]];
				attribute FFI1_SRVAL @[!MAIN[2][3]];
				attribute FFI2_SRVAL @[!MAIN[2][16]];
				attribute FFI_LATCH @MAIN[2][11];
				attribute FFI_SR_SYNC @MAIN[2][8];
				attribute FFI_SR_ENABLE @MAIN[2][10];
				attribute FFI_REV_ENABLE @MAIN[2][9];
				attribute I_DELAY_ENABLE @MAIN[3][10];
				attribute I_TSBYPASS_ENABLE @MAIN[3][7];
				attribute IQ_DELAY_ENABLE @MAIN[3][1];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][3];
				attribute READBACK_I @[MAIN[3][0]];
				attribute MUX_TSBYPASS @[MAIN[3][4]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][21], MAIN[3][37], MAIN[3][8]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][8]];
				attribute FFO1_SRVAL @[!MAIN[1][3]];
				attribute FFO2_SRVAL @[!MAIN[1][5]];
				attribute FFO1_LATCH @MAIN[1][17];
				attribute FFO2_LATCH @MAIN[1][18];
				attribute FFO_SR_SYNC @MAIN[1][13];
				attribute FFO_SR_ENABLE @MAIN[1][10];
				attribute FFO_REV_ENABLE @MAIN[1][9];
				attribute MUX_O @[MAIN[1][15], MAIN[1][19], MAIN[1][14], MAIN[1][16]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][0], MAIN[1][0]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][35]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][37]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][8]];
				attribute FFT1_SRVAL @[!MAIN[0][3]];
				attribute FFT2_SRVAL @[!MAIN[0][5]];
				attribute FFT1_LATCH @MAIN[0][17];
				attribute FFT2_LATCH @MAIN[0][18];
				attribute FFT_SR_SYNC @MAIN[0][13];
				attribute FFT_SR_ENABLE @MAIN[0][10];
				attribute FFT_REV_ENABLE @MAIN[0][9];
				attribute MUX_T @[MAIN[0][15], MAIN[0][19], MAIN[0][14], MAIN[0][16]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][1], MAIN[0][0]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][6];
				attribute MISR_RESET @MAIN[0][7];
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOCLK[0] @!MAIN[3][26];
				input ICLK2 = ^IMUX_IOCLK[4] @!MAIN[3][27];
				input ICE = ^IMUX_DATA[9] @!MAIN[3][25];
				input O1 = ^IMUX_DATA[25] @MAIN[1][27];
				input O2 = ^IMUX_DATA[29] @MAIN[1][28];
				input T1 = ^IMUX_DATA[17] @MAIN[0][27];
				input T2 = ^IMUX_DATA[21] @MAIN[0][28];
				input OTCLK1 = ^IMUX_IOCLK[1] @!MAIN[3][23];
				input OTCLK2 = ^IMUX_IOCLK[5] @!MAIN[3][24];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_DATA[5] @!MAIN[3][22];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_DATA[1] @!MAIN[3][28];
				input S1 = IMUX_DATA[15];
				input S2 = IMUX_DATA[14];
				input S3 = IMUX_DATA[11];
				output I = OUT_FAN[5];
				output IQ1 = OUT_SEC[9];
				output IQ2 = OUT_SEC[13];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_FAN[1];
				attribute FFI1_INIT @[!MAIN[2][32]];
				attribute FFI2_INIT @[!MAIN[2][27]];
				attribute FFI1_SRVAL @[!MAIN[2][36]];
				attribute FFI2_SRVAL @[!MAIN[2][23]];
				attribute FFI_LATCH @MAIN[2][28];
				attribute FFI_SR_SYNC @MAIN[2][31];
				attribute FFI_SR_ENABLE @MAIN[2][29];
				attribute FFI_REV_ENABLE @MAIN[2][30];
				attribute I_DELAY_ENABLE @MAIN[3][29];
				attribute I_TSBYPASS_ENABLE @MAIN[3][32];
				attribute IQ_DELAY_ENABLE @MAIN[3][38];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][36];
				attribute READBACK_I @[MAIN[3][39]];
				attribute MUX_TSBYPASS @[MAIN[3][35]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][18], MAIN[3][2], MAIN[3][30]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][31]];
				attribute FFO1_SRVAL @[!MAIN[1][36]];
				attribute FFO2_SRVAL @[!MAIN[1][34]];
				attribute FFO1_LATCH @MAIN[1][22];
				attribute FFO2_LATCH @MAIN[1][21];
				attribute FFO_SR_SYNC @MAIN[1][26];
				attribute FFO_SR_ENABLE @MAIN[1][29];
				attribute FFO_REV_ENABLE @MAIN[1][30];
				attribute MUX_O @[MAIN[1][24], MAIN[1][20], MAIN[1][25], MAIN[1][23]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][39], MAIN[1][39]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute MUX_FFO1 @[MAIN[1][4]] {
					O1 = 0b0,
					PAIR_FFO2 = 0b1,
				}
				attribute MUX_FFO2 @[MAIN[0][2]] {
					O2 = 0b0,
					PAIR_FFO1 = 0b1,
				}
				attribute FFT_INIT @[!MAIN[0][31]];
				attribute FFT1_SRVAL @[!MAIN[0][36]];
				attribute FFT2_SRVAL @[!MAIN[0][34]];
				attribute FFT1_LATCH @MAIN[0][22];
				attribute FFT2_LATCH @MAIN[0][21];
				attribute FFT_SR_SYNC @MAIN[0][26];
				attribute FFT_SR_ENABLE @MAIN[0][29];
				attribute FFT_REV_ENABLE @MAIN[0][30];
				attribute MUX_T @[MAIN[0][24], MAIN[0][20], MAIN[0][25], MAIN[0][23]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][38], MAIN[0][39]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][33];
				attribute MISR_RESET @MAIN[0][32];
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOCLK[2] @!MAIN[3][53];
				input ICLK2 = ^IMUX_IOCLK[6] @!MAIN[3][52];
				input ICE = ^IMUX_DATA[10] @!MAIN[3][54];
				input O1 = ^IMUX_DATA[26] @MAIN[1][52];
				input O2 = ^IMUX_DATA[30] @MAIN[1][51];
				input T1 = ^IMUX_DATA[18] @MAIN[0][52];
				input T2 = ^IMUX_DATA[22] @MAIN[0][51];
				input OTCLK1 = ^IMUX_IOCLK[3] @!MAIN[3][56];
				input OTCLK2 = ^IMUX_IOCLK[7] @!MAIN[3][55];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_DATA[6] @!MAIN[3][57];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_DATA[2] @!MAIN[3][51];
				input S1 = IMUX_DATA[12];
				input S2 = IMUX_DATA[7];
				input S3 = IMUX_DATA[3];
				output I = OUT_FAN[6];
				output IQ1 = OUT_SEC[10];
				output IQ2 = OUT_SEC[14];
				output T = OUT_FAN[2];
				attribute FFI1_INIT @[!MAIN[2][47]];
				attribute FFI2_INIT @[!MAIN[2][52]];
				attribute FFI1_SRVAL @[!MAIN[2][43]];
				attribute FFI2_SRVAL @[!MAIN[2][56]];
				attribute FFI_LATCH @MAIN[2][51];
				attribute FFI_SR_SYNC @MAIN[2][48];
				attribute FFI_SR_ENABLE @MAIN[2][50];
				attribute FFI_REV_ENABLE @MAIN[2][49];
				attribute I_DELAY_ENABLE @MAIN[3][50];
				attribute I_TSBYPASS_ENABLE @MAIN[3][47];
				attribute IQ_DELAY_ENABLE @MAIN[3][41];
				attribute IQ_TSBYPASS_ENABLE @MAIN[3][43];
				attribute READBACK_I @[MAIN[3][40]];
				attribute MUX_TSBYPASS @[MAIN[3][44]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute MUX_FFI @[MAIN[3][58], MAIN[3][42], MAIN[3][48]] {
					NONE = 0b000,
					IBUF = 0b001,
					PAIR_IQ1 = 0b010,
					PAIR_IQ2 = 0b100,
				}
				attribute FFO_INIT @[!MAIN[1][48]];
				attribute FFO1_SRVAL @[!MAIN[1][43]];
				attribute FFO2_SRVAL @[!MAIN[1][45]];
				attribute FFO1_LATCH @MAIN[1][57];
				attribute FFO2_LATCH @MAIN[1][58];
				attribute FFO_SR_SYNC @MAIN[1][53];
				attribute FFO_SR_ENABLE @MAIN[1][50];
				attribute FFO_REV_ENABLE @MAIN[1][49];
				attribute MUX_O @[MAIN[1][55], MAIN[1][59], MAIN[1][54], MAIN[1][56]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute MUX_OCE @[MAIN[2][40], MAIN[1][40]] {
					NONE = 0b00,
					OCE = 0b01,
					PCI_CE = 0b10,
				}
				attribute FFT_INIT @[!MAIN[0][48]];
				attribute FFT1_SRVAL @[!MAIN[0][43]];
				attribute FFT2_SRVAL @[!MAIN[0][45]];
				attribute FFT1_LATCH @MAIN[0][57];
				attribute FFT2_LATCH @MAIN[0][58];
				attribute FFT_SR_SYNC @MAIN[0][53];
				attribute FFT_SR_ENABLE @MAIN[0][50];
				attribute FFT_REV_ENABLE @MAIN[0][49];
				attribute MUX_T @[MAIN[0][55], MAIN[0][59], MAIN[0][54], MAIN[0][56]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
				attribute MUX_MISR_CLOCK @[MAIN[0][41], MAIN[0][40]] {
					NONE = 0b00,
					OTCLK1 = 0b01,
					OTCLK2 = 0b10,
				}
				attribute MISR_ENABLE @MAIN[0][46];
				attribute MISR_RESET @MAIN[0][47];
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_SR_OPTINV[0]              IOI[0].SR
			// wire IMUX_SR_OPTINV[1]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[2].SR
			// wire IMUX_CE_OPTINV[0]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[2].OCE
			// wire IMUX_IOCLK[0]                  IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOCLK[1]                  IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_IOCLK[2]                  IOI[2].ICLK1
			// wire IMUX_IOCLK[3]                  IOI[2].OTCLK1
			// wire IMUX_IOCLK[4]                  IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOCLK[5]                  IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_IOCLK[6]                  IOI[2].ICLK2
			// wire IMUX_IOCLK[7]                  IOI[2].OTCLK2
			// wire IMUX_DATA[0]                   IOI[0].REV
			// wire IMUX_DATA[1]                   IOI[1].REV
			// wire IMUX_DATA[2]                   IOI[2].REV
			// wire IMUX_DATA[3]                   IOI[2].S3
			// wire IMUX_DATA[4]                   IOI[0].TCE
			// wire IMUX_DATA[5]                   IOI[1].TCE
			// wire IMUX_DATA[6]                   IOI[2].TCE
			// wire IMUX_DATA[7]                   IOI[2].S2
			// wire IMUX_DATA[8]                   IOI[0].ICE
			// wire IMUX_DATA[9]                   IOI[1].ICE
			// wire IMUX_DATA[10]                  IOI[2].ICE
			// wire IMUX_DATA[11]                  IOI[1].S3
			// wire IMUX_DATA[12]                  IOI[2].S1
			// wire IMUX_DATA[14]                  IOI[1].S2
			// wire IMUX_DATA[15]                  IOI[1].S1
			// wire IMUX_DATA[16]                  IOI[0].T1
			// wire IMUX_DATA[17]                  IOI[1].T1
			// wire IMUX_DATA[18]                  IOI[2].T1
			// wire IMUX_DATA[20]                  IOI[0].T2
			// wire IMUX_DATA[21]                  IOI[1].T2
			// wire IMUX_DATA[22]                  IOI[2].T2
			// wire IMUX_DATA[23]                  IOI[0].S3
			// wire IMUX_DATA[24]                  IOI[0].O1
			// wire IMUX_DATA[25]                  IOI[1].O1
			// wire IMUX_DATA[26]                  IOI[2].O1
			// wire IMUX_DATA[27]                  IOI[0].S2
			// wire IMUX_DATA[28]                  IOI[0].O2
			// wire IMUX_DATA[29]                  IOI[1].O2
			// wire IMUX_DATA[30]                  IOI[2].O2
			// wire IMUX_DATA[31]                  IOI[0].S1
			// wire OUT_FAN[0]                     IOI[0].T
			// wire OUT_FAN[1]                     IOI[1].T
			// wire OUT_FAN[2]                     IOI[2].T
			// wire OUT_FAN[4]                     IOI[0].I
			// wire OUT_FAN[5]                     IOI[1].I
			// wire OUT_FAN[6]                     IOI[2].I
			// wire OUT_SEC[8]                     IOI[0].IQ1
			// wire OUT_SEC[9]                     IOI[1].IQ1
			// wire OUT_SEC[10]                    IOI[2].IQ1
			// wire OUT_SEC[12]                    IOI[0].IQ2
			// wire OUT_SEC[13]                    IOI[1].IQ2
			// wire OUT_SEC[14]                    IOI[2].IQ2
		}

		tile_class BRAM_S3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect MAIN[2]: Vertical (rev 19, rev 64);
			bitrect MAIN[3]: Vertical (rev 19, rev 64);
			bitrect DATA: Vertical (rev 76, rev 256);

			bel BRAM {
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				input WEA[0] = CELL[1].IMUX_SR_OPTINV[2];
				input WEB[0] = CELL[1].IMUX_SR_OPTINV[3];
				input ADDRA[0] = CELL[0].IMUX_DATA[20];
				input ADDRA[1] = CELL[0].IMUX_DATA[28];
				input ADDRA[2] = CELL[0].IMUX_DATA[15];
				input ADDRA[3] = CELL[0].IMUX_DATA[7];
				input ADDRA[4] = CELL[1].IMUX_DATA[20];
				input ADDRA[5] = CELL[1].IMUX_DATA[28];
				input ADDRA[6] = CELL[1].IMUX_DATA[15];
				input ADDRA[7] = CELL[1].IMUX_DATA[7];
				input ADDRA[8] = CELL[2].IMUX_DATA[20];
				input ADDRA[9] = CELL[2].IMUX_DATA[28];
				input ADDRA[10] = CELL[2].IMUX_DATA[15];
				input ADDRA[11] = CELL[2].IMUX_DATA[7];
				input ADDRA[12] = CELL[3].IMUX_DATA[20];
				input ADDRA[13] = CELL[3].IMUX_DATA[28];
				input ADDRB[0] = CELL[0].IMUX_DATA[4];
				input ADDRB[1] = CELL[0].IMUX_DATA[12];
				input ADDRB[2] = CELL[0].IMUX_DATA[31];
				input ADDRB[3] = CELL[0].IMUX_DATA[23];
				input ADDRB[4] = CELL[1].IMUX_DATA[4];
				input ADDRB[5] = CELL[1].IMUX_DATA[12];
				input ADDRB[6] = CELL[1].IMUX_DATA[31];
				input ADDRB[7] = CELL[1].IMUX_DATA[23];
				input ADDRB[8] = CELL[2].IMUX_DATA[4];
				input ADDRB[9] = CELL[2].IMUX_DATA[12];
				input ADDRB[10] = CELL[2].IMUX_DATA[31];
				input ADDRB[11] = CELL[2].IMUX_DATA[23];
				input ADDRB[12] = CELL[3].IMUX_DATA[4];
				input ADDRB[13] = CELL[3].IMUX_DATA[12];
				input DIA[0] = CELL[0].IMUX_DATA[11];
				input DIA[1] = CELL[0].IMUX_DATA[3];
				input DIA[2] = CELL[0].IMUX_DATA[16];
				input DIA[3] = CELL[0].IMUX_DATA[24];
				input DIA[4] = CELL[1].IMUX_DATA[11];
				input DIA[5] = CELL[1].IMUX_DATA[3];
				input DIA[6] = CELL[1].IMUX_DATA[16];
				input DIA[7] = CELL[1].IMUX_DATA[24];
				input DIA[8] = CELL[2].IMUX_DATA[11];
				input DIA[9] = CELL[2].IMUX_DATA[3];
				input DIA[10] = CELL[2].IMUX_DATA[16];
				input DIA[11] = CELL[2].IMUX_DATA[24];
				input DIA[12] = CELL[3].IMUX_DATA[11];
				input DIA[13] = CELL[3].IMUX_DATA[3];
				input DIA[14] = CELL[3].IMUX_DATA[16];
				input DIA[15] = CELL[3].IMUX_DATA[24];
				input DIA[16] = CELL[0].IMUX_DATA[27];
				input DIA[17] = CELL[0].IMUX_DATA[19];
				input DIA[18] = CELL[0].IMUX_DATA[0];
				input DIA[19] = CELL[0].IMUX_DATA[8];
				input DIA[20] = CELL[1].IMUX_DATA[27];
				input DIA[21] = CELL[1].IMUX_DATA[19];
				input DIA[22] = CELL[1].IMUX_DATA[0];
				input DIA[23] = CELL[1].IMUX_DATA[8];
				input DIA[24] = CELL[2].IMUX_DATA[27];
				input DIA[25] = CELL[2].IMUX_DATA[19];
				input DIA[26] = CELL[2].IMUX_DATA[0];
				input DIA[27] = CELL[2].IMUX_DATA[8];
				input DIA[28] = CELL[3].IMUX_DATA[27];
				input DIA[29] = CELL[3].IMUX_DATA[19];
				input DIA[30] = CELL[3].IMUX_DATA[0];
				input DIA[31] = CELL[3].IMUX_DATA[8];
				input DIB[0] = CELL[0].IMUX_DATA[6];
				input DIB[1] = CELL[0].IMUX_DATA[14];
				input DIB[2] = CELL[0].IMUX_DATA[29];
				input DIB[3] = CELL[0].IMUX_DATA[21];
				input DIB[4] = CELL[1].IMUX_DATA[6];
				input DIB[5] = CELL[1].IMUX_DATA[14];
				input DIB[6] = CELL[1].IMUX_DATA[29];
				input DIB[7] = CELL[1].IMUX_DATA[21];
				input DIB[8] = CELL[2].IMUX_DATA[6];
				input DIB[9] = CELL[2].IMUX_DATA[14];
				input DIB[10] = CELL[2].IMUX_DATA[29];
				input DIB[11] = CELL[2].IMUX_DATA[21];
				input DIB[12] = CELL[3].IMUX_DATA[6];
				input DIB[13] = CELL[3].IMUX_DATA[14];
				input DIB[14] = CELL[3].IMUX_DATA[29];
				input DIB[15] = CELL[3].IMUX_DATA[21];
				input DIB[16] = CELL[0].IMUX_DATA[22];
				input DIB[17] = CELL[0].IMUX_DATA[30];
				input DIB[18] = CELL[0].IMUX_DATA[13];
				input DIB[19] = CELL[0].IMUX_DATA[5];
				input DIB[20] = CELL[1].IMUX_DATA[22];
				input DIB[21] = CELL[1].IMUX_DATA[30];
				input DIB[22] = CELL[1].IMUX_DATA[13];
				input DIB[23] = CELL[1].IMUX_DATA[5];
				input DIB[24] = CELL[2].IMUX_DATA[22];
				input DIB[25] = CELL[2].IMUX_DATA[30];
				input DIB[26] = CELL[2].IMUX_DATA[13];
				input DIB[27] = CELL[2].IMUX_DATA[5];
				input DIB[28] = CELL[3].IMUX_DATA[22];
				input DIB[29] = CELL[3].IMUX_DATA[30];
				input DIB[30] = CELL[3].IMUX_DATA[13];
				input DIB[31] = CELL[3].IMUX_DATA[5];
				input DIPA[0] = CELL[0].IMUX_DATA[25];
				input DIPA[1] = CELL[2].IMUX_DATA[25];
				input DIPA[2] = CELL[1].IMUX_DATA[25];
				input DIPA[3] = CELL[3].IMUX_DATA[25];
				input DIPB[0] = CELL[0].IMUX_DATA[9];
				input DIPB[1] = CELL[2].IMUX_DATA[9];
				input DIPB[2] = CELL[1].IMUX_DATA[9];
				input DIPB[3] = CELL[3].IMUX_DATA[9];
				output DOA[0] = CELL[0].OUT_FAN[0];
				output DOA[1] = CELL[0].OUT_FAN[1];
				output DOA[2] = CELL[0].OUT_FAN[2];
				output DOA[3] = CELL[0].OUT_FAN[3];
				output DOA[4] = CELL[1].OUT_FAN[0];
				output DOA[5] = CELL[1].OUT_FAN[1];
				output DOA[6] = CELL[1].OUT_FAN[2];
				output DOA[7] = CELL[1].OUT_FAN[3];
				output DOA[8] = CELL[2].OUT_FAN[0];
				output DOA[9] = CELL[2].OUT_FAN[1];
				output DOA[10] = CELL[2].OUT_FAN[2];
				output DOA[11] = CELL[2].OUT_FAN[3];
				output DOA[12] = CELL[3].OUT_FAN[0];
				output DOA[13] = CELL[3].OUT_FAN[1];
				output DOA[14] = CELL[3].OUT_FAN[2];
				output DOA[15] = CELL[3].OUT_FAN[3];
				output DOA[16] = CELL[0].OUT_HALF0[0];
				output DOA[17] = CELL[0].OUT_HALF0[1];
				output DOA[18] = CELL[0].OUT_HALF0[3];
				output DOA[19] = CELL[0].OUT_HALF0[2];
				output DOA[20] = CELL[1].OUT_HALF0[0];
				output DOA[21] = CELL[1].OUT_HALF0[1];
				output DOA[22] = CELL[1].OUT_HALF0[3];
				output DOA[23] = CELL[1].OUT_HALF0[2];
				output DOA[24] = CELL[2].OUT_HALF0[0];
				output DOA[25] = CELL[2].OUT_HALF0[1];
				output DOA[26] = CELL[2].OUT_HALF0[3];
				output DOA[27] = CELL[2].OUT_HALF0[2];
				output DOA[28] = CELL[3].OUT_HALF0[0];
				output DOA[29] = CELL[3].OUT_HALF0[1];
				output DOA[30] = CELL[3].OUT_HALF0[3];
				output DOA[31] = CELL[3].OUT_HALF0[2];
				output DOB[0] = CELL[0].OUT_FAN[4];
				output DOB[1] = CELL[0].OUT_FAN[5];
				output DOB[2] = CELL[0].OUT_FAN[6];
				output DOB[3] = CELL[0].OUT_FAN[7];
				output DOB[4] = CELL[1].OUT_FAN[4];
				output DOB[5] = CELL[1].OUT_FAN[5];
				output DOB[6] = CELL[1].OUT_FAN[6];
				output DOB[7] = CELL[1].OUT_FAN[7];
				output DOB[8] = CELL[2].OUT_FAN[4];
				output DOB[9] = CELL[2].OUT_FAN[5];
				output DOB[10] = CELL[2].OUT_FAN[6];
				output DOB[11] = CELL[2].OUT_FAN[7];
				output DOB[12] = CELL[3].OUT_FAN[4];
				output DOB[13] = CELL[3].OUT_FAN[5];
				output DOB[14] = CELL[3].OUT_FAN[6];
				output DOB[15] = CELL[3].OUT_FAN[7];
				output DOB[16] = CELL[0].OUT_HALF1[0];
				output DOB[17] = CELL[0].OUT_HALF1[1];
				output DOB[18] = CELL[0].OUT_HALF1[3];
				output DOB[19] = CELL[0].OUT_HALF1[2];
				output DOB[20] = CELL[1].OUT_HALF1[0];
				output DOB[21] = CELL[1].OUT_HALF1[1];
				output DOB[22] = CELL[1].OUT_HALF1[3];
				output DOB[23] = CELL[1].OUT_HALF1[2];
				output DOB[24] = CELL[2].OUT_HALF1[0];
				output DOB[25] = CELL[2].OUT_HALF1[1];
				output DOB[26] = CELL[2].OUT_HALF1[3];
				output DOB[27] = CELL[2].OUT_HALF1[2];
				output DOB[28] = CELL[3].OUT_HALF1[0];
				output DOB[29] = CELL[3].OUT_HALF1[1];
				output DOB[30] = CELL[3].OUT_HALF1[3];
				output DOB[31] = CELL[3].OUT_HALF1[2];
				output DOPA[0] = CELL[0].OUT_SEC[4];
				output DOPA[1] = CELL[2].OUT_SEC[4];
				output DOPA[2] = CELL[1].OUT_SEC[4];
				output DOPA[3] = CELL[3].OUT_SEC[4];
				output DOPB[0] = CELL[0].OUT_SEC[5];
				output DOPB[1] = CELL[2].OUT_SEC[5];
				output DOPB[2] = CELL[1].OUT_SEC[5];
				output DOPB[3] = CELL[3].OUT_SEC[5];
				attribute DATA @[DATA[75][254], DATA[75][240], DATA[75][226], DATA[75][212], DATA[75][184], DATA[75][170], DATA[75][156], DATA[75][142], DATA[75][124], DATA[75][110], DATA[75][96], DATA[75][82], DATA[75][54], DATA[75][40], DATA[75][26], DATA[75][12], DATA[75][247], DATA[75][233], DATA[75][219], DATA[75][205], DATA[75][177], DATA[75][163], DATA[75][149], DATA[75][135], DATA[75][117], DATA[75][103], DATA[75][89], DATA[75][75], DATA[75][47], DATA[75][33], DATA[75][19], DATA[75][5], DATA[74][254], DATA[74][240], DATA[74][226], DATA[74][212], DATA[74][184], DATA[74][170], DATA[74][156], DATA[74][142], DATA[74][124], DATA[74][110], DATA[74][96], DATA[74][82], DATA[74][54], DATA[74][40], DATA[74][26], DATA[74][12], DATA[74][247], DATA[74][233], DATA[74][219], DATA[74][205], DATA[74][177], DATA[74][163], DATA[74][149], DATA[74][135], DATA[74][117], DATA[74][103], DATA[74][89], DATA[74][75], DATA[74][47], DATA[74][33], DATA[74][19], DATA[74][5], DATA[73][254], DATA[73][240], DATA[73][226], DATA[73][212], DATA[73][184], DATA[73][170], DATA[73][156], DATA[73][142], DATA[73][124], DATA[73][110], DATA[73][96], DATA[73][82], DATA[73][54], DATA[73][40], DATA[73][26], DATA[73][12], DATA[73][247], DATA[73][233], DATA[73][219], DATA[73][205], DATA[73][177], DATA[73][163], DATA[73][149], DATA[73][135], DATA[73][117], DATA[73][103], DATA[73][89], DATA[73][75], DATA[73][47], DATA[73][33], DATA[73][19], DATA[73][5], DATA[72][254], DATA[72][240], DATA[72][226], DATA[72][212], DATA[72][184], DATA[72][170], DATA[72][156], DATA[72][142], DATA[72][124], DATA[72][110], DATA[72][96], DATA[72][82], DATA[72][54], DATA[72][40], DATA[72][26], DATA[72][12], DATA[72][247], DATA[72][233], DATA[72][219], DATA[72][205], DATA[72][177], DATA[72][163], DATA[72][149], DATA[72][135], DATA[72][117], DATA[72][103], DATA[72][89], DATA[72][75], DATA[72][47], DATA[72][33], DATA[72][19], DATA[72][5], DATA[75][255], DATA[75][241], DATA[75][227], DATA[75][213], DATA[75][185], DATA[75][171], DATA[75][157], DATA[75][143], DATA[75][125], DATA[75][111], DATA[75][97], DATA[75][83], DATA[75][55], DATA[75][41], DATA[75][27], DATA[75][13], DATA[75][248], DATA[75][234], DATA[75][220], DATA[75][206], DATA[75][178], DATA[75][164], DATA[75][150], DATA[75][136], DATA[75][118], DATA[75][104], DATA[75][90], DATA[75][76], DATA[75][48], DATA[75][34], DATA[75][20], DATA[75][6], DATA[74][255], DATA[74][241], DATA[74][227], DATA[74][213], DATA[74][185], DATA[74][171], DATA[74][157], DATA[74][143], DATA[74][125], DATA[74][111], DATA[74][97], DATA[74][83], DATA[74][55], DATA[74][41], DATA[74][27], DATA[74][13], DATA[74][248], DATA[74][234], DATA[74][220], DATA[74][206], DATA[74][178], DATA[74][164], DATA[74][150], DATA[74][136], DATA[74][118], DATA[74][104], DATA[74][90], DATA[74][76], DATA[74][48], DATA[74][34], DATA[74][20], DATA[74][6], DATA[73][255], DATA[73][241], DATA[73][227], DATA[73][213], DATA[73][185], DATA[73][171], DATA[73][157], DATA[73][143], DATA[73][125], DATA[73][111], DATA[73][97], DATA[73][83], DATA[73][55], DATA[73][41], DATA[73][27], DATA[73][13], DATA[73][248], DATA[73][234], DATA[73][220], DATA[73][206], DATA[73][178], DATA[73][164], DATA[73][150], DATA[73][136], DATA[73][118], DATA[73][104], DATA[73][90], DATA[73][76], DATA[73][48], DATA[73][34], DATA[73][20], DATA[73][6], DATA[72][255], DATA[72][241], DATA[72][227], DATA[72][213], DATA[72][185], DATA[72][171], DATA[72][157], DATA[72][143], DATA[72][125], DATA[72][111], DATA[72][97], DATA[72][83], DATA[72][55], DATA[72][41], DATA[72][27], DATA[72][13], DATA[72][248], DATA[72][234], DATA[72][220], DATA[72][206], DATA[72][178], DATA[72][164], DATA[72][150], DATA[72][136], DATA[72][118], DATA[72][104], DATA[72][90], DATA[72][76], DATA[72][48], DATA[72][34], DATA[72][20], DATA[72][6], DATA[71][249], DATA[71][235], DATA[71][221], DATA[71][207], DATA[71][179], DATA[71][165], DATA[71][151], DATA[71][137], DATA[71][119], DATA[71][105], DATA[71][91], DATA[71][77], DATA[71][49], DATA[71][35], DATA[71][21], DATA[71][7], DATA[71][242], DATA[71][228], DATA[71][214], DATA[71][200], DATA[71][172], DATA[71][158], DATA[71][144], DATA[71][130], DATA[71][112], DATA[71][98], DATA[71][84], DATA[71][70], DATA[71][42], DATA[71][28], DATA[71][14], DATA[71][0], DATA[70][249], DATA[70][235], DATA[70][221], DATA[70][207], DATA[70][179], DATA[70][165], DATA[70][151], DATA[70][137], DATA[70][119], DATA[70][105], DATA[70][91], DATA[70][77], DATA[70][49], DATA[70][35], DATA[70][21], DATA[70][7], DATA[70][242], DATA[70][228], DATA[70][214], DATA[70][200], DATA[70][172], DATA[70][158], DATA[70][144], DATA[70][130], DATA[70][112], DATA[70][98], DATA[70][84], DATA[70][70], DATA[70][42], DATA[70][28], DATA[70][14], DATA[70][0], DATA[69][249], DATA[69][235], DATA[69][221], DATA[69][207], DATA[69][179], DATA[69][165], DATA[69][151], DATA[69][137], DATA[69][119], DATA[69][105], DATA[69][91], DATA[69][77], DATA[69][49], DATA[69][35], DATA[69][21], DATA[69][7], DATA[69][242], DATA[69][228], DATA[69][214], DATA[69][200], DATA[69][172], DATA[69][158], DATA[69][144], DATA[69][130], DATA[69][112], DATA[69][98], DATA[69][84], DATA[69][70], DATA[69][42], DATA[69][28], DATA[69][14], DATA[69][0], DATA[68][249], DATA[68][235], DATA[68][221], DATA[68][207], DATA[68][179], DATA[68][165], DATA[68][151], DATA[68][137], DATA[68][119], DATA[68][105], DATA[68][91], DATA[68][77], DATA[68][49], DATA[68][35], DATA[68][21], DATA[68][7], DATA[68][242], DATA[68][228], DATA[68][214], DATA[68][200], DATA[68][172], DATA[68][158], DATA[68][144], DATA[68][130], DATA[68][112], DATA[68][98], DATA[68][84], DATA[68][70], DATA[68][42], DATA[68][28], DATA[68][14], DATA[68][0], DATA[71][250], DATA[71][236], DATA[71][222], DATA[71][208], DATA[71][180], DATA[71][166], DATA[71][152], DATA[71][138], DATA[71][120], DATA[71][106], DATA[71][92], DATA[71][78], DATA[71][50], DATA[71][36], DATA[71][22], DATA[71][8], DATA[71][243], DATA[71][229], DATA[71][215], DATA[71][201], DATA[71][173], DATA[71][159], DATA[71][145], DATA[71][131], DATA[71][113], DATA[71][99], DATA[71][85], DATA[71][71], DATA[71][43], DATA[71][29], DATA[71][15], DATA[71][1], DATA[70][250], DATA[70][236], DATA[70][222], DATA[70][208], DATA[70][180], DATA[70][166], DATA[70][152], DATA[70][138], DATA[70][120], DATA[70][106], DATA[70][92], DATA[70][78], DATA[70][50], DATA[70][36], DATA[70][22], DATA[70][8], DATA[70][243], DATA[70][229], DATA[70][215], DATA[70][201], DATA[70][173], DATA[70][159], DATA[70][145], DATA[70][131], DATA[70][113], DATA[70][99], DATA[70][85], DATA[70][71], DATA[70][43], DATA[70][29], DATA[70][15], DATA[70][1], DATA[69][250], DATA[69][236], DATA[69][222], DATA[69][208], DATA[69][180], DATA[69][166], DATA[69][152], DATA[69][138], DATA[69][120], DATA[69][106], DATA[69][92], DATA[69][78], DATA[69][50], DATA[69][36], DATA[69][22], DATA[69][8], DATA[69][243], DATA[69][229], DATA[69][215], DATA[69][201], DATA[69][173], DATA[69][159], DATA[69][145], DATA[69][131], DATA[69][113], DATA[69][99], DATA[69][85], DATA[69][71], DATA[69][43], DATA[69][29], DATA[69][15], DATA[69][1], DATA[68][250], DATA[68][236], DATA[68][222], DATA[68][208], DATA[68][180], DATA[68][166], DATA[68][152], DATA[68][138], DATA[68][120], DATA[68][106], DATA[68][92], DATA[68][78], DATA[68][50], DATA[68][36], DATA[68][22], DATA[68][8], DATA[68][243], DATA[68][229], DATA[68][215], DATA[68][201], DATA[68][173], DATA[68][159], DATA[68][145], DATA[68][131], DATA[68][113], DATA[68][99], DATA[68][85], DATA[68][71], DATA[68][43], DATA[68][29], DATA[68][15], DATA[68][1], DATA[71][251], DATA[71][237], DATA[71][223], DATA[71][209], DATA[71][181], DATA[71][167], DATA[71][153], DATA[71][139], DATA[71][121], DATA[71][107], DATA[71][93], DATA[71][79], DATA[71][51], DATA[71][37], DATA[71][23], DATA[71][9], DATA[71][244], DATA[71][230], DATA[71][216], DATA[71][202], DATA[71][174], DATA[71][160], DATA[71][146], DATA[71][132], DATA[71][114], DATA[71][100], DATA[71][86], DATA[71][72], DATA[71][44], DATA[71][30], DATA[71][16], DATA[71][2], DATA[70][251], DATA[70][237], DATA[70][223], DATA[70][209], DATA[70][181], DATA[70][167], DATA[70][153], DATA[70][139], DATA[70][121], DATA[70][107], DATA[70][93], DATA[70][79], DATA[70][51], DATA[70][37], DATA[70][23], DATA[70][9], DATA[70][244], DATA[70][230], DATA[70][216], DATA[70][202], DATA[70][174], DATA[70][160], DATA[70][146], DATA[70][132], DATA[70][114], DATA[70][100], DATA[70][86], DATA[70][72], DATA[70][44], DATA[70][30], DATA[70][16], DATA[70][2], DATA[69][251], DATA[69][237], DATA[69][223], DATA[69][209], DATA[69][181], DATA[69][167], DATA[69][153], DATA[69][139], DATA[69][121], DATA[69][107], DATA[69][93], DATA[69][79], DATA[69][51], DATA[69][37], DATA[69][23], DATA[69][9], DATA[69][244], DATA[69][230], DATA[69][216], DATA[69][202], DATA[69][174], DATA[69][160], DATA[69][146], DATA[69][132], DATA[69][114], DATA[69][100], DATA[69][86], DATA[69][72], DATA[69][44], DATA[69][30], DATA[69][16], DATA[69][2], DATA[68][251], DATA[68][237], DATA[68][223], DATA[68][209], DATA[68][181], DATA[68][167], DATA[68][153], DATA[68][139], DATA[68][121], DATA[68][107], DATA[68][93], DATA[68][79], DATA[68][51], DATA[68][37], DATA[68][23], DATA[68][9], DATA[68][244], DATA[68][230], DATA[68][216], DATA[68][202], DATA[68][174], DATA[68][160], DATA[68][146], DATA[68][132], DATA[68][114], DATA[68][100], DATA[68][86], DATA[68][72], DATA[68][44], DATA[68][30], DATA[68][16], DATA[68][2], DATA[71][252], DATA[71][238], DATA[71][224], DATA[71][210], DATA[71][182], DATA[71][168], DATA[71][154], DATA[71][140], DATA[71][122], DATA[71][108], DATA[71][94], DATA[71][80], DATA[71][52], DATA[71][38], DATA[71][24], DATA[71][10], DATA[71][245], DATA[71][231], DATA[71][217], DATA[71][203], DATA[71][175], DATA[71][161], DATA[71][147], DATA[71][133], DATA[71][115], DATA[71][101], DATA[71][87], DATA[71][73], DATA[71][45], DATA[71][31], DATA[71][17], DATA[71][3], DATA[70][252], DATA[70][238], DATA[70][224], DATA[70][210], DATA[70][182], DATA[70][168], DATA[70][154], DATA[70][140], DATA[70][122], DATA[70][108], DATA[70][94], DATA[70][80], DATA[70][52], DATA[70][38], DATA[70][24], DATA[70][10], DATA[70][245], DATA[70][231], DATA[70][217], DATA[70][203], DATA[70][175], DATA[70][161], DATA[70][147], DATA[70][133], DATA[70][115], DATA[70][101], DATA[70][87], DATA[70][73], DATA[70][45], DATA[70][31], DATA[70][17], DATA[70][3], DATA[69][252], DATA[69][238], DATA[69][224], DATA[69][210], DATA[69][182], DATA[69][168], DATA[69][154], DATA[69][140], DATA[69][122], DATA[69][108], DATA[69][94], DATA[69][80], DATA[69][52], DATA[69][38], DATA[69][24], DATA[69][10], DATA[69][245], DATA[69][231], DATA[69][217], DATA[69][203], DATA[69][175], DATA[69][161], DATA[69][147], DATA[69][133], DATA[69][115], DATA[69][101], DATA[69][87], DATA[69][73], DATA[69][45], DATA[69][31], DATA[69][17], DATA[69][3], DATA[68][252], DATA[68][238], DATA[68][224], DATA[68][210], DATA[68][182], DATA[68][168], DATA[68][154], DATA[68][140], DATA[68][122], DATA[68][108], DATA[68][94], DATA[68][80], DATA[68][52], DATA[68][38], DATA[68][24], DATA[68][10], DATA[68][245], DATA[68][231], DATA[68][217], DATA[68][203], DATA[68][175], DATA[68][161], DATA[68][147], DATA[68][133], DATA[68][115], DATA[68][101], DATA[68][87], DATA[68][73], DATA[68][45], DATA[68][31], DATA[68][17], DATA[68][3], DATA[71][253], DATA[71][239], DATA[71][225], DATA[71][211], DATA[71][183], DATA[71][169], DATA[71][155], DATA[71][141], DATA[71][123], DATA[71][109], DATA[71][95], DATA[71][81], DATA[71][53], DATA[71][39], DATA[71][25], DATA[71][11], DATA[71][246], DATA[71][232], DATA[71][218], DATA[71][204], DATA[71][176], DATA[71][162], DATA[71][148], DATA[71][134], DATA[71][116], DATA[71][102], DATA[71][88], DATA[71][74], DATA[71][46], DATA[71][32], DATA[71][18], DATA[71][4], DATA[70][253], DATA[70][239], DATA[70][225], DATA[70][211], DATA[70][183], DATA[70][169], DATA[70][155], DATA[70][141], DATA[70][123], DATA[70][109], DATA[70][95], DATA[70][81], DATA[70][53], DATA[70][39], DATA[70][25], DATA[70][11], DATA[70][246], DATA[70][232], DATA[70][218], DATA[70][204], DATA[70][176], DATA[70][162], DATA[70][148], DATA[70][134], DATA[70][116], DATA[70][102], DATA[70][88], DATA[70][74], DATA[70][46], DATA[70][32], DATA[70][18], DATA[70][4], DATA[69][253], DATA[69][239], DATA[69][225], DATA[69][211], DATA[69][183], DATA[69][169], DATA[69][155], DATA[69][141], DATA[69][123], DATA[69][109], DATA[69][95], DATA[69][81], DATA[69][53], DATA[69][39], DATA[69][25], DATA[69][11], DATA[69][246], DATA[69][232], DATA[69][218], DATA[69][204], DATA[69][176], DATA[69][162], DATA[69][148], DATA[69][134], DATA[69][116], DATA[69][102], DATA[69][88], DATA[69][74], DATA[69][46], DATA[69][32], DATA[69][18], DATA[69][4], DATA[68][253], DATA[68][239], DATA[68][225], DATA[68][211], DATA[68][183], DATA[68][169], DATA[68][155], DATA[68][141], DATA[68][123], DATA[68][109], DATA[68][95], DATA[68][81], DATA[68][53], DATA[68][39], DATA[68][25], DATA[68][11], DATA[68][246], DATA[68][232], DATA[68][218], DATA[68][204], DATA[68][176], DATA[68][162], DATA[68][148], DATA[68][134], DATA[68][116], DATA[68][102], DATA[68][88], DATA[68][74], DATA[68][46], DATA[68][32], DATA[68][18], DATA[68][4], DATA[71][254], DATA[71][240], DATA[71][226], DATA[71][212], DATA[71][184], DATA[71][170], DATA[71][156], DATA[71][142], DATA[71][124], DATA[71][110], DATA[71][96], DATA[71][82], DATA[71][54], DATA[71][40], DATA[71][26], DATA[71][12], DATA[71][247], DATA[71][233], DATA[71][219], DATA[71][205], DATA[71][177], DATA[71][163], DATA[71][149], DATA[71][135], DATA[71][117], DATA[71][103], DATA[71][89], DATA[71][75], DATA[71][47], DATA[71][33], DATA[71][19], DATA[71][5], DATA[70][254], DATA[70][240], DATA[70][226], DATA[70][212], DATA[70][184], DATA[70][170], DATA[70][156], DATA[70][142], DATA[70][124], DATA[70][110], DATA[70][96], DATA[70][82], DATA[70][54], DATA[70][40], DATA[70][26], DATA[70][12], DATA[70][247], DATA[70][233], DATA[70][219], DATA[70][205], DATA[70][177], DATA[70][163], DATA[70][149], DATA[70][135], DATA[70][117], DATA[70][103], DATA[70][89], DATA[70][75], DATA[70][47], DATA[70][33], DATA[70][19], DATA[70][5], DATA[69][254], DATA[69][240], DATA[69][226], DATA[69][212], DATA[69][184], DATA[69][170], DATA[69][156], DATA[69][142], DATA[69][124], DATA[69][110], DATA[69][96], DATA[69][82], DATA[69][54], DATA[69][40], DATA[69][26], DATA[69][12], DATA[69][247], DATA[69][233], DATA[69][219], DATA[69][205], DATA[69][177], DATA[69][163], DATA[69][149], DATA[69][135], DATA[69][117], DATA[69][103], DATA[69][89], DATA[69][75], DATA[69][47], DATA[69][33], DATA[69][19], DATA[69][5], DATA[68][254], DATA[68][240], DATA[68][226], DATA[68][212], DATA[68][184], DATA[68][170], DATA[68][156], DATA[68][142], DATA[68][124], DATA[68][110], DATA[68][96], DATA[68][82], DATA[68][54], DATA[68][40], DATA[68][26], DATA[68][12], DATA[68][247], DATA[68][233], DATA[68][219], DATA[68][205], DATA[68][177], DATA[68][163], DATA[68][149], DATA[68][135], DATA[68][117], DATA[68][103], DATA[68][89], DATA[68][75], DATA[68][47], DATA[68][33], DATA[68][19], DATA[68][5], DATA[71][255], DATA[71][241], DATA[71][227], DATA[71][213], DATA[71][185], DATA[71][171], DATA[71][157], DATA[71][143], DATA[71][125], DATA[71][111], DATA[71][97], DATA[71][83], DATA[71][55], DATA[71][41], DATA[71][27], DATA[71][13], DATA[71][248], DATA[71][234], DATA[71][220], DATA[71][206], DATA[71][178], DATA[71][164], DATA[71][150], DATA[71][136], DATA[71][118], DATA[71][104], DATA[71][90], DATA[71][76], DATA[71][48], DATA[71][34], DATA[71][20], DATA[71][6], DATA[70][255], DATA[70][241], DATA[70][227], DATA[70][213], DATA[70][185], DATA[70][171], DATA[70][157], DATA[70][143], DATA[70][125], DATA[70][111], DATA[70][97], DATA[70][83], DATA[70][55], DATA[70][41], DATA[70][27], DATA[70][13], DATA[70][248], DATA[70][234], DATA[70][220], DATA[70][206], DATA[70][178], DATA[70][164], DATA[70][150], DATA[70][136], DATA[70][118], DATA[70][104], DATA[70][90], DATA[70][76], DATA[70][48], DATA[70][34], DATA[70][20], DATA[70][6], DATA[69][255], DATA[69][241], DATA[69][227], DATA[69][213], DATA[69][185], DATA[69][171], DATA[69][157], DATA[69][143], DATA[69][125], DATA[69][111], DATA[69][97], DATA[69][83], DATA[69][55], DATA[69][41], DATA[69][27], DATA[69][13], DATA[69][248], DATA[69][234], DATA[69][220], DATA[69][206], DATA[69][178], DATA[69][164], DATA[69][150], DATA[69][136], DATA[69][118], DATA[69][104], DATA[69][90], DATA[69][76], DATA[69][48], DATA[69][34], DATA[69][20], DATA[69][6], DATA[68][255], DATA[68][241], DATA[68][227], DATA[68][213], DATA[68][185], DATA[68][171], DATA[68][157], DATA[68][143], DATA[68][125], DATA[68][111], DATA[68][97], DATA[68][83], DATA[68][55], DATA[68][41], DATA[68][27], DATA[68][13], DATA[68][248], DATA[68][234], DATA[68][220], DATA[68][206], DATA[68][178], DATA[68][164], DATA[68][150], DATA[68][136], DATA[68][118], DATA[68][104], DATA[68][90], DATA[68][76], DATA[68][48], DATA[68][34], DATA[68][20], DATA[68][6], DATA[67][249], DATA[67][235], DATA[67][221], DATA[67][207], DATA[67][179], DATA[67][165], DATA[67][151], DATA[67][137], DATA[67][119], DATA[67][105], DATA[67][91], DATA[67][77], DATA[67][49], DATA[67][35], DATA[67][21], DATA[67][7], DATA[67][242], DATA[67][228], DATA[67][214], DATA[67][200], DATA[67][172], DATA[67][158], DATA[67][144], DATA[67][130], DATA[67][112], DATA[67][98], DATA[67][84], DATA[67][70], DATA[67][42], DATA[67][28], DATA[67][14], DATA[67][0], DATA[66][249], DATA[66][235], DATA[66][221], DATA[66][207], DATA[66][179], DATA[66][165], DATA[66][151], DATA[66][137], DATA[66][119], DATA[66][105], DATA[66][91], DATA[66][77], DATA[66][49], DATA[66][35], DATA[66][21], DATA[66][7], DATA[66][242], DATA[66][228], DATA[66][214], DATA[66][200], DATA[66][172], DATA[66][158], DATA[66][144], DATA[66][130], DATA[66][112], DATA[66][98], DATA[66][84], DATA[66][70], DATA[66][42], DATA[66][28], DATA[66][14], DATA[66][0], DATA[65][249], DATA[65][235], DATA[65][221], DATA[65][207], DATA[65][179], DATA[65][165], DATA[65][151], DATA[65][137], DATA[65][119], DATA[65][105], DATA[65][91], DATA[65][77], DATA[65][49], DATA[65][35], DATA[65][21], DATA[65][7], DATA[65][242], DATA[65][228], DATA[65][214], DATA[65][200], DATA[65][172], DATA[65][158], DATA[65][144], DATA[65][130], DATA[65][112], DATA[65][98], DATA[65][84], DATA[65][70], DATA[65][42], DATA[65][28], DATA[65][14], DATA[65][0], DATA[64][249], DATA[64][235], DATA[64][221], DATA[64][207], DATA[64][179], DATA[64][165], DATA[64][151], DATA[64][137], DATA[64][119], DATA[64][105], DATA[64][91], DATA[64][77], DATA[64][49], DATA[64][35], DATA[64][21], DATA[64][7], DATA[64][242], DATA[64][228], DATA[64][214], DATA[64][200], DATA[64][172], DATA[64][158], DATA[64][144], DATA[64][130], DATA[64][112], DATA[64][98], DATA[64][84], DATA[64][70], DATA[64][42], DATA[64][28], DATA[64][14], DATA[64][0], DATA[67][250], DATA[67][236], DATA[67][222], DATA[67][208], DATA[67][180], DATA[67][166], DATA[67][152], DATA[67][138], DATA[67][120], DATA[67][106], DATA[67][92], DATA[67][78], DATA[67][50], DATA[67][36], DATA[67][22], DATA[67][8], DATA[67][243], DATA[67][229], DATA[67][215], DATA[67][201], DATA[67][173], DATA[67][159], DATA[67][145], DATA[67][131], DATA[67][113], DATA[67][99], DATA[67][85], DATA[67][71], DATA[67][43], DATA[67][29], DATA[67][15], DATA[67][1], DATA[66][250], DATA[66][236], DATA[66][222], DATA[66][208], DATA[66][180], DATA[66][166], DATA[66][152], DATA[66][138], DATA[66][120], DATA[66][106], DATA[66][92], DATA[66][78], DATA[66][50], DATA[66][36], DATA[66][22], DATA[66][8], DATA[66][243], DATA[66][229], DATA[66][215], DATA[66][201], DATA[66][173], DATA[66][159], DATA[66][145], DATA[66][131], DATA[66][113], DATA[66][99], DATA[66][85], DATA[66][71], DATA[66][43], DATA[66][29], DATA[66][15], DATA[66][1], DATA[65][250], DATA[65][236], DATA[65][222], DATA[65][208], DATA[65][180], DATA[65][166], DATA[65][152], DATA[65][138], DATA[65][120], DATA[65][106], DATA[65][92], DATA[65][78], DATA[65][50], DATA[65][36], DATA[65][22], DATA[65][8], DATA[65][243], DATA[65][229], DATA[65][215], DATA[65][201], DATA[65][173], DATA[65][159], DATA[65][145], DATA[65][131], DATA[65][113], DATA[65][99], DATA[65][85], DATA[65][71], DATA[65][43], DATA[65][29], DATA[65][15], DATA[65][1], DATA[64][250], DATA[64][236], DATA[64][222], DATA[64][208], DATA[64][180], DATA[64][166], DATA[64][152], DATA[64][138], DATA[64][120], DATA[64][106], DATA[64][92], DATA[64][78], DATA[64][50], DATA[64][36], DATA[64][22], DATA[64][8], DATA[64][243], DATA[64][229], DATA[64][215], DATA[64][201], DATA[64][173], DATA[64][159], DATA[64][145], DATA[64][131], DATA[64][113], DATA[64][99], DATA[64][85], DATA[64][71], DATA[64][43], DATA[64][29], DATA[64][15], DATA[64][1], DATA[67][251], DATA[67][237], DATA[67][223], DATA[67][209], DATA[67][181], DATA[67][167], DATA[67][153], DATA[67][139], DATA[67][121], DATA[67][107], DATA[67][93], DATA[67][79], DATA[67][51], DATA[67][37], DATA[67][23], DATA[67][9], DATA[67][244], DATA[67][230], DATA[67][216], DATA[67][202], DATA[67][174], DATA[67][160], DATA[67][146], DATA[67][132], DATA[67][114], DATA[67][100], DATA[67][86], DATA[67][72], DATA[67][44], DATA[67][30], DATA[67][16], DATA[67][2], DATA[66][251], DATA[66][237], DATA[66][223], DATA[66][209], DATA[66][181], DATA[66][167], DATA[66][153], DATA[66][139], DATA[66][121], DATA[66][107], DATA[66][93], DATA[66][79], DATA[66][51], DATA[66][37], DATA[66][23], DATA[66][9], DATA[66][244], DATA[66][230], DATA[66][216], DATA[66][202], DATA[66][174], DATA[66][160], DATA[66][146], DATA[66][132], DATA[66][114], DATA[66][100], DATA[66][86], DATA[66][72], DATA[66][44], DATA[66][30], DATA[66][16], DATA[66][2], DATA[65][251], DATA[65][237], DATA[65][223], DATA[65][209], DATA[65][181], DATA[65][167], DATA[65][153], DATA[65][139], DATA[65][121], DATA[65][107], DATA[65][93], DATA[65][79], DATA[65][51], DATA[65][37], DATA[65][23], DATA[65][9], DATA[65][244], DATA[65][230], DATA[65][216], DATA[65][202], DATA[65][174], DATA[65][160], DATA[65][146], DATA[65][132], DATA[65][114], DATA[65][100], DATA[65][86], DATA[65][72], DATA[65][44], DATA[65][30], DATA[65][16], DATA[65][2], DATA[64][251], DATA[64][237], DATA[64][223], DATA[64][209], DATA[64][181], DATA[64][167], DATA[64][153], DATA[64][139], DATA[64][121], DATA[64][107], DATA[64][93], DATA[64][79], DATA[64][51], DATA[64][37], DATA[64][23], DATA[64][9], DATA[64][244], DATA[64][230], DATA[64][216], DATA[64][202], DATA[64][174], DATA[64][160], DATA[64][146], DATA[64][132], DATA[64][114], DATA[64][100], DATA[64][86], DATA[64][72], DATA[64][44], DATA[64][30], DATA[64][16], DATA[64][2], DATA[67][252], DATA[67][238], DATA[67][224], DATA[67][210], DATA[67][182], DATA[67][168], DATA[67][154], DATA[67][140], DATA[67][122], DATA[67][108], DATA[67][94], DATA[67][80], DATA[67][52], DATA[67][38], DATA[67][24], DATA[67][10], DATA[67][245], DATA[67][231], DATA[67][217], DATA[67][203], DATA[67][175], DATA[67][161], DATA[67][147], DATA[67][133], DATA[67][115], DATA[67][101], DATA[67][87], DATA[67][73], DATA[67][45], DATA[67][31], DATA[67][17], DATA[67][3], DATA[66][252], DATA[66][238], DATA[66][224], DATA[66][210], DATA[66][182], DATA[66][168], DATA[66][154], DATA[66][140], DATA[66][122], DATA[66][108], DATA[66][94], DATA[66][80], DATA[66][52], DATA[66][38], DATA[66][24], DATA[66][10], DATA[66][245], DATA[66][231], DATA[66][217], DATA[66][203], DATA[66][175], DATA[66][161], DATA[66][147], DATA[66][133], DATA[66][115], DATA[66][101], DATA[66][87], DATA[66][73], DATA[66][45], DATA[66][31], DATA[66][17], DATA[66][3], DATA[65][252], DATA[65][238], DATA[65][224], DATA[65][210], DATA[65][182], DATA[65][168], DATA[65][154], DATA[65][140], DATA[65][122], DATA[65][108], DATA[65][94], DATA[65][80], DATA[65][52], DATA[65][38], DATA[65][24], DATA[65][10], DATA[65][245], DATA[65][231], DATA[65][217], DATA[65][203], DATA[65][175], DATA[65][161], DATA[65][147], DATA[65][133], DATA[65][115], DATA[65][101], DATA[65][87], DATA[65][73], DATA[65][45], DATA[65][31], DATA[65][17], DATA[65][3], DATA[64][252], DATA[64][238], DATA[64][224], DATA[64][210], DATA[64][182], DATA[64][168], DATA[64][154], DATA[64][140], DATA[64][122], DATA[64][108], DATA[64][94], DATA[64][80], DATA[64][52], DATA[64][38], DATA[64][24], DATA[64][10], DATA[64][245], DATA[64][231], DATA[64][217], DATA[64][203], DATA[64][175], DATA[64][161], DATA[64][147], DATA[64][133], DATA[64][115], DATA[64][101], DATA[64][87], DATA[64][73], DATA[64][45], DATA[64][31], DATA[64][17], DATA[64][3], DATA[67][253], DATA[67][239], DATA[67][225], DATA[67][211], DATA[67][183], DATA[67][169], DATA[67][155], DATA[67][141], DATA[67][123], DATA[67][109], DATA[67][95], DATA[67][81], DATA[67][53], DATA[67][39], DATA[67][25], DATA[67][11], DATA[67][246], DATA[67][232], DATA[67][218], DATA[67][204], DATA[67][176], DATA[67][162], DATA[67][148], DATA[67][134], DATA[67][116], DATA[67][102], DATA[67][88], DATA[67][74], DATA[67][46], DATA[67][32], DATA[67][18], DATA[67][4], DATA[66][253], DATA[66][239], DATA[66][225], DATA[66][211], DATA[66][183], DATA[66][169], DATA[66][155], DATA[66][141], DATA[66][123], DATA[66][109], DATA[66][95], DATA[66][81], DATA[66][53], DATA[66][39], DATA[66][25], DATA[66][11], DATA[66][246], DATA[66][232], DATA[66][218], DATA[66][204], DATA[66][176], DATA[66][162], DATA[66][148], DATA[66][134], DATA[66][116], DATA[66][102], DATA[66][88], DATA[66][74], DATA[66][46], DATA[66][32], DATA[66][18], DATA[66][4], DATA[65][253], DATA[65][239], DATA[65][225], DATA[65][211], DATA[65][183], DATA[65][169], DATA[65][155], DATA[65][141], DATA[65][123], DATA[65][109], DATA[65][95], DATA[65][81], DATA[65][53], DATA[65][39], DATA[65][25], DATA[65][11], DATA[65][246], DATA[65][232], DATA[65][218], DATA[65][204], DATA[65][176], DATA[65][162], DATA[65][148], DATA[65][134], DATA[65][116], DATA[65][102], DATA[65][88], DATA[65][74], DATA[65][46], DATA[65][32], DATA[65][18], DATA[65][4], DATA[64][253], DATA[64][239], DATA[64][225], DATA[64][211], DATA[64][183], DATA[64][169], DATA[64][155], DATA[64][141], DATA[64][123], DATA[64][109], DATA[64][95], DATA[64][81], DATA[64][53], DATA[64][39], DATA[64][25], DATA[64][11], DATA[64][246], DATA[64][232], DATA[64][218], DATA[64][204], DATA[64][176], DATA[64][162], DATA[64][148], DATA[64][134], DATA[64][116], DATA[64][102], DATA[64][88], DATA[64][74], DATA[64][46], DATA[64][32], DATA[64][18], DATA[64][4], DATA[67][254], DATA[67][240], DATA[67][226], DATA[67][212], DATA[67][184], DATA[67][170], DATA[67][156], DATA[67][142], DATA[67][124], DATA[67][110], DATA[67][96], DATA[67][82], DATA[67][54], DATA[67][40], DATA[67][26], DATA[67][12], DATA[67][247], DATA[67][233], DATA[67][219], DATA[67][205], DATA[67][177], DATA[67][163], DATA[67][149], DATA[67][135], DATA[67][117], DATA[67][103], DATA[67][89], DATA[67][75], DATA[67][47], DATA[67][33], DATA[67][19], DATA[67][5], DATA[66][254], DATA[66][240], DATA[66][226], DATA[66][212], DATA[66][184], DATA[66][170], DATA[66][156], DATA[66][142], DATA[66][124], DATA[66][110], DATA[66][96], DATA[66][82], DATA[66][54], DATA[66][40], DATA[66][26], DATA[66][12], DATA[66][247], DATA[66][233], DATA[66][219], DATA[66][205], DATA[66][177], DATA[66][163], DATA[66][149], DATA[66][135], DATA[66][117], DATA[66][103], DATA[66][89], DATA[66][75], DATA[66][47], DATA[66][33], DATA[66][19], DATA[66][5], DATA[65][254], DATA[65][240], DATA[65][226], DATA[65][212], DATA[65][184], DATA[65][170], DATA[65][156], DATA[65][142], DATA[65][124], DATA[65][110], DATA[65][96], DATA[65][82], DATA[65][54], DATA[65][40], DATA[65][26], DATA[65][12], DATA[65][247], DATA[65][233], DATA[65][219], DATA[65][205], DATA[65][177], DATA[65][163], DATA[65][149], DATA[65][135], DATA[65][117], DATA[65][103], DATA[65][89], DATA[65][75], DATA[65][47], DATA[65][33], DATA[65][19], DATA[65][5], DATA[64][254], DATA[64][240], DATA[64][226], DATA[64][212], DATA[64][184], DATA[64][170], DATA[64][156], DATA[64][142], DATA[64][124], DATA[64][110], DATA[64][96], DATA[64][82], DATA[64][54], DATA[64][40], DATA[64][26], DATA[64][12], DATA[64][247], DATA[64][233], DATA[64][219], DATA[64][205], DATA[64][177], DATA[64][163], DATA[64][149], DATA[64][135], DATA[64][117], DATA[64][103], DATA[64][89], DATA[64][75], DATA[64][47], DATA[64][33], DATA[64][19], DATA[64][5], DATA[67][255], DATA[67][241], DATA[67][227], DATA[67][213], DATA[67][185], DATA[67][171], DATA[67][157], DATA[67][143], DATA[67][125], DATA[67][111], DATA[67][97], DATA[67][83], DATA[67][55], DATA[67][41], DATA[67][27], DATA[67][13], DATA[67][248], DATA[67][234], DATA[67][220], DATA[67][206], DATA[67][178], DATA[67][164], DATA[67][150], DATA[67][136], DATA[67][118], DATA[67][104], DATA[67][90], DATA[67][76], DATA[67][48], DATA[67][34], DATA[67][20], DATA[67][6], DATA[66][255], DATA[66][241], DATA[66][227], DATA[66][213], DATA[66][185], DATA[66][171], DATA[66][157], DATA[66][143], DATA[66][125], DATA[66][111], DATA[66][97], DATA[66][83], DATA[66][55], DATA[66][41], DATA[66][27], DATA[66][13], DATA[66][248], DATA[66][234], DATA[66][220], DATA[66][206], DATA[66][178], DATA[66][164], DATA[66][150], DATA[66][136], DATA[66][118], DATA[66][104], DATA[66][90], DATA[66][76], DATA[66][48], DATA[66][34], DATA[66][20], DATA[66][6], DATA[65][255], DATA[65][241], DATA[65][227], DATA[65][213], DATA[65][185], DATA[65][171], DATA[65][157], DATA[65][143], DATA[65][125], DATA[65][111], DATA[65][97], DATA[65][83], DATA[65][55], DATA[65][41], DATA[65][27], DATA[65][13], DATA[65][248], DATA[65][234], DATA[65][220], DATA[65][206], DATA[65][178], DATA[65][164], DATA[65][150], DATA[65][136], DATA[65][118], DATA[65][104], DATA[65][90], DATA[65][76], DATA[65][48], DATA[65][34], DATA[65][20], DATA[65][6], DATA[64][255], DATA[64][241], DATA[64][227], DATA[64][213], DATA[64][185], DATA[64][171], DATA[64][157], DATA[64][143], DATA[64][125], DATA[64][111], DATA[64][97], DATA[64][83], DATA[64][55], DATA[64][41], DATA[64][27], DATA[64][13], DATA[64][248], DATA[64][234], DATA[64][220], DATA[64][206], DATA[64][178], DATA[64][164], DATA[64][150], DATA[64][136], DATA[64][118], DATA[64][104], DATA[64][90], DATA[64][76], DATA[64][48], DATA[64][34], DATA[64][20], DATA[64][6], DATA[63][249], DATA[63][235], DATA[63][221], DATA[63][207], DATA[63][179], DATA[63][165], DATA[63][151], DATA[63][137], DATA[63][119], DATA[63][105], DATA[63][91], DATA[63][77], DATA[63][49], DATA[63][35], DATA[63][21], DATA[63][7], DATA[63][242], DATA[63][228], DATA[63][214], DATA[63][200], DATA[63][172], DATA[63][158], DATA[63][144], DATA[63][130], DATA[63][112], DATA[63][98], DATA[63][84], DATA[63][70], DATA[63][42], DATA[63][28], DATA[63][14], DATA[63][0], DATA[62][249], DATA[62][235], DATA[62][221], DATA[62][207], DATA[62][179], DATA[62][165], DATA[62][151], DATA[62][137], DATA[62][119], DATA[62][105], DATA[62][91], DATA[62][77], DATA[62][49], DATA[62][35], DATA[62][21], DATA[62][7], DATA[62][242], DATA[62][228], DATA[62][214], DATA[62][200], DATA[62][172], DATA[62][158], DATA[62][144], DATA[62][130], DATA[62][112], DATA[62][98], DATA[62][84], DATA[62][70], DATA[62][42], DATA[62][28], DATA[62][14], DATA[62][0], DATA[61][249], DATA[61][235], DATA[61][221], DATA[61][207], DATA[61][179], DATA[61][165], DATA[61][151], DATA[61][137], DATA[61][119], DATA[61][105], DATA[61][91], DATA[61][77], DATA[61][49], DATA[61][35], DATA[61][21], DATA[61][7], DATA[61][242], DATA[61][228], DATA[61][214], DATA[61][200], DATA[61][172], DATA[61][158], DATA[61][144], DATA[61][130], DATA[61][112], DATA[61][98], DATA[61][84], DATA[61][70], DATA[61][42], DATA[61][28], DATA[61][14], DATA[61][0], DATA[60][249], DATA[60][235], DATA[60][221], DATA[60][207], DATA[60][179], DATA[60][165], DATA[60][151], DATA[60][137], DATA[60][119], DATA[60][105], DATA[60][91], DATA[60][77], DATA[60][49], DATA[60][35], DATA[60][21], DATA[60][7], DATA[60][242], DATA[60][228], DATA[60][214], DATA[60][200], DATA[60][172], DATA[60][158], DATA[60][144], DATA[60][130], DATA[60][112], DATA[60][98], DATA[60][84], DATA[60][70], DATA[60][42], DATA[60][28], DATA[60][14], DATA[60][0], DATA[63][250], DATA[63][236], DATA[63][222], DATA[63][208], DATA[63][180], DATA[63][166], DATA[63][152], DATA[63][138], DATA[63][120], DATA[63][106], DATA[63][92], DATA[63][78], DATA[63][50], DATA[63][36], DATA[63][22], DATA[63][8], DATA[63][243], DATA[63][229], DATA[63][215], DATA[63][201], DATA[63][173], DATA[63][159], DATA[63][145], DATA[63][131], DATA[63][113], DATA[63][99], DATA[63][85], DATA[63][71], DATA[63][43], DATA[63][29], DATA[63][15], DATA[63][1], DATA[62][250], DATA[62][236], DATA[62][222], DATA[62][208], DATA[62][180], DATA[62][166], DATA[62][152], DATA[62][138], DATA[62][120], DATA[62][106], DATA[62][92], DATA[62][78], DATA[62][50], DATA[62][36], DATA[62][22], DATA[62][8], DATA[62][243], DATA[62][229], DATA[62][215], DATA[62][201], DATA[62][173], DATA[62][159], DATA[62][145], DATA[62][131], DATA[62][113], DATA[62][99], DATA[62][85], DATA[62][71], DATA[62][43], DATA[62][29], DATA[62][15], DATA[62][1], DATA[61][250], DATA[61][236], DATA[61][222], DATA[61][208], DATA[61][180], DATA[61][166], DATA[61][152], DATA[61][138], DATA[61][120], DATA[61][106], DATA[61][92], DATA[61][78], DATA[61][50], DATA[61][36], DATA[61][22], DATA[61][8], DATA[61][243], DATA[61][229], DATA[61][215], DATA[61][201], DATA[61][173], DATA[61][159], DATA[61][145], DATA[61][131], DATA[61][113], DATA[61][99], DATA[61][85], DATA[61][71], DATA[61][43], DATA[61][29], DATA[61][15], DATA[61][1], DATA[60][250], DATA[60][236], DATA[60][222], DATA[60][208], DATA[60][180], DATA[60][166], DATA[60][152], DATA[60][138], DATA[60][120], DATA[60][106], DATA[60][92], DATA[60][78], DATA[60][50], DATA[60][36], DATA[60][22], DATA[60][8], DATA[60][243], DATA[60][229], DATA[60][215], DATA[60][201], DATA[60][173], DATA[60][159], DATA[60][145], DATA[60][131], DATA[60][113], DATA[60][99], DATA[60][85], DATA[60][71], DATA[60][43], DATA[60][29], DATA[60][15], DATA[60][1], DATA[63][251], DATA[63][237], DATA[63][223], DATA[63][209], DATA[63][181], DATA[63][167], DATA[63][153], DATA[63][139], DATA[63][121], DATA[63][107], DATA[63][93], DATA[63][79], DATA[63][51], DATA[63][37], DATA[63][23], DATA[63][9], DATA[63][244], DATA[63][230], DATA[63][216], DATA[63][202], DATA[63][174], DATA[63][160], DATA[63][146], DATA[63][132], DATA[63][114], DATA[63][100], DATA[63][86], DATA[63][72], DATA[63][44], DATA[63][30], DATA[63][16], DATA[63][2], DATA[62][251], DATA[62][237], DATA[62][223], DATA[62][209], DATA[62][181], DATA[62][167], DATA[62][153], DATA[62][139], DATA[62][121], DATA[62][107], DATA[62][93], DATA[62][79], DATA[62][51], DATA[62][37], DATA[62][23], DATA[62][9], DATA[62][244], DATA[62][230], DATA[62][216], DATA[62][202], DATA[62][174], DATA[62][160], DATA[62][146], DATA[62][132], DATA[62][114], DATA[62][100], DATA[62][86], DATA[62][72], DATA[62][44], DATA[62][30], DATA[62][16], DATA[62][2], DATA[61][251], DATA[61][237], DATA[61][223], DATA[61][209], DATA[61][181], DATA[61][167], DATA[61][153], DATA[61][139], DATA[61][121], DATA[61][107], DATA[61][93], DATA[61][79], DATA[61][51], DATA[61][37], DATA[61][23], DATA[61][9], DATA[61][244], DATA[61][230], DATA[61][216], DATA[61][202], DATA[61][174], DATA[61][160], DATA[61][146], DATA[61][132], DATA[61][114], DATA[61][100], DATA[61][86], DATA[61][72], DATA[61][44], DATA[61][30], DATA[61][16], DATA[61][2], DATA[60][251], DATA[60][237], DATA[60][223], DATA[60][209], DATA[60][181], DATA[60][167], DATA[60][153], DATA[60][139], DATA[60][121], DATA[60][107], DATA[60][93], DATA[60][79], DATA[60][51], DATA[60][37], DATA[60][23], DATA[60][9], DATA[60][244], DATA[60][230], DATA[60][216], DATA[60][202], DATA[60][174], DATA[60][160], DATA[60][146], DATA[60][132], DATA[60][114], DATA[60][100], DATA[60][86], DATA[60][72], DATA[60][44], DATA[60][30], DATA[60][16], DATA[60][2], DATA[63][252], DATA[63][238], DATA[63][224], DATA[63][210], DATA[63][182], DATA[63][168], DATA[63][154], DATA[63][140], DATA[63][122], DATA[63][108], DATA[63][94], DATA[63][80], DATA[63][52], DATA[63][38], DATA[63][24], DATA[63][10], DATA[63][245], DATA[63][231], DATA[63][217], DATA[63][203], DATA[63][175], DATA[63][161], DATA[63][147], DATA[63][133], DATA[63][115], DATA[63][101], DATA[63][87], DATA[63][73], DATA[63][45], DATA[63][31], DATA[63][17], DATA[63][3], DATA[62][252], DATA[62][238], DATA[62][224], DATA[62][210], DATA[62][182], DATA[62][168], DATA[62][154], DATA[62][140], DATA[62][122], DATA[62][108], DATA[62][94], DATA[62][80], DATA[62][52], DATA[62][38], DATA[62][24], DATA[62][10], DATA[62][245], DATA[62][231], DATA[62][217], DATA[62][203], DATA[62][175], DATA[62][161], DATA[62][147], DATA[62][133], DATA[62][115], DATA[62][101], DATA[62][87], DATA[62][73], DATA[62][45], DATA[62][31], DATA[62][17], DATA[62][3], DATA[61][252], DATA[61][238], DATA[61][224], DATA[61][210], DATA[61][182], DATA[61][168], DATA[61][154], DATA[61][140], DATA[61][122], DATA[61][108], DATA[61][94], DATA[61][80], DATA[61][52], DATA[61][38], DATA[61][24], DATA[61][10], DATA[61][245], DATA[61][231], DATA[61][217], DATA[61][203], DATA[61][175], DATA[61][161], DATA[61][147], DATA[61][133], DATA[61][115], DATA[61][101], DATA[61][87], DATA[61][73], DATA[61][45], DATA[61][31], DATA[61][17], DATA[61][3], DATA[60][252], DATA[60][238], DATA[60][224], DATA[60][210], DATA[60][182], DATA[60][168], DATA[60][154], DATA[60][140], DATA[60][122], DATA[60][108], DATA[60][94], DATA[60][80], DATA[60][52], DATA[60][38], DATA[60][24], DATA[60][10], DATA[60][245], DATA[60][231], DATA[60][217], DATA[60][203], DATA[60][175], DATA[60][161], DATA[60][147], DATA[60][133], DATA[60][115], DATA[60][101], DATA[60][87], DATA[60][73], DATA[60][45], DATA[60][31], DATA[60][17], DATA[60][3], DATA[63][253], DATA[63][239], DATA[63][225], DATA[63][211], DATA[63][183], DATA[63][169], DATA[63][155], DATA[63][141], DATA[63][123], DATA[63][109], DATA[63][95], DATA[63][81], DATA[63][53], DATA[63][39], DATA[63][25], DATA[63][11], DATA[63][246], DATA[63][232], DATA[63][218], DATA[63][204], DATA[63][176], DATA[63][162], DATA[63][148], DATA[63][134], DATA[63][116], DATA[63][102], DATA[63][88], DATA[63][74], DATA[63][46], DATA[63][32], DATA[63][18], DATA[63][4], DATA[62][253], DATA[62][239], DATA[62][225], DATA[62][211], DATA[62][183], DATA[62][169], DATA[62][155], DATA[62][141], DATA[62][123], DATA[62][109], DATA[62][95], DATA[62][81], DATA[62][53], DATA[62][39], DATA[62][25], DATA[62][11], DATA[62][246], DATA[62][232], DATA[62][218], DATA[62][204], DATA[62][176], DATA[62][162], DATA[62][148], DATA[62][134], DATA[62][116], DATA[62][102], DATA[62][88], DATA[62][74], DATA[62][46], DATA[62][32], DATA[62][18], DATA[62][4], DATA[61][253], DATA[61][239], DATA[61][225], DATA[61][211], DATA[61][183], DATA[61][169], DATA[61][155], DATA[61][141], DATA[61][123], DATA[61][109], DATA[61][95], DATA[61][81], DATA[61][53], DATA[61][39], DATA[61][25], DATA[61][11], DATA[61][246], DATA[61][232], DATA[61][218], DATA[61][204], DATA[61][176], DATA[61][162], DATA[61][148], DATA[61][134], DATA[61][116], DATA[61][102], DATA[61][88], DATA[61][74], DATA[61][46], DATA[61][32], DATA[61][18], DATA[61][4], DATA[60][253], DATA[60][239], DATA[60][225], DATA[60][211], DATA[60][183], DATA[60][169], DATA[60][155], DATA[60][141], DATA[60][123], DATA[60][109], DATA[60][95], DATA[60][81], DATA[60][53], DATA[60][39], DATA[60][25], DATA[60][11], DATA[60][246], DATA[60][232], DATA[60][218], DATA[60][204], DATA[60][176], DATA[60][162], DATA[60][148], DATA[60][134], DATA[60][116], DATA[60][102], DATA[60][88], DATA[60][74], DATA[60][46], DATA[60][32], DATA[60][18], DATA[60][4], DATA[63][254], DATA[63][240], DATA[63][226], DATA[63][212], DATA[63][184], DATA[63][170], DATA[63][156], DATA[63][142], DATA[63][124], DATA[63][110], DATA[63][96], DATA[63][82], DATA[63][54], DATA[63][40], DATA[63][26], DATA[63][12], DATA[63][247], DATA[63][233], DATA[63][219], DATA[63][205], DATA[63][177], DATA[63][163], DATA[63][149], DATA[63][135], DATA[63][117], DATA[63][103], DATA[63][89], DATA[63][75], DATA[63][47], DATA[63][33], DATA[63][19], DATA[63][5], DATA[62][254], DATA[62][240], DATA[62][226], DATA[62][212], DATA[62][184], DATA[62][170], DATA[62][156], DATA[62][142], DATA[62][124], DATA[62][110], DATA[62][96], DATA[62][82], DATA[62][54], DATA[62][40], DATA[62][26], DATA[62][12], DATA[62][247], DATA[62][233], DATA[62][219], DATA[62][205], DATA[62][177], DATA[62][163], DATA[62][149], DATA[62][135], DATA[62][117], DATA[62][103], DATA[62][89], DATA[62][75], DATA[62][47], DATA[62][33], DATA[62][19], DATA[62][5], DATA[61][254], DATA[61][240], DATA[61][226], DATA[61][212], DATA[61][184], DATA[61][170], DATA[61][156], DATA[61][142], DATA[61][124], DATA[61][110], DATA[61][96], DATA[61][82], DATA[61][54], DATA[61][40], DATA[61][26], DATA[61][12], DATA[61][247], DATA[61][233], DATA[61][219], DATA[61][205], DATA[61][177], DATA[61][163], DATA[61][149], DATA[61][135], DATA[61][117], DATA[61][103], DATA[61][89], DATA[61][75], DATA[61][47], DATA[61][33], DATA[61][19], DATA[61][5], DATA[60][254], DATA[60][240], DATA[60][226], DATA[60][212], DATA[60][184], DATA[60][170], DATA[60][156], DATA[60][142], DATA[60][124], DATA[60][110], DATA[60][96], DATA[60][82], DATA[60][54], DATA[60][40], DATA[60][26], DATA[60][12], DATA[60][247], DATA[60][233], DATA[60][219], DATA[60][205], DATA[60][177], DATA[60][163], DATA[60][149], DATA[60][135], DATA[60][117], DATA[60][103], DATA[60][89], DATA[60][75], DATA[60][47], DATA[60][33], DATA[60][19], DATA[60][5], DATA[63][255], DATA[63][241], DATA[63][227], DATA[63][213], DATA[63][185], DATA[63][171], DATA[63][157], DATA[63][143], DATA[63][125], DATA[63][111], DATA[63][97], DATA[63][83], DATA[63][55], DATA[63][41], DATA[63][27], DATA[63][13], DATA[63][248], DATA[63][234], DATA[63][220], DATA[63][206], DATA[63][178], DATA[63][164], DATA[63][150], DATA[63][136], DATA[63][118], DATA[63][104], DATA[63][90], DATA[63][76], DATA[63][48], DATA[63][34], DATA[63][20], DATA[63][6], DATA[62][255], DATA[62][241], DATA[62][227], DATA[62][213], DATA[62][185], DATA[62][171], DATA[62][157], DATA[62][143], DATA[62][125], DATA[62][111], DATA[62][97], DATA[62][83], DATA[62][55], DATA[62][41], DATA[62][27], DATA[62][13], DATA[62][248], DATA[62][234], DATA[62][220], DATA[62][206], DATA[62][178], DATA[62][164], DATA[62][150], DATA[62][136], DATA[62][118], DATA[62][104], DATA[62][90], DATA[62][76], DATA[62][48], DATA[62][34], DATA[62][20], DATA[62][6], DATA[61][255], DATA[61][241], DATA[61][227], DATA[61][213], DATA[61][185], DATA[61][171], DATA[61][157], DATA[61][143], DATA[61][125], DATA[61][111], DATA[61][97], DATA[61][83], DATA[61][55], DATA[61][41], DATA[61][27], DATA[61][13], DATA[61][248], DATA[61][234], DATA[61][220], DATA[61][206], DATA[61][178], DATA[61][164], DATA[61][150], DATA[61][136], DATA[61][118], DATA[61][104], DATA[61][90], DATA[61][76], DATA[61][48], DATA[61][34], DATA[61][20], DATA[61][6], DATA[60][255], DATA[60][241], DATA[60][227], DATA[60][213], DATA[60][185], DATA[60][171], DATA[60][157], DATA[60][143], DATA[60][125], DATA[60][111], DATA[60][97], DATA[60][83], DATA[60][55], DATA[60][41], DATA[60][27], DATA[60][13], DATA[60][248], DATA[60][234], DATA[60][220], DATA[60][206], DATA[60][178], DATA[60][164], DATA[60][150], DATA[60][136], DATA[60][118], DATA[60][104], DATA[60][90], DATA[60][76], DATA[60][48], DATA[60][34], DATA[60][20], DATA[60][6], DATA[59][249], DATA[59][235], DATA[59][221], DATA[59][207], DATA[59][179], DATA[59][165], DATA[59][151], DATA[59][137], DATA[59][119], DATA[59][105], DATA[59][91], DATA[59][77], DATA[59][49], DATA[59][35], DATA[59][21], DATA[59][7], DATA[59][242], DATA[59][228], DATA[59][214], DATA[59][200], DATA[59][172], DATA[59][158], DATA[59][144], DATA[59][130], DATA[59][112], DATA[59][98], DATA[59][84], DATA[59][70], DATA[59][42], DATA[59][28], DATA[59][14], DATA[59][0], DATA[58][249], DATA[58][235], DATA[58][221], DATA[58][207], DATA[58][179], DATA[58][165], DATA[58][151], DATA[58][137], DATA[58][119], DATA[58][105], DATA[58][91], DATA[58][77], DATA[58][49], DATA[58][35], DATA[58][21], DATA[58][7], DATA[58][242], DATA[58][228], DATA[58][214], DATA[58][200], DATA[58][172], DATA[58][158], DATA[58][144], DATA[58][130], DATA[58][112], DATA[58][98], DATA[58][84], DATA[58][70], DATA[58][42], DATA[58][28], DATA[58][14], DATA[58][0], DATA[57][249], DATA[57][235], DATA[57][221], DATA[57][207], DATA[57][179], DATA[57][165], DATA[57][151], DATA[57][137], DATA[57][119], DATA[57][105], DATA[57][91], DATA[57][77], DATA[57][49], DATA[57][35], DATA[57][21], DATA[57][7], DATA[57][242], DATA[57][228], DATA[57][214], DATA[57][200], DATA[57][172], DATA[57][158], DATA[57][144], DATA[57][130], DATA[57][112], DATA[57][98], DATA[57][84], DATA[57][70], DATA[57][42], DATA[57][28], DATA[57][14], DATA[57][0], DATA[56][249], DATA[56][235], DATA[56][221], DATA[56][207], DATA[56][179], DATA[56][165], DATA[56][151], DATA[56][137], DATA[56][119], DATA[56][105], DATA[56][91], DATA[56][77], DATA[56][49], DATA[56][35], DATA[56][21], DATA[56][7], DATA[56][242], DATA[56][228], DATA[56][214], DATA[56][200], DATA[56][172], DATA[56][158], DATA[56][144], DATA[56][130], DATA[56][112], DATA[56][98], DATA[56][84], DATA[56][70], DATA[56][42], DATA[56][28], DATA[56][14], DATA[56][0], DATA[59][250], DATA[59][236], DATA[59][222], DATA[59][208], DATA[59][180], DATA[59][166], DATA[59][152], DATA[59][138], DATA[59][120], DATA[59][106], DATA[59][92], DATA[59][78], DATA[59][50], DATA[59][36], DATA[59][22], DATA[59][8], DATA[59][243], DATA[59][229], DATA[59][215], DATA[59][201], DATA[59][173], DATA[59][159], DATA[59][145], DATA[59][131], DATA[59][113], DATA[59][99], DATA[59][85], DATA[59][71], DATA[59][43], DATA[59][29], DATA[59][15], DATA[59][1], DATA[58][250], DATA[58][236], DATA[58][222], DATA[58][208], DATA[58][180], DATA[58][166], DATA[58][152], DATA[58][138], DATA[58][120], DATA[58][106], DATA[58][92], DATA[58][78], DATA[58][50], DATA[58][36], DATA[58][22], DATA[58][8], DATA[58][243], DATA[58][229], DATA[58][215], DATA[58][201], DATA[58][173], DATA[58][159], DATA[58][145], DATA[58][131], DATA[58][113], DATA[58][99], DATA[58][85], DATA[58][71], DATA[58][43], DATA[58][29], DATA[58][15], DATA[58][1], DATA[57][250], DATA[57][236], DATA[57][222], DATA[57][208], DATA[57][180], DATA[57][166], DATA[57][152], DATA[57][138], DATA[57][120], DATA[57][106], DATA[57][92], DATA[57][78], DATA[57][50], DATA[57][36], DATA[57][22], DATA[57][8], DATA[57][243], DATA[57][229], DATA[57][215], DATA[57][201], DATA[57][173], DATA[57][159], DATA[57][145], DATA[57][131], DATA[57][113], DATA[57][99], DATA[57][85], DATA[57][71], DATA[57][43], DATA[57][29], DATA[57][15], DATA[57][1], DATA[56][250], DATA[56][236], DATA[56][222], DATA[56][208], DATA[56][180], DATA[56][166], DATA[56][152], DATA[56][138], DATA[56][120], DATA[56][106], DATA[56][92], DATA[56][78], DATA[56][50], DATA[56][36], DATA[56][22], DATA[56][8], DATA[56][243], DATA[56][229], DATA[56][215], DATA[56][201], DATA[56][173], DATA[56][159], DATA[56][145], DATA[56][131], DATA[56][113], DATA[56][99], DATA[56][85], DATA[56][71], DATA[56][43], DATA[56][29], DATA[56][15], DATA[56][1], DATA[59][251], DATA[59][237], DATA[59][223], DATA[59][209], DATA[59][181], DATA[59][167], DATA[59][153], DATA[59][139], DATA[59][121], DATA[59][107], DATA[59][93], DATA[59][79], DATA[59][51], DATA[59][37], DATA[59][23], DATA[59][9], DATA[59][244], DATA[59][230], DATA[59][216], DATA[59][202], DATA[59][174], DATA[59][160], DATA[59][146], DATA[59][132], DATA[59][114], DATA[59][100], DATA[59][86], DATA[59][72], DATA[59][44], DATA[59][30], DATA[59][16], DATA[59][2], DATA[58][251], DATA[58][237], DATA[58][223], DATA[58][209], DATA[58][181], DATA[58][167], DATA[58][153], DATA[58][139], DATA[58][121], DATA[58][107], DATA[58][93], DATA[58][79], DATA[58][51], DATA[58][37], DATA[58][23], DATA[58][9], DATA[58][244], DATA[58][230], DATA[58][216], DATA[58][202], DATA[58][174], DATA[58][160], DATA[58][146], DATA[58][132], DATA[58][114], DATA[58][100], DATA[58][86], DATA[58][72], DATA[58][44], DATA[58][30], DATA[58][16], DATA[58][2], DATA[57][251], DATA[57][237], DATA[57][223], DATA[57][209], DATA[57][181], DATA[57][167], DATA[57][153], DATA[57][139], DATA[57][121], DATA[57][107], DATA[57][93], DATA[57][79], DATA[57][51], DATA[57][37], DATA[57][23], DATA[57][9], DATA[57][244], DATA[57][230], DATA[57][216], DATA[57][202], DATA[57][174], DATA[57][160], DATA[57][146], DATA[57][132], DATA[57][114], DATA[57][100], DATA[57][86], DATA[57][72], DATA[57][44], DATA[57][30], DATA[57][16], DATA[57][2], DATA[56][251], DATA[56][237], DATA[56][223], DATA[56][209], DATA[56][181], DATA[56][167], DATA[56][153], DATA[56][139], DATA[56][121], DATA[56][107], DATA[56][93], DATA[56][79], DATA[56][51], DATA[56][37], DATA[56][23], DATA[56][9], DATA[56][244], DATA[56][230], DATA[56][216], DATA[56][202], DATA[56][174], DATA[56][160], DATA[56][146], DATA[56][132], DATA[56][114], DATA[56][100], DATA[56][86], DATA[56][72], DATA[56][44], DATA[56][30], DATA[56][16], DATA[56][2], DATA[59][252], DATA[59][238], DATA[59][224], DATA[59][210], DATA[59][182], DATA[59][168], DATA[59][154], DATA[59][140], DATA[59][122], DATA[59][108], DATA[59][94], DATA[59][80], DATA[59][52], DATA[59][38], DATA[59][24], DATA[59][10], DATA[59][245], DATA[59][231], DATA[59][217], DATA[59][203], DATA[59][175], DATA[59][161], DATA[59][147], DATA[59][133], DATA[59][115], DATA[59][101], DATA[59][87], DATA[59][73], DATA[59][45], DATA[59][31], DATA[59][17], DATA[59][3], DATA[58][252], DATA[58][238], DATA[58][224], DATA[58][210], DATA[58][182], DATA[58][168], DATA[58][154], DATA[58][140], DATA[58][122], DATA[58][108], DATA[58][94], DATA[58][80], DATA[58][52], DATA[58][38], DATA[58][24], DATA[58][10], DATA[58][245], DATA[58][231], DATA[58][217], DATA[58][203], DATA[58][175], DATA[58][161], DATA[58][147], DATA[58][133], DATA[58][115], DATA[58][101], DATA[58][87], DATA[58][73], DATA[58][45], DATA[58][31], DATA[58][17], DATA[58][3], DATA[57][252], DATA[57][238], DATA[57][224], DATA[57][210], DATA[57][182], DATA[57][168], DATA[57][154], DATA[57][140], DATA[57][122], DATA[57][108], DATA[57][94], DATA[57][80], DATA[57][52], DATA[57][38], DATA[57][24], DATA[57][10], DATA[57][245], DATA[57][231], DATA[57][217], DATA[57][203], DATA[57][175], DATA[57][161], DATA[57][147], DATA[57][133], DATA[57][115], DATA[57][101], DATA[57][87], DATA[57][73], DATA[57][45], DATA[57][31], DATA[57][17], DATA[57][3], DATA[56][252], DATA[56][238], DATA[56][224], DATA[56][210], DATA[56][182], DATA[56][168], DATA[56][154], DATA[56][140], DATA[56][122], DATA[56][108], DATA[56][94], DATA[56][80], DATA[56][52], DATA[56][38], DATA[56][24], DATA[56][10], DATA[56][245], DATA[56][231], DATA[56][217], DATA[56][203], DATA[56][175], DATA[56][161], DATA[56][147], DATA[56][133], DATA[56][115], DATA[56][101], DATA[56][87], DATA[56][73], DATA[56][45], DATA[56][31], DATA[56][17], DATA[56][3], DATA[59][253], DATA[59][239], DATA[59][225], DATA[59][211], DATA[59][183], DATA[59][169], DATA[59][155], DATA[59][141], DATA[59][123], DATA[59][109], DATA[59][95], DATA[59][81], DATA[59][53], DATA[59][39], DATA[59][25], DATA[59][11], DATA[59][246], DATA[59][232], DATA[59][218], DATA[59][204], DATA[59][176], DATA[59][162], DATA[59][148], DATA[59][134], DATA[59][116], DATA[59][102], DATA[59][88], DATA[59][74], DATA[59][46], DATA[59][32], DATA[59][18], DATA[59][4], DATA[58][253], DATA[58][239], DATA[58][225], DATA[58][211], DATA[58][183], DATA[58][169], DATA[58][155], DATA[58][141], DATA[58][123], DATA[58][109], DATA[58][95], DATA[58][81], DATA[58][53], DATA[58][39], DATA[58][25], DATA[58][11], DATA[58][246], DATA[58][232], DATA[58][218], DATA[58][204], DATA[58][176], DATA[58][162], DATA[58][148], DATA[58][134], DATA[58][116], DATA[58][102], DATA[58][88], DATA[58][74], DATA[58][46], DATA[58][32], DATA[58][18], DATA[58][4], DATA[57][253], DATA[57][239], DATA[57][225], DATA[57][211], DATA[57][183], DATA[57][169], DATA[57][155], DATA[57][141], DATA[57][123], DATA[57][109], DATA[57][95], DATA[57][81], DATA[57][53], DATA[57][39], DATA[57][25], DATA[57][11], DATA[57][246], DATA[57][232], DATA[57][218], DATA[57][204], DATA[57][176], DATA[57][162], DATA[57][148], DATA[57][134], DATA[57][116], DATA[57][102], DATA[57][88], DATA[57][74], DATA[57][46], DATA[57][32], DATA[57][18], DATA[57][4], DATA[56][253], DATA[56][239], DATA[56][225], DATA[56][211], DATA[56][183], DATA[56][169], DATA[56][155], DATA[56][141], DATA[56][123], DATA[56][109], DATA[56][95], DATA[56][81], DATA[56][53], DATA[56][39], DATA[56][25], DATA[56][11], DATA[56][246], DATA[56][232], DATA[56][218], DATA[56][204], DATA[56][176], DATA[56][162], DATA[56][148], DATA[56][134], DATA[56][116], DATA[56][102], DATA[56][88], DATA[56][74], DATA[56][46], DATA[56][32], DATA[56][18], DATA[56][4], DATA[59][254], DATA[59][240], DATA[59][226], DATA[59][212], DATA[59][184], DATA[59][170], DATA[59][156], DATA[59][142], DATA[59][124], DATA[59][110], DATA[59][96], DATA[59][82], DATA[59][54], DATA[59][40], DATA[59][26], DATA[59][12], DATA[59][247], DATA[59][233], DATA[59][219], DATA[59][205], DATA[59][177], DATA[59][163], DATA[59][149], DATA[59][135], DATA[59][117], DATA[59][103], DATA[59][89], DATA[59][75], DATA[59][47], DATA[59][33], DATA[59][19], DATA[59][5], DATA[58][254], DATA[58][240], DATA[58][226], DATA[58][212], DATA[58][184], DATA[58][170], DATA[58][156], DATA[58][142], DATA[58][124], DATA[58][110], DATA[58][96], DATA[58][82], DATA[58][54], DATA[58][40], DATA[58][26], DATA[58][12], DATA[58][247], DATA[58][233], DATA[58][219], DATA[58][205], DATA[58][177], DATA[58][163], DATA[58][149], DATA[58][135], DATA[58][117], DATA[58][103], DATA[58][89], DATA[58][75], DATA[58][47], DATA[58][33], DATA[58][19], DATA[58][5], DATA[57][254], DATA[57][240], DATA[57][226], DATA[57][212], DATA[57][184], DATA[57][170], DATA[57][156], DATA[57][142], DATA[57][124], DATA[57][110], DATA[57][96], DATA[57][82], DATA[57][54], DATA[57][40], DATA[57][26], DATA[57][12], DATA[57][247], DATA[57][233], DATA[57][219], DATA[57][205], DATA[57][177], DATA[57][163], DATA[57][149], DATA[57][135], DATA[57][117], DATA[57][103], DATA[57][89], DATA[57][75], DATA[57][47], DATA[57][33], DATA[57][19], DATA[57][5], DATA[56][254], DATA[56][240], DATA[56][226], DATA[56][212], DATA[56][184], DATA[56][170], DATA[56][156], DATA[56][142], DATA[56][124], DATA[56][110], DATA[56][96], DATA[56][82], DATA[56][54], DATA[56][40], DATA[56][26], DATA[56][12], DATA[56][247], DATA[56][233], DATA[56][219], DATA[56][205], DATA[56][177], DATA[56][163], DATA[56][149], DATA[56][135], DATA[56][117], DATA[56][103], DATA[56][89], DATA[56][75], DATA[56][47], DATA[56][33], DATA[56][19], DATA[56][5], DATA[59][255], DATA[59][241], DATA[59][227], DATA[59][213], DATA[59][185], DATA[59][171], DATA[59][157], DATA[59][143], DATA[59][125], DATA[59][111], DATA[59][97], DATA[59][83], DATA[59][55], DATA[59][41], DATA[59][27], DATA[59][13], DATA[59][248], DATA[59][234], DATA[59][220], DATA[59][206], DATA[59][178], DATA[59][164], DATA[59][150], DATA[59][136], DATA[59][118], DATA[59][104], DATA[59][90], DATA[59][76], DATA[59][48], DATA[59][34], DATA[59][20], DATA[59][6], DATA[58][255], DATA[58][241], DATA[58][227], DATA[58][213], DATA[58][185], DATA[58][171], DATA[58][157], DATA[58][143], DATA[58][125], DATA[58][111], DATA[58][97], DATA[58][83], DATA[58][55], DATA[58][41], DATA[58][27], DATA[58][13], DATA[58][248], DATA[58][234], DATA[58][220], DATA[58][206], DATA[58][178], DATA[58][164], DATA[58][150], DATA[58][136], DATA[58][118], DATA[58][104], DATA[58][90], DATA[58][76], DATA[58][48], DATA[58][34], DATA[58][20], DATA[58][6], DATA[57][255], DATA[57][241], DATA[57][227], DATA[57][213], DATA[57][185], DATA[57][171], DATA[57][157], DATA[57][143], DATA[57][125], DATA[57][111], DATA[57][97], DATA[57][83], DATA[57][55], DATA[57][41], DATA[57][27], DATA[57][13], DATA[57][248], DATA[57][234], DATA[57][220], DATA[57][206], DATA[57][178], DATA[57][164], DATA[57][150], DATA[57][136], DATA[57][118], DATA[57][104], DATA[57][90], DATA[57][76], DATA[57][48], DATA[57][34], DATA[57][20], DATA[57][6], DATA[56][255], DATA[56][241], DATA[56][227], DATA[56][213], DATA[56][185], DATA[56][171], DATA[56][157], DATA[56][143], DATA[56][125], DATA[56][111], DATA[56][97], DATA[56][83], DATA[56][55], DATA[56][41], DATA[56][27], DATA[56][13], DATA[56][248], DATA[56][234], DATA[56][220], DATA[56][206], DATA[56][178], DATA[56][164], DATA[56][150], DATA[56][136], DATA[56][118], DATA[56][104], DATA[56][90], DATA[56][76], DATA[56][48], DATA[56][34], DATA[56][20], DATA[56][6], DATA[55][249], DATA[55][235], DATA[55][221], DATA[55][207], DATA[55][179], DATA[55][165], DATA[55][151], DATA[55][137], DATA[55][119], DATA[55][105], DATA[55][91], DATA[55][77], DATA[55][49], DATA[55][35], DATA[55][21], DATA[55][7], DATA[55][242], DATA[55][228], DATA[55][214], DATA[55][200], DATA[55][172], DATA[55][158], DATA[55][144], DATA[55][130], DATA[55][112], DATA[55][98], DATA[55][84], DATA[55][70], DATA[55][42], DATA[55][28], DATA[55][14], DATA[55][0], DATA[54][249], DATA[54][235], DATA[54][221], DATA[54][207], DATA[54][179], DATA[54][165], DATA[54][151], DATA[54][137], DATA[54][119], DATA[54][105], DATA[54][91], DATA[54][77], DATA[54][49], DATA[54][35], DATA[54][21], DATA[54][7], DATA[54][242], DATA[54][228], DATA[54][214], DATA[54][200], DATA[54][172], DATA[54][158], DATA[54][144], DATA[54][130], DATA[54][112], DATA[54][98], DATA[54][84], DATA[54][70], DATA[54][42], DATA[54][28], DATA[54][14], DATA[54][0], DATA[53][249], DATA[53][235], DATA[53][221], DATA[53][207], DATA[53][179], DATA[53][165], DATA[53][151], DATA[53][137], DATA[53][119], DATA[53][105], DATA[53][91], DATA[53][77], DATA[53][49], DATA[53][35], DATA[53][21], DATA[53][7], DATA[53][242], DATA[53][228], DATA[53][214], DATA[53][200], DATA[53][172], DATA[53][158], DATA[53][144], DATA[53][130], DATA[53][112], DATA[53][98], DATA[53][84], DATA[53][70], DATA[53][42], DATA[53][28], DATA[53][14], DATA[53][0], DATA[52][249], DATA[52][235], DATA[52][221], DATA[52][207], DATA[52][179], DATA[52][165], DATA[52][151], DATA[52][137], DATA[52][119], DATA[52][105], DATA[52][91], DATA[52][77], DATA[52][49], DATA[52][35], DATA[52][21], DATA[52][7], DATA[52][242], DATA[52][228], DATA[52][214], DATA[52][200], DATA[52][172], DATA[52][158], DATA[52][144], DATA[52][130], DATA[52][112], DATA[52][98], DATA[52][84], DATA[52][70], DATA[52][42], DATA[52][28], DATA[52][14], DATA[52][0], DATA[55][250], DATA[55][236], DATA[55][222], DATA[55][208], DATA[55][180], DATA[55][166], DATA[55][152], DATA[55][138], DATA[55][120], DATA[55][106], DATA[55][92], DATA[55][78], DATA[55][50], DATA[55][36], DATA[55][22], DATA[55][8], DATA[55][243], DATA[55][229], DATA[55][215], DATA[55][201], DATA[55][173], DATA[55][159], DATA[55][145], DATA[55][131], DATA[55][113], DATA[55][99], DATA[55][85], DATA[55][71], DATA[55][43], DATA[55][29], DATA[55][15], DATA[55][1], DATA[54][250], DATA[54][236], DATA[54][222], DATA[54][208], DATA[54][180], DATA[54][166], DATA[54][152], DATA[54][138], DATA[54][120], DATA[54][106], DATA[54][92], DATA[54][78], DATA[54][50], DATA[54][36], DATA[54][22], DATA[54][8], DATA[54][243], DATA[54][229], DATA[54][215], DATA[54][201], DATA[54][173], DATA[54][159], DATA[54][145], DATA[54][131], DATA[54][113], DATA[54][99], DATA[54][85], DATA[54][71], DATA[54][43], DATA[54][29], DATA[54][15], DATA[54][1], DATA[53][250], DATA[53][236], DATA[53][222], DATA[53][208], DATA[53][180], DATA[53][166], DATA[53][152], DATA[53][138], DATA[53][120], DATA[53][106], DATA[53][92], DATA[53][78], DATA[53][50], DATA[53][36], DATA[53][22], DATA[53][8], DATA[53][243], DATA[53][229], DATA[53][215], DATA[53][201], DATA[53][173], DATA[53][159], DATA[53][145], DATA[53][131], DATA[53][113], DATA[53][99], DATA[53][85], DATA[53][71], DATA[53][43], DATA[53][29], DATA[53][15], DATA[53][1], DATA[52][250], DATA[52][236], DATA[52][222], DATA[52][208], DATA[52][180], DATA[52][166], DATA[52][152], DATA[52][138], DATA[52][120], DATA[52][106], DATA[52][92], DATA[52][78], DATA[52][50], DATA[52][36], DATA[52][22], DATA[52][8], DATA[52][243], DATA[52][229], DATA[52][215], DATA[52][201], DATA[52][173], DATA[52][159], DATA[52][145], DATA[52][131], DATA[52][113], DATA[52][99], DATA[52][85], DATA[52][71], DATA[52][43], DATA[52][29], DATA[52][15], DATA[52][1], DATA[55][251], DATA[55][237], DATA[55][223], DATA[55][209], DATA[55][181], DATA[55][167], DATA[55][153], DATA[55][139], DATA[55][121], DATA[55][107], DATA[55][93], DATA[55][79], DATA[55][51], DATA[55][37], DATA[55][23], DATA[55][9], DATA[55][244], DATA[55][230], DATA[55][216], DATA[55][202], DATA[55][174], DATA[55][160], DATA[55][146], DATA[55][132], DATA[55][114], DATA[55][100], DATA[55][86], DATA[55][72], DATA[55][44], DATA[55][30], DATA[55][16], DATA[55][2], DATA[54][251], DATA[54][237], DATA[54][223], DATA[54][209], DATA[54][181], DATA[54][167], DATA[54][153], DATA[54][139], DATA[54][121], DATA[54][107], DATA[54][93], DATA[54][79], DATA[54][51], DATA[54][37], DATA[54][23], DATA[54][9], DATA[54][244], DATA[54][230], DATA[54][216], DATA[54][202], DATA[54][174], DATA[54][160], DATA[54][146], DATA[54][132], DATA[54][114], DATA[54][100], DATA[54][86], DATA[54][72], DATA[54][44], DATA[54][30], DATA[54][16], DATA[54][2], DATA[53][251], DATA[53][237], DATA[53][223], DATA[53][209], DATA[53][181], DATA[53][167], DATA[53][153], DATA[53][139], DATA[53][121], DATA[53][107], DATA[53][93], DATA[53][79], DATA[53][51], DATA[53][37], DATA[53][23], DATA[53][9], DATA[53][244], DATA[53][230], DATA[53][216], DATA[53][202], DATA[53][174], DATA[53][160], DATA[53][146], DATA[53][132], DATA[53][114], DATA[53][100], DATA[53][86], DATA[53][72], DATA[53][44], DATA[53][30], DATA[53][16], DATA[53][2], DATA[52][251], DATA[52][237], DATA[52][223], DATA[52][209], DATA[52][181], DATA[52][167], DATA[52][153], DATA[52][139], DATA[52][121], DATA[52][107], DATA[52][93], DATA[52][79], DATA[52][51], DATA[52][37], DATA[52][23], DATA[52][9], DATA[52][244], DATA[52][230], DATA[52][216], DATA[52][202], DATA[52][174], DATA[52][160], DATA[52][146], DATA[52][132], DATA[52][114], DATA[52][100], DATA[52][86], DATA[52][72], DATA[52][44], DATA[52][30], DATA[52][16], DATA[52][2], DATA[55][252], DATA[55][238], DATA[55][224], DATA[55][210], DATA[55][182], DATA[55][168], DATA[55][154], DATA[55][140], DATA[55][122], DATA[55][108], DATA[55][94], DATA[55][80], DATA[55][52], DATA[55][38], DATA[55][24], DATA[55][10], DATA[55][245], DATA[55][231], DATA[55][217], DATA[55][203], DATA[55][175], DATA[55][161], DATA[55][147], DATA[55][133], DATA[55][115], DATA[55][101], DATA[55][87], DATA[55][73], DATA[55][45], DATA[55][31], DATA[55][17], DATA[55][3], DATA[54][252], DATA[54][238], DATA[54][224], DATA[54][210], DATA[54][182], DATA[54][168], DATA[54][154], DATA[54][140], DATA[54][122], DATA[54][108], DATA[54][94], DATA[54][80], DATA[54][52], DATA[54][38], DATA[54][24], DATA[54][10], DATA[54][245], DATA[54][231], DATA[54][217], DATA[54][203], DATA[54][175], DATA[54][161], DATA[54][147], DATA[54][133], DATA[54][115], DATA[54][101], DATA[54][87], DATA[54][73], DATA[54][45], DATA[54][31], DATA[54][17], DATA[54][3], DATA[53][252], DATA[53][238], DATA[53][224], DATA[53][210], DATA[53][182], DATA[53][168], DATA[53][154], DATA[53][140], DATA[53][122], DATA[53][108], DATA[53][94], DATA[53][80], DATA[53][52], DATA[53][38], DATA[53][24], DATA[53][10], DATA[53][245], DATA[53][231], DATA[53][217], DATA[53][203], DATA[53][175], DATA[53][161], DATA[53][147], DATA[53][133], DATA[53][115], DATA[53][101], DATA[53][87], DATA[53][73], DATA[53][45], DATA[53][31], DATA[53][17], DATA[53][3], DATA[52][252], DATA[52][238], DATA[52][224], DATA[52][210], DATA[52][182], DATA[52][168], DATA[52][154], DATA[52][140], DATA[52][122], DATA[52][108], DATA[52][94], DATA[52][80], DATA[52][52], DATA[52][38], DATA[52][24], DATA[52][10], DATA[52][245], DATA[52][231], DATA[52][217], DATA[52][203], DATA[52][175], DATA[52][161], DATA[52][147], DATA[52][133], DATA[52][115], DATA[52][101], DATA[52][87], DATA[52][73], DATA[52][45], DATA[52][31], DATA[52][17], DATA[52][3], DATA[55][253], DATA[55][239], DATA[55][225], DATA[55][211], DATA[55][183], DATA[55][169], DATA[55][155], DATA[55][141], DATA[55][123], DATA[55][109], DATA[55][95], DATA[55][81], DATA[55][53], DATA[55][39], DATA[55][25], DATA[55][11], DATA[55][246], DATA[55][232], DATA[55][218], DATA[55][204], DATA[55][176], DATA[55][162], DATA[55][148], DATA[55][134], DATA[55][116], DATA[55][102], DATA[55][88], DATA[55][74], DATA[55][46], DATA[55][32], DATA[55][18], DATA[55][4], DATA[54][253], DATA[54][239], DATA[54][225], DATA[54][211], DATA[54][183], DATA[54][169], DATA[54][155], DATA[54][141], DATA[54][123], DATA[54][109], DATA[54][95], DATA[54][81], DATA[54][53], DATA[54][39], DATA[54][25], DATA[54][11], DATA[54][246], DATA[54][232], DATA[54][218], DATA[54][204], DATA[54][176], DATA[54][162], DATA[54][148], DATA[54][134], DATA[54][116], DATA[54][102], DATA[54][88], DATA[54][74], DATA[54][46], DATA[54][32], DATA[54][18], DATA[54][4], DATA[53][253], DATA[53][239], DATA[53][225], DATA[53][211], DATA[53][183], DATA[53][169], DATA[53][155], DATA[53][141], DATA[53][123], DATA[53][109], DATA[53][95], DATA[53][81], DATA[53][53], DATA[53][39], DATA[53][25], DATA[53][11], DATA[53][246], DATA[53][232], DATA[53][218], DATA[53][204], DATA[53][176], DATA[53][162], DATA[53][148], DATA[53][134], DATA[53][116], DATA[53][102], DATA[53][88], DATA[53][74], DATA[53][46], DATA[53][32], DATA[53][18], DATA[53][4], DATA[52][253], DATA[52][239], DATA[52][225], DATA[52][211], DATA[52][183], DATA[52][169], DATA[52][155], DATA[52][141], DATA[52][123], DATA[52][109], DATA[52][95], DATA[52][81], DATA[52][53], DATA[52][39], DATA[52][25], DATA[52][11], DATA[52][246], DATA[52][232], DATA[52][218], DATA[52][204], DATA[52][176], DATA[52][162], DATA[52][148], DATA[52][134], DATA[52][116], DATA[52][102], DATA[52][88], DATA[52][74], DATA[52][46], DATA[52][32], DATA[52][18], DATA[52][4], DATA[55][254], DATA[55][240], DATA[55][226], DATA[55][212], DATA[55][184], DATA[55][170], DATA[55][156], DATA[55][142], DATA[55][124], DATA[55][110], DATA[55][96], DATA[55][82], DATA[55][54], DATA[55][40], DATA[55][26], DATA[55][12], DATA[55][247], DATA[55][233], DATA[55][219], DATA[55][205], DATA[55][177], DATA[55][163], DATA[55][149], DATA[55][135], DATA[55][117], DATA[55][103], DATA[55][89], DATA[55][75], DATA[55][47], DATA[55][33], DATA[55][19], DATA[55][5], DATA[54][254], DATA[54][240], DATA[54][226], DATA[54][212], DATA[54][184], DATA[54][170], DATA[54][156], DATA[54][142], DATA[54][124], DATA[54][110], DATA[54][96], DATA[54][82], DATA[54][54], DATA[54][40], DATA[54][26], DATA[54][12], DATA[54][247], DATA[54][233], DATA[54][219], DATA[54][205], DATA[54][177], DATA[54][163], DATA[54][149], DATA[54][135], DATA[54][117], DATA[54][103], DATA[54][89], DATA[54][75], DATA[54][47], DATA[54][33], DATA[54][19], DATA[54][5], DATA[53][254], DATA[53][240], DATA[53][226], DATA[53][212], DATA[53][184], DATA[53][170], DATA[53][156], DATA[53][142], DATA[53][124], DATA[53][110], DATA[53][96], DATA[53][82], DATA[53][54], DATA[53][40], DATA[53][26], DATA[53][12], DATA[53][247], DATA[53][233], DATA[53][219], DATA[53][205], DATA[53][177], DATA[53][163], DATA[53][149], DATA[53][135], DATA[53][117], DATA[53][103], DATA[53][89], DATA[53][75], DATA[53][47], DATA[53][33], DATA[53][19], DATA[53][5], DATA[52][254], DATA[52][240], DATA[52][226], DATA[52][212], DATA[52][184], DATA[52][170], DATA[52][156], DATA[52][142], DATA[52][124], DATA[52][110], DATA[52][96], DATA[52][82], DATA[52][54], DATA[52][40], DATA[52][26], DATA[52][12], DATA[52][247], DATA[52][233], DATA[52][219], DATA[52][205], DATA[52][177], DATA[52][163], DATA[52][149], DATA[52][135], DATA[52][117], DATA[52][103], DATA[52][89], DATA[52][75], DATA[52][47], DATA[52][33], DATA[52][19], DATA[52][5], DATA[55][255], DATA[55][241], DATA[55][227], DATA[55][213], DATA[55][185], DATA[55][171], DATA[55][157], DATA[55][143], DATA[55][125], DATA[55][111], DATA[55][97], DATA[55][83], DATA[55][55], DATA[55][41], DATA[55][27], DATA[55][13], DATA[55][248], DATA[55][234], DATA[55][220], DATA[55][206], DATA[55][178], DATA[55][164], DATA[55][150], DATA[55][136], DATA[55][118], DATA[55][104], DATA[55][90], DATA[55][76], DATA[55][48], DATA[55][34], DATA[55][20], DATA[55][6], DATA[54][255], DATA[54][241], DATA[54][227], DATA[54][213], DATA[54][185], DATA[54][171], DATA[54][157], DATA[54][143], DATA[54][125], DATA[54][111], DATA[54][97], DATA[54][83], DATA[54][55], DATA[54][41], DATA[54][27], DATA[54][13], DATA[54][248], DATA[54][234], DATA[54][220], DATA[54][206], DATA[54][178], DATA[54][164], DATA[54][150], DATA[54][136], DATA[54][118], DATA[54][104], DATA[54][90], DATA[54][76], DATA[54][48], DATA[54][34], DATA[54][20], DATA[54][6], DATA[53][255], DATA[53][241], DATA[53][227], DATA[53][213], DATA[53][185], DATA[53][171], DATA[53][157], DATA[53][143], DATA[53][125], DATA[53][111], DATA[53][97], DATA[53][83], DATA[53][55], DATA[53][41], DATA[53][27], DATA[53][13], DATA[53][248], DATA[53][234], DATA[53][220], DATA[53][206], DATA[53][178], DATA[53][164], DATA[53][150], DATA[53][136], DATA[53][118], DATA[53][104], DATA[53][90], DATA[53][76], DATA[53][48], DATA[53][34], DATA[53][20], DATA[53][6], DATA[52][255], DATA[52][241], DATA[52][227], DATA[52][213], DATA[52][185], DATA[52][171], DATA[52][157], DATA[52][143], DATA[52][125], DATA[52][111], DATA[52][97], DATA[52][83], DATA[52][55], DATA[52][41], DATA[52][27], DATA[52][13], DATA[52][248], DATA[52][234], DATA[52][220], DATA[52][206], DATA[52][178], DATA[52][164], DATA[52][150], DATA[52][136], DATA[52][118], DATA[52][104], DATA[52][90], DATA[52][76], DATA[52][48], DATA[52][34], DATA[52][20], DATA[52][6], DATA[51][249], DATA[51][235], DATA[51][221], DATA[51][207], DATA[51][179], DATA[51][165], DATA[51][151], DATA[51][137], DATA[51][119], DATA[51][105], DATA[51][91], DATA[51][77], DATA[51][49], DATA[51][35], DATA[51][21], DATA[51][7], DATA[51][242], DATA[51][228], DATA[51][214], DATA[51][200], DATA[51][172], DATA[51][158], DATA[51][144], DATA[51][130], DATA[51][112], DATA[51][98], DATA[51][84], DATA[51][70], DATA[51][42], DATA[51][28], DATA[51][14], DATA[51][0], DATA[50][249], DATA[50][235], DATA[50][221], DATA[50][207], DATA[50][179], DATA[50][165], DATA[50][151], DATA[50][137], DATA[50][119], DATA[50][105], DATA[50][91], DATA[50][77], DATA[50][49], DATA[50][35], DATA[50][21], DATA[50][7], DATA[50][242], DATA[50][228], DATA[50][214], DATA[50][200], DATA[50][172], DATA[50][158], DATA[50][144], DATA[50][130], DATA[50][112], DATA[50][98], DATA[50][84], DATA[50][70], DATA[50][42], DATA[50][28], DATA[50][14], DATA[50][0], DATA[49][249], DATA[49][235], DATA[49][221], DATA[49][207], DATA[49][179], DATA[49][165], DATA[49][151], DATA[49][137], DATA[49][119], DATA[49][105], DATA[49][91], DATA[49][77], DATA[49][49], DATA[49][35], DATA[49][21], DATA[49][7], DATA[49][242], DATA[49][228], DATA[49][214], DATA[49][200], DATA[49][172], DATA[49][158], DATA[49][144], DATA[49][130], DATA[49][112], DATA[49][98], DATA[49][84], DATA[49][70], DATA[49][42], DATA[49][28], DATA[49][14], DATA[49][0], DATA[48][249], DATA[48][235], DATA[48][221], DATA[48][207], DATA[48][179], DATA[48][165], DATA[48][151], DATA[48][137], DATA[48][119], DATA[48][105], DATA[48][91], DATA[48][77], DATA[48][49], DATA[48][35], DATA[48][21], DATA[48][7], DATA[48][242], DATA[48][228], DATA[48][214], DATA[48][200], DATA[48][172], DATA[48][158], DATA[48][144], DATA[48][130], DATA[48][112], DATA[48][98], DATA[48][84], DATA[48][70], DATA[48][42], DATA[48][28], DATA[48][14], DATA[48][0], DATA[51][250], DATA[51][236], DATA[51][222], DATA[51][208], DATA[51][180], DATA[51][166], DATA[51][152], DATA[51][138], DATA[51][120], DATA[51][106], DATA[51][92], DATA[51][78], DATA[51][50], DATA[51][36], DATA[51][22], DATA[51][8], DATA[51][243], DATA[51][229], DATA[51][215], DATA[51][201], DATA[51][173], DATA[51][159], DATA[51][145], DATA[51][131], DATA[51][113], DATA[51][99], DATA[51][85], DATA[51][71], DATA[51][43], DATA[51][29], DATA[51][15], DATA[51][1], DATA[50][250], DATA[50][236], DATA[50][222], DATA[50][208], DATA[50][180], DATA[50][166], DATA[50][152], DATA[50][138], DATA[50][120], DATA[50][106], DATA[50][92], DATA[50][78], DATA[50][50], DATA[50][36], DATA[50][22], DATA[50][8], DATA[50][243], DATA[50][229], DATA[50][215], DATA[50][201], DATA[50][173], DATA[50][159], DATA[50][145], DATA[50][131], DATA[50][113], DATA[50][99], DATA[50][85], DATA[50][71], DATA[50][43], DATA[50][29], DATA[50][15], DATA[50][1], DATA[49][250], DATA[49][236], DATA[49][222], DATA[49][208], DATA[49][180], DATA[49][166], DATA[49][152], DATA[49][138], DATA[49][120], DATA[49][106], DATA[49][92], DATA[49][78], DATA[49][50], DATA[49][36], DATA[49][22], DATA[49][8], DATA[49][243], DATA[49][229], DATA[49][215], DATA[49][201], DATA[49][173], DATA[49][159], DATA[49][145], DATA[49][131], DATA[49][113], DATA[49][99], DATA[49][85], DATA[49][71], DATA[49][43], DATA[49][29], DATA[49][15], DATA[49][1], DATA[48][250], DATA[48][236], DATA[48][222], DATA[48][208], DATA[48][180], DATA[48][166], DATA[48][152], DATA[48][138], DATA[48][120], DATA[48][106], DATA[48][92], DATA[48][78], DATA[48][50], DATA[48][36], DATA[48][22], DATA[48][8], DATA[48][243], DATA[48][229], DATA[48][215], DATA[48][201], DATA[48][173], DATA[48][159], DATA[48][145], DATA[48][131], DATA[48][113], DATA[48][99], DATA[48][85], DATA[48][71], DATA[48][43], DATA[48][29], DATA[48][15], DATA[48][1], DATA[51][251], DATA[51][237], DATA[51][223], DATA[51][209], DATA[51][181], DATA[51][167], DATA[51][153], DATA[51][139], DATA[51][121], DATA[51][107], DATA[51][93], DATA[51][79], DATA[51][51], DATA[51][37], DATA[51][23], DATA[51][9], DATA[51][244], DATA[51][230], DATA[51][216], DATA[51][202], DATA[51][174], DATA[51][160], DATA[51][146], DATA[51][132], DATA[51][114], DATA[51][100], DATA[51][86], DATA[51][72], DATA[51][44], DATA[51][30], DATA[51][16], DATA[51][2], DATA[50][251], DATA[50][237], DATA[50][223], DATA[50][209], DATA[50][181], DATA[50][167], DATA[50][153], DATA[50][139], DATA[50][121], DATA[50][107], DATA[50][93], DATA[50][79], DATA[50][51], DATA[50][37], DATA[50][23], DATA[50][9], DATA[50][244], DATA[50][230], DATA[50][216], DATA[50][202], DATA[50][174], DATA[50][160], DATA[50][146], DATA[50][132], DATA[50][114], DATA[50][100], DATA[50][86], DATA[50][72], DATA[50][44], DATA[50][30], DATA[50][16], DATA[50][2], DATA[49][251], DATA[49][237], DATA[49][223], DATA[49][209], DATA[49][181], DATA[49][167], DATA[49][153], DATA[49][139], DATA[49][121], DATA[49][107], DATA[49][93], DATA[49][79], DATA[49][51], DATA[49][37], DATA[49][23], DATA[49][9], DATA[49][244], DATA[49][230], DATA[49][216], DATA[49][202], DATA[49][174], DATA[49][160], DATA[49][146], DATA[49][132], DATA[49][114], DATA[49][100], DATA[49][86], DATA[49][72], DATA[49][44], DATA[49][30], DATA[49][16], DATA[49][2], DATA[48][251], DATA[48][237], DATA[48][223], DATA[48][209], DATA[48][181], DATA[48][167], DATA[48][153], DATA[48][139], DATA[48][121], DATA[48][107], DATA[48][93], DATA[48][79], DATA[48][51], DATA[48][37], DATA[48][23], DATA[48][9], DATA[48][244], DATA[48][230], DATA[48][216], DATA[48][202], DATA[48][174], DATA[48][160], DATA[48][146], DATA[48][132], DATA[48][114], DATA[48][100], DATA[48][86], DATA[48][72], DATA[48][44], DATA[48][30], DATA[48][16], DATA[48][2], DATA[51][252], DATA[51][238], DATA[51][224], DATA[51][210], DATA[51][182], DATA[51][168], DATA[51][154], DATA[51][140], DATA[51][122], DATA[51][108], DATA[51][94], DATA[51][80], DATA[51][52], DATA[51][38], DATA[51][24], DATA[51][10], DATA[51][245], DATA[51][231], DATA[51][217], DATA[51][203], DATA[51][175], DATA[51][161], DATA[51][147], DATA[51][133], DATA[51][115], DATA[51][101], DATA[51][87], DATA[51][73], DATA[51][45], DATA[51][31], DATA[51][17], DATA[51][3], DATA[50][252], DATA[50][238], DATA[50][224], DATA[50][210], DATA[50][182], DATA[50][168], DATA[50][154], DATA[50][140], DATA[50][122], DATA[50][108], DATA[50][94], DATA[50][80], DATA[50][52], DATA[50][38], DATA[50][24], DATA[50][10], DATA[50][245], DATA[50][231], DATA[50][217], DATA[50][203], DATA[50][175], DATA[50][161], DATA[50][147], DATA[50][133], DATA[50][115], DATA[50][101], DATA[50][87], DATA[50][73], DATA[50][45], DATA[50][31], DATA[50][17], DATA[50][3], DATA[49][252], DATA[49][238], DATA[49][224], DATA[49][210], DATA[49][182], DATA[49][168], DATA[49][154], DATA[49][140], DATA[49][122], DATA[49][108], DATA[49][94], DATA[49][80], DATA[49][52], DATA[49][38], DATA[49][24], DATA[49][10], DATA[49][245], DATA[49][231], DATA[49][217], DATA[49][203], DATA[49][175], DATA[49][161], DATA[49][147], DATA[49][133], DATA[49][115], DATA[49][101], DATA[49][87], DATA[49][73], DATA[49][45], DATA[49][31], DATA[49][17], DATA[49][3], DATA[48][252], DATA[48][238], DATA[48][224], DATA[48][210], DATA[48][182], DATA[48][168], DATA[48][154], DATA[48][140], DATA[48][122], DATA[48][108], DATA[48][94], DATA[48][80], DATA[48][52], DATA[48][38], DATA[48][24], DATA[48][10], DATA[48][245], DATA[48][231], DATA[48][217], DATA[48][203], DATA[48][175], DATA[48][161], DATA[48][147], DATA[48][133], DATA[48][115], DATA[48][101], DATA[48][87], DATA[48][73], DATA[48][45], DATA[48][31], DATA[48][17], DATA[48][3], DATA[51][253], DATA[51][239], DATA[51][225], DATA[51][211], DATA[51][183], DATA[51][169], DATA[51][155], DATA[51][141], DATA[51][123], DATA[51][109], DATA[51][95], DATA[51][81], DATA[51][53], DATA[51][39], DATA[51][25], DATA[51][11], DATA[51][246], DATA[51][232], DATA[51][218], DATA[51][204], DATA[51][176], DATA[51][162], DATA[51][148], DATA[51][134], DATA[51][116], DATA[51][102], DATA[51][88], DATA[51][74], DATA[51][46], DATA[51][32], DATA[51][18], DATA[51][4], DATA[50][253], DATA[50][239], DATA[50][225], DATA[50][211], DATA[50][183], DATA[50][169], DATA[50][155], DATA[50][141], DATA[50][123], DATA[50][109], DATA[50][95], DATA[50][81], DATA[50][53], DATA[50][39], DATA[50][25], DATA[50][11], DATA[50][246], DATA[50][232], DATA[50][218], DATA[50][204], DATA[50][176], DATA[50][162], DATA[50][148], DATA[50][134], DATA[50][116], DATA[50][102], DATA[50][88], DATA[50][74], DATA[50][46], DATA[50][32], DATA[50][18], DATA[50][4], DATA[49][253], DATA[49][239], DATA[49][225], DATA[49][211], DATA[49][183], DATA[49][169], DATA[49][155], DATA[49][141], DATA[49][123], DATA[49][109], DATA[49][95], DATA[49][81], DATA[49][53], DATA[49][39], DATA[49][25], DATA[49][11], DATA[49][246], DATA[49][232], DATA[49][218], DATA[49][204], DATA[49][176], DATA[49][162], DATA[49][148], DATA[49][134], DATA[49][116], DATA[49][102], DATA[49][88], DATA[49][74], DATA[49][46], DATA[49][32], DATA[49][18], DATA[49][4], DATA[48][253], DATA[48][239], DATA[48][225], DATA[48][211], DATA[48][183], DATA[48][169], DATA[48][155], DATA[48][141], DATA[48][123], DATA[48][109], DATA[48][95], DATA[48][81], DATA[48][53], DATA[48][39], DATA[48][25], DATA[48][11], DATA[48][246], DATA[48][232], DATA[48][218], DATA[48][204], DATA[48][176], DATA[48][162], DATA[48][148], DATA[48][134], DATA[48][116], DATA[48][102], DATA[48][88], DATA[48][74], DATA[48][46], DATA[48][32], DATA[48][18], DATA[48][4], DATA[51][254], DATA[51][240], DATA[51][226], DATA[51][212], DATA[51][184], DATA[51][170], DATA[51][156], DATA[51][142], DATA[51][124], DATA[51][110], DATA[51][96], DATA[51][82], DATA[51][54], DATA[51][40], DATA[51][26], DATA[51][12], DATA[51][247], DATA[51][233], DATA[51][219], DATA[51][205], DATA[51][177], DATA[51][163], DATA[51][149], DATA[51][135], DATA[51][117], DATA[51][103], DATA[51][89], DATA[51][75], DATA[51][47], DATA[51][33], DATA[51][19], DATA[51][5], DATA[50][254], DATA[50][240], DATA[50][226], DATA[50][212], DATA[50][184], DATA[50][170], DATA[50][156], DATA[50][142], DATA[50][124], DATA[50][110], DATA[50][96], DATA[50][82], DATA[50][54], DATA[50][40], DATA[50][26], DATA[50][12], DATA[50][247], DATA[50][233], DATA[50][219], DATA[50][205], DATA[50][177], DATA[50][163], DATA[50][149], DATA[50][135], DATA[50][117], DATA[50][103], DATA[50][89], DATA[50][75], DATA[50][47], DATA[50][33], DATA[50][19], DATA[50][5], DATA[49][254], DATA[49][240], DATA[49][226], DATA[49][212], DATA[49][184], DATA[49][170], DATA[49][156], DATA[49][142], DATA[49][124], DATA[49][110], DATA[49][96], DATA[49][82], DATA[49][54], DATA[49][40], DATA[49][26], DATA[49][12], DATA[49][247], DATA[49][233], DATA[49][219], DATA[49][205], DATA[49][177], DATA[49][163], DATA[49][149], DATA[49][135], DATA[49][117], DATA[49][103], DATA[49][89], DATA[49][75], DATA[49][47], DATA[49][33], DATA[49][19], DATA[49][5], DATA[48][254], DATA[48][240], DATA[48][226], DATA[48][212], DATA[48][184], DATA[48][170], DATA[48][156], DATA[48][142], DATA[48][124], DATA[48][110], DATA[48][96], DATA[48][82], DATA[48][54], DATA[48][40], DATA[48][26], DATA[48][12], DATA[48][247], DATA[48][233], DATA[48][219], DATA[48][205], DATA[48][177], DATA[48][163], DATA[48][149], DATA[48][135], DATA[48][117], DATA[48][103], DATA[48][89], DATA[48][75], DATA[48][47], DATA[48][33], DATA[48][19], DATA[48][5], DATA[51][255], DATA[51][241], DATA[51][227], DATA[51][213], DATA[51][185], DATA[51][171], DATA[51][157], DATA[51][143], DATA[51][125], DATA[51][111], DATA[51][97], DATA[51][83], DATA[51][55], DATA[51][41], DATA[51][27], DATA[51][13], DATA[51][248], DATA[51][234], DATA[51][220], DATA[51][206], DATA[51][178], DATA[51][164], DATA[51][150], DATA[51][136], DATA[51][118], DATA[51][104], DATA[51][90], DATA[51][76], DATA[51][48], DATA[51][34], DATA[51][20], DATA[51][6], DATA[50][255], DATA[50][241], DATA[50][227], DATA[50][213], DATA[50][185], DATA[50][171], DATA[50][157], DATA[50][143], DATA[50][125], DATA[50][111], DATA[50][97], DATA[50][83], DATA[50][55], DATA[50][41], DATA[50][27], DATA[50][13], DATA[50][248], DATA[50][234], DATA[50][220], DATA[50][206], DATA[50][178], DATA[50][164], DATA[50][150], DATA[50][136], DATA[50][118], DATA[50][104], DATA[50][90], DATA[50][76], DATA[50][48], DATA[50][34], DATA[50][20], DATA[50][6], DATA[49][255], DATA[49][241], DATA[49][227], DATA[49][213], DATA[49][185], DATA[49][171], DATA[49][157], DATA[49][143], DATA[49][125], DATA[49][111], DATA[49][97], DATA[49][83], DATA[49][55], DATA[49][41], DATA[49][27], DATA[49][13], DATA[49][248], DATA[49][234], DATA[49][220], DATA[49][206], DATA[49][178], DATA[49][164], DATA[49][150], DATA[49][136], DATA[49][118], DATA[49][104], DATA[49][90], DATA[49][76], DATA[49][48], DATA[49][34], DATA[49][20], DATA[49][6], DATA[48][255], DATA[48][241], DATA[48][227], DATA[48][213], DATA[48][185], DATA[48][171], DATA[48][157], DATA[48][143], DATA[48][125], DATA[48][111], DATA[48][97], DATA[48][83], DATA[48][55], DATA[48][41], DATA[48][27], DATA[48][13], DATA[48][248], DATA[48][234], DATA[48][220], DATA[48][206], DATA[48][178], DATA[48][164], DATA[48][150], DATA[48][136], DATA[48][118], DATA[48][104], DATA[48][90], DATA[48][76], DATA[48][48], DATA[48][34], DATA[48][20], DATA[48][6], DATA[47][249], DATA[47][235], DATA[47][221], DATA[47][207], DATA[47][179], DATA[47][165], DATA[47][151], DATA[47][137], DATA[47][119], DATA[47][105], DATA[47][91], DATA[47][77], DATA[47][49], DATA[47][35], DATA[47][21], DATA[47][7], DATA[47][242], DATA[47][228], DATA[47][214], DATA[47][200], DATA[47][172], DATA[47][158], DATA[47][144], DATA[47][130], DATA[47][112], DATA[47][98], DATA[47][84], DATA[47][70], DATA[47][42], DATA[47][28], DATA[47][14], DATA[47][0], DATA[46][249], DATA[46][235], DATA[46][221], DATA[46][207], DATA[46][179], DATA[46][165], DATA[46][151], DATA[46][137], DATA[46][119], DATA[46][105], DATA[46][91], DATA[46][77], DATA[46][49], DATA[46][35], DATA[46][21], DATA[46][7], DATA[46][242], DATA[46][228], DATA[46][214], DATA[46][200], DATA[46][172], DATA[46][158], DATA[46][144], DATA[46][130], DATA[46][112], DATA[46][98], DATA[46][84], DATA[46][70], DATA[46][42], DATA[46][28], DATA[46][14], DATA[46][0], DATA[45][249], DATA[45][235], DATA[45][221], DATA[45][207], DATA[45][179], DATA[45][165], DATA[45][151], DATA[45][137], DATA[45][119], DATA[45][105], DATA[45][91], DATA[45][77], DATA[45][49], DATA[45][35], DATA[45][21], DATA[45][7], DATA[45][242], DATA[45][228], DATA[45][214], DATA[45][200], DATA[45][172], DATA[45][158], DATA[45][144], DATA[45][130], DATA[45][112], DATA[45][98], DATA[45][84], DATA[45][70], DATA[45][42], DATA[45][28], DATA[45][14], DATA[45][0], DATA[44][249], DATA[44][235], DATA[44][221], DATA[44][207], DATA[44][179], DATA[44][165], DATA[44][151], DATA[44][137], DATA[44][119], DATA[44][105], DATA[44][91], DATA[44][77], DATA[44][49], DATA[44][35], DATA[44][21], DATA[44][7], DATA[44][242], DATA[44][228], DATA[44][214], DATA[44][200], DATA[44][172], DATA[44][158], DATA[44][144], DATA[44][130], DATA[44][112], DATA[44][98], DATA[44][84], DATA[44][70], DATA[44][42], DATA[44][28], DATA[44][14], DATA[44][0], DATA[47][250], DATA[47][236], DATA[47][222], DATA[47][208], DATA[47][180], DATA[47][166], DATA[47][152], DATA[47][138], DATA[47][120], DATA[47][106], DATA[47][92], DATA[47][78], DATA[47][50], DATA[47][36], DATA[47][22], DATA[47][8], DATA[47][243], DATA[47][229], DATA[47][215], DATA[47][201], DATA[47][173], DATA[47][159], DATA[47][145], DATA[47][131], DATA[47][113], DATA[47][99], DATA[47][85], DATA[47][71], DATA[47][43], DATA[47][29], DATA[47][15], DATA[47][1], DATA[46][250], DATA[46][236], DATA[46][222], DATA[46][208], DATA[46][180], DATA[46][166], DATA[46][152], DATA[46][138], DATA[46][120], DATA[46][106], DATA[46][92], DATA[46][78], DATA[46][50], DATA[46][36], DATA[46][22], DATA[46][8], DATA[46][243], DATA[46][229], DATA[46][215], DATA[46][201], DATA[46][173], DATA[46][159], DATA[46][145], DATA[46][131], DATA[46][113], DATA[46][99], DATA[46][85], DATA[46][71], DATA[46][43], DATA[46][29], DATA[46][15], DATA[46][1], DATA[45][250], DATA[45][236], DATA[45][222], DATA[45][208], DATA[45][180], DATA[45][166], DATA[45][152], DATA[45][138], DATA[45][120], DATA[45][106], DATA[45][92], DATA[45][78], DATA[45][50], DATA[45][36], DATA[45][22], DATA[45][8], DATA[45][243], DATA[45][229], DATA[45][215], DATA[45][201], DATA[45][173], DATA[45][159], DATA[45][145], DATA[45][131], DATA[45][113], DATA[45][99], DATA[45][85], DATA[45][71], DATA[45][43], DATA[45][29], DATA[45][15], DATA[45][1], DATA[44][250], DATA[44][236], DATA[44][222], DATA[44][208], DATA[44][180], DATA[44][166], DATA[44][152], DATA[44][138], DATA[44][120], DATA[44][106], DATA[44][92], DATA[44][78], DATA[44][50], DATA[44][36], DATA[44][22], DATA[44][8], DATA[44][243], DATA[44][229], DATA[44][215], DATA[44][201], DATA[44][173], DATA[44][159], DATA[44][145], DATA[44][131], DATA[44][113], DATA[44][99], DATA[44][85], DATA[44][71], DATA[44][43], DATA[44][29], DATA[44][15], DATA[44][1], DATA[47][251], DATA[47][237], DATA[47][223], DATA[47][209], DATA[47][181], DATA[47][167], DATA[47][153], DATA[47][139], DATA[47][121], DATA[47][107], DATA[47][93], DATA[47][79], DATA[47][51], DATA[47][37], DATA[47][23], DATA[47][9], DATA[47][244], DATA[47][230], DATA[47][216], DATA[47][202], DATA[47][174], DATA[47][160], DATA[47][146], DATA[47][132], DATA[47][114], DATA[47][100], DATA[47][86], DATA[47][72], DATA[47][44], DATA[47][30], DATA[47][16], DATA[47][2], DATA[46][251], DATA[46][237], DATA[46][223], DATA[46][209], DATA[46][181], DATA[46][167], DATA[46][153], DATA[46][139], DATA[46][121], DATA[46][107], DATA[46][93], DATA[46][79], DATA[46][51], DATA[46][37], DATA[46][23], DATA[46][9], DATA[46][244], DATA[46][230], DATA[46][216], DATA[46][202], DATA[46][174], DATA[46][160], DATA[46][146], DATA[46][132], DATA[46][114], DATA[46][100], DATA[46][86], DATA[46][72], DATA[46][44], DATA[46][30], DATA[46][16], DATA[46][2], DATA[45][251], DATA[45][237], DATA[45][223], DATA[45][209], DATA[45][181], DATA[45][167], DATA[45][153], DATA[45][139], DATA[45][121], DATA[45][107], DATA[45][93], DATA[45][79], DATA[45][51], DATA[45][37], DATA[45][23], DATA[45][9], DATA[45][244], DATA[45][230], DATA[45][216], DATA[45][202], DATA[45][174], DATA[45][160], DATA[45][146], DATA[45][132], DATA[45][114], DATA[45][100], DATA[45][86], DATA[45][72], DATA[45][44], DATA[45][30], DATA[45][16], DATA[45][2], DATA[44][251], DATA[44][237], DATA[44][223], DATA[44][209], DATA[44][181], DATA[44][167], DATA[44][153], DATA[44][139], DATA[44][121], DATA[44][107], DATA[44][93], DATA[44][79], DATA[44][51], DATA[44][37], DATA[44][23], DATA[44][9], DATA[44][244], DATA[44][230], DATA[44][216], DATA[44][202], DATA[44][174], DATA[44][160], DATA[44][146], DATA[44][132], DATA[44][114], DATA[44][100], DATA[44][86], DATA[44][72], DATA[44][44], DATA[44][30], DATA[44][16], DATA[44][2], DATA[47][252], DATA[47][238], DATA[47][224], DATA[47][210], DATA[47][182], DATA[47][168], DATA[47][154], DATA[47][140], DATA[47][122], DATA[47][108], DATA[47][94], DATA[47][80], DATA[47][52], DATA[47][38], DATA[47][24], DATA[47][10], DATA[47][245], DATA[47][231], DATA[47][217], DATA[47][203], DATA[47][175], DATA[47][161], DATA[47][147], DATA[47][133], DATA[47][115], DATA[47][101], DATA[47][87], DATA[47][73], DATA[47][45], DATA[47][31], DATA[47][17], DATA[47][3], DATA[46][252], DATA[46][238], DATA[46][224], DATA[46][210], DATA[46][182], DATA[46][168], DATA[46][154], DATA[46][140], DATA[46][122], DATA[46][108], DATA[46][94], DATA[46][80], DATA[46][52], DATA[46][38], DATA[46][24], DATA[46][10], DATA[46][245], DATA[46][231], DATA[46][217], DATA[46][203], DATA[46][175], DATA[46][161], DATA[46][147], DATA[46][133], DATA[46][115], DATA[46][101], DATA[46][87], DATA[46][73], DATA[46][45], DATA[46][31], DATA[46][17], DATA[46][3], DATA[45][252], DATA[45][238], DATA[45][224], DATA[45][210], DATA[45][182], DATA[45][168], DATA[45][154], DATA[45][140], DATA[45][122], DATA[45][108], DATA[45][94], DATA[45][80], DATA[45][52], DATA[45][38], DATA[45][24], DATA[45][10], DATA[45][245], DATA[45][231], DATA[45][217], DATA[45][203], DATA[45][175], DATA[45][161], DATA[45][147], DATA[45][133], DATA[45][115], DATA[45][101], DATA[45][87], DATA[45][73], DATA[45][45], DATA[45][31], DATA[45][17], DATA[45][3], DATA[44][252], DATA[44][238], DATA[44][224], DATA[44][210], DATA[44][182], DATA[44][168], DATA[44][154], DATA[44][140], DATA[44][122], DATA[44][108], DATA[44][94], DATA[44][80], DATA[44][52], DATA[44][38], DATA[44][24], DATA[44][10], DATA[44][245], DATA[44][231], DATA[44][217], DATA[44][203], DATA[44][175], DATA[44][161], DATA[44][147], DATA[44][133], DATA[44][115], DATA[44][101], DATA[44][87], DATA[44][73], DATA[44][45], DATA[44][31], DATA[44][17], DATA[44][3], DATA[47][253], DATA[47][239], DATA[47][225], DATA[47][211], DATA[47][183], DATA[47][169], DATA[47][155], DATA[47][141], DATA[47][123], DATA[47][109], DATA[47][95], DATA[47][81], DATA[47][53], DATA[47][39], DATA[47][25], DATA[47][11], DATA[47][246], DATA[47][232], DATA[47][218], DATA[47][204], DATA[47][176], DATA[47][162], DATA[47][148], DATA[47][134], DATA[47][116], DATA[47][102], DATA[47][88], DATA[47][74], DATA[47][46], DATA[47][32], DATA[47][18], DATA[47][4], DATA[46][253], DATA[46][239], DATA[46][225], DATA[46][211], DATA[46][183], DATA[46][169], DATA[46][155], DATA[46][141], DATA[46][123], DATA[46][109], DATA[46][95], DATA[46][81], DATA[46][53], DATA[46][39], DATA[46][25], DATA[46][11], DATA[46][246], DATA[46][232], DATA[46][218], DATA[46][204], DATA[46][176], DATA[46][162], DATA[46][148], DATA[46][134], DATA[46][116], DATA[46][102], DATA[46][88], DATA[46][74], DATA[46][46], DATA[46][32], DATA[46][18], DATA[46][4], DATA[45][253], DATA[45][239], DATA[45][225], DATA[45][211], DATA[45][183], DATA[45][169], DATA[45][155], DATA[45][141], DATA[45][123], DATA[45][109], DATA[45][95], DATA[45][81], DATA[45][53], DATA[45][39], DATA[45][25], DATA[45][11], DATA[45][246], DATA[45][232], DATA[45][218], DATA[45][204], DATA[45][176], DATA[45][162], DATA[45][148], DATA[45][134], DATA[45][116], DATA[45][102], DATA[45][88], DATA[45][74], DATA[45][46], DATA[45][32], DATA[45][18], DATA[45][4], DATA[44][253], DATA[44][239], DATA[44][225], DATA[44][211], DATA[44][183], DATA[44][169], DATA[44][155], DATA[44][141], DATA[44][123], DATA[44][109], DATA[44][95], DATA[44][81], DATA[44][53], DATA[44][39], DATA[44][25], DATA[44][11], DATA[44][246], DATA[44][232], DATA[44][218], DATA[44][204], DATA[44][176], DATA[44][162], DATA[44][148], DATA[44][134], DATA[44][116], DATA[44][102], DATA[44][88], DATA[44][74], DATA[44][46], DATA[44][32], DATA[44][18], DATA[44][4], DATA[47][254], DATA[47][240], DATA[47][226], DATA[47][212], DATA[47][184], DATA[47][170], DATA[47][156], DATA[47][142], DATA[47][124], DATA[47][110], DATA[47][96], DATA[47][82], DATA[47][54], DATA[47][40], DATA[47][26], DATA[47][12], DATA[47][247], DATA[47][233], DATA[47][219], DATA[47][205], DATA[47][177], DATA[47][163], DATA[47][149], DATA[47][135], DATA[47][117], DATA[47][103], DATA[47][89], DATA[47][75], DATA[47][47], DATA[47][33], DATA[47][19], DATA[47][5], DATA[46][254], DATA[46][240], DATA[46][226], DATA[46][212], DATA[46][184], DATA[46][170], DATA[46][156], DATA[46][142], DATA[46][124], DATA[46][110], DATA[46][96], DATA[46][82], DATA[46][54], DATA[46][40], DATA[46][26], DATA[46][12], DATA[46][247], DATA[46][233], DATA[46][219], DATA[46][205], DATA[46][177], DATA[46][163], DATA[46][149], DATA[46][135], DATA[46][117], DATA[46][103], DATA[46][89], DATA[46][75], DATA[46][47], DATA[46][33], DATA[46][19], DATA[46][5], DATA[45][254], DATA[45][240], DATA[45][226], DATA[45][212], DATA[45][184], DATA[45][170], DATA[45][156], DATA[45][142], DATA[45][124], DATA[45][110], DATA[45][96], DATA[45][82], DATA[45][54], DATA[45][40], DATA[45][26], DATA[45][12], DATA[45][247], DATA[45][233], DATA[45][219], DATA[45][205], DATA[45][177], DATA[45][163], DATA[45][149], DATA[45][135], DATA[45][117], DATA[45][103], DATA[45][89], DATA[45][75], DATA[45][47], DATA[45][33], DATA[45][19], DATA[45][5], DATA[44][254], DATA[44][240], DATA[44][226], DATA[44][212], DATA[44][184], DATA[44][170], DATA[44][156], DATA[44][142], DATA[44][124], DATA[44][110], DATA[44][96], DATA[44][82], DATA[44][54], DATA[44][40], DATA[44][26], DATA[44][12], DATA[44][247], DATA[44][233], DATA[44][219], DATA[44][205], DATA[44][177], DATA[44][163], DATA[44][149], DATA[44][135], DATA[44][117], DATA[44][103], DATA[44][89], DATA[44][75], DATA[44][47], DATA[44][33], DATA[44][19], DATA[44][5], DATA[47][255], DATA[47][241], DATA[47][227], DATA[47][213], DATA[47][185], DATA[47][171], DATA[47][157], DATA[47][143], DATA[47][125], DATA[47][111], DATA[47][97], DATA[47][83], DATA[47][55], DATA[47][41], DATA[47][27], DATA[47][13], DATA[47][248], DATA[47][234], DATA[47][220], DATA[47][206], DATA[47][178], DATA[47][164], DATA[47][150], DATA[47][136], DATA[47][118], DATA[47][104], DATA[47][90], DATA[47][76], DATA[47][48], DATA[47][34], DATA[47][20], DATA[47][6], DATA[46][255], DATA[46][241], DATA[46][227], DATA[46][213], DATA[46][185], DATA[46][171], DATA[46][157], DATA[46][143], DATA[46][125], DATA[46][111], DATA[46][97], DATA[46][83], DATA[46][55], DATA[46][41], DATA[46][27], DATA[46][13], DATA[46][248], DATA[46][234], DATA[46][220], DATA[46][206], DATA[46][178], DATA[46][164], DATA[46][150], DATA[46][136], DATA[46][118], DATA[46][104], DATA[46][90], DATA[46][76], DATA[46][48], DATA[46][34], DATA[46][20], DATA[46][6], DATA[45][255], DATA[45][241], DATA[45][227], DATA[45][213], DATA[45][185], DATA[45][171], DATA[45][157], DATA[45][143], DATA[45][125], DATA[45][111], DATA[45][97], DATA[45][83], DATA[45][55], DATA[45][41], DATA[45][27], DATA[45][13], DATA[45][248], DATA[45][234], DATA[45][220], DATA[45][206], DATA[45][178], DATA[45][164], DATA[45][150], DATA[45][136], DATA[45][118], DATA[45][104], DATA[45][90], DATA[45][76], DATA[45][48], DATA[45][34], DATA[45][20], DATA[45][6], DATA[44][255], DATA[44][241], DATA[44][227], DATA[44][213], DATA[44][185], DATA[44][171], DATA[44][157], DATA[44][143], DATA[44][125], DATA[44][111], DATA[44][97], DATA[44][83], DATA[44][55], DATA[44][41], DATA[44][27], DATA[44][13], DATA[44][248], DATA[44][234], DATA[44][220], DATA[44][206], DATA[44][178], DATA[44][164], DATA[44][150], DATA[44][136], DATA[44][118], DATA[44][104], DATA[44][90], DATA[44][76], DATA[44][48], DATA[44][34], DATA[44][20], DATA[44][6], DATA[43][249], DATA[43][235], DATA[43][221], DATA[43][207], DATA[43][179], DATA[43][165], DATA[43][151], DATA[43][137], DATA[43][119], DATA[43][105], DATA[43][91], DATA[43][77], DATA[43][49], DATA[43][35], DATA[43][21], DATA[43][7], DATA[43][242], DATA[43][228], DATA[43][214], DATA[43][200], DATA[43][172], DATA[43][158], DATA[43][144], DATA[43][130], DATA[43][112], DATA[43][98], DATA[43][84], DATA[43][70], DATA[43][42], DATA[43][28], DATA[43][14], DATA[43][0], DATA[42][249], DATA[42][235], DATA[42][221], DATA[42][207], DATA[42][179], DATA[42][165], DATA[42][151], DATA[42][137], DATA[42][119], DATA[42][105], DATA[42][91], DATA[42][77], DATA[42][49], DATA[42][35], DATA[42][21], DATA[42][7], DATA[42][242], DATA[42][228], DATA[42][214], DATA[42][200], DATA[42][172], DATA[42][158], DATA[42][144], DATA[42][130], DATA[42][112], DATA[42][98], DATA[42][84], DATA[42][70], DATA[42][42], DATA[42][28], DATA[42][14], DATA[42][0], DATA[41][249], DATA[41][235], DATA[41][221], DATA[41][207], DATA[41][179], DATA[41][165], DATA[41][151], DATA[41][137], DATA[41][119], DATA[41][105], DATA[41][91], DATA[41][77], DATA[41][49], DATA[41][35], DATA[41][21], DATA[41][7], DATA[41][242], DATA[41][228], DATA[41][214], DATA[41][200], DATA[41][172], DATA[41][158], DATA[41][144], DATA[41][130], DATA[41][112], DATA[41][98], DATA[41][84], DATA[41][70], DATA[41][42], DATA[41][28], DATA[41][14], DATA[41][0], DATA[40][249], DATA[40][235], DATA[40][221], DATA[40][207], DATA[40][179], DATA[40][165], DATA[40][151], DATA[40][137], DATA[40][119], DATA[40][105], DATA[40][91], DATA[40][77], DATA[40][49], DATA[40][35], DATA[40][21], DATA[40][7], DATA[40][242], DATA[40][228], DATA[40][214], DATA[40][200], DATA[40][172], DATA[40][158], DATA[40][144], DATA[40][130], DATA[40][112], DATA[40][98], DATA[40][84], DATA[40][70], DATA[40][42], DATA[40][28], DATA[40][14], DATA[40][0], DATA[43][250], DATA[43][236], DATA[43][222], DATA[43][208], DATA[43][180], DATA[43][166], DATA[43][152], DATA[43][138], DATA[43][120], DATA[43][106], DATA[43][92], DATA[43][78], DATA[43][50], DATA[43][36], DATA[43][22], DATA[43][8], DATA[43][243], DATA[43][229], DATA[43][215], DATA[43][201], DATA[43][173], DATA[43][159], DATA[43][145], DATA[43][131], DATA[43][113], DATA[43][99], DATA[43][85], DATA[43][71], DATA[43][43], DATA[43][29], DATA[43][15], DATA[43][1], DATA[42][250], DATA[42][236], DATA[42][222], DATA[42][208], DATA[42][180], DATA[42][166], DATA[42][152], DATA[42][138], DATA[42][120], DATA[42][106], DATA[42][92], DATA[42][78], DATA[42][50], DATA[42][36], DATA[42][22], DATA[42][8], DATA[42][243], DATA[42][229], DATA[42][215], DATA[42][201], DATA[42][173], DATA[42][159], DATA[42][145], DATA[42][131], DATA[42][113], DATA[42][99], DATA[42][85], DATA[42][71], DATA[42][43], DATA[42][29], DATA[42][15], DATA[42][1], DATA[41][250], DATA[41][236], DATA[41][222], DATA[41][208], DATA[41][180], DATA[41][166], DATA[41][152], DATA[41][138], DATA[41][120], DATA[41][106], DATA[41][92], DATA[41][78], DATA[41][50], DATA[41][36], DATA[41][22], DATA[41][8], DATA[41][243], DATA[41][229], DATA[41][215], DATA[41][201], DATA[41][173], DATA[41][159], DATA[41][145], DATA[41][131], DATA[41][113], DATA[41][99], DATA[41][85], DATA[41][71], DATA[41][43], DATA[41][29], DATA[41][15], DATA[41][1], DATA[40][250], DATA[40][236], DATA[40][222], DATA[40][208], DATA[40][180], DATA[40][166], DATA[40][152], DATA[40][138], DATA[40][120], DATA[40][106], DATA[40][92], DATA[40][78], DATA[40][50], DATA[40][36], DATA[40][22], DATA[40][8], DATA[40][243], DATA[40][229], DATA[40][215], DATA[40][201], DATA[40][173], DATA[40][159], DATA[40][145], DATA[40][131], DATA[40][113], DATA[40][99], DATA[40][85], DATA[40][71], DATA[40][43], DATA[40][29], DATA[40][15], DATA[40][1], DATA[43][251], DATA[43][237], DATA[43][223], DATA[43][209], DATA[43][181], DATA[43][167], DATA[43][153], DATA[43][139], DATA[43][121], DATA[43][107], DATA[43][93], DATA[43][79], DATA[43][51], DATA[43][37], DATA[43][23], DATA[43][9], DATA[43][244], DATA[43][230], DATA[43][216], DATA[43][202], DATA[43][174], DATA[43][160], DATA[43][146], DATA[43][132], DATA[43][114], DATA[43][100], DATA[43][86], DATA[43][72], DATA[43][44], DATA[43][30], DATA[43][16], DATA[43][2], DATA[42][251], DATA[42][237], DATA[42][223], DATA[42][209], DATA[42][181], DATA[42][167], DATA[42][153], DATA[42][139], DATA[42][121], DATA[42][107], DATA[42][93], DATA[42][79], DATA[42][51], DATA[42][37], DATA[42][23], DATA[42][9], DATA[42][244], DATA[42][230], DATA[42][216], DATA[42][202], DATA[42][174], DATA[42][160], DATA[42][146], DATA[42][132], DATA[42][114], DATA[42][100], DATA[42][86], DATA[42][72], DATA[42][44], DATA[42][30], DATA[42][16], DATA[42][2], DATA[41][251], DATA[41][237], DATA[41][223], DATA[41][209], DATA[41][181], DATA[41][167], DATA[41][153], DATA[41][139], DATA[41][121], DATA[41][107], DATA[41][93], DATA[41][79], DATA[41][51], DATA[41][37], DATA[41][23], DATA[41][9], DATA[41][244], DATA[41][230], DATA[41][216], DATA[41][202], DATA[41][174], DATA[41][160], DATA[41][146], DATA[41][132], DATA[41][114], DATA[41][100], DATA[41][86], DATA[41][72], DATA[41][44], DATA[41][30], DATA[41][16], DATA[41][2], DATA[40][251], DATA[40][237], DATA[40][223], DATA[40][209], DATA[40][181], DATA[40][167], DATA[40][153], DATA[40][139], DATA[40][121], DATA[40][107], DATA[40][93], DATA[40][79], DATA[40][51], DATA[40][37], DATA[40][23], DATA[40][9], DATA[40][244], DATA[40][230], DATA[40][216], DATA[40][202], DATA[40][174], DATA[40][160], DATA[40][146], DATA[40][132], DATA[40][114], DATA[40][100], DATA[40][86], DATA[40][72], DATA[40][44], DATA[40][30], DATA[40][16], DATA[40][2], DATA[43][252], DATA[43][238], DATA[43][224], DATA[43][210], DATA[43][182], DATA[43][168], DATA[43][154], DATA[43][140], DATA[43][122], DATA[43][108], DATA[43][94], DATA[43][80], DATA[43][52], DATA[43][38], DATA[43][24], DATA[43][10], DATA[43][245], DATA[43][231], DATA[43][217], DATA[43][203], DATA[43][175], DATA[43][161], DATA[43][147], DATA[43][133], DATA[43][115], DATA[43][101], DATA[43][87], DATA[43][73], DATA[43][45], DATA[43][31], DATA[43][17], DATA[43][3], DATA[42][252], DATA[42][238], DATA[42][224], DATA[42][210], DATA[42][182], DATA[42][168], DATA[42][154], DATA[42][140], DATA[42][122], DATA[42][108], DATA[42][94], DATA[42][80], DATA[42][52], DATA[42][38], DATA[42][24], DATA[42][10], DATA[42][245], DATA[42][231], DATA[42][217], DATA[42][203], DATA[42][175], DATA[42][161], DATA[42][147], DATA[42][133], DATA[42][115], DATA[42][101], DATA[42][87], DATA[42][73], DATA[42][45], DATA[42][31], DATA[42][17], DATA[42][3], DATA[41][252], DATA[41][238], DATA[41][224], DATA[41][210], DATA[41][182], DATA[41][168], DATA[41][154], DATA[41][140], DATA[41][122], DATA[41][108], DATA[41][94], DATA[41][80], DATA[41][52], DATA[41][38], DATA[41][24], DATA[41][10], DATA[41][245], DATA[41][231], DATA[41][217], DATA[41][203], DATA[41][175], DATA[41][161], DATA[41][147], DATA[41][133], DATA[41][115], DATA[41][101], DATA[41][87], DATA[41][73], DATA[41][45], DATA[41][31], DATA[41][17], DATA[41][3], DATA[40][252], DATA[40][238], DATA[40][224], DATA[40][210], DATA[40][182], DATA[40][168], DATA[40][154], DATA[40][140], DATA[40][122], DATA[40][108], DATA[40][94], DATA[40][80], DATA[40][52], DATA[40][38], DATA[40][24], DATA[40][10], DATA[40][245], DATA[40][231], DATA[40][217], DATA[40][203], DATA[40][175], DATA[40][161], DATA[40][147], DATA[40][133], DATA[40][115], DATA[40][101], DATA[40][87], DATA[40][73], DATA[40][45], DATA[40][31], DATA[40][17], DATA[40][3], DATA[43][253], DATA[43][239], DATA[43][225], DATA[43][211], DATA[43][183], DATA[43][169], DATA[43][155], DATA[43][141], DATA[43][123], DATA[43][109], DATA[43][95], DATA[43][81], DATA[43][53], DATA[43][39], DATA[43][25], DATA[43][11], DATA[43][246], DATA[43][232], DATA[43][218], DATA[43][204], DATA[43][176], DATA[43][162], DATA[43][148], DATA[43][134], DATA[43][116], DATA[43][102], DATA[43][88], DATA[43][74], DATA[43][46], DATA[43][32], DATA[43][18], DATA[43][4], DATA[42][253], DATA[42][239], DATA[42][225], DATA[42][211], DATA[42][183], DATA[42][169], DATA[42][155], DATA[42][141], DATA[42][123], DATA[42][109], DATA[42][95], DATA[42][81], DATA[42][53], DATA[42][39], DATA[42][25], DATA[42][11], DATA[42][246], DATA[42][232], DATA[42][218], DATA[42][204], DATA[42][176], DATA[42][162], DATA[42][148], DATA[42][134], DATA[42][116], DATA[42][102], DATA[42][88], DATA[42][74], DATA[42][46], DATA[42][32], DATA[42][18], DATA[42][4], DATA[41][253], DATA[41][239], DATA[41][225], DATA[41][211], DATA[41][183], DATA[41][169], DATA[41][155], DATA[41][141], DATA[41][123], DATA[41][109], DATA[41][95], DATA[41][81], DATA[41][53], DATA[41][39], DATA[41][25], DATA[41][11], DATA[41][246], DATA[41][232], DATA[41][218], DATA[41][204], DATA[41][176], DATA[41][162], DATA[41][148], DATA[41][134], DATA[41][116], DATA[41][102], DATA[41][88], DATA[41][74], DATA[41][46], DATA[41][32], DATA[41][18], DATA[41][4], DATA[40][253], DATA[40][239], DATA[40][225], DATA[40][211], DATA[40][183], DATA[40][169], DATA[40][155], DATA[40][141], DATA[40][123], DATA[40][109], DATA[40][95], DATA[40][81], DATA[40][53], DATA[40][39], DATA[40][25], DATA[40][11], DATA[40][246], DATA[40][232], DATA[40][218], DATA[40][204], DATA[40][176], DATA[40][162], DATA[40][148], DATA[40][134], DATA[40][116], DATA[40][102], DATA[40][88], DATA[40][74], DATA[40][46], DATA[40][32], DATA[40][18], DATA[40][4], DATA[43][254], DATA[43][240], DATA[43][226], DATA[43][212], DATA[43][184], DATA[43][170], DATA[43][156], DATA[43][142], DATA[43][124], DATA[43][110], DATA[43][96], DATA[43][82], DATA[43][54], DATA[43][40], DATA[43][26], DATA[43][12], DATA[43][247], DATA[43][233], DATA[43][219], DATA[43][205], DATA[43][177], DATA[43][163], DATA[43][149], DATA[43][135], DATA[43][117], DATA[43][103], DATA[43][89], DATA[43][75], DATA[43][47], DATA[43][33], DATA[43][19], DATA[43][5], DATA[42][254], DATA[42][240], DATA[42][226], DATA[42][212], DATA[42][184], DATA[42][170], DATA[42][156], DATA[42][142], DATA[42][124], DATA[42][110], DATA[42][96], DATA[42][82], DATA[42][54], DATA[42][40], DATA[42][26], DATA[42][12], DATA[42][247], DATA[42][233], DATA[42][219], DATA[42][205], DATA[42][177], DATA[42][163], DATA[42][149], DATA[42][135], DATA[42][117], DATA[42][103], DATA[42][89], DATA[42][75], DATA[42][47], DATA[42][33], DATA[42][19], DATA[42][5], DATA[41][254], DATA[41][240], DATA[41][226], DATA[41][212], DATA[41][184], DATA[41][170], DATA[41][156], DATA[41][142], DATA[41][124], DATA[41][110], DATA[41][96], DATA[41][82], DATA[41][54], DATA[41][40], DATA[41][26], DATA[41][12], DATA[41][247], DATA[41][233], DATA[41][219], DATA[41][205], DATA[41][177], DATA[41][163], DATA[41][149], DATA[41][135], DATA[41][117], DATA[41][103], DATA[41][89], DATA[41][75], DATA[41][47], DATA[41][33], DATA[41][19], DATA[41][5], DATA[40][254], DATA[40][240], DATA[40][226], DATA[40][212], DATA[40][184], DATA[40][170], DATA[40][156], DATA[40][142], DATA[40][124], DATA[40][110], DATA[40][96], DATA[40][82], DATA[40][54], DATA[40][40], DATA[40][26], DATA[40][12], DATA[40][247], DATA[40][233], DATA[40][219], DATA[40][205], DATA[40][177], DATA[40][163], DATA[40][149], DATA[40][135], DATA[40][117], DATA[40][103], DATA[40][89], DATA[40][75], DATA[40][47], DATA[40][33], DATA[40][19], DATA[40][5], DATA[43][255], DATA[43][241], DATA[43][227], DATA[43][213], DATA[43][185], DATA[43][171], DATA[43][157], DATA[43][143], DATA[43][125], DATA[43][111], DATA[43][97], DATA[43][83], DATA[43][55], DATA[43][41], DATA[43][27], DATA[43][13], DATA[43][248], DATA[43][234], DATA[43][220], DATA[43][206], DATA[43][178], DATA[43][164], DATA[43][150], DATA[43][136], DATA[43][118], DATA[43][104], DATA[43][90], DATA[43][76], DATA[43][48], DATA[43][34], DATA[43][20], DATA[43][6], DATA[42][255], DATA[42][241], DATA[42][227], DATA[42][213], DATA[42][185], DATA[42][171], DATA[42][157], DATA[42][143], DATA[42][125], DATA[42][111], DATA[42][97], DATA[42][83], DATA[42][55], DATA[42][41], DATA[42][27], DATA[42][13], DATA[42][248], DATA[42][234], DATA[42][220], DATA[42][206], DATA[42][178], DATA[42][164], DATA[42][150], DATA[42][136], DATA[42][118], DATA[42][104], DATA[42][90], DATA[42][76], DATA[42][48], DATA[42][34], DATA[42][20], DATA[42][6], DATA[41][255], DATA[41][241], DATA[41][227], DATA[41][213], DATA[41][185], DATA[41][171], DATA[41][157], DATA[41][143], DATA[41][125], DATA[41][111], DATA[41][97], DATA[41][83], DATA[41][55], DATA[41][41], DATA[41][27], DATA[41][13], DATA[41][248], DATA[41][234], DATA[41][220], DATA[41][206], DATA[41][178], DATA[41][164], DATA[41][150], DATA[41][136], DATA[41][118], DATA[41][104], DATA[41][90], DATA[41][76], DATA[41][48], DATA[41][34], DATA[41][20], DATA[41][6], DATA[40][255], DATA[40][241], DATA[40][227], DATA[40][213], DATA[40][185], DATA[40][171], DATA[40][157], DATA[40][143], DATA[40][125], DATA[40][111], DATA[40][97], DATA[40][83], DATA[40][55], DATA[40][41], DATA[40][27], DATA[40][13], DATA[40][248], DATA[40][234], DATA[40][220], DATA[40][206], DATA[40][178], DATA[40][164], DATA[40][150], DATA[40][136], DATA[40][118], DATA[40][104], DATA[40][90], DATA[40][76], DATA[40][48], DATA[40][34], DATA[40][20], DATA[40][6], DATA[39][249], DATA[39][235], DATA[39][221], DATA[39][207], DATA[39][179], DATA[39][165], DATA[39][151], DATA[39][137], DATA[39][119], DATA[39][105], DATA[39][91], DATA[39][77], DATA[39][49], DATA[39][35], DATA[39][21], DATA[39][7], DATA[39][242], DATA[39][228], DATA[39][214], DATA[39][200], DATA[39][172], DATA[39][158], DATA[39][144], DATA[39][130], DATA[39][112], DATA[39][98], DATA[39][84], DATA[39][70], DATA[39][42], DATA[39][28], DATA[39][14], DATA[39][0], DATA[38][249], DATA[38][235], DATA[38][221], DATA[38][207], DATA[38][179], DATA[38][165], DATA[38][151], DATA[38][137], DATA[38][119], DATA[38][105], DATA[38][91], DATA[38][77], DATA[38][49], DATA[38][35], DATA[38][21], DATA[38][7], DATA[38][242], DATA[38][228], DATA[38][214], DATA[38][200], DATA[38][172], DATA[38][158], DATA[38][144], DATA[38][130], DATA[38][112], DATA[38][98], DATA[38][84], DATA[38][70], DATA[38][42], DATA[38][28], DATA[38][14], DATA[38][0], DATA[37][249], DATA[37][235], DATA[37][221], DATA[37][207], DATA[37][179], DATA[37][165], DATA[37][151], DATA[37][137], DATA[37][119], DATA[37][105], DATA[37][91], DATA[37][77], DATA[37][49], DATA[37][35], DATA[37][21], DATA[37][7], DATA[37][242], DATA[37][228], DATA[37][214], DATA[37][200], DATA[37][172], DATA[37][158], DATA[37][144], DATA[37][130], DATA[37][112], DATA[37][98], DATA[37][84], DATA[37][70], DATA[37][42], DATA[37][28], DATA[37][14], DATA[37][0], DATA[36][249], DATA[36][235], DATA[36][221], DATA[36][207], DATA[36][179], DATA[36][165], DATA[36][151], DATA[36][137], DATA[36][119], DATA[36][105], DATA[36][91], DATA[36][77], DATA[36][49], DATA[36][35], DATA[36][21], DATA[36][7], DATA[36][242], DATA[36][228], DATA[36][214], DATA[36][200], DATA[36][172], DATA[36][158], DATA[36][144], DATA[36][130], DATA[36][112], DATA[36][98], DATA[36][84], DATA[36][70], DATA[36][42], DATA[36][28], DATA[36][14], DATA[36][0], DATA[39][250], DATA[39][236], DATA[39][222], DATA[39][208], DATA[39][180], DATA[39][166], DATA[39][152], DATA[39][138], DATA[39][120], DATA[39][106], DATA[39][92], DATA[39][78], DATA[39][50], DATA[39][36], DATA[39][22], DATA[39][8], DATA[39][243], DATA[39][229], DATA[39][215], DATA[39][201], DATA[39][173], DATA[39][159], DATA[39][145], DATA[39][131], DATA[39][113], DATA[39][99], DATA[39][85], DATA[39][71], DATA[39][43], DATA[39][29], DATA[39][15], DATA[39][1], DATA[38][250], DATA[38][236], DATA[38][222], DATA[38][208], DATA[38][180], DATA[38][166], DATA[38][152], DATA[38][138], DATA[38][120], DATA[38][106], DATA[38][92], DATA[38][78], DATA[38][50], DATA[38][36], DATA[38][22], DATA[38][8], DATA[38][243], DATA[38][229], DATA[38][215], DATA[38][201], DATA[38][173], DATA[38][159], DATA[38][145], DATA[38][131], DATA[38][113], DATA[38][99], DATA[38][85], DATA[38][71], DATA[38][43], DATA[38][29], DATA[38][15], DATA[38][1], DATA[37][250], DATA[37][236], DATA[37][222], DATA[37][208], DATA[37][180], DATA[37][166], DATA[37][152], DATA[37][138], DATA[37][120], DATA[37][106], DATA[37][92], DATA[37][78], DATA[37][50], DATA[37][36], DATA[37][22], DATA[37][8], DATA[37][243], DATA[37][229], DATA[37][215], DATA[37][201], DATA[37][173], DATA[37][159], DATA[37][145], DATA[37][131], DATA[37][113], DATA[37][99], DATA[37][85], DATA[37][71], DATA[37][43], DATA[37][29], DATA[37][15], DATA[37][1], DATA[36][250], DATA[36][236], DATA[36][222], DATA[36][208], DATA[36][180], DATA[36][166], DATA[36][152], DATA[36][138], DATA[36][120], DATA[36][106], DATA[36][92], DATA[36][78], DATA[36][50], DATA[36][36], DATA[36][22], DATA[36][8], DATA[36][243], DATA[36][229], DATA[36][215], DATA[36][201], DATA[36][173], DATA[36][159], DATA[36][145], DATA[36][131], DATA[36][113], DATA[36][99], DATA[36][85], DATA[36][71], DATA[36][43], DATA[36][29], DATA[36][15], DATA[36][1], DATA[39][251], DATA[39][237], DATA[39][223], DATA[39][209], DATA[39][181], DATA[39][167], DATA[39][153], DATA[39][139], DATA[39][121], DATA[39][107], DATA[39][93], DATA[39][79], DATA[39][51], DATA[39][37], DATA[39][23], DATA[39][9], DATA[39][244], DATA[39][230], DATA[39][216], DATA[39][202], DATA[39][174], DATA[39][160], DATA[39][146], DATA[39][132], DATA[39][114], DATA[39][100], DATA[39][86], DATA[39][72], DATA[39][44], DATA[39][30], DATA[39][16], DATA[39][2], DATA[38][251], DATA[38][237], DATA[38][223], DATA[38][209], DATA[38][181], DATA[38][167], DATA[38][153], DATA[38][139], DATA[38][121], DATA[38][107], DATA[38][93], DATA[38][79], DATA[38][51], DATA[38][37], DATA[38][23], DATA[38][9], DATA[38][244], DATA[38][230], DATA[38][216], DATA[38][202], DATA[38][174], DATA[38][160], DATA[38][146], DATA[38][132], DATA[38][114], DATA[38][100], DATA[38][86], DATA[38][72], DATA[38][44], DATA[38][30], DATA[38][16], DATA[38][2], DATA[37][251], DATA[37][237], DATA[37][223], DATA[37][209], DATA[37][181], DATA[37][167], DATA[37][153], DATA[37][139], DATA[37][121], DATA[37][107], DATA[37][93], DATA[37][79], DATA[37][51], DATA[37][37], DATA[37][23], DATA[37][9], DATA[37][244], DATA[37][230], DATA[37][216], DATA[37][202], DATA[37][174], DATA[37][160], DATA[37][146], DATA[37][132], DATA[37][114], DATA[37][100], DATA[37][86], DATA[37][72], DATA[37][44], DATA[37][30], DATA[37][16], DATA[37][2], DATA[36][251], DATA[36][237], DATA[36][223], DATA[36][209], DATA[36][181], DATA[36][167], DATA[36][153], DATA[36][139], DATA[36][121], DATA[36][107], DATA[36][93], DATA[36][79], DATA[36][51], DATA[36][37], DATA[36][23], DATA[36][9], DATA[36][244], DATA[36][230], DATA[36][216], DATA[36][202], DATA[36][174], DATA[36][160], DATA[36][146], DATA[36][132], DATA[36][114], DATA[36][100], DATA[36][86], DATA[36][72], DATA[36][44], DATA[36][30], DATA[36][16], DATA[36][2], DATA[39][252], DATA[39][238], DATA[39][224], DATA[39][210], DATA[39][182], DATA[39][168], DATA[39][154], DATA[39][140], DATA[39][122], DATA[39][108], DATA[39][94], DATA[39][80], DATA[39][52], DATA[39][38], DATA[39][24], DATA[39][10], DATA[39][245], DATA[39][231], DATA[39][217], DATA[39][203], DATA[39][175], DATA[39][161], DATA[39][147], DATA[39][133], DATA[39][115], DATA[39][101], DATA[39][87], DATA[39][73], DATA[39][45], DATA[39][31], DATA[39][17], DATA[39][3], DATA[38][252], DATA[38][238], DATA[38][224], DATA[38][210], DATA[38][182], DATA[38][168], DATA[38][154], DATA[38][140], DATA[38][122], DATA[38][108], DATA[38][94], DATA[38][80], DATA[38][52], DATA[38][38], DATA[38][24], DATA[38][10], DATA[38][245], DATA[38][231], DATA[38][217], DATA[38][203], DATA[38][175], DATA[38][161], DATA[38][147], DATA[38][133], DATA[38][115], DATA[38][101], DATA[38][87], DATA[38][73], DATA[38][45], DATA[38][31], DATA[38][17], DATA[38][3], DATA[37][252], DATA[37][238], DATA[37][224], DATA[37][210], DATA[37][182], DATA[37][168], DATA[37][154], DATA[37][140], DATA[37][122], DATA[37][108], DATA[37][94], DATA[37][80], DATA[37][52], DATA[37][38], DATA[37][24], DATA[37][10], DATA[37][245], DATA[37][231], DATA[37][217], DATA[37][203], DATA[37][175], DATA[37][161], DATA[37][147], DATA[37][133], DATA[37][115], DATA[37][101], DATA[37][87], DATA[37][73], DATA[37][45], DATA[37][31], DATA[37][17], DATA[37][3], DATA[36][252], DATA[36][238], DATA[36][224], DATA[36][210], DATA[36][182], DATA[36][168], DATA[36][154], DATA[36][140], DATA[36][122], DATA[36][108], DATA[36][94], DATA[36][80], DATA[36][52], DATA[36][38], DATA[36][24], DATA[36][10], DATA[36][245], DATA[36][231], DATA[36][217], DATA[36][203], DATA[36][175], DATA[36][161], DATA[36][147], DATA[36][133], DATA[36][115], DATA[36][101], DATA[36][87], DATA[36][73], DATA[36][45], DATA[36][31], DATA[36][17], DATA[36][3], DATA[39][253], DATA[39][239], DATA[39][225], DATA[39][211], DATA[39][183], DATA[39][169], DATA[39][155], DATA[39][141], DATA[39][123], DATA[39][109], DATA[39][95], DATA[39][81], DATA[39][53], DATA[39][39], DATA[39][25], DATA[39][11], DATA[39][246], DATA[39][232], DATA[39][218], DATA[39][204], DATA[39][176], DATA[39][162], DATA[39][148], DATA[39][134], DATA[39][116], DATA[39][102], DATA[39][88], DATA[39][74], DATA[39][46], DATA[39][32], DATA[39][18], DATA[39][4], DATA[38][253], DATA[38][239], DATA[38][225], DATA[38][211], DATA[38][183], DATA[38][169], DATA[38][155], DATA[38][141], DATA[38][123], DATA[38][109], DATA[38][95], DATA[38][81], DATA[38][53], DATA[38][39], DATA[38][25], DATA[38][11], DATA[38][246], DATA[38][232], DATA[38][218], DATA[38][204], DATA[38][176], DATA[38][162], DATA[38][148], DATA[38][134], DATA[38][116], DATA[38][102], DATA[38][88], DATA[38][74], DATA[38][46], DATA[38][32], DATA[38][18], DATA[38][4], DATA[37][253], DATA[37][239], DATA[37][225], DATA[37][211], DATA[37][183], DATA[37][169], DATA[37][155], DATA[37][141], DATA[37][123], DATA[37][109], DATA[37][95], DATA[37][81], DATA[37][53], DATA[37][39], DATA[37][25], DATA[37][11], DATA[37][246], DATA[37][232], DATA[37][218], DATA[37][204], DATA[37][176], DATA[37][162], DATA[37][148], DATA[37][134], DATA[37][116], DATA[37][102], DATA[37][88], DATA[37][74], DATA[37][46], DATA[37][32], DATA[37][18], DATA[37][4], DATA[36][253], DATA[36][239], DATA[36][225], DATA[36][211], DATA[36][183], DATA[36][169], DATA[36][155], DATA[36][141], DATA[36][123], DATA[36][109], DATA[36][95], DATA[36][81], DATA[36][53], DATA[36][39], DATA[36][25], DATA[36][11], DATA[36][246], DATA[36][232], DATA[36][218], DATA[36][204], DATA[36][176], DATA[36][162], DATA[36][148], DATA[36][134], DATA[36][116], DATA[36][102], DATA[36][88], DATA[36][74], DATA[36][46], DATA[36][32], DATA[36][18], DATA[36][4], DATA[39][254], DATA[39][240], DATA[39][226], DATA[39][212], DATA[39][184], DATA[39][170], DATA[39][156], DATA[39][142], DATA[39][124], DATA[39][110], DATA[39][96], DATA[39][82], DATA[39][54], DATA[39][40], DATA[39][26], DATA[39][12], DATA[39][247], DATA[39][233], DATA[39][219], DATA[39][205], DATA[39][177], DATA[39][163], DATA[39][149], DATA[39][135], DATA[39][117], DATA[39][103], DATA[39][89], DATA[39][75], DATA[39][47], DATA[39][33], DATA[39][19], DATA[39][5], DATA[38][254], DATA[38][240], DATA[38][226], DATA[38][212], DATA[38][184], DATA[38][170], DATA[38][156], DATA[38][142], DATA[38][124], DATA[38][110], DATA[38][96], DATA[38][82], DATA[38][54], DATA[38][40], DATA[38][26], DATA[38][12], DATA[38][247], DATA[38][233], DATA[38][219], DATA[38][205], DATA[38][177], DATA[38][163], DATA[38][149], DATA[38][135], DATA[38][117], DATA[38][103], DATA[38][89], DATA[38][75], DATA[38][47], DATA[38][33], DATA[38][19], DATA[38][5], DATA[37][254], DATA[37][240], DATA[37][226], DATA[37][212], DATA[37][184], DATA[37][170], DATA[37][156], DATA[37][142], DATA[37][124], DATA[37][110], DATA[37][96], DATA[37][82], DATA[37][54], DATA[37][40], DATA[37][26], DATA[37][12], DATA[37][247], DATA[37][233], DATA[37][219], DATA[37][205], DATA[37][177], DATA[37][163], DATA[37][149], DATA[37][135], DATA[37][117], DATA[37][103], DATA[37][89], DATA[37][75], DATA[37][47], DATA[37][33], DATA[37][19], DATA[37][5], DATA[36][254], DATA[36][240], DATA[36][226], DATA[36][212], DATA[36][184], DATA[36][170], DATA[36][156], DATA[36][142], DATA[36][124], DATA[36][110], DATA[36][96], DATA[36][82], DATA[36][54], DATA[36][40], DATA[36][26], DATA[36][12], DATA[36][247], DATA[36][233], DATA[36][219], DATA[36][205], DATA[36][177], DATA[36][163], DATA[36][149], DATA[36][135], DATA[36][117], DATA[36][103], DATA[36][89], DATA[36][75], DATA[36][47], DATA[36][33], DATA[36][19], DATA[36][5], DATA[39][255], DATA[39][241], DATA[39][227], DATA[39][213], DATA[39][185], DATA[39][171], DATA[39][157], DATA[39][143], DATA[39][125], DATA[39][111], DATA[39][97], DATA[39][83], DATA[39][55], DATA[39][41], DATA[39][27], DATA[39][13], DATA[39][248], DATA[39][234], DATA[39][220], DATA[39][206], DATA[39][178], DATA[39][164], DATA[39][150], DATA[39][136], DATA[39][118], DATA[39][104], DATA[39][90], DATA[39][76], DATA[39][48], DATA[39][34], DATA[39][20], DATA[39][6], DATA[38][255], DATA[38][241], DATA[38][227], DATA[38][213], DATA[38][185], DATA[38][171], DATA[38][157], DATA[38][143], DATA[38][125], DATA[38][111], DATA[38][97], DATA[38][83], DATA[38][55], DATA[38][41], DATA[38][27], DATA[38][13], DATA[38][248], DATA[38][234], DATA[38][220], DATA[38][206], DATA[38][178], DATA[38][164], DATA[38][150], DATA[38][136], DATA[38][118], DATA[38][104], DATA[38][90], DATA[38][76], DATA[38][48], DATA[38][34], DATA[38][20], DATA[38][6], DATA[37][255], DATA[37][241], DATA[37][227], DATA[37][213], DATA[37][185], DATA[37][171], DATA[37][157], DATA[37][143], DATA[37][125], DATA[37][111], DATA[37][97], DATA[37][83], DATA[37][55], DATA[37][41], DATA[37][27], DATA[37][13], DATA[37][248], DATA[37][234], DATA[37][220], DATA[37][206], DATA[37][178], DATA[37][164], DATA[37][150], DATA[37][136], DATA[37][118], DATA[37][104], DATA[37][90], DATA[37][76], DATA[37][48], DATA[37][34], DATA[37][20], DATA[37][6], DATA[36][255], DATA[36][241], DATA[36][227], DATA[36][213], DATA[36][185], DATA[36][171], DATA[36][157], DATA[36][143], DATA[36][125], DATA[36][111], DATA[36][97], DATA[36][83], DATA[36][55], DATA[36][41], DATA[36][27], DATA[36][13], DATA[36][248], DATA[36][234], DATA[36][220], DATA[36][206], DATA[36][178], DATA[36][164], DATA[36][150], DATA[36][136], DATA[36][118], DATA[36][104], DATA[36][90], DATA[36][76], DATA[36][48], DATA[36][34], DATA[36][20], DATA[36][6], DATA[35][249], DATA[35][235], DATA[35][221], DATA[35][207], DATA[35][179], DATA[35][165], DATA[35][151], DATA[35][137], DATA[35][119], DATA[35][105], DATA[35][91], DATA[35][77], DATA[35][49], DATA[35][35], DATA[35][21], DATA[35][7], DATA[35][242], DATA[35][228], DATA[35][214], DATA[35][200], DATA[35][172], DATA[35][158], DATA[35][144], DATA[35][130], DATA[35][112], DATA[35][98], DATA[35][84], DATA[35][70], DATA[35][42], DATA[35][28], DATA[35][14], DATA[35][0], DATA[34][249], DATA[34][235], DATA[34][221], DATA[34][207], DATA[34][179], DATA[34][165], DATA[34][151], DATA[34][137], DATA[34][119], DATA[34][105], DATA[34][91], DATA[34][77], DATA[34][49], DATA[34][35], DATA[34][21], DATA[34][7], DATA[34][242], DATA[34][228], DATA[34][214], DATA[34][200], DATA[34][172], DATA[34][158], DATA[34][144], DATA[34][130], DATA[34][112], DATA[34][98], DATA[34][84], DATA[34][70], DATA[34][42], DATA[34][28], DATA[34][14], DATA[34][0], DATA[33][249], DATA[33][235], DATA[33][221], DATA[33][207], DATA[33][179], DATA[33][165], DATA[33][151], DATA[33][137], DATA[33][119], DATA[33][105], DATA[33][91], DATA[33][77], DATA[33][49], DATA[33][35], DATA[33][21], DATA[33][7], DATA[33][242], DATA[33][228], DATA[33][214], DATA[33][200], DATA[33][172], DATA[33][158], DATA[33][144], DATA[33][130], DATA[33][112], DATA[33][98], DATA[33][84], DATA[33][70], DATA[33][42], DATA[33][28], DATA[33][14], DATA[33][0], DATA[32][249], DATA[32][235], DATA[32][221], DATA[32][207], DATA[32][179], DATA[32][165], DATA[32][151], DATA[32][137], DATA[32][119], DATA[32][105], DATA[32][91], DATA[32][77], DATA[32][49], DATA[32][35], DATA[32][21], DATA[32][7], DATA[32][242], DATA[32][228], DATA[32][214], DATA[32][200], DATA[32][172], DATA[32][158], DATA[32][144], DATA[32][130], DATA[32][112], DATA[32][98], DATA[32][84], DATA[32][70], DATA[32][42], DATA[32][28], DATA[32][14], DATA[32][0], DATA[35][250], DATA[35][236], DATA[35][222], DATA[35][208], DATA[35][180], DATA[35][166], DATA[35][152], DATA[35][138], DATA[35][120], DATA[35][106], DATA[35][92], DATA[35][78], DATA[35][50], DATA[35][36], DATA[35][22], DATA[35][8], DATA[35][243], DATA[35][229], DATA[35][215], DATA[35][201], DATA[35][173], DATA[35][159], DATA[35][145], DATA[35][131], DATA[35][113], DATA[35][99], DATA[35][85], DATA[35][71], DATA[35][43], DATA[35][29], DATA[35][15], DATA[35][1], DATA[34][250], DATA[34][236], DATA[34][222], DATA[34][208], DATA[34][180], DATA[34][166], DATA[34][152], DATA[34][138], DATA[34][120], DATA[34][106], DATA[34][92], DATA[34][78], DATA[34][50], DATA[34][36], DATA[34][22], DATA[34][8], DATA[34][243], DATA[34][229], DATA[34][215], DATA[34][201], DATA[34][173], DATA[34][159], DATA[34][145], DATA[34][131], DATA[34][113], DATA[34][99], DATA[34][85], DATA[34][71], DATA[34][43], DATA[34][29], DATA[34][15], DATA[34][1], DATA[33][250], DATA[33][236], DATA[33][222], DATA[33][208], DATA[33][180], DATA[33][166], DATA[33][152], DATA[33][138], DATA[33][120], DATA[33][106], DATA[33][92], DATA[33][78], DATA[33][50], DATA[33][36], DATA[33][22], DATA[33][8], DATA[33][243], DATA[33][229], DATA[33][215], DATA[33][201], DATA[33][173], DATA[33][159], DATA[33][145], DATA[33][131], DATA[33][113], DATA[33][99], DATA[33][85], DATA[33][71], DATA[33][43], DATA[33][29], DATA[33][15], DATA[33][1], DATA[32][250], DATA[32][236], DATA[32][222], DATA[32][208], DATA[32][180], DATA[32][166], DATA[32][152], DATA[32][138], DATA[32][120], DATA[32][106], DATA[32][92], DATA[32][78], DATA[32][50], DATA[32][36], DATA[32][22], DATA[32][8], DATA[32][243], DATA[32][229], DATA[32][215], DATA[32][201], DATA[32][173], DATA[32][159], DATA[32][145], DATA[32][131], DATA[32][113], DATA[32][99], DATA[32][85], DATA[32][71], DATA[32][43], DATA[32][29], DATA[32][15], DATA[32][1], DATA[35][251], DATA[35][237], DATA[35][223], DATA[35][209], DATA[35][181], DATA[35][167], DATA[35][153], DATA[35][139], DATA[35][121], DATA[35][107], DATA[35][93], DATA[35][79], DATA[35][51], DATA[35][37], DATA[35][23], DATA[35][9], DATA[35][244], DATA[35][230], DATA[35][216], DATA[35][202], DATA[35][174], DATA[35][160], DATA[35][146], DATA[35][132], DATA[35][114], DATA[35][100], DATA[35][86], DATA[35][72], DATA[35][44], DATA[35][30], DATA[35][16], DATA[35][2], DATA[34][251], DATA[34][237], DATA[34][223], DATA[34][209], DATA[34][181], DATA[34][167], DATA[34][153], DATA[34][139], DATA[34][121], DATA[34][107], DATA[34][93], DATA[34][79], DATA[34][51], DATA[34][37], DATA[34][23], DATA[34][9], DATA[34][244], DATA[34][230], DATA[34][216], DATA[34][202], DATA[34][174], DATA[34][160], DATA[34][146], DATA[34][132], DATA[34][114], DATA[34][100], DATA[34][86], DATA[34][72], DATA[34][44], DATA[34][30], DATA[34][16], DATA[34][2], DATA[33][251], DATA[33][237], DATA[33][223], DATA[33][209], DATA[33][181], DATA[33][167], DATA[33][153], DATA[33][139], DATA[33][121], DATA[33][107], DATA[33][93], DATA[33][79], DATA[33][51], DATA[33][37], DATA[33][23], DATA[33][9], DATA[33][244], DATA[33][230], DATA[33][216], DATA[33][202], DATA[33][174], DATA[33][160], DATA[33][146], DATA[33][132], DATA[33][114], DATA[33][100], DATA[33][86], DATA[33][72], DATA[33][44], DATA[33][30], DATA[33][16], DATA[33][2], DATA[32][251], DATA[32][237], DATA[32][223], DATA[32][209], DATA[32][181], DATA[32][167], DATA[32][153], DATA[32][139], DATA[32][121], DATA[32][107], DATA[32][93], DATA[32][79], DATA[32][51], DATA[32][37], DATA[32][23], DATA[32][9], DATA[32][244], DATA[32][230], DATA[32][216], DATA[32][202], DATA[32][174], DATA[32][160], DATA[32][146], DATA[32][132], DATA[32][114], DATA[32][100], DATA[32][86], DATA[32][72], DATA[32][44], DATA[32][30], DATA[32][16], DATA[32][2], DATA[35][252], DATA[35][238], DATA[35][224], DATA[35][210], DATA[35][182], DATA[35][168], DATA[35][154], DATA[35][140], DATA[35][122], DATA[35][108], DATA[35][94], DATA[35][80], DATA[35][52], DATA[35][38], DATA[35][24], DATA[35][10], DATA[35][245], DATA[35][231], DATA[35][217], DATA[35][203], DATA[35][175], DATA[35][161], DATA[35][147], DATA[35][133], DATA[35][115], DATA[35][101], DATA[35][87], DATA[35][73], DATA[35][45], DATA[35][31], DATA[35][17], DATA[35][3], DATA[34][252], DATA[34][238], DATA[34][224], DATA[34][210], DATA[34][182], DATA[34][168], DATA[34][154], DATA[34][140], DATA[34][122], DATA[34][108], DATA[34][94], DATA[34][80], DATA[34][52], DATA[34][38], DATA[34][24], DATA[34][10], DATA[34][245], DATA[34][231], DATA[34][217], DATA[34][203], DATA[34][175], DATA[34][161], DATA[34][147], DATA[34][133], DATA[34][115], DATA[34][101], DATA[34][87], DATA[34][73], DATA[34][45], DATA[34][31], DATA[34][17], DATA[34][3], DATA[33][252], DATA[33][238], DATA[33][224], DATA[33][210], DATA[33][182], DATA[33][168], DATA[33][154], DATA[33][140], DATA[33][122], DATA[33][108], DATA[33][94], DATA[33][80], DATA[33][52], DATA[33][38], DATA[33][24], DATA[33][10], DATA[33][245], DATA[33][231], DATA[33][217], DATA[33][203], DATA[33][175], DATA[33][161], DATA[33][147], DATA[33][133], DATA[33][115], DATA[33][101], DATA[33][87], DATA[33][73], DATA[33][45], DATA[33][31], DATA[33][17], DATA[33][3], DATA[32][252], DATA[32][238], DATA[32][224], DATA[32][210], DATA[32][182], DATA[32][168], DATA[32][154], DATA[32][140], DATA[32][122], DATA[32][108], DATA[32][94], DATA[32][80], DATA[32][52], DATA[32][38], DATA[32][24], DATA[32][10], DATA[32][245], DATA[32][231], DATA[32][217], DATA[32][203], DATA[32][175], DATA[32][161], DATA[32][147], DATA[32][133], DATA[32][115], DATA[32][101], DATA[32][87], DATA[32][73], DATA[32][45], DATA[32][31], DATA[32][17], DATA[32][3], DATA[35][253], DATA[35][239], DATA[35][225], DATA[35][211], DATA[35][183], DATA[35][169], DATA[35][155], DATA[35][141], DATA[35][123], DATA[35][109], DATA[35][95], DATA[35][81], DATA[35][53], DATA[35][39], DATA[35][25], DATA[35][11], DATA[35][246], DATA[35][232], DATA[35][218], DATA[35][204], DATA[35][176], DATA[35][162], DATA[35][148], DATA[35][134], DATA[35][116], DATA[35][102], DATA[35][88], DATA[35][74], DATA[35][46], DATA[35][32], DATA[35][18], DATA[35][4], DATA[34][253], DATA[34][239], DATA[34][225], DATA[34][211], DATA[34][183], DATA[34][169], DATA[34][155], DATA[34][141], DATA[34][123], DATA[34][109], DATA[34][95], DATA[34][81], DATA[34][53], DATA[34][39], DATA[34][25], DATA[34][11], DATA[34][246], DATA[34][232], DATA[34][218], DATA[34][204], DATA[34][176], DATA[34][162], DATA[34][148], DATA[34][134], DATA[34][116], DATA[34][102], DATA[34][88], DATA[34][74], DATA[34][46], DATA[34][32], DATA[34][18], DATA[34][4], DATA[33][253], DATA[33][239], DATA[33][225], DATA[33][211], DATA[33][183], DATA[33][169], DATA[33][155], DATA[33][141], DATA[33][123], DATA[33][109], DATA[33][95], DATA[33][81], DATA[33][53], DATA[33][39], DATA[33][25], DATA[33][11], DATA[33][246], DATA[33][232], DATA[33][218], DATA[33][204], DATA[33][176], DATA[33][162], DATA[33][148], DATA[33][134], DATA[33][116], DATA[33][102], DATA[33][88], DATA[33][74], DATA[33][46], DATA[33][32], DATA[33][18], DATA[33][4], DATA[32][253], DATA[32][239], DATA[32][225], DATA[32][211], DATA[32][183], DATA[32][169], DATA[32][155], DATA[32][141], DATA[32][123], DATA[32][109], DATA[32][95], DATA[32][81], DATA[32][53], DATA[32][39], DATA[32][25], DATA[32][11], DATA[32][246], DATA[32][232], DATA[32][218], DATA[32][204], DATA[32][176], DATA[32][162], DATA[32][148], DATA[32][134], DATA[32][116], DATA[32][102], DATA[32][88], DATA[32][74], DATA[32][46], DATA[32][32], DATA[32][18], DATA[32][4], DATA[35][254], DATA[35][240], DATA[35][226], DATA[35][212], DATA[35][184], DATA[35][170], DATA[35][156], DATA[35][142], DATA[35][124], DATA[35][110], DATA[35][96], DATA[35][82], DATA[35][54], DATA[35][40], DATA[35][26], DATA[35][12], DATA[35][247], DATA[35][233], DATA[35][219], DATA[35][205], DATA[35][177], DATA[35][163], DATA[35][149], DATA[35][135], DATA[35][117], DATA[35][103], DATA[35][89], DATA[35][75], DATA[35][47], DATA[35][33], DATA[35][19], DATA[35][5], DATA[34][254], DATA[34][240], DATA[34][226], DATA[34][212], DATA[34][184], DATA[34][170], DATA[34][156], DATA[34][142], DATA[34][124], DATA[34][110], DATA[34][96], DATA[34][82], DATA[34][54], DATA[34][40], DATA[34][26], DATA[34][12], DATA[34][247], DATA[34][233], DATA[34][219], DATA[34][205], DATA[34][177], DATA[34][163], DATA[34][149], DATA[34][135], DATA[34][117], DATA[34][103], DATA[34][89], DATA[34][75], DATA[34][47], DATA[34][33], DATA[34][19], DATA[34][5], DATA[33][254], DATA[33][240], DATA[33][226], DATA[33][212], DATA[33][184], DATA[33][170], DATA[33][156], DATA[33][142], DATA[33][124], DATA[33][110], DATA[33][96], DATA[33][82], DATA[33][54], DATA[33][40], DATA[33][26], DATA[33][12], DATA[33][247], DATA[33][233], DATA[33][219], DATA[33][205], DATA[33][177], DATA[33][163], DATA[33][149], DATA[33][135], DATA[33][117], DATA[33][103], DATA[33][89], DATA[33][75], DATA[33][47], DATA[33][33], DATA[33][19], DATA[33][5], DATA[32][254], DATA[32][240], DATA[32][226], DATA[32][212], DATA[32][184], DATA[32][170], DATA[32][156], DATA[32][142], DATA[32][124], DATA[32][110], DATA[32][96], DATA[32][82], DATA[32][54], DATA[32][40], DATA[32][26], DATA[32][12], DATA[32][247], DATA[32][233], DATA[32][219], DATA[32][205], DATA[32][177], DATA[32][163], DATA[32][149], DATA[32][135], DATA[32][117], DATA[32][103], DATA[32][89], DATA[32][75], DATA[32][47], DATA[32][33], DATA[32][19], DATA[32][5], DATA[35][255], DATA[35][241], DATA[35][227], DATA[35][213], DATA[35][185], DATA[35][171], DATA[35][157], DATA[35][143], DATA[35][125], DATA[35][111], DATA[35][97], DATA[35][83], DATA[35][55], DATA[35][41], DATA[35][27], DATA[35][13], DATA[35][248], DATA[35][234], DATA[35][220], DATA[35][206], DATA[35][178], DATA[35][164], DATA[35][150], DATA[35][136], DATA[35][118], DATA[35][104], DATA[35][90], DATA[35][76], DATA[35][48], DATA[35][34], DATA[35][20], DATA[35][6], DATA[34][255], DATA[34][241], DATA[34][227], DATA[34][213], DATA[34][185], DATA[34][171], DATA[34][157], DATA[34][143], DATA[34][125], DATA[34][111], DATA[34][97], DATA[34][83], DATA[34][55], DATA[34][41], DATA[34][27], DATA[34][13], DATA[34][248], DATA[34][234], DATA[34][220], DATA[34][206], DATA[34][178], DATA[34][164], DATA[34][150], DATA[34][136], DATA[34][118], DATA[34][104], DATA[34][90], DATA[34][76], DATA[34][48], DATA[34][34], DATA[34][20], DATA[34][6], DATA[33][255], DATA[33][241], DATA[33][227], DATA[33][213], DATA[33][185], DATA[33][171], DATA[33][157], DATA[33][143], DATA[33][125], DATA[33][111], DATA[33][97], DATA[33][83], DATA[33][55], DATA[33][41], DATA[33][27], DATA[33][13], DATA[33][248], DATA[33][234], DATA[33][220], DATA[33][206], DATA[33][178], DATA[33][164], DATA[33][150], DATA[33][136], DATA[33][118], DATA[33][104], DATA[33][90], DATA[33][76], DATA[33][48], DATA[33][34], DATA[33][20], DATA[33][6], DATA[32][255], DATA[32][241], DATA[32][227], DATA[32][213], DATA[32][185], DATA[32][171], DATA[32][157], DATA[32][143], DATA[32][125], DATA[32][111], DATA[32][97], DATA[32][83], DATA[32][55], DATA[32][41], DATA[32][27], DATA[32][13], DATA[32][248], DATA[32][234], DATA[32][220], DATA[32][206], DATA[32][178], DATA[32][164], DATA[32][150], DATA[32][136], DATA[32][118], DATA[32][104], DATA[32][90], DATA[32][76], DATA[32][48], DATA[32][34], DATA[32][20], DATA[32][6], DATA[31][249], DATA[31][235], DATA[31][221], DATA[31][207], DATA[31][179], DATA[31][165], DATA[31][151], DATA[31][137], DATA[31][119], DATA[31][105], DATA[31][91], DATA[31][77], DATA[31][49], DATA[31][35], DATA[31][21], DATA[31][7], DATA[31][242], DATA[31][228], DATA[31][214], DATA[31][200], DATA[31][172], DATA[31][158], DATA[31][144], DATA[31][130], DATA[31][112], DATA[31][98], DATA[31][84], DATA[31][70], DATA[31][42], DATA[31][28], DATA[31][14], DATA[31][0], DATA[30][249], DATA[30][235], DATA[30][221], DATA[30][207], DATA[30][179], DATA[30][165], DATA[30][151], DATA[30][137], DATA[30][119], DATA[30][105], DATA[30][91], DATA[30][77], DATA[30][49], DATA[30][35], DATA[30][21], DATA[30][7], DATA[30][242], DATA[30][228], DATA[30][214], DATA[30][200], DATA[30][172], DATA[30][158], DATA[30][144], DATA[30][130], DATA[30][112], DATA[30][98], DATA[30][84], DATA[30][70], DATA[30][42], DATA[30][28], DATA[30][14], DATA[30][0], DATA[29][249], DATA[29][235], DATA[29][221], DATA[29][207], DATA[29][179], DATA[29][165], DATA[29][151], DATA[29][137], DATA[29][119], DATA[29][105], DATA[29][91], DATA[29][77], DATA[29][49], DATA[29][35], DATA[29][21], DATA[29][7], DATA[29][242], DATA[29][228], DATA[29][214], DATA[29][200], DATA[29][172], DATA[29][158], DATA[29][144], DATA[29][130], DATA[29][112], DATA[29][98], DATA[29][84], DATA[29][70], DATA[29][42], DATA[29][28], DATA[29][14], DATA[29][0], DATA[28][249], DATA[28][235], DATA[28][221], DATA[28][207], DATA[28][179], DATA[28][165], DATA[28][151], DATA[28][137], DATA[28][119], DATA[28][105], DATA[28][91], DATA[28][77], DATA[28][49], DATA[28][35], DATA[28][21], DATA[28][7], DATA[28][242], DATA[28][228], DATA[28][214], DATA[28][200], DATA[28][172], DATA[28][158], DATA[28][144], DATA[28][130], DATA[28][112], DATA[28][98], DATA[28][84], DATA[28][70], DATA[28][42], DATA[28][28], DATA[28][14], DATA[28][0], DATA[31][250], DATA[31][236], DATA[31][222], DATA[31][208], DATA[31][180], DATA[31][166], DATA[31][152], DATA[31][138], DATA[31][120], DATA[31][106], DATA[31][92], DATA[31][78], DATA[31][50], DATA[31][36], DATA[31][22], DATA[31][8], DATA[31][243], DATA[31][229], DATA[31][215], DATA[31][201], DATA[31][173], DATA[31][159], DATA[31][145], DATA[31][131], DATA[31][113], DATA[31][99], DATA[31][85], DATA[31][71], DATA[31][43], DATA[31][29], DATA[31][15], DATA[31][1], DATA[30][250], DATA[30][236], DATA[30][222], DATA[30][208], DATA[30][180], DATA[30][166], DATA[30][152], DATA[30][138], DATA[30][120], DATA[30][106], DATA[30][92], DATA[30][78], DATA[30][50], DATA[30][36], DATA[30][22], DATA[30][8], DATA[30][243], DATA[30][229], DATA[30][215], DATA[30][201], DATA[30][173], DATA[30][159], DATA[30][145], DATA[30][131], DATA[30][113], DATA[30][99], DATA[30][85], DATA[30][71], DATA[30][43], DATA[30][29], DATA[30][15], DATA[30][1], DATA[29][250], DATA[29][236], DATA[29][222], DATA[29][208], DATA[29][180], DATA[29][166], DATA[29][152], DATA[29][138], DATA[29][120], DATA[29][106], DATA[29][92], DATA[29][78], DATA[29][50], DATA[29][36], DATA[29][22], DATA[29][8], DATA[29][243], DATA[29][229], DATA[29][215], DATA[29][201], DATA[29][173], DATA[29][159], DATA[29][145], DATA[29][131], DATA[29][113], DATA[29][99], DATA[29][85], DATA[29][71], DATA[29][43], DATA[29][29], DATA[29][15], DATA[29][1], DATA[28][250], DATA[28][236], DATA[28][222], DATA[28][208], DATA[28][180], DATA[28][166], DATA[28][152], DATA[28][138], DATA[28][120], DATA[28][106], DATA[28][92], DATA[28][78], DATA[28][50], DATA[28][36], DATA[28][22], DATA[28][8], DATA[28][243], DATA[28][229], DATA[28][215], DATA[28][201], DATA[28][173], DATA[28][159], DATA[28][145], DATA[28][131], DATA[28][113], DATA[28][99], DATA[28][85], DATA[28][71], DATA[28][43], DATA[28][29], DATA[28][15], DATA[28][1], DATA[31][251], DATA[31][237], DATA[31][223], DATA[31][209], DATA[31][181], DATA[31][167], DATA[31][153], DATA[31][139], DATA[31][121], DATA[31][107], DATA[31][93], DATA[31][79], DATA[31][51], DATA[31][37], DATA[31][23], DATA[31][9], DATA[31][244], DATA[31][230], DATA[31][216], DATA[31][202], DATA[31][174], DATA[31][160], DATA[31][146], DATA[31][132], DATA[31][114], DATA[31][100], DATA[31][86], DATA[31][72], DATA[31][44], DATA[31][30], DATA[31][16], DATA[31][2], DATA[30][251], DATA[30][237], DATA[30][223], DATA[30][209], DATA[30][181], DATA[30][167], DATA[30][153], DATA[30][139], DATA[30][121], DATA[30][107], DATA[30][93], DATA[30][79], DATA[30][51], DATA[30][37], DATA[30][23], DATA[30][9], DATA[30][244], DATA[30][230], DATA[30][216], DATA[30][202], DATA[30][174], DATA[30][160], DATA[30][146], DATA[30][132], DATA[30][114], DATA[30][100], DATA[30][86], DATA[30][72], DATA[30][44], DATA[30][30], DATA[30][16], DATA[30][2], DATA[29][251], DATA[29][237], DATA[29][223], DATA[29][209], DATA[29][181], DATA[29][167], DATA[29][153], DATA[29][139], DATA[29][121], DATA[29][107], DATA[29][93], DATA[29][79], DATA[29][51], DATA[29][37], DATA[29][23], DATA[29][9], DATA[29][244], DATA[29][230], DATA[29][216], DATA[29][202], DATA[29][174], DATA[29][160], DATA[29][146], DATA[29][132], DATA[29][114], DATA[29][100], DATA[29][86], DATA[29][72], DATA[29][44], DATA[29][30], DATA[29][16], DATA[29][2], DATA[28][251], DATA[28][237], DATA[28][223], DATA[28][209], DATA[28][181], DATA[28][167], DATA[28][153], DATA[28][139], DATA[28][121], DATA[28][107], DATA[28][93], DATA[28][79], DATA[28][51], DATA[28][37], DATA[28][23], DATA[28][9], DATA[28][244], DATA[28][230], DATA[28][216], DATA[28][202], DATA[28][174], DATA[28][160], DATA[28][146], DATA[28][132], DATA[28][114], DATA[28][100], DATA[28][86], DATA[28][72], DATA[28][44], DATA[28][30], DATA[28][16], DATA[28][2], DATA[31][252], DATA[31][238], DATA[31][224], DATA[31][210], DATA[31][182], DATA[31][168], DATA[31][154], DATA[31][140], DATA[31][122], DATA[31][108], DATA[31][94], DATA[31][80], DATA[31][52], DATA[31][38], DATA[31][24], DATA[31][10], DATA[31][245], DATA[31][231], DATA[31][217], DATA[31][203], DATA[31][175], DATA[31][161], DATA[31][147], DATA[31][133], DATA[31][115], DATA[31][101], DATA[31][87], DATA[31][73], DATA[31][45], DATA[31][31], DATA[31][17], DATA[31][3], DATA[30][252], DATA[30][238], DATA[30][224], DATA[30][210], DATA[30][182], DATA[30][168], DATA[30][154], DATA[30][140], DATA[30][122], DATA[30][108], DATA[30][94], DATA[30][80], DATA[30][52], DATA[30][38], DATA[30][24], DATA[30][10], DATA[30][245], DATA[30][231], DATA[30][217], DATA[30][203], DATA[30][175], DATA[30][161], DATA[30][147], DATA[30][133], DATA[30][115], DATA[30][101], DATA[30][87], DATA[30][73], DATA[30][45], DATA[30][31], DATA[30][17], DATA[30][3], DATA[29][252], DATA[29][238], DATA[29][224], DATA[29][210], DATA[29][182], DATA[29][168], DATA[29][154], DATA[29][140], DATA[29][122], DATA[29][108], DATA[29][94], DATA[29][80], DATA[29][52], DATA[29][38], DATA[29][24], DATA[29][10], DATA[29][245], DATA[29][231], DATA[29][217], DATA[29][203], DATA[29][175], DATA[29][161], DATA[29][147], DATA[29][133], DATA[29][115], DATA[29][101], DATA[29][87], DATA[29][73], DATA[29][45], DATA[29][31], DATA[29][17], DATA[29][3], DATA[28][252], DATA[28][238], DATA[28][224], DATA[28][210], DATA[28][182], DATA[28][168], DATA[28][154], DATA[28][140], DATA[28][122], DATA[28][108], DATA[28][94], DATA[28][80], DATA[28][52], DATA[28][38], DATA[28][24], DATA[28][10], DATA[28][245], DATA[28][231], DATA[28][217], DATA[28][203], DATA[28][175], DATA[28][161], DATA[28][147], DATA[28][133], DATA[28][115], DATA[28][101], DATA[28][87], DATA[28][73], DATA[28][45], DATA[28][31], DATA[28][17], DATA[28][3], DATA[31][253], DATA[31][239], DATA[31][225], DATA[31][211], DATA[31][183], DATA[31][169], DATA[31][155], DATA[31][141], DATA[31][123], DATA[31][109], DATA[31][95], DATA[31][81], DATA[31][53], DATA[31][39], DATA[31][25], DATA[31][11], DATA[31][246], DATA[31][232], DATA[31][218], DATA[31][204], DATA[31][176], DATA[31][162], DATA[31][148], DATA[31][134], DATA[31][116], DATA[31][102], DATA[31][88], DATA[31][74], DATA[31][46], DATA[31][32], DATA[31][18], DATA[31][4], DATA[30][253], DATA[30][239], DATA[30][225], DATA[30][211], DATA[30][183], DATA[30][169], DATA[30][155], DATA[30][141], DATA[30][123], DATA[30][109], DATA[30][95], DATA[30][81], DATA[30][53], DATA[30][39], DATA[30][25], DATA[30][11], DATA[30][246], DATA[30][232], DATA[30][218], DATA[30][204], DATA[30][176], DATA[30][162], DATA[30][148], DATA[30][134], DATA[30][116], DATA[30][102], DATA[30][88], DATA[30][74], DATA[30][46], DATA[30][32], DATA[30][18], DATA[30][4], DATA[29][253], DATA[29][239], DATA[29][225], DATA[29][211], DATA[29][183], DATA[29][169], DATA[29][155], DATA[29][141], DATA[29][123], DATA[29][109], DATA[29][95], DATA[29][81], DATA[29][53], DATA[29][39], DATA[29][25], DATA[29][11], DATA[29][246], DATA[29][232], DATA[29][218], DATA[29][204], DATA[29][176], DATA[29][162], DATA[29][148], DATA[29][134], DATA[29][116], DATA[29][102], DATA[29][88], DATA[29][74], DATA[29][46], DATA[29][32], DATA[29][18], DATA[29][4], DATA[28][253], DATA[28][239], DATA[28][225], DATA[28][211], DATA[28][183], DATA[28][169], DATA[28][155], DATA[28][141], DATA[28][123], DATA[28][109], DATA[28][95], DATA[28][81], DATA[28][53], DATA[28][39], DATA[28][25], DATA[28][11], DATA[28][246], DATA[28][232], DATA[28][218], DATA[28][204], DATA[28][176], DATA[28][162], DATA[28][148], DATA[28][134], DATA[28][116], DATA[28][102], DATA[28][88], DATA[28][74], DATA[28][46], DATA[28][32], DATA[28][18], DATA[28][4], DATA[31][254], DATA[31][240], DATA[31][226], DATA[31][212], DATA[31][184], DATA[31][170], DATA[31][156], DATA[31][142], DATA[31][124], DATA[31][110], DATA[31][96], DATA[31][82], DATA[31][54], DATA[31][40], DATA[31][26], DATA[31][12], DATA[31][247], DATA[31][233], DATA[31][219], DATA[31][205], DATA[31][177], DATA[31][163], DATA[31][149], DATA[31][135], DATA[31][117], DATA[31][103], DATA[31][89], DATA[31][75], DATA[31][47], DATA[31][33], DATA[31][19], DATA[31][5], DATA[30][254], DATA[30][240], DATA[30][226], DATA[30][212], DATA[30][184], DATA[30][170], DATA[30][156], DATA[30][142], DATA[30][124], DATA[30][110], DATA[30][96], DATA[30][82], DATA[30][54], DATA[30][40], DATA[30][26], DATA[30][12], DATA[30][247], DATA[30][233], DATA[30][219], DATA[30][205], DATA[30][177], DATA[30][163], DATA[30][149], DATA[30][135], DATA[30][117], DATA[30][103], DATA[30][89], DATA[30][75], DATA[30][47], DATA[30][33], DATA[30][19], DATA[30][5], DATA[29][254], DATA[29][240], DATA[29][226], DATA[29][212], DATA[29][184], DATA[29][170], DATA[29][156], DATA[29][142], DATA[29][124], DATA[29][110], DATA[29][96], DATA[29][82], DATA[29][54], DATA[29][40], DATA[29][26], DATA[29][12], DATA[29][247], DATA[29][233], DATA[29][219], DATA[29][205], DATA[29][177], DATA[29][163], DATA[29][149], DATA[29][135], DATA[29][117], DATA[29][103], DATA[29][89], DATA[29][75], DATA[29][47], DATA[29][33], DATA[29][19], DATA[29][5], DATA[28][254], DATA[28][240], DATA[28][226], DATA[28][212], DATA[28][184], DATA[28][170], DATA[28][156], DATA[28][142], DATA[28][124], DATA[28][110], DATA[28][96], DATA[28][82], DATA[28][54], DATA[28][40], DATA[28][26], DATA[28][12], DATA[28][247], DATA[28][233], DATA[28][219], DATA[28][205], DATA[28][177], DATA[28][163], DATA[28][149], DATA[28][135], DATA[28][117], DATA[28][103], DATA[28][89], DATA[28][75], DATA[28][47], DATA[28][33], DATA[28][19], DATA[28][5], DATA[31][255], DATA[31][241], DATA[31][227], DATA[31][213], DATA[31][185], DATA[31][171], DATA[31][157], DATA[31][143], DATA[31][125], DATA[31][111], DATA[31][97], DATA[31][83], DATA[31][55], DATA[31][41], DATA[31][27], DATA[31][13], DATA[31][248], DATA[31][234], DATA[31][220], DATA[31][206], DATA[31][178], DATA[31][164], DATA[31][150], DATA[31][136], DATA[31][118], DATA[31][104], DATA[31][90], DATA[31][76], DATA[31][48], DATA[31][34], DATA[31][20], DATA[31][6], DATA[30][255], DATA[30][241], DATA[30][227], DATA[30][213], DATA[30][185], DATA[30][171], DATA[30][157], DATA[30][143], DATA[30][125], DATA[30][111], DATA[30][97], DATA[30][83], DATA[30][55], DATA[30][41], DATA[30][27], DATA[30][13], DATA[30][248], DATA[30][234], DATA[30][220], DATA[30][206], DATA[30][178], DATA[30][164], DATA[30][150], DATA[30][136], DATA[30][118], DATA[30][104], DATA[30][90], DATA[30][76], DATA[30][48], DATA[30][34], DATA[30][20], DATA[30][6], DATA[29][255], DATA[29][241], DATA[29][227], DATA[29][213], DATA[29][185], DATA[29][171], DATA[29][157], DATA[29][143], DATA[29][125], DATA[29][111], DATA[29][97], DATA[29][83], DATA[29][55], DATA[29][41], DATA[29][27], DATA[29][13], DATA[29][248], DATA[29][234], DATA[29][220], DATA[29][206], DATA[29][178], DATA[29][164], DATA[29][150], DATA[29][136], DATA[29][118], DATA[29][104], DATA[29][90], DATA[29][76], DATA[29][48], DATA[29][34], DATA[29][20], DATA[29][6], DATA[28][255], DATA[28][241], DATA[28][227], DATA[28][213], DATA[28][185], DATA[28][171], DATA[28][157], DATA[28][143], DATA[28][125], DATA[28][111], DATA[28][97], DATA[28][83], DATA[28][55], DATA[28][41], DATA[28][27], DATA[28][13], DATA[28][248], DATA[28][234], DATA[28][220], DATA[28][206], DATA[28][178], DATA[28][164], DATA[28][150], DATA[28][136], DATA[28][118], DATA[28][104], DATA[28][90], DATA[28][76], DATA[28][48], DATA[28][34], DATA[28][20], DATA[28][6], DATA[27][249], DATA[27][235], DATA[27][221], DATA[27][207], DATA[27][179], DATA[27][165], DATA[27][151], DATA[27][137], DATA[27][119], DATA[27][105], DATA[27][91], DATA[27][77], DATA[27][49], DATA[27][35], DATA[27][21], DATA[27][7], DATA[27][242], DATA[27][228], DATA[27][214], DATA[27][200], DATA[27][172], DATA[27][158], DATA[27][144], DATA[27][130], DATA[27][112], DATA[27][98], DATA[27][84], DATA[27][70], DATA[27][42], DATA[27][28], DATA[27][14], DATA[27][0], DATA[26][249], DATA[26][235], DATA[26][221], DATA[26][207], DATA[26][179], DATA[26][165], DATA[26][151], DATA[26][137], DATA[26][119], DATA[26][105], DATA[26][91], DATA[26][77], DATA[26][49], DATA[26][35], DATA[26][21], DATA[26][7], DATA[26][242], DATA[26][228], DATA[26][214], DATA[26][200], DATA[26][172], DATA[26][158], DATA[26][144], DATA[26][130], DATA[26][112], DATA[26][98], DATA[26][84], DATA[26][70], DATA[26][42], DATA[26][28], DATA[26][14], DATA[26][0], DATA[25][249], DATA[25][235], DATA[25][221], DATA[25][207], DATA[25][179], DATA[25][165], DATA[25][151], DATA[25][137], DATA[25][119], DATA[25][105], DATA[25][91], DATA[25][77], DATA[25][49], DATA[25][35], DATA[25][21], DATA[25][7], DATA[25][242], DATA[25][228], DATA[25][214], DATA[25][200], DATA[25][172], DATA[25][158], DATA[25][144], DATA[25][130], DATA[25][112], DATA[25][98], DATA[25][84], DATA[25][70], DATA[25][42], DATA[25][28], DATA[25][14], DATA[25][0], DATA[24][249], DATA[24][235], DATA[24][221], DATA[24][207], DATA[24][179], DATA[24][165], DATA[24][151], DATA[24][137], DATA[24][119], DATA[24][105], DATA[24][91], DATA[24][77], DATA[24][49], DATA[24][35], DATA[24][21], DATA[24][7], DATA[24][242], DATA[24][228], DATA[24][214], DATA[24][200], DATA[24][172], DATA[24][158], DATA[24][144], DATA[24][130], DATA[24][112], DATA[24][98], DATA[24][84], DATA[24][70], DATA[24][42], DATA[24][28], DATA[24][14], DATA[24][0], DATA[27][250], DATA[27][236], DATA[27][222], DATA[27][208], DATA[27][180], DATA[27][166], DATA[27][152], DATA[27][138], DATA[27][120], DATA[27][106], DATA[27][92], DATA[27][78], DATA[27][50], DATA[27][36], DATA[27][22], DATA[27][8], DATA[27][243], DATA[27][229], DATA[27][215], DATA[27][201], DATA[27][173], DATA[27][159], DATA[27][145], DATA[27][131], DATA[27][113], DATA[27][99], DATA[27][85], DATA[27][71], DATA[27][43], DATA[27][29], DATA[27][15], DATA[27][1], DATA[26][250], DATA[26][236], DATA[26][222], DATA[26][208], DATA[26][180], DATA[26][166], DATA[26][152], DATA[26][138], DATA[26][120], DATA[26][106], DATA[26][92], DATA[26][78], DATA[26][50], DATA[26][36], DATA[26][22], DATA[26][8], DATA[26][243], DATA[26][229], DATA[26][215], DATA[26][201], DATA[26][173], DATA[26][159], DATA[26][145], DATA[26][131], DATA[26][113], DATA[26][99], DATA[26][85], DATA[26][71], DATA[26][43], DATA[26][29], DATA[26][15], DATA[26][1], DATA[25][250], DATA[25][236], DATA[25][222], DATA[25][208], DATA[25][180], DATA[25][166], DATA[25][152], DATA[25][138], DATA[25][120], DATA[25][106], DATA[25][92], DATA[25][78], DATA[25][50], DATA[25][36], DATA[25][22], DATA[25][8], DATA[25][243], DATA[25][229], DATA[25][215], DATA[25][201], DATA[25][173], DATA[25][159], DATA[25][145], DATA[25][131], DATA[25][113], DATA[25][99], DATA[25][85], DATA[25][71], DATA[25][43], DATA[25][29], DATA[25][15], DATA[25][1], DATA[24][250], DATA[24][236], DATA[24][222], DATA[24][208], DATA[24][180], DATA[24][166], DATA[24][152], DATA[24][138], DATA[24][120], DATA[24][106], DATA[24][92], DATA[24][78], DATA[24][50], DATA[24][36], DATA[24][22], DATA[24][8], DATA[24][243], DATA[24][229], DATA[24][215], DATA[24][201], DATA[24][173], DATA[24][159], DATA[24][145], DATA[24][131], DATA[24][113], DATA[24][99], DATA[24][85], DATA[24][71], DATA[24][43], DATA[24][29], DATA[24][15], DATA[24][1], DATA[27][251], DATA[27][237], DATA[27][223], DATA[27][209], DATA[27][181], DATA[27][167], DATA[27][153], DATA[27][139], DATA[27][121], DATA[27][107], DATA[27][93], DATA[27][79], DATA[27][51], DATA[27][37], DATA[27][23], DATA[27][9], DATA[27][244], DATA[27][230], DATA[27][216], DATA[27][202], DATA[27][174], DATA[27][160], DATA[27][146], DATA[27][132], DATA[27][114], DATA[27][100], DATA[27][86], DATA[27][72], DATA[27][44], DATA[27][30], DATA[27][16], DATA[27][2], DATA[26][251], DATA[26][237], DATA[26][223], DATA[26][209], DATA[26][181], DATA[26][167], DATA[26][153], DATA[26][139], DATA[26][121], DATA[26][107], DATA[26][93], DATA[26][79], DATA[26][51], DATA[26][37], DATA[26][23], DATA[26][9], DATA[26][244], DATA[26][230], DATA[26][216], DATA[26][202], DATA[26][174], DATA[26][160], DATA[26][146], DATA[26][132], DATA[26][114], DATA[26][100], DATA[26][86], DATA[26][72], DATA[26][44], DATA[26][30], DATA[26][16], DATA[26][2], DATA[25][251], DATA[25][237], DATA[25][223], DATA[25][209], DATA[25][181], DATA[25][167], DATA[25][153], DATA[25][139], DATA[25][121], DATA[25][107], DATA[25][93], DATA[25][79], DATA[25][51], DATA[25][37], DATA[25][23], DATA[25][9], DATA[25][244], DATA[25][230], DATA[25][216], DATA[25][202], DATA[25][174], DATA[25][160], DATA[25][146], DATA[25][132], DATA[25][114], DATA[25][100], DATA[25][86], DATA[25][72], DATA[25][44], DATA[25][30], DATA[25][16], DATA[25][2], DATA[24][251], DATA[24][237], DATA[24][223], DATA[24][209], DATA[24][181], DATA[24][167], DATA[24][153], DATA[24][139], DATA[24][121], DATA[24][107], DATA[24][93], DATA[24][79], DATA[24][51], DATA[24][37], DATA[24][23], DATA[24][9], DATA[24][244], DATA[24][230], DATA[24][216], DATA[24][202], DATA[24][174], DATA[24][160], DATA[24][146], DATA[24][132], DATA[24][114], DATA[24][100], DATA[24][86], DATA[24][72], DATA[24][44], DATA[24][30], DATA[24][16], DATA[24][2], DATA[27][252], DATA[27][238], DATA[27][224], DATA[27][210], DATA[27][182], DATA[27][168], DATA[27][154], DATA[27][140], DATA[27][122], DATA[27][108], DATA[27][94], DATA[27][80], DATA[27][52], DATA[27][38], DATA[27][24], DATA[27][10], DATA[27][245], DATA[27][231], DATA[27][217], DATA[27][203], DATA[27][175], DATA[27][161], DATA[27][147], DATA[27][133], DATA[27][115], DATA[27][101], DATA[27][87], DATA[27][73], DATA[27][45], DATA[27][31], DATA[27][17], DATA[27][3], DATA[26][252], DATA[26][238], DATA[26][224], DATA[26][210], DATA[26][182], DATA[26][168], DATA[26][154], DATA[26][140], DATA[26][122], DATA[26][108], DATA[26][94], DATA[26][80], DATA[26][52], DATA[26][38], DATA[26][24], DATA[26][10], DATA[26][245], DATA[26][231], DATA[26][217], DATA[26][203], DATA[26][175], DATA[26][161], DATA[26][147], DATA[26][133], DATA[26][115], DATA[26][101], DATA[26][87], DATA[26][73], DATA[26][45], DATA[26][31], DATA[26][17], DATA[26][3], DATA[25][252], DATA[25][238], DATA[25][224], DATA[25][210], DATA[25][182], DATA[25][168], DATA[25][154], DATA[25][140], DATA[25][122], DATA[25][108], DATA[25][94], DATA[25][80], DATA[25][52], DATA[25][38], DATA[25][24], DATA[25][10], DATA[25][245], DATA[25][231], DATA[25][217], DATA[25][203], DATA[25][175], DATA[25][161], DATA[25][147], DATA[25][133], DATA[25][115], DATA[25][101], DATA[25][87], DATA[25][73], DATA[25][45], DATA[25][31], DATA[25][17], DATA[25][3], DATA[24][252], DATA[24][238], DATA[24][224], DATA[24][210], DATA[24][182], DATA[24][168], DATA[24][154], DATA[24][140], DATA[24][122], DATA[24][108], DATA[24][94], DATA[24][80], DATA[24][52], DATA[24][38], DATA[24][24], DATA[24][10], DATA[24][245], DATA[24][231], DATA[24][217], DATA[24][203], DATA[24][175], DATA[24][161], DATA[24][147], DATA[24][133], DATA[24][115], DATA[24][101], DATA[24][87], DATA[24][73], DATA[24][45], DATA[24][31], DATA[24][17], DATA[24][3], DATA[27][253], DATA[27][239], DATA[27][225], DATA[27][211], DATA[27][183], DATA[27][169], DATA[27][155], DATA[27][141], DATA[27][123], DATA[27][109], DATA[27][95], DATA[27][81], DATA[27][53], DATA[27][39], DATA[27][25], DATA[27][11], DATA[27][246], DATA[27][232], DATA[27][218], DATA[27][204], DATA[27][176], DATA[27][162], DATA[27][148], DATA[27][134], DATA[27][116], DATA[27][102], DATA[27][88], DATA[27][74], DATA[27][46], DATA[27][32], DATA[27][18], DATA[27][4], DATA[26][253], DATA[26][239], DATA[26][225], DATA[26][211], DATA[26][183], DATA[26][169], DATA[26][155], DATA[26][141], DATA[26][123], DATA[26][109], DATA[26][95], DATA[26][81], DATA[26][53], DATA[26][39], DATA[26][25], DATA[26][11], DATA[26][246], DATA[26][232], DATA[26][218], DATA[26][204], DATA[26][176], DATA[26][162], DATA[26][148], DATA[26][134], DATA[26][116], DATA[26][102], DATA[26][88], DATA[26][74], DATA[26][46], DATA[26][32], DATA[26][18], DATA[26][4], DATA[25][253], DATA[25][239], DATA[25][225], DATA[25][211], DATA[25][183], DATA[25][169], DATA[25][155], DATA[25][141], DATA[25][123], DATA[25][109], DATA[25][95], DATA[25][81], DATA[25][53], DATA[25][39], DATA[25][25], DATA[25][11], DATA[25][246], DATA[25][232], DATA[25][218], DATA[25][204], DATA[25][176], DATA[25][162], DATA[25][148], DATA[25][134], DATA[25][116], DATA[25][102], DATA[25][88], DATA[25][74], DATA[25][46], DATA[25][32], DATA[25][18], DATA[25][4], DATA[24][253], DATA[24][239], DATA[24][225], DATA[24][211], DATA[24][183], DATA[24][169], DATA[24][155], DATA[24][141], DATA[24][123], DATA[24][109], DATA[24][95], DATA[24][81], DATA[24][53], DATA[24][39], DATA[24][25], DATA[24][11], DATA[24][246], DATA[24][232], DATA[24][218], DATA[24][204], DATA[24][176], DATA[24][162], DATA[24][148], DATA[24][134], DATA[24][116], DATA[24][102], DATA[24][88], DATA[24][74], DATA[24][46], DATA[24][32], DATA[24][18], DATA[24][4], DATA[27][254], DATA[27][240], DATA[27][226], DATA[27][212], DATA[27][184], DATA[27][170], DATA[27][156], DATA[27][142], DATA[27][124], DATA[27][110], DATA[27][96], DATA[27][82], DATA[27][54], DATA[27][40], DATA[27][26], DATA[27][12], DATA[27][247], DATA[27][233], DATA[27][219], DATA[27][205], DATA[27][177], DATA[27][163], DATA[27][149], DATA[27][135], DATA[27][117], DATA[27][103], DATA[27][89], DATA[27][75], DATA[27][47], DATA[27][33], DATA[27][19], DATA[27][5], DATA[26][254], DATA[26][240], DATA[26][226], DATA[26][212], DATA[26][184], DATA[26][170], DATA[26][156], DATA[26][142], DATA[26][124], DATA[26][110], DATA[26][96], DATA[26][82], DATA[26][54], DATA[26][40], DATA[26][26], DATA[26][12], DATA[26][247], DATA[26][233], DATA[26][219], DATA[26][205], DATA[26][177], DATA[26][163], DATA[26][149], DATA[26][135], DATA[26][117], DATA[26][103], DATA[26][89], DATA[26][75], DATA[26][47], DATA[26][33], DATA[26][19], DATA[26][5], DATA[25][254], DATA[25][240], DATA[25][226], DATA[25][212], DATA[25][184], DATA[25][170], DATA[25][156], DATA[25][142], DATA[25][124], DATA[25][110], DATA[25][96], DATA[25][82], DATA[25][54], DATA[25][40], DATA[25][26], DATA[25][12], DATA[25][247], DATA[25][233], DATA[25][219], DATA[25][205], DATA[25][177], DATA[25][163], DATA[25][149], DATA[25][135], DATA[25][117], DATA[25][103], DATA[25][89], DATA[25][75], DATA[25][47], DATA[25][33], DATA[25][19], DATA[25][5], DATA[24][254], DATA[24][240], DATA[24][226], DATA[24][212], DATA[24][184], DATA[24][170], DATA[24][156], DATA[24][142], DATA[24][124], DATA[24][110], DATA[24][96], DATA[24][82], DATA[24][54], DATA[24][40], DATA[24][26], DATA[24][12], DATA[24][247], DATA[24][233], DATA[24][219], DATA[24][205], DATA[24][177], DATA[24][163], DATA[24][149], DATA[24][135], DATA[24][117], DATA[24][103], DATA[24][89], DATA[24][75], DATA[24][47], DATA[24][33], DATA[24][19], DATA[24][5], DATA[27][255], DATA[27][241], DATA[27][227], DATA[27][213], DATA[27][185], DATA[27][171], DATA[27][157], DATA[27][143], DATA[27][125], DATA[27][111], DATA[27][97], DATA[27][83], DATA[27][55], DATA[27][41], DATA[27][27], DATA[27][13], DATA[27][248], DATA[27][234], DATA[27][220], DATA[27][206], DATA[27][178], DATA[27][164], DATA[27][150], DATA[27][136], DATA[27][118], DATA[27][104], DATA[27][90], DATA[27][76], DATA[27][48], DATA[27][34], DATA[27][20], DATA[27][6], DATA[26][255], DATA[26][241], DATA[26][227], DATA[26][213], DATA[26][185], DATA[26][171], DATA[26][157], DATA[26][143], DATA[26][125], DATA[26][111], DATA[26][97], DATA[26][83], DATA[26][55], DATA[26][41], DATA[26][27], DATA[26][13], DATA[26][248], DATA[26][234], DATA[26][220], DATA[26][206], DATA[26][178], DATA[26][164], DATA[26][150], DATA[26][136], DATA[26][118], DATA[26][104], DATA[26][90], DATA[26][76], DATA[26][48], DATA[26][34], DATA[26][20], DATA[26][6], DATA[25][255], DATA[25][241], DATA[25][227], DATA[25][213], DATA[25][185], DATA[25][171], DATA[25][157], DATA[25][143], DATA[25][125], DATA[25][111], DATA[25][97], DATA[25][83], DATA[25][55], DATA[25][41], DATA[25][27], DATA[25][13], DATA[25][248], DATA[25][234], DATA[25][220], DATA[25][206], DATA[25][178], DATA[25][164], DATA[25][150], DATA[25][136], DATA[25][118], DATA[25][104], DATA[25][90], DATA[25][76], DATA[25][48], DATA[25][34], DATA[25][20], DATA[25][6], DATA[24][255], DATA[24][241], DATA[24][227], DATA[24][213], DATA[24][185], DATA[24][171], DATA[24][157], DATA[24][143], DATA[24][125], DATA[24][111], DATA[24][97], DATA[24][83], DATA[24][55], DATA[24][41], DATA[24][27], DATA[24][13], DATA[24][248], DATA[24][234], DATA[24][220], DATA[24][206], DATA[24][178], DATA[24][164], DATA[24][150], DATA[24][136], DATA[24][118], DATA[24][104], DATA[24][90], DATA[24][76], DATA[24][48], DATA[24][34], DATA[24][20], DATA[24][6], DATA[23][249], DATA[23][235], DATA[23][221], DATA[23][207], DATA[23][179], DATA[23][165], DATA[23][151], DATA[23][137], DATA[23][119], DATA[23][105], DATA[23][91], DATA[23][77], DATA[23][49], DATA[23][35], DATA[23][21], DATA[23][7], DATA[23][242], DATA[23][228], DATA[23][214], DATA[23][200], DATA[23][172], DATA[23][158], DATA[23][144], DATA[23][130], DATA[23][112], DATA[23][98], DATA[23][84], DATA[23][70], DATA[23][42], DATA[23][28], DATA[23][14], DATA[23][0], DATA[22][249], DATA[22][235], DATA[22][221], DATA[22][207], DATA[22][179], DATA[22][165], DATA[22][151], DATA[22][137], DATA[22][119], DATA[22][105], DATA[22][91], DATA[22][77], DATA[22][49], DATA[22][35], DATA[22][21], DATA[22][7], DATA[22][242], DATA[22][228], DATA[22][214], DATA[22][200], DATA[22][172], DATA[22][158], DATA[22][144], DATA[22][130], DATA[22][112], DATA[22][98], DATA[22][84], DATA[22][70], DATA[22][42], DATA[22][28], DATA[22][14], DATA[22][0], DATA[21][249], DATA[21][235], DATA[21][221], DATA[21][207], DATA[21][179], DATA[21][165], DATA[21][151], DATA[21][137], DATA[21][119], DATA[21][105], DATA[21][91], DATA[21][77], DATA[21][49], DATA[21][35], DATA[21][21], DATA[21][7], DATA[21][242], DATA[21][228], DATA[21][214], DATA[21][200], DATA[21][172], DATA[21][158], DATA[21][144], DATA[21][130], DATA[21][112], DATA[21][98], DATA[21][84], DATA[21][70], DATA[21][42], DATA[21][28], DATA[21][14], DATA[21][0], DATA[20][249], DATA[20][235], DATA[20][221], DATA[20][207], DATA[20][179], DATA[20][165], DATA[20][151], DATA[20][137], DATA[20][119], DATA[20][105], DATA[20][91], DATA[20][77], DATA[20][49], DATA[20][35], DATA[20][21], DATA[20][7], DATA[20][242], DATA[20][228], DATA[20][214], DATA[20][200], DATA[20][172], DATA[20][158], DATA[20][144], DATA[20][130], DATA[20][112], DATA[20][98], DATA[20][84], DATA[20][70], DATA[20][42], DATA[20][28], DATA[20][14], DATA[20][0], DATA[23][250], DATA[23][236], DATA[23][222], DATA[23][208], DATA[23][180], DATA[23][166], DATA[23][152], DATA[23][138], DATA[23][120], DATA[23][106], DATA[23][92], DATA[23][78], DATA[23][50], DATA[23][36], DATA[23][22], DATA[23][8], DATA[23][243], DATA[23][229], DATA[23][215], DATA[23][201], DATA[23][173], DATA[23][159], DATA[23][145], DATA[23][131], DATA[23][113], DATA[23][99], DATA[23][85], DATA[23][71], DATA[23][43], DATA[23][29], DATA[23][15], DATA[23][1], DATA[22][250], DATA[22][236], DATA[22][222], DATA[22][208], DATA[22][180], DATA[22][166], DATA[22][152], DATA[22][138], DATA[22][120], DATA[22][106], DATA[22][92], DATA[22][78], DATA[22][50], DATA[22][36], DATA[22][22], DATA[22][8], DATA[22][243], DATA[22][229], DATA[22][215], DATA[22][201], DATA[22][173], DATA[22][159], DATA[22][145], DATA[22][131], DATA[22][113], DATA[22][99], DATA[22][85], DATA[22][71], DATA[22][43], DATA[22][29], DATA[22][15], DATA[22][1], DATA[21][250], DATA[21][236], DATA[21][222], DATA[21][208], DATA[21][180], DATA[21][166], DATA[21][152], DATA[21][138], DATA[21][120], DATA[21][106], DATA[21][92], DATA[21][78], DATA[21][50], DATA[21][36], DATA[21][22], DATA[21][8], DATA[21][243], DATA[21][229], DATA[21][215], DATA[21][201], DATA[21][173], DATA[21][159], DATA[21][145], DATA[21][131], DATA[21][113], DATA[21][99], DATA[21][85], DATA[21][71], DATA[21][43], DATA[21][29], DATA[21][15], DATA[21][1], DATA[20][250], DATA[20][236], DATA[20][222], DATA[20][208], DATA[20][180], DATA[20][166], DATA[20][152], DATA[20][138], DATA[20][120], DATA[20][106], DATA[20][92], DATA[20][78], DATA[20][50], DATA[20][36], DATA[20][22], DATA[20][8], DATA[20][243], DATA[20][229], DATA[20][215], DATA[20][201], DATA[20][173], DATA[20][159], DATA[20][145], DATA[20][131], DATA[20][113], DATA[20][99], DATA[20][85], DATA[20][71], DATA[20][43], DATA[20][29], DATA[20][15], DATA[20][1], DATA[23][251], DATA[23][237], DATA[23][223], DATA[23][209], DATA[23][181], DATA[23][167], DATA[23][153], DATA[23][139], DATA[23][121], DATA[23][107], DATA[23][93], DATA[23][79], DATA[23][51], DATA[23][37], DATA[23][23], DATA[23][9], DATA[23][244], DATA[23][230], DATA[23][216], DATA[23][202], DATA[23][174], DATA[23][160], DATA[23][146], DATA[23][132], DATA[23][114], DATA[23][100], DATA[23][86], DATA[23][72], DATA[23][44], DATA[23][30], DATA[23][16], DATA[23][2], DATA[22][251], DATA[22][237], DATA[22][223], DATA[22][209], DATA[22][181], DATA[22][167], DATA[22][153], DATA[22][139], DATA[22][121], DATA[22][107], DATA[22][93], DATA[22][79], DATA[22][51], DATA[22][37], DATA[22][23], DATA[22][9], DATA[22][244], DATA[22][230], DATA[22][216], DATA[22][202], DATA[22][174], DATA[22][160], DATA[22][146], DATA[22][132], DATA[22][114], DATA[22][100], DATA[22][86], DATA[22][72], DATA[22][44], DATA[22][30], DATA[22][16], DATA[22][2], DATA[21][251], DATA[21][237], DATA[21][223], DATA[21][209], DATA[21][181], DATA[21][167], DATA[21][153], DATA[21][139], DATA[21][121], DATA[21][107], DATA[21][93], DATA[21][79], DATA[21][51], DATA[21][37], DATA[21][23], DATA[21][9], DATA[21][244], DATA[21][230], DATA[21][216], DATA[21][202], DATA[21][174], DATA[21][160], DATA[21][146], DATA[21][132], DATA[21][114], DATA[21][100], DATA[21][86], DATA[21][72], DATA[21][44], DATA[21][30], DATA[21][16], DATA[21][2], DATA[20][251], DATA[20][237], DATA[20][223], DATA[20][209], DATA[20][181], DATA[20][167], DATA[20][153], DATA[20][139], DATA[20][121], DATA[20][107], DATA[20][93], DATA[20][79], DATA[20][51], DATA[20][37], DATA[20][23], DATA[20][9], DATA[20][244], DATA[20][230], DATA[20][216], DATA[20][202], DATA[20][174], DATA[20][160], DATA[20][146], DATA[20][132], DATA[20][114], DATA[20][100], DATA[20][86], DATA[20][72], DATA[20][44], DATA[20][30], DATA[20][16], DATA[20][2], DATA[23][252], DATA[23][238], DATA[23][224], DATA[23][210], DATA[23][182], DATA[23][168], DATA[23][154], DATA[23][140], DATA[23][122], DATA[23][108], DATA[23][94], DATA[23][80], DATA[23][52], DATA[23][38], DATA[23][24], DATA[23][10], DATA[23][245], DATA[23][231], DATA[23][217], DATA[23][203], DATA[23][175], DATA[23][161], DATA[23][147], DATA[23][133], DATA[23][115], DATA[23][101], DATA[23][87], DATA[23][73], DATA[23][45], DATA[23][31], DATA[23][17], DATA[23][3], DATA[22][252], DATA[22][238], DATA[22][224], DATA[22][210], DATA[22][182], DATA[22][168], DATA[22][154], DATA[22][140], DATA[22][122], DATA[22][108], DATA[22][94], DATA[22][80], DATA[22][52], DATA[22][38], DATA[22][24], DATA[22][10], DATA[22][245], DATA[22][231], DATA[22][217], DATA[22][203], DATA[22][175], DATA[22][161], DATA[22][147], DATA[22][133], DATA[22][115], DATA[22][101], DATA[22][87], DATA[22][73], DATA[22][45], DATA[22][31], DATA[22][17], DATA[22][3], DATA[21][252], DATA[21][238], DATA[21][224], DATA[21][210], DATA[21][182], DATA[21][168], DATA[21][154], DATA[21][140], DATA[21][122], DATA[21][108], DATA[21][94], DATA[21][80], DATA[21][52], DATA[21][38], DATA[21][24], DATA[21][10], DATA[21][245], DATA[21][231], DATA[21][217], DATA[21][203], DATA[21][175], DATA[21][161], DATA[21][147], DATA[21][133], DATA[21][115], DATA[21][101], DATA[21][87], DATA[21][73], DATA[21][45], DATA[21][31], DATA[21][17], DATA[21][3], DATA[20][252], DATA[20][238], DATA[20][224], DATA[20][210], DATA[20][182], DATA[20][168], DATA[20][154], DATA[20][140], DATA[20][122], DATA[20][108], DATA[20][94], DATA[20][80], DATA[20][52], DATA[20][38], DATA[20][24], DATA[20][10], DATA[20][245], DATA[20][231], DATA[20][217], DATA[20][203], DATA[20][175], DATA[20][161], DATA[20][147], DATA[20][133], DATA[20][115], DATA[20][101], DATA[20][87], DATA[20][73], DATA[20][45], DATA[20][31], DATA[20][17], DATA[20][3], DATA[23][253], DATA[23][239], DATA[23][225], DATA[23][211], DATA[23][183], DATA[23][169], DATA[23][155], DATA[23][141], DATA[23][123], DATA[23][109], DATA[23][95], DATA[23][81], DATA[23][53], DATA[23][39], DATA[23][25], DATA[23][11], DATA[23][246], DATA[23][232], DATA[23][218], DATA[23][204], DATA[23][176], DATA[23][162], DATA[23][148], DATA[23][134], DATA[23][116], DATA[23][102], DATA[23][88], DATA[23][74], DATA[23][46], DATA[23][32], DATA[23][18], DATA[23][4], DATA[22][253], DATA[22][239], DATA[22][225], DATA[22][211], DATA[22][183], DATA[22][169], DATA[22][155], DATA[22][141], DATA[22][123], DATA[22][109], DATA[22][95], DATA[22][81], DATA[22][53], DATA[22][39], DATA[22][25], DATA[22][11], DATA[22][246], DATA[22][232], DATA[22][218], DATA[22][204], DATA[22][176], DATA[22][162], DATA[22][148], DATA[22][134], DATA[22][116], DATA[22][102], DATA[22][88], DATA[22][74], DATA[22][46], DATA[22][32], DATA[22][18], DATA[22][4], DATA[21][253], DATA[21][239], DATA[21][225], DATA[21][211], DATA[21][183], DATA[21][169], DATA[21][155], DATA[21][141], DATA[21][123], DATA[21][109], DATA[21][95], DATA[21][81], DATA[21][53], DATA[21][39], DATA[21][25], DATA[21][11], DATA[21][246], DATA[21][232], DATA[21][218], DATA[21][204], DATA[21][176], DATA[21][162], DATA[21][148], DATA[21][134], DATA[21][116], DATA[21][102], DATA[21][88], DATA[21][74], DATA[21][46], DATA[21][32], DATA[21][18], DATA[21][4], DATA[20][253], DATA[20][239], DATA[20][225], DATA[20][211], DATA[20][183], DATA[20][169], DATA[20][155], DATA[20][141], DATA[20][123], DATA[20][109], DATA[20][95], DATA[20][81], DATA[20][53], DATA[20][39], DATA[20][25], DATA[20][11], DATA[20][246], DATA[20][232], DATA[20][218], DATA[20][204], DATA[20][176], DATA[20][162], DATA[20][148], DATA[20][134], DATA[20][116], DATA[20][102], DATA[20][88], DATA[20][74], DATA[20][46], DATA[20][32], DATA[20][18], DATA[20][4], DATA[23][254], DATA[23][240], DATA[23][226], DATA[23][212], DATA[23][184], DATA[23][170], DATA[23][156], DATA[23][142], DATA[23][124], DATA[23][110], DATA[23][96], DATA[23][82], DATA[23][54], DATA[23][40], DATA[23][26], DATA[23][12], DATA[23][247], DATA[23][233], DATA[23][219], DATA[23][205], DATA[23][177], DATA[23][163], DATA[23][149], DATA[23][135], DATA[23][117], DATA[23][103], DATA[23][89], DATA[23][75], DATA[23][47], DATA[23][33], DATA[23][19], DATA[23][5], DATA[22][254], DATA[22][240], DATA[22][226], DATA[22][212], DATA[22][184], DATA[22][170], DATA[22][156], DATA[22][142], DATA[22][124], DATA[22][110], DATA[22][96], DATA[22][82], DATA[22][54], DATA[22][40], DATA[22][26], DATA[22][12], DATA[22][247], DATA[22][233], DATA[22][219], DATA[22][205], DATA[22][177], DATA[22][163], DATA[22][149], DATA[22][135], DATA[22][117], DATA[22][103], DATA[22][89], DATA[22][75], DATA[22][47], DATA[22][33], DATA[22][19], DATA[22][5], DATA[21][254], DATA[21][240], DATA[21][226], DATA[21][212], DATA[21][184], DATA[21][170], DATA[21][156], DATA[21][142], DATA[21][124], DATA[21][110], DATA[21][96], DATA[21][82], DATA[21][54], DATA[21][40], DATA[21][26], DATA[21][12], DATA[21][247], DATA[21][233], DATA[21][219], DATA[21][205], DATA[21][177], DATA[21][163], DATA[21][149], DATA[21][135], DATA[21][117], DATA[21][103], DATA[21][89], DATA[21][75], DATA[21][47], DATA[21][33], DATA[21][19], DATA[21][5], DATA[20][254], DATA[20][240], DATA[20][226], DATA[20][212], DATA[20][184], DATA[20][170], DATA[20][156], DATA[20][142], DATA[20][124], DATA[20][110], DATA[20][96], DATA[20][82], DATA[20][54], DATA[20][40], DATA[20][26], DATA[20][12], DATA[20][247], DATA[20][233], DATA[20][219], DATA[20][205], DATA[20][177], DATA[20][163], DATA[20][149], DATA[20][135], DATA[20][117], DATA[20][103], DATA[20][89], DATA[20][75], DATA[20][47], DATA[20][33], DATA[20][19], DATA[20][5], DATA[23][255], DATA[23][241], DATA[23][227], DATA[23][213], DATA[23][185], DATA[23][171], DATA[23][157], DATA[23][143], DATA[23][125], DATA[23][111], DATA[23][97], DATA[23][83], DATA[23][55], DATA[23][41], DATA[23][27], DATA[23][13], DATA[23][248], DATA[23][234], DATA[23][220], DATA[23][206], DATA[23][178], DATA[23][164], DATA[23][150], DATA[23][136], DATA[23][118], DATA[23][104], DATA[23][90], DATA[23][76], DATA[23][48], DATA[23][34], DATA[23][20], DATA[23][6], DATA[22][255], DATA[22][241], DATA[22][227], DATA[22][213], DATA[22][185], DATA[22][171], DATA[22][157], DATA[22][143], DATA[22][125], DATA[22][111], DATA[22][97], DATA[22][83], DATA[22][55], DATA[22][41], DATA[22][27], DATA[22][13], DATA[22][248], DATA[22][234], DATA[22][220], DATA[22][206], DATA[22][178], DATA[22][164], DATA[22][150], DATA[22][136], DATA[22][118], DATA[22][104], DATA[22][90], DATA[22][76], DATA[22][48], DATA[22][34], DATA[22][20], DATA[22][6], DATA[21][255], DATA[21][241], DATA[21][227], DATA[21][213], DATA[21][185], DATA[21][171], DATA[21][157], DATA[21][143], DATA[21][125], DATA[21][111], DATA[21][97], DATA[21][83], DATA[21][55], DATA[21][41], DATA[21][27], DATA[21][13], DATA[21][248], DATA[21][234], DATA[21][220], DATA[21][206], DATA[21][178], DATA[21][164], DATA[21][150], DATA[21][136], DATA[21][118], DATA[21][104], DATA[21][90], DATA[21][76], DATA[21][48], DATA[21][34], DATA[21][20], DATA[21][6], DATA[20][255], DATA[20][241], DATA[20][227], DATA[20][213], DATA[20][185], DATA[20][171], DATA[20][157], DATA[20][143], DATA[20][125], DATA[20][111], DATA[20][97], DATA[20][83], DATA[20][55], DATA[20][41], DATA[20][27], DATA[20][13], DATA[20][248], DATA[20][234], DATA[20][220], DATA[20][206], DATA[20][178], DATA[20][164], DATA[20][150], DATA[20][136], DATA[20][118], DATA[20][104], DATA[20][90], DATA[20][76], DATA[20][48], DATA[20][34], DATA[20][20], DATA[20][6], DATA[19][249], DATA[19][235], DATA[19][221], DATA[19][207], DATA[19][179], DATA[19][165], DATA[19][151], DATA[19][137], DATA[19][119], DATA[19][105], DATA[19][91], DATA[19][77], DATA[19][49], DATA[19][35], DATA[19][21], DATA[19][7], DATA[19][242], DATA[19][228], DATA[19][214], DATA[19][200], DATA[19][172], DATA[19][158], DATA[19][144], DATA[19][130], DATA[19][112], DATA[19][98], DATA[19][84], DATA[19][70], DATA[19][42], DATA[19][28], DATA[19][14], DATA[19][0], DATA[18][249], DATA[18][235], DATA[18][221], DATA[18][207], DATA[18][179], DATA[18][165], DATA[18][151], DATA[18][137], DATA[18][119], DATA[18][105], DATA[18][91], DATA[18][77], DATA[18][49], DATA[18][35], DATA[18][21], DATA[18][7], DATA[18][242], DATA[18][228], DATA[18][214], DATA[18][200], DATA[18][172], DATA[18][158], DATA[18][144], DATA[18][130], DATA[18][112], DATA[18][98], DATA[18][84], DATA[18][70], DATA[18][42], DATA[18][28], DATA[18][14], DATA[18][0], DATA[17][249], DATA[17][235], DATA[17][221], DATA[17][207], DATA[17][179], DATA[17][165], DATA[17][151], DATA[17][137], DATA[17][119], DATA[17][105], DATA[17][91], DATA[17][77], DATA[17][49], DATA[17][35], DATA[17][21], DATA[17][7], DATA[17][242], DATA[17][228], DATA[17][214], DATA[17][200], DATA[17][172], DATA[17][158], DATA[17][144], DATA[17][130], DATA[17][112], DATA[17][98], DATA[17][84], DATA[17][70], DATA[17][42], DATA[17][28], DATA[17][14], DATA[17][0], DATA[16][249], DATA[16][235], DATA[16][221], DATA[16][207], DATA[16][179], DATA[16][165], DATA[16][151], DATA[16][137], DATA[16][119], DATA[16][105], DATA[16][91], DATA[16][77], DATA[16][49], DATA[16][35], DATA[16][21], DATA[16][7], DATA[16][242], DATA[16][228], DATA[16][214], DATA[16][200], DATA[16][172], DATA[16][158], DATA[16][144], DATA[16][130], DATA[16][112], DATA[16][98], DATA[16][84], DATA[16][70], DATA[16][42], DATA[16][28], DATA[16][14], DATA[16][0], DATA[19][250], DATA[19][236], DATA[19][222], DATA[19][208], DATA[19][180], DATA[19][166], DATA[19][152], DATA[19][138], DATA[19][120], DATA[19][106], DATA[19][92], DATA[19][78], DATA[19][50], DATA[19][36], DATA[19][22], DATA[19][8], DATA[19][243], DATA[19][229], DATA[19][215], DATA[19][201], DATA[19][173], DATA[19][159], DATA[19][145], DATA[19][131], DATA[19][113], DATA[19][99], DATA[19][85], DATA[19][71], DATA[19][43], DATA[19][29], DATA[19][15], DATA[19][1], DATA[18][250], DATA[18][236], DATA[18][222], DATA[18][208], DATA[18][180], DATA[18][166], DATA[18][152], DATA[18][138], DATA[18][120], DATA[18][106], DATA[18][92], DATA[18][78], DATA[18][50], DATA[18][36], DATA[18][22], DATA[18][8], DATA[18][243], DATA[18][229], DATA[18][215], DATA[18][201], DATA[18][173], DATA[18][159], DATA[18][145], DATA[18][131], DATA[18][113], DATA[18][99], DATA[18][85], DATA[18][71], DATA[18][43], DATA[18][29], DATA[18][15], DATA[18][1], DATA[17][250], DATA[17][236], DATA[17][222], DATA[17][208], DATA[17][180], DATA[17][166], DATA[17][152], DATA[17][138], DATA[17][120], DATA[17][106], DATA[17][92], DATA[17][78], DATA[17][50], DATA[17][36], DATA[17][22], DATA[17][8], DATA[17][243], DATA[17][229], DATA[17][215], DATA[17][201], DATA[17][173], DATA[17][159], DATA[17][145], DATA[17][131], DATA[17][113], DATA[17][99], DATA[17][85], DATA[17][71], DATA[17][43], DATA[17][29], DATA[17][15], DATA[17][1], DATA[16][250], DATA[16][236], DATA[16][222], DATA[16][208], DATA[16][180], DATA[16][166], DATA[16][152], DATA[16][138], DATA[16][120], DATA[16][106], DATA[16][92], DATA[16][78], DATA[16][50], DATA[16][36], DATA[16][22], DATA[16][8], DATA[16][243], DATA[16][229], DATA[16][215], DATA[16][201], DATA[16][173], DATA[16][159], DATA[16][145], DATA[16][131], DATA[16][113], DATA[16][99], DATA[16][85], DATA[16][71], DATA[16][43], DATA[16][29], DATA[16][15], DATA[16][1], DATA[19][251], DATA[19][237], DATA[19][223], DATA[19][209], DATA[19][181], DATA[19][167], DATA[19][153], DATA[19][139], DATA[19][121], DATA[19][107], DATA[19][93], DATA[19][79], DATA[19][51], DATA[19][37], DATA[19][23], DATA[19][9], DATA[19][244], DATA[19][230], DATA[19][216], DATA[19][202], DATA[19][174], DATA[19][160], DATA[19][146], DATA[19][132], DATA[19][114], DATA[19][100], DATA[19][86], DATA[19][72], DATA[19][44], DATA[19][30], DATA[19][16], DATA[19][2], DATA[18][251], DATA[18][237], DATA[18][223], DATA[18][209], DATA[18][181], DATA[18][167], DATA[18][153], DATA[18][139], DATA[18][121], DATA[18][107], DATA[18][93], DATA[18][79], DATA[18][51], DATA[18][37], DATA[18][23], DATA[18][9], DATA[18][244], DATA[18][230], DATA[18][216], DATA[18][202], DATA[18][174], DATA[18][160], DATA[18][146], DATA[18][132], DATA[18][114], DATA[18][100], DATA[18][86], DATA[18][72], DATA[18][44], DATA[18][30], DATA[18][16], DATA[18][2], DATA[17][251], DATA[17][237], DATA[17][223], DATA[17][209], DATA[17][181], DATA[17][167], DATA[17][153], DATA[17][139], DATA[17][121], DATA[17][107], DATA[17][93], DATA[17][79], DATA[17][51], DATA[17][37], DATA[17][23], DATA[17][9], DATA[17][244], DATA[17][230], DATA[17][216], DATA[17][202], DATA[17][174], DATA[17][160], DATA[17][146], DATA[17][132], DATA[17][114], DATA[17][100], DATA[17][86], DATA[17][72], DATA[17][44], DATA[17][30], DATA[17][16], DATA[17][2], DATA[16][251], DATA[16][237], DATA[16][223], DATA[16][209], DATA[16][181], DATA[16][167], DATA[16][153], DATA[16][139], DATA[16][121], DATA[16][107], DATA[16][93], DATA[16][79], DATA[16][51], DATA[16][37], DATA[16][23], DATA[16][9], DATA[16][244], DATA[16][230], DATA[16][216], DATA[16][202], DATA[16][174], DATA[16][160], DATA[16][146], DATA[16][132], DATA[16][114], DATA[16][100], DATA[16][86], DATA[16][72], DATA[16][44], DATA[16][30], DATA[16][16], DATA[16][2], DATA[19][252], DATA[19][238], DATA[19][224], DATA[19][210], DATA[19][182], DATA[19][168], DATA[19][154], DATA[19][140], DATA[19][122], DATA[19][108], DATA[19][94], DATA[19][80], DATA[19][52], DATA[19][38], DATA[19][24], DATA[19][10], DATA[19][245], DATA[19][231], DATA[19][217], DATA[19][203], DATA[19][175], DATA[19][161], DATA[19][147], DATA[19][133], DATA[19][115], DATA[19][101], DATA[19][87], DATA[19][73], DATA[19][45], DATA[19][31], DATA[19][17], DATA[19][3], DATA[18][252], DATA[18][238], DATA[18][224], DATA[18][210], DATA[18][182], DATA[18][168], DATA[18][154], DATA[18][140], DATA[18][122], DATA[18][108], DATA[18][94], DATA[18][80], DATA[18][52], DATA[18][38], DATA[18][24], DATA[18][10], DATA[18][245], DATA[18][231], DATA[18][217], DATA[18][203], DATA[18][175], DATA[18][161], DATA[18][147], DATA[18][133], DATA[18][115], DATA[18][101], DATA[18][87], DATA[18][73], DATA[18][45], DATA[18][31], DATA[18][17], DATA[18][3], DATA[17][252], DATA[17][238], DATA[17][224], DATA[17][210], DATA[17][182], DATA[17][168], DATA[17][154], DATA[17][140], DATA[17][122], DATA[17][108], DATA[17][94], DATA[17][80], DATA[17][52], DATA[17][38], DATA[17][24], DATA[17][10], DATA[17][245], DATA[17][231], DATA[17][217], DATA[17][203], DATA[17][175], DATA[17][161], DATA[17][147], DATA[17][133], DATA[17][115], DATA[17][101], DATA[17][87], DATA[17][73], DATA[17][45], DATA[17][31], DATA[17][17], DATA[17][3], DATA[16][252], DATA[16][238], DATA[16][224], DATA[16][210], DATA[16][182], DATA[16][168], DATA[16][154], DATA[16][140], DATA[16][122], DATA[16][108], DATA[16][94], DATA[16][80], DATA[16][52], DATA[16][38], DATA[16][24], DATA[16][10], DATA[16][245], DATA[16][231], DATA[16][217], DATA[16][203], DATA[16][175], DATA[16][161], DATA[16][147], DATA[16][133], DATA[16][115], DATA[16][101], DATA[16][87], DATA[16][73], DATA[16][45], DATA[16][31], DATA[16][17], DATA[16][3], DATA[19][253], DATA[19][239], DATA[19][225], DATA[19][211], DATA[19][183], DATA[19][169], DATA[19][155], DATA[19][141], DATA[19][123], DATA[19][109], DATA[19][95], DATA[19][81], DATA[19][53], DATA[19][39], DATA[19][25], DATA[19][11], DATA[19][246], DATA[19][232], DATA[19][218], DATA[19][204], DATA[19][176], DATA[19][162], DATA[19][148], DATA[19][134], DATA[19][116], DATA[19][102], DATA[19][88], DATA[19][74], DATA[19][46], DATA[19][32], DATA[19][18], DATA[19][4], DATA[18][253], DATA[18][239], DATA[18][225], DATA[18][211], DATA[18][183], DATA[18][169], DATA[18][155], DATA[18][141], DATA[18][123], DATA[18][109], DATA[18][95], DATA[18][81], DATA[18][53], DATA[18][39], DATA[18][25], DATA[18][11], DATA[18][246], DATA[18][232], DATA[18][218], DATA[18][204], DATA[18][176], DATA[18][162], DATA[18][148], DATA[18][134], DATA[18][116], DATA[18][102], DATA[18][88], DATA[18][74], DATA[18][46], DATA[18][32], DATA[18][18], DATA[18][4], DATA[17][253], DATA[17][239], DATA[17][225], DATA[17][211], DATA[17][183], DATA[17][169], DATA[17][155], DATA[17][141], DATA[17][123], DATA[17][109], DATA[17][95], DATA[17][81], DATA[17][53], DATA[17][39], DATA[17][25], DATA[17][11], DATA[17][246], DATA[17][232], DATA[17][218], DATA[17][204], DATA[17][176], DATA[17][162], DATA[17][148], DATA[17][134], DATA[17][116], DATA[17][102], DATA[17][88], DATA[17][74], DATA[17][46], DATA[17][32], DATA[17][18], DATA[17][4], DATA[16][253], DATA[16][239], DATA[16][225], DATA[16][211], DATA[16][183], DATA[16][169], DATA[16][155], DATA[16][141], DATA[16][123], DATA[16][109], DATA[16][95], DATA[16][81], DATA[16][53], DATA[16][39], DATA[16][25], DATA[16][11], DATA[16][246], DATA[16][232], DATA[16][218], DATA[16][204], DATA[16][176], DATA[16][162], DATA[16][148], DATA[16][134], DATA[16][116], DATA[16][102], DATA[16][88], DATA[16][74], DATA[16][46], DATA[16][32], DATA[16][18], DATA[16][4], DATA[19][254], DATA[19][240], DATA[19][226], DATA[19][212], DATA[19][184], DATA[19][170], DATA[19][156], DATA[19][142], DATA[19][124], DATA[19][110], DATA[19][96], DATA[19][82], DATA[19][54], DATA[19][40], DATA[19][26], DATA[19][12], DATA[19][247], DATA[19][233], DATA[19][219], DATA[19][205], DATA[19][177], DATA[19][163], DATA[19][149], DATA[19][135], DATA[19][117], DATA[19][103], DATA[19][89], DATA[19][75], DATA[19][47], DATA[19][33], DATA[19][19], DATA[19][5], DATA[18][254], DATA[18][240], DATA[18][226], DATA[18][212], DATA[18][184], DATA[18][170], DATA[18][156], DATA[18][142], DATA[18][124], DATA[18][110], DATA[18][96], DATA[18][82], DATA[18][54], DATA[18][40], DATA[18][26], DATA[18][12], DATA[18][247], DATA[18][233], DATA[18][219], DATA[18][205], DATA[18][177], DATA[18][163], DATA[18][149], DATA[18][135], DATA[18][117], DATA[18][103], DATA[18][89], DATA[18][75], DATA[18][47], DATA[18][33], DATA[18][19], DATA[18][5], DATA[17][254], DATA[17][240], DATA[17][226], DATA[17][212], DATA[17][184], DATA[17][170], DATA[17][156], DATA[17][142], DATA[17][124], DATA[17][110], DATA[17][96], DATA[17][82], DATA[17][54], DATA[17][40], DATA[17][26], DATA[17][12], DATA[17][247], DATA[17][233], DATA[17][219], DATA[17][205], DATA[17][177], DATA[17][163], DATA[17][149], DATA[17][135], DATA[17][117], DATA[17][103], DATA[17][89], DATA[17][75], DATA[17][47], DATA[17][33], DATA[17][19], DATA[17][5], DATA[16][254], DATA[16][240], DATA[16][226], DATA[16][212], DATA[16][184], DATA[16][170], DATA[16][156], DATA[16][142], DATA[16][124], DATA[16][110], DATA[16][96], DATA[16][82], DATA[16][54], DATA[16][40], DATA[16][26], DATA[16][12], DATA[16][247], DATA[16][233], DATA[16][219], DATA[16][205], DATA[16][177], DATA[16][163], DATA[16][149], DATA[16][135], DATA[16][117], DATA[16][103], DATA[16][89], DATA[16][75], DATA[16][47], DATA[16][33], DATA[16][19], DATA[16][5], DATA[19][255], DATA[19][241], DATA[19][227], DATA[19][213], DATA[19][185], DATA[19][171], DATA[19][157], DATA[19][143], DATA[19][125], DATA[19][111], DATA[19][97], DATA[19][83], DATA[19][55], DATA[19][41], DATA[19][27], DATA[19][13], DATA[19][248], DATA[19][234], DATA[19][220], DATA[19][206], DATA[19][178], DATA[19][164], DATA[19][150], DATA[19][136], DATA[19][118], DATA[19][104], DATA[19][90], DATA[19][76], DATA[19][48], DATA[19][34], DATA[19][20], DATA[19][6], DATA[18][255], DATA[18][241], DATA[18][227], DATA[18][213], DATA[18][185], DATA[18][171], DATA[18][157], DATA[18][143], DATA[18][125], DATA[18][111], DATA[18][97], DATA[18][83], DATA[18][55], DATA[18][41], DATA[18][27], DATA[18][13], DATA[18][248], DATA[18][234], DATA[18][220], DATA[18][206], DATA[18][178], DATA[18][164], DATA[18][150], DATA[18][136], DATA[18][118], DATA[18][104], DATA[18][90], DATA[18][76], DATA[18][48], DATA[18][34], DATA[18][20], DATA[18][6], DATA[17][255], DATA[17][241], DATA[17][227], DATA[17][213], DATA[17][185], DATA[17][171], DATA[17][157], DATA[17][143], DATA[17][125], DATA[17][111], DATA[17][97], DATA[17][83], DATA[17][55], DATA[17][41], DATA[17][27], DATA[17][13], DATA[17][248], DATA[17][234], DATA[17][220], DATA[17][206], DATA[17][178], DATA[17][164], DATA[17][150], DATA[17][136], DATA[17][118], DATA[17][104], DATA[17][90], DATA[17][76], DATA[17][48], DATA[17][34], DATA[17][20], DATA[17][6], DATA[16][255], DATA[16][241], DATA[16][227], DATA[16][213], DATA[16][185], DATA[16][171], DATA[16][157], DATA[16][143], DATA[16][125], DATA[16][111], DATA[16][97], DATA[16][83], DATA[16][55], DATA[16][41], DATA[16][27], DATA[16][13], DATA[16][248], DATA[16][234], DATA[16][220], DATA[16][206], DATA[16][178], DATA[16][164], DATA[16][150], DATA[16][136], DATA[16][118], DATA[16][104], DATA[16][90], DATA[16][76], DATA[16][48], DATA[16][34], DATA[16][20], DATA[16][6], DATA[15][249], DATA[15][235], DATA[15][221], DATA[15][207], DATA[15][179], DATA[15][165], DATA[15][151], DATA[15][137], DATA[15][119], DATA[15][105], DATA[15][91], DATA[15][77], DATA[15][49], DATA[15][35], DATA[15][21], DATA[15][7], DATA[15][242], DATA[15][228], DATA[15][214], DATA[15][200], DATA[15][172], DATA[15][158], DATA[15][144], DATA[15][130], DATA[15][112], DATA[15][98], DATA[15][84], DATA[15][70], DATA[15][42], DATA[15][28], DATA[15][14], DATA[15][0], DATA[14][249], DATA[14][235], DATA[14][221], DATA[14][207], DATA[14][179], DATA[14][165], DATA[14][151], DATA[14][137], DATA[14][119], DATA[14][105], DATA[14][91], DATA[14][77], DATA[14][49], DATA[14][35], DATA[14][21], DATA[14][7], DATA[14][242], DATA[14][228], DATA[14][214], DATA[14][200], DATA[14][172], DATA[14][158], DATA[14][144], DATA[14][130], DATA[14][112], DATA[14][98], DATA[14][84], DATA[14][70], DATA[14][42], DATA[14][28], DATA[14][14], DATA[14][0], DATA[13][249], DATA[13][235], DATA[13][221], DATA[13][207], DATA[13][179], DATA[13][165], DATA[13][151], DATA[13][137], DATA[13][119], DATA[13][105], DATA[13][91], DATA[13][77], DATA[13][49], DATA[13][35], DATA[13][21], DATA[13][7], DATA[13][242], DATA[13][228], DATA[13][214], DATA[13][200], DATA[13][172], DATA[13][158], DATA[13][144], DATA[13][130], DATA[13][112], DATA[13][98], DATA[13][84], DATA[13][70], DATA[13][42], DATA[13][28], DATA[13][14], DATA[13][0], DATA[12][249], DATA[12][235], DATA[12][221], DATA[12][207], DATA[12][179], DATA[12][165], DATA[12][151], DATA[12][137], DATA[12][119], DATA[12][105], DATA[12][91], DATA[12][77], DATA[12][49], DATA[12][35], DATA[12][21], DATA[12][7], DATA[12][242], DATA[12][228], DATA[12][214], DATA[12][200], DATA[12][172], DATA[12][158], DATA[12][144], DATA[12][130], DATA[12][112], DATA[12][98], DATA[12][84], DATA[12][70], DATA[12][42], DATA[12][28], DATA[12][14], DATA[12][0], DATA[15][250], DATA[15][236], DATA[15][222], DATA[15][208], DATA[15][180], DATA[15][166], DATA[15][152], DATA[15][138], DATA[15][120], DATA[15][106], DATA[15][92], DATA[15][78], DATA[15][50], DATA[15][36], DATA[15][22], DATA[15][8], DATA[15][243], DATA[15][229], DATA[15][215], DATA[15][201], DATA[15][173], DATA[15][159], DATA[15][145], DATA[15][131], DATA[15][113], DATA[15][99], DATA[15][85], DATA[15][71], DATA[15][43], DATA[15][29], DATA[15][15], DATA[15][1], DATA[14][250], DATA[14][236], DATA[14][222], DATA[14][208], DATA[14][180], DATA[14][166], DATA[14][152], DATA[14][138], DATA[14][120], DATA[14][106], DATA[14][92], DATA[14][78], DATA[14][50], DATA[14][36], DATA[14][22], DATA[14][8], DATA[14][243], DATA[14][229], DATA[14][215], DATA[14][201], DATA[14][173], DATA[14][159], DATA[14][145], DATA[14][131], DATA[14][113], DATA[14][99], DATA[14][85], DATA[14][71], DATA[14][43], DATA[14][29], DATA[14][15], DATA[14][1], DATA[13][250], DATA[13][236], DATA[13][222], DATA[13][208], DATA[13][180], DATA[13][166], DATA[13][152], DATA[13][138], DATA[13][120], DATA[13][106], DATA[13][92], DATA[13][78], DATA[13][50], DATA[13][36], DATA[13][22], DATA[13][8], DATA[13][243], DATA[13][229], DATA[13][215], DATA[13][201], DATA[13][173], DATA[13][159], DATA[13][145], DATA[13][131], DATA[13][113], DATA[13][99], DATA[13][85], DATA[13][71], DATA[13][43], DATA[13][29], DATA[13][15], DATA[13][1], DATA[12][250], DATA[12][236], DATA[12][222], DATA[12][208], DATA[12][180], DATA[12][166], DATA[12][152], DATA[12][138], DATA[12][120], DATA[12][106], DATA[12][92], DATA[12][78], DATA[12][50], DATA[12][36], DATA[12][22], DATA[12][8], DATA[12][243], DATA[12][229], DATA[12][215], DATA[12][201], DATA[12][173], DATA[12][159], DATA[12][145], DATA[12][131], DATA[12][113], DATA[12][99], DATA[12][85], DATA[12][71], DATA[12][43], DATA[12][29], DATA[12][15], DATA[12][1], DATA[15][251], DATA[15][237], DATA[15][223], DATA[15][209], DATA[15][181], DATA[15][167], DATA[15][153], DATA[15][139], DATA[15][121], DATA[15][107], DATA[15][93], DATA[15][79], DATA[15][51], DATA[15][37], DATA[15][23], DATA[15][9], DATA[15][244], DATA[15][230], DATA[15][216], DATA[15][202], DATA[15][174], DATA[15][160], DATA[15][146], DATA[15][132], DATA[15][114], DATA[15][100], DATA[15][86], DATA[15][72], DATA[15][44], DATA[15][30], DATA[15][16], DATA[15][2], DATA[14][251], DATA[14][237], DATA[14][223], DATA[14][209], DATA[14][181], DATA[14][167], DATA[14][153], DATA[14][139], DATA[14][121], DATA[14][107], DATA[14][93], DATA[14][79], DATA[14][51], DATA[14][37], DATA[14][23], DATA[14][9], DATA[14][244], DATA[14][230], DATA[14][216], DATA[14][202], DATA[14][174], DATA[14][160], DATA[14][146], DATA[14][132], DATA[14][114], DATA[14][100], DATA[14][86], DATA[14][72], DATA[14][44], DATA[14][30], DATA[14][16], DATA[14][2], DATA[13][251], DATA[13][237], DATA[13][223], DATA[13][209], DATA[13][181], DATA[13][167], DATA[13][153], DATA[13][139], DATA[13][121], DATA[13][107], DATA[13][93], DATA[13][79], DATA[13][51], DATA[13][37], DATA[13][23], DATA[13][9], DATA[13][244], DATA[13][230], DATA[13][216], DATA[13][202], DATA[13][174], DATA[13][160], DATA[13][146], DATA[13][132], DATA[13][114], DATA[13][100], DATA[13][86], DATA[13][72], DATA[13][44], DATA[13][30], DATA[13][16], DATA[13][2], DATA[12][251], DATA[12][237], DATA[12][223], DATA[12][209], DATA[12][181], DATA[12][167], DATA[12][153], DATA[12][139], DATA[12][121], DATA[12][107], DATA[12][93], DATA[12][79], DATA[12][51], DATA[12][37], DATA[12][23], DATA[12][9], DATA[12][244], DATA[12][230], DATA[12][216], DATA[12][202], DATA[12][174], DATA[12][160], DATA[12][146], DATA[12][132], DATA[12][114], DATA[12][100], DATA[12][86], DATA[12][72], DATA[12][44], DATA[12][30], DATA[12][16], DATA[12][2], DATA[15][252], DATA[15][238], DATA[15][224], DATA[15][210], DATA[15][182], DATA[15][168], DATA[15][154], DATA[15][140], DATA[15][122], DATA[15][108], DATA[15][94], DATA[15][80], DATA[15][52], DATA[15][38], DATA[15][24], DATA[15][10], DATA[15][245], DATA[15][231], DATA[15][217], DATA[15][203], DATA[15][175], DATA[15][161], DATA[15][147], DATA[15][133], DATA[15][115], DATA[15][101], DATA[15][87], DATA[15][73], DATA[15][45], DATA[15][31], DATA[15][17], DATA[15][3], DATA[14][252], DATA[14][238], DATA[14][224], DATA[14][210], DATA[14][182], DATA[14][168], DATA[14][154], DATA[14][140], DATA[14][122], DATA[14][108], DATA[14][94], DATA[14][80], DATA[14][52], DATA[14][38], DATA[14][24], DATA[14][10], DATA[14][245], DATA[14][231], DATA[14][217], DATA[14][203], DATA[14][175], DATA[14][161], DATA[14][147], DATA[14][133], DATA[14][115], DATA[14][101], DATA[14][87], DATA[14][73], DATA[14][45], DATA[14][31], DATA[14][17], DATA[14][3], DATA[13][252], DATA[13][238], DATA[13][224], DATA[13][210], DATA[13][182], DATA[13][168], DATA[13][154], DATA[13][140], DATA[13][122], DATA[13][108], DATA[13][94], DATA[13][80], DATA[13][52], DATA[13][38], DATA[13][24], DATA[13][10], DATA[13][245], DATA[13][231], DATA[13][217], DATA[13][203], DATA[13][175], DATA[13][161], DATA[13][147], DATA[13][133], DATA[13][115], DATA[13][101], DATA[13][87], DATA[13][73], DATA[13][45], DATA[13][31], DATA[13][17], DATA[13][3], DATA[12][252], DATA[12][238], DATA[12][224], DATA[12][210], DATA[12][182], DATA[12][168], DATA[12][154], DATA[12][140], DATA[12][122], DATA[12][108], DATA[12][94], DATA[12][80], DATA[12][52], DATA[12][38], DATA[12][24], DATA[12][10], DATA[12][245], DATA[12][231], DATA[12][217], DATA[12][203], DATA[12][175], DATA[12][161], DATA[12][147], DATA[12][133], DATA[12][115], DATA[12][101], DATA[12][87], DATA[12][73], DATA[12][45], DATA[12][31], DATA[12][17], DATA[12][3], DATA[15][253], DATA[15][239], DATA[15][225], DATA[15][211], DATA[15][183], DATA[15][169], DATA[15][155], DATA[15][141], DATA[15][123], DATA[15][109], DATA[15][95], DATA[15][81], DATA[15][53], DATA[15][39], DATA[15][25], DATA[15][11], DATA[15][246], DATA[15][232], DATA[15][218], DATA[15][204], DATA[15][176], DATA[15][162], DATA[15][148], DATA[15][134], DATA[15][116], DATA[15][102], DATA[15][88], DATA[15][74], DATA[15][46], DATA[15][32], DATA[15][18], DATA[15][4], DATA[14][253], DATA[14][239], DATA[14][225], DATA[14][211], DATA[14][183], DATA[14][169], DATA[14][155], DATA[14][141], DATA[14][123], DATA[14][109], DATA[14][95], DATA[14][81], DATA[14][53], DATA[14][39], DATA[14][25], DATA[14][11], DATA[14][246], DATA[14][232], DATA[14][218], DATA[14][204], DATA[14][176], DATA[14][162], DATA[14][148], DATA[14][134], DATA[14][116], DATA[14][102], DATA[14][88], DATA[14][74], DATA[14][46], DATA[14][32], DATA[14][18], DATA[14][4], DATA[13][253], DATA[13][239], DATA[13][225], DATA[13][211], DATA[13][183], DATA[13][169], DATA[13][155], DATA[13][141], DATA[13][123], DATA[13][109], DATA[13][95], DATA[13][81], DATA[13][53], DATA[13][39], DATA[13][25], DATA[13][11], DATA[13][246], DATA[13][232], DATA[13][218], DATA[13][204], DATA[13][176], DATA[13][162], DATA[13][148], DATA[13][134], DATA[13][116], DATA[13][102], DATA[13][88], DATA[13][74], DATA[13][46], DATA[13][32], DATA[13][18], DATA[13][4], DATA[12][253], DATA[12][239], DATA[12][225], DATA[12][211], DATA[12][183], DATA[12][169], DATA[12][155], DATA[12][141], DATA[12][123], DATA[12][109], DATA[12][95], DATA[12][81], DATA[12][53], DATA[12][39], DATA[12][25], DATA[12][11], DATA[12][246], DATA[12][232], DATA[12][218], DATA[12][204], DATA[12][176], DATA[12][162], DATA[12][148], DATA[12][134], DATA[12][116], DATA[12][102], DATA[12][88], DATA[12][74], DATA[12][46], DATA[12][32], DATA[12][18], DATA[12][4], DATA[15][254], DATA[15][240], DATA[15][226], DATA[15][212], DATA[15][184], DATA[15][170], DATA[15][156], DATA[15][142], DATA[15][124], DATA[15][110], DATA[15][96], DATA[15][82], DATA[15][54], DATA[15][40], DATA[15][26], DATA[15][12], DATA[15][247], DATA[15][233], DATA[15][219], DATA[15][205], DATA[15][177], DATA[15][163], DATA[15][149], DATA[15][135], DATA[15][117], DATA[15][103], DATA[15][89], DATA[15][75], DATA[15][47], DATA[15][33], DATA[15][19], DATA[15][5], DATA[14][254], DATA[14][240], DATA[14][226], DATA[14][212], DATA[14][184], DATA[14][170], DATA[14][156], DATA[14][142], DATA[14][124], DATA[14][110], DATA[14][96], DATA[14][82], DATA[14][54], DATA[14][40], DATA[14][26], DATA[14][12], DATA[14][247], DATA[14][233], DATA[14][219], DATA[14][205], DATA[14][177], DATA[14][163], DATA[14][149], DATA[14][135], DATA[14][117], DATA[14][103], DATA[14][89], DATA[14][75], DATA[14][47], DATA[14][33], DATA[14][19], DATA[14][5], DATA[13][254], DATA[13][240], DATA[13][226], DATA[13][212], DATA[13][184], DATA[13][170], DATA[13][156], DATA[13][142], DATA[13][124], DATA[13][110], DATA[13][96], DATA[13][82], DATA[13][54], DATA[13][40], DATA[13][26], DATA[13][12], DATA[13][247], DATA[13][233], DATA[13][219], DATA[13][205], DATA[13][177], DATA[13][163], DATA[13][149], DATA[13][135], DATA[13][117], DATA[13][103], DATA[13][89], DATA[13][75], DATA[13][47], DATA[13][33], DATA[13][19], DATA[13][5], DATA[12][254], DATA[12][240], DATA[12][226], DATA[12][212], DATA[12][184], DATA[12][170], DATA[12][156], DATA[12][142], DATA[12][124], DATA[12][110], DATA[12][96], DATA[12][82], DATA[12][54], DATA[12][40], DATA[12][26], DATA[12][12], DATA[12][247], DATA[12][233], DATA[12][219], DATA[12][205], DATA[12][177], DATA[12][163], DATA[12][149], DATA[12][135], DATA[12][117], DATA[12][103], DATA[12][89], DATA[12][75], DATA[12][47], DATA[12][33], DATA[12][19], DATA[12][5], DATA[15][255], DATA[15][241], DATA[15][227], DATA[15][213], DATA[15][185], DATA[15][171], DATA[15][157], DATA[15][143], DATA[15][125], DATA[15][111], DATA[15][97], DATA[15][83], DATA[15][55], DATA[15][41], DATA[15][27], DATA[15][13], DATA[15][248], DATA[15][234], DATA[15][220], DATA[15][206], DATA[15][178], DATA[15][164], DATA[15][150], DATA[15][136], DATA[15][118], DATA[15][104], DATA[15][90], DATA[15][76], DATA[15][48], DATA[15][34], DATA[15][20], DATA[15][6], DATA[14][255], DATA[14][241], DATA[14][227], DATA[14][213], DATA[14][185], DATA[14][171], DATA[14][157], DATA[14][143], DATA[14][125], DATA[14][111], DATA[14][97], DATA[14][83], DATA[14][55], DATA[14][41], DATA[14][27], DATA[14][13], DATA[14][248], DATA[14][234], DATA[14][220], DATA[14][206], DATA[14][178], DATA[14][164], DATA[14][150], DATA[14][136], DATA[14][118], DATA[14][104], DATA[14][90], DATA[14][76], DATA[14][48], DATA[14][34], DATA[14][20], DATA[14][6], DATA[13][255], DATA[13][241], DATA[13][227], DATA[13][213], DATA[13][185], DATA[13][171], DATA[13][157], DATA[13][143], DATA[13][125], DATA[13][111], DATA[13][97], DATA[13][83], DATA[13][55], DATA[13][41], DATA[13][27], DATA[13][13], DATA[13][248], DATA[13][234], DATA[13][220], DATA[13][206], DATA[13][178], DATA[13][164], DATA[13][150], DATA[13][136], DATA[13][118], DATA[13][104], DATA[13][90], DATA[13][76], DATA[13][48], DATA[13][34], DATA[13][20], DATA[13][6], DATA[12][255], DATA[12][241], DATA[12][227], DATA[12][213], DATA[12][185], DATA[12][171], DATA[12][157], DATA[12][143], DATA[12][125], DATA[12][111], DATA[12][97], DATA[12][83], DATA[12][55], DATA[12][41], DATA[12][27], DATA[12][13], DATA[12][248], DATA[12][234], DATA[12][220], DATA[12][206], DATA[12][178], DATA[12][164], DATA[12][150], DATA[12][136], DATA[12][118], DATA[12][104], DATA[12][90], DATA[12][76], DATA[12][48], DATA[12][34], DATA[12][20], DATA[12][6], DATA[11][249], DATA[11][235], DATA[11][221], DATA[11][207], DATA[11][179], DATA[11][165], DATA[11][151], DATA[11][137], DATA[11][119], DATA[11][105], DATA[11][91], DATA[11][77], DATA[11][49], DATA[11][35], DATA[11][21], DATA[11][7], DATA[11][242], DATA[11][228], DATA[11][214], DATA[11][200], DATA[11][172], DATA[11][158], DATA[11][144], DATA[11][130], DATA[11][112], DATA[11][98], DATA[11][84], DATA[11][70], DATA[11][42], DATA[11][28], DATA[11][14], DATA[11][0], DATA[10][249], DATA[10][235], DATA[10][221], DATA[10][207], DATA[10][179], DATA[10][165], DATA[10][151], DATA[10][137], DATA[10][119], DATA[10][105], DATA[10][91], DATA[10][77], DATA[10][49], DATA[10][35], DATA[10][21], DATA[10][7], DATA[10][242], DATA[10][228], DATA[10][214], DATA[10][200], DATA[10][172], DATA[10][158], DATA[10][144], DATA[10][130], DATA[10][112], DATA[10][98], DATA[10][84], DATA[10][70], DATA[10][42], DATA[10][28], DATA[10][14], DATA[10][0], DATA[9][249], DATA[9][235], DATA[9][221], DATA[9][207], DATA[9][179], DATA[9][165], DATA[9][151], DATA[9][137], DATA[9][119], DATA[9][105], DATA[9][91], DATA[9][77], DATA[9][49], DATA[9][35], DATA[9][21], DATA[9][7], DATA[9][242], DATA[9][228], DATA[9][214], DATA[9][200], DATA[9][172], DATA[9][158], DATA[9][144], DATA[9][130], DATA[9][112], DATA[9][98], DATA[9][84], DATA[9][70], DATA[9][42], DATA[9][28], DATA[9][14], DATA[9][0], DATA[8][249], DATA[8][235], DATA[8][221], DATA[8][207], DATA[8][179], DATA[8][165], DATA[8][151], DATA[8][137], DATA[8][119], DATA[8][105], DATA[8][91], DATA[8][77], DATA[8][49], DATA[8][35], DATA[8][21], DATA[8][7], DATA[8][242], DATA[8][228], DATA[8][214], DATA[8][200], DATA[8][172], DATA[8][158], DATA[8][144], DATA[8][130], DATA[8][112], DATA[8][98], DATA[8][84], DATA[8][70], DATA[8][42], DATA[8][28], DATA[8][14], DATA[8][0], DATA[11][250], DATA[11][236], DATA[11][222], DATA[11][208], DATA[11][180], DATA[11][166], DATA[11][152], DATA[11][138], DATA[11][120], DATA[11][106], DATA[11][92], DATA[11][78], DATA[11][50], DATA[11][36], DATA[11][22], DATA[11][8], DATA[11][243], DATA[11][229], DATA[11][215], DATA[11][201], DATA[11][173], DATA[11][159], DATA[11][145], DATA[11][131], DATA[11][113], DATA[11][99], DATA[11][85], DATA[11][71], DATA[11][43], DATA[11][29], DATA[11][15], DATA[11][1], DATA[10][250], DATA[10][236], DATA[10][222], DATA[10][208], DATA[10][180], DATA[10][166], DATA[10][152], DATA[10][138], DATA[10][120], DATA[10][106], DATA[10][92], DATA[10][78], DATA[10][50], DATA[10][36], DATA[10][22], DATA[10][8], DATA[10][243], DATA[10][229], DATA[10][215], DATA[10][201], DATA[10][173], DATA[10][159], DATA[10][145], DATA[10][131], DATA[10][113], DATA[10][99], DATA[10][85], DATA[10][71], DATA[10][43], DATA[10][29], DATA[10][15], DATA[10][1], DATA[9][250], DATA[9][236], DATA[9][222], DATA[9][208], DATA[9][180], DATA[9][166], DATA[9][152], DATA[9][138], DATA[9][120], DATA[9][106], DATA[9][92], DATA[9][78], DATA[9][50], DATA[9][36], DATA[9][22], DATA[9][8], DATA[9][243], DATA[9][229], DATA[9][215], DATA[9][201], DATA[9][173], DATA[9][159], DATA[9][145], DATA[9][131], DATA[9][113], DATA[9][99], DATA[9][85], DATA[9][71], DATA[9][43], DATA[9][29], DATA[9][15], DATA[9][1], DATA[8][250], DATA[8][236], DATA[8][222], DATA[8][208], DATA[8][180], DATA[8][166], DATA[8][152], DATA[8][138], DATA[8][120], DATA[8][106], DATA[8][92], DATA[8][78], DATA[8][50], DATA[8][36], DATA[8][22], DATA[8][8], DATA[8][243], DATA[8][229], DATA[8][215], DATA[8][201], DATA[8][173], DATA[8][159], DATA[8][145], DATA[8][131], DATA[8][113], DATA[8][99], DATA[8][85], DATA[8][71], DATA[8][43], DATA[8][29], DATA[8][15], DATA[8][1], DATA[11][251], DATA[11][237], DATA[11][223], DATA[11][209], DATA[11][181], DATA[11][167], DATA[11][153], DATA[11][139], DATA[11][121], DATA[11][107], DATA[11][93], DATA[11][79], DATA[11][51], DATA[11][37], DATA[11][23], DATA[11][9], DATA[11][244], DATA[11][230], DATA[11][216], DATA[11][202], DATA[11][174], DATA[11][160], DATA[11][146], DATA[11][132], DATA[11][114], DATA[11][100], DATA[11][86], DATA[11][72], DATA[11][44], DATA[11][30], DATA[11][16], DATA[11][2], DATA[10][251], DATA[10][237], DATA[10][223], DATA[10][209], DATA[10][181], DATA[10][167], DATA[10][153], DATA[10][139], DATA[10][121], DATA[10][107], DATA[10][93], DATA[10][79], DATA[10][51], DATA[10][37], DATA[10][23], DATA[10][9], DATA[10][244], DATA[10][230], DATA[10][216], DATA[10][202], DATA[10][174], DATA[10][160], DATA[10][146], DATA[10][132], DATA[10][114], DATA[10][100], DATA[10][86], DATA[10][72], DATA[10][44], DATA[10][30], DATA[10][16], DATA[10][2], DATA[9][251], DATA[9][237], DATA[9][223], DATA[9][209], DATA[9][181], DATA[9][167], DATA[9][153], DATA[9][139], DATA[9][121], DATA[9][107], DATA[9][93], DATA[9][79], DATA[9][51], DATA[9][37], DATA[9][23], DATA[9][9], DATA[9][244], DATA[9][230], DATA[9][216], DATA[9][202], DATA[9][174], DATA[9][160], DATA[9][146], DATA[9][132], DATA[9][114], DATA[9][100], DATA[9][86], DATA[9][72], DATA[9][44], DATA[9][30], DATA[9][16], DATA[9][2], DATA[8][251], DATA[8][237], DATA[8][223], DATA[8][209], DATA[8][181], DATA[8][167], DATA[8][153], DATA[8][139], DATA[8][121], DATA[8][107], DATA[8][93], DATA[8][79], DATA[8][51], DATA[8][37], DATA[8][23], DATA[8][9], DATA[8][244], DATA[8][230], DATA[8][216], DATA[8][202], DATA[8][174], DATA[8][160], DATA[8][146], DATA[8][132], DATA[8][114], DATA[8][100], DATA[8][86], DATA[8][72], DATA[8][44], DATA[8][30], DATA[8][16], DATA[8][2], DATA[11][252], DATA[11][238], DATA[11][224], DATA[11][210], DATA[11][182], DATA[11][168], DATA[11][154], DATA[11][140], DATA[11][122], DATA[11][108], DATA[11][94], DATA[11][80], DATA[11][52], DATA[11][38], DATA[11][24], DATA[11][10], DATA[11][245], DATA[11][231], DATA[11][217], DATA[11][203], DATA[11][175], DATA[11][161], DATA[11][147], DATA[11][133], DATA[11][115], DATA[11][101], DATA[11][87], DATA[11][73], DATA[11][45], DATA[11][31], DATA[11][17], DATA[11][3], DATA[10][252], DATA[10][238], DATA[10][224], DATA[10][210], DATA[10][182], DATA[10][168], DATA[10][154], DATA[10][140], DATA[10][122], DATA[10][108], DATA[10][94], DATA[10][80], DATA[10][52], DATA[10][38], DATA[10][24], DATA[10][10], DATA[10][245], DATA[10][231], DATA[10][217], DATA[10][203], DATA[10][175], DATA[10][161], DATA[10][147], DATA[10][133], DATA[10][115], DATA[10][101], DATA[10][87], DATA[10][73], DATA[10][45], DATA[10][31], DATA[10][17], DATA[10][3], DATA[9][252], DATA[9][238], DATA[9][224], DATA[9][210], DATA[9][182], DATA[9][168], DATA[9][154], DATA[9][140], DATA[9][122], DATA[9][108], DATA[9][94], DATA[9][80], DATA[9][52], DATA[9][38], DATA[9][24], DATA[9][10], DATA[9][245], DATA[9][231], DATA[9][217], DATA[9][203], DATA[9][175], DATA[9][161], DATA[9][147], DATA[9][133], DATA[9][115], DATA[9][101], DATA[9][87], DATA[9][73], DATA[9][45], DATA[9][31], DATA[9][17], DATA[9][3], DATA[8][252], DATA[8][238], DATA[8][224], DATA[8][210], DATA[8][182], DATA[8][168], DATA[8][154], DATA[8][140], DATA[8][122], DATA[8][108], DATA[8][94], DATA[8][80], DATA[8][52], DATA[8][38], DATA[8][24], DATA[8][10], DATA[8][245], DATA[8][231], DATA[8][217], DATA[8][203], DATA[8][175], DATA[8][161], DATA[8][147], DATA[8][133], DATA[8][115], DATA[8][101], DATA[8][87], DATA[8][73], DATA[8][45], DATA[8][31], DATA[8][17], DATA[8][3], DATA[11][253], DATA[11][239], DATA[11][225], DATA[11][211], DATA[11][183], DATA[11][169], DATA[11][155], DATA[11][141], DATA[11][123], DATA[11][109], DATA[11][95], DATA[11][81], DATA[11][53], DATA[11][39], DATA[11][25], DATA[11][11], DATA[11][246], DATA[11][232], DATA[11][218], DATA[11][204], DATA[11][176], DATA[11][162], DATA[11][148], DATA[11][134], DATA[11][116], DATA[11][102], DATA[11][88], DATA[11][74], DATA[11][46], DATA[11][32], DATA[11][18], DATA[11][4], DATA[10][253], DATA[10][239], DATA[10][225], DATA[10][211], DATA[10][183], DATA[10][169], DATA[10][155], DATA[10][141], DATA[10][123], DATA[10][109], DATA[10][95], DATA[10][81], DATA[10][53], DATA[10][39], DATA[10][25], DATA[10][11], DATA[10][246], DATA[10][232], DATA[10][218], DATA[10][204], DATA[10][176], DATA[10][162], DATA[10][148], DATA[10][134], DATA[10][116], DATA[10][102], DATA[10][88], DATA[10][74], DATA[10][46], DATA[10][32], DATA[10][18], DATA[10][4], DATA[9][253], DATA[9][239], DATA[9][225], DATA[9][211], DATA[9][183], DATA[9][169], DATA[9][155], DATA[9][141], DATA[9][123], DATA[9][109], DATA[9][95], DATA[9][81], DATA[9][53], DATA[9][39], DATA[9][25], DATA[9][11], DATA[9][246], DATA[9][232], DATA[9][218], DATA[9][204], DATA[9][176], DATA[9][162], DATA[9][148], DATA[9][134], DATA[9][116], DATA[9][102], DATA[9][88], DATA[9][74], DATA[9][46], DATA[9][32], DATA[9][18], DATA[9][4], DATA[8][253], DATA[8][239], DATA[8][225], DATA[8][211], DATA[8][183], DATA[8][169], DATA[8][155], DATA[8][141], DATA[8][123], DATA[8][109], DATA[8][95], DATA[8][81], DATA[8][53], DATA[8][39], DATA[8][25], DATA[8][11], DATA[8][246], DATA[8][232], DATA[8][218], DATA[8][204], DATA[8][176], DATA[8][162], DATA[8][148], DATA[8][134], DATA[8][116], DATA[8][102], DATA[8][88], DATA[8][74], DATA[8][46], DATA[8][32], DATA[8][18], DATA[8][4], DATA[11][254], DATA[11][240], DATA[11][226], DATA[11][212], DATA[11][184], DATA[11][170], DATA[11][156], DATA[11][142], DATA[11][124], DATA[11][110], DATA[11][96], DATA[11][82], DATA[11][54], DATA[11][40], DATA[11][26], DATA[11][12], DATA[11][247], DATA[11][233], DATA[11][219], DATA[11][205], DATA[11][177], DATA[11][163], DATA[11][149], DATA[11][135], DATA[11][117], DATA[11][103], DATA[11][89], DATA[11][75], DATA[11][47], DATA[11][33], DATA[11][19], DATA[11][5], DATA[10][254], DATA[10][240], DATA[10][226], DATA[10][212], DATA[10][184], DATA[10][170], DATA[10][156], DATA[10][142], DATA[10][124], DATA[10][110], DATA[10][96], DATA[10][82], DATA[10][54], DATA[10][40], DATA[10][26], DATA[10][12], DATA[10][247], DATA[10][233], DATA[10][219], DATA[10][205], DATA[10][177], DATA[10][163], DATA[10][149], DATA[10][135], DATA[10][117], DATA[10][103], DATA[10][89], DATA[10][75], DATA[10][47], DATA[10][33], DATA[10][19], DATA[10][5], DATA[9][254], DATA[9][240], DATA[9][226], DATA[9][212], DATA[9][184], DATA[9][170], DATA[9][156], DATA[9][142], DATA[9][124], DATA[9][110], DATA[9][96], DATA[9][82], DATA[9][54], DATA[9][40], DATA[9][26], DATA[9][12], DATA[9][247], DATA[9][233], DATA[9][219], DATA[9][205], DATA[9][177], DATA[9][163], DATA[9][149], DATA[9][135], DATA[9][117], DATA[9][103], DATA[9][89], DATA[9][75], DATA[9][47], DATA[9][33], DATA[9][19], DATA[9][5], DATA[8][254], DATA[8][240], DATA[8][226], DATA[8][212], DATA[8][184], DATA[8][170], DATA[8][156], DATA[8][142], DATA[8][124], DATA[8][110], DATA[8][96], DATA[8][82], DATA[8][54], DATA[8][40], DATA[8][26], DATA[8][12], DATA[8][247], DATA[8][233], DATA[8][219], DATA[8][205], DATA[8][177], DATA[8][163], DATA[8][149], DATA[8][135], DATA[8][117], DATA[8][103], DATA[8][89], DATA[8][75], DATA[8][47], DATA[8][33], DATA[8][19], DATA[8][5], DATA[11][255], DATA[11][241], DATA[11][227], DATA[11][213], DATA[11][185], DATA[11][171], DATA[11][157], DATA[11][143], DATA[11][125], DATA[11][111], DATA[11][97], DATA[11][83], DATA[11][55], DATA[11][41], DATA[11][27], DATA[11][13], DATA[11][248], DATA[11][234], DATA[11][220], DATA[11][206], DATA[11][178], DATA[11][164], DATA[11][150], DATA[11][136], DATA[11][118], DATA[11][104], DATA[11][90], DATA[11][76], DATA[11][48], DATA[11][34], DATA[11][20], DATA[11][6], DATA[10][255], DATA[10][241], DATA[10][227], DATA[10][213], DATA[10][185], DATA[10][171], DATA[10][157], DATA[10][143], DATA[10][125], DATA[10][111], DATA[10][97], DATA[10][83], DATA[10][55], DATA[10][41], DATA[10][27], DATA[10][13], DATA[10][248], DATA[10][234], DATA[10][220], DATA[10][206], DATA[10][178], DATA[10][164], DATA[10][150], DATA[10][136], DATA[10][118], DATA[10][104], DATA[10][90], DATA[10][76], DATA[10][48], DATA[10][34], DATA[10][20], DATA[10][6], DATA[9][255], DATA[9][241], DATA[9][227], DATA[9][213], DATA[9][185], DATA[9][171], DATA[9][157], DATA[9][143], DATA[9][125], DATA[9][111], DATA[9][97], DATA[9][83], DATA[9][55], DATA[9][41], DATA[9][27], DATA[9][13], DATA[9][248], DATA[9][234], DATA[9][220], DATA[9][206], DATA[9][178], DATA[9][164], DATA[9][150], DATA[9][136], DATA[9][118], DATA[9][104], DATA[9][90], DATA[9][76], DATA[9][48], DATA[9][34], DATA[9][20], DATA[9][6], DATA[8][255], DATA[8][241], DATA[8][227], DATA[8][213], DATA[8][185], DATA[8][171], DATA[8][157], DATA[8][143], DATA[8][125], DATA[8][111], DATA[8][97], DATA[8][83], DATA[8][55], DATA[8][41], DATA[8][27], DATA[8][13], DATA[8][248], DATA[8][234], DATA[8][220], DATA[8][206], DATA[8][178], DATA[8][164], DATA[8][150], DATA[8][136], DATA[8][118], DATA[8][104], DATA[8][90], DATA[8][76], DATA[8][48], DATA[8][34], DATA[8][20], DATA[8][6], DATA[7][249], DATA[7][235], DATA[7][221], DATA[7][207], DATA[7][179], DATA[7][165], DATA[7][151], DATA[7][137], DATA[7][119], DATA[7][105], DATA[7][91], DATA[7][77], DATA[7][49], DATA[7][35], DATA[7][21], DATA[7][7], DATA[7][242], DATA[7][228], DATA[7][214], DATA[7][200], DATA[7][172], DATA[7][158], DATA[7][144], DATA[7][130], DATA[7][112], DATA[7][98], DATA[7][84], DATA[7][70], DATA[7][42], DATA[7][28], DATA[7][14], DATA[7][0], DATA[6][249], DATA[6][235], DATA[6][221], DATA[6][207], DATA[6][179], DATA[6][165], DATA[6][151], DATA[6][137], DATA[6][119], DATA[6][105], DATA[6][91], DATA[6][77], DATA[6][49], DATA[6][35], DATA[6][21], DATA[6][7], DATA[6][242], DATA[6][228], DATA[6][214], DATA[6][200], DATA[6][172], DATA[6][158], DATA[6][144], DATA[6][130], DATA[6][112], DATA[6][98], DATA[6][84], DATA[6][70], DATA[6][42], DATA[6][28], DATA[6][14], DATA[6][0], DATA[5][249], DATA[5][235], DATA[5][221], DATA[5][207], DATA[5][179], DATA[5][165], DATA[5][151], DATA[5][137], DATA[5][119], DATA[5][105], DATA[5][91], DATA[5][77], DATA[5][49], DATA[5][35], DATA[5][21], DATA[5][7], DATA[5][242], DATA[5][228], DATA[5][214], DATA[5][200], DATA[5][172], DATA[5][158], DATA[5][144], DATA[5][130], DATA[5][112], DATA[5][98], DATA[5][84], DATA[5][70], DATA[5][42], DATA[5][28], DATA[5][14], DATA[5][0], DATA[4][249], DATA[4][235], DATA[4][221], DATA[4][207], DATA[4][179], DATA[4][165], DATA[4][151], DATA[4][137], DATA[4][119], DATA[4][105], DATA[4][91], DATA[4][77], DATA[4][49], DATA[4][35], DATA[4][21], DATA[4][7], DATA[4][242], DATA[4][228], DATA[4][214], DATA[4][200], DATA[4][172], DATA[4][158], DATA[4][144], DATA[4][130], DATA[4][112], DATA[4][98], DATA[4][84], DATA[4][70], DATA[4][42], DATA[4][28], DATA[4][14], DATA[4][0], DATA[7][250], DATA[7][236], DATA[7][222], DATA[7][208], DATA[7][180], DATA[7][166], DATA[7][152], DATA[7][138], DATA[7][120], DATA[7][106], DATA[7][92], DATA[7][78], DATA[7][50], DATA[7][36], DATA[7][22], DATA[7][8], DATA[7][243], DATA[7][229], DATA[7][215], DATA[7][201], DATA[7][173], DATA[7][159], DATA[7][145], DATA[7][131], DATA[7][113], DATA[7][99], DATA[7][85], DATA[7][71], DATA[7][43], DATA[7][29], DATA[7][15], DATA[7][1], DATA[6][250], DATA[6][236], DATA[6][222], DATA[6][208], DATA[6][180], DATA[6][166], DATA[6][152], DATA[6][138], DATA[6][120], DATA[6][106], DATA[6][92], DATA[6][78], DATA[6][50], DATA[6][36], DATA[6][22], DATA[6][8], DATA[6][243], DATA[6][229], DATA[6][215], DATA[6][201], DATA[6][173], DATA[6][159], DATA[6][145], DATA[6][131], DATA[6][113], DATA[6][99], DATA[6][85], DATA[6][71], DATA[6][43], DATA[6][29], DATA[6][15], DATA[6][1], DATA[5][250], DATA[5][236], DATA[5][222], DATA[5][208], DATA[5][180], DATA[5][166], DATA[5][152], DATA[5][138], DATA[5][120], DATA[5][106], DATA[5][92], DATA[5][78], DATA[5][50], DATA[5][36], DATA[5][22], DATA[5][8], DATA[5][243], DATA[5][229], DATA[5][215], DATA[5][201], DATA[5][173], DATA[5][159], DATA[5][145], DATA[5][131], DATA[5][113], DATA[5][99], DATA[5][85], DATA[5][71], DATA[5][43], DATA[5][29], DATA[5][15], DATA[5][1], DATA[4][250], DATA[4][236], DATA[4][222], DATA[4][208], DATA[4][180], DATA[4][166], DATA[4][152], DATA[4][138], DATA[4][120], DATA[4][106], DATA[4][92], DATA[4][78], DATA[4][50], DATA[4][36], DATA[4][22], DATA[4][8], DATA[4][243], DATA[4][229], DATA[4][215], DATA[4][201], DATA[4][173], DATA[4][159], DATA[4][145], DATA[4][131], DATA[4][113], DATA[4][99], DATA[4][85], DATA[4][71], DATA[4][43], DATA[4][29], DATA[4][15], DATA[4][1], DATA[7][251], DATA[7][237], DATA[7][223], DATA[7][209], DATA[7][181], DATA[7][167], DATA[7][153], DATA[7][139], DATA[7][121], DATA[7][107], DATA[7][93], DATA[7][79], DATA[7][51], DATA[7][37], DATA[7][23], DATA[7][9], DATA[7][244], DATA[7][230], DATA[7][216], DATA[7][202], DATA[7][174], DATA[7][160], DATA[7][146], DATA[7][132], DATA[7][114], DATA[7][100], DATA[7][86], DATA[7][72], DATA[7][44], DATA[7][30], DATA[7][16], DATA[7][2], DATA[6][251], DATA[6][237], DATA[6][223], DATA[6][209], DATA[6][181], DATA[6][167], DATA[6][153], DATA[6][139], DATA[6][121], DATA[6][107], DATA[6][93], DATA[6][79], DATA[6][51], DATA[6][37], DATA[6][23], DATA[6][9], DATA[6][244], DATA[6][230], DATA[6][216], DATA[6][202], DATA[6][174], DATA[6][160], DATA[6][146], DATA[6][132], DATA[6][114], DATA[6][100], DATA[6][86], DATA[6][72], DATA[6][44], DATA[6][30], DATA[6][16], DATA[6][2], DATA[5][251], DATA[5][237], DATA[5][223], DATA[5][209], DATA[5][181], DATA[5][167], DATA[5][153], DATA[5][139], DATA[5][121], DATA[5][107], DATA[5][93], DATA[5][79], DATA[5][51], DATA[5][37], DATA[5][23], DATA[5][9], DATA[5][244], DATA[5][230], DATA[5][216], DATA[5][202], DATA[5][174], DATA[5][160], DATA[5][146], DATA[5][132], DATA[5][114], DATA[5][100], DATA[5][86], DATA[5][72], DATA[5][44], DATA[5][30], DATA[5][16], DATA[5][2], DATA[4][251], DATA[4][237], DATA[4][223], DATA[4][209], DATA[4][181], DATA[4][167], DATA[4][153], DATA[4][139], DATA[4][121], DATA[4][107], DATA[4][93], DATA[4][79], DATA[4][51], DATA[4][37], DATA[4][23], DATA[4][9], DATA[4][244], DATA[4][230], DATA[4][216], DATA[4][202], DATA[4][174], DATA[4][160], DATA[4][146], DATA[4][132], DATA[4][114], DATA[4][100], DATA[4][86], DATA[4][72], DATA[4][44], DATA[4][30], DATA[4][16], DATA[4][2], DATA[7][252], DATA[7][238], DATA[7][224], DATA[7][210], DATA[7][182], DATA[7][168], DATA[7][154], DATA[7][140], DATA[7][122], DATA[7][108], DATA[7][94], DATA[7][80], DATA[7][52], DATA[7][38], DATA[7][24], DATA[7][10], DATA[7][245], DATA[7][231], DATA[7][217], DATA[7][203], DATA[7][175], DATA[7][161], DATA[7][147], DATA[7][133], DATA[7][115], DATA[7][101], DATA[7][87], DATA[7][73], DATA[7][45], DATA[7][31], DATA[7][17], DATA[7][3], DATA[6][252], DATA[6][238], DATA[6][224], DATA[6][210], DATA[6][182], DATA[6][168], DATA[6][154], DATA[6][140], DATA[6][122], DATA[6][108], DATA[6][94], DATA[6][80], DATA[6][52], DATA[6][38], DATA[6][24], DATA[6][10], DATA[6][245], DATA[6][231], DATA[6][217], DATA[6][203], DATA[6][175], DATA[6][161], DATA[6][147], DATA[6][133], DATA[6][115], DATA[6][101], DATA[6][87], DATA[6][73], DATA[6][45], DATA[6][31], DATA[6][17], DATA[6][3], DATA[5][252], DATA[5][238], DATA[5][224], DATA[5][210], DATA[5][182], DATA[5][168], DATA[5][154], DATA[5][140], DATA[5][122], DATA[5][108], DATA[5][94], DATA[5][80], DATA[5][52], DATA[5][38], DATA[5][24], DATA[5][10], DATA[5][245], DATA[5][231], DATA[5][217], DATA[5][203], DATA[5][175], DATA[5][161], DATA[5][147], DATA[5][133], DATA[5][115], DATA[5][101], DATA[5][87], DATA[5][73], DATA[5][45], DATA[5][31], DATA[5][17], DATA[5][3], DATA[4][252], DATA[4][238], DATA[4][224], DATA[4][210], DATA[4][182], DATA[4][168], DATA[4][154], DATA[4][140], DATA[4][122], DATA[4][108], DATA[4][94], DATA[4][80], DATA[4][52], DATA[4][38], DATA[4][24], DATA[4][10], DATA[4][245], DATA[4][231], DATA[4][217], DATA[4][203], DATA[4][175], DATA[4][161], DATA[4][147], DATA[4][133], DATA[4][115], DATA[4][101], DATA[4][87], DATA[4][73], DATA[4][45], DATA[4][31], DATA[4][17], DATA[4][3], DATA[7][253], DATA[7][239], DATA[7][225], DATA[7][211], DATA[7][183], DATA[7][169], DATA[7][155], DATA[7][141], DATA[7][123], DATA[7][109], DATA[7][95], DATA[7][81], DATA[7][53], DATA[7][39], DATA[7][25], DATA[7][11], DATA[7][246], DATA[7][232], DATA[7][218], DATA[7][204], DATA[7][176], DATA[7][162], DATA[7][148], DATA[7][134], DATA[7][116], DATA[7][102], DATA[7][88], DATA[7][74], DATA[7][46], DATA[7][32], DATA[7][18], DATA[7][4], DATA[6][253], DATA[6][239], DATA[6][225], DATA[6][211], DATA[6][183], DATA[6][169], DATA[6][155], DATA[6][141], DATA[6][123], DATA[6][109], DATA[6][95], DATA[6][81], DATA[6][53], DATA[6][39], DATA[6][25], DATA[6][11], DATA[6][246], DATA[6][232], DATA[6][218], DATA[6][204], DATA[6][176], DATA[6][162], DATA[6][148], DATA[6][134], DATA[6][116], DATA[6][102], DATA[6][88], DATA[6][74], DATA[6][46], DATA[6][32], DATA[6][18], DATA[6][4], DATA[5][253], DATA[5][239], DATA[5][225], DATA[5][211], DATA[5][183], DATA[5][169], DATA[5][155], DATA[5][141], DATA[5][123], DATA[5][109], DATA[5][95], DATA[5][81], DATA[5][53], DATA[5][39], DATA[5][25], DATA[5][11], DATA[5][246], DATA[5][232], DATA[5][218], DATA[5][204], DATA[5][176], DATA[5][162], DATA[5][148], DATA[5][134], DATA[5][116], DATA[5][102], DATA[5][88], DATA[5][74], DATA[5][46], DATA[5][32], DATA[5][18], DATA[5][4], DATA[4][253], DATA[4][239], DATA[4][225], DATA[4][211], DATA[4][183], DATA[4][169], DATA[4][155], DATA[4][141], DATA[4][123], DATA[4][109], DATA[4][95], DATA[4][81], DATA[4][53], DATA[4][39], DATA[4][25], DATA[4][11], DATA[4][246], DATA[4][232], DATA[4][218], DATA[4][204], DATA[4][176], DATA[4][162], DATA[4][148], DATA[4][134], DATA[4][116], DATA[4][102], DATA[4][88], DATA[4][74], DATA[4][46], DATA[4][32], DATA[4][18], DATA[4][4], DATA[7][254], DATA[7][240], DATA[7][226], DATA[7][212], DATA[7][184], DATA[7][170], DATA[7][156], DATA[7][142], DATA[7][124], DATA[7][110], DATA[7][96], DATA[7][82], DATA[7][54], DATA[7][40], DATA[7][26], DATA[7][12], DATA[7][247], DATA[7][233], DATA[7][219], DATA[7][205], DATA[7][177], DATA[7][163], DATA[7][149], DATA[7][135], DATA[7][117], DATA[7][103], DATA[7][89], DATA[7][75], DATA[7][47], DATA[7][33], DATA[7][19], DATA[7][5], DATA[6][254], DATA[6][240], DATA[6][226], DATA[6][212], DATA[6][184], DATA[6][170], DATA[6][156], DATA[6][142], DATA[6][124], DATA[6][110], DATA[6][96], DATA[6][82], DATA[6][54], DATA[6][40], DATA[6][26], DATA[6][12], DATA[6][247], DATA[6][233], DATA[6][219], DATA[6][205], DATA[6][177], DATA[6][163], DATA[6][149], DATA[6][135], DATA[6][117], DATA[6][103], DATA[6][89], DATA[6][75], DATA[6][47], DATA[6][33], DATA[6][19], DATA[6][5], DATA[5][254], DATA[5][240], DATA[5][226], DATA[5][212], DATA[5][184], DATA[5][170], DATA[5][156], DATA[5][142], DATA[5][124], DATA[5][110], DATA[5][96], DATA[5][82], DATA[5][54], DATA[5][40], DATA[5][26], DATA[5][12], DATA[5][247], DATA[5][233], DATA[5][219], DATA[5][205], DATA[5][177], DATA[5][163], DATA[5][149], DATA[5][135], DATA[5][117], DATA[5][103], DATA[5][89], DATA[5][75], DATA[5][47], DATA[5][33], DATA[5][19], DATA[5][5], DATA[4][254], DATA[4][240], DATA[4][226], DATA[4][212], DATA[4][184], DATA[4][170], DATA[4][156], DATA[4][142], DATA[4][124], DATA[4][110], DATA[4][96], DATA[4][82], DATA[4][54], DATA[4][40], DATA[4][26], DATA[4][12], DATA[4][247], DATA[4][233], DATA[4][219], DATA[4][205], DATA[4][177], DATA[4][163], DATA[4][149], DATA[4][135], DATA[4][117], DATA[4][103], DATA[4][89], DATA[4][75], DATA[4][47], DATA[4][33], DATA[4][19], DATA[4][5], DATA[7][255], DATA[7][241], DATA[7][227], DATA[7][213], DATA[7][185], DATA[7][171], DATA[7][157], DATA[7][143], DATA[7][125], DATA[7][111], DATA[7][97], DATA[7][83], DATA[7][55], DATA[7][41], DATA[7][27], DATA[7][13], DATA[7][248], DATA[7][234], DATA[7][220], DATA[7][206], DATA[7][178], DATA[7][164], DATA[7][150], DATA[7][136], DATA[7][118], DATA[7][104], DATA[7][90], DATA[7][76], DATA[7][48], DATA[7][34], DATA[7][20], DATA[7][6], DATA[6][255], DATA[6][241], DATA[6][227], DATA[6][213], DATA[6][185], DATA[6][171], DATA[6][157], DATA[6][143], DATA[6][125], DATA[6][111], DATA[6][97], DATA[6][83], DATA[6][55], DATA[6][41], DATA[6][27], DATA[6][13], DATA[6][248], DATA[6][234], DATA[6][220], DATA[6][206], DATA[6][178], DATA[6][164], DATA[6][150], DATA[6][136], DATA[6][118], DATA[6][104], DATA[6][90], DATA[6][76], DATA[6][48], DATA[6][34], DATA[6][20], DATA[6][6], DATA[5][255], DATA[5][241], DATA[5][227], DATA[5][213], DATA[5][185], DATA[5][171], DATA[5][157], DATA[5][143], DATA[5][125], DATA[5][111], DATA[5][97], DATA[5][83], DATA[5][55], DATA[5][41], DATA[5][27], DATA[5][13], DATA[5][248], DATA[5][234], DATA[5][220], DATA[5][206], DATA[5][178], DATA[5][164], DATA[5][150], DATA[5][136], DATA[5][118], DATA[5][104], DATA[5][90], DATA[5][76], DATA[5][48], DATA[5][34], DATA[5][20], DATA[5][6], DATA[4][255], DATA[4][241], DATA[4][227], DATA[4][213], DATA[4][185], DATA[4][171], DATA[4][157], DATA[4][143], DATA[4][125], DATA[4][111], DATA[4][97], DATA[4][83], DATA[4][55], DATA[4][41], DATA[4][27], DATA[4][13], DATA[4][248], DATA[4][234], DATA[4][220], DATA[4][206], DATA[4][178], DATA[4][164], DATA[4][150], DATA[4][136], DATA[4][118], DATA[4][104], DATA[4][90], DATA[4][76], DATA[4][48], DATA[4][34], DATA[4][20], DATA[4][6], DATA[3][249], DATA[3][235], DATA[3][221], DATA[3][207], DATA[3][179], DATA[3][165], DATA[3][151], DATA[3][137], DATA[3][119], DATA[3][105], DATA[3][91], DATA[3][77], DATA[3][49], DATA[3][35], DATA[3][21], DATA[3][7], DATA[3][242], DATA[3][228], DATA[3][214], DATA[3][200], DATA[3][172], DATA[3][158], DATA[3][144], DATA[3][130], DATA[3][112], DATA[3][98], DATA[3][84], DATA[3][70], DATA[3][42], DATA[3][28], DATA[3][14], DATA[3][0], DATA[2][249], DATA[2][235], DATA[2][221], DATA[2][207], DATA[2][179], DATA[2][165], DATA[2][151], DATA[2][137], DATA[2][119], DATA[2][105], DATA[2][91], DATA[2][77], DATA[2][49], DATA[2][35], DATA[2][21], DATA[2][7], DATA[2][242], DATA[2][228], DATA[2][214], DATA[2][200], DATA[2][172], DATA[2][158], DATA[2][144], DATA[2][130], DATA[2][112], DATA[2][98], DATA[2][84], DATA[2][70], DATA[2][42], DATA[2][28], DATA[2][14], DATA[2][0], DATA[1][249], DATA[1][235], DATA[1][221], DATA[1][207], DATA[1][179], DATA[1][165], DATA[1][151], DATA[1][137], DATA[1][119], DATA[1][105], DATA[1][91], DATA[1][77], DATA[1][49], DATA[1][35], DATA[1][21], DATA[1][7], DATA[1][242], DATA[1][228], DATA[1][214], DATA[1][200], DATA[1][172], DATA[1][158], DATA[1][144], DATA[1][130], DATA[1][112], DATA[1][98], DATA[1][84], DATA[1][70], DATA[1][42], DATA[1][28], DATA[1][14], DATA[1][0], DATA[0][249], DATA[0][235], DATA[0][221], DATA[0][207], DATA[0][179], DATA[0][165], DATA[0][151], DATA[0][137], DATA[0][119], DATA[0][105], DATA[0][91], DATA[0][77], DATA[0][49], DATA[0][35], DATA[0][21], DATA[0][7], DATA[0][242], DATA[0][228], DATA[0][214], DATA[0][200], DATA[0][172], DATA[0][158], DATA[0][144], DATA[0][130], DATA[0][112], DATA[0][98], DATA[0][84], DATA[0][70], DATA[0][42], DATA[0][28], DATA[0][14], DATA[0][0], DATA[3][250], DATA[3][236], DATA[3][222], DATA[3][208], DATA[3][180], DATA[3][166], DATA[3][152], DATA[3][138], DATA[3][120], DATA[3][106], DATA[3][92], DATA[3][78], DATA[3][50], DATA[3][36], DATA[3][22], DATA[3][8], DATA[3][243], DATA[3][229], DATA[3][215], DATA[3][201], DATA[3][173], DATA[3][159], DATA[3][145], DATA[3][131], DATA[3][113], DATA[3][99], DATA[3][85], DATA[3][71], DATA[3][43], DATA[3][29], DATA[3][15], DATA[3][1], DATA[2][250], DATA[2][236], DATA[2][222], DATA[2][208], DATA[2][180], DATA[2][166], DATA[2][152], DATA[2][138], DATA[2][120], DATA[2][106], DATA[2][92], DATA[2][78], DATA[2][50], DATA[2][36], DATA[2][22], DATA[2][8], DATA[2][243], DATA[2][229], DATA[2][215], DATA[2][201], DATA[2][173], DATA[2][159], DATA[2][145], DATA[2][131], DATA[2][113], DATA[2][99], DATA[2][85], DATA[2][71], DATA[2][43], DATA[2][29], DATA[2][15], DATA[2][1], DATA[1][250], DATA[1][236], DATA[1][222], DATA[1][208], DATA[1][180], DATA[1][166], DATA[1][152], DATA[1][138], DATA[1][120], DATA[1][106], DATA[1][92], DATA[1][78], DATA[1][50], DATA[1][36], DATA[1][22], DATA[1][8], DATA[1][243], DATA[1][229], DATA[1][215], DATA[1][201], DATA[1][173], DATA[1][159], DATA[1][145], DATA[1][131], DATA[1][113], DATA[1][99], DATA[1][85], DATA[1][71], DATA[1][43], DATA[1][29], DATA[1][15], DATA[1][1], DATA[0][250], DATA[0][236], DATA[0][222], DATA[0][208], DATA[0][180], DATA[0][166], DATA[0][152], DATA[0][138], DATA[0][120], DATA[0][106], DATA[0][92], DATA[0][78], DATA[0][50], DATA[0][36], DATA[0][22], DATA[0][8], DATA[0][243], DATA[0][229], DATA[0][215], DATA[0][201], DATA[0][173], DATA[0][159], DATA[0][145], DATA[0][131], DATA[0][113], DATA[0][99], DATA[0][85], DATA[0][71], DATA[0][43], DATA[0][29], DATA[0][15], DATA[0][1], DATA[3][251], DATA[3][237], DATA[3][223], DATA[3][209], DATA[3][181], DATA[3][167], DATA[3][153], DATA[3][139], DATA[3][121], DATA[3][107], DATA[3][93], DATA[3][79], DATA[3][51], DATA[3][37], DATA[3][23], DATA[3][9], DATA[3][244], DATA[3][230], DATA[3][216], DATA[3][202], DATA[3][174], DATA[3][160], DATA[3][146], DATA[3][132], DATA[3][114], DATA[3][100], DATA[3][86], DATA[3][72], DATA[3][44], DATA[3][30], DATA[3][16], DATA[3][2], DATA[2][251], DATA[2][237], DATA[2][223], DATA[2][209], DATA[2][181], DATA[2][167], DATA[2][153], DATA[2][139], DATA[2][121], DATA[2][107], DATA[2][93], DATA[2][79], DATA[2][51], DATA[2][37], DATA[2][23], DATA[2][9], DATA[2][244], DATA[2][230], DATA[2][216], DATA[2][202], DATA[2][174], DATA[2][160], DATA[2][146], DATA[2][132], DATA[2][114], DATA[2][100], DATA[2][86], DATA[2][72], DATA[2][44], DATA[2][30], DATA[2][16], DATA[2][2], DATA[1][251], DATA[1][237], DATA[1][223], DATA[1][209], DATA[1][181], DATA[1][167], DATA[1][153], DATA[1][139], DATA[1][121], DATA[1][107], DATA[1][93], DATA[1][79], DATA[1][51], DATA[1][37], DATA[1][23], DATA[1][9], DATA[1][244], DATA[1][230], DATA[1][216], DATA[1][202], DATA[1][174], DATA[1][160], DATA[1][146], DATA[1][132], DATA[1][114], DATA[1][100], DATA[1][86], DATA[1][72], DATA[1][44], DATA[1][30], DATA[1][16], DATA[1][2], DATA[0][251], DATA[0][237], DATA[0][223], DATA[0][209], DATA[0][181], DATA[0][167], DATA[0][153], DATA[0][139], DATA[0][121], DATA[0][107], DATA[0][93], DATA[0][79], DATA[0][51], DATA[0][37], DATA[0][23], DATA[0][9], DATA[0][244], DATA[0][230], DATA[0][216], DATA[0][202], DATA[0][174], DATA[0][160], DATA[0][146], DATA[0][132], DATA[0][114], DATA[0][100], DATA[0][86], DATA[0][72], DATA[0][44], DATA[0][30], DATA[0][16], DATA[0][2], DATA[3][252], DATA[3][238], DATA[3][224], DATA[3][210], DATA[3][182], DATA[3][168], DATA[3][154], DATA[3][140], DATA[3][122], DATA[3][108], DATA[3][94], DATA[3][80], DATA[3][52], DATA[3][38], DATA[3][24], DATA[3][10], DATA[3][245], DATA[3][231], DATA[3][217], DATA[3][203], DATA[3][175], DATA[3][161], DATA[3][147], DATA[3][133], DATA[3][115], DATA[3][101], DATA[3][87], DATA[3][73], DATA[3][45], DATA[3][31], DATA[3][17], DATA[3][3], DATA[2][252], DATA[2][238], DATA[2][224], DATA[2][210], DATA[2][182], DATA[2][168], DATA[2][154], DATA[2][140], DATA[2][122], DATA[2][108], DATA[2][94], DATA[2][80], DATA[2][52], DATA[2][38], DATA[2][24], DATA[2][10], DATA[2][245], DATA[2][231], DATA[2][217], DATA[2][203], DATA[2][175], DATA[2][161], DATA[2][147], DATA[2][133], DATA[2][115], DATA[2][101], DATA[2][87], DATA[2][73], DATA[2][45], DATA[2][31], DATA[2][17], DATA[2][3], DATA[1][252], DATA[1][238], DATA[1][224], DATA[1][210], DATA[1][182], DATA[1][168], DATA[1][154], DATA[1][140], DATA[1][122], DATA[1][108], DATA[1][94], DATA[1][80], DATA[1][52], DATA[1][38], DATA[1][24], DATA[1][10], DATA[1][245], DATA[1][231], DATA[1][217], DATA[1][203], DATA[1][175], DATA[1][161], DATA[1][147], DATA[1][133], DATA[1][115], DATA[1][101], DATA[1][87], DATA[1][73], DATA[1][45], DATA[1][31], DATA[1][17], DATA[1][3], DATA[0][252], DATA[0][238], DATA[0][224], DATA[0][210], DATA[0][182], DATA[0][168], DATA[0][154], DATA[0][140], DATA[0][122], DATA[0][108], DATA[0][94], DATA[0][80], DATA[0][52], DATA[0][38], DATA[0][24], DATA[0][10], DATA[0][245], DATA[0][231], DATA[0][217], DATA[0][203], DATA[0][175], DATA[0][161], DATA[0][147], DATA[0][133], DATA[0][115], DATA[0][101], DATA[0][87], DATA[0][73], DATA[0][45], DATA[0][31], DATA[0][17], DATA[0][3], DATA[3][253], DATA[3][239], DATA[3][225], DATA[3][211], DATA[3][183], DATA[3][169], DATA[3][155], DATA[3][141], DATA[3][123], DATA[3][109], DATA[3][95], DATA[3][81], DATA[3][53], DATA[3][39], DATA[3][25], DATA[3][11], DATA[3][246], DATA[3][232], DATA[3][218], DATA[3][204], DATA[3][176], DATA[3][162], DATA[3][148], DATA[3][134], DATA[3][116], DATA[3][102], DATA[3][88], DATA[3][74], DATA[3][46], DATA[3][32], DATA[3][18], DATA[3][4], DATA[2][253], DATA[2][239], DATA[2][225], DATA[2][211], DATA[2][183], DATA[2][169], DATA[2][155], DATA[2][141], DATA[2][123], DATA[2][109], DATA[2][95], DATA[2][81], DATA[2][53], DATA[2][39], DATA[2][25], DATA[2][11], DATA[2][246], DATA[2][232], DATA[2][218], DATA[2][204], DATA[2][176], DATA[2][162], DATA[2][148], DATA[2][134], DATA[2][116], DATA[2][102], DATA[2][88], DATA[2][74], DATA[2][46], DATA[2][32], DATA[2][18], DATA[2][4], DATA[1][253], DATA[1][239], DATA[1][225], DATA[1][211], DATA[1][183], DATA[1][169], DATA[1][155], DATA[1][141], DATA[1][123], DATA[1][109], DATA[1][95], DATA[1][81], DATA[1][53], DATA[1][39], DATA[1][25], DATA[1][11], DATA[1][246], DATA[1][232], DATA[1][218], DATA[1][204], DATA[1][176], DATA[1][162], DATA[1][148], DATA[1][134], DATA[1][116], DATA[1][102], DATA[1][88], DATA[1][74], DATA[1][46], DATA[1][32], DATA[1][18], DATA[1][4], DATA[0][253], DATA[0][239], DATA[0][225], DATA[0][211], DATA[0][183], DATA[0][169], DATA[0][155], DATA[0][141], DATA[0][123], DATA[0][109], DATA[0][95], DATA[0][81], DATA[0][53], DATA[0][39], DATA[0][25], DATA[0][11], DATA[0][246], DATA[0][232], DATA[0][218], DATA[0][204], DATA[0][176], DATA[0][162], DATA[0][148], DATA[0][134], DATA[0][116], DATA[0][102], DATA[0][88], DATA[0][74], DATA[0][46], DATA[0][32], DATA[0][18], DATA[0][4], DATA[3][254], DATA[3][240], DATA[3][226], DATA[3][212], DATA[3][184], DATA[3][170], DATA[3][156], DATA[3][142], DATA[3][124], DATA[3][110], DATA[3][96], DATA[3][82], DATA[3][54], DATA[3][40], DATA[3][26], DATA[3][12], DATA[3][247], DATA[3][233], DATA[3][219], DATA[3][205], DATA[3][177], DATA[3][163], DATA[3][149], DATA[3][135], DATA[3][117], DATA[3][103], DATA[3][89], DATA[3][75], DATA[3][47], DATA[3][33], DATA[3][19], DATA[3][5], DATA[2][254], DATA[2][240], DATA[2][226], DATA[2][212], DATA[2][184], DATA[2][170], DATA[2][156], DATA[2][142], DATA[2][124], DATA[2][110], DATA[2][96], DATA[2][82], DATA[2][54], DATA[2][40], DATA[2][26], DATA[2][12], DATA[2][247], DATA[2][233], DATA[2][219], DATA[2][205], DATA[2][177], DATA[2][163], DATA[2][149], DATA[2][135], DATA[2][117], DATA[2][103], DATA[2][89], DATA[2][75], DATA[2][47], DATA[2][33], DATA[2][19], DATA[2][5], DATA[1][254], DATA[1][240], DATA[1][226], DATA[1][212], DATA[1][184], DATA[1][170], DATA[1][156], DATA[1][142], DATA[1][124], DATA[1][110], DATA[1][96], DATA[1][82], DATA[1][54], DATA[1][40], DATA[1][26], DATA[1][12], DATA[1][247], DATA[1][233], DATA[1][219], DATA[1][205], DATA[1][177], DATA[1][163], DATA[1][149], DATA[1][135], DATA[1][117], DATA[1][103], DATA[1][89], DATA[1][75], DATA[1][47], DATA[1][33], DATA[1][19], DATA[1][5], DATA[0][254], DATA[0][240], DATA[0][226], DATA[0][212], DATA[0][184], DATA[0][170], DATA[0][156], DATA[0][142], DATA[0][124], DATA[0][110], DATA[0][96], DATA[0][82], DATA[0][54], DATA[0][40], DATA[0][26], DATA[0][12], DATA[0][247], DATA[0][233], DATA[0][219], DATA[0][205], DATA[0][177], DATA[0][163], DATA[0][149], DATA[0][135], DATA[0][117], DATA[0][103], DATA[0][89], DATA[0][75], DATA[0][47], DATA[0][33], DATA[0][19], DATA[0][5], DATA[3][255], DATA[3][241], DATA[3][227], DATA[3][213], DATA[3][185], DATA[3][171], DATA[3][157], DATA[3][143], DATA[3][125], DATA[3][111], DATA[3][97], DATA[3][83], DATA[3][55], DATA[3][41], DATA[3][27], DATA[3][13], DATA[3][248], DATA[3][234], DATA[3][220], DATA[3][206], DATA[3][178], DATA[3][164], DATA[3][150], DATA[3][136], DATA[3][118], DATA[3][104], DATA[3][90], DATA[3][76], DATA[3][48], DATA[3][34], DATA[3][20], DATA[3][6], DATA[2][255], DATA[2][241], DATA[2][227], DATA[2][213], DATA[2][185], DATA[2][171], DATA[2][157], DATA[2][143], DATA[2][125], DATA[2][111], DATA[2][97], DATA[2][83], DATA[2][55], DATA[2][41], DATA[2][27], DATA[2][13], DATA[2][248], DATA[2][234], DATA[2][220], DATA[2][206], DATA[2][178], DATA[2][164], DATA[2][150], DATA[2][136], DATA[2][118], DATA[2][104], DATA[2][90], DATA[2][76], DATA[2][48], DATA[2][34], DATA[2][20], DATA[2][6], DATA[1][255], DATA[1][241], DATA[1][227], DATA[1][213], DATA[1][185], DATA[1][171], DATA[1][157], DATA[1][143], DATA[1][125], DATA[1][111], DATA[1][97], DATA[1][83], DATA[1][55], DATA[1][41], DATA[1][27], DATA[1][13], DATA[1][248], DATA[1][234], DATA[1][220], DATA[1][206], DATA[1][178], DATA[1][164], DATA[1][150], DATA[1][136], DATA[1][118], DATA[1][104], DATA[1][90], DATA[1][76], DATA[1][48], DATA[1][34], DATA[1][20], DATA[1][6], DATA[0][255], DATA[0][241], DATA[0][227], DATA[0][213], DATA[0][185], DATA[0][171], DATA[0][157], DATA[0][143], DATA[0][125], DATA[0][111], DATA[0][97], DATA[0][83], DATA[0][55], DATA[0][41], DATA[0][27], DATA[0][13], DATA[0][248], DATA[0][234], DATA[0][220], DATA[0][206], DATA[0][178], DATA[0][164], DATA[0][150], DATA[0][136], DATA[0][118], DATA[0][104], DATA[0][90], DATA[0][76], DATA[0][48], DATA[0][34], DATA[0][20], DATA[0][6]];
				attribute DATAP @[DATA[75][198], DATA[75][68], DATA[75][191], DATA[75][61], DATA[74][198], DATA[74][68], DATA[74][191], DATA[74][61], DATA[73][198], DATA[73][68], DATA[73][191], DATA[73][61], DATA[72][198], DATA[72][68], DATA[72][191], DATA[72][61], DATA[75][199], DATA[75][69], DATA[75][192], DATA[75][62], DATA[74][199], DATA[74][69], DATA[74][192], DATA[74][62], DATA[73][199], DATA[73][69], DATA[73][192], DATA[73][62], DATA[72][199], DATA[72][69], DATA[72][192], DATA[72][62], DATA[71][193], DATA[71][63], DATA[71][186], DATA[71][56], DATA[70][193], DATA[70][63], DATA[70][186], DATA[70][56], DATA[69][193], DATA[69][63], DATA[69][186], DATA[69][56], DATA[68][193], DATA[68][63], DATA[68][186], DATA[68][56], DATA[71][194], DATA[71][64], DATA[71][187], DATA[71][57], DATA[70][194], DATA[70][64], DATA[70][187], DATA[70][57], DATA[69][194], DATA[69][64], DATA[69][187], DATA[69][57], DATA[68][194], DATA[68][64], DATA[68][187], DATA[68][57], DATA[71][195], DATA[71][65], DATA[71][188], DATA[71][58], DATA[70][195], DATA[70][65], DATA[70][188], DATA[70][58], DATA[69][195], DATA[69][65], DATA[69][188], DATA[69][58], DATA[68][195], DATA[68][65], DATA[68][188], DATA[68][58], DATA[71][196], DATA[71][66], DATA[71][189], DATA[71][59], DATA[70][196], DATA[70][66], DATA[70][189], DATA[70][59], DATA[69][196], DATA[69][66], DATA[69][189], DATA[69][59], DATA[68][196], DATA[68][66], DATA[68][189], DATA[68][59], DATA[71][197], DATA[71][67], DATA[71][190], DATA[71][60], DATA[70][197], DATA[70][67], DATA[70][190], DATA[70][60], DATA[69][197], DATA[69][67], DATA[69][190], DATA[69][60], DATA[68][197], DATA[68][67], DATA[68][190], DATA[68][60], DATA[71][198], DATA[71][68], DATA[71][191], DATA[71][61], DATA[70][198], DATA[70][68], DATA[70][191], DATA[70][61], DATA[69][198], DATA[69][68], DATA[69][191], DATA[69][61], DATA[68][198], DATA[68][68], DATA[68][191], DATA[68][61], DATA[71][199], DATA[71][69], DATA[71][192], DATA[71][62], DATA[70][199], DATA[70][69], DATA[70][192], DATA[70][62], DATA[69][199], DATA[69][69], DATA[69][192], DATA[69][62], DATA[68][199], DATA[68][69], DATA[68][192], DATA[68][62], DATA[67][193], DATA[67][63], DATA[67][186], DATA[67][56], DATA[66][193], DATA[66][63], DATA[66][186], DATA[66][56], DATA[65][193], DATA[65][63], DATA[65][186], DATA[65][56], DATA[64][193], DATA[64][63], DATA[64][186], DATA[64][56], DATA[67][194], DATA[67][64], DATA[67][187], DATA[67][57], DATA[66][194], DATA[66][64], DATA[66][187], DATA[66][57], DATA[65][194], DATA[65][64], DATA[65][187], DATA[65][57], DATA[64][194], DATA[64][64], DATA[64][187], DATA[64][57], DATA[67][195], DATA[67][65], DATA[67][188], DATA[67][58], DATA[66][195], DATA[66][65], DATA[66][188], DATA[66][58], DATA[65][195], DATA[65][65], DATA[65][188], DATA[65][58], DATA[64][195], DATA[64][65], DATA[64][188], DATA[64][58], DATA[67][196], DATA[67][66], DATA[67][189], DATA[67][59], DATA[66][196], DATA[66][66], DATA[66][189], DATA[66][59], DATA[65][196], DATA[65][66], DATA[65][189], DATA[65][59], DATA[64][196], DATA[64][66], DATA[64][189], DATA[64][59], DATA[67][197], DATA[67][67], DATA[67][190], DATA[67][60], DATA[66][197], DATA[66][67], DATA[66][190], DATA[66][60], DATA[65][197], DATA[65][67], DATA[65][190], DATA[65][60], DATA[64][197], DATA[64][67], DATA[64][190], DATA[64][60], DATA[67][198], DATA[67][68], DATA[67][191], DATA[67][61], DATA[66][198], DATA[66][68], DATA[66][191], DATA[66][61], DATA[65][198], DATA[65][68], DATA[65][191], DATA[65][61], DATA[64][198], DATA[64][68], DATA[64][191], DATA[64][61], DATA[67][199], DATA[67][69], DATA[67][192], DATA[67][62], DATA[66][199], DATA[66][69], DATA[66][192], DATA[66][62], DATA[65][199], DATA[65][69], DATA[65][192], DATA[65][62], DATA[64][199], DATA[64][69], DATA[64][192], DATA[64][62], DATA[63][193], DATA[63][63], DATA[63][186], DATA[63][56], DATA[62][193], DATA[62][63], DATA[62][186], DATA[62][56], DATA[61][193], DATA[61][63], DATA[61][186], DATA[61][56], DATA[60][193], DATA[60][63], DATA[60][186], DATA[60][56], DATA[63][194], DATA[63][64], DATA[63][187], DATA[63][57], DATA[62][194], DATA[62][64], DATA[62][187], DATA[62][57], DATA[61][194], DATA[61][64], DATA[61][187], DATA[61][57], DATA[60][194], DATA[60][64], DATA[60][187], DATA[60][57], DATA[63][195], DATA[63][65], DATA[63][188], DATA[63][58], DATA[62][195], DATA[62][65], DATA[62][188], DATA[62][58], DATA[61][195], DATA[61][65], DATA[61][188], DATA[61][58], DATA[60][195], DATA[60][65], DATA[60][188], DATA[60][58], DATA[63][196], DATA[63][66], DATA[63][189], DATA[63][59], DATA[62][196], DATA[62][66], DATA[62][189], DATA[62][59], DATA[61][196], DATA[61][66], DATA[61][189], DATA[61][59], DATA[60][196], DATA[60][66], DATA[60][189], DATA[60][59], DATA[63][197], DATA[63][67], DATA[63][190], DATA[63][60], DATA[62][197], DATA[62][67], DATA[62][190], DATA[62][60], DATA[61][197], DATA[61][67], DATA[61][190], DATA[61][60], DATA[60][197], DATA[60][67], DATA[60][190], DATA[60][60], DATA[63][198], DATA[63][68], DATA[63][191], DATA[63][61], DATA[62][198], DATA[62][68], DATA[62][191], DATA[62][61], DATA[61][198], DATA[61][68], DATA[61][191], DATA[61][61], DATA[60][198], DATA[60][68], DATA[60][191], DATA[60][61], DATA[63][199], DATA[63][69], DATA[63][192], DATA[63][62], DATA[62][199], DATA[62][69], DATA[62][192], DATA[62][62], DATA[61][199], DATA[61][69], DATA[61][192], DATA[61][62], DATA[60][199], DATA[60][69], DATA[60][192], DATA[60][62], DATA[59][193], DATA[59][63], DATA[59][186], DATA[59][56], DATA[58][193], DATA[58][63], DATA[58][186], DATA[58][56], DATA[57][193], DATA[57][63], DATA[57][186], DATA[57][56], DATA[56][193], DATA[56][63], DATA[56][186], DATA[56][56], DATA[59][194], DATA[59][64], DATA[59][187], DATA[59][57], DATA[58][194], DATA[58][64], DATA[58][187], DATA[58][57], DATA[57][194], DATA[57][64], DATA[57][187], DATA[57][57], DATA[56][194], DATA[56][64], DATA[56][187], DATA[56][57], DATA[59][195], DATA[59][65], DATA[59][188], DATA[59][58], DATA[58][195], DATA[58][65], DATA[58][188], DATA[58][58], DATA[57][195], DATA[57][65], DATA[57][188], DATA[57][58], DATA[56][195], DATA[56][65], DATA[56][188], DATA[56][58], DATA[59][196], DATA[59][66], DATA[59][189], DATA[59][59], DATA[58][196], DATA[58][66], DATA[58][189], DATA[58][59], DATA[57][196], DATA[57][66], DATA[57][189], DATA[57][59], DATA[56][196], DATA[56][66], DATA[56][189], DATA[56][59], DATA[59][197], DATA[59][67], DATA[59][190], DATA[59][60], DATA[58][197], DATA[58][67], DATA[58][190], DATA[58][60], DATA[57][197], DATA[57][67], DATA[57][190], DATA[57][60], DATA[56][197], DATA[56][67], DATA[56][190], DATA[56][60], DATA[59][198], DATA[59][68], DATA[59][191], DATA[59][61], DATA[58][198], DATA[58][68], DATA[58][191], DATA[58][61], DATA[57][198], DATA[57][68], DATA[57][191], DATA[57][61], DATA[56][198], DATA[56][68], DATA[56][191], DATA[56][61], DATA[59][199], DATA[59][69], DATA[59][192], DATA[59][62], DATA[58][199], DATA[58][69], DATA[58][192], DATA[58][62], DATA[57][199], DATA[57][69], DATA[57][192], DATA[57][62], DATA[56][199], DATA[56][69], DATA[56][192], DATA[56][62], DATA[55][193], DATA[55][63], DATA[55][186], DATA[55][56], DATA[54][193], DATA[54][63], DATA[54][186], DATA[54][56], DATA[53][193], DATA[53][63], DATA[53][186], DATA[53][56], DATA[52][193], DATA[52][63], DATA[52][186], DATA[52][56], DATA[55][194], DATA[55][64], DATA[55][187], DATA[55][57], DATA[54][194], DATA[54][64], DATA[54][187], DATA[54][57], DATA[53][194], DATA[53][64], DATA[53][187], DATA[53][57], DATA[52][194], DATA[52][64], DATA[52][187], DATA[52][57], DATA[55][195], DATA[55][65], DATA[55][188], DATA[55][58], DATA[54][195], DATA[54][65], DATA[54][188], DATA[54][58], DATA[53][195], DATA[53][65], DATA[53][188], DATA[53][58], DATA[52][195], DATA[52][65], DATA[52][188], DATA[52][58], DATA[55][196], DATA[55][66], DATA[55][189], DATA[55][59], DATA[54][196], DATA[54][66], DATA[54][189], DATA[54][59], DATA[53][196], DATA[53][66], DATA[53][189], DATA[53][59], DATA[52][196], DATA[52][66], DATA[52][189], DATA[52][59], DATA[55][197], DATA[55][67], DATA[55][190], DATA[55][60], DATA[54][197], DATA[54][67], DATA[54][190], DATA[54][60], DATA[53][197], DATA[53][67], DATA[53][190], DATA[53][60], DATA[52][197], DATA[52][67], DATA[52][190], DATA[52][60], DATA[55][198], DATA[55][68], DATA[55][191], DATA[55][61], DATA[54][198], DATA[54][68], DATA[54][191], DATA[54][61], DATA[53][198], DATA[53][68], DATA[53][191], DATA[53][61], DATA[52][198], DATA[52][68], DATA[52][191], DATA[52][61], DATA[55][199], DATA[55][69], DATA[55][192], DATA[55][62], DATA[54][199], DATA[54][69], DATA[54][192], DATA[54][62], DATA[53][199], DATA[53][69], DATA[53][192], DATA[53][62], DATA[52][199], DATA[52][69], DATA[52][192], DATA[52][62], DATA[51][193], DATA[51][63], DATA[51][186], DATA[51][56], DATA[50][193], DATA[50][63], DATA[50][186], DATA[50][56], DATA[49][193], DATA[49][63], DATA[49][186], DATA[49][56], DATA[48][193], DATA[48][63], DATA[48][186], DATA[48][56], DATA[51][194], DATA[51][64], DATA[51][187], DATA[51][57], DATA[50][194], DATA[50][64], DATA[50][187], DATA[50][57], DATA[49][194], DATA[49][64], DATA[49][187], DATA[49][57], DATA[48][194], DATA[48][64], DATA[48][187], DATA[48][57], DATA[51][195], DATA[51][65], DATA[51][188], DATA[51][58], DATA[50][195], DATA[50][65], DATA[50][188], DATA[50][58], DATA[49][195], DATA[49][65], DATA[49][188], DATA[49][58], DATA[48][195], DATA[48][65], DATA[48][188], DATA[48][58], DATA[51][196], DATA[51][66], DATA[51][189], DATA[51][59], DATA[50][196], DATA[50][66], DATA[50][189], DATA[50][59], DATA[49][196], DATA[49][66], DATA[49][189], DATA[49][59], DATA[48][196], DATA[48][66], DATA[48][189], DATA[48][59], DATA[51][197], DATA[51][67], DATA[51][190], DATA[51][60], DATA[50][197], DATA[50][67], DATA[50][190], DATA[50][60], DATA[49][197], DATA[49][67], DATA[49][190], DATA[49][60], DATA[48][197], DATA[48][67], DATA[48][190], DATA[48][60], DATA[51][198], DATA[51][68], DATA[51][191], DATA[51][61], DATA[50][198], DATA[50][68], DATA[50][191], DATA[50][61], DATA[49][198], DATA[49][68], DATA[49][191], DATA[49][61], DATA[48][198], DATA[48][68], DATA[48][191], DATA[48][61], DATA[51][199], DATA[51][69], DATA[51][192], DATA[51][62], DATA[50][199], DATA[50][69], DATA[50][192], DATA[50][62], DATA[49][199], DATA[49][69], DATA[49][192], DATA[49][62], DATA[48][199], DATA[48][69], DATA[48][192], DATA[48][62], DATA[47][193], DATA[47][63], DATA[47][186], DATA[47][56], DATA[46][193], DATA[46][63], DATA[46][186], DATA[46][56], DATA[45][193], DATA[45][63], DATA[45][186], DATA[45][56], DATA[44][193], DATA[44][63], DATA[44][186], DATA[44][56], DATA[47][194], DATA[47][64], DATA[47][187], DATA[47][57], DATA[46][194], DATA[46][64], DATA[46][187], DATA[46][57], DATA[45][194], DATA[45][64], DATA[45][187], DATA[45][57], DATA[44][194], DATA[44][64], DATA[44][187], DATA[44][57], DATA[47][195], DATA[47][65], DATA[47][188], DATA[47][58], DATA[46][195], DATA[46][65], DATA[46][188], DATA[46][58], DATA[45][195], DATA[45][65], DATA[45][188], DATA[45][58], DATA[44][195], DATA[44][65], DATA[44][188], DATA[44][58], DATA[47][196], DATA[47][66], DATA[47][189], DATA[47][59], DATA[46][196], DATA[46][66], DATA[46][189], DATA[46][59], DATA[45][196], DATA[45][66], DATA[45][189], DATA[45][59], DATA[44][196], DATA[44][66], DATA[44][189], DATA[44][59], DATA[47][197], DATA[47][67], DATA[47][190], DATA[47][60], DATA[46][197], DATA[46][67], DATA[46][190], DATA[46][60], DATA[45][197], DATA[45][67], DATA[45][190], DATA[45][60], DATA[44][197], DATA[44][67], DATA[44][190], DATA[44][60], DATA[47][198], DATA[47][68], DATA[47][191], DATA[47][61], DATA[46][198], DATA[46][68], DATA[46][191], DATA[46][61], DATA[45][198], DATA[45][68], DATA[45][191], DATA[45][61], DATA[44][198], DATA[44][68], DATA[44][191], DATA[44][61], DATA[47][199], DATA[47][69], DATA[47][192], DATA[47][62], DATA[46][199], DATA[46][69], DATA[46][192], DATA[46][62], DATA[45][199], DATA[45][69], DATA[45][192], DATA[45][62], DATA[44][199], DATA[44][69], DATA[44][192], DATA[44][62], DATA[43][193], DATA[43][63], DATA[43][186], DATA[43][56], DATA[42][193], DATA[42][63], DATA[42][186], DATA[42][56], DATA[41][193], DATA[41][63], DATA[41][186], DATA[41][56], DATA[40][193], DATA[40][63], DATA[40][186], DATA[40][56], DATA[43][194], DATA[43][64], DATA[43][187], DATA[43][57], DATA[42][194], DATA[42][64], DATA[42][187], DATA[42][57], DATA[41][194], DATA[41][64], DATA[41][187], DATA[41][57], DATA[40][194], DATA[40][64], DATA[40][187], DATA[40][57], DATA[43][195], DATA[43][65], DATA[43][188], DATA[43][58], DATA[42][195], DATA[42][65], DATA[42][188], DATA[42][58], DATA[41][195], DATA[41][65], DATA[41][188], DATA[41][58], DATA[40][195], DATA[40][65], DATA[40][188], DATA[40][58], DATA[43][196], DATA[43][66], DATA[43][189], DATA[43][59], DATA[42][196], DATA[42][66], DATA[42][189], DATA[42][59], DATA[41][196], DATA[41][66], DATA[41][189], DATA[41][59], DATA[40][196], DATA[40][66], DATA[40][189], DATA[40][59], DATA[43][197], DATA[43][67], DATA[43][190], DATA[43][60], DATA[42][197], DATA[42][67], DATA[42][190], DATA[42][60], DATA[41][197], DATA[41][67], DATA[41][190], DATA[41][60], DATA[40][197], DATA[40][67], DATA[40][190], DATA[40][60], DATA[43][198], DATA[43][68], DATA[43][191], DATA[43][61], DATA[42][198], DATA[42][68], DATA[42][191], DATA[42][61], DATA[41][198], DATA[41][68], DATA[41][191], DATA[41][61], DATA[40][198], DATA[40][68], DATA[40][191], DATA[40][61], DATA[43][199], DATA[43][69], DATA[43][192], DATA[43][62], DATA[42][199], DATA[42][69], DATA[42][192], DATA[42][62], DATA[41][199], DATA[41][69], DATA[41][192], DATA[41][62], DATA[40][199], DATA[40][69], DATA[40][192], DATA[40][62], DATA[39][193], DATA[39][63], DATA[39][186], DATA[39][56], DATA[38][193], DATA[38][63], DATA[38][186], DATA[38][56], DATA[37][193], DATA[37][63], DATA[37][186], DATA[37][56], DATA[36][193], DATA[36][63], DATA[36][186], DATA[36][56], DATA[39][194], DATA[39][64], DATA[39][187], DATA[39][57], DATA[38][194], DATA[38][64], DATA[38][187], DATA[38][57], DATA[37][194], DATA[37][64], DATA[37][187], DATA[37][57], DATA[36][194], DATA[36][64], DATA[36][187], DATA[36][57], DATA[39][195], DATA[39][65], DATA[39][188], DATA[39][58], DATA[38][195], DATA[38][65], DATA[38][188], DATA[38][58], DATA[37][195], DATA[37][65], DATA[37][188], DATA[37][58], DATA[36][195], DATA[36][65], DATA[36][188], DATA[36][58], DATA[39][196], DATA[39][66], DATA[39][189], DATA[39][59], DATA[38][196], DATA[38][66], DATA[38][189], DATA[38][59], DATA[37][196], DATA[37][66], DATA[37][189], DATA[37][59], DATA[36][196], DATA[36][66], DATA[36][189], DATA[36][59], DATA[39][197], DATA[39][67], DATA[39][190], DATA[39][60], DATA[38][197], DATA[38][67], DATA[38][190], DATA[38][60], DATA[37][197], DATA[37][67], DATA[37][190], DATA[37][60], DATA[36][197], DATA[36][67], DATA[36][190], DATA[36][60], DATA[39][198], DATA[39][68], DATA[39][191], DATA[39][61], DATA[38][198], DATA[38][68], DATA[38][191], DATA[38][61], DATA[37][198], DATA[37][68], DATA[37][191], DATA[37][61], DATA[36][198], DATA[36][68], DATA[36][191], DATA[36][61], DATA[39][199], DATA[39][69], DATA[39][192], DATA[39][62], DATA[38][199], DATA[38][69], DATA[38][192], DATA[38][62], DATA[37][199], DATA[37][69], DATA[37][192], DATA[37][62], DATA[36][199], DATA[36][69], DATA[36][192], DATA[36][62], DATA[35][193], DATA[35][63], DATA[35][186], DATA[35][56], DATA[34][193], DATA[34][63], DATA[34][186], DATA[34][56], DATA[33][193], DATA[33][63], DATA[33][186], DATA[33][56], DATA[32][193], DATA[32][63], DATA[32][186], DATA[32][56], DATA[35][194], DATA[35][64], DATA[35][187], DATA[35][57], DATA[34][194], DATA[34][64], DATA[34][187], DATA[34][57], DATA[33][194], DATA[33][64], DATA[33][187], DATA[33][57], DATA[32][194], DATA[32][64], DATA[32][187], DATA[32][57], DATA[35][195], DATA[35][65], DATA[35][188], DATA[35][58], DATA[34][195], DATA[34][65], DATA[34][188], DATA[34][58], DATA[33][195], DATA[33][65], DATA[33][188], DATA[33][58], DATA[32][195], DATA[32][65], DATA[32][188], DATA[32][58], DATA[35][196], DATA[35][66], DATA[35][189], DATA[35][59], DATA[34][196], DATA[34][66], DATA[34][189], DATA[34][59], DATA[33][196], DATA[33][66], DATA[33][189], DATA[33][59], DATA[32][196], DATA[32][66], DATA[32][189], DATA[32][59], DATA[35][197], DATA[35][67], DATA[35][190], DATA[35][60], DATA[34][197], DATA[34][67], DATA[34][190], DATA[34][60], DATA[33][197], DATA[33][67], DATA[33][190], DATA[33][60], DATA[32][197], DATA[32][67], DATA[32][190], DATA[32][60], DATA[35][198], DATA[35][68], DATA[35][191], DATA[35][61], DATA[34][198], DATA[34][68], DATA[34][191], DATA[34][61], DATA[33][198], DATA[33][68], DATA[33][191], DATA[33][61], DATA[32][198], DATA[32][68], DATA[32][191], DATA[32][61], DATA[35][199], DATA[35][69], DATA[35][192], DATA[35][62], DATA[34][199], DATA[34][69], DATA[34][192], DATA[34][62], DATA[33][199], DATA[33][69], DATA[33][192], DATA[33][62], DATA[32][199], DATA[32][69], DATA[32][192], DATA[32][62], DATA[31][193], DATA[31][63], DATA[31][186], DATA[31][56], DATA[30][193], DATA[30][63], DATA[30][186], DATA[30][56], DATA[29][193], DATA[29][63], DATA[29][186], DATA[29][56], DATA[28][193], DATA[28][63], DATA[28][186], DATA[28][56], DATA[31][194], DATA[31][64], DATA[31][187], DATA[31][57], DATA[30][194], DATA[30][64], DATA[30][187], DATA[30][57], DATA[29][194], DATA[29][64], DATA[29][187], DATA[29][57], DATA[28][194], DATA[28][64], DATA[28][187], DATA[28][57], DATA[31][195], DATA[31][65], DATA[31][188], DATA[31][58], DATA[30][195], DATA[30][65], DATA[30][188], DATA[30][58], DATA[29][195], DATA[29][65], DATA[29][188], DATA[29][58], DATA[28][195], DATA[28][65], DATA[28][188], DATA[28][58], DATA[31][196], DATA[31][66], DATA[31][189], DATA[31][59], DATA[30][196], DATA[30][66], DATA[30][189], DATA[30][59], DATA[29][196], DATA[29][66], DATA[29][189], DATA[29][59], DATA[28][196], DATA[28][66], DATA[28][189], DATA[28][59], DATA[31][197], DATA[31][67], DATA[31][190], DATA[31][60], DATA[30][197], DATA[30][67], DATA[30][190], DATA[30][60], DATA[29][197], DATA[29][67], DATA[29][190], DATA[29][60], DATA[28][197], DATA[28][67], DATA[28][190], DATA[28][60], DATA[31][198], DATA[31][68], DATA[31][191], DATA[31][61], DATA[30][198], DATA[30][68], DATA[30][191], DATA[30][61], DATA[29][198], DATA[29][68], DATA[29][191], DATA[29][61], DATA[28][198], DATA[28][68], DATA[28][191], DATA[28][61], DATA[31][199], DATA[31][69], DATA[31][192], DATA[31][62], DATA[30][199], DATA[30][69], DATA[30][192], DATA[30][62], DATA[29][199], DATA[29][69], DATA[29][192], DATA[29][62], DATA[28][199], DATA[28][69], DATA[28][192], DATA[28][62], DATA[27][193], DATA[27][63], DATA[27][186], DATA[27][56], DATA[26][193], DATA[26][63], DATA[26][186], DATA[26][56], DATA[25][193], DATA[25][63], DATA[25][186], DATA[25][56], DATA[24][193], DATA[24][63], DATA[24][186], DATA[24][56], DATA[27][194], DATA[27][64], DATA[27][187], DATA[27][57], DATA[26][194], DATA[26][64], DATA[26][187], DATA[26][57], DATA[25][194], DATA[25][64], DATA[25][187], DATA[25][57], DATA[24][194], DATA[24][64], DATA[24][187], DATA[24][57], DATA[27][195], DATA[27][65], DATA[27][188], DATA[27][58], DATA[26][195], DATA[26][65], DATA[26][188], DATA[26][58], DATA[25][195], DATA[25][65], DATA[25][188], DATA[25][58], DATA[24][195], DATA[24][65], DATA[24][188], DATA[24][58], DATA[27][196], DATA[27][66], DATA[27][189], DATA[27][59], DATA[26][196], DATA[26][66], DATA[26][189], DATA[26][59], DATA[25][196], DATA[25][66], DATA[25][189], DATA[25][59], DATA[24][196], DATA[24][66], DATA[24][189], DATA[24][59], DATA[27][197], DATA[27][67], DATA[27][190], DATA[27][60], DATA[26][197], DATA[26][67], DATA[26][190], DATA[26][60], DATA[25][197], DATA[25][67], DATA[25][190], DATA[25][60], DATA[24][197], DATA[24][67], DATA[24][190], DATA[24][60], DATA[27][198], DATA[27][68], DATA[27][191], DATA[27][61], DATA[26][198], DATA[26][68], DATA[26][191], DATA[26][61], DATA[25][198], DATA[25][68], DATA[25][191], DATA[25][61], DATA[24][198], DATA[24][68], DATA[24][191], DATA[24][61], DATA[27][199], DATA[27][69], DATA[27][192], DATA[27][62], DATA[26][199], DATA[26][69], DATA[26][192], DATA[26][62], DATA[25][199], DATA[25][69], DATA[25][192], DATA[25][62], DATA[24][199], DATA[24][69], DATA[24][192], DATA[24][62], DATA[23][193], DATA[23][63], DATA[23][186], DATA[23][56], DATA[22][193], DATA[22][63], DATA[22][186], DATA[22][56], DATA[21][193], DATA[21][63], DATA[21][186], DATA[21][56], DATA[20][193], DATA[20][63], DATA[20][186], DATA[20][56], DATA[23][194], DATA[23][64], DATA[23][187], DATA[23][57], DATA[22][194], DATA[22][64], DATA[22][187], DATA[22][57], DATA[21][194], DATA[21][64], DATA[21][187], DATA[21][57], DATA[20][194], DATA[20][64], DATA[20][187], DATA[20][57], DATA[23][195], DATA[23][65], DATA[23][188], DATA[23][58], DATA[22][195], DATA[22][65], DATA[22][188], DATA[22][58], DATA[21][195], DATA[21][65], DATA[21][188], DATA[21][58], DATA[20][195], DATA[20][65], DATA[20][188], DATA[20][58], DATA[23][196], DATA[23][66], DATA[23][189], DATA[23][59], DATA[22][196], DATA[22][66], DATA[22][189], DATA[22][59], DATA[21][196], DATA[21][66], DATA[21][189], DATA[21][59], DATA[20][196], DATA[20][66], DATA[20][189], DATA[20][59], DATA[23][197], DATA[23][67], DATA[23][190], DATA[23][60], DATA[22][197], DATA[22][67], DATA[22][190], DATA[22][60], DATA[21][197], DATA[21][67], DATA[21][190], DATA[21][60], DATA[20][197], DATA[20][67], DATA[20][190], DATA[20][60], DATA[23][198], DATA[23][68], DATA[23][191], DATA[23][61], DATA[22][198], DATA[22][68], DATA[22][191], DATA[22][61], DATA[21][198], DATA[21][68], DATA[21][191], DATA[21][61], DATA[20][198], DATA[20][68], DATA[20][191], DATA[20][61], DATA[23][199], DATA[23][69], DATA[23][192], DATA[23][62], DATA[22][199], DATA[22][69], DATA[22][192], DATA[22][62], DATA[21][199], DATA[21][69], DATA[21][192], DATA[21][62], DATA[20][199], DATA[20][69], DATA[20][192], DATA[20][62], DATA[19][193], DATA[19][63], DATA[19][186], DATA[19][56], DATA[18][193], DATA[18][63], DATA[18][186], DATA[18][56], DATA[17][193], DATA[17][63], DATA[17][186], DATA[17][56], DATA[16][193], DATA[16][63], DATA[16][186], DATA[16][56], DATA[19][194], DATA[19][64], DATA[19][187], DATA[19][57], DATA[18][194], DATA[18][64], DATA[18][187], DATA[18][57], DATA[17][194], DATA[17][64], DATA[17][187], DATA[17][57], DATA[16][194], DATA[16][64], DATA[16][187], DATA[16][57], DATA[19][195], DATA[19][65], DATA[19][188], DATA[19][58], DATA[18][195], DATA[18][65], DATA[18][188], DATA[18][58], DATA[17][195], DATA[17][65], DATA[17][188], DATA[17][58], DATA[16][195], DATA[16][65], DATA[16][188], DATA[16][58], DATA[19][196], DATA[19][66], DATA[19][189], DATA[19][59], DATA[18][196], DATA[18][66], DATA[18][189], DATA[18][59], DATA[17][196], DATA[17][66], DATA[17][189], DATA[17][59], DATA[16][196], DATA[16][66], DATA[16][189], DATA[16][59], DATA[19][197], DATA[19][67], DATA[19][190], DATA[19][60], DATA[18][197], DATA[18][67], DATA[18][190], DATA[18][60], DATA[17][197], DATA[17][67], DATA[17][190], DATA[17][60], DATA[16][197], DATA[16][67], DATA[16][190], DATA[16][60], DATA[19][198], DATA[19][68], DATA[19][191], DATA[19][61], DATA[18][198], DATA[18][68], DATA[18][191], DATA[18][61], DATA[17][198], DATA[17][68], DATA[17][191], DATA[17][61], DATA[16][198], DATA[16][68], DATA[16][191], DATA[16][61], DATA[19][199], DATA[19][69], DATA[19][192], DATA[19][62], DATA[18][199], DATA[18][69], DATA[18][192], DATA[18][62], DATA[17][199], DATA[17][69], DATA[17][192], DATA[17][62], DATA[16][199], DATA[16][69], DATA[16][192], DATA[16][62], DATA[15][193], DATA[15][63], DATA[15][186], DATA[15][56], DATA[14][193], DATA[14][63], DATA[14][186], DATA[14][56], DATA[13][193], DATA[13][63], DATA[13][186], DATA[13][56], DATA[12][193], DATA[12][63], DATA[12][186], DATA[12][56], DATA[15][194], DATA[15][64], DATA[15][187], DATA[15][57], DATA[14][194], DATA[14][64], DATA[14][187], DATA[14][57], DATA[13][194], DATA[13][64], DATA[13][187], DATA[13][57], DATA[12][194], DATA[12][64], DATA[12][187], DATA[12][57], DATA[15][195], DATA[15][65], DATA[15][188], DATA[15][58], DATA[14][195], DATA[14][65], DATA[14][188], DATA[14][58], DATA[13][195], DATA[13][65], DATA[13][188], DATA[13][58], DATA[12][195], DATA[12][65], DATA[12][188], DATA[12][58], DATA[15][196], DATA[15][66], DATA[15][189], DATA[15][59], DATA[14][196], DATA[14][66], DATA[14][189], DATA[14][59], DATA[13][196], DATA[13][66], DATA[13][189], DATA[13][59], DATA[12][196], DATA[12][66], DATA[12][189], DATA[12][59], DATA[15][197], DATA[15][67], DATA[15][190], DATA[15][60], DATA[14][197], DATA[14][67], DATA[14][190], DATA[14][60], DATA[13][197], DATA[13][67], DATA[13][190], DATA[13][60], DATA[12][197], DATA[12][67], DATA[12][190], DATA[12][60], DATA[15][198], DATA[15][68], DATA[15][191], DATA[15][61], DATA[14][198], DATA[14][68], DATA[14][191], DATA[14][61], DATA[13][198], DATA[13][68], DATA[13][191], DATA[13][61], DATA[12][198], DATA[12][68], DATA[12][191], DATA[12][61], DATA[15][199], DATA[15][69], DATA[15][192], DATA[15][62], DATA[14][199], DATA[14][69], DATA[14][192], DATA[14][62], DATA[13][199], DATA[13][69], DATA[13][192], DATA[13][62], DATA[12][199], DATA[12][69], DATA[12][192], DATA[12][62], DATA[11][193], DATA[11][63], DATA[11][186], DATA[11][56], DATA[10][193], DATA[10][63], DATA[10][186], DATA[10][56], DATA[9][193], DATA[9][63], DATA[9][186], DATA[9][56], DATA[8][193], DATA[8][63], DATA[8][186], DATA[8][56], DATA[11][194], DATA[11][64], DATA[11][187], DATA[11][57], DATA[10][194], DATA[10][64], DATA[10][187], DATA[10][57], DATA[9][194], DATA[9][64], DATA[9][187], DATA[9][57], DATA[8][194], DATA[8][64], DATA[8][187], DATA[8][57], DATA[11][195], DATA[11][65], DATA[11][188], DATA[11][58], DATA[10][195], DATA[10][65], DATA[10][188], DATA[10][58], DATA[9][195], DATA[9][65], DATA[9][188], DATA[9][58], DATA[8][195], DATA[8][65], DATA[8][188], DATA[8][58], DATA[11][196], DATA[11][66], DATA[11][189], DATA[11][59], DATA[10][196], DATA[10][66], DATA[10][189], DATA[10][59], DATA[9][196], DATA[9][66], DATA[9][189], DATA[9][59], DATA[8][196], DATA[8][66], DATA[8][189], DATA[8][59], DATA[11][197], DATA[11][67], DATA[11][190], DATA[11][60], DATA[10][197], DATA[10][67], DATA[10][190], DATA[10][60], DATA[9][197], DATA[9][67], DATA[9][190], DATA[9][60], DATA[8][197], DATA[8][67], DATA[8][190], DATA[8][60], DATA[11][198], DATA[11][68], DATA[11][191], DATA[11][61], DATA[10][198], DATA[10][68], DATA[10][191], DATA[10][61], DATA[9][198], DATA[9][68], DATA[9][191], DATA[9][61], DATA[8][198], DATA[8][68], DATA[8][191], DATA[8][61], DATA[11][199], DATA[11][69], DATA[11][192], DATA[11][62], DATA[10][199], DATA[10][69], DATA[10][192], DATA[10][62], DATA[9][199], DATA[9][69], DATA[9][192], DATA[9][62], DATA[8][199], DATA[8][69], DATA[8][192], DATA[8][62], DATA[7][193], DATA[7][63], DATA[7][186], DATA[7][56], DATA[6][193], DATA[6][63], DATA[6][186], DATA[6][56], DATA[5][193], DATA[5][63], DATA[5][186], DATA[5][56], DATA[4][193], DATA[4][63], DATA[4][186], DATA[4][56], DATA[7][194], DATA[7][64], DATA[7][187], DATA[7][57], DATA[6][194], DATA[6][64], DATA[6][187], DATA[6][57], DATA[5][194], DATA[5][64], DATA[5][187], DATA[5][57], DATA[4][194], DATA[4][64], DATA[4][187], DATA[4][57], DATA[7][195], DATA[7][65], DATA[7][188], DATA[7][58], DATA[6][195], DATA[6][65], DATA[6][188], DATA[6][58], DATA[5][195], DATA[5][65], DATA[5][188], DATA[5][58], DATA[4][195], DATA[4][65], DATA[4][188], DATA[4][58], DATA[7][196], DATA[7][66], DATA[7][189], DATA[7][59], DATA[6][196], DATA[6][66], DATA[6][189], DATA[6][59], DATA[5][196], DATA[5][66], DATA[5][189], DATA[5][59], DATA[4][196], DATA[4][66], DATA[4][189], DATA[4][59], DATA[7][197], DATA[7][67], DATA[7][190], DATA[7][60], DATA[6][197], DATA[6][67], DATA[6][190], DATA[6][60], DATA[5][197], DATA[5][67], DATA[5][190], DATA[5][60], DATA[4][197], DATA[4][67], DATA[4][190], DATA[4][60], DATA[7][198], DATA[7][68], DATA[7][191], DATA[7][61], DATA[6][198], DATA[6][68], DATA[6][191], DATA[6][61], DATA[5][198], DATA[5][68], DATA[5][191], DATA[5][61], DATA[4][198], DATA[4][68], DATA[4][191], DATA[4][61], DATA[7][199], DATA[7][69], DATA[7][192], DATA[7][62], DATA[6][199], DATA[6][69], DATA[6][192], DATA[6][62], DATA[5][199], DATA[5][69], DATA[5][192], DATA[5][62], DATA[4][199], DATA[4][69], DATA[4][192], DATA[4][62], DATA[3][193], DATA[3][63], DATA[3][186], DATA[3][56], DATA[2][193], DATA[2][63], DATA[2][186], DATA[2][56], DATA[1][193], DATA[1][63], DATA[1][186], DATA[1][56], DATA[0][193], DATA[0][63], DATA[0][186], DATA[0][56], DATA[3][194], DATA[3][64], DATA[3][187], DATA[3][57], DATA[2][194], DATA[2][64], DATA[2][187], DATA[2][57], DATA[1][194], DATA[1][64], DATA[1][187], DATA[1][57], DATA[0][194], DATA[0][64], DATA[0][187], DATA[0][57], DATA[3][195], DATA[3][65], DATA[3][188], DATA[3][58], DATA[2][195], DATA[2][65], DATA[2][188], DATA[2][58], DATA[1][195], DATA[1][65], DATA[1][188], DATA[1][58], DATA[0][195], DATA[0][65], DATA[0][188], DATA[0][58], DATA[3][196], DATA[3][66], DATA[3][189], DATA[3][59], DATA[2][196], DATA[2][66], DATA[2][189], DATA[2][59], DATA[1][196], DATA[1][66], DATA[1][189], DATA[1][59], DATA[0][196], DATA[0][66], DATA[0][189], DATA[0][59], DATA[3][197], DATA[3][67], DATA[3][190], DATA[3][60], DATA[2][197], DATA[2][67], DATA[2][190], DATA[2][60], DATA[1][197], DATA[1][67], DATA[1][190], DATA[1][60], DATA[0][197], DATA[0][67], DATA[0][190], DATA[0][60], DATA[3][198], DATA[3][68], DATA[3][191], DATA[3][61], DATA[2][198], DATA[2][68], DATA[2][191], DATA[2][61], DATA[1][198], DATA[1][68], DATA[1][191], DATA[1][61], DATA[0][198], DATA[0][68], DATA[0][191], DATA[0][61], DATA[3][199], DATA[3][69], DATA[3][192], DATA[3][62], DATA[2][199], DATA[2][69], DATA[2][192], DATA[2][62], DATA[1][199], DATA[1][69], DATA[1][192], DATA[1][62], DATA[0][199], DATA[0][69], DATA[0][192], DATA[0][62]];
				attribute INIT_A @[!MAIN[3][0][7], !MAIN[1][0][5], !MAIN[2][0][58], !MAIN[0][0][56], !MAIN[3][0][63], !MAIN[3][0][49], !MAIN[3][0][35], !MAIN[3][0][21], !MAIN[2][0][57], !MAIN[2][0][43], !MAIN[2][0][29], !MAIN[2][0][15], !MAIN[1][0][61], !MAIN[1][0][47], !MAIN[1][0][33], !MAIN[1][0][19], !MAIN[0][0][55], !MAIN[0][0][41], !MAIN[0][0][27], !MAIN[0][0][13], !MAIN[3][0][50], !MAIN[3][0][36], !MAIN[3][0][22], !MAIN[3][0][8], !MAIN[2][0][44], !MAIN[2][0][30], !MAIN[2][0][16], !MAIN[2][0][2], !MAIN[1][0][48], !MAIN[1][0][34], !MAIN[1][0][20], !MAIN[1][0][6], !MAIN[0][0][42], !MAIN[0][0][28], !MAIN[0][0][14], !MAIN[0][0][0]];
				attribute INIT_B @[!MAIN[3][0][1], !MAIN[0][0][63], !MAIN[3][0][0], !MAIN[0][0][62], !MAIN[3][0][57], !MAIN[3][0][43], !MAIN[3][0][29], !MAIN[3][0][15], !MAIN[2][0][51], !MAIN[2][0][37], !MAIN[2][0][23], !MAIN[2][0][9], !MAIN[1][0][55], !MAIN[1][0][41], !MAIN[1][0][27], !MAIN[1][0][13], !MAIN[0][0][49], !MAIN[0][0][35], !MAIN[0][0][21], !MAIN[0][0][7], !MAIN[3][0][56], !MAIN[3][0][42], !MAIN[3][0][28], !MAIN[3][0][14], !MAIN[2][0][50], !MAIN[2][0][36], !MAIN[2][0][22], !MAIN[2][0][8], !MAIN[1][0][54], !MAIN[1][0][40], !MAIN[1][0][26], !MAIN[1][0][12], !MAIN[0][0][48], !MAIN[0][0][34], !MAIN[0][0][20], !MAIN[0][0][6]];
				attribute SRVAL_A @[!MAIN[3][0][6], !MAIN[1][0][4], !MAIN[2][0][59], !MAIN[0][0][57], !MAIN[3][0][62], !MAIN[3][0][48], !MAIN[3][0][34], !MAIN[3][0][20], !MAIN[2][0][56], !MAIN[2][0][42], !MAIN[2][0][28], !MAIN[2][0][14], !MAIN[1][0][60], !MAIN[1][0][46], !MAIN[1][0][32], !MAIN[1][0][18], !MAIN[0][0][54], !MAIN[0][0][40], !MAIN[0][0][26], !MAIN[0][0][12], !MAIN[3][0][51], !MAIN[3][0][37], !MAIN[3][0][23], !MAIN[3][0][9], !MAIN[2][0][45], !MAIN[2][0][31], !MAIN[2][0][17], !MAIN[2][0][3], !MAIN[1][0][49], !MAIN[1][0][35], !MAIN[1][0][21], !MAIN[1][0][7], !MAIN[0][0][43], !MAIN[0][0][29], !MAIN[0][0][15], !MAIN[0][0][1]];
				attribute SRVAL_B @[!MAIN[3][0][2], !MAIN[1][0][0], !MAIN[2][0][63], !MAIN[0][0][61], !MAIN[3][0][58], !MAIN[3][0][44], !MAIN[3][0][30], !MAIN[3][0][16], !MAIN[2][0][52], !MAIN[2][0][38], !MAIN[2][0][24], !MAIN[2][0][10], !MAIN[1][0][56], !MAIN[1][0][42], !MAIN[1][0][28], !MAIN[1][0][14], !MAIN[0][0][50], !MAIN[0][0][36], !MAIN[0][0][22], !MAIN[0][0][8], !MAIN[3][0][55], !MAIN[3][0][41], !MAIN[3][0][27], !MAIN[3][0][13], !MAIN[2][0][49], !MAIN[2][0][35], !MAIN[2][0][21], !MAIN[2][0][7], !MAIN[1][0][53], !MAIN[1][0][39], !MAIN[1][0][25], !MAIN[1][0][11], !MAIN[0][0][47], !MAIN[0][0][33], !MAIN[0][0][19], !MAIN[0][0][5]];
				attribute DATA_WIDTH_A @[MAIN[1][1][49], MAIN[1][1][50], MAIN[1][1][52]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[2][1][14], MAIN[2][1][13], MAIN[2][1][11]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[1][1][55], MAIN[1][1][51]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[2][1][8], MAIN[2][1][12]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WDEL_A @[MAIN[1][1][48], MAIN[1][1][54], MAIN[1][1][53]];
				attribute DDEL_A @[MAIN[1][1][56], MAIN[1][1][57]];
				attribute WW_VALUE_A @[MAIN[1][1][60], MAIN[1][1][61]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute WW_VALUE_B @[MAIN[2][1][3], MAIN[2][1][2]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
			}

			bel MULT {
				input A[0] = CELL[0].IMUX_DATA[27];
				input A[1] = CELL[0].IMUX_DATA[19];
				input A[2] = CELL[0].IMUX_DATA[0];
				input A[3] = CELL[0].IMUX_DATA[8];
				input A[4] = CELL[1].IMUX_DATA[27];
				input A[5] = CELL[1].IMUX_DATA[19];
				input A[6] = CELL[1].IMUX_DATA[0];
				input A[7] = CELL[1].IMUX_DATA[8];
				input A[8] = CELL[2].IMUX_DATA[27];
				input A[9] = CELL[2].IMUX_DATA[19];
				input A[10] = CELL[2].IMUX_DATA[0];
				input A[11] = CELL[2].IMUX_DATA[8];
				input A[12] = CELL[3].IMUX_DATA[27];
				input A[13] = CELL[3].IMUX_DATA[19];
				input A[14] = CELL[3].IMUX_DATA[0];
				input A[15] = CELL[3].IMUX_DATA[8];
				input A[16] = CELL[3].IMUX_DATA[26];
				input A[17] = CELL[3].IMUX_DATA[10];
				input B[0] = CELL[0].IMUX_DATA[22];
				input B[1] = CELL[0].IMUX_DATA[30];
				input B[2] = CELL[0].IMUX_DATA[13];
				input B[3] = CELL[0].IMUX_DATA[5];
				input B[4] = CELL[1].IMUX_DATA[22];
				input B[5] = CELL[1].IMUX_DATA[30];
				input B[6] = CELL[1].IMUX_DATA[13];
				input B[7] = CELL[1].IMUX_DATA[5];
				input B[8] = CELL[2].IMUX_DATA[22];
				input B[9] = CELL[2].IMUX_DATA[30];
				input B[10] = CELL[2].IMUX_DATA[13];
				input B[11] = CELL[2].IMUX_DATA[5];
				input B[12] = CELL[3].IMUX_DATA[22];
				input B[13] = CELL[3].IMUX_DATA[30];
				input B[14] = CELL[3].IMUX_DATA[13];
				input B[15] = CELL[3].IMUX_DATA[5];
				input B[16] = CELL[3].IMUX_DATA[18];
				input B[17] = CELL[3].IMUX_DATA[2];
				input CLK = CELL[1].IMUX_CLK_OPTINV[1];
				input CEP = CELL[1].IMUX_CE_OPTINV[1];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
				output P[0] = CELL[0].OUT_SEC[15];
				output P[1] = CELL[0].OUT_SEC[14];
				output P[2] = CELL[0].OUT_SEC[13];
				output P[3] = CELL[0].OUT_SEC[12];
				output P[4] = CELL[0].OUT_SEC[11];
				output P[5] = CELL[0].OUT_SEC[10];
				output P[6] = CELL[0].OUT_SEC[9];
				output P[7] = CELL[0].OUT_SEC[8];
				output P[8] = CELL[1].OUT_SEC[15];
				output P[9] = CELL[1].OUT_SEC[14];
				output P[10] = CELL[1].OUT_SEC[13];
				output P[11] = CELL[1].OUT_SEC[12];
				output P[12] = CELL[1].OUT_SEC[11];
				output P[13] = CELL[1].OUT_SEC[10];
				output P[14] = CELL[1].OUT_SEC[9];
				output P[15] = CELL[1].OUT_SEC[8];
				output P[16] = CELL[2].OUT_SEC[15];
				output P[17] = CELL[2].OUT_SEC[14];
				output P[18] = CELL[2].OUT_SEC[13];
				output P[19] = CELL[2].OUT_SEC[12];
				output P[20] = CELL[2].OUT_SEC[11];
				output P[21] = CELL[2].OUT_SEC[10];
				output P[22] = CELL[2].OUT_SEC[9];
				output P[23] = CELL[2].OUT_SEC[8];
				output P[24] = CELL[3].OUT_SEC[15];
				output P[25] = CELL[3].OUT_SEC[14];
				output P[26] = CELL[3].OUT_SEC[13];
				output P[27] = CELL[3].OUT_SEC[12];
				output P[28] = CELL[3].OUT_SEC[11];
				output P[29] = CELL[3].OUT_SEC[10];
				output P[30] = CELL[3].OUT_SEC[9];
				output P[31] = CELL[3].OUT_SEC[8];
				output P[32] = CELL[0].OUT_SEC[7];
				output P[33] = CELL[1].OUT_SEC[7];
				output P[34] = CELL[2].OUT_SEC[7];
				output P[35] = CELL[3].OUT_SEC[7];
				attribute PREG @MAIN[3][1][61];
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA[18] MULT.A[2]
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA[1]
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB[0]
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB[19] MULT.B[3]
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB[0]
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA[3]
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA[19] MULT.A[3]
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB[0]
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA[0]
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB[1]
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB[18] MULT.B[2]
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB[1]
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA[2]
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA[2]
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA[17] MULT.A[1]
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA[0]
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB[3]
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB[16] MULT.B[0]
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB[3]
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA[3]
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA[0]
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA[16] MULT.A[0]
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA[1]
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB[2]
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB[17] MULT.B[1]
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB[2]
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA[0]
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA[1]
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA[2]
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA[3]
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB[0]
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB[1]
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB[2]
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB[3]
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA[0]
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB[0]
			// wire CELL[0].OUT_SEC[7]             MULT.P[32]
			// wire CELL[0].OUT_SEC[8]             MULT.P[7]
			// wire CELL[0].OUT_SEC[9]             MULT.P[6]
			// wire CELL[0].OUT_SEC[10]            MULT.P[5]
			// wire CELL[0].OUT_SEC[11]            MULT.P[4]
			// wire CELL[0].OUT_SEC[12]            MULT.P[3]
			// wire CELL[0].OUT_SEC[13]            MULT.P[2]
			// wire CELL[0].OUT_SEC[14]            MULT.P[1]
			// wire CELL[0].OUT_SEC[15]            MULT.P[0]
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA[16]
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA[17]
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA[19]
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA[18]
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB[16]
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB[17]
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB[19]
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB[18]
			// wire CELL[1].IMUX_CLK_OPTINV[1]     MULT.CLK
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA[0]
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB[0]
			// wire CELL[1].IMUX_CE_OPTINV[1]      MULT.CEP
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA[22] MULT.A[6]
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA[5]
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB[4]
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB[23] MULT.B[7]
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB[4]
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA[7]
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA[23] MULT.A[7]
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB[2]
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA[4]
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB[5]
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB[22] MULT.B[6]
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB[5]
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA[6]
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA[6]
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA[21] MULT.A[5]
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA[4]
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB[7]
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB[20] MULT.B[4]
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB[7]
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA[7]
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA[2]
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA[20] MULT.A[4]
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA[5]
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB[6]
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB[21] MULT.B[5]
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB[6]
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA[4]
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA[5]
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA[6]
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA[7]
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB[4]
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB[5]
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB[6]
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB[7]
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA[2]
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB[2]
			// wire CELL[1].OUT_SEC[7]             MULT.P[33]
			// wire CELL[1].OUT_SEC[8]             MULT.P[15]
			// wire CELL[1].OUT_SEC[9]             MULT.P[14]
			// wire CELL[1].OUT_SEC[10]            MULT.P[13]
			// wire CELL[1].OUT_SEC[11]            MULT.P[12]
			// wire CELL[1].OUT_SEC[12]            MULT.P[11]
			// wire CELL[1].OUT_SEC[13]            MULT.P[10]
			// wire CELL[1].OUT_SEC[14]            MULT.P[9]
			// wire CELL[1].OUT_SEC[15]            MULT.P[8]
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA[20]
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA[21]
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA[23]
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA[22]
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB[20]
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB[21]
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB[23]
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB[22]
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA[26] MULT.A[10]
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA[9]
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB[8]
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB[27] MULT.B[11]
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB[8]
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA[11]
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA[27] MULT.A[11]
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB[1]
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA[8]
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB[9]
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB[26] MULT.B[10]
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB[9]
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA[10]
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA[10]
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA[25] MULT.A[9]
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA[8]
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB[11]
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB[24] MULT.B[8]
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB[11]
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA[11]
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA[1]
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA[24] MULT.A[8]
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA[9]
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB[10]
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB[25] MULT.B[9]
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB[10]
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA[8]
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA[9]
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA[10]
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA[11]
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB[8]
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB[9]
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB[10]
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB[11]
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA[1]
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB[1]
			// wire CELL[2].OUT_SEC[7]             MULT.P[34]
			// wire CELL[2].OUT_SEC[8]             MULT.P[23]
			// wire CELL[2].OUT_SEC[9]             MULT.P[22]
			// wire CELL[2].OUT_SEC[10]            MULT.P[21]
			// wire CELL[2].OUT_SEC[11]            MULT.P[20]
			// wire CELL[2].OUT_SEC[12]            MULT.P[19]
			// wire CELL[2].OUT_SEC[13]            MULT.P[18]
			// wire CELL[2].OUT_SEC[14]            MULT.P[17]
			// wire CELL[2].OUT_SEC[15]            MULT.P[16]
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA[24]
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA[25]
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA[27]
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA[26]
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB[24]
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB[25]
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB[27]
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB[26]
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA[30] MULT.A[14]
			// wire CELL[3].IMUX_DATA[2]           MULT.B[17]
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA[13]
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB[12]
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB[31] MULT.B[15]
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB[12]
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA[31] MULT.A[15]
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB[3]
			// wire CELL[3].IMUX_DATA[10]          MULT.A[17]
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA[12]
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB[13]
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB[30] MULT.B[14]
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB[13]
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA[14]
			// wire CELL[3].IMUX_DATA[18]          MULT.B[16]
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA[29] MULT.A[13]
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA[12]
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB[15]
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB[28] MULT.B[12]
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA[15]
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA[3]
			// wire CELL[3].IMUX_DATA[26]          MULT.A[16]
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA[28] MULT.A[12]
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA[13]
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB[14]
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB[29] MULT.B[13]
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA[12]
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA[13]
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA[14]
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA[15]
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB[12]
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB[13]
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB[14]
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB[15]
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA[3]
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB[3]
			// wire CELL[3].OUT_SEC[7]             MULT.P[35]
			// wire CELL[3].OUT_SEC[8]             MULT.P[31]
			// wire CELL[3].OUT_SEC[9]             MULT.P[30]
			// wire CELL[3].OUT_SEC[10]            MULT.P[29]
			// wire CELL[3].OUT_SEC[11]            MULT.P[28]
			// wire CELL[3].OUT_SEC[12]            MULT.P[27]
			// wire CELL[3].OUT_SEC[13]            MULT.P[26]
			// wire CELL[3].OUT_SEC[14]            MULT.P[25]
			// wire CELL[3].OUT_SEC[15]            MULT.P[24]
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA[28]
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA[29]
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA[31]
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA[30]
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB[28]
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB[29]
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB[31]
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB[30]
		}

		tile_class BRAM_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect MAIN[2]: Vertical (rev 19, rev 64);
			bitrect MAIN[3]: Vertical (rev 19, rev 64);
			bitrect DATA: Vertical (rev 76, rev 256);

			bel BRAM {
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input RSTA = CELL[1].IMUX_SR_OPTINV[0];
				input RSTB = CELL[1].IMUX_SR_OPTINV[1];
				input WEA[0] = CELL[1].IMUX_SR_OPTINV[2];
				input WEB[0] = CELL[1].IMUX_SR_OPTINV[3];
				input ADDRA[0] = CELL[0].IMUX_DATA[20];
				input ADDRA[1] = CELL[0].IMUX_DATA[28];
				input ADDRA[2] = CELL[0].IMUX_DATA[15];
				input ADDRA[3] = CELL[0].IMUX_DATA[7];
				input ADDRA[4] = CELL[1].IMUX_DATA[20];
				input ADDRA[5] = CELL[1].IMUX_DATA[28];
				input ADDRA[6] = CELL[1].IMUX_DATA[15];
				input ADDRA[7] = CELL[1].IMUX_DATA[7];
				input ADDRA[8] = CELL[2].IMUX_DATA[20];
				input ADDRA[9] = CELL[2].IMUX_DATA[28];
				input ADDRA[10] = CELL[2].IMUX_DATA[15];
				input ADDRA[11] = CELL[2].IMUX_DATA[7];
				input ADDRA[12] = CELL[3].IMUX_DATA[20];
				input ADDRA[13] = CELL[3].IMUX_DATA[28];
				input ADDRB[0] = CELL[0].IMUX_DATA[4];
				input ADDRB[1] = CELL[0].IMUX_DATA[12];
				input ADDRB[2] = CELL[0].IMUX_DATA[31];
				input ADDRB[3] = CELL[0].IMUX_DATA[23];
				input ADDRB[4] = CELL[1].IMUX_DATA[4];
				input ADDRB[5] = CELL[1].IMUX_DATA[12];
				input ADDRB[6] = CELL[1].IMUX_DATA[31];
				input ADDRB[7] = CELL[1].IMUX_DATA[23];
				input ADDRB[8] = CELL[2].IMUX_DATA[4];
				input ADDRB[9] = CELL[2].IMUX_DATA[12];
				input ADDRB[10] = CELL[2].IMUX_DATA[31];
				input ADDRB[11] = CELL[2].IMUX_DATA[23];
				input ADDRB[12] = CELL[3].IMUX_DATA[4];
				input ADDRB[13] = CELL[3].IMUX_DATA[12];
				input DIA[0] = CELL[0].IMUX_DATA[11];
				input DIA[1] = CELL[0].IMUX_DATA[3];
				input DIA[2] = CELL[0].IMUX_DATA[16];
				input DIA[3] = CELL[0].IMUX_DATA[24];
				input DIA[4] = CELL[1].IMUX_DATA[11];
				input DIA[5] = CELL[1].IMUX_DATA[3];
				input DIA[6] = CELL[1].IMUX_DATA[16];
				input DIA[7] = CELL[1].IMUX_DATA[24];
				input DIA[8] = CELL[2].IMUX_DATA[11];
				input DIA[9] = CELL[2].IMUX_DATA[3];
				input DIA[10] = CELL[2].IMUX_DATA[16];
				input DIA[11] = CELL[2].IMUX_DATA[24];
				input DIA[12] = CELL[3].IMUX_DATA[11];
				input DIA[13] = CELL[3].IMUX_DATA[3];
				input DIA[14] = CELL[3].IMUX_DATA[16];
				input DIA[15] = CELL[3].IMUX_DATA[24];
				input DIA[16] = CELL[0].IMUX_DATA[27];
				input DIA[17] = CELL[0].IMUX_DATA[19];
				input DIA[18] = CELL[0].IMUX_DATA[0];
				input DIA[19] = CELL[0].IMUX_DATA[8];
				input DIA[20] = CELL[1].IMUX_DATA[27];
				input DIA[21] = CELL[1].IMUX_DATA[19];
				input DIA[22] = CELL[1].IMUX_DATA[0];
				input DIA[23] = CELL[1].IMUX_DATA[8];
				input DIA[24] = CELL[2].IMUX_DATA[27];
				input DIA[25] = CELL[2].IMUX_DATA[19];
				input DIA[26] = CELL[2].IMUX_DATA[0];
				input DIA[27] = CELL[2].IMUX_DATA[8];
				input DIA[28] = CELL[3].IMUX_DATA[27];
				input DIA[29] = CELL[3].IMUX_DATA[19];
				input DIA[30] = CELL[3].IMUX_DATA[0];
				input DIA[31] = CELL[3].IMUX_DATA[8];
				input DIB[0] = CELL[0].IMUX_DATA[6];
				input DIB[1] = CELL[0].IMUX_DATA[14];
				input DIB[2] = CELL[0].IMUX_DATA[29];
				input DIB[3] = CELL[0].IMUX_DATA[21];
				input DIB[4] = CELL[1].IMUX_DATA[6];
				input DIB[5] = CELL[1].IMUX_DATA[14];
				input DIB[6] = CELL[1].IMUX_DATA[29];
				input DIB[7] = CELL[1].IMUX_DATA[21];
				input DIB[8] = CELL[2].IMUX_DATA[6];
				input DIB[9] = CELL[2].IMUX_DATA[14];
				input DIB[10] = CELL[2].IMUX_DATA[29];
				input DIB[11] = CELL[2].IMUX_DATA[21];
				input DIB[12] = CELL[3].IMUX_DATA[6];
				input DIB[13] = CELL[3].IMUX_DATA[14];
				input DIB[14] = CELL[3].IMUX_DATA[29];
				input DIB[15] = CELL[3].IMUX_DATA[21];
				input DIB[16] = CELL[0].IMUX_DATA[22];
				input DIB[17] = CELL[0].IMUX_DATA[30];
				input DIB[18] = CELL[0].IMUX_DATA[13];
				input DIB[19] = CELL[0].IMUX_DATA[5];
				input DIB[20] = CELL[1].IMUX_DATA[22];
				input DIB[21] = CELL[1].IMUX_DATA[30];
				input DIB[22] = CELL[1].IMUX_DATA[13];
				input DIB[23] = CELL[1].IMUX_DATA[5];
				input DIB[24] = CELL[2].IMUX_DATA[22];
				input DIB[25] = CELL[2].IMUX_DATA[30];
				input DIB[26] = CELL[2].IMUX_DATA[13];
				input DIB[27] = CELL[2].IMUX_DATA[5];
				input DIB[28] = CELL[3].IMUX_DATA[22];
				input DIB[29] = CELL[3].IMUX_DATA[30];
				input DIB[30] = CELL[3].IMUX_DATA[13];
				input DIB[31] = CELL[3].IMUX_DATA[5];
				input DIPA[0] = CELL[0].IMUX_DATA[25];
				input DIPA[1] = CELL[2].IMUX_DATA[25];
				input DIPA[2] = CELL[1].IMUX_DATA[25];
				input DIPA[3] = CELL[3].IMUX_DATA[25];
				input DIPB[0] = CELL[0].IMUX_DATA[9];
				input DIPB[1] = CELL[2].IMUX_DATA[9];
				input DIPB[2] = CELL[1].IMUX_DATA[9];
				input DIPB[3] = CELL[3].IMUX_DATA[9];
				output DOA[0] = CELL[0].OUT_FAN[0];
				output DOA[1] = CELL[0].OUT_FAN[1];
				output DOA[2] = CELL[0].OUT_FAN[2];
				output DOA[3] = CELL[0].OUT_FAN[3];
				output DOA[4] = CELL[1].OUT_FAN[0];
				output DOA[5] = CELL[1].OUT_FAN[1];
				output DOA[6] = CELL[1].OUT_FAN[2];
				output DOA[7] = CELL[1].OUT_FAN[3];
				output DOA[8] = CELL[2].OUT_FAN[0];
				output DOA[9] = CELL[2].OUT_FAN[1];
				output DOA[10] = CELL[2].OUT_FAN[2];
				output DOA[11] = CELL[2].OUT_FAN[3];
				output DOA[12] = CELL[3].OUT_FAN[0];
				output DOA[13] = CELL[3].OUT_FAN[1];
				output DOA[14] = CELL[3].OUT_FAN[2];
				output DOA[15] = CELL[3].OUT_FAN[3];
				output DOA[16] = CELL[0].OUT_HALF0[0];
				output DOA[17] = CELL[0].OUT_HALF0[1];
				output DOA[18] = CELL[0].OUT_HALF0[3];
				output DOA[19] = CELL[0].OUT_HALF0[2];
				output DOA[20] = CELL[1].OUT_HALF0[0];
				output DOA[21] = CELL[1].OUT_HALF0[1];
				output DOA[22] = CELL[1].OUT_HALF0[3];
				output DOA[23] = CELL[1].OUT_HALF0[2];
				output DOA[24] = CELL[2].OUT_HALF0[0];
				output DOA[25] = CELL[2].OUT_HALF0[1];
				output DOA[26] = CELL[2].OUT_HALF0[3];
				output DOA[27] = CELL[2].OUT_HALF0[2];
				output DOA[28] = CELL[3].OUT_HALF0[0];
				output DOA[29] = CELL[3].OUT_HALF0[1];
				output DOA[30] = CELL[3].OUT_HALF0[3];
				output DOA[31] = CELL[3].OUT_HALF0[2];
				output DOB[0] = CELL[0].OUT_FAN[4];
				output DOB[1] = CELL[0].OUT_FAN[5];
				output DOB[2] = CELL[0].OUT_FAN[6];
				output DOB[3] = CELL[0].OUT_FAN[7];
				output DOB[4] = CELL[1].OUT_FAN[4];
				output DOB[5] = CELL[1].OUT_FAN[5];
				output DOB[6] = CELL[1].OUT_FAN[6];
				output DOB[7] = CELL[1].OUT_FAN[7];
				output DOB[8] = CELL[2].OUT_FAN[4];
				output DOB[9] = CELL[2].OUT_FAN[5];
				output DOB[10] = CELL[2].OUT_FAN[6];
				output DOB[11] = CELL[2].OUT_FAN[7];
				output DOB[12] = CELL[3].OUT_FAN[4];
				output DOB[13] = CELL[3].OUT_FAN[5];
				output DOB[14] = CELL[3].OUT_FAN[6];
				output DOB[15] = CELL[3].OUT_FAN[7];
				output DOB[16] = CELL[0].OUT_HALF1[0];
				output DOB[17] = CELL[0].OUT_HALF1[1];
				output DOB[18] = CELL[0].OUT_HALF1[3];
				output DOB[19] = CELL[0].OUT_HALF1[2];
				output DOB[20] = CELL[1].OUT_HALF1[0];
				output DOB[21] = CELL[1].OUT_HALF1[1];
				output DOB[22] = CELL[1].OUT_HALF1[3];
				output DOB[23] = CELL[1].OUT_HALF1[2];
				output DOB[24] = CELL[2].OUT_HALF1[0];
				output DOB[25] = CELL[2].OUT_HALF1[1];
				output DOB[26] = CELL[2].OUT_HALF1[3];
				output DOB[27] = CELL[2].OUT_HALF1[2];
				output DOB[28] = CELL[3].OUT_HALF1[0];
				output DOB[29] = CELL[3].OUT_HALF1[1];
				output DOB[30] = CELL[3].OUT_HALF1[3];
				output DOB[31] = CELL[3].OUT_HALF1[2];
				output DOPA[0] = CELL[0].OUT_SEC[4];
				output DOPA[1] = CELL[2].OUT_SEC[4];
				output DOPA[2] = CELL[1].OUT_SEC[4];
				output DOPA[3] = CELL[3].OUT_SEC[4];
				output DOPB[0] = CELL[0].OUT_SEC[5];
				output DOPB[1] = CELL[2].OUT_SEC[5];
				output DOPB[2] = CELL[1].OUT_SEC[5];
				output DOPB[3] = CELL[3].OUT_SEC[5];
				attribute DATA @[DATA[75][254], DATA[75][240], DATA[75][226], DATA[75][212], DATA[75][184], DATA[75][170], DATA[75][156], DATA[75][142], DATA[75][124], DATA[75][110], DATA[75][96], DATA[75][82], DATA[75][54], DATA[75][40], DATA[75][26], DATA[75][12], DATA[75][247], DATA[75][233], DATA[75][219], DATA[75][205], DATA[75][177], DATA[75][163], DATA[75][149], DATA[75][135], DATA[75][117], DATA[75][103], DATA[75][89], DATA[75][75], DATA[75][47], DATA[75][33], DATA[75][19], DATA[75][5], DATA[74][254], DATA[74][240], DATA[74][226], DATA[74][212], DATA[74][184], DATA[74][170], DATA[74][156], DATA[74][142], DATA[74][124], DATA[74][110], DATA[74][96], DATA[74][82], DATA[74][54], DATA[74][40], DATA[74][26], DATA[74][12], DATA[74][247], DATA[74][233], DATA[74][219], DATA[74][205], DATA[74][177], DATA[74][163], DATA[74][149], DATA[74][135], DATA[74][117], DATA[74][103], DATA[74][89], DATA[74][75], DATA[74][47], DATA[74][33], DATA[74][19], DATA[74][5], DATA[73][254], DATA[73][240], DATA[73][226], DATA[73][212], DATA[73][184], DATA[73][170], DATA[73][156], DATA[73][142], DATA[73][124], DATA[73][110], DATA[73][96], DATA[73][82], DATA[73][54], DATA[73][40], DATA[73][26], DATA[73][12], DATA[73][247], DATA[73][233], DATA[73][219], DATA[73][205], DATA[73][177], DATA[73][163], DATA[73][149], DATA[73][135], DATA[73][117], DATA[73][103], DATA[73][89], DATA[73][75], DATA[73][47], DATA[73][33], DATA[73][19], DATA[73][5], DATA[72][254], DATA[72][240], DATA[72][226], DATA[72][212], DATA[72][184], DATA[72][170], DATA[72][156], DATA[72][142], DATA[72][124], DATA[72][110], DATA[72][96], DATA[72][82], DATA[72][54], DATA[72][40], DATA[72][26], DATA[72][12], DATA[72][247], DATA[72][233], DATA[72][219], DATA[72][205], DATA[72][177], DATA[72][163], DATA[72][149], DATA[72][135], DATA[72][117], DATA[72][103], DATA[72][89], DATA[72][75], DATA[72][47], DATA[72][33], DATA[72][19], DATA[72][5], DATA[75][255], DATA[75][241], DATA[75][227], DATA[75][213], DATA[75][185], DATA[75][171], DATA[75][157], DATA[75][143], DATA[75][125], DATA[75][111], DATA[75][97], DATA[75][83], DATA[75][55], DATA[75][41], DATA[75][27], DATA[75][13], DATA[75][248], DATA[75][234], DATA[75][220], DATA[75][206], DATA[75][178], DATA[75][164], DATA[75][150], DATA[75][136], DATA[75][118], DATA[75][104], DATA[75][90], DATA[75][76], DATA[75][48], DATA[75][34], DATA[75][20], DATA[75][6], DATA[74][255], DATA[74][241], DATA[74][227], DATA[74][213], DATA[74][185], DATA[74][171], DATA[74][157], DATA[74][143], DATA[74][125], DATA[74][111], DATA[74][97], DATA[74][83], DATA[74][55], DATA[74][41], DATA[74][27], DATA[74][13], DATA[74][248], DATA[74][234], DATA[74][220], DATA[74][206], DATA[74][178], DATA[74][164], DATA[74][150], DATA[74][136], DATA[74][118], DATA[74][104], DATA[74][90], DATA[74][76], DATA[74][48], DATA[74][34], DATA[74][20], DATA[74][6], DATA[73][255], DATA[73][241], DATA[73][227], DATA[73][213], DATA[73][185], DATA[73][171], DATA[73][157], DATA[73][143], DATA[73][125], DATA[73][111], DATA[73][97], DATA[73][83], DATA[73][55], DATA[73][41], DATA[73][27], DATA[73][13], DATA[73][248], DATA[73][234], DATA[73][220], DATA[73][206], DATA[73][178], DATA[73][164], DATA[73][150], DATA[73][136], DATA[73][118], DATA[73][104], DATA[73][90], DATA[73][76], DATA[73][48], DATA[73][34], DATA[73][20], DATA[73][6], DATA[72][255], DATA[72][241], DATA[72][227], DATA[72][213], DATA[72][185], DATA[72][171], DATA[72][157], DATA[72][143], DATA[72][125], DATA[72][111], DATA[72][97], DATA[72][83], DATA[72][55], DATA[72][41], DATA[72][27], DATA[72][13], DATA[72][248], DATA[72][234], DATA[72][220], DATA[72][206], DATA[72][178], DATA[72][164], DATA[72][150], DATA[72][136], DATA[72][118], DATA[72][104], DATA[72][90], DATA[72][76], DATA[72][48], DATA[72][34], DATA[72][20], DATA[72][6], DATA[71][249], DATA[71][235], DATA[71][221], DATA[71][207], DATA[71][179], DATA[71][165], DATA[71][151], DATA[71][137], DATA[71][119], DATA[71][105], DATA[71][91], DATA[71][77], DATA[71][49], DATA[71][35], DATA[71][21], DATA[71][7], DATA[71][242], DATA[71][228], DATA[71][214], DATA[71][200], DATA[71][172], DATA[71][158], DATA[71][144], DATA[71][130], DATA[71][112], DATA[71][98], DATA[71][84], DATA[71][70], DATA[71][42], DATA[71][28], DATA[71][14], DATA[71][0], DATA[70][249], DATA[70][235], DATA[70][221], DATA[70][207], DATA[70][179], DATA[70][165], DATA[70][151], DATA[70][137], DATA[70][119], DATA[70][105], DATA[70][91], DATA[70][77], DATA[70][49], DATA[70][35], DATA[70][21], DATA[70][7], DATA[70][242], DATA[70][228], DATA[70][214], DATA[70][200], DATA[70][172], DATA[70][158], DATA[70][144], DATA[70][130], DATA[70][112], DATA[70][98], DATA[70][84], DATA[70][70], DATA[70][42], DATA[70][28], DATA[70][14], DATA[70][0], DATA[69][249], DATA[69][235], DATA[69][221], DATA[69][207], DATA[69][179], DATA[69][165], DATA[69][151], DATA[69][137], DATA[69][119], DATA[69][105], DATA[69][91], DATA[69][77], DATA[69][49], DATA[69][35], DATA[69][21], DATA[69][7], DATA[69][242], DATA[69][228], DATA[69][214], DATA[69][200], DATA[69][172], DATA[69][158], DATA[69][144], DATA[69][130], DATA[69][112], DATA[69][98], DATA[69][84], DATA[69][70], DATA[69][42], DATA[69][28], DATA[69][14], DATA[69][0], DATA[68][249], DATA[68][235], DATA[68][221], DATA[68][207], DATA[68][179], DATA[68][165], DATA[68][151], DATA[68][137], DATA[68][119], DATA[68][105], DATA[68][91], DATA[68][77], DATA[68][49], DATA[68][35], DATA[68][21], DATA[68][7], DATA[68][242], DATA[68][228], DATA[68][214], DATA[68][200], DATA[68][172], DATA[68][158], DATA[68][144], DATA[68][130], DATA[68][112], DATA[68][98], DATA[68][84], DATA[68][70], DATA[68][42], DATA[68][28], DATA[68][14], DATA[68][0], DATA[71][250], DATA[71][236], DATA[71][222], DATA[71][208], DATA[71][180], DATA[71][166], DATA[71][152], DATA[71][138], DATA[71][120], DATA[71][106], DATA[71][92], DATA[71][78], DATA[71][50], DATA[71][36], DATA[71][22], DATA[71][8], DATA[71][243], DATA[71][229], DATA[71][215], DATA[71][201], DATA[71][173], DATA[71][159], DATA[71][145], DATA[71][131], DATA[71][113], DATA[71][99], DATA[71][85], DATA[71][71], DATA[71][43], DATA[71][29], DATA[71][15], DATA[71][1], DATA[70][250], DATA[70][236], DATA[70][222], DATA[70][208], DATA[70][180], DATA[70][166], DATA[70][152], DATA[70][138], DATA[70][120], DATA[70][106], DATA[70][92], DATA[70][78], DATA[70][50], DATA[70][36], DATA[70][22], DATA[70][8], DATA[70][243], DATA[70][229], DATA[70][215], DATA[70][201], DATA[70][173], DATA[70][159], DATA[70][145], DATA[70][131], DATA[70][113], DATA[70][99], DATA[70][85], DATA[70][71], DATA[70][43], DATA[70][29], DATA[70][15], DATA[70][1], DATA[69][250], DATA[69][236], DATA[69][222], DATA[69][208], DATA[69][180], DATA[69][166], DATA[69][152], DATA[69][138], DATA[69][120], DATA[69][106], DATA[69][92], DATA[69][78], DATA[69][50], DATA[69][36], DATA[69][22], DATA[69][8], DATA[69][243], DATA[69][229], DATA[69][215], DATA[69][201], DATA[69][173], DATA[69][159], DATA[69][145], DATA[69][131], DATA[69][113], DATA[69][99], DATA[69][85], DATA[69][71], DATA[69][43], DATA[69][29], DATA[69][15], DATA[69][1], DATA[68][250], DATA[68][236], DATA[68][222], DATA[68][208], DATA[68][180], DATA[68][166], DATA[68][152], DATA[68][138], DATA[68][120], DATA[68][106], DATA[68][92], DATA[68][78], DATA[68][50], DATA[68][36], DATA[68][22], DATA[68][8], DATA[68][243], DATA[68][229], DATA[68][215], DATA[68][201], DATA[68][173], DATA[68][159], DATA[68][145], DATA[68][131], DATA[68][113], DATA[68][99], DATA[68][85], DATA[68][71], DATA[68][43], DATA[68][29], DATA[68][15], DATA[68][1], DATA[71][251], DATA[71][237], DATA[71][223], DATA[71][209], DATA[71][181], DATA[71][167], DATA[71][153], DATA[71][139], DATA[71][121], DATA[71][107], DATA[71][93], DATA[71][79], DATA[71][51], DATA[71][37], DATA[71][23], DATA[71][9], DATA[71][244], DATA[71][230], DATA[71][216], DATA[71][202], DATA[71][174], DATA[71][160], DATA[71][146], DATA[71][132], DATA[71][114], DATA[71][100], DATA[71][86], DATA[71][72], DATA[71][44], DATA[71][30], DATA[71][16], DATA[71][2], DATA[70][251], DATA[70][237], DATA[70][223], DATA[70][209], DATA[70][181], DATA[70][167], DATA[70][153], DATA[70][139], DATA[70][121], DATA[70][107], DATA[70][93], DATA[70][79], DATA[70][51], DATA[70][37], DATA[70][23], DATA[70][9], DATA[70][244], DATA[70][230], DATA[70][216], DATA[70][202], DATA[70][174], DATA[70][160], DATA[70][146], DATA[70][132], DATA[70][114], DATA[70][100], DATA[70][86], DATA[70][72], DATA[70][44], DATA[70][30], DATA[70][16], DATA[70][2], DATA[69][251], DATA[69][237], DATA[69][223], DATA[69][209], DATA[69][181], DATA[69][167], DATA[69][153], DATA[69][139], DATA[69][121], DATA[69][107], DATA[69][93], DATA[69][79], DATA[69][51], DATA[69][37], DATA[69][23], DATA[69][9], DATA[69][244], DATA[69][230], DATA[69][216], DATA[69][202], DATA[69][174], DATA[69][160], DATA[69][146], DATA[69][132], DATA[69][114], DATA[69][100], DATA[69][86], DATA[69][72], DATA[69][44], DATA[69][30], DATA[69][16], DATA[69][2], DATA[68][251], DATA[68][237], DATA[68][223], DATA[68][209], DATA[68][181], DATA[68][167], DATA[68][153], DATA[68][139], DATA[68][121], DATA[68][107], DATA[68][93], DATA[68][79], DATA[68][51], DATA[68][37], DATA[68][23], DATA[68][9], DATA[68][244], DATA[68][230], DATA[68][216], DATA[68][202], DATA[68][174], DATA[68][160], DATA[68][146], DATA[68][132], DATA[68][114], DATA[68][100], DATA[68][86], DATA[68][72], DATA[68][44], DATA[68][30], DATA[68][16], DATA[68][2], DATA[71][252], DATA[71][238], DATA[71][224], DATA[71][210], DATA[71][182], DATA[71][168], DATA[71][154], DATA[71][140], DATA[71][122], DATA[71][108], DATA[71][94], DATA[71][80], DATA[71][52], DATA[71][38], DATA[71][24], DATA[71][10], DATA[71][245], DATA[71][231], DATA[71][217], DATA[71][203], DATA[71][175], DATA[71][161], DATA[71][147], DATA[71][133], DATA[71][115], DATA[71][101], DATA[71][87], DATA[71][73], DATA[71][45], DATA[71][31], DATA[71][17], DATA[71][3], DATA[70][252], DATA[70][238], DATA[70][224], DATA[70][210], DATA[70][182], DATA[70][168], DATA[70][154], DATA[70][140], DATA[70][122], DATA[70][108], DATA[70][94], DATA[70][80], DATA[70][52], DATA[70][38], DATA[70][24], DATA[70][10], DATA[70][245], DATA[70][231], DATA[70][217], DATA[70][203], DATA[70][175], DATA[70][161], DATA[70][147], DATA[70][133], DATA[70][115], DATA[70][101], DATA[70][87], DATA[70][73], DATA[70][45], DATA[70][31], DATA[70][17], DATA[70][3], DATA[69][252], DATA[69][238], DATA[69][224], DATA[69][210], DATA[69][182], DATA[69][168], DATA[69][154], DATA[69][140], DATA[69][122], DATA[69][108], DATA[69][94], DATA[69][80], DATA[69][52], DATA[69][38], DATA[69][24], DATA[69][10], DATA[69][245], DATA[69][231], DATA[69][217], DATA[69][203], DATA[69][175], DATA[69][161], DATA[69][147], DATA[69][133], DATA[69][115], DATA[69][101], DATA[69][87], DATA[69][73], DATA[69][45], DATA[69][31], DATA[69][17], DATA[69][3], DATA[68][252], DATA[68][238], DATA[68][224], DATA[68][210], DATA[68][182], DATA[68][168], DATA[68][154], DATA[68][140], DATA[68][122], DATA[68][108], DATA[68][94], DATA[68][80], DATA[68][52], DATA[68][38], DATA[68][24], DATA[68][10], DATA[68][245], DATA[68][231], DATA[68][217], DATA[68][203], DATA[68][175], DATA[68][161], DATA[68][147], DATA[68][133], DATA[68][115], DATA[68][101], DATA[68][87], DATA[68][73], DATA[68][45], DATA[68][31], DATA[68][17], DATA[68][3], DATA[71][253], DATA[71][239], DATA[71][225], DATA[71][211], DATA[71][183], DATA[71][169], DATA[71][155], DATA[71][141], DATA[71][123], DATA[71][109], DATA[71][95], DATA[71][81], DATA[71][53], DATA[71][39], DATA[71][25], DATA[71][11], DATA[71][246], DATA[71][232], DATA[71][218], DATA[71][204], DATA[71][176], DATA[71][162], DATA[71][148], DATA[71][134], DATA[71][116], DATA[71][102], DATA[71][88], DATA[71][74], DATA[71][46], DATA[71][32], DATA[71][18], DATA[71][4], DATA[70][253], DATA[70][239], DATA[70][225], DATA[70][211], DATA[70][183], DATA[70][169], DATA[70][155], DATA[70][141], DATA[70][123], DATA[70][109], DATA[70][95], DATA[70][81], DATA[70][53], DATA[70][39], DATA[70][25], DATA[70][11], DATA[70][246], DATA[70][232], DATA[70][218], DATA[70][204], DATA[70][176], DATA[70][162], DATA[70][148], DATA[70][134], DATA[70][116], DATA[70][102], DATA[70][88], DATA[70][74], DATA[70][46], DATA[70][32], DATA[70][18], DATA[70][4], DATA[69][253], DATA[69][239], DATA[69][225], DATA[69][211], DATA[69][183], DATA[69][169], DATA[69][155], DATA[69][141], DATA[69][123], DATA[69][109], DATA[69][95], DATA[69][81], DATA[69][53], DATA[69][39], DATA[69][25], DATA[69][11], DATA[69][246], DATA[69][232], DATA[69][218], DATA[69][204], DATA[69][176], DATA[69][162], DATA[69][148], DATA[69][134], DATA[69][116], DATA[69][102], DATA[69][88], DATA[69][74], DATA[69][46], DATA[69][32], DATA[69][18], DATA[69][4], DATA[68][253], DATA[68][239], DATA[68][225], DATA[68][211], DATA[68][183], DATA[68][169], DATA[68][155], DATA[68][141], DATA[68][123], DATA[68][109], DATA[68][95], DATA[68][81], DATA[68][53], DATA[68][39], DATA[68][25], DATA[68][11], DATA[68][246], DATA[68][232], DATA[68][218], DATA[68][204], DATA[68][176], DATA[68][162], DATA[68][148], DATA[68][134], DATA[68][116], DATA[68][102], DATA[68][88], DATA[68][74], DATA[68][46], DATA[68][32], DATA[68][18], DATA[68][4], DATA[71][254], DATA[71][240], DATA[71][226], DATA[71][212], DATA[71][184], DATA[71][170], DATA[71][156], DATA[71][142], DATA[71][124], DATA[71][110], DATA[71][96], DATA[71][82], DATA[71][54], DATA[71][40], DATA[71][26], DATA[71][12], DATA[71][247], DATA[71][233], DATA[71][219], DATA[71][205], DATA[71][177], DATA[71][163], DATA[71][149], DATA[71][135], DATA[71][117], DATA[71][103], DATA[71][89], DATA[71][75], DATA[71][47], DATA[71][33], DATA[71][19], DATA[71][5], DATA[70][254], DATA[70][240], DATA[70][226], DATA[70][212], DATA[70][184], DATA[70][170], DATA[70][156], DATA[70][142], DATA[70][124], DATA[70][110], DATA[70][96], DATA[70][82], DATA[70][54], DATA[70][40], DATA[70][26], DATA[70][12], DATA[70][247], DATA[70][233], DATA[70][219], DATA[70][205], DATA[70][177], DATA[70][163], DATA[70][149], DATA[70][135], DATA[70][117], DATA[70][103], DATA[70][89], DATA[70][75], DATA[70][47], DATA[70][33], DATA[70][19], DATA[70][5], DATA[69][254], DATA[69][240], DATA[69][226], DATA[69][212], DATA[69][184], DATA[69][170], DATA[69][156], DATA[69][142], DATA[69][124], DATA[69][110], DATA[69][96], DATA[69][82], DATA[69][54], DATA[69][40], DATA[69][26], DATA[69][12], DATA[69][247], DATA[69][233], DATA[69][219], DATA[69][205], DATA[69][177], DATA[69][163], DATA[69][149], DATA[69][135], DATA[69][117], DATA[69][103], DATA[69][89], DATA[69][75], DATA[69][47], DATA[69][33], DATA[69][19], DATA[69][5], DATA[68][254], DATA[68][240], DATA[68][226], DATA[68][212], DATA[68][184], DATA[68][170], DATA[68][156], DATA[68][142], DATA[68][124], DATA[68][110], DATA[68][96], DATA[68][82], DATA[68][54], DATA[68][40], DATA[68][26], DATA[68][12], DATA[68][247], DATA[68][233], DATA[68][219], DATA[68][205], DATA[68][177], DATA[68][163], DATA[68][149], DATA[68][135], DATA[68][117], DATA[68][103], DATA[68][89], DATA[68][75], DATA[68][47], DATA[68][33], DATA[68][19], DATA[68][5], DATA[71][255], DATA[71][241], DATA[71][227], DATA[71][213], DATA[71][185], DATA[71][171], DATA[71][157], DATA[71][143], DATA[71][125], DATA[71][111], DATA[71][97], DATA[71][83], DATA[71][55], DATA[71][41], DATA[71][27], DATA[71][13], DATA[71][248], DATA[71][234], DATA[71][220], DATA[71][206], DATA[71][178], DATA[71][164], DATA[71][150], DATA[71][136], DATA[71][118], DATA[71][104], DATA[71][90], DATA[71][76], DATA[71][48], DATA[71][34], DATA[71][20], DATA[71][6], DATA[70][255], DATA[70][241], DATA[70][227], DATA[70][213], DATA[70][185], DATA[70][171], DATA[70][157], DATA[70][143], DATA[70][125], DATA[70][111], DATA[70][97], DATA[70][83], DATA[70][55], DATA[70][41], DATA[70][27], DATA[70][13], DATA[70][248], DATA[70][234], DATA[70][220], DATA[70][206], DATA[70][178], DATA[70][164], DATA[70][150], DATA[70][136], DATA[70][118], DATA[70][104], DATA[70][90], DATA[70][76], DATA[70][48], DATA[70][34], DATA[70][20], DATA[70][6], DATA[69][255], DATA[69][241], DATA[69][227], DATA[69][213], DATA[69][185], DATA[69][171], DATA[69][157], DATA[69][143], DATA[69][125], DATA[69][111], DATA[69][97], DATA[69][83], DATA[69][55], DATA[69][41], DATA[69][27], DATA[69][13], DATA[69][248], DATA[69][234], DATA[69][220], DATA[69][206], DATA[69][178], DATA[69][164], DATA[69][150], DATA[69][136], DATA[69][118], DATA[69][104], DATA[69][90], DATA[69][76], DATA[69][48], DATA[69][34], DATA[69][20], DATA[69][6], DATA[68][255], DATA[68][241], DATA[68][227], DATA[68][213], DATA[68][185], DATA[68][171], DATA[68][157], DATA[68][143], DATA[68][125], DATA[68][111], DATA[68][97], DATA[68][83], DATA[68][55], DATA[68][41], DATA[68][27], DATA[68][13], DATA[68][248], DATA[68][234], DATA[68][220], DATA[68][206], DATA[68][178], DATA[68][164], DATA[68][150], DATA[68][136], DATA[68][118], DATA[68][104], DATA[68][90], DATA[68][76], DATA[68][48], DATA[68][34], DATA[68][20], DATA[68][6], DATA[67][249], DATA[67][235], DATA[67][221], DATA[67][207], DATA[67][179], DATA[67][165], DATA[67][151], DATA[67][137], DATA[67][119], DATA[67][105], DATA[67][91], DATA[67][77], DATA[67][49], DATA[67][35], DATA[67][21], DATA[67][7], DATA[67][242], DATA[67][228], DATA[67][214], DATA[67][200], DATA[67][172], DATA[67][158], DATA[67][144], DATA[67][130], DATA[67][112], DATA[67][98], DATA[67][84], DATA[67][70], DATA[67][42], DATA[67][28], DATA[67][14], DATA[67][0], DATA[66][249], DATA[66][235], DATA[66][221], DATA[66][207], DATA[66][179], DATA[66][165], DATA[66][151], DATA[66][137], DATA[66][119], DATA[66][105], DATA[66][91], DATA[66][77], DATA[66][49], DATA[66][35], DATA[66][21], DATA[66][7], DATA[66][242], DATA[66][228], DATA[66][214], DATA[66][200], DATA[66][172], DATA[66][158], DATA[66][144], DATA[66][130], DATA[66][112], DATA[66][98], DATA[66][84], DATA[66][70], DATA[66][42], DATA[66][28], DATA[66][14], DATA[66][0], DATA[65][249], DATA[65][235], DATA[65][221], DATA[65][207], DATA[65][179], DATA[65][165], DATA[65][151], DATA[65][137], DATA[65][119], DATA[65][105], DATA[65][91], DATA[65][77], DATA[65][49], DATA[65][35], DATA[65][21], DATA[65][7], DATA[65][242], DATA[65][228], DATA[65][214], DATA[65][200], DATA[65][172], DATA[65][158], DATA[65][144], DATA[65][130], DATA[65][112], DATA[65][98], DATA[65][84], DATA[65][70], DATA[65][42], DATA[65][28], DATA[65][14], DATA[65][0], DATA[64][249], DATA[64][235], DATA[64][221], DATA[64][207], DATA[64][179], DATA[64][165], DATA[64][151], DATA[64][137], DATA[64][119], DATA[64][105], DATA[64][91], DATA[64][77], DATA[64][49], DATA[64][35], DATA[64][21], DATA[64][7], DATA[64][242], DATA[64][228], DATA[64][214], DATA[64][200], DATA[64][172], DATA[64][158], DATA[64][144], DATA[64][130], DATA[64][112], DATA[64][98], DATA[64][84], DATA[64][70], DATA[64][42], DATA[64][28], DATA[64][14], DATA[64][0], DATA[67][250], DATA[67][236], DATA[67][222], DATA[67][208], DATA[67][180], DATA[67][166], DATA[67][152], DATA[67][138], DATA[67][120], DATA[67][106], DATA[67][92], DATA[67][78], DATA[67][50], DATA[67][36], DATA[67][22], DATA[67][8], DATA[67][243], DATA[67][229], DATA[67][215], DATA[67][201], DATA[67][173], DATA[67][159], DATA[67][145], DATA[67][131], DATA[67][113], DATA[67][99], DATA[67][85], DATA[67][71], DATA[67][43], DATA[67][29], DATA[67][15], DATA[67][1], DATA[66][250], DATA[66][236], DATA[66][222], DATA[66][208], DATA[66][180], DATA[66][166], DATA[66][152], DATA[66][138], DATA[66][120], DATA[66][106], DATA[66][92], DATA[66][78], DATA[66][50], DATA[66][36], DATA[66][22], DATA[66][8], DATA[66][243], DATA[66][229], DATA[66][215], DATA[66][201], DATA[66][173], DATA[66][159], DATA[66][145], DATA[66][131], DATA[66][113], DATA[66][99], DATA[66][85], DATA[66][71], DATA[66][43], DATA[66][29], DATA[66][15], DATA[66][1], DATA[65][250], DATA[65][236], DATA[65][222], DATA[65][208], DATA[65][180], DATA[65][166], DATA[65][152], DATA[65][138], DATA[65][120], DATA[65][106], DATA[65][92], DATA[65][78], DATA[65][50], DATA[65][36], DATA[65][22], DATA[65][8], DATA[65][243], DATA[65][229], DATA[65][215], DATA[65][201], DATA[65][173], DATA[65][159], DATA[65][145], DATA[65][131], DATA[65][113], DATA[65][99], DATA[65][85], DATA[65][71], DATA[65][43], DATA[65][29], DATA[65][15], DATA[65][1], DATA[64][250], DATA[64][236], DATA[64][222], DATA[64][208], DATA[64][180], DATA[64][166], DATA[64][152], DATA[64][138], DATA[64][120], DATA[64][106], DATA[64][92], DATA[64][78], DATA[64][50], DATA[64][36], DATA[64][22], DATA[64][8], DATA[64][243], DATA[64][229], DATA[64][215], DATA[64][201], DATA[64][173], DATA[64][159], DATA[64][145], DATA[64][131], DATA[64][113], DATA[64][99], DATA[64][85], DATA[64][71], DATA[64][43], DATA[64][29], DATA[64][15], DATA[64][1], DATA[67][251], DATA[67][237], DATA[67][223], DATA[67][209], DATA[67][181], DATA[67][167], DATA[67][153], DATA[67][139], DATA[67][121], DATA[67][107], DATA[67][93], DATA[67][79], DATA[67][51], DATA[67][37], DATA[67][23], DATA[67][9], DATA[67][244], DATA[67][230], DATA[67][216], DATA[67][202], DATA[67][174], DATA[67][160], DATA[67][146], DATA[67][132], DATA[67][114], DATA[67][100], DATA[67][86], DATA[67][72], DATA[67][44], DATA[67][30], DATA[67][16], DATA[67][2], DATA[66][251], DATA[66][237], DATA[66][223], DATA[66][209], DATA[66][181], DATA[66][167], DATA[66][153], DATA[66][139], DATA[66][121], DATA[66][107], DATA[66][93], DATA[66][79], DATA[66][51], DATA[66][37], DATA[66][23], DATA[66][9], DATA[66][244], DATA[66][230], DATA[66][216], DATA[66][202], DATA[66][174], DATA[66][160], DATA[66][146], DATA[66][132], DATA[66][114], DATA[66][100], DATA[66][86], DATA[66][72], DATA[66][44], DATA[66][30], DATA[66][16], DATA[66][2], DATA[65][251], DATA[65][237], DATA[65][223], DATA[65][209], DATA[65][181], DATA[65][167], DATA[65][153], DATA[65][139], DATA[65][121], DATA[65][107], DATA[65][93], DATA[65][79], DATA[65][51], DATA[65][37], DATA[65][23], DATA[65][9], DATA[65][244], DATA[65][230], DATA[65][216], DATA[65][202], DATA[65][174], DATA[65][160], DATA[65][146], DATA[65][132], DATA[65][114], DATA[65][100], DATA[65][86], DATA[65][72], DATA[65][44], DATA[65][30], DATA[65][16], DATA[65][2], DATA[64][251], DATA[64][237], DATA[64][223], DATA[64][209], DATA[64][181], DATA[64][167], DATA[64][153], DATA[64][139], DATA[64][121], DATA[64][107], DATA[64][93], DATA[64][79], DATA[64][51], DATA[64][37], DATA[64][23], DATA[64][9], DATA[64][244], DATA[64][230], DATA[64][216], DATA[64][202], DATA[64][174], DATA[64][160], DATA[64][146], DATA[64][132], DATA[64][114], DATA[64][100], DATA[64][86], DATA[64][72], DATA[64][44], DATA[64][30], DATA[64][16], DATA[64][2], DATA[67][252], DATA[67][238], DATA[67][224], DATA[67][210], DATA[67][182], DATA[67][168], DATA[67][154], DATA[67][140], DATA[67][122], DATA[67][108], DATA[67][94], DATA[67][80], DATA[67][52], DATA[67][38], DATA[67][24], DATA[67][10], DATA[67][245], DATA[67][231], DATA[67][217], DATA[67][203], DATA[67][175], DATA[67][161], DATA[67][147], DATA[67][133], DATA[67][115], DATA[67][101], DATA[67][87], DATA[67][73], DATA[67][45], DATA[67][31], DATA[67][17], DATA[67][3], DATA[66][252], DATA[66][238], DATA[66][224], DATA[66][210], DATA[66][182], DATA[66][168], DATA[66][154], DATA[66][140], DATA[66][122], DATA[66][108], DATA[66][94], DATA[66][80], DATA[66][52], DATA[66][38], DATA[66][24], DATA[66][10], DATA[66][245], DATA[66][231], DATA[66][217], DATA[66][203], DATA[66][175], DATA[66][161], DATA[66][147], DATA[66][133], DATA[66][115], DATA[66][101], DATA[66][87], DATA[66][73], DATA[66][45], DATA[66][31], DATA[66][17], DATA[66][3], DATA[65][252], DATA[65][238], DATA[65][224], DATA[65][210], DATA[65][182], DATA[65][168], DATA[65][154], DATA[65][140], DATA[65][122], DATA[65][108], DATA[65][94], DATA[65][80], DATA[65][52], DATA[65][38], DATA[65][24], DATA[65][10], DATA[65][245], DATA[65][231], DATA[65][217], DATA[65][203], DATA[65][175], DATA[65][161], DATA[65][147], DATA[65][133], DATA[65][115], DATA[65][101], DATA[65][87], DATA[65][73], DATA[65][45], DATA[65][31], DATA[65][17], DATA[65][3], DATA[64][252], DATA[64][238], DATA[64][224], DATA[64][210], DATA[64][182], DATA[64][168], DATA[64][154], DATA[64][140], DATA[64][122], DATA[64][108], DATA[64][94], DATA[64][80], DATA[64][52], DATA[64][38], DATA[64][24], DATA[64][10], DATA[64][245], DATA[64][231], DATA[64][217], DATA[64][203], DATA[64][175], DATA[64][161], DATA[64][147], DATA[64][133], DATA[64][115], DATA[64][101], DATA[64][87], DATA[64][73], DATA[64][45], DATA[64][31], DATA[64][17], DATA[64][3], DATA[67][253], DATA[67][239], DATA[67][225], DATA[67][211], DATA[67][183], DATA[67][169], DATA[67][155], DATA[67][141], DATA[67][123], DATA[67][109], DATA[67][95], DATA[67][81], DATA[67][53], DATA[67][39], DATA[67][25], DATA[67][11], DATA[67][246], DATA[67][232], DATA[67][218], DATA[67][204], DATA[67][176], DATA[67][162], DATA[67][148], DATA[67][134], DATA[67][116], DATA[67][102], DATA[67][88], DATA[67][74], DATA[67][46], DATA[67][32], DATA[67][18], DATA[67][4], DATA[66][253], DATA[66][239], DATA[66][225], DATA[66][211], DATA[66][183], DATA[66][169], DATA[66][155], DATA[66][141], DATA[66][123], DATA[66][109], DATA[66][95], DATA[66][81], DATA[66][53], DATA[66][39], DATA[66][25], DATA[66][11], DATA[66][246], DATA[66][232], DATA[66][218], DATA[66][204], DATA[66][176], DATA[66][162], DATA[66][148], DATA[66][134], DATA[66][116], DATA[66][102], DATA[66][88], DATA[66][74], DATA[66][46], DATA[66][32], DATA[66][18], DATA[66][4], DATA[65][253], DATA[65][239], DATA[65][225], DATA[65][211], DATA[65][183], DATA[65][169], DATA[65][155], DATA[65][141], DATA[65][123], DATA[65][109], DATA[65][95], DATA[65][81], DATA[65][53], DATA[65][39], DATA[65][25], DATA[65][11], DATA[65][246], DATA[65][232], DATA[65][218], DATA[65][204], DATA[65][176], DATA[65][162], DATA[65][148], DATA[65][134], DATA[65][116], DATA[65][102], DATA[65][88], DATA[65][74], DATA[65][46], DATA[65][32], DATA[65][18], DATA[65][4], DATA[64][253], DATA[64][239], DATA[64][225], DATA[64][211], DATA[64][183], DATA[64][169], DATA[64][155], DATA[64][141], DATA[64][123], DATA[64][109], DATA[64][95], DATA[64][81], DATA[64][53], DATA[64][39], DATA[64][25], DATA[64][11], DATA[64][246], DATA[64][232], DATA[64][218], DATA[64][204], DATA[64][176], DATA[64][162], DATA[64][148], DATA[64][134], DATA[64][116], DATA[64][102], DATA[64][88], DATA[64][74], DATA[64][46], DATA[64][32], DATA[64][18], DATA[64][4], DATA[67][254], DATA[67][240], DATA[67][226], DATA[67][212], DATA[67][184], DATA[67][170], DATA[67][156], DATA[67][142], DATA[67][124], DATA[67][110], DATA[67][96], DATA[67][82], DATA[67][54], DATA[67][40], DATA[67][26], DATA[67][12], DATA[67][247], DATA[67][233], DATA[67][219], DATA[67][205], DATA[67][177], DATA[67][163], DATA[67][149], DATA[67][135], DATA[67][117], DATA[67][103], DATA[67][89], DATA[67][75], DATA[67][47], DATA[67][33], DATA[67][19], DATA[67][5], DATA[66][254], DATA[66][240], DATA[66][226], DATA[66][212], DATA[66][184], DATA[66][170], DATA[66][156], DATA[66][142], DATA[66][124], DATA[66][110], DATA[66][96], DATA[66][82], DATA[66][54], DATA[66][40], DATA[66][26], DATA[66][12], DATA[66][247], DATA[66][233], DATA[66][219], DATA[66][205], DATA[66][177], DATA[66][163], DATA[66][149], DATA[66][135], DATA[66][117], DATA[66][103], DATA[66][89], DATA[66][75], DATA[66][47], DATA[66][33], DATA[66][19], DATA[66][5], DATA[65][254], DATA[65][240], DATA[65][226], DATA[65][212], DATA[65][184], DATA[65][170], DATA[65][156], DATA[65][142], DATA[65][124], DATA[65][110], DATA[65][96], DATA[65][82], DATA[65][54], DATA[65][40], DATA[65][26], DATA[65][12], DATA[65][247], DATA[65][233], DATA[65][219], DATA[65][205], DATA[65][177], DATA[65][163], DATA[65][149], DATA[65][135], DATA[65][117], DATA[65][103], DATA[65][89], DATA[65][75], DATA[65][47], DATA[65][33], DATA[65][19], DATA[65][5], DATA[64][254], DATA[64][240], DATA[64][226], DATA[64][212], DATA[64][184], DATA[64][170], DATA[64][156], DATA[64][142], DATA[64][124], DATA[64][110], DATA[64][96], DATA[64][82], DATA[64][54], DATA[64][40], DATA[64][26], DATA[64][12], DATA[64][247], DATA[64][233], DATA[64][219], DATA[64][205], DATA[64][177], DATA[64][163], DATA[64][149], DATA[64][135], DATA[64][117], DATA[64][103], DATA[64][89], DATA[64][75], DATA[64][47], DATA[64][33], DATA[64][19], DATA[64][5], DATA[67][255], DATA[67][241], DATA[67][227], DATA[67][213], DATA[67][185], DATA[67][171], DATA[67][157], DATA[67][143], DATA[67][125], DATA[67][111], DATA[67][97], DATA[67][83], DATA[67][55], DATA[67][41], DATA[67][27], DATA[67][13], DATA[67][248], DATA[67][234], DATA[67][220], DATA[67][206], DATA[67][178], DATA[67][164], DATA[67][150], DATA[67][136], DATA[67][118], DATA[67][104], DATA[67][90], DATA[67][76], DATA[67][48], DATA[67][34], DATA[67][20], DATA[67][6], DATA[66][255], DATA[66][241], DATA[66][227], DATA[66][213], DATA[66][185], DATA[66][171], DATA[66][157], DATA[66][143], DATA[66][125], DATA[66][111], DATA[66][97], DATA[66][83], DATA[66][55], DATA[66][41], DATA[66][27], DATA[66][13], DATA[66][248], DATA[66][234], DATA[66][220], DATA[66][206], DATA[66][178], DATA[66][164], DATA[66][150], DATA[66][136], DATA[66][118], DATA[66][104], DATA[66][90], DATA[66][76], DATA[66][48], DATA[66][34], DATA[66][20], DATA[66][6], DATA[65][255], DATA[65][241], DATA[65][227], DATA[65][213], DATA[65][185], DATA[65][171], DATA[65][157], DATA[65][143], DATA[65][125], DATA[65][111], DATA[65][97], DATA[65][83], DATA[65][55], DATA[65][41], DATA[65][27], DATA[65][13], DATA[65][248], DATA[65][234], DATA[65][220], DATA[65][206], DATA[65][178], DATA[65][164], DATA[65][150], DATA[65][136], DATA[65][118], DATA[65][104], DATA[65][90], DATA[65][76], DATA[65][48], DATA[65][34], DATA[65][20], DATA[65][6], DATA[64][255], DATA[64][241], DATA[64][227], DATA[64][213], DATA[64][185], DATA[64][171], DATA[64][157], DATA[64][143], DATA[64][125], DATA[64][111], DATA[64][97], DATA[64][83], DATA[64][55], DATA[64][41], DATA[64][27], DATA[64][13], DATA[64][248], DATA[64][234], DATA[64][220], DATA[64][206], DATA[64][178], DATA[64][164], DATA[64][150], DATA[64][136], DATA[64][118], DATA[64][104], DATA[64][90], DATA[64][76], DATA[64][48], DATA[64][34], DATA[64][20], DATA[64][6], DATA[63][249], DATA[63][235], DATA[63][221], DATA[63][207], DATA[63][179], DATA[63][165], DATA[63][151], DATA[63][137], DATA[63][119], DATA[63][105], DATA[63][91], DATA[63][77], DATA[63][49], DATA[63][35], DATA[63][21], DATA[63][7], DATA[63][242], DATA[63][228], DATA[63][214], DATA[63][200], DATA[63][172], DATA[63][158], DATA[63][144], DATA[63][130], DATA[63][112], DATA[63][98], DATA[63][84], DATA[63][70], DATA[63][42], DATA[63][28], DATA[63][14], DATA[63][0], DATA[62][249], DATA[62][235], DATA[62][221], DATA[62][207], DATA[62][179], DATA[62][165], DATA[62][151], DATA[62][137], DATA[62][119], DATA[62][105], DATA[62][91], DATA[62][77], DATA[62][49], DATA[62][35], DATA[62][21], DATA[62][7], DATA[62][242], DATA[62][228], DATA[62][214], DATA[62][200], DATA[62][172], DATA[62][158], DATA[62][144], DATA[62][130], DATA[62][112], DATA[62][98], DATA[62][84], DATA[62][70], DATA[62][42], DATA[62][28], DATA[62][14], DATA[62][0], DATA[61][249], DATA[61][235], DATA[61][221], DATA[61][207], DATA[61][179], DATA[61][165], DATA[61][151], DATA[61][137], DATA[61][119], DATA[61][105], DATA[61][91], DATA[61][77], DATA[61][49], DATA[61][35], DATA[61][21], DATA[61][7], DATA[61][242], DATA[61][228], DATA[61][214], DATA[61][200], DATA[61][172], DATA[61][158], DATA[61][144], DATA[61][130], DATA[61][112], DATA[61][98], DATA[61][84], DATA[61][70], DATA[61][42], DATA[61][28], DATA[61][14], DATA[61][0], DATA[60][249], DATA[60][235], DATA[60][221], DATA[60][207], DATA[60][179], DATA[60][165], DATA[60][151], DATA[60][137], DATA[60][119], DATA[60][105], DATA[60][91], DATA[60][77], DATA[60][49], DATA[60][35], DATA[60][21], DATA[60][7], DATA[60][242], DATA[60][228], DATA[60][214], DATA[60][200], DATA[60][172], DATA[60][158], DATA[60][144], DATA[60][130], DATA[60][112], DATA[60][98], DATA[60][84], DATA[60][70], DATA[60][42], DATA[60][28], DATA[60][14], DATA[60][0], DATA[63][250], DATA[63][236], DATA[63][222], DATA[63][208], DATA[63][180], DATA[63][166], DATA[63][152], DATA[63][138], DATA[63][120], DATA[63][106], DATA[63][92], DATA[63][78], DATA[63][50], DATA[63][36], DATA[63][22], DATA[63][8], DATA[63][243], DATA[63][229], DATA[63][215], DATA[63][201], DATA[63][173], DATA[63][159], DATA[63][145], DATA[63][131], DATA[63][113], DATA[63][99], DATA[63][85], DATA[63][71], DATA[63][43], DATA[63][29], DATA[63][15], DATA[63][1], DATA[62][250], DATA[62][236], DATA[62][222], DATA[62][208], DATA[62][180], DATA[62][166], DATA[62][152], DATA[62][138], DATA[62][120], DATA[62][106], DATA[62][92], DATA[62][78], DATA[62][50], DATA[62][36], DATA[62][22], DATA[62][8], DATA[62][243], DATA[62][229], DATA[62][215], DATA[62][201], DATA[62][173], DATA[62][159], DATA[62][145], DATA[62][131], DATA[62][113], DATA[62][99], DATA[62][85], DATA[62][71], DATA[62][43], DATA[62][29], DATA[62][15], DATA[62][1], DATA[61][250], DATA[61][236], DATA[61][222], DATA[61][208], DATA[61][180], DATA[61][166], DATA[61][152], DATA[61][138], DATA[61][120], DATA[61][106], DATA[61][92], DATA[61][78], DATA[61][50], DATA[61][36], DATA[61][22], DATA[61][8], DATA[61][243], DATA[61][229], DATA[61][215], DATA[61][201], DATA[61][173], DATA[61][159], DATA[61][145], DATA[61][131], DATA[61][113], DATA[61][99], DATA[61][85], DATA[61][71], DATA[61][43], DATA[61][29], DATA[61][15], DATA[61][1], DATA[60][250], DATA[60][236], DATA[60][222], DATA[60][208], DATA[60][180], DATA[60][166], DATA[60][152], DATA[60][138], DATA[60][120], DATA[60][106], DATA[60][92], DATA[60][78], DATA[60][50], DATA[60][36], DATA[60][22], DATA[60][8], DATA[60][243], DATA[60][229], DATA[60][215], DATA[60][201], DATA[60][173], DATA[60][159], DATA[60][145], DATA[60][131], DATA[60][113], DATA[60][99], DATA[60][85], DATA[60][71], DATA[60][43], DATA[60][29], DATA[60][15], DATA[60][1], DATA[63][251], DATA[63][237], DATA[63][223], DATA[63][209], DATA[63][181], DATA[63][167], DATA[63][153], DATA[63][139], DATA[63][121], DATA[63][107], DATA[63][93], DATA[63][79], DATA[63][51], DATA[63][37], DATA[63][23], DATA[63][9], DATA[63][244], DATA[63][230], DATA[63][216], DATA[63][202], DATA[63][174], DATA[63][160], DATA[63][146], DATA[63][132], DATA[63][114], DATA[63][100], DATA[63][86], DATA[63][72], DATA[63][44], DATA[63][30], DATA[63][16], DATA[63][2], DATA[62][251], DATA[62][237], DATA[62][223], DATA[62][209], DATA[62][181], DATA[62][167], DATA[62][153], DATA[62][139], DATA[62][121], DATA[62][107], DATA[62][93], DATA[62][79], DATA[62][51], DATA[62][37], DATA[62][23], DATA[62][9], DATA[62][244], DATA[62][230], DATA[62][216], DATA[62][202], DATA[62][174], DATA[62][160], DATA[62][146], DATA[62][132], DATA[62][114], DATA[62][100], DATA[62][86], DATA[62][72], DATA[62][44], DATA[62][30], DATA[62][16], DATA[62][2], DATA[61][251], DATA[61][237], DATA[61][223], DATA[61][209], DATA[61][181], DATA[61][167], DATA[61][153], DATA[61][139], DATA[61][121], DATA[61][107], DATA[61][93], DATA[61][79], DATA[61][51], DATA[61][37], DATA[61][23], DATA[61][9], DATA[61][244], DATA[61][230], DATA[61][216], DATA[61][202], DATA[61][174], DATA[61][160], DATA[61][146], DATA[61][132], DATA[61][114], DATA[61][100], DATA[61][86], DATA[61][72], DATA[61][44], DATA[61][30], DATA[61][16], DATA[61][2], DATA[60][251], DATA[60][237], DATA[60][223], DATA[60][209], DATA[60][181], DATA[60][167], DATA[60][153], DATA[60][139], DATA[60][121], DATA[60][107], DATA[60][93], DATA[60][79], DATA[60][51], DATA[60][37], DATA[60][23], DATA[60][9], DATA[60][244], DATA[60][230], DATA[60][216], DATA[60][202], DATA[60][174], DATA[60][160], DATA[60][146], DATA[60][132], DATA[60][114], DATA[60][100], DATA[60][86], DATA[60][72], DATA[60][44], DATA[60][30], DATA[60][16], DATA[60][2], DATA[63][252], DATA[63][238], DATA[63][224], DATA[63][210], DATA[63][182], DATA[63][168], DATA[63][154], DATA[63][140], DATA[63][122], DATA[63][108], DATA[63][94], DATA[63][80], DATA[63][52], DATA[63][38], DATA[63][24], DATA[63][10], DATA[63][245], DATA[63][231], DATA[63][217], DATA[63][203], DATA[63][175], DATA[63][161], DATA[63][147], DATA[63][133], DATA[63][115], DATA[63][101], DATA[63][87], DATA[63][73], DATA[63][45], DATA[63][31], DATA[63][17], DATA[63][3], DATA[62][252], DATA[62][238], DATA[62][224], DATA[62][210], DATA[62][182], DATA[62][168], DATA[62][154], DATA[62][140], DATA[62][122], DATA[62][108], DATA[62][94], DATA[62][80], DATA[62][52], DATA[62][38], DATA[62][24], DATA[62][10], DATA[62][245], DATA[62][231], DATA[62][217], DATA[62][203], DATA[62][175], DATA[62][161], DATA[62][147], DATA[62][133], DATA[62][115], DATA[62][101], DATA[62][87], DATA[62][73], DATA[62][45], DATA[62][31], DATA[62][17], DATA[62][3], DATA[61][252], DATA[61][238], DATA[61][224], DATA[61][210], DATA[61][182], DATA[61][168], DATA[61][154], DATA[61][140], DATA[61][122], DATA[61][108], DATA[61][94], DATA[61][80], DATA[61][52], DATA[61][38], DATA[61][24], DATA[61][10], DATA[61][245], DATA[61][231], DATA[61][217], DATA[61][203], DATA[61][175], DATA[61][161], DATA[61][147], DATA[61][133], DATA[61][115], DATA[61][101], DATA[61][87], DATA[61][73], DATA[61][45], DATA[61][31], DATA[61][17], DATA[61][3], DATA[60][252], DATA[60][238], DATA[60][224], DATA[60][210], DATA[60][182], DATA[60][168], DATA[60][154], DATA[60][140], DATA[60][122], DATA[60][108], DATA[60][94], DATA[60][80], DATA[60][52], DATA[60][38], DATA[60][24], DATA[60][10], DATA[60][245], DATA[60][231], DATA[60][217], DATA[60][203], DATA[60][175], DATA[60][161], DATA[60][147], DATA[60][133], DATA[60][115], DATA[60][101], DATA[60][87], DATA[60][73], DATA[60][45], DATA[60][31], DATA[60][17], DATA[60][3], DATA[63][253], DATA[63][239], DATA[63][225], DATA[63][211], DATA[63][183], DATA[63][169], DATA[63][155], DATA[63][141], DATA[63][123], DATA[63][109], DATA[63][95], DATA[63][81], DATA[63][53], DATA[63][39], DATA[63][25], DATA[63][11], DATA[63][246], DATA[63][232], DATA[63][218], DATA[63][204], DATA[63][176], DATA[63][162], DATA[63][148], DATA[63][134], DATA[63][116], DATA[63][102], DATA[63][88], DATA[63][74], DATA[63][46], DATA[63][32], DATA[63][18], DATA[63][4], DATA[62][253], DATA[62][239], DATA[62][225], DATA[62][211], DATA[62][183], DATA[62][169], DATA[62][155], DATA[62][141], DATA[62][123], DATA[62][109], DATA[62][95], DATA[62][81], DATA[62][53], DATA[62][39], DATA[62][25], DATA[62][11], DATA[62][246], DATA[62][232], DATA[62][218], DATA[62][204], DATA[62][176], DATA[62][162], DATA[62][148], DATA[62][134], DATA[62][116], DATA[62][102], DATA[62][88], DATA[62][74], DATA[62][46], DATA[62][32], DATA[62][18], DATA[62][4], DATA[61][253], DATA[61][239], DATA[61][225], DATA[61][211], DATA[61][183], DATA[61][169], DATA[61][155], DATA[61][141], DATA[61][123], DATA[61][109], DATA[61][95], DATA[61][81], DATA[61][53], DATA[61][39], DATA[61][25], DATA[61][11], DATA[61][246], DATA[61][232], DATA[61][218], DATA[61][204], DATA[61][176], DATA[61][162], DATA[61][148], DATA[61][134], DATA[61][116], DATA[61][102], DATA[61][88], DATA[61][74], DATA[61][46], DATA[61][32], DATA[61][18], DATA[61][4], DATA[60][253], DATA[60][239], DATA[60][225], DATA[60][211], DATA[60][183], DATA[60][169], DATA[60][155], DATA[60][141], DATA[60][123], DATA[60][109], DATA[60][95], DATA[60][81], DATA[60][53], DATA[60][39], DATA[60][25], DATA[60][11], DATA[60][246], DATA[60][232], DATA[60][218], DATA[60][204], DATA[60][176], DATA[60][162], DATA[60][148], DATA[60][134], DATA[60][116], DATA[60][102], DATA[60][88], DATA[60][74], DATA[60][46], DATA[60][32], DATA[60][18], DATA[60][4], DATA[63][254], DATA[63][240], DATA[63][226], DATA[63][212], DATA[63][184], DATA[63][170], DATA[63][156], DATA[63][142], DATA[63][124], DATA[63][110], DATA[63][96], DATA[63][82], DATA[63][54], DATA[63][40], DATA[63][26], DATA[63][12], DATA[63][247], DATA[63][233], DATA[63][219], DATA[63][205], DATA[63][177], DATA[63][163], DATA[63][149], DATA[63][135], DATA[63][117], DATA[63][103], DATA[63][89], DATA[63][75], DATA[63][47], DATA[63][33], DATA[63][19], DATA[63][5], DATA[62][254], DATA[62][240], DATA[62][226], DATA[62][212], DATA[62][184], DATA[62][170], DATA[62][156], DATA[62][142], DATA[62][124], DATA[62][110], DATA[62][96], DATA[62][82], DATA[62][54], DATA[62][40], DATA[62][26], DATA[62][12], DATA[62][247], DATA[62][233], DATA[62][219], DATA[62][205], DATA[62][177], DATA[62][163], DATA[62][149], DATA[62][135], DATA[62][117], DATA[62][103], DATA[62][89], DATA[62][75], DATA[62][47], DATA[62][33], DATA[62][19], DATA[62][5], DATA[61][254], DATA[61][240], DATA[61][226], DATA[61][212], DATA[61][184], DATA[61][170], DATA[61][156], DATA[61][142], DATA[61][124], DATA[61][110], DATA[61][96], DATA[61][82], DATA[61][54], DATA[61][40], DATA[61][26], DATA[61][12], DATA[61][247], DATA[61][233], DATA[61][219], DATA[61][205], DATA[61][177], DATA[61][163], DATA[61][149], DATA[61][135], DATA[61][117], DATA[61][103], DATA[61][89], DATA[61][75], DATA[61][47], DATA[61][33], DATA[61][19], DATA[61][5], DATA[60][254], DATA[60][240], DATA[60][226], DATA[60][212], DATA[60][184], DATA[60][170], DATA[60][156], DATA[60][142], DATA[60][124], DATA[60][110], DATA[60][96], DATA[60][82], DATA[60][54], DATA[60][40], DATA[60][26], DATA[60][12], DATA[60][247], DATA[60][233], DATA[60][219], DATA[60][205], DATA[60][177], DATA[60][163], DATA[60][149], DATA[60][135], DATA[60][117], DATA[60][103], DATA[60][89], DATA[60][75], DATA[60][47], DATA[60][33], DATA[60][19], DATA[60][5], DATA[63][255], DATA[63][241], DATA[63][227], DATA[63][213], DATA[63][185], DATA[63][171], DATA[63][157], DATA[63][143], DATA[63][125], DATA[63][111], DATA[63][97], DATA[63][83], DATA[63][55], DATA[63][41], DATA[63][27], DATA[63][13], DATA[63][248], DATA[63][234], DATA[63][220], DATA[63][206], DATA[63][178], DATA[63][164], DATA[63][150], DATA[63][136], DATA[63][118], DATA[63][104], DATA[63][90], DATA[63][76], DATA[63][48], DATA[63][34], DATA[63][20], DATA[63][6], DATA[62][255], DATA[62][241], DATA[62][227], DATA[62][213], DATA[62][185], DATA[62][171], DATA[62][157], DATA[62][143], DATA[62][125], DATA[62][111], DATA[62][97], DATA[62][83], DATA[62][55], DATA[62][41], DATA[62][27], DATA[62][13], DATA[62][248], DATA[62][234], DATA[62][220], DATA[62][206], DATA[62][178], DATA[62][164], DATA[62][150], DATA[62][136], DATA[62][118], DATA[62][104], DATA[62][90], DATA[62][76], DATA[62][48], DATA[62][34], DATA[62][20], DATA[62][6], DATA[61][255], DATA[61][241], DATA[61][227], DATA[61][213], DATA[61][185], DATA[61][171], DATA[61][157], DATA[61][143], DATA[61][125], DATA[61][111], DATA[61][97], DATA[61][83], DATA[61][55], DATA[61][41], DATA[61][27], DATA[61][13], DATA[61][248], DATA[61][234], DATA[61][220], DATA[61][206], DATA[61][178], DATA[61][164], DATA[61][150], DATA[61][136], DATA[61][118], DATA[61][104], DATA[61][90], DATA[61][76], DATA[61][48], DATA[61][34], DATA[61][20], DATA[61][6], DATA[60][255], DATA[60][241], DATA[60][227], DATA[60][213], DATA[60][185], DATA[60][171], DATA[60][157], DATA[60][143], DATA[60][125], DATA[60][111], DATA[60][97], DATA[60][83], DATA[60][55], DATA[60][41], DATA[60][27], DATA[60][13], DATA[60][248], DATA[60][234], DATA[60][220], DATA[60][206], DATA[60][178], DATA[60][164], DATA[60][150], DATA[60][136], DATA[60][118], DATA[60][104], DATA[60][90], DATA[60][76], DATA[60][48], DATA[60][34], DATA[60][20], DATA[60][6], DATA[59][249], DATA[59][235], DATA[59][221], DATA[59][207], DATA[59][179], DATA[59][165], DATA[59][151], DATA[59][137], DATA[59][119], DATA[59][105], DATA[59][91], DATA[59][77], DATA[59][49], DATA[59][35], DATA[59][21], DATA[59][7], DATA[59][242], DATA[59][228], DATA[59][214], DATA[59][200], DATA[59][172], DATA[59][158], DATA[59][144], DATA[59][130], DATA[59][112], DATA[59][98], DATA[59][84], DATA[59][70], DATA[59][42], DATA[59][28], DATA[59][14], DATA[59][0], DATA[58][249], DATA[58][235], DATA[58][221], DATA[58][207], DATA[58][179], DATA[58][165], DATA[58][151], DATA[58][137], DATA[58][119], DATA[58][105], DATA[58][91], DATA[58][77], DATA[58][49], DATA[58][35], DATA[58][21], DATA[58][7], DATA[58][242], DATA[58][228], DATA[58][214], DATA[58][200], DATA[58][172], DATA[58][158], DATA[58][144], DATA[58][130], DATA[58][112], DATA[58][98], DATA[58][84], DATA[58][70], DATA[58][42], DATA[58][28], DATA[58][14], DATA[58][0], DATA[57][249], DATA[57][235], DATA[57][221], DATA[57][207], DATA[57][179], DATA[57][165], DATA[57][151], DATA[57][137], DATA[57][119], DATA[57][105], DATA[57][91], DATA[57][77], DATA[57][49], DATA[57][35], DATA[57][21], DATA[57][7], DATA[57][242], DATA[57][228], DATA[57][214], DATA[57][200], DATA[57][172], DATA[57][158], DATA[57][144], DATA[57][130], DATA[57][112], DATA[57][98], DATA[57][84], DATA[57][70], DATA[57][42], DATA[57][28], DATA[57][14], DATA[57][0], DATA[56][249], DATA[56][235], DATA[56][221], DATA[56][207], DATA[56][179], DATA[56][165], DATA[56][151], DATA[56][137], DATA[56][119], DATA[56][105], DATA[56][91], DATA[56][77], DATA[56][49], DATA[56][35], DATA[56][21], DATA[56][7], DATA[56][242], DATA[56][228], DATA[56][214], DATA[56][200], DATA[56][172], DATA[56][158], DATA[56][144], DATA[56][130], DATA[56][112], DATA[56][98], DATA[56][84], DATA[56][70], DATA[56][42], DATA[56][28], DATA[56][14], DATA[56][0], DATA[59][250], DATA[59][236], DATA[59][222], DATA[59][208], DATA[59][180], DATA[59][166], DATA[59][152], DATA[59][138], DATA[59][120], DATA[59][106], DATA[59][92], DATA[59][78], DATA[59][50], DATA[59][36], DATA[59][22], DATA[59][8], DATA[59][243], DATA[59][229], DATA[59][215], DATA[59][201], DATA[59][173], DATA[59][159], DATA[59][145], DATA[59][131], DATA[59][113], DATA[59][99], DATA[59][85], DATA[59][71], DATA[59][43], DATA[59][29], DATA[59][15], DATA[59][1], DATA[58][250], DATA[58][236], DATA[58][222], DATA[58][208], DATA[58][180], DATA[58][166], DATA[58][152], DATA[58][138], DATA[58][120], DATA[58][106], DATA[58][92], DATA[58][78], DATA[58][50], DATA[58][36], DATA[58][22], DATA[58][8], DATA[58][243], DATA[58][229], DATA[58][215], DATA[58][201], DATA[58][173], DATA[58][159], DATA[58][145], DATA[58][131], DATA[58][113], DATA[58][99], DATA[58][85], DATA[58][71], DATA[58][43], DATA[58][29], DATA[58][15], DATA[58][1], DATA[57][250], DATA[57][236], DATA[57][222], DATA[57][208], DATA[57][180], DATA[57][166], DATA[57][152], DATA[57][138], DATA[57][120], DATA[57][106], DATA[57][92], DATA[57][78], DATA[57][50], DATA[57][36], DATA[57][22], DATA[57][8], DATA[57][243], DATA[57][229], DATA[57][215], DATA[57][201], DATA[57][173], DATA[57][159], DATA[57][145], DATA[57][131], DATA[57][113], DATA[57][99], DATA[57][85], DATA[57][71], DATA[57][43], DATA[57][29], DATA[57][15], DATA[57][1], DATA[56][250], DATA[56][236], DATA[56][222], DATA[56][208], DATA[56][180], DATA[56][166], DATA[56][152], DATA[56][138], DATA[56][120], DATA[56][106], DATA[56][92], DATA[56][78], DATA[56][50], DATA[56][36], DATA[56][22], DATA[56][8], DATA[56][243], DATA[56][229], DATA[56][215], DATA[56][201], DATA[56][173], DATA[56][159], DATA[56][145], DATA[56][131], DATA[56][113], DATA[56][99], DATA[56][85], DATA[56][71], DATA[56][43], DATA[56][29], DATA[56][15], DATA[56][1], DATA[59][251], DATA[59][237], DATA[59][223], DATA[59][209], DATA[59][181], DATA[59][167], DATA[59][153], DATA[59][139], DATA[59][121], DATA[59][107], DATA[59][93], DATA[59][79], DATA[59][51], DATA[59][37], DATA[59][23], DATA[59][9], DATA[59][244], DATA[59][230], DATA[59][216], DATA[59][202], DATA[59][174], DATA[59][160], DATA[59][146], DATA[59][132], DATA[59][114], DATA[59][100], DATA[59][86], DATA[59][72], DATA[59][44], DATA[59][30], DATA[59][16], DATA[59][2], DATA[58][251], DATA[58][237], DATA[58][223], DATA[58][209], DATA[58][181], DATA[58][167], DATA[58][153], DATA[58][139], DATA[58][121], DATA[58][107], DATA[58][93], DATA[58][79], DATA[58][51], DATA[58][37], DATA[58][23], DATA[58][9], DATA[58][244], DATA[58][230], DATA[58][216], DATA[58][202], DATA[58][174], DATA[58][160], DATA[58][146], DATA[58][132], DATA[58][114], DATA[58][100], DATA[58][86], DATA[58][72], DATA[58][44], DATA[58][30], DATA[58][16], DATA[58][2], DATA[57][251], DATA[57][237], DATA[57][223], DATA[57][209], DATA[57][181], DATA[57][167], DATA[57][153], DATA[57][139], DATA[57][121], DATA[57][107], DATA[57][93], DATA[57][79], DATA[57][51], DATA[57][37], DATA[57][23], DATA[57][9], DATA[57][244], DATA[57][230], DATA[57][216], DATA[57][202], DATA[57][174], DATA[57][160], DATA[57][146], DATA[57][132], DATA[57][114], DATA[57][100], DATA[57][86], DATA[57][72], DATA[57][44], DATA[57][30], DATA[57][16], DATA[57][2], DATA[56][251], DATA[56][237], DATA[56][223], DATA[56][209], DATA[56][181], DATA[56][167], DATA[56][153], DATA[56][139], DATA[56][121], DATA[56][107], DATA[56][93], DATA[56][79], DATA[56][51], DATA[56][37], DATA[56][23], DATA[56][9], DATA[56][244], DATA[56][230], DATA[56][216], DATA[56][202], DATA[56][174], DATA[56][160], DATA[56][146], DATA[56][132], DATA[56][114], DATA[56][100], DATA[56][86], DATA[56][72], DATA[56][44], DATA[56][30], DATA[56][16], DATA[56][2], DATA[59][252], DATA[59][238], DATA[59][224], DATA[59][210], DATA[59][182], DATA[59][168], DATA[59][154], DATA[59][140], DATA[59][122], DATA[59][108], DATA[59][94], DATA[59][80], DATA[59][52], DATA[59][38], DATA[59][24], DATA[59][10], DATA[59][245], DATA[59][231], DATA[59][217], DATA[59][203], DATA[59][175], DATA[59][161], DATA[59][147], DATA[59][133], DATA[59][115], DATA[59][101], DATA[59][87], DATA[59][73], DATA[59][45], DATA[59][31], DATA[59][17], DATA[59][3], DATA[58][252], DATA[58][238], DATA[58][224], DATA[58][210], DATA[58][182], DATA[58][168], DATA[58][154], DATA[58][140], DATA[58][122], DATA[58][108], DATA[58][94], DATA[58][80], DATA[58][52], DATA[58][38], DATA[58][24], DATA[58][10], DATA[58][245], DATA[58][231], DATA[58][217], DATA[58][203], DATA[58][175], DATA[58][161], DATA[58][147], DATA[58][133], DATA[58][115], DATA[58][101], DATA[58][87], DATA[58][73], DATA[58][45], DATA[58][31], DATA[58][17], DATA[58][3], DATA[57][252], DATA[57][238], DATA[57][224], DATA[57][210], DATA[57][182], DATA[57][168], DATA[57][154], DATA[57][140], DATA[57][122], DATA[57][108], DATA[57][94], DATA[57][80], DATA[57][52], DATA[57][38], DATA[57][24], DATA[57][10], DATA[57][245], DATA[57][231], DATA[57][217], DATA[57][203], DATA[57][175], DATA[57][161], DATA[57][147], DATA[57][133], DATA[57][115], DATA[57][101], DATA[57][87], DATA[57][73], DATA[57][45], DATA[57][31], DATA[57][17], DATA[57][3], DATA[56][252], DATA[56][238], DATA[56][224], DATA[56][210], DATA[56][182], DATA[56][168], DATA[56][154], DATA[56][140], DATA[56][122], DATA[56][108], DATA[56][94], DATA[56][80], DATA[56][52], DATA[56][38], DATA[56][24], DATA[56][10], DATA[56][245], DATA[56][231], DATA[56][217], DATA[56][203], DATA[56][175], DATA[56][161], DATA[56][147], DATA[56][133], DATA[56][115], DATA[56][101], DATA[56][87], DATA[56][73], DATA[56][45], DATA[56][31], DATA[56][17], DATA[56][3], DATA[59][253], DATA[59][239], DATA[59][225], DATA[59][211], DATA[59][183], DATA[59][169], DATA[59][155], DATA[59][141], DATA[59][123], DATA[59][109], DATA[59][95], DATA[59][81], DATA[59][53], DATA[59][39], DATA[59][25], DATA[59][11], DATA[59][246], DATA[59][232], DATA[59][218], DATA[59][204], DATA[59][176], DATA[59][162], DATA[59][148], DATA[59][134], DATA[59][116], DATA[59][102], DATA[59][88], DATA[59][74], DATA[59][46], DATA[59][32], DATA[59][18], DATA[59][4], DATA[58][253], DATA[58][239], DATA[58][225], DATA[58][211], DATA[58][183], DATA[58][169], DATA[58][155], DATA[58][141], DATA[58][123], DATA[58][109], DATA[58][95], DATA[58][81], DATA[58][53], DATA[58][39], DATA[58][25], DATA[58][11], DATA[58][246], DATA[58][232], DATA[58][218], DATA[58][204], DATA[58][176], DATA[58][162], DATA[58][148], DATA[58][134], DATA[58][116], DATA[58][102], DATA[58][88], DATA[58][74], DATA[58][46], DATA[58][32], DATA[58][18], DATA[58][4], DATA[57][253], DATA[57][239], DATA[57][225], DATA[57][211], DATA[57][183], DATA[57][169], DATA[57][155], DATA[57][141], DATA[57][123], DATA[57][109], DATA[57][95], DATA[57][81], DATA[57][53], DATA[57][39], DATA[57][25], DATA[57][11], DATA[57][246], DATA[57][232], DATA[57][218], DATA[57][204], DATA[57][176], DATA[57][162], DATA[57][148], DATA[57][134], DATA[57][116], DATA[57][102], DATA[57][88], DATA[57][74], DATA[57][46], DATA[57][32], DATA[57][18], DATA[57][4], DATA[56][253], DATA[56][239], DATA[56][225], DATA[56][211], DATA[56][183], DATA[56][169], DATA[56][155], DATA[56][141], DATA[56][123], DATA[56][109], DATA[56][95], DATA[56][81], DATA[56][53], DATA[56][39], DATA[56][25], DATA[56][11], DATA[56][246], DATA[56][232], DATA[56][218], DATA[56][204], DATA[56][176], DATA[56][162], DATA[56][148], DATA[56][134], DATA[56][116], DATA[56][102], DATA[56][88], DATA[56][74], DATA[56][46], DATA[56][32], DATA[56][18], DATA[56][4], DATA[59][254], DATA[59][240], DATA[59][226], DATA[59][212], DATA[59][184], DATA[59][170], DATA[59][156], DATA[59][142], DATA[59][124], DATA[59][110], DATA[59][96], DATA[59][82], DATA[59][54], DATA[59][40], DATA[59][26], DATA[59][12], DATA[59][247], DATA[59][233], DATA[59][219], DATA[59][205], DATA[59][177], DATA[59][163], DATA[59][149], DATA[59][135], DATA[59][117], DATA[59][103], DATA[59][89], DATA[59][75], DATA[59][47], DATA[59][33], DATA[59][19], DATA[59][5], DATA[58][254], DATA[58][240], DATA[58][226], DATA[58][212], DATA[58][184], DATA[58][170], DATA[58][156], DATA[58][142], DATA[58][124], DATA[58][110], DATA[58][96], DATA[58][82], DATA[58][54], DATA[58][40], DATA[58][26], DATA[58][12], DATA[58][247], DATA[58][233], DATA[58][219], DATA[58][205], DATA[58][177], DATA[58][163], DATA[58][149], DATA[58][135], DATA[58][117], DATA[58][103], DATA[58][89], DATA[58][75], DATA[58][47], DATA[58][33], DATA[58][19], DATA[58][5], DATA[57][254], DATA[57][240], DATA[57][226], DATA[57][212], DATA[57][184], DATA[57][170], DATA[57][156], DATA[57][142], DATA[57][124], DATA[57][110], DATA[57][96], DATA[57][82], DATA[57][54], DATA[57][40], DATA[57][26], DATA[57][12], DATA[57][247], DATA[57][233], DATA[57][219], DATA[57][205], DATA[57][177], DATA[57][163], DATA[57][149], DATA[57][135], DATA[57][117], DATA[57][103], DATA[57][89], DATA[57][75], DATA[57][47], DATA[57][33], DATA[57][19], DATA[57][5], DATA[56][254], DATA[56][240], DATA[56][226], DATA[56][212], DATA[56][184], DATA[56][170], DATA[56][156], DATA[56][142], DATA[56][124], DATA[56][110], DATA[56][96], DATA[56][82], DATA[56][54], DATA[56][40], DATA[56][26], DATA[56][12], DATA[56][247], DATA[56][233], DATA[56][219], DATA[56][205], DATA[56][177], DATA[56][163], DATA[56][149], DATA[56][135], DATA[56][117], DATA[56][103], DATA[56][89], DATA[56][75], DATA[56][47], DATA[56][33], DATA[56][19], DATA[56][5], DATA[59][255], DATA[59][241], DATA[59][227], DATA[59][213], DATA[59][185], DATA[59][171], DATA[59][157], DATA[59][143], DATA[59][125], DATA[59][111], DATA[59][97], DATA[59][83], DATA[59][55], DATA[59][41], DATA[59][27], DATA[59][13], DATA[59][248], DATA[59][234], DATA[59][220], DATA[59][206], DATA[59][178], DATA[59][164], DATA[59][150], DATA[59][136], DATA[59][118], DATA[59][104], DATA[59][90], DATA[59][76], DATA[59][48], DATA[59][34], DATA[59][20], DATA[59][6], DATA[58][255], DATA[58][241], DATA[58][227], DATA[58][213], DATA[58][185], DATA[58][171], DATA[58][157], DATA[58][143], DATA[58][125], DATA[58][111], DATA[58][97], DATA[58][83], DATA[58][55], DATA[58][41], DATA[58][27], DATA[58][13], DATA[58][248], DATA[58][234], DATA[58][220], DATA[58][206], DATA[58][178], DATA[58][164], DATA[58][150], DATA[58][136], DATA[58][118], DATA[58][104], DATA[58][90], DATA[58][76], DATA[58][48], DATA[58][34], DATA[58][20], DATA[58][6], DATA[57][255], DATA[57][241], DATA[57][227], DATA[57][213], DATA[57][185], DATA[57][171], DATA[57][157], DATA[57][143], DATA[57][125], DATA[57][111], DATA[57][97], DATA[57][83], DATA[57][55], DATA[57][41], DATA[57][27], DATA[57][13], DATA[57][248], DATA[57][234], DATA[57][220], DATA[57][206], DATA[57][178], DATA[57][164], DATA[57][150], DATA[57][136], DATA[57][118], DATA[57][104], DATA[57][90], DATA[57][76], DATA[57][48], DATA[57][34], DATA[57][20], DATA[57][6], DATA[56][255], DATA[56][241], DATA[56][227], DATA[56][213], DATA[56][185], DATA[56][171], DATA[56][157], DATA[56][143], DATA[56][125], DATA[56][111], DATA[56][97], DATA[56][83], DATA[56][55], DATA[56][41], DATA[56][27], DATA[56][13], DATA[56][248], DATA[56][234], DATA[56][220], DATA[56][206], DATA[56][178], DATA[56][164], DATA[56][150], DATA[56][136], DATA[56][118], DATA[56][104], DATA[56][90], DATA[56][76], DATA[56][48], DATA[56][34], DATA[56][20], DATA[56][6], DATA[55][249], DATA[55][235], DATA[55][221], DATA[55][207], DATA[55][179], DATA[55][165], DATA[55][151], DATA[55][137], DATA[55][119], DATA[55][105], DATA[55][91], DATA[55][77], DATA[55][49], DATA[55][35], DATA[55][21], DATA[55][7], DATA[55][242], DATA[55][228], DATA[55][214], DATA[55][200], DATA[55][172], DATA[55][158], DATA[55][144], DATA[55][130], DATA[55][112], DATA[55][98], DATA[55][84], DATA[55][70], DATA[55][42], DATA[55][28], DATA[55][14], DATA[55][0], DATA[54][249], DATA[54][235], DATA[54][221], DATA[54][207], DATA[54][179], DATA[54][165], DATA[54][151], DATA[54][137], DATA[54][119], DATA[54][105], DATA[54][91], DATA[54][77], DATA[54][49], DATA[54][35], DATA[54][21], DATA[54][7], DATA[54][242], DATA[54][228], DATA[54][214], DATA[54][200], DATA[54][172], DATA[54][158], DATA[54][144], DATA[54][130], DATA[54][112], DATA[54][98], DATA[54][84], DATA[54][70], DATA[54][42], DATA[54][28], DATA[54][14], DATA[54][0], DATA[53][249], DATA[53][235], DATA[53][221], DATA[53][207], DATA[53][179], DATA[53][165], DATA[53][151], DATA[53][137], DATA[53][119], DATA[53][105], DATA[53][91], DATA[53][77], DATA[53][49], DATA[53][35], DATA[53][21], DATA[53][7], DATA[53][242], DATA[53][228], DATA[53][214], DATA[53][200], DATA[53][172], DATA[53][158], DATA[53][144], DATA[53][130], DATA[53][112], DATA[53][98], DATA[53][84], DATA[53][70], DATA[53][42], DATA[53][28], DATA[53][14], DATA[53][0], DATA[52][249], DATA[52][235], DATA[52][221], DATA[52][207], DATA[52][179], DATA[52][165], DATA[52][151], DATA[52][137], DATA[52][119], DATA[52][105], DATA[52][91], DATA[52][77], DATA[52][49], DATA[52][35], DATA[52][21], DATA[52][7], DATA[52][242], DATA[52][228], DATA[52][214], DATA[52][200], DATA[52][172], DATA[52][158], DATA[52][144], DATA[52][130], DATA[52][112], DATA[52][98], DATA[52][84], DATA[52][70], DATA[52][42], DATA[52][28], DATA[52][14], DATA[52][0], DATA[55][250], DATA[55][236], DATA[55][222], DATA[55][208], DATA[55][180], DATA[55][166], DATA[55][152], DATA[55][138], DATA[55][120], DATA[55][106], DATA[55][92], DATA[55][78], DATA[55][50], DATA[55][36], DATA[55][22], DATA[55][8], DATA[55][243], DATA[55][229], DATA[55][215], DATA[55][201], DATA[55][173], DATA[55][159], DATA[55][145], DATA[55][131], DATA[55][113], DATA[55][99], DATA[55][85], DATA[55][71], DATA[55][43], DATA[55][29], DATA[55][15], DATA[55][1], DATA[54][250], DATA[54][236], DATA[54][222], DATA[54][208], DATA[54][180], DATA[54][166], DATA[54][152], DATA[54][138], DATA[54][120], DATA[54][106], DATA[54][92], DATA[54][78], DATA[54][50], DATA[54][36], DATA[54][22], DATA[54][8], DATA[54][243], DATA[54][229], DATA[54][215], DATA[54][201], DATA[54][173], DATA[54][159], DATA[54][145], DATA[54][131], DATA[54][113], DATA[54][99], DATA[54][85], DATA[54][71], DATA[54][43], DATA[54][29], DATA[54][15], DATA[54][1], DATA[53][250], DATA[53][236], DATA[53][222], DATA[53][208], DATA[53][180], DATA[53][166], DATA[53][152], DATA[53][138], DATA[53][120], DATA[53][106], DATA[53][92], DATA[53][78], DATA[53][50], DATA[53][36], DATA[53][22], DATA[53][8], DATA[53][243], DATA[53][229], DATA[53][215], DATA[53][201], DATA[53][173], DATA[53][159], DATA[53][145], DATA[53][131], DATA[53][113], DATA[53][99], DATA[53][85], DATA[53][71], DATA[53][43], DATA[53][29], DATA[53][15], DATA[53][1], DATA[52][250], DATA[52][236], DATA[52][222], DATA[52][208], DATA[52][180], DATA[52][166], DATA[52][152], DATA[52][138], DATA[52][120], DATA[52][106], DATA[52][92], DATA[52][78], DATA[52][50], DATA[52][36], DATA[52][22], DATA[52][8], DATA[52][243], DATA[52][229], DATA[52][215], DATA[52][201], DATA[52][173], DATA[52][159], DATA[52][145], DATA[52][131], DATA[52][113], DATA[52][99], DATA[52][85], DATA[52][71], DATA[52][43], DATA[52][29], DATA[52][15], DATA[52][1], DATA[55][251], DATA[55][237], DATA[55][223], DATA[55][209], DATA[55][181], DATA[55][167], DATA[55][153], DATA[55][139], DATA[55][121], DATA[55][107], DATA[55][93], DATA[55][79], DATA[55][51], DATA[55][37], DATA[55][23], DATA[55][9], DATA[55][244], DATA[55][230], DATA[55][216], DATA[55][202], DATA[55][174], DATA[55][160], DATA[55][146], DATA[55][132], DATA[55][114], DATA[55][100], DATA[55][86], DATA[55][72], DATA[55][44], DATA[55][30], DATA[55][16], DATA[55][2], DATA[54][251], DATA[54][237], DATA[54][223], DATA[54][209], DATA[54][181], DATA[54][167], DATA[54][153], DATA[54][139], DATA[54][121], DATA[54][107], DATA[54][93], DATA[54][79], DATA[54][51], DATA[54][37], DATA[54][23], DATA[54][9], DATA[54][244], DATA[54][230], DATA[54][216], DATA[54][202], DATA[54][174], DATA[54][160], DATA[54][146], DATA[54][132], DATA[54][114], DATA[54][100], DATA[54][86], DATA[54][72], DATA[54][44], DATA[54][30], DATA[54][16], DATA[54][2], DATA[53][251], DATA[53][237], DATA[53][223], DATA[53][209], DATA[53][181], DATA[53][167], DATA[53][153], DATA[53][139], DATA[53][121], DATA[53][107], DATA[53][93], DATA[53][79], DATA[53][51], DATA[53][37], DATA[53][23], DATA[53][9], DATA[53][244], DATA[53][230], DATA[53][216], DATA[53][202], DATA[53][174], DATA[53][160], DATA[53][146], DATA[53][132], DATA[53][114], DATA[53][100], DATA[53][86], DATA[53][72], DATA[53][44], DATA[53][30], DATA[53][16], DATA[53][2], DATA[52][251], DATA[52][237], DATA[52][223], DATA[52][209], DATA[52][181], DATA[52][167], DATA[52][153], DATA[52][139], DATA[52][121], DATA[52][107], DATA[52][93], DATA[52][79], DATA[52][51], DATA[52][37], DATA[52][23], DATA[52][9], DATA[52][244], DATA[52][230], DATA[52][216], DATA[52][202], DATA[52][174], DATA[52][160], DATA[52][146], DATA[52][132], DATA[52][114], DATA[52][100], DATA[52][86], DATA[52][72], DATA[52][44], DATA[52][30], DATA[52][16], DATA[52][2], DATA[55][252], DATA[55][238], DATA[55][224], DATA[55][210], DATA[55][182], DATA[55][168], DATA[55][154], DATA[55][140], DATA[55][122], DATA[55][108], DATA[55][94], DATA[55][80], DATA[55][52], DATA[55][38], DATA[55][24], DATA[55][10], DATA[55][245], DATA[55][231], DATA[55][217], DATA[55][203], DATA[55][175], DATA[55][161], DATA[55][147], DATA[55][133], DATA[55][115], DATA[55][101], DATA[55][87], DATA[55][73], DATA[55][45], DATA[55][31], DATA[55][17], DATA[55][3], DATA[54][252], DATA[54][238], DATA[54][224], DATA[54][210], DATA[54][182], DATA[54][168], DATA[54][154], DATA[54][140], DATA[54][122], DATA[54][108], DATA[54][94], DATA[54][80], DATA[54][52], DATA[54][38], DATA[54][24], DATA[54][10], DATA[54][245], DATA[54][231], DATA[54][217], DATA[54][203], DATA[54][175], DATA[54][161], DATA[54][147], DATA[54][133], DATA[54][115], DATA[54][101], DATA[54][87], DATA[54][73], DATA[54][45], DATA[54][31], DATA[54][17], DATA[54][3], DATA[53][252], DATA[53][238], DATA[53][224], DATA[53][210], DATA[53][182], DATA[53][168], DATA[53][154], DATA[53][140], DATA[53][122], DATA[53][108], DATA[53][94], DATA[53][80], DATA[53][52], DATA[53][38], DATA[53][24], DATA[53][10], DATA[53][245], DATA[53][231], DATA[53][217], DATA[53][203], DATA[53][175], DATA[53][161], DATA[53][147], DATA[53][133], DATA[53][115], DATA[53][101], DATA[53][87], DATA[53][73], DATA[53][45], DATA[53][31], DATA[53][17], DATA[53][3], DATA[52][252], DATA[52][238], DATA[52][224], DATA[52][210], DATA[52][182], DATA[52][168], DATA[52][154], DATA[52][140], DATA[52][122], DATA[52][108], DATA[52][94], DATA[52][80], DATA[52][52], DATA[52][38], DATA[52][24], DATA[52][10], DATA[52][245], DATA[52][231], DATA[52][217], DATA[52][203], DATA[52][175], DATA[52][161], DATA[52][147], DATA[52][133], DATA[52][115], DATA[52][101], DATA[52][87], DATA[52][73], DATA[52][45], DATA[52][31], DATA[52][17], DATA[52][3], DATA[55][253], DATA[55][239], DATA[55][225], DATA[55][211], DATA[55][183], DATA[55][169], DATA[55][155], DATA[55][141], DATA[55][123], DATA[55][109], DATA[55][95], DATA[55][81], DATA[55][53], DATA[55][39], DATA[55][25], DATA[55][11], DATA[55][246], DATA[55][232], DATA[55][218], DATA[55][204], DATA[55][176], DATA[55][162], DATA[55][148], DATA[55][134], DATA[55][116], DATA[55][102], DATA[55][88], DATA[55][74], DATA[55][46], DATA[55][32], DATA[55][18], DATA[55][4], DATA[54][253], DATA[54][239], DATA[54][225], DATA[54][211], DATA[54][183], DATA[54][169], DATA[54][155], DATA[54][141], DATA[54][123], DATA[54][109], DATA[54][95], DATA[54][81], DATA[54][53], DATA[54][39], DATA[54][25], DATA[54][11], DATA[54][246], DATA[54][232], DATA[54][218], DATA[54][204], DATA[54][176], DATA[54][162], DATA[54][148], DATA[54][134], DATA[54][116], DATA[54][102], DATA[54][88], DATA[54][74], DATA[54][46], DATA[54][32], DATA[54][18], DATA[54][4], DATA[53][253], DATA[53][239], DATA[53][225], DATA[53][211], DATA[53][183], DATA[53][169], DATA[53][155], DATA[53][141], DATA[53][123], DATA[53][109], DATA[53][95], DATA[53][81], DATA[53][53], DATA[53][39], DATA[53][25], DATA[53][11], DATA[53][246], DATA[53][232], DATA[53][218], DATA[53][204], DATA[53][176], DATA[53][162], DATA[53][148], DATA[53][134], DATA[53][116], DATA[53][102], DATA[53][88], DATA[53][74], DATA[53][46], DATA[53][32], DATA[53][18], DATA[53][4], DATA[52][253], DATA[52][239], DATA[52][225], DATA[52][211], DATA[52][183], DATA[52][169], DATA[52][155], DATA[52][141], DATA[52][123], DATA[52][109], DATA[52][95], DATA[52][81], DATA[52][53], DATA[52][39], DATA[52][25], DATA[52][11], DATA[52][246], DATA[52][232], DATA[52][218], DATA[52][204], DATA[52][176], DATA[52][162], DATA[52][148], DATA[52][134], DATA[52][116], DATA[52][102], DATA[52][88], DATA[52][74], DATA[52][46], DATA[52][32], DATA[52][18], DATA[52][4], DATA[55][254], DATA[55][240], DATA[55][226], DATA[55][212], DATA[55][184], DATA[55][170], DATA[55][156], DATA[55][142], DATA[55][124], DATA[55][110], DATA[55][96], DATA[55][82], DATA[55][54], DATA[55][40], DATA[55][26], DATA[55][12], DATA[55][247], DATA[55][233], DATA[55][219], DATA[55][205], DATA[55][177], DATA[55][163], DATA[55][149], DATA[55][135], DATA[55][117], DATA[55][103], DATA[55][89], DATA[55][75], DATA[55][47], DATA[55][33], DATA[55][19], DATA[55][5], DATA[54][254], DATA[54][240], DATA[54][226], DATA[54][212], DATA[54][184], DATA[54][170], DATA[54][156], DATA[54][142], DATA[54][124], DATA[54][110], DATA[54][96], DATA[54][82], DATA[54][54], DATA[54][40], DATA[54][26], DATA[54][12], DATA[54][247], DATA[54][233], DATA[54][219], DATA[54][205], DATA[54][177], DATA[54][163], DATA[54][149], DATA[54][135], DATA[54][117], DATA[54][103], DATA[54][89], DATA[54][75], DATA[54][47], DATA[54][33], DATA[54][19], DATA[54][5], DATA[53][254], DATA[53][240], DATA[53][226], DATA[53][212], DATA[53][184], DATA[53][170], DATA[53][156], DATA[53][142], DATA[53][124], DATA[53][110], DATA[53][96], DATA[53][82], DATA[53][54], DATA[53][40], DATA[53][26], DATA[53][12], DATA[53][247], DATA[53][233], DATA[53][219], DATA[53][205], DATA[53][177], DATA[53][163], DATA[53][149], DATA[53][135], DATA[53][117], DATA[53][103], DATA[53][89], DATA[53][75], DATA[53][47], DATA[53][33], DATA[53][19], DATA[53][5], DATA[52][254], DATA[52][240], DATA[52][226], DATA[52][212], DATA[52][184], DATA[52][170], DATA[52][156], DATA[52][142], DATA[52][124], DATA[52][110], DATA[52][96], DATA[52][82], DATA[52][54], DATA[52][40], DATA[52][26], DATA[52][12], DATA[52][247], DATA[52][233], DATA[52][219], DATA[52][205], DATA[52][177], DATA[52][163], DATA[52][149], DATA[52][135], DATA[52][117], DATA[52][103], DATA[52][89], DATA[52][75], DATA[52][47], DATA[52][33], DATA[52][19], DATA[52][5], DATA[55][255], DATA[55][241], DATA[55][227], DATA[55][213], DATA[55][185], DATA[55][171], DATA[55][157], DATA[55][143], DATA[55][125], DATA[55][111], DATA[55][97], DATA[55][83], DATA[55][55], DATA[55][41], DATA[55][27], DATA[55][13], DATA[55][248], DATA[55][234], DATA[55][220], DATA[55][206], DATA[55][178], DATA[55][164], DATA[55][150], DATA[55][136], DATA[55][118], DATA[55][104], DATA[55][90], DATA[55][76], DATA[55][48], DATA[55][34], DATA[55][20], DATA[55][6], DATA[54][255], DATA[54][241], DATA[54][227], DATA[54][213], DATA[54][185], DATA[54][171], DATA[54][157], DATA[54][143], DATA[54][125], DATA[54][111], DATA[54][97], DATA[54][83], DATA[54][55], DATA[54][41], DATA[54][27], DATA[54][13], DATA[54][248], DATA[54][234], DATA[54][220], DATA[54][206], DATA[54][178], DATA[54][164], DATA[54][150], DATA[54][136], DATA[54][118], DATA[54][104], DATA[54][90], DATA[54][76], DATA[54][48], DATA[54][34], DATA[54][20], DATA[54][6], DATA[53][255], DATA[53][241], DATA[53][227], DATA[53][213], DATA[53][185], DATA[53][171], DATA[53][157], DATA[53][143], DATA[53][125], DATA[53][111], DATA[53][97], DATA[53][83], DATA[53][55], DATA[53][41], DATA[53][27], DATA[53][13], DATA[53][248], DATA[53][234], DATA[53][220], DATA[53][206], DATA[53][178], DATA[53][164], DATA[53][150], DATA[53][136], DATA[53][118], DATA[53][104], DATA[53][90], DATA[53][76], DATA[53][48], DATA[53][34], DATA[53][20], DATA[53][6], DATA[52][255], DATA[52][241], DATA[52][227], DATA[52][213], DATA[52][185], DATA[52][171], DATA[52][157], DATA[52][143], DATA[52][125], DATA[52][111], DATA[52][97], DATA[52][83], DATA[52][55], DATA[52][41], DATA[52][27], DATA[52][13], DATA[52][248], DATA[52][234], DATA[52][220], DATA[52][206], DATA[52][178], DATA[52][164], DATA[52][150], DATA[52][136], DATA[52][118], DATA[52][104], DATA[52][90], DATA[52][76], DATA[52][48], DATA[52][34], DATA[52][20], DATA[52][6], DATA[51][249], DATA[51][235], DATA[51][221], DATA[51][207], DATA[51][179], DATA[51][165], DATA[51][151], DATA[51][137], DATA[51][119], DATA[51][105], DATA[51][91], DATA[51][77], DATA[51][49], DATA[51][35], DATA[51][21], DATA[51][7], DATA[51][242], DATA[51][228], DATA[51][214], DATA[51][200], DATA[51][172], DATA[51][158], DATA[51][144], DATA[51][130], DATA[51][112], DATA[51][98], DATA[51][84], DATA[51][70], DATA[51][42], DATA[51][28], DATA[51][14], DATA[51][0], DATA[50][249], DATA[50][235], DATA[50][221], DATA[50][207], DATA[50][179], DATA[50][165], DATA[50][151], DATA[50][137], DATA[50][119], DATA[50][105], DATA[50][91], DATA[50][77], DATA[50][49], DATA[50][35], DATA[50][21], DATA[50][7], DATA[50][242], DATA[50][228], DATA[50][214], DATA[50][200], DATA[50][172], DATA[50][158], DATA[50][144], DATA[50][130], DATA[50][112], DATA[50][98], DATA[50][84], DATA[50][70], DATA[50][42], DATA[50][28], DATA[50][14], DATA[50][0], DATA[49][249], DATA[49][235], DATA[49][221], DATA[49][207], DATA[49][179], DATA[49][165], DATA[49][151], DATA[49][137], DATA[49][119], DATA[49][105], DATA[49][91], DATA[49][77], DATA[49][49], DATA[49][35], DATA[49][21], DATA[49][7], DATA[49][242], DATA[49][228], DATA[49][214], DATA[49][200], DATA[49][172], DATA[49][158], DATA[49][144], DATA[49][130], DATA[49][112], DATA[49][98], DATA[49][84], DATA[49][70], DATA[49][42], DATA[49][28], DATA[49][14], DATA[49][0], DATA[48][249], DATA[48][235], DATA[48][221], DATA[48][207], DATA[48][179], DATA[48][165], DATA[48][151], DATA[48][137], DATA[48][119], DATA[48][105], DATA[48][91], DATA[48][77], DATA[48][49], DATA[48][35], DATA[48][21], DATA[48][7], DATA[48][242], DATA[48][228], DATA[48][214], DATA[48][200], DATA[48][172], DATA[48][158], DATA[48][144], DATA[48][130], DATA[48][112], DATA[48][98], DATA[48][84], DATA[48][70], DATA[48][42], DATA[48][28], DATA[48][14], DATA[48][0], DATA[51][250], DATA[51][236], DATA[51][222], DATA[51][208], DATA[51][180], DATA[51][166], DATA[51][152], DATA[51][138], DATA[51][120], DATA[51][106], DATA[51][92], DATA[51][78], DATA[51][50], DATA[51][36], DATA[51][22], DATA[51][8], DATA[51][243], DATA[51][229], DATA[51][215], DATA[51][201], DATA[51][173], DATA[51][159], DATA[51][145], DATA[51][131], DATA[51][113], DATA[51][99], DATA[51][85], DATA[51][71], DATA[51][43], DATA[51][29], DATA[51][15], DATA[51][1], DATA[50][250], DATA[50][236], DATA[50][222], DATA[50][208], DATA[50][180], DATA[50][166], DATA[50][152], DATA[50][138], DATA[50][120], DATA[50][106], DATA[50][92], DATA[50][78], DATA[50][50], DATA[50][36], DATA[50][22], DATA[50][8], DATA[50][243], DATA[50][229], DATA[50][215], DATA[50][201], DATA[50][173], DATA[50][159], DATA[50][145], DATA[50][131], DATA[50][113], DATA[50][99], DATA[50][85], DATA[50][71], DATA[50][43], DATA[50][29], DATA[50][15], DATA[50][1], DATA[49][250], DATA[49][236], DATA[49][222], DATA[49][208], DATA[49][180], DATA[49][166], DATA[49][152], DATA[49][138], DATA[49][120], DATA[49][106], DATA[49][92], DATA[49][78], DATA[49][50], DATA[49][36], DATA[49][22], DATA[49][8], DATA[49][243], DATA[49][229], DATA[49][215], DATA[49][201], DATA[49][173], DATA[49][159], DATA[49][145], DATA[49][131], DATA[49][113], DATA[49][99], DATA[49][85], DATA[49][71], DATA[49][43], DATA[49][29], DATA[49][15], DATA[49][1], DATA[48][250], DATA[48][236], DATA[48][222], DATA[48][208], DATA[48][180], DATA[48][166], DATA[48][152], DATA[48][138], DATA[48][120], DATA[48][106], DATA[48][92], DATA[48][78], DATA[48][50], DATA[48][36], DATA[48][22], DATA[48][8], DATA[48][243], DATA[48][229], DATA[48][215], DATA[48][201], DATA[48][173], DATA[48][159], DATA[48][145], DATA[48][131], DATA[48][113], DATA[48][99], DATA[48][85], DATA[48][71], DATA[48][43], DATA[48][29], DATA[48][15], DATA[48][1], DATA[51][251], DATA[51][237], DATA[51][223], DATA[51][209], DATA[51][181], DATA[51][167], DATA[51][153], DATA[51][139], DATA[51][121], DATA[51][107], DATA[51][93], DATA[51][79], DATA[51][51], DATA[51][37], DATA[51][23], DATA[51][9], DATA[51][244], DATA[51][230], DATA[51][216], DATA[51][202], DATA[51][174], DATA[51][160], DATA[51][146], DATA[51][132], DATA[51][114], DATA[51][100], DATA[51][86], DATA[51][72], DATA[51][44], DATA[51][30], DATA[51][16], DATA[51][2], DATA[50][251], DATA[50][237], DATA[50][223], DATA[50][209], DATA[50][181], DATA[50][167], DATA[50][153], DATA[50][139], DATA[50][121], DATA[50][107], DATA[50][93], DATA[50][79], DATA[50][51], DATA[50][37], DATA[50][23], DATA[50][9], DATA[50][244], DATA[50][230], DATA[50][216], DATA[50][202], DATA[50][174], DATA[50][160], DATA[50][146], DATA[50][132], DATA[50][114], DATA[50][100], DATA[50][86], DATA[50][72], DATA[50][44], DATA[50][30], DATA[50][16], DATA[50][2], DATA[49][251], DATA[49][237], DATA[49][223], DATA[49][209], DATA[49][181], DATA[49][167], DATA[49][153], DATA[49][139], DATA[49][121], DATA[49][107], DATA[49][93], DATA[49][79], DATA[49][51], DATA[49][37], DATA[49][23], DATA[49][9], DATA[49][244], DATA[49][230], DATA[49][216], DATA[49][202], DATA[49][174], DATA[49][160], DATA[49][146], DATA[49][132], DATA[49][114], DATA[49][100], DATA[49][86], DATA[49][72], DATA[49][44], DATA[49][30], DATA[49][16], DATA[49][2], DATA[48][251], DATA[48][237], DATA[48][223], DATA[48][209], DATA[48][181], DATA[48][167], DATA[48][153], DATA[48][139], DATA[48][121], DATA[48][107], DATA[48][93], DATA[48][79], DATA[48][51], DATA[48][37], DATA[48][23], DATA[48][9], DATA[48][244], DATA[48][230], DATA[48][216], DATA[48][202], DATA[48][174], DATA[48][160], DATA[48][146], DATA[48][132], DATA[48][114], DATA[48][100], DATA[48][86], DATA[48][72], DATA[48][44], DATA[48][30], DATA[48][16], DATA[48][2], DATA[51][252], DATA[51][238], DATA[51][224], DATA[51][210], DATA[51][182], DATA[51][168], DATA[51][154], DATA[51][140], DATA[51][122], DATA[51][108], DATA[51][94], DATA[51][80], DATA[51][52], DATA[51][38], DATA[51][24], DATA[51][10], DATA[51][245], DATA[51][231], DATA[51][217], DATA[51][203], DATA[51][175], DATA[51][161], DATA[51][147], DATA[51][133], DATA[51][115], DATA[51][101], DATA[51][87], DATA[51][73], DATA[51][45], DATA[51][31], DATA[51][17], DATA[51][3], DATA[50][252], DATA[50][238], DATA[50][224], DATA[50][210], DATA[50][182], DATA[50][168], DATA[50][154], DATA[50][140], DATA[50][122], DATA[50][108], DATA[50][94], DATA[50][80], DATA[50][52], DATA[50][38], DATA[50][24], DATA[50][10], DATA[50][245], DATA[50][231], DATA[50][217], DATA[50][203], DATA[50][175], DATA[50][161], DATA[50][147], DATA[50][133], DATA[50][115], DATA[50][101], DATA[50][87], DATA[50][73], DATA[50][45], DATA[50][31], DATA[50][17], DATA[50][3], DATA[49][252], DATA[49][238], DATA[49][224], DATA[49][210], DATA[49][182], DATA[49][168], DATA[49][154], DATA[49][140], DATA[49][122], DATA[49][108], DATA[49][94], DATA[49][80], DATA[49][52], DATA[49][38], DATA[49][24], DATA[49][10], DATA[49][245], DATA[49][231], DATA[49][217], DATA[49][203], DATA[49][175], DATA[49][161], DATA[49][147], DATA[49][133], DATA[49][115], DATA[49][101], DATA[49][87], DATA[49][73], DATA[49][45], DATA[49][31], DATA[49][17], DATA[49][3], DATA[48][252], DATA[48][238], DATA[48][224], DATA[48][210], DATA[48][182], DATA[48][168], DATA[48][154], DATA[48][140], DATA[48][122], DATA[48][108], DATA[48][94], DATA[48][80], DATA[48][52], DATA[48][38], DATA[48][24], DATA[48][10], DATA[48][245], DATA[48][231], DATA[48][217], DATA[48][203], DATA[48][175], DATA[48][161], DATA[48][147], DATA[48][133], DATA[48][115], DATA[48][101], DATA[48][87], DATA[48][73], DATA[48][45], DATA[48][31], DATA[48][17], DATA[48][3], DATA[51][253], DATA[51][239], DATA[51][225], DATA[51][211], DATA[51][183], DATA[51][169], DATA[51][155], DATA[51][141], DATA[51][123], DATA[51][109], DATA[51][95], DATA[51][81], DATA[51][53], DATA[51][39], DATA[51][25], DATA[51][11], DATA[51][246], DATA[51][232], DATA[51][218], DATA[51][204], DATA[51][176], DATA[51][162], DATA[51][148], DATA[51][134], DATA[51][116], DATA[51][102], DATA[51][88], DATA[51][74], DATA[51][46], DATA[51][32], DATA[51][18], DATA[51][4], DATA[50][253], DATA[50][239], DATA[50][225], DATA[50][211], DATA[50][183], DATA[50][169], DATA[50][155], DATA[50][141], DATA[50][123], DATA[50][109], DATA[50][95], DATA[50][81], DATA[50][53], DATA[50][39], DATA[50][25], DATA[50][11], DATA[50][246], DATA[50][232], DATA[50][218], DATA[50][204], DATA[50][176], DATA[50][162], DATA[50][148], DATA[50][134], DATA[50][116], DATA[50][102], DATA[50][88], DATA[50][74], DATA[50][46], DATA[50][32], DATA[50][18], DATA[50][4], DATA[49][253], DATA[49][239], DATA[49][225], DATA[49][211], DATA[49][183], DATA[49][169], DATA[49][155], DATA[49][141], DATA[49][123], DATA[49][109], DATA[49][95], DATA[49][81], DATA[49][53], DATA[49][39], DATA[49][25], DATA[49][11], DATA[49][246], DATA[49][232], DATA[49][218], DATA[49][204], DATA[49][176], DATA[49][162], DATA[49][148], DATA[49][134], DATA[49][116], DATA[49][102], DATA[49][88], DATA[49][74], DATA[49][46], DATA[49][32], DATA[49][18], DATA[49][4], DATA[48][253], DATA[48][239], DATA[48][225], DATA[48][211], DATA[48][183], DATA[48][169], DATA[48][155], DATA[48][141], DATA[48][123], DATA[48][109], DATA[48][95], DATA[48][81], DATA[48][53], DATA[48][39], DATA[48][25], DATA[48][11], DATA[48][246], DATA[48][232], DATA[48][218], DATA[48][204], DATA[48][176], DATA[48][162], DATA[48][148], DATA[48][134], DATA[48][116], DATA[48][102], DATA[48][88], DATA[48][74], DATA[48][46], DATA[48][32], DATA[48][18], DATA[48][4], DATA[51][254], DATA[51][240], DATA[51][226], DATA[51][212], DATA[51][184], DATA[51][170], DATA[51][156], DATA[51][142], DATA[51][124], DATA[51][110], DATA[51][96], DATA[51][82], DATA[51][54], DATA[51][40], DATA[51][26], DATA[51][12], DATA[51][247], DATA[51][233], DATA[51][219], DATA[51][205], DATA[51][177], DATA[51][163], DATA[51][149], DATA[51][135], DATA[51][117], DATA[51][103], DATA[51][89], DATA[51][75], DATA[51][47], DATA[51][33], DATA[51][19], DATA[51][5], DATA[50][254], DATA[50][240], DATA[50][226], DATA[50][212], DATA[50][184], DATA[50][170], DATA[50][156], DATA[50][142], DATA[50][124], DATA[50][110], DATA[50][96], DATA[50][82], DATA[50][54], DATA[50][40], DATA[50][26], DATA[50][12], DATA[50][247], DATA[50][233], DATA[50][219], DATA[50][205], DATA[50][177], DATA[50][163], DATA[50][149], DATA[50][135], DATA[50][117], DATA[50][103], DATA[50][89], DATA[50][75], DATA[50][47], DATA[50][33], DATA[50][19], DATA[50][5], DATA[49][254], DATA[49][240], DATA[49][226], DATA[49][212], DATA[49][184], DATA[49][170], DATA[49][156], DATA[49][142], DATA[49][124], DATA[49][110], DATA[49][96], DATA[49][82], DATA[49][54], DATA[49][40], DATA[49][26], DATA[49][12], DATA[49][247], DATA[49][233], DATA[49][219], DATA[49][205], DATA[49][177], DATA[49][163], DATA[49][149], DATA[49][135], DATA[49][117], DATA[49][103], DATA[49][89], DATA[49][75], DATA[49][47], DATA[49][33], DATA[49][19], DATA[49][5], DATA[48][254], DATA[48][240], DATA[48][226], DATA[48][212], DATA[48][184], DATA[48][170], DATA[48][156], DATA[48][142], DATA[48][124], DATA[48][110], DATA[48][96], DATA[48][82], DATA[48][54], DATA[48][40], DATA[48][26], DATA[48][12], DATA[48][247], DATA[48][233], DATA[48][219], DATA[48][205], DATA[48][177], DATA[48][163], DATA[48][149], DATA[48][135], DATA[48][117], DATA[48][103], DATA[48][89], DATA[48][75], DATA[48][47], DATA[48][33], DATA[48][19], DATA[48][5], DATA[51][255], DATA[51][241], DATA[51][227], DATA[51][213], DATA[51][185], DATA[51][171], DATA[51][157], DATA[51][143], DATA[51][125], DATA[51][111], DATA[51][97], DATA[51][83], DATA[51][55], DATA[51][41], DATA[51][27], DATA[51][13], DATA[51][248], DATA[51][234], DATA[51][220], DATA[51][206], DATA[51][178], DATA[51][164], DATA[51][150], DATA[51][136], DATA[51][118], DATA[51][104], DATA[51][90], DATA[51][76], DATA[51][48], DATA[51][34], DATA[51][20], DATA[51][6], DATA[50][255], DATA[50][241], DATA[50][227], DATA[50][213], DATA[50][185], DATA[50][171], DATA[50][157], DATA[50][143], DATA[50][125], DATA[50][111], DATA[50][97], DATA[50][83], DATA[50][55], DATA[50][41], DATA[50][27], DATA[50][13], DATA[50][248], DATA[50][234], DATA[50][220], DATA[50][206], DATA[50][178], DATA[50][164], DATA[50][150], DATA[50][136], DATA[50][118], DATA[50][104], DATA[50][90], DATA[50][76], DATA[50][48], DATA[50][34], DATA[50][20], DATA[50][6], DATA[49][255], DATA[49][241], DATA[49][227], DATA[49][213], DATA[49][185], DATA[49][171], DATA[49][157], DATA[49][143], DATA[49][125], DATA[49][111], DATA[49][97], DATA[49][83], DATA[49][55], DATA[49][41], DATA[49][27], DATA[49][13], DATA[49][248], DATA[49][234], DATA[49][220], DATA[49][206], DATA[49][178], DATA[49][164], DATA[49][150], DATA[49][136], DATA[49][118], DATA[49][104], DATA[49][90], DATA[49][76], DATA[49][48], DATA[49][34], DATA[49][20], DATA[49][6], DATA[48][255], DATA[48][241], DATA[48][227], DATA[48][213], DATA[48][185], DATA[48][171], DATA[48][157], DATA[48][143], DATA[48][125], DATA[48][111], DATA[48][97], DATA[48][83], DATA[48][55], DATA[48][41], DATA[48][27], DATA[48][13], DATA[48][248], DATA[48][234], DATA[48][220], DATA[48][206], DATA[48][178], DATA[48][164], DATA[48][150], DATA[48][136], DATA[48][118], DATA[48][104], DATA[48][90], DATA[48][76], DATA[48][48], DATA[48][34], DATA[48][20], DATA[48][6], DATA[47][249], DATA[47][235], DATA[47][221], DATA[47][207], DATA[47][179], DATA[47][165], DATA[47][151], DATA[47][137], DATA[47][119], DATA[47][105], DATA[47][91], DATA[47][77], DATA[47][49], DATA[47][35], DATA[47][21], DATA[47][7], DATA[47][242], DATA[47][228], DATA[47][214], DATA[47][200], DATA[47][172], DATA[47][158], DATA[47][144], DATA[47][130], DATA[47][112], DATA[47][98], DATA[47][84], DATA[47][70], DATA[47][42], DATA[47][28], DATA[47][14], DATA[47][0], DATA[46][249], DATA[46][235], DATA[46][221], DATA[46][207], DATA[46][179], DATA[46][165], DATA[46][151], DATA[46][137], DATA[46][119], DATA[46][105], DATA[46][91], DATA[46][77], DATA[46][49], DATA[46][35], DATA[46][21], DATA[46][7], DATA[46][242], DATA[46][228], DATA[46][214], DATA[46][200], DATA[46][172], DATA[46][158], DATA[46][144], DATA[46][130], DATA[46][112], DATA[46][98], DATA[46][84], DATA[46][70], DATA[46][42], DATA[46][28], DATA[46][14], DATA[46][0], DATA[45][249], DATA[45][235], DATA[45][221], DATA[45][207], DATA[45][179], DATA[45][165], DATA[45][151], DATA[45][137], DATA[45][119], DATA[45][105], DATA[45][91], DATA[45][77], DATA[45][49], DATA[45][35], DATA[45][21], DATA[45][7], DATA[45][242], DATA[45][228], DATA[45][214], DATA[45][200], DATA[45][172], DATA[45][158], DATA[45][144], DATA[45][130], DATA[45][112], DATA[45][98], DATA[45][84], DATA[45][70], DATA[45][42], DATA[45][28], DATA[45][14], DATA[45][0], DATA[44][249], DATA[44][235], DATA[44][221], DATA[44][207], DATA[44][179], DATA[44][165], DATA[44][151], DATA[44][137], DATA[44][119], DATA[44][105], DATA[44][91], DATA[44][77], DATA[44][49], DATA[44][35], DATA[44][21], DATA[44][7], DATA[44][242], DATA[44][228], DATA[44][214], DATA[44][200], DATA[44][172], DATA[44][158], DATA[44][144], DATA[44][130], DATA[44][112], DATA[44][98], DATA[44][84], DATA[44][70], DATA[44][42], DATA[44][28], DATA[44][14], DATA[44][0], DATA[47][250], DATA[47][236], DATA[47][222], DATA[47][208], DATA[47][180], DATA[47][166], DATA[47][152], DATA[47][138], DATA[47][120], DATA[47][106], DATA[47][92], DATA[47][78], DATA[47][50], DATA[47][36], DATA[47][22], DATA[47][8], DATA[47][243], DATA[47][229], DATA[47][215], DATA[47][201], DATA[47][173], DATA[47][159], DATA[47][145], DATA[47][131], DATA[47][113], DATA[47][99], DATA[47][85], DATA[47][71], DATA[47][43], DATA[47][29], DATA[47][15], DATA[47][1], DATA[46][250], DATA[46][236], DATA[46][222], DATA[46][208], DATA[46][180], DATA[46][166], DATA[46][152], DATA[46][138], DATA[46][120], DATA[46][106], DATA[46][92], DATA[46][78], DATA[46][50], DATA[46][36], DATA[46][22], DATA[46][8], DATA[46][243], DATA[46][229], DATA[46][215], DATA[46][201], DATA[46][173], DATA[46][159], DATA[46][145], DATA[46][131], DATA[46][113], DATA[46][99], DATA[46][85], DATA[46][71], DATA[46][43], DATA[46][29], DATA[46][15], DATA[46][1], DATA[45][250], DATA[45][236], DATA[45][222], DATA[45][208], DATA[45][180], DATA[45][166], DATA[45][152], DATA[45][138], DATA[45][120], DATA[45][106], DATA[45][92], DATA[45][78], DATA[45][50], DATA[45][36], DATA[45][22], DATA[45][8], DATA[45][243], DATA[45][229], DATA[45][215], DATA[45][201], DATA[45][173], DATA[45][159], DATA[45][145], DATA[45][131], DATA[45][113], DATA[45][99], DATA[45][85], DATA[45][71], DATA[45][43], DATA[45][29], DATA[45][15], DATA[45][1], DATA[44][250], DATA[44][236], DATA[44][222], DATA[44][208], DATA[44][180], DATA[44][166], DATA[44][152], DATA[44][138], DATA[44][120], DATA[44][106], DATA[44][92], DATA[44][78], DATA[44][50], DATA[44][36], DATA[44][22], DATA[44][8], DATA[44][243], DATA[44][229], DATA[44][215], DATA[44][201], DATA[44][173], DATA[44][159], DATA[44][145], DATA[44][131], DATA[44][113], DATA[44][99], DATA[44][85], DATA[44][71], DATA[44][43], DATA[44][29], DATA[44][15], DATA[44][1], DATA[47][251], DATA[47][237], DATA[47][223], DATA[47][209], DATA[47][181], DATA[47][167], DATA[47][153], DATA[47][139], DATA[47][121], DATA[47][107], DATA[47][93], DATA[47][79], DATA[47][51], DATA[47][37], DATA[47][23], DATA[47][9], DATA[47][244], DATA[47][230], DATA[47][216], DATA[47][202], DATA[47][174], DATA[47][160], DATA[47][146], DATA[47][132], DATA[47][114], DATA[47][100], DATA[47][86], DATA[47][72], DATA[47][44], DATA[47][30], DATA[47][16], DATA[47][2], DATA[46][251], DATA[46][237], DATA[46][223], DATA[46][209], DATA[46][181], DATA[46][167], DATA[46][153], DATA[46][139], DATA[46][121], DATA[46][107], DATA[46][93], DATA[46][79], DATA[46][51], DATA[46][37], DATA[46][23], DATA[46][9], DATA[46][244], DATA[46][230], DATA[46][216], DATA[46][202], DATA[46][174], DATA[46][160], DATA[46][146], DATA[46][132], DATA[46][114], DATA[46][100], DATA[46][86], DATA[46][72], DATA[46][44], DATA[46][30], DATA[46][16], DATA[46][2], DATA[45][251], DATA[45][237], DATA[45][223], DATA[45][209], DATA[45][181], DATA[45][167], DATA[45][153], DATA[45][139], DATA[45][121], DATA[45][107], DATA[45][93], DATA[45][79], DATA[45][51], DATA[45][37], DATA[45][23], DATA[45][9], DATA[45][244], DATA[45][230], DATA[45][216], DATA[45][202], DATA[45][174], DATA[45][160], DATA[45][146], DATA[45][132], DATA[45][114], DATA[45][100], DATA[45][86], DATA[45][72], DATA[45][44], DATA[45][30], DATA[45][16], DATA[45][2], DATA[44][251], DATA[44][237], DATA[44][223], DATA[44][209], DATA[44][181], DATA[44][167], DATA[44][153], DATA[44][139], DATA[44][121], DATA[44][107], DATA[44][93], DATA[44][79], DATA[44][51], DATA[44][37], DATA[44][23], DATA[44][9], DATA[44][244], DATA[44][230], DATA[44][216], DATA[44][202], DATA[44][174], DATA[44][160], DATA[44][146], DATA[44][132], DATA[44][114], DATA[44][100], DATA[44][86], DATA[44][72], DATA[44][44], DATA[44][30], DATA[44][16], DATA[44][2], DATA[47][252], DATA[47][238], DATA[47][224], DATA[47][210], DATA[47][182], DATA[47][168], DATA[47][154], DATA[47][140], DATA[47][122], DATA[47][108], DATA[47][94], DATA[47][80], DATA[47][52], DATA[47][38], DATA[47][24], DATA[47][10], DATA[47][245], DATA[47][231], DATA[47][217], DATA[47][203], DATA[47][175], DATA[47][161], DATA[47][147], DATA[47][133], DATA[47][115], DATA[47][101], DATA[47][87], DATA[47][73], DATA[47][45], DATA[47][31], DATA[47][17], DATA[47][3], DATA[46][252], DATA[46][238], DATA[46][224], DATA[46][210], DATA[46][182], DATA[46][168], DATA[46][154], DATA[46][140], DATA[46][122], DATA[46][108], DATA[46][94], DATA[46][80], DATA[46][52], DATA[46][38], DATA[46][24], DATA[46][10], DATA[46][245], DATA[46][231], DATA[46][217], DATA[46][203], DATA[46][175], DATA[46][161], DATA[46][147], DATA[46][133], DATA[46][115], DATA[46][101], DATA[46][87], DATA[46][73], DATA[46][45], DATA[46][31], DATA[46][17], DATA[46][3], DATA[45][252], DATA[45][238], DATA[45][224], DATA[45][210], DATA[45][182], DATA[45][168], DATA[45][154], DATA[45][140], DATA[45][122], DATA[45][108], DATA[45][94], DATA[45][80], DATA[45][52], DATA[45][38], DATA[45][24], DATA[45][10], DATA[45][245], DATA[45][231], DATA[45][217], DATA[45][203], DATA[45][175], DATA[45][161], DATA[45][147], DATA[45][133], DATA[45][115], DATA[45][101], DATA[45][87], DATA[45][73], DATA[45][45], DATA[45][31], DATA[45][17], DATA[45][3], DATA[44][252], DATA[44][238], DATA[44][224], DATA[44][210], DATA[44][182], DATA[44][168], DATA[44][154], DATA[44][140], DATA[44][122], DATA[44][108], DATA[44][94], DATA[44][80], DATA[44][52], DATA[44][38], DATA[44][24], DATA[44][10], DATA[44][245], DATA[44][231], DATA[44][217], DATA[44][203], DATA[44][175], DATA[44][161], DATA[44][147], DATA[44][133], DATA[44][115], DATA[44][101], DATA[44][87], DATA[44][73], DATA[44][45], DATA[44][31], DATA[44][17], DATA[44][3], DATA[47][253], DATA[47][239], DATA[47][225], DATA[47][211], DATA[47][183], DATA[47][169], DATA[47][155], DATA[47][141], DATA[47][123], DATA[47][109], DATA[47][95], DATA[47][81], DATA[47][53], DATA[47][39], DATA[47][25], DATA[47][11], DATA[47][246], DATA[47][232], DATA[47][218], DATA[47][204], DATA[47][176], DATA[47][162], DATA[47][148], DATA[47][134], DATA[47][116], DATA[47][102], DATA[47][88], DATA[47][74], DATA[47][46], DATA[47][32], DATA[47][18], DATA[47][4], DATA[46][253], DATA[46][239], DATA[46][225], DATA[46][211], DATA[46][183], DATA[46][169], DATA[46][155], DATA[46][141], DATA[46][123], DATA[46][109], DATA[46][95], DATA[46][81], DATA[46][53], DATA[46][39], DATA[46][25], DATA[46][11], DATA[46][246], DATA[46][232], DATA[46][218], DATA[46][204], DATA[46][176], DATA[46][162], DATA[46][148], DATA[46][134], DATA[46][116], DATA[46][102], DATA[46][88], DATA[46][74], DATA[46][46], DATA[46][32], DATA[46][18], DATA[46][4], DATA[45][253], DATA[45][239], DATA[45][225], DATA[45][211], DATA[45][183], DATA[45][169], DATA[45][155], DATA[45][141], DATA[45][123], DATA[45][109], DATA[45][95], DATA[45][81], DATA[45][53], DATA[45][39], DATA[45][25], DATA[45][11], DATA[45][246], DATA[45][232], DATA[45][218], DATA[45][204], DATA[45][176], DATA[45][162], DATA[45][148], DATA[45][134], DATA[45][116], DATA[45][102], DATA[45][88], DATA[45][74], DATA[45][46], DATA[45][32], DATA[45][18], DATA[45][4], DATA[44][253], DATA[44][239], DATA[44][225], DATA[44][211], DATA[44][183], DATA[44][169], DATA[44][155], DATA[44][141], DATA[44][123], DATA[44][109], DATA[44][95], DATA[44][81], DATA[44][53], DATA[44][39], DATA[44][25], DATA[44][11], DATA[44][246], DATA[44][232], DATA[44][218], DATA[44][204], DATA[44][176], DATA[44][162], DATA[44][148], DATA[44][134], DATA[44][116], DATA[44][102], DATA[44][88], DATA[44][74], DATA[44][46], DATA[44][32], DATA[44][18], DATA[44][4], DATA[47][254], DATA[47][240], DATA[47][226], DATA[47][212], DATA[47][184], DATA[47][170], DATA[47][156], DATA[47][142], DATA[47][124], DATA[47][110], DATA[47][96], DATA[47][82], DATA[47][54], DATA[47][40], DATA[47][26], DATA[47][12], DATA[47][247], DATA[47][233], DATA[47][219], DATA[47][205], DATA[47][177], DATA[47][163], DATA[47][149], DATA[47][135], DATA[47][117], DATA[47][103], DATA[47][89], DATA[47][75], DATA[47][47], DATA[47][33], DATA[47][19], DATA[47][5], DATA[46][254], DATA[46][240], DATA[46][226], DATA[46][212], DATA[46][184], DATA[46][170], DATA[46][156], DATA[46][142], DATA[46][124], DATA[46][110], DATA[46][96], DATA[46][82], DATA[46][54], DATA[46][40], DATA[46][26], DATA[46][12], DATA[46][247], DATA[46][233], DATA[46][219], DATA[46][205], DATA[46][177], DATA[46][163], DATA[46][149], DATA[46][135], DATA[46][117], DATA[46][103], DATA[46][89], DATA[46][75], DATA[46][47], DATA[46][33], DATA[46][19], DATA[46][5], DATA[45][254], DATA[45][240], DATA[45][226], DATA[45][212], DATA[45][184], DATA[45][170], DATA[45][156], DATA[45][142], DATA[45][124], DATA[45][110], DATA[45][96], DATA[45][82], DATA[45][54], DATA[45][40], DATA[45][26], DATA[45][12], DATA[45][247], DATA[45][233], DATA[45][219], DATA[45][205], DATA[45][177], DATA[45][163], DATA[45][149], DATA[45][135], DATA[45][117], DATA[45][103], DATA[45][89], DATA[45][75], DATA[45][47], DATA[45][33], DATA[45][19], DATA[45][5], DATA[44][254], DATA[44][240], DATA[44][226], DATA[44][212], DATA[44][184], DATA[44][170], DATA[44][156], DATA[44][142], DATA[44][124], DATA[44][110], DATA[44][96], DATA[44][82], DATA[44][54], DATA[44][40], DATA[44][26], DATA[44][12], DATA[44][247], DATA[44][233], DATA[44][219], DATA[44][205], DATA[44][177], DATA[44][163], DATA[44][149], DATA[44][135], DATA[44][117], DATA[44][103], DATA[44][89], DATA[44][75], DATA[44][47], DATA[44][33], DATA[44][19], DATA[44][5], DATA[47][255], DATA[47][241], DATA[47][227], DATA[47][213], DATA[47][185], DATA[47][171], DATA[47][157], DATA[47][143], DATA[47][125], DATA[47][111], DATA[47][97], DATA[47][83], DATA[47][55], DATA[47][41], DATA[47][27], DATA[47][13], DATA[47][248], DATA[47][234], DATA[47][220], DATA[47][206], DATA[47][178], DATA[47][164], DATA[47][150], DATA[47][136], DATA[47][118], DATA[47][104], DATA[47][90], DATA[47][76], DATA[47][48], DATA[47][34], DATA[47][20], DATA[47][6], DATA[46][255], DATA[46][241], DATA[46][227], DATA[46][213], DATA[46][185], DATA[46][171], DATA[46][157], DATA[46][143], DATA[46][125], DATA[46][111], DATA[46][97], DATA[46][83], DATA[46][55], DATA[46][41], DATA[46][27], DATA[46][13], DATA[46][248], DATA[46][234], DATA[46][220], DATA[46][206], DATA[46][178], DATA[46][164], DATA[46][150], DATA[46][136], DATA[46][118], DATA[46][104], DATA[46][90], DATA[46][76], DATA[46][48], DATA[46][34], DATA[46][20], DATA[46][6], DATA[45][255], DATA[45][241], DATA[45][227], DATA[45][213], DATA[45][185], DATA[45][171], DATA[45][157], DATA[45][143], DATA[45][125], DATA[45][111], DATA[45][97], DATA[45][83], DATA[45][55], DATA[45][41], DATA[45][27], DATA[45][13], DATA[45][248], DATA[45][234], DATA[45][220], DATA[45][206], DATA[45][178], DATA[45][164], DATA[45][150], DATA[45][136], DATA[45][118], DATA[45][104], DATA[45][90], DATA[45][76], DATA[45][48], DATA[45][34], DATA[45][20], DATA[45][6], DATA[44][255], DATA[44][241], DATA[44][227], DATA[44][213], DATA[44][185], DATA[44][171], DATA[44][157], DATA[44][143], DATA[44][125], DATA[44][111], DATA[44][97], DATA[44][83], DATA[44][55], DATA[44][41], DATA[44][27], DATA[44][13], DATA[44][248], DATA[44][234], DATA[44][220], DATA[44][206], DATA[44][178], DATA[44][164], DATA[44][150], DATA[44][136], DATA[44][118], DATA[44][104], DATA[44][90], DATA[44][76], DATA[44][48], DATA[44][34], DATA[44][20], DATA[44][6], DATA[43][249], DATA[43][235], DATA[43][221], DATA[43][207], DATA[43][179], DATA[43][165], DATA[43][151], DATA[43][137], DATA[43][119], DATA[43][105], DATA[43][91], DATA[43][77], DATA[43][49], DATA[43][35], DATA[43][21], DATA[43][7], DATA[43][242], DATA[43][228], DATA[43][214], DATA[43][200], DATA[43][172], DATA[43][158], DATA[43][144], DATA[43][130], DATA[43][112], DATA[43][98], DATA[43][84], DATA[43][70], DATA[43][42], DATA[43][28], DATA[43][14], DATA[43][0], DATA[42][249], DATA[42][235], DATA[42][221], DATA[42][207], DATA[42][179], DATA[42][165], DATA[42][151], DATA[42][137], DATA[42][119], DATA[42][105], DATA[42][91], DATA[42][77], DATA[42][49], DATA[42][35], DATA[42][21], DATA[42][7], DATA[42][242], DATA[42][228], DATA[42][214], DATA[42][200], DATA[42][172], DATA[42][158], DATA[42][144], DATA[42][130], DATA[42][112], DATA[42][98], DATA[42][84], DATA[42][70], DATA[42][42], DATA[42][28], DATA[42][14], DATA[42][0], DATA[41][249], DATA[41][235], DATA[41][221], DATA[41][207], DATA[41][179], DATA[41][165], DATA[41][151], DATA[41][137], DATA[41][119], DATA[41][105], DATA[41][91], DATA[41][77], DATA[41][49], DATA[41][35], DATA[41][21], DATA[41][7], DATA[41][242], DATA[41][228], DATA[41][214], DATA[41][200], DATA[41][172], DATA[41][158], DATA[41][144], DATA[41][130], DATA[41][112], DATA[41][98], DATA[41][84], DATA[41][70], DATA[41][42], DATA[41][28], DATA[41][14], DATA[41][0], DATA[40][249], DATA[40][235], DATA[40][221], DATA[40][207], DATA[40][179], DATA[40][165], DATA[40][151], DATA[40][137], DATA[40][119], DATA[40][105], DATA[40][91], DATA[40][77], DATA[40][49], DATA[40][35], DATA[40][21], DATA[40][7], DATA[40][242], DATA[40][228], DATA[40][214], DATA[40][200], DATA[40][172], DATA[40][158], DATA[40][144], DATA[40][130], DATA[40][112], DATA[40][98], DATA[40][84], DATA[40][70], DATA[40][42], DATA[40][28], DATA[40][14], DATA[40][0], DATA[43][250], DATA[43][236], DATA[43][222], DATA[43][208], DATA[43][180], DATA[43][166], DATA[43][152], DATA[43][138], DATA[43][120], DATA[43][106], DATA[43][92], DATA[43][78], DATA[43][50], DATA[43][36], DATA[43][22], DATA[43][8], DATA[43][243], DATA[43][229], DATA[43][215], DATA[43][201], DATA[43][173], DATA[43][159], DATA[43][145], DATA[43][131], DATA[43][113], DATA[43][99], DATA[43][85], DATA[43][71], DATA[43][43], DATA[43][29], DATA[43][15], DATA[43][1], DATA[42][250], DATA[42][236], DATA[42][222], DATA[42][208], DATA[42][180], DATA[42][166], DATA[42][152], DATA[42][138], DATA[42][120], DATA[42][106], DATA[42][92], DATA[42][78], DATA[42][50], DATA[42][36], DATA[42][22], DATA[42][8], DATA[42][243], DATA[42][229], DATA[42][215], DATA[42][201], DATA[42][173], DATA[42][159], DATA[42][145], DATA[42][131], DATA[42][113], DATA[42][99], DATA[42][85], DATA[42][71], DATA[42][43], DATA[42][29], DATA[42][15], DATA[42][1], DATA[41][250], DATA[41][236], DATA[41][222], DATA[41][208], DATA[41][180], DATA[41][166], DATA[41][152], DATA[41][138], DATA[41][120], DATA[41][106], DATA[41][92], DATA[41][78], DATA[41][50], DATA[41][36], DATA[41][22], DATA[41][8], DATA[41][243], DATA[41][229], DATA[41][215], DATA[41][201], DATA[41][173], DATA[41][159], DATA[41][145], DATA[41][131], DATA[41][113], DATA[41][99], DATA[41][85], DATA[41][71], DATA[41][43], DATA[41][29], DATA[41][15], DATA[41][1], DATA[40][250], DATA[40][236], DATA[40][222], DATA[40][208], DATA[40][180], DATA[40][166], DATA[40][152], DATA[40][138], DATA[40][120], DATA[40][106], DATA[40][92], DATA[40][78], DATA[40][50], DATA[40][36], DATA[40][22], DATA[40][8], DATA[40][243], DATA[40][229], DATA[40][215], DATA[40][201], DATA[40][173], DATA[40][159], DATA[40][145], DATA[40][131], DATA[40][113], DATA[40][99], DATA[40][85], DATA[40][71], DATA[40][43], DATA[40][29], DATA[40][15], DATA[40][1], DATA[43][251], DATA[43][237], DATA[43][223], DATA[43][209], DATA[43][181], DATA[43][167], DATA[43][153], DATA[43][139], DATA[43][121], DATA[43][107], DATA[43][93], DATA[43][79], DATA[43][51], DATA[43][37], DATA[43][23], DATA[43][9], DATA[43][244], DATA[43][230], DATA[43][216], DATA[43][202], DATA[43][174], DATA[43][160], DATA[43][146], DATA[43][132], DATA[43][114], DATA[43][100], DATA[43][86], DATA[43][72], DATA[43][44], DATA[43][30], DATA[43][16], DATA[43][2], DATA[42][251], DATA[42][237], DATA[42][223], DATA[42][209], DATA[42][181], DATA[42][167], DATA[42][153], DATA[42][139], DATA[42][121], DATA[42][107], DATA[42][93], DATA[42][79], DATA[42][51], DATA[42][37], DATA[42][23], DATA[42][9], DATA[42][244], DATA[42][230], DATA[42][216], DATA[42][202], DATA[42][174], DATA[42][160], DATA[42][146], DATA[42][132], DATA[42][114], DATA[42][100], DATA[42][86], DATA[42][72], DATA[42][44], DATA[42][30], DATA[42][16], DATA[42][2], DATA[41][251], DATA[41][237], DATA[41][223], DATA[41][209], DATA[41][181], DATA[41][167], DATA[41][153], DATA[41][139], DATA[41][121], DATA[41][107], DATA[41][93], DATA[41][79], DATA[41][51], DATA[41][37], DATA[41][23], DATA[41][9], DATA[41][244], DATA[41][230], DATA[41][216], DATA[41][202], DATA[41][174], DATA[41][160], DATA[41][146], DATA[41][132], DATA[41][114], DATA[41][100], DATA[41][86], DATA[41][72], DATA[41][44], DATA[41][30], DATA[41][16], DATA[41][2], DATA[40][251], DATA[40][237], DATA[40][223], DATA[40][209], DATA[40][181], DATA[40][167], DATA[40][153], DATA[40][139], DATA[40][121], DATA[40][107], DATA[40][93], DATA[40][79], DATA[40][51], DATA[40][37], DATA[40][23], DATA[40][9], DATA[40][244], DATA[40][230], DATA[40][216], DATA[40][202], DATA[40][174], DATA[40][160], DATA[40][146], DATA[40][132], DATA[40][114], DATA[40][100], DATA[40][86], DATA[40][72], DATA[40][44], DATA[40][30], DATA[40][16], DATA[40][2], DATA[43][252], DATA[43][238], DATA[43][224], DATA[43][210], DATA[43][182], DATA[43][168], DATA[43][154], DATA[43][140], DATA[43][122], DATA[43][108], DATA[43][94], DATA[43][80], DATA[43][52], DATA[43][38], DATA[43][24], DATA[43][10], DATA[43][245], DATA[43][231], DATA[43][217], DATA[43][203], DATA[43][175], DATA[43][161], DATA[43][147], DATA[43][133], DATA[43][115], DATA[43][101], DATA[43][87], DATA[43][73], DATA[43][45], DATA[43][31], DATA[43][17], DATA[43][3], DATA[42][252], DATA[42][238], DATA[42][224], DATA[42][210], DATA[42][182], DATA[42][168], DATA[42][154], DATA[42][140], DATA[42][122], DATA[42][108], DATA[42][94], DATA[42][80], DATA[42][52], DATA[42][38], DATA[42][24], DATA[42][10], DATA[42][245], DATA[42][231], DATA[42][217], DATA[42][203], DATA[42][175], DATA[42][161], DATA[42][147], DATA[42][133], DATA[42][115], DATA[42][101], DATA[42][87], DATA[42][73], DATA[42][45], DATA[42][31], DATA[42][17], DATA[42][3], DATA[41][252], DATA[41][238], DATA[41][224], DATA[41][210], DATA[41][182], DATA[41][168], DATA[41][154], DATA[41][140], DATA[41][122], DATA[41][108], DATA[41][94], DATA[41][80], DATA[41][52], DATA[41][38], DATA[41][24], DATA[41][10], DATA[41][245], DATA[41][231], DATA[41][217], DATA[41][203], DATA[41][175], DATA[41][161], DATA[41][147], DATA[41][133], DATA[41][115], DATA[41][101], DATA[41][87], DATA[41][73], DATA[41][45], DATA[41][31], DATA[41][17], DATA[41][3], DATA[40][252], DATA[40][238], DATA[40][224], DATA[40][210], DATA[40][182], DATA[40][168], DATA[40][154], DATA[40][140], DATA[40][122], DATA[40][108], DATA[40][94], DATA[40][80], DATA[40][52], DATA[40][38], DATA[40][24], DATA[40][10], DATA[40][245], DATA[40][231], DATA[40][217], DATA[40][203], DATA[40][175], DATA[40][161], DATA[40][147], DATA[40][133], DATA[40][115], DATA[40][101], DATA[40][87], DATA[40][73], DATA[40][45], DATA[40][31], DATA[40][17], DATA[40][3], DATA[43][253], DATA[43][239], DATA[43][225], DATA[43][211], DATA[43][183], DATA[43][169], DATA[43][155], DATA[43][141], DATA[43][123], DATA[43][109], DATA[43][95], DATA[43][81], DATA[43][53], DATA[43][39], DATA[43][25], DATA[43][11], DATA[43][246], DATA[43][232], DATA[43][218], DATA[43][204], DATA[43][176], DATA[43][162], DATA[43][148], DATA[43][134], DATA[43][116], DATA[43][102], DATA[43][88], DATA[43][74], DATA[43][46], DATA[43][32], DATA[43][18], DATA[43][4], DATA[42][253], DATA[42][239], DATA[42][225], DATA[42][211], DATA[42][183], DATA[42][169], DATA[42][155], DATA[42][141], DATA[42][123], DATA[42][109], DATA[42][95], DATA[42][81], DATA[42][53], DATA[42][39], DATA[42][25], DATA[42][11], DATA[42][246], DATA[42][232], DATA[42][218], DATA[42][204], DATA[42][176], DATA[42][162], DATA[42][148], DATA[42][134], DATA[42][116], DATA[42][102], DATA[42][88], DATA[42][74], DATA[42][46], DATA[42][32], DATA[42][18], DATA[42][4], DATA[41][253], DATA[41][239], DATA[41][225], DATA[41][211], DATA[41][183], DATA[41][169], DATA[41][155], DATA[41][141], DATA[41][123], DATA[41][109], DATA[41][95], DATA[41][81], DATA[41][53], DATA[41][39], DATA[41][25], DATA[41][11], DATA[41][246], DATA[41][232], DATA[41][218], DATA[41][204], DATA[41][176], DATA[41][162], DATA[41][148], DATA[41][134], DATA[41][116], DATA[41][102], DATA[41][88], DATA[41][74], DATA[41][46], DATA[41][32], DATA[41][18], DATA[41][4], DATA[40][253], DATA[40][239], DATA[40][225], DATA[40][211], DATA[40][183], DATA[40][169], DATA[40][155], DATA[40][141], DATA[40][123], DATA[40][109], DATA[40][95], DATA[40][81], DATA[40][53], DATA[40][39], DATA[40][25], DATA[40][11], DATA[40][246], DATA[40][232], DATA[40][218], DATA[40][204], DATA[40][176], DATA[40][162], DATA[40][148], DATA[40][134], DATA[40][116], DATA[40][102], DATA[40][88], DATA[40][74], DATA[40][46], DATA[40][32], DATA[40][18], DATA[40][4], DATA[43][254], DATA[43][240], DATA[43][226], DATA[43][212], DATA[43][184], DATA[43][170], DATA[43][156], DATA[43][142], DATA[43][124], DATA[43][110], DATA[43][96], DATA[43][82], DATA[43][54], DATA[43][40], DATA[43][26], DATA[43][12], DATA[43][247], DATA[43][233], DATA[43][219], DATA[43][205], DATA[43][177], DATA[43][163], DATA[43][149], DATA[43][135], DATA[43][117], DATA[43][103], DATA[43][89], DATA[43][75], DATA[43][47], DATA[43][33], DATA[43][19], DATA[43][5], DATA[42][254], DATA[42][240], DATA[42][226], DATA[42][212], DATA[42][184], DATA[42][170], DATA[42][156], DATA[42][142], DATA[42][124], DATA[42][110], DATA[42][96], DATA[42][82], DATA[42][54], DATA[42][40], DATA[42][26], DATA[42][12], DATA[42][247], DATA[42][233], DATA[42][219], DATA[42][205], DATA[42][177], DATA[42][163], DATA[42][149], DATA[42][135], DATA[42][117], DATA[42][103], DATA[42][89], DATA[42][75], DATA[42][47], DATA[42][33], DATA[42][19], DATA[42][5], DATA[41][254], DATA[41][240], DATA[41][226], DATA[41][212], DATA[41][184], DATA[41][170], DATA[41][156], DATA[41][142], DATA[41][124], DATA[41][110], DATA[41][96], DATA[41][82], DATA[41][54], DATA[41][40], DATA[41][26], DATA[41][12], DATA[41][247], DATA[41][233], DATA[41][219], DATA[41][205], DATA[41][177], DATA[41][163], DATA[41][149], DATA[41][135], DATA[41][117], DATA[41][103], DATA[41][89], DATA[41][75], DATA[41][47], DATA[41][33], DATA[41][19], DATA[41][5], DATA[40][254], DATA[40][240], DATA[40][226], DATA[40][212], DATA[40][184], DATA[40][170], DATA[40][156], DATA[40][142], DATA[40][124], DATA[40][110], DATA[40][96], DATA[40][82], DATA[40][54], DATA[40][40], DATA[40][26], DATA[40][12], DATA[40][247], DATA[40][233], DATA[40][219], DATA[40][205], DATA[40][177], DATA[40][163], DATA[40][149], DATA[40][135], DATA[40][117], DATA[40][103], DATA[40][89], DATA[40][75], DATA[40][47], DATA[40][33], DATA[40][19], DATA[40][5], DATA[43][255], DATA[43][241], DATA[43][227], DATA[43][213], DATA[43][185], DATA[43][171], DATA[43][157], DATA[43][143], DATA[43][125], DATA[43][111], DATA[43][97], DATA[43][83], DATA[43][55], DATA[43][41], DATA[43][27], DATA[43][13], DATA[43][248], DATA[43][234], DATA[43][220], DATA[43][206], DATA[43][178], DATA[43][164], DATA[43][150], DATA[43][136], DATA[43][118], DATA[43][104], DATA[43][90], DATA[43][76], DATA[43][48], DATA[43][34], DATA[43][20], DATA[43][6], DATA[42][255], DATA[42][241], DATA[42][227], DATA[42][213], DATA[42][185], DATA[42][171], DATA[42][157], DATA[42][143], DATA[42][125], DATA[42][111], DATA[42][97], DATA[42][83], DATA[42][55], DATA[42][41], DATA[42][27], DATA[42][13], DATA[42][248], DATA[42][234], DATA[42][220], DATA[42][206], DATA[42][178], DATA[42][164], DATA[42][150], DATA[42][136], DATA[42][118], DATA[42][104], DATA[42][90], DATA[42][76], DATA[42][48], DATA[42][34], DATA[42][20], DATA[42][6], DATA[41][255], DATA[41][241], DATA[41][227], DATA[41][213], DATA[41][185], DATA[41][171], DATA[41][157], DATA[41][143], DATA[41][125], DATA[41][111], DATA[41][97], DATA[41][83], DATA[41][55], DATA[41][41], DATA[41][27], DATA[41][13], DATA[41][248], DATA[41][234], DATA[41][220], DATA[41][206], DATA[41][178], DATA[41][164], DATA[41][150], DATA[41][136], DATA[41][118], DATA[41][104], DATA[41][90], DATA[41][76], DATA[41][48], DATA[41][34], DATA[41][20], DATA[41][6], DATA[40][255], DATA[40][241], DATA[40][227], DATA[40][213], DATA[40][185], DATA[40][171], DATA[40][157], DATA[40][143], DATA[40][125], DATA[40][111], DATA[40][97], DATA[40][83], DATA[40][55], DATA[40][41], DATA[40][27], DATA[40][13], DATA[40][248], DATA[40][234], DATA[40][220], DATA[40][206], DATA[40][178], DATA[40][164], DATA[40][150], DATA[40][136], DATA[40][118], DATA[40][104], DATA[40][90], DATA[40][76], DATA[40][48], DATA[40][34], DATA[40][20], DATA[40][6], DATA[39][249], DATA[39][235], DATA[39][221], DATA[39][207], DATA[39][179], DATA[39][165], DATA[39][151], DATA[39][137], DATA[39][119], DATA[39][105], DATA[39][91], DATA[39][77], DATA[39][49], DATA[39][35], DATA[39][21], DATA[39][7], DATA[39][242], DATA[39][228], DATA[39][214], DATA[39][200], DATA[39][172], DATA[39][158], DATA[39][144], DATA[39][130], DATA[39][112], DATA[39][98], DATA[39][84], DATA[39][70], DATA[39][42], DATA[39][28], DATA[39][14], DATA[39][0], DATA[38][249], DATA[38][235], DATA[38][221], DATA[38][207], DATA[38][179], DATA[38][165], DATA[38][151], DATA[38][137], DATA[38][119], DATA[38][105], DATA[38][91], DATA[38][77], DATA[38][49], DATA[38][35], DATA[38][21], DATA[38][7], DATA[38][242], DATA[38][228], DATA[38][214], DATA[38][200], DATA[38][172], DATA[38][158], DATA[38][144], DATA[38][130], DATA[38][112], DATA[38][98], DATA[38][84], DATA[38][70], DATA[38][42], DATA[38][28], DATA[38][14], DATA[38][0], DATA[37][249], DATA[37][235], DATA[37][221], DATA[37][207], DATA[37][179], DATA[37][165], DATA[37][151], DATA[37][137], DATA[37][119], DATA[37][105], DATA[37][91], DATA[37][77], DATA[37][49], DATA[37][35], DATA[37][21], DATA[37][7], DATA[37][242], DATA[37][228], DATA[37][214], DATA[37][200], DATA[37][172], DATA[37][158], DATA[37][144], DATA[37][130], DATA[37][112], DATA[37][98], DATA[37][84], DATA[37][70], DATA[37][42], DATA[37][28], DATA[37][14], DATA[37][0], DATA[36][249], DATA[36][235], DATA[36][221], DATA[36][207], DATA[36][179], DATA[36][165], DATA[36][151], DATA[36][137], DATA[36][119], DATA[36][105], DATA[36][91], DATA[36][77], DATA[36][49], DATA[36][35], DATA[36][21], DATA[36][7], DATA[36][242], DATA[36][228], DATA[36][214], DATA[36][200], DATA[36][172], DATA[36][158], DATA[36][144], DATA[36][130], DATA[36][112], DATA[36][98], DATA[36][84], DATA[36][70], DATA[36][42], DATA[36][28], DATA[36][14], DATA[36][0], DATA[39][250], DATA[39][236], DATA[39][222], DATA[39][208], DATA[39][180], DATA[39][166], DATA[39][152], DATA[39][138], DATA[39][120], DATA[39][106], DATA[39][92], DATA[39][78], DATA[39][50], DATA[39][36], DATA[39][22], DATA[39][8], DATA[39][243], DATA[39][229], DATA[39][215], DATA[39][201], DATA[39][173], DATA[39][159], DATA[39][145], DATA[39][131], DATA[39][113], DATA[39][99], DATA[39][85], DATA[39][71], DATA[39][43], DATA[39][29], DATA[39][15], DATA[39][1], DATA[38][250], DATA[38][236], DATA[38][222], DATA[38][208], DATA[38][180], DATA[38][166], DATA[38][152], DATA[38][138], DATA[38][120], DATA[38][106], DATA[38][92], DATA[38][78], DATA[38][50], DATA[38][36], DATA[38][22], DATA[38][8], DATA[38][243], DATA[38][229], DATA[38][215], DATA[38][201], DATA[38][173], DATA[38][159], DATA[38][145], DATA[38][131], DATA[38][113], DATA[38][99], DATA[38][85], DATA[38][71], DATA[38][43], DATA[38][29], DATA[38][15], DATA[38][1], DATA[37][250], DATA[37][236], DATA[37][222], DATA[37][208], DATA[37][180], DATA[37][166], DATA[37][152], DATA[37][138], DATA[37][120], DATA[37][106], DATA[37][92], DATA[37][78], DATA[37][50], DATA[37][36], DATA[37][22], DATA[37][8], DATA[37][243], DATA[37][229], DATA[37][215], DATA[37][201], DATA[37][173], DATA[37][159], DATA[37][145], DATA[37][131], DATA[37][113], DATA[37][99], DATA[37][85], DATA[37][71], DATA[37][43], DATA[37][29], DATA[37][15], DATA[37][1], DATA[36][250], DATA[36][236], DATA[36][222], DATA[36][208], DATA[36][180], DATA[36][166], DATA[36][152], DATA[36][138], DATA[36][120], DATA[36][106], DATA[36][92], DATA[36][78], DATA[36][50], DATA[36][36], DATA[36][22], DATA[36][8], DATA[36][243], DATA[36][229], DATA[36][215], DATA[36][201], DATA[36][173], DATA[36][159], DATA[36][145], DATA[36][131], DATA[36][113], DATA[36][99], DATA[36][85], DATA[36][71], DATA[36][43], DATA[36][29], DATA[36][15], DATA[36][1], DATA[39][251], DATA[39][237], DATA[39][223], DATA[39][209], DATA[39][181], DATA[39][167], DATA[39][153], DATA[39][139], DATA[39][121], DATA[39][107], DATA[39][93], DATA[39][79], DATA[39][51], DATA[39][37], DATA[39][23], DATA[39][9], DATA[39][244], DATA[39][230], DATA[39][216], DATA[39][202], DATA[39][174], DATA[39][160], DATA[39][146], DATA[39][132], DATA[39][114], DATA[39][100], DATA[39][86], DATA[39][72], DATA[39][44], DATA[39][30], DATA[39][16], DATA[39][2], DATA[38][251], DATA[38][237], DATA[38][223], DATA[38][209], DATA[38][181], DATA[38][167], DATA[38][153], DATA[38][139], DATA[38][121], DATA[38][107], DATA[38][93], DATA[38][79], DATA[38][51], DATA[38][37], DATA[38][23], DATA[38][9], DATA[38][244], DATA[38][230], DATA[38][216], DATA[38][202], DATA[38][174], DATA[38][160], DATA[38][146], DATA[38][132], DATA[38][114], DATA[38][100], DATA[38][86], DATA[38][72], DATA[38][44], DATA[38][30], DATA[38][16], DATA[38][2], DATA[37][251], DATA[37][237], DATA[37][223], DATA[37][209], DATA[37][181], DATA[37][167], DATA[37][153], DATA[37][139], DATA[37][121], DATA[37][107], DATA[37][93], DATA[37][79], DATA[37][51], DATA[37][37], DATA[37][23], DATA[37][9], DATA[37][244], DATA[37][230], DATA[37][216], DATA[37][202], DATA[37][174], DATA[37][160], DATA[37][146], DATA[37][132], DATA[37][114], DATA[37][100], DATA[37][86], DATA[37][72], DATA[37][44], DATA[37][30], DATA[37][16], DATA[37][2], DATA[36][251], DATA[36][237], DATA[36][223], DATA[36][209], DATA[36][181], DATA[36][167], DATA[36][153], DATA[36][139], DATA[36][121], DATA[36][107], DATA[36][93], DATA[36][79], DATA[36][51], DATA[36][37], DATA[36][23], DATA[36][9], DATA[36][244], DATA[36][230], DATA[36][216], DATA[36][202], DATA[36][174], DATA[36][160], DATA[36][146], DATA[36][132], DATA[36][114], DATA[36][100], DATA[36][86], DATA[36][72], DATA[36][44], DATA[36][30], DATA[36][16], DATA[36][2], DATA[39][252], DATA[39][238], DATA[39][224], DATA[39][210], DATA[39][182], DATA[39][168], DATA[39][154], DATA[39][140], DATA[39][122], DATA[39][108], DATA[39][94], DATA[39][80], DATA[39][52], DATA[39][38], DATA[39][24], DATA[39][10], DATA[39][245], DATA[39][231], DATA[39][217], DATA[39][203], DATA[39][175], DATA[39][161], DATA[39][147], DATA[39][133], DATA[39][115], DATA[39][101], DATA[39][87], DATA[39][73], DATA[39][45], DATA[39][31], DATA[39][17], DATA[39][3], DATA[38][252], DATA[38][238], DATA[38][224], DATA[38][210], DATA[38][182], DATA[38][168], DATA[38][154], DATA[38][140], DATA[38][122], DATA[38][108], DATA[38][94], DATA[38][80], DATA[38][52], DATA[38][38], DATA[38][24], DATA[38][10], DATA[38][245], DATA[38][231], DATA[38][217], DATA[38][203], DATA[38][175], DATA[38][161], DATA[38][147], DATA[38][133], DATA[38][115], DATA[38][101], DATA[38][87], DATA[38][73], DATA[38][45], DATA[38][31], DATA[38][17], DATA[38][3], DATA[37][252], DATA[37][238], DATA[37][224], DATA[37][210], DATA[37][182], DATA[37][168], DATA[37][154], DATA[37][140], DATA[37][122], DATA[37][108], DATA[37][94], DATA[37][80], DATA[37][52], DATA[37][38], DATA[37][24], DATA[37][10], DATA[37][245], DATA[37][231], DATA[37][217], DATA[37][203], DATA[37][175], DATA[37][161], DATA[37][147], DATA[37][133], DATA[37][115], DATA[37][101], DATA[37][87], DATA[37][73], DATA[37][45], DATA[37][31], DATA[37][17], DATA[37][3], DATA[36][252], DATA[36][238], DATA[36][224], DATA[36][210], DATA[36][182], DATA[36][168], DATA[36][154], DATA[36][140], DATA[36][122], DATA[36][108], DATA[36][94], DATA[36][80], DATA[36][52], DATA[36][38], DATA[36][24], DATA[36][10], DATA[36][245], DATA[36][231], DATA[36][217], DATA[36][203], DATA[36][175], DATA[36][161], DATA[36][147], DATA[36][133], DATA[36][115], DATA[36][101], DATA[36][87], DATA[36][73], DATA[36][45], DATA[36][31], DATA[36][17], DATA[36][3], DATA[39][253], DATA[39][239], DATA[39][225], DATA[39][211], DATA[39][183], DATA[39][169], DATA[39][155], DATA[39][141], DATA[39][123], DATA[39][109], DATA[39][95], DATA[39][81], DATA[39][53], DATA[39][39], DATA[39][25], DATA[39][11], DATA[39][246], DATA[39][232], DATA[39][218], DATA[39][204], DATA[39][176], DATA[39][162], DATA[39][148], DATA[39][134], DATA[39][116], DATA[39][102], DATA[39][88], DATA[39][74], DATA[39][46], DATA[39][32], DATA[39][18], DATA[39][4], DATA[38][253], DATA[38][239], DATA[38][225], DATA[38][211], DATA[38][183], DATA[38][169], DATA[38][155], DATA[38][141], DATA[38][123], DATA[38][109], DATA[38][95], DATA[38][81], DATA[38][53], DATA[38][39], DATA[38][25], DATA[38][11], DATA[38][246], DATA[38][232], DATA[38][218], DATA[38][204], DATA[38][176], DATA[38][162], DATA[38][148], DATA[38][134], DATA[38][116], DATA[38][102], DATA[38][88], DATA[38][74], DATA[38][46], DATA[38][32], DATA[38][18], DATA[38][4], DATA[37][253], DATA[37][239], DATA[37][225], DATA[37][211], DATA[37][183], DATA[37][169], DATA[37][155], DATA[37][141], DATA[37][123], DATA[37][109], DATA[37][95], DATA[37][81], DATA[37][53], DATA[37][39], DATA[37][25], DATA[37][11], DATA[37][246], DATA[37][232], DATA[37][218], DATA[37][204], DATA[37][176], DATA[37][162], DATA[37][148], DATA[37][134], DATA[37][116], DATA[37][102], DATA[37][88], DATA[37][74], DATA[37][46], DATA[37][32], DATA[37][18], DATA[37][4], DATA[36][253], DATA[36][239], DATA[36][225], DATA[36][211], DATA[36][183], DATA[36][169], DATA[36][155], DATA[36][141], DATA[36][123], DATA[36][109], DATA[36][95], DATA[36][81], DATA[36][53], DATA[36][39], DATA[36][25], DATA[36][11], DATA[36][246], DATA[36][232], DATA[36][218], DATA[36][204], DATA[36][176], DATA[36][162], DATA[36][148], DATA[36][134], DATA[36][116], DATA[36][102], DATA[36][88], DATA[36][74], DATA[36][46], DATA[36][32], DATA[36][18], DATA[36][4], DATA[39][254], DATA[39][240], DATA[39][226], DATA[39][212], DATA[39][184], DATA[39][170], DATA[39][156], DATA[39][142], DATA[39][124], DATA[39][110], DATA[39][96], DATA[39][82], DATA[39][54], DATA[39][40], DATA[39][26], DATA[39][12], DATA[39][247], DATA[39][233], DATA[39][219], DATA[39][205], DATA[39][177], DATA[39][163], DATA[39][149], DATA[39][135], DATA[39][117], DATA[39][103], DATA[39][89], DATA[39][75], DATA[39][47], DATA[39][33], DATA[39][19], DATA[39][5], DATA[38][254], DATA[38][240], DATA[38][226], DATA[38][212], DATA[38][184], DATA[38][170], DATA[38][156], DATA[38][142], DATA[38][124], DATA[38][110], DATA[38][96], DATA[38][82], DATA[38][54], DATA[38][40], DATA[38][26], DATA[38][12], DATA[38][247], DATA[38][233], DATA[38][219], DATA[38][205], DATA[38][177], DATA[38][163], DATA[38][149], DATA[38][135], DATA[38][117], DATA[38][103], DATA[38][89], DATA[38][75], DATA[38][47], DATA[38][33], DATA[38][19], DATA[38][5], DATA[37][254], DATA[37][240], DATA[37][226], DATA[37][212], DATA[37][184], DATA[37][170], DATA[37][156], DATA[37][142], DATA[37][124], DATA[37][110], DATA[37][96], DATA[37][82], DATA[37][54], DATA[37][40], DATA[37][26], DATA[37][12], DATA[37][247], DATA[37][233], DATA[37][219], DATA[37][205], DATA[37][177], DATA[37][163], DATA[37][149], DATA[37][135], DATA[37][117], DATA[37][103], DATA[37][89], DATA[37][75], DATA[37][47], DATA[37][33], DATA[37][19], DATA[37][5], DATA[36][254], DATA[36][240], DATA[36][226], DATA[36][212], DATA[36][184], DATA[36][170], DATA[36][156], DATA[36][142], DATA[36][124], DATA[36][110], DATA[36][96], DATA[36][82], DATA[36][54], DATA[36][40], DATA[36][26], DATA[36][12], DATA[36][247], DATA[36][233], DATA[36][219], DATA[36][205], DATA[36][177], DATA[36][163], DATA[36][149], DATA[36][135], DATA[36][117], DATA[36][103], DATA[36][89], DATA[36][75], DATA[36][47], DATA[36][33], DATA[36][19], DATA[36][5], DATA[39][255], DATA[39][241], DATA[39][227], DATA[39][213], DATA[39][185], DATA[39][171], DATA[39][157], DATA[39][143], DATA[39][125], DATA[39][111], DATA[39][97], DATA[39][83], DATA[39][55], DATA[39][41], DATA[39][27], DATA[39][13], DATA[39][248], DATA[39][234], DATA[39][220], DATA[39][206], DATA[39][178], DATA[39][164], DATA[39][150], DATA[39][136], DATA[39][118], DATA[39][104], DATA[39][90], DATA[39][76], DATA[39][48], DATA[39][34], DATA[39][20], DATA[39][6], DATA[38][255], DATA[38][241], DATA[38][227], DATA[38][213], DATA[38][185], DATA[38][171], DATA[38][157], DATA[38][143], DATA[38][125], DATA[38][111], DATA[38][97], DATA[38][83], DATA[38][55], DATA[38][41], DATA[38][27], DATA[38][13], DATA[38][248], DATA[38][234], DATA[38][220], DATA[38][206], DATA[38][178], DATA[38][164], DATA[38][150], DATA[38][136], DATA[38][118], DATA[38][104], DATA[38][90], DATA[38][76], DATA[38][48], DATA[38][34], DATA[38][20], DATA[38][6], DATA[37][255], DATA[37][241], DATA[37][227], DATA[37][213], DATA[37][185], DATA[37][171], DATA[37][157], DATA[37][143], DATA[37][125], DATA[37][111], DATA[37][97], DATA[37][83], DATA[37][55], DATA[37][41], DATA[37][27], DATA[37][13], DATA[37][248], DATA[37][234], DATA[37][220], DATA[37][206], DATA[37][178], DATA[37][164], DATA[37][150], DATA[37][136], DATA[37][118], DATA[37][104], DATA[37][90], DATA[37][76], DATA[37][48], DATA[37][34], DATA[37][20], DATA[37][6], DATA[36][255], DATA[36][241], DATA[36][227], DATA[36][213], DATA[36][185], DATA[36][171], DATA[36][157], DATA[36][143], DATA[36][125], DATA[36][111], DATA[36][97], DATA[36][83], DATA[36][55], DATA[36][41], DATA[36][27], DATA[36][13], DATA[36][248], DATA[36][234], DATA[36][220], DATA[36][206], DATA[36][178], DATA[36][164], DATA[36][150], DATA[36][136], DATA[36][118], DATA[36][104], DATA[36][90], DATA[36][76], DATA[36][48], DATA[36][34], DATA[36][20], DATA[36][6], DATA[35][249], DATA[35][235], DATA[35][221], DATA[35][207], DATA[35][179], DATA[35][165], DATA[35][151], DATA[35][137], DATA[35][119], DATA[35][105], DATA[35][91], DATA[35][77], DATA[35][49], DATA[35][35], DATA[35][21], DATA[35][7], DATA[35][242], DATA[35][228], DATA[35][214], DATA[35][200], DATA[35][172], DATA[35][158], DATA[35][144], DATA[35][130], DATA[35][112], DATA[35][98], DATA[35][84], DATA[35][70], DATA[35][42], DATA[35][28], DATA[35][14], DATA[35][0], DATA[34][249], DATA[34][235], DATA[34][221], DATA[34][207], DATA[34][179], DATA[34][165], DATA[34][151], DATA[34][137], DATA[34][119], DATA[34][105], DATA[34][91], DATA[34][77], DATA[34][49], DATA[34][35], DATA[34][21], DATA[34][7], DATA[34][242], DATA[34][228], DATA[34][214], DATA[34][200], DATA[34][172], DATA[34][158], DATA[34][144], DATA[34][130], DATA[34][112], DATA[34][98], DATA[34][84], DATA[34][70], DATA[34][42], DATA[34][28], DATA[34][14], DATA[34][0], DATA[33][249], DATA[33][235], DATA[33][221], DATA[33][207], DATA[33][179], DATA[33][165], DATA[33][151], DATA[33][137], DATA[33][119], DATA[33][105], DATA[33][91], DATA[33][77], DATA[33][49], DATA[33][35], DATA[33][21], DATA[33][7], DATA[33][242], DATA[33][228], DATA[33][214], DATA[33][200], DATA[33][172], DATA[33][158], DATA[33][144], DATA[33][130], DATA[33][112], DATA[33][98], DATA[33][84], DATA[33][70], DATA[33][42], DATA[33][28], DATA[33][14], DATA[33][0], DATA[32][249], DATA[32][235], DATA[32][221], DATA[32][207], DATA[32][179], DATA[32][165], DATA[32][151], DATA[32][137], DATA[32][119], DATA[32][105], DATA[32][91], DATA[32][77], DATA[32][49], DATA[32][35], DATA[32][21], DATA[32][7], DATA[32][242], DATA[32][228], DATA[32][214], DATA[32][200], DATA[32][172], DATA[32][158], DATA[32][144], DATA[32][130], DATA[32][112], DATA[32][98], DATA[32][84], DATA[32][70], DATA[32][42], DATA[32][28], DATA[32][14], DATA[32][0], DATA[35][250], DATA[35][236], DATA[35][222], DATA[35][208], DATA[35][180], DATA[35][166], DATA[35][152], DATA[35][138], DATA[35][120], DATA[35][106], DATA[35][92], DATA[35][78], DATA[35][50], DATA[35][36], DATA[35][22], DATA[35][8], DATA[35][243], DATA[35][229], DATA[35][215], DATA[35][201], DATA[35][173], DATA[35][159], DATA[35][145], DATA[35][131], DATA[35][113], DATA[35][99], DATA[35][85], DATA[35][71], DATA[35][43], DATA[35][29], DATA[35][15], DATA[35][1], DATA[34][250], DATA[34][236], DATA[34][222], DATA[34][208], DATA[34][180], DATA[34][166], DATA[34][152], DATA[34][138], DATA[34][120], DATA[34][106], DATA[34][92], DATA[34][78], DATA[34][50], DATA[34][36], DATA[34][22], DATA[34][8], DATA[34][243], DATA[34][229], DATA[34][215], DATA[34][201], DATA[34][173], DATA[34][159], DATA[34][145], DATA[34][131], DATA[34][113], DATA[34][99], DATA[34][85], DATA[34][71], DATA[34][43], DATA[34][29], DATA[34][15], DATA[34][1], DATA[33][250], DATA[33][236], DATA[33][222], DATA[33][208], DATA[33][180], DATA[33][166], DATA[33][152], DATA[33][138], DATA[33][120], DATA[33][106], DATA[33][92], DATA[33][78], DATA[33][50], DATA[33][36], DATA[33][22], DATA[33][8], DATA[33][243], DATA[33][229], DATA[33][215], DATA[33][201], DATA[33][173], DATA[33][159], DATA[33][145], DATA[33][131], DATA[33][113], DATA[33][99], DATA[33][85], DATA[33][71], DATA[33][43], DATA[33][29], DATA[33][15], DATA[33][1], DATA[32][250], DATA[32][236], DATA[32][222], DATA[32][208], DATA[32][180], DATA[32][166], DATA[32][152], DATA[32][138], DATA[32][120], DATA[32][106], DATA[32][92], DATA[32][78], DATA[32][50], DATA[32][36], DATA[32][22], DATA[32][8], DATA[32][243], DATA[32][229], DATA[32][215], DATA[32][201], DATA[32][173], DATA[32][159], DATA[32][145], DATA[32][131], DATA[32][113], DATA[32][99], DATA[32][85], DATA[32][71], DATA[32][43], DATA[32][29], DATA[32][15], DATA[32][1], DATA[35][251], DATA[35][237], DATA[35][223], DATA[35][209], DATA[35][181], DATA[35][167], DATA[35][153], DATA[35][139], DATA[35][121], DATA[35][107], DATA[35][93], DATA[35][79], DATA[35][51], DATA[35][37], DATA[35][23], DATA[35][9], DATA[35][244], DATA[35][230], DATA[35][216], DATA[35][202], DATA[35][174], DATA[35][160], DATA[35][146], DATA[35][132], DATA[35][114], DATA[35][100], DATA[35][86], DATA[35][72], DATA[35][44], DATA[35][30], DATA[35][16], DATA[35][2], DATA[34][251], DATA[34][237], DATA[34][223], DATA[34][209], DATA[34][181], DATA[34][167], DATA[34][153], DATA[34][139], DATA[34][121], DATA[34][107], DATA[34][93], DATA[34][79], DATA[34][51], DATA[34][37], DATA[34][23], DATA[34][9], DATA[34][244], DATA[34][230], DATA[34][216], DATA[34][202], DATA[34][174], DATA[34][160], DATA[34][146], DATA[34][132], DATA[34][114], DATA[34][100], DATA[34][86], DATA[34][72], DATA[34][44], DATA[34][30], DATA[34][16], DATA[34][2], DATA[33][251], DATA[33][237], DATA[33][223], DATA[33][209], DATA[33][181], DATA[33][167], DATA[33][153], DATA[33][139], DATA[33][121], DATA[33][107], DATA[33][93], DATA[33][79], DATA[33][51], DATA[33][37], DATA[33][23], DATA[33][9], DATA[33][244], DATA[33][230], DATA[33][216], DATA[33][202], DATA[33][174], DATA[33][160], DATA[33][146], DATA[33][132], DATA[33][114], DATA[33][100], DATA[33][86], DATA[33][72], DATA[33][44], DATA[33][30], DATA[33][16], DATA[33][2], DATA[32][251], DATA[32][237], DATA[32][223], DATA[32][209], DATA[32][181], DATA[32][167], DATA[32][153], DATA[32][139], DATA[32][121], DATA[32][107], DATA[32][93], DATA[32][79], DATA[32][51], DATA[32][37], DATA[32][23], DATA[32][9], DATA[32][244], DATA[32][230], DATA[32][216], DATA[32][202], DATA[32][174], DATA[32][160], DATA[32][146], DATA[32][132], DATA[32][114], DATA[32][100], DATA[32][86], DATA[32][72], DATA[32][44], DATA[32][30], DATA[32][16], DATA[32][2], DATA[35][252], DATA[35][238], DATA[35][224], DATA[35][210], DATA[35][182], DATA[35][168], DATA[35][154], DATA[35][140], DATA[35][122], DATA[35][108], DATA[35][94], DATA[35][80], DATA[35][52], DATA[35][38], DATA[35][24], DATA[35][10], DATA[35][245], DATA[35][231], DATA[35][217], DATA[35][203], DATA[35][175], DATA[35][161], DATA[35][147], DATA[35][133], DATA[35][115], DATA[35][101], DATA[35][87], DATA[35][73], DATA[35][45], DATA[35][31], DATA[35][17], DATA[35][3], DATA[34][252], DATA[34][238], DATA[34][224], DATA[34][210], DATA[34][182], DATA[34][168], DATA[34][154], DATA[34][140], DATA[34][122], DATA[34][108], DATA[34][94], DATA[34][80], DATA[34][52], DATA[34][38], DATA[34][24], DATA[34][10], DATA[34][245], DATA[34][231], DATA[34][217], DATA[34][203], DATA[34][175], DATA[34][161], DATA[34][147], DATA[34][133], DATA[34][115], DATA[34][101], DATA[34][87], DATA[34][73], DATA[34][45], DATA[34][31], DATA[34][17], DATA[34][3], DATA[33][252], DATA[33][238], DATA[33][224], DATA[33][210], DATA[33][182], DATA[33][168], DATA[33][154], DATA[33][140], DATA[33][122], DATA[33][108], DATA[33][94], DATA[33][80], DATA[33][52], DATA[33][38], DATA[33][24], DATA[33][10], DATA[33][245], DATA[33][231], DATA[33][217], DATA[33][203], DATA[33][175], DATA[33][161], DATA[33][147], DATA[33][133], DATA[33][115], DATA[33][101], DATA[33][87], DATA[33][73], DATA[33][45], DATA[33][31], DATA[33][17], DATA[33][3], DATA[32][252], DATA[32][238], DATA[32][224], DATA[32][210], DATA[32][182], DATA[32][168], DATA[32][154], DATA[32][140], DATA[32][122], DATA[32][108], DATA[32][94], DATA[32][80], DATA[32][52], DATA[32][38], DATA[32][24], DATA[32][10], DATA[32][245], DATA[32][231], DATA[32][217], DATA[32][203], DATA[32][175], DATA[32][161], DATA[32][147], DATA[32][133], DATA[32][115], DATA[32][101], DATA[32][87], DATA[32][73], DATA[32][45], DATA[32][31], DATA[32][17], DATA[32][3], DATA[35][253], DATA[35][239], DATA[35][225], DATA[35][211], DATA[35][183], DATA[35][169], DATA[35][155], DATA[35][141], DATA[35][123], DATA[35][109], DATA[35][95], DATA[35][81], DATA[35][53], DATA[35][39], DATA[35][25], DATA[35][11], DATA[35][246], DATA[35][232], DATA[35][218], DATA[35][204], DATA[35][176], DATA[35][162], DATA[35][148], DATA[35][134], DATA[35][116], DATA[35][102], DATA[35][88], DATA[35][74], DATA[35][46], DATA[35][32], DATA[35][18], DATA[35][4], DATA[34][253], DATA[34][239], DATA[34][225], DATA[34][211], DATA[34][183], DATA[34][169], DATA[34][155], DATA[34][141], DATA[34][123], DATA[34][109], DATA[34][95], DATA[34][81], DATA[34][53], DATA[34][39], DATA[34][25], DATA[34][11], DATA[34][246], DATA[34][232], DATA[34][218], DATA[34][204], DATA[34][176], DATA[34][162], DATA[34][148], DATA[34][134], DATA[34][116], DATA[34][102], DATA[34][88], DATA[34][74], DATA[34][46], DATA[34][32], DATA[34][18], DATA[34][4], DATA[33][253], DATA[33][239], DATA[33][225], DATA[33][211], DATA[33][183], DATA[33][169], DATA[33][155], DATA[33][141], DATA[33][123], DATA[33][109], DATA[33][95], DATA[33][81], DATA[33][53], DATA[33][39], DATA[33][25], DATA[33][11], DATA[33][246], DATA[33][232], DATA[33][218], DATA[33][204], DATA[33][176], DATA[33][162], DATA[33][148], DATA[33][134], DATA[33][116], DATA[33][102], DATA[33][88], DATA[33][74], DATA[33][46], DATA[33][32], DATA[33][18], DATA[33][4], DATA[32][253], DATA[32][239], DATA[32][225], DATA[32][211], DATA[32][183], DATA[32][169], DATA[32][155], DATA[32][141], DATA[32][123], DATA[32][109], DATA[32][95], DATA[32][81], DATA[32][53], DATA[32][39], DATA[32][25], DATA[32][11], DATA[32][246], DATA[32][232], DATA[32][218], DATA[32][204], DATA[32][176], DATA[32][162], DATA[32][148], DATA[32][134], DATA[32][116], DATA[32][102], DATA[32][88], DATA[32][74], DATA[32][46], DATA[32][32], DATA[32][18], DATA[32][4], DATA[35][254], DATA[35][240], DATA[35][226], DATA[35][212], DATA[35][184], DATA[35][170], DATA[35][156], DATA[35][142], DATA[35][124], DATA[35][110], DATA[35][96], DATA[35][82], DATA[35][54], DATA[35][40], DATA[35][26], DATA[35][12], DATA[35][247], DATA[35][233], DATA[35][219], DATA[35][205], DATA[35][177], DATA[35][163], DATA[35][149], DATA[35][135], DATA[35][117], DATA[35][103], DATA[35][89], DATA[35][75], DATA[35][47], DATA[35][33], DATA[35][19], DATA[35][5], DATA[34][254], DATA[34][240], DATA[34][226], DATA[34][212], DATA[34][184], DATA[34][170], DATA[34][156], DATA[34][142], DATA[34][124], DATA[34][110], DATA[34][96], DATA[34][82], DATA[34][54], DATA[34][40], DATA[34][26], DATA[34][12], DATA[34][247], DATA[34][233], DATA[34][219], DATA[34][205], DATA[34][177], DATA[34][163], DATA[34][149], DATA[34][135], DATA[34][117], DATA[34][103], DATA[34][89], DATA[34][75], DATA[34][47], DATA[34][33], DATA[34][19], DATA[34][5], DATA[33][254], DATA[33][240], DATA[33][226], DATA[33][212], DATA[33][184], DATA[33][170], DATA[33][156], DATA[33][142], DATA[33][124], DATA[33][110], DATA[33][96], DATA[33][82], DATA[33][54], DATA[33][40], DATA[33][26], DATA[33][12], DATA[33][247], DATA[33][233], DATA[33][219], DATA[33][205], DATA[33][177], DATA[33][163], DATA[33][149], DATA[33][135], DATA[33][117], DATA[33][103], DATA[33][89], DATA[33][75], DATA[33][47], DATA[33][33], DATA[33][19], DATA[33][5], DATA[32][254], DATA[32][240], DATA[32][226], DATA[32][212], DATA[32][184], DATA[32][170], DATA[32][156], DATA[32][142], DATA[32][124], DATA[32][110], DATA[32][96], DATA[32][82], DATA[32][54], DATA[32][40], DATA[32][26], DATA[32][12], DATA[32][247], DATA[32][233], DATA[32][219], DATA[32][205], DATA[32][177], DATA[32][163], DATA[32][149], DATA[32][135], DATA[32][117], DATA[32][103], DATA[32][89], DATA[32][75], DATA[32][47], DATA[32][33], DATA[32][19], DATA[32][5], DATA[35][255], DATA[35][241], DATA[35][227], DATA[35][213], DATA[35][185], DATA[35][171], DATA[35][157], DATA[35][143], DATA[35][125], DATA[35][111], DATA[35][97], DATA[35][83], DATA[35][55], DATA[35][41], DATA[35][27], DATA[35][13], DATA[35][248], DATA[35][234], DATA[35][220], DATA[35][206], DATA[35][178], DATA[35][164], DATA[35][150], DATA[35][136], DATA[35][118], DATA[35][104], DATA[35][90], DATA[35][76], DATA[35][48], DATA[35][34], DATA[35][20], DATA[35][6], DATA[34][255], DATA[34][241], DATA[34][227], DATA[34][213], DATA[34][185], DATA[34][171], DATA[34][157], DATA[34][143], DATA[34][125], DATA[34][111], DATA[34][97], DATA[34][83], DATA[34][55], DATA[34][41], DATA[34][27], DATA[34][13], DATA[34][248], DATA[34][234], DATA[34][220], DATA[34][206], DATA[34][178], DATA[34][164], DATA[34][150], DATA[34][136], DATA[34][118], DATA[34][104], DATA[34][90], DATA[34][76], DATA[34][48], DATA[34][34], DATA[34][20], DATA[34][6], DATA[33][255], DATA[33][241], DATA[33][227], DATA[33][213], DATA[33][185], DATA[33][171], DATA[33][157], DATA[33][143], DATA[33][125], DATA[33][111], DATA[33][97], DATA[33][83], DATA[33][55], DATA[33][41], DATA[33][27], DATA[33][13], DATA[33][248], DATA[33][234], DATA[33][220], DATA[33][206], DATA[33][178], DATA[33][164], DATA[33][150], DATA[33][136], DATA[33][118], DATA[33][104], DATA[33][90], DATA[33][76], DATA[33][48], DATA[33][34], DATA[33][20], DATA[33][6], DATA[32][255], DATA[32][241], DATA[32][227], DATA[32][213], DATA[32][185], DATA[32][171], DATA[32][157], DATA[32][143], DATA[32][125], DATA[32][111], DATA[32][97], DATA[32][83], DATA[32][55], DATA[32][41], DATA[32][27], DATA[32][13], DATA[32][248], DATA[32][234], DATA[32][220], DATA[32][206], DATA[32][178], DATA[32][164], DATA[32][150], DATA[32][136], DATA[32][118], DATA[32][104], DATA[32][90], DATA[32][76], DATA[32][48], DATA[32][34], DATA[32][20], DATA[32][6], DATA[31][249], DATA[31][235], DATA[31][221], DATA[31][207], DATA[31][179], DATA[31][165], DATA[31][151], DATA[31][137], DATA[31][119], DATA[31][105], DATA[31][91], DATA[31][77], DATA[31][49], DATA[31][35], DATA[31][21], DATA[31][7], DATA[31][242], DATA[31][228], DATA[31][214], DATA[31][200], DATA[31][172], DATA[31][158], DATA[31][144], DATA[31][130], DATA[31][112], DATA[31][98], DATA[31][84], DATA[31][70], DATA[31][42], DATA[31][28], DATA[31][14], DATA[31][0], DATA[30][249], DATA[30][235], DATA[30][221], DATA[30][207], DATA[30][179], DATA[30][165], DATA[30][151], DATA[30][137], DATA[30][119], DATA[30][105], DATA[30][91], DATA[30][77], DATA[30][49], DATA[30][35], DATA[30][21], DATA[30][7], DATA[30][242], DATA[30][228], DATA[30][214], DATA[30][200], DATA[30][172], DATA[30][158], DATA[30][144], DATA[30][130], DATA[30][112], DATA[30][98], DATA[30][84], DATA[30][70], DATA[30][42], DATA[30][28], DATA[30][14], DATA[30][0], DATA[29][249], DATA[29][235], DATA[29][221], DATA[29][207], DATA[29][179], DATA[29][165], DATA[29][151], DATA[29][137], DATA[29][119], DATA[29][105], DATA[29][91], DATA[29][77], DATA[29][49], DATA[29][35], DATA[29][21], DATA[29][7], DATA[29][242], DATA[29][228], DATA[29][214], DATA[29][200], DATA[29][172], DATA[29][158], DATA[29][144], DATA[29][130], DATA[29][112], DATA[29][98], DATA[29][84], DATA[29][70], DATA[29][42], DATA[29][28], DATA[29][14], DATA[29][0], DATA[28][249], DATA[28][235], DATA[28][221], DATA[28][207], DATA[28][179], DATA[28][165], DATA[28][151], DATA[28][137], DATA[28][119], DATA[28][105], DATA[28][91], DATA[28][77], DATA[28][49], DATA[28][35], DATA[28][21], DATA[28][7], DATA[28][242], DATA[28][228], DATA[28][214], DATA[28][200], DATA[28][172], DATA[28][158], DATA[28][144], DATA[28][130], DATA[28][112], DATA[28][98], DATA[28][84], DATA[28][70], DATA[28][42], DATA[28][28], DATA[28][14], DATA[28][0], DATA[31][250], DATA[31][236], DATA[31][222], DATA[31][208], DATA[31][180], DATA[31][166], DATA[31][152], DATA[31][138], DATA[31][120], DATA[31][106], DATA[31][92], DATA[31][78], DATA[31][50], DATA[31][36], DATA[31][22], DATA[31][8], DATA[31][243], DATA[31][229], DATA[31][215], DATA[31][201], DATA[31][173], DATA[31][159], DATA[31][145], DATA[31][131], DATA[31][113], DATA[31][99], DATA[31][85], DATA[31][71], DATA[31][43], DATA[31][29], DATA[31][15], DATA[31][1], DATA[30][250], DATA[30][236], DATA[30][222], DATA[30][208], DATA[30][180], DATA[30][166], DATA[30][152], DATA[30][138], DATA[30][120], DATA[30][106], DATA[30][92], DATA[30][78], DATA[30][50], DATA[30][36], DATA[30][22], DATA[30][8], DATA[30][243], DATA[30][229], DATA[30][215], DATA[30][201], DATA[30][173], DATA[30][159], DATA[30][145], DATA[30][131], DATA[30][113], DATA[30][99], DATA[30][85], DATA[30][71], DATA[30][43], DATA[30][29], DATA[30][15], DATA[30][1], DATA[29][250], DATA[29][236], DATA[29][222], DATA[29][208], DATA[29][180], DATA[29][166], DATA[29][152], DATA[29][138], DATA[29][120], DATA[29][106], DATA[29][92], DATA[29][78], DATA[29][50], DATA[29][36], DATA[29][22], DATA[29][8], DATA[29][243], DATA[29][229], DATA[29][215], DATA[29][201], DATA[29][173], DATA[29][159], DATA[29][145], DATA[29][131], DATA[29][113], DATA[29][99], DATA[29][85], DATA[29][71], DATA[29][43], DATA[29][29], DATA[29][15], DATA[29][1], DATA[28][250], DATA[28][236], DATA[28][222], DATA[28][208], DATA[28][180], DATA[28][166], DATA[28][152], DATA[28][138], DATA[28][120], DATA[28][106], DATA[28][92], DATA[28][78], DATA[28][50], DATA[28][36], DATA[28][22], DATA[28][8], DATA[28][243], DATA[28][229], DATA[28][215], DATA[28][201], DATA[28][173], DATA[28][159], DATA[28][145], DATA[28][131], DATA[28][113], DATA[28][99], DATA[28][85], DATA[28][71], DATA[28][43], DATA[28][29], DATA[28][15], DATA[28][1], DATA[31][251], DATA[31][237], DATA[31][223], DATA[31][209], DATA[31][181], DATA[31][167], DATA[31][153], DATA[31][139], DATA[31][121], DATA[31][107], DATA[31][93], DATA[31][79], DATA[31][51], DATA[31][37], DATA[31][23], DATA[31][9], DATA[31][244], DATA[31][230], DATA[31][216], DATA[31][202], DATA[31][174], DATA[31][160], DATA[31][146], DATA[31][132], DATA[31][114], DATA[31][100], DATA[31][86], DATA[31][72], DATA[31][44], DATA[31][30], DATA[31][16], DATA[31][2], DATA[30][251], DATA[30][237], DATA[30][223], DATA[30][209], DATA[30][181], DATA[30][167], DATA[30][153], DATA[30][139], DATA[30][121], DATA[30][107], DATA[30][93], DATA[30][79], DATA[30][51], DATA[30][37], DATA[30][23], DATA[30][9], DATA[30][244], DATA[30][230], DATA[30][216], DATA[30][202], DATA[30][174], DATA[30][160], DATA[30][146], DATA[30][132], DATA[30][114], DATA[30][100], DATA[30][86], DATA[30][72], DATA[30][44], DATA[30][30], DATA[30][16], DATA[30][2], DATA[29][251], DATA[29][237], DATA[29][223], DATA[29][209], DATA[29][181], DATA[29][167], DATA[29][153], DATA[29][139], DATA[29][121], DATA[29][107], DATA[29][93], DATA[29][79], DATA[29][51], DATA[29][37], DATA[29][23], DATA[29][9], DATA[29][244], DATA[29][230], DATA[29][216], DATA[29][202], DATA[29][174], DATA[29][160], DATA[29][146], DATA[29][132], DATA[29][114], DATA[29][100], DATA[29][86], DATA[29][72], DATA[29][44], DATA[29][30], DATA[29][16], DATA[29][2], DATA[28][251], DATA[28][237], DATA[28][223], DATA[28][209], DATA[28][181], DATA[28][167], DATA[28][153], DATA[28][139], DATA[28][121], DATA[28][107], DATA[28][93], DATA[28][79], DATA[28][51], DATA[28][37], DATA[28][23], DATA[28][9], DATA[28][244], DATA[28][230], DATA[28][216], DATA[28][202], DATA[28][174], DATA[28][160], DATA[28][146], DATA[28][132], DATA[28][114], DATA[28][100], DATA[28][86], DATA[28][72], DATA[28][44], DATA[28][30], DATA[28][16], DATA[28][2], DATA[31][252], DATA[31][238], DATA[31][224], DATA[31][210], DATA[31][182], DATA[31][168], DATA[31][154], DATA[31][140], DATA[31][122], DATA[31][108], DATA[31][94], DATA[31][80], DATA[31][52], DATA[31][38], DATA[31][24], DATA[31][10], DATA[31][245], DATA[31][231], DATA[31][217], DATA[31][203], DATA[31][175], DATA[31][161], DATA[31][147], DATA[31][133], DATA[31][115], DATA[31][101], DATA[31][87], DATA[31][73], DATA[31][45], DATA[31][31], DATA[31][17], DATA[31][3], DATA[30][252], DATA[30][238], DATA[30][224], DATA[30][210], DATA[30][182], DATA[30][168], DATA[30][154], DATA[30][140], DATA[30][122], DATA[30][108], DATA[30][94], DATA[30][80], DATA[30][52], DATA[30][38], DATA[30][24], DATA[30][10], DATA[30][245], DATA[30][231], DATA[30][217], DATA[30][203], DATA[30][175], DATA[30][161], DATA[30][147], DATA[30][133], DATA[30][115], DATA[30][101], DATA[30][87], DATA[30][73], DATA[30][45], DATA[30][31], DATA[30][17], DATA[30][3], DATA[29][252], DATA[29][238], DATA[29][224], DATA[29][210], DATA[29][182], DATA[29][168], DATA[29][154], DATA[29][140], DATA[29][122], DATA[29][108], DATA[29][94], DATA[29][80], DATA[29][52], DATA[29][38], DATA[29][24], DATA[29][10], DATA[29][245], DATA[29][231], DATA[29][217], DATA[29][203], DATA[29][175], DATA[29][161], DATA[29][147], DATA[29][133], DATA[29][115], DATA[29][101], DATA[29][87], DATA[29][73], DATA[29][45], DATA[29][31], DATA[29][17], DATA[29][3], DATA[28][252], DATA[28][238], DATA[28][224], DATA[28][210], DATA[28][182], DATA[28][168], DATA[28][154], DATA[28][140], DATA[28][122], DATA[28][108], DATA[28][94], DATA[28][80], DATA[28][52], DATA[28][38], DATA[28][24], DATA[28][10], DATA[28][245], DATA[28][231], DATA[28][217], DATA[28][203], DATA[28][175], DATA[28][161], DATA[28][147], DATA[28][133], DATA[28][115], DATA[28][101], DATA[28][87], DATA[28][73], DATA[28][45], DATA[28][31], DATA[28][17], DATA[28][3], DATA[31][253], DATA[31][239], DATA[31][225], DATA[31][211], DATA[31][183], DATA[31][169], DATA[31][155], DATA[31][141], DATA[31][123], DATA[31][109], DATA[31][95], DATA[31][81], DATA[31][53], DATA[31][39], DATA[31][25], DATA[31][11], DATA[31][246], DATA[31][232], DATA[31][218], DATA[31][204], DATA[31][176], DATA[31][162], DATA[31][148], DATA[31][134], DATA[31][116], DATA[31][102], DATA[31][88], DATA[31][74], DATA[31][46], DATA[31][32], DATA[31][18], DATA[31][4], DATA[30][253], DATA[30][239], DATA[30][225], DATA[30][211], DATA[30][183], DATA[30][169], DATA[30][155], DATA[30][141], DATA[30][123], DATA[30][109], DATA[30][95], DATA[30][81], DATA[30][53], DATA[30][39], DATA[30][25], DATA[30][11], DATA[30][246], DATA[30][232], DATA[30][218], DATA[30][204], DATA[30][176], DATA[30][162], DATA[30][148], DATA[30][134], DATA[30][116], DATA[30][102], DATA[30][88], DATA[30][74], DATA[30][46], DATA[30][32], DATA[30][18], DATA[30][4], DATA[29][253], DATA[29][239], DATA[29][225], DATA[29][211], DATA[29][183], DATA[29][169], DATA[29][155], DATA[29][141], DATA[29][123], DATA[29][109], DATA[29][95], DATA[29][81], DATA[29][53], DATA[29][39], DATA[29][25], DATA[29][11], DATA[29][246], DATA[29][232], DATA[29][218], DATA[29][204], DATA[29][176], DATA[29][162], DATA[29][148], DATA[29][134], DATA[29][116], DATA[29][102], DATA[29][88], DATA[29][74], DATA[29][46], DATA[29][32], DATA[29][18], DATA[29][4], DATA[28][253], DATA[28][239], DATA[28][225], DATA[28][211], DATA[28][183], DATA[28][169], DATA[28][155], DATA[28][141], DATA[28][123], DATA[28][109], DATA[28][95], DATA[28][81], DATA[28][53], DATA[28][39], DATA[28][25], DATA[28][11], DATA[28][246], DATA[28][232], DATA[28][218], DATA[28][204], DATA[28][176], DATA[28][162], DATA[28][148], DATA[28][134], DATA[28][116], DATA[28][102], DATA[28][88], DATA[28][74], DATA[28][46], DATA[28][32], DATA[28][18], DATA[28][4], DATA[31][254], DATA[31][240], DATA[31][226], DATA[31][212], DATA[31][184], DATA[31][170], DATA[31][156], DATA[31][142], DATA[31][124], DATA[31][110], DATA[31][96], DATA[31][82], DATA[31][54], DATA[31][40], DATA[31][26], DATA[31][12], DATA[31][247], DATA[31][233], DATA[31][219], DATA[31][205], DATA[31][177], DATA[31][163], DATA[31][149], DATA[31][135], DATA[31][117], DATA[31][103], DATA[31][89], DATA[31][75], DATA[31][47], DATA[31][33], DATA[31][19], DATA[31][5], DATA[30][254], DATA[30][240], DATA[30][226], DATA[30][212], DATA[30][184], DATA[30][170], DATA[30][156], DATA[30][142], DATA[30][124], DATA[30][110], DATA[30][96], DATA[30][82], DATA[30][54], DATA[30][40], DATA[30][26], DATA[30][12], DATA[30][247], DATA[30][233], DATA[30][219], DATA[30][205], DATA[30][177], DATA[30][163], DATA[30][149], DATA[30][135], DATA[30][117], DATA[30][103], DATA[30][89], DATA[30][75], DATA[30][47], DATA[30][33], DATA[30][19], DATA[30][5], DATA[29][254], DATA[29][240], DATA[29][226], DATA[29][212], DATA[29][184], DATA[29][170], DATA[29][156], DATA[29][142], DATA[29][124], DATA[29][110], DATA[29][96], DATA[29][82], DATA[29][54], DATA[29][40], DATA[29][26], DATA[29][12], DATA[29][247], DATA[29][233], DATA[29][219], DATA[29][205], DATA[29][177], DATA[29][163], DATA[29][149], DATA[29][135], DATA[29][117], DATA[29][103], DATA[29][89], DATA[29][75], DATA[29][47], DATA[29][33], DATA[29][19], DATA[29][5], DATA[28][254], DATA[28][240], DATA[28][226], DATA[28][212], DATA[28][184], DATA[28][170], DATA[28][156], DATA[28][142], DATA[28][124], DATA[28][110], DATA[28][96], DATA[28][82], DATA[28][54], DATA[28][40], DATA[28][26], DATA[28][12], DATA[28][247], DATA[28][233], DATA[28][219], DATA[28][205], DATA[28][177], DATA[28][163], DATA[28][149], DATA[28][135], DATA[28][117], DATA[28][103], DATA[28][89], DATA[28][75], DATA[28][47], DATA[28][33], DATA[28][19], DATA[28][5], DATA[31][255], DATA[31][241], DATA[31][227], DATA[31][213], DATA[31][185], DATA[31][171], DATA[31][157], DATA[31][143], DATA[31][125], DATA[31][111], DATA[31][97], DATA[31][83], DATA[31][55], DATA[31][41], DATA[31][27], DATA[31][13], DATA[31][248], DATA[31][234], DATA[31][220], DATA[31][206], DATA[31][178], DATA[31][164], DATA[31][150], DATA[31][136], DATA[31][118], DATA[31][104], DATA[31][90], DATA[31][76], DATA[31][48], DATA[31][34], DATA[31][20], DATA[31][6], DATA[30][255], DATA[30][241], DATA[30][227], DATA[30][213], DATA[30][185], DATA[30][171], DATA[30][157], DATA[30][143], DATA[30][125], DATA[30][111], DATA[30][97], DATA[30][83], DATA[30][55], DATA[30][41], DATA[30][27], DATA[30][13], DATA[30][248], DATA[30][234], DATA[30][220], DATA[30][206], DATA[30][178], DATA[30][164], DATA[30][150], DATA[30][136], DATA[30][118], DATA[30][104], DATA[30][90], DATA[30][76], DATA[30][48], DATA[30][34], DATA[30][20], DATA[30][6], DATA[29][255], DATA[29][241], DATA[29][227], DATA[29][213], DATA[29][185], DATA[29][171], DATA[29][157], DATA[29][143], DATA[29][125], DATA[29][111], DATA[29][97], DATA[29][83], DATA[29][55], DATA[29][41], DATA[29][27], DATA[29][13], DATA[29][248], DATA[29][234], DATA[29][220], DATA[29][206], DATA[29][178], DATA[29][164], DATA[29][150], DATA[29][136], DATA[29][118], DATA[29][104], DATA[29][90], DATA[29][76], DATA[29][48], DATA[29][34], DATA[29][20], DATA[29][6], DATA[28][255], DATA[28][241], DATA[28][227], DATA[28][213], DATA[28][185], DATA[28][171], DATA[28][157], DATA[28][143], DATA[28][125], DATA[28][111], DATA[28][97], DATA[28][83], DATA[28][55], DATA[28][41], DATA[28][27], DATA[28][13], DATA[28][248], DATA[28][234], DATA[28][220], DATA[28][206], DATA[28][178], DATA[28][164], DATA[28][150], DATA[28][136], DATA[28][118], DATA[28][104], DATA[28][90], DATA[28][76], DATA[28][48], DATA[28][34], DATA[28][20], DATA[28][6], DATA[27][249], DATA[27][235], DATA[27][221], DATA[27][207], DATA[27][179], DATA[27][165], DATA[27][151], DATA[27][137], DATA[27][119], DATA[27][105], DATA[27][91], DATA[27][77], DATA[27][49], DATA[27][35], DATA[27][21], DATA[27][7], DATA[27][242], DATA[27][228], DATA[27][214], DATA[27][200], DATA[27][172], DATA[27][158], DATA[27][144], DATA[27][130], DATA[27][112], DATA[27][98], DATA[27][84], DATA[27][70], DATA[27][42], DATA[27][28], DATA[27][14], DATA[27][0], DATA[26][249], DATA[26][235], DATA[26][221], DATA[26][207], DATA[26][179], DATA[26][165], DATA[26][151], DATA[26][137], DATA[26][119], DATA[26][105], DATA[26][91], DATA[26][77], DATA[26][49], DATA[26][35], DATA[26][21], DATA[26][7], DATA[26][242], DATA[26][228], DATA[26][214], DATA[26][200], DATA[26][172], DATA[26][158], DATA[26][144], DATA[26][130], DATA[26][112], DATA[26][98], DATA[26][84], DATA[26][70], DATA[26][42], DATA[26][28], DATA[26][14], DATA[26][0], DATA[25][249], DATA[25][235], DATA[25][221], DATA[25][207], DATA[25][179], DATA[25][165], DATA[25][151], DATA[25][137], DATA[25][119], DATA[25][105], DATA[25][91], DATA[25][77], DATA[25][49], DATA[25][35], DATA[25][21], DATA[25][7], DATA[25][242], DATA[25][228], DATA[25][214], DATA[25][200], DATA[25][172], DATA[25][158], DATA[25][144], DATA[25][130], DATA[25][112], DATA[25][98], DATA[25][84], DATA[25][70], DATA[25][42], DATA[25][28], DATA[25][14], DATA[25][0], DATA[24][249], DATA[24][235], DATA[24][221], DATA[24][207], DATA[24][179], DATA[24][165], DATA[24][151], DATA[24][137], DATA[24][119], DATA[24][105], DATA[24][91], DATA[24][77], DATA[24][49], DATA[24][35], DATA[24][21], DATA[24][7], DATA[24][242], DATA[24][228], DATA[24][214], DATA[24][200], DATA[24][172], DATA[24][158], DATA[24][144], DATA[24][130], DATA[24][112], DATA[24][98], DATA[24][84], DATA[24][70], DATA[24][42], DATA[24][28], DATA[24][14], DATA[24][0], DATA[27][250], DATA[27][236], DATA[27][222], DATA[27][208], DATA[27][180], DATA[27][166], DATA[27][152], DATA[27][138], DATA[27][120], DATA[27][106], DATA[27][92], DATA[27][78], DATA[27][50], DATA[27][36], DATA[27][22], DATA[27][8], DATA[27][243], DATA[27][229], DATA[27][215], DATA[27][201], DATA[27][173], DATA[27][159], DATA[27][145], DATA[27][131], DATA[27][113], DATA[27][99], DATA[27][85], DATA[27][71], DATA[27][43], DATA[27][29], DATA[27][15], DATA[27][1], DATA[26][250], DATA[26][236], DATA[26][222], DATA[26][208], DATA[26][180], DATA[26][166], DATA[26][152], DATA[26][138], DATA[26][120], DATA[26][106], DATA[26][92], DATA[26][78], DATA[26][50], DATA[26][36], DATA[26][22], DATA[26][8], DATA[26][243], DATA[26][229], DATA[26][215], DATA[26][201], DATA[26][173], DATA[26][159], DATA[26][145], DATA[26][131], DATA[26][113], DATA[26][99], DATA[26][85], DATA[26][71], DATA[26][43], DATA[26][29], DATA[26][15], DATA[26][1], DATA[25][250], DATA[25][236], DATA[25][222], DATA[25][208], DATA[25][180], DATA[25][166], DATA[25][152], DATA[25][138], DATA[25][120], DATA[25][106], DATA[25][92], DATA[25][78], DATA[25][50], DATA[25][36], DATA[25][22], DATA[25][8], DATA[25][243], DATA[25][229], DATA[25][215], DATA[25][201], DATA[25][173], DATA[25][159], DATA[25][145], DATA[25][131], DATA[25][113], DATA[25][99], DATA[25][85], DATA[25][71], DATA[25][43], DATA[25][29], DATA[25][15], DATA[25][1], DATA[24][250], DATA[24][236], DATA[24][222], DATA[24][208], DATA[24][180], DATA[24][166], DATA[24][152], DATA[24][138], DATA[24][120], DATA[24][106], DATA[24][92], DATA[24][78], DATA[24][50], DATA[24][36], DATA[24][22], DATA[24][8], DATA[24][243], DATA[24][229], DATA[24][215], DATA[24][201], DATA[24][173], DATA[24][159], DATA[24][145], DATA[24][131], DATA[24][113], DATA[24][99], DATA[24][85], DATA[24][71], DATA[24][43], DATA[24][29], DATA[24][15], DATA[24][1], DATA[27][251], DATA[27][237], DATA[27][223], DATA[27][209], DATA[27][181], DATA[27][167], DATA[27][153], DATA[27][139], DATA[27][121], DATA[27][107], DATA[27][93], DATA[27][79], DATA[27][51], DATA[27][37], DATA[27][23], DATA[27][9], DATA[27][244], DATA[27][230], DATA[27][216], DATA[27][202], DATA[27][174], DATA[27][160], DATA[27][146], DATA[27][132], DATA[27][114], DATA[27][100], DATA[27][86], DATA[27][72], DATA[27][44], DATA[27][30], DATA[27][16], DATA[27][2], DATA[26][251], DATA[26][237], DATA[26][223], DATA[26][209], DATA[26][181], DATA[26][167], DATA[26][153], DATA[26][139], DATA[26][121], DATA[26][107], DATA[26][93], DATA[26][79], DATA[26][51], DATA[26][37], DATA[26][23], DATA[26][9], DATA[26][244], DATA[26][230], DATA[26][216], DATA[26][202], DATA[26][174], DATA[26][160], DATA[26][146], DATA[26][132], DATA[26][114], DATA[26][100], DATA[26][86], DATA[26][72], DATA[26][44], DATA[26][30], DATA[26][16], DATA[26][2], DATA[25][251], DATA[25][237], DATA[25][223], DATA[25][209], DATA[25][181], DATA[25][167], DATA[25][153], DATA[25][139], DATA[25][121], DATA[25][107], DATA[25][93], DATA[25][79], DATA[25][51], DATA[25][37], DATA[25][23], DATA[25][9], DATA[25][244], DATA[25][230], DATA[25][216], DATA[25][202], DATA[25][174], DATA[25][160], DATA[25][146], DATA[25][132], DATA[25][114], DATA[25][100], DATA[25][86], DATA[25][72], DATA[25][44], DATA[25][30], DATA[25][16], DATA[25][2], DATA[24][251], DATA[24][237], DATA[24][223], DATA[24][209], DATA[24][181], DATA[24][167], DATA[24][153], DATA[24][139], DATA[24][121], DATA[24][107], DATA[24][93], DATA[24][79], DATA[24][51], DATA[24][37], DATA[24][23], DATA[24][9], DATA[24][244], DATA[24][230], DATA[24][216], DATA[24][202], DATA[24][174], DATA[24][160], DATA[24][146], DATA[24][132], DATA[24][114], DATA[24][100], DATA[24][86], DATA[24][72], DATA[24][44], DATA[24][30], DATA[24][16], DATA[24][2], DATA[27][252], DATA[27][238], DATA[27][224], DATA[27][210], DATA[27][182], DATA[27][168], DATA[27][154], DATA[27][140], DATA[27][122], DATA[27][108], DATA[27][94], DATA[27][80], DATA[27][52], DATA[27][38], DATA[27][24], DATA[27][10], DATA[27][245], DATA[27][231], DATA[27][217], DATA[27][203], DATA[27][175], DATA[27][161], DATA[27][147], DATA[27][133], DATA[27][115], DATA[27][101], DATA[27][87], DATA[27][73], DATA[27][45], DATA[27][31], DATA[27][17], DATA[27][3], DATA[26][252], DATA[26][238], DATA[26][224], DATA[26][210], DATA[26][182], DATA[26][168], DATA[26][154], DATA[26][140], DATA[26][122], DATA[26][108], DATA[26][94], DATA[26][80], DATA[26][52], DATA[26][38], DATA[26][24], DATA[26][10], DATA[26][245], DATA[26][231], DATA[26][217], DATA[26][203], DATA[26][175], DATA[26][161], DATA[26][147], DATA[26][133], DATA[26][115], DATA[26][101], DATA[26][87], DATA[26][73], DATA[26][45], DATA[26][31], DATA[26][17], DATA[26][3], DATA[25][252], DATA[25][238], DATA[25][224], DATA[25][210], DATA[25][182], DATA[25][168], DATA[25][154], DATA[25][140], DATA[25][122], DATA[25][108], DATA[25][94], DATA[25][80], DATA[25][52], DATA[25][38], DATA[25][24], DATA[25][10], DATA[25][245], DATA[25][231], DATA[25][217], DATA[25][203], DATA[25][175], DATA[25][161], DATA[25][147], DATA[25][133], DATA[25][115], DATA[25][101], DATA[25][87], DATA[25][73], DATA[25][45], DATA[25][31], DATA[25][17], DATA[25][3], DATA[24][252], DATA[24][238], DATA[24][224], DATA[24][210], DATA[24][182], DATA[24][168], DATA[24][154], DATA[24][140], DATA[24][122], DATA[24][108], DATA[24][94], DATA[24][80], DATA[24][52], DATA[24][38], DATA[24][24], DATA[24][10], DATA[24][245], DATA[24][231], DATA[24][217], DATA[24][203], DATA[24][175], DATA[24][161], DATA[24][147], DATA[24][133], DATA[24][115], DATA[24][101], DATA[24][87], DATA[24][73], DATA[24][45], DATA[24][31], DATA[24][17], DATA[24][3], DATA[27][253], DATA[27][239], DATA[27][225], DATA[27][211], DATA[27][183], DATA[27][169], DATA[27][155], DATA[27][141], DATA[27][123], DATA[27][109], DATA[27][95], DATA[27][81], DATA[27][53], DATA[27][39], DATA[27][25], DATA[27][11], DATA[27][246], DATA[27][232], DATA[27][218], DATA[27][204], DATA[27][176], DATA[27][162], DATA[27][148], DATA[27][134], DATA[27][116], DATA[27][102], DATA[27][88], DATA[27][74], DATA[27][46], DATA[27][32], DATA[27][18], DATA[27][4], DATA[26][253], DATA[26][239], DATA[26][225], DATA[26][211], DATA[26][183], DATA[26][169], DATA[26][155], DATA[26][141], DATA[26][123], DATA[26][109], DATA[26][95], DATA[26][81], DATA[26][53], DATA[26][39], DATA[26][25], DATA[26][11], DATA[26][246], DATA[26][232], DATA[26][218], DATA[26][204], DATA[26][176], DATA[26][162], DATA[26][148], DATA[26][134], DATA[26][116], DATA[26][102], DATA[26][88], DATA[26][74], DATA[26][46], DATA[26][32], DATA[26][18], DATA[26][4], DATA[25][253], DATA[25][239], DATA[25][225], DATA[25][211], DATA[25][183], DATA[25][169], DATA[25][155], DATA[25][141], DATA[25][123], DATA[25][109], DATA[25][95], DATA[25][81], DATA[25][53], DATA[25][39], DATA[25][25], DATA[25][11], DATA[25][246], DATA[25][232], DATA[25][218], DATA[25][204], DATA[25][176], DATA[25][162], DATA[25][148], DATA[25][134], DATA[25][116], DATA[25][102], DATA[25][88], DATA[25][74], DATA[25][46], DATA[25][32], DATA[25][18], DATA[25][4], DATA[24][253], DATA[24][239], DATA[24][225], DATA[24][211], DATA[24][183], DATA[24][169], DATA[24][155], DATA[24][141], DATA[24][123], DATA[24][109], DATA[24][95], DATA[24][81], DATA[24][53], DATA[24][39], DATA[24][25], DATA[24][11], DATA[24][246], DATA[24][232], DATA[24][218], DATA[24][204], DATA[24][176], DATA[24][162], DATA[24][148], DATA[24][134], DATA[24][116], DATA[24][102], DATA[24][88], DATA[24][74], DATA[24][46], DATA[24][32], DATA[24][18], DATA[24][4], DATA[27][254], DATA[27][240], DATA[27][226], DATA[27][212], DATA[27][184], DATA[27][170], DATA[27][156], DATA[27][142], DATA[27][124], DATA[27][110], DATA[27][96], DATA[27][82], DATA[27][54], DATA[27][40], DATA[27][26], DATA[27][12], DATA[27][247], DATA[27][233], DATA[27][219], DATA[27][205], DATA[27][177], DATA[27][163], DATA[27][149], DATA[27][135], DATA[27][117], DATA[27][103], DATA[27][89], DATA[27][75], DATA[27][47], DATA[27][33], DATA[27][19], DATA[27][5], DATA[26][254], DATA[26][240], DATA[26][226], DATA[26][212], DATA[26][184], DATA[26][170], DATA[26][156], DATA[26][142], DATA[26][124], DATA[26][110], DATA[26][96], DATA[26][82], DATA[26][54], DATA[26][40], DATA[26][26], DATA[26][12], DATA[26][247], DATA[26][233], DATA[26][219], DATA[26][205], DATA[26][177], DATA[26][163], DATA[26][149], DATA[26][135], DATA[26][117], DATA[26][103], DATA[26][89], DATA[26][75], DATA[26][47], DATA[26][33], DATA[26][19], DATA[26][5], DATA[25][254], DATA[25][240], DATA[25][226], DATA[25][212], DATA[25][184], DATA[25][170], DATA[25][156], DATA[25][142], DATA[25][124], DATA[25][110], DATA[25][96], DATA[25][82], DATA[25][54], DATA[25][40], DATA[25][26], DATA[25][12], DATA[25][247], DATA[25][233], DATA[25][219], DATA[25][205], DATA[25][177], DATA[25][163], DATA[25][149], DATA[25][135], DATA[25][117], DATA[25][103], DATA[25][89], DATA[25][75], DATA[25][47], DATA[25][33], DATA[25][19], DATA[25][5], DATA[24][254], DATA[24][240], DATA[24][226], DATA[24][212], DATA[24][184], DATA[24][170], DATA[24][156], DATA[24][142], DATA[24][124], DATA[24][110], DATA[24][96], DATA[24][82], DATA[24][54], DATA[24][40], DATA[24][26], DATA[24][12], DATA[24][247], DATA[24][233], DATA[24][219], DATA[24][205], DATA[24][177], DATA[24][163], DATA[24][149], DATA[24][135], DATA[24][117], DATA[24][103], DATA[24][89], DATA[24][75], DATA[24][47], DATA[24][33], DATA[24][19], DATA[24][5], DATA[27][255], DATA[27][241], DATA[27][227], DATA[27][213], DATA[27][185], DATA[27][171], DATA[27][157], DATA[27][143], DATA[27][125], DATA[27][111], DATA[27][97], DATA[27][83], DATA[27][55], DATA[27][41], DATA[27][27], DATA[27][13], DATA[27][248], DATA[27][234], DATA[27][220], DATA[27][206], DATA[27][178], DATA[27][164], DATA[27][150], DATA[27][136], DATA[27][118], DATA[27][104], DATA[27][90], DATA[27][76], DATA[27][48], DATA[27][34], DATA[27][20], DATA[27][6], DATA[26][255], DATA[26][241], DATA[26][227], DATA[26][213], DATA[26][185], DATA[26][171], DATA[26][157], DATA[26][143], DATA[26][125], DATA[26][111], DATA[26][97], DATA[26][83], DATA[26][55], DATA[26][41], DATA[26][27], DATA[26][13], DATA[26][248], DATA[26][234], DATA[26][220], DATA[26][206], DATA[26][178], DATA[26][164], DATA[26][150], DATA[26][136], DATA[26][118], DATA[26][104], DATA[26][90], DATA[26][76], DATA[26][48], DATA[26][34], DATA[26][20], DATA[26][6], DATA[25][255], DATA[25][241], DATA[25][227], DATA[25][213], DATA[25][185], DATA[25][171], DATA[25][157], DATA[25][143], DATA[25][125], DATA[25][111], DATA[25][97], DATA[25][83], DATA[25][55], DATA[25][41], DATA[25][27], DATA[25][13], DATA[25][248], DATA[25][234], DATA[25][220], DATA[25][206], DATA[25][178], DATA[25][164], DATA[25][150], DATA[25][136], DATA[25][118], DATA[25][104], DATA[25][90], DATA[25][76], DATA[25][48], DATA[25][34], DATA[25][20], DATA[25][6], DATA[24][255], DATA[24][241], DATA[24][227], DATA[24][213], DATA[24][185], DATA[24][171], DATA[24][157], DATA[24][143], DATA[24][125], DATA[24][111], DATA[24][97], DATA[24][83], DATA[24][55], DATA[24][41], DATA[24][27], DATA[24][13], DATA[24][248], DATA[24][234], DATA[24][220], DATA[24][206], DATA[24][178], DATA[24][164], DATA[24][150], DATA[24][136], DATA[24][118], DATA[24][104], DATA[24][90], DATA[24][76], DATA[24][48], DATA[24][34], DATA[24][20], DATA[24][6], DATA[23][249], DATA[23][235], DATA[23][221], DATA[23][207], DATA[23][179], DATA[23][165], DATA[23][151], DATA[23][137], DATA[23][119], DATA[23][105], DATA[23][91], DATA[23][77], DATA[23][49], DATA[23][35], DATA[23][21], DATA[23][7], DATA[23][242], DATA[23][228], DATA[23][214], DATA[23][200], DATA[23][172], DATA[23][158], DATA[23][144], DATA[23][130], DATA[23][112], DATA[23][98], DATA[23][84], DATA[23][70], DATA[23][42], DATA[23][28], DATA[23][14], DATA[23][0], DATA[22][249], DATA[22][235], DATA[22][221], DATA[22][207], DATA[22][179], DATA[22][165], DATA[22][151], DATA[22][137], DATA[22][119], DATA[22][105], DATA[22][91], DATA[22][77], DATA[22][49], DATA[22][35], DATA[22][21], DATA[22][7], DATA[22][242], DATA[22][228], DATA[22][214], DATA[22][200], DATA[22][172], DATA[22][158], DATA[22][144], DATA[22][130], DATA[22][112], DATA[22][98], DATA[22][84], DATA[22][70], DATA[22][42], DATA[22][28], DATA[22][14], DATA[22][0], DATA[21][249], DATA[21][235], DATA[21][221], DATA[21][207], DATA[21][179], DATA[21][165], DATA[21][151], DATA[21][137], DATA[21][119], DATA[21][105], DATA[21][91], DATA[21][77], DATA[21][49], DATA[21][35], DATA[21][21], DATA[21][7], DATA[21][242], DATA[21][228], DATA[21][214], DATA[21][200], DATA[21][172], DATA[21][158], DATA[21][144], DATA[21][130], DATA[21][112], DATA[21][98], DATA[21][84], DATA[21][70], DATA[21][42], DATA[21][28], DATA[21][14], DATA[21][0], DATA[20][249], DATA[20][235], DATA[20][221], DATA[20][207], DATA[20][179], DATA[20][165], DATA[20][151], DATA[20][137], DATA[20][119], DATA[20][105], DATA[20][91], DATA[20][77], DATA[20][49], DATA[20][35], DATA[20][21], DATA[20][7], DATA[20][242], DATA[20][228], DATA[20][214], DATA[20][200], DATA[20][172], DATA[20][158], DATA[20][144], DATA[20][130], DATA[20][112], DATA[20][98], DATA[20][84], DATA[20][70], DATA[20][42], DATA[20][28], DATA[20][14], DATA[20][0], DATA[23][250], DATA[23][236], DATA[23][222], DATA[23][208], DATA[23][180], DATA[23][166], DATA[23][152], DATA[23][138], DATA[23][120], DATA[23][106], DATA[23][92], DATA[23][78], DATA[23][50], DATA[23][36], DATA[23][22], DATA[23][8], DATA[23][243], DATA[23][229], DATA[23][215], DATA[23][201], DATA[23][173], DATA[23][159], DATA[23][145], DATA[23][131], DATA[23][113], DATA[23][99], DATA[23][85], DATA[23][71], DATA[23][43], DATA[23][29], DATA[23][15], DATA[23][1], DATA[22][250], DATA[22][236], DATA[22][222], DATA[22][208], DATA[22][180], DATA[22][166], DATA[22][152], DATA[22][138], DATA[22][120], DATA[22][106], DATA[22][92], DATA[22][78], DATA[22][50], DATA[22][36], DATA[22][22], DATA[22][8], DATA[22][243], DATA[22][229], DATA[22][215], DATA[22][201], DATA[22][173], DATA[22][159], DATA[22][145], DATA[22][131], DATA[22][113], DATA[22][99], DATA[22][85], DATA[22][71], DATA[22][43], DATA[22][29], DATA[22][15], DATA[22][1], DATA[21][250], DATA[21][236], DATA[21][222], DATA[21][208], DATA[21][180], DATA[21][166], DATA[21][152], DATA[21][138], DATA[21][120], DATA[21][106], DATA[21][92], DATA[21][78], DATA[21][50], DATA[21][36], DATA[21][22], DATA[21][8], DATA[21][243], DATA[21][229], DATA[21][215], DATA[21][201], DATA[21][173], DATA[21][159], DATA[21][145], DATA[21][131], DATA[21][113], DATA[21][99], DATA[21][85], DATA[21][71], DATA[21][43], DATA[21][29], DATA[21][15], DATA[21][1], DATA[20][250], DATA[20][236], DATA[20][222], DATA[20][208], DATA[20][180], DATA[20][166], DATA[20][152], DATA[20][138], DATA[20][120], DATA[20][106], DATA[20][92], DATA[20][78], DATA[20][50], DATA[20][36], DATA[20][22], DATA[20][8], DATA[20][243], DATA[20][229], DATA[20][215], DATA[20][201], DATA[20][173], DATA[20][159], DATA[20][145], DATA[20][131], DATA[20][113], DATA[20][99], DATA[20][85], DATA[20][71], DATA[20][43], DATA[20][29], DATA[20][15], DATA[20][1], DATA[23][251], DATA[23][237], DATA[23][223], DATA[23][209], DATA[23][181], DATA[23][167], DATA[23][153], DATA[23][139], DATA[23][121], DATA[23][107], DATA[23][93], DATA[23][79], DATA[23][51], DATA[23][37], DATA[23][23], DATA[23][9], DATA[23][244], DATA[23][230], DATA[23][216], DATA[23][202], DATA[23][174], DATA[23][160], DATA[23][146], DATA[23][132], DATA[23][114], DATA[23][100], DATA[23][86], DATA[23][72], DATA[23][44], DATA[23][30], DATA[23][16], DATA[23][2], DATA[22][251], DATA[22][237], DATA[22][223], DATA[22][209], DATA[22][181], DATA[22][167], DATA[22][153], DATA[22][139], DATA[22][121], DATA[22][107], DATA[22][93], DATA[22][79], DATA[22][51], DATA[22][37], DATA[22][23], DATA[22][9], DATA[22][244], DATA[22][230], DATA[22][216], DATA[22][202], DATA[22][174], DATA[22][160], DATA[22][146], DATA[22][132], DATA[22][114], DATA[22][100], DATA[22][86], DATA[22][72], DATA[22][44], DATA[22][30], DATA[22][16], DATA[22][2], DATA[21][251], DATA[21][237], DATA[21][223], DATA[21][209], DATA[21][181], DATA[21][167], DATA[21][153], DATA[21][139], DATA[21][121], DATA[21][107], DATA[21][93], DATA[21][79], DATA[21][51], DATA[21][37], DATA[21][23], DATA[21][9], DATA[21][244], DATA[21][230], DATA[21][216], DATA[21][202], DATA[21][174], DATA[21][160], DATA[21][146], DATA[21][132], DATA[21][114], DATA[21][100], DATA[21][86], DATA[21][72], DATA[21][44], DATA[21][30], DATA[21][16], DATA[21][2], DATA[20][251], DATA[20][237], DATA[20][223], DATA[20][209], DATA[20][181], DATA[20][167], DATA[20][153], DATA[20][139], DATA[20][121], DATA[20][107], DATA[20][93], DATA[20][79], DATA[20][51], DATA[20][37], DATA[20][23], DATA[20][9], DATA[20][244], DATA[20][230], DATA[20][216], DATA[20][202], DATA[20][174], DATA[20][160], DATA[20][146], DATA[20][132], DATA[20][114], DATA[20][100], DATA[20][86], DATA[20][72], DATA[20][44], DATA[20][30], DATA[20][16], DATA[20][2], DATA[23][252], DATA[23][238], DATA[23][224], DATA[23][210], DATA[23][182], DATA[23][168], DATA[23][154], DATA[23][140], DATA[23][122], DATA[23][108], DATA[23][94], DATA[23][80], DATA[23][52], DATA[23][38], DATA[23][24], DATA[23][10], DATA[23][245], DATA[23][231], DATA[23][217], DATA[23][203], DATA[23][175], DATA[23][161], DATA[23][147], DATA[23][133], DATA[23][115], DATA[23][101], DATA[23][87], DATA[23][73], DATA[23][45], DATA[23][31], DATA[23][17], DATA[23][3], DATA[22][252], DATA[22][238], DATA[22][224], DATA[22][210], DATA[22][182], DATA[22][168], DATA[22][154], DATA[22][140], DATA[22][122], DATA[22][108], DATA[22][94], DATA[22][80], DATA[22][52], DATA[22][38], DATA[22][24], DATA[22][10], DATA[22][245], DATA[22][231], DATA[22][217], DATA[22][203], DATA[22][175], DATA[22][161], DATA[22][147], DATA[22][133], DATA[22][115], DATA[22][101], DATA[22][87], DATA[22][73], DATA[22][45], DATA[22][31], DATA[22][17], DATA[22][3], DATA[21][252], DATA[21][238], DATA[21][224], DATA[21][210], DATA[21][182], DATA[21][168], DATA[21][154], DATA[21][140], DATA[21][122], DATA[21][108], DATA[21][94], DATA[21][80], DATA[21][52], DATA[21][38], DATA[21][24], DATA[21][10], DATA[21][245], DATA[21][231], DATA[21][217], DATA[21][203], DATA[21][175], DATA[21][161], DATA[21][147], DATA[21][133], DATA[21][115], DATA[21][101], DATA[21][87], DATA[21][73], DATA[21][45], DATA[21][31], DATA[21][17], DATA[21][3], DATA[20][252], DATA[20][238], DATA[20][224], DATA[20][210], DATA[20][182], DATA[20][168], DATA[20][154], DATA[20][140], DATA[20][122], DATA[20][108], DATA[20][94], DATA[20][80], DATA[20][52], DATA[20][38], DATA[20][24], DATA[20][10], DATA[20][245], DATA[20][231], DATA[20][217], DATA[20][203], DATA[20][175], DATA[20][161], DATA[20][147], DATA[20][133], DATA[20][115], DATA[20][101], DATA[20][87], DATA[20][73], DATA[20][45], DATA[20][31], DATA[20][17], DATA[20][3], DATA[23][253], DATA[23][239], DATA[23][225], DATA[23][211], DATA[23][183], DATA[23][169], DATA[23][155], DATA[23][141], DATA[23][123], DATA[23][109], DATA[23][95], DATA[23][81], DATA[23][53], DATA[23][39], DATA[23][25], DATA[23][11], DATA[23][246], DATA[23][232], DATA[23][218], DATA[23][204], DATA[23][176], DATA[23][162], DATA[23][148], DATA[23][134], DATA[23][116], DATA[23][102], DATA[23][88], DATA[23][74], DATA[23][46], DATA[23][32], DATA[23][18], DATA[23][4], DATA[22][253], DATA[22][239], DATA[22][225], DATA[22][211], DATA[22][183], DATA[22][169], DATA[22][155], DATA[22][141], DATA[22][123], DATA[22][109], DATA[22][95], DATA[22][81], DATA[22][53], DATA[22][39], DATA[22][25], DATA[22][11], DATA[22][246], DATA[22][232], DATA[22][218], DATA[22][204], DATA[22][176], DATA[22][162], DATA[22][148], DATA[22][134], DATA[22][116], DATA[22][102], DATA[22][88], DATA[22][74], DATA[22][46], DATA[22][32], DATA[22][18], DATA[22][4], DATA[21][253], DATA[21][239], DATA[21][225], DATA[21][211], DATA[21][183], DATA[21][169], DATA[21][155], DATA[21][141], DATA[21][123], DATA[21][109], DATA[21][95], DATA[21][81], DATA[21][53], DATA[21][39], DATA[21][25], DATA[21][11], DATA[21][246], DATA[21][232], DATA[21][218], DATA[21][204], DATA[21][176], DATA[21][162], DATA[21][148], DATA[21][134], DATA[21][116], DATA[21][102], DATA[21][88], DATA[21][74], DATA[21][46], DATA[21][32], DATA[21][18], DATA[21][4], DATA[20][253], DATA[20][239], DATA[20][225], DATA[20][211], DATA[20][183], DATA[20][169], DATA[20][155], DATA[20][141], DATA[20][123], DATA[20][109], DATA[20][95], DATA[20][81], DATA[20][53], DATA[20][39], DATA[20][25], DATA[20][11], DATA[20][246], DATA[20][232], DATA[20][218], DATA[20][204], DATA[20][176], DATA[20][162], DATA[20][148], DATA[20][134], DATA[20][116], DATA[20][102], DATA[20][88], DATA[20][74], DATA[20][46], DATA[20][32], DATA[20][18], DATA[20][4], DATA[23][254], DATA[23][240], DATA[23][226], DATA[23][212], DATA[23][184], DATA[23][170], DATA[23][156], DATA[23][142], DATA[23][124], DATA[23][110], DATA[23][96], DATA[23][82], DATA[23][54], DATA[23][40], DATA[23][26], DATA[23][12], DATA[23][247], DATA[23][233], DATA[23][219], DATA[23][205], DATA[23][177], DATA[23][163], DATA[23][149], DATA[23][135], DATA[23][117], DATA[23][103], DATA[23][89], DATA[23][75], DATA[23][47], DATA[23][33], DATA[23][19], DATA[23][5], DATA[22][254], DATA[22][240], DATA[22][226], DATA[22][212], DATA[22][184], DATA[22][170], DATA[22][156], DATA[22][142], DATA[22][124], DATA[22][110], DATA[22][96], DATA[22][82], DATA[22][54], DATA[22][40], DATA[22][26], DATA[22][12], DATA[22][247], DATA[22][233], DATA[22][219], DATA[22][205], DATA[22][177], DATA[22][163], DATA[22][149], DATA[22][135], DATA[22][117], DATA[22][103], DATA[22][89], DATA[22][75], DATA[22][47], DATA[22][33], DATA[22][19], DATA[22][5], DATA[21][254], DATA[21][240], DATA[21][226], DATA[21][212], DATA[21][184], DATA[21][170], DATA[21][156], DATA[21][142], DATA[21][124], DATA[21][110], DATA[21][96], DATA[21][82], DATA[21][54], DATA[21][40], DATA[21][26], DATA[21][12], DATA[21][247], DATA[21][233], DATA[21][219], DATA[21][205], DATA[21][177], DATA[21][163], DATA[21][149], DATA[21][135], DATA[21][117], DATA[21][103], DATA[21][89], DATA[21][75], DATA[21][47], DATA[21][33], DATA[21][19], DATA[21][5], DATA[20][254], DATA[20][240], DATA[20][226], DATA[20][212], DATA[20][184], DATA[20][170], DATA[20][156], DATA[20][142], DATA[20][124], DATA[20][110], DATA[20][96], DATA[20][82], DATA[20][54], DATA[20][40], DATA[20][26], DATA[20][12], DATA[20][247], DATA[20][233], DATA[20][219], DATA[20][205], DATA[20][177], DATA[20][163], DATA[20][149], DATA[20][135], DATA[20][117], DATA[20][103], DATA[20][89], DATA[20][75], DATA[20][47], DATA[20][33], DATA[20][19], DATA[20][5], DATA[23][255], DATA[23][241], DATA[23][227], DATA[23][213], DATA[23][185], DATA[23][171], DATA[23][157], DATA[23][143], DATA[23][125], DATA[23][111], DATA[23][97], DATA[23][83], DATA[23][55], DATA[23][41], DATA[23][27], DATA[23][13], DATA[23][248], DATA[23][234], DATA[23][220], DATA[23][206], DATA[23][178], DATA[23][164], DATA[23][150], DATA[23][136], DATA[23][118], DATA[23][104], DATA[23][90], DATA[23][76], DATA[23][48], DATA[23][34], DATA[23][20], DATA[23][6], DATA[22][255], DATA[22][241], DATA[22][227], DATA[22][213], DATA[22][185], DATA[22][171], DATA[22][157], DATA[22][143], DATA[22][125], DATA[22][111], DATA[22][97], DATA[22][83], DATA[22][55], DATA[22][41], DATA[22][27], DATA[22][13], DATA[22][248], DATA[22][234], DATA[22][220], DATA[22][206], DATA[22][178], DATA[22][164], DATA[22][150], DATA[22][136], DATA[22][118], DATA[22][104], DATA[22][90], DATA[22][76], DATA[22][48], DATA[22][34], DATA[22][20], DATA[22][6], DATA[21][255], DATA[21][241], DATA[21][227], DATA[21][213], DATA[21][185], DATA[21][171], DATA[21][157], DATA[21][143], DATA[21][125], DATA[21][111], DATA[21][97], DATA[21][83], DATA[21][55], DATA[21][41], DATA[21][27], DATA[21][13], DATA[21][248], DATA[21][234], DATA[21][220], DATA[21][206], DATA[21][178], DATA[21][164], DATA[21][150], DATA[21][136], DATA[21][118], DATA[21][104], DATA[21][90], DATA[21][76], DATA[21][48], DATA[21][34], DATA[21][20], DATA[21][6], DATA[20][255], DATA[20][241], DATA[20][227], DATA[20][213], DATA[20][185], DATA[20][171], DATA[20][157], DATA[20][143], DATA[20][125], DATA[20][111], DATA[20][97], DATA[20][83], DATA[20][55], DATA[20][41], DATA[20][27], DATA[20][13], DATA[20][248], DATA[20][234], DATA[20][220], DATA[20][206], DATA[20][178], DATA[20][164], DATA[20][150], DATA[20][136], DATA[20][118], DATA[20][104], DATA[20][90], DATA[20][76], DATA[20][48], DATA[20][34], DATA[20][20], DATA[20][6], DATA[19][249], DATA[19][235], DATA[19][221], DATA[19][207], DATA[19][179], DATA[19][165], DATA[19][151], DATA[19][137], DATA[19][119], DATA[19][105], DATA[19][91], DATA[19][77], DATA[19][49], DATA[19][35], DATA[19][21], DATA[19][7], DATA[19][242], DATA[19][228], DATA[19][214], DATA[19][200], DATA[19][172], DATA[19][158], DATA[19][144], DATA[19][130], DATA[19][112], DATA[19][98], DATA[19][84], DATA[19][70], DATA[19][42], DATA[19][28], DATA[19][14], DATA[19][0], DATA[18][249], DATA[18][235], DATA[18][221], DATA[18][207], DATA[18][179], DATA[18][165], DATA[18][151], DATA[18][137], DATA[18][119], DATA[18][105], DATA[18][91], DATA[18][77], DATA[18][49], DATA[18][35], DATA[18][21], DATA[18][7], DATA[18][242], DATA[18][228], DATA[18][214], DATA[18][200], DATA[18][172], DATA[18][158], DATA[18][144], DATA[18][130], DATA[18][112], DATA[18][98], DATA[18][84], DATA[18][70], DATA[18][42], DATA[18][28], DATA[18][14], DATA[18][0], DATA[17][249], DATA[17][235], DATA[17][221], DATA[17][207], DATA[17][179], DATA[17][165], DATA[17][151], DATA[17][137], DATA[17][119], DATA[17][105], DATA[17][91], DATA[17][77], DATA[17][49], DATA[17][35], DATA[17][21], DATA[17][7], DATA[17][242], DATA[17][228], DATA[17][214], DATA[17][200], DATA[17][172], DATA[17][158], DATA[17][144], DATA[17][130], DATA[17][112], DATA[17][98], DATA[17][84], DATA[17][70], DATA[17][42], DATA[17][28], DATA[17][14], DATA[17][0], DATA[16][249], DATA[16][235], DATA[16][221], DATA[16][207], DATA[16][179], DATA[16][165], DATA[16][151], DATA[16][137], DATA[16][119], DATA[16][105], DATA[16][91], DATA[16][77], DATA[16][49], DATA[16][35], DATA[16][21], DATA[16][7], DATA[16][242], DATA[16][228], DATA[16][214], DATA[16][200], DATA[16][172], DATA[16][158], DATA[16][144], DATA[16][130], DATA[16][112], DATA[16][98], DATA[16][84], DATA[16][70], DATA[16][42], DATA[16][28], DATA[16][14], DATA[16][0], DATA[19][250], DATA[19][236], DATA[19][222], DATA[19][208], DATA[19][180], DATA[19][166], DATA[19][152], DATA[19][138], DATA[19][120], DATA[19][106], DATA[19][92], DATA[19][78], DATA[19][50], DATA[19][36], DATA[19][22], DATA[19][8], DATA[19][243], DATA[19][229], DATA[19][215], DATA[19][201], DATA[19][173], DATA[19][159], DATA[19][145], DATA[19][131], DATA[19][113], DATA[19][99], DATA[19][85], DATA[19][71], DATA[19][43], DATA[19][29], DATA[19][15], DATA[19][1], DATA[18][250], DATA[18][236], DATA[18][222], DATA[18][208], DATA[18][180], DATA[18][166], DATA[18][152], DATA[18][138], DATA[18][120], DATA[18][106], DATA[18][92], DATA[18][78], DATA[18][50], DATA[18][36], DATA[18][22], DATA[18][8], DATA[18][243], DATA[18][229], DATA[18][215], DATA[18][201], DATA[18][173], DATA[18][159], DATA[18][145], DATA[18][131], DATA[18][113], DATA[18][99], DATA[18][85], DATA[18][71], DATA[18][43], DATA[18][29], DATA[18][15], DATA[18][1], DATA[17][250], DATA[17][236], DATA[17][222], DATA[17][208], DATA[17][180], DATA[17][166], DATA[17][152], DATA[17][138], DATA[17][120], DATA[17][106], DATA[17][92], DATA[17][78], DATA[17][50], DATA[17][36], DATA[17][22], DATA[17][8], DATA[17][243], DATA[17][229], DATA[17][215], DATA[17][201], DATA[17][173], DATA[17][159], DATA[17][145], DATA[17][131], DATA[17][113], DATA[17][99], DATA[17][85], DATA[17][71], DATA[17][43], DATA[17][29], DATA[17][15], DATA[17][1], DATA[16][250], DATA[16][236], DATA[16][222], DATA[16][208], DATA[16][180], DATA[16][166], DATA[16][152], DATA[16][138], DATA[16][120], DATA[16][106], DATA[16][92], DATA[16][78], DATA[16][50], DATA[16][36], DATA[16][22], DATA[16][8], DATA[16][243], DATA[16][229], DATA[16][215], DATA[16][201], DATA[16][173], DATA[16][159], DATA[16][145], DATA[16][131], DATA[16][113], DATA[16][99], DATA[16][85], DATA[16][71], DATA[16][43], DATA[16][29], DATA[16][15], DATA[16][1], DATA[19][251], DATA[19][237], DATA[19][223], DATA[19][209], DATA[19][181], DATA[19][167], DATA[19][153], DATA[19][139], DATA[19][121], DATA[19][107], DATA[19][93], DATA[19][79], DATA[19][51], DATA[19][37], DATA[19][23], DATA[19][9], DATA[19][244], DATA[19][230], DATA[19][216], DATA[19][202], DATA[19][174], DATA[19][160], DATA[19][146], DATA[19][132], DATA[19][114], DATA[19][100], DATA[19][86], DATA[19][72], DATA[19][44], DATA[19][30], DATA[19][16], DATA[19][2], DATA[18][251], DATA[18][237], DATA[18][223], DATA[18][209], DATA[18][181], DATA[18][167], DATA[18][153], DATA[18][139], DATA[18][121], DATA[18][107], DATA[18][93], DATA[18][79], DATA[18][51], DATA[18][37], DATA[18][23], DATA[18][9], DATA[18][244], DATA[18][230], DATA[18][216], DATA[18][202], DATA[18][174], DATA[18][160], DATA[18][146], DATA[18][132], DATA[18][114], DATA[18][100], DATA[18][86], DATA[18][72], DATA[18][44], DATA[18][30], DATA[18][16], DATA[18][2], DATA[17][251], DATA[17][237], DATA[17][223], DATA[17][209], DATA[17][181], DATA[17][167], DATA[17][153], DATA[17][139], DATA[17][121], DATA[17][107], DATA[17][93], DATA[17][79], DATA[17][51], DATA[17][37], DATA[17][23], DATA[17][9], DATA[17][244], DATA[17][230], DATA[17][216], DATA[17][202], DATA[17][174], DATA[17][160], DATA[17][146], DATA[17][132], DATA[17][114], DATA[17][100], DATA[17][86], DATA[17][72], DATA[17][44], DATA[17][30], DATA[17][16], DATA[17][2], DATA[16][251], DATA[16][237], DATA[16][223], DATA[16][209], DATA[16][181], DATA[16][167], DATA[16][153], DATA[16][139], DATA[16][121], DATA[16][107], DATA[16][93], DATA[16][79], DATA[16][51], DATA[16][37], DATA[16][23], DATA[16][9], DATA[16][244], DATA[16][230], DATA[16][216], DATA[16][202], DATA[16][174], DATA[16][160], DATA[16][146], DATA[16][132], DATA[16][114], DATA[16][100], DATA[16][86], DATA[16][72], DATA[16][44], DATA[16][30], DATA[16][16], DATA[16][2], DATA[19][252], DATA[19][238], DATA[19][224], DATA[19][210], DATA[19][182], DATA[19][168], DATA[19][154], DATA[19][140], DATA[19][122], DATA[19][108], DATA[19][94], DATA[19][80], DATA[19][52], DATA[19][38], DATA[19][24], DATA[19][10], DATA[19][245], DATA[19][231], DATA[19][217], DATA[19][203], DATA[19][175], DATA[19][161], DATA[19][147], DATA[19][133], DATA[19][115], DATA[19][101], DATA[19][87], DATA[19][73], DATA[19][45], DATA[19][31], DATA[19][17], DATA[19][3], DATA[18][252], DATA[18][238], DATA[18][224], DATA[18][210], DATA[18][182], DATA[18][168], DATA[18][154], DATA[18][140], DATA[18][122], DATA[18][108], DATA[18][94], DATA[18][80], DATA[18][52], DATA[18][38], DATA[18][24], DATA[18][10], DATA[18][245], DATA[18][231], DATA[18][217], DATA[18][203], DATA[18][175], DATA[18][161], DATA[18][147], DATA[18][133], DATA[18][115], DATA[18][101], DATA[18][87], DATA[18][73], DATA[18][45], DATA[18][31], DATA[18][17], DATA[18][3], DATA[17][252], DATA[17][238], DATA[17][224], DATA[17][210], DATA[17][182], DATA[17][168], DATA[17][154], DATA[17][140], DATA[17][122], DATA[17][108], DATA[17][94], DATA[17][80], DATA[17][52], DATA[17][38], DATA[17][24], DATA[17][10], DATA[17][245], DATA[17][231], DATA[17][217], DATA[17][203], DATA[17][175], DATA[17][161], DATA[17][147], DATA[17][133], DATA[17][115], DATA[17][101], DATA[17][87], DATA[17][73], DATA[17][45], DATA[17][31], DATA[17][17], DATA[17][3], DATA[16][252], DATA[16][238], DATA[16][224], DATA[16][210], DATA[16][182], DATA[16][168], DATA[16][154], DATA[16][140], DATA[16][122], DATA[16][108], DATA[16][94], DATA[16][80], DATA[16][52], DATA[16][38], DATA[16][24], DATA[16][10], DATA[16][245], DATA[16][231], DATA[16][217], DATA[16][203], DATA[16][175], DATA[16][161], DATA[16][147], DATA[16][133], DATA[16][115], DATA[16][101], DATA[16][87], DATA[16][73], DATA[16][45], DATA[16][31], DATA[16][17], DATA[16][3], DATA[19][253], DATA[19][239], DATA[19][225], DATA[19][211], DATA[19][183], DATA[19][169], DATA[19][155], DATA[19][141], DATA[19][123], DATA[19][109], DATA[19][95], DATA[19][81], DATA[19][53], DATA[19][39], DATA[19][25], DATA[19][11], DATA[19][246], DATA[19][232], DATA[19][218], DATA[19][204], DATA[19][176], DATA[19][162], DATA[19][148], DATA[19][134], DATA[19][116], DATA[19][102], DATA[19][88], DATA[19][74], DATA[19][46], DATA[19][32], DATA[19][18], DATA[19][4], DATA[18][253], DATA[18][239], DATA[18][225], DATA[18][211], DATA[18][183], DATA[18][169], DATA[18][155], DATA[18][141], DATA[18][123], DATA[18][109], DATA[18][95], DATA[18][81], DATA[18][53], DATA[18][39], DATA[18][25], DATA[18][11], DATA[18][246], DATA[18][232], DATA[18][218], DATA[18][204], DATA[18][176], DATA[18][162], DATA[18][148], DATA[18][134], DATA[18][116], DATA[18][102], DATA[18][88], DATA[18][74], DATA[18][46], DATA[18][32], DATA[18][18], DATA[18][4], DATA[17][253], DATA[17][239], DATA[17][225], DATA[17][211], DATA[17][183], DATA[17][169], DATA[17][155], DATA[17][141], DATA[17][123], DATA[17][109], DATA[17][95], DATA[17][81], DATA[17][53], DATA[17][39], DATA[17][25], DATA[17][11], DATA[17][246], DATA[17][232], DATA[17][218], DATA[17][204], DATA[17][176], DATA[17][162], DATA[17][148], DATA[17][134], DATA[17][116], DATA[17][102], DATA[17][88], DATA[17][74], DATA[17][46], DATA[17][32], DATA[17][18], DATA[17][4], DATA[16][253], DATA[16][239], DATA[16][225], DATA[16][211], DATA[16][183], DATA[16][169], DATA[16][155], DATA[16][141], DATA[16][123], DATA[16][109], DATA[16][95], DATA[16][81], DATA[16][53], DATA[16][39], DATA[16][25], DATA[16][11], DATA[16][246], DATA[16][232], DATA[16][218], DATA[16][204], DATA[16][176], DATA[16][162], DATA[16][148], DATA[16][134], DATA[16][116], DATA[16][102], DATA[16][88], DATA[16][74], DATA[16][46], DATA[16][32], DATA[16][18], DATA[16][4], DATA[19][254], DATA[19][240], DATA[19][226], DATA[19][212], DATA[19][184], DATA[19][170], DATA[19][156], DATA[19][142], DATA[19][124], DATA[19][110], DATA[19][96], DATA[19][82], DATA[19][54], DATA[19][40], DATA[19][26], DATA[19][12], DATA[19][247], DATA[19][233], DATA[19][219], DATA[19][205], DATA[19][177], DATA[19][163], DATA[19][149], DATA[19][135], DATA[19][117], DATA[19][103], DATA[19][89], DATA[19][75], DATA[19][47], DATA[19][33], DATA[19][19], DATA[19][5], DATA[18][254], DATA[18][240], DATA[18][226], DATA[18][212], DATA[18][184], DATA[18][170], DATA[18][156], DATA[18][142], DATA[18][124], DATA[18][110], DATA[18][96], DATA[18][82], DATA[18][54], DATA[18][40], DATA[18][26], DATA[18][12], DATA[18][247], DATA[18][233], DATA[18][219], DATA[18][205], DATA[18][177], DATA[18][163], DATA[18][149], DATA[18][135], DATA[18][117], DATA[18][103], DATA[18][89], DATA[18][75], DATA[18][47], DATA[18][33], DATA[18][19], DATA[18][5], DATA[17][254], DATA[17][240], DATA[17][226], DATA[17][212], DATA[17][184], DATA[17][170], DATA[17][156], DATA[17][142], DATA[17][124], DATA[17][110], DATA[17][96], DATA[17][82], DATA[17][54], DATA[17][40], DATA[17][26], DATA[17][12], DATA[17][247], DATA[17][233], DATA[17][219], DATA[17][205], DATA[17][177], DATA[17][163], DATA[17][149], DATA[17][135], DATA[17][117], DATA[17][103], DATA[17][89], DATA[17][75], DATA[17][47], DATA[17][33], DATA[17][19], DATA[17][5], DATA[16][254], DATA[16][240], DATA[16][226], DATA[16][212], DATA[16][184], DATA[16][170], DATA[16][156], DATA[16][142], DATA[16][124], DATA[16][110], DATA[16][96], DATA[16][82], DATA[16][54], DATA[16][40], DATA[16][26], DATA[16][12], DATA[16][247], DATA[16][233], DATA[16][219], DATA[16][205], DATA[16][177], DATA[16][163], DATA[16][149], DATA[16][135], DATA[16][117], DATA[16][103], DATA[16][89], DATA[16][75], DATA[16][47], DATA[16][33], DATA[16][19], DATA[16][5], DATA[19][255], DATA[19][241], DATA[19][227], DATA[19][213], DATA[19][185], DATA[19][171], DATA[19][157], DATA[19][143], DATA[19][125], DATA[19][111], DATA[19][97], DATA[19][83], DATA[19][55], DATA[19][41], DATA[19][27], DATA[19][13], DATA[19][248], DATA[19][234], DATA[19][220], DATA[19][206], DATA[19][178], DATA[19][164], DATA[19][150], DATA[19][136], DATA[19][118], DATA[19][104], DATA[19][90], DATA[19][76], DATA[19][48], DATA[19][34], DATA[19][20], DATA[19][6], DATA[18][255], DATA[18][241], DATA[18][227], DATA[18][213], DATA[18][185], DATA[18][171], DATA[18][157], DATA[18][143], DATA[18][125], DATA[18][111], DATA[18][97], DATA[18][83], DATA[18][55], DATA[18][41], DATA[18][27], DATA[18][13], DATA[18][248], DATA[18][234], DATA[18][220], DATA[18][206], DATA[18][178], DATA[18][164], DATA[18][150], DATA[18][136], DATA[18][118], DATA[18][104], DATA[18][90], DATA[18][76], DATA[18][48], DATA[18][34], DATA[18][20], DATA[18][6], DATA[17][255], DATA[17][241], DATA[17][227], DATA[17][213], DATA[17][185], DATA[17][171], DATA[17][157], DATA[17][143], DATA[17][125], DATA[17][111], DATA[17][97], DATA[17][83], DATA[17][55], DATA[17][41], DATA[17][27], DATA[17][13], DATA[17][248], DATA[17][234], DATA[17][220], DATA[17][206], DATA[17][178], DATA[17][164], DATA[17][150], DATA[17][136], DATA[17][118], DATA[17][104], DATA[17][90], DATA[17][76], DATA[17][48], DATA[17][34], DATA[17][20], DATA[17][6], DATA[16][255], DATA[16][241], DATA[16][227], DATA[16][213], DATA[16][185], DATA[16][171], DATA[16][157], DATA[16][143], DATA[16][125], DATA[16][111], DATA[16][97], DATA[16][83], DATA[16][55], DATA[16][41], DATA[16][27], DATA[16][13], DATA[16][248], DATA[16][234], DATA[16][220], DATA[16][206], DATA[16][178], DATA[16][164], DATA[16][150], DATA[16][136], DATA[16][118], DATA[16][104], DATA[16][90], DATA[16][76], DATA[16][48], DATA[16][34], DATA[16][20], DATA[16][6], DATA[15][249], DATA[15][235], DATA[15][221], DATA[15][207], DATA[15][179], DATA[15][165], DATA[15][151], DATA[15][137], DATA[15][119], DATA[15][105], DATA[15][91], DATA[15][77], DATA[15][49], DATA[15][35], DATA[15][21], DATA[15][7], DATA[15][242], DATA[15][228], DATA[15][214], DATA[15][200], DATA[15][172], DATA[15][158], DATA[15][144], DATA[15][130], DATA[15][112], DATA[15][98], DATA[15][84], DATA[15][70], DATA[15][42], DATA[15][28], DATA[15][14], DATA[15][0], DATA[14][249], DATA[14][235], DATA[14][221], DATA[14][207], DATA[14][179], DATA[14][165], DATA[14][151], DATA[14][137], DATA[14][119], DATA[14][105], DATA[14][91], DATA[14][77], DATA[14][49], DATA[14][35], DATA[14][21], DATA[14][7], DATA[14][242], DATA[14][228], DATA[14][214], DATA[14][200], DATA[14][172], DATA[14][158], DATA[14][144], DATA[14][130], DATA[14][112], DATA[14][98], DATA[14][84], DATA[14][70], DATA[14][42], DATA[14][28], DATA[14][14], DATA[14][0], DATA[13][249], DATA[13][235], DATA[13][221], DATA[13][207], DATA[13][179], DATA[13][165], DATA[13][151], DATA[13][137], DATA[13][119], DATA[13][105], DATA[13][91], DATA[13][77], DATA[13][49], DATA[13][35], DATA[13][21], DATA[13][7], DATA[13][242], DATA[13][228], DATA[13][214], DATA[13][200], DATA[13][172], DATA[13][158], DATA[13][144], DATA[13][130], DATA[13][112], DATA[13][98], DATA[13][84], DATA[13][70], DATA[13][42], DATA[13][28], DATA[13][14], DATA[13][0], DATA[12][249], DATA[12][235], DATA[12][221], DATA[12][207], DATA[12][179], DATA[12][165], DATA[12][151], DATA[12][137], DATA[12][119], DATA[12][105], DATA[12][91], DATA[12][77], DATA[12][49], DATA[12][35], DATA[12][21], DATA[12][7], DATA[12][242], DATA[12][228], DATA[12][214], DATA[12][200], DATA[12][172], DATA[12][158], DATA[12][144], DATA[12][130], DATA[12][112], DATA[12][98], DATA[12][84], DATA[12][70], DATA[12][42], DATA[12][28], DATA[12][14], DATA[12][0], DATA[15][250], DATA[15][236], DATA[15][222], DATA[15][208], DATA[15][180], DATA[15][166], DATA[15][152], DATA[15][138], DATA[15][120], DATA[15][106], DATA[15][92], DATA[15][78], DATA[15][50], DATA[15][36], DATA[15][22], DATA[15][8], DATA[15][243], DATA[15][229], DATA[15][215], DATA[15][201], DATA[15][173], DATA[15][159], DATA[15][145], DATA[15][131], DATA[15][113], DATA[15][99], DATA[15][85], DATA[15][71], DATA[15][43], DATA[15][29], DATA[15][15], DATA[15][1], DATA[14][250], DATA[14][236], DATA[14][222], DATA[14][208], DATA[14][180], DATA[14][166], DATA[14][152], DATA[14][138], DATA[14][120], DATA[14][106], DATA[14][92], DATA[14][78], DATA[14][50], DATA[14][36], DATA[14][22], DATA[14][8], DATA[14][243], DATA[14][229], DATA[14][215], DATA[14][201], DATA[14][173], DATA[14][159], DATA[14][145], DATA[14][131], DATA[14][113], DATA[14][99], DATA[14][85], DATA[14][71], DATA[14][43], DATA[14][29], DATA[14][15], DATA[14][1], DATA[13][250], DATA[13][236], DATA[13][222], DATA[13][208], DATA[13][180], DATA[13][166], DATA[13][152], DATA[13][138], DATA[13][120], DATA[13][106], DATA[13][92], DATA[13][78], DATA[13][50], DATA[13][36], DATA[13][22], DATA[13][8], DATA[13][243], DATA[13][229], DATA[13][215], DATA[13][201], DATA[13][173], DATA[13][159], DATA[13][145], DATA[13][131], DATA[13][113], DATA[13][99], DATA[13][85], DATA[13][71], DATA[13][43], DATA[13][29], DATA[13][15], DATA[13][1], DATA[12][250], DATA[12][236], DATA[12][222], DATA[12][208], DATA[12][180], DATA[12][166], DATA[12][152], DATA[12][138], DATA[12][120], DATA[12][106], DATA[12][92], DATA[12][78], DATA[12][50], DATA[12][36], DATA[12][22], DATA[12][8], DATA[12][243], DATA[12][229], DATA[12][215], DATA[12][201], DATA[12][173], DATA[12][159], DATA[12][145], DATA[12][131], DATA[12][113], DATA[12][99], DATA[12][85], DATA[12][71], DATA[12][43], DATA[12][29], DATA[12][15], DATA[12][1], DATA[15][251], DATA[15][237], DATA[15][223], DATA[15][209], DATA[15][181], DATA[15][167], DATA[15][153], DATA[15][139], DATA[15][121], DATA[15][107], DATA[15][93], DATA[15][79], DATA[15][51], DATA[15][37], DATA[15][23], DATA[15][9], DATA[15][244], DATA[15][230], DATA[15][216], DATA[15][202], DATA[15][174], DATA[15][160], DATA[15][146], DATA[15][132], DATA[15][114], DATA[15][100], DATA[15][86], DATA[15][72], DATA[15][44], DATA[15][30], DATA[15][16], DATA[15][2], DATA[14][251], DATA[14][237], DATA[14][223], DATA[14][209], DATA[14][181], DATA[14][167], DATA[14][153], DATA[14][139], DATA[14][121], DATA[14][107], DATA[14][93], DATA[14][79], DATA[14][51], DATA[14][37], DATA[14][23], DATA[14][9], DATA[14][244], DATA[14][230], DATA[14][216], DATA[14][202], DATA[14][174], DATA[14][160], DATA[14][146], DATA[14][132], DATA[14][114], DATA[14][100], DATA[14][86], DATA[14][72], DATA[14][44], DATA[14][30], DATA[14][16], DATA[14][2], DATA[13][251], DATA[13][237], DATA[13][223], DATA[13][209], DATA[13][181], DATA[13][167], DATA[13][153], DATA[13][139], DATA[13][121], DATA[13][107], DATA[13][93], DATA[13][79], DATA[13][51], DATA[13][37], DATA[13][23], DATA[13][9], DATA[13][244], DATA[13][230], DATA[13][216], DATA[13][202], DATA[13][174], DATA[13][160], DATA[13][146], DATA[13][132], DATA[13][114], DATA[13][100], DATA[13][86], DATA[13][72], DATA[13][44], DATA[13][30], DATA[13][16], DATA[13][2], DATA[12][251], DATA[12][237], DATA[12][223], DATA[12][209], DATA[12][181], DATA[12][167], DATA[12][153], DATA[12][139], DATA[12][121], DATA[12][107], DATA[12][93], DATA[12][79], DATA[12][51], DATA[12][37], DATA[12][23], DATA[12][9], DATA[12][244], DATA[12][230], DATA[12][216], DATA[12][202], DATA[12][174], DATA[12][160], DATA[12][146], DATA[12][132], DATA[12][114], DATA[12][100], DATA[12][86], DATA[12][72], DATA[12][44], DATA[12][30], DATA[12][16], DATA[12][2], DATA[15][252], DATA[15][238], DATA[15][224], DATA[15][210], DATA[15][182], DATA[15][168], DATA[15][154], DATA[15][140], DATA[15][122], DATA[15][108], DATA[15][94], DATA[15][80], DATA[15][52], DATA[15][38], DATA[15][24], DATA[15][10], DATA[15][245], DATA[15][231], DATA[15][217], DATA[15][203], DATA[15][175], DATA[15][161], DATA[15][147], DATA[15][133], DATA[15][115], DATA[15][101], DATA[15][87], DATA[15][73], DATA[15][45], DATA[15][31], DATA[15][17], DATA[15][3], DATA[14][252], DATA[14][238], DATA[14][224], DATA[14][210], DATA[14][182], DATA[14][168], DATA[14][154], DATA[14][140], DATA[14][122], DATA[14][108], DATA[14][94], DATA[14][80], DATA[14][52], DATA[14][38], DATA[14][24], DATA[14][10], DATA[14][245], DATA[14][231], DATA[14][217], DATA[14][203], DATA[14][175], DATA[14][161], DATA[14][147], DATA[14][133], DATA[14][115], DATA[14][101], DATA[14][87], DATA[14][73], DATA[14][45], DATA[14][31], DATA[14][17], DATA[14][3], DATA[13][252], DATA[13][238], DATA[13][224], DATA[13][210], DATA[13][182], DATA[13][168], DATA[13][154], DATA[13][140], DATA[13][122], DATA[13][108], DATA[13][94], DATA[13][80], DATA[13][52], DATA[13][38], DATA[13][24], DATA[13][10], DATA[13][245], DATA[13][231], DATA[13][217], DATA[13][203], DATA[13][175], DATA[13][161], DATA[13][147], DATA[13][133], DATA[13][115], DATA[13][101], DATA[13][87], DATA[13][73], DATA[13][45], DATA[13][31], DATA[13][17], DATA[13][3], DATA[12][252], DATA[12][238], DATA[12][224], DATA[12][210], DATA[12][182], DATA[12][168], DATA[12][154], DATA[12][140], DATA[12][122], DATA[12][108], DATA[12][94], DATA[12][80], DATA[12][52], DATA[12][38], DATA[12][24], DATA[12][10], DATA[12][245], DATA[12][231], DATA[12][217], DATA[12][203], DATA[12][175], DATA[12][161], DATA[12][147], DATA[12][133], DATA[12][115], DATA[12][101], DATA[12][87], DATA[12][73], DATA[12][45], DATA[12][31], DATA[12][17], DATA[12][3], DATA[15][253], DATA[15][239], DATA[15][225], DATA[15][211], DATA[15][183], DATA[15][169], DATA[15][155], DATA[15][141], DATA[15][123], DATA[15][109], DATA[15][95], DATA[15][81], DATA[15][53], DATA[15][39], DATA[15][25], DATA[15][11], DATA[15][246], DATA[15][232], DATA[15][218], DATA[15][204], DATA[15][176], DATA[15][162], DATA[15][148], DATA[15][134], DATA[15][116], DATA[15][102], DATA[15][88], DATA[15][74], DATA[15][46], DATA[15][32], DATA[15][18], DATA[15][4], DATA[14][253], DATA[14][239], DATA[14][225], DATA[14][211], DATA[14][183], DATA[14][169], DATA[14][155], DATA[14][141], DATA[14][123], DATA[14][109], DATA[14][95], DATA[14][81], DATA[14][53], DATA[14][39], DATA[14][25], DATA[14][11], DATA[14][246], DATA[14][232], DATA[14][218], DATA[14][204], DATA[14][176], DATA[14][162], DATA[14][148], DATA[14][134], DATA[14][116], DATA[14][102], DATA[14][88], DATA[14][74], DATA[14][46], DATA[14][32], DATA[14][18], DATA[14][4], DATA[13][253], DATA[13][239], DATA[13][225], DATA[13][211], DATA[13][183], DATA[13][169], DATA[13][155], DATA[13][141], DATA[13][123], DATA[13][109], DATA[13][95], DATA[13][81], DATA[13][53], DATA[13][39], DATA[13][25], DATA[13][11], DATA[13][246], DATA[13][232], DATA[13][218], DATA[13][204], DATA[13][176], DATA[13][162], DATA[13][148], DATA[13][134], DATA[13][116], DATA[13][102], DATA[13][88], DATA[13][74], DATA[13][46], DATA[13][32], DATA[13][18], DATA[13][4], DATA[12][253], DATA[12][239], DATA[12][225], DATA[12][211], DATA[12][183], DATA[12][169], DATA[12][155], DATA[12][141], DATA[12][123], DATA[12][109], DATA[12][95], DATA[12][81], DATA[12][53], DATA[12][39], DATA[12][25], DATA[12][11], DATA[12][246], DATA[12][232], DATA[12][218], DATA[12][204], DATA[12][176], DATA[12][162], DATA[12][148], DATA[12][134], DATA[12][116], DATA[12][102], DATA[12][88], DATA[12][74], DATA[12][46], DATA[12][32], DATA[12][18], DATA[12][4], DATA[15][254], DATA[15][240], DATA[15][226], DATA[15][212], DATA[15][184], DATA[15][170], DATA[15][156], DATA[15][142], DATA[15][124], DATA[15][110], DATA[15][96], DATA[15][82], DATA[15][54], DATA[15][40], DATA[15][26], DATA[15][12], DATA[15][247], DATA[15][233], DATA[15][219], DATA[15][205], DATA[15][177], DATA[15][163], DATA[15][149], DATA[15][135], DATA[15][117], DATA[15][103], DATA[15][89], DATA[15][75], DATA[15][47], DATA[15][33], DATA[15][19], DATA[15][5], DATA[14][254], DATA[14][240], DATA[14][226], DATA[14][212], DATA[14][184], DATA[14][170], DATA[14][156], DATA[14][142], DATA[14][124], DATA[14][110], DATA[14][96], DATA[14][82], DATA[14][54], DATA[14][40], DATA[14][26], DATA[14][12], DATA[14][247], DATA[14][233], DATA[14][219], DATA[14][205], DATA[14][177], DATA[14][163], DATA[14][149], DATA[14][135], DATA[14][117], DATA[14][103], DATA[14][89], DATA[14][75], DATA[14][47], DATA[14][33], DATA[14][19], DATA[14][5], DATA[13][254], DATA[13][240], DATA[13][226], DATA[13][212], DATA[13][184], DATA[13][170], DATA[13][156], DATA[13][142], DATA[13][124], DATA[13][110], DATA[13][96], DATA[13][82], DATA[13][54], DATA[13][40], DATA[13][26], DATA[13][12], DATA[13][247], DATA[13][233], DATA[13][219], DATA[13][205], DATA[13][177], DATA[13][163], DATA[13][149], DATA[13][135], DATA[13][117], DATA[13][103], DATA[13][89], DATA[13][75], DATA[13][47], DATA[13][33], DATA[13][19], DATA[13][5], DATA[12][254], DATA[12][240], DATA[12][226], DATA[12][212], DATA[12][184], DATA[12][170], DATA[12][156], DATA[12][142], DATA[12][124], DATA[12][110], DATA[12][96], DATA[12][82], DATA[12][54], DATA[12][40], DATA[12][26], DATA[12][12], DATA[12][247], DATA[12][233], DATA[12][219], DATA[12][205], DATA[12][177], DATA[12][163], DATA[12][149], DATA[12][135], DATA[12][117], DATA[12][103], DATA[12][89], DATA[12][75], DATA[12][47], DATA[12][33], DATA[12][19], DATA[12][5], DATA[15][255], DATA[15][241], DATA[15][227], DATA[15][213], DATA[15][185], DATA[15][171], DATA[15][157], DATA[15][143], DATA[15][125], DATA[15][111], DATA[15][97], DATA[15][83], DATA[15][55], DATA[15][41], DATA[15][27], DATA[15][13], DATA[15][248], DATA[15][234], DATA[15][220], DATA[15][206], DATA[15][178], DATA[15][164], DATA[15][150], DATA[15][136], DATA[15][118], DATA[15][104], DATA[15][90], DATA[15][76], DATA[15][48], DATA[15][34], DATA[15][20], DATA[15][6], DATA[14][255], DATA[14][241], DATA[14][227], DATA[14][213], DATA[14][185], DATA[14][171], DATA[14][157], DATA[14][143], DATA[14][125], DATA[14][111], DATA[14][97], DATA[14][83], DATA[14][55], DATA[14][41], DATA[14][27], DATA[14][13], DATA[14][248], DATA[14][234], DATA[14][220], DATA[14][206], DATA[14][178], DATA[14][164], DATA[14][150], DATA[14][136], DATA[14][118], DATA[14][104], DATA[14][90], DATA[14][76], DATA[14][48], DATA[14][34], DATA[14][20], DATA[14][6], DATA[13][255], DATA[13][241], DATA[13][227], DATA[13][213], DATA[13][185], DATA[13][171], DATA[13][157], DATA[13][143], DATA[13][125], DATA[13][111], DATA[13][97], DATA[13][83], DATA[13][55], DATA[13][41], DATA[13][27], DATA[13][13], DATA[13][248], DATA[13][234], DATA[13][220], DATA[13][206], DATA[13][178], DATA[13][164], DATA[13][150], DATA[13][136], DATA[13][118], DATA[13][104], DATA[13][90], DATA[13][76], DATA[13][48], DATA[13][34], DATA[13][20], DATA[13][6], DATA[12][255], DATA[12][241], DATA[12][227], DATA[12][213], DATA[12][185], DATA[12][171], DATA[12][157], DATA[12][143], DATA[12][125], DATA[12][111], DATA[12][97], DATA[12][83], DATA[12][55], DATA[12][41], DATA[12][27], DATA[12][13], DATA[12][248], DATA[12][234], DATA[12][220], DATA[12][206], DATA[12][178], DATA[12][164], DATA[12][150], DATA[12][136], DATA[12][118], DATA[12][104], DATA[12][90], DATA[12][76], DATA[12][48], DATA[12][34], DATA[12][20], DATA[12][6], DATA[11][249], DATA[11][235], DATA[11][221], DATA[11][207], DATA[11][179], DATA[11][165], DATA[11][151], DATA[11][137], DATA[11][119], DATA[11][105], DATA[11][91], DATA[11][77], DATA[11][49], DATA[11][35], DATA[11][21], DATA[11][7], DATA[11][242], DATA[11][228], DATA[11][214], DATA[11][200], DATA[11][172], DATA[11][158], DATA[11][144], DATA[11][130], DATA[11][112], DATA[11][98], DATA[11][84], DATA[11][70], DATA[11][42], DATA[11][28], DATA[11][14], DATA[11][0], DATA[10][249], DATA[10][235], DATA[10][221], DATA[10][207], DATA[10][179], DATA[10][165], DATA[10][151], DATA[10][137], DATA[10][119], DATA[10][105], DATA[10][91], DATA[10][77], DATA[10][49], DATA[10][35], DATA[10][21], DATA[10][7], DATA[10][242], DATA[10][228], DATA[10][214], DATA[10][200], DATA[10][172], DATA[10][158], DATA[10][144], DATA[10][130], DATA[10][112], DATA[10][98], DATA[10][84], DATA[10][70], DATA[10][42], DATA[10][28], DATA[10][14], DATA[10][0], DATA[9][249], DATA[9][235], DATA[9][221], DATA[9][207], DATA[9][179], DATA[9][165], DATA[9][151], DATA[9][137], DATA[9][119], DATA[9][105], DATA[9][91], DATA[9][77], DATA[9][49], DATA[9][35], DATA[9][21], DATA[9][7], DATA[9][242], DATA[9][228], DATA[9][214], DATA[9][200], DATA[9][172], DATA[9][158], DATA[9][144], DATA[9][130], DATA[9][112], DATA[9][98], DATA[9][84], DATA[9][70], DATA[9][42], DATA[9][28], DATA[9][14], DATA[9][0], DATA[8][249], DATA[8][235], DATA[8][221], DATA[8][207], DATA[8][179], DATA[8][165], DATA[8][151], DATA[8][137], DATA[8][119], DATA[8][105], DATA[8][91], DATA[8][77], DATA[8][49], DATA[8][35], DATA[8][21], DATA[8][7], DATA[8][242], DATA[8][228], DATA[8][214], DATA[8][200], DATA[8][172], DATA[8][158], DATA[8][144], DATA[8][130], DATA[8][112], DATA[8][98], DATA[8][84], DATA[8][70], DATA[8][42], DATA[8][28], DATA[8][14], DATA[8][0], DATA[11][250], DATA[11][236], DATA[11][222], DATA[11][208], DATA[11][180], DATA[11][166], DATA[11][152], DATA[11][138], DATA[11][120], DATA[11][106], DATA[11][92], DATA[11][78], DATA[11][50], DATA[11][36], DATA[11][22], DATA[11][8], DATA[11][243], DATA[11][229], DATA[11][215], DATA[11][201], DATA[11][173], DATA[11][159], DATA[11][145], DATA[11][131], DATA[11][113], DATA[11][99], DATA[11][85], DATA[11][71], DATA[11][43], DATA[11][29], DATA[11][15], DATA[11][1], DATA[10][250], DATA[10][236], DATA[10][222], DATA[10][208], DATA[10][180], DATA[10][166], DATA[10][152], DATA[10][138], DATA[10][120], DATA[10][106], DATA[10][92], DATA[10][78], DATA[10][50], DATA[10][36], DATA[10][22], DATA[10][8], DATA[10][243], DATA[10][229], DATA[10][215], DATA[10][201], DATA[10][173], DATA[10][159], DATA[10][145], DATA[10][131], DATA[10][113], DATA[10][99], DATA[10][85], DATA[10][71], DATA[10][43], DATA[10][29], DATA[10][15], DATA[10][1], DATA[9][250], DATA[9][236], DATA[9][222], DATA[9][208], DATA[9][180], DATA[9][166], DATA[9][152], DATA[9][138], DATA[9][120], DATA[9][106], DATA[9][92], DATA[9][78], DATA[9][50], DATA[9][36], DATA[9][22], DATA[9][8], DATA[9][243], DATA[9][229], DATA[9][215], DATA[9][201], DATA[9][173], DATA[9][159], DATA[9][145], DATA[9][131], DATA[9][113], DATA[9][99], DATA[9][85], DATA[9][71], DATA[9][43], DATA[9][29], DATA[9][15], DATA[9][1], DATA[8][250], DATA[8][236], DATA[8][222], DATA[8][208], DATA[8][180], DATA[8][166], DATA[8][152], DATA[8][138], DATA[8][120], DATA[8][106], DATA[8][92], DATA[8][78], DATA[8][50], DATA[8][36], DATA[8][22], DATA[8][8], DATA[8][243], DATA[8][229], DATA[8][215], DATA[8][201], DATA[8][173], DATA[8][159], DATA[8][145], DATA[8][131], DATA[8][113], DATA[8][99], DATA[8][85], DATA[8][71], DATA[8][43], DATA[8][29], DATA[8][15], DATA[8][1], DATA[11][251], DATA[11][237], DATA[11][223], DATA[11][209], DATA[11][181], DATA[11][167], DATA[11][153], DATA[11][139], DATA[11][121], DATA[11][107], DATA[11][93], DATA[11][79], DATA[11][51], DATA[11][37], DATA[11][23], DATA[11][9], DATA[11][244], DATA[11][230], DATA[11][216], DATA[11][202], DATA[11][174], DATA[11][160], DATA[11][146], DATA[11][132], DATA[11][114], DATA[11][100], DATA[11][86], DATA[11][72], DATA[11][44], DATA[11][30], DATA[11][16], DATA[11][2], DATA[10][251], DATA[10][237], DATA[10][223], DATA[10][209], DATA[10][181], DATA[10][167], DATA[10][153], DATA[10][139], DATA[10][121], DATA[10][107], DATA[10][93], DATA[10][79], DATA[10][51], DATA[10][37], DATA[10][23], DATA[10][9], DATA[10][244], DATA[10][230], DATA[10][216], DATA[10][202], DATA[10][174], DATA[10][160], DATA[10][146], DATA[10][132], DATA[10][114], DATA[10][100], DATA[10][86], DATA[10][72], DATA[10][44], DATA[10][30], DATA[10][16], DATA[10][2], DATA[9][251], DATA[9][237], DATA[9][223], DATA[9][209], DATA[9][181], DATA[9][167], DATA[9][153], DATA[9][139], DATA[9][121], DATA[9][107], DATA[9][93], DATA[9][79], DATA[9][51], DATA[9][37], DATA[9][23], DATA[9][9], DATA[9][244], DATA[9][230], DATA[9][216], DATA[9][202], DATA[9][174], DATA[9][160], DATA[9][146], DATA[9][132], DATA[9][114], DATA[9][100], DATA[9][86], DATA[9][72], DATA[9][44], DATA[9][30], DATA[9][16], DATA[9][2], DATA[8][251], DATA[8][237], DATA[8][223], DATA[8][209], DATA[8][181], DATA[8][167], DATA[8][153], DATA[8][139], DATA[8][121], DATA[8][107], DATA[8][93], DATA[8][79], DATA[8][51], DATA[8][37], DATA[8][23], DATA[8][9], DATA[8][244], DATA[8][230], DATA[8][216], DATA[8][202], DATA[8][174], DATA[8][160], DATA[8][146], DATA[8][132], DATA[8][114], DATA[8][100], DATA[8][86], DATA[8][72], DATA[8][44], DATA[8][30], DATA[8][16], DATA[8][2], DATA[11][252], DATA[11][238], DATA[11][224], DATA[11][210], DATA[11][182], DATA[11][168], DATA[11][154], DATA[11][140], DATA[11][122], DATA[11][108], DATA[11][94], DATA[11][80], DATA[11][52], DATA[11][38], DATA[11][24], DATA[11][10], DATA[11][245], DATA[11][231], DATA[11][217], DATA[11][203], DATA[11][175], DATA[11][161], DATA[11][147], DATA[11][133], DATA[11][115], DATA[11][101], DATA[11][87], DATA[11][73], DATA[11][45], DATA[11][31], DATA[11][17], DATA[11][3], DATA[10][252], DATA[10][238], DATA[10][224], DATA[10][210], DATA[10][182], DATA[10][168], DATA[10][154], DATA[10][140], DATA[10][122], DATA[10][108], DATA[10][94], DATA[10][80], DATA[10][52], DATA[10][38], DATA[10][24], DATA[10][10], DATA[10][245], DATA[10][231], DATA[10][217], DATA[10][203], DATA[10][175], DATA[10][161], DATA[10][147], DATA[10][133], DATA[10][115], DATA[10][101], DATA[10][87], DATA[10][73], DATA[10][45], DATA[10][31], DATA[10][17], DATA[10][3], DATA[9][252], DATA[9][238], DATA[9][224], DATA[9][210], DATA[9][182], DATA[9][168], DATA[9][154], DATA[9][140], DATA[9][122], DATA[9][108], DATA[9][94], DATA[9][80], DATA[9][52], DATA[9][38], DATA[9][24], DATA[9][10], DATA[9][245], DATA[9][231], DATA[9][217], DATA[9][203], DATA[9][175], DATA[9][161], DATA[9][147], DATA[9][133], DATA[9][115], DATA[9][101], DATA[9][87], DATA[9][73], DATA[9][45], DATA[9][31], DATA[9][17], DATA[9][3], DATA[8][252], DATA[8][238], DATA[8][224], DATA[8][210], DATA[8][182], DATA[8][168], DATA[8][154], DATA[8][140], DATA[8][122], DATA[8][108], DATA[8][94], DATA[8][80], DATA[8][52], DATA[8][38], DATA[8][24], DATA[8][10], DATA[8][245], DATA[8][231], DATA[8][217], DATA[8][203], DATA[8][175], DATA[8][161], DATA[8][147], DATA[8][133], DATA[8][115], DATA[8][101], DATA[8][87], DATA[8][73], DATA[8][45], DATA[8][31], DATA[8][17], DATA[8][3], DATA[11][253], DATA[11][239], DATA[11][225], DATA[11][211], DATA[11][183], DATA[11][169], DATA[11][155], DATA[11][141], DATA[11][123], DATA[11][109], DATA[11][95], DATA[11][81], DATA[11][53], DATA[11][39], DATA[11][25], DATA[11][11], DATA[11][246], DATA[11][232], DATA[11][218], DATA[11][204], DATA[11][176], DATA[11][162], DATA[11][148], DATA[11][134], DATA[11][116], DATA[11][102], DATA[11][88], DATA[11][74], DATA[11][46], DATA[11][32], DATA[11][18], DATA[11][4], DATA[10][253], DATA[10][239], DATA[10][225], DATA[10][211], DATA[10][183], DATA[10][169], DATA[10][155], DATA[10][141], DATA[10][123], DATA[10][109], DATA[10][95], DATA[10][81], DATA[10][53], DATA[10][39], DATA[10][25], DATA[10][11], DATA[10][246], DATA[10][232], DATA[10][218], DATA[10][204], DATA[10][176], DATA[10][162], DATA[10][148], DATA[10][134], DATA[10][116], DATA[10][102], DATA[10][88], DATA[10][74], DATA[10][46], DATA[10][32], DATA[10][18], DATA[10][4], DATA[9][253], DATA[9][239], DATA[9][225], DATA[9][211], DATA[9][183], DATA[9][169], DATA[9][155], DATA[9][141], DATA[9][123], DATA[9][109], DATA[9][95], DATA[9][81], DATA[9][53], DATA[9][39], DATA[9][25], DATA[9][11], DATA[9][246], DATA[9][232], DATA[9][218], DATA[9][204], DATA[9][176], DATA[9][162], DATA[9][148], DATA[9][134], DATA[9][116], DATA[9][102], DATA[9][88], DATA[9][74], DATA[9][46], DATA[9][32], DATA[9][18], DATA[9][4], DATA[8][253], DATA[8][239], DATA[8][225], DATA[8][211], DATA[8][183], DATA[8][169], DATA[8][155], DATA[8][141], DATA[8][123], DATA[8][109], DATA[8][95], DATA[8][81], DATA[8][53], DATA[8][39], DATA[8][25], DATA[8][11], DATA[8][246], DATA[8][232], DATA[8][218], DATA[8][204], DATA[8][176], DATA[8][162], DATA[8][148], DATA[8][134], DATA[8][116], DATA[8][102], DATA[8][88], DATA[8][74], DATA[8][46], DATA[8][32], DATA[8][18], DATA[8][4], DATA[11][254], DATA[11][240], DATA[11][226], DATA[11][212], DATA[11][184], DATA[11][170], DATA[11][156], DATA[11][142], DATA[11][124], DATA[11][110], DATA[11][96], DATA[11][82], DATA[11][54], DATA[11][40], DATA[11][26], DATA[11][12], DATA[11][247], DATA[11][233], DATA[11][219], DATA[11][205], DATA[11][177], DATA[11][163], DATA[11][149], DATA[11][135], DATA[11][117], DATA[11][103], DATA[11][89], DATA[11][75], DATA[11][47], DATA[11][33], DATA[11][19], DATA[11][5], DATA[10][254], DATA[10][240], DATA[10][226], DATA[10][212], DATA[10][184], DATA[10][170], DATA[10][156], DATA[10][142], DATA[10][124], DATA[10][110], DATA[10][96], DATA[10][82], DATA[10][54], DATA[10][40], DATA[10][26], DATA[10][12], DATA[10][247], DATA[10][233], DATA[10][219], DATA[10][205], DATA[10][177], DATA[10][163], DATA[10][149], DATA[10][135], DATA[10][117], DATA[10][103], DATA[10][89], DATA[10][75], DATA[10][47], DATA[10][33], DATA[10][19], DATA[10][5], DATA[9][254], DATA[9][240], DATA[9][226], DATA[9][212], DATA[9][184], DATA[9][170], DATA[9][156], DATA[9][142], DATA[9][124], DATA[9][110], DATA[9][96], DATA[9][82], DATA[9][54], DATA[9][40], DATA[9][26], DATA[9][12], DATA[9][247], DATA[9][233], DATA[9][219], DATA[9][205], DATA[9][177], DATA[9][163], DATA[9][149], DATA[9][135], DATA[9][117], DATA[9][103], DATA[9][89], DATA[9][75], DATA[9][47], DATA[9][33], DATA[9][19], DATA[9][5], DATA[8][254], DATA[8][240], DATA[8][226], DATA[8][212], DATA[8][184], DATA[8][170], DATA[8][156], DATA[8][142], DATA[8][124], DATA[8][110], DATA[8][96], DATA[8][82], DATA[8][54], DATA[8][40], DATA[8][26], DATA[8][12], DATA[8][247], DATA[8][233], DATA[8][219], DATA[8][205], DATA[8][177], DATA[8][163], DATA[8][149], DATA[8][135], DATA[8][117], DATA[8][103], DATA[8][89], DATA[8][75], DATA[8][47], DATA[8][33], DATA[8][19], DATA[8][5], DATA[11][255], DATA[11][241], DATA[11][227], DATA[11][213], DATA[11][185], DATA[11][171], DATA[11][157], DATA[11][143], DATA[11][125], DATA[11][111], DATA[11][97], DATA[11][83], DATA[11][55], DATA[11][41], DATA[11][27], DATA[11][13], DATA[11][248], DATA[11][234], DATA[11][220], DATA[11][206], DATA[11][178], DATA[11][164], DATA[11][150], DATA[11][136], DATA[11][118], DATA[11][104], DATA[11][90], DATA[11][76], DATA[11][48], DATA[11][34], DATA[11][20], DATA[11][6], DATA[10][255], DATA[10][241], DATA[10][227], DATA[10][213], DATA[10][185], DATA[10][171], DATA[10][157], DATA[10][143], DATA[10][125], DATA[10][111], DATA[10][97], DATA[10][83], DATA[10][55], DATA[10][41], DATA[10][27], DATA[10][13], DATA[10][248], DATA[10][234], DATA[10][220], DATA[10][206], DATA[10][178], DATA[10][164], DATA[10][150], DATA[10][136], DATA[10][118], DATA[10][104], DATA[10][90], DATA[10][76], DATA[10][48], DATA[10][34], DATA[10][20], DATA[10][6], DATA[9][255], DATA[9][241], DATA[9][227], DATA[9][213], DATA[9][185], DATA[9][171], DATA[9][157], DATA[9][143], DATA[9][125], DATA[9][111], DATA[9][97], DATA[9][83], DATA[9][55], DATA[9][41], DATA[9][27], DATA[9][13], DATA[9][248], DATA[9][234], DATA[9][220], DATA[9][206], DATA[9][178], DATA[9][164], DATA[9][150], DATA[9][136], DATA[9][118], DATA[9][104], DATA[9][90], DATA[9][76], DATA[9][48], DATA[9][34], DATA[9][20], DATA[9][6], DATA[8][255], DATA[8][241], DATA[8][227], DATA[8][213], DATA[8][185], DATA[8][171], DATA[8][157], DATA[8][143], DATA[8][125], DATA[8][111], DATA[8][97], DATA[8][83], DATA[8][55], DATA[8][41], DATA[8][27], DATA[8][13], DATA[8][248], DATA[8][234], DATA[8][220], DATA[8][206], DATA[8][178], DATA[8][164], DATA[8][150], DATA[8][136], DATA[8][118], DATA[8][104], DATA[8][90], DATA[8][76], DATA[8][48], DATA[8][34], DATA[8][20], DATA[8][6], DATA[7][249], DATA[7][235], DATA[7][221], DATA[7][207], DATA[7][179], DATA[7][165], DATA[7][151], DATA[7][137], DATA[7][119], DATA[7][105], DATA[7][91], DATA[7][77], DATA[7][49], DATA[7][35], DATA[7][21], DATA[7][7], DATA[7][242], DATA[7][228], DATA[7][214], DATA[7][200], DATA[7][172], DATA[7][158], DATA[7][144], DATA[7][130], DATA[7][112], DATA[7][98], DATA[7][84], DATA[7][70], DATA[7][42], DATA[7][28], DATA[7][14], DATA[7][0], DATA[6][249], DATA[6][235], DATA[6][221], DATA[6][207], DATA[6][179], DATA[6][165], DATA[6][151], DATA[6][137], DATA[6][119], DATA[6][105], DATA[6][91], DATA[6][77], DATA[6][49], DATA[6][35], DATA[6][21], DATA[6][7], DATA[6][242], DATA[6][228], DATA[6][214], DATA[6][200], DATA[6][172], DATA[6][158], DATA[6][144], DATA[6][130], DATA[6][112], DATA[6][98], DATA[6][84], DATA[6][70], DATA[6][42], DATA[6][28], DATA[6][14], DATA[6][0], DATA[5][249], DATA[5][235], DATA[5][221], DATA[5][207], DATA[5][179], DATA[5][165], DATA[5][151], DATA[5][137], DATA[5][119], DATA[5][105], DATA[5][91], DATA[5][77], DATA[5][49], DATA[5][35], DATA[5][21], DATA[5][7], DATA[5][242], DATA[5][228], DATA[5][214], DATA[5][200], DATA[5][172], DATA[5][158], DATA[5][144], DATA[5][130], DATA[5][112], DATA[5][98], DATA[5][84], DATA[5][70], DATA[5][42], DATA[5][28], DATA[5][14], DATA[5][0], DATA[4][249], DATA[4][235], DATA[4][221], DATA[4][207], DATA[4][179], DATA[4][165], DATA[4][151], DATA[4][137], DATA[4][119], DATA[4][105], DATA[4][91], DATA[4][77], DATA[4][49], DATA[4][35], DATA[4][21], DATA[4][7], DATA[4][242], DATA[4][228], DATA[4][214], DATA[4][200], DATA[4][172], DATA[4][158], DATA[4][144], DATA[4][130], DATA[4][112], DATA[4][98], DATA[4][84], DATA[4][70], DATA[4][42], DATA[4][28], DATA[4][14], DATA[4][0], DATA[7][250], DATA[7][236], DATA[7][222], DATA[7][208], DATA[7][180], DATA[7][166], DATA[7][152], DATA[7][138], DATA[7][120], DATA[7][106], DATA[7][92], DATA[7][78], DATA[7][50], DATA[7][36], DATA[7][22], DATA[7][8], DATA[7][243], DATA[7][229], DATA[7][215], DATA[7][201], DATA[7][173], DATA[7][159], DATA[7][145], DATA[7][131], DATA[7][113], DATA[7][99], DATA[7][85], DATA[7][71], DATA[7][43], DATA[7][29], DATA[7][15], DATA[7][1], DATA[6][250], DATA[6][236], DATA[6][222], DATA[6][208], DATA[6][180], DATA[6][166], DATA[6][152], DATA[6][138], DATA[6][120], DATA[6][106], DATA[6][92], DATA[6][78], DATA[6][50], DATA[6][36], DATA[6][22], DATA[6][8], DATA[6][243], DATA[6][229], DATA[6][215], DATA[6][201], DATA[6][173], DATA[6][159], DATA[6][145], DATA[6][131], DATA[6][113], DATA[6][99], DATA[6][85], DATA[6][71], DATA[6][43], DATA[6][29], DATA[6][15], DATA[6][1], DATA[5][250], DATA[5][236], DATA[5][222], DATA[5][208], DATA[5][180], DATA[5][166], DATA[5][152], DATA[5][138], DATA[5][120], DATA[5][106], DATA[5][92], DATA[5][78], DATA[5][50], DATA[5][36], DATA[5][22], DATA[5][8], DATA[5][243], DATA[5][229], DATA[5][215], DATA[5][201], DATA[5][173], DATA[5][159], DATA[5][145], DATA[5][131], DATA[5][113], DATA[5][99], DATA[5][85], DATA[5][71], DATA[5][43], DATA[5][29], DATA[5][15], DATA[5][1], DATA[4][250], DATA[4][236], DATA[4][222], DATA[4][208], DATA[4][180], DATA[4][166], DATA[4][152], DATA[4][138], DATA[4][120], DATA[4][106], DATA[4][92], DATA[4][78], DATA[4][50], DATA[4][36], DATA[4][22], DATA[4][8], DATA[4][243], DATA[4][229], DATA[4][215], DATA[4][201], DATA[4][173], DATA[4][159], DATA[4][145], DATA[4][131], DATA[4][113], DATA[4][99], DATA[4][85], DATA[4][71], DATA[4][43], DATA[4][29], DATA[4][15], DATA[4][1], DATA[7][251], DATA[7][237], DATA[7][223], DATA[7][209], DATA[7][181], DATA[7][167], DATA[7][153], DATA[7][139], DATA[7][121], DATA[7][107], DATA[7][93], DATA[7][79], DATA[7][51], DATA[7][37], DATA[7][23], DATA[7][9], DATA[7][244], DATA[7][230], DATA[7][216], DATA[7][202], DATA[7][174], DATA[7][160], DATA[7][146], DATA[7][132], DATA[7][114], DATA[7][100], DATA[7][86], DATA[7][72], DATA[7][44], DATA[7][30], DATA[7][16], DATA[7][2], DATA[6][251], DATA[6][237], DATA[6][223], DATA[6][209], DATA[6][181], DATA[6][167], DATA[6][153], DATA[6][139], DATA[6][121], DATA[6][107], DATA[6][93], DATA[6][79], DATA[6][51], DATA[6][37], DATA[6][23], DATA[6][9], DATA[6][244], DATA[6][230], DATA[6][216], DATA[6][202], DATA[6][174], DATA[6][160], DATA[6][146], DATA[6][132], DATA[6][114], DATA[6][100], DATA[6][86], DATA[6][72], DATA[6][44], DATA[6][30], DATA[6][16], DATA[6][2], DATA[5][251], DATA[5][237], DATA[5][223], DATA[5][209], DATA[5][181], DATA[5][167], DATA[5][153], DATA[5][139], DATA[5][121], DATA[5][107], DATA[5][93], DATA[5][79], DATA[5][51], DATA[5][37], DATA[5][23], DATA[5][9], DATA[5][244], DATA[5][230], DATA[5][216], DATA[5][202], DATA[5][174], DATA[5][160], DATA[5][146], DATA[5][132], DATA[5][114], DATA[5][100], DATA[5][86], DATA[5][72], DATA[5][44], DATA[5][30], DATA[5][16], DATA[5][2], DATA[4][251], DATA[4][237], DATA[4][223], DATA[4][209], DATA[4][181], DATA[4][167], DATA[4][153], DATA[4][139], DATA[4][121], DATA[4][107], DATA[4][93], DATA[4][79], DATA[4][51], DATA[4][37], DATA[4][23], DATA[4][9], DATA[4][244], DATA[4][230], DATA[4][216], DATA[4][202], DATA[4][174], DATA[4][160], DATA[4][146], DATA[4][132], DATA[4][114], DATA[4][100], DATA[4][86], DATA[4][72], DATA[4][44], DATA[4][30], DATA[4][16], DATA[4][2], DATA[7][252], DATA[7][238], DATA[7][224], DATA[7][210], DATA[7][182], DATA[7][168], DATA[7][154], DATA[7][140], DATA[7][122], DATA[7][108], DATA[7][94], DATA[7][80], DATA[7][52], DATA[7][38], DATA[7][24], DATA[7][10], DATA[7][245], DATA[7][231], DATA[7][217], DATA[7][203], DATA[7][175], DATA[7][161], DATA[7][147], DATA[7][133], DATA[7][115], DATA[7][101], DATA[7][87], DATA[7][73], DATA[7][45], DATA[7][31], DATA[7][17], DATA[7][3], DATA[6][252], DATA[6][238], DATA[6][224], DATA[6][210], DATA[6][182], DATA[6][168], DATA[6][154], DATA[6][140], DATA[6][122], DATA[6][108], DATA[6][94], DATA[6][80], DATA[6][52], DATA[6][38], DATA[6][24], DATA[6][10], DATA[6][245], DATA[6][231], DATA[6][217], DATA[6][203], DATA[6][175], DATA[6][161], DATA[6][147], DATA[6][133], DATA[6][115], DATA[6][101], DATA[6][87], DATA[6][73], DATA[6][45], DATA[6][31], DATA[6][17], DATA[6][3], DATA[5][252], DATA[5][238], DATA[5][224], DATA[5][210], DATA[5][182], DATA[5][168], DATA[5][154], DATA[5][140], DATA[5][122], DATA[5][108], DATA[5][94], DATA[5][80], DATA[5][52], DATA[5][38], DATA[5][24], DATA[5][10], DATA[5][245], DATA[5][231], DATA[5][217], DATA[5][203], DATA[5][175], DATA[5][161], DATA[5][147], DATA[5][133], DATA[5][115], DATA[5][101], DATA[5][87], DATA[5][73], DATA[5][45], DATA[5][31], DATA[5][17], DATA[5][3], DATA[4][252], DATA[4][238], DATA[4][224], DATA[4][210], DATA[4][182], DATA[4][168], DATA[4][154], DATA[4][140], DATA[4][122], DATA[4][108], DATA[4][94], DATA[4][80], DATA[4][52], DATA[4][38], DATA[4][24], DATA[4][10], DATA[4][245], DATA[4][231], DATA[4][217], DATA[4][203], DATA[4][175], DATA[4][161], DATA[4][147], DATA[4][133], DATA[4][115], DATA[4][101], DATA[4][87], DATA[4][73], DATA[4][45], DATA[4][31], DATA[4][17], DATA[4][3], DATA[7][253], DATA[7][239], DATA[7][225], DATA[7][211], DATA[7][183], DATA[7][169], DATA[7][155], DATA[7][141], DATA[7][123], DATA[7][109], DATA[7][95], DATA[7][81], DATA[7][53], DATA[7][39], DATA[7][25], DATA[7][11], DATA[7][246], DATA[7][232], DATA[7][218], DATA[7][204], DATA[7][176], DATA[7][162], DATA[7][148], DATA[7][134], DATA[7][116], DATA[7][102], DATA[7][88], DATA[7][74], DATA[7][46], DATA[7][32], DATA[7][18], DATA[7][4], DATA[6][253], DATA[6][239], DATA[6][225], DATA[6][211], DATA[6][183], DATA[6][169], DATA[6][155], DATA[6][141], DATA[6][123], DATA[6][109], DATA[6][95], DATA[6][81], DATA[6][53], DATA[6][39], DATA[6][25], DATA[6][11], DATA[6][246], DATA[6][232], DATA[6][218], DATA[6][204], DATA[6][176], DATA[6][162], DATA[6][148], DATA[6][134], DATA[6][116], DATA[6][102], DATA[6][88], DATA[6][74], DATA[6][46], DATA[6][32], DATA[6][18], DATA[6][4], DATA[5][253], DATA[5][239], DATA[5][225], DATA[5][211], DATA[5][183], DATA[5][169], DATA[5][155], DATA[5][141], DATA[5][123], DATA[5][109], DATA[5][95], DATA[5][81], DATA[5][53], DATA[5][39], DATA[5][25], DATA[5][11], DATA[5][246], DATA[5][232], DATA[5][218], DATA[5][204], DATA[5][176], DATA[5][162], DATA[5][148], DATA[5][134], DATA[5][116], DATA[5][102], DATA[5][88], DATA[5][74], DATA[5][46], DATA[5][32], DATA[5][18], DATA[5][4], DATA[4][253], DATA[4][239], DATA[4][225], DATA[4][211], DATA[4][183], DATA[4][169], DATA[4][155], DATA[4][141], DATA[4][123], DATA[4][109], DATA[4][95], DATA[4][81], DATA[4][53], DATA[4][39], DATA[4][25], DATA[4][11], DATA[4][246], DATA[4][232], DATA[4][218], DATA[4][204], DATA[4][176], DATA[4][162], DATA[4][148], DATA[4][134], DATA[4][116], DATA[4][102], DATA[4][88], DATA[4][74], DATA[4][46], DATA[4][32], DATA[4][18], DATA[4][4], DATA[7][254], DATA[7][240], DATA[7][226], DATA[7][212], DATA[7][184], DATA[7][170], DATA[7][156], DATA[7][142], DATA[7][124], DATA[7][110], DATA[7][96], DATA[7][82], DATA[7][54], DATA[7][40], DATA[7][26], DATA[7][12], DATA[7][247], DATA[7][233], DATA[7][219], DATA[7][205], DATA[7][177], DATA[7][163], DATA[7][149], DATA[7][135], DATA[7][117], DATA[7][103], DATA[7][89], DATA[7][75], DATA[7][47], DATA[7][33], DATA[7][19], DATA[7][5], DATA[6][254], DATA[6][240], DATA[6][226], DATA[6][212], DATA[6][184], DATA[6][170], DATA[6][156], DATA[6][142], DATA[6][124], DATA[6][110], DATA[6][96], DATA[6][82], DATA[6][54], DATA[6][40], DATA[6][26], DATA[6][12], DATA[6][247], DATA[6][233], DATA[6][219], DATA[6][205], DATA[6][177], DATA[6][163], DATA[6][149], DATA[6][135], DATA[6][117], DATA[6][103], DATA[6][89], DATA[6][75], DATA[6][47], DATA[6][33], DATA[6][19], DATA[6][5], DATA[5][254], DATA[5][240], DATA[5][226], DATA[5][212], DATA[5][184], DATA[5][170], DATA[5][156], DATA[5][142], DATA[5][124], DATA[5][110], DATA[5][96], DATA[5][82], DATA[5][54], DATA[5][40], DATA[5][26], DATA[5][12], DATA[5][247], DATA[5][233], DATA[5][219], DATA[5][205], DATA[5][177], DATA[5][163], DATA[5][149], DATA[5][135], DATA[5][117], DATA[5][103], DATA[5][89], DATA[5][75], DATA[5][47], DATA[5][33], DATA[5][19], DATA[5][5], DATA[4][254], DATA[4][240], DATA[4][226], DATA[4][212], DATA[4][184], DATA[4][170], DATA[4][156], DATA[4][142], DATA[4][124], DATA[4][110], DATA[4][96], DATA[4][82], DATA[4][54], DATA[4][40], DATA[4][26], DATA[4][12], DATA[4][247], DATA[4][233], DATA[4][219], DATA[4][205], DATA[4][177], DATA[4][163], DATA[4][149], DATA[4][135], DATA[4][117], DATA[4][103], DATA[4][89], DATA[4][75], DATA[4][47], DATA[4][33], DATA[4][19], DATA[4][5], DATA[7][255], DATA[7][241], DATA[7][227], DATA[7][213], DATA[7][185], DATA[7][171], DATA[7][157], DATA[7][143], DATA[7][125], DATA[7][111], DATA[7][97], DATA[7][83], DATA[7][55], DATA[7][41], DATA[7][27], DATA[7][13], DATA[7][248], DATA[7][234], DATA[7][220], DATA[7][206], DATA[7][178], DATA[7][164], DATA[7][150], DATA[7][136], DATA[7][118], DATA[7][104], DATA[7][90], DATA[7][76], DATA[7][48], DATA[7][34], DATA[7][20], DATA[7][6], DATA[6][255], DATA[6][241], DATA[6][227], DATA[6][213], DATA[6][185], DATA[6][171], DATA[6][157], DATA[6][143], DATA[6][125], DATA[6][111], DATA[6][97], DATA[6][83], DATA[6][55], DATA[6][41], DATA[6][27], DATA[6][13], DATA[6][248], DATA[6][234], DATA[6][220], DATA[6][206], DATA[6][178], DATA[6][164], DATA[6][150], DATA[6][136], DATA[6][118], DATA[6][104], DATA[6][90], DATA[6][76], DATA[6][48], DATA[6][34], DATA[6][20], DATA[6][6], DATA[5][255], DATA[5][241], DATA[5][227], DATA[5][213], DATA[5][185], DATA[5][171], DATA[5][157], DATA[5][143], DATA[5][125], DATA[5][111], DATA[5][97], DATA[5][83], DATA[5][55], DATA[5][41], DATA[5][27], DATA[5][13], DATA[5][248], DATA[5][234], DATA[5][220], DATA[5][206], DATA[5][178], DATA[5][164], DATA[5][150], DATA[5][136], DATA[5][118], DATA[5][104], DATA[5][90], DATA[5][76], DATA[5][48], DATA[5][34], DATA[5][20], DATA[5][6], DATA[4][255], DATA[4][241], DATA[4][227], DATA[4][213], DATA[4][185], DATA[4][171], DATA[4][157], DATA[4][143], DATA[4][125], DATA[4][111], DATA[4][97], DATA[4][83], DATA[4][55], DATA[4][41], DATA[4][27], DATA[4][13], DATA[4][248], DATA[4][234], DATA[4][220], DATA[4][206], DATA[4][178], DATA[4][164], DATA[4][150], DATA[4][136], DATA[4][118], DATA[4][104], DATA[4][90], DATA[4][76], DATA[4][48], DATA[4][34], DATA[4][20], DATA[4][6], DATA[3][249], DATA[3][235], DATA[3][221], DATA[3][207], DATA[3][179], DATA[3][165], DATA[3][151], DATA[3][137], DATA[3][119], DATA[3][105], DATA[3][91], DATA[3][77], DATA[3][49], DATA[3][35], DATA[3][21], DATA[3][7], DATA[3][242], DATA[3][228], DATA[3][214], DATA[3][200], DATA[3][172], DATA[3][158], DATA[3][144], DATA[3][130], DATA[3][112], DATA[3][98], DATA[3][84], DATA[3][70], DATA[3][42], DATA[3][28], DATA[3][14], DATA[3][0], DATA[2][249], DATA[2][235], DATA[2][221], DATA[2][207], DATA[2][179], DATA[2][165], DATA[2][151], DATA[2][137], DATA[2][119], DATA[2][105], DATA[2][91], DATA[2][77], DATA[2][49], DATA[2][35], DATA[2][21], DATA[2][7], DATA[2][242], DATA[2][228], DATA[2][214], DATA[2][200], DATA[2][172], DATA[2][158], DATA[2][144], DATA[2][130], DATA[2][112], DATA[2][98], DATA[2][84], DATA[2][70], DATA[2][42], DATA[2][28], DATA[2][14], DATA[2][0], DATA[1][249], DATA[1][235], DATA[1][221], DATA[1][207], DATA[1][179], DATA[1][165], DATA[1][151], DATA[1][137], DATA[1][119], DATA[1][105], DATA[1][91], DATA[1][77], DATA[1][49], DATA[1][35], DATA[1][21], DATA[1][7], DATA[1][242], DATA[1][228], DATA[1][214], DATA[1][200], DATA[1][172], DATA[1][158], DATA[1][144], DATA[1][130], DATA[1][112], DATA[1][98], DATA[1][84], DATA[1][70], DATA[1][42], DATA[1][28], DATA[1][14], DATA[1][0], DATA[0][249], DATA[0][235], DATA[0][221], DATA[0][207], DATA[0][179], DATA[0][165], DATA[0][151], DATA[0][137], DATA[0][119], DATA[0][105], DATA[0][91], DATA[0][77], DATA[0][49], DATA[0][35], DATA[0][21], DATA[0][7], DATA[0][242], DATA[0][228], DATA[0][214], DATA[0][200], DATA[0][172], DATA[0][158], DATA[0][144], DATA[0][130], DATA[0][112], DATA[0][98], DATA[0][84], DATA[0][70], DATA[0][42], DATA[0][28], DATA[0][14], DATA[0][0], DATA[3][250], DATA[3][236], DATA[3][222], DATA[3][208], DATA[3][180], DATA[3][166], DATA[3][152], DATA[3][138], DATA[3][120], DATA[3][106], DATA[3][92], DATA[3][78], DATA[3][50], DATA[3][36], DATA[3][22], DATA[3][8], DATA[3][243], DATA[3][229], DATA[3][215], DATA[3][201], DATA[3][173], DATA[3][159], DATA[3][145], DATA[3][131], DATA[3][113], DATA[3][99], DATA[3][85], DATA[3][71], DATA[3][43], DATA[3][29], DATA[3][15], DATA[3][1], DATA[2][250], DATA[2][236], DATA[2][222], DATA[2][208], DATA[2][180], DATA[2][166], DATA[2][152], DATA[2][138], DATA[2][120], DATA[2][106], DATA[2][92], DATA[2][78], DATA[2][50], DATA[2][36], DATA[2][22], DATA[2][8], DATA[2][243], DATA[2][229], DATA[2][215], DATA[2][201], DATA[2][173], DATA[2][159], DATA[2][145], DATA[2][131], DATA[2][113], DATA[2][99], DATA[2][85], DATA[2][71], DATA[2][43], DATA[2][29], DATA[2][15], DATA[2][1], DATA[1][250], DATA[1][236], DATA[1][222], DATA[1][208], DATA[1][180], DATA[1][166], DATA[1][152], DATA[1][138], DATA[1][120], DATA[1][106], DATA[1][92], DATA[1][78], DATA[1][50], DATA[1][36], DATA[1][22], DATA[1][8], DATA[1][243], DATA[1][229], DATA[1][215], DATA[1][201], DATA[1][173], DATA[1][159], DATA[1][145], DATA[1][131], DATA[1][113], DATA[1][99], DATA[1][85], DATA[1][71], DATA[1][43], DATA[1][29], DATA[1][15], DATA[1][1], DATA[0][250], DATA[0][236], DATA[0][222], DATA[0][208], DATA[0][180], DATA[0][166], DATA[0][152], DATA[0][138], DATA[0][120], DATA[0][106], DATA[0][92], DATA[0][78], DATA[0][50], DATA[0][36], DATA[0][22], DATA[0][8], DATA[0][243], DATA[0][229], DATA[0][215], DATA[0][201], DATA[0][173], DATA[0][159], DATA[0][145], DATA[0][131], DATA[0][113], DATA[0][99], DATA[0][85], DATA[0][71], DATA[0][43], DATA[0][29], DATA[0][15], DATA[0][1], DATA[3][251], DATA[3][237], DATA[3][223], DATA[3][209], DATA[3][181], DATA[3][167], DATA[3][153], DATA[3][139], DATA[3][121], DATA[3][107], DATA[3][93], DATA[3][79], DATA[3][51], DATA[3][37], DATA[3][23], DATA[3][9], DATA[3][244], DATA[3][230], DATA[3][216], DATA[3][202], DATA[3][174], DATA[3][160], DATA[3][146], DATA[3][132], DATA[3][114], DATA[3][100], DATA[3][86], DATA[3][72], DATA[3][44], DATA[3][30], DATA[3][16], DATA[3][2], DATA[2][251], DATA[2][237], DATA[2][223], DATA[2][209], DATA[2][181], DATA[2][167], DATA[2][153], DATA[2][139], DATA[2][121], DATA[2][107], DATA[2][93], DATA[2][79], DATA[2][51], DATA[2][37], DATA[2][23], DATA[2][9], DATA[2][244], DATA[2][230], DATA[2][216], DATA[2][202], DATA[2][174], DATA[2][160], DATA[2][146], DATA[2][132], DATA[2][114], DATA[2][100], DATA[2][86], DATA[2][72], DATA[2][44], DATA[2][30], DATA[2][16], DATA[2][2], DATA[1][251], DATA[1][237], DATA[1][223], DATA[1][209], DATA[1][181], DATA[1][167], DATA[1][153], DATA[1][139], DATA[1][121], DATA[1][107], DATA[1][93], DATA[1][79], DATA[1][51], DATA[1][37], DATA[1][23], DATA[1][9], DATA[1][244], DATA[1][230], DATA[1][216], DATA[1][202], DATA[1][174], DATA[1][160], DATA[1][146], DATA[1][132], DATA[1][114], DATA[1][100], DATA[1][86], DATA[1][72], DATA[1][44], DATA[1][30], DATA[1][16], DATA[1][2], DATA[0][251], DATA[0][237], DATA[0][223], DATA[0][209], DATA[0][181], DATA[0][167], DATA[0][153], DATA[0][139], DATA[0][121], DATA[0][107], DATA[0][93], DATA[0][79], DATA[0][51], DATA[0][37], DATA[0][23], DATA[0][9], DATA[0][244], DATA[0][230], DATA[0][216], DATA[0][202], DATA[0][174], DATA[0][160], DATA[0][146], DATA[0][132], DATA[0][114], DATA[0][100], DATA[0][86], DATA[0][72], DATA[0][44], DATA[0][30], DATA[0][16], DATA[0][2], DATA[3][252], DATA[3][238], DATA[3][224], DATA[3][210], DATA[3][182], DATA[3][168], DATA[3][154], DATA[3][140], DATA[3][122], DATA[3][108], DATA[3][94], DATA[3][80], DATA[3][52], DATA[3][38], DATA[3][24], DATA[3][10], DATA[3][245], DATA[3][231], DATA[3][217], DATA[3][203], DATA[3][175], DATA[3][161], DATA[3][147], DATA[3][133], DATA[3][115], DATA[3][101], DATA[3][87], DATA[3][73], DATA[3][45], DATA[3][31], DATA[3][17], DATA[3][3], DATA[2][252], DATA[2][238], DATA[2][224], DATA[2][210], DATA[2][182], DATA[2][168], DATA[2][154], DATA[2][140], DATA[2][122], DATA[2][108], DATA[2][94], DATA[2][80], DATA[2][52], DATA[2][38], DATA[2][24], DATA[2][10], DATA[2][245], DATA[2][231], DATA[2][217], DATA[2][203], DATA[2][175], DATA[2][161], DATA[2][147], DATA[2][133], DATA[2][115], DATA[2][101], DATA[2][87], DATA[2][73], DATA[2][45], DATA[2][31], DATA[2][17], DATA[2][3], DATA[1][252], DATA[1][238], DATA[1][224], DATA[1][210], DATA[1][182], DATA[1][168], DATA[1][154], DATA[1][140], DATA[1][122], DATA[1][108], DATA[1][94], DATA[1][80], DATA[1][52], DATA[1][38], DATA[1][24], DATA[1][10], DATA[1][245], DATA[1][231], DATA[1][217], DATA[1][203], DATA[1][175], DATA[1][161], DATA[1][147], DATA[1][133], DATA[1][115], DATA[1][101], DATA[1][87], DATA[1][73], DATA[1][45], DATA[1][31], DATA[1][17], DATA[1][3], DATA[0][252], DATA[0][238], DATA[0][224], DATA[0][210], DATA[0][182], DATA[0][168], DATA[0][154], DATA[0][140], DATA[0][122], DATA[0][108], DATA[0][94], DATA[0][80], DATA[0][52], DATA[0][38], DATA[0][24], DATA[0][10], DATA[0][245], DATA[0][231], DATA[0][217], DATA[0][203], DATA[0][175], DATA[0][161], DATA[0][147], DATA[0][133], DATA[0][115], DATA[0][101], DATA[0][87], DATA[0][73], DATA[0][45], DATA[0][31], DATA[0][17], DATA[0][3], DATA[3][253], DATA[3][239], DATA[3][225], DATA[3][211], DATA[3][183], DATA[3][169], DATA[3][155], DATA[3][141], DATA[3][123], DATA[3][109], DATA[3][95], DATA[3][81], DATA[3][53], DATA[3][39], DATA[3][25], DATA[3][11], DATA[3][246], DATA[3][232], DATA[3][218], DATA[3][204], DATA[3][176], DATA[3][162], DATA[3][148], DATA[3][134], DATA[3][116], DATA[3][102], DATA[3][88], DATA[3][74], DATA[3][46], DATA[3][32], DATA[3][18], DATA[3][4], DATA[2][253], DATA[2][239], DATA[2][225], DATA[2][211], DATA[2][183], DATA[2][169], DATA[2][155], DATA[2][141], DATA[2][123], DATA[2][109], DATA[2][95], DATA[2][81], DATA[2][53], DATA[2][39], DATA[2][25], DATA[2][11], DATA[2][246], DATA[2][232], DATA[2][218], DATA[2][204], DATA[2][176], DATA[2][162], DATA[2][148], DATA[2][134], DATA[2][116], DATA[2][102], DATA[2][88], DATA[2][74], DATA[2][46], DATA[2][32], DATA[2][18], DATA[2][4], DATA[1][253], DATA[1][239], DATA[1][225], DATA[1][211], DATA[1][183], DATA[1][169], DATA[1][155], DATA[1][141], DATA[1][123], DATA[1][109], DATA[1][95], DATA[1][81], DATA[1][53], DATA[1][39], DATA[1][25], DATA[1][11], DATA[1][246], DATA[1][232], DATA[1][218], DATA[1][204], DATA[1][176], DATA[1][162], DATA[1][148], DATA[1][134], DATA[1][116], DATA[1][102], DATA[1][88], DATA[1][74], DATA[1][46], DATA[1][32], DATA[1][18], DATA[1][4], DATA[0][253], DATA[0][239], DATA[0][225], DATA[0][211], DATA[0][183], DATA[0][169], DATA[0][155], DATA[0][141], DATA[0][123], DATA[0][109], DATA[0][95], DATA[0][81], DATA[0][53], DATA[0][39], DATA[0][25], DATA[0][11], DATA[0][246], DATA[0][232], DATA[0][218], DATA[0][204], DATA[0][176], DATA[0][162], DATA[0][148], DATA[0][134], DATA[0][116], DATA[0][102], DATA[0][88], DATA[0][74], DATA[0][46], DATA[0][32], DATA[0][18], DATA[0][4], DATA[3][254], DATA[3][240], DATA[3][226], DATA[3][212], DATA[3][184], DATA[3][170], DATA[3][156], DATA[3][142], DATA[3][124], DATA[3][110], DATA[3][96], DATA[3][82], DATA[3][54], DATA[3][40], DATA[3][26], DATA[3][12], DATA[3][247], DATA[3][233], DATA[3][219], DATA[3][205], DATA[3][177], DATA[3][163], DATA[3][149], DATA[3][135], DATA[3][117], DATA[3][103], DATA[3][89], DATA[3][75], DATA[3][47], DATA[3][33], DATA[3][19], DATA[3][5], DATA[2][254], DATA[2][240], DATA[2][226], DATA[2][212], DATA[2][184], DATA[2][170], DATA[2][156], DATA[2][142], DATA[2][124], DATA[2][110], DATA[2][96], DATA[2][82], DATA[2][54], DATA[2][40], DATA[2][26], DATA[2][12], DATA[2][247], DATA[2][233], DATA[2][219], DATA[2][205], DATA[2][177], DATA[2][163], DATA[2][149], DATA[2][135], DATA[2][117], DATA[2][103], DATA[2][89], DATA[2][75], DATA[2][47], DATA[2][33], DATA[2][19], DATA[2][5], DATA[1][254], DATA[1][240], DATA[1][226], DATA[1][212], DATA[1][184], DATA[1][170], DATA[1][156], DATA[1][142], DATA[1][124], DATA[1][110], DATA[1][96], DATA[1][82], DATA[1][54], DATA[1][40], DATA[1][26], DATA[1][12], DATA[1][247], DATA[1][233], DATA[1][219], DATA[1][205], DATA[1][177], DATA[1][163], DATA[1][149], DATA[1][135], DATA[1][117], DATA[1][103], DATA[1][89], DATA[1][75], DATA[1][47], DATA[1][33], DATA[1][19], DATA[1][5], DATA[0][254], DATA[0][240], DATA[0][226], DATA[0][212], DATA[0][184], DATA[0][170], DATA[0][156], DATA[0][142], DATA[0][124], DATA[0][110], DATA[0][96], DATA[0][82], DATA[0][54], DATA[0][40], DATA[0][26], DATA[0][12], DATA[0][247], DATA[0][233], DATA[0][219], DATA[0][205], DATA[0][177], DATA[0][163], DATA[0][149], DATA[0][135], DATA[0][117], DATA[0][103], DATA[0][89], DATA[0][75], DATA[0][47], DATA[0][33], DATA[0][19], DATA[0][5], DATA[3][255], DATA[3][241], DATA[3][227], DATA[3][213], DATA[3][185], DATA[3][171], DATA[3][157], DATA[3][143], DATA[3][125], DATA[3][111], DATA[3][97], DATA[3][83], DATA[3][55], DATA[3][41], DATA[3][27], DATA[3][13], DATA[3][248], DATA[3][234], DATA[3][220], DATA[3][206], DATA[3][178], DATA[3][164], DATA[3][150], DATA[3][136], DATA[3][118], DATA[3][104], DATA[3][90], DATA[3][76], DATA[3][48], DATA[3][34], DATA[3][20], DATA[3][6], DATA[2][255], DATA[2][241], DATA[2][227], DATA[2][213], DATA[2][185], DATA[2][171], DATA[2][157], DATA[2][143], DATA[2][125], DATA[2][111], DATA[2][97], DATA[2][83], DATA[2][55], DATA[2][41], DATA[2][27], DATA[2][13], DATA[2][248], DATA[2][234], DATA[2][220], DATA[2][206], DATA[2][178], DATA[2][164], DATA[2][150], DATA[2][136], DATA[2][118], DATA[2][104], DATA[2][90], DATA[2][76], DATA[2][48], DATA[2][34], DATA[2][20], DATA[2][6], DATA[1][255], DATA[1][241], DATA[1][227], DATA[1][213], DATA[1][185], DATA[1][171], DATA[1][157], DATA[1][143], DATA[1][125], DATA[1][111], DATA[1][97], DATA[1][83], DATA[1][55], DATA[1][41], DATA[1][27], DATA[1][13], DATA[1][248], DATA[1][234], DATA[1][220], DATA[1][206], DATA[1][178], DATA[1][164], DATA[1][150], DATA[1][136], DATA[1][118], DATA[1][104], DATA[1][90], DATA[1][76], DATA[1][48], DATA[1][34], DATA[1][20], DATA[1][6], DATA[0][255], DATA[0][241], DATA[0][227], DATA[0][213], DATA[0][185], DATA[0][171], DATA[0][157], DATA[0][143], DATA[0][125], DATA[0][111], DATA[0][97], DATA[0][83], DATA[0][55], DATA[0][41], DATA[0][27], DATA[0][13], DATA[0][248], DATA[0][234], DATA[0][220], DATA[0][206], DATA[0][178], DATA[0][164], DATA[0][150], DATA[0][136], DATA[0][118], DATA[0][104], DATA[0][90], DATA[0][76], DATA[0][48], DATA[0][34], DATA[0][20], DATA[0][6]];
				attribute DATAP @[DATA[75][198], DATA[75][68], DATA[75][191], DATA[75][61], DATA[74][198], DATA[74][68], DATA[74][191], DATA[74][61], DATA[73][198], DATA[73][68], DATA[73][191], DATA[73][61], DATA[72][198], DATA[72][68], DATA[72][191], DATA[72][61], DATA[75][199], DATA[75][69], DATA[75][192], DATA[75][62], DATA[74][199], DATA[74][69], DATA[74][192], DATA[74][62], DATA[73][199], DATA[73][69], DATA[73][192], DATA[73][62], DATA[72][199], DATA[72][69], DATA[72][192], DATA[72][62], DATA[71][193], DATA[71][63], DATA[71][186], DATA[71][56], DATA[70][193], DATA[70][63], DATA[70][186], DATA[70][56], DATA[69][193], DATA[69][63], DATA[69][186], DATA[69][56], DATA[68][193], DATA[68][63], DATA[68][186], DATA[68][56], DATA[71][194], DATA[71][64], DATA[71][187], DATA[71][57], DATA[70][194], DATA[70][64], DATA[70][187], DATA[70][57], DATA[69][194], DATA[69][64], DATA[69][187], DATA[69][57], DATA[68][194], DATA[68][64], DATA[68][187], DATA[68][57], DATA[71][195], DATA[71][65], DATA[71][188], DATA[71][58], DATA[70][195], DATA[70][65], DATA[70][188], DATA[70][58], DATA[69][195], DATA[69][65], DATA[69][188], DATA[69][58], DATA[68][195], DATA[68][65], DATA[68][188], DATA[68][58], DATA[71][196], DATA[71][66], DATA[71][189], DATA[71][59], DATA[70][196], DATA[70][66], DATA[70][189], DATA[70][59], DATA[69][196], DATA[69][66], DATA[69][189], DATA[69][59], DATA[68][196], DATA[68][66], DATA[68][189], DATA[68][59], DATA[71][197], DATA[71][67], DATA[71][190], DATA[71][60], DATA[70][197], DATA[70][67], DATA[70][190], DATA[70][60], DATA[69][197], DATA[69][67], DATA[69][190], DATA[69][60], DATA[68][197], DATA[68][67], DATA[68][190], DATA[68][60], DATA[71][198], DATA[71][68], DATA[71][191], DATA[71][61], DATA[70][198], DATA[70][68], DATA[70][191], DATA[70][61], DATA[69][198], DATA[69][68], DATA[69][191], DATA[69][61], DATA[68][198], DATA[68][68], DATA[68][191], DATA[68][61], DATA[71][199], DATA[71][69], DATA[71][192], DATA[71][62], DATA[70][199], DATA[70][69], DATA[70][192], DATA[70][62], DATA[69][199], DATA[69][69], DATA[69][192], DATA[69][62], DATA[68][199], DATA[68][69], DATA[68][192], DATA[68][62], DATA[67][193], DATA[67][63], DATA[67][186], DATA[67][56], DATA[66][193], DATA[66][63], DATA[66][186], DATA[66][56], DATA[65][193], DATA[65][63], DATA[65][186], DATA[65][56], DATA[64][193], DATA[64][63], DATA[64][186], DATA[64][56], DATA[67][194], DATA[67][64], DATA[67][187], DATA[67][57], DATA[66][194], DATA[66][64], DATA[66][187], DATA[66][57], DATA[65][194], DATA[65][64], DATA[65][187], DATA[65][57], DATA[64][194], DATA[64][64], DATA[64][187], DATA[64][57], DATA[67][195], DATA[67][65], DATA[67][188], DATA[67][58], DATA[66][195], DATA[66][65], DATA[66][188], DATA[66][58], DATA[65][195], DATA[65][65], DATA[65][188], DATA[65][58], DATA[64][195], DATA[64][65], DATA[64][188], DATA[64][58], DATA[67][196], DATA[67][66], DATA[67][189], DATA[67][59], DATA[66][196], DATA[66][66], DATA[66][189], DATA[66][59], DATA[65][196], DATA[65][66], DATA[65][189], DATA[65][59], DATA[64][196], DATA[64][66], DATA[64][189], DATA[64][59], DATA[67][197], DATA[67][67], DATA[67][190], DATA[67][60], DATA[66][197], DATA[66][67], DATA[66][190], DATA[66][60], DATA[65][197], DATA[65][67], DATA[65][190], DATA[65][60], DATA[64][197], DATA[64][67], DATA[64][190], DATA[64][60], DATA[67][198], DATA[67][68], DATA[67][191], DATA[67][61], DATA[66][198], DATA[66][68], DATA[66][191], DATA[66][61], DATA[65][198], DATA[65][68], DATA[65][191], DATA[65][61], DATA[64][198], DATA[64][68], DATA[64][191], DATA[64][61], DATA[67][199], DATA[67][69], DATA[67][192], DATA[67][62], DATA[66][199], DATA[66][69], DATA[66][192], DATA[66][62], DATA[65][199], DATA[65][69], DATA[65][192], DATA[65][62], DATA[64][199], DATA[64][69], DATA[64][192], DATA[64][62], DATA[63][193], DATA[63][63], DATA[63][186], DATA[63][56], DATA[62][193], DATA[62][63], DATA[62][186], DATA[62][56], DATA[61][193], DATA[61][63], DATA[61][186], DATA[61][56], DATA[60][193], DATA[60][63], DATA[60][186], DATA[60][56], DATA[63][194], DATA[63][64], DATA[63][187], DATA[63][57], DATA[62][194], DATA[62][64], DATA[62][187], DATA[62][57], DATA[61][194], DATA[61][64], DATA[61][187], DATA[61][57], DATA[60][194], DATA[60][64], DATA[60][187], DATA[60][57], DATA[63][195], DATA[63][65], DATA[63][188], DATA[63][58], DATA[62][195], DATA[62][65], DATA[62][188], DATA[62][58], DATA[61][195], DATA[61][65], DATA[61][188], DATA[61][58], DATA[60][195], DATA[60][65], DATA[60][188], DATA[60][58], DATA[63][196], DATA[63][66], DATA[63][189], DATA[63][59], DATA[62][196], DATA[62][66], DATA[62][189], DATA[62][59], DATA[61][196], DATA[61][66], DATA[61][189], DATA[61][59], DATA[60][196], DATA[60][66], DATA[60][189], DATA[60][59], DATA[63][197], DATA[63][67], DATA[63][190], DATA[63][60], DATA[62][197], DATA[62][67], DATA[62][190], DATA[62][60], DATA[61][197], DATA[61][67], DATA[61][190], DATA[61][60], DATA[60][197], DATA[60][67], DATA[60][190], DATA[60][60], DATA[63][198], DATA[63][68], DATA[63][191], DATA[63][61], DATA[62][198], DATA[62][68], DATA[62][191], DATA[62][61], DATA[61][198], DATA[61][68], DATA[61][191], DATA[61][61], DATA[60][198], DATA[60][68], DATA[60][191], DATA[60][61], DATA[63][199], DATA[63][69], DATA[63][192], DATA[63][62], DATA[62][199], DATA[62][69], DATA[62][192], DATA[62][62], DATA[61][199], DATA[61][69], DATA[61][192], DATA[61][62], DATA[60][199], DATA[60][69], DATA[60][192], DATA[60][62], DATA[59][193], DATA[59][63], DATA[59][186], DATA[59][56], DATA[58][193], DATA[58][63], DATA[58][186], DATA[58][56], DATA[57][193], DATA[57][63], DATA[57][186], DATA[57][56], DATA[56][193], DATA[56][63], DATA[56][186], DATA[56][56], DATA[59][194], DATA[59][64], DATA[59][187], DATA[59][57], DATA[58][194], DATA[58][64], DATA[58][187], DATA[58][57], DATA[57][194], DATA[57][64], DATA[57][187], DATA[57][57], DATA[56][194], DATA[56][64], DATA[56][187], DATA[56][57], DATA[59][195], DATA[59][65], DATA[59][188], DATA[59][58], DATA[58][195], DATA[58][65], DATA[58][188], DATA[58][58], DATA[57][195], DATA[57][65], DATA[57][188], DATA[57][58], DATA[56][195], DATA[56][65], DATA[56][188], DATA[56][58], DATA[59][196], DATA[59][66], DATA[59][189], DATA[59][59], DATA[58][196], DATA[58][66], DATA[58][189], DATA[58][59], DATA[57][196], DATA[57][66], DATA[57][189], DATA[57][59], DATA[56][196], DATA[56][66], DATA[56][189], DATA[56][59], DATA[59][197], DATA[59][67], DATA[59][190], DATA[59][60], DATA[58][197], DATA[58][67], DATA[58][190], DATA[58][60], DATA[57][197], DATA[57][67], DATA[57][190], DATA[57][60], DATA[56][197], DATA[56][67], DATA[56][190], DATA[56][60], DATA[59][198], DATA[59][68], DATA[59][191], DATA[59][61], DATA[58][198], DATA[58][68], DATA[58][191], DATA[58][61], DATA[57][198], DATA[57][68], DATA[57][191], DATA[57][61], DATA[56][198], DATA[56][68], DATA[56][191], DATA[56][61], DATA[59][199], DATA[59][69], DATA[59][192], DATA[59][62], DATA[58][199], DATA[58][69], DATA[58][192], DATA[58][62], DATA[57][199], DATA[57][69], DATA[57][192], DATA[57][62], DATA[56][199], DATA[56][69], DATA[56][192], DATA[56][62], DATA[55][193], DATA[55][63], DATA[55][186], DATA[55][56], DATA[54][193], DATA[54][63], DATA[54][186], DATA[54][56], DATA[53][193], DATA[53][63], DATA[53][186], DATA[53][56], DATA[52][193], DATA[52][63], DATA[52][186], DATA[52][56], DATA[55][194], DATA[55][64], DATA[55][187], DATA[55][57], DATA[54][194], DATA[54][64], DATA[54][187], DATA[54][57], DATA[53][194], DATA[53][64], DATA[53][187], DATA[53][57], DATA[52][194], DATA[52][64], DATA[52][187], DATA[52][57], DATA[55][195], DATA[55][65], DATA[55][188], DATA[55][58], DATA[54][195], DATA[54][65], DATA[54][188], DATA[54][58], DATA[53][195], DATA[53][65], DATA[53][188], DATA[53][58], DATA[52][195], DATA[52][65], DATA[52][188], DATA[52][58], DATA[55][196], DATA[55][66], DATA[55][189], DATA[55][59], DATA[54][196], DATA[54][66], DATA[54][189], DATA[54][59], DATA[53][196], DATA[53][66], DATA[53][189], DATA[53][59], DATA[52][196], DATA[52][66], DATA[52][189], DATA[52][59], DATA[55][197], DATA[55][67], DATA[55][190], DATA[55][60], DATA[54][197], DATA[54][67], DATA[54][190], DATA[54][60], DATA[53][197], DATA[53][67], DATA[53][190], DATA[53][60], DATA[52][197], DATA[52][67], DATA[52][190], DATA[52][60], DATA[55][198], DATA[55][68], DATA[55][191], DATA[55][61], DATA[54][198], DATA[54][68], DATA[54][191], DATA[54][61], DATA[53][198], DATA[53][68], DATA[53][191], DATA[53][61], DATA[52][198], DATA[52][68], DATA[52][191], DATA[52][61], DATA[55][199], DATA[55][69], DATA[55][192], DATA[55][62], DATA[54][199], DATA[54][69], DATA[54][192], DATA[54][62], DATA[53][199], DATA[53][69], DATA[53][192], DATA[53][62], DATA[52][199], DATA[52][69], DATA[52][192], DATA[52][62], DATA[51][193], DATA[51][63], DATA[51][186], DATA[51][56], DATA[50][193], DATA[50][63], DATA[50][186], DATA[50][56], DATA[49][193], DATA[49][63], DATA[49][186], DATA[49][56], DATA[48][193], DATA[48][63], DATA[48][186], DATA[48][56], DATA[51][194], DATA[51][64], DATA[51][187], DATA[51][57], DATA[50][194], DATA[50][64], DATA[50][187], DATA[50][57], DATA[49][194], DATA[49][64], DATA[49][187], DATA[49][57], DATA[48][194], DATA[48][64], DATA[48][187], DATA[48][57], DATA[51][195], DATA[51][65], DATA[51][188], DATA[51][58], DATA[50][195], DATA[50][65], DATA[50][188], DATA[50][58], DATA[49][195], DATA[49][65], DATA[49][188], DATA[49][58], DATA[48][195], DATA[48][65], DATA[48][188], DATA[48][58], DATA[51][196], DATA[51][66], DATA[51][189], DATA[51][59], DATA[50][196], DATA[50][66], DATA[50][189], DATA[50][59], DATA[49][196], DATA[49][66], DATA[49][189], DATA[49][59], DATA[48][196], DATA[48][66], DATA[48][189], DATA[48][59], DATA[51][197], DATA[51][67], DATA[51][190], DATA[51][60], DATA[50][197], DATA[50][67], DATA[50][190], DATA[50][60], DATA[49][197], DATA[49][67], DATA[49][190], DATA[49][60], DATA[48][197], DATA[48][67], DATA[48][190], DATA[48][60], DATA[51][198], DATA[51][68], DATA[51][191], DATA[51][61], DATA[50][198], DATA[50][68], DATA[50][191], DATA[50][61], DATA[49][198], DATA[49][68], DATA[49][191], DATA[49][61], DATA[48][198], DATA[48][68], DATA[48][191], DATA[48][61], DATA[51][199], DATA[51][69], DATA[51][192], DATA[51][62], DATA[50][199], DATA[50][69], DATA[50][192], DATA[50][62], DATA[49][199], DATA[49][69], DATA[49][192], DATA[49][62], DATA[48][199], DATA[48][69], DATA[48][192], DATA[48][62], DATA[47][193], DATA[47][63], DATA[47][186], DATA[47][56], DATA[46][193], DATA[46][63], DATA[46][186], DATA[46][56], DATA[45][193], DATA[45][63], DATA[45][186], DATA[45][56], DATA[44][193], DATA[44][63], DATA[44][186], DATA[44][56], DATA[47][194], DATA[47][64], DATA[47][187], DATA[47][57], DATA[46][194], DATA[46][64], DATA[46][187], DATA[46][57], DATA[45][194], DATA[45][64], DATA[45][187], DATA[45][57], DATA[44][194], DATA[44][64], DATA[44][187], DATA[44][57], DATA[47][195], DATA[47][65], DATA[47][188], DATA[47][58], DATA[46][195], DATA[46][65], DATA[46][188], DATA[46][58], DATA[45][195], DATA[45][65], DATA[45][188], DATA[45][58], DATA[44][195], DATA[44][65], DATA[44][188], DATA[44][58], DATA[47][196], DATA[47][66], DATA[47][189], DATA[47][59], DATA[46][196], DATA[46][66], DATA[46][189], DATA[46][59], DATA[45][196], DATA[45][66], DATA[45][189], DATA[45][59], DATA[44][196], DATA[44][66], DATA[44][189], DATA[44][59], DATA[47][197], DATA[47][67], DATA[47][190], DATA[47][60], DATA[46][197], DATA[46][67], DATA[46][190], DATA[46][60], DATA[45][197], DATA[45][67], DATA[45][190], DATA[45][60], DATA[44][197], DATA[44][67], DATA[44][190], DATA[44][60], DATA[47][198], DATA[47][68], DATA[47][191], DATA[47][61], DATA[46][198], DATA[46][68], DATA[46][191], DATA[46][61], DATA[45][198], DATA[45][68], DATA[45][191], DATA[45][61], DATA[44][198], DATA[44][68], DATA[44][191], DATA[44][61], DATA[47][199], DATA[47][69], DATA[47][192], DATA[47][62], DATA[46][199], DATA[46][69], DATA[46][192], DATA[46][62], DATA[45][199], DATA[45][69], DATA[45][192], DATA[45][62], DATA[44][199], DATA[44][69], DATA[44][192], DATA[44][62], DATA[43][193], DATA[43][63], DATA[43][186], DATA[43][56], DATA[42][193], DATA[42][63], DATA[42][186], DATA[42][56], DATA[41][193], DATA[41][63], DATA[41][186], DATA[41][56], DATA[40][193], DATA[40][63], DATA[40][186], DATA[40][56], DATA[43][194], DATA[43][64], DATA[43][187], DATA[43][57], DATA[42][194], DATA[42][64], DATA[42][187], DATA[42][57], DATA[41][194], DATA[41][64], DATA[41][187], DATA[41][57], DATA[40][194], DATA[40][64], DATA[40][187], DATA[40][57], DATA[43][195], DATA[43][65], DATA[43][188], DATA[43][58], DATA[42][195], DATA[42][65], DATA[42][188], DATA[42][58], DATA[41][195], DATA[41][65], DATA[41][188], DATA[41][58], DATA[40][195], DATA[40][65], DATA[40][188], DATA[40][58], DATA[43][196], DATA[43][66], DATA[43][189], DATA[43][59], DATA[42][196], DATA[42][66], DATA[42][189], DATA[42][59], DATA[41][196], DATA[41][66], DATA[41][189], DATA[41][59], DATA[40][196], DATA[40][66], DATA[40][189], DATA[40][59], DATA[43][197], DATA[43][67], DATA[43][190], DATA[43][60], DATA[42][197], DATA[42][67], DATA[42][190], DATA[42][60], DATA[41][197], DATA[41][67], DATA[41][190], DATA[41][60], DATA[40][197], DATA[40][67], DATA[40][190], DATA[40][60], DATA[43][198], DATA[43][68], DATA[43][191], DATA[43][61], DATA[42][198], DATA[42][68], DATA[42][191], DATA[42][61], DATA[41][198], DATA[41][68], DATA[41][191], DATA[41][61], DATA[40][198], DATA[40][68], DATA[40][191], DATA[40][61], DATA[43][199], DATA[43][69], DATA[43][192], DATA[43][62], DATA[42][199], DATA[42][69], DATA[42][192], DATA[42][62], DATA[41][199], DATA[41][69], DATA[41][192], DATA[41][62], DATA[40][199], DATA[40][69], DATA[40][192], DATA[40][62], DATA[39][193], DATA[39][63], DATA[39][186], DATA[39][56], DATA[38][193], DATA[38][63], DATA[38][186], DATA[38][56], DATA[37][193], DATA[37][63], DATA[37][186], DATA[37][56], DATA[36][193], DATA[36][63], DATA[36][186], DATA[36][56], DATA[39][194], DATA[39][64], DATA[39][187], DATA[39][57], DATA[38][194], DATA[38][64], DATA[38][187], DATA[38][57], DATA[37][194], DATA[37][64], DATA[37][187], DATA[37][57], DATA[36][194], DATA[36][64], DATA[36][187], DATA[36][57], DATA[39][195], DATA[39][65], DATA[39][188], DATA[39][58], DATA[38][195], DATA[38][65], DATA[38][188], DATA[38][58], DATA[37][195], DATA[37][65], DATA[37][188], DATA[37][58], DATA[36][195], DATA[36][65], DATA[36][188], DATA[36][58], DATA[39][196], DATA[39][66], DATA[39][189], DATA[39][59], DATA[38][196], DATA[38][66], DATA[38][189], DATA[38][59], DATA[37][196], DATA[37][66], DATA[37][189], DATA[37][59], DATA[36][196], DATA[36][66], DATA[36][189], DATA[36][59], DATA[39][197], DATA[39][67], DATA[39][190], DATA[39][60], DATA[38][197], DATA[38][67], DATA[38][190], DATA[38][60], DATA[37][197], DATA[37][67], DATA[37][190], DATA[37][60], DATA[36][197], DATA[36][67], DATA[36][190], DATA[36][60], DATA[39][198], DATA[39][68], DATA[39][191], DATA[39][61], DATA[38][198], DATA[38][68], DATA[38][191], DATA[38][61], DATA[37][198], DATA[37][68], DATA[37][191], DATA[37][61], DATA[36][198], DATA[36][68], DATA[36][191], DATA[36][61], DATA[39][199], DATA[39][69], DATA[39][192], DATA[39][62], DATA[38][199], DATA[38][69], DATA[38][192], DATA[38][62], DATA[37][199], DATA[37][69], DATA[37][192], DATA[37][62], DATA[36][199], DATA[36][69], DATA[36][192], DATA[36][62], DATA[35][193], DATA[35][63], DATA[35][186], DATA[35][56], DATA[34][193], DATA[34][63], DATA[34][186], DATA[34][56], DATA[33][193], DATA[33][63], DATA[33][186], DATA[33][56], DATA[32][193], DATA[32][63], DATA[32][186], DATA[32][56], DATA[35][194], DATA[35][64], DATA[35][187], DATA[35][57], DATA[34][194], DATA[34][64], DATA[34][187], DATA[34][57], DATA[33][194], DATA[33][64], DATA[33][187], DATA[33][57], DATA[32][194], DATA[32][64], DATA[32][187], DATA[32][57], DATA[35][195], DATA[35][65], DATA[35][188], DATA[35][58], DATA[34][195], DATA[34][65], DATA[34][188], DATA[34][58], DATA[33][195], DATA[33][65], DATA[33][188], DATA[33][58], DATA[32][195], DATA[32][65], DATA[32][188], DATA[32][58], DATA[35][196], DATA[35][66], DATA[35][189], DATA[35][59], DATA[34][196], DATA[34][66], DATA[34][189], DATA[34][59], DATA[33][196], DATA[33][66], DATA[33][189], DATA[33][59], DATA[32][196], DATA[32][66], DATA[32][189], DATA[32][59], DATA[35][197], DATA[35][67], DATA[35][190], DATA[35][60], DATA[34][197], DATA[34][67], DATA[34][190], DATA[34][60], DATA[33][197], DATA[33][67], DATA[33][190], DATA[33][60], DATA[32][197], DATA[32][67], DATA[32][190], DATA[32][60], DATA[35][198], DATA[35][68], DATA[35][191], DATA[35][61], DATA[34][198], DATA[34][68], DATA[34][191], DATA[34][61], DATA[33][198], DATA[33][68], DATA[33][191], DATA[33][61], DATA[32][198], DATA[32][68], DATA[32][191], DATA[32][61], DATA[35][199], DATA[35][69], DATA[35][192], DATA[35][62], DATA[34][199], DATA[34][69], DATA[34][192], DATA[34][62], DATA[33][199], DATA[33][69], DATA[33][192], DATA[33][62], DATA[32][199], DATA[32][69], DATA[32][192], DATA[32][62], DATA[31][193], DATA[31][63], DATA[31][186], DATA[31][56], DATA[30][193], DATA[30][63], DATA[30][186], DATA[30][56], DATA[29][193], DATA[29][63], DATA[29][186], DATA[29][56], DATA[28][193], DATA[28][63], DATA[28][186], DATA[28][56], DATA[31][194], DATA[31][64], DATA[31][187], DATA[31][57], DATA[30][194], DATA[30][64], DATA[30][187], DATA[30][57], DATA[29][194], DATA[29][64], DATA[29][187], DATA[29][57], DATA[28][194], DATA[28][64], DATA[28][187], DATA[28][57], DATA[31][195], DATA[31][65], DATA[31][188], DATA[31][58], DATA[30][195], DATA[30][65], DATA[30][188], DATA[30][58], DATA[29][195], DATA[29][65], DATA[29][188], DATA[29][58], DATA[28][195], DATA[28][65], DATA[28][188], DATA[28][58], DATA[31][196], DATA[31][66], DATA[31][189], DATA[31][59], DATA[30][196], DATA[30][66], DATA[30][189], DATA[30][59], DATA[29][196], DATA[29][66], DATA[29][189], DATA[29][59], DATA[28][196], DATA[28][66], DATA[28][189], DATA[28][59], DATA[31][197], DATA[31][67], DATA[31][190], DATA[31][60], DATA[30][197], DATA[30][67], DATA[30][190], DATA[30][60], DATA[29][197], DATA[29][67], DATA[29][190], DATA[29][60], DATA[28][197], DATA[28][67], DATA[28][190], DATA[28][60], DATA[31][198], DATA[31][68], DATA[31][191], DATA[31][61], DATA[30][198], DATA[30][68], DATA[30][191], DATA[30][61], DATA[29][198], DATA[29][68], DATA[29][191], DATA[29][61], DATA[28][198], DATA[28][68], DATA[28][191], DATA[28][61], DATA[31][199], DATA[31][69], DATA[31][192], DATA[31][62], DATA[30][199], DATA[30][69], DATA[30][192], DATA[30][62], DATA[29][199], DATA[29][69], DATA[29][192], DATA[29][62], DATA[28][199], DATA[28][69], DATA[28][192], DATA[28][62], DATA[27][193], DATA[27][63], DATA[27][186], DATA[27][56], DATA[26][193], DATA[26][63], DATA[26][186], DATA[26][56], DATA[25][193], DATA[25][63], DATA[25][186], DATA[25][56], DATA[24][193], DATA[24][63], DATA[24][186], DATA[24][56], DATA[27][194], DATA[27][64], DATA[27][187], DATA[27][57], DATA[26][194], DATA[26][64], DATA[26][187], DATA[26][57], DATA[25][194], DATA[25][64], DATA[25][187], DATA[25][57], DATA[24][194], DATA[24][64], DATA[24][187], DATA[24][57], DATA[27][195], DATA[27][65], DATA[27][188], DATA[27][58], DATA[26][195], DATA[26][65], DATA[26][188], DATA[26][58], DATA[25][195], DATA[25][65], DATA[25][188], DATA[25][58], DATA[24][195], DATA[24][65], DATA[24][188], DATA[24][58], DATA[27][196], DATA[27][66], DATA[27][189], DATA[27][59], DATA[26][196], DATA[26][66], DATA[26][189], DATA[26][59], DATA[25][196], DATA[25][66], DATA[25][189], DATA[25][59], DATA[24][196], DATA[24][66], DATA[24][189], DATA[24][59], DATA[27][197], DATA[27][67], DATA[27][190], DATA[27][60], DATA[26][197], DATA[26][67], DATA[26][190], DATA[26][60], DATA[25][197], DATA[25][67], DATA[25][190], DATA[25][60], DATA[24][197], DATA[24][67], DATA[24][190], DATA[24][60], DATA[27][198], DATA[27][68], DATA[27][191], DATA[27][61], DATA[26][198], DATA[26][68], DATA[26][191], DATA[26][61], DATA[25][198], DATA[25][68], DATA[25][191], DATA[25][61], DATA[24][198], DATA[24][68], DATA[24][191], DATA[24][61], DATA[27][199], DATA[27][69], DATA[27][192], DATA[27][62], DATA[26][199], DATA[26][69], DATA[26][192], DATA[26][62], DATA[25][199], DATA[25][69], DATA[25][192], DATA[25][62], DATA[24][199], DATA[24][69], DATA[24][192], DATA[24][62], DATA[23][193], DATA[23][63], DATA[23][186], DATA[23][56], DATA[22][193], DATA[22][63], DATA[22][186], DATA[22][56], DATA[21][193], DATA[21][63], DATA[21][186], DATA[21][56], DATA[20][193], DATA[20][63], DATA[20][186], DATA[20][56], DATA[23][194], DATA[23][64], DATA[23][187], DATA[23][57], DATA[22][194], DATA[22][64], DATA[22][187], DATA[22][57], DATA[21][194], DATA[21][64], DATA[21][187], DATA[21][57], DATA[20][194], DATA[20][64], DATA[20][187], DATA[20][57], DATA[23][195], DATA[23][65], DATA[23][188], DATA[23][58], DATA[22][195], DATA[22][65], DATA[22][188], DATA[22][58], DATA[21][195], DATA[21][65], DATA[21][188], DATA[21][58], DATA[20][195], DATA[20][65], DATA[20][188], DATA[20][58], DATA[23][196], DATA[23][66], DATA[23][189], DATA[23][59], DATA[22][196], DATA[22][66], DATA[22][189], DATA[22][59], DATA[21][196], DATA[21][66], DATA[21][189], DATA[21][59], DATA[20][196], DATA[20][66], DATA[20][189], DATA[20][59], DATA[23][197], DATA[23][67], DATA[23][190], DATA[23][60], DATA[22][197], DATA[22][67], DATA[22][190], DATA[22][60], DATA[21][197], DATA[21][67], DATA[21][190], DATA[21][60], DATA[20][197], DATA[20][67], DATA[20][190], DATA[20][60], DATA[23][198], DATA[23][68], DATA[23][191], DATA[23][61], DATA[22][198], DATA[22][68], DATA[22][191], DATA[22][61], DATA[21][198], DATA[21][68], DATA[21][191], DATA[21][61], DATA[20][198], DATA[20][68], DATA[20][191], DATA[20][61], DATA[23][199], DATA[23][69], DATA[23][192], DATA[23][62], DATA[22][199], DATA[22][69], DATA[22][192], DATA[22][62], DATA[21][199], DATA[21][69], DATA[21][192], DATA[21][62], DATA[20][199], DATA[20][69], DATA[20][192], DATA[20][62], DATA[19][193], DATA[19][63], DATA[19][186], DATA[19][56], DATA[18][193], DATA[18][63], DATA[18][186], DATA[18][56], DATA[17][193], DATA[17][63], DATA[17][186], DATA[17][56], DATA[16][193], DATA[16][63], DATA[16][186], DATA[16][56], DATA[19][194], DATA[19][64], DATA[19][187], DATA[19][57], DATA[18][194], DATA[18][64], DATA[18][187], DATA[18][57], DATA[17][194], DATA[17][64], DATA[17][187], DATA[17][57], DATA[16][194], DATA[16][64], DATA[16][187], DATA[16][57], DATA[19][195], DATA[19][65], DATA[19][188], DATA[19][58], DATA[18][195], DATA[18][65], DATA[18][188], DATA[18][58], DATA[17][195], DATA[17][65], DATA[17][188], DATA[17][58], DATA[16][195], DATA[16][65], DATA[16][188], DATA[16][58], DATA[19][196], DATA[19][66], DATA[19][189], DATA[19][59], DATA[18][196], DATA[18][66], DATA[18][189], DATA[18][59], DATA[17][196], DATA[17][66], DATA[17][189], DATA[17][59], DATA[16][196], DATA[16][66], DATA[16][189], DATA[16][59], DATA[19][197], DATA[19][67], DATA[19][190], DATA[19][60], DATA[18][197], DATA[18][67], DATA[18][190], DATA[18][60], DATA[17][197], DATA[17][67], DATA[17][190], DATA[17][60], DATA[16][197], DATA[16][67], DATA[16][190], DATA[16][60], DATA[19][198], DATA[19][68], DATA[19][191], DATA[19][61], DATA[18][198], DATA[18][68], DATA[18][191], DATA[18][61], DATA[17][198], DATA[17][68], DATA[17][191], DATA[17][61], DATA[16][198], DATA[16][68], DATA[16][191], DATA[16][61], DATA[19][199], DATA[19][69], DATA[19][192], DATA[19][62], DATA[18][199], DATA[18][69], DATA[18][192], DATA[18][62], DATA[17][199], DATA[17][69], DATA[17][192], DATA[17][62], DATA[16][199], DATA[16][69], DATA[16][192], DATA[16][62], DATA[15][193], DATA[15][63], DATA[15][186], DATA[15][56], DATA[14][193], DATA[14][63], DATA[14][186], DATA[14][56], DATA[13][193], DATA[13][63], DATA[13][186], DATA[13][56], DATA[12][193], DATA[12][63], DATA[12][186], DATA[12][56], DATA[15][194], DATA[15][64], DATA[15][187], DATA[15][57], DATA[14][194], DATA[14][64], DATA[14][187], DATA[14][57], DATA[13][194], DATA[13][64], DATA[13][187], DATA[13][57], DATA[12][194], DATA[12][64], DATA[12][187], DATA[12][57], DATA[15][195], DATA[15][65], DATA[15][188], DATA[15][58], DATA[14][195], DATA[14][65], DATA[14][188], DATA[14][58], DATA[13][195], DATA[13][65], DATA[13][188], DATA[13][58], DATA[12][195], DATA[12][65], DATA[12][188], DATA[12][58], DATA[15][196], DATA[15][66], DATA[15][189], DATA[15][59], DATA[14][196], DATA[14][66], DATA[14][189], DATA[14][59], DATA[13][196], DATA[13][66], DATA[13][189], DATA[13][59], DATA[12][196], DATA[12][66], DATA[12][189], DATA[12][59], DATA[15][197], DATA[15][67], DATA[15][190], DATA[15][60], DATA[14][197], DATA[14][67], DATA[14][190], DATA[14][60], DATA[13][197], DATA[13][67], DATA[13][190], DATA[13][60], DATA[12][197], DATA[12][67], DATA[12][190], DATA[12][60], DATA[15][198], DATA[15][68], DATA[15][191], DATA[15][61], DATA[14][198], DATA[14][68], DATA[14][191], DATA[14][61], DATA[13][198], DATA[13][68], DATA[13][191], DATA[13][61], DATA[12][198], DATA[12][68], DATA[12][191], DATA[12][61], DATA[15][199], DATA[15][69], DATA[15][192], DATA[15][62], DATA[14][199], DATA[14][69], DATA[14][192], DATA[14][62], DATA[13][199], DATA[13][69], DATA[13][192], DATA[13][62], DATA[12][199], DATA[12][69], DATA[12][192], DATA[12][62], DATA[11][193], DATA[11][63], DATA[11][186], DATA[11][56], DATA[10][193], DATA[10][63], DATA[10][186], DATA[10][56], DATA[9][193], DATA[9][63], DATA[9][186], DATA[9][56], DATA[8][193], DATA[8][63], DATA[8][186], DATA[8][56], DATA[11][194], DATA[11][64], DATA[11][187], DATA[11][57], DATA[10][194], DATA[10][64], DATA[10][187], DATA[10][57], DATA[9][194], DATA[9][64], DATA[9][187], DATA[9][57], DATA[8][194], DATA[8][64], DATA[8][187], DATA[8][57], DATA[11][195], DATA[11][65], DATA[11][188], DATA[11][58], DATA[10][195], DATA[10][65], DATA[10][188], DATA[10][58], DATA[9][195], DATA[9][65], DATA[9][188], DATA[9][58], DATA[8][195], DATA[8][65], DATA[8][188], DATA[8][58], DATA[11][196], DATA[11][66], DATA[11][189], DATA[11][59], DATA[10][196], DATA[10][66], DATA[10][189], DATA[10][59], DATA[9][196], DATA[9][66], DATA[9][189], DATA[9][59], DATA[8][196], DATA[8][66], DATA[8][189], DATA[8][59], DATA[11][197], DATA[11][67], DATA[11][190], DATA[11][60], DATA[10][197], DATA[10][67], DATA[10][190], DATA[10][60], DATA[9][197], DATA[9][67], DATA[9][190], DATA[9][60], DATA[8][197], DATA[8][67], DATA[8][190], DATA[8][60], DATA[11][198], DATA[11][68], DATA[11][191], DATA[11][61], DATA[10][198], DATA[10][68], DATA[10][191], DATA[10][61], DATA[9][198], DATA[9][68], DATA[9][191], DATA[9][61], DATA[8][198], DATA[8][68], DATA[8][191], DATA[8][61], DATA[11][199], DATA[11][69], DATA[11][192], DATA[11][62], DATA[10][199], DATA[10][69], DATA[10][192], DATA[10][62], DATA[9][199], DATA[9][69], DATA[9][192], DATA[9][62], DATA[8][199], DATA[8][69], DATA[8][192], DATA[8][62], DATA[7][193], DATA[7][63], DATA[7][186], DATA[7][56], DATA[6][193], DATA[6][63], DATA[6][186], DATA[6][56], DATA[5][193], DATA[5][63], DATA[5][186], DATA[5][56], DATA[4][193], DATA[4][63], DATA[4][186], DATA[4][56], DATA[7][194], DATA[7][64], DATA[7][187], DATA[7][57], DATA[6][194], DATA[6][64], DATA[6][187], DATA[6][57], DATA[5][194], DATA[5][64], DATA[5][187], DATA[5][57], DATA[4][194], DATA[4][64], DATA[4][187], DATA[4][57], DATA[7][195], DATA[7][65], DATA[7][188], DATA[7][58], DATA[6][195], DATA[6][65], DATA[6][188], DATA[6][58], DATA[5][195], DATA[5][65], DATA[5][188], DATA[5][58], DATA[4][195], DATA[4][65], DATA[4][188], DATA[4][58], DATA[7][196], DATA[7][66], DATA[7][189], DATA[7][59], DATA[6][196], DATA[6][66], DATA[6][189], DATA[6][59], DATA[5][196], DATA[5][66], DATA[5][189], DATA[5][59], DATA[4][196], DATA[4][66], DATA[4][189], DATA[4][59], DATA[7][197], DATA[7][67], DATA[7][190], DATA[7][60], DATA[6][197], DATA[6][67], DATA[6][190], DATA[6][60], DATA[5][197], DATA[5][67], DATA[5][190], DATA[5][60], DATA[4][197], DATA[4][67], DATA[4][190], DATA[4][60], DATA[7][198], DATA[7][68], DATA[7][191], DATA[7][61], DATA[6][198], DATA[6][68], DATA[6][191], DATA[6][61], DATA[5][198], DATA[5][68], DATA[5][191], DATA[5][61], DATA[4][198], DATA[4][68], DATA[4][191], DATA[4][61], DATA[7][199], DATA[7][69], DATA[7][192], DATA[7][62], DATA[6][199], DATA[6][69], DATA[6][192], DATA[6][62], DATA[5][199], DATA[5][69], DATA[5][192], DATA[5][62], DATA[4][199], DATA[4][69], DATA[4][192], DATA[4][62], DATA[3][193], DATA[3][63], DATA[3][186], DATA[3][56], DATA[2][193], DATA[2][63], DATA[2][186], DATA[2][56], DATA[1][193], DATA[1][63], DATA[1][186], DATA[1][56], DATA[0][193], DATA[0][63], DATA[0][186], DATA[0][56], DATA[3][194], DATA[3][64], DATA[3][187], DATA[3][57], DATA[2][194], DATA[2][64], DATA[2][187], DATA[2][57], DATA[1][194], DATA[1][64], DATA[1][187], DATA[1][57], DATA[0][194], DATA[0][64], DATA[0][187], DATA[0][57], DATA[3][195], DATA[3][65], DATA[3][188], DATA[3][58], DATA[2][195], DATA[2][65], DATA[2][188], DATA[2][58], DATA[1][195], DATA[1][65], DATA[1][188], DATA[1][58], DATA[0][195], DATA[0][65], DATA[0][188], DATA[0][58], DATA[3][196], DATA[3][66], DATA[3][189], DATA[3][59], DATA[2][196], DATA[2][66], DATA[2][189], DATA[2][59], DATA[1][196], DATA[1][66], DATA[1][189], DATA[1][59], DATA[0][196], DATA[0][66], DATA[0][189], DATA[0][59], DATA[3][197], DATA[3][67], DATA[3][190], DATA[3][60], DATA[2][197], DATA[2][67], DATA[2][190], DATA[2][60], DATA[1][197], DATA[1][67], DATA[1][190], DATA[1][60], DATA[0][197], DATA[0][67], DATA[0][190], DATA[0][60], DATA[3][198], DATA[3][68], DATA[3][191], DATA[3][61], DATA[2][198], DATA[2][68], DATA[2][191], DATA[2][61], DATA[1][198], DATA[1][68], DATA[1][191], DATA[1][61], DATA[0][198], DATA[0][68], DATA[0][191], DATA[0][61], DATA[3][199], DATA[3][69], DATA[3][192], DATA[3][62], DATA[2][199], DATA[2][69], DATA[2][192], DATA[2][62], DATA[1][199], DATA[1][69], DATA[1][192], DATA[1][62], DATA[0][199], DATA[0][69], DATA[0][192], DATA[0][62]];
				attribute INIT_A @[!MAIN[3][0][7], !MAIN[1][0][5], !MAIN[2][0][58], !MAIN[0][0][56], !MAIN[3][0][63], !MAIN[3][0][49], !MAIN[3][0][35], !MAIN[3][0][21], !MAIN[2][0][57], !MAIN[2][0][43], !MAIN[2][0][29], !MAIN[2][0][15], !MAIN[1][0][61], !MAIN[1][0][47], !MAIN[1][0][33], !MAIN[1][0][19], !MAIN[0][0][55], !MAIN[0][0][41], !MAIN[0][0][27], !MAIN[0][0][13], !MAIN[3][0][50], !MAIN[3][0][36], !MAIN[3][0][22], !MAIN[3][0][8], !MAIN[2][0][44], !MAIN[2][0][30], !MAIN[2][0][16], !MAIN[2][0][2], !MAIN[1][0][48], !MAIN[1][0][34], !MAIN[1][0][20], !MAIN[1][0][6], !MAIN[0][0][42], !MAIN[0][0][28], !MAIN[0][0][14], !MAIN[0][0][0]];
				attribute INIT_B @[!MAIN[3][0][1], !MAIN[0][0][63], !MAIN[3][0][0], !MAIN[0][0][62], !MAIN[3][0][57], !MAIN[3][0][43], !MAIN[3][0][29], !MAIN[3][0][15], !MAIN[2][0][51], !MAIN[2][0][37], !MAIN[2][0][23], !MAIN[2][0][9], !MAIN[1][0][55], !MAIN[1][0][41], !MAIN[1][0][27], !MAIN[1][0][13], !MAIN[0][0][49], !MAIN[0][0][35], !MAIN[0][0][21], !MAIN[0][0][7], !MAIN[3][0][56], !MAIN[3][0][42], !MAIN[3][0][28], !MAIN[3][0][14], !MAIN[2][0][50], !MAIN[2][0][36], !MAIN[2][0][22], !MAIN[2][0][8], !MAIN[1][0][54], !MAIN[1][0][40], !MAIN[1][0][26], !MAIN[1][0][12], !MAIN[0][0][48], !MAIN[0][0][34], !MAIN[0][0][20], !MAIN[0][0][6]];
				attribute SRVAL_A @[!MAIN[3][0][6], !MAIN[1][0][4], !MAIN[2][0][59], !MAIN[0][0][57], !MAIN[3][0][62], !MAIN[3][0][48], !MAIN[3][0][34], !MAIN[3][0][20], !MAIN[2][0][56], !MAIN[2][0][42], !MAIN[2][0][28], !MAIN[2][0][14], !MAIN[1][0][60], !MAIN[1][0][46], !MAIN[1][0][32], !MAIN[1][0][18], !MAIN[0][0][54], !MAIN[0][0][40], !MAIN[0][0][26], !MAIN[0][0][12], !MAIN[3][0][51], !MAIN[3][0][37], !MAIN[3][0][23], !MAIN[3][0][9], !MAIN[2][0][45], !MAIN[2][0][31], !MAIN[2][0][17], !MAIN[2][0][3], !MAIN[1][0][49], !MAIN[1][0][35], !MAIN[1][0][21], !MAIN[1][0][7], !MAIN[0][0][43], !MAIN[0][0][29], !MAIN[0][0][15], !MAIN[0][0][1]];
				attribute SRVAL_B @[!MAIN[3][0][2], !MAIN[1][0][0], !MAIN[2][0][63], !MAIN[0][0][61], !MAIN[3][0][58], !MAIN[3][0][44], !MAIN[3][0][30], !MAIN[3][0][16], !MAIN[2][0][52], !MAIN[2][0][38], !MAIN[2][0][24], !MAIN[2][0][10], !MAIN[1][0][56], !MAIN[1][0][42], !MAIN[1][0][28], !MAIN[1][0][14], !MAIN[0][0][50], !MAIN[0][0][36], !MAIN[0][0][22], !MAIN[0][0][8], !MAIN[3][0][55], !MAIN[3][0][41], !MAIN[3][0][27], !MAIN[3][0][13], !MAIN[2][0][49], !MAIN[2][0][35], !MAIN[2][0][21], !MAIN[2][0][7], !MAIN[1][0][53], !MAIN[1][0][39], !MAIN[1][0][25], !MAIN[1][0][11], !MAIN[0][0][47], !MAIN[0][0][33], !MAIN[0][0][19], !MAIN[0][0][5]];
				attribute DATA_WIDTH_A @[MAIN[1][1][49], MAIN[1][1][50], MAIN[1][1][52]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[2][1][14], MAIN[2][1][13], MAIN[2][1][11]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[1][1][55], MAIN[1][1][51]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[2][1][8], MAIN[2][1][12]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WDEL_A @[MAIN[1][1][48], MAIN[1][1][54], MAIN[1][1][53]];
				attribute WDEL_B @[MAIN[2][1][15], MAIN[2][1][9], MAIN[2][1][10]];
				attribute DDEL_A @[MAIN[1][1][56], MAIN[1][1][57]];
				attribute DDEL_B @[MAIN[2][1][7], MAIN[2][1][6]];
				attribute WW_VALUE_A @[MAIN[1][1][60], MAIN[1][1][61]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute WW_VALUE_B @[MAIN[2][1][3], MAIN[2][1][2]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
			}

			bel MULT {
				input A[0] = CELL[0].IMUX_DATA[27];
				input A[1] = CELL[0].IMUX_DATA[19];
				input A[2] = CELL[0].IMUX_DATA[0];
				input A[3] = CELL[0].IMUX_DATA[8];
				input A[4] = CELL[1].IMUX_DATA[27];
				input A[5] = CELL[1].IMUX_DATA[19];
				input A[6] = CELL[1].IMUX_DATA[0];
				input A[7] = CELL[1].IMUX_DATA[8];
				input A[8] = CELL[2].IMUX_DATA[27];
				input A[9] = CELL[2].IMUX_DATA[19];
				input A[10] = CELL[2].IMUX_DATA[0];
				input A[11] = CELL[2].IMUX_DATA[8];
				input A[12] = CELL[3].IMUX_DATA[27];
				input A[13] = CELL[3].IMUX_DATA[19];
				input A[14] = CELL[3].IMUX_DATA[0];
				input A[15] = CELL[3].IMUX_DATA[8];
				input A[16] = CELL[3].IMUX_DATA[26];
				input A[17] = CELL[3].IMUX_DATA[10];
				input B[0] = CELL[0].IMUX_DATA[22];
				input B[1] = CELL[0].IMUX_DATA[30];
				input B[2] = CELL[0].IMUX_DATA[13];
				input B[3] = CELL[0].IMUX_DATA[5];
				input B[4] = CELL[1].IMUX_DATA[22];
				input B[5] = CELL[1].IMUX_DATA[30];
				input B[6] = CELL[1].IMUX_DATA[13];
				input B[7] = CELL[1].IMUX_DATA[5];
				input B[8] = CELL[2].IMUX_DATA[22];
				input B[9] = CELL[2].IMUX_DATA[30];
				input B[10] = CELL[2].IMUX_DATA[13];
				input B[11] = CELL[2].IMUX_DATA[5];
				input B[12] = CELL[3].IMUX_DATA[22];
				input B[13] = CELL[3].IMUX_DATA[30];
				input B[14] = CELL[3].IMUX_DATA[13];
				input B[15] = CELL[3].IMUX_DATA[5];
				input B[16] = CELL[3].IMUX_DATA[18];
				input B[17] = CELL[3].IMUX_DATA[2];
				input CLK = CELL[2].IMUX_CLK_OPTINV[0];
				input CEP = CELL[2].IMUX_CE_OPTINV[2];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
				input CEA = CELL[2].IMUX_CE_OPTINV[0];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input CEB = CELL[2].IMUX_CE_OPTINV[1];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				output P[0] = CELL[0].OUT_SEC[15];
				output P[1] = CELL[0].OUT_SEC[14];
				output P[2] = CELL[0].OUT_SEC[13];
				output P[3] = CELL[0].OUT_SEC[12];
				output P[4] = CELL[0].OUT_SEC[11];
				output P[5] = CELL[0].OUT_SEC[10];
				output P[6] = CELL[0].OUT_SEC[9];
				output P[7] = CELL[0].OUT_SEC[8];
				output P[8] = CELL[1].OUT_SEC[15];
				output P[9] = CELL[1].OUT_SEC[14];
				output P[10] = CELL[1].OUT_SEC[13];
				output P[11] = CELL[1].OUT_SEC[12];
				output P[12] = CELL[1].OUT_SEC[11];
				output P[13] = CELL[1].OUT_SEC[10];
				output P[14] = CELL[1].OUT_SEC[9];
				output P[15] = CELL[1].OUT_SEC[8];
				output P[16] = CELL[2].OUT_SEC[15];
				output P[17] = CELL[2].OUT_SEC[14];
				output P[18] = CELL[2].OUT_SEC[13];
				output P[19] = CELL[2].OUT_SEC[12];
				output P[20] = CELL[2].OUT_SEC[11];
				output P[21] = CELL[2].OUT_SEC[10];
				output P[22] = CELL[2].OUT_SEC[9];
				output P[23] = CELL[2].OUT_SEC[8];
				output P[24] = CELL[3].OUT_SEC[15];
				output P[25] = CELL[3].OUT_SEC[14];
				output P[26] = CELL[3].OUT_SEC[13];
				output P[27] = CELL[3].OUT_SEC[12];
				output P[28] = CELL[3].OUT_SEC[11];
				output P[29] = CELL[3].OUT_SEC[10];
				output P[30] = CELL[3].OUT_SEC[9];
				output P[31] = CELL[3].OUT_SEC[8];
				output P[32] = CELL[0].OUT_SEC[7];
				output P[33] = CELL[1].OUT_SEC[7];
				output P[34] = CELL[2].OUT_SEC[7];
				output P[35] = CELL[3].OUT_SEC[7];
				attribute PREG @MAIN[3][1][59];
				attribute AREG @MAIN[3][1][60];
				attribute BREG @MAIN[3][1][61];
				attribute B_INPUT @[MAIN[3][1][62]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute PREG_CLKINVERSION @!MAIN[3][1][63];
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA[18] MULT.A[2]
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA[1]
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB[0]
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB[19] MULT.B[3]
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB[0]
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA[3]
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA[19] MULT.A[3]
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB[0]
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA[0]
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB[1]
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB[18] MULT.B[2]
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB[1]
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA[2]
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA[2]
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA[17] MULT.A[1]
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA[0]
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB[3]
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB[16] MULT.B[0]
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB[3]
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA[3]
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA[0]
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA[16] MULT.A[0]
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA[1]
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB[2]
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB[17] MULT.B[1]
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB[2]
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA[0]
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA[1]
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA[2]
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA[3]
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB[0]
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB[1]
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB[2]
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB[3]
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA[0]
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB[0]
			// wire CELL[0].OUT_SEC[7]             MULT.P[32]
			// wire CELL[0].OUT_SEC[8]             MULT.P[7]
			// wire CELL[0].OUT_SEC[9]             MULT.P[6]
			// wire CELL[0].OUT_SEC[10]            MULT.P[5]
			// wire CELL[0].OUT_SEC[11]            MULT.P[4]
			// wire CELL[0].OUT_SEC[12]            MULT.P[3]
			// wire CELL[0].OUT_SEC[13]            MULT.P[2]
			// wire CELL[0].OUT_SEC[14]            MULT.P[1]
			// wire CELL[0].OUT_SEC[15]            MULT.P[0]
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA[16]
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA[17]
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA[19]
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA[18]
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB[16]
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB[17]
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB[19]
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB[18]
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.RSTA
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.RSTB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA[0]
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB[0]
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA[22] MULT.A[6]
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA[5]
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB[4]
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB[23] MULT.B[7]
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB[4]
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA[7]
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA[23] MULT.A[7]
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB[2]
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA[4]
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB[5]
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB[22] MULT.B[6]
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB[5]
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA[6]
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA[6]
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA[21] MULT.A[5]
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA[4]
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB[7]
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB[20] MULT.B[4]
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB[7]
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA[7]
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA[2]
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA[20] MULT.A[4]
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA[5]
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB[6]
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB[21] MULT.B[5]
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB[6]
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA[4]
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA[5]
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA[6]
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA[7]
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB[4]
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB[5]
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB[6]
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB[7]
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA[2]
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB[2]
			// wire CELL[1].OUT_SEC[7]             MULT.P[33]
			// wire CELL[1].OUT_SEC[8]             MULT.P[15]
			// wire CELL[1].OUT_SEC[9]             MULT.P[14]
			// wire CELL[1].OUT_SEC[10]            MULT.P[13]
			// wire CELL[1].OUT_SEC[11]            MULT.P[12]
			// wire CELL[1].OUT_SEC[12]            MULT.P[11]
			// wire CELL[1].OUT_SEC[13]            MULT.P[10]
			// wire CELL[1].OUT_SEC[14]            MULT.P[9]
			// wire CELL[1].OUT_SEC[15]            MULT.P[8]
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA[20]
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA[21]
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA[23]
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA[22]
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB[20]
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB[21]
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB[23]
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB[22]
			// wire CELL[2].IMUX_CLK_OPTINV[0]     MULT.CLK
			// wire CELL[2].IMUX_SR_OPTINV[0]      MULT.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      MULT.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_CE_OPTINV[0]      MULT.CEA
			// wire CELL[2].IMUX_CE_OPTINV[1]      MULT.CEB
			// wire CELL[2].IMUX_CE_OPTINV[2]      MULT.CEP
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA[26] MULT.A[10]
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA[9]
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB[8]
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB[27] MULT.B[11]
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB[8]
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA[11]
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA[27] MULT.A[11]
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB[1]
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA[8]
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB[9]
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB[26] MULT.B[10]
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB[9]
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA[10]
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA[10]
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA[25] MULT.A[9]
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA[8]
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB[11]
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB[24] MULT.B[8]
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB[11]
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA[11]
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA[1]
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA[24] MULT.A[8]
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA[9]
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB[10]
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB[25] MULT.B[9]
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB[10]
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA[8]
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA[9]
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA[10]
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA[11]
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB[8]
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB[9]
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB[10]
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB[11]
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA[1]
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB[1]
			// wire CELL[2].OUT_SEC[7]             MULT.P[34]
			// wire CELL[2].OUT_SEC[8]             MULT.P[23]
			// wire CELL[2].OUT_SEC[9]             MULT.P[22]
			// wire CELL[2].OUT_SEC[10]            MULT.P[21]
			// wire CELL[2].OUT_SEC[11]            MULT.P[20]
			// wire CELL[2].OUT_SEC[12]            MULT.P[19]
			// wire CELL[2].OUT_SEC[13]            MULT.P[18]
			// wire CELL[2].OUT_SEC[14]            MULT.P[17]
			// wire CELL[2].OUT_SEC[15]            MULT.P[16]
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA[24]
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA[25]
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA[27]
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA[26]
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB[24]
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB[25]
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB[27]
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB[26]
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA[30] MULT.A[14]
			// wire CELL[3].IMUX_DATA[2]           MULT.B[17]
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA[13]
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB[12]
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB[31] MULT.B[15]
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB[12]
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA[31] MULT.A[15]
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB[3]
			// wire CELL[3].IMUX_DATA[10]          MULT.A[17]
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA[12]
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB[13]
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB[30] MULT.B[14]
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB[13]
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA[14]
			// wire CELL[3].IMUX_DATA[18]          MULT.B[16]
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA[29] MULT.A[13]
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA[12]
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB[15]
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB[28] MULT.B[12]
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA[15]
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA[3]
			// wire CELL[3].IMUX_DATA[26]          MULT.A[16]
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA[28] MULT.A[12]
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA[13]
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB[14]
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB[29] MULT.B[13]
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA[12]
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA[13]
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA[14]
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA[15]
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB[12]
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB[13]
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB[14]
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB[15]
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA[3]
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB[3]
			// wire CELL[3].OUT_SEC[7]             MULT.P[35]
			// wire CELL[3].OUT_SEC[8]             MULT.P[31]
			// wire CELL[3].OUT_SEC[9]             MULT.P[30]
			// wire CELL[3].OUT_SEC[10]            MULT.P[29]
			// wire CELL[3].OUT_SEC[11]            MULT.P[28]
			// wire CELL[3].OUT_SEC[12]            MULT.P[27]
			// wire CELL[3].OUT_SEC[13]            MULT.P[26]
			// wire CELL[3].OUT_SEC[14]            MULT.P[25]
			// wire CELL[3].OUT_SEC[15]            MULT.P[24]
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA[28]
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA[29]
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA[31]
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA[30]
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB[28]
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB[29]
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB[31]
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB[30]
		}

		tile_class BRAM_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect MAIN[2]: Vertical (rev 19, rev 64);
			bitrect MAIN[3]: Vertical (rev 19, rev 64);
			bitrect DATA: Vertical (rev 76, rev 256);

			bel BRAM {
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input RSTA = CELL[1].IMUX_SR_OPTINV[0];
				input RSTB = CELL[1].IMUX_SR_OPTINV[1];
				input WEA[0] = CELL[1].IMUX_SR_OPTINV[2];
				input WEA[1] = CELL[0].IMUX_SR_OPTINV[2];
				input WEA[2] = CELL[3].IMUX_SR_OPTINV[1];
				input WEA[3] = CELL[3].IMUX_SR_OPTINV[2];
				input WEB[0] = CELL[1].IMUX_SR_OPTINV[3];
				input WEB[1] = CELL[0].IMUX_SR_OPTINV[3];
				input WEB[2] = CELL[2].IMUX_SR_OPTINV[3];
				input WEB[3] = CELL[3].IMUX_SR_OPTINV[3];
				input ADDRA[0] = CELL[0].IMUX_DATA[20];
				input ADDRA[1] = CELL[0].IMUX_DATA[28];
				input ADDRA[2] = CELL[0].IMUX_DATA[15];
				input ADDRA[3] = CELL[0].IMUX_DATA[7];
				input ADDRA[4] = CELL[1].IMUX_DATA[20];
				input ADDRA[5] = CELL[1].IMUX_DATA[28];
				input ADDRA[6] = CELL[1].IMUX_DATA[15];
				input ADDRA[7] = CELL[1].IMUX_DATA[7];
				input ADDRA[8] = CELL[2].IMUX_DATA[20];
				input ADDRA[9] = CELL[2].IMUX_DATA[28];
				input ADDRA[10] = CELL[2].IMUX_DATA[15];
				input ADDRA[11] = CELL[2].IMUX_DATA[7];
				input ADDRA[12] = CELL[3].IMUX_DATA[20];
				input ADDRA[13] = CELL[3].IMUX_DATA[28];
				input ADDRB[0] = CELL[0].IMUX_DATA[4];
				input ADDRB[1] = CELL[0].IMUX_DATA[12];
				input ADDRB[2] = CELL[0].IMUX_DATA[31];
				input ADDRB[3] = CELL[0].IMUX_DATA[23];
				input ADDRB[4] = CELL[1].IMUX_DATA[4];
				input ADDRB[5] = CELL[1].IMUX_DATA[12];
				input ADDRB[6] = CELL[1].IMUX_DATA[31];
				input ADDRB[7] = CELL[1].IMUX_DATA[23];
				input ADDRB[8] = CELL[2].IMUX_DATA[4];
				input ADDRB[9] = CELL[2].IMUX_DATA[12];
				input ADDRB[10] = CELL[2].IMUX_DATA[31];
				input ADDRB[11] = CELL[2].IMUX_DATA[23];
				input ADDRB[12] = CELL[3].IMUX_DATA[4];
				input ADDRB[13] = CELL[3].IMUX_DATA[12];
				input DIA[0] = CELL[0].IMUX_DATA[11];
				input DIA[1] = CELL[0].IMUX_DATA[3];
				input DIA[2] = CELL[0].IMUX_DATA[16];
				input DIA[3] = CELL[0].IMUX_DATA[24];
				input DIA[4] = CELL[1].IMUX_DATA[11];
				input DIA[5] = CELL[1].IMUX_DATA[3];
				input DIA[6] = CELL[1].IMUX_DATA[16];
				input DIA[7] = CELL[1].IMUX_DATA[24];
				input DIA[8] = CELL[2].IMUX_DATA[11];
				input DIA[9] = CELL[2].IMUX_DATA[3];
				input DIA[10] = CELL[2].IMUX_DATA[16];
				input DIA[11] = CELL[2].IMUX_DATA[24];
				input DIA[12] = CELL[3].IMUX_DATA[11];
				input DIA[13] = CELL[3].IMUX_DATA[3];
				input DIA[14] = CELL[3].IMUX_DATA[16];
				input DIA[15] = CELL[3].IMUX_DATA[24];
				input DIA[16] = CELL[0].IMUX_DATA[27];
				input DIA[17] = CELL[0].IMUX_DATA[19];
				input DIA[18] = CELL[0].IMUX_DATA[0];
				input DIA[19] = CELL[0].IMUX_DATA[8];
				input DIA[20] = CELL[1].IMUX_DATA[27];
				input DIA[21] = CELL[1].IMUX_DATA[19];
				input DIA[22] = CELL[1].IMUX_DATA[0];
				input DIA[23] = CELL[1].IMUX_DATA[8];
				input DIA[24] = CELL[2].IMUX_DATA[27];
				input DIA[25] = CELL[2].IMUX_DATA[19];
				input DIA[26] = CELL[2].IMUX_DATA[0];
				input DIA[27] = CELL[2].IMUX_DATA[8];
				input DIA[28] = CELL[3].IMUX_DATA[27];
				input DIA[29] = CELL[3].IMUX_DATA[19];
				input DIA[30] = CELL[3].IMUX_DATA[0];
				input DIA[31] = CELL[3].IMUX_DATA[8];
				input DIB[0] = CELL[0].IMUX_DATA[6];
				input DIB[1] = CELL[0].IMUX_DATA[14];
				input DIB[2] = CELL[0].IMUX_DATA[29];
				input DIB[3] = CELL[0].IMUX_DATA[21];
				input DIB[4] = CELL[1].IMUX_DATA[6];
				input DIB[5] = CELL[1].IMUX_DATA[14];
				input DIB[6] = CELL[1].IMUX_DATA[29];
				input DIB[7] = CELL[1].IMUX_DATA[21];
				input DIB[8] = CELL[2].IMUX_DATA[6];
				input DIB[9] = CELL[2].IMUX_DATA[14];
				input DIB[10] = CELL[2].IMUX_DATA[29];
				input DIB[11] = CELL[2].IMUX_DATA[21];
				input DIB[12] = CELL[3].IMUX_DATA[6];
				input DIB[13] = CELL[3].IMUX_DATA[14];
				input DIB[14] = CELL[3].IMUX_DATA[29];
				input DIB[15] = CELL[3].IMUX_DATA[21];
				input DIB[16] = CELL[0].IMUX_DATA[22];
				input DIB[17] = CELL[0].IMUX_DATA[30];
				input DIB[18] = CELL[0].IMUX_DATA[13];
				input DIB[19] = CELL[0].IMUX_DATA[5];
				input DIB[20] = CELL[1].IMUX_DATA[22];
				input DIB[21] = CELL[1].IMUX_DATA[30];
				input DIB[22] = CELL[1].IMUX_DATA[13];
				input DIB[23] = CELL[1].IMUX_DATA[5];
				input DIB[24] = CELL[2].IMUX_DATA[22];
				input DIB[25] = CELL[2].IMUX_DATA[30];
				input DIB[26] = CELL[2].IMUX_DATA[13];
				input DIB[27] = CELL[2].IMUX_DATA[5];
				input DIB[28] = CELL[3].IMUX_DATA[22];
				input DIB[29] = CELL[3].IMUX_DATA[30];
				input DIB[30] = CELL[3].IMUX_DATA[13];
				input DIB[31] = CELL[3].IMUX_DATA[5];
				input DIPA[0] = CELL[0].IMUX_DATA[25];
				input DIPA[1] = CELL[2].IMUX_DATA[25];
				input DIPA[2] = CELL[1].IMUX_DATA[25];
				input DIPA[3] = CELL[3].IMUX_DATA[25];
				input DIPB[0] = CELL[0].IMUX_DATA[9];
				input DIPB[1] = CELL[2].IMUX_DATA[9];
				input DIPB[2] = CELL[1].IMUX_DATA[9];
				input DIPB[3] = CELL[3].IMUX_DATA[9];
				output DOA[0] = CELL[0].OUT_FAN[0];
				output DOA[1] = CELL[0].OUT_FAN[1];
				output DOA[2] = CELL[0].OUT_FAN[2];
				output DOA[3] = CELL[0].OUT_FAN[3];
				output DOA[4] = CELL[1].OUT_FAN[0];
				output DOA[5] = CELL[1].OUT_FAN[1];
				output DOA[6] = CELL[1].OUT_FAN[2];
				output DOA[7] = CELL[1].OUT_FAN[3];
				output DOA[8] = CELL[2].OUT_FAN[0];
				output DOA[9] = CELL[2].OUT_FAN[1];
				output DOA[10] = CELL[2].OUT_FAN[2];
				output DOA[11] = CELL[2].OUT_FAN[3];
				output DOA[12] = CELL[3].OUT_FAN[0];
				output DOA[13] = CELL[3].OUT_FAN[1];
				output DOA[14] = CELL[3].OUT_FAN[2];
				output DOA[15] = CELL[3].OUT_FAN[3];
				output DOA[16] = CELL[0].OUT_HALF0[0];
				output DOA[17] = CELL[0].OUT_HALF0[1];
				output DOA[18] = CELL[0].OUT_HALF0[3];
				output DOA[19] = CELL[0].OUT_HALF0[2];
				output DOA[20] = CELL[1].OUT_HALF0[0];
				output DOA[21] = CELL[1].OUT_HALF0[1];
				output DOA[22] = CELL[1].OUT_HALF0[3];
				output DOA[23] = CELL[1].OUT_HALF0[2];
				output DOA[24] = CELL[2].OUT_HALF0[0];
				output DOA[25] = CELL[2].OUT_HALF0[1];
				output DOA[26] = CELL[2].OUT_HALF0[3];
				output DOA[27] = CELL[2].OUT_HALF0[2];
				output DOA[28] = CELL[3].OUT_HALF0[0];
				output DOA[29] = CELL[3].OUT_HALF0[1];
				output DOA[30] = CELL[3].OUT_HALF0[3];
				output DOA[31] = CELL[3].OUT_HALF0[2];
				output DOB[0] = CELL[0].OUT_FAN[4];
				output DOB[1] = CELL[0].OUT_FAN[5];
				output DOB[2] = CELL[0].OUT_FAN[6];
				output DOB[3] = CELL[0].OUT_FAN[7];
				output DOB[4] = CELL[1].OUT_FAN[4];
				output DOB[5] = CELL[1].OUT_FAN[5];
				output DOB[6] = CELL[1].OUT_FAN[6];
				output DOB[7] = CELL[1].OUT_FAN[7];
				output DOB[8] = CELL[2].OUT_FAN[4];
				output DOB[9] = CELL[2].OUT_FAN[5];
				output DOB[10] = CELL[2].OUT_FAN[6];
				output DOB[11] = CELL[2].OUT_FAN[7];
				output DOB[12] = CELL[3].OUT_FAN[4];
				output DOB[13] = CELL[3].OUT_FAN[5];
				output DOB[14] = CELL[3].OUT_FAN[6];
				output DOB[15] = CELL[3].OUT_FAN[7];
				output DOB[16] = CELL[0].OUT_HALF1[0];
				output DOB[17] = CELL[0].OUT_HALF1[1];
				output DOB[18] = CELL[0].OUT_HALF1[3];
				output DOB[19] = CELL[0].OUT_HALF1[2];
				output DOB[20] = CELL[1].OUT_HALF1[0];
				output DOB[21] = CELL[1].OUT_HALF1[1];
				output DOB[22] = CELL[1].OUT_HALF1[3];
				output DOB[23] = CELL[1].OUT_HALF1[2];
				output DOB[24] = CELL[2].OUT_HALF1[0];
				output DOB[25] = CELL[2].OUT_HALF1[1];
				output DOB[26] = CELL[2].OUT_HALF1[3];
				output DOB[27] = CELL[2].OUT_HALF1[2];
				output DOB[28] = CELL[3].OUT_HALF1[0];
				output DOB[29] = CELL[3].OUT_HALF1[1];
				output DOB[30] = CELL[3].OUT_HALF1[3];
				output DOB[31] = CELL[3].OUT_HALF1[2];
				output DOPA[0] = CELL[0].OUT_SEC[4];
				output DOPA[1] = CELL[2].OUT_SEC[4];
				output DOPA[2] = CELL[1].OUT_SEC[4];
				output DOPA[3] = CELL[3].OUT_SEC[4];
				output DOPB[0] = CELL[0].OUT_SEC[5];
				output DOPB[1] = CELL[2].OUT_SEC[5];
				output DOPB[2] = CELL[1].OUT_SEC[5];
				output DOPB[3] = CELL[3].OUT_SEC[5];
				attribute DATA @[DATA[75][254], DATA[75][240], DATA[75][226], DATA[75][212], DATA[75][184], DATA[75][170], DATA[75][156], DATA[75][142], DATA[75][124], DATA[75][110], DATA[75][96], DATA[75][82], DATA[75][54], DATA[75][40], DATA[75][26], DATA[75][12], DATA[75][247], DATA[75][233], DATA[75][219], DATA[75][205], DATA[75][177], DATA[75][163], DATA[75][149], DATA[75][135], DATA[75][117], DATA[75][103], DATA[75][89], DATA[75][75], DATA[75][47], DATA[75][33], DATA[75][19], DATA[75][5], DATA[74][254], DATA[74][240], DATA[74][226], DATA[74][212], DATA[74][184], DATA[74][170], DATA[74][156], DATA[74][142], DATA[74][124], DATA[74][110], DATA[74][96], DATA[74][82], DATA[74][54], DATA[74][40], DATA[74][26], DATA[74][12], DATA[74][247], DATA[74][233], DATA[74][219], DATA[74][205], DATA[74][177], DATA[74][163], DATA[74][149], DATA[74][135], DATA[74][117], DATA[74][103], DATA[74][89], DATA[74][75], DATA[74][47], DATA[74][33], DATA[74][19], DATA[74][5], DATA[73][254], DATA[73][240], DATA[73][226], DATA[73][212], DATA[73][184], DATA[73][170], DATA[73][156], DATA[73][142], DATA[73][124], DATA[73][110], DATA[73][96], DATA[73][82], DATA[73][54], DATA[73][40], DATA[73][26], DATA[73][12], DATA[73][247], DATA[73][233], DATA[73][219], DATA[73][205], DATA[73][177], DATA[73][163], DATA[73][149], DATA[73][135], DATA[73][117], DATA[73][103], DATA[73][89], DATA[73][75], DATA[73][47], DATA[73][33], DATA[73][19], DATA[73][5], DATA[72][254], DATA[72][240], DATA[72][226], DATA[72][212], DATA[72][184], DATA[72][170], DATA[72][156], DATA[72][142], DATA[72][124], DATA[72][110], DATA[72][96], DATA[72][82], DATA[72][54], DATA[72][40], DATA[72][26], DATA[72][12], DATA[72][247], DATA[72][233], DATA[72][219], DATA[72][205], DATA[72][177], DATA[72][163], DATA[72][149], DATA[72][135], DATA[72][117], DATA[72][103], DATA[72][89], DATA[72][75], DATA[72][47], DATA[72][33], DATA[72][19], DATA[72][5], DATA[75][255], DATA[75][241], DATA[75][227], DATA[75][213], DATA[75][185], DATA[75][171], DATA[75][157], DATA[75][143], DATA[75][125], DATA[75][111], DATA[75][97], DATA[75][83], DATA[75][55], DATA[75][41], DATA[75][27], DATA[75][13], DATA[75][248], DATA[75][234], DATA[75][220], DATA[75][206], DATA[75][178], DATA[75][164], DATA[75][150], DATA[75][136], DATA[75][118], DATA[75][104], DATA[75][90], DATA[75][76], DATA[75][48], DATA[75][34], DATA[75][20], DATA[75][6], DATA[74][255], DATA[74][241], DATA[74][227], DATA[74][213], DATA[74][185], DATA[74][171], DATA[74][157], DATA[74][143], DATA[74][125], DATA[74][111], DATA[74][97], DATA[74][83], DATA[74][55], DATA[74][41], DATA[74][27], DATA[74][13], DATA[74][248], DATA[74][234], DATA[74][220], DATA[74][206], DATA[74][178], DATA[74][164], DATA[74][150], DATA[74][136], DATA[74][118], DATA[74][104], DATA[74][90], DATA[74][76], DATA[74][48], DATA[74][34], DATA[74][20], DATA[74][6], DATA[73][255], DATA[73][241], DATA[73][227], DATA[73][213], DATA[73][185], DATA[73][171], DATA[73][157], DATA[73][143], DATA[73][125], DATA[73][111], DATA[73][97], DATA[73][83], DATA[73][55], DATA[73][41], DATA[73][27], DATA[73][13], DATA[73][248], DATA[73][234], DATA[73][220], DATA[73][206], DATA[73][178], DATA[73][164], DATA[73][150], DATA[73][136], DATA[73][118], DATA[73][104], DATA[73][90], DATA[73][76], DATA[73][48], DATA[73][34], DATA[73][20], DATA[73][6], DATA[72][255], DATA[72][241], DATA[72][227], DATA[72][213], DATA[72][185], DATA[72][171], DATA[72][157], DATA[72][143], DATA[72][125], DATA[72][111], DATA[72][97], DATA[72][83], DATA[72][55], DATA[72][41], DATA[72][27], DATA[72][13], DATA[72][248], DATA[72][234], DATA[72][220], DATA[72][206], DATA[72][178], DATA[72][164], DATA[72][150], DATA[72][136], DATA[72][118], DATA[72][104], DATA[72][90], DATA[72][76], DATA[72][48], DATA[72][34], DATA[72][20], DATA[72][6], DATA[71][249], DATA[71][235], DATA[71][221], DATA[71][207], DATA[71][179], DATA[71][165], DATA[71][151], DATA[71][137], DATA[71][119], DATA[71][105], DATA[71][91], DATA[71][77], DATA[71][49], DATA[71][35], DATA[71][21], DATA[71][7], DATA[71][242], DATA[71][228], DATA[71][214], DATA[71][200], DATA[71][172], DATA[71][158], DATA[71][144], DATA[71][130], DATA[71][112], DATA[71][98], DATA[71][84], DATA[71][70], DATA[71][42], DATA[71][28], DATA[71][14], DATA[71][0], DATA[70][249], DATA[70][235], DATA[70][221], DATA[70][207], DATA[70][179], DATA[70][165], DATA[70][151], DATA[70][137], DATA[70][119], DATA[70][105], DATA[70][91], DATA[70][77], DATA[70][49], DATA[70][35], DATA[70][21], DATA[70][7], DATA[70][242], DATA[70][228], DATA[70][214], DATA[70][200], DATA[70][172], DATA[70][158], DATA[70][144], DATA[70][130], DATA[70][112], DATA[70][98], DATA[70][84], DATA[70][70], DATA[70][42], DATA[70][28], DATA[70][14], DATA[70][0], DATA[69][249], DATA[69][235], DATA[69][221], DATA[69][207], DATA[69][179], DATA[69][165], DATA[69][151], DATA[69][137], DATA[69][119], DATA[69][105], DATA[69][91], DATA[69][77], DATA[69][49], DATA[69][35], DATA[69][21], DATA[69][7], DATA[69][242], DATA[69][228], DATA[69][214], DATA[69][200], DATA[69][172], DATA[69][158], DATA[69][144], DATA[69][130], DATA[69][112], DATA[69][98], DATA[69][84], DATA[69][70], DATA[69][42], DATA[69][28], DATA[69][14], DATA[69][0], DATA[68][249], DATA[68][235], DATA[68][221], DATA[68][207], DATA[68][179], DATA[68][165], DATA[68][151], DATA[68][137], DATA[68][119], DATA[68][105], DATA[68][91], DATA[68][77], DATA[68][49], DATA[68][35], DATA[68][21], DATA[68][7], DATA[68][242], DATA[68][228], DATA[68][214], DATA[68][200], DATA[68][172], DATA[68][158], DATA[68][144], DATA[68][130], DATA[68][112], DATA[68][98], DATA[68][84], DATA[68][70], DATA[68][42], DATA[68][28], DATA[68][14], DATA[68][0], DATA[71][250], DATA[71][236], DATA[71][222], DATA[71][208], DATA[71][180], DATA[71][166], DATA[71][152], DATA[71][138], DATA[71][120], DATA[71][106], DATA[71][92], DATA[71][78], DATA[71][50], DATA[71][36], DATA[71][22], DATA[71][8], DATA[71][243], DATA[71][229], DATA[71][215], DATA[71][201], DATA[71][173], DATA[71][159], DATA[71][145], DATA[71][131], DATA[71][113], DATA[71][99], DATA[71][85], DATA[71][71], DATA[71][43], DATA[71][29], DATA[71][15], DATA[71][1], DATA[70][250], DATA[70][236], DATA[70][222], DATA[70][208], DATA[70][180], DATA[70][166], DATA[70][152], DATA[70][138], DATA[70][120], DATA[70][106], DATA[70][92], DATA[70][78], DATA[70][50], DATA[70][36], DATA[70][22], DATA[70][8], DATA[70][243], DATA[70][229], DATA[70][215], DATA[70][201], DATA[70][173], DATA[70][159], DATA[70][145], DATA[70][131], DATA[70][113], DATA[70][99], DATA[70][85], DATA[70][71], DATA[70][43], DATA[70][29], DATA[70][15], DATA[70][1], DATA[69][250], DATA[69][236], DATA[69][222], DATA[69][208], DATA[69][180], DATA[69][166], DATA[69][152], DATA[69][138], DATA[69][120], DATA[69][106], DATA[69][92], DATA[69][78], DATA[69][50], DATA[69][36], DATA[69][22], DATA[69][8], DATA[69][243], DATA[69][229], DATA[69][215], DATA[69][201], DATA[69][173], DATA[69][159], DATA[69][145], DATA[69][131], DATA[69][113], DATA[69][99], DATA[69][85], DATA[69][71], DATA[69][43], DATA[69][29], DATA[69][15], DATA[69][1], DATA[68][250], DATA[68][236], DATA[68][222], DATA[68][208], DATA[68][180], DATA[68][166], DATA[68][152], DATA[68][138], DATA[68][120], DATA[68][106], DATA[68][92], DATA[68][78], DATA[68][50], DATA[68][36], DATA[68][22], DATA[68][8], DATA[68][243], DATA[68][229], DATA[68][215], DATA[68][201], DATA[68][173], DATA[68][159], DATA[68][145], DATA[68][131], DATA[68][113], DATA[68][99], DATA[68][85], DATA[68][71], DATA[68][43], DATA[68][29], DATA[68][15], DATA[68][1], DATA[71][251], DATA[71][237], DATA[71][223], DATA[71][209], DATA[71][181], DATA[71][167], DATA[71][153], DATA[71][139], DATA[71][121], DATA[71][107], DATA[71][93], DATA[71][79], DATA[71][51], DATA[71][37], DATA[71][23], DATA[71][9], DATA[71][244], DATA[71][230], DATA[71][216], DATA[71][202], DATA[71][174], DATA[71][160], DATA[71][146], DATA[71][132], DATA[71][114], DATA[71][100], DATA[71][86], DATA[71][72], DATA[71][44], DATA[71][30], DATA[71][16], DATA[71][2], DATA[70][251], DATA[70][237], DATA[70][223], DATA[70][209], DATA[70][181], DATA[70][167], DATA[70][153], DATA[70][139], DATA[70][121], DATA[70][107], DATA[70][93], DATA[70][79], DATA[70][51], DATA[70][37], DATA[70][23], DATA[70][9], DATA[70][244], DATA[70][230], DATA[70][216], DATA[70][202], DATA[70][174], DATA[70][160], DATA[70][146], DATA[70][132], DATA[70][114], DATA[70][100], DATA[70][86], DATA[70][72], DATA[70][44], DATA[70][30], DATA[70][16], DATA[70][2], DATA[69][251], DATA[69][237], DATA[69][223], DATA[69][209], DATA[69][181], DATA[69][167], DATA[69][153], DATA[69][139], DATA[69][121], DATA[69][107], DATA[69][93], DATA[69][79], DATA[69][51], DATA[69][37], DATA[69][23], DATA[69][9], DATA[69][244], DATA[69][230], DATA[69][216], DATA[69][202], DATA[69][174], DATA[69][160], DATA[69][146], DATA[69][132], DATA[69][114], DATA[69][100], DATA[69][86], DATA[69][72], DATA[69][44], DATA[69][30], DATA[69][16], DATA[69][2], DATA[68][251], DATA[68][237], DATA[68][223], DATA[68][209], DATA[68][181], DATA[68][167], DATA[68][153], DATA[68][139], DATA[68][121], DATA[68][107], DATA[68][93], DATA[68][79], DATA[68][51], DATA[68][37], DATA[68][23], DATA[68][9], DATA[68][244], DATA[68][230], DATA[68][216], DATA[68][202], DATA[68][174], DATA[68][160], DATA[68][146], DATA[68][132], DATA[68][114], DATA[68][100], DATA[68][86], DATA[68][72], DATA[68][44], DATA[68][30], DATA[68][16], DATA[68][2], DATA[71][252], DATA[71][238], DATA[71][224], DATA[71][210], DATA[71][182], DATA[71][168], DATA[71][154], DATA[71][140], DATA[71][122], DATA[71][108], DATA[71][94], DATA[71][80], DATA[71][52], DATA[71][38], DATA[71][24], DATA[71][10], DATA[71][245], DATA[71][231], DATA[71][217], DATA[71][203], DATA[71][175], DATA[71][161], DATA[71][147], DATA[71][133], DATA[71][115], DATA[71][101], DATA[71][87], DATA[71][73], DATA[71][45], DATA[71][31], DATA[71][17], DATA[71][3], DATA[70][252], DATA[70][238], DATA[70][224], DATA[70][210], DATA[70][182], DATA[70][168], DATA[70][154], DATA[70][140], DATA[70][122], DATA[70][108], DATA[70][94], DATA[70][80], DATA[70][52], DATA[70][38], DATA[70][24], DATA[70][10], DATA[70][245], DATA[70][231], DATA[70][217], DATA[70][203], DATA[70][175], DATA[70][161], DATA[70][147], DATA[70][133], DATA[70][115], DATA[70][101], DATA[70][87], DATA[70][73], DATA[70][45], DATA[70][31], DATA[70][17], DATA[70][3], DATA[69][252], DATA[69][238], DATA[69][224], DATA[69][210], DATA[69][182], DATA[69][168], DATA[69][154], DATA[69][140], DATA[69][122], DATA[69][108], DATA[69][94], DATA[69][80], DATA[69][52], DATA[69][38], DATA[69][24], DATA[69][10], DATA[69][245], DATA[69][231], DATA[69][217], DATA[69][203], DATA[69][175], DATA[69][161], DATA[69][147], DATA[69][133], DATA[69][115], DATA[69][101], DATA[69][87], DATA[69][73], DATA[69][45], DATA[69][31], DATA[69][17], DATA[69][3], DATA[68][252], DATA[68][238], DATA[68][224], DATA[68][210], DATA[68][182], DATA[68][168], DATA[68][154], DATA[68][140], DATA[68][122], DATA[68][108], DATA[68][94], DATA[68][80], DATA[68][52], DATA[68][38], DATA[68][24], DATA[68][10], DATA[68][245], DATA[68][231], DATA[68][217], DATA[68][203], DATA[68][175], DATA[68][161], DATA[68][147], DATA[68][133], DATA[68][115], DATA[68][101], DATA[68][87], DATA[68][73], DATA[68][45], DATA[68][31], DATA[68][17], DATA[68][3], DATA[71][253], DATA[71][239], DATA[71][225], DATA[71][211], DATA[71][183], DATA[71][169], DATA[71][155], DATA[71][141], DATA[71][123], DATA[71][109], DATA[71][95], DATA[71][81], DATA[71][53], DATA[71][39], DATA[71][25], DATA[71][11], DATA[71][246], DATA[71][232], DATA[71][218], DATA[71][204], DATA[71][176], DATA[71][162], DATA[71][148], DATA[71][134], DATA[71][116], DATA[71][102], DATA[71][88], DATA[71][74], DATA[71][46], DATA[71][32], DATA[71][18], DATA[71][4], DATA[70][253], DATA[70][239], DATA[70][225], DATA[70][211], DATA[70][183], DATA[70][169], DATA[70][155], DATA[70][141], DATA[70][123], DATA[70][109], DATA[70][95], DATA[70][81], DATA[70][53], DATA[70][39], DATA[70][25], DATA[70][11], DATA[70][246], DATA[70][232], DATA[70][218], DATA[70][204], DATA[70][176], DATA[70][162], DATA[70][148], DATA[70][134], DATA[70][116], DATA[70][102], DATA[70][88], DATA[70][74], DATA[70][46], DATA[70][32], DATA[70][18], DATA[70][4], DATA[69][253], DATA[69][239], DATA[69][225], DATA[69][211], DATA[69][183], DATA[69][169], DATA[69][155], DATA[69][141], DATA[69][123], DATA[69][109], DATA[69][95], DATA[69][81], DATA[69][53], DATA[69][39], DATA[69][25], DATA[69][11], DATA[69][246], DATA[69][232], DATA[69][218], DATA[69][204], DATA[69][176], DATA[69][162], DATA[69][148], DATA[69][134], DATA[69][116], DATA[69][102], DATA[69][88], DATA[69][74], DATA[69][46], DATA[69][32], DATA[69][18], DATA[69][4], DATA[68][253], DATA[68][239], DATA[68][225], DATA[68][211], DATA[68][183], DATA[68][169], DATA[68][155], DATA[68][141], DATA[68][123], DATA[68][109], DATA[68][95], DATA[68][81], DATA[68][53], DATA[68][39], DATA[68][25], DATA[68][11], DATA[68][246], DATA[68][232], DATA[68][218], DATA[68][204], DATA[68][176], DATA[68][162], DATA[68][148], DATA[68][134], DATA[68][116], DATA[68][102], DATA[68][88], DATA[68][74], DATA[68][46], DATA[68][32], DATA[68][18], DATA[68][4], DATA[71][254], DATA[71][240], DATA[71][226], DATA[71][212], DATA[71][184], DATA[71][170], DATA[71][156], DATA[71][142], DATA[71][124], DATA[71][110], DATA[71][96], DATA[71][82], DATA[71][54], DATA[71][40], DATA[71][26], DATA[71][12], DATA[71][247], DATA[71][233], DATA[71][219], DATA[71][205], DATA[71][177], DATA[71][163], DATA[71][149], DATA[71][135], DATA[71][117], DATA[71][103], DATA[71][89], DATA[71][75], DATA[71][47], DATA[71][33], DATA[71][19], DATA[71][5], DATA[70][254], DATA[70][240], DATA[70][226], DATA[70][212], DATA[70][184], DATA[70][170], DATA[70][156], DATA[70][142], DATA[70][124], DATA[70][110], DATA[70][96], DATA[70][82], DATA[70][54], DATA[70][40], DATA[70][26], DATA[70][12], DATA[70][247], DATA[70][233], DATA[70][219], DATA[70][205], DATA[70][177], DATA[70][163], DATA[70][149], DATA[70][135], DATA[70][117], DATA[70][103], DATA[70][89], DATA[70][75], DATA[70][47], DATA[70][33], DATA[70][19], DATA[70][5], DATA[69][254], DATA[69][240], DATA[69][226], DATA[69][212], DATA[69][184], DATA[69][170], DATA[69][156], DATA[69][142], DATA[69][124], DATA[69][110], DATA[69][96], DATA[69][82], DATA[69][54], DATA[69][40], DATA[69][26], DATA[69][12], DATA[69][247], DATA[69][233], DATA[69][219], DATA[69][205], DATA[69][177], DATA[69][163], DATA[69][149], DATA[69][135], DATA[69][117], DATA[69][103], DATA[69][89], DATA[69][75], DATA[69][47], DATA[69][33], DATA[69][19], DATA[69][5], DATA[68][254], DATA[68][240], DATA[68][226], DATA[68][212], DATA[68][184], DATA[68][170], DATA[68][156], DATA[68][142], DATA[68][124], DATA[68][110], DATA[68][96], DATA[68][82], DATA[68][54], DATA[68][40], DATA[68][26], DATA[68][12], DATA[68][247], DATA[68][233], DATA[68][219], DATA[68][205], DATA[68][177], DATA[68][163], DATA[68][149], DATA[68][135], DATA[68][117], DATA[68][103], DATA[68][89], DATA[68][75], DATA[68][47], DATA[68][33], DATA[68][19], DATA[68][5], DATA[71][255], DATA[71][241], DATA[71][227], DATA[71][213], DATA[71][185], DATA[71][171], DATA[71][157], DATA[71][143], DATA[71][125], DATA[71][111], DATA[71][97], DATA[71][83], DATA[71][55], DATA[71][41], DATA[71][27], DATA[71][13], DATA[71][248], DATA[71][234], DATA[71][220], DATA[71][206], DATA[71][178], DATA[71][164], DATA[71][150], DATA[71][136], DATA[71][118], DATA[71][104], DATA[71][90], DATA[71][76], DATA[71][48], DATA[71][34], DATA[71][20], DATA[71][6], DATA[70][255], DATA[70][241], DATA[70][227], DATA[70][213], DATA[70][185], DATA[70][171], DATA[70][157], DATA[70][143], DATA[70][125], DATA[70][111], DATA[70][97], DATA[70][83], DATA[70][55], DATA[70][41], DATA[70][27], DATA[70][13], DATA[70][248], DATA[70][234], DATA[70][220], DATA[70][206], DATA[70][178], DATA[70][164], DATA[70][150], DATA[70][136], DATA[70][118], DATA[70][104], DATA[70][90], DATA[70][76], DATA[70][48], DATA[70][34], DATA[70][20], DATA[70][6], DATA[69][255], DATA[69][241], DATA[69][227], DATA[69][213], DATA[69][185], DATA[69][171], DATA[69][157], DATA[69][143], DATA[69][125], DATA[69][111], DATA[69][97], DATA[69][83], DATA[69][55], DATA[69][41], DATA[69][27], DATA[69][13], DATA[69][248], DATA[69][234], DATA[69][220], DATA[69][206], DATA[69][178], DATA[69][164], DATA[69][150], DATA[69][136], DATA[69][118], DATA[69][104], DATA[69][90], DATA[69][76], DATA[69][48], DATA[69][34], DATA[69][20], DATA[69][6], DATA[68][255], DATA[68][241], DATA[68][227], DATA[68][213], DATA[68][185], DATA[68][171], DATA[68][157], DATA[68][143], DATA[68][125], DATA[68][111], DATA[68][97], DATA[68][83], DATA[68][55], DATA[68][41], DATA[68][27], DATA[68][13], DATA[68][248], DATA[68][234], DATA[68][220], DATA[68][206], DATA[68][178], DATA[68][164], DATA[68][150], DATA[68][136], DATA[68][118], DATA[68][104], DATA[68][90], DATA[68][76], DATA[68][48], DATA[68][34], DATA[68][20], DATA[68][6], DATA[67][249], DATA[67][235], DATA[67][221], DATA[67][207], DATA[67][179], DATA[67][165], DATA[67][151], DATA[67][137], DATA[67][119], DATA[67][105], DATA[67][91], DATA[67][77], DATA[67][49], DATA[67][35], DATA[67][21], DATA[67][7], DATA[67][242], DATA[67][228], DATA[67][214], DATA[67][200], DATA[67][172], DATA[67][158], DATA[67][144], DATA[67][130], DATA[67][112], DATA[67][98], DATA[67][84], DATA[67][70], DATA[67][42], DATA[67][28], DATA[67][14], DATA[67][0], DATA[66][249], DATA[66][235], DATA[66][221], DATA[66][207], DATA[66][179], DATA[66][165], DATA[66][151], DATA[66][137], DATA[66][119], DATA[66][105], DATA[66][91], DATA[66][77], DATA[66][49], DATA[66][35], DATA[66][21], DATA[66][7], DATA[66][242], DATA[66][228], DATA[66][214], DATA[66][200], DATA[66][172], DATA[66][158], DATA[66][144], DATA[66][130], DATA[66][112], DATA[66][98], DATA[66][84], DATA[66][70], DATA[66][42], DATA[66][28], DATA[66][14], DATA[66][0], DATA[65][249], DATA[65][235], DATA[65][221], DATA[65][207], DATA[65][179], DATA[65][165], DATA[65][151], DATA[65][137], DATA[65][119], DATA[65][105], DATA[65][91], DATA[65][77], DATA[65][49], DATA[65][35], DATA[65][21], DATA[65][7], DATA[65][242], DATA[65][228], DATA[65][214], DATA[65][200], DATA[65][172], DATA[65][158], DATA[65][144], DATA[65][130], DATA[65][112], DATA[65][98], DATA[65][84], DATA[65][70], DATA[65][42], DATA[65][28], DATA[65][14], DATA[65][0], DATA[64][249], DATA[64][235], DATA[64][221], DATA[64][207], DATA[64][179], DATA[64][165], DATA[64][151], DATA[64][137], DATA[64][119], DATA[64][105], DATA[64][91], DATA[64][77], DATA[64][49], DATA[64][35], DATA[64][21], DATA[64][7], DATA[64][242], DATA[64][228], DATA[64][214], DATA[64][200], DATA[64][172], DATA[64][158], DATA[64][144], DATA[64][130], DATA[64][112], DATA[64][98], DATA[64][84], DATA[64][70], DATA[64][42], DATA[64][28], DATA[64][14], DATA[64][0], DATA[67][250], DATA[67][236], DATA[67][222], DATA[67][208], DATA[67][180], DATA[67][166], DATA[67][152], DATA[67][138], DATA[67][120], DATA[67][106], DATA[67][92], DATA[67][78], DATA[67][50], DATA[67][36], DATA[67][22], DATA[67][8], DATA[67][243], DATA[67][229], DATA[67][215], DATA[67][201], DATA[67][173], DATA[67][159], DATA[67][145], DATA[67][131], DATA[67][113], DATA[67][99], DATA[67][85], DATA[67][71], DATA[67][43], DATA[67][29], DATA[67][15], DATA[67][1], DATA[66][250], DATA[66][236], DATA[66][222], DATA[66][208], DATA[66][180], DATA[66][166], DATA[66][152], DATA[66][138], DATA[66][120], DATA[66][106], DATA[66][92], DATA[66][78], DATA[66][50], DATA[66][36], DATA[66][22], DATA[66][8], DATA[66][243], DATA[66][229], DATA[66][215], DATA[66][201], DATA[66][173], DATA[66][159], DATA[66][145], DATA[66][131], DATA[66][113], DATA[66][99], DATA[66][85], DATA[66][71], DATA[66][43], DATA[66][29], DATA[66][15], DATA[66][1], DATA[65][250], DATA[65][236], DATA[65][222], DATA[65][208], DATA[65][180], DATA[65][166], DATA[65][152], DATA[65][138], DATA[65][120], DATA[65][106], DATA[65][92], DATA[65][78], DATA[65][50], DATA[65][36], DATA[65][22], DATA[65][8], DATA[65][243], DATA[65][229], DATA[65][215], DATA[65][201], DATA[65][173], DATA[65][159], DATA[65][145], DATA[65][131], DATA[65][113], DATA[65][99], DATA[65][85], DATA[65][71], DATA[65][43], DATA[65][29], DATA[65][15], DATA[65][1], DATA[64][250], DATA[64][236], DATA[64][222], DATA[64][208], DATA[64][180], DATA[64][166], DATA[64][152], DATA[64][138], DATA[64][120], DATA[64][106], DATA[64][92], DATA[64][78], DATA[64][50], DATA[64][36], DATA[64][22], DATA[64][8], DATA[64][243], DATA[64][229], DATA[64][215], DATA[64][201], DATA[64][173], DATA[64][159], DATA[64][145], DATA[64][131], DATA[64][113], DATA[64][99], DATA[64][85], DATA[64][71], DATA[64][43], DATA[64][29], DATA[64][15], DATA[64][1], DATA[67][251], DATA[67][237], DATA[67][223], DATA[67][209], DATA[67][181], DATA[67][167], DATA[67][153], DATA[67][139], DATA[67][121], DATA[67][107], DATA[67][93], DATA[67][79], DATA[67][51], DATA[67][37], DATA[67][23], DATA[67][9], DATA[67][244], DATA[67][230], DATA[67][216], DATA[67][202], DATA[67][174], DATA[67][160], DATA[67][146], DATA[67][132], DATA[67][114], DATA[67][100], DATA[67][86], DATA[67][72], DATA[67][44], DATA[67][30], DATA[67][16], DATA[67][2], DATA[66][251], DATA[66][237], DATA[66][223], DATA[66][209], DATA[66][181], DATA[66][167], DATA[66][153], DATA[66][139], DATA[66][121], DATA[66][107], DATA[66][93], DATA[66][79], DATA[66][51], DATA[66][37], DATA[66][23], DATA[66][9], DATA[66][244], DATA[66][230], DATA[66][216], DATA[66][202], DATA[66][174], DATA[66][160], DATA[66][146], DATA[66][132], DATA[66][114], DATA[66][100], DATA[66][86], DATA[66][72], DATA[66][44], DATA[66][30], DATA[66][16], DATA[66][2], DATA[65][251], DATA[65][237], DATA[65][223], DATA[65][209], DATA[65][181], DATA[65][167], DATA[65][153], DATA[65][139], DATA[65][121], DATA[65][107], DATA[65][93], DATA[65][79], DATA[65][51], DATA[65][37], DATA[65][23], DATA[65][9], DATA[65][244], DATA[65][230], DATA[65][216], DATA[65][202], DATA[65][174], DATA[65][160], DATA[65][146], DATA[65][132], DATA[65][114], DATA[65][100], DATA[65][86], DATA[65][72], DATA[65][44], DATA[65][30], DATA[65][16], DATA[65][2], DATA[64][251], DATA[64][237], DATA[64][223], DATA[64][209], DATA[64][181], DATA[64][167], DATA[64][153], DATA[64][139], DATA[64][121], DATA[64][107], DATA[64][93], DATA[64][79], DATA[64][51], DATA[64][37], DATA[64][23], DATA[64][9], DATA[64][244], DATA[64][230], DATA[64][216], DATA[64][202], DATA[64][174], DATA[64][160], DATA[64][146], DATA[64][132], DATA[64][114], DATA[64][100], DATA[64][86], DATA[64][72], DATA[64][44], DATA[64][30], DATA[64][16], DATA[64][2], DATA[67][252], DATA[67][238], DATA[67][224], DATA[67][210], DATA[67][182], DATA[67][168], DATA[67][154], DATA[67][140], DATA[67][122], DATA[67][108], DATA[67][94], DATA[67][80], DATA[67][52], DATA[67][38], DATA[67][24], DATA[67][10], DATA[67][245], DATA[67][231], DATA[67][217], DATA[67][203], DATA[67][175], DATA[67][161], DATA[67][147], DATA[67][133], DATA[67][115], DATA[67][101], DATA[67][87], DATA[67][73], DATA[67][45], DATA[67][31], DATA[67][17], DATA[67][3], DATA[66][252], DATA[66][238], DATA[66][224], DATA[66][210], DATA[66][182], DATA[66][168], DATA[66][154], DATA[66][140], DATA[66][122], DATA[66][108], DATA[66][94], DATA[66][80], DATA[66][52], DATA[66][38], DATA[66][24], DATA[66][10], DATA[66][245], DATA[66][231], DATA[66][217], DATA[66][203], DATA[66][175], DATA[66][161], DATA[66][147], DATA[66][133], DATA[66][115], DATA[66][101], DATA[66][87], DATA[66][73], DATA[66][45], DATA[66][31], DATA[66][17], DATA[66][3], DATA[65][252], DATA[65][238], DATA[65][224], DATA[65][210], DATA[65][182], DATA[65][168], DATA[65][154], DATA[65][140], DATA[65][122], DATA[65][108], DATA[65][94], DATA[65][80], DATA[65][52], DATA[65][38], DATA[65][24], DATA[65][10], DATA[65][245], DATA[65][231], DATA[65][217], DATA[65][203], DATA[65][175], DATA[65][161], DATA[65][147], DATA[65][133], DATA[65][115], DATA[65][101], DATA[65][87], DATA[65][73], DATA[65][45], DATA[65][31], DATA[65][17], DATA[65][3], DATA[64][252], DATA[64][238], DATA[64][224], DATA[64][210], DATA[64][182], DATA[64][168], DATA[64][154], DATA[64][140], DATA[64][122], DATA[64][108], DATA[64][94], DATA[64][80], DATA[64][52], DATA[64][38], DATA[64][24], DATA[64][10], DATA[64][245], DATA[64][231], DATA[64][217], DATA[64][203], DATA[64][175], DATA[64][161], DATA[64][147], DATA[64][133], DATA[64][115], DATA[64][101], DATA[64][87], DATA[64][73], DATA[64][45], DATA[64][31], DATA[64][17], DATA[64][3], DATA[67][253], DATA[67][239], DATA[67][225], DATA[67][211], DATA[67][183], DATA[67][169], DATA[67][155], DATA[67][141], DATA[67][123], DATA[67][109], DATA[67][95], DATA[67][81], DATA[67][53], DATA[67][39], DATA[67][25], DATA[67][11], DATA[67][246], DATA[67][232], DATA[67][218], DATA[67][204], DATA[67][176], DATA[67][162], DATA[67][148], DATA[67][134], DATA[67][116], DATA[67][102], DATA[67][88], DATA[67][74], DATA[67][46], DATA[67][32], DATA[67][18], DATA[67][4], DATA[66][253], DATA[66][239], DATA[66][225], DATA[66][211], DATA[66][183], DATA[66][169], DATA[66][155], DATA[66][141], DATA[66][123], DATA[66][109], DATA[66][95], DATA[66][81], DATA[66][53], DATA[66][39], DATA[66][25], DATA[66][11], DATA[66][246], DATA[66][232], DATA[66][218], DATA[66][204], DATA[66][176], DATA[66][162], DATA[66][148], DATA[66][134], DATA[66][116], DATA[66][102], DATA[66][88], DATA[66][74], DATA[66][46], DATA[66][32], DATA[66][18], DATA[66][4], DATA[65][253], DATA[65][239], DATA[65][225], DATA[65][211], DATA[65][183], DATA[65][169], DATA[65][155], DATA[65][141], DATA[65][123], DATA[65][109], DATA[65][95], DATA[65][81], DATA[65][53], DATA[65][39], DATA[65][25], DATA[65][11], DATA[65][246], DATA[65][232], DATA[65][218], DATA[65][204], DATA[65][176], DATA[65][162], DATA[65][148], DATA[65][134], DATA[65][116], DATA[65][102], DATA[65][88], DATA[65][74], DATA[65][46], DATA[65][32], DATA[65][18], DATA[65][4], DATA[64][253], DATA[64][239], DATA[64][225], DATA[64][211], DATA[64][183], DATA[64][169], DATA[64][155], DATA[64][141], DATA[64][123], DATA[64][109], DATA[64][95], DATA[64][81], DATA[64][53], DATA[64][39], DATA[64][25], DATA[64][11], DATA[64][246], DATA[64][232], DATA[64][218], DATA[64][204], DATA[64][176], DATA[64][162], DATA[64][148], DATA[64][134], DATA[64][116], DATA[64][102], DATA[64][88], DATA[64][74], DATA[64][46], DATA[64][32], DATA[64][18], DATA[64][4], DATA[67][254], DATA[67][240], DATA[67][226], DATA[67][212], DATA[67][184], DATA[67][170], DATA[67][156], DATA[67][142], DATA[67][124], DATA[67][110], DATA[67][96], DATA[67][82], DATA[67][54], DATA[67][40], DATA[67][26], DATA[67][12], DATA[67][247], DATA[67][233], DATA[67][219], DATA[67][205], DATA[67][177], DATA[67][163], DATA[67][149], DATA[67][135], DATA[67][117], DATA[67][103], DATA[67][89], DATA[67][75], DATA[67][47], DATA[67][33], DATA[67][19], DATA[67][5], DATA[66][254], DATA[66][240], DATA[66][226], DATA[66][212], DATA[66][184], DATA[66][170], DATA[66][156], DATA[66][142], DATA[66][124], DATA[66][110], DATA[66][96], DATA[66][82], DATA[66][54], DATA[66][40], DATA[66][26], DATA[66][12], DATA[66][247], DATA[66][233], DATA[66][219], DATA[66][205], DATA[66][177], DATA[66][163], DATA[66][149], DATA[66][135], DATA[66][117], DATA[66][103], DATA[66][89], DATA[66][75], DATA[66][47], DATA[66][33], DATA[66][19], DATA[66][5], DATA[65][254], DATA[65][240], DATA[65][226], DATA[65][212], DATA[65][184], DATA[65][170], DATA[65][156], DATA[65][142], DATA[65][124], DATA[65][110], DATA[65][96], DATA[65][82], DATA[65][54], DATA[65][40], DATA[65][26], DATA[65][12], DATA[65][247], DATA[65][233], DATA[65][219], DATA[65][205], DATA[65][177], DATA[65][163], DATA[65][149], DATA[65][135], DATA[65][117], DATA[65][103], DATA[65][89], DATA[65][75], DATA[65][47], DATA[65][33], DATA[65][19], DATA[65][5], DATA[64][254], DATA[64][240], DATA[64][226], DATA[64][212], DATA[64][184], DATA[64][170], DATA[64][156], DATA[64][142], DATA[64][124], DATA[64][110], DATA[64][96], DATA[64][82], DATA[64][54], DATA[64][40], DATA[64][26], DATA[64][12], DATA[64][247], DATA[64][233], DATA[64][219], DATA[64][205], DATA[64][177], DATA[64][163], DATA[64][149], DATA[64][135], DATA[64][117], DATA[64][103], DATA[64][89], DATA[64][75], DATA[64][47], DATA[64][33], DATA[64][19], DATA[64][5], DATA[67][255], DATA[67][241], DATA[67][227], DATA[67][213], DATA[67][185], DATA[67][171], DATA[67][157], DATA[67][143], DATA[67][125], DATA[67][111], DATA[67][97], DATA[67][83], DATA[67][55], DATA[67][41], DATA[67][27], DATA[67][13], DATA[67][248], DATA[67][234], DATA[67][220], DATA[67][206], DATA[67][178], DATA[67][164], DATA[67][150], DATA[67][136], DATA[67][118], DATA[67][104], DATA[67][90], DATA[67][76], DATA[67][48], DATA[67][34], DATA[67][20], DATA[67][6], DATA[66][255], DATA[66][241], DATA[66][227], DATA[66][213], DATA[66][185], DATA[66][171], DATA[66][157], DATA[66][143], DATA[66][125], DATA[66][111], DATA[66][97], DATA[66][83], DATA[66][55], DATA[66][41], DATA[66][27], DATA[66][13], DATA[66][248], DATA[66][234], DATA[66][220], DATA[66][206], DATA[66][178], DATA[66][164], DATA[66][150], DATA[66][136], DATA[66][118], DATA[66][104], DATA[66][90], DATA[66][76], DATA[66][48], DATA[66][34], DATA[66][20], DATA[66][6], DATA[65][255], DATA[65][241], DATA[65][227], DATA[65][213], DATA[65][185], DATA[65][171], DATA[65][157], DATA[65][143], DATA[65][125], DATA[65][111], DATA[65][97], DATA[65][83], DATA[65][55], DATA[65][41], DATA[65][27], DATA[65][13], DATA[65][248], DATA[65][234], DATA[65][220], DATA[65][206], DATA[65][178], DATA[65][164], DATA[65][150], DATA[65][136], DATA[65][118], DATA[65][104], DATA[65][90], DATA[65][76], DATA[65][48], DATA[65][34], DATA[65][20], DATA[65][6], DATA[64][255], DATA[64][241], DATA[64][227], DATA[64][213], DATA[64][185], DATA[64][171], DATA[64][157], DATA[64][143], DATA[64][125], DATA[64][111], DATA[64][97], DATA[64][83], DATA[64][55], DATA[64][41], DATA[64][27], DATA[64][13], DATA[64][248], DATA[64][234], DATA[64][220], DATA[64][206], DATA[64][178], DATA[64][164], DATA[64][150], DATA[64][136], DATA[64][118], DATA[64][104], DATA[64][90], DATA[64][76], DATA[64][48], DATA[64][34], DATA[64][20], DATA[64][6], DATA[63][249], DATA[63][235], DATA[63][221], DATA[63][207], DATA[63][179], DATA[63][165], DATA[63][151], DATA[63][137], DATA[63][119], DATA[63][105], DATA[63][91], DATA[63][77], DATA[63][49], DATA[63][35], DATA[63][21], DATA[63][7], DATA[63][242], DATA[63][228], DATA[63][214], DATA[63][200], DATA[63][172], DATA[63][158], DATA[63][144], DATA[63][130], DATA[63][112], DATA[63][98], DATA[63][84], DATA[63][70], DATA[63][42], DATA[63][28], DATA[63][14], DATA[63][0], DATA[62][249], DATA[62][235], DATA[62][221], DATA[62][207], DATA[62][179], DATA[62][165], DATA[62][151], DATA[62][137], DATA[62][119], DATA[62][105], DATA[62][91], DATA[62][77], DATA[62][49], DATA[62][35], DATA[62][21], DATA[62][7], DATA[62][242], DATA[62][228], DATA[62][214], DATA[62][200], DATA[62][172], DATA[62][158], DATA[62][144], DATA[62][130], DATA[62][112], DATA[62][98], DATA[62][84], DATA[62][70], DATA[62][42], DATA[62][28], DATA[62][14], DATA[62][0], DATA[61][249], DATA[61][235], DATA[61][221], DATA[61][207], DATA[61][179], DATA[61][165], DATA[61][151], DATA[61][137], DATA[61][119], DATA[61][105], DATA[61][91], DATA[61][77], DATA[61][49], DATA[61][35], DATA[61][21], DATA[61][7], DATA[61][242], DATA[61][228], DATA[61][214], DATA[61][200], DATA[61][172], DATA[61][158], DATA[61][144], DATA[61][130], DATA[61][112], DATA[61][98], DATA[61][84], DATA[61][70], DATA[61][42], DATA[61][28], DATA[61][14], DATA[61][0], DATA[60][249], DATA[60][235], DATA[60][221], DATA[60][207], DATA[60][179], DATA[60][165], DATA[60][151], DATA[60][137], DATA[60][119], DATA[60][105], DATA[60][91], DATA[60][77], DATA[60][49], DATA[60][35], DATA[60][21], DATA[60][7], DATA[60][242], DATA[60][228], DATA[60][214], DATA[60][200], DATA[60][172], DATA[60][158], DATA[60][144], DATA[60][130], DATA[60][112], DATA[60][98], DATA[60][84], DATA[60][70], DATA[60][42], DATA[60][28], DATA[60][14], DATA[60][0], DATA[63][250], DATA[63][236], DATA[63][222], DATA[63][208], DATA[63][180], DATA[63][166], DATA[63][152], DATA[63][138], DATA[63][120], DATA[63][106], DATA[63][92], DATA[63][78], DATA[63][50], DATA[63][36], DATA[63][22], DATA[63][8], DATA[63][243], DATA[63][229], DATA[63][215], DATA[63][201], DATA[63][173], DATA[63][159], DATA[63][145], DATA[63][131], DATA[63][113], DATA[63][99], DATA[63][85], DATA[63][71], DATA[63][43], DATA[63][29], DATA[63][15], DATA[63][1], DATA[62][250], DATA[62][236], DATA[62][222], DATA[62][208], DATA[62][180], DATA[62][166], DATA[62][152], DATA[62][138], DATA[62][120], DATA[62][106], DATA[62][92], DATA[62][78], DATA[62][50], DATA[62][36], DATA[62][22], DATA[62][8], DATA[62][243], DATA[62][229], DATA[62][215], DATA[62][201], DATA[62][173], DATA[62][159], DATA[62][145], DATA[62][131], DATA[62][113], DATA[62][99], DATA[62][85], DATA[62][71], DATA[62][43], DATA[62][29], DATA[62][15], DATA[62][1], DATA[61][250], DATA[61][236], DATA[61][222], DATA[61][208], DATA[61][180], DATA[61][166], DATA[61][152], DATA[61][138], DATA[61][120], DATA[61][106], DATA[61][92], DATA[61][78], DATA[61][50], DATA[61][36], DATA[61][22], DATA[61][8], DATA[61][243], DATA[61][229], DATA[61][215], DATA[61][201], DATA[61][173], DATA[61][159], DATA[61][145], DATA[61][131], DATA[61][113], DATA[61][99], DATA[61][85], DATA[61][71], DATA[61][43], DATA[61][29], DATA[61][15], DATA[61][1], DATA[60][250], DATA[60][236], DATA[60][222], DATA[60][208], DATA[60][180], DATA[60][166], DATA[60][152], DATA[60][138], DATA[60][120], DATA[60][106], DATA[60][92], DATA[60][78], DATA[60][50], DATA[60][36], DATA[60][22], DATA[60][8], DATA[60][243], DATA[60][229], DATA[60][215], DATA[60][201], DATA[60][173], DATA[60][159], DATA[60][145], DATA[60][131], DATA[60][113], DATA[60][99], DATA[60][85], DATA[60][71], DATA[60][43], DATA[60][29], DATA[60][15], DATA[60][1], DATA[63][251], DATA[63][237], DATA[63][223], DATA[63][209], DATA[63][181], DATA[63][167], DATA[63][153], DATA[63][139], DATA[63][121], DATA[63][107], DATA[63][93], DATA[63][79], DATA[63][51], DATA[63][37], DATA[63][23], DATA[63][9], DATA[63][244], DATA[63][230], DATA[63][216], DATA[63][202], DATA[63][174], DATA[63][160], DATA[63][146], DATA[63][132], DATA[63][114], DATA[63][100], DATA[63][86], DATA[63][72], DATA[63][44], DATA[63][30], DATA[63][16], DATA[63][2], DATA[62][251], DATA[62][237], DATA[62][223], DATA[62][209], DATA[62][181], DATA[62][167], DATA[62][153], DATA[62][139], DATA[62][121], DATA[62][107], DATA[62][93], DATA[62][79], DATA[62][51], DATA[62][37], DATA[62][23], DATA[62][9], DATA[62][244], DATA[62][230], DATA[62][216], DATA[62][202], DATA[62][174], DATA[62][160], DATA[62][146], DATA[62][132], DATA[62][114], DATA[62][100], DATA[62][86], DATA[62][72], DATA[62][44], DATA[62][30], DATA[62][16], DATA[62][2], DATA[61][251], DATA[61][237], DATA[61][223], DATA[61][209], DATA[61][181], DATA[61][167], DATA[61][153], DATA[61][139], DATA[61][121], DATA[61][107], DATA[61][93], DATA[61][79], DATA[61][51], DATA[61][37], DATA[61][23], DATA[61][9], DATA[61][244], DATA[61][230], DATA[61][216], DATA[61][202], DATA[61][174], DATA[61][160], DATA[61][146], DATA[61][132], DATA[61][114], DATA[61][100], DATA[61][86], DATA[61][72], DATA[61][44], DATA[61][30], DATA[61][16], DATA[61][2], DATA[60][251], DATA[60][237], DATA[60][223], DATA[60][209], DATA[60][181], DATA[60][167], DATA[60][153], DATA[60][139], DATA[60][121], DATA[60][107], DATA[60][93], DATA[60][79], DATA[60][51], DATA[60][37], DATA[60][23], DATA[60][9], DATA[60][244], DATA[60][230], DATA[60][216], DATA[60][202], DATA[60][174], DATA[60][160], DATA[60][146], DATA[60][132], DATA[60][114], DATA[60][100], DATA[60][86], DATA[60][72], DATA[60][44], DATA[60][30], DATA[60][16], DATA[60][2], DATA[63][252], DATA[63][238], DATA[63][224], DATA[63][210], DATA[63][182], DATA[63][168], DATA[63][154], DATA[63][140], DATA[63][122], DATA[63][108], DATA[63][94], DATA[63][80], DATA[63][52], DATA[63][38], DATA[63][24], DATA[63][10], DATA[63][245], DATA[63][231], DATA[63][217], DATA[63][203], DATA[63][175], DATA[63][161], DATA[63][147], DATA[63][133], DATA[63][115], DATA[63][101], DATA[63][87], DATA[63][73], DATA[63][45], DATA[63][31], DATA[63][17], DATA[63][3], DATA[62][252], DATA[62][238], DATA[62][224], DATA[62][210], DATA[62][182], DATA[62][168], DATA[62][154], DATA[62][140], DATA[62][122], DATA[62][108], DATA[62][94], DATA[62][80], DATA[62][52], DATA[62][38], DATA[62][24], DATA[62][10], DATA[62][245], DATA[62][231], DATA[62][217], DATA[62][203], DATA[62][175], DATA[62][161], DATA[62][147], DATA[62][133], DATA[62][115], DATA[62][101], DATA[62][87], DATA[62][73], DATA[62][45], DATA[62][31], DATA[62][17], DATA[62][3], DATA[61][252], DATA[61][238], DATA[61][224], DATA[61][210], DATA[61][182], DATA[61][168], DATA[61][154], DATA[61][140], DATA[61][122], DATA[61][108], DATA[61][94], DATA[61][80], DATA[61][52], DATA[61][38], DATA[61][24], DATA[61][10], DATA[61][245], DATA[61][231], DATA[61][217], DATA[61][203], DATA[61][175], DATA[61][161], DATA[61][147], DATA[61][133], DATA[61][115], DATA[61][101], DATA[61][87], DATA[61][73], DATA[61][45], DATA[61][31], DATA[61][17], DATA[61][3], DATA[60][252], DATA[60][238], DATA[60][224], DATA[60][210], DATA[60][182], DATA[60][168], DATA[60][154], DATA[60][140], DATA[60][122], DATA[60][108], DATA[60][94], DATA[60][80], DATA[60][52], DATA[60][38], DATA[60][24], DATA[60][10], DATA[60][245], DATA[60][231], DATA[60][217], DATA[60][203], DATA[60][175], DATA[60][161], DATA[60][147], DATA[60][133], DATA[60][115], DATA[60][101], DATA[60][87], DATA[60][73], DATA[60][45], DATA[60][31], DATA[60][17], DATA[60][3], DATA[63][253], DATA[63][239], DATA[63][225], DATA[63][211], DATA[63][183], DATA[63][169], DATA[63][155], DATA[63][141], DATA[63][123], DATA[63][109], DATA[63][95], DATA[63][81], DATA[63][53], DATA[63][39], DATA[63][25], DATA[63][11], DATA[63][246], DATA[63][232], DATA[63][218], DATA[63][204], DATA[63][176], DATA[63][162], DATA[63][148], DATA[63][134], DATA[63][116], DATA[63][102], DATA[63][88], DATA[63][74], DATA[63][46], DATA[63][32], DATA[63][18], DATA[63][4], DATA[62][253], DATA[62][239], DATA[62][225], DATA[62][211], DATA[62][183], DATA[62][169], DATA[62][155], DATA[62][141], DATA[62][123], DATA[62][109], DATA[62][95], DATA[62][81], DATA[62][53], DATA[62][39], DATA[62][25], DATA[62][11], DATA[62][246], DATA[62][232], DATA[62][218], DATA[62][204], DATA[62][176], DATA[62][162], DATA[62][148], DATA[62][134], DATA[62][116], DATA[62][102], DATA[62][88], DATA[62][74], DATA[62][46], DATA[62][32], DATA[62][18], DATA[62][4], DATA[61][253], DATA[61][239], DATA[61][225], DATA[61][211], DATA[61][183], DATA[61][169], DATA[61][155], DATA[61][141], DATA[61][123], DATA[61][109], DATA[61][95], DATA[61][81], DATA[61][53], DATA[61][39], DATA[61][25], DATA[61][11], DATA[61][246], DATA[61][232], DATA[61][218], DATA[61][204], DATA[61][176], DATA[61][162], DATA[61][148], DATA[61][134], DATA[61][116], DATA[61][102], DATA[61][88], DATA[61][74], DATA[61][46], DATA[61][32], DATA[61][18], DATA[61][4], DATA[60][253], DATA[60][239], DATA[60][225], DATA[60][211], DATA[60][183], DATA[60][169], DATA[60][155], DATA[60][141], DATA[60][123], DATA[60][109], DATA[60][95], DATA[60][81], DATA[60][53], DATA[60][39], DATA[60][25], DATA[60][11], DATA[60][246], DATA[60][232], DATA[60][218], DATA[60][204], DATA[60][176], DATA[60][162], DATA[60][148], DATA[60][134], DATA[60][116], DATA[60][102], DATA[60][88], DATA[60][74], DATA[60][46], DATA[60][32], DATA[60][18], DATA[60][4], DATA[63][254], DATA[63][240], DATA[63][226], DATA[63][212], DATA[63][184], DATA[63][170], DATA[63][156], DATA[63][142], DATA[63][124], DATA[63][110], DATA[63][96], DATA[63][82], DATA[63][54], DATA[63][40], DATA[63][26], DATA[63][12], DATA[63][247], DATA[63][233], DATA[63][219], DATA[63][205], DATA[63][177], DATA[63][163], DATA[63][149], DATA[63][135], DATA[63][117], DATA[63][103], DATA[63][89], DATA[63][75], DATA[63][47], DATA[63][33], DATA[63][19], DATA[63][5], DATA[62][254], DATA[62][240], DATA[62][226], DATA[62][212], DATA[62][184], DATA[62][170], DATA[62][156], DATA[62][142], DATA[62][124], DATA[62][110], DATA[62][96], DATA[62][82], DATA[62][54], DATA[62][40], DATA[62][26], DATA[62][12], DATA[62][247], DATA[62][233], DATA[62][219], DATA[62][205], DATA[62][177], DATA[62][163], DATA[62][149], DATA[62][135], DATA[62][117], DATA[62][103], DATA[62][89], DATA[62][75], DATA[62][47], DATA[62][33], DATA[62][19], DATA[62][5], DATA[61][254], DATA[61][240], DATA[61][226], DATA[61][212], DATA[61][184], DATA[61][170], DATA[61][156], DATA[61][142], DATA[61][124], DATA[61][110], DATA[61][96], DATA[61][82], DATA[61][54], DATA[61][40], DATA[61][26], DATA[61][12], DATA[61][247], DATA[61][233], DATA[61][219], DATA[61][205], DATA[61][177], DATA[61][163], DATA[61][149], DATA[61][135], DATA[61][117], DATA[61][103], DATA[61][89], DATA[61][75], DATA[61][47], DATA[61][33], DATA[61][19], DATA[61][5], DATA[60][254], DATA[60][240], DATA[60][226], DATA[60][212], DATA[60][184], DATA[60][170], DATA[60][156], DATA[60][142], DATA[60][124], DATA[60][110], DATA[60][96], DATA[60][82], DATA[60][54], DATA[60][40], DATA[60][26], DATA[60][12], DATA[60][247], DATA[60][233], DATA[60][219], DATA[60][205], DATA[60][177], DATA[60][163], DATA[60][149], DATA[60][135], DATA[60][117], DATA[60][103], DATA[60][89], DATA[60][75], DATA[60][47], DATA[60][33], DATA[60][19], DATA[60][5], DATA[63][255], DATA[63][241], DATA[63][227], DATA[63][213], DATA[63][185], DATA[63][171], DATA[63][157], DATA[63][143], DATA[63][125], DATA[63][111], DATA[63][97], DATA[63][83], DATA[63][55], DATA[63][41], DATA[63][27], DATA[63][13], DATA[63][248], DATA[63][234], DATA[63][220], DATA[63][206], DATA[63][178], DATA[63][164], DATA[63][150], DATA[63][136], DATA[63][118], DATA[63][104], DATA[63][90], DATA[63][76], DATA[63][48], DATA[63][34], DATA[63][20], DATA[63][6], DATA[62][255], DATA[62][241], DATA[62][227], DATA[62][213], DATA[62][185], DATA[62][171], DATA[62][157], DATA[62][143], DATA[62][125], DATA[62][111], DATA[62][97], DATA[62][83], DATA[62][55], DATA[62][41], DATA[62][27], DATA[62][13], DATA[62][248], DATA[62][234], DATA[62][220], DATA[62][206], DATA[62][178], DATA[62][164], DATA[62][150], DATA[62][136], DATA[62][118], DATA[62][104], DATA[62][90], DATA[62][76], DATA[62][48], DATA[62][34], DATA[62][20], DATA[62][6], DATA[61][255], DATA[61][241], DATA[61][227], DATA[61][213], DATA[61][185], DATA[61][171], DATA[61][157], DATA[61][143], DATA[61][125], DATA[61][111], DATA[61][97], DATA[61][83], DATA[61][55], DATA[61][41], DATA[61][27], DATA[61][13], DATA[61][248], DATA[61][234], DATA[61][220], DATA[61][206], DATA[61][178], DATA[61][164], DATA[61][150], DATA[61][136], DATA[61][118], DATA[61][104], DATA[61][90], DATA[61][76], DATA[61][48], DATA[61][34], DATA[61][20], DATA[61][6], DATA[60][255], DATA[60][241], DATA[60][227], DATA[60][213], DATA[60][185], DATA[60][171], DATA[60][157], DATA[60][143], DATA[60][125], DATA[60][111], DATA[60][97], DATA[60][83], DATA[60][55], DATA[60][41], DATA[60][27], DATA[60][13], DATA[60][248], DATA[60][234], DATA[60][220], DATA[60][206], DATA[60][178], DATA[60][164], DATA[60][150], DATA[60][136], DATA[60][118], DATA[60][104], DATA[60][90], DATA[60][76], DATA[60][48], DATA[60][34], DATA[60][20], DATA[60][6], DATA[59][249], DATA[59][235], DATA[59][221], DATA[59][207], DATA[59][179], DATA[59][165], DATA[59][151], DATA[59][137], DATA[59][119], DATA[59][105], DATA[59][91], DATA[59][77], DATA[59][49], DATA[59][35], DATA[59][21], DATA[59][7], DATA[59][242], DATA[59][228], DATA[59][214], DATA[59][200], DATA[59][172], DATA[59][158], DATA[59][144], DATA[59][130], DATA[59][112], DATA[59][98], DATA[59][84], DATA[59][70], DATA[59][42], DATA[59][28], DATA[59][14], DATA[59][0], DATA[58][249], DATA[58][235], DATA[58][221], DATA[58][207], DATA[58][179], DATA[58][165], DATA[58][151], DATA[58][137], DATA[58][119], DATA[58][105], DATA[58][91], DATA[58][77], DATA[58][49], DATA[58][35], DATA[58][21], DATA[58][7], DATA[58][242], DATA[58][228], DATA[58][214], DATA[58][200], DATA[58][172], DATA[58][158], DATA[58][144], DATA[58][130], DATA[58][112], DATA[58][98], DATA[58][84], DATA[58][70], DATA[58][42], DATA[58][28], DATA[58][14], DATA[58][0], DATA[57][249], DATA[57][235], DATA[57][221], DATA[57][207], DATA[57][179], DATA[57][165], DATA[57][151], DATA[57][137], DATA[57][119], DATA[57][105], DATA[57][91], DATA[57][77], DATA[57][49], DATA[57][35], DATA[57][21], DATA[57][7], DATA[57][242], DATA[57][228], DATA[57][214], DATA[57][200], DATA[57][172], DATA[57][158], DATA[57][144], DATA[57][130], DATA[57][112], DATA[57][98], DATA[57][84], DATA[57][70], DATA[57][42], DATA[57][28], DATA[57][14], DATA[57][0], DATA[56][249], DATA[56][235], DATA[56][221], DATA[56][207], DATA[56][179], DATA[56][165], DATA[56][151], DATA[56][137], DATA[56][119], DATA[56][105], DATA[56][91], DATA[56][77], DATA[56][49], DATA[56][35], DATA[56][21], DATA[56][7], DATA[56][242], DATA[56][228], DATA[56][214], DATA[56][200], DATA[56][172], DATA[56][158], DATA[56][144], DATA[56][130], DATA[56][112], DATA[56][98], DATA[56][84], DATA[56][70], DATA[56][42], DATA[56][28], DATA[56][14], DATA[56][0], DATA[59][250], DATA[59][236], DATA[59][222], DATA[59][208], DATA[59][180], DATA[59][166], DATA[59][152], DATA[59][138], DATA[59][120], DATA[59][106], DATA[59][92], DATA[59][78], DATA[59][50], DATA[59][36], DATA[59][22], DATA[59][8], DATA[59][243], DATA[59][229], DATA[59][215], DATA[59][201], DATA[59][173], DATA[59][159], DATA[59][145], DATA[59][131], DATA[59][113], DATA[59][99], DATA[59][85], DATA[59][71], DATA[59][43], DATA[59][29], DATA[59][15], DATA[59][1], DATA[58][250], DATA[58][236], DATA[58][222], DATA[58][208], DATA[58][180], DATA[58][166], DATA[58][152], DATA[58][138], DATA[58][120], DATA[58][106], DATA[58][92], DATA[58][78], DATA[58][50], DATA[58][36], DATA[58][22], DATA[58][8], DATA[58][243], DATA[58][229], DATA[58][215], DATA[58][201], DATA[58][173], DATA[58][159], DATA[58][145], DATA[58][131], DATA[58][113], DATA[58][99], DATA[58][85], DATA[58][71], DATA[58][43], DATA[58][29], DATA[58][15], DATA[58][1], DATA[57][250], DATA[57][236], DATA[57][222], DATA[57][208], DATA[57][180], DATA[57][166], DATA[57][152], DATA[57][138], DATA[57][120], DATA[57][106], DATA[57][92], DATA[57][78], DATA[57][50], DATA[57][36], DATA[57][22], DATA[57][8], DATA[57][243], DATA[57][229], DATA[57][215], DATA[57][201], DATA[57][173], DATA[57][159], DATA[57][145], DATA[57][131], DATA[57][113], DATA[57][99], DATA[57][85], DATA[57][71], DATA[57][43], DATA[57][29], DATA[57][15], DATA[57][1], DATA[56][250], DATA[56][236], DATA[56][222], DATA[56][208], DATA[56][180], DATA[56][166], DATA[56][152], DATA[56][138], DATA[56][120], DATA[56][106], DATA[56][92], DATA[56][78], DATA[56][50], DATA[56][36], DATA[56][22], DATA[56][8], DATA[56][243], DATA[56][229], DATA[56][215], DATA[56][201], DATA[56][173], DATA[56][159], DATA[56][145], DATA[56][131], DATA[56][113], DATA[56][99], DATA[56][85], DATA[56][71], DATA[56][43], DATA[56][29], DATA[56][15], DATA[56][1], DATA[59][251], DATA[59][237], DATA[59][223], DATA[59][209], DATA[59][181], DATA[59][167], DATA[59][153], DATA[59][139], DATA[59][121], DATA[59][107], DATA[59][93], DATA[59][79], DATA[59][51], DATA[59][37], DATA[59][23], DATA[59][9], DATA[59][244], DATA[59][230], DATA[59][216], DATA[59][202], DATA[59][174], DATA[59][160], DATA[59][146], DATA[59][132], DATA[59][114], DATA[59][100], DATA[59][86], DATA[59][72], DATA[59][44], DATA[59][30], DATA[59][16], DATA[59][2], DATA[58][251], DATA[58][237], DATA[58][223], DATA[58][209], DATA[58][181], DATA[58][167], DATA[58][153], DATA[58][139], DATA[58][121], DATA[58][107], DATA[58][93], DATA[58][79], DATA[58][51], DATA[58][37], DATA[58][23], DATA[58][9], DATA[58][244], DATA[58][230], DATA[58][216], DATA[58][202], DATA[58][174], DATA[58][160], DATA[58][146], DATA[58][132], DATA[58][114], DATA[58][100], DATA[58][86], DATA[58][72], DATA[58][44], DATA[58][30], DATA[58][16], DATA[58][2], DATA[57][251], DATA[57][237], DATA[57][223], DATA[57][209], DATA[57][181], DATA[57][167], DATA[57][153], DATA[57][139], DATA[57][121], DATA[57][107], DATA[57][93], DATA[57][79], DATA[57][51], DATA[57][37], DATA[57][23], DATA[57][9], DATA[57][244], DATA[57][230], DATA[57][216], DATA[57][202], DATA[57][174], DATA[57][160], DATA[57][146], DATA[57][132], DATA[57][114], DATA[57][100], DATA[57][86], DATA[57][72], DATA[57][44], DATA[57][30], DATA[57][16], DATA[57][2], DATA[56][251], DATA[56][237], DATA[56][223], DATA[56][209], DATA[56][181], DATA[56][167], DATA[56][153], DATA[56][139], DATA[56][121], DATA[56][107], DATA[56][93], DATA[56][79], DATA[56][51], DATA[56][37], DATA[56][23], DATA[56][9], DATA[56][244], DATA[56][230], DATA[56][216], DATA[56][202], DATA[56][174], DATA[56][160], DATA[56][146], DATA[56][132], DATA[56][114], DATA[56][100], DATA[56][86], DATA[56][72], DATA[56][44], DATA[56][30], DATA[56][16], DATA[56][2], DATA[59][252], DATA[59][238], DATA[59][224], DATA[59][210], DATA[59][182], DATA[59][168], DATA[59][154], DATA[59][140], DATA[59][122], DATA[59][108], DATA[59][94], DATA[59][80], DATA[59][52], DATA[59][38], DATA[59][24], DATA[59][10], DATA[59][245], DATA[59][231], DATA[59][217], DATA[59][203], DATA[59][175], DATA[59][161], DATA[59][147], DATA[59][133], DATA[59][115], DATA[59][101], DATA[59][87], DATA[59][73], DATA[59][45], DATA[59][31], DATA[59][17], DATA[59][3], DATA[58][252], DATA[58][238], DATA[58][224], DATA[58][210], DATA[58][182], DATA[58][168], DATA[58][154], DATA[58][140], DATA[58][122], DATA[58][108], DATA[58][94], DATA[58][80], DATA[58][52], DATA[58][38], DATA[58][24], DATA[58][10], DATA[58][245], DATA[58][231], DATA[58][217], DATA[58][203], DATA[58][175], DATA[58][161], DATA[58][147], DATA[58][133], DATA[58][115], DATA[58][101], DATA[58][87], DATA[58][73], DATA[58][45], DATA[58][31], DATA[58][17], DATA[58][3], DATA[57][252], DATA[57][238], DATA[57][224], DATA[57][210], DATA[57][182], DATA[57][168], DATA[57][154], DATA[57][140], DATA[57][122], DATA[57][108], DATA[57][94], DATA[57][80], DATA[57][52], DATA[57][38], DATA[57][24], DATA[57][10], DATA[57][245], DATA[57][231], DATA[57][217], DATA[57][203], DATA[57][175], DATA[57][161], DATA[57][147], DATA[57][133], DATA[57][115], DATA[57][101], DATA[57][87], DATA[57][73], DATA[57][45], DATA[57][31], DATA[57][17], DATA[57][3], DATA[56][252], DATA[56][238], DATA[56][224], DATA[56][210], DATA[56][182], DATA[56][168], DATA[56][154], DATA[56][140], DATA[56][122], DATA[56][108], DATA[56][94], DATA[56][80], DATA[56][52], DATA[56][38], DATA[56][24], DATA[56][10], DATA[56][245], DATA[56][231], DATA[56][217], DATA[56][203], DATA[56][175], DATA[56][161], DATA[56][147], DATA[56][133], DATA[56][115], DATA[56][101], DATA[56][87], DATA[56][73], DATA[56][45], DATA[56][31], DATA[56][17], DATA[56][3], DATA[59][253], DATA[59][239], DATA[59][225], DATA[59][211], DATA[59][183], DATA[59][169], DATA[59][155], DATA[59][141], DATA[59][123], DATA[59][109], DATA[59][95], DATA[59][81], DATA[59][53], DATA[59][39], DATA[59][25], DATA[59][11], DATA[59][246], DATA[59][232], DATA[59][218], DATA[59][204], DATA[59][176], DATA[59][162], DATA[59][148], DATA[59][134], DATA[59][116], DATA[59][102], DATA[59][88], DATA[59][74], DATA[59][46], DATA[59][32], DATA[59][18], DATA[59][4], DATA[58][253], DATA[58][239], DATA[58][225], DATA[58][211], DATA[58][183], DATA[58][169], DATA[58][155], DATA[58][141], DATA[58][123], DATA[58][109], DATA[58][95], DATA[58][81], DATA[58][53], DATA[58][39], DATA[58][25], DATA[58][11], DATA[58][246], DATA[58][232], DATA[58][218], DATA[58][204], DATA[58][176], DATA[58][162], DATA[58][148], DATA[58][134], DATA[58][116], DATA[58][102], DATA[58][88], DATA[58][74], DATA[58][46], DATA[58][32], DATA[58][18], DATA[58][4], DATA[57][253], DATA[57][239], DATA[57][225], DATA[57][211], DATA[57][183], DATA[57][169], DATA[57][155], DATA[57][141], DATA[57][123], DATA[57][109], DATA[57][95], DATA[57][81], DATA[57][53], DATA[57][39], DATA[57][25], DATA[57][11], DATA[57][246], DATA[57][232], DATA[57][218], DATA[57][204], DATA[57][176], DATA[57][162], DATA[57][148], DATA[57][134], DATA[57][116], DATA[57][102], DATA[57][88], DATA[57][74], DATA[57][46], DATA[57][32], DATA[57][18], DATA[57][4], DATA[56][253], DATA[56][239], DATA[56][225], DATA[56][211], DATA[56][183], DATA[56][169], DATA[56][155], DATA[56][141], DATA[56][123], DATA[56][109], DATA[56][95], DATA[56][81], DATA[56][53], DATA[56][39], DATA[56][25], DATA[56][11], DATA[56][246], DATA[56][232], DATA[56][218], DATA[56][204], DATA[56][176], DATA[56][162], DATA[56][148], DATA[56][134], DATA[56][116], DATA[56][102], DATA[56][88], DATA[56][74], DATA[56][46], DATA[56][32], DATA[56][18], DATA[56][4], DATA[59][254], DATA[59][240], DATA[59][226], DATA[59][212], DATA[59][184], DATA[59][170], DATA[59][156], DATA[59][142], DATA[59][124], DATA[59][110], DATA[59][96], DATA[59][82], DATA[59][54], DATA[59][40], DATA[59][26], DATA[59][12], DATA[59][247], DATA[59][233], DATA[59][219], DATA[59][205], DATA[59][177], DATA[59][163], DATA[59][149], DATA[59][135], DATA[59][117], DATA[59][103], DATA[59][89], DATA[59][75], DATA[59][47], DATA[59][33], DATA[59][19], DATA[59][5], DATA[58][254], DATA[58][240], DATA[58][226], DATA[58][212], DATA[58][184], DATA[58][170], DATA[58][156], DATA[58][142], DATA[58][124], DATA[58][110], DATA[58][96], DATA[58][82], DATA[58][54], DATA[58][40], DATA[58][26], DATA[58][12], DATA[58][247], DATA[58][233], DATA[58][219], DATA[58][205], DATA[58][177], DATA[58][163], DATA[58][149], DATA[58][135], DATA[58][117], DATA[58][103], DATA[58][89], DATA[58][75], DATA[58][47], DATA[58][33], DATA[58][19], DATA[58][5], DATA[57][254], DATA[57][240], DATA[57][226], DATA[57][212], DATA[57][184], DATA[57][170], DATA[57][156], DATA[57][142], DATA[57][124], DATA[57][110], DATA[57][96], DATA[57][82], DATA[57][54], DATA[57][40], DATA[57][26], DATA[57][12], DATA[57][247], DATA[57][233], DATA[57][219], DATA[57][205], DATA[57][177], DATA[57][163], DATA[57][149], DATA[57][135], DATA[57][117], DATA[57][103], DATA[57][89], DATA[57][75], DATA[57][47], DATA[57][33], DATA[57][19], DATA[57][5], DATA[56][254], DATA[56][240], DATA[56][226], DATA[56][212], DATA[56][184], DATA[56][170], DATA[56][156], DATA[56][142], DATA[56][124], DATA[56][110], DATA[56][96], DATA[56][82], DATA[56][54], DATA[56][40], DATA[56][26], DATA[56][12], DATA[56][247], DATA[56][233], DATA[56][219], DATA[56][205], DATA[56][177], DATA[56][163], DATA[56][149], DATA[56][135], DATA[56][117], DATA[56][103], DATA[56][89], DATA[56][75], DATA[56][47], DATA[56][33], DATA[56][19], DATA[56][5], DATA[59][255], DATA[59][241], DATA[59][227], DATA[59][213], DATA[59][185], DATA[59][171], DATA[59][157], DATA[59][143], DATA[59][125], DATA[59][111], DATA[59][97], DATA[59][83], DATA[59][55], DATA[59][41], DATA[59][27], DATA[59][13], DATA[59][248], DATA[59][234], DATA[59][220], DATA[59][206], DATA[59][178], DATA[59][164], DATA[59][150], DATA[59][136], DATA[59][118], DATA[59][104], DATA[59][90], DATA[59][76], DATA[59][48], DATA[59][34], DATA[59][20], DATA[59][6], DATA[58][255], DATA[58][241], DATA[58][227], DATA[58][213], DATA[58][185], DATA[58][171], DATA[58][157], DATA[58][143], DATA[58][125], DATA[58][111], DATA[58][97], DATA[58][83], DATA[58][55], DATA[58][41], DATA[58][27], DATA[58][13], DATA[58][248], DATA[58][234], DATA[58][220], DATA[58][206], DATA[58][178], DATA[58][164], DATA[58][150], DATA[58][136], DATA[58][118], DATA[58][104], DATA[58][90], DATA[58][76], DATA[58][48], DATA[58][34], DATA[58][20], DATA[58][6], DATA[57][255], DATA[57][241], DATA[57][227], DATA[57][213], DATA[57][185], DATA[57][171], DATA[57][157], DATA[57][143], DATA[57][125], DATA[57][111], DATA[57][97], DATA[57][83], DATA[57][55], DATA[57][41], DATA[57][27], DATA[57][13], DATA[57][248], DATA[57][234], DATA[57][220], DATA[57][206], DATA[57][178], DATA[57][164], DATA[57][150], DATA[57][136], DATA[57][118], DATA[57][104], DATA[57][90], DATA[57][76], DATA[57][48], DATA[57][34], DATA[57][20], DATA[57][6], DATA[56][255], DATA[56][241], DATA[56][227], DATA[56][213], DATA[56][185], DATA[56][171], DATA[56][157], DATA[56][143], DATA[56][125], DATA[56][111], DATA[56][97], DATA[56][83], DATA[56][55], DATA[56][41], DATA[56][27], DATA[56][13], DATA[56][248], DATA[56][234], DATA[56][220], DATA[56][206], DATA[56][178], DATA[56][164], DATA[56][150], DATA[56][136], DATA[56][118], DATA[56][104], DATA[56][90], DATA[56][76], DATA[56][48], DATA[56][34], DATA[56][20], DATA[56][6], DATA[55][249], DATA[55][235], DATA[55][221], DATA[55][207], DATA[55][179], DATA[55][165], DATA[55][151], DATA[55][137], DATA[55][119], DATA[55][105], DATA[55][91], DATA[55][77], DATA[55][49], DATA[55][35], DATA[55][21], DATA[55][7], DATA[55][242], DATA[55][228], DATA[55][214], DATA[55][200], DATA[55][172], DATA[55][158], DATA[55][144], DATA[55][130], DATA[55][112], DATA[55][98], DATA[55][84], DATA[55][70], DATA[55][42], DATA[55][28], DATA[55][14], DATA[55][0], DATA[54][249], DATA[54][235], DATA[54][221], DATA[54][207], DATA[54][179], DATA[54][165], DATA[54][151], DATA[54][137], DATA[54][119], DATA[54][105], DATA[54][91], DATA[54][77], DATA[54][49], DATA[54][35], DATA[54][21], DATA[54][7], DATA[54][242], DATA[54][228], DATA[54][214], DATA[54][200], DATA[54][172], DATA[54][158], DATA[54][144], DATA[54][130], DATA[54][112], DATA[54][98], DATA[54][84], DATA[54][70], DATA[54][42], DATA[54][28], DATA[54][14], DATA[54][0], DATA[53][249], DATA[53][235], DATA[53][221], DATA[53][207], DATA[53][179], DATA[53][165], DATA[53][151], DATA[53][137], DATA[53][119], DATA[53][105], DATA[53][91], DATA[53][77], DATA[53][49], DATA[53][35], DATA[53][21], DATA[53][7], DATA[53][242], DATA[53][228], DATA[53][214], DATA[53][200], DATA[53][172], DATA[53][158], DATA[53][144], DATA[53][130], DATA[53][112], DATA[53][98], DATA[53][84], DATA[53][70], DATA[53][42], DATA[53][28], DATA[53][14], DATA[53][0], DATA[52][249], DATA[52][235], DATA[52][221], DATA[52][207], DATA[52][179], DATA[52][165], DATA[52][151], DATA[52][137], DATA[52][119], DATA[52][105], DATA[52][91], DATA[52][77], DATA[52][49], DATA[52][35], DATA[52][21], DATA[52][7], DATA[52][242], DATA[52][228], DATA[52][214], DATA[52][200], DATA[52][172], DATA[52][158], DATA[52][144], DATA[52][130], DATA[52][112], DATA[52][98], DATA[52][84], DATA[52][70], DATA[52][42], DATA[52][28], DATA[52][14], DATA[52][0], DATA[55][250], DATA[55][236], DATA[55][222], DATA[55][208], DATA[55][180], DATA[55][166], DATA[55][152], DATA[55][138], DATA[55][120], DATA[55][106], DATA[55][92], DATA[55][78], DATA[55][50], DATA[55][36], DATA[55][22], DATA[55][8], DATA[55][243], DATA[55][229], DATA[55][215], DATA[55][201], DATA[55][173], DATA[55][159], DATA[55][145], DATA[55][131], DATA[55][113], DATA[55][99], DATA[55][85], DATA[55][71], DATA[55][43], DATA[55][29], DATA[55][15], DATA[55][1], DATA[54][250], DATA[54][236], DATA[54][222], DATA[54][208], DATA[54][180], DATA[54][166], DATA[54][152], DATA[54][138], DATA[54][120], DATA[54][106], DATA[54][92], DATA[54][78], DATA[54][50], DATA[54][36], DATA[54][22], DATA[54][8], DATA[54][243], DATA[54][229], DATA[54][215], DATA[54][201], DATA[54][173], DATA[54][159], DATA[54][145], DATA[54][131], DATA[54][113], DATA[54][99], DATA[54][85], DATA[54][71], DATA[54][43], DATA[54][29], DATA[54][15], DATA[54][1], DATA[53][250], DATA[53][236], DATA[53][222], DATA[53][208], DATA[53][180], DATA[53][166], DATA[53][152], DATA[53][138], DATA[53][120], DATA[53][106], DATA[53][92], DATA[53][78], DATA[53][50], DATA[53][36], DATA[53][22], DATA[53][8], DATA[53][243], DATA[53][229], DATA[53][215], DATA[53][201], DATA[53][173], DATA[53][159], DATA[53][145], DATA[53][131], DATA[53][113], DATA[53][99], DATA[53][85], DATA[53][71], DATA[53][43], DATA[53][29], DATA[53][15], DATA[53][1], DATA[52][250], DATA[52][236], DATA[52][222], DATA[52][208], DATA[52][180], DATA[52][166], DATA[52][152], DATA[52][138], DATA[52][120], DATA[52][106], DATA[52][92], DATA[52][78], DATA[52][50], DATA[52][36], DATA[52][22], DATA[52][8], DATA[52][243], DATA[52][229], DATA[52][215], DATA[52][201], DATA[52][173], DATA[52][159], DATA[52][145], DATA[52][131], DATA[52][113], DATA[52][99], DATA[52][85], DATA[52][71], DATA[52][43], DATA[52][29], DATA[52][15], DATA[52][1], DATA[55][251], DATA[55][237], DATA[55][223], DATA[55][209], DATA[55][181], DATA[55][167], DATA[55][153], DATA[55][139], DATA[55][121], DATA[55][107], DATA[55][93], DATA[55][79], DATA[55][51], DATA[55][37], DATA[55][23], DATA[55][9], DATA[55][244], DATA[55][230], DATA[55][216], DATA[55][202], DATA[55][174], DATA[55][160], DATA[55][146], DATA[55][132], DATA[55][114], DATA[55][100], DATA[55][86], DATA[55][72], DATA[55][44], DATA[55][30], DATA[55][16], DATA[55][2], DATA[54][251], DATA[54][237], DATA[54][223], DATA[54][209], DATA[54][181], DATA[54][167], DATA[54][153], DATA[54][139], DATA[54][121], DATA[54][107], DATA[54][93], DATA[54][79], DATA[54][51], DATA[54][37], DATA[54][23], DATA[54][9], DATA[54][244], DATA[54][230], DATA[54][216], DATA[54][202], DATA[54][174], DATA[54][160], DATA[54][146], DATA[54][132], DATA[54][114], DATA[54][100], DATA[54][86], DATA[54][72], DATA[54][44], DATA[54][30], DATA[54][16], DATA[54][2], DATA[53][251], DATA[53][237], DATA[53][223], DATA[53][209], DATA[53][181], DATA[53][167], DATA[53][153], DATA[53][139], DATA[53][121], DATA[53][107], DATA[53][93], DATA[53][79], DATA[53][51], DATA[53][37], DATA[53][23], DATA[53][9], DATA[53][244], DATA[53][230], DATA[53][216], DATA[53][202], DATA[53][174], DATA[53][160], DATA[53][146], DATA[53][132], DATA[53][114], DATA[53][100], DATA[53][86], DATA[53][72], DATA[53][44], DATA[53][30], DATA[53][16], DATA[53][2], DATA[52][251], DATA[52][237], DATA[52][223], DATA[52][209], DATA[52][181], DATA[52][167], DATA[52][153], DATA[52][139], DATA[52][121], DATA[52][107], DATA[52][93], DATA[52][79], DATA[52][51], DATA[52][37], DATA[52][23], DATA[52][9], DATA[52][244], DATA[52][230], DATA[52][216], DATA[52][202], DATA[52][174], DATA[52][160], DATA[52][146], DATA[52][132], DATA[52][114], DATA[52][100], DATA[52][86], DATA[52][72], DATA[52][44], DATA[52][30], DATA[52][16], DATA[52][2], DATA[55][252], DATA[55][238], DATA[55][224], DATA[55][210], DATA[55][182], DATA[55][168], DATA[55][154], DATA[55][140], DATA[55][122], DATA[55][108], DATA[55][94], DATA[55][80], DATA[55][52], DATA[55][38], DATA[55][24], DATA[55][10], DATA[55][245], DATA[55][231], DATA[55][217], DATA[55][203], DATA[55][175], DATA[55][161], DATA[55][147], DATA[55][133], DATA[55][115], DATA[55][101], DATA[55][87], DATA[55][73], DATA[55][45], DATA[55][31], DATA[55][17], DATA[55][3], DATA[54][252], DATA[54][238], DATA[54][224], DATA[54][210], DATA[54][182], DATA[54][168], DATA[54][154], DATA[54][140], DATA[54][122], DATA[54][108], DATA[54][94], DATA[54][80], DATA[54][52], DATA[54][38], DATA[54][24], DATA[54][10], DATA[54][245], DATA[54][231], DATA[54][217], DATA[54][203], DATA[54][175], DATA[54][161], DATA[54][147], DATA[54][133], DATA[54][115], DATA[54][101], DATA[54][87], DATA[54][73], DATA[54][45], DATA[54][31], DATA[54][17], DATA[54][3], DATA[53][252], DATA[53][238], DATA[53][224], DATA[53][210], DATA[53][182], DATA[53][168], DATA[53][154], DATA[53][140], DATA[53][122], DATA[53][108], DATA[53][94], DATA[53][80], DATA[53][52], DATA[53][38], DATA[53][24], DATA[53][10], DATA[53][245], DATA[53][231], DATA[53][217], DATA[53][203], DATA[53][175], DATA[53][161], DATA[53][147], DATA[53][133], DATA[53][115], DATA[53][101], DATA[53][87], DATA[53][73], DATA[53][45], DATA[53][31], DATA[53][17], DATA[53][3], DATA[52][252], DATA[52][238], DATA[52][224], DATA[52][210], DATA[52][182], DATA[52][168], DATA[52][154], DATA[52][140], DATA[52][122], DATA[52][108], DATA[52][94], DATA[52][80], DATA[52][52], DATA[52][38], DATA[52][24], DATA[52][10], DATA[52][245], DATA[52][231], DATA[52][217], DATA[52][203], DATA[52][175], DATA[52][161], DATA[52][147], DATA[52][133], DATA[52][115], DATA[52][101], DATA[52][87], DATA[52][73], DATA[52][45], DATA[52][31], DATA[52][17], DATA[52][3], DATA[55][253], DATA[55][239], DATA[55][225], DATA[55][211], DATA[55][183], DATA[55][169], DATA[55][155], DATA[55][141], DATA[55][123], DATA[55][109], DATA[55][95], DATA[55][81], DATA[55][53], DATA[55][39], DATA[55][25], DATA[55][11], DATA[55][246], DATA[55][232], DATA[55][218], DATA[55][204], DATA[55][176], DATA[55][162], DATA[55][148], DATA[55][134], DATA[55][116], DATA[55][102], DATA[55][88], DATA[55][74], DATA[55][46], DATA[55][32], DATA[55][18], DATA[55][4], DATA[54][253], DATA[54][239], DATA[54][225], DATA[54][211], DATA[54][183], DATA[54][169], DATA[54][155], DATA[54][141], DATA[54][123], DATA[54][109], DATA[54][95], DATA[54][81], DATA[54][53], DATA[54][39], DATA[54][25], DATA[54][11], DATA[54][246], DATA[54][232], DATA[54][218], DATA[54][204], DATA[54][176], DATA[54][162], DATA[54][148], DATA[54][134], DATA[54][116], DATA[54][102], DATA[54][88], DATA[54][74], DATA[54][46], DATA[54][32], DATA[54][18], DATA[54][4], DATA[53][253], DATA[53][239], DATA[53][225], DATA[53][211], DATA[53][183], DATA[53][169], DATA[53][155], DATA[53][141], DATA[53][123], DATA[53][109], DATA[53][95], DATA[53][81], DATA[53][53], DATA[53][39], DATA[53][25], DATA[53][11], DATA[53][246], DATA[53][232], DATA[53][218], DATA[53][204], DATA[53][176], DATA[53][162], DATA[53][148], DATA[53][134], DATA[53][116], DATA[53][102], DATA[53][88], DATA[53][74], DATA[53][46], DATA[53][32], DATA[53][18], DATA[53][4], DATA[52][253], DATA[52][239], DATA[52][225], DATA[52][211], DATA[52][183], DATA[52][169], DATA[52][155], DATA[52][141], DATA[52][123], DATA[52][109], DATA[52][95], DATA[52][81], DATA[52][53], DATA[52][39], DATA[52][25], DATA[52][11], DATA[52][246], DATA[52][232], DATA[52][218], DATA[52][204], DATA[52][176], DATA[52][162], DATA[52][148], DATA[52][134], DATA[52][116], DATA[52][102], DATA[52][88], DATA[52][74], DATA[52][46], DATA[52][32], DATA[52][18], DATA[52][4], DATA[55][254], DATA[55][240], DATA[55][226], DATA[55][212], DATA[55][184], DATA[55][170], DATA[55][156], DATA[55][142], DATA[55][124], DATA[55][110], DATA[55][96], DATA[55][82], DATA[55][54], DATA[55][40], DATA[55][26], DATA[55][12], DATA[55][247], DATA[55][233], DATA[55][219], DATA[55][205], DATA[55][177], DATA[55][163], DATA[55][149], DATA[55][135], DATA[55][117], DATA[55][103], DATA[55][89], DATA[55][75], DATA[55][47], DATA[55][33], DATA[55][19], DATA[55][5], DATA[54][254], DATA[54][240], DATA[54][226], DATA[54][212], DATA[54][184], DATA[54][170], DATA[54][156], DATA[54][142], DATA[54][124], DATA[54][110], DATA[54][96], DATA[54][82], DATA[54][54], DATA[54][40], DATA[54][26], DATA[54][12], DATA[54][247], DATA[54][233], DATA[54][219], DATA[54][205], DATA[54][177], DATA[54][163], DATA[54][149], DATA[54][135], DATA[54][117], DATA[54][103], DATA[54][89], DATA[54][75], DATA[54][47], DATA[54][33], DATA[54][19], DATA[54][5], DATA[53][254], DATA[53][240], DATA[53][226], DATA[53][212], DATA[53][184], DATA[53][170], DATA[53][156], DATA[53][142], DATA[53][124], DATA[53][110], DATA[53][96], DATA[53][82], DATA[53][54], DATA[53][40], DATA[53][26], DATA[53][12], DATA[53][247], DATA[53][233], DATA[53][219], DATA[53][205], DATA[53][177], DATA[53][163], DATA[53][149], DATA[53][135], DATA[53][117], DATA[53][103], DATA[53][89], DATA[53][75], DATA[53][47], DATA[53][33], DATA[53][19], DATA[53][5], DATA[52][254], DATA[52][240], DATA[52][226], DATA[52][212], DATA[52][184], DATA[52][170], DATA[52][156], DATA[52][142], DATA[52][124], DATA[52][110], DATA[52][96], DATA[52][82], DATA[52][54], DATA[52][40], DATA[52][26], DATA[52][12], DATA[52][247], DATA[52][233], DATA[52][219], DATA[52][205], DATA[52][177], DATA[52][163], DATA[52][149], DATA[52][135], DATA[52][117], DATA[52][103], DATA[52][89], DATA[52][75], DATA[52][47], DATA[52][33], DATA[52][19], DATA[52][5], DATA[55][255], DATA[55][241], DATA[55][227], DATA[55][213], DATA[55][185], DATA[55][171], DATA[55][157], DATA[55][143], DATA[55][125], DATA[55][111], DATA[55][97], DATA[55][83], DATA[55][55], DATA[55][41], DATA[55][27], DATA[55][13], DATA[55][248], DATA[55][234], DATA[55][220], DATA[55][206], DATA[55][178], DATA[55][164], DATA[55][150], DATA[55][136], DATA[55][118], DATA[55][104], DATA[55][90], DATA[55][76], DATA[55][48], DATA[55][34], DATA[55][20], DATA[55][6], DATA[54][255], DATA[54][241], DATA[54][227], DATA[54][213], DATA[54][185], DATA[54][171], DATA[54][157], DATA[54][143], DATA[54][125], DATA[54][111], DATA[54][97], DATA[54][83], DATA[54][55], DATA[54][41], DATA[54][27], DATA[54][13], DATA[54][248], DATA[54][234], DATA[54][220], DATA[54][206], DATA[54][178], DATA[54][164], DATA[54][150], DATA[54][136], DATA[54][118], DATA[54][104], DATA[54][90], DATA[54][76], DATA[54][48], DATA[54][34], DATA[54][20], DATA[54][6], DATA[53][255], DATA[53][241], DATA[53][227], DATA[53][213], DATA[53][185], DATA[53][171], DATA[53][157], DATA[53][143], DATA[53][125], DATA[53][111], DATA[53][97], DATA[53][83], DATA[53][55], DATA[53][41], DATA[53][27], DATA[53][13], DATA[53][248], DATA[53][234], DATA[53][220], DATA[53][206], DATA[53][178], DATA[53][164], DATA[53][150], DATA[53][136], DATA[53][118], DATA[53][104], DATA[53][90], DATA[53][76], DATA[53][48], DATA[53][34], DATA[53][20], DATA[53][6], DATA[52][255], DATA[52][241], DATA[52][227], DATA[52][213], DATA[52][185], DATA[52][171], DATA[52][157], DATA[52][143], DATA[52][125], DATA[52][111], DATA[52][97], DATA[52][83], DATA[52][55], DATA[52][41], DATA[52][27], DATA[52][13], DATA[52][248], DATA[52][234], DATA[52][220], DATA[52][206], DATA[52][178], DATA[52][164], DATA[52][150], DATA[52][136], DATA[52][118], DATA[52][104], DATA[52][90], DATA[52][76], DATA[52][48], DATA[52][34], DATA[52][20], DATA[52][6], DATA[51][249], DATA[51][235], DATA[51][221], DATA[51][207], DATA[51][179], DATA[51][165], DATA[51][151], DATA[51][137], DATA[51][119], DATA[51][105], DATA[51][91], DATA[51][77], DATA[51][49], DATA[51][35], DATA[51][21], DATA[51][7], DATA[51][242], DATA[51][228], DATA[51][214], DATA[51][200], DATA[51][172], DATA[51][158], DATA[51][144], DATA[51][130], DATA[51][112], DATA[51][98], DATA[51][84], DATA[51][70], DATA[51][42], DATA[51][28], DATA[51][14], DATA[51][0], DATA[50][249], DATA[50][235], DATA[50][221], DATA[50][207], DATA[50][179], DATA[50][165], DATA[50][151], DATA[50][137], DATA[50][119], DATA[50][105], DATA[50][91], DATA[50][77], DATA[50][49], DATA[50][35], DATA[50][21], DATA[50][7], DATA[50][242], DATA[50][228], DATA[50][214], DATA[50][200], DATA[50][172], DATA[50][158], DATA[50][144], DATA[50][130], DATA[50][112], DATA[50][98], DATA[50][84], DATA[50][70], DATA[50][42], DATA[50][28], DATA[50][14], DATA[50][0], DATA[49][249], DATA[49][235], DATA[49][221], DATA[49][207], DATA[49][179], DATA[49][165], DATA[49][151], DATA[49][137], DATA[49][119], DATA[49][105], DATA[49][91], DATA[49][77], DATA[49][49], DATA[49][35], DATA[49][21], DATA[49][7], DATA[49][242], DATA[49][228], DATA[49][214], DATA[49][200], DATA[49][172], DATA[49][158], DATA[49][144], DATA[49][130], DATA[49][112], DATA[49][98], DATA[49][84], DATA[49][70], DATA[49][42], DATA[49][28], DATA[49][14], DATA[49][0], DATA[48][249], DATA[48][235], DATA[48][221], DATA[48][207], DATA[48][179], DATA[48][165], DATA[48][151], DATA[48][137], DATA[48][119], DATA[48][105], DATA[48][91], DATA[48][77], DATA[48][49], DATA[48][35], DATA[48][21], DATA[48][7], DATA[48][242], DATA[48][228], DATA[48][214], DATA[48][200], DATA[48][172], DATA[48][158], DATA[48][144], DATA[48][130], DATA[48][112], DATA[48][98], DATA[48][84], DATA[48][70], DATA[48][42], DATA[48][28], DATA[48][14], DATA[48][0], DATA[51][250], DATA[51][236], DATA[51][222], DATA[51][208], DATA[51][180], DATA[51][166], DATA[51][152], DATA[51][138], DATA[51][120], DATA[51][106], DATA[51][92], DATA[51][78], DATA[51][50], DATA[51][36], DATA[51][22], DATA[51][8], DATA[51][243], DATA[51][229], DATA[51][215], DATA[51][201], DATA[51][173], DATA[51][159], DATA[51][145], DATA[51][131], DATA[51][113], DATA[51][99], DATA[51][85], DATA[51][71], DATA[51][43], DATA[51][29], DATA[51][15], DATA[51][1], DATA[50][250], DATA[50][236], DATA[50][222], DATA[50][208], DATA[50][180], DATA[50][166], DATA[50][152], DATA[50][138], DATA[50][120], DATA[50][106], DATA[50][92], DATA[50][78], DATA[50][50], DATA[50][36], DATA[50][22], DATA[50][8], DATA[50][243], DATA[50][229], DATA[50][215], DATA[50][201], DATA[50][173], DATA[50][159], DATA[50][145], DATA[50][131], DATA[50][113], DATA[50][99], DATA[50][85], DATA[50][71], DATA[50][43], DATA[50][29], DATA[50][15], DATA[50][1], DATA[49][250], DATA[49][236], DATA[49][222], DATA[49][208], DATA[49][180], DATA[49][166], DATA[49][152], DATA[49][138], DATA[49][120], DATA[49][106], DATA[49][92], DATA[49][78], DATA[49][50], DATA[49][36], DATA[49][22], DATA[49][8], DATA[49][243], DATA[49][229], DATA[49][215], DATA[49][201], DATA[49][173], DATA[49][159], DATA[49][145], DATA[49][131], DATA[49][113], DATA[49][99], DATA[49][85], DATA[49][71], DATA[49][43], DATA[49][29], DATA[49][15], DATA[49][1], DATA[48][250], DATA[48][236], DATA[48][222], DATA[48][208], DATA[48][180], DATA[48][166], DATA[48][152], DATA[48][138], DATA[48][120], DATA[48][106], DATA[48][92], DATA[48][78], DATA[48][50], DATA[48][36], DATA[48][22], DATA[48][8], DATA[48][243], DATA[48][229], DATA[48][215], DATA[48][201], DATA[48][173], DATA[48][159], DATA[48][145], DATA[48][131], DATA[48][113], DATA[48][99], DATA[48][85], DATA[48][71], DATA[48][43], DATA[48][29], DATA[48][15], DATA[48][1], DATA[51][251], DATA[51][237], DATA[51][223], DATA[51][209], DATA[51][181], DATA[51][167], DATA[51][153], DATA[51][139], DATA[51][121], DATA[51][107], DATA[51][93], DATA[51][79], DATA[51][51], DATA[51][37], DATA[51][23], DATA[51][9], DATA[51][244], DATA[51][230], DATA[51][216], DATA[51][202], DATA[51][174], DATA[51][160], DATA[51][146], DATA[51][132], DATA[51][114], DATA[51][100], DATA[51][86], DATA[51][72], DATA[51][44], DATA[51][30], DATA[51][16], DATA[51][2], DATA[50][251], DATA[50][237], DATA[50][223], DATA[50][209], DATA[50][181], DATA[50][167], DATA[50][153], DATA[50][139], DATA[50][121], DATA[50][107], DATA[50][93], DATA[50][79], DATA[50][51], DATA[50][37], DATA[50][23], DATA[50][9], DATA[50][244], DATA[50][230], DATA[50][216], DATA[50][202], DATA[50][174], DATA[50][160], DATA[50][146], DATA[50][132], DATA[50][114], DATA[50][100], DATA[50][86], DATA[50][72], DATA[50][44], DATA[50][30], DATA[50][16], DATA[50][2], DATA[49][251], DATA[49][237], DATA[49][223], DATA[49][209], DATA[49][181], DATA[49][167], DATA[49][153], DATA[49][139], DATA[49][121], DATA[49][107], DATA[49][93], DATA[49][79], DATA[49][51], DATA[49][37], DATA[49][23], DATA[49][9], DATA[49][244], DATA[49][230], DATA[49][216], DATA[49][202], DATA[49][174], DATA[49][160], DATA[49][146], DATA[49][132], DATA[49][114], DATA[49][100], DATA[49][86], DATA[49][72], DATA[49][44], DATA[49][30], DATA[49][16], DATA[49][2], DATA[48][251], DATA[48][237], DATA[48][223], DATA[48][209], DATA[48][181], DATA[48][167], DATA[48][153], DATA[48][139], DATA[48][121], DATA[48][107], DATA[48][93], DATA[48][79], DATA[48][51], DATA[48][37], DATA[48][23], DATA[48][9], DATA[48][244], DATA[48][230], DATA[48][216], DATA[48][202], DATA[48][174], DATA[48][160], DATA[48][146], DATA[48][132], DATA[48][114], DATA[48][100], DATA[48][86], DATA[48][72], DATA[48][44], DATA[48][30], DATA[48][16], DATA[48][2], DATA[51][252], DATA[51][238], DATA[51][224], DATA[51][210], DATA[51][182], DATA[51][168], DATA[51][154], DATA[51][140], DATA[51][122], DATA[51][108], DATA[51][94], DATA[51][80], DATA[51][52], DATA[51][38], DATA[51][24], DATA[51][10], DATA[51][245], DATA[51][231], DATA[51][217], DATA[51][203], DATA[51][175], DATA[51][161], DATA[51][147], DATA[51][133], DATA[51][115], DATA[51][101], DATA[51][87], DATA[51][73], DATA[51][45], DATA[51][31], DATA[51][17], DATA[51][3], DATA[50][252], DATA[50][238], DATA[50][224], DATA[50][210], DATA[50][182], DATA[50][168], DATA[50][154], DATA[50][140], DATA[50][122], DATA[50][108], DATA[50][94], DATA[50][80], DATA[50][52], DATA[50][38], DATA[50][24], DATA[50][10], DATA[50][245], DATA[50][231], DATA[50][217], DATA[50][203], DATA[50][175], DATA[50][161], DATA[50][147], DATA[50][133], DATA[50][115], DATA[50][101], DATA[50][87], DATA[50][73], DATA[50][45], DATA[50][31], DATA[50][17], DATA[50][3], DATA[49][252], DATA[49][238], DATA[49][224], DATA[49][210], DATA[49][182], DATA[49][168], DATA[49][154], DATA[49][140], DATA[49][122], DATA[49][108], DATA[49][94], DATA[49][80], DATA[49][52], DATA[49][38], DATA[49][24], DATA[49][10], DATA[49][245], DATA[49][231], DATA[49][217], DATA[49][203], DATA[49][175], DATA[49][161], DATA[49][147], DATA[49][133], DATA[49][115], DATA[49][101], DATA[49][87], DATA[49][73], DATA[49][45], DATA[49][31], DATA[49][17], DATA[49][3], DATA[48][252], DATA[48][238], DATA[48][224], DATA[48][210], DATA[48][182], DATA[48][168], DATA[48][154], DATA[48][140], DATA[48][122], DATA[48][108], DATA[48][94], DATA[48][80], DATA[48][52], DATA[48][38], DATA[48][24], DATA[48][10], DATA[48][245], DATA[48][231], DATA[48][217], DATA[48][203], DATA[48][175], DATA[48][161], DATA[48][147], DATA[48][133], DATA[48][115], DATA[48][101], DATA[48][87], DATA[48][73], DATA[48][45], DATA[48][31], DATA[48][17], DATA[48][3], DATA[51][253], DATA[51][239], DATA[51][225], DATA[51][211], DATA[51][183], DATA[51][169], DATA[51][155], DATA[51][141], DATA[51][123], DATA[51][109], DATA[51][95], DATA[51][81], DATA[51][53], DATA[51][39], DATA[51][25], DATA[51][11], DATA[51][246], DATA[51][232], DATA[51][218], DATA[51][204], DATA[51][176], DATA[51][162], DATA[51][148], DATA[51][134], DATA[51][116], DATA[51][102], DATA[51][88], DATA[51][74], DATA[51][46], DATA[51][32], DATA[51][18], DATA[51][4], DATA[50][253], DATA[50][239], DATA[50][225], DATA[50][211], DATA[50][183], DATA[50][169], DATA[50][155], DATA[50][141], DATA[50][123], DATA[50][109], DATA[50][95], DATA[50][81], DATA[50][53], DATA[50][39], DATA[50][25], DATA[50][11], DATA[50][246], DATA[50][232], DATA[50][218], DATA[50][204], DATA[50][176], DATA[50][162], DATA[50][148], DATA[50][134], DATA[50][116], DATA[50][102], DATA[50][88], DATA[50][74], DATA[50][46], DATA[50][32], DATA[50][18], DATA[50][4], DATA[49][253], DATA[49][239], DATA[49][225], DATA[49][211], DATA[49][183], DATA[49][169], DATA[49][155], DATA[49][141], DATA[49][123], DATA[49][109], DATA[49][95], DATA[49][81], DATA[49][53], DATA[49][39], DATA[49][25], DATA[49][11], DATA[49][246], DATA[49][232], DATA[49][218], DATA[49][204], DATA[49][176], DATA[49][162], DATA[49][148], DATA[49][134], DATA[49][116], DATA[49][102], DATA[49][88], DATA[49][74], DATA[49][46], DATA[49][32], DATA[49][18], DATA[49][4], DATA[48][253], DATA[48][239], DATA[48][225], DATA[48][211], DATA[48][183], DATA[48][169], DATA[48][155], DATA[48][141], DATA[48][123], DATA[48][109], DATA[48][95], DATA[48][81], DATA[48][53], DATA[48][39], DATA[48][25], DATA[48][11], DATA[48][246], DATA[48][232], DATA[48][218], DATA[48][204], DATA[48][176], DATA[48][162], DATA[48][148], DATA[48][134], DATA[48][116], DATA[48][102], DATA[48][88], DATA[48][74], DATA[48][46], DATA[48][32], DATA[48][18], DATA[48][4], DATA[51][254], DATA[51][240], DATA[51][226], DATA[51][212], DATA[51][184], DATA[51][170], DATA[51][156], DATA[51][142], DATA[51][124], DATA[51][110], DATA[51][96], DATA[51][82], DATA[51][54], DATA[51][40], DATA[51][26], DATA[51][12], DATA[51][247], DATA[51][233], DATA[51][219], DATA[51][205], DATA[51][177], DATA[51][163], DATA[51][149], DATA[51][135], DATA[51][117], DATA[51][103], DATA[51][89], DATA[51][75], DATA[51][47], DATA[51][33], DATA[51][19], DATA[51][5], DATA[50][254], DATA[50][240], DATA[50][226], DATA[50][212], DATA[50][184], DATA[50][170], DATA[50][156], DATA[50][142], DATA[50][124], DATA[50][110], DATA[50][96], DATA[50][82], DATA[50][54], DATA[50][40], DATA[50][26], DATA[50][12], DATA[50][247], DATA[50][233], DATA[50][219], DATA[50][205], DATA[50][177], DATA[50][163], DATA[50][149], DATA[50][135], DATA[50][117], DATA[50][103], DATA[50][89], DATA[50][75], DATA[50][47], DATA[50][33], DATA[50][19], DATA[50][5], DATA[49][254], DATA[49][240], DATA[49][226], DATA[49][212], DATA[49][184], DATA[49][170], DATA[49][156], DATA[49][142], DATA[49][124], DATA[49][110], DATA[49][96], DATA[49][82], DATA[49][54], DATA[49][40], DATA[49][26], DATA[49][12], DATA[49][247], DATA[49][233], DATA[49][219], DATA[49][205], DATA[49][177], DATA[49][163], DATA[49][149], DATA[49][135], DATA[49][117], DATA[49][103], DATA[49][89], DATA[49][75], DATA[49][47], DATA[49][33], DATA[49][19], DATA[49][5], DATA[48][254], DATA[48][240], DATA[48][226], DATA[48][212], DATA[48][184], DATA[48][170], DATA[48][156], DATA[48][142], DATA[48][124], DATA[48][110], DATA[48][96], DATA[48][82], DATA[48][54], DATA[48][40], DATA[48][26], DATA[48][12], DATA[48][247], DATA[48][233], DATA[48][219], DATA[48][205], DATA[48][177], DATA[48][163], DATA[48][149], DATA[48][135], DATA[48][117], DATA[48][103], DATA[48][89], DATA[48][75], DATA[48][47], DATA[48][33], DATA[48][19], DATA[48][5], DATA[51][255], DATA[51][241], DATA[51][227], DATA[51][213], DATA[51][185], DATA[51][171], DATA[51][157], DATA[51][143], DATA[51][125], DATA[51][111], DATA[51][97], DATA[51][83], DATA[51][55], DATA[51][41], DATA[51][27], DATA[51][13], DATA[51][248], DATA[51][234], DATA[51][220], DATA[51][206], DATA[51][178], DATA[51][164], DATA[51][150], DATA[51][136], DATA[51][118], DATA[51][104], DATA[51][90], DATA[51][76], DATA[51][48], DATA[51][34], DATA[51][20], DATA[51][6], DATA[50][255], DATA[50][241], DATA[50][227], DATA[50][213], DATA[50][185], DATA[50][171], DATA[50][157], DATA[50][143], DATA[50][125], DATA[50][111], DATA[50][97], DATA[50][83], DATA[50][55], DATA[50][41], DATA[50][27], DATA[50][13], DATA[50][248], DATA[50][234], DATA[50][220], DATA[50][206], DATA[50][178], DATA[50][164], DATA[50][150], DATA[50][136], DATA[50][118], DATA[50][104], DATA[50][90], DATA[50][76], DATA[50][48], DATA[50][34], DATA[50][20], DATA[50][6], DATA[49][255], DATA[49][241], DATA[49][227], DATA[49][213], DATA[49][185], DATA[49][171], DATA[49][157], DATA[49][143], DATA[49][125], DATA[49][111], DATA[49][97], DATA[49][83], DATA[49][55], DATA[49][41], DATA[49][27], DATA[49][13], DATA[49][248], DATA[49][234], DATA[49][220], DATA[49][206], DATA[49][178], DATA[49][164], DATA[49][150], DATA[49][136], DATA[49][118], DATA[49][104], DATA[49][90], DATA[49][76], DATA[49][48], DATA[49][34], DATA[49][20], DATA[49][6], DATA[48][255], DATA[48][241], DATA[48][227], DATA[48][213], DATA[48][185], DATA[48][171], DATA[48][157], DATA[48][143], DATA[48][125], DATA[48][111], DATA[48][97], DATA[48][83], DATA[48][55], DATA[48][41], DATA[48][27], DATA[48][13], DATA[48][248], DATA[48][234], DATA[48][220], DATA[48][206], DATA[48][178], DATA[48][164], DATA[48][150], DATA[48][136], DATA[48][118], DATA[48][104], DATA[48][90], DATA[48][76], DATA[48][48], DATA[48][34], DATA[48][20], DATA[48][6], DATA[47][249], DATA[47][235], DATA[47][221], DATA[47][207], DATA[47][179], DATA[47][165], DATA[47][151], DATA[47][137], DATA[47][119], DATA[47][105], DATA[47][91], DATA[47][77], DATA[47][49], DATA[47][35], DATA[47][21], DATA[47][7], DATA[47][242], DATA[47][228], DATA[47][214], DATA[47][200], DATA[47][172], DATA[47][158], DATA[47][144], DATA[47][130], DATA[47][112], DATA[47][98], DATA[47][84], DATA[47][70], DATA[47][42], DATA[47][28], DATA[47][14], DATA[47][0], DATA[46][249], DATA[46][235], DATA[46][221], DATA[46][207], DATA[46][179], DATA[46][165], DATA[46][151], DATA[46][137], DATA[46][119], DATA[46][105], DATA[46][91], DATA[46][77], DATA[46][49], DATA[46][35], DATA[46][21], DATA[46][7], DATA[46][242], DATA[46][228], DATA[46][214], DATA[46][200], DATA[46][172], DATA[46][158], DATA[46][144], DATA[46][130], DATA[46][112], DATA[46][98], DATA[46][84], DATA[46][70], DATA[46][42], DATA[46][28], DATA[46][14], DATA[46][0], DATA[45][249], DATA[45][235], DATA[45][221], DATA[45][207], DATA[45][179], DATA[45][165], DATA[45][151], DATA[45][137], DATA[45][119], DATA[45][105], DATA[45][91], DATA[45][77], DATA[45][49], DATA[45][35], DATA[45][21], DATA[45][7], DATA[45][242], DATA[45][228], DATA[45][214], DATA[45][200], DATA[45][172], DATA[45][158], DATA[45][144], DATA[45][130], DATA[45][112], DATA[45][98], DATA[45][84], DATA[45][70], DATA[45][42], DATA[45][28], DATA[45][14], DATA[45][0], DATA[44][249], DATA[44][235], DATA[44][221], DATA[44][207], DATA[44][179], DATA[44][165], DATA[44][151], DATA[44][137], DATA[44][119], DATA[44][105], DATA[44][91], DATA[44][77], DATA[44][49], DATA[44][35], DATA[44][21], DATA[44][7], DATA[44][242], DATA[44][228], DATA[44][214], DATA[44][200], DATA[44][172], DATA[44][158], DATA[44][144], DATA[44][130], DATA[44][112], DATA[44][98], DATA[44][84], DATA[44][70], DATA[44][42], DATA[44][28], DATA[44][14], DATA[44][0], DATA[47][250], DATA[47][236], DATA[47][222], DATA[47][208], DATA[47][180], DATA[47][166], DATA[47][152], DATA[47][138], DATA[47][120], DATA[47][106], DATA[47][92], DATA[47][78], DATA[47][50], DATA[47][36], DATA[47][22], DATA[47][8], DATA[47][243], DATA[47][229], DATA[47][215], DATA[47][201], DATA[47][173], DATA[47][159], DATA[47][145], DATA[47][131], DATA[47][113], DATA[47][99], DATA[47][85], DATA[47][71], DATA[47][43], DATA[47][29], DATA[47][15], DATA[47][1], DATA[46][250], DATA[46][236], DATA[46][222], DATA[46][208], DATA[46][180], DATA[46][166], DATA[46][152], DATA[46][138], DATA[46][120], DATA[46][106], DATA[46][92], DATA[46][78], DATA[46][50], DATA[46][36], DATA[46][22], DATA[46][8], DATA[46][243], DATA[46][229], DATA[46][215], DATA[46][201], DATA[46][173], DATA[46][159], DATA[46][145], DATA[46][131], DATA[46][113], DATA[46][99], DATA[46][85], DATA[46][71], DATA[46][43], DATA[46][29], DATA[46][15], DATA[46][1], DATA[45][250], DATA[45][236], DATA[45][222], DATA[45][208], DATA[45][180], DATA[45][166], DATA[45][152], DATA[45][138], DATA[45][120], DATA[45][106], DATA[45][92], DATA[45][78], DATA[45][50], DATA[45][36], DATA[45][22], DATA[45][8], DATA[45][243], DATA[45][229], DATA[45][215], DATA[45][201], DATA[45][173], DATA[45][159], DATA[45][145], DATA[45][131], DATA[45][113], DATA[45][99], DATA[45][85], DATA[45][71], DATA[45][43], DATA[45][29], DATA[45][15], DATA[45][1], DATA[44][250], DATA[44][236], DATA[44][222], DATA[44][208], DATA[44][180], DATA[44][166], DATA[44][152], DATA[44][138], DATA[44][120], DATA[44][106], DATA[44][92], DATA[44][78], DATA[44][50], DATA[44][36], DATA[44][22], DATA[44][8], DATA[44][243], DATA[44][229], DATA[44][215], DATA[44][201], DATA[44][173], DATA[44][159], DATA[44][145], DATA[44][131], DATA[44][113], DATA[44][99], DATA[44][85], DATA[44][71], DATA[44][43], DATA[44][29], DATA[44][15], DATA[44][1], DATA[47][251], DATA[47][237], DATA[47][223], DATA[47][209], DATA[47][181], DATA[47][167], DATA[47][153], DATA[47][139], DATA[47][121], DATA[47][107], DATA[47][93], DATA[47][79], DATA[47][51], DATA[47][37], DATA[47][23], DATA[47][9], DATA[47][244], DATA[47][230], DATA[47][216], DATA[47][202], DATA[47][174], DATA[47][160], DATA[47][146], DATA[47][132], DATA[47][114], DATA[47][100], DATA[47][86], DATA[47][72], DATA[47][44], DATA[47][30], DATA[47][16], DATA[47][2], DATA[46][251], DATA[46][237], DATA[46][223], DATA[46][209], DATA[46][181], DATA[46][167], DATA[46][153], DATA[46][139], DATA[46][121], DATA[46][107], DATA[46][93], DATA[46][79], DATA[46][51], DATA[46][37], DATA[46][23], DATA[46][9], DATA[46][244], DATA[46][230], DATA[46][216], DATA[46][202], DATA[46][174], DATA[46][160], DATA[46][146], DATA[46][132], DATA[46][114], DATA[46][100], DATA[46][86], DATA[46][72], DATA[46][44], DATA[46][30], DATA[46][16], DATA[46][2], DATA[45][251], DATA[45][237], DATA[45][223], DATA[45][209], DATA[45][181], DATA[45][167], DATA[45][153], DATA[45][139], DATA[45][121], DATA[45][107], DATA[45][93], DATA[45][79], DATA[45][51], DATA[45][37], DATA[45][23], DATA[45][9], DATA[45][244], DATA[45][230], DATA[45][216], DATA[45][202], DATA[45][174], DATA[45][160], DATA[45][146], DATA[45][132], DATA[45][114], DATA[45][100], DATA[45][86], DATA[45][72], DATA[45][44], DATA[45][30], DATA[45][16], DATA[45][2], DATA[44][251], DATA[44][237], DATA[44][223], DATA[44][209], DATA[44][181], DATA[44][167], DATA[44][153], DATA[44][139], DATA[44][121], DATA[44][107], DATA[44][93], DATA[44][79], DATA[44][51], DATA[44][37], DATA[44][23], DATA[44][9], DATA[44][244], DATA[44][230], DATA[44][216], DATA[44][202], DATA[44][174], DATA[44][160], DATA[44][146], DATA[44][132], DATA[44][114], DATA[44][100], DATA[44][86], DATA[44][72], DATA[44][44], DATA[44][30], DATA[44][16], DATA[44][2], DATA[47][252], DATA[47][238], DATA[47][224], DATA[47][210], DATA[47][182], DATA[47][168], DATA[47][154], DATA[47][140], DATA[47][122], DATA[47][108], DATA[47][94], DATA[47][80], DATA[47][52], DATA[47][38], DATA[47][24], DATA[47][10], DATA[47][245], DATA[47][231], DATA[47][217], DATA[47][203], DATA[47][175], DATA[47][161], DATA[47][147], DATA[47][133], DATA[47][115], DATA[47][101], DATA[47][87], DATA[47][73], DATA[47][45], DATA[47][31], DATA[47][17], DATA[47][3], DATA[46][252], DATA[46][238], DATA[46][224], DATA[46][210], DATA[46][182], DATA[46][168], DATA[46][154], DATA[46][140], DATA[46][122], DATA[46][108], DATA[46][94], DATA[46][80], DATA[46][52], DATA[46][38], DATA[46][24], DATA[46][10], DATA[46][245], DATA[46][231], DATA[46][217], DATA[46][203], DATA[46][175], DATA[46][161], DATA[46][147], DATA[46][133], DATA[46][115], DATA[46][101], DATA[46][87], DATA[46][73], DATA[46][45], DATA[46][31], DATA[46][17], DATA[46][3], DATA[45][252], DATA[45][238], DATA[45][224], DATA[45][210], DATA[45][182], DATA[45][168], DATA[45][154], DATA[45][140], DATA[45][122], DATA[45][108], DATA[45][94], DATA[45][80], DATA[45][52], DATA[45][38], DATA[45][24], DATA[45][10], DATA[45][245], DATA[45][231], DATA[45][217], DATA[45][203], DATA[45][175], DATA[45][161], DATA[45][147], DATA[45][133], DATA[45][115], DATA[45][101], DATA[45][87], DATA[45][73], DATA[45][45], DATA[45][31], DATA[45][17], DATA[45][3], DATA[44][252], DATA[44][238], DATA[44][224], DATA[44][210], DATA[44][182], DATA[44][168], DATA[44][154], DATA[44][140], DATA[44][122], DATA[44][108], DATA[44][94], DATA[44][80], DATA[44][52], DATA[44][38], DATA[44][24], DATA[44][10], DATA[44][245], DATA[44][231], DATA[44][217], DATA[44][203], DATA[44][175], DATA[44][161], DATA[44][147], DATA[44][133], DATA[44][115], DATA[44][101], DATA[44][87], DATA[44][73], DATA[44][45], DATA[44][31], DATA[44][17], DATA[44][3], DATA[47][253], DATA[47][239], DATA[47][225], DATA[47][211], DATA[47][183], DATA[47][169], DATA[47][155], DATA[47][141], DATA[47][123], DATA[47][109], DATA[47][95], DATA[47][81], DATA[47][53], DATA[47][39], DATA[47][25], DATA[47][11], DATA[47][246], DATA[47][232], DATA[47][218], DATA[47][204], DATA[47][176], DATA[47][162], DATA[47][148], DATA[47][134], DATA[47][116], DATA[47][102], DATA[47][88], DATA[47][74], DATA[47][46], DATA[47][32], DATA[47][18], DATA[47][4], DATA[46][253], DATA[46][239], DATA[46][225], DATA[46][211], DATA[46][183], DATA[46][169], DATA[46][155], DATA[46][141], DATA[46][123], DATA[46][109], DATA[46][95], DATA[46][81], DATA[46][53], DATA[46][39], DATA[46][25], DATA[46][11], DATA[46][246], DATA[46][232], DATA[46][218], DATA[46][204], DATA[46][176], DATA[46][162], DATA[46][148], DATA[46][134], DATA[46][116], DATA[46][102], DATA[46][88], DATA[46][74], DATA[46][46], DATA[46][32], DATA[46][18], DATA[46][4], DATA[45][253], DATA[45][239], DATA[45][225], DATA[45][211], DATA[45][183], DATA[45][169], DATA[45][155], DATA[45][141], DATA[45][123], DATA[45][109], DATA[45][95], DATA[45][81], DATA[45][53], DATA[45][39], DATA[45][25], DATA[45][11], DATA[45][246], DATA[45][232], DATA[45][218], DATA[45][204], DATA[45][176], DATA[45][162], DATA[45][148], DATA[45][134], DATA[45][116], DATA[45][102], DATA[45][88], DATA[45][74], DATA[45][46], DATA[45][32], DATA[45][18], DATA[45][4], DATA[44][253], DATA[44][239], DATA[44][225], DATA[44][211], DATA[44][183], DATA[44][169], DATA[44][155], DATA[44][141], DATA[44][123], DATA[44][109], DATA[44][95], DATA[44][81], DATA[44][53], DATA[44][39], DATA[44][25], DATA[44][11], DATA[44][246], DATA[44][232], DATA[44][218], DATA[44][204], DATA[44][176], DATA[44][162], DATA[44][148], DATA[44][134], DATA[44][116], DATA[44][102], DATA[44][88], DATA[44][74], DATA[44][46], DATA[44][32], DATA[44][18], DATA[44][4], DATA[47][254], DATA[47][240], DATA[47][226], DATA[47][212], DATA[47][184], DATA[47][170], DATA[47][156], DATA[47][142], DATA[47][124], DATA[47][110], DATA[47][96], DATA[47][82], DATA[47][54], DATA[47][40], DATA[47][26], DATA[47][12], DATA[47][247], DATA[47][233], DATA[47][219], DATA[47][205], DATA[47][177], DATA[47][163], DATA[47][149], DATA[47][135], DATA[47][117], DATA[47][103], DATA[47][89], DATA[47][75], DATA[47][47], DATA[47][33], DATA[47][19], DATA[47][5], DATA[46][254], DATA[46][240], DATA[46][226], DATA[46][212], DATA[46][184], DATA[46][170], DATA[46][156], DATA[46][142], DATA[46][124], DATA[46][110], DATA[46][96], DATA[46][82], DATA[46][54], DATA[46][40], DATA[46][26], DATA[46][12], DATA[46][247], DATA[46][233], DATA[46][219], DATA[46][205], DATA[46][177], DATA[46][163], DATA[46][149], DATA[46][135], DATA[46][117], DATA[46][103], DATA[46][89], DATA[46][75], DATA[46][47], DATA[46][33], DATA[46][19], DATA[46][5], DATA[45][254], DATA[45][240], DATA[45][226], DATA[45][212], DATA[45][184], DATA[45][170], DATA[45][156], DATA[45][142], DATA[45][124], DATA[45][110], DATA[45][96], DATA[45][82], DATA[45][54], DATA[45][40], DATA[45][26], DATA[45][12], DATA[45][247], DATA[45][233], DATA[45][219], DATA[45][205], DATA[45][177], DATA[45][163], DATA[45][149], DATA[45][135], DATA[45][117], DATA[45][103], DATA[45][89], DATA[45][75], DATA[45][47], DATA[45][33], DATA[45][19], DATA[45][5], DATA[44][254], DATA[44][240], DATA[44][226], DATA[44][212], DATA[44][184], DATA[44][170], DATA[44][156], DATA[44][142], DATA[44][124], DATA[44][110], DATA[44][96], DATA[44][82], DATA[44][54], DATA[44][40], DATA[44][26], DATA[44][12], DATA[44][247], DATA[44][233], DATA[44][219], DATA[44][205], DATA[44][177], DATA[44][163], DATA[44][149], DATA[44][135], DATA[44][117], DATA[44][103], DATA[44][89], DATA[44][75], DATA[44][47], DATA[44][33], DATA[44][19], DATA[44][5], DATA[47][255], DATA[47][241], DATA[47][227], DATA[47][213], DATA[47][185], DATA[47][171], DATA[47][157], DATA[47][143], DATA[47][125], DATA[47][111], DATA[47][97], DATA[47][83], DATA[47][55], DATA[47][41], DATA[47][27], DATA[47][13], DATA[47][248], DATA[47][234], DATA[47][220], DATA[47][206], DATA[47][178], DATA[47][164], DATA[47][150], DATA[47][136], DATA[47][118], DATA[47][104], DATA[47][90], DATA[47][76], DATA[47][48], DATA[47][34], DATA[47][20], DATA[47][6], DATA[46][255], DATA[46][241], DATA[46][227], DATA[46][213], DATA[46][185], DATA[46][171], DATA[46][157], DATA[46][143], DATA[46][125], DATA[46][111], DATA[46][97], DATA[46][83], DATA[46][55], DATA[46][41], DATA[46][27], DATA[46][13], DATA[46][248], DATA[46][234], DATA[46][220], DATA[46][206], DATA[46][178], DATA[46][164], DATA[46][150], DATA[46][136], DATA[46][118], DATA[46][104], DATA[46][90], DATA[46][76], DATA[46][48], DATA[46][34], DATA[46][20], DATA[46][6], DATA[45][255], DATA[45][241], DATA[45][227], DATA[45][213], DATA[45][185], DATA[45][171], DATA[45][157], DATA[45][143], DATA[45][125], DATA[45][111], DATA[45][97], DATA[45][83], DATA[45][55], DATA[45][41], DATA[45][27], DATA[45][13], DATA[45][248], DATA[45][234], DATA[45][220], DATA[45][206], DATA[45][178], DATA[45][164], DATA[45][150], DATA[45][136], DATA[45][118], DATA[45][104], DATA[45][90], DATA[45][76], DATA[45][48], DATA[45][34], DATA[45][20], DATA[45][6], DATA[44][255], DATA[44][241], DATA[44][227], DATA[44][213], DATA[44][185], DATA[44][171], DATA[44][157], DATA[44][143], DATA[44][125], DATA[44][111], DATA[44][97], DATA[44][83], DATA[44][55], DATA[44][41], DATA[44][27], DATA[44][13], DATA[44][248], DATA[44][234], DATA[44][220], DATA[44][206], DATA[44][178], DATA[44][164], DATA[44][150], DATA[44][136], DATA[44][118], DATA[44][104], DATA[44][90], DATA[44][76], DATA[44][48], DATA[44][34], DATA[44][20], DATA[44][6], DATA[43][249], DATA[43][235], DATA[43][221], DATA[43][207], DATA[43][179], DATA[43][165], DATA[43][151], DATA[43][137], DATA[43][119], DATA[43][105], DATA[43][91], DATA[43][77], DATA[43][49], DATA[43][35], DATA[43][21], DATA[43][7], DATA[43][242], DATA[43][228], DATA[43][214], DATA[43][200], DATA[43][172], DATA[43][158], DATA[43][144], DATA[43][130], DATA[43][112], DATA[43][98], DATA[43][84], DATA[43][70], DATA[43][42], DATA[43][28], DATA[43][14], DATA[43][0], DATA[42][249], DATA[42][235], DATA[42][221], DATA[42][207], DATA[42][179], DATA[42][165], DATA[42][151], DATA[42][137], DATA[42][119], DATA[42][105], DATA[42][91], DATA[42][77], DATA[42][49], DATA[42][35], DATA[42][21], DATA[42][7], DATA[42][242], DATA[42][228], DATA[42][214], DATA[42][200], DATA[42][172], DATA[42][158], DATA[42][144], DATA[42][130], DATA[42][112], DATA[42][98], DATA[42][84], DATA[42][70], DATA[42][42], DATA[42][28], DATA[42][14], DATA[42][0], DATA[41][249], DATA[41][235], DATA[41][221], DATA[41][207], DATA[41][179], DATA[41][165], DATA[41][151], DATA[41][137], DATA[41][119], DATA[41][105], DATA[41][91], DATA[41][77], DATA[41][49], DATA[41][35], DATA[41][21], DATA[41][7], DATA[41][242], DATA[41][228], DATA[41][214], DATA[41][200], DATA[41][172], DATA[41][158], DATA[41][144], DATA[41][130], DATA[41][112], DATA[41][98], DATA[41][84], DATA[41][70], DATA[41][42], DATA[41][28], DATA[41][14], DATA[41][0], DATA[40][249], DATA[40][235], DATA[40][221], DATA[40][207], DATA[40][179], DATA[40][165], DATA[40][151], DATA[40][137], DATA[40][119], DATA[40][105], DATA[40][91], DATA[40][77], DATA[40][49], DATA[40][35], DATA[40][21], DATA[40][7], DATA[40][242], DATA[40][228], DATA[40][214], DATA[40][200], DATA[40][172], DATA[40][158], DATA[40][144], DATA[40][130], DATA[40][112], DATA[40][98], DATA[40][84], DATA[40][70], DATA[40][42], DATA[40][28], DATA[40][14], DATA[40][0], DATA[43][250], DATA[43][236], DATA[43][222], DATA[43][208], DATA[43][180], DATA[43][166], DATA[43][152], DATA[43][138], DATA[43][120], DATA[43][106], DATA[43][92], DATA[43][78], DATA[43][50], DATA[43][36], DATA[43][22], DATA[43][8], DATA[43][243], DATA[43][229], DATA[43][215], DATA[43][201], DATA[43][173], DATA[43][159], DATA[43][145], DATA[43][131], DATA[43][113], DATA[43][99], DATA[43][85], DATA[43][71], DATA[43][43], DATA[43][29], DATA[43][15], DATA[43][1], DATA[42][250], DATA[42][236], DATA[42][222], DATA[42][208], DATA[42][180], DATA[42][166], DATA[42][152], DATA[42][138], DATA[42][120], DATA[42][106], DATA[42][92], DATA[42][78], DATA[42][50], DATA[42][36], DATA[42][22], DATA[42][8], DATA[42][243], DATA[42][229], DATA[42][215], DATA[42][201], DATA[42][173], DATA[42][159], DATA[42][145], DATA[42][131], DATA[42][113], DATA[42][99], DATA[42][85], DATA[42][71], DATA[42][43], DATA[42][29], DATA[42][15], DATA[42][1], DATA[41][250], DATA[41][236], DATA[41][222], DATA[41][208], DATA[41][180], DATA[41][166], DATA[41][152], DATA[41][138], DATA[41][120], DATA[41][106], DATA[41][92], DATA[41][78], DATA[41][50], DATA[41][36], DATA[41][22], DATA[41][8], DATA[41][243], DATA[41][229], DATA[41][215], DATA[41][201], DATA[41][173], DATA[41][159], DATA[41][145], DATA[41][131], DATA[41][113], DATA[41][99], DATA[41][85], DATA[41][71], DATA[41][43], DATA[41][29], DATA[41][15], DATA[41][1], DATA[40][250], DATA[40][236], DATA[40][222], DATA[40][208], DATA[40][180], DATA[40][166], DATA[40][152], DATA[40][138], DATA[40][120], DATA[40][106], DATA[40][92], DATA[40][78], DATA[40][50], DATA[40][36], DATA[40][22], DATA[40][8], DATA[40][243], DATA[40][229], DATA[40][215], DATA[40][201], DATA[40][173], DATA[40][159], DATA[40][145], DATA[40][131], DATA[40][113], DATA[40][99], DATA[40][85], DATA[40][71], DATA[40][43], DATA[40][29], DATA[40][15], DATA[40][1], DATA[43][251], DATA[43][237], DATA[43][223], DATA[43][209], DATA[43][181], DATA[43][167], DATA[43][153], DATA[43][139], DATA[43][121], DATA[43][107], DATA[43][93], DATA[43][79], DATA[43][51], DATA[43][37], DATA[43][23], DATA[43][9], DATA[43][244], DATA[43][230], DATA[43][216], DATA[43][202], DATA[43][174], DATA[43][160], DATA[43][146], DATA[43][132], DATA[43][114], DATA[43][100], DATA[43][86], DATA[43][72], DATA[43][44], DATA[43][30], DATA[43][16], DATA[43][2], DATA[42][251], DATA[42][237], DATA[42][223], DATA[42][209], DATA[42][181], DATA[42][167], DATA[42][153], DATA[42][139], DATA[42][121], DATA[42][107], DATA[42][93], DATA[42][79], DATA[42][51], DATA[42][37], DATA[42][23], DATA[42][9], DATA[42][244], DATA[42][230], DATA[42][216], DATA[42][202], DATA[42][174], DATA[42][160], DATA[42][146], DATA[42][132], DATA[42][114], DATA[42][100], DATA[42][86], DATA[42][72], DATA[42][44], DATA[42][30], DATA[42][16], DATA[42][2], DATA[41][251], DATA[41][237], DATA[41][223], DATA[41][209], DATA[41][181], DATA[41][167], DATA[41][153], DATA[41][139], DATA[41][121], DATA[41][107], DATA[41][93], DATA[41][79], DATA[41][51], DATA[41][37], DATA[41][23], DATA[41][9], DATA[41][244], DATA[41][230], DATA[41][216], DATA[41][202], DATA[41][174], DATA[41][160], DATA[41][146], DATA[41][132], DATA[41][114], DATA[41][100], DATA[41][86], DATA[41][72], DATA[41][44], DATA[41][30], DATA[41][16], DATA[41][2], DATA[40][251], DATA[40][237], DATA[40][223], DATA[40][209], DATA[40][181], DATA[40][167], DATA[40][153], DATA[40][139], DATA[40][121], DATA[40][107], DATA[40][93], DATA[40][79], DATA[40][51], DATA[40][37], DATA[40][23], DATA[40][9], DATA[40][244], DATA[40][230], DATA[40][216], DATA[40][202], DATA[40][174], DATA[40][160], DATA[40][146], DATA[40][132], DATA[40][114], DATA[40][100], DATA[40][86], DATA[40][72], DATA[40][44], DATA[40][30], DATA[40][16], DATA[40][2], DATA[43][252], DATA[43][238], DATA[43][224], DATA[43][210], DATA[43][182], DATA[43][168], DATA[43][154], DATA[43][140], DATA[43][122], DATA[43][108], DATA[43][94], DATA[43][80], DATA[43][52], DATA[43][38], DATA[43][24], DATA[43][10], DATA[43][245], DATA[43][231], DATA[43][217], DATA[43][203], DATA[43][175], DATA[43][161], DATA[43][147], DATA[43][133], DATA[43][115], DATA[43][101], DATA[43][87], DATA[43][73], DATA[43][45], DATA[43][31], DATA[43][17], DATA[43][3], DATA[42][252], DATA[42][238], DATA[42][224], DATA[42][210], DATA[42][182], DATA[42][168], DATA[42][154], DATA[42][140], DATA[42][122], DATA[42][108], DATA[42][94], DATA[42][80], DATA[42][52], DATA[42][38], DATA[42][24], DATA[42][10], DATA[42][245], DATA[42][231], DATA[42][217], DATA[42][203], DATA[42][175], DATA[42][161], DATA[42][147], DATA[42][133], DATA[42][115], DATA[42][101], DATA[42][87], DATA[42][73], DATA[42][45], DATA[42][31], DATA[42][17], DATA[42][3], DATA[41][252], DATA[41][238], DATA[41][224], DATA[41][210], DATA[41][182], DATA[41][168], DATA[41][154], DATA[41][140], DATA[41][122], DATA[41][108], DATA[41][94], DATA[41][80], DATA[41][52], DATA[41][38], DATA[41][24], DATA[41][10], DATA[41][245], DATA[41][231], DATA[41][217], DATA[41][203], DATA[41][175], DATA[41][161], DATA[41][147], DATA[41][133], DATA[41][115], DATA[41][101], DATA[41][87], DATA[41][73], DATA[41][45], DATA[41][31], DATA[41][17], DATA[41][3], DATA[40][252], DATA[40][238], DATA[40][224], DATA[40][210], DATA[40][182], DATA[40][168], DATA[40][154], DATA[40][140], DATA[40][122], DATA[40][108], DATA[40][94], DATA[40][80], DATA[40][52], DATA[40][38], DATA[40][24], DATA[40][10], DATA[40][245], DATA[40][231], DATA[40][217], DATA[40][203], DATA[40][175], DATA[40][161], DATA[40][147], DATA[40][133], DATA[40][115], DATA[40][101], DATA[40][87], DATA[40][73], DATA[40][45], DATA[40][31], DATA[40][17], DATA[40][3], DATA[43][253], DATA[43][239], DATA[43][225], DATA[43][211], DATA[43][183], DATA[43][169], DATA[43][155], DATA[43][141], DATA[43][123], DATA[43][109], DATA[43][95], DATA[43][81], DATA[43][53], DATA[43][39], DATA[43][25], DATA[43][11], DATA[43][246], DATA[43][232], DATA[43][218], DATA[43][204], DATA[43][176], DATA[43][162], DATA[43][148], DATA[43][134], DATA[43][116], DATA[43][102], DATA[43][88], DATA[43][74], DATA[43][46], DATA[43][32], DATA[43][18], DATA[43][4], DATA[42][253], DATA[42][239], DATA[42][225], DATA[42][211], DATA[42][183], DATA[42][169], DATA[42][155], DATA[42][141], DATA[42][123], DATA[42][109], DATA[42][95], DATA[42][81], DATA[42][53], DATA[42][39], DATA[42][25], DATA[42][11], DATA[42][246], DATA[42][232], DATA[42][218], DATA[42][204], DATA[42][176], DATA[42][162], DATA[42][148], DATA[42][134], DATA[42][116], DATA[42][102], DATA[42][88], DATA[42][74], DATA[42][46], DATA[42][32], DATA[42][18], DATA[42][4], DATA[41][253], DATA[41][239], DATA[41][225], DATA[41][211], DATA[41][183], DATA[41][169], DATA[41][155], DATA[41][141], DATA[41][123], DATA[41][109], DATA[41][95], DATA[41][81], DATA[41][53], DATA[41][39], DATA[41][25], DATA[41][11], DATA[41][246], DATA[41][232], DATA[41][218], DATA[41][204], DATA[41][176], DATA[41][162], DATA[41][148], DATA[41][134], DATA[41][116], DATA[41][102], DATA[41][88], DATA[41][74], DATA[41][46], DATA[41][32], DATA[41][18], DATA[41][4], DATA[40][253], DATA[40][239], DATA[40][225], DATA[40][211], DATA[40][183], DATA[40][169], DATA[40][155], DATA[40][141], DATA[40][123], DATA[40][109], DATA[40][95], DATA[40][81], DATA[40][53], DATA[40][39], DATA[40][25], DATA[40][11], DATA[40][246], DATA[40][232], DATA[40][218], DATA[40][204], DATA[40][176], DATA[40][162], DATA[40][148], DATA[40][134], DATA[40][116], DATA[40][102], DATA[40][88], DATA[40][74], DATA[40][46], DATA[40][32], DATA[40][18], DATA[40][4], DATA[43][254], DATA[43][240], DATA[43][226], DATA[43][212], DATA[43][184], DATA[43][170], DATA[43][156], DATA[43][142], DATA[43][124], DATA[43][110], DATA[43][96], DATA[43][82], DATA[43][54], DATA[43][40], DATA[43][26], DATA[43][12], DATA[43][247], DATA[43][233], DATA[43][219], DATA[43][205], DATA[43][177], DATA[43][163], DATA[43][149], DATA[43][135], DATA[43][117], DATA[43][103], DATA[43][89], DATA[43][75], DATA[43][47], DATA[43][33], DATA[43][19], DATA[43][5], DATA[42][254], DATA[42][240], DATA[42][226], DATA[42][212], DATA[42][184], DATA[42][170], DATA[42][156], DATA[42][142], DATA[42][124], DATA[42][110], DATA[42][96], DATA[42][82], DATA[42][54], DATA[42][40], DATA[42][26], DATA[42][12], DATA[42][247], DATA[42][233], DATA[42][219], DATA[42][205], DATA[42][177], DATA[42][163], DATA[42][149], DATA[42][135], DATA[42][117], DATA[42][103], DATA[42][89], DATA[42][75], DATA[42][47], DATA[42][33], DATA[42][19], DATA[42][5], DATA[41][254], DATA[41][240], DATA[41][226], DATA[41][212], DATA[41][184], DATA[41][170], DATA[41][156], DATA[41][142], DATA[41][124], DATA[41][110], DATA[41][96], DATA[41][82], DATA[41][54], DATA[41][40], DATA[41][26], DATA[41][12], DATA[41][247], DATA[41][233], DATA[41][219], DATA[41][205], DATA[41][177], DATA[41][163], DATA[41][149], DATA[41][135], DATA[41][117], DATA[41][103], DATA[41][89], DATA[41][75], DATA[41][47], DATA[41][33], DATA[41][19], DATA[41][5], DATA[40][254], DATA[40][240], DATA[40][226], DATA[40][212], DATA[40][184], DATA[40][170], DATA[40][156], DATA[40][142], DATA[40][124], DATA[40][110], DATA[40][96], DATA[40][82], DATA[40][54], DATA[40][40], DATA[40][26], DATA[40][12], DATA[40][247], DATA[40][233], DATA[40][219], DATA[40][205], DATA[40][177], DATA[40][163], DATA[40][149], DATA[40][135], DATA[40][117], DATA[40][103], DATA[40][89], DATA[40][75], DATA[40][47], DATA[40][33], DATA[40][19], DATA[40][5], DATA[43][255], DATA[43][241], DATA[43][227], DATA[43][213], DATA[43][185], DATA[43][171], DATA[43][157], DATA[43][143], DATA[43][125], DATA[43][111], DATA[43][97], DATA[43][83], DATA[43][55], DATA[43][41], DATA[43][27], DATA[43][13], DATA[43][248], DATA[43][234], DATA[43][220], DATA[43][206], DATA[43][178], DATA[43][164], DATA[43][150], DATA[43][136], DATA[43][118], DATA[43][104], DATA[43][90], DATA[43][76], DATA[43][48], DATA[43][34], DATA[43][20], DATA[43][6], DATA[42][255], DATA[42][241], DATA[42][227], DATA[42][213], DATA[42][185], DATA[42][171], DATA[42][157], DATA[42][143], DATA[42][125], DATA[42][111], DATA[42][97], DATA[42][83], DATA[42][55], DATA[42][41], DATA[42][27], DATA[42][13], DATA[42][248], DATA[42][234], DATA[42][220], DATA[42][206], DATA[42][178], DATA[42][164], DATA[42][150], DATA[42][136], DATA[42][118], DATA[42][104], DATA[42][90], DATA[42][76], DATA[42][48], DATA[42][34], DATA[42][20], DATA[42][6], DATA[41][255], DATA[41][241], DATA[41][227], DATA[41][213], DATA[41][185], DATA[41][171], DATA[41][157], DATA[41][143], DATA[41][125], DATA[41][111], DATA[41][97], DATA[41][83], DATA[41][55], DATA[41][41], DATA[41][27], DATA[41][13], DATA[41][248], DATA[41][234], DATA[41][220], DATA[41][206], DATA[41][178], DATA[41][164], DATA[41][150], DATA[41][136], DATA[41][118], DATA[41][104], DATA[41][90], DATA[41][76], DATA[41][48], DATA[41][34], DATA[41][20], DATA[41][6], DATA[40][255], DATA[40][241], DATA[40][227], DATA[40][213], DATA[40][185], DATA[40][171], DATA[40][157], DATA[40][143], DATA[40][125], DATA[40][111], DATA[40][97], DATA[40][83], DATA[40][55], DATA[40][41], DATA[40][27], DATA[40][13], DATA[40][248], DATA[40][234], DATA[40][220], DATA[40][206], DATA[40][178], DATA[40][164], DATA[40][150], DATA[40][136], DATA[40][118], DATA[40][104], DATA[40][90], DATA[40][76], DATA[40][48], DATA[40][34], DATA[40][20], DATA[40][6], DATA[39][249], DATA[39][235], DATA[39][221], DATA[39][207], DATA[39][179], DATA[39][165], DATA[39][151], DATA[39][137], DATA[39][119], DATA[39][105], DATA[39][91], DATA[39][77], DATA[39][49], DATA[39][35], DATA[39][21], DATA[39][7], DATA[39][242], DATA[39][228], DATA[39][214], DATA[39][200], DATA[39][172], DATA[39][158], DATA[39][144], DATA[39][130], DATA[39][112], DATA[39][98], DATA[39][84], DATA[39][70], DATA[39][42], DATA[39][28], DATA[39][14], DATA[39][0], DATA[38][249], DATA[38][235], DATA[38][221], DATA[38][207], DATA[38][179], DATA[38][165], DATA[38][151], DATA[38][137], DATA[38][119], DATA[38][105], DATA[38][91], DATA[38][77], DATA[38][49], DATA[38][35], DATA[38][21], DATA[38][7], DATA[38][242], DATA[38][228], DATA[38][214], DATA[38][200], DATA[38][172], DATA[38][158], DATA[38][144], DATA[38][130], DATA[38][112], DATA[38][98], DATA[38][84], DATA[38][70], DATA[38][42], DATA[38][28], DATA[38][14], DATA[38][0], DATA[37][249], DATA[37][235], DATA[37][221], DATA[37][207], DATA[37][179], DATA[37][165], DATA[37][151], DATA[37][137], DATA[37][119], DATA[37][105], DATA[37][91], DATA[37][77], DATA[37][49], DATA[37][35], DATA[37][21], DATA[37][7], DATA[37][242], DATA[37][228], DATA[37][214], DATA[37][200], DATA[37][172], DATA[37][158], DATA[37][144], DATA[37][130], DATA[37][112], DATA[37][98], DATA[37][84], DATA[37][70], DATA[37][42], DATA[37][28], DATA[37][14], DATA[37][0], DATA[36][249], DATA[36][235], DATA[36][221], DATA[36][207], DATA[36][179], DATA[36][165], DATA[36][151], DATA[36][137], DATA[36][119], DATA[36][105], DATA[36][91], DATA[36][77], DATA[36][49], DATA[36][35], DATA[36][21], DATA[36][7], DATA[36][242], DATA[36][228], DATA[36][214], DATA[36][200], DATA[36][172], DATA[36][158], DATA[36][144], DATA[36][130], DATA[36][112], DATA[36][98], DATA[36][84], DATA[36][70], DATA[36][42], DATA[36][28], DATA[36][14], DATA[36][0], DATA[39][250], DATA[39][236], DATA[39][222], DATA[39][208], DATA[39][180], DATA[39][166], DATA[39][152], DATA[39][138], DATA[39][120], DATA[39][106], DATA[39][92], DATA[39][78], DATA[39][50], DATA[39][36], DATA[39][22], DATA[39][8], DATA[39][243], DATA[39][229], DATA[39][215], DATA[39][201], DATA[39][173], DATA[39][159], DATA[39][145], DATA[39][131], DATA[39][113], DATA[39][99], DATA[39][85], DATA[39][71], DATA[39][43], DATA[39][29], DATA[39][15], DATA[39][1], DATA[38][250], DATA[38][236], DATA[38][222], DATA[38][208], DATA[38][180], DATA[38][166], DATA[38][152], DATA[38][138], DATA[38][120], DATA[38][106], DATA[38][92], DATA[38][78], DATA[38][50], DATA[38][36], DATA[38][22], DATA[38][8], DATA[38][243], DATA[38][229], DATA[38][215], DATA[38][201], DATA[38][173], DATA[38][159], DATA[38][145], DATA[38][131], DATA[38][113], DATA[38][99], DATA[38][85], DATA[38][71], DATA[38][43], DATA[38][29], DATA[38][15], DATA[38][1], DATA[37][250], DATA[37][236], DATA[37][222], DATA[37][208], DATA[37][180], DATA[37][166], DATA[37][152], DATA[37][138], DATA[37][120], DATA[37][106], DATA[37][92], DATA[37][78], DATA[37][50], DATA[37][36], DATA[37][22], DATA[37][8], DATA[37][243], DATA[37][229], DATA[37][215], DATA[37][201], DATA[37][173], DATA[37][159], DATA[37][145], DATA[37][131], DATA[37][113], DATA[37][99], DATA[37][85], DATA[37][71], DATA[37][43], DATA[37][29], DATA[37][15], DATA[37][1], DATA[36][250], DATA[36][236], DATA[36][222], DATA[36][208], DATA[36][180], DATA[36][166], DATA[36][152], DATA[36][138], DATA[36][120], DATA[36][106], DATA[36][92], DATA[36][78], DATA[36][50], DATA[36][36], DATA[36][22], DATA[36][8], DATA[36][243], DATA[36][229], DATA[36][215], DATA[36][201], DATA[36][173], DATA[36][159], DATA[36][145], DATA[36][131], DATA[36][113], DATA[36][99], DATA[36][85], DATA[36][71], DATA[36][43], DATA[36][29], DATA[36][15], DATA[36][1], DATA[39][251], DATA[39][237], DATA[39][223], DATA[39][209], DATA[39][181], DATA[39][167], DATA[39][153], DATA[39][139], DATA[39][121], DATA[39][107], DATA[39][93], DATA[39][79], DATA[39][51], DATA[39][37], DATA[39][23], DATA[39][9], DATA[39][244], DATA[39][230], DATA[39][216], DATA[39][202], DATA[39][174], DATA[39][160], DATA[39][146], DATA[39][132], DATA[39][114], DATA[39][100], DATA[39][86], DATA[39][72], DATA[39][44], DATA[39][30], DATA[39][16], DATA[39][2], DATA[38][251], DATA[38][237], DATA[38][223], DATA[38][209], DATA[38][181], DATA[38][167], DATA[38][153], DATA[38][139], DATA[38][121], DATA[38][107], DATA[38][93], DATA[38][79], DATA[38][51], DATA[38][37], DATA[38][23], DATA[38][9], DATA[38][244], DATA[38][230], DATA[38][216], DATA[38][202], DATA[38][174], DATA[38][160], DATA[38][146], DATA[38][132], DATA[38][114], DATA[38][100], DATA[38][86], DATA[38][72], DATA[38][44], DATA[38][30], DATA[38][16], DATA[38][2], DATA[37][251], DATA[37][237], DATA[37][223], DATA[37][209], DATA[37][181], DATA[37][167], DATA[37][153], DATA[37][139], DATA[37][121], DATA[37][107], DATA[37][93], DATA[37][79], DATA[37][51], DATA[37][37], DATA[37][23], DATA[37][9], DATA[37][244], DATA[37][230], DATA[37][216], DATA[37][202], DATA[37][174], DATA[37][160], DATA[37][146], DATA[37][132], DATA[37][114], DATA[37][100], DATA[37][86], DATA[37][72], DATA[37][44], DATA[37][30], DATA[37][16], DATA[37][2], DATA[36][251], DATA[36][237], DATA[36][223], DATA[36][209], DATA[36][181], DATA[36][167], DATA[36][153], DATA[36][139], DATA[36][121], DATA[36][107], DATA[36][93], DATA[36][79], DATA[36][51], DATA[36][37], DATA[36][23], DATA[36][9], DATA[36][244], DATA[36][230], DATA[36][216], DATA[36][202], DATA[36][174], DATA[36][160], DATA[36][146], DATA[36][132], DATA[36][114], DATA[36][100], DATA[36][86], DATA[36][72], DATA[36][44], DATA[36][30], DATA[36][16], DATA[36][2], DATA[39][252], DATA[39][238], DATA[39][224], DATA[39][210], DATA[39][182], DATA[39][168], DATA[39][154], DATA[39][140], DATA[39][122], DATA[39][108], DATA[39][94], DATA[39][80], DATA[39][52], DATA[39][38], DATA[39][24], DATA[39][10], DATA[39][245], DATA[39][231], DATA[39][217], DATA[39][203], DATA[39][175], DATA[39][161], DATA[39][147], DATA[39][133], DATA[39][115], DATA[39][101], DATA[39][87], DATA[39][73], DATA[39][45], DATA[39][31], DATA[39][17], DATA[39][3], DATA[38][252], DATA[38][238], DATA[38][224], DATA[38][210], DATA[38][182], DATA[38][168], DATA[38][154], DATA[38][140], DATA[38][122], DATA[38][108], DATA[38][94], DATA[38][80], DATA[38][52], DATA[38][38], DATA[38][24], DATA[38][10], DATA[38][245], DATA[38][231], DATA[38][217], DATA[38][203], DATA[38][175], DATA[38][161], DATA[38][147], DATA[38][133], DATA[38][115], DATA[38][101], DATA[38][87], DATA[38][73], DATA[38][45], DATA[38][31], DATA[38][17], DATA[38][3], DATA[37][252], DATA[37][238], DATA[37][224], DATA[37][210], DATA[37][182], DATA[37][168], DATA[37][154], DATA[37][140], DATA[37][122], DATA[37][108], DATA[37][94], DATA[37][80], DATA[37][52], DATA[37][38], DATA[37][24], DATA[37][10], DATA[37][245], DATA[37][231], DATA[37][217], DATA[37][203], DATA[37][175], DATA[37][161], DATA[37][147], DATA[37][133], DATA[37][115], DATA[37][101], DATA[37][87], DATA[37][73], DATA[37][45], DATA[37][31], DATA[37][17], DATA[37][3], DATA[36][252], DATA[36][238], DATA[36][224], DATA[36][210], DATA[36][182], DATA[36][168], DATA[36][154], DATA[36][140], DATA[36][122], DATA[36][108], DATA[36][94], DATA[36][80], DATA[36][52], DATA[36][38], DATA[36][24], DATA[36][10], DATA[36][245], DATA[36][231], DATA[36][217], DATA[36][203], DATA[36][175], DATA[36][161], DATA[36][147], DATA[36][133], DATA[36][115], DATA[36][101], DATA[36][87], DATA[36][73], DATA[36][45], DATA[36][31], DATA[36][17], DATA[36][3], DATA[39][253], DATA[39][239], DATA[39][225], DATA[39][211], DATA[39][183], DATA[39][169], DATA[39][155], DATA[39][141], DATA[39][123], DATA[39][109], DATA[39][95], DATA[39][81], DATA[39][53], DATA[39][39], DATA[39][25], DATA[39][11], DATA[39][246], DATA[39][232], DATA[39][218], DATA[39][204], DATA[39][176], DATA[39][162], DATA[39][148], DATA[39][134], DATA[39][116], DATA[39][102], DATA[39][88], DATA[39][74], DATA[39][46], DATA[39][32], DATA[39][18], DATA[39][4], DATA[38][253], DATA[38][239], DATA[38][225], DATA[38][211], DATA[38][183], DATA[38][169], DATA[38][155], DATA[38][141], DATA[38][123], DATA[38][109], DATA[38][95], DATA[38][81], DATA[38][53], DATA[38][39], DATA[38][25], DATA[38][11], DATA[38][246], DATA[38][232], DATA[38][218], DATA[38][204], DATA[38][176], DATA[38][162], DATA[38][148], DATA[38][134], DATA[38][116], DATA[38][102], DATA[38][88], DATA[38][74], DATA[38][46], DATA[38][32], DATA[38][18], DATA[38][4], DATA[37][253], DATA[37][239], DATA[37][225], DATA[37][211], DATA[37][183], DATA[37][169], DATA[37][155], DATA[37][141], DATA[37][123], DATA[37][109], DATA[37][95], DATA[37][81], DATA[37][53], DATA[37][39], DATA[37][25], DATA[37][11], DATA[37][246], DATA[37][232], DATA[37][218], DATA[37][204], DATA[37][176], DATA[37][162], DATA[37][148], DATA[37][134], DATA[37][116], DATA[37][102], DATA[37][88], DATA[37][74], DATA[37][46], DATA[37][32], DATA[37][18], DATA[37][4], DATA[36][253], DATA[36][239], DATA[36][225], DATA[36][211], DATA[36][183], DATA[36][169], DATA[36][155], DATA[36][141], DATA[36][123], DATA[36][109], DATA[36][95], DATA[36][81], DATA[36][53], DATA[36][39], DATA[36][25], DATA[36][11], DATA[36][246], DATA[36][232], DATA[36][218], DATA[36][204], DATA[36][176], DATA[36][162], DATA[36][148], DATA[36][134], DATA[36][116], DATA[36][102], DATA[36][88], DATA[36][74], DATA[36][46], DATA[36][32], DATA[36][18], DATA[36][4], DATA[39][254], DATA[39][240], DATA[39][226], DATA[39][212], DATA[39][184], DATA[39][170], DATA[39][156], DATA[39][142], DATA[39][124], DATA[39][110], DATA[39][96], DATA[39][82], DATA[39][54], DATA[39][40], DATA[39][26], DATA[39][12], DATA[39][247], DATA[39][233], DATA[39][219], DATA[39][205], DATA[39][177], DATA[39][163], DATA[39][149], DATA[39][135], DATA[39][117], DATA[39][103], DATA[39][89], DATA[39][75], DATA[39][47], DATA[39][33], DATA[39][19], DATA[39][5], DATA[38][254], DATA[38][240], DATA[38][226], DATA[38][212], DATA[38][184], DATA[38][170], DATA[38][156], DATA[38][142], DATA[38][124], DATA[38][110], DATA[38][96], DATA[38][82], DATA[38][54], DATA[38][40], DATA[38][26], DATA[38][12], DATA[38][247], DATA[38][233], DATA[38][219], DATA[38][205], DATA[38][177], DATA[38][163], DATA[38][149], DATA[38][135], DATA[38][117], DATA[38][103], DATA[38][89], DATA[38][75], DATA[38][47], DATA[38][33], DATA[38][19], DATA[38][5], DATA[37][254], DATA[37][240], DATA[37][226], DATA[37][212], DATA[37][184], DATA[37][170], DATA[37][156], DATA[37][142], DATA[37][124], DATA[37][110], DATA[37][96], DATA[37][82], DATA[37][54], DATA[37][40], DATA[37][26], DATA[37][12], DATA[37][247], DATA[37][233], DATA[37][219], DATA[37][205], DATA[37][177], DATA[37][163], DATA[37][149], DATA[37][135], DATA[37][117], DATA[37][103], DATA[37][89], DATA[37][75], DATA[37][47], DATA[37][33], DATA[37][19], DATA[37][5], DATA[36][254], DATA[36][240], DATA[36][226], DATA[36][212], DATA[36][184], DATA[36][170], DATA[36][156], DATA[36][142], DATA[36][124], DATA[36][110], DATA[36][96], DATA[36][82], DATA[36][54], DATA[36][40], DATA[36][26], DATA[36][12], DATA[36][247], DATA[36][233], DATA[36][219], DATA[36][205], DATA[36][177], DATA[36][163], DATA[36][149], DATA[36][135], DATA[36][117], DATA[36][103], DATA[36][89], DATA[36][75], DATA[36][47], DATA[36][33], DATA[36][19], DATA[36][5], DATA[39][255], DATA[39][241], DATA[39][227], DATA[39][213], DATA[39][185], DATA[39][171], DATA[39][157], DATA[39][143], DATA[39][125], DATA[39][111], DATA[39][97], DATA[39][83], DATA[39][55], DATA[39][41], DATA[39][27], DATA[39][13], DATA[39][248], DATA[39][234], DATA[39][220], DATA[39][206], DATA[39][178], DATA[39][164], DATA[39][150], DATA[39][136], DATA[39][118], DATA[39][104], DATA[39][90], DATA[39][76], DATA[39][48], DATA[39][34], DATA[39][20], DATA[39][6], DATA[38][255], DATA[38][241], DATA[38][227], DATA[38][213], DATA[38][185], DATA[38][171], DATA[38][157], DATA[38][143], DATA[38][125], DATA[38][111], DATA[38][97], DATA[38][83], DATA[38][55], DATA[38][41], DATA[38][27], DATA[38][13], DATA[38][248], DATA[38][234], DATA[38][220], DATA[38][206], DATA[38][178], DATA[38][164], DATA[38][150], DATA[38][136], DATA[38][118], DATA[38][104], DATA[38][90], DATA[38][76], DATA[38][48], DATA[38][34], DATA[38][20], DATA[38][6], DATA[37][255], DATA[37][241], DATA[37][227], DATA[37][213], DATA[37][185], DATA[37][171], DATA[37][157], DATA[37][143], DATA[37][125], DATA[37][111], DATA[37][97], DATA[37][83], DATA[37][55], DATA[37][41], DATA[37][27], DATA[37][13], DATA[37][248], DATA[37][234], DATA[37][220], DATA[37][206], DATA[37][178], DATA[37][164], DATA[37][150], DATA[37][136], DATA[37][118], DATA[37][104], DATA[37][90], DATA[37][76], DATA[37][48], DATA[37][34], DATA[37][20], DATA[37][6], DATA[36][255], DATA[36][241], DATA[36][227], DATA[36][213], DATA[36][185], DATA[36][171], DATA[36][157], DATA[36][143], DATA[36][125], DATA[36][111], DATA[36][97], DATA[36][83], DATA[36][55], DATA[36][41], DATA[36][27], DATA[36][13], DATA[36][248], DATA[36][234], DATA[36][220], DATA[36][206], DATA[36][178], DATA[36][164], DATA[36][150], DATA[36][136], DATA[36][118], DATA[36][104], DATA[36][90], DATA[36][76], DATA[36][48], DATA[36][34], DATA[36][20], DATA[36][6], DATA[35][249], DATA[35][235], DATA[35][221], DATA[35][207], DATA[35][179], DATA[35][165], DATA[35][151], DATA[35][137], DATA[35][119], DATA[35][105], DATA[35][91], DATA[35][77], DATA[35][49], DATA[35][35], DATA[35][21], DATA[35][7], DATA[35][242], DATA[35][228], DATA[35][214], DATA[35][200], DATA[35][172], DATA[35][158], DATA[35][144], DATA[35][130], DATA[35][112], DATA[35][98], DATA[35][84], DATA[35][70], DATA[35][42], DATA[35][28], DATA[35][14], DATA[35][0], DATA[34][249], DATA[34][235], DATA[34][221], DATA[34][207], DATA[34][179], DATA[34][165], DATA[34][151], DATA[34][137], DATA[34][119], DATA[34][105], DATA[34][91], DATA[34][77], DATA[34][49], DATA[34][35], DATA[34][21], DATA[34][7], DATA[34][242], DATA[34][228], DATA[34][214], DATA[34][200], DATA[34][172], DATA[34][158], DATA[34][144], DATA[34][130], DATA[34][112], DATA[34][98], DATA[34][84], DATA[34][70], DATA[34][42], DATA[34][28], DATA[34][14], DATA[34][0], DATA[33][249], DATA[33][235], DATA[33][221], DATA[33][207], DATA[33][179], DATA[33][165], DATA[33][151], DATA[33][137], DATA[33][119], DATA[33][105], DATA[33][91], DATA[33][77], DATA[33][49], DATA[33][35], DATA[33][21], DATA[33][7], DATA[33][242], DATA[33][228], DATA[33][214], DATA[33][200], DATA[33][172], DATA[33][158], DATA[33][144], DATA[33][130], DATA[33][112], DATA[33][98], DATA[33][84], DATA[33][70], DATA[33][42], DATA[33][28], DATA[33][14], DATA[33][0], DATA[32][249], DATA[32][235], DATA[32][221], DATA[32][207], DATA[32][179], DATA[32][165], DATA[32][151], DATA[32][137], DATA[32][119], DATA[32][105], DATA[32][91], DATA[32][77], DATA[32][49], DATA[32][35], DATA[32][21], DATA[32][7], DATA[32][242], DATA[32][228], DATA[32][214], DATA[32][200], DATA[32][172], DATA[32][158], DATA[32][144], DATA[32][130], DATA[32][112], DATA[32][98], DATA[32][84], DATA[32][70], DATA[32][42], DATA[32][28], DATA[32][14], DATA[32][0], DATA[35][250], DATA[35][236], DATA[35][222], DATA[35][208], DATA[35][180], DATA[35][166], DATA[35][152], DATA[35][138], DATA[35][120], DATA[35][106], DATA[35][92], DATA[35][78], DATA[35][50], DATA[35][36], DATA[35][22], DATA[35][8], DATA[35][243], DATA[35][229], DATA[35][215], DATA[35][201], DATA[35][173], DATA[35][159], DATA[35][145], DATA[35][131], DATA[35][113], DATA[35][99], DATA[35][85], DATA[35][71], DATA[35][43], DATA[35][29], DATA[35][15], DATA[35][1], DATA[34][250], DATA[34][236], DATA[34][222], DATA[34][208], DATA[34][180], DATA[34][166], DATA[34][152], DATA[34][138], DATA[34][120], DATA[34][106], DATA[34][92], DATA[34][78], DATA[34][50], DATA[34][36], DATA[34][22], DATA[34][8], DATA[34][243], DATA[34][229], DATA[34][215], DATA[34][201], DATA[34][173], DATA[34][159], DATA[34][145], DATA[34][131], DATA[34][113], DATA[34][99], DATA[34][85], DATA[34][71], DATA[34][43], DATA[34][29], DATA[34][15], DATA[34][1], DATA[33][250], DATA[33][236], DATA[33][222], DATA[33][208], DATA[33][180], DATA[33][166], DATA[33][152], DATA[33][138], DATA[33][120], DATA[33][106], DATA[33][92], DATA[33][78], DATA[33][50], DATA[33][36], DATA[33][22], DATA[33][8], DATA[33][243], DATA[33][229], DATA[33][215], DATA[33][201], DATA[33][173], DATA[33][159], DATA[33][145], DATA[33][131], DATA[33][113], DATA[33][99], DATA[33][85], DATA[33][71], DATA[33][43], DATA[33][29], DATA[33][15], DATA[33][1], DATA[32][250], DATA[32][236], DATA[32][222], DATA[32][208], DATA[32][180], DATA[32][166], DATA[32][152], DATA[32][138], DATA[32][120], DATA[32][106], DATA[32][92], DATA[32][78], DATA[32][50], DATA[32][36], DATA[32][22], DATA[32][8], DATA[32][243], DATA[32][229], DATA[32][215], DATA[32][201], DATA[32][173], DATA[32][159], DATA[32][145], DATA[32][131], DATA[32][113], DATA[32][99], DATA[32][85], DATA[32][71], DATA[32][43], DATA[32][29], DATA[32][15], DATA[32][1], DATA[35][251], DATA[35][237], DATA[35][223], DATA[35][209], DATA[35][181], DATA[35][167], DATA[35][153], DATA[35][139], DATA[35][121], DATA[35][107], DATA[35][93], DATA[35][79], DATA[35][51], DATA[35][37], DATA[35][23], DATA[35][9], DATA[35][244], DATA[35][230], DATA[35][216], DATA[35][202], DATA[35][174], DATA[35][160], DATA[35][146], DATA[35][132], DATA[35][114], DATA[35][100], DATA[35][86], DATA[35][72], DATA[35][44], DATA[35][30], DATA[35][16], DATA[35][2], DATA[34][251], DATA[34][237], DATA[34][223], DATA[34][209], DATA[34][181], DATA[34][167], DATA[34][153], DATA[34][139], DATA[34][121], DATA[34][107], DATA[34][93], DATA[34][79], DATA[34][51], DATA[34][37], DATA[34][23], DATA[34][9], DATA[34][244], DATA[34][230], DATA[34][216], DATA[34][202], DATA[34][174], DATA[34][160], DATA[34][146], DATA[34][132], DATA[34][114], DATA[34][100], DATA[34][86], DATA[34][72], DATA[34][44], DATA[34][30], DATA[34][16], DATA[34][2], DATA[33][251], DATA[33][237], DATA[33][223], DATA[33][209], DATA[33][181], DATA[33][167], DATA[33][153], DATA[33][139], DATA[33][121], DATA[33][107], DATA[33][93], DATA[33][79], DATA[33][51], DATA[33][37], DATA[33][23], DATA[33][9], DATA[33][244], DATA[33][230], DATA[33][216], DATA[33][202], DATA[33][174], DATA[33][160], DATA[33][146], DATA[33][132], DATA[33][114], DATA[33][100], DATA[33][86], DATA[33][72], DATA[33][44], DATA[33][30], DATA[33][16], DATA[33][2], DATA[32][251], DATA[32][237], DATA[32][223], DATA[32][209], DATA[32][181], DATA[32][167], DATA[32][153], DATA[32][139], DATA[32][121], DATA[32][107], DATA[32][93], DATA[32][79], DATA[32][51], DATA[32][37], DATA[32][23], DATA[32][9], DATA[32][244], DATA[32][230], DATA[32][216], DATA[32][202], DATA[32][174], DATA[32][160], DATA[32][146], DATA[32][132], DATA[32][114], DATA[32][100], DATA[32][86], DATA[32][72], DATA[32][44], DATA[32][30], DATA[32][16], DATA[32][2], DATA[35][252], DATA[35][238], DATA[35][224], DATA[35][210], DATA[35][182], DATA[35][168], DATA[35][154], DATA[35][140], DATA[35][122], DATA[35][108], DATA[35][94], DATA[35][80], DATA[35][52], DATA[35][38], DATA[35][24], DATA[35][10], DATA[35][245], DATA[35][231], DATA[35][217], DATA[35][203], DATA[35][175], DATA[35][161], DATA[35][147], DATA[35][133], DATA[35][115], DATA[35][101], DATA[35][87], DATA[35][73], DATA[35][45], DATA[35][31], DATA[35][17], DATA[35][3], DATA[34][252], DATA[34][238], DATA[34][224], DATA[34][210], DATA[34][182], DATA[34][168], DATA[34][154], DATA[34][140], DATA[34][122], DATA[34][108], DATA[34][94], DATA[34][80], DATA[34][52], DATA[34][38], DATA[34][24], DATA[34][10], DATA[34][245], DATA[34][231], DATA[34][217], DATA[34][203], DATA[34][175], DATA[34][161], DATA[34][147], DATA[34][133], DATA[34][115], DATA[34][101], DATA[34][87], DATA[34][73], DATA[34][45], DATA[34][31], DATA[34][17], DATA[34][3], DATA[33][252], DATA[33][238], DATA[33][224], DATA[33][210], DATA[33][182], DATA[33][168], DATA[33][154], DATA[33][140], DATA[33][122], DATA[33][108], DATA[33][94], DATA[33][80], DATA[33][52], DATA[33][38], DATA[33][24], DATA[33][10], DATA[33][245], DATA[33][231], DATA[33][217], DATA[33][203], DATA[33][175], DATA[33][161], DATA[33][147], DATA[33][133], DATA[33][115], DATA[33][101], DATA[33][87], DATA[33][73], DATA[33][45], DATA[33][31], DATA[33][17], DATA[33][3], DATA[32][252], DATA[32][238], DATA[32][224], DATA[32][210], DATA[32][182], DATA[32][168], DATA[32][154], DATA[32][140], DATA[32][122], DATA[32][108], DATA[32][94], DATA[32][80], DATA[32][52], DATA[32][38], DATA[32][24], DATA[32][10], DATA[32][245], DATA[32][231], DATA[32][217], DATA[32][203], DATA[32][175], DATA[32][161], DATA[32][147], DATA[32][133], DATA[32][115], DATA[32][101], DATA[32][87], DATA[32][73], DATA[32][45], DATA[32][31], DATA[32][17], DATA[32][3], DATA[35][253], DATA[35][239], DATA[35][225], DATA[35][211], DATA[35][183], DATA[35][169], DATA[35][155], DATA[35][141], DATA[35][123], DATA[35][109], DATA[35][95], DATA[35][81], DATA[35][53], DATA[35][39], DATA[35][25], DATA[35][11], DATA[35][246], DATA[35][232], DATA[35][218], DATA[35][204], DATA[35][176], DATA[35][162], DATA[35][148], DATA[35][134], DATA[35][116], DATA[35][102], DATA[35][88], DATA[35][74], DATA[35][46], DATA[35][32], DATA[35][18], DATA[35][4], DATA[34][253], DATA[34][239], DATA[34][225], DATA[34][211], DATA[34][183], DATA[34][169], DATA[34][155], DATA[34][141], DATA[34][123], DATA[34][109], DATA[34][95], DATA[34][81], DATA[34][53], DATA[34][39], DATA[34][25], DATA[34][11], DATA[34][246], DATA[34][232], DATA[34][218], DATA[34][204], DATA[34][176], DATA[34][162], DATA[34][148], DATA[34][134], DATA[34][116], DATA[34][102], DATA[34][88], DATA[34][74], DATA[34][46], DATA[34][32], DATA[34][18], DATA[34][4], DATA[33][253], DATA[33][239], DATA[33][225], DATA[33][211], DATA[33][183], DATA[33][169], DATA[33][155], DATA[33][141], DATA[33][123], DATA[33][109], DATA[33][95], DATA[33][81], DATA[33][53], DATA[33][39], DATA[33][25], DATA[33][11], DATA[33][246], DATA[33][232], DATA[33][218], DATA[33][204], DATA[33][176], DATA[33][162], DATA[33][148], DATA[33][134], DATA[33][116], DATA[33][102], DATA[33][88], DATA[33][74], DATA[33][46], DATA[33][32], DATA[33][18], DATA[33][4], DATA[32][253], DATA[32][239], DATA[32][225], DATA[32][211], DATA[32][183], DATA[32][169], DATA[32][155], DATA[32][141], DATA[32][123], DATA[32][109], DATA[32][95], DATA[32][81], DATA[32][53], DATA[32][39], DATA[32][25], DATA[32][11], DATA[32][246], DATA[32][232], DATA[32][218], DATA[32][204], DATA[32][176], DATA[32][162], DATA[32][148], DATA[32][134], DATA[32][116], DATA[32][102], DATA[32][88], DATA[32][74], DATA[32][46], DATA[32][32], DATA[32][18], DATA[32][4], DATA[35][254], DATA[35][240], DATA[35][226], DATA[35][212], DATA[35][184], DATA[35][170], DATA[35][156], DATA[35][142], DATA[35][124], DATA[35][110], DATA[35][96], DATA[35][82], DATA[35][54], DATA[35][40], DATA[35][26], DATA[35][12], DATA[35][247], DATA[35][233], DATA[35][219], DATA[35][205], DATA[35][177], DATA[35][163], DATA[35][149], DATA[35][135], DATA[35][117], DATA[35][103], DATA[35][89], DATA[35][75], DATA[35][47], DATA[35][33], DATA[35][19], DATA[35][5], DATA[34][254], DATA[34][240], DATA[34][226], DATA[34][212], DATA[34][184], DATA[34][170], DATA[34][156], DATA[34][142], DATA[34][124], DATA[34][110], DATA[34][96], DATA[34][82], DATA[34][54], DATA[34][40], DATA[34][26], DATA[34][12], DATA[34][247], DATA[34][233], DATA[34][219], DATA[34][205], DATA[34][177], DATA[34][163], DATA[34][149], DATA[34][135], DATA[34][117], DATA[34][103], DATA[34][89], DATA[34][75], DATA[34][47], DATA[34][33], DATA[34][19], DATA[34][5], DATA[33][254], DATA[33][240], DATA[33][226], DATA[33][212], DATA[33][184], DATA[33][170], DATA[33][156], DATA[33][142], DATA[33][124], DATA[33][110], DATA[33][96], DATA[33][82], DATA[33][54], DATA[33][40], DATA[33][26], DATA[33][12], DATA[33][247], DATA[33][233], DATA[33][219], DATA[33][205], DATA[33][177], DATA[33][163], DATA[33][149], DATA[33][135], DATA[33][117], DATA[33][103], DATA[33][89], DATA[33][75], DATA[33][47], DATA[33][33], DATA[33][19], DATA[33][5], DATA[32][254], DATA[32][240], DATA[32][226], DATA[32][212], DATA[32][184], DATA[32][170], DATA[32][156], DATA[32][142], DATA[32][124], DATA[32][110], DATA[32][96], DATA[32][82], DATA[32][54], DATA[32][40], DATA[32][26], DATA[32][12], DATA[32][247], DATA[32][233], DATA[32][219], DATA[32][205], DATA[32][177], DATA[32][163], DATA[32][149], DATA[32][135], DATA[32][117], DATA[32][103], DATA[32][89], DATA[32][75], DATA[32][47], DATA[32][33], DATA[32][19], DATA[32][5], DATA[35][255], DATA[35][241], DATA[35][227], DATA[35][213], DATA[35][185], DATA[35][171], DATA[35][157], DATA[35][143], DATA[35][125], DATA[35][111], DATA[35][97], DATA[35][83], DATA[35][55], DATA[35][41], DATA[35][27], DATA[35][13], DATA[35][248], DATA[35][234], DATA[35][220], DATA[35][206], DATA[35][178], DATA[35][164], DATA[35][150], DATA[35][136], DATA[35][118], DATA[35][104], DATA[35][90], DATA[35][76], DATA[35][48], DATA[35][34], DATA[35][20], DATA[35][6], DATA[34][255], DATA[34][241], DATA[34][227], DATA[34][213], DATA[34][185], DATA[34][171], DATA[34][157], DATA[34][143], DATA[34][125], DATA[34][111], DATA[34][97], DATA[34][83], DATA[34][55], DATA[34][41], DATA[34][27], DATA[34][13], DATA[34][248], DATA[34][234], DATA[34][220], DATA[34][206], DATA[34][178], DATA[34][164], DATA[34][150], DATA[34][136], DATA[34][118], DATA[34][104], DATA[34][90], DATA[34][76], DATA[34][48], DATA[34][34], DATA[34][20], DATA[34][6], DATA[33][255], DATA[33][241], DATA[33][227], DATA[33][213], DATA[33][185], DATA[33][171], DATA[33][157], DATA[33][143], DATA[33][125], DATA[33][111], DATA[33][97], DATA[33][83], DATA[33][55], DATA[33][41], DATA[33][27], DATA[33][13], DATA[33][248], DATA[33][234], DATA[33][220], DATA[33][206], DATA[33][178], DATA[33][164], DATA[33][150], DATA[33][136], DATA[33][118], DATA[33][104], DATA[33][90], DATA[33][76], DATA[33][48], DATA[33][34], DATA[33][20], DATA[33][6], DATA[32][255], DATA[32][241], DATA[32][227], DATA[32][213], DATA[32][185], DATA[32][171], DATA[32][157], DATA[32][143], DATA[32][125], DATA[32][111], DATA[32][97], DATA[32][83], DATA[32][55], DATA[32][41], DATA[32][27], DATA[32][13], DATA[32][248], DATA[32][234], DATA[32][220], DATA[32][206], DATA[32][178], DATA[32][164], DATA[32][150], DATA[32][136], DATA[32][118], DATA[32][104], DATA[32][90], DATA[32][76], DATA[32][48], DATA[32][34], DATA[32][20], DATA[32][6], DATA[31][249], DATA[31][235], DATA[31][221], DATA[31][207], DATA[31][179], DATA[31][165], DATA[31][151], DATA[31][137], DATA[31][119], DATA[31][105], DATA[31][91], DATA[31][77], DATA[31][49], DATA[31][35], DATA[31][21], DATA[31][7], DATA[31][242], DATA[31][228], DATA[31][214], DATA[31][200], DATA[31][172], DATA[31][158], DATA[31][144], DATA[31][130], DATA[31][112], DATA[31][98], DATA[31][84], DATA[31][70], DATA[31][42], DATA[31][28], DATA[31][14], DATA[31][0], DATA[30][249], DATA[30][235], DATA[30][221], DATA[30][207], DATA[30][179], DATA[30][165], DATA[30][151], DATA[30][137], DATA[30][119], DATA[30][105], DATA[30][91], DATA[30][77], DATA[30][49], DATA[30][35], DATA[30][21], DATA[30][7], DATA[30][242], DATA[30][228], DATA[30][214], DATA[30][200], DATA[30][172], DATA[30][158], DATA[30][144], DATA[30][130], DATA[30][112], DATA[30][98], DATA[30][84], DATA[30][70], DATA[30][42], DATA[30][28], DATA[30][14], DATA[30][0], DATA[29][249], DATA[29][235], DATA[29][221], DATA[29][207], DATA[29][179], DATA[29][165], DATA[29][151], DATA[29][137], DATA[29][119], DATA[29][105], DATA[29][91], DATA[29][77], DATA[29][49], DATA[29][35], DATA[29][21], DATA[29][7], DATA[29][242], DATA[29][228], DATA[29][214], DATA[29][200], DATA[29][172], DATA[29][158], DATA[29][144], DATA[29][130], DATA[29][112], DATA[29][98], DATA[29][84], DATA[29][70], DATA[29][42], DATA[29][28], DATA[29][14], DATA[29][0], DATA[28][249], DATA[28][235], DATA[28][221], DATA[28][207], DATA[28][179], DATA[28][165], DATA[28][151], DATA[28][137], DATA[28][119], DATA[28][105], DATA[28][91], DATA[28][77], DATA[28][49], DATA[28][35], DATA[28][21], DATA[28][7], DATA[28][242], DATA[28][228], DATA[28][214], DATA[28][200], DATA[28][172], DATA[28][158], DATA[28][144], DATA[28][130], DATA[28][112], DATA[28][98], DATA[28][84], DATA[28][70], DATA[28][42], DATA[28][28], DATA[28][14], DATA[28][0], DATA[31][250], DATA[31][236], DATA[31][222], DATA[31][208], DATA[31][180], DATA[31][166], DATA[31][152], DATA[31][138], DATA[31][120], DATA[31][106], DATA[31][92], DATA[31][78], DATA[31][50], DATA[31][36], DATA[31][22], DATA[31][8], DATA[31][243], DATA[31][229], DATA[31][215], DATA[31][201], DATA[31][173], DATA[31][159], DATA[31][145], DATA[31][131], DATA[31][113], DATA[31][99], DATA[31][85], DATA[31][71], DATA[31][43], DATA[31][29], DATA[31][15], DATA[31][1], DATA[30][250], DATA[30][236], DATA[30][222], DATA[30][208], DATA[30][180], DATA[30][166], DATA[30][152], DATA[30][138], DATA[30][120], DATA[30][106], DATA[30][92], DATA[30][78], DATA[30][50], DATA[30][36], DATA[30][22], DATA[30][8], DATA[30][243], DATA[30][229], DATA[30][215], DATA[30][201], DATA[30][173], DATA[30][159], DATA[30][145], DATA[30][131], DATA[30][113], DATA[30][99], DATA[30][85], DATA[30][71], DATA[30][43], DATA[30][29], DATA[30][15], DATA[30][1], DATA[29][250], DATA[29][236], DATA[29][222], DATA[29][208], DATA[29][180], DATA[29][166], DATA[29][152], DATA[29][138], DATA[29][120], DATA[29][106], DATA[29][92], DATA[29][78], DATA[29][50], DATA[29][36], DATA[29][22], DATA[29][8], DATA[29][243], DATA[29][229], DATA[29][215], DATA[29][201], DATA[29][173], DATA[29][159], DATA[29][145], DATA[29][131], DATA[29][113], DATA[29][99], DATA[29][85], DATA[29][71], DATA[29][43], DATA[29][29], DATA[29][15], DATA[29][1], DATA[28][250], DATA[28][236], DATA[28][222], DATA[28][208], DATA[28][180], DATA[28][166], DATA[28][152], DATA[28][138], DATA[28][120], DATA[28][106], DATA[28][92], DATA[28][78], DATA[28][50], DATA[28][36], DATA[28][22], DATA[28][8], DATA[28][243], DATA[28][229], DATA[28][215], DATA[28][201], DATA[28][173], DATA[28][159], DATA[28][145], DATA[28][131], DATA[28][113], DATA[28][99], DATA[28][85], DATA[28][71], DATA[28][43], DATA[28][29], DATA[28][15], DATA[28][1], DATA[31][251], DATA[31][237], DATA[31][223], DATA[31][209], DATA[31][181], DATA[31][167], DATA[31][153], DATA[31][139], DATA[31][121], DATA[31][107], DATA[31][93], DATA[31][79], DATA[31][51], DATA[31][37], DATA[31][23], DATA[31][9], DATA[31][244], DATA[31][230], DATA[31][216], DATA[31][202], DATA[31][174], DATA[31][160], DATA[31][146], DATA[31][132], DATA[31][114], DATA[31][100], DATA[31][86], DATA[31][72], DATA[31][44], DATA[31][30], DATA[31][16], DATA[31][2], DATA[30][251], DATA[30][237], DATA[30][223], DATA[30][209], DATA[30][181], DATA[30][167], DATA[30][153], DATA[30][139], DATA[30][121], DATA[30][107], DATA[30][93], DATA[30][79], DATA[30][51], DATA[30][37], DATA[30][23], DATA[30][9], DATA[30][244], DATA[30][230], DATA[30][216], DATA[30][202], DATA[30][174], DATA[30][160], DATA[30][146], DATA[30][132], DATA[30][114], DATA[30][100], DATA[30][86], DATA[30][72], DATA[30][44], DATA[30][30], DATA[30][16], DATA[30][2], DATA[29][251], DATA[29][237], DATA[29][223], DATA[29][209], DATA[29][181], DATA[29][167], DATA[29][153], DATA[29][139], DATA[29][121], DATA[29][107], DATA[29][93], DATA[29][79], DATA[29][51], DATA[29][37], DATA[29][23], DATA[29][9], DATA[29][244], DATA[29][230], DATA[29][216], DATA[29][202], DATA[29][174], DATA[29][160], DATA[29][146], DATA[29][132], DATA[29][114], DATA[29][100], DATA[29][86], DATA[29][72], DATA[29][44], DATA[29][30], DATA[29][16], DATA[29][2], DATA[28][251], DATA[28][237], DATA[28][223], DATA[28][209], DATA[28][181], DATA[28][167], DATA[28][153], DATA[28][139], DATA[28][121], DATA[28][107], DATA[28][93], DATA[28][79], DATA[28][51], DATA[28][37], DATA[28][23], DATA[28][9], DATA[28][244], DATA[28][230], DATA[28][216], DATA[28][202], DATA[28][174], DATA[28][160], DATA[28][146], DATA[28][132], DATA[28][114], DATA[28][100], DATA[28][86], DATA[28][72], DATA[28][44], DATA[28][30], DATA[28][16], DATA[28][2], DATA[31][252], DATA[31][238], DATA[31][224], DATA[31][210], DATA[31][182], DATA[31][168], DATA[31][154], DATA[31][140], DATA[31][122], DATA[31][108], DATA[31][94], DATA[31][80], DATA[31][52], DATA[31][38], DATA[31][24], DATA[31][10], DATA[31][245], DATA[31][231], DATA[31][217], DATA[31][203], DATA[31][175], DATA[31][161], DATA[31][147], DATA[31][133], DATA[31][115], DATA[31][101], DATA[31][87], DATA[31][73], DATA[31][45], DATA[31][31], DATA[31][17], DATA[31][3], DATA[30][252], DATA[30][238], DATA[30][224], DATA[30][210], DATA[30][182], DATA[30][168], DATA[30][154], DATA[30][140], DATA[30][122], DATA[30][108], DATA[30][94], DATA[30][80], DATA[30][52], DATA[30][38], DATA[30][24], DATA[30][10], DATA[30][245], DATA[30][231], DATA[30][217], DATA[30][203], DATA[30][175], DATA[30][161], DATA[30][147], DATA[30][133], DATA[30][115], DATA[30][101], DATA[30][87], DATA[30][73], DATA[30][45], DATA[30][31], DATA[30][17], DATA[30][3], DATA[29][252], DATA[29][238], DATA[29][224], DATA[29][210], DATA[29][182], DATA[29][168], DATA[29][154], DATA[29][140], DATA[29][122], DATA[29][108], DATA[29][94], DATA[29][80], DATA[29][52], DATA[29][38], DATA[29][24], DATA[29][10], DATA[29][245], DATA[29][231], DATA[29][217], DATA[29][203], DATA[29][175], DATA[29][161], DATA[29][147], DATA[29][133], DATA[29][115], DATA[29][101], DATA[29][87], DATA[29][73], DATA[29][45], DATA[29][31], DATA[29][17], DATA[29][3], DATA[28][252], DATA[28][238], DATA[28][224], DATA[28][210], DATA[28][182], DATA[28][168], DATA[28][154], DATA[28][140], DATA[28][122], DATA[28][108], DATA[28][94], DATA[28][80], DATA[28][52], DATA[28][38], DATA[28][24], DATA[28][10], DATA[28][245], DATA[28][231], DATA[28][217], DATA[28][203], DATA[28][175], DATA[28][161], DATA[28][147], DATA[28][133], DATA[28][115], DATA[28][101], DATA[28][87], DATA[28][73], DATA[28][45], DATA[28][31], DATA[28][17], DATA[28][3], DATA[31][253], DATA[31][239], DATA[31][225], DATA[31][211], DATA[31][183], DATA[31][169], DATA[31][155], DATA[31][141], DATA[31][123], DATA[31][109], DATA[31][95], DATA[31][81], DATA[31][53], DATA[31][39], DATA[31][25], DATA[31][11], DATA[31][246], DATA[31][232], DATA[31][218], DATA[31][204], DATA[31][176], DATA[31][162], DATA[31][148], DATA[31][134], DATA[31][116], DATA[31][102], DATA[31][88], DATA[31][74], DATA[31][46], DATA[31][32], DATA[31][18], DATA[31][4], DATA[30][253], DATA[30][239], DATA[30][225], DATA[30][211], DATA[30][183], DATA[30][169], DATA[30][155], DATA[30][141], DATA[30][123], DATA[30][109], DATA[30][95], DATA[30][81], DATA[30][53], DATA[30][39], DATA[30][25], DATA[30][11], DATA[30][246], DATA[30][232], DATA[30][218], DATA[30][204], DATA[30][176], DATA[30][162], DATA[30][148], DATA[30][134], DATA[30][116], DATA[30][102], DATA[30][88], DATA[30][74], DATA[30][46], DATA[30][32], DATA[30][18], DATA[30][4], DATA[29][253], DATA[29][239], DATA[29][225], DATA[29][211], DATA[29][183], DATA[29][169], DATA[29][155], DATA[29][141], DATA[29][123], DATA[29][109], DATA[29][95], DATA[29][81], DATA[29][53], DATA[29][39], DATA[29][25], DATA[29][11], DATA[29][246], DATA[29][232], DATA[29][218], DATA[29][204], DATA[29][176], DATA[29][162], DATA[29][148], DATA[29][134], DATA[29][116], DATA[29][102], DATA[29][88], DATA[29][74], DATA[29][46], DATA[29][32], DATA[29][18], DATA[29][4], DATA[28][253], DATA[28][239], DATA[28][225], DATA[28][211], DATA[28][183], DATA[28][169], DATA[28][155], DATA[28][141], DATA[28][123], DATA[28][109], DATA[28][95], DATA[28][81], DATA[28][53], DATA[28][39], DATA[28][25], DATA[28][11], DATA[28][246], DATA[28][232], DATA[28][218], DATA[28][204], DATA[28][176], DATA[28][162], DATA[28][148], DATA[28][134], DATA[28][116], DATA[28][102], DATA[28][88], DATA[28][74], DATA[28][46], DATA[28][32], DATA[28][18], DATA[28][4], DATA[31][254], DATA[31][240], DATA[31][226], DATA[31][212], DATA[31][184], DATA[31][170], DATA[31][156], DATA[31][142], DATA[31][124], DATA[31][110], DATA[31][96], DATA[31][82], DATA[31][54], DATA[31][40], DATA[31][26], DATA[31][12], DATA[31][247], DATA[31][233], DATA[31][219], DATA[31][205], DATA[31][177], DATA[31][163], DATA[31][149], DATA[31][135], DATA[31][117], DATA[31][103], DATA[31][89], DATA[31][75], DATA[31][47], DATA[31][33], DATA[31][19], DATA[31][5], DATA[30][254], DATA[30][240], DATA[30][226], DATA[30][212], DATA[30][184], DATA[30][170], DATA[30][156], DATA[30][142], DATA[30][124], DATA[30][110], DATA[30][96], DATA[30][82], DATA[30][54], DATA[30][40], DATA[30][26], DATA[30][12], DATA[30][247], DATA[30][233], DATA[30][219], DATA[30][205], DATA[30][177], DATA[30][163], DATA[30][149], DATA[30][135], DATA[30][117], DATA[30][103], DATA[30][89], DATA[30][75], DATA[30][47], DATA[30][33], DATA[30][19], DATA[30][5], DATA[29][254], DATA[29][240], DATA[29][226], DATA[29][212], DATA[29][184], DATA[29][170], DATA[29][156], DATA[29][142], DATA[29][124], DATA[29][110], DATA[29][96], DATA[29][82], DATA[29][54], DATA[29][40], DATA[29][26], DATA[29][12], DATA[29][247], DATA[29][233], DATA[29][219], DATA[29][205], DATA[29][177], DATA[29][163], DATA[29][149], DATA[29][135], DATA[29][117], DATA[29][103], DATA[29][89], DATA[29][75], DATA[29][47], DATA[29][33], DATA[29][19], DATA[29][5], DATA[28][254], DATA[28][240], DATA[28][226], DATA[28][212], DATA[28][184], DATA[28][170], DATA[28][156], DATA[28][142], DATA[28][124], DATA[28][110], DATA[28][96], DATA[28][82], DATA[28][54], DATA[28][40], DATA[28][26], DATA[28][12], DATA[28][247], DATA[28][233], DATA[28][219], DATA[28][205], DATA[28][177], DATA[28][163], DATA[28][149], DATA[28][135], DATA[28][117], DATA[28][103], DATA[28][89], DATA[28][75], DATA[28][47], DATA[28][33], DATA[28][19], DATA[28][5], DATA[31][255], DATA[31][241], DATA[31][227], DATA[31][213], DATA[31][185], DATA[31][171], DATA[31][157], DATA[31][143], DATA[31][125], DATA[31][111], DATA[31][97], DATA[31][83], DATA[31][55], DATA[31][41], DATA[31][27], DATA[31][13], DATA[31][248], DATA[31][234], DATA[31][220], DATA[31][206], DATA[31][178], DATA[31][164], DATA[31][150], DATA[31][136], DATA[31][118], DATA[31][104], DATA[31][90], DATA[31][76], DATA[31][48], DATA[31][34], DATA[31][20], DATA[31][6], DATA[30][255], DATA[30][241], DATA[30][227], DATA[30][213], DATA[30][185], DATA[30][171], DATA[30][157], DATA[30][143], DATA[30][125], DATA[30][111], DATA[30][97], DATA[30][83], DATA[30][55], DATA[30][41], DATA[30][27], DATA[30][13], DATA[30][248], DATA[30][234], DATA[30][220], DATA[30][206], DATA[30][178], DATA[30][164], DATA[30][150], DATA[30][136], DATA[30][118], DATA[30][104], DATA[30][90], DATA[30][76], DATA[30][48], DATA[30][34], DATA[30][20], DATA[30][6], DATA[29][255], DATA[29][241], DATA[29][227], DATA[29][213], DATA[29][185], DATA[29][171], DATA[29][157], DATA[29][143], DATA[29][125], DATA[29][111], DATA[29][97], DATA[29][83], DATA[29][55], DATA[29][41], DATA[29][27], DATA[29][13], DATA[29][248], DATA[29][234], DATA[29][220], DATA[29][206], DATA[29][178], DATA[29][164], DATA[29][150], DATA[29][136], DATA[29][118], DATA[29][104], DATA[29][90], DATA[29][76], DATA[29][48], DATA[29][34], DATA[29][20], DATA[29][6], DATA[28][255], DATA[28][241], DATA[28][227], DATA[28][213], DATA[28][185], DATA[28][171], DATA[28][157], DATA[28][143], DATA[28][125], DATA[28][111], DATA[28][97], DATA[28][83], DATA[28][55], DATA[28][41], DATA[28][27], DATA[28][13], DATA[28][248], DATA[28][234], DATA[28][220], DATA[28][206], DATA[28][178], DATA[28][164], DATA[28][150], DATA[28][136], DATA[28][118], DATA[28][104], DATA[28][90], DATA[28][76], DATA[28][48], DATA[28][34], DATA[28][20], DATA[28][6], DATA[27][249], DATA[27][235], DATA[27][221], DATA[27][207], DATA[27][179], DATA[27][165], DATA[27][151], DATA[27][137], DATA[27][119], DATA[27][105], DATA[27][91], DATA[27][77], DATA[27][49], DATA[27][35], DATA[27][21], DATA[27][7], DATA[27][242], DATA[27][228], DATA[27][214], DATA[27][200], DATA[27][172], DATA[27][158], DATA[27][144], DATA[27][130], DATA[27][112], DATA[27][98], DATA[27][84], DATA[27][70], DATA[27][42], DATA[27][28], DATA[27][14], DATA[27][0], DATA[26][249], DATA[26][235], DATA[26][221], DATA[26][207], DATA[26][179], DATA[26][165], DATA[26][151], DATA[26][137], DATA[26][119], DATA[26][105], DATA[26][91], DATA[26][77], DATA[26][49], DATA[26][35], DATA[26][21], DATA[26][7], DATA[26][242], DATA[26][228], DATA[26][214], DATA[26][200], DATA[26][172], DATA[26][158], DATA[26][144], DATA[26][130], DATA[26][112], DATA[26][98], DATA[26][84], DATA[26][70], DATA[26][42], DATA[26][28], DATA[26][14], DATA[26][0], DATA[25][249], DATA[25][235], DATA[25][221], DATA[25][207], DATA[25][179], DATA[25][165], DATA[25][151], DATA[25][137], DATA[25][119], DATA[25][105], DATA[25][91], DATA[25][77], DATA[25][49], DATA[25][35], DATA[25][21], DATA[25][7], DATA[25][242], DATA[25][228], DATA[25][214], DATA[25][200], DATA[25][172], DATA[25][158], DATA[25][144], DATA[25][130], DATA[25][112], DATA[25][98], DATA[25][84], DATA[25][70], DATA[25][42], DATA[25][28], DATA[25][14], DATA[25][0], DATA[24][249], DATA[24][235], DATA[24][221], DATA[24][207], DATA[24][179], DATA[24][165], DATA[24][151], DATA[24][137], DATA[24][119], DATA[24][105], DATA[24][91], DATA[24][77], DATA[24][49], DATA[24][35], DATA[24][21], DATA[24][7], DATA[24][242], DATA[24][228], DATA[24][214], DATA[24][200], DATA[24][172], DATA[24][158], DATA[24][144], DATA[24][130], DATA[24][112], DATA[24][98], DATA[24][84], DATA[24][70], DATA[24][42], DATA[24][28], DATA[24][14], DATA[24][0], DATA[27][250], DATA[27][236], DATA[27][222], DATA[27][208], DATA[27][180], DATA[27][166], DATA[27][152], DATA[27][138], DATA[27][120], DATA[27][106], DATA[27][92], DATA[27][78], DATA[27][50], DATA[27][36], DATA[27][22], DATA[27][8], DATA[27][243], DATA[27][229], DATA[27][215], DATA[27][201], DATA[27][173], DATA[27][159], DATA[27][145], DATA[27][131], DATA[27][113], DATA[27][99], DATA[27][85], DATA[27][71], DATA[27][43], DATA[27][29], DATA[27][15], DATA[27][1], DATA[26][250], DATA[26][236], DATA[26][222], DATA[26][208], DATA[26][180], DATA[26][166], DATA[26][152], DATA[26][138], DATA[26][120], DATA[26][106], DATA[26][92], DATA[26][78], DATA[26][50], DATA[26][36], DATA[26][22], DATA[26][8], DATA[26][243], DATA[26][229], DATA[26][215], DATA[26][201], DATA[26][173], DATA[26][159], DATA[26][145], DATA[26][131], DATA[26][113], DATA[26][99], DATA[26][85], DATA[26][71], DATA[26][43], DATA[26][29], DATA[26][15], DATA[26][1], DATA[25][250], DATA[25][236], DATA[25][222], DATA[25][208], DATA[25][180], DATA[25][166], DATA[25][152], DATA[25][138], DATA[25][120], DATA[25][106], DATA[25][92], DATA[25][78], DATA[25][50], DATA[25][36], DATA[25][22], DATA[25][8], DATA[25][243], DATA[25][229], DATA[25][215], DATA[25][201], DATA[25][173], DATA[25][159], DATA[25][145], DATA[25][131], DATA[25][113], DATA[25][99], DATA[25][85], DATA[25][71], DATA[25][43], DATA[25][29], DATA[25][15], DATA[25][1], DATA[24][250], DATA[24][236], DATA[24][222], DATA[24][208], DATA[24][180], DATA[24][166], DATA[24][152], DATA[24][138], DATA[24][120], DATA[24][106], DATA[24][92], DATA[24][78], DATA[24][50], DATA[24][36], DATA[24][22], DATA[24][8], DATA[24][243], DATA[24][229], DATA[24][215], DATA[24][201], DATA[24][173], DATA[24][159], DATA[24][145], DATA[24][131], DATA[24][113], DATA[24][99], DATA[24][85], DATA[24][71], DATA[24][43], DATA[24][29], DATA[24][15], DATA[24][1], DATA[27][251], DATA[27][237], DATA[27][223], DATA[27][209], DATA[27][181], DATA[27][167], DATA[27][153], DATA[27][139], DATA[27][121], DATA[27][107], DATA[27][93], DATA[27][79], DATA[27][51], DATA[27][37], DATA[27][23], DATA[27][9], DATA[27][244], DATA[27][230], DATA[27][216], DATA[27][202], DATA[27][174], DATA[27][160], DATA[27][146], DATA[27][132], DATA[27][114], DATA[27][100], DATA[27][86], DATA[27][72], DATA[27][44], DATA[27][30], DATA[27][16], DATA[27][2], DATA[26][251], DATA[26][237], DATA[26][223], DATA[26][209], DATA[26][181], DATA[26][167], DATA[26][153], DATA[26][139], DATA[26][121], DATA[26][107], DATA[26][93], DATA[26][79], DATA[26][51], DATA[26][37], DATA[26][23], DATA[26][9], DATA[26][244], DATA[26][230], DATA[26][216], DATA[26][202], DATA[26][174], DATA[26][160], DATA[26][146], DATA[26][132], DATA[26][114], DATA[26][100], DATA[26][86], DATA[26][72], DATA[26][44], DATA[26][30], DATA[26][16], DATA[26][2], DATA[25][251], DATA[25][237], DATA[25][223], DATA[25][209], DATA[25][181], DATA[25][167], DATA[25][153], DATA[25][139], DATA[25][121], DATA[25][107], DATA[25][93], DATA[25][79], DATA[25][51], DATA[25][37], DATA[25][23], DATA[25][9], DATA[25][244], DATA[25][230], DATA[25][216], DATA[25][202], DATA[25][174], DATA[25][160], DATA[25][146], DATA[25][132], DATA[25][114], DATA[25][100], DATA[25][86], DATA[25][72], DATA[25][44], DATA[25][30], DATA[25][16], DATA[25][2], DATA[24][251], DATA[24][237], DATA[24][223], DATA[24][209], DATA[24][181], DATA[24][167], DATA[24][153], DATA[24][139], DATA[24][121], DATA[24][107], DATA[24][93], DATA[24][79], DATA[24][51], DATA[24][37], DATA[24][23], DATA[24][9], DATA[24][244], DATA[24][230], DATA[24][216], DATA[24][202], DATA[24][174], DATA[24][160], DATA[24][146], DATA[24][132], DATA[24][114], DATA[24][100], DATA[24][86], DATA[24][72], DATA[24][44], DATA[24][30], DATA[24][16], DATA[24][2], DATA[27][252], DATA[27][238], DATA[27][224], DATA[27][210], DATA[27][182], DATA[27][168], DATA[27][154], DATA[27][140], DATA[27][122], DATA[27][108], DATA[27][94], DATA[27][80], DATA[27][52], DATA[27][38], DATA[27][24], DATA[27][10], DATA[27][245], DATA[27][231], DATA[27][217], DATA[27][203], DATA[27][175], DATA[27][161], DATA[27][147], DATA[27][133], DATA[27][115], DATA[27][101], DATA[27][87], DATA[27][73], DATA[27][45], DATA[27][31], DATA[27][17], DATA[27][3], DATA[26][252], DATA[26][238], DATA[26][224], DATA[26][210], DATA[26][182], DATA[26][168], DATA[26][154], DATA[26][140], DATA[26][122], DATA[26][108], DATA[26][94], DATA[26][80], DATA[26][52], DATA[26][38], DATA[26][24], DATA[26][10], DATA[26][245], DATA[26][231], DATA[26][217], DATA[26][203], DATA[26][175], DATA[26][161], DATA[26][147], DATA[26][133], DATA[26][115], DATA[26][101], DATA[26][87], DATA[26][73], DATA[26][45], DATA[26][31], DATA[26][17], DATA[26][3], DATA[25][252], DATA[25][238], DATA[25][224], DATA[25][210], DATA[25][182], DATA[25][168], DATA[25][154], DATA[25][140], DATA[25][122], DATA[25][108], DATA[25][94], DATA[25][80], DATA[25][52], DATA[25][38], DATA[25][24], DATA[25][10], DATA[25][245], DATA[25][231], DATA[25][217], DATA[25][203], DATA[25][175], DATA[25][161], DATA[25][147], DATA[25][133], DATA[25][115], DATA[25][101], DATA[25][87], DATA[25][73], DATA[25][45], DATA[25][31], DATA[25][17], DATA[25][3], DATA[24][252], DATA[24][238], DATA[24][224], DATA[24][210], DATA[24][182], DATA[24][168], DATA[24][154], DATA[24][140], DATA[24][122], DATA[24][108], DATA[24][94], DATA[24][80], DATA[24][52], DATA[24][38], DATA[24][24], DATA[24][10], DATA[24][245], DATA[24][231], DATA[24][217], DATA[24][203], DATA[24][175], DATA[24][161], DATA[24][147], DATA[24][133], DATA[24][115], DATA[24][101], DATA[24][87], DATA[24][73], DATA[24][45], DATA[24][31], DATA[24][17], DATA[24][3], DATA[27][253], DATA[27][239], DATA[27][225], DATA[27][211], DATA[27][183], DATA[27][169], DATA[27][155], DATA[27][141], DATA[27][123], DATA[27][109], DATA[27][95], DATA[27][81], DATA[27][53], DATA[27][39], DATA[27][25], DATA[27][11], DATA[27][246], DATA[27][232], DATA[27][218], DATA[27][204], DATA[27][176], DATA[27][162], DATA[27][148], DATA[27][134], DATA[27][116], DATA[27][102], DATA[27][88], DATA[27][74], DATA[27][46], DATA[27][32], DATA[27][18], DATA[27][4], DATA[26][253], DATA[26][239], DATA[26][225], DATA[26][211], DATA[26][183], DATA[26][169], DATA[26][155], DATA[26][141], DATA[26][123], DATA[26][109], DATA[26][95], DATA[26][81], DATA[26][53], DATA[26][39], DATA[26][25], DATA[26][11], DATA[26][246], DATA[26][232], DATA[26][218], DATA[26][204], DATA[26][176], DATA[26][162], DATA[26][148], DATA[26][134], DATA[26][116], DATA[26][102], DATA[26][88], DATA[26][74], DATA[26][46], DATA[26][32], DATA[26][18], DATA[26][4], DATA[25][253], DATA[25][239], DATA[25][225], DATA[25][211], DATA[25][183], DATA[25][169], DATA[25][155], DATA[25][141], DATA[25][123], DATA[25][109], DATA[25][95], DATA[25][81], DATA[25][53], DATA[25][39], DATA[25][25], DATA[25][11], DATA[25][246], DATA[25][232], DATA[25][218], DATA[25][204], DATA[25][176], DATA[25][162], DATA[25][148], DATA[25][134], DATA[25][116], DATA[25][102], DATA[25][88], DATA[25][74], DATA[25][46], DATA[25][32], DATA[25][18], DATA[25][4], DATA[24][253], DATA[24][239], DATA[24][225], DATA[24][211], DATA[24][183], DATA[24][169], DATA[24][155], DATA[24][141], DATA[24][123], DATA[24][109], DATA[24][95], DATA[24][81], DATA[24][53], DATA[24][39], DATA[24][25], DATA[24][11], DATA[24][246], DATA[24][232], DATA[24][218], DATA[24][204], DATA[24][176], DATA[24][162], DATA[24][148], DATA[24][134], DATA[24][116], DATA[24][102], DATA[24][88], DATA[24][74], DATA[24][46], DATA[24][32], DATA[24][18], DATA[24][4], DATA[27][254], DATA[27][240], DATA[27][226], DATA[27][212], DATA[27][184], DATA[27][170], DATA[27][156], DATA[27][142], DATA[27][124], DATA[27][110], DATA[27][96], DATA[27][82], DATA[27][54], DATA[27][40], DATA[27][26], DATA[27][12], DATA[27][247], DATA[27][233], DATA[27][219], DATA[27][205], DATA[27][177], DATA[27][163], DATA[27][149], DATA[27][135], DATA[27][117], DATA[27][103], DATA[27][89], DATA[27][75], DATA[27][47], DATA[27][33], DATA[27][19], DATA[27][5], DATA[26][254], DATA[26][240], DATA[26][226], DATA[26][212], DATA[26][184], DATA[26][170], DATA[26][156], DATA[26][142], DATA[26][124], DATA[26][110], DATA[26][96], DATA[26][82], DATA[26][54], DATA[26][40], DATA[26][26], DATA[26][12], DATA[26][247], DATA[26][233], DATA[26][219], DATA[26][205], DATA[26][177], DATA[26][163], DATA[26][149], DATA[26][135], DATA[26][117], DATA[26][103], DATA[26][89], DATA[26][75], DATA[26][47], DATA[26][33], DATA[26][19], DATA[26][5], DATA[25][254], DATA[25][240], DATA[25][226], DATA[25][212], DATA[25][184], DATA[25][170], DATA[25][156], DATA[25][142], DATA[25][124], DATA[25][110], DATA[25][96], DATA[25][82], DATA[25][54], DATA[25][40], DATA[25][26], DATA[25][12], DATA[25][247], DATA[25][233], DATA[25][219], DATA[25][205], DATA[25][177], DATA[25][163], DATA[25][149], DATA[25][135], DATA[25][117], DATA[25][103], DATA[25][89], DATA[25][75], DATA[25][47], DATA[25][33], DATA[25][19], DATA[25][5], DATA[24][254], DATA[24][240], DATA[24][226], DATA[24][212], DATA[24][184], DATA[24][170], DATA[24][156], DATA[24][142], DATA[24][124], DATA[24][110], DATA[24][96], DATA[24][82], DATA[24][54], DATA[24][40], DATA[24][26], DATA[24][12], DATA[24][247], DATA[24][233], DATA[24][219], DATA[24][205], DATA[24][177], DATA[24][163], DATA[24][149], DATA[24][135], DATA[24][117], DATA[24][103], DATA[24][89], DATA[24][75], DATA[24][47], DATA[24][33], DATA[24][19], DATA[24][5], DATA[27][255], DATA[27][241], DATA[27][227], DATA[27][213], DATA[27][185], DATA[27][171], DATA[27][157], DATA[27][143], DATA[27][125], DATA[27][111], DATA[27][97], DATA[27][83], DATA[27][55], DATA[27][41], DATA[27][27], DATA[27][13], DATA[27][248], DATA[27][234], DATA[27][220], DATA[27][206], DATA[27][178], DATA[27][164], DATA[27][150], DATA[27][136], DATA[27][118], DATA[27][104], DATA[27][90], DATA[27][76], DATA[27][48], DATA[27][34], DATA[27][20], DATA[27][6], DATA[26][255], DATA[26][241], DATA[26][227], DATA[26][213], DATA[26][185], DATA[26][171], DATA[26][157], DATA[26][143], DATA[26][125], DATA[26][111], DATA[26][97], DATA[26][83], DATA[26][55], DATA[26][41], DATA[26][27], DATA[26][13], DATA[26][248], DATA[26][234], DATA[26][220], DATA[26][206], DATA[26][178], DATA[26][164], DATA[26][150], DATA[26][136], DATA[26][118], DATA[26][104], DATA[26][90], DATA[26][76], DATA[26][48], DATA[26][34], DATA[26][20], DATA[26][6], DATA[25][255], DATA[25][241], DATA[25][227], DATA[25][213], DATA[25][185], DATA[25][171], DATA[25][157], DATA[25][143], DATA[25][125], DATA[25][111], DATA[25][97], DATA[25][83], DATA[25][55], DATA[25][41], DATA[25][27], DATA[25][13], DATA[25][248], DATA[25][234], DATA[25][220], DATA[25][206], DATA[25][178], DATA[25][164], DATA[25][150], DATA[25][136], DATA[25][118], DATA[25][104], DATA[25][90], DATA[25][76], DATA[25][48], DATA[25][34], DATA[25][20], DATA[25][6], DATA[24][255], DATA[24][241], DATA[24][227], DATA[24][213], DATA[24][185], DATA[24][171], DATA[24][157], DATA[24][143], DATA[24][125], DATA[24][111], DATA[24][97], DATA[24][83], DATA[24][55], DATA[24][41], DATA[24][27], DATA[24][13], DATA[24][248], DATA[24][234], DATA[24][220], DATA[24][206], DATA[24][178], DATA[24][164], DATA[24][150], DATA[24][136], DATA[24][118], DATA[24][104], DATA[24][90], DATA[24][76], DATA[24][48], DATA[24][34], DATA[24][20], DATA[24][6], DATA[23][249], DATA[23][235], DATA[23][221], DATA[23][207], DATA[23][179], DATA[23][165], DATA[23][151], DATA[23][137], DATA[23][119], DATA[23][105], DATA[23][91], DATA[23][77], DATA[23][49], DATA[23][35], DATA[23][21], DATA[23][7], DATA[23][242], DATA[23][228], DATA[23][214], DATA[23][200], DATA[23][172], DATA[23][158], DATA[23][144], DATA[23][130], DATA[23][112], DATA[23][98], DATA[23][84], DATA[23][70], DATA[23][42], DATA[23][28], DATA[23][14], DATA[23][0], DATA[22][249], DATA[22][235], DATA[22][221], DATA[22][207], DATA[22][179], DATA[22][165], DATA[22][151], DATA[22][137], DATA[22][119], DATA[22][105], DATA[22][91], DATA[22][77], DATA[22][49], DATA[22][35], DATA[22][21], DATA[22][7], DATA[22][242], DATA[22][228], DATA[22][214], DATA[22][200], DATA[22][172], DATA[22][158], DATA[22][144], DATA[22][130], DATA[22][112], DATA[22][98], DATA[22][84], DATA[22][70], DATA[22][42], DATA[22][28], DATA[22][14], DATA[22][0], DATA[21][249], DATA[21][235], DATA[21][221], DATA[21][207], DATA[21][179], DATA[21][165], DATA[21][151], DATA[21][137], DATA[21][119], DATA[21][105], DATA[21][91], DATA[21][77], DATA[21][49], DATA[21][35], DATA[21][21], DATA[21][7], DATA[21][242], DATA[21][228], DATA[21][214], DATA[21][200], DATA[21][172], DATA[21][158], DATA[21][144], DATA[21][130], DATA[21][112], DATA[21][98], DATA[21][84], DATA[21][70], DATA[21][42], DATA[21][28], DATA[21][14], DATA[21][0], DATA[20][249], DATA[20][235], DATA[20][221], DATA[20][207], DATA[20][179], DATA[20][165], DATA[20][151], DATA[20][137], DATA[20][119], DATA[20][105], DATA[20][91], DATA[20][77], DATA[20][49], DATA[20][35], DATA[20][21], DATA[20][7], DATA[20][242], DATA[20][228], DATA[20][214], DATA[20][200], DATA[20][172], DATA[20][158], DATA[20][144], DATA[20][130], DATA[20][112], DATA[20][98], DATA[20][84], DATA[20][70], DATA[20][42], DATA[20][28], DATA[20][14], DATA[20][0], DATA[23][250], DATA[23][236], DATA[23][222], DATA[23][208], DATA[23][180], DATA[23][166], DATA[23][152], DATA[23][138], DATA[23][120], DATA[23][106], DATA[23][92], DATA[23][78], DATA[23][50], DATA[23][36], DATA[23][22], DATA[23][8], DATA[23][243], DATA[23][229], DATA[23][215], DATA[23][201], DATA[23][173], DATA[23][159], DATA[23][145], DATA[23][131], DATA[23][113], DATA[23][99], DATA[23][85], DATA[23][71], DATA[23][43], DATA[23][29], DATA[23][15], DATA[23][1], DATA[22][250], DATA[22][236], DATA[22][222], DATA[22][208], DATA[22][180], DATA[22][166], DATA[22][152], DATA[22][138], DATA[22][120], DATA[22][106], DATA[22][92], DATA[22][78], DATA[22][50], DATA[22][36], DATA[22][22], DATA[22][8], DATA[22][243], DATA[22][229], DATA[22][215], DATA[22][201], DATA[22][173], DATA[22][159], DATA[22][145], DATA[22][131], DATA[22][113], DATA[22][99], DATA[22][85], DATA[22][71], DATA[22][43], DATA[22][29], DATA[22][15], DATA[22][1], DATA[21][250], DATA[21][236], DATA[21][222], DATA[21][208], DATA[21][180], DATA[21][166], DATA[21][152], DATA[21][138], DATA[21][120], DATA[21][106], DATA[21][92], DATA[21][78], DATA[21][50], DATA[21][36], DATA[21][22], DATA[21][8], DATA[21][243], DATA[21][229], DATA[21][215], DATA[21][201], DATA[21][173], DATA[21][159], DATA[21][145], DATA[21][131], DATA[21][113], DATA[21][99], DATA[21][85], DATA[21][71], DATA[21][43], DATA[21][29], DATA[21][15], DATA[21][1], DATA[20][250], DATA[20][236], DATA[20][222], DATA[20][208], DATA[20][180], DATA[20][166], DATA[20][152], DATA[20][138], DATA[20][120], DATA[20][106], DATA[20][92], DATA[20][78], DATA[20][50], DATA[20][36], DATA[20][22], DATA[20][8], DATA[20][243], DATA[20][229], DATA[20][215], DATA[20][201], DATA[20][173], DATA[20][159], DATA[20][145], DATA[20][131], DATA[20][113], DATA[20][99], DATA[20][85], DATA[20][71], DATA[20][43], DATA[20][29], DATA[20][15], DATA[20][1], DATA[23][251], DATA[23][237], DATA[23][223], DATA[23][209], DATA[23][181], DATA[23][167], DATA[23][153], DATA[23][139], DATA[23][121], DATA[23][107], DATA[23][93], DATA[23][79], DATA[23][51], DATA[23][37], DATA[23][23], DATA[23][9], DATA[23][244], DATA[23][230], DATA[23][216], DATA[23][202], DATA[23][174], DATA[23][160], DATA[23][146], DATA[23][132], DATA[23][114], DATA[23][100], DATA[23][86], DATA[23][72], DATA[23][44], DATA[23][30], DATA[23][16], DATA[23][2], DATA[22][251], DATA[22][237], DATA[22][223], DATA[22][209], DATA[22][181], DATA[22][167], DATA[22][153], DATA[22][139], DATA[22][121], DATA[22][107], DATA[22][93], DATA[22][79], DATA[22][51], DATA[22][37], DATA[22][23], DATA[22][9], DATA[22][244], DATA[22][230], DATA[22][216], DATA[22][202], DATA[22][174], DATA[22][160], DATA[22][146], DATA[22][132], DATA[22][114], DATA[22][100], DATA[22][86], DATA[22][72], DATA[22][44], DATA[22][30], DATA[22][16], DATA[22][2], DATA[21][251], DATA[21][237], DATA[21][223], DATA[21][209], DATA[21][181], DATA[21][167], DATA[21][153], DATA[21][139], DATA[21][121], DATA[21][107], DATA[21][93], DATA[21][79], DATA[21][51], DATA[21][37], DATA[21][23], DATA[21][9], DATA[21][244], DATA[21][230], DATA[21][216], DATA[21][202], DATA[21][174], DATA[21][160], DATA[21][146], DATA[21][132], DATA[21][114], DATA[21][100], DATA[21][86], DATA[21][72], DATA[21][44], DATA[21][30], DATA[21][16], DATA[21][2], DATA[20][251], DATA[20][237], DATA[20][223], DATA[20][209], DATA[20][181], DATA[20][167], DATA[20][153], DATA[20][139], DATA[20][121], DATA[20][107], DATA[20][93], DATA[20][79], DATA[20][51], DATA[20][37], DATA[20][23], DATA[20][9], DATA[20][244], DATA[20][230], DATA[20][216], DATA[20][202], DATA[20][174], DATA[20][160], DATA[20][146], DATA[20][132], DATA[20][114], DATA[20][100], DATA[20][86], DATA[20][72], DATA[20][44], DATA[20][30], DATA[20][16], DATA[20][2], DATA[23][252], DATA[23][238], DATA[23][224], DATA[23][210], DATA[23][182], DATA[23][168], DATA[23][154], DATA[23][140], DATA[23][122], DATA[23][108], DATA[23][94], DATA[23][80], DATA[23][52], DATA[23][38], DATA[23][24], DATA[23][10], DATA[23][245], DATA[23][231], DATA[23][217], DATA[23][203], DATA[23][175], DATA[23][161], DATA[23][147], DATA[23][133], DATA[23][115], DATA[23][101], DATA[23][87], DATA[23][73], DATA[23][45], DATA[23][31], DATA[23][17], DATA[23][3], DATA[22][252], DATA[22][238], DATA[22][224], DATA[22][210], DATA[22][182], DATA[22][168], DATA[22][154], DATA[22][140], DATA[22][122], DATA[22][108], DATA[22][94], DATA[22][80], DATA[22][52], DATA[22][38], DATA[22][24], DATA[22][10], DATA[22][245], DATA[22][231], DATA[22][217], DATA[22][203], DATA[22][175], DATA[22][161], DATA[22][147], DATA[22][133], DATA[22][115], DATA[22][101], DATA[22][87], DATA[22][73], DATA[22][45], DATA[22][31], DATA[22][17], DATA[22][3], DATA[21][252], DATA[21][238], DATA[21][224], DATA[21][210], DATA[21][182], DATA[21][168], DATA[21][154], DATA[21][140], DATA[21][122], DATA[21][108], DATA[21][94], DATA[21][80], DATA[21][52], DATA[21][38], DATA[21][24], DATA[21][10], DATA[21][245], DATA[21][231], DATA[21][217], DATA[21][203], DATA[21][175], DATA[21][161], DATA[21][147], DATA[21][133], DATA[21][115], DATA[21][101], DATA[21][87], DATA[21][73], DATA[21][45], DATA[21][31], DATA[21][17], DATA[21][3], DATA[20][252], DATA[20][238], DATA[20][224], DATA[20][210], DATA[20][182], DATA[20][168], DATA[20][154], DATA[20][140], DATA[20][122], DATA[20][108], DATA[20][94], DATA[20][80], DATA[20][52], DATA[20][38], DATA[20][24], DATA[20][10], DATA[20][245], DATA[20][231], DATA[20][217], DATA[20][203], DATA[20][175], DATA[20][161], DATA[20][147], DATA[20][133], DATA[20][115], DATA[20][101], DATA[20][87], DATA[20][73], DATA[20][45], DATA[20][31], DATA[20][17], DATA[20][3], DATA[23][253], DATA[23][239], DATA[23][225], DATA[23][211], DATA[23][183], DATA[23][169], DATA[23][155], DATA[23][141], DATA[23][123], DATA[23][109], DATA[23][95], DATA[23][81], DATA[23][53], DATA[23][39], DATA[23][25], DATA[23][11], DATA[23][246], DATA[23][232], DATA[23][218], DATA[23][204], DATA[23][176], DATA[23][162], DATA[23][148], DATA[23][134], DATA[23][116], DATA[23][102], DATA[23][88], DATA[23][74], DATA[23][46], DATA[23][32], DATA[23][18], DATA[23][4], DATA[22][253], DATA[22][239], DATA[22][225], DATA[22][211], DATA[22][183], DATA[22][169], DATA[22][155], DATA[22][141], DATA[22][123], DATA[22][109], DATA[22][95], DATA[22][81], DATA[22][53], DATA[22][39], DATA[22][25], DATA[22][11], DATA[22][246], DATA[22][232], DATA[22][218], DATA[22][204], DATA[22][176], DATA[22][162], DATA[22][148], DATA[22][134], DATA[22][116], DATA[22][102], DATA[22][88], DATA[22][74], DATA[22][46], DATA[22][32], DATA[22][18], DATA[22][4], DATA[21][253], DATA[21][239], DATA[21][225], DATA[21][211], DATA[21][183], DATA[21][169], DATA[21][155], DATA[21][141], DATA[21][123], DATA[21][109], DATA[21][95], DATA[21][81], DATA[21][53], DATA[21][39], DATA[21][25], DATA[21][11], DATA[21][246], DATA[21][232], DATA[21][218], DATA[21][204], DATA[21][176], DATA[21][162], DATA[21][148], DATA[21][134], DATA[21][116], DATA[21][102], DATA[21][88], DATA[21][74], DATA[21][46], DATA[21][32], DATA[21][18], DATA[21][4], DATA[20][253], DATA[20][239], DATA[20][225], DATA[20][211], DATA[20][183], DATA[20][169], DATA[20][155], DATA[20][141], DATA[20][123], DATA[20][109], DATA[20][95], DATA[20][81], DATA[20][53], DATA[20][39], DATA[20][25], DATA[20][11], DATA[20][246], DATA[20][232], DATA[20][218], DATA[20][204], DATA[20][176], DATA[20][162], DATA[20][148], DATA[20][134], DATA[20][116], DATA[20][102], DATA[20][88], DATA[20][74], DATA[20][46], DATA[20][32], DATA[20][18], DATA[20][4], DATA[23][254], DATA[23][240], DATA[23][226], DATA[23][212], DATA[23][184], DATA[23][170], DATA[23][156], DATA[23][142], DATA[23][124], DATA[23][110], DATA[23][96], DATA[23][82], DATA[23][54], DATA[23][40], DATA[23][26], DATA[23][12], DATA[23][247], DATA[23][233], DATA[23][219], DATA[23][205], DATA[23][177], DATA[23][163], DATA[23][149], DATA[23][135], DATA[23][117], DATA[23][103], DATA[23][89], DATA[23][75], DATA[23][47], DATA[23][33], DATA[23][19], DATA[23][5], DATA[22][254], DATA[22][240], DATA[22][226], DATA[22][212], DATA[22][184], DATA[22][170], DATA[22][156], DATA[22][142], DATA[22][124], DATA[22][110], DATA[22][96], DATA[22][82], DATA[22][54], DATA[22][40], DATA[22][26], DATA[22][12], DATA[22][247], DATA[22][233], DATA[22][219], DATA[22][205], DATA[22][177], DATA[22][163], DATA[22][149], DATA[22][135], DATA[22][117], DATA[22][103], DATA[22][89], DATA[22][75], DATA[22][47], DATA[22][33], DATA[22][19], DATA[22][5], DATA[21][254], DATA[21][240], DATA[21][226], DATA[21][212], DATA[21][184], DATA[21][170], DATA[21][156], DATA[21][142], DATA[21][124], DATA[21][110], DATA[21][96], DATA[21][82], DATA[21][54], DATA[21][40], DATA[21][26], DATA[21][12], DATA[21][247], DATA[21][233], DATA[21][219], DATA[21][205], DATA[21][177], DATA[21][163], DATA[21][149], DATA[21][135], DATA[21][117], DATA[21][103], DATA[21][89], DATA[21][75], DATA[21][47], DATA[21][33], DATA[21][19], DATA[21][5], DATA[20][254], DATA[20][240], DATA[20][226], DATA[20][212], DATA[20][184], DATA[20][170], DATA[20][156], DATA[20][142], DATA[20][124], DATA[20][110], DATA[20][96], DATA[20][82], DATA[20][54], DATA[20][40], DATA[20][26], DATA[20][12], DATA[20][247], DATA[20][233], DATA[20][219], DATA[20][205], DATA[20][177], DATA[20][163], DATA[20][149], DATA[20][135], DATA[20][117], DATA[20][103], DATA[20][89], DATA[20][75], DATA[20][47], DATA[20][33], DATA[20][19], DATA[20][5], DATA[23][255], DATA[23][241], DATA[23][227], DATA[23][213], DATA[23][185], DATA[23][171], DATA[23][157], DATA[23][143], DATA[23][125], DATA[23][111], DATA[23][97], DATA[23][83], DATA[23][55], DATA[23][41], DATA[23][27], DATA[23][13], DATA[23][248], DATA[23][234], DATA[23][220], DATA[23][206], DATA[23][178], DATA[23][164], DATA[23][150], DATA[23][136], DATA[23][118], DATA[23][104], DATA[23][90], DATA[23][76], DATA[23][48], DATA[23][34], DATA[23][20], DATA[23][6], DATA[22][255], DATA[22][241], DATA[22][227], DATA[22][213], DATA[22][185], DATA[22][171], DATA[22][157], DATA[22][143], DATA[22][125], DATA[22][111], DATA[22][97], DATA[22][83], DATA[22][55], DATA[22][41], DATA[22][27], DATA[22][13], DATA[22][248], DATA[22][234], DATA[22][220], DATA[22][206], DATA[22][178], DATA[22][164], DATA[22][150], DATA[22][136], DATA[22][118], DATA[22][104], DATA[22][90], DATA[22][76], DATA[22][48], DATA[22][34], DATA[22][20], DATA[22][6], DATA[21][255], DATA[21][241], DATA[21][227], DATA[21][213], DATA[21][185], DATA[21][171], DATA[21][157], DATA[21][143], DATA[21][125], DATA[21][111], DATA[21][97], DATA[21][83], DATA[21][55], DATA[21][41], DATA[21][27], DATA[21][13], DATA[21][248], DATA[21][234], DATA[21][220], DATA[21][206], DATA[21][178], DATA[21][164], DATA[21][150], DATA[21][136], DATA[21][118], DATA[21][104], DATA[21][90], DATA[21][76], DATA[21][48], DATA[21][34], DATA[21][20], DATA[21][6], DATA[20][255], DATA[20][241], DATA[20][227], DATA[20][213], DATA[20][185], DATA[20][171], DATA[20][157], DATA[20][143], DATA[20][125], DATA[20][111], DATA[20][97], DATA[20][83], DATA[20][55], DATA[20][41], DATA[20][27], DATA[20][13], DATA[20][248], DATA[20][234], DATA[20][220], DATA[20][206], DATA[20][178], DATA[20][164], DATA[20][150], DATA[20][136], DATA[20][118], DATA[20][104], DATA[20][90], DATA[20][76], DATA[20][48], DATA[20][34], DATA[20][20], DATA[20][6], DATA[19][249], DATA[19][235], DATA[19][221], DATA[19][207], DATA[19][179], DATA[19][165], DATA[19][151], DATA[19][137], DATA[19][119], DATA[19][105], DATA[19][91], DATA[19][77], DATA[19][49], DATA[19][35], DATA[19][21], DATA[19][7], DATA[19][242], DATA[19][228], DATA[19][214], DATA[19][200], DATA[19][172], DATA[19][158], DATA[19][144], DATA[19][130], DATA[19][112], DATA[19][98], DATA[19][84], DATA[19][70], DATA[19][42], DATA[19][28], DATA[19][14], DATA[19][0], DATA[18][249], DATA[18][235], DATA[18][221], DATA[18][207], DATA[18][179], DATA[18][165], DATA[18][151], DATA[18][137], DATA[18][119], DATA[18][105], DATA[18][91], DATA[18][77], DATA[18][49], DATA[18][35], DATA[18][21], DATA[18][7], DATA[18][242], DATA[18][228], DATA[18][214], DATA[18][200], DATA[18][172], DATA[18][158], DATA[18][144], DATA[18][130], DATA[18][112], DATA[18][98], DATA[18][84], DATA[18][70], DATA[18][42], DATA[18][28], DATA[18][14], DATA[18][0], DATA[17][249], DATA[17][235], DATA[17][221], DATA[17][207], DATA[17][179], DATA[17][165], DATA[17][151], DATA[17][137], DATA[17][119], DATA[17][105], DATA[17][91], DATA[17][77], DATA[17][49], DATA[17][35], DATA[17][21], DATA[17][7], DATA[17][242], DATA[17][228], DATA[17][214], DATA[17][200], DATA[17][172], DATA[17][158], DATA[17][144], DATA[17][130], DATA[17][112], DATA[17][98], DATA[17][84], DATA[17][70], DATA[17][42], DATA[17][28], DATA[17][14], DATA[17][0], DATA[16][249], DATA[16][235], DATA[16][221], DATA[16][207], DATA[16][179], DATA[16][165], DATA[16][151], DATA[16][137], DATA[16][119], DATA[16][105], DATA[16][91], DATA[16][77], DATA[16][49], DATA[16][35], DATA[16][21], DATA[16][7], DATA[16][242], DATA[16][228], DATA[16][214], DATA[16][200], DATA[16][172], DATA[16][158], DATA[16][144], DATA[16][130], DATA[16][112], DATA[16][98], DATA[16][84], DATA[16][70], DATA[16][42], DATA[16][28], DATA[16][14], DATA[16][0], DATA[19][250], DATA[19][236], DATA[19][222], DATA[19][208], DATA[19][180], DATA[19][166], DATA[19][152], DATA[19][138], DATA[19][120], DATA[19][106], DATA[19][92], DATA[19][78], DATA[19][50], DATA[19][36], DATA[19][22], DATA[19][8], DATA[19][243], DATA[19][229], DATA[19][215], DATA[19][201], DATA[19][173], DATA[19][159], DATA[19][145], DATA[19][131], DATA[19][113], DATA[19][99], DATA[19][85], DATA[19][71], DATA[19][43], DATA[19][29], DATA[19][15], DATA[19][1], DATA[18][250], DATA[18][236], DATA[18][222], DATA[18][208], DATA[18][180], DATA[18][166], DATA[18][152], DATA[18][138], DATA[18][120], DATA[18][106], DATA[18][92], DATA[18][78], DATA[18][50], DATA[18][36], DATA[18][22], DATA[18][8], DATA[18][243], DATA[18][229], DATA[18][215], DATA[18][201], DATA[18][173], DATA[18][159], DATA[18][145], DATA[18][131], DATA[18][113], DATA[18][99], DATA[18][85], DATA[18][71], DATA[18][43], DATA[18][29], DATA[18][15], DATA[18][1], DATA[17][250], DATA[17][236], DATA[17][222], DATA[17][208], DATA[17][180], DATA[17][166], DATA[17][152], DATA[17][138], DATA[17][120], DATA[17][106], DATA[17][92], DATA[17][78], DATA[17][50], DATA[17][36], DATA[17][22], DATA[17][8], DATA[17][243], DATA[17][229], DATA[17][215], DATA[17][201], DATA[17][173], DATA[17][159], DATA[17][145], DATA[17][131], DATA[17][113], DATA[17][99], DATA[17][85], DATA[17][71], DATA[17][43], DATA[17][29], DATA[17][15], DATA[17][1], DATA[16][250], DATA[16][236], DATA[16][222], DATA[16][208], DATA[16][180], DATA[16][166], DATA[16][152], DATA[16][138], DATA[16][120], DATA[16][106], DATA[16][92], DATA[16][78], DATA[16][50], DATA[16][36], DATA[16][22], DATA[16][8], DATA[16][243], DATA[16][229], DATA[16][215], DATA[16][201], DATA[16][173], DATA[16][159], DATA[16][145], DATA[16][131], DATA[16][113], DATA[16][99], DATA[16][85], DATA[16][71], DATA[16][43], DATA[16][29], DATA[16][15], DATA[16][1], DATA[19][251], DATA[19][237], DATA[19][223], DATA[19][209], DATA[19][181], DATA[19][167], DATA[19][153], DATA[19][139], DATA[19][121], DATA[19][107], DATA[19][93], DATA[19][79], DATA[19][51], DATA[19][37], DATA[19][23], DATA[19][9], DATA[19][244], DATA[19][230], DATA[19][216], DATA[19][202], DATA[19][174], DATA[19][160], DATA[19][146], DATA[19][132], DATA[19][114], DATA[19][100], DATA[19][86], DATA[19][72], DATA[19][44], DATA[19][30], DATA[19][16], DATA[19][2], DATA[18][251], DATA[18][237], DATA[18][223], DATA[18][209], DATA[18][181], DATA[18][167], DATA[18][153], DATA[18][139], DATA[18][121], DATA[18][107], DATA[18][93], DATA[18][79], DATA[18][51], DATA[18][37], DATA[18][23], DATA[18][9], DATA[18][244], DATA[18][230], DATA[18][216], DATA[18][202], DATA[18][174], DATA[18][160], DATA[18][146], DATA[18][132], DATA[18][114], DATA[18][100], DATA[18][86], DATA[18][72], DATA[18][44], DATA[18][30], DATA[18][16], DATA[18][2], DATA[17][251], DATA[17][237], DATA[17][223], DATA[17][209], DATA[17][181], DATA[17][167], DATA[17][153], DATA[17][139], DATA[17][121], DATA[17][107], DATA[17][93], DATA[17][79], DATA[17][51], DATA[17][37], DATA[17][23], DATA[17][9], DATA[17][244], DATA[17][230], DATA[17][216], DATA[17][202], DATA[17][174], DATA[17][160], DATA[17][146], DATA[17][132], DATA[17][114], DATA[17][100], DATA[17][86], DATA[17][72], DATA[17][44], DATA[17][30], DATA[17][16], DATA[17][2], DATA[16][251], DATA[16][237], DATA[16][223], DATA[16][209], DATA[16][181], DATA[16][167], DATA[16][153], DATA[16][139], DATA[16][121], DATA[16][107], DATA[16][93], DATA[16][79], DATA[16][51], DATA[16][37], DATA[16][23], DATA[16][9], DATA[16][244], DATA[16][230], DATA[16][216], DATA[16][202], DATA[16][174], DATA[16][160], DATA[16][146], DATA[16][132], DATA[16][114], DATA[16][100], DATA[16][86], DATA[16][72], DATA[16][44], DATA[16][30], DATA[16][16], DATA[16][2], DATA[19][252], DATA[19][238], DATA[19][224], DATA[19][210], DATA[19][182], DATA[19][168], DATA[19][154], DATA[19][140], DATA[19][122], DATA[19][108], DATA[19][94], DATA[19][80], DATA[19][52], DATA[19][38], DATA[19][24], DATA[19][10], DATA[19][245], DATA[19][231], DATA[19][217], DATA[19][203], DATA[19][175], DATA[19][161], DATA[19][147], DATA[19][133], DATA[19][115], DATA[19][101], DATA[19][87], DATA[19][73], DATA[19][45], DATA[19][31], DATA[19][17], DATA[19][3], DATA[18][252], DATA[18][238], DATA[18][224], DATA[18][210], DATA[18][182], DATA[18][168], DATA[18][154], DATA[18][140], DATA[18][122], DATA[18][108], DATA[18][94], DATA[18][80], DATA[18][52], DATA[18][38], DATA[18][24], DATA[18][10], DATA[18][245], DATA[18][231], DATA[18][217], DATA[18][203], DATA[18][175], DATA[18][161], DATA[18][147], DATA[18][133], DATA[18][115], DATA[18][101], DATA[18][87], DATA[18][73], DATA[18][45], DATA[18][31], DATA[18][17], DATA[18][3], DATA[17][252], DATA[17][238], DATA[17][224], DATA[17][210], DATA[17][182], DATA[17][168], DATA[17][154], DATA[17][140], DATA[17][122], DATA[17][108], DATA[17][94], DATA[17][80], DATA[17][52], DATA[17][38], DATA[17][24], DATA[17][10], DATA[17][245], DATA[17][231], DATA[17][217], DATA[17][203], DATA[17][175], DATA[17][161], DATA[17][147], DATA[17][133], DATA[17][115], DATA[17][101], DATA[17][87], DATA[17][73], DATA[17][45], DATA[17][31], DATA[17][17], DATA[17][3], DATA[16][252], DATA[16][238], DATA[16][224], DATA[16][210], DATA[16][182], DATA[16][168], DATA[16][154], DATA[16][140], DATA[16][122], DATA[16][108], DATA[16][94], DATA[16][80], DATA[16][52], DATA[16][38], DATA[16][24], DATA[16][10], DATA[16][245], DATA[16][231], DATA[16][217], DATA[16][203], DATA[16][175], DATA[16][161], DATA[16][147], DATA[16][133], DATA[16][115], DATA[16][101], DATA[16][87], DATA[16][73], DATA[16][45], DATA[16][31], DATA[16][17], DATA[16][3], DATA[19][253], DATA[19][239], DATA[19][225], DATA[19][211], DATA[19][183], DATA[19][169], DATA[19][155], DATA[19][141], DATA[19][123], DATA[19][109], DATA[19][95], DATA[19][81], DATA[19][53], DATA[19][39], DATA[19][25], DATA[19][11], DATA[19][246], DATA[19][232], DATA[19][218], DATA[19][204], DATA[19][176], DATA[19][162], DATA[19][148], DATA[19][134], DATA[19][116], DATA[19][102], DATA[19][88], DATA[19][74], DATA[19][46], DATA[19][32], DATA[19][18], DATA[19][4], DATA[18][253], DATA[18][239], DATA[18][225], DATA[18][211], DATA[18][183], DATA[18][169], DATA[18][155], DATA[18][141], DATA[18][123], DATA[18][109], DATA[18][95], DATA[18][81], DATA[18][53], DATA[18][39], DATA[18][25], DATA[18][11], DATA[18][246], DATA[18][232], DATA[18][218], DATA[18][204], DATA[18][176], DATA[18][162], DATA[18][148], DATA[18][134], DATA[18][116], DATA[18][102], DATA[18][88], DATA[18][74], DATA[18][46], DATA[18][32], DATA[18][18], DATA[18][4], DATA[17][253], DATA[17][239], DATA[17][225], DATA[17][211], DATA[17][183], DATA[17][169], DATA[17][155], DATA[17][141], DATA[17][123], DATA[17][109], DATA[17][95], DATA[17][81], DATA[17][53], DATA[17][39], DATA[17][25], DATA[17][11], DATA[17][246], DATA[17][232], DATA[17][218], DATA[17][204], DATA[17][176], DATA[17][162], DATA[17][148], DATA[17][134], DATA[17][116], DATA[17][102], DATA[17][88], DATA[17][74], DATA[17][46], DATA[17][32], DATA[17][18], DATA[17][4], DATA[16][253], DATA[16][239], DATA[16][225], DATA[16][211], DATA[16][183], DATA[16][169], DATA[16][155], DATA[16][141], DATA[16][123], DATA[16][109], DATA[16][95], DATA[16][81], DATA[16][53], DATA[16][39], DATA[16][25], DATA[16][11], DATA[16][246], DATA[16][232], DATA[16][218], DATA[16][204], DATA[16][176], DATA[16][162], DATA[16][148], DATA[16][134], DATA[16][116], DATA[16][102], DATA[16][88], DATA[16][74], DATA[16][46], DATA[16][32], DATA[16][18], DATA[16][4], DATA[19][254], DATA[19][240], DATA[19][226], DATA[19][212], DATA[19][184], DATA[19][170], DATA[19][156], DATA[19][142], DATA[19][124], DATA[19][110], DATA[19][96], DATA[19][82], DATA[19][54], DATA[19][40], DATA[19][26], DATA[19][12], DATA[19][247], DATA[19][233], DATA[19][219], DATA[19][205], DATA[19][177], DATA[19][163], DATA[19][149], DATA[19][135], DATA[19][117], DATA[19][103], DATA[19][89], DATA[19][75], DATA[19][47], DATA[19][33], DATA[19][19], DATA[19][5], DATA[18][254], DATA[18][240], DATA[18][226], DATA[18][212], DATA[18][184], DATA[18][170], DATA[18][156], DATA[18][142], DATA[18][124], DATA[18][110], DATA[18][96], DATA[18][82], DATA[18][54], DATA[18][40], DATA[18][26], DATA[18][12], DATA[18][247], DATA[18][233], DATA[18][219], DATA[18][205], DATA[18][177], DATA[18][163], DATA[18][149], DATA[18][135], DATA[18][117], DATA[18][103], DATA[18][89], DATA[18][75], DATA[18][47], DATA[18][33], DATA[18][19], DATA[18][5], DATA[17][254], DATA[17][240], DATA[17][226], DATA[17][212], DATA[17][184], DATA[17][170], DATA[17][156], DATA[17][142], DATA[17][124], DATA[17][110], DATA[17][96], DATA[17][82], DATA[17][54], DATA[17][40], DATA[17][26], DATA[17][12], DATA[17][247], DATA[17][233], DATA[17][219], DATA[17][205], DATA[17][177], DATA[17][163], DATA[17][149], DATA[17][135], DATA[17][117], DATA[17][103], DATA[17][89], DATA[17][75], DATA[17][47], DATA[17][33], DATA[17][19], DATA[17][5], DATA[16][254], DATA[16][240], DATA[16][226], DATA[16][212], DATA[16][184], DATA[16][170], DATA[16][156], DATA[16][142], DATA[16][124], DATA[16][110], DATA[16][96], DATA[16][82], DATA[16][54], DATA[16][40], DATA[16][26], DATA[16][12], DATA[16][247], DATA[16][233], DATA[16][219], DATA[16][205], DATA[16][177], DATA[16][163], DATA[16][149], DATA[16][135], DATA[16][117], DATA[16][103], DATA[16][89], DATA[16][75], DATA[16][47], DATA[16][33], DATA[16][19], DATA[16][5], DATA[19][255], DATA[19][241], DATA[19][227], DATA[19][213], DATA[19][185], DATA[19][171], DATA[19][157], DATA[19][143], DATA[19][125], DATA[19][111], DATA[19][97], DATA[19][83], DATA[19][55], DATA[19][41], DATA[19][27], DATA[19][13], DATA[19][248], DATA[19][234], DATA[19][220], DATA[19][206], DATA[19][178], DATA[19][164], DATA[19][150], DATA[19][136], DATA[19][118], DATA[19][104], DATA[19][90], DATA[19][76], DATA[19][48], DATA[19][34], DATA[19][20], DATA[19][6], DATA[18][255], DATA[18][241], DATA[18][227], DATA[18][213], DATA[18][185], DATA[18][171], DATA[18][157], DATA[18][143], DATA[18][125], DATA[18][111], DATA[18][97], DATA[18][83], DATA[18][55], DATA[18][41], DATA[18][27], DATA[18][13], DATA[18][248], DATA[18][234], DATA[18][220], DATA[18][206], DATA[18][178], DATA[18][164], DATA[18][150], DATA[18][136], DATA[18][118], DATA[18][104], DATA[18][90], DATA[18][76], DATA[18][48], DATA[18][34], DATA[18][20], DATA[18][6], DATA[17][255], DATA[17][241], DATA[17][227], DATA[17][213], DATA[17][185], DATA[17][171], DATA[17][157], DATA[17][143], DATA[17][125], DATA[17][111], DATA[17][97], DATA[17][83], DATA[17][55], DATA[17][41], DATA[17][27], DATA[17][13], DATA[17][248], DATA[17][234], DATA[17][220], DATA[17][206], DATA[17][178], DATA[17][164], DATA[17][150], DATA[17][136], DATA[17][118], DATA[17][104], DATA[17][90], DATA[17][76], DATA[17][48], DATA[17][34], DATA[17][20], DATA[17][6], DATA[16][255], DATA[16][241], DATA[16][227], DATA[16][213], DATA[16][185], DATA[16][171], DATA[16][157], DATA[16][143], DATA[16][125], DATA[16][111], DATA[16][97], DATA[16][83], DATA[16][55], DATA[16][41], DATA[16][27], DATA[16][13], DATA[16][248], DATA[16][234], DATA[16][220], DATA[16][206], DATA[16][178], DATA[16][164], DATA[16][150], DATA[16][136], DATA[16][118], DATA[16][104], DATA[16][90], DATA[16][76], DATA[16][48], DATA[16][34], DATA[16][20], DATA[16][6], DATA[15][249], DATA[15][235], DATA[15][221], DATA[15][207], DATA[15][179], DATA[15][165], DATA[15][151], DATA[15][137], DATA[15][119], DATA[15][105], DATA[15][91], DATA[15][77], DATA[15][49], DATA[15][35], DATA[15][21], DATA[15][7], DATA[15][242], DATA[15][228], DATA[15][214], DATA[15][200], DATA[15][172], DATA[15][158], DATA[15][144], DATA[15][130], DATA[15][112], DATA[15][98], DATA[15][84], DATA[15][70], DATA[15][42], DATA[15][28], DATA[15][14], DATA[15][0], DATA[14][249], DATA[14][235], DATA[14][221], DATA[14][207], DATA[14][179], DATA[14][165], DATA[14][151], DATA[14][137], DATA[14][119], DATA[14][105], DATA[14][91], DATA[14][77], DATA[14][49], DATA[14][35], DATA[14][21], DATA[14][7], DATA[14][242], DATA[14][228], DATA[14][214], DATA[14][200], DATA[14][172], DATA[14][158], DATA[14][144], DATA[14][130], DATA[14][112], DATA[14][98], DATA[14][84], DATA[14][70], DATA[14][42], DATA[14][28], DATA[14][14], DATA[14][0], DATA[13][249], DATA[13][235], DATA[13][221], DATA[13][207], DATA[13][179], DATA[13][165], DATA[13][151], DATA[13][137], DATA[13][119], DATA[13][105], DATA[13][91], DATA[13][77], DATA[13][49], DATA[13][35], DATA[13][21], DATA[13][7], DATA[13][242], DATA[13][228], DATA[13][214], DATA[13][200], DATA[13][172], DATA[13][158], DATA[13][144], DATA[13][130], DATA[13][112], DATA[13][98], DATA[13][84], DATA[13][70], DATA[13][42], DATA[13][28], DATA[13][14], DATA[13][0], DATA[12][249], DATA[12][235], DATA[12][221], DATA[12][207], DATA[12][179], DATA[12][165], DATA[12][151], DATA[12][137], DATA[12][119], DATA[12][105], DATA[12][91], DATA[12][77], DATA[12][49], DATA[12][35], DATA[12][21], DATA[12][7], DATA[12][242], DATA[12][228], DATA[12][214], DATA[12][200], DATA[12][172], DATA[12][158], DATA[12][144], DATA[12][130], DATA[12][112], DATA[12][98], DATA[12][84], DATA[12][70], DATA[12][42], DATA[12][28], DATA[12][14], DATA[12][0], DATA[15][250], DATA[15][236], DATA[15][222], DATA[15][208], DATA[15][180], DATA[15][166], DATA[15][152], DATA[15][138], DATA[15][120], DATA[15][106], DATA[15][92], DATA[15][78], DATA[15][50], DATA[15][36], DATA[15][22], DATA[15][8], DATA[15][243], DATA[15][229], DATA[15][215], DATA[15][201], DATA[15][173], DATA[15][159], DATA[15][145], DATA[15][131], DATA[15][113], DATA[15][99], DATA[15][85], DATA[15][71], DATA[15][43], DATA[15][29], DATA[15][15], DATA[15][1], DATA[14][250], DATA[14][236], DATA[14][222], DATA[14][208], DATA[14][180], DATA[14][166], DATA[14][152], DATA[14][138], DATA[14][120], DATA[14][106], DATA[14][92], DATA[14][78], DATA[14][50], DATA[14][36], DATA[14][22], DATA[14][8], DATA[14][243], DATA[14][229], DATA[14][215], DATA[14][201], DATA[14][173], DATA[14][159], DATA[14][145], DATA[14][131], DATA[14][113], DATA[14][99], DATA[14][85], DATA[14][71], DATA[14][43], DATA[14][29], DATA[14][15], DATA[14][1], DATA[13][250], DATA[13][236], DATA[13][222], DATA[13][208], DATA[13][180], DATA[13][166], DATA[13][152], DATA[13][138], DATA[13][120], DATA[13][106], DATA[13][92], DATA[13][78], DATA[13][50], DATA[13][36], DATA[13][22], DATA[13][8], DATA[13][243], DATA[13][229], DATA[13][215], DATA[13][201], DATA[13][173], DATA[13][159], DATA[13][145], DATA[13][131], DATA[13][113], DATA[13][99], DATA[13][85], DATA[13][71], DATA[13][43], DATA[13][29], DATA[13][15], DATA[13][1], DATA[12][250], DATA[12][236], DATA[12][222], DATA[12][208], DATA[12][180], DATA[12][166], DATA[12][152], DATA[12][138], DATA[12][120], DATA[12][106], DATA[12][92], DATA[12][78], DATA[12][50], DATA[12][36], DATA[12][22], DATA[12][8], DATA[12][243], DATA[12][229], DATA[12][215], DATA[12][201], DATA[12][173], DATA[12][159], DATA[12][145], DATA[12][131], DATA[12][113], DATA[12][99], DATA[12][85], DATA[12][71], DATA[12][43], DATA[12][29], DATA[12][15], DATA[12][1], DATA[15][251], DATA[15][237], DATA[15][223], DATA[15][209], DATA[15][181], DATA[15][167], DATA[15][153], DATA[15][139], DATA[15][121], DATA[15][107], DATA[15][93], DATA[15][79], DATA[15][51], DATA[15][37], DATA[15][23], DATA[15][9], DATA[15][244], DATA[15][230], DATA[15][216], DATA[15][202], DATA[15][174], DATA[15][160], DATA[15][146], DATA[15][132], DATA[15][114], DATA[15][100], DATA[15][86], DATA[15][72], DATA[15][44], DATA[15][30], DATA[15][16], DATA[15][2], DATA[14][251], DATA[14][237], DATA[14][223], DATA[14][209], DATA[14][181], DATA[14][167], DATA[14][153], DATA[14][139], DATA[14][121], DATA[14][107], DATA[14][93], DATA[14][79], DATA[14][51], DATA[14][37], DATA[14][23], DATA[14][9], DATA[14][244], DATA[14][230], DATA[14][216], DATA[14][202], DATA[14][174], DATA[14][160], DATA[14][146], DATA[14][132], DATA[14][114], DATA[14][100], DATA[14][86], DATA[14][72], DATA[14][44], DATA[14][30], DATA[14][16], DATA[14][2], DATA[13][251], DATA[13][237], DATA[13][223], DATA[13][209], DATA[13][181], DATA[13][167], DATA[13][153], DATA[13][139], DATA[13][121], DATA[13][107], DATA[13][93], DATA[13][79], DATA[13][51], DATA[13][37], DATA[13][23], DATA[13][9], DATA[13][244], DATA[13][230], DATA[13][216], DATA[13][202], DATA[13][174], DATA[13][160], DATA[13][146], DATA[13][132], DATA[13][114], DATA[13][100], DATA[13][86], DATA[13][72], DATA[13][44], DATA[13][30], DATA[13][16], DATA[13][2], DATA[12][251], DATA[12][237], DATA[12][223], DATA[12][209], DATA[12][181], DATA[12][167], DATA[12][153], DATA[12][139], DATA[12][121], DATA[12][107], DATA[12][93], DATA[12][79], DATA[12][51], DATA[12][37], DATA[12][23], DATA[12][9], DATA[12][244], DATA[12][230], DATA[12][216], DATA[12][202], DATA[12][174], DATA[12][160], DATA[12][146], DATA[12][132], DATA[12][114], DATA[12][100], DATA[12][86], DATA[12][72], DATA[12][44], DATA[12][30], DATA[12][16], DATA[12][2], DATA[15][252], DATA[15][238], DATA[15][224], DATA[15][210], DATA[15][182], DATA[15][168], DATA[15][154], DATA[15][140], DATA[15][122], DATA[15][108], DATA[15][94], DATA[15][80], DATA[15][52], DATA[15][38], DATA[15][24], DATA[15][10], DATA[15][245], DATA[15][231], DATA[15][217], DATA[15][203], DATA[15][175], DATA[15][161], DATA[15][147], DATA[15][133], DATA[15][115], DATA[15][101], DATA[15][87], DATA[15][73], DATA[15][45], DATA[15][31], DATA[15][17], DATA[15][3], DATA[14][252], DATA[14][238], DATA[14][224], DATA[14][210], DATA[14][182], DATA[14][168], DATA[14][154], DATA[14][140], DATA[14][122], DATA[14][108], DATA[14][94], DATA[14][80], DATA[14][52], DATA[14][38], DATA[14][24], DATA[14][10], DATA[14][245], DATA[14][231], DATA[14][217], DATA[14][203], DATA[14][175], DATA[14][161], DATA[14][147], DATA[14][133], DATA[14][115], DATA[14][101], DATA[14][87], DATA[14][73], DATA[14][45], DATA[14][31], DATA[14][17], DATA[14][3], DATA[13][252], DATA[13][238], DATA[13][224], DATA[13][210], DATA[13][182], DATA[13][168], DATA[13][154], DATA[13][140], DATA[13][122], DATA[13][108], DATA[13][94], DATA[13][80], DATA[13][52], DATA[13][38], DATA[13][24], DATA[13][10], DATA[13][245], DATA[13][231], DATA[13][217], DATA[13][203], DATA[13][175], DATA[13][161], DATA[13][147], DATA[13][133], DATA[13][115], DATA[13][101], DATA[13][87], DATA[13][73], DATA[13][45], DATA[13][31], DATA[13][17], DATA[13][3], DATA[12][252], DATA[12][238], DATA[12][224], DATA[12][210], DATA[12][182], DATA[12][168], DATA[12][154], DATA[12][140], DATA[12][122], DATA[12][108], DATA[12][94], DATA[12][80], DATA[12][52], DATA[12][38], DATA[12][24], DATA[12][10], DATA[12][245], DATA[12][231], DATA[12][217], DATA[12][203], DATA[12][175], DATA[12][161], DATA[12][147], DATA[12][133], DATA[12][115], DATA[12][101], DATA[12][87], DATA[12][73], DATA[12][45], DATA[12][31], DATA[12][17], DATA[12][3], DATA[15][253], DATA[15][239], DATA[15][225], DATA[15][211], DATA[15][183], DATA[15][169], DATA[15][155], DATA[15][141], DATA[15][123], DATA[15][109], DATA[15][95], DATA[15][81], DATA[15][53], DATA[15][39], DATA[15][25], DATA[15][11], DATA[15][246], DATA[15][232], DATA[15][218], DATA[15][204], DATA[15][176], DATA[15][162], DATA[15][148], DATA[15][134], DATA[15][116], DATA[15][102], DATA[15][88], DATA[15][74], DATA[15][46], DATA[15][32], DATA[15][18], DATA[15][4], DATA[14][253], DATA[14][239], DATA[14][225], DATA[14][211], DATA[14][183], DATA[14][169], DATA[14][155], DATA[14][141], DATA[14][123], DATA[14][109], DATA[14][95], DATA[14][81], DATA[14][53], DATA[14][39], DATA[14][25], DATA[14][11], DATA[14][246], DATA[14][232], DATA[14][218], DATA[14][204], DATA[14][176], DATA[14][162], DATA[14][148], DATA[14][134], DATA[14][116], DATA[14][102], DATA[14][88], DATA[14][74], DATA[14][46], DATA[14][32], DATA[14][18], DATA[14][4], DATA[13][253], DATA[13][239], DATA[13][225], DATA[13][211], DATA[13][183], DATA[13][169], DATA[13][155], DATA[13][141], DATA[13][123], DATA[13][109], DATA[13][95], DATA[13][81], DATA[13][53], DATA[13][39], DATA[13][25], DATA[13][11], DATA[13][246], DATA[13][232], DATA[13][218], DATA[13][204], DATA[13][176], DATA[13][162], DATA[13][148], DATA[13][134], DATA[13][116], DATA[13][102], DATA[13][88], DATA[13][74], DATA[13][46], DATA[13][32], DATA[13][18], DATA[13][4], DATA[12][253], DATA[12][239], DATA[12][225], DATA[12][211], DATA[12][183], DATA[12][169], DATA[12][155], DATA[12][141], DATA[12][123], DATA[12][109], DATA[12][95], DATA[12][81], DATA[12][53], DATA[12][39], DATA[12][25], DATA[12][11], DATA[12][246], DATA[12][232], DATA[12][218], DATA[12][204], DATA[12][176], DATA[12][162], DATA[12][148], DATA[12][134], DATA[12][116], DATA[12][102], DATA[12][88], DATA[12][74], DATA[12][46], DATA[12][32], DATA[12][18], DATA[12][4], DATA[15][254], DATA[15][240], DATA[15][226], DATA[15][212], DATA[15][184], DATA[15][170], DATA[15][156], DATA[15][142], DATA[15][124], DATA[15][110], DATA[15][96], DATA[15][82], DATA[15][54], DATA[15][40], DATA[15][26], DATA[15][12], DATA[15][247], DATA[15][233], DATA[15][219], DATA[15][205], DATA[15][177], DATA[15][163], DATA[15][149], DATA[15][135], DATA[15][117], DATA[15][103], DATA[15][89], DATA[15][75], DATA[15][47], DATA[15][33], DATA[15][19], DATA[15][5], DATA[14][254], DATA[14][240], DATA[14][226], DATA[14][212], DATA[14][184], DATA[14][170], DATA[14][156], DATA[14][142], DATA[14][124], DATA[14][110], DATA[14][96], DATA[14][82], DATA[14][54], DATA[14][40], DATA[14][26], DATA[14][12], DATA[14][247], DATA[14][233], DATA[14][219], DATA[14][205], DATA[14][177], DATA[14][163], DATA[14][149], DATA[14][135], DATA[14][117], DATA[14][103], DATA[14][89], DATA[14][75], DATA[14][47], DATA[14][33], DATA[14][19], DATA[14][5], DATA[13][254], DATA[13][240], DATA[13][226], DATA[13][212], DATA[13][184], DATA[13][170], DATA[13][156], DATA[13][142], DATA[13][124], DATA[13][110], DATA[13][96], DATA[13][82], DATA[13][54], DATA[13][40], DATA[13][26], DATA[13][12], DATA[13][247], DATA[13][233], DATA[13][219], DATA[13][205], DATA[13][177], DATA[13][163], DATA[13][149], DATA[13][135], DATA[13][117], DATA[13][103], DATA[13][89], DATA[13][75], DATA[13][47], DATA[13][33], DATA[13][19], DATA[13][5], DATA[12][254], DATA[12][240], DATA[12][226], DATA[12][212], DATA[12][184], DATA[12][170], DATA[12][156], DATA[12][142], DATA[12][124], DATA[12][110], DATA[12][96], DATA[12][82], DATA[12][54], DATA[12][40], DATA[12][26], DATA[12][12], DATA[12][247], DATA[12][233], DATA[12][219], DATA[12][205], DATA[12][177], DATA[12][163], DATA[12][149], DATA[12][135], DATA[12][117], DATA[12][103], DATA[12][89], DATA[12][75], DATA[12][47], DATA[12][33], DATA[12][19], DATA[12][5], DATA[15][255], DATA[15][241], DATA[15][227], DATA[15][213], DATA[15][185], DATA[15][171], DATA[15][157], DATA[15][143], DATA[15][125], DATA[15][111], DATA[15][97], DATA[15][83], DATA[15][55], DATA[15][41], DATA[15][27], DATA[15][13], DATA[15][248], DATA[15][234], DATA[15][220], DATA[15][206], DATA[15][178], DATA[15][164], DATA[15][150], DATA[15][136], DATA[15][118], DATA[15][104], DATA[15][90], DATA[15][76], DATA[15][48], DATA[15][34], DATA[15][20], DATA[15][6], DATA[14][255], DATA[14][241], DATA[14][227], DATA[14][213], DATA[14][185], DATA[14][171], DATA[14][157], DATA[14][143], DATA[14][125], DATA[14][111], DATA[14][97], DATA[14][83], DATA[14][55], DATA[14][41], DATA[14][27], DATA[14][13], DATA[14][248], DATA[14][234], DATA[14][220], DATA[14][206], DATA[14][178], DATA[14][164], DATA[14][150], DATA[14][136], DATA[14][118], DATA[14][104], DATA[14][90], DATA[14][76], DATA[14][48], DATA[14][34], DATA[14][20], DATA[14][6], DATA[13][255], DATA[13][241], DATA[13][227], DATA[13][213], DATA[13][185], DATA[13][171], DATA[13][157], DATA[13][143], DATA[13][125], DATA[13][111], DATA[13][97], DATA[13][83], DATA[13][55], DATA[13][41], DATA[13][27], DATA[13][13], DATA[13][248], DATA[13][234], DATA[13][220], DATA[13][206], DATA[13][178], DATA[13][164], DATA[13][150], DATA[13][136], DATA[13][118], DATA[13][104], DATA[13][90], DATA[13][76], DATA[13][48], DATA[13][34], DATA[13][20], DATA[13][6], DATA[12][255], DATA[12][241], DATA[12][227], DATA[12][213], DATA[12][185], DATA[12][171], DATA[12][157], DATA[12][143], DATA[12][125], DATA[12][111], DATA[12][97], DATA[12][83], DATA[12][55], DATA[12][41], DATA[12][27], DATA[12][13], DATA[12][248], DATA[12][234], DATA[12][220], DATA[12][206], DATA[12][178], DATA[12][164], DATA[12][150], DATA[12][136], DATA[12][118], DATA[12][104], DATA[12][90], DATA[12][76], DATA[12][48], DATA[12][34], DATA[12][20], DATA[12][6], DATA[11][249], DATA[11][235], DATA[11][221], DATA[11][207], DATA[11][179], DATA[11][165], DATA[11][151], DATA[11][137], DATA[11][119], DATA[11][105], DATA[11][91], DATA[11][77], DATA[11][49], DATA[11][35], DATA[11][21], DATA[11][7], DATA[11][242], DATA[11][228], DATA[11][214], DATA[11][200], DATA[11][172], DATA[11][158], DATA[11][144], DATA[11][130], DATA[11][112], DATA[11][98], DATA[11][84], DATA[11][70], DATA[11][42], DATA[11][28], DATA[11][14], DATA[11][0], DATA[10][249], DATA[10][235], DATA[10][221], DATA[10][207], DATA[10][179], DATA[10][165], DATA[10][151], DATA[10][137], DATA[10][119], DATA[10][105], DATA[10][91], DATA[10][77], DATA[10][49], DATA[10][35], DATA[10][21], DATA[10][7], DATA[10][242], DATA[10][228], DATA[10][214], DATA[10][200], DATA[10][172], DATA[10][158], DATA[10][144], DATA[10][130], DATA[10][112], DATA[10][98], DATA[10][84], DATA[10][70], DATA[10][42], DATA[10][28], DATA[10][14], DATA[10][0], DATA[9][249], DATA[9][235], DATA[9][221], DATA[9][207], DATA[9][179], DATA[9][165], DATA[9][151], DATA[9][137], DATA[9][119], DATA[9][105], DATA[9][91], DATA[9][77], DATA[9][49], DATA[9][35], DATA[9][21], DATA[9][7], DATA[9][242], DATA[9][228], DATA[9][214], DATA[9][200], DATA[9][172], DATA[9][158], DATA[9][144], DATA[9][130], DATA[9][112], DATA[9][98], DATA[9][84], DATA[9][70], DATA[9][42], DATA[9][28], DATA[9][14], DATA[9][0], DATA[8][249], DATA[8][235], DATA[8][221], DATA[8][207], DATA[8][179], DATA[8][165], DATA[8][151], DATA[8][137], DATA[8][119], DATA[8][105], DATA[8][91], DATA[8][77], DATA[8][49], DATA[8][35], DATA[8][21], DATA[8][7], DATA[8][242], DATA[8][228], DATA[8][214], DATA[8][200], DATA[8][172], DATA[8][158], DATA[8][144], DATA[8][130], DATA[8][112], DATA[8][98], DATA[8][84], DATA[8][70], DATA[8][42], DATA[8][28], DATA[8][14], DATA[8][0], DATA[11][250], DATA[11][236], DATA[11][222], DATA[11][208], DATA[11][180], DATA[11][166], DATA[11][152], DATA[11][138], DATA[11][120], DATA[11][106], DATA[11][92], DATA[11][78], DATA[11][50], DATA[11][36], DATA[11][22], DATA[11][8], DATA[11][243], DATA[11][229], DATA[11][215], DATA[11][201], DATA[11][173], DATA[11][159], DATA[11][145], DATA[11][131], DATA[11][113], DATA[11][99], DATA[11][85], DATA[11][71], DATA[11][43], DATA[11][29], DATA[11][15], DATA[11][1], DATA[10][250], DATA[10][236], DATA[10][222], DATA[10][208], DATA[10][180], DATA[10][166], DATA[10][152], DATA[10][138], DATA[10][120], DATA[10][106], DATA[10][92], DATA[10][78], DATA[10][50], DATA[10][36], DATA[10][22], DATA[10][8], DATA[10][243], DATA[10][229], DATA[10][215], DATA[10][201], DATA[10][173], DATA[10][159], DATA[10][145], DATA[10][131], DATA[10][113], DATA[10][99], DATA[10][85], DATA[10][71], DATA[10][43], DATA[10][29], DATA[10][15], DATA[10][1], DATA[9][250], DATA[9][236], DATA[9][222], DATA[9][208], DATA[9][180], DATA[9][166], DATA[9][152], DATA[9][138], DATA[9][120], DATA[9][106], DATA[9][92], DATA[9][78], DATA[9][50], DATA[9][36], DATA[9][22], DATA[9][8], DATA[9][243], DATA[9][229], DATA[9][215], DATA[9][201], DATA[9][173], DATA[9][159], DATA[9][145], DATA[9][131], DATA[9][113], DATA[9][99], DATA[9][85], DATA[9][71], DATA[9][43], DATA[9][29], DATA[9][15], DATA[9][1], DATA[8][250], DATA[8][236], DATA[8][222], DATA[8][208], DATA[8][180], DATA[8][166], DATA[8][152], DATA[8][138], DATA[8][120], DATA[8][106], DATA[8][92], DATA[8][78], DATA[8][50], DATA[8][36], DATA[8][22], DATA[8][8], DATA[8][243], DATA[8][229], DATA[8][215], DATA[8][201], DATA[8][173], DATA[8][159], DATA[8][145], DATA[8][131], DATA[8][113], DATA[8][99], DATA[8][85], DATA[8][71], DATA[8][43], DATA[8][29], DATA[8][15], DATA[8][1], DATA[11][251], DATA[11][237], DATA[11][223], DATA[11][209], DATA[11][181], DATA[11][167], DATA[11][153], DATA[11][139], DATA[11][121], DATA[11][107], DATA[11][93], DATA[11][79], DATA[11][51], DATA[11][37], DATA[11][23], DATA[11][9], DATA[11][244], DATA[11][230], DATA[11][216], DATA[11][202], DATA[11][174], DATA[11][160], DATA[11][146], DATA[11][132], DATA[11][114], DATA[11][100], DATA[11][86], DATA[11][72], DATA[11][44], DATA[11][30], DATA[11][16], DATA[11][2], DATA[10][251], DATA[10][237], DATA[10][223], DATA[10][209], DATA[10][181], DATA[10][167], DATA[10][153], DATA[10][139], DATA[10][121], DATA[10][107], DATA[10][93], DATA[10][79], DATA[10][51], DATA[10][37], DATA[10][23], DATA[10][9], DATA[10][244], DATA[10][230], DATA[10][216], DATA[10][202], DATA[10][174], DATA[10][160], DATA[10][146], DATA[10][132], DATA[10][114], DATA[10][100], DATA[10][86], DATA[10][72], DATA[10][44], DATA[10][30], DATA[10][16], DATA[10][2], DATA[9][251], DATA[9][237], DATA[9][223], DATA[9][209], DATA[9][181], DATA[9][167], DATA[9][153], DATA[9][139], DATA[9][121], DATA[9][107], DATA[9][93], DATA[9][79], DATA[9][51], DATA[9][37], DATA[9][23], DATA[9][9], DATA[9][244], DATA[9][230], DATA[9][216], DATA[9][202], DATA[9][174], DATA[9][160], DATA[9][146], DATA[9][132], DATA[9][114], DATA[9][100], DATA[9][86], DATA[9][72], DATA[9][44], DATA[9][30], DATA[9][16], DATA[9][2], DATA[8][251], DATA[8][237], DATA[8][223], DATA[8][209], DATA[8][181], DATA[8][167], DATA[8][153], DATA[8][139], DATA[8][121], DATA[8][107], DATA[8][93], DATA[8][79], DATA[8][51], DATA[8][37], DATA[8][23], DATA[8][9], DATA[8][244], DATA[8][230], DATA[8][216], DATA[8][202], DATA[8][174], DATA[8][160], DATA[8][146], DATA[8][132], DATA[8][114], DATA[8][100], DATA[8][86], DATA[8][72], DATA[8][44], DATA[8][30], DATA[8][16], DATA[8][2], DATA[11][252], DATA[11][238], DATA[11][224], DATA[11][210], DATA[11][182], DATA[11][168], DATA[11][154], DATA[11][140], DATA[11][122], DATA[11][108], DATA[11][94], DATA[11][80], DATA[11][52], DATA[11][38], DATA[11][24], DATA[11][10], DATA[11][245], DATA[11][231], DATA[11][217], DATA[11][203], DATA[11][175], DATA[11][161], DATA[11][147], DATA[11][133], DATA[11][115], DATA[11][101], DATA[11][87], DATA[11][73], DATA[11][45], DATA[11][31], DATA[11][17], DATA[11][3], DATA[10][252], DATA[10][238], DATA[10][224], DATA[10][210], DATA[10][182], DATA[10][168], DATA[10][154], DATA[10][140], DATA[10][122], DATA[10][108], DATA[10][94], DATA[10][80], DATA[10][52], DATA[10][38], DATA[10][24], DATA[10][10], DATA[10][245], DATA[10][231], DATA[10][217], DATA[10][203], DATA[10][175], DATA[10][161], DATA[10][147], DATA[10][133], DATA[10][115], DATA[10][101], DATA[10][87], DATA[10][73], DATA[10][45], DATA[10][31], DATA[10][17], DATA[10][3], DATA[9][252], DATA[9][238], DATA[9][224], DATA[9][210], DATA[9][182], DATA[9][168], DATA[9][154], DATA[9][140], DATA[9][122], DATA[9][108], DATA[9][94], DATA[9][80], DATA[9][52], DATA[9][38], DATA[9][24], DATA[9][10], DATA[9][245], DATA[9][231], DATA[9][217], DATA[9][203], DATA[9][175], DATA[9][161], DATA[9][147], DATA[9][133], DATA[9][115], DATA[9][101], DATA[9][87], DATA[9][73], DATA[9][45], DATA[9][31], DATA[9][17], DATA[9][3], DATA[8][252], DATA[8][238], DATA[8][224], DATA[8][210], DATA[8][182], DATA[8][168], DATA[8][154], DATA[8][140], DATA[8][122], DATA[8][108], DATA[8][94], DATA[8][80], DATA[8][52], DATA[8][38], DATA[8][24], DATA[8][10], DATA[8][245], DATA[8][231], DATA[8][217], DATA[8][203], DATA[8][175], DATA[8][161], DATA[8][147], DATA[8][133], DATA[8][115], DATA[8][101], DATA[8][87], DATA[8][73], DATA[8][45], DATA[8][31], DATA[8][17], DATA[8][3], DATA[11][253], DATA[11][239], DATA[11][225], DATA[11][211], DATA[11][183], DATA[11][169], DATA[11][155], DATA[11][141], DATA[11][123], DATA[11][109], DATA[11][95], DATA[11][81], DATA[11][53], DATA[11][39], DATA[11][25], DATA[11][11], DATA[11][246], DATA[11][232], DATA[11][218], DATA[11][204], DATA[11][176], DATA[11][162], DATA[11][148], DATA[11][134], DATA[11][116], DATA[11][102], DATA[11][88], DATA[11][74], DATA[11][46], DATA[11][32], DATA[11][18], DATA[11][4], DATA[10][253], DATA[10][239], DATA[10][225], DATA[10][211], DATA[10][183], DATA[10][169], DATA[10][155], DATA[10][141], DATA[10][123], DATA[10][109], DATA[10][95], DATA[10][81], DATA[10][53], DATA[10][39], DATA[10][25], DATA[10][11], DATA[10][246], DATA[10][232], DATA[10][218], DATA[10][204], DATA[10][176], DATA[10][162], DATA[10][148], DATA[10][134], DATA[10][116], DATA[10][102], DATA[10][88], DATA[10][74], DATA[10][46], DATA[10][32], DATA[10][18], DATA[10][4], DATA[9][253], DATA[9][239], DATA[9][225], DATA[9][211], DATA[9][183], DATA[9][169], DATA[9][155], DATA[9][141], DATA[9][123], DATA[9][109], DATA[9][95], DATA[9][81], DATA[9][53], DATA[9][39], DATA[9][25], DATA[9][11], DATA[9][246], DATA[9][232], DATA[9][218], DATA[9][204], DATA[9][176], DATA[9][162], DATA[9][148], DATA[9][134], DATA[9][116], DATA[9][102], DATA[9][88], DATA[9][74], DATA[9][46], DATA[9][32], DATA[9][18], DATA[9][4], DATA[8][253], DATA[8][239], DATA[8][225], DATA[8][211], DATA[8][183], DATA[8][169], DATA[8][155], DATA[8][141], DATA[8][123], DATA[8][109], DATA[8][95], DATA[8][81], DATA[8][53], DATA[8][39], DATA[8][25], DATA[8][11], DATA[8][246], DATA[8][232], DATA[8][218], DATA[8][204], DATA[8][176], DATA[8][162], DATA[8][148], DATA[8][134], DATA[8][116], DATA[8][102], DATA[8][88], DATA[8][74], DATA[8][46], DATA[8][32], DATA[8][18], DATA[8][4], DATA[11][254], DATA[11][240], DATA[11][226], DATA[11][212], DATA[11][184], DATA[11][170], DATA[11][156], DATA[11][142], DATA[11][124], DATA[11][110], DATA[11][96], DATA[11][82], DATA[11][54], DATA[11][40], DATA[11][26], DATA[11][12], DATA[11][247], DATA[11][233], DATA[11][219], DATA[11][205], DATA[11][177], DATA[11][163], DATA[11][149], DATA[11][135], DATA[11][117], DATA[11][103], DATA[11][89], DATA[11][75], DATA[11][47], DATA[11][33], DATA[11][19], DATA[11][5], DATA[10][254], DATA[10][240], DATA[10][226], DATA[10][212], DATA[10][184], DATA[10][170], DATA[10][156], DATA[10][142], DATA[10][124], DATA[10][110], DATA[10][96], DATA[10][82], DATA[10][54], DATA[10][40], DATA[10][26], DATA[10][12], DATA[10][247], DATA[10][233], DATA[10][219], DATA[10][205], DATA[10][177], DATA[10][163], DATA[10][149], DATA[10][135], DATA[10][117], DATA[10][103], DATA[10][89], DATA[10][75], DATA[10][47], DATA[10][33], DATA[10][19], DATA[10][5], DATA[9][254], DATA[9][240], DATA[9][226], DATA[9][212], DATA[9][184], DATA[9][170], DATA[9][156], DATA[9][142], DATA[9][124], DATA[9][110], DATA[9][96], DATA[9][82], DATA[9][54], DATA[9][40], DATA[9][26], DATA[9][12], DATA[9][247], DATA[9][233], DATA[9][219], DATA[9][205], DATA[9][177], DATA[9][163], DATA[9][149], DATA[9][135], DATA[9][117], DATA[9][103], DATA[9][89], DATA[9][75], DATA[9][47], DATA[9][33], DATA[9][19], DATA[9][5], DATA[8][254], DATA[8][240], DATA[8][226], DATA[8][212], DATA[8][184], DATA[8][170], DATA[8][156], DATA[8][142], DATA[8][124], DATA[8][110], DATA[8][96], DATA[8][82], DATA[8][54], DATA[8][40], DATA[8][26], DATA[8][12], DATA[8][247], DATA[8][233], DATA[8][219], DATA[8][205], DATA[8][177], DATA[8][163], DATA[8][149], DATA[8][135], DATA[8][117], DATA[8][103], DATA[8][89], DATA[8][75], DATA[8][47], DATA[8][33], DATA[8][19], DATA[8][5], DATA[11][255], DATA[11][241], DATA[11][227], DATA[11][213], DATA[11][185], DATA[11][171], DATA[11][157], DATA[11][143], DATA[11][125], DATA[11][111], DATA[11][97], DATA[11][83], DATA[11][55], DATA[11][41], DATA[11][27], DATA[11][13], DATA[11][248], DATA[11][234], DATA[11][220], DATA[11][206], DATA[11][178], DATA[11][164], DATA[11][150], DATA[11][136], DATA[11][118], DATA[11][104], DATA[11][90], DATA[11][76], DATA[11][48], DATA[11][34], DATA[11][20], DATA[11][6], DATA[10][255], DATA[10][241], DATA[10][227], DATA[10][213], DATA[10][185], DATA[10][171], DATA[10][157], DATA[10][143], DATA[10][125], DATA[10][111], DATA[10][97], DATA[10][83], DATA[10][55], DATA[10][41], DATA[10][27], DATA[10][13], DATA[10][248], DATA[10][234], DATA[10][220], DATA[10][206], DATA[10][178], DATA[10][164], DATA[10][150], DATA[10][136], DATA[10][118], DATA[10][104], DATA[10][90], DATA[10][76], DATA[10][48], DATA[10][34], DATA[10][20], DATA[10][6], DATA[9][255], DATA[9][241], DATA[9][227], DATA[9][213], DATA[9][185], DATA[9][171], DATA[9][157], DATA[9][143], DATA[9][125], DATA[9][111], DATA[9][97], DATA[9][83], DATA[9][55], DATA[9][41], DATA[9][27], DATA[9][13], DATA[9][248], DATA[9][234], DATA[9][220], DATA[9][206], DATA[9][178], DATA[9][164], DATA[9][150], DATA[9][136], DATA[9][118], DATA[9][104], DATA[9][90], DATA[9][76], DATA[9][48], DATA[9][34], DATA[9][20], DATA[9][6], DATA[8][255], DATA[8][241], DATA[8][227], DATA[8][213], DATA[8][185], DATA[8][171], DATA[8][157], DATA[8][143], DATA[8][125], DATA[8][111], DATA[8][97], DATA[8][83], DATA[8][55], DATA[8][41], DATA[8][27], DATA[8][13], DATA[8][248], DATA[8][234], DATA[8][220], DATA[8][206], DATA[8][178], DATA[8][164], DATA[8][150], DATA[8][136], DATA[8][118], DATA[8][104], DATA[8][90], DATA[8][76], DATA[8][48], DATA[8][34], DATA[8][20], DATA[8][6], DATA[7][249], DATA[7][235], DATA[7][221], DATA[7][207], DATA[7][179], DATA[7][165], DATA[7][151], DATA[7][137], DATA[7][119], DATA[7][105], DATA[7][91], DATA[7][77], DATA[7][49], DATA[7][35], DATA[7][21], DATA[7][7], DATA[7][242], DATA[7][228], DATA[7][214], DATA[7][200], DATA[7][172], DATA[7][158], DATA[7][144], DATA[7][130], DATA[7][112], DATA[7][98], DATA[7][84], DATA[7][70], DATA[7][42], DATA[7][28], DATA[7][14], DATA[7][0], DATA[6][249], DATA[6][235], DATA[6][221], DATA[6][207], DATA[6][179], DATA[6][165], DATA[6][151], DATA[6][137], DATA[6][119], DATA[6][105], DATA[6][91], DATA[6][77], DATA[6][49], DATA[6][35], DATA[6][21], DATA[6][7], DATA[6][242], DATA[6][228], DATA[6][214], DATA[6][200], DATA[6][172], DATA[6][158], DATA[6][144], DATA[6][130], DATA[6][112], DATA[6][98], DATA[6][84], DATA[6][70], DATA[6][42], DATA[6][28], DATA[6][14], DATA[6][0], DATA[5][249], DATA[5][235], DATA[5][221], DATA[5][207], DATA[5][179], DATA[5][165], DATA[5][151], DATA[5][137], DATA[5][119], DATA[5][105], DATA[5][91], DATA[5][77], DATA[5][49], DATA[5][35], DATA[5][21], DATA[5][7], DATA[5][242], DATA[5][228], DATA[5][214], DATA[5][200], DATA[5][172], DATA[5][158], DATA[5][144], DATA[5][130], DATA[5][112], DATA[5][98], DATA[5][84], DATA[5][70], DATA[5][42], DATA[5][28], DATA[5][14], DATA[5][0], DATA[4][249], DATA[4][235], DATA[4][221], DATA[4][207], DATA[4][179], DATA[4][165], DATA[4][151], DATA[4][137], DATA[4][119], DATA[4][105], DATA[4][91], DATA[4][77], DATA[4][49], DATA[4][35], DATA[4][21], DATA[4][7], DATA[4][242], DATA[4][228], DATA[4][214], DATA[4][200], DATA[4][172], DATA[4][158], DATA[4][144], DATA[4][130], DATA[4][112], DATA[4][98], DATA[4][84], DATA[4][70], DATA[4][42], DATA[4][28], DATA[4][14], DATA[4][0], DATA[7][250], DATA[7][236], DATA[7][222], DATA[7][208], DATA[7][180], DATA[7][166], DATA[7][152], DATA[7][138], DATA[7][120], DATA[7][106], DATA[7][92], DATA[7][78], DATA[7][50], DATA[7][36], DATA[7][22], DATA[7][8], DATA[7][243], DATA[7][229], DATA[7][215], DATA[7][201], DATA[7][173], DATA[7][159], DATA[7][145], DATA[7][131], DATA[7][113], DATA[7][99], DATA[7][85], DATA[7][71], DATA[7][43], DATA[7][29], DATA[7][15], DATA[7][1], DATA[6][250], DATA[6][236], DATA[6][222], DATA[6][208], DATA[6][180], DATA[6][166], DATA[6][152], DATA[6][138], DATA[6][120], DATA[6][106], DATA[6][92], DATA[6][78], DATA[6][50], DATA[6][36], DATA[6][22], DATA[6][8], DATA[6][243], DATA[6][229], DATA[6][215], DATA[6][201], DATA[6][173], DATA[6][159], DATA[6][145], DATA[6][131], DATA[6][113], DATA[6][99], DATA[6][85], DATA[6][71], DATA[6][43], DATA[6][29], DATA[6][15], DATA[6][1], DATA[5][250], DATA[5][236], DATA[5][222], DATA[5][208], DATA[5][180], DATA[5][166], DATA[5][152], DATA[5][138], DATA[5][120], DATA[5][106], DATA[5][92], DATA[5][78], DATA[5][50], DATA[5][36], DATA[5][22], DATA[5][8], DATA[5][243], DATA[5][229], DATA[5][215], DATA[5][201], DATA[5][173], DATA[5][159], DATA[5][145], DATA[5][131], DATA[5][113], DATA[5][99], DATA[5][85], DATA[5][71], DATA[5][43], DATA[5][29], DATA[5][15], DATA[5][1], DATA[4][250], DATA[4][236], DATA[4][222], DATA[4][208], DATA[4][180], DATA[4][166], DATA[4][152], DATA[4][138], DATA[4][120], DATA[4][106], DATA[4][92], DATA[4][78], DATA[4][50], DATA[4][36], DATA[4][22], DATA[4][8], DATA[4][243], DATA[4][229], DATA[4][215], DATA[4][201], DATA[4][173], DATA[4][159], DATA[4][145], DATA[4][131], DATA[4][113], DATA[4][99], DATA[4][85], DATA[4][71], DATA[4][43], DATA[4][29], DATA[4][15], DATA[4][1], DATA[7][251], DATA[7][237], DATA[7][223], DATA[7][209], DATA[7][181], DATA[7][167], DATA[7][153], DATA[7][139], DATA[7][121], DATA[7][107], DATA[7][93], DATA[7][79], DATA[7][51], DATA[7][37], DATA[7][23], DATA[7][9], DATA[7][244], DATA[7][230], DATA[7][216], DATA[7][202], DATA[7][174], DATA[7][160], DATA[7][146], DATA[7][132], DATA[7][114], DATA[7][100], DATA[7][86], DATA[7][72], DATA[7][44], DATA[7][30], DATA[7][16], DATA[7][2], DATA[6][251], DATA[6][237], DATA[6][223], DATA[6][209], DATA[6][181], DATA[6][167], DATA[6][153], DATA[6][139], DATA[6][121], DATA[6][107], DATA[6][93], DATA[6][79], DATA[6][51], DATA[6][37], DATA[6][23], DATA[6][9], DATA[6][244], DATA[6][230], DATA[6][216], DATA[6][202], DATA[6][174], DATA[6][160], DATA[6][146], DATA[6][132], DATA[6][114], DATA[6][100], DATA[6][86], DATA[6][72], DATA[6][44], DATA[6][30], DATA[6][16], DATA[6][2], DATA[5][251], DATA[5][237], DATA[5][223], DATA[5][209], DATA[5][181], DATA[5][167], DATA[5][153], DATA[5][139], DATA[5][121], DATA[5][107], DATA[5][93], DATA[5][79], DATA[5][51], DATA[5][37], DATA[5][23], DATA[5][9], DATA[5][244], DATA[5][230], DATA[5][216], DATA[5][202], DATA[5][174], DATA[5][160], DATA[5][146], DATA[5][132], DATA[5][114], DATA[5][100], DATA[5][86], DATA[5][72], DATA[5][44], DATA[5][30], DATA[5][16], DATA[5][2], DATA[4][251], DATA[4][237], DATA[4][223], DATA[4][209], DATA[4][181], DATA[4][167], DATA[4][153], DATA[4][139], DATA[4][121], DATA[4][107], DATA[4][93], DATA[4][79], DATA[4][51], DATA[4][37], DATA[4][23], DATA[4][9], DATA[4][244], DATA[4][230], DATA[4][216], DATA[4][202], DATA[4][174], DATA[4][160], DATA[4][146], DATA[4][132], DATA[4][114], DATA[4][100], DATA[4][86], DATA[4][72], DATA[4][44], DATA[4][30], DATA[4][16], DATA[4][2], DATA[7][252], DATA[7][238], DATA[7][224], DATA[7][210], DATA[7][182], DATA[7][168], DATA[7][154], DATA[7][140], DATA[7][122], DATA[7][108], DATA[7][94], DATA[7][80], DATA[7][52], DATA[7][38], DATA[7][24], DATA[7][10], DATA[7][245], DATA[7][231], DATA[7][217], DATA[7][203], DATA[7][175], DATA[7][161], DATA[7][147], DATA[7][133], DATA[7][115], DATA[7][101], DATA[7][87], DATA[7][73], DATA[7][45], DATA[7][31], DATA[7][17], DATA[7][3], DATA[6][252], DATA[6][238], DATA[6][224], DATA[6][210], DATA[6][182], DATA[6][168], DATA[6][154], DATA[6][140], DATA[6][122], DATA[6][108], DATA[6][94], DATA[6][80], DATA[6][52], DATA[6][38], DATA[6][24], DATA[6][10], DATA[6][245], DATA[6][231], DATA[6][217], DATA[6][203], DATA[6][175], DATA[6][161], DATA[6][147], DATA[6][133], DATA[6][115], DATA[6][101], DATA[6][87], DATA[6][73], DATA[6][45], DATA[6][31], DATA[6][17], DATA[6][3], DATA[5][252], DATA[5][238], DATA[5][224], DATA[5][210], DATA[5][182], DATA[5][168], DATA[5][154], DATA[5][140], DATA[5][122], DATA[5][108], DATA[5][94], DATA[5][80], DATA[5][52], DATA[5][38], DATA[5][24], DATA[5][10], DATA[5][245], DATA[5][231], DATA[5][217], DATA[5][203], DATA[5][175], DATA[5][161], DATA[5][147], DATA[5][133], DATA[5][115], DATA[5][101], DATA[5][87], DATA[5][73], DATA[5][45], DATA[5][31], DATA[5][17], DATA[5][3], DATA[4][252], DATA[4][238], DATA[4][224], DATA[4][210], DATA[4][182], DATA[4][168], DATA[4][154], DATA[4][140], DATA[4][122], DATA[4][108], DATA[4][94], DATA[4][80], DATA[4][52], DATA[4][38], DATA[4][24], DATA[4][10], DATA[4][245], DATA[4][231], DATA[4][217], DATA[4][203], DATA[4][175], DATA[4][161], DATA[4][147], DATA[4][133], DATA[4][115], DATA[4][101], DATA[4][87], DATA[4][73], DATA[4][45], DATA[4][31], DATA[4][17], DATA[4][3], DATA[7][253], DATA[7][239], DATA[7][225], DATA[7][211], DATA[7][183], DATA[7][169], DATA[7][155], DATA[7][141], DATA[7][123], DATA[7][109], DATA[7][95], DATA[7][81], DATA[7][53], DATA[7][39], DATA[7][25], DATA[7][11], DATA[7][246], DATA[7][232], DATA[7][218], DATA[7][204], DATA[7][176], DATA[7][162], DATA[7][148], DATA[7][134], DATA[7][116], DATA[7][102], DATA[7][88], DATA[7][74], DATA[7][46], DATA[7][32], DATA[7][18], DATA[7][4], DATA[6][253], DATA[6][239], DATA[6][225], DATA[6][211], DATA[6][183], DATA[6][169], DATA[6][155], DATA[6][141], DATA[6][123], DATA[6][109], DATA[6][95], DATA[6][81], DATA[6][53], DATA[6][39], DATA[6][25], DATA[6][11], DATA[6][246], DATA[6][232], DATA[6][218], DATA[6][204], DATA[6][176], DATA[6][162], DATA[6][148], DATA[6][134], DATA[6][116], DATA[6][102], DATA[6][88], DATA[6][74], DATA[6][46], DATA[6][32], DATA[6][18], DATA[6][4], DATA[5][253], DATA[5][239], DATA[5][225], DATA[5][211], DATA[5][183], DATA[5][169], DATA[5][155], DATA[5][141], DATA[5][123], DATA[5][109], DATA[5][95], DATA[5][81], DATA[5][53], DATA[5][39], DATA[5][25], DATA[5][11], DATA[5][246], DATA[5][232], DATA[5][218], DATA[5][204], DATA[5][176], DATA[5][162], DATA[5][148], DATA[5][134], DATA[5][116], DATA[5][102], DATA[5][88], DATA[5][74], DATA[5][46], DATA[5][32], DATA[5][18], DATA[5][4], DATA[4][253], DATA[4][239], DATA[4][225], DATA[4][211], DATA[4][183], DATA[4][169], DATA[4][155], DATA[4][141], DATA[4][123], DATA[4][109], DATA[4][95], DATA[4][81], DATA[4][53], DATA[4][39], DATA[4][25], DATA[4][11], DATA[4][246], DATA[4][232], DATA[4][218], DATA[4][204], DATA[4][176], DATA[4][162], DATA[4][148], DATA[4][134], DATA[4][116], DATA[4][102], DATA[4][88], DATA[4][74], DATA[4][46], DATA[4][32], DATA[4][18], DATA[4][4], DATA[7][254], DATA[7][240], DATA[7][226], DATA[7][212], DATA[7][184], DATA[7][170], DATA[7][156], DATA[7][142], DATA[7][124], DATA[7][110], DATA[7][96], DATA[7][82], DATA[7][54], DATA[7][40], DATA[7][26], DATA[7][12], DATA[7][247], DATA[7][233], DATA[7][219], DATA[7][205], DATA[7][177], DATA[7][163], DATA[7][149], DATA[7][135], DATA[7][117], DATA[7][103], DATA[7][89], DATA[7][75], DATA[7][47], DATA[7][33], DATA[7][19], DATA[7][5], DATA[6][254], DATA[6][240], DATA[6][226], DATA[6][212], DATA[6][184], DATA[6][170], DATA[6][156], DATA[6][142], DATA[6][124], DATA[6][110], DATA[6][96], DATA[6][82], DATA[6][54], DATA[6][40], DATA[6][26], DATA[6][12], DATA[6][247], DATA[6][233], DATA[6][219], DATA[6][205], DATA[6][177], DATA[6][163], DATA[6][149], DATA[6][135], DATA[6][117], DATA[6][103], DATA[6][89], DATA[6][75], DATA[6][47], DATA[6][33], DATA[6][19], DATA[6][5], DATA[5][254], DATA[5][240], DATA[5][226], DATA[5][212], DATA[5][184], DATA[5][170], DATA[5][156], DATA[5][142], DATA[5][124], DATA[5][110], DATA[5][96], DATA[5][82], DATA[5][54], DATA[5][40], DATA[5][26], DATA[5][12], DATA[5][247], DATA[5][233], DATA[5][219], DATA[5][205], DATA[5][177], DATA[5][163], DATA[5][149], DATA[5][135], DATA[5][117], DATA[5][103], DATA[5][89], DATA[5][75], DATA[5][47], DATA[5][33], DATA[5][19], DATA[5][5], DATA[4][254], DATA[4][240], DATA[4][226], DATA[4][212], DATA[4][184], DATA[4][170], DATA[4][156], DATA[4][142], DATA[4][124], DATA[4][110], DATA[4][96], DATA[4][82], DATA[4][54], DATA[4][40], DATA[4][26], DATA[4][12], DATA[4][247], DATA[4][233], DATA[4][219], DATA[4][205], DATA[4][177], DATA[4][163], DATA[4][149], DATA[4][135], DATA[4][117], DATA[4][103], DATA[4][89], DATA[4][75], DATA[4][47], DATA[4][33], DATA[4][19], DATA[4][5], DATA[7][255], DATA[7][241], DATA[7][227], DATA[7][213], DATA[7][185], DATA[7][171], DATA[7][157], DATA[7][143], DATA[7][125], DATA[7][111], DATA[7][97], DATA[7][83], DATA[7][55], DATA[7][41], DATA[7][27], DATA[7][13], DATA[7][248], DATA[7][234], DATA[7][220], DATA[7][206], DATA[7][178], DATA[7][164], DATA[7][150], DATA[7][136], DATA[7][118], DATA[7][104], DATA[7][90], DATA[7][76], DATA[7][48], DATA[7][34], DATA[7][20], DATA[7][6], DATA[6][255], DATA[6][241], DATA[6][227], DATA[6][213], DATA[6][185], DATA[6][171], DATA[6][157], DATA[6][143], DATA[6][125], DATA[6][111], DATA[6][97], DATA[6][83], DATA[6][55], DATA[6][41], DATA[6][27], DATA[6][13], DATA[6][248], DATA[6][234], DATA[6][220], DATA[6][206], DATA[6][178], DATA[6][164], DATA[6][150], DATA[6][136], DATA[6][118], DATA[6][104], DATA[6][90], DATA[6][76], DATA[6][48], DATA[6][34], DATA[6][20], DATA[6][6], DATA[5][255], DATA[5][241], DATA[5][227], DATA[5][213], DATA[5][185], DATA[5][171], DATA[5][157], DATA[5][143], DATA[5][125], DATA[5][111], DATA[5][97], DATA[5][83], DATA[5][55], DATA[5][41], DATA[5][27], DATA[5][13], DATA[5][248], DATA[5][234], DATA[5][220], DATA[5][206], DATA[5][178], DATA[5][164], DATA[5][150], DATA[5][136], DATA[5][118], DATA[5][104], DATA[5][90], DATA[5][76], DATA[5][48], DATA[5][34], DATA[5][20], DATA[5][6], DATA[4][255], DATA[4][241], DATA[4][227], DATA[4][213], DATA[4][185], DATA[4][171], DATA[4][157], DATA[4][143], DATA[4][125], DATA[4][111], DATA[4][97], DATA[4][83], DATA[4][55], DATA[4][41], DATA[4][27], DATA[4][13], DATA[4][248], DATA[4][234], DATA[4][220], DATA[4][206], DATA[4][178], DATA[4][164], DATA[4][150], DATA[4][136], DATA[4][118], DATA[4][104], DATA[4][90], DATA[4][76], DATA[4][48], DATA[4][34], DATA[4][20], DATA[4][6], DATA[3][249], DATA[3][235], DATA[3][221], DATA[3][207], DATA[3][179], DATA[3][165], DATA[3][151], DATA[3][137], DATA[3][119], DATA[3][105], DATA[3][91], DATA[3][77], DATA[3][49], DATA[3][35], DATA[3][21], DATA[3][7], DATA[3][242], DATA[3][228], DATA[3][214], DATA[3][200], DATA[3][172], DATA[3][158], DATA[3][144], DATA[3][130], DATA[3][112], DATA[3][98], DATA[3][84], DATA[3][70], DATA[3][42], DATA[3][28], DATA[3][14], DATA[3][0], DATA[2][249], DATA[2][235], DATA[2][221], DATA[2][207], DATA[2][179], DATA[2][165], DATA[2][151], DATA[2][137], DATA[2][119], DATA[2][105], DATA[2][91], DATA[2][77], DATA[2][49], DATA[2][35], DATA[2][21], DATA[2][7], DATA[2][242], DATA[2][228], DATA[2][214], DATA[2][200], DATA[2][172], DATA[2][158], DATA[2][144], DATA[2][130], DATA[2][112], DATA[2][98], DATA[2][84], DATA[2][70], DATA[2][42], DATA[2][28], DATA[2][14], DATA[2][0], DATA[1][249], DATA[1][235], DATA[1][221], DATA[1][207], DATA[1][179], DATA[1][165], DATA[1][151], DATA[1][137], DATA[1][119], DATA[1][105], DATA[1][91], DATA[1][77], DATA[1][49], DATA[1][35], DATA[1][21], DATA[1][7], DATA[1][242], DATA[1][228], DATA[1][214], DATA[1][200], DATA[1][172], DATA[1][158], DATA[1][144], DATA[1][130], DATA[1][112], DATA[1][98], DATA[1][84], DATA[1][70], DATA[1][42], DATA[1][28], DATA[1][14], DATA[1][0], DATA[0][249], DATA[0][235], DATA[0][221], DATA[0][207], DATA[0][179], DATA[0][165], DATA[0][151], DATA[0][137], DATA[0][119], DATA[0][105], DATA[0][91], DATA[0][77], DATA[0][49], DATA[0][35], DATA[0][21], DATA[0][7], DATA[0][242], DATA[0][228], DATA[0][214], DATA[0][200], DATA[0][172], DATA[0][158], DATA[0][144], DATA[0][130], DATA[0][112], DATA[0][98], DATA[0][84], DATA[0][70], DATA[0][42], DATA[0][28], DATA[0][14], DATA[0][0], DATA[3][250], DATA[3][236], DATA[3][222], DATA[3][208], DATA[3][180], DATA[3][166], DATA[3][152], DATA[3][138], DATA[3][120], DATA[3][106], DATA[3][92], DATA[3][78], DATA[3][50], DATA[3][36], DATA[3][22], DATA[3][8], DATA[3][243], DATA[3][229], DATA[3][215], DATA[3][201], DATA[3][173], DATA[3][159], DATA[3][145], DATA[3][131], DATA[3][113], DATA[3][99], DATA[3][85], DATA[3][71], DATA[3][43], DATA[3][29], DATA[3][15], DATA[3][1], DATA[2][250], DATA[2][236], DATA[2][222], DATA[2][208], DATA[2][180], DATA[2][166], DATA[2][152], DATA[2][138], DATA[2][120], DATA[2][106], DATA[2][92], DATA[2][78], DATA[2][50], DATA[2][36], DATA[2][22], DATA[2][8], DATA[2][243], DATA[2][229], DATA[2][215], DATA[2][201], DATA[2][173], DATA[2][159], DATA[2][145], DATA[2][131], DATA[2][113], DATA[2][99], DATA[2][85], DATA[2][71], DATA[2][43], DATA[2][29], DATA[2][15], DATA[2][1], DATA[1][250], DATA[1][236], DATA[1][222], DATA[1][208], DATA[1][180], DATA[1][166], DATA[1][152], DATA[1][138], DATA[1][120], DATA[1][106], DATA[1][92], DATA[1][78], DATA[1][50], DATA[1][36], DATA[1][22], DATA[1][8], DATA[1][243], DATA[1][229], DATA[1][215], DATA[1][201], DATA[1][173], DATA[1][159], DATA[1][145], DATA[1][131], DATA[1][113], DATA[1][99], DATA[1][85], DATA[1][71], DATA[1][43], DATA[1][29], DATA[1][15], DATA[1][1], DATA[0][250], DATA[0][236], DATA[0][222], DATA[0][208], DATA[0][180], DATA[0][166], DATA[0][152], DATA[0][138], DATA[0][120], DATA[0][106], DATA[0][92], DATA[0][78], DATA[0][50], DATA[0][36], DATA[0][22], DATA[0][8], DATA[0][243], DATA[0][229], DATA[0][215], DATA[0][201], DATA[0][173], DATA[0][159], DATA[0][145], DATA[0][131], DATA[0][113], DATA[0][99], DATA[0][85], DATA[0][71], DATA[0][43], DATA[0][29], DATA[0][15], DATA[0][1], DATA[3][251], DATA[3][237], DATA[3][223], DATA[3][209], DATA[3][181], DATA[3][167], DATA[3][153], DATA[3][139], DATA[3][121], DATA[3][107], DATA[3][93], DATA[3][79], DATA[3][51], DATA[3][37], DATA[3][23], DATA[3][9], DATA[3][244], DATA[3][230], DATA[3][216], DATA[3][202], DATA[3][174], DATA[3][160], DATA[3][146], DATA[3][132], DATA[3][114], DATA[3][100], DATA[3][86], DATA[3][72], DATA[3][44], DATA[3][30], DATA[3][16], DATA[3][2], DATA[2][251], DATA[2][237], DATA[2][223], DATA[2][209], DATA[2][181], DATA[2][167], DATA[2][153], DATA[2][139], DATA[2][121], DATA[2][107], DATA[2][93], DATA[2][79], DATA[2][51], DATA[2][37], DATA[2][23], DATA[2][9], DATA[2][244], DATA[2][230], DATA[2][216], DATA[2][202], DATA[2][174], DATA[2][160], DATA[2][146], DATA[2][132], DATA[2][114], DATA[2][100], DATA[2][86], DATA[2][72], DATA[2][44], DATA[2][30], DATA[2][16], DATA[2][2], DATA[1][251], DATA[1][237], DATA[1][223], DATA[1][209], DATA[1][181], DATA[1][167], DATA[1][153], DATA[1][139], DATA[1][121], DATA[1][107], DATA[1][93], DATA[1][79], DATA[1][51], DATA[1][37], DATA[1][23], DATA[1][9], DATA[1][244], DATA[1][230], DATA[1][216], DATA[1][202], DATA[1][174], DATA[1][160], DATA[1][146], DATA[1][132], DATA[1][114], DATA[1][100], DATA[1][86], DATA[1][72], DATA[1][44], DATA[1][30], DATA[1][16], DATA[1][2], DATA[0][251], DATA[0][237], DATA[0][223], DATA[0][209], DATA[0][181], DATA[0][167], DATA[0][153], DATA[0][139], DATA[0][121], DATA[0][107], DATA[0][93], DATA[0][79], DATA[0][51], DATA[0][37], DATA[0][23], DATA[0][9], DATA[0][244], DATA[0][230], DATA[0][216], DATA[0][202], DATA[0][174], DATA[0][160], DATA[0][146], DATA[0][132], DATA[0][114], DATA[0][100], DATA[0][86], DATA[0][72], DATA[0][44], DATA[0][30], DATA[0][16], DATA[0][2], DATA[3][252], DATA[3][238], DATA[3][224], DATA[3][210], DATA[3][182], DATA[3][168], DATA[3][154], DATA[3][140], DATA[3][122], DATA[3][108], DATA[3][94], DATA[3][80], DATA[3][52], DATA[3][38], DATA[3][24], DATA[3][10], DATA[3][245], DATA[3][231], DATA[3][217], DATA[3][203], DATA[3][175], DATA[3][161], DATA[3][147], DATA[3][133], DATA[3][115], DATA[3][101], DATA[3][87], DATA[3][73], DATA[3][45], DATA[3][31], DATA[3][17], DATA[3][3], DATA[2][252], DATA[2][238], DATA[2][224], DATA[2][210], DATA[2][182], DATA[2][168], DATA[2][154], DATA[2][140], DATA[2][122], DATA[2][108], DATA[2][94], DATA[2][80], DATA[2][52], DATA[2][38], DATA[2][24], DATA[2][10], DATA[2][245], DATA[2][231], DATA[2][217], DATA[2][203], DATA[2][175], DATA[2][161], DATA[2][147], DATA[2][133], DATA[2][115], DATA[2][101], DATA[2][87], DATA[2][73], DATA[2][45], DATA[2][31], DATA[2][17], DATA[2][3], DATA[1][252], DATA[1][238], DATA[1][224], DATA[1][210], DATA[1][182], DATA[1][168], DATA[1][154], DATA[1][140], DATA[1][122], DATA[1][108], DATA[1][94], DATA[1][80], DATA[1][52], DATA[1][38], DATA[1][24], DATA[1][10], DATA[1][245], DATA[1][231], DATA[1][217], DATA[1][203], DATA[1][175], DATA[1][161], DATA[1][147], DATA[1][133], DATA[1][115], DATA[1][101], DATA[1][87], DATA[1][73], DATA[1][45], DATA[1][31], DATA[1][17], DATA[1][3], DATA[0][252], DATA[0][238], DATA[0][224], DATA[0][210], DATA[0][182], DATA[0][168], DATA[0][154], DATA[0][140], DATA[0][122], DATA[0][108], DATA[0][94], DATA[0][80], DATA[0][52], DATA[0][38], DATA[0][24], DATA[0][10], DATA[0][245], DATA[0][231], DATA[0][217], DATA[0][203], DATA[0][175], DATA[0][161], DATA[0][147], DATA[0][133], DATA[0][115], DATA[0][101], DATA[0][87], DATA[0][73], DATA[0][45], DATA[0][31], DATA[0][17], DATA[0][3], DATA[3][253], DATA[3][239], DATA[3][225], DATA[3][211], DATA[3][183], DATA[3][169], DATA[3][155], DATA[3][141], DATA[3][123], DATA[3][109], DATA[3][95], DATA[3][81], DATA[3][53], DATA[3][39], DATA[3][25], DATA[3][11], DATA[3][246], DATA[3][232], DATA[3][218], DATA[3][204], DATA[3][176], DATA[3][162], DATA[3][148], DATA[3][134], DATA[3][116], DATA[3][102], DATA[3][88], DATA[3][74], DATA[3][46], DATA[3][32], DATA[3][18], DATA[3][4], DATA[2][253], DATA[2][239], DATA[2][225], DATA[2][211], DATA[2][183], DATA[2][169], DATA[2][155], DATA[2][141], DATA[2][123], DATA[2][109], DATA[2][95], DATA[2][81], DATA[2][53], DATA[2][39], DATA[2][25], DATA[2][11], DATA[2][246], DATA[2][232], DATA[2][218], DATA[2][204], DATA[2][176], DATA[2][162], DATA[2][148], DATA[2][134], DATA[2][116], DATA[2][102], DATA[2][88], DATA[2][74], DATA[2][46], DATA[2][32], DATA[2][18], DATA[2][4], DATA[1][253], DATA[1][239], DATA[1][225], DATA[1][211], DATA[1][183], DATA[1][169], DATA[1][155], DATA[1][141], DATA[1][123], DATA[1][109], DATA[1][95], DATA[1][81], DATA[1][53], DATA[1][39], DATA[1][25], DATA[1][11], DATA[1][246], DATA[1][232], DATA[1][218], DATA[1][204], DATA[1][176], DATA[1][162], DATA[1][148], DATA[1][134], DATA[1][116], DATA[1][102], DATA[1][88], DATA[1][74], DATA[1][46], DATA[1][32], DATA[1][18], DATA[1][4], DATA[0][253], DATA[0][239], DATA[0][225], DATA[0][211], DATA[0][183], DATA[0][169], DATA[0][155], DATA[0][141], DATA[0][123], DATA[0][109], DATA[0][95], DATA[0][81], DATA[0][53], DATA[0][39], DATA[0][25], DATA[0][11], DATA[0][246], DATA[0][232], DATA[0][218], DATA[0][204], DATA[0][176], DATA[0][162], DATA[0][148], DATA[0][134], DATA[0][116], DATA[0][102], DATA[0][88], DATA[0][74], DATA[0][46], DATA[0][32], DATA[0][18], DATA[0][4], DATA[3][254], DATA[3][240], DATA[3][226], DATA[3][212], DATA[3][184], DATA[3][170], DATA[3][156], DATA[3][142], DATA[3][124], DATA[3][110], DATA[3][96], DATA[3][82], DATA[3][54], DATA[3][40], DATA[3][26], DATA[3][12], DATA[3][247], DATA[3][233], DATA[3][219], DATA[3][205], DATA[3][177], DATA[3][163], DATA[3][149], DATA[3][135], DATA[3][117], DATA[3][103], DATA[3][89], DATA[3][75], DATA[3][47], DATA[3][33], DATA[3][19], DATA[3][5], DATA[2][254], DATA[2][240], DATA[2][226], DATA[2][212], DATA[2][184], DATA[2][170], DATA[2][156], DATA[2][142], DATA[2][124], DATA[2][110], DATA[2][96], DATA[2][82], DATA[2][54], DATA[2][40], DATA[2][26], DATA[2][12], DATA[2][247], DATA[2][233], DATA[2][219], DATA[2][205], DATA[2][177], DATA[2][163], DATA[2][149], DATA[2][135], DATA[2][117], DATA[2][103], DATA[2][89], DATA[2][75], DATA[2][47], DATA[2][33], DATA[2][19], DATA[2][5], DATA[1][254], DATA[1][240], DATA[1][226], DATA[1][212], DATA[1][184], DATA[1][170], DATA[1][156], DATA[1][142], DATA[1][124], DATA[1][110], DATA[1][96], DATA[1][82], DATA[1][54], DATA[1][40], DATA[1][26], DATA[1][12], DATA[1][247], DATA[1][233], DATA[1][219], DATA[1][205], DATA[1][177], DATA[1][163], DATA[1][149], DATA[1][135], DATA[1][117], DATA[1][103], DATA[1][89], DATA[1][75], DATA[1][47], DATA[1][33], DATA[1][19], DATA[1][5], DATA[0][254], DATA[0][240], DATA[0][226], DATA[0][212], DATA[0][184], DATA[0][170], DATA[0][156], DATA[0][142], DATA[0][124], DATA[0][110], DATA[0][96], DATA[0][82], DATA[0][54], DATA[0][40], DATA[0][26], DATA[0][12], DATA[0][247], DATA[0][233], DATA[0][219], DATA[0][205], DATA[0][177], DATA[0][163], DATA[0][149], DATA[0][135], DATA[0][117], DATA[0][103], DATA[0][89], DATA[0][75], DATA[0][47], DATA[0][33], DATA[0][19], DATA[0][5], DATA[3][255], DATA[3][241], DATA[3][227], DATA[3][213], DATA[3][185], DATA[3][171], DATA[3][157], DATA[3][143], DATA[3][125], DATA[3][111], DATA[3][97], DATA[3][83], DATA[3][55], DATA[3][41], DATA[3][27], DATA[3][13], DATA[3][248], DATA[3][234], DATA[3][220], DATA[3][206], DATA[3][178], DATA[3][164], DATA[3][150], DATA[3][136], DATA[3][118], DATA[3][104], DATA[3][90], DATA[3][76], DATA[3][48], DATA[3][34], DATA[3][20], DATA[3][6], DATA[2][255], DATA[2][241], DATA[2][227], DATA[2][213], DATA[2][185], DATA[2][171], DATA[2][157], DATA[2][143], DATA[2][125], DATA[2][111], DATA[2][97], DATA[2][83], DATA[2][55], DATA[2][41], DATA[2][27], DATA[2][13], DATA[2][248], DATA[2][234], DATA[2][220], DATA[2][206], DATA[2][178], DATA[2][164], DATA[2][150], DATA[2][136], DATA[2][118], DATA[2][104], DATA[2][90], DATA[2][76], DATA[2][48], DATA[2][34], DATA[2][20], DATA[2][6], DATA[1][255], DATA[1][241], DATA[1][227], DATA[1][213], DATA[1][185], DATA[1][171], DATA[1][157], DATA[1][143], DATA[1][125], DATA[1][111], DATA[1][97], DATA[1][83], DATA[1][55], DATA[1][41], DATA[1][27], DATA[1][13], DATA[1][248], DATA[1][234], DATA[1][220], DATA[1][206], DATA[1][178], DATA[1][164], DATA[1][150], DATA[1][136], DATA[1][118], DATA[1][104], DATA[1][90], DATA[1][76], DATA[1][48], DATA[1][34], DATA[1][20], DATA[1][6], DATA[0][255], DATA[0][241], DATA[0][227], DATA[0][213], DATA[0][185], DATA[0][171], DATA[0][157], DATA[0][143], DATA[0][125], DATA[0][111], DATA[0][97], DATA[0][83], DATA[0][55], DATA[0][41], DATA[0][27], DATA[0][13], DATA[0][248], DATA[0][234], DATA[0][220], DATA[0][206], DATA[0][178], DATA[0][164], DATA[0][150], DATA[0][136], DATA[0][118], DATA[0][104], DATA[0][90], DATA[0][76], DATA[0][48], DATA[0][34], DATA[0][20], DATA[0][6]];
				attribute DATAP @[DATA[75][198], DATA[75][68], DATA[75][191], DATA[75][61], DATA[74][198], DATA[74][68], DATA[74][191], DATA[74][61], DATA[73][198], DATA[73][68], DATA[73][191], DATA[73][61], DATA[72][198], DATA[72][68], DATA[72][191], DATA[72][61], DATA[75][199], DATA[75][69], DATA[75][192], DATA[75][62], DATA[74][199], DATA[74][69], DATA[74][192], DATA[74][62], DATA[73][199], DATA[73][69], DATA[73][192], DATA[73][62], DATA[72][199], DATA[72][69], DATA[72][192], DATA[72][62], DATA[71][193], DATA[71][63], DATA[71][186], DATA[71][56], DATA[70][193], DATA[70][63], DATA[70][186], DATA[70][56], DATA[69][193], DATA[69][63], DATA[69][186], DATA[69][56], DATA[68][193], DATA[68][63], DATA[68][186], DATA[68][56], DATA[71][194], DATA[71][64], DATA[71][187], DATA[71][57], DATA[70][194], DATA[70][64], DATA[70][187], DATA[70][57], DATA[69][194], DATA[69][64], DATA[69][187], DATA[69][57], DATA[68][194], DATA[68][64], DATA[68][187], DATA[68][57], DATA[71][195], DATA[71][65], DATA[71][188], DATA[71][58], DATA[70][195], DATA[70][65], DATA[70][188], DATA[70][58], DATA[69][195], DATA[69][65], DATA[69][188], DATA[69][58], DATA[68][195], DATA[68][65], DATA[68][188], DATA[68][58], DATA[71][196], DATA[71][66], DATA[71][189], DATA[71][59], DATA[70][196], DATA[70][66], DATA[70][189], DATA[70][59], DATA[69][196], DATA[69][66], DATA[69][189], DATA[69][59], DATA[68][196], DATA[68][66], DATA[68][189], DATA[68][59], DATA[71][197], DATA[71][67], DATA[71][190], DATA[71][60], DATA[70][197], DATA[70][67], DATA[70][190], DATA[70][60], DATA[69][197], DATA[69][67], DATA[69][190], DATA[69][60], DATA[68][197], DATA[68][67], DATA[68][190], DATA[68][60], DATA[71][198], DATA[71][68], DATA[71][191], DATA[71][61], DATA[70][198], DATA[70][68], DATA[70][191], DATA[70][61], DATA[69][198], DATA[69][68], DATA[69][191], DATA[69][61], DATA[68][198], DATA[68][68], DATA[68][191], DATA[68][61], DATA[71][199], DATA[71][69], DATA[71][192], DATA[71][62], DATA[70][199], DATA[70][69], DATA[70][192], DATA[70][62], DATA[69][199], DATA[69][69], DATA[69][192], DATA[69][62], DATA[68][199], DATA[68][69], DATA[68][192], DATA[68][62], DATA[67][193], DATA[67][63], DATA[67][186], DATA[67][56], DATA[66][193], DATA[66][63], DATA[66][186], DATA[66][56], DATA[65][193], DATA[65][63], DATA[65][186], DATA[65][56], DATA[64][193], DATA[64][63], DATA[64][186], DATA[64][56], DATA[67][194], DATA[67][64], DATA[67][187], DATA[67][57], DATA[66][194], DATA[66][64], DATA[66][187], DATA[66][57], DATA[65][194], DATA[65][64], DATA[65][187], DATA[65][57], DATA[64][194], DATA[64][64], DATA[64][187], DATA[64][57], DATA[67][195], DATA[67][65], DATA[67][188], DATA[67][58], DATA[66][195], DATA[66][65], DATA[66][188], DATA[66][58], DATA[65][195], DATA[65][65], DATA[65][188], DATA[65][58], DATA[64][195], DATA[64][65], DATA[64][188], DATA[64][58], DATA[67][196], DATA[67][66], DATA[67][189], DATA[67][59], DATA[66][196], DATA[66][66], DATA[66][189], DATA[66][59], DATA[65][196], DATA[65][66], DATA[65][189], DATA[65][59], DATA[64][196], DATA[64][66], DATA[64][189], DATA[64][59], DATA[67][197], DATA[67][67], DATA[67][190], DATA[67][60], DATA[66][197], DATA[66][67], DATA[66][190], DATA[66][60], DATA[65][197], DATA[65][67], DATA[65][190], DATA[65][60], DATA[64][197], DATA[64][67], DATA[64][190], DATA[64][60], DATA[67][198], DATA[67][68], DATA[67][191], DATA[67][61], DATA[66][198], DATA[66][68], DATA[66][191], DATA[66][61], DATA[65][198], DATA[65][68], DATA[65][191], DATA[65][61], DATA[64][198], DATA[64][68], DATA[64][191], DATA[64][61], DATA[67][199], DATA[67][69], DATA[67][192], DATA[67][62], DATA[66][199], DATA[66][69], DATA[66][192], DATA[66][62], DATA[65][199], DATA[65][69], DATA[65][192], DATA[65][62], DATA[64][199], DATA[64][69], DATA[64][192], DATA[64][62], DATA[63][193], DATA[63][63], DATA[63][186], DATA[63][56], DATA[62][193], DATA[62][63], DATA[62][186], DATA[62][56], DATA[61][193], DATA[61][63], DATA[61][186], DATA[61][56], DATA[60][193], DATA[60][63], DATA[60][186], DATA[60][56], DATA[63][194], DATA[63][64], DATA[63][187], DATA[63][57], DATA[62][194], DATA[62][64], DATA[62][187], DATA[62][57], DATA[61][194], DATA[61][64], DATA[61][187], DATA[61][57], DATA[60][194], DATA[60][64], DATA[60][187], DATA[60][57], DATA[63][195], DATA[63][65], DATA[63][188], DATA[63][58], DATA[62][195], DATA[62][65], DATA[62][188], DATA[62][58], DATA[61][195], DATA[61][65], DATA[61][188], DATA[61][58], DATA[60][195], DATA[60][65], DATA[60][188], DATA[60][58], DATA[63][196], DATA[63][66], DATA[63][189], DATA[63][59], DATA[62][196], DATA[62][66], DATA[62][189], DATA[62][59], DATA[61][196], DATA[61][66], DATA[61][189], DATA[61][59], DATA[60][196], DATA[60][66], DATA[60][189], DATA[60][59], DATA[63][197], DATA[63][67], DATA[63][190], DATA[63][60], DATA[62][197], DATA[62][67], DATA[62][190], DATA[62][60], DATA[61][197], DATA[61][67], DATA[61][190], DATA[61][60], DATA[60][197], DATA[60][67], DATA[60][190], DATA[60][60], DATA[63][198], DATA[63][68], DATA[63][191], DATA[63][61], DATA[62][198], DATA[62][68], DATA[62][191], DATA[62][61], DATA[61][198], DATA[61][68], DATA[61][191], DATA[61][61], DATA[60][198], DATA[60][68], DATA[60][191], DATA[60][61], DATA[63][199], DATA[63][69], DATA[63][192], DATA[63][62], DATA[62][199], DATA[62][69], DATA[62][192], DATA[62][62], DATA[61][199], DATA[61][69], DATA[61][192], DATA[61][62], DATA[60][199], DATA[60][69], DATA[60][192], DATA[60][62], DATA[59][193], DATA[59][63], DATA[59][186], DATA[59][56], DATA[58][193], DATA[58][63], DATA[58][186], DATA[58][56], DATA[57][193], DATA[57][63], DATA[57][186], DATA[57][56], DATA[56][193], DATA[56][63], DATA[56][186], DATA[56][56], DATA[59][194], DATA[59][64], DATA[59][187], DATA[59][57], DATA[58][194], DATA[58][64], DATA[58][187], DATA[58][57], DATA[57][194], DATA[57][64], DATA[57][187], DATA[57][57], DATA[56][194], DATA[56][64], DATA[56][187], DATA[56][57], DATA[59][195], DATA[59][65], DATA[59][188], DATA[59][58], DATA[58][195], DATA[58][65], DATA[58][188], DATA[58][58], DATA[57][195], DATA[57][65], DATA[57][188], DATA[57][58], DATA[56][195], DATA[56][65], DATA[56][188], DATA[56][58], DATA[59][196], DATA[59][66], DATA[59][189], DATA[59][59], DATA[58][196], DATA[58][66], DATA[58][189], DATA[58][59], DATA[57][196], DATA[57][66], DATA[57][189], DATA[57][59], DATA[56][196], DATA[56][66], DATA[56][189], DATA[56][59], DATA[59][197], DATA[59][67], DATA[59][190], DATA[59][60], DATA[58][197], DATA[58][67], DATA[58][190], DATA[58][60], DATA[57][197], DATA[57][67], DATA[57][190], DATA[57][60], DATA[56][197], DATA[56][67], DATA[56][190], DATA[56][60], DATA[59][198], DATA[59][68], DATA[59][191], DATA[59][61], DATA[58][198], DATA[58][68], DATA[58][191], DATA[58][61], DATA[57][198], DATA[57][68], DATA[57][191], DATA[57][61], DATA[56][198], DATA[56][68], DATA[56][191], DATA[56][61], DATA[59][199], DATA[59][69], DATA[59][192], DATA[59][62], DATA[58][199], DATA[58][69], DATA[58][192], DATA[58][62], DATA[57][199], DATA[57][69], DATA[57][192], DATA[57][62], DATA[56][199], DATA[56][69], DATA[56][192], DATA[56][62], DATA[55][193], DATA[55][63], DATA[55][186], DATA[55][56], DATA[54][193], DATA[54][63], DATA[54][186], DATA[54][56], DATA[53][193], DATA[53][63], DATA[53][186], DATA[53][56], DATA[52][193], DATA[52][63], DATA[52][186], DATA[52][56], DATA[55][194], DATA[55][64], DATA[55][187], DATA[55][57], DATA[54][194], DATA[54][64], DATA[54][187], DATA[54][57], DATA[53][194], DATA[53][64], DATA[53][187], DATA[53][57], DATA[52][194], DATA[52][64], DATA[52][187], DATA[52][57], DATA[55][195], DATA[55][65], DATA[55][188], DATA[55][58], DATA[54][195], DATA[54][65], DATA[54][188], DATA[54][58], DATA[53][195], DATA[53][65], DATA[53][188], DATA[53][58], DATA[52][195], DATA[52][65], DATA[52][188], DATA[52][58], DATA[55][196], DATA[55][66], DATA[55][189], DATA[55][59], DATA[54][196], DATA[54][66], DATA[54][189], DATA[54][59], DATA[53][196], DATA[53][66], DATA[53][189], DATA[53][59], DATA[52][196], DATA[52][66], DATA[52][189], DATA[52][59], DATA[55][197], DATA[55][67], DATA[55][190], DATA[55][60], DATA[54][197], DATA[54][67], DATA[54][190], DATA[54][60], DATA[53][197], DATA[53][67], DATA[53][190], DATA[53][60], DATA[52][197], DATA[52][67], DATA[52][190], DATA[52][60], DATA[55][198], DATA[55][68], DATA[55][191], DATA[55][61], DATA[54][198], DATA[54][68], DATA[54][191], DATA[54][61], DATA[53][198], DATA[53][68], DATA[53][191], DATA[53][61], DATA[52][198], DATA[52][68], DATA[52][191], DATA[52][61], DATA[55][199], DATA[55][69], DATA[55][192], DATA[55][62], DATA[54][199], DATA[54][69], DATA[54][192], DATA[54][62], DATA[53][199], DATA[53][69], DATA[53][192], DATA[53][62], DATA[52][199], DATA[52][69], DATA[52][192], DATA[52][62], DATA[51][193], DATA[51][63], DATA[51][186], DATA[51][56], DATA[50][193], DATA[50][63], DATA[50][186], DATA[50][56], DATA[49][193], DATA[49][63], DATA[49][186], DATA[49][56], DATA[48][193], DATA[48][63], DATA[48][186], DATA[48][56], DATA[51][194], DATA[51][64], DATA[51][187], DATA[51][57], DATA[50][194], DATA[50][64], DATA[50][187], DATA[50][57], DATA[49][194], DATA[49][64], DATA[49][187], DATA[49][57], DATA[48][194], DATA[48][64], DATA[48][187], DATA[48][57], DATA[51][195], DATA[51][65], DATA[51][188], DATA[51][58], DATA[50][195], DATA[50][65], DATA[50][188], DATA[50][58], DATA[49][195], DATA[49][65], DATA[49][188], DATA[49][58], DATA[48][195], DATA[48][65], DATA[48][188], DATA[48][58], DATA[51][196], DATA[51][66], DATA[51][189], DATA[51][59], DATA[50][196], DATA[50][66], DATA[50][189], DATA[50][59], DATA[49][196], DATA[49][66], DATA[49][189], DATA[49][59], DATA[48][196], DATA[48][66], DATA[48][189], DATA[48][59], DATA[51][197], DATA[51][67], DATA[51][190], DATA[51][60], DATA[50][197], DATA[50][67], DATA[50][190], DATA[50][60], DATA[49][197], DATA[49][67], DATA[49][190], DATA[49][60], DATA[48][197], DATA[48][67], DATA[48][190], DATA[48][60], DATA[51][198], DATA[51][68], DATA[51][191], DATA[51][61], DATA[50][198], DATA[50][68], DATA[50][191], DATA[50][61], DATA[49][198], DATA[49][68], DATA[49][191], DATA[49][61], DATA[48][198], DATA[48][68], DATA[48][191], DATA[48][61], DATA[51][199], DATA[51][69], DATA[51][192], DATA[51][62], DATA[50][199], DATA[50][69], DATA[50][192], DATA[50][62], DATA[49][199], DATA[49][69], DATA[49][192], DATA[49][62], DATA[48][199], DATA[48][69], DATA[48][192], DATA[48][62], DATA[47][193], DATA[47][63], DATA[47][186], DATA[47][56], DATA[46][193], DATA[46][63], DATA[46][186], DATA[46][56], DATA[45][193], DATA[45][63], DATA[45][186], DATA[45][56], DATA[44][193], DATA[44][63], DATA[44][186], DATA[44][56], DATA[47][194], DATA[47][64], DATA[47][187], DATA[47][57], DATA[46][194], DATA[46][64], DATA[46][187], DATA[46][57], DATA[45][194], DATA[45][64], DATA[45][187], DATA[45][57], DATA[44][194], DATA[44][64], DATA[44][187], DATA[44][57], DATA[47][195], DATA[47][65], DATA[47][188], DATA[47][58], DATA[46][195], DATA[46][65], DATA[46][188], DATA[46][58], DATA[45][195], DATA[45][65], DATA[45][188], DATA[45][58], DATA[44][195], DATA[44][65], DATA[44][188], DATA[44][58], DATA[47][196], DATA[47][66], DATA[47][189], DATA[47][59], DATA[46][196], DATA[46][66], DATA[46][189], DATA[46][59], DATA[45][196], DATA[45][66], DATA[45][189], DATA[45][59], DATA[44][196], DATA[44][66], DATA[44][189], DATA[44][59], DATA[47][197], DATA[47][67], DATA[47][190], DATA[47][60], DATA[46][197], DATA[46][67], DATA[46][190], DATA[46][60], DATA[45][197], DATA[45][67], DATA[45][190], DATA[45][60], DATA[44][197], DATA[44][67], DATA[44][190], DATA[44][60], DATA[47][198], DATA[47][68], DATA[47][191], DATA[47][61], DATA[46][198], DATA[46][68], DATA[46][191], DATA[46][61], DATA[45][198], DATA[45][68], DATA[45][191], DATA[45][61], DATA[44][198], DATA[44][68], DATA[44][191], DATA[44][61], DATA[47][199], DATA[47][69], DATA[47][192], DATA[47][62], DATA[46][199], DATA[46][69], DATA[46][192], DATA[46][62], DATA[45][199], DATA[45][69], DATA[45][192], DATA[45][62], DATA[44][199], DATA[44][69], DATA[44][192], DATA[44][62], DATA[43][193], DATA[43][63], DATA[43][186], DATA[43][56], DATA[42][193], DATA[42][63], DATA[42][186], DATA[42][56], DATA[41][193], DATA[41][63], DATA[41][186], DATA[41][56], DATA[40][193], DATA[40][63], DATA[40][186], DATA[40][56], DATA[43][194], DATA[43][64], DATA[43][187], DATA[43][57], DATA[42][194], DATA[42][64], DATA[42][187], DATA[42][57], DATA[41][194], DATA[41][64], DATA[41][187], DATA[41][57], DATA[40][194], DATA[40][64], DATA[40][187], DATA[40][57], DATA[43][195], DATA[43][65], DATA[43][188], DATA[43][58], DATA[42][195], DATA[42][65], DATA[42][188], DATA[42][58], DATA[41][195], DATA[41][65], DATA[41][188], DATA[41][58], DATA[40][195], DATA[40][65], DATA[40][188], DATA[40][58], DATA[43][196], DATA[43][66], DATA[43][189], DATA[43][59], DATA[42][196], DATA[42][66], DATA[42][189], DATA[42][59], DATA[41][196], DATA[41][66], DATA[41][189], DATA[41][59], DATA[40][196], DATA[40][66], DATA[40][189], DATA[40][59], DATA[43][197], DATA[43][67], DATA[43][190], DATA[43][60], DATA[42][197], DATA[42][67], DATA[42][190], DATA[42][60], DATA[41][197], DATA[41][67], DATA[41][190], DATA[41][60], DATA[40][197], DATA[40][67], DATA[40][190], DATA[40][60], DATA[43][198], DATA[43][68], DATA[43][191], DATA[43][61], DATA[42][198], DATA[42][68], DATA[42][191], DATA[42][61], DATA[41][198], DATA[41][68], DATA[41][191], DATA[41][61], DATA[40][198], DATA[40][68], DATA[40][191], DATA[40][61], DATA[43][199], DATA[43][69], DATA[43][192], DATA[43][62], DATA[42][199], DATA[42][69], DATA[42][192], DATA[42][62], DATA[41][199], DATA[41][69], DATA[41][192], DATA[41][62], DATA[40][199], DATA[40][69], DATA[40][192], DATA[40][62], DATA[39][193], DATA[39][63], DATA[39][186], DATA[39][56], DATA[38][193], DATA[38][63], DATA[38][186], DATA[38][56], DATA[37][193], DATA[37][63], DATA[37][186], DATA[37][56], DATA[36][193], DATA[36][63], DATA[36][186], DATA[36][56], DATA[39][194], DATA[39][64], DATA[39][187], DATA[39][57], DATA[38][194], DATA[38][64], DATA[38][187], DATA[38][57], DATA[37][194], DATA[37][64], DATA[37][187], DATA[37][57], DATA[36][194], DATA[36][64], DATA[36][187], DATA[36][57], DATA[39][195], DATA[39][65], DATA[39][188], DATA[39][58], DATA[38][195], DATA[38][65], DATA[38][188], DATA[38][58], DATA[37][195], DATA[37][65], DATA[37][188], DATA[37][58], DATA[36][195], DATA[36][65], DATA[36][188], DATA[36][58], DATA[39][196], DATA[39][66], DATA[39][189], DATA[39][59], DATA[38][196], DATA[38][66], DATA[38][189], DATA[38][59], DATA[37][196], DATA[37][66], DATA[37][189], DATA[37][59], DATA[36][196], DATA[36][66], DATA[36][189], DATA[36][59], DATA[39][197], DATA[39][67], DATA[39][190], DATA[39][60], DATA[38][197], DATA[38][67], DATA[38][190], DATA[38][60], DATA[37][197], DATA[37][67], DATA[37][190], DATA[37][60], DATA[36][197], DATA[36][67], DATA[36][190], DATA[36][60], DATA[39][198], DATA[39][68], DATA[39][191], DATA[39][61], DATA[38][198], DATA[38][68], DATA[38][191], DATA[38][61], DATA[37][198], DATA[37][68], DATA[37][191], DATA[37][61], DATA[36][198], DATA[36][68], DATA[36][191], DATA[36][61], DATA[39][199], DATA[39][69], DATA[39][192], DATA[39][62], DATA[38][199], DATA[38][69], DATA[38][192], DATA[38][62], DATA[37][199], DATA[37][69], DATA[37][192], DATA[37][62], DATA[36][199], DATA[36][69], DATA[36][192], DATA[36][62], DATA[35][193], DATA[35][63], DATA[35][186], DATA[35][56], DATA[34][193], DATA[34][63], DATA[34][186], DATA[34][56], DATA[33][193], DATA[33][63], DATA[33][186], DATA[33][56], DATA[32][193], DATA[32][63], DATA[32][186], DATA[32][56], DATA[35][194], DATA[35][64], DATA[35][187], DATA[35][57], DATA[34][194], DATA[34][64], DATA[34][187], DATA[34][57], DATA[33][194], DATA[33][64], DATA[33][187], DATA[33][57], DATA[32][194], DATA[32][64], DATA[32][187], DATA[32][57], DATA[35][195], DATA[35][65], DATA[35][188], DATA[35][58], DATA[34][195], DATA[34][65], DATA[34][188], DATA[34][58], DATA[33][195], DATA[33][65], DATA[33][188], DATA[33][58], DATA[32][195], DATA[32][65], DATA[32][188], DATA[32][58], DATA[35][196], DATA[35][66], DATA[35][189], DATA[35][59], DATA[34][196], DATA[34][66], DATA[34][189], DATA[34][59], DATA[33][196], DATA[33][66], DATA[33][189], DATA[33][59], DATA[32][196], DATA[32][66], DATA[32][189], DATA[32][59], DATA[35][197], DATA[35][67], DATA[35][190], DATA[35][60], DATA[34][197], DATA[34][67], DATA[34][190], DATA[34][60], DATA[33][197], DATA[33][67], DATA[33][190], DATA[33][60], DATA[32][197], DATA[32][67], DATA[32][190], DATA[32][60], DATA[35][198], DATA[35][68], DATA[35][191], DATA[35][61], DATA[34][198], DATA[34][68], DATA[34][191], DATA[34][61], DATA[33][198], DATA[33][68], DATA[33][191], DATA[33][61], DATA[32][198], DATA[32][68], DATA[32][191], DATA[32][61], DATA[35][199], DATA[35][69], DATA[35][192], DATA[35][62], DATA[34][199], DATA[34][69], DATA[34][192], DATA[34][62], DATA[33][199], DATA[33][69], DATA[33][192], DATA[33][62], DATA[32][199], DATA[32][69], DATA[32][192], DATA[32][62], DATA[31][193], DATA[31][63], DATA[31][186], DATA[31][56], DATA[30][193], DATA[30][63], DATA[30][186], DATA[30][56], DATA[29][193], DATA[29][63], DATA[29][186], DATA[29][56], DATA[28][193], DATA[28][63], DATA[28][186], DATA[28][56], DATA[31][194], DATA[31][64], DATA[31][187], DATA[31][57], DATA[30][194], DATA[30][64], DATA[30][187], DATA[30][57], DATA[29][194], DATA[29][64], DATA[29][187], DATA[29][57], DATA[28][194], DATA[28][64], DATA[28][187], DATA[28][57], DATA[31][195], DATA[31][65], DATA[31][188], DATA[31][58], DATA[30][195], DATA[30][65], DATA[30][188], DATA[30][58], DATA[29][195], DATA[29][65], DATA[29][188], DATA[29][58], DATA[28][195], DATA[28][65], DATA[28][188], DATA[28][58], DATA[31][196], DATA[31][66], DATA[31][189], DATA[31][59], DATA[30][196], DATA[30][66], DATA[30][189], DATA[30][59], DATA[29][196], DATA[29][66], DATA[29][189], DATA[29][59], DATA[28][196], DATA[28][66], DATA[28][189], DATA[28][59], DATA[31][197], DATA[31][67], DATA[31][190], DATA[31][60], DATA[30][197], DATA[30][67], DATA[30][190], DATA[30][60], DATA[29][197], DATA[29][67], DATA[29][190], DATA[29][60], DATA[28][197], DATA[28][67], DATA[28][190], DATA[28][60], DATA[31][198], DATA[31][68], DATA[31][191], DATA[31][61], DATA[30][198], DATA[30][68], DATA[30][191], DATA[30][61], DATA[29][198], DATA[29][68], DATA[29][191], DATA[29][61], DATA[28][198], DATA[28][68], DATA[28][191], DATA[28][61], DATA[31][199], DATA[31][69], DATA[31][192], DATA[31][62], DATA[30][199], DATA[30][69], DATA[30][192], DATA[30][62], DATA[29][199], DATA[29][69], DATA[29][192], DATA[29][62], DATA[28][199], DATA[28][69], DATA[28][192], DATA[28][62], DATA[27][193], DATA[27][63], DATA[27][186], DATA[27][56], DATA[26][193], DATA[26][63], DATA[26][186], DATA[26][56], DATA[25][193], DATA[25][63], DATA[25][186], DATA[25][56], DATA[24][193], DATA[24][63], DATA[24][186], DATA[24][56], DATA[27][194], DATA[27][64], DATA[27][187], DATA[27][57], DATA[26][194], DATA[26][64], DATA[26][187], DATA[26][57], DATA[25][194], DATA[25][64], DATA[25][187], DATA[25][57], DATA[24][194], DATA[24][64], DATA[24][187], DATA[24][57], DATA[27][195], DATA[27][65], DATA[27][188], DATA[27][58], DATA[26][195], DATA[26][65], DATA[26][188], DATA[26][58], DATA[25][195], DATA[25][65], DATA[25][188], DATA[25][58], DATA[24][195], DATA[24][65], DATA[24][188], DATA[24][58], DATA[27][196], DATA[27][66], DATA[27][189], DATA[27][59], DATA[26][196], DATA[26][66], DATA[26][189], DATA[26][59], DATA[25][196], DATA[25][66], DATA[25][189], DATA[25][59], DATA[24][196], DATA[24][66], DATA[24][189], DATA[24][59], DATA[27][197], DATA[27][67], DATA[27][190], DATA[27][60], DATA[26][197], DATA[26][67], DATA[26][190], DATA[26][60], DATA[25][197], DATA[25][67], DATA[25][190], DATA[25][60], DATA[24][197], DATA[24][67], DATA[24][190], DATA[24][60], DATA[27][198], DATA[27][68], DATA[27][191], DATA[27][61], DATA[26][198], DATA[26][68], DATA[26][191], DATA[26][61], DATA[25][198], DATA[25][68], DATA[25][191], DATA[25][61], DATA[24][198], DATA[24][68], DATA[24][191], DATA[24][61], DATA[27][199], DATA[27][69], DATA[27][192], DATA[27][62], DATA[26][199], DATA[26][69], DATA[26][192], DATA[26][62], DATA[25][199], DATA[25][69], DATA[25][192], DATA[25][62], DATA[24][199], DATA[24][69], DATA[24][192], DATA[24][62], DATA[23][193], DATA[23][63], DATA[23][186], DATA[23][56], DATA[22][193], DATA[22][63], DATA[22][186], DATA[22][56], DATA[21][193], DATA[21][63], DATA[21][186], DATA[21][56], DATA[20][193], DATA[20][63], DATA[20][186], DATA[20][56], DATA[23][194], DATA[23][64], DATA[23][187], DATA[23][57], DATA[22][194], DATA[22][64], DATA[22][187], DATA[22][57], DATA[21][194], DATA[21][64], DATA[21][187], DATA[21][57], DATA[20][194], DATA[20][64], DATA[20][187], DATA[20][57], DATA[23][195], DATA[23][65], DATA[23][188], DATA[23][58], DATA[22][195], DATA[22][65], DATA[22][188], DATA[22][58], DATA[21][195], DATA[21][65], DATA[21][188], DATA[21][58], DATA[20][195], DATA[20][65], DATA[20][188], DATA[20][58], DATA[23][196], DATA[23][66], DATA[23][189], DATA[23][59], DATA[22][196], DATA[22][66], DATA[22][189], DATA[22][59], DATA[21][196], DATA[21][66], DATA[21][189], DATA[21][59], DATA[20][196], DATA[20][66], DATA[20][189], DATA[20][59], DATA[23][197], DATA[23][67], DATA[23][190], DATA[23][60], DATA[22][197], DATA[22][67], DATA[22][190], DATA[22][60], DATA[21][197], DATA[21][67], DATA[21][190], DATA[21][60], DATA[20][197], DATA[20][67], DATA[20][190], DATA[20][60], DATA[23][198], DATA[23][68], DATA[23][191], DATA[23][61], DATA[22][198], DATA[22][68], DATA[22][191], DATA[22][61], DATA[21][198], DATA[21][68], DATA[21][191], DATA[21][61], DATA[20][198], DATA[20][68], DATA[20][191], DATA[20][61], DATA[23][199], DATA[23][69], DATA[23][192], DATA[23][62], DATA[22][199], DATA[22][69], DATA[22][192], DATA[22][62], DATA[21][199], DATA[21][69], DATA[21][192], DATA[21][62], DATA[20][199], DATA[20][69], DATA[20][192], DATA[20][62], DATA[19][193], DATA[19][63], DATA[19][186], DATA[19][56], DATA[18][193], DATA[18][63], DATA[18][186], DATA[18][56], DATA[17][193], DATA[17][63], DATA[17][186], DATA[17][56], DATA[16][193], DATA[16][63], DATA[16][186], DATA[16][56], DATA[19][194], DATA[19][64], DATA[19][187], DATA[19][57], DATA[18][194], DATA[18][64], DATA[18][187], DATA[18][57], DATA[17][194], DATA[17][64], DATA[17][187], DATA[17][57], DATA[16][194], DATA[16][64], DATA[16][187], DATA[16][57], DATA[19][195], DATA[19][65], DATA[19][188], DATA[19][58], DATA[18][195], DATA[18][65], DATA[18][188], DATA[18][58], DATA[17][195], DATA[17][65], DATA[17][188], DATA[17][58], DATA[16][195], DATA[16][65], DATA[16][188], DATA[16][58], DATA[19][196], DATA[19][66], DATA[19][189], DATA[19][59], DATA[18][196], DATA[18][66], DATA[18][189], DATA[18][59], DATA[17][196], DATA[17][66], DATA[17][189], DATA[17][59], DATA[16][196], DATA[16][66], DATA[16][189], DATA[16][59], DATA[19][197], DATA[19][67], DATA[19][190], DATA[19][60], DATA[18][197], DATA[18][67], DATA[18][190], DATA[18][60], DATA[17][197], DATA[17][67], DATA[17][190], DATA[17][60], DATA[16][197], DATA[16][67], DATA[16][190], DATA[16][60], DATA[19][198], DATA[19][68], DATA[19][191], DATA[19][61], DATA[18][198], DATA[18][68], DATA[18][191], DATA[18][61], DATA[17][198], DATA[17][68], DATA[17][191], DATA[17][61], DATA[16][198], DATA[16][68], DATA[16][191], DATA[16][61], DATA[19][199], DATA[19][69], DATA[19][192], DATA[19][62], DATA[18][199], DATA[18][69], DATA[18][192], DATA[18][62], DATA[17][199], DATA[17][69], DATA[17][192], DATA[17][62], DATA[16][199], DATA[16][69], DATA[16][192], DATA[16][62], DATA[15][193], DATA[15][63], DATA[15][186], DATA[15][56], DATA[14][193], DATA[14][63], DATA[14][186], DATA[14][56], DATA[13][193], DATA[13][63], DATA[13][186], DATA[13][56], DATA[12][193], DATA[12][63], DATA[12][186], DATA[12][56], DATA[15][194], DATA[15][64], DATA[15][187], DATA[15][57], DATA[14][194], DATA[14][64], DATA[14][187], DATA[14][57], DATA[13][194], DATA[13][64], DATA[13][187], DATA[13][57], DATA[12][194], DATA[12][64], DATA[12][187], DATA[12][57], DATA[15][195], DATA[15][65], DATA[15][188], DATA[15][58], DATA[14][195], DATA[14][65], DATA[14][188], DATA[14][58], DATA[13][195], DATA[13][65], DATA[13][188], DATA[13][58], DATA[12][195], DATA[12][65], DATA[12][188], DATA[12][58], DATA[15][196], DATA[15][66], DATA[15][189], DATA[15][59], DATA[14][196], DATA[14][66], DATA[14][189], DATA[14][59], DATA[13][196], DATA[13][66], DATA[13][189], DATA[13][59], DATA[12][196], DATA[12][66], DATA[12][189], DATA[12][59], DATA[15][197], DATA[15][67], DATA[15][190], DATA[15][60], DATA[14][197], DATA[14][67], DATA[14][190], DATA[14][60], DATA[13][197], DATA[13][67], DATA[13][190], DATA[13][60], DATA[12][197], DATA[12][67], DATA[12][190], DATA[12][60], DATA[15][198], DATA[15][68], DATA[15][191], DATA[15][61], DATA[14][198], DATA[14][68], DATA[14][191], DATA[14][61], DATA[13][198], DATA[13][68], DATA[13][191], DATA[13][61], DATA[12][198], DATA[12][68], DATA[12][191], DATA[12][61], DATA[15][199], DATA[15][69], DATA[15][192], DATA[15][62], DATA[14][199], DATA[14][69], DATA[14][192], DATA[14][62], DATA[13][199], DATA[13][69], DATA[13][192], DATA[13][62], DATA[12][199], DATA[12][69], DATA[12][192], DATA[12][62], DATA[11][193], DATA[11][63], DATA[11][186], DATA[11][56], DATA[10][193], DATA[10][63], DATA[10][186], DATA[10][56], DATA[9][193], DATA[9][63], DATA[9][186], DATA[9][56], DATA[8][193], DATA[8][63], DATA[8][186], DATA[8][56], DATA[11][194], DATA[11][64], DATA[11][187], DATA[11][57], DATA[10][194], DATA[10][64], DATA[10][187], DATA[10][57], DATA[9][194], DATA[9][64], DATA[9][187], DATA[9][57], DATA[8][194], DATA[8][64], DATA[8][187], DATA[8][57], DATA[11][195], DATA[11][65], DATA[11][188], DATA[11][58], DATA[10][195], DATA[10][65], DATA[10][188], DATA[10][58], DATA[9][195], DATA[9][65], DATA[9][188], DATA[9][58], DATA[8][195], DATA[8][65], DATA[8][188], DATA[8][58], DATA[11][196], DATA[11][66], DATA[11][189], DATA[11][59], DATA[10][196], DATA[10][66], DATA[10][189], DATA[10][59], DATA[9][196], DATA[9][66], DATA[9][189], DATA[9][59], DATA[8][196], DATA[8][66], DATA[8][189], DATA[8][59], DATA[11][197], DATA[11][67], DATA[11][190], DATA[11][60], DATA[10][197], DATA[10][67], DATA[10][190], DATA[10][60], DATA[9][197], DATA[9][67], DATA[9][190], DATA[9][60], DATA[8][197], DATA[8][67], DATA[8][190], DATA[8][60], DATA[11][198], DATA[11][68], DATA[11][191], DATA[11][61], DATA[10][198], DATA[10][68], DATA[10][191], DATA[10][61], DATA[9][198], DATA[9][68], DATA[9][191], DATA[9][61], DATA[8][198], DATA[8][68], DATA[8][191], DATA[8][61], DATA[11][199], DATA[11][69], DATA[11][192], DATA[11][62], DATA[10][199], DATA[10][69], DATA[10][192], DATA[10][62], DATA[9][199], DATA[9][69], DATA[9][192], DATA[9][62], DATA[8][199], DATA[8][69], DATA[8][192], DATA[8][62], DATA[7][193], DATA[7][63], DATA[7][186], DATA[7][56], DATA[6][193], DATA[6][63], DATA[6][186], DATA[6][56], DATA[5][193], DATA[5][63], DATA[5][186], DATA[5][56], DATA[4][193], DATA[4][63], DATA[4][186], DATA[4][56], DATA[7][194], DATA[7][64], DATA[7][187], DATA[7][57], DATA[6][194], DATA[6][64], DATA[6][187], DATA[6][57], DATA[5][194], DATA[5][64], DATA[5][187], DATA[5][57], DATA[4][194], DATA[4][64], DATA[4][187], DATA[4][57], DATA[7][195], DATA[7][65], DATA[7][188], DATA[7][58], DATA[6][195], DATA[6][65], DATA[6][188], DATA[6][58], DATA[5][195], DATA[5][65], DATA[5][188], DATA[5][58], DATA[4][195], DATA[4][65], DATA[4][188], DATA[4][58], DATA[7][196], DATA[7][66], DATA[7][189], DATA[7][59], DATA[6][196], DATA[6][66], DATA[6][189], DATA[6][59], DATA[5][196], DATA[5][66], DATA[5][189], DATA[5][59], DATA[4][196], DATA[4][66], DATA[4][189], DATA[4][59], DATA[7][197], DATA[7][67], DATA[7][190], DATA[7][60], DATA[6][197], DATA[6][67], DATA[6][190], DATA[6][60], DATA[5][197], DATA[5][67], DATA[5][190], DATA[5][60], DATA[4][197], DATA[4][67], DATA[4][190], DATA[4][60], DATA[7][198], DATA[7][68], DATA[7][191], DATA[7][61], DATA[6][198], DATA[6][68], DATA[6][191], DATA[6][61], DATA[5][198], DATA[5][68], DATA[5][191], DATA[5][61], DATA[4][198], DATA[4][68], DATA[4][191], DATA[4][61], DATA[7][199], DATA[7][69], DATA[7][192], DATA[7][62], DATA[6][199], DATA[6][69], DATA[6][192], DATA[6][62], DATA[5][199], DATA[5][69], DATA[5][192], DATA[5][62], DATA[4][199], DATA[4][69], DATA[4][192], DATA[4][62], DATA[3][193], DATA[3][63], DATA[3][186], DATA[3][56], DATA[2][193], DATA[2][63], DATA[2][186], DATA[2][56], DATA[1][193], DATA[1][63], DATA[1][186], DATA[1][56], DATA[0][193], DATA[0][63], DATA[0][186], DATA[0][56], DATA[3][194], DATA[3][64], DATA[3][187], DATA[3][57], DATA[2][194], DATA[2][64], DATA[2][187], DATA[2][57], DATA[1][194], DATA[1][64], DATA[1][187], DATA[1][57], DATA[0][194], DATA[0][64], DATA[0][187], DATA[0][57], DATA[3][195], DATA[3][65], DATA[3][188], DATA[3][58], DATA[2][195], DATA[2][65], DATA[2][188], DATA[2][58], DATA[1][195], DATA[1][65], DATA[1][188], DATA[1][58], DATA[0][195], DATA[0][65], DATA[0][188], DATA[0][58], DATA[3][196], DATA[3][66], DATA[3][189], DATA[3][59], DATA[2][196], DATA[2][66], DATA[2][189], DATA[2][59], DATA[1][196], DATA[1][66], DATA[1][189], DATA[1][59], DATA[0][196], DATA[0][66], DATA[0][189], DATA[0][59], DATA[3][197], DATA[3][67], DATA[3][190], DATA[3][60], DATA[2][197], DATA[2][67], DATA[2][190], DATA[2][60], DATA[1][197], DATA[1][67], DATA[1][190], DATA[1][60], DATA[0][197], DATA[0][67], DATA[0][190], DATA[0][60], DATA[3][198], DATA[3][68], DATA[3][191], DATA[3][61], DATA[2][198], DATA[2][68], DATA[2][191], DATA[2][61], DATA[1][198], DATA[1][68], DATA[1][191], DATA[1][61], DATA[0][198], DATA[0][68], DATA[0][191], DATA[0][61], DATA[3][199], DATA[3][69], DATA[3][192], DATA[3][62], DATA[2][199], DATA[2][69], DATA[2][192], DATA[2][62], DATA[1][199], DATA[1][69], DATA[1][192], DATA[1][62], DATA[0][199], DATA[0][69], DATA[0][192], DATA[0][62]];
				attribute INIT_A @[!MAIN[3][0][7], !MAIN[1][0][5], !MAIN[2][0][58], !MAIN[0][0][56], !MAIN[3][0][63], !MAIN[3][0][49], !MAIN[3][0][35], !MAIN[3][0][21], !MAIN[2][0][57], !MAIN[2][0][43], !MAIN[2][0][29], !MAIN[2][0][15], !MAIN[1][0][61], !MAIN[1][0][47], !MAIN[1][0][33], !MAIN[1][0][19], !MAIN[0][0][55], !MAIN[0][0][41], !MAIN[0][0][27], !MAIN[0][0][13], !MAIN[3][0][50], !MAIN[3][0][36], !MAIN[3][0][22], !MAIN[3][0][8], !MAIN[2][0][44], !MAIN[2][0][30], !MAIN[2][0][16], !MAIN[2][0][2], !MAIN[1][0][48], !MAIN[1][0][34], !MAIN[1][0][20], !MAIN[1][0][6], !MAIN[0][0][42], !MAIN[0][0][28], !MAIN[0][0][14], !MAIN[0][0][0]];
				attribute INIT_B @[!MAIN[3][0][1], !MAIN[0][0][63], !MAIN[3][0][0], !MAIN[0][0][62], !MAIN[3][0][57], !MAIN[3][0][43], !MAIN[3][0][29], !MAIN[3][0][15], !MAIN[2][0][51], !MAIN[2][0][37], !MAIN[2][0][23], !MAIN[2][0][9], !MAIN[1][0][55], !MAIN[1][0][41], !MAIN[1][0][27], !MAIN[1][0][13], !MAIN[0][0][49], !MAIN[0][0][35], !MAIN[0][0][21], !MAIN[0][0][7], !MAIN[3][0][56], !MAIN[3][0][42], !MAIN[3][0][28], !MAIN[3][0][14], !MAIN[2][0][50], !MAIN[2][0][36], !MAIN[2][0][22], !MAIN[2][0][8], !MAIN[1][0][54], !MAIN[1][0][40], !MAIN[1][0][26], !MAIN[1][0][12], !MAIN[0][0][48], !MAIN[0][0][34], !MAIN[0][0][20], !MAIN[0][0][6]];
				attribute SRVAL_A @[!MAIN[3][0][6], !MAIN[1][0][4], !MAIN[2][0][59], !MAIN[0][0][57], !MAIN[3][0][62], !MAIN[3][0][48], !MAIN[3][0][34], !MAIN[3][0][20], !MAIN[2][0][56], !MAIN[2][0][42], !MAIN[2][0][28], !MAIN[2][0][14], !MAIN[1][0][60], !MAIN[1][0][46], !MAIN[1][0][32], !MAIN[1][0][18], !MAIN[0][0][54], !MAIN[0][0][40], !MAIN[0][0][26], !MAIN[0][0][12], !MAIN[3][0][51], !MAIN[3][0][37], !MAIN[3][0][23], !MAIN[3][0][9], !MAIN[2][0][45], !MAIN[2][0][31], !MAIN[2][0][17], !MAIN[2][0][3], !MAIN[1][0][49], !MAIN[1][0][35], !MAIN[1][0][21], !MAIN[1][0][7], !MAIN[0][0][43], !MAIN[0][0][29], !MAIN[0][0][15], !MAIN[0][0][1]];
				attribute SRVAL_B @[!MAIN[3][0][2], !MAIN[1][0][0], !MAIN[2][0][63], !MAIN[0][0][61], !MAIN[3][0][58], !MAIN[3][0][44], !MAIN[3][0][30], !MAIN[3][0][16], !MAIN[2][0][52], !MAIN[2][0][38], !MAIN[2][0][24], !MAIN[2][0][10], !MAIN[1][0][56], !MAIN[1][0][42], !MAIN[1][0][28], !MAIN[1][0][14], !MAIN[0][0][50], !MAIN[0][0][36], !MAIN[0][0][22], !MAIN[0][0][8], !MAIN[3][0][55], !MAIN[3][0][41], !MAIN[3][0][27], !MAIN[3][0][13], !MAIN[2][0][49], !MAIN[2][0][35], !MAIN[2][0][21], !MAIN[2][0][7], !MAIN[1][0][53], !MAIN[1][0][39], !MAIN[1][0][25], !MAIN[1][0][11], !MAIN[0][0][47], !MAIN[0][0][33], !MAIN[0][0][19], !MAIN[0][0][5]];
				attribute DATA_WIDTH_A @[MAIN[1][1][49], MAIN[1][1][50], MAIN[1][1][52]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[2][1][14], MAIN[2][1][13], MAIN[2][1][11]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[1][1][55], MAIN[1][1][51]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[2][1][8], MAIN[2][1][12]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WDEL_A @[MAIN[1][1][48], MAIN[1][1][54], MAIN[1][1][53]];
				attribute WDEL_B @[MAIN[2][1][15], MAIN[2][1][9], MAIN[2][1][10]];
				attribute DDEL_A @[MAIN[1][1][56], MAIN[1][1][57]];
				attribute DDEL_B @[MAIN[2][1][7], MAIN[2][1][6]];
				attribute WW_VALUE_A @[MAIN[1][1][60], MAIN[1][1][61]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute WW_VALUE_B @[MAIN[2][1][3], MAIN[2][1][2]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute ENABLE_A @MAIN[1][1][59];
				attribute ENABLE_B @MAIN[2][1][4];
			}

			bel MULT {
				input A[0] = CELL[0].IMUX_MULT_A[0];
				input A[1] = CELL[0].IMUX_MULT_A[1];
				input A[2] = CELL[0].IMUX_MULT_A[2];
				input A[3] = CELL[0].IMUX_MULT_A[3];
				input A[4] = CELL[0].IMUX_MULT_A[4];
				input A[5] = CELL[0].IMUX_MULT_A[5];
				input A[6] = CELL[0].IMUX_MULT_A[6];
				input A[7] = CELL[0].IMUX_MULT_A[7];
				input A[8] = CELL[0].IMUX_MULT_A[8];
				input A[9] = CELL[0].IMUX_MULT_A[9];
				input A[10] = CELL[0].IMUX_MULT_A[10];
				input A[11] = CELL[0].IMUX_MULT_A[11];
				input A[12] = CELL[0].IMUX_MULT_A[12];
				input A[13] = CELL[0].IMUX_MULT_A[13];
				input A[14] = CELL[0].IMUX_MULT_A[14];
				input A[15] = CELL[0].IMUX_MULT_A[15];
				input A[16] = CELL[0].IMUX_MULT_A[16];
				input A[17] = CELL[0].IMUX_MULT_A[17];
				input B[0] = CELL[0].IMUX_MULT_B[0];
				input B[1] = CELL[0].IMUX_MULT_B[1];
				input B[2] = CELL[0].IMUX_MULT_B[2];
				input B[3] = CELL[0].IMUX_MULT_B[3];
				input B[4] = CELL[0].IMUX_MULT_B[4];
				input B[5] = CELL[0].IMUX_MULT_B[5];
				input B[6] = CELL[0].IMUX_MULT_B[6];
				input B[7] = CELL[0].IMUX_MULT_B[7];
				input B[8] = CELL[0].IMUX_MULT_B[8];
				input B[9] = CELL[0].IMUX_MULT_B[9];
				input B[10] = CELL[0].IMUX_MULT_B[10];
				input B[11] = CELL[0].IMUX_MULT_B[11];
				input B[12] = CELL[0].IMUX_MULT_B[12];
				input B[13] = CELL[0].IMUX_MULT_B[13];
				input B[14] = CELL[0].IMUX_MULT_B[14];
				input B[15] = CELL[0].IMUX_MULT_B[15];
				input B[16] = CELL[0].IMUX_MULT_B[16];
				input B[17] = CELL[0].IMUX_MULT_B[17];
				input CLK = CELL[2].IMUX_CLK_OPTINV[0];
				input CEP = CELL[2].IMUX_CE_OPTINV[2];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
				input CEA = CELL[2].IMUX_CE_OPTINV[0];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input CEB = CELL[2].IMUX_CE_OPTINV[1];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				output P[0] = CELL[0].OUT_SEC[15];
				output P[1] = CELL[0].OUT_SEC[14];
				output P[2] = CELL[0].OUT_SEC[13];
				output P[3] = CELL[0].OUT_SEC[12];
				output P[4] = CELL[0].OUT_SEC[11];
				output P[5] = CELL[0].OUT_SEC[10];
				output P[6] = CELL[0].OUT_SEC[9];
				output P[7] = CELL[0].OUT_SEC[8];
				output P[8] = CELL[1].OUT_SEC[15];
				output P[9] = CELL[1].OUT_SEC[14];
				output P[10] = CELL[1].OUT_SEC[13];
				output P[11] = CELL[1].OUT_SEC[12];
				output P[12] = CELL[1].OUT_SEC[11];
				output P[13] = CELL[1].OUT_SEC[10];
				output P[14] = CELL[1].OUT_SEC[9];
				output P[15] = CELL[1].OUT_SEC[8];
				output P[16] = CELL[2].OUT_SEC[15];
				output P[17] = CELL[2].OUT_SEC[14];
				output P[18] = CELL[2].OUT_SEC[13];
				output P[19] = CELL[2].OUT_SEC[12];
				output P[20] = CELL[2].OUT_SEC[11];
				output P[21] = CELL[2].OUT_SEC[10];
				output P[22] = CELL[2].OUT_SEC[9];
				output P[23] = CELL[2].OUT_SEC[8];
				output P[24] = CELL[3].OUT_SEC[15];
				output P[25] = CELL[3].OUT_SEC[14];
				output P[26] = CELL[3].OUT_SEC[13];
				output P[27] = CELL[3].OUT_SEC[12];
				output P[28] = CELL[3].OUT_SEC[11];
				output P[29] = CELL[3].OUT_SEC[10];
				output P[30] = CELL[3].OUT_SEC[9];
				output P[31] = CELL[3].OUT_SEC[8];
				output P[32] = CELL[0].OUT_SEC[7];
				output P[33] = CELL[1].OUT_SEC[7];
				output P[34] = CELL[2].OUT_SEC[7];
				output P[35] = CELL[3].OUT_SEC[7];
				attribute PREG @MAIN[3][1][59];
				attribute AREG @MAIN[3][1][60];
				attribute BREG @MAIN[3][1][61];
				attribute B_INPUT @[MAIN[3][1][62]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute PREG_CLKINVERSION @!MAIN[3][1][63];
			}

			switchbox MULT_INT {
				mux CELL[0].IMUX_MULT_A[0] @[MAIN[0][1][35]] {
					CELL[0].IMUX_DATA[17] = 0b0,
					CELL[0].OUT_FAN[0] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[1] @[MAIN[0][1][36]] {
					CELL[0].IMUX_DATA[1] = 0b0,
					CELL[0].OUT_FAN[1] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[2] @[MAIN[0][1][42]] {
					CELL[0].IMUX_DATA[26] = 0b0,
					CELL[0].OUT_FAN[2] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[3] @[MAIN[0][1][43]] {
					CELL[0].IMUX_DATA[10] = 0b0,
					CELL[0].OUT_FAN[3] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[4] @[MAIN[0][1][45]] {
					CELL[1].IMUX_DATA[17] = 0b0,
					CELL[1].OUT_FAN[0] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[5] @[MAIN[0][1][63]] {
					CELL[1].IMUX_DATA[1] = 0b0,
					CELL[1].OUT_FAN[1] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[6] @[MAIN[0][1][44]] {
					CELL[1].IMUX_DATA[26] = 0b0,
					CELL[1].OUT_FAN[2] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[7] @[MAIN[0][1][46]] {
					CELL[1].IMUX_DATA[10] = 0b0,
					CELL[1].OUT_FAN[3] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[8] @[MAIN[1][1][0]] {
					CELL[2].IMUX_DATA[18] = 0b0,
					CELL[2].OUT_FAN[0] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[9] @[MAIN[3][1][51]] {
					CELL[2].IMUX_DATA[2] = 0b0,
					CELL[2].OUT_FAN[1] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[10] @[MAIN[3][1][35]] {
					CELL[2].IMUX_DATA[17] = 0b0,
					CELL[2].OUT_FAN[2] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[11] @[MAIN[2][1][52]] {
					CELL[2].IMUX_DATA[1] = 0b0,
					CELL[2].OUT_FAN[3] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[12] @[MAIN[3][1][6]] {
					CELL[2].IMUX_DATA[26] = 0b0,
					CELL[3].OUT_FAN[0] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[13] @[MAIN[3][1][9]] {
					CELL[2].IMUX_DATA[10] = 0b0,
					CELL[3].OUT_FAN[1] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[14] @[MAIN[3][1][25]] {
					CELL[3].IMUX_DATA[17] = 0b0,
					CELL[3].OUT_FAN[2] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[15] @[MAIN[3][1][44]] {
					CELL[3].IMUX_DATA[1] = 0b0,
					CELL[3].OUT_FAN[3] = 0b1,
				}
				mux CELL[0].IMUX_MULT_A[16] @[MAIN[3][1][52]] {
					CELL[0].OUT_SEC[4] = 0b1,
					CELL[3].IMUX_DATA[26] = 0b0,
				}
				mux CELL[0].IMUX_MULT_A[17] @[MAIN[3][1][53]] {
					CELL[2].OUT_SEC[4] = 0b1,
					CELL[3].IMUX_DATA[10] = 0b0,
				}
				mux CELL[0].IMUX_MULT_B[0] @[MAIN[0][1][0]] {
					CELL[0].IMUX_DATA[22] = 0b0,
					CELL[0].OUT_FAN[4] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[1] @[MAIN[0][1][15]] {
					CELL[0].IMUX_DATA[30] = 0b0,
					CELL[0].OUT_FAN[5] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[2] @[MAIN[0][1][1]] {
					CELL[0].IMUX_DATA[13] = 0b0,
					CELL[0].OUT_FAN[6] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[3] @[MAIN[0][1][16]] {
					CELL[0].IMUX_DATA[5] = 0b0,
					CELL[0].OUT_FAN[7] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[4] @[MAIN[0][5][14]] {
					CELL[1].IMUX_DATA[22] = 0b0,
					CELL[1].OUT_FAN[4] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[5] @[MAIN[0][5][30]] {
					CELL[1].IMUX_DATA[30] = 0b0,
					CELL[1].OUT_FAN[5] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[6] @[MAIN[0][5][31]] {
					CELL[1].IMUX_DATA[13] = 0b0,
					CELL[1].OUT_FAN[6] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[7] @[MAIN[0][5][46]] {
					CELL[1].IMUX_DATA[5] = 0b0,
					CELL[1].OUT_FAN[7] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[8] @[MAIN[0][5][47]] {
					CELL[2].IMUX_DATA[22] = 0b0,
					CELL[2].OUT_FAN[4] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[9] @[MAIN[0][5][63]] {
					CELL[2].IMUX_DATA[30] = 0b0,
					CELL[2].OUT_FAN[5] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[10] @[MAIN[3][1][29]] {
					CELL[2].IMUX_DATA[13] = 0b0,
					CELL[2].OUT_FAN[6] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[11] @[MAIN[3][1][45]] {
					CELL[2].IMUX_DATA[5] = 0b0,
					CELL[2].OUT_FAN[7] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[12] @[MAIN[3][5][14]] {
					CELL[3].IMUX_DATA[22] = 0b0,
					CELL[3].OUT_FAN[4] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[13] @[MAIN[3][5][30]] {
					CELL[3].IMUX_DATA[30] = 0b0,
					CELL[3].OUT_FAN[5] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[14] @[MAIN[3][5][31]] {
					CELL[3].IMUX_DATA[13] = 0b0,
					CELL[3].OUT_FAN[6] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[15] @[MAIN[3][5][46]] {
					CELL[3].IMUX_DATA[5] = 0b0,
					CELL[3].OUT_FAN[7] = 0b1,
				}
				mux CELL[0].IMUX_MULT_B[16] @[MAIN[3][5][47]] {
					CELL[0].OUT_SEC[5] = 0b1,
					CELL[3].IMUX_DATA[18] = 0b0,
				}
				mux CELL[0].IMUX_MULT_B[17] @[MAIN[3][5][63]] {
					CELL[2].OUT_SEC[5] = 0b1,
					CELL[3].IMUX_DATA[2] = 0b0,
				}
			}

			// wire CELL[0].IMUX_SR_OPTINV[2]      BRAM.WEA[1]
			// wire CELL[0].IMUX_SR_OPTINV[3]      BRAM.WEB[1]
			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA[18]
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA[1]
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB[0]
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB[19]
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB[0]
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA[3]
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA[19]
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB[0]
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA[0]
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB[1]
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB[18]
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB[1]
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA[2]
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA[2]
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA[17]
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA[0]
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB[3]
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB[16]
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB[3]
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA[3]
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA[0]
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA[16]
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA[1]
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB[2]
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB[17]
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB[2]
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA[0]
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA[1]
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA[2]
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA[3]
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB[0]
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB[1]
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB[2]
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB[3]
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA[0]
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB[0]
			// wire CELL[0].OUT_SEC[7]             MULT.P[32]
			// wire CELL[0].OUT_SEC[8]             MULT.P[7]
			// wire CELL[0].OUT_SEC[9]             MULT.P[6]
			// wire CELL[0].OUT_SEC[10]            MULT.P[5]
			// wire CELL[0].OUT_SEC[11]            MULT.P[4]
			// wire CELL[0].OUT_SEC[12]            MULT.P[3]
			// wire CELL[0].OUT_SEC[13]            MULT.P[2]
			// wire CELL[0].OUT_SEC[14]            MULT.P[1]
			// wire CELL[0].OUT_SEC[15]            MULT.P[0]
			// wire CELL[0].OUT_HALF0[0]           BRAM.DOA[16]
			// wire CELL[0].OUT_HALF0[1]           BRAM.DOA[17]
			// wire CELL[0].OUT_HALF0[2]           BRAM.DOA[19]
			// wire CELL[0].OUT_HALF0[3]           BRAM.DOA[18]
			// wire CELL[0].OUT_HALF1[0]           BRAM.DOB[16]
			// wire CELL[0].OUT_HALF1[1]           BRAM.DOB[17]
			// wire CELL[0].OUT_HALF1[2]           BRAM.DOB[19]
			// wire CELL[0].OUT_HALF1[3]           BRAM.DOB[18]
			// wire CELL[0].IMUX_MULT_A[0]         MULT.A[0]
			// wire CELL[0].IMUX_MULT_A[1]         MULT.A[1]
			// wire CELL[0].IMUX_MULT_A[2]         MULT.A[2]
			// wire CELL[0].IMUX_MULT_A[3]         MULT.A[3]
			// wire CELL[0].IMUX_MULT_A[4]         MULT.A[4]
			// wire CELL[0].IMUX_MULT_A[5]         MULT.A[5]
			// wire CELL[0].IMUX_MULT_A[6]         MULT.A[6]
			// wire CELL[0].IMUX_MULT_A[7]         MULT.A[7]
			// wire CELL[0].IMUX_MULT_A[8]         MULT.A[8]
			// wire CELL[0].IMUX_MULT_A[9]         MULT.A[9]
			// wire CELL[0].IMUX_MULT_A[10]        MULT.A[10]
			// wire CELL[0].IMUX_MULT_A[11]        MULT.A[11]
			// wire CELL[0].IMUX_MULT_A[12]        MULT.A[12]
			// wire CELL[0].IMUX_MULT_A[13]        MULT.A[13]
			// wire CELL[0].IMUX_MULT_A[14]        MULT.A[14]
			// wire CELL[0].IMUX_MULT_A[15]        MULT.A[15]
			// wire CELL[0].IMUX_MULT_A[16]        MULT.A[16]
			// wire CELL[0].IMUX_MULT_A[17]        MULT.A[17]
			// wire CELL[0].IMUX_MULT_B[0]         MULT.B[0]
			// wire CELL[0].IMUX_MULT_B[1]         MULT.B[1]
			// wire CELL[0].IMUX_MULT_B[2]         MULT.B[2]
			// wire CELL[0].IMUX_MULT_B[3]         MULT.B[3]
			// wire CELL[0].IMUX_MULT_B[4]         MULT.B[4]
			// wire CELL[0].IMUX_MULT_B[5]         MULT.B[5]
			// wire CELL[0].IMUX_MULT_B[6]         MULT.B[6]
			// wire CELL[0].IMUX_MULT_B[7]         MULT.B[7]
			// wire CELL[0].IMUX_MULT_B[8]         MULT.B[8]
			// wire CELL[0].IMUX_MULT_B[9]         MULT.B[9]
			// wire CELL[0].IMUX_MULT_B[10]        MULT.B[10]
			// wire CELL[0].IMUX_MULT_B[11]        MULT.B[11]
			// wire CELL[0].IMUX_MULT_B[12]        MULT.B[12]
			// wire CELL[0].IMUX_MULT_B[13]        MULT.B[13]
			// wire CELL[0].IMUX_MULT_B[14]        MULT.B[14]
			// wire CELL[0].IMUX_MULT_B[15]        MULT.B[15]
			// wire CELL[0].IMUX_MULT_B[16]        MULT.B[16]
			// wire CELL[0].IMUX_MULT_B[17]        MULT.B[17]
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.RSTA
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.RSTB
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA[0]
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB[0]
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA[22]
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA[5]
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB[4]
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB[23]
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB[4]
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA[7]
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA[23]
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB[2]
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA[4]
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB[5]
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB[22]
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB[5]
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA[6]
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA[6]
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA[21]
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA[4]
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB[7]
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB[20]
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB[7]
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA[7]
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA[2]
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA[20]
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA[5]
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB[6]
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB[21]
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB[6]
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA[4]
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA[5]
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA[6]
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA[7]
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB[4]
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB[5]
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB[6]
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB[7]
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA[2]
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB[2]
			// wire CELL[1].OUT_SEC[7]             MULT.P[33]
			// wire CELL[1].OUT_SEC[8]             MULT.P[15]
			// wire CELL[1].OUT_SEC[9]             MULT.P[14]
			// wire CELL[1].OUT_SEC[10]            MULT.P[13]
			// wire CELL[1].OUT_SEC[11]            MULT.P[12]
			// wire CELL[1].OUT_SEC[12]            MULT.P[11]
			// wire CELL[1].OUT_SEC[13]            MULT.P[10]
			// wire CELL[1].OUT_SEC[14]            MULT.P[9]
			// wire CELL[1].OUT_SEC[15]            MULT.P[8]
			// wire CELL[1].OUT_HALF0[0]           BRAM.DOA[20]
			// wire CELL[1].OUT_HALF0[1]           BRAM.DOA[21]
			// wire CELL[1].OUT_HALF0[2]           BRAM.DOA[23]
			// wire CELL[1].OUT_HALF0[3]           BRAM.DOA[22]
			// wire CELL[1].OUT_HALF1[0]           BRAM.DOB[20]
			// wire CELL[1].OUT_HALF1[1]           BRAM.DOB[21]
			// wire CELL[1].OUT_HALF1[2]           BRAM.DOB[23]
			// wire CELL[1].OUT_HALF1[3]           BRAM.DOB[22]
			// wire CELL[2].IMUX_CLK_OPTINV[0]     MULT.CLK
			// wire CELL[2].IMUX_SR_OPTINV[0]      MULT.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      MULT.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_SR_OPTINV[3]      BRAM.WEB[2]
			// wire CELL[2].IMUX_CE_OPTINV[0]      MULT.CEA
			// wire CELL[2].IMUX_CE_OPTINV[1]      MULT.CEB
			// wire CELL[2].IMUX_CE_OPTINV[2]      MULT.CEP
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA[26]
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA[9]
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB[8]
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB[27]
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB[8]
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA[11]
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA[27]
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB[1]
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA[8]
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB[9]
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB[26]
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB[9]
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA[10]
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA[10]
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA[25]
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA[8]
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB[11]
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB[24]
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB[11]
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA[11]
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA[1]
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA[24]
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA[9]
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB[10]
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB[25]
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB[10]
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA[8]
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA[9]
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA[10]
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA[11]
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB[8]
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB[9]
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB[10]
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB[11]
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA[1]
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB[1]
			// wire CELL[2].OUT_SEC[7]             MULT.P[34]
			// wire CELL[2].OUT_SEC[8]             MULT.P[23]
			// wire CELL[2].OUT_SEC[9]             MULT.P[22]
			// wire CELL[2].OUT_SEC[10]            MULT.P[21]
			// wire CELL[2].OUT_SEC[11]            MULT.P[20]
			// wire CELL[2].OUT_SEC[12]            MULT.P[19]
			// wire CELL[2].OUT_SEC[13]            MULT.P[18]
			// wire CELL[2].OUT_SEC[14]            MULT.P[17]
			// wire CELL[2].OUT_SEC[15]            MULT.P[16]
			// wire CELL[2].OUT_HALF0[0]           BRAM.DOA[24]
			// wire CELL[2].OUT_HALF0[1]           BRAM.DOA[25]
			// wire CELL[2].OUT_HALF0[2]           BRAM.DOA[27]
			// wire CELL[2].OUT_HALF0[3]           BRAM.DOA[26]
			// wire CELL[2].OUT_HALF1[0]           BRAM.DOB[24]
			// wire CELL[2].OUT_HALF1[1]           BRAM.DOB[25]
			// wire CELL[2].OUT_HALF1[2]           BRAM.DOB[27]
			// wire CELL[2].OUT_HALF1[3]           BRAM.DOB[26]
			// wire CELL[3].IMUX_SR_OPTINV[1]      BRAM.WEA[2]
			// wire CELL[3].IMUX_SR_OPTINV[2]      BRAM.WEA[3]
			// wire CELL[3].IMUX_SR_OPTINV[3]      BRAM.WEB[3]
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA[30]
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA[13]
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB[12]
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB[31]
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB[12]
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA[31]
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB[3]
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA[12]
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB[13]
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB[30]
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB[13]
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA[14]
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA[29]
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA[12]
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB[15]
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB[28]
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA[15]
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA[3]
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA[28]
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA[13]
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB[14]
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB[29]
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA[12]
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA[13]
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA[14]
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA[15]
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB[12]
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB[13]
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB[14]
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB[15]
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA[3]
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB[3]
			// wire CELL[3].OUT_SEC[7]             MULT.P[35]
			// wire CELL[3].OUT_SEC[8]             MULT.P[31]
			// wire CELL[3].OUT_SEC[9]             MULT.P[30]
			// wire CELL[3].OUT_SEC[10]            MULT.P[29]
			// wire CELL[3].OUT_SEC[11]            MULT.P[28]
			// wire CELL[3].OUT_SEC[12]            MULT.P[27]
			// wire CELL[3].OUT_SEC[13]            MULT.P[26]
			// wire CELL[3].OUT_SEC[14]            MULT.P[25]
			// wire CELL[3].OUT_SEC[15]            MULT.P[24]
			// wire CELL[3].OUT_HALF0[0]           BRAM.DOA[28]
			// wire CELL[3].OUT_HALF0[1]           BRAM.DOA[29]
			// wire CELL[3].OUT_HALF0[2]           BRAM.DOA[31]
			// wire CELL[3].OUT_HALF0[3]           BRAM.DOA[30]
			// wire CELL[3].OUT_HALF1[0]           BRAM.DOB[28]
			// wire CELL[3].OUT_HALF1[1]           BRAM.DOB[29]
			// wire CELL[3].OUT_HALF1[2]           BRAM.DOB[31]
			// wire CELL[3].OUT_HALF1[3]           BRAM.DOB[30]
		}

		tile_class BRAM_S3ADSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect MAIN[2]: Vertical (rev 19, rev 64);
			bitrect MAIN[3]: Vertical (rev 19, rev 64);
			bitrect DATA: Vertical (rev 76, rev 256);

			bel BRAM {
				input CLKA = CELL[2].IMUX_CLK_OPTINV[0];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input RSTA = CELL[2].IMUX_SR_OPTINV[1];
				input RSTB = CELL[2].IMUX_SR_OPTINV[0];
				input WEA[0] = CELL[1].IMUX_SR_OPTINV[2];
				input WEA[1] = CELL[1].IMUX_SR_OPTINV[0];
				input WEA[2] = CELL[3].IMUX_SR_OPTINV[1];
				input WEA[3] = CELL[3].IMUX_SR_OPTINV[2];
				input WEB[0] = CELL[1].IMUX_SR_OPTINV[3];
				input WEB[1] = CELL[1].IMUX_SR_OPTINV[1];
				input WEB[2] = CELL[3].IMUX_SR_OPTINV[0];
				input WEB[3] = CELL[3].IMUX_SR_OPTINV[3];
				input REGCEA = CELL[1].IMUX_CE_OPTINV[0];
				input REGCEB = CELL[1].IMUX_CE_OPTINV[1];
				input ADDRA[0] = CELL[0].IMUX_DATA[20];
				input ADDRA[1] = CELL[0].IMUX_DATA[28];
				input ADDRA[2] = CELL[0].IMUX_DATA[15];
				input ADDRA[3] = CELL[0].IMUX_DATA[7];
				input ADDRA[4] = CELL[1].IMUX_DATA[20];
				input ADDRA[5] = CELL[1].IMUX_DATA[28];
				input ADDRA[6] = CELL[1].IMUX_DATA[15];
				input ADDRA[7] = CELL[1].IMUX_DATA[7];
				input ADDRA[8] = CELL[2].IMUX_DATA[20];
				input ADDRA[9] = CELL[2].IMUX_DATA[28];
				input ADDRA[10] = CELL[2].IMUX_DATA[15];
				input ADDRA[11] = CELL[2].IMUX_DATA[7];
				input ADDRA[12] = CELL[3].IMUX_DATA[20];
				input ADDRA[13] = CELL[3].IMUX_DATA[28];
				input ADDRB[0] = CELL[0].IMUX_DATA[4];
				input ADDRB[1] = CELL[0].IMUX_DATA[12];
				input ADDRB[2] = CELL[0].IMUX_DATA[31];
				input ADDRB[3] = CELL[0].IMUX_DATA[23];
				input ADDRB[4] = CELL[1].IMUX_DATA[4];
				input ADDRB[5] = CELL[1].IMUX_DATA[12];
				input ADDRB[6] = CELL[1].IMUX_DATA[31];
				input ADDRB[7] = CELL[1].IMUX_DATA[23];
				input ADDRB[8] = CELL[2].IMUX_DATA[4];
				input ADDRB[9] = CELL[2].IMUX_DATA[12];
				input ADDRB[10] = CELL[2].IMUX_DATA[31];
				input ADDRB[11] = CELL[2].IMUX_DATA[23];
				input ADDRB[12] = CELL[3].IMUX_DATA[4];
				input ADDRB[13] = CELL[3].IMUX_DATA[12];
				input DIA[0] = CELL[0].IMUX_DATA[11];
				input DIA[1] = CELL[0].IMUX_DATA[3];
				input DIA[2] = CELL[0].IMUX_DATA[16];
				input DIA[3] = CELL[0].IMUX_DATA[24];
				input DIA[4] = CELL[1].IMUX_DATA[11];
				input DIA[5] = CELL[1].IMUX_DATA[3];
				input DIA[6] = CELL[1].IMUX_DATA[16];
				input DIA[7] = CELL[1].IMUX_DATA[24];
				input DIA[8] = CELL[2].IMUX_DATA[11];
				input DIA[9] = CELL[2].IMUX_DATA[3];
				input DIA[10] = CELL[2].IMUX_DATA[16];
				input DIA[11] = CELL[2].IMUX_DATA[24];
				input DIA[12] = CELL[3].IMUX_DATA[11];
				input DIA[13] = CELL[3].IMUX_DATA[3];
				input DIA[14] = CELL[3].IMUX_DATA[16];
				input DIA[15] = CELL[3].IMUX_DATA[24];
				input DIA[16] = CELL[0].IMUX_DATA[27];
				input DIA[17] = CELL[0].IMUX_DATA[19];
				input DIA[18] = CELL[0].IMUX_DATA[0];
				input DIA[19] = CELL[0].IMUX_DATA[8];
				input DIA[20] = CELL[1].IMUX_DATA[27];
				input DIA[21] = CELL[1].IMUX_DATA[19];
				input DIA[22] = CELL[1].IMUX_DATA[0];
				input DIA[23] = CELL[1].IMUX_DATA[8];
				input DIA[24] = CELL[2].IMUX_DATA[27];
				input DIA[25] = CELL[2].IMUX_DATA[19];
				input DIA[26] = CELL[2].IMUX_DATA[0];
				input DIA[27] = CELL[2].IMUX_DATA[8];
				input DIA[28] = CELL[3].IMUX_DATA[27];
				input DIA[29] = CELL[3].IMUX_DATA[19];
				input DIA[30] = CELL[3].IMUX_DATA[0];
				input DIA[31] = CELL[3].IMUX_DATA[8];
				input DIB[0] = CELL[0].IMUX_DATA[6];
				input DIB[1] = CELL[0].IMUX_DATA[14];
				input DIB[2] = CELL[0].IMUX_DATA[29];
				input DIB[3] = CELL[0].IMUX_DATA[21];
				input DIB[4] = CELL[1].IMUX_DATA[6];
				input DIB[5] = CELL[1].IMUX_DATA[14];
				input DIB[6] = CELL[1].IMUX_DATA[29];
				input DIB[7] = CELL[1].IMUX_DATA[21];
				input DIB[8] = CELL[2].IMUX_DATA[6];
				input DIB[9] = CELL[2].IMUX_DATA[14];
				input DIB[10] = CELL[2].IMUX_DATA[29];
				input DIB[11] = CELL[2].IMUX_DATA[21];
				input DIB[12] = CELL[3].IMUX_DATA[6];
				input DIB[13] = CELL[3].IMUX_DATA[14];
				input DIB[14] = CELL[3].IMUX_DATA[29];
				input DIB[15] = CELL[3].IMUX_DATA[21];
				input DIB[16] = CELL[0].IMUX_DATA[22];
				input DIB[17] = CELL[0].IMUX_DATA[30];
				input DIB[18] = CELL[0].IMUX_DATA[13];
				input DIB[19] = CELL[0].IMUX_DATA[5];
				input DIB[20] = CELL[1].IMUX_DATA[22];
				input DIB[21] = CELL[1].IMUX_DATA[30];
				input DIB[22] = CELL[1].IMUX_DATA[13];
				input DIB[23] = CELL[1].IMUX_DATA[5];
				input DIB[24] = CELL[2].IMUX_DATA[22];
				input DIB[25] = CELL[2].IMUX_DATA[30];
				input DIB[26] = CELL[2].IMUX_DATA[13];
				input DIB[27] = CELL[2].IMUX_DATA[5];
				input DIB[28] = CELL[3].IMUX_DATA[22];
				input DIB[29] = CELL[3].IMUX_DATA[30];
				input DIB[30] = CELL[3].IMUX_DATA[13];
				input DIB[31] = CELL[3].IMUX_DATA[5];
				input DIPA[0] = CELL[0].IMUX_DATA[25];
				input DIPA[1] = CELL[2].IMUX_DATA[25];
				input DIPA[2] = CELL[1].IMUX_DATA[25];
				input DIPA[3] = CELL[3].IMUX_DATA[25];
				input DIPB[0] = CELL[0].IMUX_DATA[9];
				input DIPB[1] = CELL[2].IMUX_DATA[9];
				input DIPB[2] = CELL[1].IMUX_DATA[9];
				input DIPB[3] = CELL[3].IMUX_DATA[9];
				output DOA[0] = CELL[0].OUT_FAN[0];
				output DOA[1] = CELL[0].OUT_FAN[1];
				output DOA[2] = CELL[0].OUT_FAN[2];
				output DOA[3] = CELL[0].OUT_FAN[3];
				output DOA[4] = CELL[1].OUT_FAN[0];
				output DOA[5] = CELL[1].OUT_FAN[1];
				output DOA[6] = CELL[1].OUT_FAN[2];
				output DOA[7] = CELL[1].OUT_FAN[3];
				output DOA[8] = CELL[2].OUT_FAN[0];
				output DOA[9] = CELL[2].OUT_FAN[1];
				output DOA[10] = CELL[2].OUT_FAN[2];
				output DOA[11] = CELL[2].OUT_FAN[3];
				output DOA[12] = CELL[3].OUT_FAN[0];
				output DOA[13] = CELL[3].OUT_FAN[1];
				output DOA[14] = CELL[3].OUT_FAN[2];
				output DOA[15] = CELL[3].OUT_FAN[3];
				output DOA[16] = CELL[0].OUT_SEC[15];
				output DOA[17] = CELL[0].OUT_SEC[14];
				output DOA[18] = CELL[0].OUT_SEC[13];
				output DOA[19] = CELL[0].OUT_SEC[12];
				output DOA[20] = CELL[1].OUT_SEC[15];
				output DOA[21] = CELL[1].OUT_SEC[14];
				output DOA[22] = CELL[1].OUT_SEC[13];
				output DOA[23] = CELL[1].OUT_SEC[12];
				output DOA[24] = CELL[2].OUT_SEC[15];
				output DOA[25] = CELL[2].OUT_SEC[14];
				output DOA[26] = CELL[2].OUT_SEC[13];
				output DOA[27] = CELL[2].OUT_SEC[12];
				output DOA[28] = CELL[3].OUT_SEC[15];
				output DOA[29] = CELL[3].OUT_SEC[14];
				output DOA[30] = CELL[3].OUT_SEC[13];
				output DOA[31] = CELL[3].OUT_SEC[12];
				output DOB[0] = CELL[0].OUT_FAN[4];
				output DOB[1] = CELL[0].OUT_FAN[5];
				output DOB[2] = CELL[0].OUT_FAN[6];
				output DOB[3] = CELL[0].OUT_FAN[7];
				output DOB[4] = CELL[1].OUT_FAN[4];
				output DOB[5] = CELL[1].OUT_FAN[5];
				output DOB[6] = CELL[1].OUT_FAN[6];
				output DOB[7] = CELL[1].OUT_FAN[7];
				output DOB[8] = CELL[2].OUT_FAN[4];
				output DOB[9] = CELL[2].OUT_FAN[5];
				output DOB[10] = CELL[2].OUT_FAN[6];
				output DOB[11] = CELL[2].OUT_FAN[7];
				output DOB[12] = CELL[3].OUT_FAN[4];
				output DOB[13] = CELL[3].OUT_FAN[5];
				output DOB[14] = CELL[3].OUT_FAN[6];
				output DOB[15] = CELL[3].OUT_FAN[7];
				output DOB[16] = CELL[0].OUT_SEC[11];
				output DOB[17] = CELL[0].OUT_SEC[10];
				output DOB[18] = CELL[0].OUT_SEC[9];
				output DOB[19] = CELL[0].OUT_SEC[8];
				output DOB[20] = CELL[1].OUT_SEC[11];
				output DOB[21] = CELL[1].OUT_SEC[10];
				output DOB[22] = CELL[1].OUT_SEC[9];
				output DOB[23] = CELL[1].OUT_SEC[8];
				output DOB[24] = CELL[2].OUT_SEC[11];
				output DOB[25] = CELL[2].OUT_SEC[10];
				output DOB[26] = CELL[2].OUT_SEC[9];
				output DOB[27] = CELL[2].OUT_SEC[8];
				output DOB[28] = CELL[3].OUT_SEC[11];
				output DOB[29] = CELL[3].OUT_SEC[10];
				output DOB[30] = CELL[3].OUT_SEC[9];
				output DOB[31] = CELL[3].OUT_SEC[8];
				output DOPA[0] = CELL[0].OUT_SEC[4];
				output DOPA[1] = CELL[2].OUT_SEC[4];
				output DOPA[2] = CELL[1].OUT_SEC[4];
				output DOPA[3] = CELL[3].OUT_SEC[4];
				output DOPB[0] = CELL[0].OUT_SEC[5];
				output DOPB[1] = CELL[2].OUT_SEC[5];
				output DOPB[2] = CELL[1].OUT_SEC[5];
				output DOPB[3] = CELL[3].OUT_SEC[5];
				attribute DATA @[DATA[75][254], DATA[75][240], DATA[75][226], DATA[75][212], DATA[75][184], DATA[75][170], DATA[75][156], DATA[75][142], DATA[75][124], DATA[75][110], DATA[75][96], DATA[75][82], DATA[75][54], DATA[75][40], DATA[75][26], DATA[75][12], DATA[75][247], DATA[75][233], DATA[75][219], DATA[75][205], DATA[75][177], DATA[75][163], DATA[75][149], DATA[75][135], DATA[75][117], DATA[75][103], DATA[75][89], DATA[75][75], DATA[75][47], DATA[75][33], DATA[75][19], DATA[75][5], DATA[74][254], DATA[74][240], DATA[74][226], DATA[74][212], DATA[74][184], DATA[74][170], DATA[74][156], DATA[74][142], DATA[74][124], DATA[74][110], DATA[74][96], DATA[74][82], DATA[74][54], DATA[74][40], DATA[74][26], DATA[74][12], DATA[74][247], DATA[74][233], DATA[74][219], DATA[74][205], DATA[74][177], DATA[74][163], DATA[74][149], DATA[74][135], DATA[74][117], DATA[74][103], DATA[74][89], DATA[74][75], DATA[74][47], DATA[74][33], DATA[74][19], DATA[74][5], DATA[73][254], DATA[73][240], DATA[73][226], DATA[73][212], DATA[73][184], DATA[73][170], DATA[73][156], DATA[73][142], DATA[73][124], DATA[73][110], DATA[73][96], DATA[73][82], DATA[73][54], DATA[73][40], DATA[73][26], DATA[73][12], DATA[73][247], DATA[73][233], DATA[73][219], DATA[73][205], DATA[73][177], DATA[73][163], DATA[73][149], DATA[73][135], DATA[73][117], DATA[73][103], DATA[73][89], DATA[73][75], DATA[73][47], DATA[73][33], DATA[73][19], DATA[73][5], DATA[72][254], DATA[72][240], DATA[72][226], DATA[72][212], DATA[72][184], DATA[72][170], DATA[72][156], DATA[72][142], DATA[72][124], DATA[72][110], DATA[72][96], DATA[72][82], DATA[72][54], DATA[72][40], DATA[72][26], DATA[72][12], DATA[72][247], DATA[72][233], DATA[72][219], DATA[72][205], DATA[72][177], DATA[72][163], DATA[72][149], DATA[72][135], DATA[72][117], DATA[72][103], DATA[72][89], DATA[72][75], DATA[72][47], DATA[72][33], DATA[72][19], DATA[72][5], DATA[75][255], DATA[75][241], DATA[75][227], DATA[75][213], DATA[75][185], DATA[75][171], DATA[75][157], DATA[75][143], DATA[75][125], DATA[75][111], DATA[75][97], DATA[75][83], DATA[75][55], DATA[75][41], DATA[75][27], DATA[75][13], DATA[75][248], DATA[75][234], DATA[75][220], DATA[75][206], DATA[75][178], DATA[75][164], DATA[75][150], DATA[75][136], DATA[75][118], DATA[75][104], DATA[75][90], DATA[75][76], DATA[75][48], DATA[75][34], DATA[75][20], DATA[75][6], DATA[74][255], DATA[74][241], DATA[74][227], DATA[74][213], DATA[74][185], DATA[74][171], DATA[74][157], DATA[74][143], DATA[74][125], DATA[74][111], DATA[74][97], DATA[74][83], DATA[74][55], DATA[74][41], DATA[74][27], DATA[74][13], DATA[74][248], DATA[74][234], DATA[74][220], DATA[74][206], DATA[74][178], DATA[74][164], DATA[74][150], DATA[74][136], DATA[74][118], DATA[74][104], DATA[74][90], DATA[74][76], DATA[74][48], DATA[74][34], DATA[74][20], DATA[74][6], DATA[73][255], DATA[73][241], DATA[73][227], DATA[73][213], DATA[73][185], DATA[73][171], DATA[73][157], DATA[73][143], DATA[73][125], DATA[73][111], DATA[73][97], DATA[73][83], DATA[73][55], DATA[73][41], DATA[73][27], DATA[73][13], DATA[73][248], DATA[73][234], DATA[73][220], DATA[73][206], DATA[73][178], DATA[73][164], DATA[73][150], DATA[73][136], DATA[73][118], DATA[73][104], DATA[73][90], DATA[73][76], DATA[73][48], DATA[73][34], DATA[73][20], DATA[73][6], DATA[72][255], DATA[72][241], DATA[72][227], DATA[72][213], DATA[72][185], DATA[72][171], DATA[72][157], DATA[72][143], DATA[72][125], DATA[72][111], DATA[72][97], DATA[72][83], DATA[72][55], DATA[72][41], DATA[72][27], DATA[72][13], DATA[72][248], DATA[72][234], DATA[72][220], DATA[72][206], DATA[72][178], DATA[72][164], DATA[72][150], DATA[72][136], DATA[72][118], DATA[72][104], DATA[72][90], DATA[72][76], DATA[72][48], DATA[72][34], DATA[72][20], DATA[72][6], DATA[71][249], DATA[71][235], DATA[71][221], DATA[71][207], DATA[71][179], DATA[71][165], DATA[71][151], DATA[71][137], DATA[71][119], DATA[71][105], DATA[71][91], DATA[71][77], DATA[71][49], DATA[71][35], DATA[71][21], DATA[71][7], DATA[71][242], DATA[71][228], DATA[71][214], DATA[71][200], DATA[71][172], DATA[71][158], DATA[71][144], DATA[71][130], DATA[71][112], DATA[71][98], DATA[71][84], DATA[71][70], DATA[71][42], DATA[71][28], DATA[71][14], DATA[71][0], DATA[70][249], DATA[70][235], DATA[70][221], DATA[70][207], DATA[70][179], DATA[70][165], DATA[70][151], DATA[70][137], DATA[70][119], DATA[70][105], DATA[70][91], DATA[70][77], DATA[70][49], DATA[70][35], DATA[70][21], DATA[70][7], DATA[70][242], DATA[70][228], DATA[70][214], DATA[70][200], DATA[70][172], DATA[70][158], DATA[70][144], DATA[70][130], DATA[70][112], DATA[70][98], DATA[70][84], DATA[70][70], DATA[70][42], DATA[70][28], DATA[70][14], DATA[70][0], DATA[69][249], DATA[69][235], DATA[69][221], DATA[69][207], DATA[69][179], DATA[69][165], DATA[69][151], DATA[69][137], DATA[69][119], DATA[69][105], DATA[69][91], DATA[69][77], DATA[69][49], DATA[69][35], DATA[69][21], DATA[69][7], DATA[69][242], DATA[69][228], DATA[69][214], DATA[69][200], DATA[69][172], DATA[69][158], DATA[69][144], DATA[69][130], DATA[69][112], DATA[69][98], DATA[69][84], DATA[69][70], DATA[69][42], DATA[69][28], DATA[69][14], DATA[69][0], DATA[68][249], DATA[68][235], DATA[68][221], DATA[68][207], DATA[68][179], DATA[68][165], DATA[68][151], DATA[68][137], DATA[68][119], DATA[68][105], DATA[68][91], DATA[68][77], DATA[68][49], DATA[68][35], DATA[68][21], DATA[68][7], DATA[68][242], DATA[68][228], DATA[68][214], DATA[68][200], DATA[68][172], DATA[68][158], DATA[68][144], DATA[68][130], DATA[68][112], DATA[68][98], DATA[68][84], DATA[68][70], DATA[68][42], DATA[68][28], DATA[68][14], DATA[68][0], DATA[71][250], DATA[71][236], DATA[71][222], DATA[71][208], DATA[71][180], DATA[71][166], DATA[71][152], DATA[71][138], DATA[71][120], DATA[71][106], DATA[71][92], DATA[71][78], DATA[71][50], DATA[71][36], DATA[71][22], DATA[71][8], DATA[71][243], DATA[71][229], DATA[71][215], DATA[71][201], DATA[71][173], DATA[71][159], DATA[71][145], DATA[71][131], DATA[71][113], DATA[71][99], DATA[71][85], DATA[71][71], DATA[71][43], DATA[71][29], DATA[71][15], DATA[71][1], DATA[70][250], DATA[70][236], DATA[70][222], DATA[70][208], DATA[70][180], DATA[70][166], DATA[70][152], DATA[70][138], DATA[70][120], DATA[70][106], DATA[70][92], DATA[70][78], DATA[70][50], DATA[70][36], DATA[70][22], DATA[70][8], DATA[70][243], DATA[70][229], DATA[70][215], DATA[70][201], DATA[70][173], DATA[70][159], DATA[70][145], DATA[70][131], DATA[70][113], DATA[70][99], DATA[70][85], DATA[70][71], DATA[70][43], DATA[70][29], DATA[70][15], DATA[70][1], DATA[69][250], DATA[69][236], DATA[69][222], DATA[69][208], DATA[69][180], DATA[69][166], DATA[69][152], DATA[69][138], DATA[69][120], DATA[69][106], DATA[69][92], DATA[69][78], DATA[69][50], DATA[69][36], DATA[69][22], DATA[69][8], DATA[69][243], DATA[69][229], DATA[69][215], DATA[69][201], DATA[69][173], DATA[69][159], DATA[69][145], DATA[69][131], DATA[69][113], DATA[69][99], DATA[69][85], DATA[69][71], DATA[69][43], DATA[69][29], DATA[69][15], DATA[69][1], DATA[68][250], DATA[68][236], DATA[68][222], DATA[68][208], DATA[68][180], DATA[68][166], DATA[68][152], DATA[68][138], DATA[68][120], DATA[68][106], DATA[68][92], DATA[68][78], DATA[68][50], DATA[68][36], DATA[68][22], DATA[68][8], DATA[68][243], DATA[68][229], DATA[68][215], DATA[68][201], DATA[68][173], DATA[68][159], DATA[68][145], DATA[68][131], DATA[68][113], DATA[68][99], DATA[68][85], DATA[68][71], DATA[68][43], DATA[68][29], DATA[68][15], DATA[68][1], DATA[71][251], DATA[71][237], DATA[71][223], DATA[71][209], DATA[71][181], DATA[71][167], DATA[71][153], DATA[71][139], DATA[71][121], DATA[71][107], DATA[71][93], DATA[71][79], DATA[71][51], DATA[71][37], DATA[71][23], DATA[71][9], DATA[71][244], DATA[71][230], DATA[71][216], DATA[71][202], DATA[71][174], DATA[71][160], DATA[71][146], DATA[71][132], DATA[71][114], DATA[71][100], DATA[71][86], DATA[71][72], DATA[71][44], DATA[71][30], DATA[71][16], DATA[71][2], DATA[70][251], DATA[70][237], DATA[70][223], DATA[70][209], DATA[70][181], DATA[70][167], DATA[70][153], DATA[70][139], DATA[70][121], DATA[70][107], DATA[70][93], DATA[70][79], DATA[70][51], DATA[70][37], DATA[70][23], DATA[70][9], DATA[70][244], DATA[70][230], DATA[70][216], DATA[70][202], DATA[70][174], DATA[70][160], DATA[70][146], DATA[70][132], DATA[70][114], DATA[70][100], DATA[70][86], DATA[70][72], DATA[70][44], DATA[70][30], DATA[70][16], DATA[70][2], DATA[69][251], DATA[69][237], DATA[69][223], DATA[69][209], DATA[69][181], DATA[69][167], DATA[69][153], DATA[69][139], DATA[69][121], DATA[69][107], DATA[69][93], DATA[69][79], DATA[69][51], DATA[69][37], DATA[69][23], DATA[69][9], DATA[69][244], DATA[69][230], DATA[69][216], DATA[69][202], DATA[69][174], DATA[69][160], DATA[69][146], DATA[69][132], DATA[69][114], DATA[69][100], DATA[69][86], DATA[69][72], DATA[69][44], DATA[69][30], DATA[69][16], DATA[69][2], DATA[68][251], DATA[68][237], DATA[68][223], DATA[68][209], DATA[68][181], DATA[68][167], DATA[68][153], DATA[68][139], DATA[68][121], DATA[68][107], DATA[68][93], DATA[68][79], DATA[68][51], DATA[68][37], DATA[68][23], DATA[68][9], DATA[68][244], DATA[68][230], DATA[68][216], DATA[68][202], DATA[68][174], DATA[68][160], DATA[68][146], DATA[68][132], DATA[68][114], DATA[68][100], DATA[68][86], DATA[68][72], DATA[68][44], DATA[68][30], DATA[68][16], DATA[68][2], DATA[71][252], DATA[71][238], DATA[71][224], DATA[71][210], DATA[71][182], DATA[71][168], DATA[71][154], DATA[71][140], DATA[71][122], DATA[71][108], DATA[71][94], DATA[71][80], DATA[71][52], DATA[71][38], DATA[71][24], DATA[71][10], DATA[71][245], DATA[71][231], DATA[71][217], DATA[71][203], DATA[71][175], DATA[71][161], DATA[71][147], DATA[71][133], DATA[71][115], DATA[71][101], DATA[71][87], DATA[71][73], DATA[71][45], DATA[71][31], DATA[71][17], DATA[71][3], DATA[70][252], DATA[70][238], DATA[70][224], DATA[70][210], DATA[70][182], DATA[70][168], DATA[70][154], DATA[70][140], DATA[70][122], DATA[70][108], DATA[70][94], DATA[70][80], DATA[70][52], DATA[70][38], DATA[70][24], DATA[70][10], DATA[70][245], DATA[70][231], DATA[70][217], DATA[70][203], DATA[70][175], DATA[70][161], DATA[70][147], DATA[70][133], DATA[70][115], DATA[70][101], DATA[70][87], DATA[70][73], DATA[70][45], DATA[70][31], DATA[70][17], DATA[70][3], DATA[69][252], DATA[69][238], DATA[69][224], DATA[69][210], DATA[69][182], DATA[69][168], DATA[69][154], DATA[69][140], DATA[69][122], DATA[69][108], DATA[69][94], DATA[69][80], DATA[69][52], DATA[69][38], DATA[69][24], DATA[69][10], DATA[69][245], DATA[69][231], DATA[69][217], DATA[69][203], DATA[69][175], DATA[69][161], DATA[69][147], DATA[69][133], DATA[69][115], DATA[69][101], DATA[69][87], DATA[69][73], DATA[69][45], DATA[69][31], DATA[69][17], DATA[69][3], DATA[68][252], DATA[68][238], DATA[68][224], DATA[68][210], DATA[68][182], DATA[68][168], DATA[68][154], DATA[68][140], DATA[68][122], DATA[68][108], DATA[68][94], DATA[68][80], DATA[68][52], DATA[68][38], DATA[68][24], DATA[68][10], DATA[68][245], DATA[68][231], DATA[68][217], DATA[68][203], DATA[68][175], DATA[68][161], DATA[68][147], DATA[68][133], DATA[68][115], DATA[68][101], DATA[68][87], DATA[68][73], DATA[68][45], DATA[68][31], DATA[68][17], DATA[68][3], DATA[71][253], DATA[71][239], DATA[71][225], DATA[71][211], DATA[71][183], DATA[71][169], DATA[71][155], DATA[71][141], DATA[71][123], DATA[71][109], DATA[71][95], DATA[71][81], DATA[71][53], DATA[71][39], DATA[71][25], DATA[71][11], DATA[71][246], DATA[71][232], DATA[71][218], DATA[71][204], DATA[71][176], DATA[71][162], DATA[71][148], DATA[71][134], DATA[71][116], DATA[71][102], DATA[71][88], DATA[71][74], DATA[71][46], DATA[71][32], DATA[71][18], DATA[71][4], DATA[70][253], DATA[70][239], DATA[70][225], DATA[70][211], DATA[70][183], DATA[70][169], DATA[70][155], DATA[70][141], DATA[70][123], DATA[70][109], DATA[70][95], DATA[70][81], DATA[70][53], DATA[70][39], DATA[70][25], DATA[70][11], DATA[70][246], DATA[70][232], DATA[70][218], DATA[70][204], DATA[70][176], DATA[70][162], DATA[70][148], DATA[70][134], DATA[70][116], DATA[70][102], DATA[70][88], DATA[70][74], DATA[70][46], DATA[70][32], DATA[70][18], DATA[70][4], DATA[69][253], DATA[69][239], DATA[69][225], DATA[69][211], DATA[69][183], DATA[69][169], DATA[69][155], DATA[69][141], DATA[69][123], DATA[69][109], DATA[69][95], DATA[69][81], DATA[69][53], DATA[69][39], DATA[69][25], DATA[69][11], DATA[69][246], DATA[69][232], DATA[69][218], DATA[69][204], DATA[69][176], DATA[69][162], DATA[69][148], DATA[69][134], DATA[69][116], DATA[69][102], DATA[69][88], DATA[69][74], DATA[69][46], DATA[69][32], DATA[69][18], DATA[69][4], DATA[68][253], DATA[68][239], DATA[68][225], DATA[68][211], DATA[68][183], DATA[68][169], DATA[68][155], DATA[68][141], DATA[68][123], DATA[68][109], DATA[68][95], DATA[68][81], DATA[68][53], DATA[68][39], DATA[68][25], DATA[68][11], DATA[68][246], DATA[68][232], DATA[68][218], DATA[68][204], DATA[68][176], DATA[68][162], DATA[68][148], DATA[68][134], DATA[68][116], DATA[68][102], DATA[68][88], DATA[68][74], DATA[68][46], DATA[68][32], DATA[68][18], DATA[68][4], DATA[71][254], DATA[71][240], DATA[71][226], DATA[71][212], DATA[71][184], DATA[71][170], DATA[71][156], DATA[71][142], DATA[71][124], DATA[71][110], DATA[71][96], DATA[71][82], DATA[71][54], DATA[71][40], DATA[71][26], DATA[71][12], DATA[71][247], DATA[71][233], DATA[71][219], DATA[71][205], DATA[71][177], DATA[71][163], DATA[71][149], DATA[71][135], DATA[71][117], DATA[71][103], DATA[71][89], DATA[71][75], DATA[71][47], DATA[71][33], DATA[71][19], DATA[71][5], DATA[70][254], DATA[70][240], DATA[70][226], DATA[70][212], DATA[70][184], DATA[70][170], DATA[70][156], DATA[70][142], DATA[70][124], DATA[70][110], DATA[70][96], DATA[70][82], DATA[70][54], DATA[70][40], DATA[70][26], DATA[70][12], DATA[70][247], DATA[70][233], DATA[70][219], DATA[70][205], DATA[70][177], DATA[70][163], DATA[70][149], DATA[70][135], DATA[70][117], DATA[70][103], DATA[70][89], DATA[70][75], DATA[70][47], DATA[70][33], DATA[70][19], DATA[70][5], DATA[69][254], DATA[69][240], DATA[69][226], DATA[69][212], DATA[69][184], DATA[69][170], DATA[69][156], DATA[69][142], DATA[69][124], DATA[69][110], DATA[69][96], DATA[69][82], DATA[69][54], DATA[69][40], DATA[69][26], DATA[69][12], DATA[69][247], DATA[69][233], DATA[69][219], DATA[69][205], DATA[69][177], DATA[69][163], DATA[69][149], DATA[69][135], DATA[69][117], DATA[69][103], DATA[69][89], DATA[69][75], DATA[69][47], DATA[69][33], DATA[69][19], DATA[69][5], DATA[68][254], DATA[68][240], DATA[68][226], DATA[68][212], DATA[68][184], DATA[68][170], DATA[68][156], DATA[68][142], DATA[68][124], DATA[68][110], DATA[68][96], DATA[68][82], DATA[68][54], DATA[68][40], DATA[68][26], DATA[68][12], DATA[68][247], DATA[68][233], DATA[68][219], DATA[68][205], DATA[68][177], DATA[68][163], DATA[68][149], DATA[68][135], DATA[68][117], DATA[68][103], DATA[68][89], DATA[68][75], DATA[68][47], DATA[68][33], DATA[68][19], DATA[68][5], DATA[71][255], DATA[71][241], DATA[71][227], DATA[71][213], DATA[71][185], DATA[71][171], DATA[71][157], DATA[71][143], DATA[71][125], DATA[71][111], DATA[71][97], DATA[71][83], DATA[71][55], DATA[71][41], DATA[71][27], DATA[71][13], DATA[71][248], DATA[71][234], DATA[71][220], DATA[71][206], DATA[71][178], DATA[71][164], DATA[71][150], DATA[71][136], DATA[71][118], DATA[71][104], DATA[71][90], DATA[71][76], DATA[71][48], DATA[71][34], DATA[71][20], DATA[71][6], DATA[70][255], DATA[70][241], DATA[70][227], DATA[70][213], DATA[70][185], DATA[70][171], DATA[70][157], DATA[70][143], DATA[70][125], DATA[70][111], DATA[70][97], DATA[70][83], DATA[70][55], DATA[70][41], DATA[70][27], DATA[70][13], DATA[70][248], DATA[70][234], DATA[70][220], DATA[70][206], DATA[70][178], DATA[70][164], DATA[70][150], DATA[70][136], DATA[70][118], DATA[70][104], DATA[70][90], DATA[70][76], DATA[70][48], DATA[70][34], DATA[70][20], DATA[70][6], DATA[69][255], DATA[69][241], DATA[69][227], DATA[69][213], DATA[69][185], DATA[69][171], DATA[69][157], DATA[69][143], DATA[69][125], DATA[69][111], DATA[69][97], DATA[69][83], DATA[69][55], DATA[69][41], DATA[69][27], DATA[69][13], DATA[69][248], DATA[69][234], DATA[69][220], DATA[69][206], DATA[69][178], DATA[69][164], DATA[69][150], DATA[69][136], DATA[69][118], DATA[69][104], DATA[69][90], DATA[69][76], DATA[69][48], DATA[69][34], DATA[69][20], DATA[69][6], DATA[68][255], DATA[68][241], DATA[68][227], DATA[68][213], DATA[68][185], DATA[68][171], DATA[68][157], DATA[68][143], DATA[68][125], DATA[68][111], DATA[68][97], DATA[68][83], DATA[68][55], DATA[68][41], DATA[68][27], DATA[68][13], DATA[68][248], DATA[68][234], DATA[68][220], DATA[68][206], DATA[68][178], DATA[68][164], DATA[68][150], DATA[68][136], DATA[68][118], DATA[68][104], DATA[68][90], DATA[68][76], DATA[68][48], DATA[68][34], DATA[68][20], DATA[68][6], DATA[67][249], DATA[67][235], DATA[67][221], DATA[67][207], DATA[67][179], DATA[67][165], DATA[67][151], DATA[67][137], DATA[67][119], DATA[67][105], DATA[67][91], DATA[67][77], DATA[67][49], DATA[67][35], DATA[67][21], DATA[67][7], DATA[67][242], DATA[67][228], DATA[67][214], DATA[67][200], DATA[67][172], DATA[67][158], DATA[67][144], DATA[67][130], DATA[67][112], DATA[67][98], DATA[67][84], DATA[67][70], DATA[67][42], DATA[67][28], DATA[67][14], DATA[67][0], DATA[66][249], DATA[66][235], DATA[66][221], DATA[66][207], DATA[66][179], DATA[66][165], DATA[66][151], DATA[66][137], DATA[66][119], DATA[66][105], DATA[66][91], DATA[66][77], DATA[66][49], DATA[66][35], DATA[66][21], DATA[66][7], DATA[66][242], DATA[66][228], DATA[66][214], DATA[66][200], DATA[66][172], DATA[66][158], DATA[66][144], DATA[66][130], DATA[66][112], DATA[66][98], DATA[66][84], DATA[66][70], DATA[66][42], DATA[66][28], DATA[66][14], DATA[66][0], DATA[65][249], DATA[65][235], DATA[65][221], DATA[65][207], DATA[65][179], DATA[65][165], DATA[65][151], DATA[65][137], DATA[65][119], DATA[65][105], DATA[65][91], DATA[65][77], DATA[65][49], DATA[65][35], DATA[65][21], DATA[65][7], DATA[65][242], DATA[65][228], DATA[65][214], DATA[65][200], DATA[65][172], DATA[65][158], DATA[65][144], DATA[65][130], DATA[65][112], DATA[65][98], DATA[65][84], DATA[65][70], DATA[65][42], DATA[65][28], DATA[65][14], DATA[65][0], DATA[64][249], DATA[64][235], DATA[64][221], DATA[64][207], DATA[64][179], DATA[64][165], DATA[64][151], DATA[64][137], DATA[64][119], DATA[64][105], DATA[64][91], DATA[64][77], DATA[64][49], DATA[64][35], DATA[64][21], DATA[64][7], DATA[64][242], DATA[64][228], DATA[64][214], DATA[64][200], DATA[64][172], DATA[64][158], DATA[64][144], DATA[64][130], DATA[64][112], DATA[64][98], DATA[64][84], DATA[64][70], DATA[64][42], DATA[64][28], DATA[64][14], DATA[64][0], DATA[67][250], DATA[67][236], DATA[67][222], DATA[67][208], DATA[67][180], DATA[67][166], DATA[67][152], DATA[67][138], DATA[67][120], DATA[67][106], DATA[67][92], DATA[67][78], DATA[67][50], DATA[67][36], DATA[67][22], DATA[67][8], DATA[67][243], DATA[67][229], DATA[67][215], DATA[67][201], DATA[67][173], DATA[67][159], DATA[67][145], DATA[67][131], DATA[67][113], DATA[67][99], DATA[67][85], DATA[67][71], DATA[67][43], DATA[67][29], DATA[67][15], DATA[67][1], DATA[66][250], DATA[66][236], DATA[66][222], DATA[66][208], DATA[66][180], DATA[66][166], DATA[66][152], DATA[66][138], DATA[66][120], DATA[66][106], DATA[66][92], DATA[66][78], DATA[66][50], DATA[66][36], DATA[66][22], DATA[66][8], DATA[66][243], DATA[66][229], DATA[66][215], DATA[66][201], DATA[66][173], DATA[66][159], DATA[66][145], DATA[66][131], DATA[66][113], DATA[66][99], DATA[66][85], DATA[66][71], DATA[66][43], DATA[66][29], DATA[66][15], DATA[66][1], DATA[65][250], DATA[65][236], DATA[65][222], DATA[65][208], DATA[65][180], DATA[65][166], DATA[65][152], DATA[65][138], DATA[65][120], DATA[65][106], DATA[65][92], DATA[65][78], DATA[65][50], DATA[65][36], DATA[65][22], DATA[65][8], DATA[65][243], DATA[65][229], DATA[65][215], DATA[65][201], DATA[65][173], DATA[65][159], DATA[65][145], DATA[65][131], DATA[65][113], DATA[65][99], DATA[65][85], DATA[65][71], DATA[65][43], DATA[65][29], DATA[65][15], DATA[65][1], DATA[64][250], DATA[64][236], DATA[64][222], DATA[64][208], DATA[64][180], DATA[64][166], DATA[64][152], DATA[64][138], DATA[64][120], DATA[64][106], DATA[64][92], DATA[64][78], DATA[64][50], DATA[64][36], DATA[64][22], DATA[64][8], DATA[64][243], DATA[64][229], DATA[64][215], DATA[64][201], DATA[64][173], DATA[64][159], DATA[64][145], DATA[64][131], DATA[64][113], DATA[64][99], DATA[64][85], DATA[64][71], DATA[64][43], DATA[64][29], DATA[64][15], DATA[64][1], DATA[67][251], DATA[67][237], DATA[67][223], DATA[67][209], DATA[67][181], DATA[67][167], DATA[67][153], DATA[67][139], DATA[67][121], DATA[67][107], DATA[67][93], DATA[67][79], DATA[67][51], DATA[67][37], DATA[67][23], DATA[67][9], DATA[67][244], DATA[67][230], DATA[67][216], DATA[67][202], DATA[67][174], DATA[67][160], DATA[67][146], DATA[67][132], DATA[67][114], DATA[67][100], DATA[67][86], DATA[67][72], DATA[67][44], DATA[67][30], DATA[67][16], DATA[67][2], DATA[66][251], DATA[66][237], DATA[66][223], DATA[66][209], DATA[66][181], DATA[66][167], DATA[66][153], DATA[66][139], DATA[66][121], DATA[66][107], DATA[66][93], DATA[66][79], DATA[66][51], DATA[66][37], DATA[66][23], DATA[66][9], DATA[66][244], DATA[66][230], DATA[66][216], DATA[66][202], DATA[66][174], DATA[66][160], DATA[66][146], DATA[66][132], DATA[66][114], DATA[66][100], DATA[66][86], DATA[66][72], DATA[66][44], DATA[66][30], DATA[66][16], DATA[66][2], DATA[65][251], DATA[65][237], DATA[65][223], DATA[65][209], DATA[65][181], DATA[65][167], DATA[65][153], DATA[65][139], DATA[65][121], DATA[65][107], DATA[65][93], DATA[65][79], DATA[65][51], DATA[65][37], DATA[65][23], DATA[65][9], DATA[65][244], DATA[65][230], DATA[65][216], DATA[65][202], DATA[65][174], DATA[65][160], DATA[65][146], DATA[65][132], DATA[65][114], DATA[65][100], DATA[65][86], DATA[65][72], DATA[65][44], DATA[65][30], DATA[65][16], DATA[65][2], DATA[64][251], DATA[64][237], DATA[64][223], DATA[64][209], DATA[64][181], DATA[64][167], DATA[64][153], DATA[64][139], DATA[64][121], DATA[64][107], DATA[64][93], DATA[64][79], DATA[64][51], DATA[64][37], DATA[64][23], DATA[64][9], DATA[64][244], DATA[64][230], DATA[64][216], DATA[64][202], DATA[64][174], DATA[64][160], DATA[64][146], DATA[64][132], DATA[64][114], DATA[64][100], DATA[64][86], DATA[64][72], DATA[64][44], DATA[64][30], DATA[64][16], DATA[64][2], DATA[67][252], DATA[67][238], DATA[67][224], DATA[67][210], DATA[67][182], DATA[67][168], DATA[67][154], DATA[67][140], DATA[67][122], DATA[67][108], DATA[67][94], DATA[67][80], DATA[67][52], DATA[67][38], DATA[67][24], DATA[67][10], DATA[67][245], DATA[67][231], DATA[67][217], DATA[67][203], DATA[67][175], DATA[67][161], DATA[67][147], DATA[67][133], DATA[67][115], DATA[67][101], DATA[67][87], DATA[67][73], DATA[67][45], DATA[67][31], DATA[67][17], DATA[67][3], DATA[66][252], DATA[66][238], DATA[66][224], DATA[66][210], DATA[66][182], DATA[66][168], DATA[66][154], DATA[66][140], DATA[66][122], DATA[66][108], DATA[66][94], DATA[66][80], DATA[66][52], DATA[66][38], DATA[66][24], DATA[66][10], DATA[66][245], DATA[66][231], DATA[66][217], DATA[66][203], DATA[66][175], DATA[66][161], DATA[66][147], DATA[66][133], DATA[66][115], DATA[66][101], DATA[66][87], DATA[66][73], DATA[66][45], DATA[66][31], DATA[66][17], DATA[66][3], DATA[65][252], DATA[65][238], DATA[65][224], DATA[65][210], DATA[65][182], DATA[65][168], DATA[65][154], DATA[65][140], DATA[65][122], DATA[65][108], DATA[65][94], DATA[65][80], DATA[65][52], DATA[65][38], DATA[65][24], DATA[65][10], DATA[65][245], DATA[65][231], DATA[65][217], DATA[65][203], DATA[65][175], DATA[65][161], DATA[65][147], DATA[65][133], DATA[65][115], DATA[65][101], DATA[65][87], DATA[65][73], DATA[65][45], DATA[65][31], DATA[65][17], DATA[65][3], DATA[64][252], DATA[64][238], DATA[64][224], DATA[64][210], DATA[64][182], DATA[64][168], DATA[64][154], DATA[64][140], DATA[64][122], DATA[64][108], DATA[64][94], DATA[64][80], DATA[64][52], DATA[64][38], DATA[64][24], DATA[64][10], DATA[64][245], DATA[64][231], DATA[64][217], DATA[64][203], DATA[64][175], DATA[64][161], DATA[64][147], DATA[64][133], DATA[64][115], DATA[64][101], DATA[64][87], DATA[64][73], DATA[64][45], DATA[64][31], DATA[64][17], DATA[64][3], DATA[67][253], DATA[67][239], DATA[67][225], DATA[67][211], DATA[67][183], DATA[67][169], DATA[67][155], DATA[67][141], DATA[67][123], DATA[67][109], DATA[67][95], DATA[67][81], DATA[67][53], DATA[67][39], DATA[67][25], DATA[67][11], DATA[67][246], DATA[67][232], DATA[67][218], DATA[67][204], DATA[67][176], DATA[67][162], DATA[67][148], DATA[67][134], DATA[67][116], DATA[67][102], DATA[67][88], DATA[67][74], DATA[67][46], DATA[67][32], DATA[67][18], DATA[67][4], DATA[66][253], DATA[66][239], DATA[66][225], DATA[66][211], DATA[66][183], DATA[66][169], DATA[66][155], DATA[66][141], DATA[66][123], DATA[66][109], DATA[66][95], DATA[66][81], DATA[66][53], DATA[66][39], DATA[66][25], DATA[66][11], DATA[66][246], DATA[66][232], DATA[66][218], DATA[66][204], DATA[66][176], DATA[66][162], DATA[66][148], DATA[66][134], DATA[66][116], DATA[66][102], DATA[66][88], DATA[66][74], DATA[66][46], DATA[66][32], DATA[66][18], DATA[66][4], DATA[65][253], DATA[65][239], DATA[65][225], DATA[65][211], DATA[65][183], DATA[65][169], DATA[65][155], DATA[65][141], DATA[65][123], DATA[65][109], DATA[65][95], DATA[65][81], DATA[65][53], DATA[65][39], DATA[65][25], DATA[65][11], DATA[65][246], DATA[65][232], DATA[65][218], DATA[65][204], DATA[65][176], DATA[65][162], DATA[65][148], DATA[65][134], DATA[65][116], DATA[65][102], DATA[65][88], DATA[65][74], DATA[65][46], DATA[65][32], DATA[65][18], DATA[65][4], DATA[64][253], DATA[64][239], DATA[64][225], DATA[64][211], DATA[64][183], DATA[64][169], DATA[64][155], DATA[64][141], DATA[64][123], DATA[64][109], DATA[64][95], DATA[64][81], DATA[64][53], DATA[64][39], DATA[64][25], DATA[64][11], DATA[64][246], DATA[64][232], DATA[64][218], DATA[64][204], DATA[64][176], DATA[64][162], DATA[64][148], DATA[64][134], DATA[64][116], DATA[64][102], DATA[64][88], DATA[64][74], DATA[64][46], DATA[64][32], DATA[64][18], DATA[64][4], DATA[67][254], DATA[67][240], DATA[67][226], DATA[67][212], DATA[67][184], DATA[67][170], DATA[67][156], DATA[67][142], DATA[67][124], DATA[67][110], DATA[67][96], DATA[67][82], DATA[67][54], DATA[67][40], DATA[67][26], DATA[67][12], DATA[67][247], DATA[67][233], DATA[67][219], DATA[67][205], DATA[67][177], DATA[67][163], DATA[67][149], DATA[67][135], DATA[67][117], DATA[67][103], DATA[67][89], DATA[67][75], DATA[67][47], DATA[67][33], DATA[67][19], DATA[67][5], DATA[66][254], DATA[66][240], DATA[66][226], DATA[66][212], DATA[66][184], DATA[66][170], DATA[66][156], DATA[66][142], DATA[66][124], DATA[66][110], DATA[66][96], DATA[66][82], DATA[66][54], DATA[66][40], DATA[66][26], DATA[66][12], DATA[66][247], DATA[66][233], DATA[66][219], DATA[66][205], DATA[66][177], DATA[66][163], DATA[66][149], DATA[66][135], DATA[66][117], DATA[66][103], DATA[66][89], DATA[66][75], DATA[66][47], DATA[66][33], DATA[66][19], DATA[66][5], DATA[65][254], DATA[65][240], DATA[65][226], DATA[65][212], DATA[65][184], DATA[65][170], DATA[65][156], DATA[65][142], DATA[65][124], DATA[65][110], DATA[65][96], DATA[65][82], DATA[65][54], DATA[65][40], DATA[65][26], DATA[65][12], DATA[65][247], DATA[65][233], DATA[65][219], DATA[65][205], DATA[65][177], DATA[65][163], DATA[65][149], DATA[65][135], DATA[65][117], DATA[65][103], DATA[65][89], DATA[65][75], DATA[65][47], DATA[65][33], DATA[65][19], DATA[65][5], DATA[64][254], DATA[64][240], DATA[64][226], DATA[64][212], DATA[64][184], DATA[64][170], DATA[64][156], DATA[64][142], DATA[64][124], DATA[64][110], DATA[64][96], DATA[64][82], DATA[64][54], DATA[64][40], DATA[64][26], DATA[64][12], DATA[64][247], DATA[64][233], DATA[64][219], DATA[64][205], DATA[64][177], DATA[64][163], DATA[64][149], DATA[64][135], DATA[64][117], DATA[64][103], DATA[64][89], DATA[64][75], DATA[64][47], DATA[64][33], DATA[64][19], DATA[64][5], DATA[67][255], DATA[67][241], DATA[67][227], DATA[67][213], DATA[67][185], DATA[67][171], DATA[67][157], DATA[67][143], DATA[67][125], DATA[67][111], DATA[67][97], DATA[67][83], DATA[67][55], DATA[67][41], DATA[67][27], DATA[67][13], DATA[67][248], DATA[67][234], DATA[67][220], DATA[67][206], DATA[67][178], DATA[67][164], DATA[67][150], DATA[67][136], DATA[67][118], DATA[67][104], DATA[67][90], DATA[67][76], DATA[67][48], DATA[67][34], DATA[67][20], DATA[67][6], DATA[66][255], DATA[66][241], DATA[66][227], DATA[66][213], DATA[66][185], DATA[66][171], DATA[66][157], DATA[66][143], DATA[66][125], DATA[66][111], DATA[66][97], DATA[66][83], DATA[66][55], DATA[66][41], DATA[66][27], DATA[66][13], DATA[66][248], DATA[66][234], DATA[66][220], DATA[66][206], DATA[66][178], DATA[66][164], DATA[66][150], DATA[66][136], DATA[66][118], DATA[66][104], DATA[66][90], DATA[66][76], DATA[66][48], DATA[66][34], DATA[66][20], DATA[66][6], DATA[65][255], DATA[65][241], DATA[65][227], DATA[65][213], DATA[65][185], DATA[65][171], DATA[65][157], DATA[65][143], DATA[65][125], DATA[65][111], DATA[65][97], DATA[65][83], DATA[65][55], DATA[65][41], DATA[65][27], DATA[65][13], DATA[65][248], DATA[65][234], DATA[65][220], DATA[65][206], DATA[65][178], DATA[65][164], DATA[65][150], DATA[65][136], DATA[65][118], DATA[65][104], DATA[65][90], DATA[65][76], DATA[65][48], DATA[65][34], DATA[65][20], DATA[65][6], DATA[64][255], DATA[64][241], DATA[64][227], DATA[64][213], DATA[64][185], DATA[64][171], DATA[64][157], DATA[64][143], DATA[64][125], DATA[64][111], DATA[64][97], DATA[64][83], DATA[64][55], DATA[64][41], DATA[64][27], DATA[64][13], DATA[64][248], DATA[64][234], DATA[64][220], DATA[64][206], DATA[64][178], DATA[64][164], DATA[64][150], DATA[64][136], DATA[64][118], DATA[64][104], DATA[64][90], DATA[64][76], DATA[64][48], DATA[64][34], DATA[64][20], DATA[64][6], DATA[63][249], DATA[63][235], DATA[63][221], DATA[63][207], DATA[63][179], DATA[63][165], DATA[63][151], DATA[63][137], DATA[63][119], DATA[63][105], DATA[63][91], DATA[63][77], DATA[63][49], DATA[63][35], DATA[63][21], DATA[63][7], DATA[63][242], DATA[63][228], DATA[63][214], DATA[63][200], DATA[63][172], DATA[63][158], DATA[63][144], DATA[63][130], DATA[63][112], DATA[63][98], DATA[63][84], DATA[63][70], DATA[63][42], DATA[63][28], DATA[63][14], DATA[63][0], DATA[62][249], DATA[62][235], DATA[62][221], DATA[62][207], DATA[62][179], DATA[62][165], DATA[62][151], DATA[62][137], DATA[62][119], DATA[62][105], DATA[62][91], DATA[62][77], DATA[62][49], DATA[62][35], DATA[62][21], DATA[62][7], DATA[62][242], DATA[62][228], DATA[62][214], DATA[62][200], DATA[62][172], DATA[62][158], DATA[62][144], DATA[62][130], DATA[62][112], DATA[62][98], DATA[62][84], DATA[62][70], DATA[62][42], DATA[62][28], DATA[62][14], DATA[62][0], DATA[61][249], DATA[61][235], DATA[61][221], DATA[61][207], DATA[61][179], DATA[61][165], DATA[61][151], DATA[61][137], DATA[61][119], DATA[61][105], DATA[61][91], DATA[61][77], DATA[61][49], DATA[61][35], DATA[61][21], DATA[61][7], DATA[61][242], DATA[61][228], DATA[61][214], DATA[61][200], DATA[61][172], DATA[61][158], DATA[61][144], DATA[61][130], DATA[61][112], DATA[61][98], DATA[61][84], DATA[61][70], DATA[61][42], DATA[61][28], DATA[61][14], DATA[61][0], DATA[60][249], DATA[60][235], DATA[60][221], DATA[60][207], DATA[60][179], DATA[60][165], DATA[60][151], DATA[60][137], DATA[60][119], DATA[60][105], DATA[60][91], DATA[60][77], DATA[60][49], DATA[60][35], DATA[60][21], DATA[60][7], DATA[60][242], DATA[60][228], DATA[60][214], DATA[60][200], DATA[60][172], DATA[60][158], DATA[60][144], DATA[60][130], DATA[60][112], DATA[60][98], DATA[60][84], DATA[60][70], DATA[60][42], DATA[60][28], DATA[60][14], DATA[60][0], DATA[63][250], DATA[63][236], DATA[63][222], DATA[63][208], DATA[63][180], DATA[63][166], DATA[63][152], DATA[63][138], DATA[63][120], DATA[63][106], DATA[63][92], DATA[63][78], DATA[63][50], DATA[63][36], DATA[63][22], DATA[63][8], DATA[63][243], DATA[63][229], DATA[63][215], DATA[63][201], DATA[63][173], DATA[63][159], DATA[63][145], DATA[63][131], DATA[63][113], DATA[63][99], DATA[63][85], DATA[63][71], DATA[63][43], DATA[63][29], DATA[63][15], DATA[63][1], DATA[62][250], DATA[62][236], DATA[62][222], DATA[62][208], DATA[62][180], DATA[62][166], DATA[62][152], DATA[62][138], DATA[62][120], DATA[62][106], DATA[62][92], DATA[62][78], DATA[62][50], DATA[62][36], DATA[62][22], DATA[62][8], DATA[62][243], DATA[62][229], DATA[62][215], DATA[62][201], DATA[62][173], DATA[62][159], DATA[62][145], DATA[62][131], DATA[62][113], DATA[62][99], DATA[62][85], DATA[62][71], DATA[62][43], DATA[62][29], DATA[62][15], DATA[62][1], DATA[61][250], DATA[61][236], DATA[61][222], DATA[61][208], DATA[61][180], DATA[61][166], DATA[61][152], DATA[61][138], DATA[61][120], DATA[61][106], DATA[61][92], DATA[61][78], DATA[61][50], DATA[61][36], DATA[61][22], DATA[61][8], DATA[61][243], DATA[61][229], DATA[61][215], DATA[61][201], DATA[61][173], DATA[61][159], DATA[61][145], DATA[61][131], DATA[61][113], DATA[61][99], DATA[61][85], DATA[61][71], DATA[61][43], DATA[61][29], DATA[61][15], DATA[61][1], DATA[60][250], DATA[60][236], DATA[60][222], DATA[60][208], DATA[60][180], DATA[60][166], DATA[60][152], DATA[60][138], DATA[60][120], DATA[60][106], DATA[60][92], DATA[60][78], DATA[60][50], DATA[60][36], DATA[60][22], DATA[60][8], DATA[60][243], DATA[60][229], DATA[60][215], DATA[60][201], DATA[60][173], DATA[60][159], DATA[60][145], DATA[60][131], DATA[60][113], DATA[60][99], DATA[60][85], DATA[60][71], DATA[60][43], DATA[60][29], DATA[60][15], DATA[60][1], DATA[63][251], DATA[63][237], DATA[63][223], DATA[63][209], DATA[63][181], DATA[63][167], DATA[63][153], DATA[63][139], DATA[63][121], DATA[63][107], DATA[63][93], DATA[63][79], DATA[63][51], DATA[63][37], DATA[63][23], DATA[63][9], DATA[63][244], DATA[63][230], DATA[63][216], DATA[63][202], DATA[63][174], DATA[63][160], DATA[63][146], DATA[63][132], DATA[63][114], DATA[63][100], DATA[63][86], DATA[63][72], DATA[63][44], DATA[63][30], DATA[63][16], DATA[63][2], DATA[62][251], DATA[62][237], DATA[62][223], DATA[62][209], DATA[62][181], DATA[62][167], DATA[62][153], DATA[62][139], DATA[62][121], DATA[62][107], DATA[62][93], DATA[62][79], DATA[62][51], DATA[62][37], DATA[62][23], DATA[62][9], DATA[62][244], DATA[62][230], DATA[62][216], DATA[62][202], DATA[62][174], DATA[62][160], DATA[62][146], DATA[62][132], DATA[62][114], DATA[62][100], DATA[62][86], DATA[62][72], DATA[62][44], DATA[62][30], DATA[62][16], DATA[62][2], DATA[61][251], DATA[61][237], DATA[61][223], DATA[61][209], DATA[61][181], DATA[61][167], DATA[61][153], DATA[61][139], DATA[61][121], DATA[61][107], DATA[61][93], DATA[61][79], DATA[61][51], DATA[61][37], DATA[61][23], DATA[61][9], DATA[61][244], DATA[61][230], DATA[61][216], DATA[61][202], DATA[61][174], DATA[61][160], DATA[61][146], DATA[61][132], DATA[61][114], DATA[61][100], DATA[61][86], DATA[61][72], DATA[61][44], DATA[61][30], DATA[61][16], DATA[61][2], DATA[60][251], DATA[60][237], DATA[60][223], DATA[60][209], DATA[60][181], DATA[60][167], DATA[60][153], DATA[60][139], DATA[60][121], DATA[60][107], DATA[60][93], DATA[60][79], DATA[60][51], DATA[60][37], DATA[60][23], DATA[60][9], DATA[60][244], DATA[60][230], DATA[60][216], DATA[60][202], DATA[60][174], DATA[60][160], DATA[60][146], DATA[60][132], DATA[60][114], DATA[60][100], DATA[60][86], DATA[60][72], DATA[60][44], DATA[60][30], DATA[60][16], DATA[60][2], DATA[63][252], DATA[63][238], DATA[63][224], DATA[63][210], DATA[63][182], DATA[63][168], DATA[63][154], DATA[63][140], DATA[63][122], DATA[63][108], DATA[63][94], DATA[63][80], DATA[63][52], DATA[63][38], DATA[63][24], DATA[63][10], DATA[63][245], DATA[63][231], DATA[63][217], DATA[63][203], DATA[63][175], DATA[63][161], DATA[63][147], DATA[63][133], DATA[63][115], DATA[63][101], DATA[63][87], DATA[63][73], DATA[63][45], DATA[63][31], DATA[63][17], DATA[63][3], DATA[62][252], DATA[62][238], DATA[62][224], DATA[62][210], DATA[62][182], DATA[62][168], DATA[62][154], DATA[62][140], DATA[62][122], DATA[62][108], DATA[62][94], DATA[62][80], DATA[62][52], DATA[62][38], DATA[62][24], DATA[62][10], DATA[62][245], DATA[62][231], DATA[62][217], DATA[62][203], DATA[62][175], DATA[62][161], DATA[62][147], DATA[62][133], DATA[62][115], DATA[62][101], DATA[62][87], DATA[62][73], DATA[62][45], DATA[62][31], DATA[62][17], DATA[62][3], DATA[61][252], DATA[61][238], DATA[61][224], DATA[61][210], DATA[61][182], DATA[61][168], DATA[61][154], DATA[61][140], DATA[61][122], DATA[61][108], DATA[61][94], DATA[61][80], DATA[61][52], DATA[61][38], DATA[61][24], DATA[61][10], DATA[61][245], DATA[61][231], DATA[61][217], DATA[61][203], DATA[61][175], DATA[61][161], DATA[61][147], DATA[61][133], DATA[61][115], DATA[61][101], DATA[61][87], DATA[61][73], DATA[61][45], DATA[61][31], DATA[61][17], DATA[61][3], DATA[60][252], DATA[60][238], DATA[60][224], DATA[60][210], DATA[60][182], DATA[60][168], DATA[60][154], DATA[60][140], DATA[60][122], DATA[60][108], DATA[60][94], DATA[60][80], DATA[60][52], DATA[60][38], DATA[60][24], DATA[60][10], DATA[60][245], DATA[60][231], DATA[60][217], DATA[60][203], DATA[60][175], DATA[60][161], DATA[60][147], DATA[60][133], DATA[60][115], DATA[60][101], DATA[60][87], DATA[60][73], DATA[60][45], DATA[60][31], DATA[60][17], DATA[60][3], DATA[63][253], DATA[63][239], DATA[63][225], DATA[63][211], DATA[63][183], DATA[63][169], DATA[63][155], DATA[63][141], DATA[63][123], DATA[63][109], DATA[63][95], DATA[63][81], DATA[63][53], DATA[63][39], DATA[63][25], DATA[63][11], DATA[63][246], DATA[63][232], DATA[63][218], DATA[63][204], DATA[63][176], DATA[63][162], DATA[63][148], DATA[63][134], DATA[63][116], DATA[63][102], DATA[63][88], DATA[63][74], DATA[63][46], DATA[63][32], DATA[63][18], DATA[63][4], DATA[62][253], DATA[62][239], DATA[62][225], DATA[62][211], DATA[62][183], DATA[62][169], DATA[62][155], DATA[62][141], DATA[62][123], DATA[62][109], DATA[62][95], DATA[62][81], DATA[62][53], DATA[62][39], DATA[62][25], DATA[62][11], DATA[62][246], DATA[62][232], DATA[62][218], DATA[62][204], DATA[62][176], DATA[62][162], DATA[62][148], DATA[62][134], DATA[62][116], DATA[62][102], DATA[62][88], DATA[62][74], DATA[62][46], DATA[62][32], DATA[62][18], DATA[62][4], DATA[61][253], DATA[61][239], DATA[61][225], DATA[61][211], DATA[61][183], DATA[61][169], DATA[61][155], DATA[61][141], DATA[61][123], DATA[61][109], DATA[61][95], DATA[61][81], DATA[61][53], DATA[61][39], DATA[61][25], DATA[61][11], DATA[61][246], DATA[61][232], DATA[61][218], DATA[61][204], DATA[61][176], DATA[61][162], DATA[61][148], DATA[61][134], DATA[61][116], DATA[61][102], DATA[61][88], DATA[61][74], DATA[61][46], DATA[61][32], DATA[61][18], DATA[61][4], DATA[60][253], DATA[60][239], DATA[60][225], DATA[60][211], DATA[60][183], DATA[60][169], DATA[60][155], DATA[60][141], DATA[60][123], DATA[60][109], DATA[60][95], DATA[60][81], DATA[60][53], DATA[60][39], DATA[60][25], DATA[60][11], DATA[60][246], DATA[60][232], DATA[60][218], DATA[60][204], DATA[60][176], DATA[60][162], DATA[60][148], DATA[60][134], DATA[60][116], DATA[60][102], DATA[60][88], DATA[60][74], DATA[60][46], DATA[60][32], DATA[60][18], DATA[60][4], DATA[63][254], DATA[63][240], DATA[63][226], DATA[63][212], DATA[63][184], DATA[63][170], DATA[63][156], DATA[63][142], DATA[63][124], DATA[63][110], DATA[63][96], DATA[63][82], DATA[63][54], DATA[63][40], DATA[63][26], DATA[63][12], DATA[63][247], DATA[63][233], DATA[63][219], DATA[63][205], DATA[63][177], DATA[63][163], DATA[63][149], DATA[63][135], DATA[63][117], DATA[63][103], DATA[63][89], DATA[63][75], DATA[63][47], DATA[63][33], DATA[63][19], DATA[63][5], DATA[62][254], DATA[62][240], DATA[62][226], DATA[62][212], DATA[62][184], DATA[62][170], DATA[62][156], DATA[62][142], DATA[62][124], DATA[62][110], DATA[62][96], DATA[62][82], DATA[62][54], DATA[62][40], DATA[62][26], DATA[62][12], DATA[62][247], DATA[62][233], DATA[62][219], DATA[62][205], DATA[62][177], DATA[62][163], DATA[62][149], DATA[62][135], DATA[62][117], DATA[62][103], DATA[62][89], DATA[62][75], DATA[62][47], DATA[62][33], DATA[62][19], DATA[62][5], DATA[61][254], DATA[61][240], DATA[61][226], DATA[61][212], DATA[61][184], DATA[61][170], DATA[61][156], DATA[61][142], DATA[61][124], DATA[61][110], DATA[61][96], DATA[61][82], DATA[61][54], DATA[61][40], DATA[61][26], DATA[61][12], DATA[61][247], DATA[61][233], DATA[61][219], DATA[61][205], DATA[61][177], DATA[61][163], DATA[61][149], DATA[61][135], DATA[61][117], DATA[61][103], DATA[61][89], DATA[61][75], DATA[61][47], DATA[61][33], DATA[61][19], DATA[61][5], DATA[60][254], DATA[60][240], DATA[60][226], DATA[60][212], DATA[60][184], DATA[60][170], DATA[60][156], DATA[60][142], DATA[60][124], DATA[60][110], DATA[60][96], DATA[60][82], DATA[60][54], DATA[60][40], DATA[60][26], DATA[60][12], DATA[60][247], DATA[60][233], DATA[60][219], DATA[60][205], DATA[60][177], DATA[60][163], DATA[60][149], DATA[60][135], DATA[60][117], DATA[60][103], DATA[60][89], DATA[60][75], DATA[60][47], DATA[60][33], DATA[60][19], DATA[60][5], DATA[63][255], DATA[63][241], DATA[63][227], DATA[63][213], DATA[63][185], DATA[63][171], DATA[63][157], DATA[63][143], DATA[63][125], DATA[63][111], DATA[63][97], DATA[63][83], DATA[63][55], DATA[63][41], DATA[63][27], DATA[63][13], DATA[63][248], DATA[63][234], DATA[63][220], DATA[63][206], DATA[63][178], DATA[63][164], DATA[63][150], DATA[63][136], DATA[63][118], DATA[63][104], DATA[63][90], DATA[63][76], DATA[63][48], DATA[63][34], DATA[63][20], DATA[63][6], DATA[62][255], DATA[62][241], DATA[62][227], DATA[62][213], DATA[62][185], DATA[62][171], DATA[62][157], DATA[62][143], DATA[62][125], DATA[62][111], DATA[62][97], DATA[62][83], DATA[62][55], DATA[62][41], DATA[62][27], DATA[62][13], DATA[62][248], DATA[62][234], DATA[62][220], DATA[62][206], DATA[62][178], DATA[62][164], DATA[62][150], DATA[62][136], DATA[62][118], DATA[62][104], DATA[62][90], DATA[62][76], DATA[62][48], DATA[62][34], DATA[62][20], DATA[62][6], DATA[61][255], DATA[61][241], DATA[61][227], DATA[61][213], DATA[61][185], DATA[61][171], DATA[61][157], DATA[61][143], DATA[61][125], DATA[61][111], DATA[61][97], DATA[61][83], DATA[61][55], DATA[61][41], DATA[61][27], DATA[61][13], DATA[61][248], DATA[61][234], DATA[61][220], DATA[61][206], DATA[61][178], DATA[61][164], DATA[61][150], DATA[61][136], DATA[61][118], DATA[61][104], DATA[61][90], DATA[61][76], DATA[61][48], DATA[61][34], DATA[61][20], DATA[61][6], DATA[60][255], DATA[60][241], DATA[60][227], DATA[60][213], DATA[60][185], DATA[60][171], DATA[60][157], DATA[60][143], DATA[60][125], DATA[60][111], DATA[60][97], DATA[60][83], DATA[60][55], DATA[60][41], DATA[60][27], DATA[60][13], DATA[60][248], DATA[60][234], DATA[60][220], DATA[60][206], DATA[60][178], DATA[60][164], DATA[60][150], DATA[60][136], DATA[60][118], DATA[60][104], DATA[60][90], DATA[60][76], DATA[60][48], DATA[60][34], DATA[60][20], DATA[60][6], DATA[59][249], DATA[59][235], DATA[59][221], DATA[59][207], DATA[59][179], DATA[59][165], DATA[59][151], DATA[59][137], DATA[59][119], DATA[59][105], DATA[59][91], DATA[59][77], DATA[59][49], DATA[59][35], DATA[59][21], DATA[59][7], DATA[59][242], DATA[59][228], DATA[59][214], DATA[59][200], DATA[59][172], DATA[59][158], DATA[59][144], DATA[59][130], DATA[59][112], DATA[59][98], DATA[59][84], DATA[59][70], DATA[59][42], DATA[59][28], DATA[59][14], DATA[59][0], DATA[58][249], DATA[58][235], DATA[58][221], DATA[58][207], DATA[58][179], DATA[58][165], DATA[58][151], DATA[58][137], DATA[58][119], DATA[58][105], DATA[58][91], DATA[58][77], DATA[58][49], DATA[58][35], DATA[58][21], DATA[58][7], DATA[58][242], DATA[58][228], DATA[58][214], DATA[58][200], DATA[58][172], DATA[58][158], DATA[58][144], DATA[58][130], DATA[58][112], DATA[58][98], DATA[58][84], DATA[58][70], DATA[58][42], DATA[58][28], DATA[58][14], DATA[58][0], DATA[57][249], DATA[57][235], DATA[57][221], DATA[57][207], DATA[57][179], DATA[57][165], DATA[57][151], DATA[57][137], DATA[57][119], DATA[57][105], DATA[57][91], DATA[57][77], DATA[57][49], DATA[57][35], DATA[57][21], DATA[57][7], DATA[57][242], DATA[57][228], DATA[57][214], DATA[57][200], DATA[57][172], DATA[57][158], DATA[57][144], DATA[57][130], DATA[57][112], DATA[57][98], DATA[57][84], DATA[57][70], DATA[57][42], DATA[57][28], DATA[57][14], DATA[57][0], DATA[56][249], DATA[56][235], DATA[56][221], DATA[56][207], DATA[56][179], DATA[56][165], DATA[56][151], DATA[56][137], DATA[56][119], DATA[56][105], DATA[56][91], DATA[56][77], DATA[56][49], DATA[56][35], DATA[56][21], DATA[56][7], DATA[56][242], DATA[56][228], DATA[56][214], DATA[56][200], DATA[56][172], DATA[56][158], DATA[56][144], DATA[56][130], DATA[56][112], DATA[56][98], DATA[56][84], DATA[56][70], DATA[56][42], DATA[56][28], DATA[56][14], DATA[56][0], DATA[59][250], DATA[59][236], DATA[59][222], DATA[59][208], DATA[59][180], DATA[59][166], DATA[59][152], DATA[59][138], DATA[59][120], DATA[59][106], DATA[59][92], DATA[59][78], DATA[59][50], DATA[59][36], DATA[59][22], DATA[59][8], DATA[59][243], DATA[59][229], DATA[59][215], DATA[59][201], DATA[59][173], DATA[59][159], DATA[59][145], DATA[59][131], DATA[59][113], DATA[59][99], DATA[59][85], DATA[59][71], DATA[59][43], DATA[59][29], DATA[59][15], DATA[59][1], DATA[58][250], DATA[58][236], DATA[58][222], DATA[58][208], DATA[58][180], DATA[58][166], DATA[58][152], DATA[58][138], DATA[58][120], DATA[58][106], DATA[58][92], DATA[58][78], DATA[58][50], DATA[58][36], DATA[58][22], DATA[58][8], DATA[58][243], DATA[58][229], DATA[58][215], DATA[58][201], DATA[58][173], DATA[58][159], DATA[58][145], DATA[58][131], DATA[58][113], DATA[58][99], DATA[58][85], DATA[58][71], DATA[58][43], DATA[58][29], DATA[58][15], DATA[58][1], DATA[57][250], DATA[57][236], DATA[57][222], DATA[57][208], DATA[57][180], DATA[57][166], DATA[57][152], DATA[57][138], DATA[57][120], DATA[57][106], DATA[57][92], DATA[57][78], DATA[57][50], DATA[57][36], DATA[57][22], DATA[57][8], DATA[57][243], DATA[57][229], DATA[57][215], DATA[57][201], DATA[57][173], DATA[57][159], DATA[57][145], DATA[57][131], DATA[57][113], DATA[57][99], DATA[57][85], DATA[57][71], DATA[57][43], DATA[57][29], DATA[57][15], DATA[57][1], DATA[56][250], DATA[56][236], DATA[56][222], DATA[56][208], DATA[56][180], DATA[56][166], DATA[56][152], DATA[56][138], DATA[56][120], DATA[56][106], DATA[56][92], DATA[56][78], DATA[56][50], DATA[56][36], DATA[56][22], DATA[56][8], DATA[56][243], DATA[56][229], DATA[56][215], DATA[56][201], DATA[56][173], DATA[56][159], DATA[56][145], DATA[56][131], DATA[56][113], DATA[56][99], DATA[56][85], DATA[56][71], DATA[56][43], DATA[56][29], DATA[56][15], DATA[56][1], DATA[59][251], DATA[59][237], DATA[59][223], DATA[59][209], DATA[59][181], DATA[59][167], DATA[59][153], DATA[59][139], DATA[59][121], DATA[59][107], DATA[59][93], DATA[59][79], DATA[59][51], DATA[59][37], DATA[59][23], DATA[59][9], DATA[59][244], DATA[59][230], DATA[59][216], DATA[59][202], DATA[59][174], DATA[59][160], DATA[59][146], DATA[59][132], DATA[59][114], DATA[59][100], DATA[59][86], DATA[59][72], DATA[59][44], DATA[59][30], DATA[59][16], DATA[59][2], DATA[58][251], DATA[58][237], DATA[58][223], DATA[58][209], DATA[58][181], DATA[58][167], DATA[58][153], DATA[58][139], DATA[58][121], DATA[58][107], DATA[58][93], DATA[58][79], DATA[58][51], DATA[58][37], DATA[58][23], DATA[58][9], DATA[58][244], DATA[58][230], DATA[58][216], DATA[58][202], DATA[58][174], DATA[58][160], DATA[58][146], DATA[58][132], DATA[58][114], DATA[58][100], DATA[58][86], DATA[58][72], DATA[58][44], DATA[58][30], DATA[58][16], DATA[58][2], DATA[57][251], DATA[57][237], DATA[57][223], DATA[57][209], DATA[57][181], DATA[57][167], DATA[57][153], DATA[57][139], DATA[57][121], DATA[57][107], DATA[57][93], DATA[57][79], DATA[57][51], DATA[57][37], DATA[57][23], DATA[57][9], DATA[57][244], DATA[57][230], DATA[57][216], DATA[57][202], DATA[57][174], DATA[57][160], DATA[57][146], DATA[57][132], DATA[57][114], DATA[57][100], DATA[57][86], DATA[57][72], DATA[57][44], DATA[57][30], DATA[57][16], DATA[57][2], DATA[56][251], DATA[56][237], DATA[56][223], DATA[56][209], DATA[56][181], DATA[56][167], DATA[56][153], DATA[56][139], DATA[56][121], DATA[56][107], DATA[56][93], DATA[56][79], DATA[56][51], DATA[56][37], DATA[56][23], DATA[56][9], DATA[56][244], DATA[56][230], DATA[56][216], DATA[56][202], DATA[56][174], DATA[56][160], DATA[56][146], DATA[56][132], DATA[56][114], DATA[56][100], DATA[56][86], DATA[56][72], DATA[56][44], DATA[56][30], DATA[56][16], DATA[56][2], DATA[59][252], DATA[59][238], DATA[59][224], DATA[59][210], DATA[59][182], DATA[59][168], DATA[59][154], DATA[59][140], DATA[59][122], DATA[59][108], DATA[59][94], DATA[59][80], DATA[59][52], DATA[59][38], DATA[59][24], DATA[59][10], DATA[59][245], DATA[59][231], DATA[59][217], DATA[59][203], DATA[59][175], DATA[59][161], DATA[59][147], DATA[59][133], DATA[59][115], DATA[59][101], DATA[59][87], DATA[59][73], DATA[59][45], DATA[59][31], DATA[59][17], DATA[59][3], DATA[58][252], DATA[58][238], DATA[58][224], DATA[58][210], DATA[58][182], DATA[58][168], DATA[58][154], DATA[58][140], DATA[58][122], DATA[58][108], DATA[58][94], DATA[58][80], DATA[58][52], DATA[58][38], DATA[58][24], DATA[58][10], DATA[58][245], DATA[58][231], DATA[58][217], DATA[58][203], DATA[58][175], DATA[58][161], DATA[58][147], DATA[58][133], DATA[58][115], DATA[58][101], DATA[58][87], DATA[58][73], DATA[58][45], DATA[58][31], DATA[58][17], DATA[58][3], DATA[57][252], DATA[57][238], DATA[57][224], DATA[57][210], DATA[57][182], DATA[57][168], DATA[57][154], DATA[57][140], DATA[57][122], DATA[57][108], DATA[57][94], DATA[57][80], DATA[57][52], DATA[57][38], DATA[57][24], DATA[57][10], DATA[57][245], DATA[57][231], DATA[57][217], DATA[57][203], DATA[57][175], DATA[57][161], DATA[57][147], DATA[57][133], DATA[57][115], DATA[57][101], DATA[57][87], DATA[57][73], DATA[57][45], DATA[57][31], DATA[57][17], DATA[57][3], DATA[56][252], DATA[56][238], DATA[56][224], DATA[56][210], DATA[56][182], DATA[56][168], DATA[56][154], DATA[56][140], DATA[56][122], DATA[56][108], DATA[56][94], DATA[56][80], DATA[56][52], DATA[56][38], DATA[56][24], DATA[56][10], DATA[56][245], DATA[56][231], DATA[56][217], DATA[56][203], DATA[56][175], DATA[56][161], DATA[56][147], DATA[56][133], DATA[56][115], DATA[56][101], DATA[56][87], DATA[56][73], DATA[56][45], DATA[56][31], DATA[56][17], DATA[56][3], DATA[59][253], DATA[59][239], DATA[59][225], DATA[59][211], DATA[59][183], DATA[59][169], DATA[59][155], DATA[59][141], DATA[59][123], DATA[59][109], DATA[59][95], DATA[59][81], DATA[59][53], DATA[59][39], DATA[59][25], DATA[59][11], DATA[59][246], DATA[59][232], DATA[59][218], DATA[59][204], DATA[59][176], DATA[59][162], DATA[59][148], DATA[59][134], DATA[59][116], DATA[59][102], DATA[59][88], DATA[59][74], DATA[59][46], DATA[59][32], DATA[59][18], DATA[59][4], DATA[58][253], DATA[58][239], DATA[58][225], DATA[58][211], DATA[58][183], DATA[58][169], DATA[58][155], DATA[58][141], DATA[58][123], DATA[58][109], DATA[58][95], DATA[58][81], DATA[58][53], DATA[58][39], DATA[58][25], DATA[58][11], DATA[58][246], DATA[58][232], DATA[58][218], DATA[58][204], DATA[58][176], DATA[58][162], DATA[58][148], DATA[58][134], DATA[58][116], DATA[58][102], DATA[58][88], DATA[58][74], DATA[58][46], DATA[58][32], DATA[58][18], DATA[58][4], DATA[57][253], DATA[57][239], DATA[57][225], DATA[57][211], DATA[57][183], DATA[57][169], DATA[57][155], DATA[57][141], DATA[57][123], DATA[57][109], DATA[57][95], DATA[57][81], DATA[57][53], DATA[57][39], DATA[57][25], DATA[57][11], DATA[57][246], DATA[57][232], DATA[57][218], DATA[57][204], DATA[57][176], DATA[57][162], DATA[57][148], DATA[57][134], DATA[57][116], DATA[57][102], DATA[57][88], DATA[57][74], DATA[57][46], DATA[57][32], DATA[57][18], DATA[57][4], DATA[56][253], DATA[56][239], DATA[56][225], DATA[56][211], DATA[56][183], DATA[56][169], DATA[56][155], DATA[56][141], DATA[56][123], DATA[56][109], DATA[56][95], DATA[56][81], DATA[56][53], DATA[56][39], DATA[56][25], DATA[56][11], DATA[56][246], DATA[56][232], DATA[56][218], DATA[56][204], DATA[56][176], DATA[56][162], DATA[56][148], DATA[56][134], DATA[56][116], DATA[56][102], DATA[56][88], DATA[56][74], DATA[56][46], DATA[56][32], DATA[56][18], DATA[56][4], DATA[59][254], DATA[59][240], DATA[59][226], DATA[59][212], DATA[59][184], DATA[59][170], DATA[59][156], DATA[59][142], DATA[59][124], DATA[59][110], DATA[59][96], DATA[59][82], DATA[59][54], DATA[59][40], DATA[59][26], DATA[59][12], DATA[59][247], DATA[59][233], DATA[59][219], DATA[59][205], DATA[59][177], DATA[59][163], DATA[59][149], DATA[59][135], DATA[59][117], DATA[59][103], DATA[59][89], DATA[59][75], DATA[59][47], DATA[59][33], DATA[59][19], DATA[59][5], DATA[58][254], DATA[58][240], DATA[58][226], DATA[58][212], DATA[58][184], DATA[58][170], DATA[58][156], DATA[58][142], DATA[58][124], DATA[58][110], DATA[58][96], DATA[58][82], DATA[58][54], DATA[58][40], DATA[58][26], DATA[58][12], DATA[58][247], DATA[58][233], DATA[58][219], DATA[58][205], DATA[58][177], DATA[58][163], DATA[58][149], DATA[58][135], DATA[58][117], DATA[58][103], DATA[58][89], DATA[58][75], DATA[58][47], DATA[58][33], DATA[58][19], DATA[58][5], DATA[57][254], DATA[57][240], DATA[57][226], DATA[57][212], DATA[57][184], DATA[57][170], DATA[57][156], DATA[57][142], DATA[57][124], DATA[57][110], DATA[57][96], DATA[57][82], DATA[57][54], DATA[57][40], DATA[57][26], DATA[57][12], DATA[57][247], DATA[57][233], DATA[57][219], DATA[57][205], DATA[57][177], DATA[57][163], DATA[57][149], DATA[57][135], DATA[57][117], DATA[57][103], DATA[57][89], DATA[57][75], DATA[57][47], DATA[57][33], DATA[57][19], DATA[57][5], DATA[56][254], DATA[56][240], DATA[56][226], DATA[56][212], DATA[56][184], DATA[56][170], DATA[56][156], DATA[56][142], DATA[56][124], DATA[56][110], DATA[56][96], DATA[56][82], DATA[56][54], DATA[56][40], DATA[56][26], DATA[56][12], DATA[56][247], DATA[56][233], DATA[56][219], DATA[56][205], DATA[56][177], DATA[56][163], DATA[56][149], DATA[56][135], DATA[56][117], DATA[56][103], DATA[56][89], DATA[56][75], DATA[56][47], DATA[56][33], DATA[56][19], DATA[56][5], DATA[59][255], DATA[59][241], DATA[59][227], DATA[59][213], DATA[59][185], DATA[59][171], DATA[59][157], DATA[59][143], DATA[59][125], DATA[59][111], DATA[59][97], DATA[59][83], DATA[59][55], DATA[59][41], DATA[59][27], DATA[59][13], DATA[59][248], DATA[59][234], DATA[59][220], DATA[59][206], DATA[59][178], DATA[59][164], DATA[59][150], DATA[59][136], DATA[59][118], DATA[59][104], DATA[59][90], DATA[59][76], DATA[59][48], DATA[59][34], DATA[59][20], DATA[59][6], DATA[58][255], DATA[58][241], DATA[58][227], DATA[58][213], DATA[58][185], DATA[58][171], DATA[58][157], DATA[58][143], DATA[58][125], DATA[58][111], DATA[58][97], DATA[58][83], DATA[58][55], DATA[58][41], DATA[58][27], DATA[58][13], DATA[58][248], DATA[58][234], DATA[58][220], DATA[58][206], DATA[58][178], DATA[58][164], DATA[58][150], DATA[58][136], DATA[58][118], DATA[58][104], DATA[58][90], DATA[58][76], DATA[58][48], DATA[58][34], DATA[58][20], DATA[58][6], DATA[57][255], DATA[57][241], DATA[57][227], DATA[57][213], DATA[57][185], DATA[57][171], DATA[57][157], DATA[57][143], DATA[57][125], DATA[57][111], DATA[57][97], DATA[57][83], DATA[57][55], DATA[57][41], DATA[57][27], DATA[57][13], DATA[57][248], DATA[57][234], DATA[57][220], DATA[57][206], DATA[57][178], DATA[57][164], DATA[57][150], DATA[57][136], DATA[57][118], DATA[57][104], DATA[57][90], DATA[57][76], DATA[57][48], DATA[57][34], DATA[57][20], DATA[57][6], DATA[56][255], DATA[56][241], DATA[56][227], DATA[56][213], DATA[56][185], DATA[56][171], DATA[56][157], DATA[56][143], DATA[56][125], DATA[56][111], DATA[56][97], DATA[56][83], DATA[56][55], DATA[56][41], DATA[56][27], DATA[56][13], DATA[56][248], DATA[56][234], DATA[56][220], DATA[56][206], DATA[56][178], DATA[56][164], DATA[56][150], DATA[56][136], DATA[56][118], DATA[56][104], DATA[56][90], DATA[56][76], DATA[56][48], DATA[56][34], DATA[56][20], DATA[56][6], DATA[55][249], DATA[55][235], DATA[55][221], DATA[55][207], DATA[55][179], DATA[55][165], DATA[55][151], DATA[55][137], DATA[55][119], DATA[55][105], DATA[55][91], DATA[55][77], DATA[55][49], DATA[55][35], DATA[55][21], DATA[55][7], DATA[55][242], DATA[55][228], DATA[55][214], DATA[55][200], DATA[55][172], DATA[55][158], DATA[55][144], DATA[55][130], DATA[55][112], DATA[55][98], DATA[55][84], DATA[55][70], DATA[55][42], DATA[55][28], DATA[55][14], DATA[55][0], DATA[54][249], DATA[54][235], DATA[54][221], DATA[54][207], DATA[54][179], DATA[54][165], DATA[54][151], DATA[54][137], DATA[54][119], DATA[54][105], DATA[54][91], DATA[54][77], DATA[54][49], DATA[54][35], DATA[54][21], DATA[54][7], DATA[54][242], DATA[54][228], DATA[54][214], DATA[54][200], DATA[54][172], DATA[54][158], DATA[54][144], DATA[54][130], DATA[54][112], DATA[54][98], DATA[54][84], DATA[54][70], DATA[54][42], DATA[54][28], DATA[54][14], DATA[54][0], DATA[53][249], DATA[53][235], DATA[53][221], DATA[53][207], DATA[53][179], DATA[53][165], DATA[53][151], DATA[53][137], DATA[53][119], DATA[53][105], DATA[53][91], DATA[53][77], DATA[53][49], DATA[53][35], DATA[53][21], DATA[53][7], DATA[53][242], DATA[53][228], DATA[53][214], DATA[53][200], DATA[53][172], DATA[53][158], DATA[53][144], DATA[53][130], DATA[53][112], DATA[53][98], DATA[53][84], DATA[53][70], DATA[53][42], DATA[53][28], DATA[53][14], DATA[53][0], DATA[52][249], DATA[52][235], DATA[52][221], DATA[52][207], DATA[52][179], DATA[52][165], DATA[52][151], DATA[52][137], DATA[52][119], DATA[52][105], DATA[52][91], DATA[52][77], DATA[52][49], DATA[52][35], DATA[52][21], DATA[52][7], DATA[52][242], DATA[52][228], DATA[52][214], DATA[52][200], DATA[52][172], DATA[52][158], DATA[52][144], DATA[52][130], DATA[52][112], DATA[52][98], DATA[52][84], DATA[52][70], DATA[52][42], DATA[52][28], DATA[52][14], DATA[52][0], DATA[55][250], DATA[55][236], DATA[55][222], DATA[55][208], DATA[55][180], DATA[55][166], DATA[55][152], DATA[55][138], DATA[55][120], DATA[55][106], DATA[55][92], DATA[55][78], DATA[55][50], DATA[55][36], DATA[55][22], DATA[55][8], DATA[55][243], DATA[55][229], DATA[55][215], DATA[55][201], DATA[55][173], DATA[55][159], DATA[55][145], DATA[55][131], DATA[55][113], DATA[55][99], DATA[55][85], DATA[55][71], DATA[55][43], DATA[55][29], DATA[55][15], DATA[55][1], DATA[54][250], DATA[54][236], DATA[54][222], DATA[54][208], DATA[54][180], DATA[54][166], DATA[54][152], DATA[54][138], DATA[54][120], DATA[54][106], DATA[54][92], DATA[54][78], DATA[54][50], DATA[54][36], DATA[54][22], DATA[54][8], DATA[54][243], DATA[54][229], DATA[54][215], DATA[54][201], DATA[54][173], DATA[54][159], DATA[54][145], DATA[54][131], DATA[54][113], DATA[54][99], DATA[54][85], DATA[54][71], DATA[54][43], DATA[54][29], DATA[54][15], DATA[54][1], DATA[53][250], DATA[53][236], DATA[53][222], DATA[53][208], DATA[53][180], DATA[53][166], DATA[53][152], DATA[53][138], DATA[53][120], DATA[53][106], DATA[53][92], DATA[53][78], DATA[53][50], DATA[53][36], DATA[53][22], DATA[53][8], DATA[53][243], DATA[53][229], DATA[53][215], DATA[53][201], DATA[53][173], DATA[53][159], DATA[53][145], DATA[53][131], DATA[53][113], DATA[53][99], DATA[53][85], DATA[53][71], DATA[53][43], DATA[53][29], DATA[53][15], DATA[53][1], DATA[52][250], DATA[52][236], DATA[52][222], DATA[52][208], DATA[52][180], DATA[52][166], DATA[52][152], DATA[52][138], DATA[52][120], DATA[52][106], DATA[52][92], DATA[52][78], DATA[52][50], DATA[52][36], DATA[52][22], DATA[52][8], DATA[52][243], DATA[52][229], DATA[52][215], DATA[52][201], DATA[52][173], DATA[52][159], DATA[52][145], DATA[52][131], DATA[52][113], DATA[52][99], DATA[52][85], DATA[52][71], DATA[52][43], DATA[52][29], DATA[52][15], DATA[52][1], DATA[55][251], DATA[55][237], DATA[55][223], DATA[55][209], DATA[55][181], DATA[55][167], DATA[55][153], DATA[55][139], DATA[55][121], DATA[55][107], DATA[55][93], DATA[55][79], DATA[55][51], DATA[55][37], DATA[55][23], DATA[55][9], DATA[55][244], DATA[55][230], DATA[55][216], DATA[55][202], DATA[55][174], DATA[55][160], DATA[55][146], DATA[55][132], DATA[55][114], DATA[55][100], DATA[55][86], DATA[55][72], DATA[55][44], DATA[55][30], DATA[55][16], DATA[55][2], DATA[54][251], DATA[54][237], DATA[54][223], DATA[54][209], DATA[54][181], DATA[54][167], DATA[54][153], DATA[54][139], DATA[54][121], DATA[54][107], DATA[54][93], DATA[54][79], DATA[54][51], DATA[54][37], DATA[54][23], DATA[54][9], DATA[54][244], DATA[54][230], DATA[54][216], DATA[54][202], DATA[54][174], DATA[54][160], DATA[54][146], DATA[54][132], DATA[54][114], DATA[54][100], DATA[54][86], DATA[54][72], DATA[54][44], DATA[54][30], DATA[54][16], DATA[54][2], DATA[53][251], DATA[53][237], DATA[53][223], DATA[53][209], DATA[53][181], DATA[53][167], DATA[53][153], DATA[53][139], DATA[53][121], DATA[53][107], DATA[53][93], DATA[53][79], DATA[53][51], DATA[53][37], DATA[53][23], DATA[53][9], DATA[53][244], DATA[53][230], DATA[53][216], DATA[53][202], DATA[53][174], DATA[53][160], DATA[53][146], DATA[53][132], DATA[53][114], DATA[53][100], DATA[53][86], DATA[53][72], DATA[53][44], DATA[53][30], DATA[53][16], DATA[53][2], DATA[52][251], DATA[52][237], DATA[52][223], DATA[52][209], DATA[52][181], DATA[52][167], DATA[52][153], DATA[52][139], DATA[52][121], DATA[52][107], DATA[52][93], DATA[52][79], DATA[52][51], DATA[52][37], DATA[52][23], DATA[52][9], DATA[52][244], DATA[52][230], DATA[52][216], DATA[52][202], DATA[52][174], DATA[52][160], DATA[52][146], DATA[52][132], DATA[52][114], DATA[52][100], DATA[52][86], DATA[52][72], DATA[52][44], DATA[52][30], DATA[52][16], DATA[52][2], DATA[55][252], DATA[55][238], DATA[55][224], DATA[55][210], DATA[55][182], DATA[55][168], DATA[55][154], DATA[55][140], DATA[55][122], DATA[55][108], DATA[55][94], DATA[55][80], DATA[55][52], DATA[55][38], DATA[55][24], DATA[55][10], DATA[55][245], DATA[55][231], DATA[55][217], DATA[55][203], DATA[55][175], DATA[55][161], DATA[55][147], DATA[55][133], DATA[55][115], DATA[55][101], DATA[55][87], DATA[55][73], DATA[55][45], DATA[55][31], DATA[55][17], DATA[55][3], DATA[54][252], DATA[54][238], DATA[54][224], DATA[54][210], DATA[54][182], DATA[54][168], DATA[54][154], DATA[54][140], DATA[54][122], DATA[54][108], DATA[54][94], DATA[54][80], DATA[54][52], DATA[54][38], DATA[54][24], DATA[54][10], DATA[54][245], DATA[54][231], DATA[54][217], DATA[54][203], DATA[54][175], DATA[54][161], DATA[54][147], DATA[54][133], DATA[54][115], DATA[54][101], DATA[54][87], DATA[54][73], DATA[54][45], DATA[54][31], DATA[54][17], DATA[54][3], DATA[53][252], DATA[53][238], DATA[53][224], DATA[53][210], DATA[53][182], DATA[53][168], DATA[53][154], DATA[53][140], DATA[53][122], DATA[53][108], DATA[53][94], DATA[53][80], DATA[53][52], DATA[53][38], DATA[53][24], DATA[53][10], DATA[53][245], DATA[53][231], DATA[53][217], DATA[53][203], DATA[53][175], DATA[53][161], DATA[53][147], DATA[53][133], DATA[53][115], DATA[53][101], DATA[53][87], DATA[53][73], DATA[53][45], DATA[53][31], DATA[53][17], DATA[53][3], DATA[52][252], DATA[52][238], DATA[52][224], DATA[52][210], DATA[52][182], DATA[52][168], DATA[52][154], DATA[52][140], DATA[52][122], DATA[52][108], DATA[52][94], DATA[52][80], DATA[52][52], DATA[52][38], DATA[52][24], DATA[52][10], DATA[52][245], DATA[52][231], DATA[52][217], DATA[52][203], DATA[52][175], DATA[52][161], DATA[52][147], DATA[52][133], DATA[52][115], DATA[52][101], DATA[52][87], DATA[52][73], DATA[52][45], DATA[52][31], DATA[52][17], DATA[52][3], DATA[55][253], DATA[55][239], DATA[55][225], DATA[55][211], DATA[55][183], DATA[55][169], DATA[55][155], DATA[55][141], DATA[55][123], DATA[55][109], DATA[55][95], DATA[55][81], DATA[55][53], DATA[55][39], DATA[55][25], DATA[55][11], DATA[55][246], DATA[55][232], DATA[55][218], DATA[55][204], DATA[55][176], DATA[55][162], DATA[55][148], DATA[55][134], DATA[55][116], DATA[55][102], DATA[55][88], DATA[55][74], DATA[55][46], DATA[55][32], DATA[55][18], DATA[55][4], DATA[54][253], DATA[54][239], DATA[54][225], DATA[54][211], DATA[54][183], DATA[54][169], DATA[54][155], DATA[54][141], DATA[54][123], DATA[54][109], DATA[54][95], DATA[54][81], DATA[54][53], DATA[54][39], DATA[54][25], DATA[54][11], DATA[54][246], DATA[54][232], DATA[54][218], DATA[54][204], DATA[54][176], DATA[54][162], DATA[54][148], DATA[54][134], DATA[54][116], DATA[54][102], DATA[54][88], DATA[54][74], DATA[54][46], DATA[54][32], DATA[54][18], DATA[54][4], DATA[53][253], DATA[53][239], DATA[53][225], DATA[53][211], DATA[53][183], DATA[53][169], DATA[53][155], DATA[53][141], DATA[53][123], DATA[53][109], DATA[53][95], DATA[53][81], DATA[53][53], DATA[53][39], DATA[53][25], DATA[53][11], DATA[53][246], DATA[53][232], DATA[53][218], DATA[53][204], DATA[53][176], DATA[53][162], DATA[53][148], DATA[53][134], DATA[53][116], DATA[53][102], DATA[53][88], DATA[53][74], DATA[53][46], DATA[53][32], DATA[53][18], DATA[53][4], DATA[52][253], DATA[52][239], DATA[52][225], DATA[52][211], DATA[52][183], DATA[52][169], DATA[52][155], DATA[52][141], DATA[52][123], DATA[52][109], DATA[52][95], DATA[52][81], DATA[52][53], DATA[52][39], DATA[52][25], DATA[52][11], DATA[52][246], DATA[52][232], DATA[52][218], DATA[52][204], DATA[52][176], DATA[52][162], DATA[52][148], DATA[52][134], DATA[52][116], DATA[52][102], DATA[52][88], DATA[52][74], DATA[52][46], DATA[52][32], DATA[52][18], DATA[52][4], DATA[55][254], DATA[55][240], DATA[55][226], DATA[55][212], DATA[55][184], DATA[55][170], DATA[55][156], DATA[55][142], DATA[55][124], DATA[55][110], DATA[55][96], DATA[55][82], DATA[55][54], DATA[55][40], DATA[55][26], DATA[55][12], DATA[55][247], DATA[55][233], DATA[55][219], DATA[55][205], DATA[55][177], DATA[55][163], DATA[55][149], DATA[55][135], DATA[55][117], DATA[55][103], DATA[55][89], DATA[55][75], DATA[55][47], DATA[55][33], DATA[55][19], DATA[55][5], DATA[54][254], DATA[54][240], DATA[54][226], DATA[54][212], DATA[54][184], DATA[54][170], DATA[54][156], DATA[54][142], DATA[54][124], DATA[54][110], DATA[54][96], DATA[54][82], DATA[54][54], DATA[54][40], DATA[54][26], DATA[54][12], DATA[54][247], DATA[54][233], DATA[54][219], DATA[54][205], DATA[54][177], DATA[54][163], DATA[54][149], DATA[54][135], DATA[54][117], DATA[54][103], DATA[54][89], DATA[54][75], DATA[54][47], DATA[54][33], DATA[54][19], DATA[54][5], DATA[53][254], DATA[53][240], DATA[53][226], DATA[53][212], DATA[53][184], DATA[53][170], DATA[53][156], DATA[53][142], DATA[53][124], DATA[53][110], DATA[53][96], DATA[53][82], DATA[53][54], DATA[53][40], DATA[53][26], DATA[53][12], DATA[53][247], DATA[53][233], DATA[53][219], DATA[53][205], DATA[53][177], DATA[53][163], DATA[53][149], DATA[53][135], DATA[53][117], DATA[53][103], DATA[53][89], DATA[53][75], DATA[53][47], DATA[53][33], DATA[53][19], DATA[53][5], DATA[52][254], DATA[52][240], DATA[52][226], DATA[52][212], DATA[52][184], DATA[52][170], DATA[52][156], DATA[52][142], DATA[52][124], DATA[52][110], DATA[52][96], DATA[52][82], DATA[52][54], DATA[52][40], DATA[52][26], DATA[52][12], DATA[52][247], DATA[52][233], DATA[52][219], DATA[52][205], DATA[52][177], DATA[52][163], DATA[52][149], DATA[52][135], DATA[52][117], DATA[52][103], DATA[52][89], DATA[52][75], DATA[52][47], DATA[52][33], DATA[52][19], DATA[52][5], DATA[55][255], DATA[55][241], DATA[55][227], DATA[55][213], DATA[55][185], DATA[55][171], DATA[55][157], DATA[55][143], DATA[55][125], DATA[55][111], DATA[55][97], DATA[55][83], DATA[55][55], DATA[55][41], DATA[55][27], DATA[55][13], DATA[55][248], DATA[55][234], DATA[55][220], DATA[55][206], DATA[55][178], DATA[55][164], DATA[55][150], DATA[55][136], DATA[55][118], DATA[55][104], DATA[55][90], DATA[55][76], DATA[55][48], DATA[55][34], DATA[55][20], DATA[55][6], DATA[54][255], DATA[54][241], DATA[54][227], DATA[54][213], DATA[54][185], DATA[54][171], DATA[54][157], DATA[54][143], DATA[54][125], DATA[54][111], DATA[54][97], DATA[54][83], DATA[54][55], DATA[54][41], DATA[54][27], DATA[54][13], DATA[54][248], DATA[54][234], DATA[54][220], DATA[54][206], DATA[54][178], DATA[54][164], DATA[54][150], DATA[54][136], DATA[54][118], DATA[54][104], DATA[54][90], DATA[54][76], DATA[54][48], DATA[54][34], DATA[54][20], DATA[54][6], DATA[53][255], DATA[53][241], DATA[53][227], DATA[53][213], DATA[53][185], DATA[53][171], DATA[53][157], DATA[53][143], DATA[53][125], DATA[53][111], DATA[53][97], DATA[53][83], DATA[53][55], DATA[53][41], DATA[53][27], DATA[53][13], DATA[53][248], DATA[53][234], DATA[53][220], DATA[53][206], DATA[53][178], DATA[53][164], DATA[53][150], DATA[53][136], DATA[53][118], DATA[53][104], DATA[53][90], DATA[53][76], DATA[53][48], DATA[53][34], DATA[53][20], DATA[53][6], DATA[52][255], DATA[52][241], DATA[52][227], DATA[52][213], DATA[52][185], DATA[52][171], DATA[52][157], DATA[52][143], DATA[52][125], DATA[52][111], DATA[52][97], DATA[52][83], DATA[52][55], DATA[52][41], DATA[52][27], DATA[52][13], DATA[52][248], DATA[52][234], DATA[52][220], DATA[52][206], DATA[52][178], DATA[52][164], DATA[52][150], DATA[52][136], DATA[52][118], DATA[52][104], DATA[52][90], DATA[52][76], DATA[52][48], DATA[52][34], DATA[52][20], DATA[52][6], DATA[51][249], DATA[51][235], DATA[51][221], DATA[51][207], DATA[51][179], DATA[51][165], DATA[51][151], DATA[51][137], DATA[51][119], DATA[51][105], DATA[51][91], DATA[51][77], DATA[51][49], DATA[51][35], DATA[51][21], DATA[51][7], DATA[51][242], DATA[51][228], DATA[51][214], DATA[51][200], DATA[51][172], DATA[51][158], DATA[51][144], DATA[51][130], DATA[51][112], DATA[51][98], DATA[51][84], DATA[51][70], DATA[51][42], DATA[51][28], DATA[51][14], DATA[51][0], DATA[50][249], DATA[50][235], DATA[50][221], DATA[50][207], DATA[50][179], DATA[50][165], DATA[50][151], DATA[50][137], DATA[50][119], DATA[50][105], DATA[50][91], DATA[50][77], DATA[50][49], DATA[50][35], DATA[50][21], DATA[50][7], DATA[50][242], DATA[50][228], DATA[50][214], DATA[50][200], DATA[50][172], DATA[50][158], DATA[50][144], DATA[50][130], DATA[50][112], DATA[50][98], DATA[50][84], DATA[50][70], DATA[50][42], DATA[50][28], DATA[50][14], DATA[50][0], DATA[49][249], DATA[49][235], DATA[49][221], DATA[49][207], DATA[49][179], DATA[49][165], DATA[49][151], DATA[49][137], DATA[49][119], DATA[49][105], DATA[49][91], DATA[49][77], DATA[49][49], DATA[49][35], DATA[49][21], DATA[49][7], DATA[49][242], DATA[49][228], DATA[49][214], DATA[49][200], DATA[49][172], DATA[49][158], DATA[49][144], DATA[49][130], DATA[49][112], DATA[49][98], DATA[49][84], DATA[49][70], DATA[49][42], DATA[49][28], DATA[49][14], DATA[49][0], DATA[48][249], DATA[48][235], DATA[48][221], DATA[48][207], DATA[48][179], DATA[48][165], DATA[48][151], DATA[48][137], DATA[48][119], DATA[48][105], DATA[48][91], DATA[48][77], DATA[48][49], DATA[48][35], DATA[48][21], DATA[48][7], DATA[48][242], DATA[48][228], DATA[48][214], DATA[48][200], DATA[48][172], DATA[48][158], DATA[48][144], DATA[48][130], DATA[48][112], DATA[48][98], DATA[48][84], DATA[48][70], DATA[48][42], DATA[48][28], DATA[48][14], DATA[48][0], DATA[51][250], DATA[51][236], DATA[51][222], DATA[51][208], DATA[51][180], DATA[51][166], DATA[51][152], DATA[51][138], DATA[51][120], DATA[51][106], DATA[51][92], DATA[51][78], DATA[51][50], DATA[51][36], DATA[51][22], DATA[51][8], DATA[51][243], DATA[51][229], DATA[51][215], DATA[51][201], DATA[51][173], DATA[51][159], DATA[51][145], DATA[51][131], DATA[51][113], DATA[51][99], DATA[51][85], DATA[51][71], DATA[51][43], DATA[51][29], DATA[51][15], DATA[51][1], DATA[50][250], DATA[50][236], DATA[50][222], DATA[50][208], DATA[50][180], DATA[50][166], DATA[50][152], DATA[50][138], DATA[50][120], DATA[50][106], DATA[50][92], DATA[50][78], DATA[50][50], DATA[50][36], DATA[50][22], DATA[50][8], DATA[50][243], DATA[50][229], DATA[50][215], DATA[50][201], DATA[50][173], DATA[50][159], DATA[50][145], DATA[50][131], DATA[50][113], DATA[50][99], DATA[50][85], DATA[50][71], DATA[50][43], DATA[50][29], DATA[50][15], DATA[50][1], DATA[49][250], DATA[49][236], DATA[49][222], DATA[49][208], DATA[49][180], DATA[49][166], DATA[49][152], DATA[49][138], DATA[49][120], DATA[49][106], DATA[49][92], DATA[49][78], DATA[49][50], DATA[49][36], DATA[49][22], DATA[49][8], DATA[49][243], DATA[49][229], DATA[49][215], DATA[49][201], DATA[49][173], DATA[49][159], DATA[49][145], DATA[49][131], DATA[49][113], DATA[49][99], DATA[49][85], DATA[49][71], DATA[49][43], DATA[49][29], DATA[49][15], DATA[49][1], DATA[48][250], DATA[48][236], DATA[48][222], DATA[48][208], DATA[48][180], DATA[48][166], DATA[48][152], DATA[48][138], DATA[48][120], DATA[48][106], DATA[48][92], DATA[48][78], DATA[48][50], DATA[48][36], DATA[48][22], DATA[48][8], DATA[48][243], DATA[48][229], DATA[48][215], DATA[48][201], DATA[48][173], DATA[48][159], DATA[48][145], DATA[48][131], DATA[48][113], DATA[48][99], DATA[48][85], DATA[48][71], DATA[48][43], DATA[48][29], DATA[48][15], DATA[48][1], DATA[51][251], DATA[51][237], DATA[51][223], DATA[51][209], DATA[51][181], DATA[51][167], DATA[51][153], DATA[51][139], DATA[51][121], DATA[51][107], DATA[51][93], DATA[51][79], DATA[51][51], DATA[51][37], DATA[51][23], DATA[51][9], DATA[51][244], DATA[51][230], DATA[51][216], DATA[51][202], DATA[51][174], DATA[51][160], DATA[51][146], DATA[51][132], DATA[51][114], DATA[51][100], DATA[51][86], DATA[51][72], DATA[51][44], DATA[51][30], DATA[51][16], DATA[51][2], DATA[50][251], DATA[50][237], DATA[50][223], DATA[50][209], DATA[50][181], DATA[50][167], DATA[50][153], DATA[50][139], DATA[50][121], DATA[50][107], DATA[50][93], DATA[50][79], DATA[50][51], DATA[50][37], DATA[50][23], DATA[50][9], DATA[50][244], DATA[50][230], DATA[50][216], DATA[50][202], DATA[50][174], DATA[50][160], DATA[50][146], DATA[50][132], DATA[50][114], DATA[50][100], DATA[50][86], DATA[50][72], DATA[50][44], DATA[50][30], DATA[50][16], DATA[50][2], DATA[49][251], DATA[49][237], DATA[49][223], DATA[49][209], DATA[49][181], DATA[49][167], DATA[49][153], DATA[49][139], DATA[49][121], DATA[49][107], DATA[49][93], DATA[49][79], DATA[49][51], DATA[49][37], DATA[49][23], DATA[49][9], DATA[49][244], DATA[49][230], DATA[49][216], DATA[49][202], DATA[49][174], DATA[49][160], DATA[49][146], DATA[49][132], DATA[49][114], DATA[49][100], DATA[49][86], DATA[49][72], DATA[49][44], DATA[49][30], DATA[49][16], DATA[49][2], DATA[48][251], DATA[48][237], DATA[48][223], DATA[48][209], DATA[48][181], DATA[48][167], DATA[48][153], DATA[48][139], DATA[48][121], DATA[48][107], DATA[48][93], DATA[48][79], DATA[48][51], DATA[48][37], DATA[48][23], DATA[48][9], DATA[48][244], DATA[48][230], DATA[48][216], DATA[48][202], DATA[48][174], DATA[48][160], DATA[48][146], DATA[48][132], DATA[48][114], DATA[48][100], DATA[48][86], DATA[48][72], DATA[48][44], DATA[48][30], DATA[48][16], DATA[48][2], DATA[51][252], DATA[51][238], DATA[51][224], DATA[51][210], DATA[51][182], DATA[51][168], DATA[51][154], DATA[51][140], DATA[51][122], DATA[51][108], DATA[51][94], DATA[51][80], DATA[51][52], DATA[51][38], DATA[51][24], DATA[51][10], DATA[51][245], DATA[51][231], DATA[51][217], DATA[51][203], DATA[51][175], DATA[51][161], DATA[51][147], DATA[51][133], DATA[51][115], DATA[51][101], DATA[51][87], DATA[51][73], DATA[51][45], DATA[51][31], DATA[51][17], DATA[51][3], DATA[50][252], DATA[50][238], DATA[50][224], DATA[50][210], DATA[50][182], DATA[50][168], DATA[50][154], DATA[50][140], DATA[50][122], DATA[50][108], DATA[50][94], DATA[50][80], DATA[50][52], DATA[50][38], DATA[50][24], DATA[50][10], DATA[50][245], DATA[50][231], DATA[50][217], DATA[50][203], DATA[50][175], DATA[50][161], DATA[50][147], DATA[50][133], DATA[50][115], DATA[50][101], DATA[50][87], DATA[50][73], DATA[50][45], DATA[50][31], DATA[50][17], DATA[50][3], DATA[49][252], DATA[49][238], DATA[49][224], DATA[49][210], DATA[49][182], DATA[49][168], DATA[49][154], DATA[49][140], DATA[49][122], DATA[49][108], DATA[49][94], DATA[49][80], DATA[49][52], DATA[49][38], DATA[49][24], DATA[49][10], DATA[49][245], DATA[49][231], DATA[49][217], DATA[49][203], DATA[49][175], DATA[49][161], DATA[49][147], DATA[49][133], DATA[49][115], DATA[49][101], DATA[49][87], DATA[49][73], DATA[49][45], DATA[49][31], DATA[49][17], DATA[49][3], DATA[48][252], DATA[48][238], DATA[48][224], DATA[48][210], DATA[48][182], DATA[48][168], DATA[48][154], DATA[48][140], DATA[48][122], DATA[48][108], DATA[48][94], DATA[48][80], DATA[48][52], DATA[48][38], DATA[48][24], DATA[48][10], DATA[48][245], DATA[48][231], DATA[48][217], DATA[48][203], DATA[48][175], DATA[48][161], DATA[48][147], DATA[48][133], DATA[48][115], DATA[48][101], DATA[48][87], DATA[48][73], DATA[48][45], DATA[48][31], DATA[48][17], DATA[48][3], DATA[51][253], DATA[51][239], DATA[51][225], DATA[51][211], DATA[51][183], DATA[51][169], DATA[51][155], DATA[51][141], DATA[51][123], DATA[51][109], DATA[51][95], DATA[51][81], DATA[51][53], DATA[51][39], DATA[51][25], DATA[51][11], DATA[51][246], DATA[51][232], DATA[51][218], DATA[51][204], DATA[51][176], DATA[51][162], DATA[51][148], DATA[51][134], DATA[51][116], DATA[51][102], DATA[51][88], DATA[51][74], DATA[51][46], DATA[51][32], DATA[51][18], DATA[51][4], DATA[50][253], DATA[50][239], DATA[50][225], DATA[50][211], DATA[50][183], DATA[50][169], DATA[50][155], DATA[50][141], DATA[50][123], DATA[50][109], DATA[50][95], DATA[50][81], DATA[50][53], DATA[50][39], DATA[50][25], DATA[50][11], DATA[50][246], DATA[50][232], DATA[50][218], DATA[50][204], DATA[50][176], DATA[50][162], DATA[50][148], DATA[50][134], DATA[50][116], DATA[50][102], DATA[50][88], DATA[50][74], DATA[50][46], DATA[50][32], DATA[50][18], DATA[50][4], DATA[49][253], DATA[49][239], DATA[49][225], DATA[49][211], DATA[49][183], DATA[49][169], DATA[49][155], DATA[49][141], DATA[49][123], DATA[49][109], DATA[49][95], DATA[49][81], DATA[49][53], DATA[49][39], DATA[49][25], DATA[49][11], DATA[49][246], DATA[49][232], DATA[49][218], DATA[49][204], DATA[49][176], DATA[49][162], DATA[49][148], DATA[49][134], DATA[49][116], DATA[49][102], DATA[49][88], DATA[49][74], DATA[49][46], DATA[49][32], DATA[49][18], DATA[49][4], DATA[48][253], DATA[48][239], DATA[48][225], DATA[48][211], DATA[48][183], DATA[48][169], DATA[48][155], DATA[48][141], DATA[48][123], DATA[48][109], DATA[48][95], DATA[48][81], DATA[48][53], DATA[48][39], DATA[48][25], DATA[48][11], DATA[48][246], DATA[48][232], DATA[48][218], DATA[48][204], DATA[48][176], DATA[48][162], DATA[48][148], DATA[48][134], DATA[48][116], DATA[48][102], DATA[48][88], DATA[48][74], DATA[48][46], DATA[48][32], DATA[48][18], DATA[48][4], DATA[51][254], DATA[51][240], DATA[51][226], DATA[51][212], DATA[51][184], DATA[51][170], DATA[51][156], DATA[51][142], DATA[51][124], DATA[51][110], DATA[51][96], DATA[51][82], DATA[51][54], DATA[51][40], DATA[51][26], DATA[51][12], DATA[51][247], DATA[51][233], DATA[51][219], DATA[51][205], DATA[51][177], DATA[51][163], DATA[51][149], DATA[51][135], DATA[51][117], DATA[51][103], DATA[51][89], DATA[51][75], DATA[51][47], DATA[51][33], DATA[51][19], DATA[51][5], DATA[50][254], DATA[50][240], DATA[50][226], DATA[50][212], DATA[50][184], DATA[50][170], DATA[50][156], DATA[50][142], DATA[50][124], DATA[50][110], DATA[50][96], DATA[50][82], DATA[50][54], DATA[50][40], DATA[50][26], DATA[50][12], DATA[50][247], DATA[50][233], DATA[50][219], DATA[50][205], DATA[50][177], DATA[50][163], DATA[50][149], DATA[50][135], DATA[50][117], DATA[50][103], DATA[50][89], DATA[50][75], DATA[50][47], DATA[50][33], DATA[50][19], DATA[50][5], DATA[49][254], DATA[49][240], DATA[49][226], DATA[49][212], DATA[49][184], DATA[49][170], DATA[49][156], DATA[49][142], DATA[49][124], DATA[49][110], DATA[49][96], DATA[49][82], DATA[49][54], DATA[49][40], DATA[49][26], DATA[49][12], DATA[49][247], DATA[49][233], DATA[49][219], DATA[49][205], DATA[49][177], DATA[49][163], DATA[49][149], DATA[49][135], DATA[49][117], DATA[49][103], DATA[49][89], DATA[49][75], DATA[49][47], DATA[49][33], DATA[49][19], DATA[49][5], DATA[48][254], DATA[48][240], DATA[48][226], DATA[48][212], DATA[48][184], DATA[48][170], DATA[48][156], DATA[48][142], DATA[48][124], DATA[48][110], DATA[48][96], DATA[48][82], DATA[48][54], DATA[48][40], DATA[48][26], DATA[48][12], DATA[48][247], DATA[48][233], DATA[48][219], DATA[48][205], DATA[48][177], DATA[48][163], DATA[48][149], DATA[48][135], DATA[48][117], DATA[48][103], DATA[48][89], DATA[48][75], DATA[48][47], DATA[48][33], DATA[48][19], DATA[48][5], DATA[51][255], DATA[51][241], DATA[51][227], DATA[51][213], DATA[51][185], DATA[51][171], DATA[51][157], DATA[51][143], DATA[51][125], DATA[51][111], DATA[51][97], DATA[51][83], DATA[51][55], DATA[51][41], DATA[51][27], DATA[51][13], DATA[51][248], DATA[51][234], DATA[51][220], DATA[51][206], DATA[51][178], DATA[51][164], DATA[51][150], DATA[51][136], DATA[51][118], DATA[51][104], DATA[51][90], DATA[51][76], DATA[51][48], DATA[51][34], DATA[51][20], DATA[51][6], DATA[50][255], DATA[50][241], DATA[50][227], DATA[50][213], DATA[50][185], DATA[50][171], DATA[50][157], DATA[50][143], DATA[50][125], DATA[50][111], DATA[50][97], DATA[50][83], DATA[50][55], DATA[50][41], DATA[50][27], DATA[50][13], DATA[50][248], DATA[50][234], DATA[50][220], DATA[50][206], DATA[50][178], DATA[50][164], DATA[50][150], DATA[50][136], DATA[50][118], DATA[50][104], DATA[50][90], DATA[50][76], DATA[50][48], DATA[50][34], DATA[50][20], DATA[50][6], DATA[49][255], DATA[49][241], DATA[49][227], DATA[49][213], DATA[49][185], DATA[49][171], DATA[49][157], DATA[49][143], DATA[49][125], DATA[49][111], DATA[49][97], DATA[49][83], DATA[49][55], DATA[49][41], DATA[49][27], DATA[49][13], DATA[49][248], DATA[49][234], DATA[49][220], DATA[49][206], DATA[49][178], DATA[49][164], DATA[49][150], DATA[49][136], DATA[49][118], DATA[49][104], DATA[49][90], DATA[49][76], DATA[49][48], DATA[49][34], DATA[49][20], DATA[49][6], DATA[48][255], DATA[48][241], DATA[48][227], DATA[48][213], DATA[48][185], DATA[48][171], DATA[48][157], DATA[48][143], DATA[48][125], DATA[48][111], DATA[48][97], DATA[48][83], DATA[48][55], DATA[48][41], DATA[48][27], DATA[48][13], DATA[48][248], DATA[48][234], DATA[48][220], DATA[48][206], DATA[48][178], DATA[48][164], DATA[48][150], DATA[48][136], DATA[48][118], DATA[48][104], DATA[48][90], DATA[48][76], DATA[48][48], DATA[48][34], DATA[48][20], DATA[48][6], DATA[47][249], DATA[47][235], DATA[47][221], DATA[47][207], DATA[47][179], DATA[47][165], DATA[47][151], DATA[47][137], DATA[47][119], DATA[47][105], DATA[47][91], DATA[47][77], DATA[47][49], DATA[47][35], DATA[47][21], DATA[47][7], DATA[47][242], DATA[47][228], DATA[47][214], DATA[47][200], DATA[47][172], DATA[47][158], DATA[47][144], DATA[47][130], DATA[47][112], DATA[47][98], DATA[47][84], DATA[47][70], DATA[47][42], DATA[47][28], DATA[47][14], DATA[47][0], DATA[46][249], DATA[46][235], DATA[46][221], DATA[46][207], DATA[46][179], DATA[46][165], DATA[46][151], DATA[46][137], DATA[46][119], DATA[46][105], DATA[46][91], DATA[46][77], DATA[46][49], DATA[46][35], DATA[46][21], DATA[46][7], DATA[46][242], DATA[46][228], DATA[46][214], DATA[46][200], DATA[46][172], DATA[46][158], DATA[46][144], DATA[46][130], DATA[46][112], DATA[46][98], DATA[46][84], DATA[46][70], DATA[46][42], DATA[46][28], DATA[46][14], DATA[46][0], DATA[45][249], DATA[45][235], DATA[45][221], DATA[45][207], DATA[45][179], DATA[45][165], DATA[45][151], DATA[45][137], DATA[45][119], DATA[45][105], DATA[45][91], DATA[45][77], DATA[45][49], DATA[45][35], DATA[45][21], DATA[45][7], DATA[45][242], DATA[45][228], DATA[45][214], DATA[45][200], DATA[45][172], DATA[45][158], DATA[45][144], DATA[45][130], DATA[45][112], DATA[45][98], DATA[45][84], DATA[45][70], DATA[45][42], DATA[45][28], DATA[45][14], DATA[45][0], DATA[44][249], DATA[44][235], DATA[44][221], DATA[44][207], DATA[44][179], DATA[44][165], DATA[44][151], DATA[44][137], DATA[44][119], DATA[44][105], DATA[44][91], DATA[44][77], DATA[44][49], DATA[44][35], DATA[44][21], DATA[44][7], DATA[44][242], DATA[44][228], DATA[44][214], DATA[44][200], DATA[44][172], DATA[44][158], DATA[44][144], DATA[44][130], DATA[44][112], DATA[44][98], DATA[44][84], DATA[44][70], DATA[44][42], DATA[44][28], DATA[44][14], DATA[44][0], DATA[47][250], DATA[47][236], DATA[47][222], DATA[47][208], DATA[47][180], DATA[47][166], DATA[47][152], DATA[47][138], DATA[47][120], DATA[47][106], DATA[47][92], DATA[47][78], DATA[47][50], DATA[47][36], DATA[47][22], DATA[47][8], DATA[47][243], DATA[47][229], DATA[47][215], DATA[47][201], DATA[47][173], DATA[47][159], DATA[47][145], DATA[47][131], DATA[47][113], DATA[47][99], DATA[47][85], DATA[47][71], DATA[47][43], DATA[47][29], DATA[47][15], DATA[47][1], DATA[46][250], DATA[46][236], DATA[46][222], DATA[46][208], DATA[46][180], DATA[46][166], DATA[46][152], DATA[46][138], DATA[46][120], DATA[46][106], DATA[46][92], DATA[46][78], DATA[46][50], DATA[46][36], DATA[46][22], DATA[46][8], DATA[46][243], DATA[46][229], DATA[46][215], DATA[46][201], DATA[46][173], DATA[46][159], DATA[46][145], DATA[46][131], DATA[46][113], DATA[46][99], DATA[46][85], DATA[46][71], DATA[46][43], DATA[46][29], DATA[46][15], DATA[46][1], DATA[45][250], DATA[45][236], DATA[45][222], DATA[45][208], DATA[45][180], DATA[45][166], DATA[45][152], DATA[45][138], DATA[45][120], DATA[45][106], DATA[45][92], DATA[45][78], DATA[45][50], DATA[45][36], DATA[45][22], DATA[45][8], DATA[45][243], DATA[45][229], DATA[45][215], DATA[45][201], DATA[45][173], DATA[45][159], DATA[45][145], DATA[45][131], DATA[45][113], DATA[45][99], DATA[45][85], DATA[45][71], DATA[45][43], DATA[45][29], DATA[45][15], DATA[45][1], DATA[44][250], DATA[44][236], DATA[44][222], DATA[44][208], DATA[44][180], DATA[44][166], DATA[44][152], DATA[44][138], DATA[44][120], DATA[44][106], DATA[44][92], DATA[44][78], DATA[44][50], DATA[44][36], DATA[44][22], DATA[44][8], DATA[44][243], DATA[44][229], DATA[44][215], DATA[44][201], DATA[44][173], DATA[44][159], DATA[44][145], DATA[44][131], DATA[44][113], DATA[44][99], DATA[44][85], DATA[44][71], DATA[44][43], DATA[44][29], DATA[44][15], DATA[44][1], DATA[47][251], DATA[47][237], DATA[47][223], DATA[47][209], DATA[47][181], DATA[47][167], DATA[47][153], DATA[47][139], DATA[47][121], DATA[47][107], DATA[47][93], DATA[47][79], DATA[47][51], DATA[47][37], DATA[47][23], DATA[47][9], DATA[47][244], DATA[47][230], DATA[47][216], DATA[47][202], DATA[47][174], DATA[47][160], DATA[47][146], DATA[47][132], DATA[47][114], DATA[47][100], DATA[47][86], DATA[47][72], DATA[47][44], DATA[47][30], DATA[47][16], DATA[47][2], DATA[46][251], DATA[46][237], DATA[46][223], DATA[46][209], DATA[46][181], DATA[46][167], DATA[46][153], DATA[46][139], DATA[46][121], DATA[46][107], DATA[46][93], DATA[46][79], DATA[46][51], DATA[46][37], DATA[46][23], DATA[46][9], DATA[46][244], DATA[46][230], DATA[46][216], DATA[46][202], DATA[46][174], DATA[46][160], DATA[46][146], DATA[46][132], DATA[46][114], DATA[46][100], DATA[46][86], DATA[46][72], DATA[46][44], DATA[46][30], DATA[46][16], DATA[46][2], DATA[45][251], DATA[45][237], DATA[45][223], DATA[45][209], DATA[45][181], DATA[45][167], DATA[45][153], DATA[45][139], DATA[45][121], DATA[45][107], DATA[45][93], DATA[45][79], DATA[45][51], DATA[45][37], DATA[45][23], DATA[45][9], DATA[45][244], DATA[45][230], DATA[45][216], DATA[45][202], DATA[45][174], DATA[45][160], DATA[45][146], DATA[45][132], DATA[45][114], DATA[45][100], DATA[45][86], DATA[45][72], DATA[45][44], DATA[45][30], DATA[45][16], DATA[45][2], DATA[44][251], DATA[44][237], DATA[44][223], DATA[44][209], DATA[44][181], DATA[44][167], DATA[44][153], DATA[44][139], DATA[44][121], DATA[44][107], DATA[44][93], DATA[44][79], DATA[44][51], DATA[44][37], DATA[44][23], DATA[44][9], DATA[44][244], DATA[44][230], DATA[44][216], DATA[44][202], DATA[44][174], DATA[44][160], DATA[44][146], DATA[44][132], DATA[44][114], DATA[44][100], DATA[44][86], DATA[44][72], DATA[44][44], DATA[44][30], DATA[44][16], DATA[44][2], DATA[47][252], DATA[47][238], DATA[47][224], DATA[47][210], DATA[47][182], DATA[47][168], DATA[47][154], DATA[47][140], DATA[47][122], DATA[47][108], DATA[47][94], DATA[47][80], DATA[47][52], DATA[47][38], DATA[47][24], DATA[47][10], DATA[47][245], DATA[47][231], DATA[47][217], DATA[47][203], DATA[47][175], DATA[47][161], DATA[47][147], DATA[47][133], DATA[47][115], DATA[47][101], DATA[47][87], DATA[47][73], DATA[47][45], DATA[47][31], DATA[47][17], DATA[47][3], DATA[46][252], DATA[46][238], DATA[46][224], DATA[46][210], DATA[46][182], DATA[46][168], DATA[46][154], DATA[46][140], DATA[46][122], DATA[46][108], DATA[46][94], DATA[46][80], DATA[46][52], DATA[46][38], DATA[46][24], DATA[46][10], DATA[46][245], DATA[46][231], DATA[46][217], DATA[46][203], DATA[46][175], DATA[46][161], DATA[46][147], DATA[46][133], DATA[46][115], DATA[46][101], DATA[46][87], DATA[46][73], DATA[46][45], DATA[46][31], DATA[46][17], DATA[46][3], DATA[45][252], DATA[45][238], DATA[45][224], DATA[45][210], DATA[45][182], DATA[45][168], DATA[45][154], DATA[45][140], DATA[45][122], DATA[45][108], DATA[45][94], DATA[45][80], DATA[45][52], DATA[45][38], DATA[45][24], DATA[45][10], DATA[45][245], DATA[45][231], DATA[45][217], DATA[45][203], DATA[45][175], DATA[45][161], DATA[45][147], DATA[45][133], DATA[45][115], DATA[45][101], DATA[45][87], DATA[45][73], DATA[45][45], DATA[45][31], DATA[45][17], DATA[45][3], DATA[44][252], DATA[44][238], DATA[44][224], DATA[44][210], DATA[44][182], DATA[44][168], DATA[44][154], DATA[44][140], DATA[44][122], DATA[44][108], DATA[44][94], DATA[44][80], DATA[44][52], DATA[44][38], DATA[44][24], DATA[44][10], DATA[44][245], DATA[44][231], DATA[44][217], DATA[44][203], DATA[44][175], DATA[44][161], DATA[44][147], DATA[44][133], DATA[44][115], DATA[44][101], DATA[44][87], DATA[44][73], DATA[44][45], DATA[44][31], DATA[44][17], DATA[44][3], DATA[47][253], DATA[47][239], DATA[47][225], DATA[47][211], DATA[47][183], DATA[47][169], DATA[47][155], DATA[47][141], DATA[47][123], DATA[47][109], DATA[47][95], DATA[47][81], DATA[47][53], DATA[47][39], DATA[47][25], DATA[47][11], DATA[47][246], DATA[47][232], DATA[47][218], DATA[47][204], DATA[47][176], DATA[47][162], DATA[47][148], DATA[47][134], DATA[47][116], DATA[47][102], DATA[47][88], DATA[47][74], DATA[47][46], DATA[47][32], DATA[47][18], DATA[47][4], DATA[46][253], DATA[46][239], DATA[46][225], DATA[46][211], DATA[46][183], DATA[46][169], DATA[46][155], DATA[46][141], DATA[46][123], DATA[46][109], DATA[46][95], DATA[46][81], DATA[46][53], DATA[46][39], DATA[46][25], DATA[46][11], DATA[46][246], DATA[46][232], DATA[46][218], DATA[46][204], DATA[46][176], DATA[46][162], DATA[46][148], DATA[46][134], DATA[46][116], DATA[46][102], DATA[46][88], DATA[46][74], DATA[46][46], DATA[46][32], DATA[46][18], DATA[46][4], DATA[45][253], DATA[45][239], DATA[45][225], DATA[45][211], DATA[45][183], DATA[45][169], DATA[45][155], DATA[45][141], DATA[45][123], DATA[45][109], DATA[45][95], DATA[45][81], DATA[45][53], DATA[45][39], DATA[45][25], DATA[45][11], DATA[45][246], DATA[45][232], DATA[45][218], DATA[45][204], DATA[45][176], DATA[45][162], DATA[45][148], DATA[45][134], DATA[45][116], DATA[45][102], DATA[45][88], DATA[45][74], DATA[45][46], DATA[45][32], DATA[45][18], DATA[45][4], DATA[44][253], DATA[44][239], DATA[44][225], DATA[44][211], DATA[44][183], DATA[44][169], DATA[44][155], DATA[44][141], DATA[44][123], DATA[44][109], DATA[44][95], DATA[44][81], DATA[44][53], DATA[44][39], DATA[44][25], DATA[44][11], DATA[44][246], DATA[44][232], DATA[44][218], DATA[44][204], DATA[44][176], DATA[44][162], DATA[44][148], DATA[44][134], DATA[44][116], DATA[44][102], DATA[44][88], DATA[44][74], DATA[44][46], DATA[44][32], DATA[44][18], DATA[44][4], DATA[47][254], DATA[47][240], DATA[47][226], DATA[47][212], DATA[47][184], DATA[47][170], DATA[47][156], DATA[47][142], DATA[47][124], DATA[47][110], DATA[47][96], DATA[47][82], DATA[47][54], DATA[47][40], DATA[47][26], DATA[47][12], DATA[47][247], DATA[47][233], DATA[47][219], DATA[47][205], DATA[47][177], DATA[47][163], DATA[47][149], DATA[47][135], DATA[47][117], DATA[47][103], DATA[47][89], DATA[47][75], DATA[47][47], DATA[47][33], DATA[47][19], DATA[47][5], DATA[46][254], DATA[46][240], DATA[46][226], DATA[46][212], DATA[46][184], DATA[46][170], DATA[46][156], DATA[46][142], DATA[46][124], DATA[46][110], DATA[46][96], DATA[46][82], DATA[46][54], DATA[46][40], DATA[46][26], DATA[46][12], DATA[46][247], DATA[46][233], DATA[46][219], DATA[46][205], DATA[46][177], DATA[46][163], DATA[46][149], DATA[46][135], DATA[46][117], DATA[46][103], DATA[46][89], DATA[46][75], DATA[46][47], DATA[46][33], DATA[46][19], DATA[46][5], DATA[45][254], DATA[45][240], DATA[45][226], DATA[45][212], DATA[45][184], DATA[45][170], DATA[45][156], DATA[45][142], DATA[45][124], DATA[45][110], DATA[45][96], DATA[45][82], DATA[45][54], DATA[45][40], DATA[45][26], DATA[45][12], DATA[45][247], DATA[45][233], DATA[45][219], DATA[45][205], DATA[45][177], DATA[45][163], DATA[45][149], DATA[45][135], DATA[45][117], DATA[45][103], DATA[45][89], DATA[45][75], DATA[45][47], DATA[45][33], DATA[45][19], DATA[45][5], DATA[44][254], DATA[44][240], DATA[44][226], DATA[44][212], DATA[44][184], DATA[44][170], DATA[44][156], DATA[44][142], DATA[44][124], DATA[44][110], DATA[44][96], DATA[44][82], DATA[44][54], DATA[44][40], DATA[44][26], DATA[44][12], DATA[44][247], DATA[44][233], DATA[44][219], DATA[44][205], DATA[44][177], DATA[44][163], DATA[44][149], DATA[44][135], DATA[44][117], DATA[44][103], DATA[44][89], DATA[44][75], DATA[44][47], DATA[44][33], DATA[44][19], DATA[44][5], DATA[47][255], DATA[47][241], DATA[47][227], DATA[47][213], DATA[47][185], DATA[47][171], DATA[47][157], DATA[47][143], DATA[47][125], DATA[47][111], DATA[47][97], DATA[47][83], DATA[47][55], DATA[47][41], DATA[47][27], DATA[47][13], DATA[47][248], DATA[47][234], DATA[47][220], DATA[47][206], DATA[47][178], DATA[47][164], DATA[47][150], DATA[47][136], DATA[47][118], DATA[47][104], DATA[47][90], DATA[47][76], DATA[47][48], DATA[47][34], DATA[47][20], DATA[47][6], DATA[46][255], DATA[46][241], DATA[46][227], DATA[46][213], DATA[46][185], DATA[46][171], DATA[46][157], DATA[46][143], DATA[46][125], DATA[46][111], DATA[46][97], DATA[46][83], DATA[46][55], DATA[46][41], DATA[46][27], DATA[46][13], DATA[46][248], DATA[46][234], DATA[46][220], DATA[46][206], DATA[46][178], DATA[46][164], DATA[46][150], DATA[46][136], DATA[46][118], DATA[46][104], DATA[46][90], DATA[46][76], DATA[46][48], DATA[46][34], DATA[46][20], DATA[46][6], DATA[45][255], DATA[45][241], DATA[45][227], DATA[45][213], DATA[45][185], DATA[45][171], DATA[45][157], DATA[45][143], DATA[45][125], DATA[45][111], DATA[45][97], DATA[45][83], DATA[45][55], DATA[45][41], DATA[45][27], DATA[45][13], DATA[45][248], DATA[45][234], DATA[45][220], DATA[45][206], DATA[45][178], DATA[45][164], DATA[45][150], DATA[45][136], DATA[45][118], DATA[45][104], DATA[45][90], DATA[45][76], DATA[45][48], DATA[45][34], DATA[45][20], DATA[45][6], DATA[44][255], DATA[44][241], DATA[44][227], DATA[44][213], DATA[44][185], DATA[44][171], DATA[44][157], DATA[44][143], DATA[44][125], DATA[44][111], DATA[44][97], DATA[44][83], DATA[44][55], DATA[44][41], DATA[44][27], DATA[44][13], DATA[44][248], DATA[44][234], DATA[44][220], DATA[44][206], DATA[44][178], DATA[44][164], DATA[44][150], DATA[44][136], DATA[44][118], DATA[44][104], DATA[44][90], DATA[44][76], DATA[44][48], DATA[44][34], DATA[44][20], DATA[44][6], DATA[43][249], DATA[43][235], DATA[43][221], DATA[43][207], DATA[43][179], DATA[43][165], DATA[43][151], DATA[43][137], DATA[43][119], DATA[43][105], DATA[43][91], DATA[43][77], DATA[43][49], DATA[43][35], DATA[43][21], DATA[43][7], DATA[43][242], DATA[43][228], DATA[43][214], DATA[43][200], DATA[43][172], DATA[43][158], DATA[43][144], DATA[43][130], DATA[43][112], DATA[43][98], DATA[43][84], DATA[43][70], DATA[43][42], DATA[43][28], DATA[43][14], DATA[43][0], DATA[42][249], DATA[42][235], DATA[42][221], DATA[42][207], DATA[42][179], DATA[42][165], DATA[42][151], DATA[42][137], DATA[42][119], DATA[42][105], DATA[42][91], DATA[42][77], DATA[42][49], DATA[42][35], DATA[42][21], DATA[42][7], DATA[42][242], DATA[42][228], DATA[42][214], DATA[42][200], DATA[42][172], DATA[42][158], DATA[42][144], DATA[42][130], DATA[42][112], DATA[42][98], DATA[42][84], DATA[42][70], DATA[42][42], DATA[42][28], DATA[42][14], DATA[42][0], DATA[41][249], DATA[41][235], DATA[41][221], DATA[41][207], DATA[41][179], DATA[41][165], DATA[41][151], DATA[41][137], DATA[41][119], DATA[41][105], DATA[41][91], DATA[41][77], DATA[41][49], DATA[41][35], DATA[41][21], DATA[41][7], DATA[41][242], DATA[41][228], DATA[41][214], DATA[41][200], DATA[41][172], DATA[41][158], DATA[41][144], DATA[41][130], DATA[41][112], DATA[41][98], DATA[41][84], DATA[41][70], DATA[41][42], DATA[41][28], DATA[41][14], DATA[41][0], DATA[40][249], DATA[40][235], DATA[40][221], DATA[40][207], DATA[40][179], DATA[40][165], DATA[40][151], DATA[40][137], DATA[40][119], DATA[40][105], DATA[40][91], DATA[40][77], DATA[40][49], DATA[40][35], DATA[40][21], DATA[40][7], DATA[40][242], DATA[40][228], DATA[40][214], DATA[40][200], DATA[40][172], DATA[40][158], DATA[40][144], DATA[40][130], DATA[40][112], DATA[40][98], DATA[40][84], DATA[40][70], DATA[40][42], DATA[40][28], DATA[40][14], DATA[40][0], DATA[43][250], DATA[43][236], DATA[43][222], DATA[43][208], DATA[43][180], DATA[43][166], DATA[43][152], DATA[43][138], DATA[43][120], DATA[43][106], DATA[43][92], DATA[43][78], DATA[43][50], DATA[43][36], DATA[43][22], DATA[43][8], DATA[43][243], DATA[43][229], DATA[43][215], DATA[43][201], DATA[43][173], DATA[43][159], DATA[43][145], DATA[43][131], DATA[43][113], DATA[43][99], DATA[43][85], DATA[43][71], DATA[43][43], DATA[43][29], DATA[43][15], DATA[43][1], DATA[42][250], DATA[42][236], DATA[42][222], DATA[42][208], DATA[42][180], DATA[42][166], DATA[42][152], DATA[42][138], DATA[42][120], DATA[42][106], DATA[42][92], DATA[42][78], DATA[42][50], DATA[42][36], DATA[42][22], DATA[42][8], DATA[42][243], DATA[42][229], DATA[42][215], DATA[42][201], DATA[42][173], DATA[42][159], DATA[42][145], DATA[42][131], DATA[42][113], DATA[42][99], DATA[42][85], DATA[42][71], DATA[42][43], DATA[42][29], DATA[42][15], DATA[42][1], DATA[41][250], DATA[41][236], DATA[41][222], DATA[41][208], DATA[41][180], DATA[41][166], DATA[41][152], DATA[41][138], DATA[41][120], DATA[41][106], DATA[41][92], DATA[41][78], DATA[41][50], DATA[41][36], DATA[41][22], DATA[41][8], DATA[41][243], DATA[41][229], DATA[41][215], DATA[41][201], DATA[41][173], DATA[41][159], DATA[41][145], DATA[41][131], DATA[41][113], DATA[41][99], DATA[41][85], DATA[41][71], DATA[41][43], DATA[41][29], DATA[41][15], DATA[41][1], DATA[40][250], DATA[40][236], DATA[40][222], DATA[40][208], DATA[40][180], DATA[40][166], DATA[40][152], DATA[40][138], DATA[40][120], DATA[40][106], DATA[40][92], DATA[40][78], DATA[40][50], DATA[40][36], DATA[40][22], DATA[40][8], DATA[40][243], DATA[40][229], DATA[40][215], DATA[40][201], DATA[40][173], DATA[40][159], DATA[40][145], DATA[40][131], DATA[40][113], DATA[40][99], DATA[40][85], DATA[40][71], DATA[40][43], DATA[40][29], DATA[40][15], DATA[40][1], DATA[43][251], DATA[43][237], DATA[43][223], DATA[43][209], DATA[43][181], DATA[43][167], DATA[43][153], DATA[43][139], DATA[43][121], DATA[43][107], DATA[43][93], DATA[43][79], DATA[43][51], DATA[43][37], DATA[43][23], DATA[43][9], DATA[43][244], DATA[43][230], DATA[43][216], DATA[43][202], DATA[43][174], DATA[43][160], DATA[43][146], DATA[43][132], DATA[43][114], DATA[43][100], DATA[43][86], DATA[43][72], DATA[43][44], DATA[43][30], DATA[43][16], DATA[43][2], DATA[42][251], DATA[42][237], DATA[42][223], DATA[42][209], DATA[42][181], DATA[42][167], DATA[42][153], DATA[42][139], DATA[42][121], DATA[42][107], DATA[42][93], DATA[42][79], DATA[42][51], DATA[42][37], DATA[42][23], DATA[42][9], DATA[42][244], DATA[42][230], DATA[42][216], DATA[42][202], DATA[42][174], DATA[42][160], DATA[42][146], DATA[42][132], DATA[42][114], DATA[42][100], DATA[42][86], DATA[42][72], DATA[42][44], DATA[42][30], DATA[42][16], DATA[42][2], DATA[41][251], DATA[41][237], DATA[41][223], DATA[41][209], DATA[41][181], DATA[41][167], DATA[41][153], DATA[41][139], DATA[41][121], DATA[41][107], DATA[41][93], DATA[41][79], DATA[41][51], DATA[41][37], DATA[41][23], DATA[41][9], DATA[41][244], DATA[41][230], DATA[41][216], DATA[41][202], DATA[41][174], DATA[41][160], DATA[41][146], DATA[41][132], DATA[41][114], DATA[41][100], DATA[41][86], DATA[41][72], DATA[41][44], DATA[41][30], DATA[41][16], DATA[41][2], DATA[40][251], DATA[40][237], DATA[40][223], DATA[40][209], DATA[40][181], DATA[40][167], DATA[40][153], DATA[40][139], DATA[40][121], DATA[40][107], DATA[40][93], DATA[40][79], DATA[40][51], DATA[40][37], DATA[40][23], DATA[40][9], DATA[40][244], DATA[40][230], DATA[40][216], DATA[40][202], DATA[40][174], DATA[40][160], DATA[40][146], DATA[40][132], DATA[40][114], DATA[40][100], DATA[40][86], DATA[40][72], DATA[40][44], DATA[40][30], DATA[40][16], DATA[40][2], DATA[43][252], DATA[43][238], DATA[43][224], DATA[43][210], DATA[43][182], DATA[43][168], DATA[43][154], DATA[43][140], DATA[43][122], DATA[43][108], DATA[43][94], DATA[43][80], DATA[43][52], DATA[43][38], DATA[43][24], DATA[43][10], DATA[43][245], DATA[43][231], DATA[43][217], DATA[43][203], DATA[43][175], DATA[43][161], DATA[43][147], DATA[43][133], DATA[43][115], DATA[43][101], DATA[43][87], DATA[43][73], DATA[43][45], DATA[43][31], DATA[43][17], DATA[43][3], DATA[42][252], DATA[42][238], DATA[42][224], DATA[42][210], DATA[42][182], DATA[42][168], DATA[42][154], DATA[42][140], DATA[42][122], DATA[42][108], DATA[42][94], DATA[42][80], DATA[42][52], DATA[42][38], DATA[42][24], DATA[42][10], DATA[42][245], DATA[42][231], DATA[42][217], DATA[42][203], DATA[42][175], DATA[42][161], DATA[42][147], DATA[42][133], DATA[42][115], DATA[42][101], DATA[42][87], DATA[42][73], DATA[42][45], DATA[42][31], DATA[42][17], DATA[42][3], DATA[41][252], DATA[41][238], DATA[41][224], DATA[41][210], DATA[41][182], DATA[41][168], DATA[41][154], DATA[41][140], DATA[41][122], DATA[41][108], DATA[41][94], DATA[41][80], DATA[41][52], DATA[41][38], DATA[41][24], DATA[41][10], DATA[41][245], DATA[41][231], DATA[41][217], DATA[41][203], DATA[41][175], DATA[41][161], DATA[41][147], DATA[41][133], DATA[41][115], DATA[41][101], DATA[41][87], DATA[41][73], DATA[41][45], DATA[41][31], DATA[41][17], DATA[41][3], DATA[40][252], DATA[40][238], DATA[40][224], DATA[40][210], DATA[40][182], DATA[40][168], DATA[40][154], DATA[40][140], DATA[40][122], DATA[40][108], DATA[40][94], DATA[40][80], DATA[40][52], DATA[40][38], DATA[40][24], DATA[40][10], DATA[40][245], DATA[40][231], DATA[40][217], DATA[40][203], DATA[40][175], DATA[40][161], DATA[40][147], DATA[40][133], DATA[40][115], DATA[40][101], DATA[40][87], DATA[40][73], DATA[40][45], DATA[40][31], DATA[40][17], DATA[40][3], DATA[43][253], DATA[43][239], DATA[43][225], DATA[43][211], DATA[43][183], DATA[43][169], DATA[43][155], DATA[43][141], DATA[43][123], DATA[43][109], DATA[43][95], DATA[43][81], DATA[43][53], DATA[43][39], DATA[43][25], DATA[43][11], DATA[43][246], DATA[43][232], DATA[43][218], DATA[43][204], DATA[43][176], DATA[43][162], DATA[43][148], DATA[43][134], DATA[43][116], DATA[43][102], DATA[43][88], DATA[43][74], DATA[43][46], DATA[43][32], DATA[43][18], DATA[43][4], DATA[42][253], DATA[42][239], DATA[42][225], DATA[42][211], DATA[42][183], DATA[42][169], DATA[42][155], DATA[42][141], DATA[42][123], DATA[42][109], DATA[42][95], DATA[42][81], DATA[42][53], DATA[42][39], DATA[42][25], DATA[42][11], DATA[42][246], DATA[42][232], DATA[42][218], DATA[42][204], DATA[42][176], DATA[42][162], DATA[42][148], DATA[42][134], DATA[42][116], DATA[42][102], DATA[42][88], DATA[42][74], DATA[42][46], DATA[42][32], DATA[42][18], DATA[42][4], DATA[41][253], DATA[41][239], DATA[41][225], DATA[41][211], DATA[41][183], DATA[41][169], DATA[41][155], DATA[41][141], DATA[41][123], DATA[41][109], DATA[41][95], DATA[41][81], DATA[41][53], DATA[41][39], DATA[41][25], DATA[41][11], DATA[41][246], DATA[41][232], DATA[41][218], DATA[41][204], DATA[41][176], DATA[41][162], DATA[41][148], DATA[41][134], DATA[41][116], DATA[41][102], DATA[41][88], DATA[41][74], DATA[41][46], DATA[41][32], DATA[41][18], DATA[41][4], DATA[40][253], DATA[40][239], DATA[40][225], DATA[40][211], DATA[40][183], DATA[40][169], DATA[40][155], DATA[40][141], DATA[40][123], DATA[40][109], DATA[40][95], DATA[40][81], DATA[40][53], DATA[40][39], DATA[40][25], DATA[40][11], DATA[40][246], DATA[40][232], DATA[40][218], DATA[40][204], DATA[40][176], DATA[40][162], DATA[40][148], DATA[40][134], DATA[40][116], DATA[40][102], DATA[40][88], DATA[40][74], DATA[40][46], DATA[40][32], DATA[40][18], DATA[40][4], DATA[43][254], DATA[43][240], DATA[43][226], DATA[43][212], DATA[43][184], DATA[43][170], DATA[43][156], DATA[43][142], DATA[43][124], DATA[43][110], DATA[43][96], DATA[43][82], DATA[43][54], DATA[43][40], DATA[43][26], DATA[43][12], DATA[43][247], DATA[43][233], DATA[43][219], DATA[43][205], DATA[43][177], DATA[43][163], DATA[43][149], DATA[43][135], DATA[43][117], DATA[43][103], DATA[43][89], DATA[43][75], DATA[43][47], DATA[43][33], DATA[43][19], DATA[43][5], DATA[42][254], DATA[42][240], DATA[42][226], DATA[42][212], DATA[42][184], DATA[42][170], DATA[42][156], DATA[42][142], DATA[42][124], DATA[42][110], DATA[42][96], DATA[42][82], DATA[42][54], DATA[42][40], DATA[42][26], DATA[42][12], DATA[42][247], DATA[42][233], DATA[42][219], DATA[42][205], DATA[42][177], DATA[42][163], DATA[42][149], DATA[42][135], DATA[42][117], DATA[42][103], DATA[42][89], DATA[42][75], DATA[42][47], DATA[42][33], DATA[42][19], DATA[42][5], DATA[41][254], DATA[41][240], DATA[41][226], DATA[41][212], DATA[41][184], DATA[41][170], DATA[41][156], DATA[41][142], DATA[41][124], DATA[41][110], DATA[41][96], DATA[41][82], DATA[41][54], DATA[41][40], DATA[41][26], DATA[41][12], DATA[41][247], DATA[41][233], DATA[41][219], DATA[41][205], DATA[41][177], DATA[41][163], DATA[41][149], DATA[41][135], DATA[41][117], DATA[41][103], DATA[41][89], DATA[41][75], DATA[41][47], DATA[41][33], DATA[41][19], DATA[41][5], DATA[40][254], DATA[40][240], DATA[40][226], DATA[40][212], DATA[40][184], DATA[40][170], DATA[40][156], DATA[40][142], DATA[40][124], DATA[40][110], DATA[40][96], DATA[40][82], DATA[40][54], DATA[40][40], DATA[40][26], DATA[40][12], DATA[40][247], DATA[40][233], DATA[40][219], DATA[40][205], DATA[40][177], DATA[40][163], DATA[40][149], DATA[40][135], DATA[40][117], DATA[40][103], DATA[40][89], DATA[40][75], DATA[40][47], DATA[40][33], DATA[40][19], DATA[40][5], DATA[43][255], DATA[43][241], DATA[43][227], DATA[43][213], DATA[43][185], DATA[43][171], DATA[43][157], DATA[43][143], DATA[43][125], DATA[43][111], DATA[43][97], DATA[43][83], DATA[43][55], DATA[43][41], DATA[43][27], DATA[43][13], DATA[43][248], DATA[43][234], DATA[43][220], DATA[43][206], DATA[43][178], DATA[43][164], DATA[43][150], DATA[43][136], DATA[43][118], DATA[43][104], DATA[43][90], DATA[43][76], DATA[43][48], DATA[43][34], DATA[43][20], DATA[43][6], DATA[42][255], DATA[42][241], DATA[42][227], DATA[42][213], DATA[42][185], DATA[42][171], DATA[42][157], DATA[42][143], DATA[42][125], DATA[42][111], DATA[42][97], DATA[42][83], DATA[42][55], DATA[42][41], DATA[42][27], DATA[42][13], DATA[42][248], DATA[42][234], DATA[42][220], DATA[42][206], DATA[42][178], DATA[42][164], DATA[42][150], DATA[42][136], DATA[42][118], DATA[42][104], DATA[42][90], DATA[42][76], DATA[42][48], DATA[42][34], DATA[42][20], DATA[42][6], DATA[41][255], DATA[41][241], DATA[41][227], DATA[41][213], DATA[41][185], DATA[41][171], DATA[41][157], DATA[41][143], DATA[41][125], DATA[41][111], DATA[41][97], DATA[41][83], DATA[41][55], DATA[41][41], DATA[41][27], DATA[41][13], DATA[41][248], DATA[41][234], DATA[41][220], DATA[41][206], DATA[41][178], DATA[41][164], DATA[41][150], DATA[41][136], DATA[41][118], DATA[41][104], DATA[41][90], DATA[41][76], DATA[41][48], DATA[41][34], DATA[41][20], DATA[41][6], DATA[40][255], DATA[40][241], DATA[40][227], DATA[40][213], DATA[40][185], DATA[40][171], DATA[40][157], DATA[40][143], DATA[40][125], DATA[40][111], DATA[40][97], DATA[40][83], DATA[40][55], DATA[40][41], DATA[40][27], DATA[40][13], DATA[40][248], DATA[40][234], DATA[40][220], DATA[40][206], DATA[40][178], DATA[40][164], DATA[40][150], DATA[40][136], DATA[40][118], DATA[40][104], DATA[40][90], DATA[40][76], DATA[40][48], DATA[40][34], DATA[40][20], DATA[40][6], DATA[39][249], DATA[39][235], DATA[39][221], DATA[39][207], DATA[39][179], DATA[39][165], DATA[39][151], DATA[39][137], DATA[39][119], DATA[39][105], DATA[39][91], DATA[39][77], DATA[39][49], DATA[39][35], DATA[39][21], DATA[39][7], DATA[39][242], DATA[39][228], DATA[39][214], DATA[39][200], DATA[39][172], DATA[39][158], DATA[39][144], DATA[39][130], DATA[39][112], DATA[39][98], DATA[39][84], DATA[39][70], DATA[39][42], DATA[39][28], DATA[39][14], DATA[39][0], DATA[38][249], DATA[38][235], DATA[38][221], DATA[38][207], DATA[38][179], DATA[38][165], DATA[38][151], DATA[38][137], DATA[38][119], DATA[38][105], DATA[38][91], DATA[38][77], DATA[38][49], DATA[38][35], DATA[38][21], DATA[38][7], DATA[38][242], DATA[38][228], DATA[38][214], DATA[38][200], DATA[38][172], DATA[38][158], DATA[38][144], DATA[38][130], DATA[38][112], DATA[38][98], DATA[38][84], DATA[38][70], DATA[38][42], DATA[38][28], DATA[38][14], DATA[38][0], DATA[37][249], DATA[37][235], DATA[37][221], DATA[37][207], DATA[37][179], DATA[37][165], DATA[37][151], DATA[37][137], DATA[37][119], DATA[37][105], DATA[37][91], DATA[37][77], DATA[37][49], DATA[37][35], DATA[37][21], DATA[37][7], DATA[37][242], DATA[37][228], DATA[37][214], DATA[37][200], DATA[37][172], DATA[37][158], DATA[37][144], DATA[37][130], DATA[37][112], DATA[37][98], DATA[37][84], DATA[37][70], DATA[37][42], DATA[37][28], DATA[37][14], DATA[37][0], DATA[36][249], DATA[36][235], DATA[36][221], DATA[36][207], DATA[36][179], DATA[36][165], DATA[36][151], DATA[36][137], DATA[36][119], DATA[36][105], DATA[36][91], DATA[36][77], DATA[36][49], DATA[36][35], DATA[36][21], DATA[36][7], DATA[36][242], DATA[36][228], DATA[36][214], DATA[36][200], DATA[36][172], DATA[36][158], DATA[36][144], DATA[36][130], DATA[36][112], DATA[36][98], DATA[36][84], DATA[36][70], DATA[36][42], DATA[36][28], DATA[36][14], DATA[36][0], DATA[39][250], DATA[39][236], DATA[39][222], DATA[39][208], DATA[39][180], DATA[39][166], DATA[39][152], DATA[39][138], DATA[39][120], DATA[39][106], DATA[39][92], DATA[39][78], DATA[39][50], DATA[39][36], DATA[39][22], DATA[39][8], DATA[39][243], DATA[39][229], DATA[39][215], DATA[39][201], DATA[39][173], DATA[39][159], DATA[39][145], DATA[39][131], DATA[39][113], DATA[39][99], DATA[39][85], DATA[39][71], DATA[39][43], DATA[39][29], DATA[39][15], DATA[39][1], DATA[38][250], DATA[38][236], DATA[38][222], DATA[38][208], DATA[38][180], DATA[38][166], DATA[38][152], DATA[38][138], DATA[38][120], DATA[38][106], DATA[38][92], DATA[38][78], DATA[38][50], DATA[38][36], DATA[38][22], DATA[38][8], DATA[38][243], DATA[38][229], DATA[38][215], DATA[38][201], DATA[38][173], DATA[38][159], DATA[38][145], DATA[38][131], DATA[38][113], DATA[38][99], DATA[38][85], DATA[38][71], DATA[38][43], DATA[38][29], DATA[38][15], DATA[38][1], DATA[37][250], DATA[37][236], DATA[37][222], DATA[37][208], DATA[37][180], DATA[37][166], DATA[37][152], DATA[37][138], DATA[37][120], DATA[37][106], DATA[37][92], DATA[37][78], DATA[37][50], DATA[37][36], DATA[37][22], DATA[37][8], DATA[37][243], DATA[37][229], DATA[37][215], DATA[37][201], DATA[37][173], DATA[37][159], DATA[37][145], DATA[37][131], DATA[37][113], DATA[37][99], DATA[37][85], DATA[37][71], DATA[37][43], DATA[37][29], DATA[37][15], DATA[37][1], DATA[36][250], DATA[36][236], DATA[36][222], DATA[36][208], DATA[36][180], DATA[36][166], DATA[36][152], DATA[36][138], DATA[36][120], DATA[36][106], DATA[36][92], DATA[36][78], DATA[36][50], DATA[36][36], DATA[36][22], DATA[36][8], DATA[36][243], DATA[36][229], DATA[36][215], DATA[36][201], DATA[36][173], DATA[36][159], DATA[36][145], DATA[36][131], DATA[36][113], DATA[36][99], DATA[36][85], DATA[36][71], DATA[36][43], DATA[36][29], DATA[36][15], DATA[36][1], DATA[39][251], DATA[39][237], DATA[39][223], DATA[39][209], DATA[39][181], DATA[39][167], DATA[39][153], DATA[39][139], DATA[39][121], DATA[39][107], DATA[39][93], DATA[39][79], DATA[39][51], DATA[39][37], DATA[39][23], DATA[39][9], DATA[39][244], DATA[39][230], DATA[39][216], DATA[39][202], DATA[39][174], DATA[39][160], DATA[39][146], DATA[39][132], DATA[39][114], DATA[39][100], DATA[39][86], DATA[39][72], DATA[39][44], DATA[39][30], DATA[39][16], DATA[39][2], DATA[38][251], DATA[38][237], DATA[38][223], DATA[38][209], DATA[38][181], DATA[38][167], DATA[38][153], DATA[38][139], DATA[38][121], DATA[38][107], DATA[38][93], DATA[38][79], DATA[38][51], DATA[38][37], DATA[38][23], DATA[38][9], DATA[38][244], DATA[38][230], DATA[38][216], DATA[38][202], DATA[38][174], DATA[38][160], DATA[38][146], DATA[38][132], DATA[38][114], DATA[38][100], DATA[38][86], DATA[38][72], DATA[38][44], DATA[38][30], DATA[38][16], DATA[38][2], DATA[37][251], DATA[37][237], DATA[37][223], DATA[37][209], DATA[37][181], DATA[37][167], DATA[37][153], DATA[37][139], DATA[37][121], DATA[37][107], DATA[37][93], DATA[37][79], DATA[37][51], DATA[37][37], DATA[37][23], DATA[37][9], DATA[37][244], DATA[37][230], DATA[37][216], DATA[37][202], DATA[37][174], DATA[37][160], DATA[37][146], DATA[37][132], DATA[37][114], DATA[37][100], DATA[37][86], DATA[37][72], DATA[37][44], DATA[37][30], DATA[37][16], DATA[37][2], DATA[36][251], DATA[36][237], DATA[36][223], DATA[36][209], DATA[36][181], DATA[36][167], DATA[36][153], DATA[36][139], DATA[36][121], DATA[36][107], DATA[36][93], DATA[36][79], DATA[36][51], DATA[36][37], DATA[36][23], DATA[36][9], DATA[36][244], DATA[36][230], DATA[36][216], DATA[36][202], DATA[36][174], DATA[36][160], DATA[36][146], DATA[36][132], DATA[36][114], DATA[36][100], DATA[36][86], DATA[36][72], DATA[36][44], DATA[36][30], DATA[36][16], DATA[36][2], DATA[39][252], DATA[39][238], DATA[39][224], DATA[39][210], DATA[39][182], DATA[39][168], DATA[39][154], DATA[39][140], DATA[39][122], DATA[39][108], DATA[39][94], DATA[39][80], DATA[39][52], DATA[39][38], DATA[39][24], DATA[39][10], DATA[39][245], DATA[39][231], DATA[39][217], DATA[39][203], DATA[39][175], DATA[39][161], DATA[39][147], DATA[39][133], DATA[39][115], DATA[39][101], DATA[39][87], DATA[39][73], DATA[39][45], DATA[39][31], DATA[39][17], DATA[39][3], DATA[38][252], DATA[38][238], DATA[38][224], DATA[38][210], DATA[38][182], DATA[38][168], DATA[38][154], DATA[38][140], DATA[38][122], DATA[38][108], DATA[38][94], DATA[38][80], DATA[38][52], DATA[38][38], DATA[38][24], DATA[38][10], DATA[38][245], DATA[38][231], DATA[38][217], DATA[38][203], DATA[38][175], DATA[38][161], DATA[38][147], DATA[38][133], DATA[38][115], DATA[38][101], DATA[38][87], DATA[38][73], DATA[38][45], DATA[38][31], DATA[38][17], DATA[38][3], DATA[37][252], DATA[37][238], DATA[37][224], DATA[37][210], DATA[37][182], DATA[37][168], DATA[37][154], DATA[37][140], DATA[37][122], DATA[37][108], DATA[37][94], DATA[37][80], DATA[37][52], DATA[37][38], DATA[37][24], DATA[37][10], DATA[37][245], DATA[37][231], DATA[37][217], DATA[37][203], DATA[37][175], DATA[37][161], DATA[37][147], DATA[37][133], DATA[37][115], DATA[37][101], DATA[37][87], DATA[37][73], DATA[37][45], DATA[37][31], DATA[37][17], DATA[37][3], DATA[36][252], DATA[36][238], DATA[36][224], DATA[36][210], DATA[36][182], DATA[36][168], DATA[36][154], DATA[36][140], DATA[36][122], DATA[36][108], DATA[36][94], DATA[36][80], DATA[36][52], DATA[36][38], DATA[36][24], DATA[36][10], DATA[36][245], DATA[36][231], DATA[36][217], DATA[36][203], DATA[36][175], DATA[36][161], DATA[36][147], DATA[36][133], DATA[36][115], DATA[36][101], DATA[36][87], DATA[36][73], DATA[36][45], DATA[36][31], DATA[36][17], DATA[36][3], DATA[39][253], DATA[39][239], DATA[39][225], DATA[39][211], DATA[39][183], DATA[39][169], DATA[39][155], DATA[39][141], DATA[39][123], DATA[39][109], DATA[39][95], DATA[39][81], DATA[39][53], DATA[39][39], DATA[39][25], DATA[39][11], DATA[39][246], DATA[39][232], DATA[39][218], DATA[39][204], DATA[39][176], DATA[39][162], DATA[39][148], DATA[39][134], DATA[39][116], DATA[39][102], DATA[39][88], DATA[39][74], DATA[39][46], DATA[39][32], DATA[39][18], DATA[39][4], DATA[38][253], DATA[38][239], DATA[38][225], DATA[38][211], DATA[38][183], DATA[38][169], DATA[38][155], DATA[38][141], DATA[38][123], DATA[38][109], DATA[38][95], DATA[38][81], DATA[38][53], DATA[38][39], DATA[38][25], DATA[38][11], DATA[38][246], DATA[38][232], DATA[38][218], DATA[38][204], DATA[38][176], DATA[38][162], DATA[38][148], DATA[38][134], DATA[38][116], DATA[38][102], DATA[38][88], DATA[38][74], DATA[38][46], DATA[38][32], DATA[38][18], DATA[38][4], DATA[37][253], DATA[37][239], DATA[37][225], DATA[37][211], DATA[37][183], DATA[37][169], DATA[37][155], DATA[37][141], DATA[37][123], DATA[37][109], DATA[37][95], DATA[37][81], DATA[37][53], DATA[37][39], DATA[37][25], DATA[37][11], DATA[37][246], DATA[37][232], DATA[37][218], DATA[37][204], DATA[37][176], DATA[37][162], DATA[37][148], DATA[37][134], DATA[37][116], DATA[37][102], DATA[37][88], DATA[37][74], DATA[37][46], DATA[37][32], DATA[37][18], DATA[37][4], DATA[36][253], DATA[36][239], DATA[36][225], DATA[36][211], DATA[36][183], DATA[36][169], DATA[36][155], DATA[36][141], DATA[36][123], DATA[36][109], DATA[36][95], DATA[36][81], DATA[36][53], DATA[36][39], DATA[36][25], DATA[36][11], DATA[36][246], DATA[36][232], DATA[36][218], DATA[36][204], DATA[36][176], DATA[36][162], DATA[36][148], DATA[36][134], DATA[36][116], DATA[36][102], DATA[36][88], DATA[36][74], DATA[36][46], DATA[36][32], DATA[36][18], DATA[36][4], DATA[39][254], DATA[39][240], DATA[39][226], DATA[39][212], DATA[39][184], DATA[39][170], DATA[39][156], DATA[39][142], DATA[39][124], DATA[39][110], DATA[39][96], DATA[39][82], DATA[39][54], DATA[39][40], DATA[39][26], DATA[39][12], DATA[39][247], DATA[39][233], DATA[39][219], DATA[39][205], DATA[39][177], DATA[39][163], DATA[39][149], DATA[39][135], DATA[39][117], DATA[39][103], DATA[39][89], DATA[39][75], DATA[39][47], DATA[39][33], DATA[39][19], DATA[39][5], DATA[38][254], DATA[38][240], DATA[38][226], DATA[38][212], DATA[38][184], DATA[38][170], DATA[38][156], DATA[38][142], DATA[38][124], DATA[38][110], DATA[38][96], DATA[38][82], DATA[38][54], DATA[38][40], DATA[38][26], DATA[38][12], DATA[38][247], DATA[38][233], DATA[38][219], DATA[38][205], DATA[38][177], DATA[38][163], DATA[38][149], DATA[38][135], DATA[38][117], DATA[38][103], DATA[38][89], DATA[38][75], DATA[38][47], DATA[38][33], DATA[38][19], DATA[38][5], DATA[37][254], DATA[37][240], DATA[37][226], DATA[37][212], DATA[37][184], DATA[37][170], DATA[37][156], DATA[37][142], DATA[37][124], DATA[37][110], DATA[37][96], DATA[37][82], DATA[37][54], DATA[37][40], DATA[37][26], DATA[37][12], DATA[37][247], DATA[37][233], DATA[37][219], DATA[37][205], DATA[37][177], DATA[37][163], DATA[37][149], DATA[37][135], DATA[37][117], DATA[37][103], DATA[37][89], DATA[37][75], DATA[37][47], DATA[37][33], DATA[37][19], DATA[37][5], DATA[36][254], DATA[36][240], DATA[36][226], DATA[36][212], DATA[36][184], DATA[36][170], DATA[36][156], DATA[36][142], DATA[36][124], DATA[36][110], DATA[36][96], DATA[36][82], DATA[36][54], DATA[36][40], DATA[36][26], DATA[36][12], DATA[36][247], DATA[36][233], DATA[36][219], DATA[36][205], DATA[36][177], DATA[36][163], DATA[36][149], DATA[36][135], DATA[36][117], DATA[36][103], DATA[36][89], DATA[36][75], DATA[36][47], DATA[36][33], DATA[36][19], DATA[36][5], DATA[39][255], DATA[39][241], DATA[39][227], DATA[39][213], DATA[39][185], DATA[39][171], DATA[39][157], DATA[39][143], DATA[39][125], DATA[39][111], DATA[39][97], DATA[39][83], DATA[39][55], DATA[39][41], DATA[39][27], DATA[39][13], DATA[39][248], DATA[39][234], DATA[39][220], DATA[39][206], DATA[39][178], DATA[39][164], DATA[39][150], DATA[39][136], DATA[39][118], DATA[39][104], DATA[39][90], DATA[39][76], DATA[39][48], DATA[39][34], DATA[39][20], DATA[39][6], DATA[38][255], DATA[38][241], DATA[38][227], DATA[38][213], DATA[38][185], DATA[38][171], DATA[38][157], DATA[38][143], DATA[38][125], DATA[38][111], DATA[38][97], DATA[38][83], DATA[38][55], DATA[38][41], DATA[38][27], DATA[38][13], DATA[38][248], DATA[38][234], DATA[38][220], DATA[38][206], DATA[38][178], DATA[38][164], DATA[38][150], DATA[38][136], DATA[38][118], DATA[38][104], DATA[38][90], DATA[38][76], DATA[38][48], DATA[38][34], DATA[38][20], DATA[38][6], DATA[37][255], DATA[37][241], DATA[37][227], DATA[37][213], DATA[37][185], DATA[37][171], DATA[37][157], DATA[37][143], DATA[37][125], DATA[37][111], DATA[37][97], DATA[37][83], DATA[37][55], DATA[37][41], DATA[37][27], DATA[37][13], DATA[37][248], DATA[37][234], DATA[37][220], DATA[37][206], DATA[37][178], DATA[37][164], DATA[37][150], DATA[37][136], DATA[37][118], DATA[37][104], DATA[37][90], DATA[37][76], DATA[37][48], DATA[37][34], DATA[37][20], DATA[37][6], DATA[36][255], DATA[36][241], DATA[36][227], DATA[36][213], DATA[36][185], DATA[36][171], DATA[36][157], DATA[36][143], DATA[36][125], DATA[36][111], DATA[36][97], DATA[36][83], DATA[36][55], DATA[36][41], DATA[36][27], DATA[36][13], DATA[36][248], DATA[36][234], DATA[36][220], DATA[36][206], DATA[36][178], DATA[36][164], DATA[36][150], DATA[36][136], DATA[36][118], DATA[36][104], DATA[36][90], DATA[36][76], DATA[36][48], DATA[36][34], DATA[36][20], DATA[36][6], DATA[35][249], DATA[35][235], DATA[35][221], DATA[35][207], DATA[35][179], DATA[35][165], DATA[35][151], DATA[35][137], DATA[35][119], DATA[35][105], DATA[35][91], DATA[35][77], DATA[35][49], DATA[35][35], DATA[35][21], DATA[35][7], DATA[35][242], DATA[35][228], DATA[35][214], DATA[35][200], DATA[35][172], DATA[35][158], DATA[35][144], DATA[35][130], DATA[35][112], DATA[35][98], DATA[35][84], DATA[35][70], DATA[35][42], DATA[35][28], DATA[35][14], DATA[35][0], DATA[34][249], DATA[34][235], DATA[34][221], DATA[34][207], DATA[34][179], DATA[34][165], DATA[34][151], DATA[34][137], DATA[34][119], DATA[34][105], DATA[34][91], DATA[34][77], DATA[34][49], DATA[34][35], DATA[34][21], DATA[34][7], DATA[34][242], DATA[34][228], DATA[34][214], DATA[34][200], DATA[34][172], DATA[34][158], DATA[34][144], DATA[34][130], DATA[34][112], DATA[34][98], DATA[34][84], DATA[34][70], DATA[34][42], DATA[34][28], DATA[34][14], DATA[34][0], DATA[33][249], DATA[33][235], DATA[33][221], DATA[33][207], DATA[33][179], DATA[33][165], DATA[33][151], DATA[33][137], DATA[33][119], DATA[33][105], DATA[33][91], DATA[33][77], DATA[33][49], DATA[33][35], DATA[33][21], DATA[33][7], DATA[33][242], DATA[33][228], DATA[33][214], DATA[33][200], DATA[33][172], DATA[33][158], DATA[33][144], DATA[33][130], DATA[33][112], DATA[33][98], DATA[33][84], DATA[33][70], DATA[33][42], DATA[33][28], DATA[33][14], DATA[33][0], DATA[32][249], DATA[32][235], DATA[32][221], DATA[32][207], DATA[32][179], DATA[32][165], DATA[32][151], DATA[32][137], DATA[32][119], DATA[32][105], DATA[32][91], DATA[32][77], DATA[32][49], DATA[32][35], DATA[32][21], DATA[32][7], DATA[32][242], DATA[32][228], DATA[32][214], DATA[32][200], DATA[32][172], DATA[32][158], DATA[32][144], DATA[32][130], DATA[32][112], DATA[32][98], DATA[32][84], DATA[32][70], DATA[32][42], DATA[32][28], DATA[32][14], DATA[32][0], DATA[35][250], DATA[35][236], DATA[35][222], DATA[35][208], DATA[35][180], DATA[35][166], DATA[35][152], DATA[35][138], DATA[35][120], DATA[35][106], DATA[35][92], DATA[35][78], DATA[35][50], DATA[35][36], DATA[35][22], DATA[35][8], DATA[35][243], DATA[35][229], DATA[35][215], DATA[35][201], DATA[35][173], DATA[35][159], DATA[35][145], DATA[35][131], DATA[35][113], DATA[35][99], DATA[35][85], DATA[35][71], DATA[35][43], DATA[35][29], DATA[35][15], DATA[35][1], DATA[34][250], DATA[34][236], DATA[34][222], DATA[34][208], DATA[34][180], DATA[34][166], DATA[34][152], DATA[34][138], DATA[34][120], DATA[34][106], DATA[34][92], DATA[34][78], DATA[34][50], DATA[34][36], DATA[34][22], DATA[34][8], DATA[34][243], DATA[34][229], DATA[34][215], DATA[34][201], DATA[34][173], DATA[34][159], DATA[34][145], DATA[34][131], DATA[34][113], DATA[34][99], DATA[34][85], DATA[34][71], DATA[34][43], DATA[34][29], DATA[34][15], DATA[34][1], DATA[33][250], DATA[33][236], DATA[33][222], DATA[33][208], DATA[33][180], DATA[33][166], DATA[33][152], DATA[33][138], DATA[33][120], DATA[33][106], DATA[33][92], DATA[33][78], DATA[33][50], DATA[33][36], DATA[33][22], DATA[33][8], DATA[33][243], DATA[33][229], DATA[33][215], DATA[33][201], DATA[33][173], DATA[33][159], DATA[33][145], DATA[33][131], DATA[33][113], DATA[33][99], DATA[33][85], DATA[33][71], DATA[33][43], DATA[33][29], DATA[33][15], DATA[33][1], DATA[32][250], DATA[32][236], DATA[32][222], DATA[32][208], DATA[32][180], DATA[32][166], DATA[32][152], DATA[32][138], DATA[32][120], DATA[32][106], DATA[32][92], DATA[32][78], DATA[32][50], DATA[32][36], DATA[32][22], DATA[32][8], DATA[32][243], DATA[32][229], DATA[32][215], DATA[32][201], DATA[32][173], DATA[32][159], DATA[32][145], DATA[32][131], DATA[32][113], DATA[32][99], DATA[32][85], DATA[32][71], DATA[32][43], DATA[32][29], DATA[32][15], DATA[32][1], DATA[35][251], DATA[35][237], DATA[35][223], DATA[35][209], DATA[35][181], DATA[35][167], DATA[35][153], DATA[35][139], DATA[35][121], DATA[35][107], DATA[35][93], DATA[35][79], DATA[35][51], DATA[35][37], DATA[35][23], DATA[35][9], DATA[35][244], DATA[35][230], DATA[35][216], DATA[35][202], DATA[35][174], DATA[35][160], DATA[35][146], DATA[35][132], DATA[35][114], DATA[35][100], DATA[35][86], DATA[35][72], DATA[35][44], DATA[35][30], DATA[35][16], DATA[35][2], DATA[34][251], DATA[34][237], DATA[34][223], DATA[34][209], DATA[34][181], DATA[34][167], DATA[34][153], DATA[34][139], DATA[34][121], DATA[34][107], DATA[34][93], DATA[34][79], DATA[34][51], DATA[34][37], DATA[34][23], DATA[34][9], DATA[34][244], DATA[34][230], DATA[34][216], DATA[34][202], DATA[34][174], DATA[34][160], DATA[34][146], DATA[34][132], DATA[34][114], DATA[34][100], DATA[34][86], DATA[34][72], DATA[34][44], DATA[34][30], DATA[34][16], DATA[34][2], DATA[33][251], DATA[33][237], DATA[33][223], DATA[33][209], DATA[33][181], DATA[33][167], DATA[33][153], DATA[33][139], DATA[33][121], DATA[33][107], DATA[33][93], DATA[33][79], DATA[33][51], DATA[33][37], DATA[33][23], DATA[33][9], DATA[33][244], DATA[33][230], DATA[33][216], DATA[33][202], DATA[33][174], DATA[33][160], DATA[33][146], DATA[33][132], DATA[33][114], DATA[33][100], DATA[33][86], DATA[33][72], DATA[33][44], DATA[33][30], DATA[33][16], DATA[33][2], DATA[32][251], DATA[32][237], DATA[32][223], DATA[32][209], DATA[32][181], DATA[32][167], DATA[32][153], DATA[32][139], DATA[32][121], DATA[32][107], DATA[32][93], DATA[32][79], DATA[32][51], DATA[32][37], DATA[32][23], DATA[32][9], DATA[32][244], DATA[32][230], DATA[32][216], DATA[32][202], DATA[32][174], DATA[32][160], DATA[32][146], DATA[32][132], DATA[32][114], DATA[32][100], DATA[32][86], DATA[32][72], DATA[32][44], DATA[32][30], DATA[32][16], DATA[32][2], DATA[35][252], DATA[35][238], DATA[35][224], DATA[35][210], DATA[35][182], DATA[35][168], DATA[35][154], DATA[35][140], DATA[35][122], DATA[35][108], DATA[35][94], DATA[35][80], DATA[35][52], DATA[35][38], DATA[35][24], DATA[35][10], DATA[35][245], DATA[35][231], DATA[35][217], DATA[35][203], DATA[35][175], DATA[35][161], DATA[35][147], DATA[35][133], DATA[35][115], DATA[35][101], DATA[35][87], DATA[35][73], DATA[35][45], DATA[35][31], DATA[35][17], DATA[35][3], DATA[34][252], DATA[34][238], DATA[34][224], DATA[34][210], DATA[34][182], DATA[34][168], DATA[34][154], DATA[34][140], DATA[34][122], DATA[34][108], DATA[34][94], DATA[34][80], DATA[34][52], DATA[34][38], DATA[34][24], DATA[34][10], DATA[34][245], DATA[34][231], DATA[34][217], DATA[34][203], DATA[34][175], DATA[34][161], DATA[34][147], DATA[34][133], DATA[34][115], DATA[34][101], DATA[34][87], DATA[34][73], DATA[34][45], DATA[34][31], DATA[34][17], DATA[34][3], DATA[33][252], DATA[33][238], DATA[33][224], DATA[33][210], DATA[33][182], DATA[33][168], DATA[33][154], DATA[33][140], DATA[33][122], DATA[33][108], DATA[33][94], DATA[33][80], DATA[33][52], DATA[33][38], DATA[33][24], DATA[33][10], DATA[33][245], DATA[33][231], DATA[33][217], DATA[33][203], DATA[33][175], DATA[33][161], DATA[33][147], DATA[33][133], DATA[33][115], DATA[33][101], DATA[33][87], DATA[33][73], DATA[33][45], DATA[33][31], DATA[33][17], DATA[33][3], DATA[32][252], DATA[32][238], DATA[32][224], DATA[32][210], DATA[32][182], DATA[32][168], DATA[32][154], DATA[32][140], DATA[32][122], DATA[32][108], DATA[32][94], DATA[32][80], DATA[32][52], DATA[32][38], DATA[32][24], DATA[32][10], DATA[32][245], DATA[32][231], DATA[32][217], DATA[32][203], DATA[32][175], DATA[32][161], DATA[32][147], DATA[32][133], DATA[32][115], DATA[32][101], DATA[32][87], DATA[32][73], DATA[32][45], DATA[32][31], DATA[32][17], DATA[32][3], DATA[35][253], DATA[35][239], DATA[35][225], DATA[35][211], DATA[35][183], DATA[35][169], DATA[35][155], DATA[35][141], DATA[35][123], DATA[35][109], DATA[35][95], DATA[35][81], DATA[35][53], DATA[35][39], DATA[35][25], DATA[35][11], DATA[35][246], DATA[35][232], DATA[35][218], DATA[35][204], DATA[35][176], DATA[35][162], DATA[35][148], DATA[35][134], DATA[35][116], DATA[35][102], DATA[35][88], DATA[35][74], DATA[35][46], DATA[35][32], DATA[35][18], DATA[35][4], DATA[34][253], DATA[34][239], DATA[34][225], DATA[34][211], DATA[34][183], DATA[34][169], DATA[34][155], DATA[34][141], DATA[34][123], DATA[34][109], DATA[34][95], DATA[34][81], DATA[34][53], DATA[34][39], DATA[34][25], DATA[34][11], DATA[34][246], DATA[34][232], DATA[34][218], DATA[34][204], DATA[34][176], DATA[34][162], DATA[34][148], DATA[34][134], DATA[34][116], DATA[34][102], DATA[34][88], DATA[34][74], DATA[34][46], DATA[34][32], DATA[34][18], DATA[34][4], DATA[33][253], DATA[33][239], DATA[33][225], DATA[33][211], DATA[33][183], DATA[33][169], DATA[33][155], DATA[33][141], DATA[33][123], DATA[33][109], DATA[33][95], DATA[33][81], DATA[33][53], DATA[33][39], DATA[33][25], DATA[33][11], DATA[33][246], DATA[33][232], DATA[33][218], DATA[33][204], DATA[33][176], DATA[33][162], DATA[33][148], DATA[33][134], DATA[33][116], DATA[33][102], DATA[33][88], DATA[33][74], DATA[33][46], DATA[33][32], DATA[33][18], DATA[33][4], DATA[32][253], DATA[32][239], DATA[32][225], DATA[32][211], DATA[32][183], DATA[32][169], DATA[32][155], DATA[32][141], DATA[32][123], DATA[32][109], DATA[32][95], DATA[32][81], DATA[32][53], DATA[32][39], DATA[32][25], DATA[32][11], DATA[32][246], DATA[32][232], DATA[32][218], DATA[32][204], DATA[32][176], DATA[32][162], DATA[32][148], DATA[32][134], DATA[32][116], DATA[32][102], DATA[32][88], DATA[32][74], DATA[32][46], DATA[32][32], DATA[32][18], DATA[32][4], DATA[35][254], DATA[35][240], DATA[35][226], DATA[35][212], DATA[35][184], DATA[35][170], DATA[35][156], DATA[35][142], DATA[35][124], DATA[35][110], DATA[35][96], DATA[35][82], DATA[35][54], DATA[35][40], DATA[35][26], DATA[35][12], DATA[35][247], DATA[35][233], DATA[35][219], DATA[35][205], DATA[35][177], DATA[35][163], DATA[35][149], DATA[35][135], DATA[35][117], DATA[35][103], DATA[35][89], DATA[35][75], DATA[35][47], DATA[35][33], DATA[35][19], DATA[35][5], DATA[34][254], DATA[34][240], DATA[34][226], DATA[34][212], DATA[34][184], DATA[34][170], DATA[34][156], DATA[34][142], DATA[34][124], DATA[34][110], DATA[34][96], DATA[34][82], DATA[34][54], DATA[34][40], DATA[34][26], DATA[34][12], DATA[34][247], DATA[34][233], DATA[34][219], DATA[34][205], DATA[34][177], DATA[34][163], DATA[34][149], DATA[34][135], DATA[34][117], DATA[34][103], DATA[34][89], DATA[34][75], DATA[34][47], DATA[34][33], DATA[34][19], DATA[34][5], DATA[33][254], DATA[33][240], DATA[33][226], DATA[33][212], DATA[33][184], DATA[33][170], DATA[33][156], DATA[33][142], DATA[33][124], DATA[33][110], DATA[33][96], DATA[33][82], DATA[33][54], DATA[33][40], DATA[33][26], DATA[33][12], DATA[33][247], DATA[33][233], DATA[33][219], DATA[33][205], DATA[33][177], DATA[33][163], DATA[33][149], DATA[33][135], DATA[33][117], DATA[33][103], DATA[33][89], DATA[33][75], DATA[33][47], DATA[33][33], DATA[33][19], DATA[33][5], DATA[32][254], DATA[32][240], DATA[32][226], DATA[32][212], DATA[32][184], DATA[32][170], DATA[32][156], DATA[32][142], DATA[32][124], DATA[32][110], DATA[32][96], DATA[32][82], DATA[32][54], DATA[32][40], DATA[32][26], DATA[32][12], DATA[32][247], DATA[32][233], DATA[32][219], DATA[32][205], DATA[32][177], DATA[32][163], DATA[32][149], DATA[32][135], DATA[32][117], DATA[32][103], DATA[32][89], DATA[32][75], DATA[32][47], DATA[32][33], DATA[32][19], DATA[32][5], DATA[35][255], DATA[35][241], DATA[35][227], DATA[35][213], DATA[35][185], DATA[35][171], DATA[35][157], DATA[35][143], DATA[35][125], DATA[35][111], DATA[35][97], DATA[35][83], DATA[35][55], DATA[35][41], DATA[35][27], DATA[35][13], DATA[35][248], DATA[35][234], DATA[35][220], DATA[35][206], DATA[35][178], DATA[35][164], DATA[35][150], DATA[35][136], DATA[35][118], DATA[35][104], DATA[35][90], DATA[35][76], DATA[35][48], DATA[35][34], DATA[35][20], DATA[35][6], DATA[34][255], DATA[34][241], DATA[34][227], DATA[34][213], DATA[34][185], DATA[34][171], DATA[34][157], DATA[34][143], DATA[34][125], DATA[34][111], DATA[34][97], DATA[34][83], DATA[34][55], DATA[34][41], DATA[34][27], DATA[34][13], DATA[34][248], DATA[34][234], DATA[34][220], DATA[34][206], DATA[34][178], DATA[34][164], DATA[34][150], DATA[34][136], DATA[34][118], DATA[34][104], DATA[34][90], DATA[34][76], DATA[34][48], DATA[34][34], DATA[34][20], DATA[34][6], DATA[33][255], DATA[33][241], DATA[33][227], DATA[33][213], DATA[33][185], DATA[33][171], DATA[33][157], DATA[33][143], DATA[33][125], DATA[33][111], DATA[33][97], DATA[33][83], DATA[33][55], DATA[33][41], DATA[33][27], DATA[33][13], DATA[33][248], DATA[33][234], DATA[33][220], DATA[33][206], DATA[33][178], DATA[33][164], DATA[33][150], DATA[33][136], DATA[33][118], DATA[33][104], DATA[33][90], DATA[33][76], DATA[33][48], DATA[33][34], DATA[33][20], DATA[33][6], DATA[32][255], DATA[32][241], DATA[32][227], DATA[32][213], DATA[32][185], DATA[32][171], DATA[32][157], DATA[32][143], DATA[32][125], DATA[32][111], DATA[32][97], DATA[32][83], DATA[32][55], DATA[32][41], DATA[32][27], DATA[32][13], DATA[32][248], DATA[32][234], DATA[32][220], DATA[32][206], DATA[32][178], DATA[32][164], DATA[32][150], DATA[32][136], DATA[32][118], DATA[32][104], DATA[32][90], DATA[32][76], DATA[32][48], DATA[32][34], DATA[32][20], DATA[32][6], DATA[31][249], DATA[31][235], DATA[31][221], DATA[31][207], DATA[31][179], DATA[31][165], DATA[31][151], DATA[31][137], DATA[31][119], DATA[31][105], DATA[31][91], DATA[31][77], DATA[31][49], DATA[31][35], DATA[31][21], DATA[31][7], DATA[31][242], DATA[31][228], DATA[31][214], DATA[31][200], DATA[31][172], DATA[31][158], DATA[31][144], DATA[31][130], DATA[31][112], DATA[31][98], DATA[31][84], DATA[31][70], DATA[31][42], DATA[31][28], DATA[31][14], DATA[31][0], DATA[30][249], DATA[30][235], DATA[30][221], DATA[30][207], DATA[30][179], DATA[30][165], DATA[30][151], DATA[30][137], DATA[30][119], DATA[30][105], DATA[30][91], DATA[30][77], DATA[30][49], DATA[30][35], DATA[30][21], DATA[30][7], DATA[30][242], DATA[30][228], DATA[30][214], DATA[30][200], DATA[30][172], DATA[30][158], DATA[30][144], DATA[30][130], DATA[30][112], DATA[30][98], DATA[30][84], DATA[30][70], DATA[30][42], DATA[30][28], DATA[30][14], DATA[30][0], DATA[29][249], DATA[29][235], DATA[29][221], DATA[29][207], DATA[29][179], DATA[29][165], DATA[29][151], DATA[29][137], DATA[29][119], DATA[29][105], DATA[29][91], DATA[29][77], DATA[29][49], DATA[29][35], DATA[29][21], DATA[29][7], DATA[29][242], DATA[29][228], DATA[29][214], DATA[29][200], DATA[29][172], DATA[29][158], DATA[29][144], DATA[29][130], DATA[29][112], DATA[29][98], DATA[29][84], DATA[29][70], DATA[29][42], DATA[29][28], DATA[29][14], DATA[29][0], DATA[28][249], DATA[28][235], DATA[28][221], DATA[28][207], DATA[28][179], DATA[28][165], DATA[28][151], DATA[28][137], DATA[28][119], DATA[28][105], DATA[28][91], DATA[28][77], DATA[28][49], DATA[28][35], DATA[28][21], DATA[28][7], DATA[28][242], DATA[28][228], DATA[28][214], DATA[28][200], DATA[28][172], DATA[28][158], DATA[28][144], DATA[28][130], DATA[28][112], DATA[28][98], DATA[28][84], DATA[28][70], DATA[28][42], DATA[28][28], DATA[28][14], DATA[28][0], DATA[31][250], DATA[31][236], DATA[31][222], DATA[31][208], DATA[31][180], DATA[31][166], DATA[31][152], DATA[31][138], DATA[31][120], DATA[31][106], DATA[31][92], DATA[31][78], DATA[31][50], DATA[31][36], DATA[31][22], DATA[31][8], DATA[31][243], DATA[31][229], DATA[31][215], DATA[31][201], DATA[31][173], DATA[31][159], DATA[31][145], DATA[31][131], DATA[31][113], DATA[31][99], DATA[31][85], DATA[31][71], DATA[31][43], DATA[31][29], DATA[31][15], DATA[31][1], DATA[30][250], DATA[30][236], DATA[30][222], DATA[30][208], DATA[30][180], DATA[30][166], DATA[30][152], DATA[30][138], DATA[30][120], DATA[30][106], DATA[30][92], DATA[30][78], DATA[30][50], DATA[30][36], DATA[30][22], DATA[30][8], DATA[30][243], DATA[30][229], DATA[30][215], DATA[30][201], DATA[30][173], DATA[30][159], DATA[30][145], DATA[30][131], DATA[30][113], DATA[30][99], DATA[30][85], DATA[30][71], DATA[30][43], DATA[30][29], DATA[30][15], DATA[30][1], DATA[29][250], DATA[29][236], DATA[29][222], DATA[29][208], DATA[29][180], DATA[29][166], DATA[29][152], DATA[29][138], DATA[29][120], DATA[29][106], DATA[29][92], DATA[29][78], DATA[29][50], DATA[29][36], DATA[29][22], DATA[29][8], DATA[29][243], DATA[29][229], DATA[29][215], DATA[29][201], DATA[29][173], DATA[29][159], DATA[29][145], DATA[29][131], DATA[29][113], DATA[29][99], DATA[29][85], DATA[29][71], DATA[29][43], DATA[29][29], DATA[29][15], DATA[29][1], DATA[28][250], DATA[28][236], DATA[28][222], DATA[28][208], DATA[28][180], DATA[28][166], DATA[28][152], DATA[28][138], DATA[28][120], DATA[28][106], DATA[28][92], DATA[28][78], DATA[28][50], DATA[28][36], DATA[28][22], DATA[28][8], DATA[28][243], DATA[28][229], DATA[28][215], DATA[28][201], DATA[28][173], DATA[28][159], DATA[28][145], DATA[28][131], DATA[28][113], DATA[28][99], DATA[28][85], DATA[28][71], DATA[28][43], DATA[28][29], DATA[28][15], DATA[28][1], DATA[31][251], DATA[31][237], DATA[31][223], DATA[31][209], DATA[31][181], DATA[31][167], DATA[31][153], DATA[31][139], DATA[31][121], DATA[31][107], DATA[31][93], DATA[31][79], DATA[31][51], DATA[31][37], DATA[31][23], DATA[31][9], DATA[31][244], DATA[31][230], DATA[31][216], DATA[31][202], DATA[31][174], DATA[31][160], DATA[31][146], DATA[31][132], DATA[31][114], DATA[31][100], DATA[31][86], DATA[31][72], DATA[31][44], DATA[31][30], DATA[31][16], DATA[31][2], DATA[30][251], DATA[30][237], DATA[30][223], DATA[30][209], DATA[30][181], DATA[30][167], DATA[30][153], DATA[30][139], DATA[30][121], DATA[30][107], DATA[30][93], DATA[30][79], DATA[30][51], DATA[30][37], DATA[30][23], DATA[30][9], DATA[30][244], DATA[30][230], DATA[30][216], DATA[30][202], DATA[30][174], DATA[30][160], DATA[30][146], DATA[30][132], DATA[30][114], DATA[30][100], DATA[30][86], DATA[30][72], DATA[30][44], DATA[30][30], DATA[30][16], DATA[30][2], DATA[29][251], DATA[29][237], DATA[29][223], DATA[29][209], DATA[29][181], DATA[29][167], DATA[29][153], DATA[29][139], DATA[29][121], DATA[29][107], DATA[29][93], DATA[29][79], DATA[29][51], DATA[29][37], DATA[29][23], DATA[29][9], DATA[29][244], DATA[29][230], DATA[29][216], DATA[29][202], DATA[29][174], DATA[29][160], DATA[29][146], DATA[29][132], DATA[29][114], DATA[29][100], DATA[29][86], DATA[29][72], DATA[29][44], DATA[29][30], DATA[29][16], DATA[29][2], DATA[28][251], DATA[28][237], DATA[28][223], DATA[28][209], DATA[28][181], DATA[28][167], DATA[28][153], DATA[28][139], DATA[28][121], DATA[28][107], DATA[28][93], DATA[28][79], DATA[28][51], DATA[28][37], DATA[28][23], DATA[28][9], DATA[28][244], DATA[28][230], DATA[28][216], DATA[28][202], DATA[28][174], DATA[28][160], DATA[28][146], DATA[28][132], DATA[28][114], DATA[28][100], DATA[28][86], DATA[28][72], DATA[28][44], DATA[28][30], DATA[28][16], DATA[28][2], DATA[31][252], DATA[31][238], DATA[31][224], DATA[31][210], DATA[31][182], DATA[31][168], DATA[31][154], DATA[31][140], DATA[31][122], DATA[31][108], DATA[31][94], DATA[31][80], DATA[31][52], DATA[31][38], DATA[31][24], DATA[31][10], DATA[31][245], DATA[31][231], DATA[31][217], DATA[31][203], DATA[31][175], DATA[31][161], DATA[31][147], DATA[31][133], DATA[31][115], DATA[31][101], DATA[31][87], DATA[31][73], DATA[31][45], DATA[31][31], DATA[31][17], DATA[31][3], DATA[30][252], DATA[30][238], DATA[30][224], DATA[30][210], DATA[30][182], DATA[30][168], DATA[30][154], DATA[30][140], DATA[30][122], DATA[30][108], DATA[30][94], DATA[30][80], DATA[30][52], DATA[30][38], DATA[30][24], DATA[30][10], DATA[30][245], DATA[30][231], DATA[30][217], DATA[30][203], DATA[30][175], DATA[30][161], DATA[30][147], DATA[30][133], DATA[30][115], DATA[30][101], DATA[30][87], DATA[30][73], DATA[30][45], DATA[30][31], DATA[30][17], DATA[30][3], DATA[29][252], DATA[29][238], DATA[29][224], DATA[29][210], DATA[29][182], DATA[29][168], DATA[29][154], DATA[29][140], DATA[29][122], DATA[29][108], DATA[29][94], DATA[29][80], DATA[29][52], DATA[29][38], DATA[29][24], DATA[29][10], DATA[29][245], DATA[29][231], DATA[29][217], DATA[29][203], DATA[29][175], DATA[29][161], DATA[29][147], DATA[29][133], DATA[29][115], DATA[29][101], DATA[29][87], DATA[29][73], DATA[29][45], DATA[29][31], DATA[29][17], DATA[29][3], DATA[28][252], DATA[28][238], DATA[28][224], DATA[28][210], DATA[28][182], DATA[28][168], DATA[28][154], DATA[28][140], DATA[28][122], DATA[28][108], DATA[28][94], DATA[28][80], DATA[28][52], DATA[28][38], DATA[28][24], DATA[28][10], DATA[28][245], DATA[28][231], DATA[28][217], DATA[28][203], DATA[28][175], DATA[28][161], DATA[28][147], DATA[28][133], DATA[28][115], DATA[28][101], DATA[28][87], DATA[28][73], DATA[28][45], DATA[28][31], DATA[28][17], DATA[28][3], DATA[31][253], DATA[31][239], DATA[31][225], DATA[31][211], DATA[31][183], DATA[31][169], DATA[31][155], DATA[31][141], DATA[31][123], DATA[31][109], DATA[31][95], DATA[31][81], DATA[31][53], DATA[31][39], DATA[31][25], DATA[31][11], DATA[31][246], DATA[31][232], DATA[31][218], DATA[31][204], DATA[31][176], DATA[31][162], DATA[31][148], DATA[31][134], DATA[31][116], DATA[31][102], DATA[31][88], DATA[31][74], DATA[31][46], DATA[31][32], DATA[31][18], DATA[31][4], DATA[30][253], DATA[30][239], DATA[30][225], DATA[30][211], DATA[30][183], DATA[30][169], DATA[30][155], DATA[30][141], DATA[30][123], DATA[30][109], DATA[30][95], DATA[30][81], DATA[30][53], DATA[30][39], DATA[30][25], DATA[30][11], DATA[30][246], DATA[30][232], DATA[30][218], DATA[30][204], DATA[30][176], DATA[30][162], DATA[30][148], DATA[30][134], DATA[30][116], DATA[30][102], DATA[30][88], DATA[30][74], DATA[30][46], DATA[30][32], DATA[30][18], DATA[30][4], DATA[29][253], DATA[29][239], DATA[29][225], DATA[29][211], DATA[29][183], DATA[29][169], DATA[29][155], DATA[29][141], DATA[29][123], DATA[29][109], DATA[29][95], DATA[29][81], DATA[29][53], DATA[29][39], DATA[29][25], DATA[29][11], DATA[29][246], DATA[29][232], DATA[29][218], DATA[29][204], DATA[29][176], DATA[29][162], DATA[29][148], DATA[29][134], DATA[29][116], DATA[29][102], DATA[29][88], DATA[29][74], DATA[29][46], DATA[29][32], DATA[29][18], DATA[29][4], DATA[28][253], DATA[28][239], DATA[28][225], DATA[28][211], DATA[28][183], DATA[28][169], DATA[28][155], DATA[28][141], DATA[28][123], DATA[28][109], DATA[28][95], DATA[28][81], DATA[28][53], DATA[28][39], DATA[28][25], DATA[28][11], DATA[28][246], DATA[28][232], DATA[28][218], DATA[28][204], DATA[28][176], DATA[28][162], DATA[28][148], DATA[28][134], DATA[28][116], DATA[28][102], DATA[28][88], DATA[28][74], DATA[28][46], DATA[28][32], DATA[28][18], DATA[28][4], DATA[31][254], DATA[31][240], DATA[31][226], DATA[31][212], DATA[31][184], DATA[31][170], DATA[31][156], DATA[31][142], DATA[31][124], DATA[31][110], DATA[31][96], DATA[31][82], DATA[31][54], DATA[31][40], DATA[31][26], DATA[31][12], DATA[31][247], DATA[31][233], DATA[31][219], DATA[31][205], DATA[31][177], DATA[31][163], DATA[31][149], DATA[31][135], DATA[31][117], DATA[31][103], DATA[31][89], DATA[31][75], DATA[31][47], DATA[31][33], DATA[31][19], DATA[31][5], DATA[30][254], DATA[30][240], DATA[30][226], DATA[30][212], DATA[30][184], DATA[30][170], DATA[30][156], DATA[30][142], DATA[30][124], DATA[30][110], DATA[30][96], DATA[30][82], DATA[30][54], DATA[30][40], DATA[30][26], DATA[30][12], DATA[30][247], DATA[30][233], DATA[30][219], DATA[30][205], DATA[30][177], DATA[30][163], DATA[30][149], DATA[30][135], DATA[30][117], DATA[30][103], DATA[30][89], DATA[30][75], DATA[30][47], DATA[30][33], DATA[30][19], DATA[30][5], DATA[29][254], DATA[29][240], DATA[29][226], DATA[29][212], DATA[29][184], DATA[29][170], DATA[29][156], DATA[29][142], DATA[29][124], DATA[29][110], DATA[29][96], DATA[29][82], DATA[29][54], DATA[29][40], DATA[29][26], DATA[29][12], DATA[29][247], DATA[29][233], DATA[29][219], DATA[29][205], DATA[29][177], DATA[29][163], DATA[29][149], DATA[29][135], DATA[29][117], DATA[29][103], DATA[29][89], DATA[29][75], DATA[29][47], DATA[29][33], DATA[29][19], DATA[29][5], DATA[28][254], DATA[28][240], DATA[28][226], DATA[28][212], DATA[28][184], DATA[28][170], DATA[28][156], DATA[28][142], DATA[28][124], DATA[28][110], DATA[28][96], DATA[28][82], DATA[28][54], DATA[28][40], DATA[28][26], DATA[28][12], DATA[28][247], DATA[28][233], DATA[28][219], DATA[28][205], DATA[28][177], DATA[28][163], DATA[28][149], DATA[28][135], DATA[28][117], DATA[28][103], DATA[28][89], DATA[28][75], DATA[28][47], DATA[28][33], DATA[28][19], DATA[28][5], DATA[31][255], DATA[31][241], DATA[31][227], DATA[31][213], DATA[31][185], DATA[31][171], DATA[31][157], DATA[31][143], DATA[31][125], DATA[31][111], DATA[31][97], DATA[31][83], DATA[31][55], DATA[31][41], DATA[31][27], DATA[31][13], DATA[31][248], DATA[31][234], DATA[31][220], DATA[31][206], DATA[31][178], DATA[31][164], DATA[31][150], DATA[31][136], DATA[31][118], DATA[31][104], DATA[31][90], DATA[31][76], DATA[31][48], DATA[31][34], DATA[31][20], DATA[31][6], DATA[30][255], DATA[30][241], DATA[30][227], DATA[30][213], DATA[30][185], DATA[30][171], DATA[30][157], DATA[30][143], DATA[30][125], DATA[30][111], DATA[30][97], DATA[30][83], DATA[30][55], DATA[30][41], DATA[30][27], DATA[30][13], DATA[30][248], DATA[30][234], DATA[30][220], DATA[30][206], DATA[30][178], DATA[30][164], DATA[30][150], DATA[30][136], DATA[30][118], DATA[30][104], DATA[30][90], DATA[30][76], DATA[30][48], DATA[30][34], DATA[30][20], DATA[30][6], DATA[29][255], DATA[29][241], DATA[29][227], DATA[29][213], DATA[29][185], DATA[29][171], DATA[29][157], DATA[29][143], DATA[29][125], DATA[29][111], DATA[29][97], DATA[29][83], DATA[29][55], DATA[29][41], DATA[29][27], DATA[29][13], DATA[29][248], DATA[29][234], DATA[29][220], DATA[29][206], DATA[29][178], DATA[29][164], DATA[29][150], DATA[29][136], DATA[29][118], DATA[29][104], DATA[29][90], DATA[29][76], DATA[29][48], DATA[29][34], DATA[29][20], DATA[29][6], DATA[28][255], DATA[28][241], DATA[28][227], DATA[28][213], DATA[28][185], DATA[28][171], DATA[28][157], DATA[28][143], DATA[28][125], DATA[28][111], DATA[28][97], DATA[28][83], DATA[28][55], DATA[28][41], DATA[28][27], DATA[28][13], DATA[28][248], DATA[28][234], DATA[28][220], DATA[28][206], DATA[28][178], DATA[28][164], DATA[28][150], DATA[28][136], DATA[28][118], DATA[28][104], DATA[28][90], DATA[28][76], DATA[28][48], DATA[28][34], DATA[28][20], DATA[28][6], DATA[27][249], DATA[27][235], DATA[27][221], DATA[27][207], DATA[27][179], DATA[27][165], DATA[27][151], DATA[27][137], DATA[27][119], DATA[27][105], DATA[27][91], DATA[27][77], DATA[27][49], DATA[27][35], DATA[27][21], DATA[27][7], DATA[27][242], DATA[27][228], DATA[27][214], DATA[27][200], DATA[27][172], DATA[27][158], DATA[27][144], DATA[27][130], DATA[27][112], DATA[27][98], DATA[27][84], DATA[27][70], DATA[27][42], DATA[27][28], DATA[27][14], DATA[27][0], DATA[26][249], DATA[26][235], DATA[26][221], DATA[26][207], DATA[26][179], DATA[26][165], DATA[26][151], DATA[26][137], DATA[26][119], DATA[26][105], DATA[26][91], DATA[26][77], DATA[26][49], DATA[26][35], DATA[26][21], DATA[26][7], DATA[26][242], DATA[26][228], DATA[26][214], DATA[26][200], DATA[26][172], DATA[26][158], DATA[26][144], DATA[26][130], DATA[26][112], DATA[26][98], DATA[26][84], DATA[26][70], DATA[26][42], DATA[26][28], DATA[26][14], DATA[26][0], DATA[25][249], DATA[25][235], DATA[25][221], DATA[25][207], DATA[25][179], DATA[25][165], DATA[25][151], DATA[25][137], DATA[25][119], DATA[25][105], DATA[25][91], DATA[25][77], DATA[25][49], DATA[25][35], DATA[25][21], DATA[25][7], DATA[25][242], DATA[25][228], DATA[25][214], DATA[25][200], DATA[25][172], DATA[25][158], DATA[25][144], DATA[25][130], DATA[25][112], DATA[25][98], DATA[25][84], DATA[25][70], DATA[25][42], DATA[25][28], DATA[25][14], DATA[25][0], DATA[24][249], DATA[24][235], DATA[24][221], DATA[24][207], DATA[24][179], DATA[24][165], DATA[24][151], DATA[24][137], DATA[24][119], DATA[24][105], DATA[24][91], DATA[24][77], DATA[24][49], DATA[24][35], DATA[24][21], DATA[24][7], DATA[24][242], DATA[24][228], DATA[24][214], DATA[24][200], DATA[24][172], DATA[24][158], DATA[24][144], DATA[24][130], DATA[24][112], DATA[24][98], DATA[24][84], DATA[24][70], DATA[24][42], DATA[24][28], DATA[24][14], DATA[24][0], DATA[27][250], DATA[27][236], DATA[27][222], DATA[27][208], DATA[27][180], DATA[27][166], DATA[27][152], DATA[27][138], DATA[27][120], DATA[27][106], DATA[27][92], DATA[27][78], DATA[27][50], DATA[27][36], DATA[27][22], DATA[27][8], DATA[27][243], DATA[27][229], DATA[27][215], DATA[27][201], DATA[27][173], DATA[27][159], DATA[27][145], DATA[27][131], DATA[27][113], DATA[27][99], DATA[27][85], DATA[27][71], DATA[27][43], DATA[27][29], DATA[27][15], DATA[27][1], DATA[26][250], DATA[26][236], DATA[26][222], DATA[26][208], DATA[26][180], DATA[26][166], DATA[26][152], DATA[26][138], DATA[26][120], DATA[26][106], DATA[26][92], DATA[26][78], DATA[26][50], DATA[26][36], DATA[26][22], DATA[26][8], DATA[26][243], DATA[26][229], DATA[26][215], DATA[26][201], DATA[26][173], DATA[26][159], DATA[26][145], DATA[26][131], DATA[26][113], DATA[26][99], DATA[26][85], DATA[26][71], DATA[26][43], DATA[26][29], DATA[26][15], DATA[26][1], DATA[25][250], DATA[25][236], DATA[25][222], DATA[25][208], DATA[25][180], DATA[25][166], DATA[25][152], DATA[25][138], DATA[25][120], DATA[25][106], DATA[25][92], DATA[25][78], DATA[25][50], DATA[25][36], DATA[25][22], DATA[25][8], DATA[25][243], DATA[25][229], DATA[25][215], DATA[25][201], DATA[25][173], DATA[25][159], DATA[25][145], DATA[25][131], DATA[25][113], DATA[25][99], DATA[25][85], DATA[25][71], DATA[25][43], DATA[25][29], DATA[25][15], DATA[25][1], DATA[24][250], DATA[24][236], DATA[24][222], DATA[24][208], DATA[24][180], DATA[24][166], DATA[24][152], DATA[24][138], DATA[24][120], DATA[24][106], DATA[24][92], DATA[24][78], DATA[24][50], DATA[24][36], DATA[24][22], DATA[24][8], DATA[24][243], DATA[24][229], DATA[24][215], DATA[24][201], DATA[24][173], DATA[24][159], DATA[24][145], DATA[24][131], DATA[24][113], DATA[24][99], DATA[24][85], DATA[24][71], DATA[24][43], DATA[24][29], DATA[24][15], DATA[24][1], DATA[27][251], DATA[27][237], DATA[27][223], DATA[27][209], DATA[27][181], DATA[27][167], DATA[27][153], DATA[27][139], DATA[27][121], DATA[27][107], DATA[27][93], DATA[27][79], DATA[27][51], DATA[27][37], DATA[27][23], DATA[27][9], DATA[27][244], DATA[27][230], DATA[27][216], DATA[27][202], DATA[27][174], DATA[27][160], DATA[27][146], DATA[27][132], DATA[27][114], DATA[27][100], DATA[27][86], DATA[27][72], DATA[27][44], DATA[27][30], DATA[27][16], DATA[27][2], DATA[26][251], DATA[26][237], DATA[26][223], DATA[26][209], DATA[26][181], DATA[26][167], DATA[26][153], DATA[26][139], DATA[26][121], DATA[26][107], DATA[26][93], DATA[26][79], DATA[26][51], DATA[26][37], DATA[26][23], DATA[26][9], DATA[26][244], DATA[26][230], DATA[26][216], DATA[26][202], DATA[26][174], DATA[26][160], DATA[26][146], DATA[26][132], DATA[26][114], DATA[26][100], DATA[26][86], DATA[26][72], DATA[26][44], DATA[26][30], DATA[26][16], DATA[26][2], DATA[25][251], DATA[25][237], DATA[25][223], DATA[25][209], DATA[25][181], DATA[25][167], DATA[25][153], DATA[25][139], DATA[25][121], DATA[25][107], DATA[25][93], DATA[25][79], DATA[25][51], DATA[25][37], DATA[25][23], DATA[25][9], DATA[25][244], DATA[25][230], DATA[25][216], DATA[25][202], DATA[25][174], DATA[25][160], DATA[25][146], DATA[25][132], DATA[25][114], DATA[25][100], DATA[25][86], DATA[25][72], DATA[25][44], DATA[25][30], DATA[25][16], DATA[25][2], DATA[24][251], DATA[24][237], DATA[24][223], DATA[24][209], DATA[24][181], DATA[24][167], DATA[24][153], DATA[24][139], DATA[24][121], DATA[24][107], DATA[24][93], DATA[24][79], DATA[24][51], DATA[24][37], DATA[24][23], DATA[24][9], DATA[24][244], DATA[24][230], DATA[24][216], DATA[24][202], DATA[24][174], DATA[24][160], DATA[24][146], DATA[24][132], DATA[24][114], DATA[24][100], DATA[24][86], DATA[24][72], DATA[24][44], DATA[24][30], DATA[24][16], DATA[24][2], DATA[27][252], DATA[27][238], DATA[27][224], DATA[27][210], DATA[27][182], DATA[27][168], DATA[27][154], DATA[27][140], DATA[27][122], DATA[27][108], DATA[27][94], DATA[27][80], DATA[27][52], DATA[27][38], DATA[27][24], DATA[27][10], DATA[27][245], DATA[27][231], DATA[27][217], DATA[27][203], DATA[27][175], DATA[27][161], DATA[27][147], DATA[27][133], DATA[27][115], DATA[27][101], DATA[27][87], DATA[27][73], DATA[27][45], DATA[27][31], DATA[27][17], DATA[27][3], DATA[26][252], DATA[26][238], DATA[26][224], DATA[26][210], DATA[26][182], DATA[26][168], DATA[26][154], DATA[26][140], DATA[26][122], DATA[26][108], DATA[26][94], DATA[26][80], DATA[26][52], DATA[26][38], DATA[26][24], DATA[26][10], DATA[26][245], DATA[26][231], DATA[26][217], DATA[26][203], DATA[26][175], DATA[26][161], DATA[26][147], DATA[26][133], DATA[26][115], DATA[26][101], DATA[26][87], DATA[26][73], DATA[26][45], DATA[26][31], DATA[26][17], DATA[26][3], DATA[25][252], DATA[25][238], DATA[25][224], DATA[25][210], DATA[25][182], DATA[25][168], DATA[25][154], DATA[25][140], DATA[25][122], DATA[25][108], DATA[25][94], DATA[25][80], DATA[25][52], DATA[25][38], DATA[25][24], DATA[25][10], DATA[25][245], DATA[25][231], DATA[25][217], DATA[25][203], DATA[25][175], DATA[25][161], DATA[25][147], DATA[25][133], DATA[25][115], DATA[25][101], DATA[25][87], DATA[25][73], DATA[25][45], DATA[25][31], DATA[25][17], DATA[25][3], DATA[24][252], DATA[24][238], DATA[24][224], DATA[24][210], DATA[24][182], DATA[24][168], DATA[24][154], DATA[24][140], DATA[24][122], DATA[24][108], DATA[24][94], DATA[24][80], DATA[24][52], DATA[24][38], DATA[24][24], DATA[24][10], DATA[24][245], DATA[24][231], DATA[24][217], DATA[24][203], DATA[24][175], DATA[24][161], DATA[24][147], DATA[24][133], DATA[24][115], DATA[24][101], DATA[24][87], DATA[24][73], DATA[24][45], DATA[24][31], DATA[24][17], DATA[24][3], DATA[27][253], DATA[27][239], DATA[27][225], DATA[27][211], DATA[27][183], DATA[27][169], DATA[27][155], DATA[27][141], DATA[27][123], DATA[27][109], DATA[27][95], DATA[27][81], DATA[27][53], DATA[27][39], DATA[27][25], DATA[27][11], DATA[27][246], DATA[27][232], DATA[27][218], DATA[27][204], DATA[27][176], DATA[27][162], DATA[27][148], DATA[27][134], DATA[27][116], DATA[27][102], DATA[27][88], DATA[27][74], DATA[27][46], DATA[27][32], DATA[27][18], DATA[27][4], DATA[26][253], DATA[26][239], DATA[26][225], DATA[26][211], DATA[26][183], DATA[26][169], DATA[26][155], DATA[26][141], DATA[26][123], DATA[26][109], DATA[26][95], DATA[26][81], DATA[26][53], DATA[26][39], DATA[26][25], DATA[26][11], DATA[26][246], DATA[26][232], DATA[26][218], DATA[26][204], DATA[26][176], DATA[26][162], DATA[26][148], DATA[26][134], DATA[26][116], DATA[26][102], DATA[26][88], DATA[26][74], DATA[26][46], DATA[26][32], DATA[26][18], DATA[26][4], DATA[25][253], DATA[25][239], DATA[25][225], DATA[25][211], DATA[25][183], DATA[25][169], DATA[25][155], DATA[25][141], DATA[25][123], DATA[25][109], DATA[25][95], DATA[25][81], DATA[25][53], DATA[25][39], DATA[25][25], DATA[25][11], DATA[25][246], DATA[25][232], DATA[25][218], DATA[25][204], DATA[25][176], DATA[25][162], DATA[25][148], DATA[25][134], DATA[25][116], DATA[25][102], DATA[25][88], DATA[25][74], DATA[25][46], DATA[25][32], DATA[25][18], DATA[25][4], DATA[24][253], DATA[24][239], DATA[24][225], DATA[24][211], DATA[24][183], DATA[24][169], DATA[24][155], DATA[24][141], DATA[24][123], DATA[24][109], DATA[24][95], DATA[24][81], DATA[24][53], DATA[24][39], DATA[24][25], DATA[24][11], DATA[24][246], DATA[24][232], DATA[24][218], DATA[24][204], DATA[24][176], DATA[24][162], DATA[24][148], DATA[24][134], DATA[24][116], DATA[24][102], DATA[24][88], DATA[24][74], DATA[24][46], DATA[24][32], DATA[24][18], DATA[24][4], DATA[27][254], DATA[27][240], DATA[27][226], DATA[27][212], DATA[27][184], DATA[27][170], DATA[27][156], DATA[27][142], DATA[27][124], DATA[27][110], DATA[27][96], DATA[27][82], DATA[27][54], DATA[27][40], DATA[27][26], DATA[27][12], DATA[27][247], DATA[27][233], DATA[27][219], DATA[27][205], DATA[27][177], DATA[27][163], DATA[27][149], DATA[27][135], DATA[27][117], DATA[27][103], DATA[27][89], DATA[27][75], DATA[27][47], DATA[27][33], DATA[27][19], DATA[27][5], DATA[26][254], DATA[26][240], DATA[26][226], DATA[26][212], DATA[26][184], DATA[26][170], DATA[26][156], DATA[26][142], DATA[26][124], DATA[26][110], DATA[26][96], DATA[26][82], DATA[26][54], DATA[26][40], DATA[26][26], DATA[26][12], DATA[26][247], DATA[26][233], DATA[26][219], DATA[26][205], DATA[26][177], DATA[26][163], DATA[26][149], DATA[26][135], DATA[26][117], DATA[26][103], DATA[26][89], DATA[26][75], DATA[26][47], DATA[26][33], DATA[26][19], DATA[26][5], DATA[25][254], DATA[25][240], DATA[25][226], DATA[25][212], DATA[25][184], DATA[25][170], DATA[25][156], DATA[25][142], DATA[25][124], DATA[25][110], DATA[25][96], DATA[25][82], DATA[25][54], DATA[25][40], DATA[25][26], DATA[25][12], DATA[25][247], DATA[25][233], DATA[25][219], DATA[25][205], DATA[25][177], DATA[25][163], DATA[25][149], DATA[25][135], DATA[25][117], DATA[25][103], DATA[25][89], DATA[25][75], DATA[25][47], DATA[25][33], DATA[25][19], DATA[25][5], DATA[24][254], DATA[24][240], DATA[24][226], DATA[24][212], DATA[24][184], DATA[24][170], DATA[24][156], DATA[24][142], DATA[24][124], DATA[24][110], DATA[24][96], DATA[24][82], DATA[24][54], DATA[24][40], DATA[24][26], DATA[24][12], DATA[24][247], DATA[24][233], DATA[24][219], DATA[24][205], DATA[24][177], DATA[24][163], DATA[24][149], DATA[24][135], DATA[24][117], DATA[24][103], DATA[24][89], DATA[24][75], DATA[24][47], DATA[24][33], DATA[24][19], DATA[24][5], DATA[27][255], DATA[27][241], DATA[27][227], DATA[27][213], DATA[27][185], DATA[27][171], DATA[27][157], DATA[27][143], DATA[27][125], DATA[27][111], DATA[27][97], DATA[27][83], DATA[27][55], DATA[27][41], DATA[27][27], DATA[27][13], DATA[27][248], DATA[27][234], DATA[27][220], DATA[27][206], DATA[27][178], DATA[27][164], DATA[27][150], DATA[27][136], DATA[27][118], DATA[27][104], DATA[27][90], DATA[27][76], DATA[27][48], DATA[27][34], DATA[27][20], DATA[27][6], DATA[26][255], DATA[26][241], DATA[26][227], DATA[26][213], DATA[26][185], DATA[26][171], DATA[26][157], DATA[26][143], DATA[26][125], DATA[26][111], DATA[26][97], DATA[26][83], DATA[26][55], DATA[26][41], DATA[26][27], DATA[26][13], DATA[26][248], DATA[26][234], DATA[26][220], DATA[26][206], DATA[26][178], DATA[26][164], DATA[26][150], DATA[26][136], DATA[26][118], DATA[26][104], DATA[26][90], DATA[26][76], DATA[26][48], DATA[26][34], DATA[26][20], DATA[26][6], DATA[25][255], DATA[25][241], DATA[25][227], DATA[25][213], DATA[25][185], DATA[25][171], DATA[25][157], DATA[25][143], DATA[25][125], DATA[25][111], DATA[25][97], DATA[25][83], DATA[25][55], DATA[25][41], DATA[25][27], DATA[25][13], DATA[25][248], DATA[25][234], DATA[25][220], DATA[25][206], DATA[25][178], DATA[25][164], DATA[25][150], DATA[25][136], DATA[25][118], DATA[25][104], DATA[25][90], DATA[25][76], DATA[25][48], DATA[25][34], DATA[25][20], DATA[25][6], DATA[24][255], DATA[24][241], DATA[24][227], DATA[24][213], DATA[24][185], DATA[24][171], DATA[24][157], DATA[24][143], DATA[24][125], DATA[24][111], DATA[24][97], DATA[24][83], DATA[24][55], DATA[24][41], DATA[24][27], DATA[24][13], DATA[24][248], DATA[24][234], DATA[24][220], DATA[24][206], DATA[24][178], DATA[24][164], DATA[24][150], DATA[24][136], DATA[24][118], DATA[24][104], DATA[24][90], DATA[24][76], DATA[24][48], DATA[24][34], DATA[24][20], DATA[24][6], DATA[23][249], DATA[23][235], DATA[23][221], DATA[23][207], DATA[23][179], DATA[23][165], DATA[23][151], DATA[23][137], DATA[23][119], DATA[23][105], DATA[23][91], DATA[23][77], DATA[23][49], DATA[23][35], DATA[23][21], DATA[23][7], DATA[23][242], DATA[23][228], DATA[23][214], DATA[23][200], DATA[23][172], DATA[23][158], DATA[23][144], DATA[23][130], DATA[23][112], DATA[23][98], DATA[23][84], DATA[23][70], DATA[23][42], DATA[23][28], DATA[23][14], DATA[23][0], DATA[22][249], DATA[22][235], DATA[22][221], DATA[22][207], DATA[22][179], DATA[22][165], DATA[22][151], DATA[22][137], DATA[22][119], DATA[22][105], DATA[22][91], DATA[22][77], DATA[22][49], DATA[22][35], DATA[22][21], DATA[22][7], DATA[22][242], DATA[22][228], DATA[22][214], DATA[22][200], DATA[22][172], DATA[22][158], DATA[22][144], DATA[22][130], DATA[22][112], DATA[22][98], DATA[22][84], DATA[22][70], DATA[22][42], DATA[22][28], DATA[22][14], DATA[22][0], DATA[21][249], DATA[21][235], DATA[21][221], DATA[21][207], DATA[21][179], DATA[21][165], DATA[21][151], DATA[21][137], DATA[21][119], DATA[21][105], DATA[21][91], DATA[21][77], DATA[21][49], DATA[21][35], DATA[21][21], DATA[21][7], DATA[21][242], DATA[21][228], DATA[21][214], DATA[21][200], DATA[21][172], DATA[21][158], DATA[21][144], DATA[21][130], DATA[21][112], DATA[21][98], DATA[21][84], DATA[21][70], DATA[21][42], DATA[21][28], DATA[21][14], DATA[21][0], DATA[20][249], DATA[20][235], DATA[20][221], DATA[20][207], DATA[20][179], DATA[20][165], DATA[20][151], DATA[20][137], DATA[20][119], DATA[20][105], DATA[20][91], DATA[20][77], DATA[20][49], DATA[20][35], DATA[20][21], DATA[20][7], DATA[20][242], DATA[20][228], DATA[20][214], DATA[20][200], DATA[20][172], DATA[20][158], DATA[20][144], DATA[20][130], DATA[20][112], DATA[20][98], DATA[20][84], DATA[20][70], DATA[20][42], DATA[20][28], DATA[20][14], DATA[20][0], DATA[23][250], DATA[23][236], DATA[23][222], DATA[23][208], DATA[23][180], DATA[23][166], DATA[23][152], DATA[23][138], DATA[23][120], DATA[23][106], DATA[23][92], DATA[23][78], DATA[23][50], DATA[23][36], DATA[23][22], DATA[23][8], DATA[23][243], DATA[23][229], DATA[23][215], DATA[23][201], DATA[23][173], DATA[23][159], DATA[23][145], DATA[23][131], DATA[23][113], DATA[23][99], DATA[23][85], DATA[23][71], DATA[23][43], DATA[23][29], DATA[23][15], DATA[23][1], DATA[22][250], DATA[22][236], DATA[22][222], DATA[22][208], DATA[22][180], DATA[22][166], DATA[22][152], DATA[22][138], DATA[22][120], DATA[22][106], DATA[22][92], DATA[22][78], DATA[22][50], DATA[22][36], DATA[22][22], DATA[22][8], DATA[22][243], DATA[22][229], DATA[22][215], DATA[22][201], DATA[22][173], DATA[22][159], DATA[22][145], DATA[22][131], DATA[22][113], DATA[22][99], DATA[22][85], DATA[22][71], DATA[22][43], DATA[22][29], DATA[22][15], DATA[22][1], DATA[21][250], DATA[21][236], DATA[21][222], DATA[21][208], DATA[21][180], DATA[21][166], DATA[21][152], DATA[21][138], DATA[21][120], DATA[21][106], DATA[21][92], DATA[21][78], DATA[21][50], DATA[21][36], DATA[21][22], DATA[21][8], DATA[21][243], DATA[21][229], DATA[21][215], DATA[21][201], DATA[21][173], DATA[21][159], DATA[21][145], DATA[21][131], DATA[21][113], DATA[21][99], DATA[21][85], DATA[21][71], DATA[21][43], DATA[21][29], DATA[21][15], DATA[21][1], DATA[20][250], DATA[20][236], DATA[20][222], DATA[20][208], DATA[20][180], DATA[20][166], DATA[20][152], DATA[20][138], DATA[20][120], DATA[20][106], DATA[20][92], DATA[20][78], DATA[20][50], DATA[20][36], DATA[20][22], DATA[20][8], DATA[20][243], DATA[20][229], DATA[20][215], DATA[20][201], DATA[20][173], DATA[20][159], DATA[20][145], DATA[20][131], DATA[20][113], DATA[20][99], DATA[20][85], DATA[20][71], DATA[20][43], DATA[20][29], DATA[20][15], DATA[20][1], DATA[23][251], DATA[23][237], DATA[23][223], DATA[23][209], DATA[23][181], DATA[23][167], DATA[23][153], DATA[23][139], DATA[23][121], DATA[23][107], DATA[23][93], DATA[23][79], DATA[23][51], DATA[23][37], DATA[23][23], DATA[23][9], DATA[23][244], DATA[23][230], DATA[23][216], DATA[23][202], DATA[23][174], DATA[23][160], DATA[23][146], DATA[23][132], DATA[23][114], DATA[23][100], DATA[23][86], DATA[23][72], DATA[23][44], DATA[23][30], DATA[23][16], DATA[23][2], DATA[22][251], DATA[22][237], DATA[22][223], DATA[22][209], DATA[22][181], DATA[22][167], DATA[22][153], DATA[22][139], DATA[22][121], DATA[22][107], DATA[22][93], DATA[22][79], DATA[22][51], DATA[22][37], DATA[22][23], DATA[22][9], DATA[22][244], DATA[22][230], DATA[22][216], DATA[22][202], DATA[22][174], DATA[22][160], DATA[22][146], DATA[22][132], DATA[22][114], DATA[22][100], DATA[22][86], DATA[22][72], DATA[22][44], DATA[22][30], DATA[22][16], DATA[22][2], DATA[21][251], DATA[21][237], DATA[21][223], DATA[21][209], DATA[21][181], DATA[21][167], DATA[21][153], DATA[21][139], DATA[21][121], DATA[21][107], DATA[21][93], DATA[21][79], DATA[21][51], DATA[21][37], DATA[21][23], DATA[21][9], DATA[21][244], DATA[21][230], DATA[21][216], DATA[21][202], DATA[21][174], DATA[21][160], DATA[21][146], DATA[21][132], DATA[21][114], DATA[21][100], DATA[21][86], DATA[21][72], DATA[21][44], DATA[21][30], DATA[21][16], DATA[21][2], DATA[20][251], DATA[20][237], DATA[20][223], DATA[20][209], DATA[20][181], DATA[20][167], DATA[20][153], DATA[20][139], DATA[20][121], DATA[20][107], DATA[20][93], DATA[20][79], DATA[20][51], DATA[20][37], DATA[20][23], DATA[20][9], DATA[20][244], DATA[20][230], DATA[20][216], DATA[20][202], DATA[20][174], DATA[20][160], DATA[20][146], DATA[20][132], DATA[20][114], DATA[20][100], DATA[20][86], DATA[20][72], DATA[20][44], DATA[20][30], DATA[20][16], DATA[20][2], DATA[23][252], DATA[23][238], DATA[23][224], DATA[23][210], DATA[23][182], DATA[23][168], DATA[23][154], DATA[23][140], DATA[23][122], DATA[23][108], DATA[23][94], DATA[23][80], DATA[23][52], DATA[23][38], DATA[23][24], DATA[23][10], DATA[23][245], DATA[23][231], DATA[23][217], DATA[23][203], DATA[23][175], DATA[23][161], DATA[23][147], DATA[23][133], DATA[23][115], DATA[23][101], DATA[23][87], DATA[23][73], DATA[23][45], DATA[23][31], DATA[23][17], DATA[23][3], DATA[22][252], DATA[22][238], DATA[22][224], DATA[22][210], DATA[22][182], DATA[22][168], DATA[22][154], DATA[22][140], DATA[22][122], DATA[22][108], DATA[22][94], DATA[22][80], DATA[22][52], DATA[22][38], DATA[22][24], DATA[22][10], DATA[22][245], DATA[22][231], DATA[22][217], DATA[22][203], DATA[22][175], DATA[22][161], DATA[22][147], DATA[22][133], DATA[22][115], DATA[22][101], DATA[22][87], DATA[22][73], DATA[22][45], DATA[22][31], DATA[22][17], DATA[22][3], DATA[21][252], DATA[21][238], DATA[21][224], DATA[21][210], DATA[21][182], DATA[21][168], DATA[21][154], DATA[21][140], DATA[21][122], DATA[21][108], DATA[21][94], DATA[21][80], DATA[21][52], DATA[21][38], DATA[21][24], DATA[21][10], DATA[21][245], DATA[21][231], DATA[21][217], DATA[21][203], DATA[21][175], DATA[21][161], DATA[21][147], DATA[21][133], DATA[21][115], DATA[21][101], DATA[21][87], DATA[21][73], DATA[21][45], DATA[21][31], DATA[21][17], DATA[21][3], DATA[20][252], DATA[20][238], DATA[20][224], DATA[20][210], DATA[20][182], DATA[20][168], DATA[20][154], DATA[20][140], DATA[20][122], DATA[20][108], DATA[20][94], DATA[20][80], DATA[20][52], DATA[20][38], DATA[20][24], DATA[20][10], DATA[20][245], DATA[20][231], DATA[20][217], DATA[20][203], DATA[20][175], DATA[20][161], DATA[20][147], DATA[20][133], DATA[20][115], DATA[20][101], DATA[20][87], DATA[20][73], DATA[20][45], DATA[20][31], DATA[20][17], DATA[20][3], DATA[23][253], DATA[23][239], DATA[23][225], DATA[23][211], DATA[23][183], DATA[23][169], DATA[23][155], DATA[23][141], DATA[23][123], DATA[23][109], DATA[23][95], DATA[23][81], DATA[23][53], DATA[23][39], DATA[23][25], DATA[23][11], DATA[23][246], DATA[23][232], DATA[23][218], DATA[23][204], DATA[23][176], DATA[23][162], DATA[23][148], DATA[23][134], DATA[23][116], DATA[23][102], DATA[23][88], DATA[23][74], DATA[23][46], DATA[23][32], DATA[23][18], DATA[23][4], DATA[22][253], DATA[22][239], DATA[22][225], DATA[22][211], DATA[22][183], DATA[22][169], DATA[22][155], DATA[22][141], DATA[22][123], DATA[22][109], DATA[22][95], DATA[22][81], DATA[22][53], DATA[22][39], DATA[22][25], DATA[22][11], DATA[22][246], DATA[22][232], DATA[22][218], DATA[22][204], DATA[22][176], DATA[22][162], DATA[22][148], DATA[22][134], DATA[22][116], DATA[22][102], DATA[22][88], DATA[22][74], DATA[22][46], DATA[22][32], DATA[22][18], DATA[22][4], DATA[21][253], DATA[21][239], DATA[21][225], DATA[21][211], DATA[21][183], DATA[21][169], DATA[21][155], DATA[21][141], DATA[21][123], DATA[21][109], DATA[21][95], DATA[21][81], DATA[21][53], DATA[21][39], DATA[21][25], DATA[21][11], DATA[21][246], DATA[21][232], DATA[21][218], DATA[21][204], DATA[21][176], DATA[21][162], DATA[21][148], DATA[21][134], DATA[21][116], DATA[21][102], DATA[21][88], DATA[21][74], DATA[21][46], DATA[21][32], DATA[21][18], DATA[21][4], DATA[20][253], DATA[20][239], DATA[20][225], DATA[20][211], DATA[20][183], DATA[20][169], DATA[20][155], DATA[20][141], DATA[20][123], DATA[20][109], DATA[20][95], DATA[20][81], DATA[20][53], DATA[20][39], DATA[20][25], DATA[20][11], DATA[20][246], DATA[20][232], DATA[20][218], DATA[20][204], DATA[20][176], DATA[20][162], DATA[20][148], DATA[20][134], DATA[20][116], DATA[20][102], DATA[20][88], DATA[20][74], DATA[20][46], DATA[20][32], DATA[20][18], DATA[20][4], DATA[23][254], DATA[23][240], DATA[23][226], DATA[23][212], DATA[23][184], DATA[23][170], DATA[23][156], DATA[23][142], DATA[23][124], DATA[23][110], DATA[23][96], DATA[23][82], DATA[23][54], DATA[23][40], DATA[23][26], DATA[23][12], DATA[23][247], DATA[23][233], DATA[23][219], DATA[23][205], DATA[23][177], DATA[23][163], DATA[23][149], DATA[23][135], DATA[23][117], DATA[23][103], DATA[23][89], DATA[23][75], DATA[23][47], DATA[23][33], DATA[23][19], DATA[23][5], DATA[22][254], DATA[22][240], DATA[22][226], DATA[22][212], DATA[22][184], DATA[22][170], DATA[22][156], DATA[22][142], DATA[22][124], DATA[22][110], DATA[22][96], DATA[22][82], DATA[22][54], DATA[22][40], DATA[22][26], DATA[22][12], DATA[22][247], DATA[22][233], DATA[22][219], DATA[22][205], DATA[22][177], DATA[22][163], DATA[22][149], DATA[22][135], DATA[22][117], DATA[22][103], DATA[22][89], DATA[22][75], DATA[22][47], DATA[22][33], DATA[22][19], DATA[22][5], DATA[21][254], DATA[21][240], DATA[21][226], DATA[21][212], DATA[21][184], DATA[21][170], DATA[21][156], DATA[21][142], DATA[21][124], DATA[21][110], DATA[21][96], DATA[21][82], DATA[21][54], DATA[21][40], DATA[21][26], DATA[21][12], DATA[21][247], DATA[21][233], DATA[21][219], DATA[21][205], DATA[21][177], DATA[21][163], DATA[21][149], DATA[21][135], DATA[21][117], DATA[21][103], DATA[21][89], DATA[21][75], DATA[21][47], DATA[21][33], DATA[21][19], DATA[21][5], DATA[20][254], DATA[20][240], DATA[20][226], DATA[20][212], DATA[20][184], DATA[20][170], DATA[20][156], DATA[20][142], DATA[20][124], DATA[20][110], DATA[20][96], DATA[20][82], DATA[20][54], DATA[20][40], DATA[20][26], DATA[20][12], DATA[20][247], DATA[20][233], DATA[20][219], DATA[20][205], DATA[20][177], DATA[20][163], DATA[20][149], DATA[20][135], DATA[20][117], DATA[20][103], DATA[20][89], DATA[20][75], DATA[20][47], DATA[20][33], DATA[20][19], DATA[20][5], DATA[23][255], DATA[23][241], DATA[23][227], DATA[23][213], DATA[23][185], DATA[23][171], DATA[23][157], DATA[23][143], DATA[23][125], DATA[23][111], DATA[23][97], DATA[23][83], DATA[23][55], DATA[23][41], DATA[23][27], DATA[23][13], DATA[23][248], DATA[23][234], DATA[23][220], DATA[23][206], DATA[23][178], DATA[23][164], DATA[23][150], DATA[23][136], DATA[23][118], DATA[23][104], DATA[23][90], DATA[23][76], DATA[23][48], DATA[23][34], DATA[23][20], DATA[23][6], DATA[22][255], DATA[22][241], DATA[22][227], DATA[22][213], DATA[22][185], DATA[22][171], DATA[22][157], DATA[22][143], DATA[22][125], DATA[22][111], DATA[22][97], DATA[22][83], DATA[22][55], DATA[22][41], DATA[22][27], DATA[22][13], DATA[22][248], DATA[22][234], DATA[22][220], DATA[22][206], DATA[22][178], DATA[22][164], DATA[22][150], DATA[22][136], DATA[22][118], DATA[22][104], DATA[22][90], DATA[22][76], DATA[22][48], DATA[22][34], DATA[22][20], DATA[22][6], DATA[21][255], DATA[21][241], DATA[21][227], DATA[21][213], DATA[21][185], DATA[21][171], DATA[21][157], DATA[21][143], DATA[21][125], DATA[21][111], DATA[21][97], DATA[21][83], DATA[21][55], DATA[21][41], DATA[21][27], DATA[21][13], DATA[21][248], DATA[21][234], DATA[21][220], DATA[21][206], DATA[21][178], DATA[21][164], DATA[21][150], DATA[21][136], DATA[21][118], DATA[21][104], DATA[21][90], DATA[21][76], DATA[21][48], DATA[21][34], DATA[21][20], DATA[21][6], DATA[20][255], DATA[20][241], DATA[20][227], DATA[20][213], DATA[20][185], DATA[20][171], DATA[20][157], DATA[20][143], DATA[20][125], DATA[20][111], DATA[20][97], DATA[20][83], DATA[20][55], DATA[20][41], DATA[20][27], DATA[20][13], DATA[20][248], DATA[20][234], DATA[20][220], DATA[20][206], DATA[20][178], DATA[20][164], DATA[20][150], DATA[20][136], DATA[20][118], DATA[20][104], DATA[20][90], DATA[20][76], DATA[20][48], DATA[20][34], DATA[20][20], DATA[20][6], DATA[19][249], DATA[19][235], DATA[19][221], DATA[19][207], DATA[19][179], DATA[19][165], DATA[19][151], DATA[19][137], DATA[19][119], DATA[19][105], DATA[19][91], DATA[19][77], DATA[19][49], DATA[19][35], DATA[19][21], DATA[19][7], DATA[19][242], DATA[19][228], DATA[19][214], DATA[19][200], DATA[19][172], DATA[19][158], DATA[19][144], DATA[19][130], DATA[19][112], DATA[19][98], DATA[19][84], DATA[19][70], DATA[19][42], DATA[19][28], DATA[19][14], DATA[19][0], DATA[18][249], DATA[18][235], DATA[18][221], DATA[18][207], DATA[18][179], DATA[18][165], DATA[18][151], DATA[18][137], DATA[18][119], DATA[18][105], DATA[18][91], DATA[18][77], DATA[18][49], DATA[18][35], DATA[18][21], DATA[18][7], DATA[18][242], DATA[18][228], DATA[18][214], DATA[18][200], DATA[18][172], DATA[18][158], DATA[18][144], DATA[18][130], DATA[18][112], DATA[18][98], DATA[18][84], DATA[18][70], DATA[18][42], DATA[18][28], DATA[18][14], DATA[18][0], DATA[17][249], DATA[17][235], DATA[17][221], DATA[17][207], DATA[17][179], DATA[17][165], DATA[17][151], DATA[17][137], DATA[17][119], DATA[17][105], DATA[17][91], DATA[17][77], DATA[17][49], DATA[17][35], DATA[17][21], DATA[17][7], DATA[17][242], DATA[17][228], DATA[17][214], DATA[17][200], DATA[17][172], DATA[17][158], DATA[17][144], DATA[17][130], DATA[17][112], DATA[17][98], DATA[17][84], DATA[17][70], DATA[17][42], DATA[17][28], DATA[17][14], DATA[17][0], DATA[16][249], DATA[16][235], DATA[16][221], DATA[16][207], DATA[16][179], DATA[16][165], DATA[16][151], DATA[16][137], DATA[16][119], DATA[16][105], DATA[16][91], DATA[16][77], DATA[16][49], DATA[16][35], DATA[16][21], DATA[16][7], DATA[16][242], DATA[16][228], DATA[16][214], DATA[16][200], DATA[16][172], DATA[16][158], DATA[16][144], DATA[16][130], DATA[16][112], DATA[16][98], DATA[16][84], DATA[16][70], DATA[16][42], DATA[16][28], DATA[16][14], DATA[16][0], DATA[19][250], DATA[19][236], DATA[19][222], DATA[19][208], DATA[19][180], DATA[19][166], DATA[19][152], DATA[19][138], DATA[19][120], DATA[19][106], DATA[19][92], DATA[19][78], DATA[19][50], DATA[19][36], DATA[19][22], DATA[19][8], DATA[19][243], DATA[19][229], DATA[19][215], DATA[19][201], DATA[19][173], DATA[19][159], DATA[19][145], DATA[19][131], DATA[19][113], DATA[19][99], DATA[19][85], DATA[19][71], DATA[19][43], DATA[19][29], DATA[19][15], DATA[19][1], DATA[18][250], DATA[18][236], DATA[18][222], DATA[18][208], DATA[18][180], DATA[18][166], DATA[18][152], DATA[18][138], DATA[18][120], DATA[18][106], DATA[18][92], DATA[18][78], DATA[18][50], DATA[18][36], DATA[18][22], DATA[18][8], DATA[18][243], DATA[18][229], DATA[18][215], DATA[18][201], DATA[18][173], DATA[18][159], DATA[18][145], DATA[18][131], DATA[18][113], DATA[18][99], DATA[18][85], DATA[18][71], DATA[18][43], DATA[18][29], DATA[18][15], DATA[18][1], DATA[17][250], DATA[17][236], DATA[17][222], DATA[17][208], DATA[17][180], DATA[17][166], DATA[17][152], DATA[17][138], DATA[17][120], DATA[17][106], DATA[17][92], DATA[17][78], DATA[17][50], DATA[17][36], DATA[17][22], DATA[17][8], DATA[17][243], DATA[17][229], DATA[17][215], DATA[17][201], DATA[17][173], DATA[17][159], DATA[17][145], DATA[17][131], DATA[17][113], DATA[17][99], DATA[17][85], DATA[17][71], DATA[17][43], DATA[17][29], DATA[17][15], DATA[17][1], DATA[16][250], DATA[16][236], DATA[16][222], DATA[16][208], DATA[16][180], DATA[16][166], DATA[16][152], DATA[16][138], DATA[16][120], DATA[16][106], DATA[16][92], DATA[16][78], DATA[16][50], DATA[16][36], DATA[16][22], DATA[16][8], DATA[16][243], DATA[16][229], DATA[16][215], DATA[16][201], DATA[16][173], DATA[16][159], DATA[16][145], DATA[16][131], DATA[16][113], DATA[16][99], DATA[16][85], DATA[16][71], DATA[16][43], DATA[16][29], DATA[16][15], DATA[16][1], DATA[19][251], DATA[19][237], DATA[19][223], DATA[19][209], DATA[19][181], DATA[19][167], DATA[19][153], DATA[19][139], DATA[19][121], DATA[19][107], DATA[19][93], DATA[19][79], DATA[19][51], DATA[19][37], DATA[19][23], DATA[19][9], DATA[19][244], DATA[19][230], DATA[19][216], DATA[19][202], DATA[19][174], DATA[19][160], DATA[19][146], DATA[19][132], DATA[19][114], DATA[19][100], DATA[19][86], DATA[19][72], DATA[19][44], DATA[19][30], DATA[19][16], DATA[19][2], DATA[18][251], DATA[18][237], DATA[18][223], DATA[18][209], DATA[18][181], DATA[18][167], DATA[18][153], DATA[18][139], DATA[18][121], DATA[18][107], DATA[18][93], DATA[18][79], DATA[18][51], DATA[18][37], DATA[18][23], DATA[18][9], DATA[18][244], DATA[18][230], DATA[18][216], DATA[18][202], DATA[18][174], DATA[18][160], DATA[18][146], DATA[18][132], DATA[18][114], DATA[18][100], DATA[18][86], DATA[18][72], DATA[18][44], DATA[18][30], DATA[18][16], DATA[18][2], DATA[17][251], DATA[17][237], DATA[17][223], DATA[17][209], DATA[17][181], DATA[17][167], DATA[17][153], DATA[17][139], DATA[17][121], DATA[17][107], DATA[17][93], DATA[17][79], DATA[17][51], DATA[17][37], DATA[17][23], DATA[17][9], DATA[17][244], DATA[17][230], DATA[17][216], DATA[17][202], DATA[17][174], DATA[17][160], DATA[17][146], DATA[17][132], DATA[17][114], DATA[17][100], DATA[17][86], DATA[17][72], DATA[17][44], DATA[17][30], DATA[17][16], DATA[17][2], DATA[16][251], DATA[16][237], DATA[16][223], DATA[16][209], DATA[16][181], DATA[16][167], DATA[16][153], DATA[16][139], DATA[16][121], DATA[16][107], DATA[16][93], DATA[16][79], DATA[16][51], DATA[16][37], DATA[16][23], DATA[16][9], DATA[16][244], DATA[16][230], DATA[16][216], DATA[16][202], DATA[16][174], DATA[16][160], DATA[16][146], DATA[16][132], DATA[16][114], DATA[16][100], DATA[16][86], DATA[16][72], DATA[16][44], DATA[16][30], DATA[16][16], DATA[16][2], DATA[19][252], DATA[19][238], DATA[19][224], DATA[19][210], DATA[19][182], DATA[19][168], DATA[19][154], DATA[19][140], DATA[19][122], DATA[19][108], DATA[19][94], DATA[19][80], DATA[19][52], DATA[19][38], DATA[19][24], DATA[19][10], DATA[19][245], DATA[19][231], DATA[19][217], DATA[19][203], DATA[19][175], DATA[19][161], DATA[19][147], DATA[19][133], DATA[19][115], DATA[19][101], DATA[19][87], DATA[19][73], DATA[19][45], DATA[19][31], DATA[19][17], DATA[19][3], DATA[18][252], DATA[18][238], DATA[18][224], DATA[18][210], DATA[18][182], DATA[18][168], DATA[18][154], DATA[18][140], DATA[18][122], DATA[18][108], DATA[18][94], DATA[18][80], DATA[18][52], DATA[18][38], DATA[18][24], DATA[18][10], DATA[18][245], DATA[18][231], DATA[18][217], DATA[18][203], DATA[18][175], DATA[18][161], DATA[18][147], DATA[18][133], DATA[18][115], DATA[18][101], DATA[18][87], DATA[18][73], DATA[18][45], DATA[18][31], DATA[18][17], DATA[18][3], DATA[17][252], DATA[17][238], DATA[17][224], DATA[17][210], DATA[17][182], DATA[17][168], DATA[17][154], DATA[17][140], DATA[17][122], DATA[17][108], DATA[17][94], DATA[17][80], DATA[17][52], DATA[17][38], DATA[17][24], DATA[17][10], DATA[17][245], DATA[17][231], DATA[17][217], DATA[17][203], DATA[17][175], DATA[17][161], DATA[17][147], DATA[17][133], DATA[17][115], DATA[17][101], DATA[17][87], DATA[17][73], DATA[17][45], DATA[17][31], DATA[17][17], DATA[17][3], DATA[16][252], DATA[16][238], DATA[16][224], DATA[16][210], DATA[16][182], DATA[16][168], DATA[16][154], DATA[16][140], DATA[16][122], DATA[16][108], DATA[16][94], DATA[16][80], DATA[16][52], DATA[16][38], DATA[16][24], DATA[16][10], DATA[16][245], DATA[16][231], DATA[16][217], DATA[16][203], DATA[16][175], DATA[16][161], DATA[16][147], DATA[16][133], DATA[16][115], DATA[16][101], DATA[16][87], DATA[16][73], DATA[16][45], DATA[16][31], DATA[16][17], DATA[16][3], DATA[19][253], DATA[19][239], DATA[19][225], DATA[19][211], DATA[19][183], DATA[19][169], DATA[19][155], DATA[19][141], DATA[19][123], DATA[19][109], DATA[19][95], DATA[19][81], DATA[19][53], DATA[19][39], DATA[19][25], DATA[19][11], DATA[19][246], DATA[19][232], DATA[19][218], DATA[19][204], DATA[19][176], DATA[19][162], DATA[19][148], DATA[19][134], DATA[19][116], DATA[19][102], DATA[19][88], DATA[19][74], DATA[19][46], DATA[19][32], DATA[19][18], DATA[19][4], DATA[18][253], DATA[18][239], DATA[18][225], DATA[18][211], DATA[18][183], DATA[18][169], DATA[18][155], DATA[18][141], DATA[18][123], DATA[18][109], DATA[18][95], DATA[18][81], DATA[18][53], DATA[18][39], DATA[18][25], DATA[18][11], DATA[18][246], DATA[18][232], DATA[18][218], DATA[18][204], DATA[18][176], DATA[18][162], DATA[18][148], DATA[18][134], DATA[18][116], DATA[18][102], DATA[18][88], DATA[18][74], DATA[18][46], DATA[18][32], DATA[18][18], DATA[18][4], DATA[17][253], DATA[17][239], DATA[17][225], DATA[17][211], DATA[17][183], DATA[17][169], DATA[17][155], DATA[17][141], DATA[17][123], DATA[17][109], DATA[17][95], DATA[17][81], DATA[17][53], DATA[17][39], DATA[17][25], DATA[17][11], DATA[17][246], DATA[17][232], DATA[17][218], DATA[17][204], DATA[17][176], DATA[17][162], DATA[17][148], DATA[17][134], DATA[17][116], DATA[17][102], DATA[17][88], DATA[17][74], DATA[17][46], DATA[17][32], DATA[17][18], DATA[17][4], DATA[16][253], DATA[16][239], DATA[16][225], DATA[16][211], DATA[16][183], DATA[16][169], DATA[16][155], DATA[16][141], DATA[16][123], DATA[16][109], DATA[16][95], DATA[16][81], DATA[16][53], DATA[16][39], DATA[16][25], DATA[16][11], DATA[16][246], DATA[16][232], DATA[16][218], DATA[16][204], DATA[16][176], DATA[16][162], DATA[16][148], DATA[16][134], DATA[16][116], DATA[16][102], DATA[16][88], DATA[16][74], DATA[16][46], DATA[16][32], DATA[16][18], DATA[16][4], DATA[19][254], DATA[19][240], DATA[19][226], DATA[19][212], DATA[19][184], DATA[19][170], DATA[19][156], DATA[19][142], DATA[19][124], DATA[19][110], DATA[19][96], DATA[19][82], DATA[19][54], DATA[19][40], DATA[19][26], DATA[19][12], DATA[19][247], DATA[19][233], DATA[19][219], DATA[19][205], DATA[19][177], DATA[19][163], DATA[19][149], DATA[19][135], DATA[19][117], DATA[19][103], DATA[19][89], DATA[19][75], DATA[19][47], DATA[19][33], DATA[19][19], DATA[19][5], DATA[18][254], DATA[18][240], DATA[18][226], DATA[18][212], DATA[18][184], DATA[18][170], DATA[18][156], DATA[18][142], DATA[18][124], DATA[18][110], DATA[18][96], DATA[18][82], DATA[18][54], DATA[18][40], DATA[18][26], DATA[18][12], DATA[18][247], DATA[18][233], DATA[18][219], DATA[18][205], DATA[18][177], DATA[18][163], DATA[18][149], DATA[18][135], DATA[18][117], DATA[18][103], DATA[18][89], DATA[18][75], DATA[18][47], DATA[18][33], DATA[18][19], DATA[18][5], DATA[17][254], DATA[17][240], DATA[17][226], DATA[17][212], DATA[17][184], DATA[17][170], DATA[17][156], DATA[17][142], DATA[17][124], DATA[17][110], DATA[17][96], DATA[17][82], DATA[17][54], DATA[17][40], DATA[17][26], DATA[17][12], DATA[17][247], DATA[17][233], DATA[17][219], DATA[17][205], DATA[17][177], DATA[17][163], DATA[17][149], DATA[17][135], DATA[17][117], DATA[17][103], DATA[17][89], DATA[17][75], DATA[17][47], DATA[17][33], DATA[17][19], DATA[17][5], DATA[16][254], DATA[16][240], DATA[16][226], DATA[16][212], DATA[16][184], DATA[16][170], DATA[16][156], DATA[16][142], DATA[16][124], DATA[16][110], DATA[16][96], DATA[16][82], DATA[16][54], DATA[16][40], DATA[16][26], DATA[16][12], DATA[16][247], DATA[16][233], DATA[16][219], DATA[16][205], DATA[16][177], DATA[16][163], DATA[16][149], DATA[16][135], DATA[16][117], DATA[16][103], DATA[16][89], DATA[16][75], DATA[16][47], DATA[16][33], DATA[16][19], DATA[16][5], DATA[19][255], DATA[19][241], DATA[19][227], DATA[19][213], DATA[19][185], DATA[19][171], DATA[19][157], DATA[19][143], DATA[19][125], DATA[19][111], DATA[19][97], DATA[19][83], DATA[19][55], DATA[19][41], DATA[19][27], DATA[19][13], DATA[19][248], DATA[19][234], DATA[19][220], DATA[19][206], DATA[19][178], DATA[19][164], DATA[19][150], DATA[19][136], DATA[19][118], DATA[19][104], DATA[19][90], DATA[19][76], DATA[19][48], DATA[19][34], DATA[19][20], DATA[19][6], DATA[18][255], DATA[18][241], DATA[18][227], DATA[18][213], DATA[18][185], DATA[18][171], DATA[18][157], DATA[18][143], DATA[18][125], DATA[18][111], DATA[18][97], DATA[18][83], DATA[18][55], DATA[18][41], DATA[18][27], DATA[18][13], DATA[18][248], DATA[18][234], DATA[18][220], DATA[18][206], DATA[18][178], DATA[18][164], DATA[18][150], DATA[18][136], DATA[18][118], DATA[18][104], DATA[18][90], DATA[18][76], DATA[18][48], DATA[18][34], DATA[18][20], DATA[18][6], DATA[17][255], DATA[17][241], DATA[17][227], DATA[17][213], DATA[17][185], DATA[17][171], DATA[17][157], DATA[17][143], DATA[17][125], DATA[17][111], DATA[17][97], DATA[17][83], DATA[17][55], DATA[17][41], DATA[17][27], DATA[17][13], DATA[17][248], DATA[17][234], DATA[17][220], DATA[17][206], DATA[17][178], DATA[17][164], DATA[17][150], DATA[17][136], DATA[17][118], DATA[17][104], DATA[17][90], DATA[17][76], DATA[17][48], DATA[17][34], DATA[17][20], DATA[17][6], DATA[16][255], DATA[16][241], DATA[16][227], DATA[16][213], DATA[16][185], DATA[16][171], DATA[16][157], DATA[16][143], DATA[16][125], DATA[16][111], DATA[16][97], DATA[16][83], DATA[16][55], DATA[16][41], DATA[16][27], DATA[16][13], DATA[16][248], DATA[16][234], DATA[16][220], DATA[16][206], DATA[16][178], DATA[16][164], DATA[16][150], DATA[16][136], DATA[16][118], DATA[16][104], DATA[16][90], DATA[16][76], DATA[16][48], DATA[16][34], DATA[16][20], DATA[16][6], DATA[15][249], DATA[15][235], DATA[15][221], DATA[15][207], DATA[15][179], DATA[15][165], DATA[15][151], DATA[15][137], DATA[15][119], DATA[15][105], DATA[15][91], DATA[15][77], DATA[15][49], DATA[15][35], DATA[15][21], DATA[15][7], DATA[15][242], DATA[15][228], DATA[15][214], DATA[15][200], DATA[15][172], DATA[15][158], DATA[15][144], DATA[15][130], DATA[15][112], DATA[15][98], DATA[15][84], DATA[15][70], DATA[15][42], DATA[15][28], DATA[15][14], DATA[15][0], DATA[14][249], DATA[14][235], DATA[14][221], DATA[14][207], DATA[14][179], DATA[14][165], DATA[14][151], DATA[14][137], DATA[14][119], DATA[14][105], DATA[14][91], DATA[14][77], DATA[14][49], DATA[14][35], DATA[14][21], DATA[14][7], DATA[14][242], DATA[14][228], DATA[14][214], DATA[14][200], DATA[14][172], DATA[14][158], DATA[14][144], DATA[14][130], DATA[14][112], DATA[14][98], DATA[14][84], DATA[14][70], DATA[14][42], DATA[14][28], DATA[14][14], DATA[14][0], DATA[13][249], DATA[13][235], DATA[13][221], DATA[13][207], DATA[13][179], DATA[13][165], DATA[13][151], DATA[13][137], DATA[13][119], DATA[13][105], DATA[13][91], DATA[13][77], DATA[13][49], DATA[13][35], DATA[13][21], DATA[13][7], DATA[13][242], DATA[13][228], DATA[13][214], DATA[13][200], DATA[13][172], DATA[13][158], DATA[13][144], DATA[13][130], DATA[13][112], DATA[13][98], DATA[13][84], DATA[13][70], DATA[13][42], DATA[13][28], DATA[13][14], DATA[13][0], DATA[12][249], DATA[12][235], DATA[12][221], DATA[12][207], DATA[12][179], DATA[12][165], DATA[12][151], DATA[12][137], DATA[12][119], DATA[12][105], DATA[12][91], DATA[12][77], DATA[12][49], DATA[12][35], DATA[12][21], DATA[12][7], DATA[12][242], DATA[12][228], DATA[12][214], DATA[12][200], DATA[12][172], DATA[12][158], DATA[12][144], DATA[12][130], DATA[12][112], DATA[12][98], DATA[12][84], DATA[12][70], DATA[12][42], DATA[12][28], DATA[12][14], DATA[12][0], DATA[15][250], DATA[15][236], DATA[15][222], DATA[15][208], DATA[15][180], DATA[15][166], DATA[15][152], DATA[15][138], DATA[15][120], DATA[15][106], DATA[15][92], DATA[15][78], DATA[15][50], DATA[15][36], DATA[15][22], DATA[15][8], DATA[15][243], DATA[15][229], DATA[15][215], DATA[15][201], DATA[15][173], DATA[15][159], DATA[15][145], DATA[15][131], DATA[15][113], DATA[15][99], DATA[15][85], DATA[15][71], DATA[15][43], DATA[15][29], DATA[15][15], DATA[15][1], DATA[14][250], DATA[14][236], DATA[14][222], DATA[14][208], DATA[14][180], DATA[14][166], DATA[14][152], DATA[14][138], DATA[14][120], DATA[14][106], DATA[14][92], DATA[14][78], DATA[14][50], DATA[14][36], DATA[14][22], DATA[14][8], DATA[14][243], DATA[14][229], DATA[14][215], DATA[14][201], DATA[14][173], DATA[14][159], DATA[14][145], DATA[14][131], DATA[14][113], DATA[14][99], DATA[14][85], DATA[14][71], DATA[14][43], DATA[14][29], DATA[14][15], DATA[14][1], DATA[13][250], DATA[13][236], DATA[13][222], DATA[13][208], DATA[13][180], DATA[13][166], DATA[13][152], DATA[13][138], DATA[13][120], DATA[13][106], DATA[13][92], DATA[13][78], DATA[13][50], DATA[13][36], DATA[13][22], DATA[13][8], DATA[13][243], DATA[13][229], DATA[13][215], DATA[13][201], DATA[13][173], DATA[13][159], DATA[13][145], DATA[13][131], DATA[13][113], DATA[13][99], DATA[13][85], DATA[13][71], DATA[13][43], DATA[13][29], DATA[13][15], DATA[13][1], DATA[12][250], DATA[12][236], DATA[12][222], DATA[12][208], DATA[12][180], DATA[12][166], DATA[12][152], DATA[12][138], DATA[12][120], DATA[12][106], DATA[12][92], DATA[12][78], DATA[12][50], DATA[12][36], DATA[12][22], DATA[12][8], DATA[12][243], DATA[12][229], DATA[12][215], DATA[12][201], DATA[12][173], DATA[12][159], DATA[12][145], DATA[12][131], DATA[12][113], DATA[12][99], DATA[12][85], DATA[12][71], DATA[12][43], DATA[12][29], DATA[12][15], DATA[12][1], DATA[15][251], DATA[15][237], DATA[15][223], DATA[15][209], DATA[15][181], DATA[15][167], DATA[15][153], DATA[15][139], DATA[15][121], DATA[15][107], DATA[15][93], DATA[15][79], DATA[15][51], DATA[15][37], DATA[15][23], DATA[15][9], DATA[15][244], DATA[15][230], DATA[15][216], DATA[15][202], DATA[15][174], DATA[15][160], DATA[15][146], DATA[15][132], DATA[15][114], DATA[15][100], DATA[15][86], DATA[15][72], DATA[15][44], DATA[15][30], DATA[15][16], DATA[15][2], DATA[14][251], DATA[14][237], DATA[14][223], DATA[14][209], DATA[14][181], DATA[14][167], DATA[14][153], DATA[14][139], DATA[14][121], DATA[14][107], DATA[14][93], DATA[14][79], DATA[14][51], DATA[14][37], DATA[14][23], DATA[14][9], DATA[14][244], DATA[14][230], DATA[14][216], DATA[14][202], DATA[14][174], DATA[14][160], DATA[14][146], DATA[14][132], DATA[14][114], DATA[14][100], DATA[14][86], DATA[14][72], DATA[14][44], DATA[14][30], DATA[14][16], DATA[14][2], DATA[13][251], DATA[13][237], DATA[13][223], DATA[13][209], DATA[13][181], DATA[13][167], DATA[13][153], DATA[13][139], DATA[13][121], DATA[13][107], DATA[13][93], DATA[13][79], DATA[13][51], DATA[13][37], DATA[13][23], DATA[13][9], DATA[13][244], DATA[13][230], DATA[13][216], DATA[13][202], DATA[13][174], DATA[13][160], DATA[13][146], DATA[13][132], DATA[13][114], DATA[13][100], DATA[13][86], DATA[13][72], DATA[13][44], DATA[13][30], DATA[13][16], DATA[13][2], DATA[12][251], DATA[12][237], DATA[12][223], DATA[12][209], DATA[12][181], DATA[12][167], DATA[12][153], DATA[12][139], DATA[12][121], DATA[12][107], DATA[12][93], DATA[12][79], DATA[12][51], DATA[12][37], DATA[12][23], DATA[12][9], DATA[12][244], DATA[12][230], DATA[12][216], DATA[12][202], DATA[12][174], DATA[12][160], DATA[12][146], DATA[12][132], DATA[12][114], DATA[12][100], DATA[12][86], DATA[12][72], DATA[12][44], DATA[12][30], DATA[12][16], DATA[12][2], DATA[15][252], DATA[15][238], DATA[15][224], DATA[15][210], DATA[15][182], DATA[15][168], DATA[15][154], DATA[15][140], DATA[15][122], DATA[15][108], DATA[15][94], DATA[15][80], DATA[15][52], DATA[15][38], DATA[15][24], DATA[15][10], DATA[15][245], DATA[15][231], DATA[15][217], DATA[15][203], DATA[15][175], DATA[15][161], DATA[15][147], DATA[15][133], DATA[15][115], DATA[15][101], DATA[15][87], DATA[15][73], DATA[15][45], DATA[15][31], DATA[15][17], DATA[15][3], DATA[14][252], DATA[14][238], DATA[14][224], DATA[14][210], DATA[14][182], DATA[14][168], DATA[14][154], DATA[14][140], DATA[14][122], DATA[14][108], DATA[14][94], DATA[14][80], DATA[14][52], DATA[14][38], DATA[14][24], DATA[14][10], DATA[14][245], DATA[14][231], DATA[14][217], DATA[14][203], DATA[14][175], DATA[14][161], DATA[14][147], DATA[14][133], DATA[14][115], DATA[14][101], DATA[14][87], DATA[14][73], DATA[14][45], DATA[14][31], DATA[14][17], DATA[14][3], DATA[13][252], DATA[13][238], DATA[13][224], DATA[13][210], DATA[13][182], DATA[13][168], DATA[13][154], DATA[13][140], DATA[13][122], DATA[13][108], DATA[13][94], DATA[13][80], DATA[13][52], DATA[13][38], DATA[13][24], DATA[13][10], DATA[13][245], DATA[13][231], DATA[13][217], DATA[13][203], DATA[13][175], DATA[13][161], DATA[13][147], DATA[13][133], DATA[13][115], DATA[13][101], DATA[13][87], DATA[13][73], DATA[13][45], DATA[13][31], DATA[13][17], DATA[13][3], DATA[12][252], DATA[12][238], DATA[12][224], DATA[12][210], DATA[12][182], DATA[12][168], DATA[12][154], DATA[12][140], DATA[12][122], DATA[12][108], DATA[12][94], DATA[12][80], DATA[12][52], DATA[12][38], DATA[12][24], DATA[12][10], DATA[12][245], DATA[12][231], DATA[12][217], DATA[12][203], DATA[12][175], DATA[12][161], DATA[12][147], DATA[12][133], DATA[12][115], DATA[12][101], DATA[12][87], DATA[12][73], DATA[12][45], DATA[12][31], DATA[12][17], DATA[12][3], DATA[15][253], DATA[15][239], DATA[15][225], DATA[15][211], DATA[15][183], DATA[15][169], DATA[15][155], DATA[15][141], DATA[15][123], DATA[15][109], DATA[15][95], DATA[15][81], DATA[15][53], DATA[15][39], DATA[15][25], DATA[15][11], DATA[15][246], DATA[15][232], DATA[15][218], DATA[15][204], DATA[15][176], DATA[15][162], DATA[15][148], DATA[15][134], DATA[15][116], DATA[15][102], DATA[15][88], DATA[15][74], DATA[15][46], DATA[15][32], DATA[15][18], DATA[15][4], DATA[14][253], DATA[14][239], DATA[14][225], DATA[14][211], DATA[14][183], DATA[14][169], DATA[14][155], DATA[14][141], DATA[14][123], DATA[14][109], DATA[14][95], DATA[14][81], DATA[14][53], DATA[14][39], DATA[14][25], DATA[14][11], DATA[14][246], DATA[14][232], DATA[14][218], DATA[14][204], DATA[14][176], DATA[14][162], DATA[14][148], DATA[14][134], DATA[14][116], DATA[14][102], DATA[14][88], DATA[14][74], DATA[14][46], DATA[14][32], DATA[14][18], DATA[14][4], DATA[13][253], DATA[13][239], DATA[13][225], DATA[13][211], DATA[13][183], DATA[13][169], DATA[13][155], DATA[13][141], DATA[13][123], DATA[13][109], DATA[13][95], DATA[13][81], DATA[13][53], DATA[13][39], DATA[13][25], DATA[13][11], DATA[13][246], DATA[13][232], DATA[13][218], DATA[13][204], DATA[13][176], DATA[13][162], DATA[13][148], DATA[13][134], DATA[13][116], DATA[13][102], DATA[13][88], DATA[13][74], DATA[13][46], DATA[13][32], DATA[13][18], DATA[13][4], DATA[12][253], DATA[12][239], DATA[12][225], DATA[12][211], DATA[12][183], DATA[12][169], DATA[12][155], DATA[12][141], DATA[12][123], DATA[12][109], DATA[12][95], DATA[12][81], DATA[12][53], DATA[12][39], DATA[12][25], DATA[12][11], DATA[12][246], DATA[12][232], DATA[12][218], DATA[12][204], DATA[12][176], DATA[12][162], DATA[12][148], DATA[12][134], DATA[12][116], DATA[12][102], DATA[12][88], DATA[12][74], DATA[12][46], DATA[12][32], DATA[12][18], DATA[12][4], DATA[15][254], DATA[15][240], DATA[15][226], DATA[15][212], DATA[15][184], DATA[15][170], DATA[15][156], DATA[15][142], DATA[15][124], DATA[15][110], DATA[15][96], DATA[15][82], DATA[15][54], DATA[15][40], DATA[15][26], DATA[15][12], DATA[15][247], DATA[15][233], DATA[15][219], DATA[15][205], DATA[15][177], DATA[15][163], DATA[15][149], DATA[15][135], DATA[15][117], DATA[15][103], DATA[15][89], DATA[15][75], DATA[15][47], DATA[15][33], DATA[15][19], DATA[15][5], DATA[14][254], DATA[14][240], DATA[14][226], DATA[14][212], DATA[14][184], DATA[14][170], DATA[14][156], DATA[14][142], DATA[14][124], DATA[14][110], DATA[14][96], DATA[14][82], DATA[14][54], DATA[14][40], DATA[14][26], DATA[14][12], DATA[14][247], DATA[14][233], DATA[14][219], DATA[14][205], DATA[14][177], DATA[14][163], DATA[14][149], DATA[14][135], DATA[14][117], DATA[14][103], DATA[14][89], DATA[14][75], DATA[14][47], DATA[14][33], DATA[14][19], DATA[14][5], DATA[13][254], DATA[13][240], DATA[13][226], DATA[13][212], DATA[13][184], DATA[13][170], DATA[13][156], DATA[13][142], DATA[13][124], DATA[13][110], DATA[13][96], DATA[13][82], DATA[13][54], DATA[13][40], DATA[13][26], DATA[13][12], DATA[13][247], DATA[13][233], DATA[13][219], DATA[13][205], DATA[13][177], DATA[13][163], DATA[13][149], DATA[13][135], DATA[13][117], DATA[13][103], DATA[13][89], DATA[13][75], DATA[13][47], DATA[13][33], DATA[13][19], DATA[13][5], DATA[12][254], DATA[12][240], DATA[12][226], DATA[12][212], DATA[12][184], DATA[12][170], DATA[12][156], DATA[12][142], DATA[12][124], DATA[12][110], DATA[12][96], DATA[12][82], DATA[12][54], DATA[12][40], DATA[12][26], DATA[12][12], DATA[12][247], DATA[12][233], DATA[12][219], DATA[12][205], DATA[12][177], DATA[12][163], DATA[12][149], DATA[12][135], DATA[12][117], DATA[12][103], DATA[12][89], DATA[12][75], DATA[12][47], DATA[12][33], DATA[12][19], DATA[12][5], DATA[15][255], DATA[15][241], DATA[15][227], DATA[15][213], DATA[15][185], DATA[15][171], DATA[15][157], DATA[15][143], DATA[15][125], DATA[15][111], DATA[15][97], DATA[15][83], DATA[15][55], DATA[15][41], DATA[15][27], DATA[15][13], DATA[15][248], DATA[15][234], DATA[15][220], DATA[15][206], DATA[15][178], DATA[15][164], DATA[15][150], DATA[15][136], DATA[15][118], DATA[15][104], DATA[15][90], DATA[15][76], DATA[15][48], DATA[15][34], DATA[15][20], DATA[15][6], DATA[14][255], DATA[14][241], DATA[14][227], DATA[14][213], DATA[14][185], DATA[14][171], DATA[14][157], DATA[14][143], DATA[14][125], DATA[14][111], DATA[14][97], DATA[14][83], DATA[14][55], DATA[14][41], DATA[14][27], DATA[14][13], DATA[14][248], DATA[14][234], DATA[14][220], DATA[14][206], DATA[14][178], DATA[14][164], DATA[14][150], DATA[14][136], DATA[14][118], DATA[14][104], DATA[14][90], DATA[14][76], DATA[14][48], DATA[14][34], DATA[14][20], DATA[14][6], DATA[13][255], DATA[13][241], DATA[13][227], DATA[13][213], DATA[13][185], DATA[13][171], DATA[13][157], DATA[13][143], DATA[13][125], DATA[13][111], DATA[13][97], DATA[13][83], DATA[13][55], DATA[13][41], DATA[13][27], DATA[13][13], DATA[13][248], DATA[13][234], DATA[13][220], DATA[13][206], DATA[13][178], DATA[13][164], DATA[13][150], DATA[13][136], DATA[13][118], DATA[13][104], DATA[13][90], DATA[13][76], DATA[13][48], DATA[13][34], DATA[13][20], DATA[13][6], DATA[12][255], DATA[12][241], DATA[12][227], DATA[12][213], DATA[12][185], DATA[12][171], DATA[12][157], DATA[12][143], DATA[12][125], DATA[12][111], DATA[12][97], DATA[12][83], DATA[12][55], DATA[12][41], DATA[12][27], DATA[12][13], DATA[12][248], DATA[12][234], DATA[12][220], DATA[12][206], DATA[12][178], DATA[12][164], DATA[12][150], DATA[12][136], DATA[12][118], DATA[12][104], DATA[12][90], DATA[12][76], DATA[12][48], DATA[12][34], DATA[12][20], DATA[12][6], DATA[11][249], DATA[11][235], DATA[11][221], DATA[11][207], DATA[11][179], DATA[11][165], DATA[11][151], DATA[11][137], DATA[11][119], DATA[11][105], DATA[11][91], DATA[11][77], DATA[11][49], DATA[11][35], DATA[11][21], DATA[11][7], DATA[11][242], DATA[11][228], DATA[11][214], DATA[11][200], DATA[11][172], DATA[11][158], DATA[11][144], DATA[11][130], DATA[11][112], DATA[11][98], DATA[11][84], DATA[11][70], DATA[11][42], DATA[11][28], DATA[11][14], DATA[11][0], DATA[10][249], DATA[10][235], DATA[10][221], DATA[10][207], DATA[10][179], DATA[10][165], DATA[10][151], DATA[10][137], DATA[10][119], DATA[10][105], DATA[10][91], DATA[10][77], DATA[10][49], DATA[10][35], DATA[10][21], DATA[10][7], DATA[10][242], DATA[10][228], DATA[10][214], DATA[10][200], DATA[10][172], DATA[10][158], DATA[10][144], DATA[10][130], DATA[10][112], DATA[10][98], DATA[10][84], DATA[10][70], DATA[10][42], DATA[10][28], DATA[10][14], DATA[10][0], DATA[9][249], DATA[9][235], DATA[9][221], DATA[9][207], DATA[9][179], DATA[9][165], DATA[9][151], DATA[9][137], DATA[9][119], DATA[9][105], DATA[9][91], DATA[9][77], DATA[9][49], DATA[9][35], DATA[9][21], DATA[9][7], DATA[9][242], DATA[9][228], DATA[9][214], DATA[9][200], DATA[9][172], DATA[9][158], DATA[9][144], DATA[9][130], DATA[9][112], DATA[9][98], DATA[9][84], DATA[9][70], DATA[9][42], DATA[9][28], DATA[9][14], DATA[9][0], DATA[8][249], DATA[8][235], DATA[8][221], DATA[8][207], DATA[8][179], DATA[8][165], DATA[8][151], DATA[8][137], DATA[8][119], DATA[8][105], DATA[8][91], DATA[8][77], DATA[8][49], DATA[8][35], DATA[8][21], DATA[8][7], DATA[8][242], DATA[8][228], DATA[8][214], DATA[8][200], DATA[8][172], DATA[8][158], DATA[8][144], DATA[8][130], DATA[8][112], DATA[8][98], DATA[8][84], DATA[8][70], DATA[8][42], DATA[8][28], DATA[8][14], DATA[8][0], DATA[11][250], DATA[11][236], DATA[11][222], DATA[11][208], DATA[11][180], DATA[11][166], DATA[11][152], DATA[11][138], DATA[11][120], DATA[11][106], DATA[11][92], DATA[11][78], DATA[11][50], DATA[11][36], DATA[11][22], DATA[11][8], DATA[11][243], DATA[11][229], DATA[11][215], DATA[11][201], DATA[11][173], DATA[11][159], DATA[11][145], DATA[11][131], DATA[11][113], DATA[11][99], DATA[11][85], DATA[11][71], DATA[11][43], DATA[11][29], DATA[11][15], DATA[11][1], DATA[10][250], DATA[10][236], DATA[10][222], DATA[10][208], DATA[10][180], DATA[10][166], DATA[10][152], DATA[10][138], DATA[10][120], DATA[10][106], DATA[10][92], DATA[10][78], DATA[10][50], DATA[10][36], DATA[10][22], DATA[10][8], DATA[10][243], DATA[10][229], DATA[10][215], DATA[10][201], DATA[10][173], DATA[10][159], DATA[10][145], DATA[10][131], DATA[10][113], DATA[10][99], DATA[10][85], DATA[10][71], DATA[10][43], DATA[10][29], DATA[10][15], DATA[10][1], DATA[9][250], DATA[9][236], DATA[9][222], DATA[9][208], DATA[9][180], DATA[9][166], DATA[9][152], DATA[9][138], DATA[9][120], DATA[9][106], DATA[9][92], DATA[9][78], DATA[9][50], DATA[9][36], DATA[9][22], DATA[9][8], DATA[9][243], DATA[9][229], DATA[9][215], DATA[9][201], DATA[9][173], DATA[9][159], DATA[9][145], DATA[9][131], DATA[9][113], DATA[9][99], DATA[9][85], DATA[9][71], DATA[9][43], DATA[9][29], DATA[9][15], DATA[9][1], DATA[8][250], DATA[8][236], DATA[8][222], DATA[8][208], DATA[8][180], DATA[8][166], DATA[8][152], DATA[8][138], DATA[8][120], DATA[8][106], DATA[8][92], DATA[8][78], DATA[8][50], DATA[8][36], DATA[8][22], DATA[8][8], DATA[8][243], DATA[8][229], DATA[8][215], DATA[8][201], DATA[8][173], DATA[8][159], DATA[8][145], DATA[8][131], DATA[8][113], DATA[8][99], DATA[8][85], DATA[8][71], DATA[8][43], DATA[8][29], DATA[8][15], DATA[8][1], DATA[11][251], DATA[11][237], DATA[11][223], DATA[11][209], DATA[11][181], DATA[11][167], DATA[11][153], DATA[11][139], DATA[11][121], DATA[11][107], DATA[11][93], DATA[11][79], DATA[11][51], DATA[11][37], DATA[11][23], DATA[11][9], DATA[11][244], DATA[11][230], DATA[11][216], DATA[11][202], DATA[11][174], DATA[11][160], DATA[11][146], DATA[11][132], DATA[11][114], DATA[11][100], DATA[11][86], DATA[11][72], DATA[11][44], DATA[11][30], DATA[11][16], DATA[11][2], DATA[10][251], DATA[10][237], DATA[10][223], DATA[10][209], DATA[10][181], DATA[10][167], DATA[10][153], DATA[10][139], DATA[10][121], DATA[10][107], DATA[10][93], DATA[10][79], DATA[10][51], DATA[10][37], DATA[10][23], DATA[10][9], DATA[10][244], DATA[10][230], DATA[10][216], DATA[10][202], DATA[10][174], DATA[10][160], DATA[10][146], DATA[10][132], DATA[10][114], DATA[10][100], DATA[10][86], DATA[10][72], DATA[10][44], DATA[10][30], DATA[10][16], DATA[10][2], DATA[9][251], DATA[9][237], DATA[9][223], DATA[9][209], DATA[9][181], DATA[9][167], DATA[9][153], DATA[9][139], DATA[9][121], DATA[9][107], DATA[9][93], DATA[9][79], DATA[9][51], DATA[9][37], DATA[9][23], DATA[9][9], DATA[9][244], DATA[9][230], DATA[9][216], DATA[9][202], DATA[9][174], DATA[9][160], DATA[9][146], DATA[9][132], DATA[9][114], DATA[9][100], DATA[9][86], DATA[9][72], DATA[9][44], DATA[9][30], DATA[9][16], DATA[9][2], DATA[8][251], DATA[8][237], DATA[8][223], DATA[8][209], DATA[8][181], DATA[8][167], DATA[8][153], DATA[8][139], DATA[8][121], DATA[8][107], DATA[8][93], DATA[8][79], DATA[8][51], DATA[8][37], DATA[8][23], DATA[8][9], DATA[8][244], DATA[8][230], DATA[8][216], DATA[8][202], DATA[8][174], DATA[8][160], DATA[8][146], DATA[8][132], DATA[8][114], DATA[8][100], DATA[8][86], DATA[8][72], DATA[8][44], DATA[8][30], DATA[8][16], DATA[8][2], DATA[11][252], DATA[11][238], DATA[11][224], DATA[11][210], DATA[11][182], DATA[11][168], DATA[11][154], DATA[11][140], DATA[11][122], DATA[11][108], DATA[11][94], DATA[11][80], DATA[11][52], DATA[11][38], DATA[11][24], DATA[11][10], DATA[11][245], DATA[11][231], DATA[11][217], DATA[11][203], DATA[11][175], DATA[11][161], DATA[11][147], DATA[11][133], DATA[11][115], DATA[11][101], DATA[11][87], DATA[11][73], DATA[11][45], DATA[11][31], DATA[11][17], DATA[11][3], DATA[10][252], DATA[10][238], DATA[10][224], DATA[10][210], DATA[10][182], DATA[10][168], DATA[10][154], DATA[10][140], DATA[10][122], DATA[10][108], DATA[10][94], DATA[10][80], DATA[10][52], DATA[10][38], DATA[10][24], DATA[10][10], DATA[10][245], DATA[10][231], DATA[10][217], DATA[10][203], DATA[10][175], DATA[10][161], DATA[10][147], DATA[10][133], DATA[10][115], DATA[10][101], DATA[10][87], DATA[10][73], DATA[10][45], DATA[10][31], DATA[10][17], DATA[10][3], DATA[9][252], DATA[9][238], DATA[9][224], DATA[9][210], DATA[9][182], DATA[9][168], DATA[9][154], DATA[9][140], DATA[9][122], DATA[9][108], DATA[9][94], DATA[9][80], DATA[9][52], DATA[9][38], DATA[9][24], DATA[9][10], DATA[9][245], DATA[9][231], DATA[9][217], DATA[9][203], DATA[9][175], DATA[9][161], DATA[9][147], DATA[9][133], DATA[9][115], DATA[9][101], DATA[9][87], DATA[9][73], DATA[9][45], DATA[9][31], DATA[9][17], DATA[9][3], DATA[8][252], DATA[8][238], DATA[8][224], DATA[8][210], DATA[8][182], DATA[8][168], DATA[8][154], DATA[8][140], DATA[8][122], DATA[8][108], DATA[8][94], DATA[8][80], DATA[8][52], DATA[8][38], DATA[8][24], DATA[8][10], DATA[8][245], DATA[8][231], DATA[8][217], DATA[8][203], DATA[8][175], DATA[8][161], DATA[8][147], DATA[8][133], DATA[8][115], DATA[8][101], DATA[8][87], DATA[8][73], DATA[8][45], DATA[8][31], DATA[8][17], DATA[8][3], DATA[11][253], DATA[11][239], DATA[11][225], DATA[11][211], DATA[11][183], DATA[11][169], DATA[11][155], DATA[11][141], DATA[11][123], DATA[11][109], DATA[11][95], DATA[11][81], DATA[11][53], DATA[11][39], DATA[11][25], DATA[11][11], DATA[11][246], DATA[11][232], DATA[11][218], DATA[11][204], DATA[11][176], DATA[11][162], DATA[11][148], DATA[11][134], DATA[11][116], DATA[11][102], DATA[11][88], DATA[11][74], DATA[11][46], DATA[11][32], DATA[11][18], DATA[11][4], DATA[10][253], DATA[10][239], DATA[10][225], DATA[10][211], DATA[10][183], DATA[10][169], DATA[10][155], DATA[10][141], DATA[10][123], DATA[10][109], DATA[10][95], DATA[10][81], DATA[10][53], DATA[10][39], DATA[10][25], DATA[10][11], DATA[10][246], DATA[10][232], DATA[10][218], DATA[10][204], DATA[10][176], DATA[10][162], DATA[10][148], DATA[10][134], DATA[10][116], DATA[10][102], DATA[10][88], DATA[10][74], DATA[10][46], DATA[10][32], DATA[10][18], DATA[10][4], DATA[9][253], DATA[9][239], DATA[9][225], DATA[9][211], DATA[9][183], DATA[9][169], DATA[9][155], DATA[9][141], DATA[9][123], DATA[9][109], DATA[9][95], DATA[9][81], DATA[9][53], DATA[9][39], DATA[9][25], DATA[9][11], DATA[9][246], DATA[9][232], DATA[9][218], DATA[9][204], DATA[9][176], DATA[9][162], DATA[9][148], DATA[9][134], DATA[9][116], DATA[9][102], DATA[9][88], DATA[9][74], DATA[9][46], DATA[9][32], DATA[9][18], DATA[9][4], DATA[8][253], DATA[8][239], DATA[8][225], DATA[8][211], DATA[8][183], DATA[8][169], DATA[8][155], DATA[8][141], DATA[8][123], DATA[8][109], DATA[8][95], DATA[8][81], DATA[8][53], DATA[8][39], DATA[8][25], DATA[8][11], DATA[8][246], DATA[8][232], DATA[8][218], DATA[8][204], DATA[8][176], DATA[8][162], DATA[8][148], DATA[8][134], DATA[8][116], DATA[8][102], DATA[8][88], DATA[8][74], DATA[8][46], DATA[8][32], DATA[8][18], DATA[8][4], DATA[11][254], DATA[11][240], DATA[11][226], DATA[11][212], DATA[11][184], DATA[11][170], DATA[11][156], DATA[11][142], DATA[11][124], DATA[11][110], DATA[11][96], DATA[11][82], DATA[11][54], DATA[11][40], DATA[11][26], DATA[11][12], DATA[11][247], DATA[11][233], DATA[11][219], DATA[11][205], DATA[11][177], DATA[11][163], DATA[11][149], DATA[11][135], DATA[11][117], DATA[11][103], DATA[11][89], DATA[11][75], DATA[11][47], DATA[11][33], DATA[11][19], DATA[11][5], DATA[10][254], DATA[10][240], DATA[10][226], DATA[10][212], DATA[10][184], DATA[10][170], DATA[10][156], DATA[10][142], DATA[10][124], DATA[10][110], DATA[10][96], DATA[10][82], DATA[10][54], DATA[10][40], DATA[10][26], DATA[10][12], DATA[10][247], DATA[10][233], DATA[10][219], DATA[10][205], DATA[10][177], DATA[10][163], DATA[10][149], DATA[10][135], DATA[10][117], DATA[10][103], DATA[10][89], DATA[10][75], DATA[10][47], DATA[10][33], DATA[10][19], DATA[10][5], DATA[9][254], DATA[9][240], DATA[9][226], DATA[9][212], DATA[9][184], DATA[9][170], DATA[9][156], DATA[9][142], DATA[9][124], DATA[9][110], DATA[9][96], DATA[9][82], DATA[9][54], DATA[9][40], DATA[9][26], DATA[9][12], DATA[9][247], DATA[9][233], DATA[9][219], DATA[9][205], DATA[9][177], DATA[9][163], DATA[9][149], DATA[9][135], DATA[9][117], DATA[9][103], DATA[9][89], DATA[9][75], DATA[9][47], DATA[9][33], DATA[9][19], DATA[9][5], DATA[8][254], DATA[8][240], DATA[8][226], DATA[8][212], DATA[8][184], DATA[8][170], DATA[8][156], DATA[8][142], DATA[8][124], DATA[8][110], DATA[8][96], DATA[8][82], DATA[8][54], DATA[8][40], DATA[8][26], DATA[8][12], DATA[8][247], DATA[8][233], DATA[8][219], DATA[8][205], DATA[8][177], DATA[8][163], DATA[8][149], DATA[8][135], DATA[8][117], DATA[8][103], DATA[8][89], DATA[8][75], DATA[8][47], DATA[8][33], DATA[8][19], DATA[8][5], DATA[11][255], DATA[11][241], DATA[11][227], DATA[11][213], DATA[11][185], DATA[11][171], DATA[11][157], DATA[11][143], DATA[11][125], DATA[11][111], DATA[11][97], DATA[11][83], DATA[11][55], DATA[11][41], DATA[11][27], DATA[11][13], DATA[11][248], DATA[11][234], DATA[11][220], DATA[11][206], DATA[11][178], DATA[11][164], DATA[11][150], DATA[11][136], DATA[11][118], DATA[11][104], DATA[11][90], DATA[11][76], DATA[11][48], DATA[11][34], DATA[11][20], DATA[11][6], DATA[10][255], DATA[10][241], DATA[10][227], DATA[10][213], DATA[10][185], DATA[10][171], DATA[10][157], DATA[10][143], DATA[10][125], DATA[10][111], DATA[10][97], DATA[10][83], DATA[10][55], DATA[10][41], DATA[10][27], DATA[10][13], DATA[10][248], DATA[10][234], DATA[10][220], DATA[10][206], DATA[10][178], DATA[10][164], DATA[10][150], DATA[10][136], DATA[10][118], DATA[10][104], DATA[10][90], DATA[10][76], DATA[10][48], DATA[10][34], DATA[10][20], DATA[10][6], DATA[9][255], DATA[9][241], DATA[9][227], DATA[9][213], DATA[9][185], DATA[9][171], DATA[9][157], DATA[9][143], DATA[9][125], DATA[9][111], DATA[9][97], DATA[9][83], DATA[9][55], DATA[9][41], DATA[9][27], DATA[9][13], DATA[9][248], DATA[9][234], DATA[9][220], DATA[9][206], DATA[9][178], DATA[9][164], DATA[9][150], DATA[9][136], DATA[9][118], DATA[9][104], DATA[9][90], DATA[9][76], DATA[9][48], DATA[9][34], DATA[9][20], DATA[9][6], DATA[8][255], DATA[8][241], DATA[8][227], DATA[8][213], DATA[8][185], DATA[8][171], DATA[8][157], DATA[8][143], DATA[8][125], DATA[8][111], DATA[8][97], DATA[8][83], DATA[8][55], DATA[8][41], DATA[8][27], DATA[8][13], DATA[8][248], DATA[8][234], DATA[8][220], DATA[8][206], DATA[8][178], DATA[8][164], DATA[8][150], DATA[8][136], DATA[8][118], DATA[8][104], DATA[8][90], DATA[8][76], DATA[8][48], DATA[8][34], DATA[8][20], DATA[8][6], DATA[7][249], DATA[7][235], DATA[7][221], DATA[7][207], DATA[7][179], DATA[7][165], DATA[7][151], DATA[7][137], DATA[7][119], DATA[7][105], DATA[7][91], DATA[7][77], DATA[7][49], DATA[7][35], DATA[7][21], DATA[7][7], DATA[7][242], DATA[7][228], DATA[7][214], DATA[7][200], DATA[7][172], DATA[7][158], DATA[7][144], DATA[7][130], DATA[7][112], DATA[7][98], DATA[7][84], DATA[7][70], DATA[7][42], DATA[7][28], DATA[7][14], DATA[7][0], DATA[6][249], DATA[6][235], DATA[6][221], DATA[6][207], DATA[6][179], DATA[6][165], DATA[6][151], DATA[6][137], DATA[6][119], DATA[6][105], DATA[6][91], DATA[6][77], DATA[6][49], DATA[6][35], DATA[6][21], DATA[6][7], DATA[6][242], DATA[6][228], DATA[6][214], DATA[6][200], DATA[6][172], DATA[6][158], DATA[6][144], DATA[6][130], DATA[6][112], DATA[6][98], DATA[6][84], DATA[6][70], DATA[6][42], DATA[6][28], DATA[6][14], DATA[6][0], DATA[5][249], DATA[5][235], DATA[5][221], DATA[5][207], DATA[5][179], DATA[5][165], DATA[5][151], DATA[5][137], DATA[5][119], DATA[5][105], DATA[5][91], DATA[5][77], DATA[5][49], DATA[5][35], DATA[5][21], DATA[5][7], DATA[5][242], DATA[5][228], DATA[5][214], DATA[5][200], DATA[5][172], DATA[5][158], DATA[5][144], DATA[5][130], DATA[5][112], DATA[5][98], DATA[5][84], DATA[5][70], DATA[5][42], DATA[5][28], DATA[5][14], DATA[5][0], DATA[4][249], DATA[4][235], DATA[4][221], DATA[4][207], DATA[4][179], DATA[4][165], DATA[4][151], DATA[4][137], DATA[4][119], DATA[4][105], DATA[4][91], DATA[4][77], DATA[4][49], DATA[4][35], DATA[4][21], DATA[4][7], DATA[4][242], DATA[4][228], DATA[4][214], DATA[4][200], DATA[4][172], DATA[4][158], DATA[4][144], DATA[4][130], DATA[4][112], DATA[4][98], DATA[4][84], DATA[4][70], DATA[4][42], DATA[4][28], DATA[4][14], DATA[4][0], DATA[7][250], DATA[7][236], DATA[7][222], DATA[7][208], DATA[7][180], DATA[7][166], DATA[7][152], DATA[7][138], DATA[7][120], DATA[7][106], DATA[7][92], DATA[7][78], DATA[7][50], DATA[7][36], DATA[7][22], DATA[7][8], DATA[7][243], DATA[7][229], DATA[7][215], DATA[7][201], DATA[7][173], DATA[7][159], DATA[7][145], DATA[7][131], DATA[7][113], DATA[7][99], DATA[7][85], DATA[7][71], DATA[7][43], DATA[7][29], DATA[7][15], DATA[7][1], DATA[6][250], DATA[6][236], DATA[6][222], DATA[6][208], DATA[6][180], DATA[6][166], DATA[6][152], DATA[6][138], DATA[6][120], DATA[6][106], DATA[6][92], DATA[6][78], DATA[6][50], DATA[6][36], DATA[6][22], DATA[6][8], DATA[6][243], DATA[6][229], DATA[6][215], DATA[6][201], DATA[6][173], DATA[6][159], DATA[6][145], DATA[6][131], DATA[6][113], DATA[6][99], DATA[6][85], DATA[6][71], DATA[6][43], DATA[6][29], DATA[6][15], DATA[6][1], DATA[5][250], DATA[5][236], DATA[5][222], DATA[5][208], DATA[5][180], DATA[5][166], DATA[5][152], DATA[5][138], DATA[5][120], DATA[5][106], DATA[5][92], DATA[5][78], DATA[5][50], DATA[5][36], DATA[5][22], DATA[5][8], DATA[5][243], DATA[5][229], DATA[5][215], DATA[5][201], DATA[5][173], DATA[5][159], DATA[5][145], DATA[5][131], DATA[5][113], DATA[5][99], DATA[5][85], DATA[5][71], DATA[5][43], DATA[5][29], DATA[5][15], DATA[5][1], DATA[4][250], DATA[4][236], DATA[4][222], DATA[4][208], DATA[4][180], DATA[4][166], DATA[4][152], DATA[4][138], DATA[4][120], DATA[4][106], DATA[4][92], DATA[4][78], DATA[4][50], DATA[4][36], DATA[4][22], DATA[4][8], DATA[4][243], DATA[4][229], DATA[4][215], DATA[4][201], DATA[4][173], DATA[4][159], DATA[4][145], DATA[4][131], DATA[4][113], DATA[4][99], DATA[4][85], DATA[4][71], DATA[4][43], DATA[4][29], DATA[4][15], DATA[4][1], DATA[7][251], DATA[7][237], DATA[7][223], DATA[7][209], DATA[7][181], DATA[7][167], DATA[7][153], DATA[7][139], DATA[7][121], DATA[7][107], DATA[7][93], DATA[7][79], DATA[7][51], DATA[7][37], DATA[7][23], DATA[7][9], DATA[7][244], DATA[7][230], DATA[7][216], DATA[7][202], DATA[7][174], DATA[7][160], DATA[7][146], DATA[7][132], DATA[7][114], DATA[7][100], DATA[7][86], DATA[7][72], DATA[7][44], DATA[7][30], DATA[7][16], DATA[7][2], DATA[6][251], DATA[6][237], DATA[6][223], DATA[6][209], DATA[6][181], DATA[6][167], DATA[6][153], DATA[6][139], DATA[6][121], DATA[6][107], DATA[6][93], DATA[6][79], DATA[6][51], DATA[6][37], DATA[6][23], DATA[6][9], DATA[6][244], DATA[6][230], DATA[6][216], DATA[6][202], DATA[6][174], DATA[6][160], DATA[6][146], DATA[6][132], DATA[6][114], DATA[6][100], DATA[6][86], DATA[6][72], DATA[6][44], DATA[6][30], DATA[6][16], DATA[6][2], DATA[5][251], DATA[5][237], DATA[5][223], DATA[5][209], DATA[5][181], DATA[5][167], DATA[5][153], DATA[5][139], DATA[5][121], DATA[5][107], DATA[5][93], DATA[5][79], DATA[5][51], DATA[5][37], DATA[5][23], DATA[5][9], DATA[5][244], DATA[5][230], DATA[5][216], DATA[5][202], DATA[5][174], DATA[5][160], DATA[5][146], DATA[5][132], DATA[5][114], DATA[5][100], DATA[5][86], DATA[5][72], DATA[5][44], DATA[5][30], DATA[5][16], DATA[5][2], DATA[4][251], DATA[4][237], DATA[4][223], DATA[4][209], DATA[4][181], DATA[4][167], DATA[4][153], DATA[4][139], DATA[4][121], DATA[4][107], DATA[4][93], DATA[4][79], DATA[4][51], DATA[4][37], DATA[4][23], DATA[4][9], DATA[4][244], DATA[4][230], DATA[4][216], DATA[4][202], DATA[4][174], DATA[4][160], DATA[4][146], DATA[4][132], DATA[4][114], DATA[4][100], DATA[4][86], DATA[4][72], DATA[4][44], DATA[4][30], DATA[4][16], DATA[4][2], DATA[7][252], DATA[7][238], DATA[7][224], DATA[7][210], DATA[7][182], DATA[7][168], DATA[7][154], DATA[7][140], DATA[7][122], DATA[7][108], DATA[7][94], DATA[7][80], DATA[7][52], DATA[7][38], DATA[7][24], DATA[7][10], DATA[7][245], DATA[7][231], DATA[7][217], DATA[7][203], DATA[7][175], DATA[7][161], DATA[7][147], DATA[7][133], DATA[7][115], DATA[7][101], DATA[7][87], DATA[7][73], DATA[7][45], DATA[7][31], DATA[7][17], DATA[7][3], DATA[6][252], DATA[6][238], DATA[6][224], DATA[6][210], DATA[6][182], DATA[6][168], DATA[6][154], DATA[6][140], DATA[6][122], DATA[6][108], DATA[6][94], DATA[6][80], DATA[6][52], DATA[6][38], DATA[6][24], DATA[6][10], DATA[6][245], DATA[6][231], DATA[6][217], DATA[6][203], DATA[6][175], DATA[6][161], DATA[6][147], DATA[6][133], DATA[6][115], DATA[6][101], DATA[6][87], DATA[6][73], DATA[6][45], DATA[6][31], DATA[6][17], DATA[6][3], DATA[5][252], DATA[5][238], DATA[5][224], DATA[5][210], DATA[5][182], DATA[5][168], DATA[5][154], DATA[5][140], DATA[5][122], DATA[5][108], DATA[5][94], DATA[5][80], DATA[5][52], DATA[5][38], DATA[5][24], DATA[5][10], DATA[5][245], DATA[5][231], DATA[5][217], DATA[5][203], DATA[5][175], DATA[5][161], DATA[5][147], DATA[5][133], DATA[5][115], DATA[5][101], DATA[5][87], DATA[5][73], DATA[5][45], DATA[5][31], DATA[5][17], DATA[5][3], DATA[4][252], DATA[4][238], DATA[4][224], DATA[4][210], DATA[4][182], DATA[4][168], DATA[4][154], DATA[4][140], DATA[4][122], DATA[4][108], DATA[4][94], DATA[4][80], DATA[4][52], DATA[4][38], DATA[4][24], DATA[4][10], DATA[4][245], DATA[4][231], DATA[4][217], DATA[4][203], DATA[4][175], DATA[4][161], DATA[4][147], DATA[4][133], DATA[4][115], DATA[4][101], DATA[4][87], DATA[4][73], DATA[4][45], DATA[4][31], DATA[4][17], DATA[4][3], DATA[7][253], DATA[7][239], DATA[7][225], DATA[7][211], DATA[7][183], DATA[7][169], DATA[7][155], DATA[7][141], DATA[7][123], DATA[7][109], DATA[7][95], DATA[7][81], DATA[7][53], DATA[7][39], DATA[7][25], DATA[7][11], DATA[7][246], DATA[7][232], DATA[7][218], DATA[7][204], DATA[7][176], DATA[7][162], DATA[7][148], DATA[7][134], DATA[7][116], DATA[7][102], DATA[7][88], DATA[7][74], DATA[7][46], DATA[7][32], DATA[7][18], DATA[7][4], DATA[6][253], DATA[6][239], DATA[6][225], DATA[6][211], DATA[6][183], DATA[6][169], DATA[6][155], DATA[6][141], DATA[6][123], DATA[6][109], DATA[6][95], DATA[6][81], DATA[6][53], DATA[6][39], DATA[6][25], DATA[6][11], DATA[6][246], DATA[6][232], DATA[6][218], DATA[6][204], DATA[6][176], DATA[6][162], DATA[6][148], DATA[6][134], DATA[6][116], DATA[6][102], DATA[6][88], DATA[6][74], DATA[6][46], DATA[6][32], DATA[6][18], DATA[6][4], DATA[5][253], DATA[5][239], DATA[5][225], DATA[5][211], DATA[5][183], DATA[5][169], DATA[5][155], DATA[5][141], DATA[5][123], DATA[5][109], DATA[5][95], DATA[5][81], DATA[5][53], DATA[5][39], DATA[5][25], DATA[5][11], DATA[5][246], DATA[5][232], DATA[5][218], DATA[5][204], DATA[5][176], DATA[5][162], DATA[5][148], DATA[5][134], DATA[5][116], DATA[5][102], DATA[5][88], DATA[5][74], DATA[5][46], DATA[5][32], DATA[5][18], DATA[5][4], DATA[4][253], DATA[4][239], DATA[4][225], DATA[4][211], DATA[4][183], DATA[4][169], DATA[4][155], DATA[4][141], DATA[4][123], DATA[4][109], DATA[4][95], DATA[4][81], DATA[4][53], DATA[4][39], DATA[4][25], DATA[4][11], DATA[4][246], DATA[4][232], DATA[4][218], DATA[4][204], DATA[4][176], DATA[4][162], DATA[4][148], DATA[4][134], DATA[4][116], DATA[4][102], DATA[4][88], DATA[4][74], DATA[4][46], DATA[4][32], DATA[4][18], DATA[4][4], DATA[7][254], DATA[7][240], DATA[7][226], DATA[7][212], DATA[7][184], DATA[7][170], DATA[7][156], DATA[7][142], DATA[7][124], DATA[7][110], DATA[7][96], DATA[7][82], DATA[7][54], DATA[7][40], DATA[7][26], DATA[7][12], DATA[7][247], DATA[7][233], DATA[7][219], DATA[7][205], DATA[7][177], DATA[7][163], DATA[7][149], DATA[7][135], DATA[7][117], DATA[7][103], DATA[7][89], DATA[7][75], DATA[7][47], DATA[7][33], DATA[7][19], DATA[7][5], DATA[6][254], DATA[6][240], DATA[6][226], DATA[6][212], DATA[6][184], DATA[6][170], DATA[6][156], DATA[6][142], DATA[6][124], DATA[6][110], DATA[6][96], DATA[6][82], DATA[6][54], DATA[6][40], DATA[6][26], DATA[6][12], DATA[6][247], DATA[6][233], DATA[6][219], DATA[6][205], DATA[6][177], DATA[6][163], DATA[6][149], DATA[6][135], DATA[6][117], DATA[6][103], DATA[6][89], DATA[6][75], DATA[6][47], DATA[6][33], DATA[6][19], DATA[6][5], DATA[5][254], DATA[5][240], DATA[5][226], DATA[5][212], DATA[5][184], DATA[5][170], DATA[5][156], DATA[5][142], DATA[5][124], DATA[5][110], DATA[5][96], DATA[5][82], DATA[5][54], DATA[5][40], DATA[5][26], DATA[5][12], DATA[5][247], DATA[5][233], DATA[5][219], DATA[5][205], DATA[5][177], DATA[5][163], DATA[5][149], DATA[5][135], DATA[5][117], DATA[5][103], DATA[5][89], DATA[5][75], DATA[5][47], DATA[5][33], DATA[5][19], DATA[5][5], DATA[4][254], DATA[4][240], DATA[4][226], DATA[4][212], DATA[4][184], DATA[4][170], DATA[4][156], DATA[4][142], DATA[4][124], DATA[4][110], DATA[4][96], DATA[4][82], DATA[4][54], DATA[4][40], DATA[4][26], DATA[4][12], DATA[4][247], DATA[4][233], DATA[4][219], DATA[4][205], DATA[4][177], DATA[4][163], DATA[4][149], DATA[4][135], DATA[4][117], DATA[4][103], DATA[4][89], DATA[4][75], DATA[4][47], DATA[4][33], DATA[4][19], DATA[4][5], DATA[7][255], DATA[7][241], DATA[7][227], DATA[7][213], DATA[7][185], DATA[7][171], DATA[7][157], DATA[7][143], DATA[7][125], DATA[7][111], DATA[7][97], DATA[7][83], DATA[7][55], DATA[7][41], DATA[7][27], DATA[7][13], DATA[7][248], DATA[7][234], DATA[7][220], DATA[7][206], DATA[7][178], DATA[7][164], DATA[7][150], DATA[7][136], DATA[7][118], DATA[7][104], DATA[7][90], DATA[7][76], DATA[7][48], DATA[7][34], DATA[7][20], DATA[7][6], DATA[6][255], DATA[6][241], DATA[6][227], DATA[6][213], DATA[6][185], DATA[6][171], DATA[6][157], DATA[6][143], DATA[6][125], DATA[6][111], DATA[6][97], DATA[6][83], DATA[6][55], DATA[6][41], DATA[6][27], DATA[6][13], DATA[6][248], DATA[6][234], DATA[6][220], DATA[6][206], DATA[6][178], DATA[6][164], DATA[6][150], DATA[6][136], DATA[6][118], DATA[6][104], DATA[6][90], DATA[6][76], DATA[6][48], DATA[6][34], DATA[6][20], DATA[6][6], DATA[5][255], DATA[5][241], DATA[5][227], DATA[5][213], DATA[5][185], DATA[5][171], DATA[5][157], DATA[5][143], DATA[5][125], DATA[5][111], DATA[5][97], DATA[5][83], DATA[5][55], DATA[5][41], DATA[5][27], DATA[5][13], DATA[5][248], DATA[5][234], DATA[5][220], DATA[5][206], DATA[5][178], DATA[5][164], DATA[5][150], DATA[5][136], DATA[5][118], DATA[5][104], DATA[5][90], DATA[5][76], DATA[5][48], DATA[5][34], DATA[5][20], DATA[5][6], DATA[4][255], DATA[4][241], DATA[4][227], DATA[4][213], DATA[4][185], DATA[4][171], DATA[4][157], DATA[4][143], DATA[4][125], DATA[4][111], DATA[4][97], DATA[4][83], DATA[4][55], DATA[4][41], DATA[4][27], DATA[4][13], DATA[4][248], DATA[4][234], DATA[4][220], DATA[4][206], DATA[4][178], DATA[4][164], DATA[4][150], DATA[4][136], DATA[4][118], DATA[4][104], DATA[4][90], DATA[4][76], DATA[4][48], DATA[4][34], DATA[4][20], DATA[4][6], DATA[3][249], DATA[3][235], DATA[3][221], DATA[3][207], DATA[3][179], DATA[3][165], DATA[3][151], DATA[3][137], DATA[3][119], DATA[3][105], DATA[3][91], DATA[3][77], DATA[3][49], DATA[3][35], DATA[3][21], DATA[3][7], DATA[3][242], DATA[3][228], DATA[3][214], DATA[3][200], DATA[3][172], DATA[3][158], DATA[3][144], DATA[3][130], DATA[3][112], DATA[3][98], DATA[3][84], DATA[3][70], DATA[3][42], DATA[3][28], DATA[3][14], DATA[3][0], DATA[2][249], DATA[2][235], DATA[2][221], DATA[2][207], DATA[2][179], DATA[2][165], DATA[2][151], DATA[2][137], DATA[2][119], DATA[2][105], DATA[2][91], DATA[2][77], DATA[2][49], DATA[2][35], DATA[2][21], DATA[2][7], DATA[2][242], DATA[2][228], DATA[2][214], DATA[2][200], DATA[2][172], DATA[2][158], DATA[2][144], DATA[2][130], DATA[2][112], DATA[2][98], DATA[2][84], DATA[2][70], DATA[2][42], DATA[2][28], DATA[2][14], DATA[2][0], DATA[1][249], DATA[1][235], DATA[1][221], DATA[1][207], DATA[1][179], DATA[1][165], DATA[1][151], DATA[1][137], DATA[1][119], DATA[1][105], DATA[1][91], DATA[1][77], DATA[1][49], DATA[1][35], DATA[1][21], DATA[1][7], DATA[1][242], DATA[1][228], DATA[1][214], DATA[1][200], DATA[1][172], DATA[1][158], DATA[1][144], DATA[1][130], DATA[1][112], DATA[1][98], DATA[1][84], DATA[1][70], DATA[1][42], DATA[1][28], DATA[1][14], DATA[1][0], DATA[0][249], DATA[0][235], DATA[0][221], DATA[0][207], DATA[0][179], DATA[0][165], DATA[0][151], DATA[0][137], DATA[0][119], DATA[0][105], DATA[0][91], DATA[0][77], DATA[0][49], DATA[0][35], DATA[0][21], DATA[0][7], DATA[0][242], DATA[0][228], DATA[0][214], DATA[0][200], DATA[0][172], DATA[0][158], DATA[0][144], DATA[0][130], DATA[0][112], DATA[0][98], DATA[0][84], DATA[0][70], DATA[0][42], DATA[0][28], DATA[0][14], DATA[0][0], DATA[3][250], DATA[3][236], DATA[3][222], DATA[3][208], DATA[3][180], DATA[3][166], DATA[3][152], DATA[3][138], DATA[3][120], DATA[3][106], DATA[3][92], DATA[3][78], DATA[3][50], DATA[3][36], DATA[3][22], DATA[3][8], DATA[3][243], DATA[3][229], DATA[3][215], DATA[3][201], DATA[3][173], DATA[3][159], DATA[3][145], DATA[3][131], DATA[3][113], DATA[3][99], DATA[3][85], DATA[3][71], DATA[3][43], DATA[3][29], DATA[3][15], DATA[3][1], DATA[2][250], DATA[2][236], DATA[2][222], DATA[2][208], DATA[2][180], DATA[2][166], DATA[2][152], DATA[2][138], DATA[2][120], DATA[2][106], DATA[2][92], DATA[2][78], DATA[2][50], DATA[2][36], DATA[2][22], DATA[2][8], DATA[2][243], DATA[2][229], DATA[2][215], DATA[2][201], DATA[2][173], DATA[2][159], DATA[2][145], DATA[2][131], DATA[2][113], DATA[2][99], DATA[2][85], DATA[2][71], DATA[2][43], DATA[2][29], DATA[2][15], DATA[2][1], DATA[1][250], DATA[1][236], DATA[1][222], DATA[1][208], DATA[1][180], DATA[1][166], DATA[1][152], DATA[1][138], DATA[1][120], DATA[1][106], DATA[1][92], DATA[1][78], DATA[1][50], DATA[1][36], DATA[1][22], DATA[1][8], DATA[1][243], DATA[1][229], DATA[1][215], DATA[1][201], DATA[1][173], DATA[1][159], DATA[1][145], DATA[1][131], DATA[1][113], DATA[1][99], DATA[1][85], DATA[1][71], DATA[1][43], DATA[1][29], DATA[1][15], DATA[1][1], DATA[0][250], DATA[0][236], DATA[0][222], DATA[0][208], DATA[0][180], DATA[0][166], DATA[0][152], DATA[0][138], DATA[0][120], DATA[0][106], DATA[0][92], DATA[0][78], DATA[0][50], DATA[0][36], DATA[0][22], DATA[0][8], DATA[0][243], DATA[0][229], DATA[0][215], DATA[0][201], DATA[0][173], DATA[0][159], DATA[0][145], DATA[0][131], DATA[0][113], DATA[0][99], DATA[0][85], DATA[0][71], DATA[0][43], DATA[0][29], DATA[0][15], DATA[0][1], DATA[3][251], DATA[3][237], DATA[3][223], DATA[3][209], DATA[3][181], DATA[3][167], DATA[3][153], DATA[3][139], DATA[3][121], DATA[3][107], DATA[3][93], DATA[3][79], DATA[3][51], DATA[3][37], DATA[3][23], DATA[3][9], DATA[3][244], DATA[3][230], DATA[3][216], DATA[3][202], DATA[3][174], DATA[3][160], DATA[3][146], DATA[3][132], DATA[3][114], DATA[3][100], DATA[3][86], DATA[3][72], DATA[3][44], DATA[3][30], DATA[3][16], DATA[3][2], DATA[2][251], DATA[2][237], DATA[2][223], DATA[2][209], DATA[2][181], DATA[2][167], DATA[2][153], DATA[2][139], DATA[2][121], DATA[2][107], DATA[2][93], DATA[2][79], DATA[2][51], DATA[2][37], DATA[2][23], DATA[2][9], DATA[2][244], DATA[2][230], DATA[2][216], DATA[2][202], DATA[2][174], DATA[2][160], DATA[2][146], DATA[2][132], DATA[2][114], DATA[2][100], DATA[2][86], DATA[2][72], DATA[2][44], DATA[2][30], DATA[2][16], DATA[2][2], DATA[1][251], DATA[1][237], DATA[1][223], DATA[1][209], DATA[1][181], DATA[1][167], DATA[1][153], DATA[1][139], DATA[1][121], DATA[1][107], DATA[1][93], DATA[1][79], DATA[1][51], DATA[1][37], DATA[1][23], DATA[1][9], DATA[1][244], DATA[1][230], DATA[1][216], DATA[1][202], DATA[1][174], DATA[1][160], DATA[1][146], DATA[1][132], DATA[1][114], DATA[1][100], DATA[1][86], DATA[1][72], DATA[1][44], DATA[1][30], DATA[1][16], DATA[1][2], DATA[0][251], DATA[0][237], DATA[0][223], DATA[0][209], DATA[0][181], DATA[0][167], DATA[0][153], DATA[0][139], DATA[0][121], DATA[0][107], DATA[0][93], DATA[0][79], DATA[0][51], DATA[0][37], DATA[0][23], DATA[0][9], DATA[0][244], DATA[0][230], DATA[0][216], DATA[0][202], DATA[0][174], DATA[0][160], DATA[0][146], DATA[0][132], DATA[0][114], DATA[0][100], DATA[0][86], DATA[0][72], DATA[0][44], DATA[0][30], DATA[0][16], DATA[0][2], DATA[3][252], DATA[3][238], DATA[3][224], DATA[3][210], DATA[3][182], DATA[3][168], DATA[3][154], DATA[3][140], DATA[3][122], DATA[3][108], DATA[3][94], DATA[3][80], DATA[3][52], DATA[3][38], DATA[3][24], DATA[3][10], DATA[3][245], DATA[3][231], DATA[3][217], DATA[3][203], DATA[3][175], DATA[3][161], DATA[3][147], DATA[3][133], DATA[3][115], DATA[3][101], DATA[3][87], DATA[3][73], DATA[3][45], DATA[3][31], DATA[3][17], DATA[3][3], DATA[2][252], DATA[2][238], DATA[2][224], DATA[2][210], DATA[2][182], DATA[2][168], DATA[2][154], DATA[2][140], DATA[2][122], DATA[2][108], DATA[2][94], DATA[2][80], DATA[2][52], DATA[2][38], DATA[2][24], DATA[2][10], DATA[2][245], DATA[2][231], DATA[2][217], DATA[2][203], DATA[2][175], DATA[2][161], DATA[2][147], DATA[2][133], DATA[2][115], DATA[2][101], DATA[2][87], DATA[2][73], DATA[2][45], DATA[2][31], DATA[2][17], DATA[2][3], DATA[1][252], DATA[1][238], DATA[1][224], DATA[1][210], DATA[1][182], DATA[1][168], DATA[1][154], DATA[1][140], DATA[1][122], DATA[1][108], DATA[1][94], DATA[1][80], DATA[1][52], DATA[1][38], DATA[1][24], DATA[1][10], DATA[1][245], DATA[1][231], DATA[1][217], DATA[1][203], DATA[1][175], DATA[1][161], DATA[1][147], DATA[1][133], DATA[1][115], DATA[1][101], DATA[1][87], DATA[1][73], DATA[1][45], DATA[1][31], DATA[1][17], DATA[1][3], DATA[0][252], DATA[0][238], DATA[0][224], DATA[0][210], DATA[0][182], DATA[0][168], DATA[0][154], DATA[0][140], DATA[0][122], DATA[0][108], DATA[0][94], DATA[0][80], DATA[0][52], DATA[0][38], DATA[0][24], DATA[0][10], DATA[0][245], DATA[0][231], DATA[0][217], DATA[0][203], DATA[0][175], DATA[0][161], DATA[0][147], DATA[0][133], DATA[0][115], DATA[0][101], DATA[0][87], DATA[0][73], DATA[0][45], DATA[0][31], DATA[0][17], DATA[0][3], DATA[3][253], DATA[3][239], DATA[3][225], DATA[3][211], DATA[3][183], DATA[3][169], DATA[3][155], DATA[3][141], DATA[3][123], DATA[3][109], DATA[3][95], DATA[3][81], DATA[3][53], DATA[3][39], DATA[3][25], DATA[3][11], DATA[3][246], DATA[3][232], DATA[3][218], DATA[3][204], DATA[3][176], DATA[3][162], DATA[3][148], DATA[3][134], DATA[3][116], DATA[3][102], DATA[3][88], DATA[3][74], DATA[3][46], DATA[3][32], DATA[3][18], DATA[3][4], DATA[2][253], DATA[2][239], DATA[2][225], DATA[2][211], DATA[2][183], DATA[2][169], DATA[2][155], DATA[2][141], DATA[2][123], DATA[2][109], DATA[2][95], DATA[2][81], DATA[2][53], DATA[2][39], DATA[2][25], DATA[2][11], DATA[2][246], DATA[2][232], DATA[2][218], DATA[2][204], DATA[2][176], DATA[2][162], DATA[2][148], DATA[2][134], DATA[2][116], DATA[2][102], DATA[2][88], DATA[2][74], DATA[2][46], DATA[2][32], DATA[2][18], DATA[2][4], DATA[1][253], DATA[1][239], DATA[1][225], DATA[1][211], DATA[1][183], DATA[1][169], DATA[1][155], DATA[1][141], DATA[1][123], DATA[1][109], DATA[1][95], DATA[1][81], DATA[1][53], DATA[1][39], DATA[1][25], DATA[1][11], DATA[1][246], DATA[1][232], DATA[1][218], DATA[1][204], DATA[1][176], DATA[1][162], DATA[1][148], DATA[1][134], DATA[1][116], DATA[1][102], DATA[1][88], DATA[1][74], DATA[1][46], DATA[1][32], DATA[1][18], DATA[1][4], DATA[0][253], DATA[0][239], DATA[0][225], DATA[0][211], DATA[0][183], DATA[0][169], DATA[0][155], DATA[0][141], DATA[0][123], DATA[0][109], DATA[0][95], DATA[0][81], DATA[0][53], DATA[0][39], DATA[0][25], DATA[0][11], DATA[0][246], DATA[0][232], DATA[0][218], DATA[0][204], DATA[0][176], DATA[0][162], DATA[0][148], DATA[0][134], DATA[0][116], DATA[0][102], DATA[0][88], DATA[0][74], DATA[0][46], DATA[0][32], DATA[0][18], DATA[0][4], DATA[3][254], DATA[3][240], DATA[3][226], DATA[3][212], DATA[3][184], DATA[3][170], DATA[3][156], DATA[3][142], DATA[3][124], DATA[3][110], DATA[3][96], DATA[3][82], DATA[3][54], DATA[3][40], DATA[3][26], DATA[3][12], DATA[3][247], DATA[3][233], DATA[3][219], DATA[3][205], DATA[3][177], DATA[3][163], DATA[3][149], DATA[3][135], DATA[3][117], DATA[3][103], DATA[3][89], DATA[3][75], DATA[3][47], DATA[3][33], DATA[3][19], DATA[3][5], DATA[2][254], DATA[2][240], DATA[2][226], DATA[2][212], DATA[2][184], DATA[2][170], DATA[2][156], DATA[2][142], DATA[2][124], DATA[2][110], DATA[2][96], DATA[2][82], DATA[2][54], DATA[2][40], DATA[2][26], DATA[2][12], DATA[2][247], DATA[2][233], DATA[2][219], DATA[2][205], DATA[2][177], DATA[2][163], DATA[2][149], DATA[2][135], DATA[2][117], DATA[2][103], DATA[2][89], DATA[2][75], DATA[2][47], DATA[2][33], DATA[2][19], DATA[2][5], DATA[1][254], DATA[1][240], DATA[1][226], DATA[1][212], DATA[1][184], DATA[1][170], DATA[1][156], DATA[1][142], DATA[1][124], DATA[1][110], DATA[1][96], DATA[1][82], DATA[1][54], DATA[1][40], DATA[1][26], DATA[1][12], DATA[1][247], DATA[1][233], DATA[1][219], DATA[1][205], DATA[1][177], DATA[1][163], DATA[1][149], DATA[1][135], DATA[1][117], DATA[1][103], DATA[1][89], DATA[1][75], DATA[1][47], DATA[1][33], DATA[1][19], DATA[1][5], DATA[0][254], DATA[0][240], DATA[0][226], DATA[0][212], DATA[0][184], DATA[0][170], DATA[0][156], DATA[0][142], DATA[0][124], DATA[0][110], DATA[0][96], DATA[0][82], DATA[0][54], DATA[0][40], DATA[0][26], DATA[0][12], DATA[0][247], DATA[0][233], DATA[0][219], DATA[0][205], DATA[0][177], DATA[0][163], DATA[0][149], DATA[0][135], DATA[0][117], DATA[0][103], DATA[0][89], DATA[0][75], DATA[0][47], DATA[0][33], DATA[0][19], DATA[0][5], DATA[3][255], DATA[3][241], DATA[3][227], DATA[3][213], DATA[3][185], DATA[3][171], DATA[3][157], DATA[3][143], DATA[3][125], DATA[3][111], DATA[3][97], DATA[3][83], DATA[3][55], DATA[3][41], DATA[3][27], DATA[3][13], DATA[3][248], DATA[3][234], DATA[3][220], DATA[3][206], DATA[3][178], DATA[3][164], DATA[3][150], DATA[3][136], DATA[3][118], DATA[3][104], DATA[3][90], DATA[3][76], DATA[3][48], DATA[3][34], DATA[3][20], DATA[3][6], DATA[2][255], DATA[2][241], DATA[2][227], DATA[2][213], DATA[2][185], DATA[2][171], DATA[2][157], DATA[2][143], DATA[2][125], DATA[2][111], DATA[2][97], DATA[2][83], DATA[2][55], DATA[2][41], DATA[2][27], DATA[2][13], DATA[2][248], DATA[2][234], DATA[2][220], DATA[2][206], DATA[2][178], DATA[2][164], DATA[2][150], DATA[2][136], DATA[2][118], DATA[2][104], DATA[2][90], DATA[2][76], DATA[2][48], DATA[2][34], DATA[2][20], DATA[2][6], DATA[1][255], DATA[1][241], DATA[1][227], DATA[1][213], DATA[1][185], DATA[1][171], DATA[1][157], DATA[1][143], DATA[1][125], DATA[1][111], DATA[1][97], DATA[1][83], DATA[1][55], DATA[1][41], DATA[1][27], DATA[1][13], DATA[1][248], DATA[1][234], DATA[1][220], DATA[1][206], DATA[1][178], DATA[1][164], DATA[1][150], DATA[1][136], DATA[1][118], DATA[1][104], DATA[1][90], DATA[1][76], DATA[1][48], DATA[1][34], DATA[1][20], DATA[1][6], DATA[0][255], DATA[0][241], DATA[0][227], DATA[0][213], DATA[0][185], DATA[0][171], DATA[0][157], DATA[0][143], DATA[0][125], DATA[0][111], DATA[0][97], DATA[0][83], DATA[0][55], DATA[0][41], DATA[0][27], DATA[0][13], DATA[0][248], DATA[0][234], DATA[0][220], DATA[0][206], DATA[0][178], DATA[0][164], DATA[0][150], DATA[0][136], DATA[0][118], DATA[0][104], DATA[0][90], DATA[0][76], DATA[0][48], DATA[0][34], DATA[0][20], DATA[0][6]];
				attribute DATAP @[DATA[75][198], DATA[75][68], DATA[75][191], DATA[75][61], DATA[74][198], DATA[74][68], DATA[74][191], DATA[74][61], DATA[73][198], DATA[73][68], DATA[73][191], DATA[73][61], DATA[72][198], DATA[72][68], DATA[72][191], DATA[72][61], DATA[75][199], DATA[75][69], DATA[75][192], DATA[75][62], DATA[74][199], DATA[74][69], DATA[74][192], DATA[74][62], DATA[73][199], DATA[73][69], DATA[73][192], DATA[73][62], DATA[72][199], DATA[72][69], DATA[72][192], DATA[72][62], DATA[71][193], DATA[71][63], DATA[71][186], DATA[71][56], DATA[70][193], DATA[70][63], DATA[70][186], DATA[70][56], DATA[69][193], DATA[69][63], DATA[69][186], DATA[69][56], DATA[68][193], DATA[68][63], DATA[68][186], DATA[68][56], DATA[71][194], DATA[71][64], DATA[71][187], DATA[71][57], DATA[70][194], DATA[70][64], DATA[70][187], DATA[70][57], DATA[69][194], DATA[69][64], DATA[69][187], DATA[69][57], DATA[68][194], DATA[68][64], DATA[68][187], DATA[68][57], DATA[71][195], DATA[71][65], DATA[71][188], DATA[71][58], DATA[70][195], DATA[70][65], DATA[70][188], DATA[70][58], DATA[69][195], DATA[69][65], DATA[69][188], DATA[69][58], DATA[68][195], DATA[68][65], DATA[68][188], DATA[68][58], DATA[71][196], DATA[71][66], DATA[71][189], DATA[71][59], DATA[70][196], DATA[70][66], DATA[70][189], DATA[70][59], DATA[69][196], DATA[69][66], DATA[69][189], DATA[69][59], DATA[68][196], DATA[68][66], DATA[68][189], DATA[68][59], DATA[71][197], DATA[71][67], DATA[71][190], DATA[71][60], DATA[70][197], DATA[70][67], DATA[70][190], DATA[70][60], DATA[69][197], DATA[69][67], DATA[69][190], DATA[69][60], DATA[68][197], DATA[68][67], DATA[68][190], DATA[68][60], DATA[71][198], DATA[71][68], DATA[71][191], DATA[71][61], DATA[70][198], DATA[70][68], DATA[70][191], DATA[70][61], DATA[69][198], DATA[69][68], DATA[69][191], DATA[69][61], DATA[68][198], DATA[68][68], DATA[68][191], DATA[68][61], DATA[71][199], DATA[71][69], DATA[71][192], DATA[71][62], DATA[70][199], DATA[70][69], DATA[70][192], DATA[70][62], DATA[69][199], DATA[69][69], DATA[69][192], DATA[69][62], DATA[68][199], DATA[68][69], DATA[68][192], DATA[68][62], DATA[67][193], DATA[67][63], DATA[67][186], DATA[67][56], DATA[66][193], DATA[66][63], DATA[66][186], DATA[66][56], DATA[65][193], DATA[65][63], DATA[65][186], DATA[65][56], DATA[64][193], DATA[64][63], DATA[64][186], DATA[64][56], DATA[67][194], DATA[67][64], DATA[67][187], DATA[67][57], DATA[66][194], DATA[66][64], DATA[66][187], DATA[66][57], DATA[65][194], DATA[65][64], DATA[65][187], DATA[65][57], DATA[64][194], DATA[64][64], DATA[64][187], DATA[64][57], DATA[67][195], DATA[67][65], DATA[67][188], DATA[67][58], DATA[66][195], DATA[66][65], DATA[66][188], DATA[66][58], DATA[65][195], DATA[65][65], DATA[65][188], DATA[65][58], DATA[64][195], DATA[64][65], DATA[64][188], DATA[64][58], DATA[67][196], DATA[67][66], DATA[67][189], DATA[67][59], DATA[66][196], DATA[66][66], DATA[66][189], DATA[66][59], DATA[65][196], DATA[65][66], DATA[65][189], DATA[65][59], DATA[64][196], DATA[64][66], DATA[64][189], DATA[64][59], DATA[67][197], DATA[67][67], DATA[67][190], DATA[67][60], DATA[66][197], DATA[66][67], DATA[66][190], DATA[66][60], DATA[65][197], DATA[65][67], DATA[65][190], DATA[65][60], DATA[64][197], DATA[64][67], DATA[64][190], DATA[64][60], DATA[67][198], DATA[67][68], DATA[67][191], DATA[67][61], DATA[66][198], DATA[66][68], DATA[66][191], DATA[66][61], DATA[65][198], DATA[65][68], DATA[65][191], DATA[65][61], DATA[64][198], DATA[64][68], DATA[64][191], DATA[64][61], DATA[67][199], DATA[67][69], DATA[67][192], DATA[67][62], DATA[66][199], DATA[66][69], DATA[66][192], DATA[66][62], DATA[65][199], DATA[65][69], DATA[65][192], DATA[65][62], DATA[64][199], DATA[64][69], DATA[64][192], DATA[64][62], DATA[63][193], DATA[63][63], DATA[63][186], DATA[63][56], DATA[62][193], DATA[62][63], DATA[62][186], DATA[62][56], DATA[61][193], DATA[61][63], DATA[61][186], DATA[61][56], DATA[60][193], DATA[60][63], DATA[60][186], DATA[60][56], DATA[63][194], DATA[63][64], DATA[63][187], DATA[63][57], DATA[62][194], DATA[62][64], DATA[62][187], DATA[62][57], DATA[61][194], DATA[61][64], DATA[61][187], DATA[61][57], DATA[60][194], DATA[60][64], DATA[60][187], DATA[60][57], DATA[63][195], DATA[63][65], DATA[63][188], DATA[63][58], DATA[62][195], DATA[62][65], DATA[62][188], DATA[62][58], DATA[61][195], DATA[61][65], DATA[61][188], DATA[61][58], DATA[60][195], DATA[60][65], DATA[60][188], DATA[60][58], DATA[63][196], DATA[63][66], DATA[63][189], DATA[63][59], DATA[62][196], DATA[62][66], DATA[62][189], DATA[62][59], DATA[61][196], DATA[61][66], DATA[61][189], DATA[61][59], DATA[60][196], DATA[60][66], DATA[60][189], DATA[60][59], DATA[63][197], DATA[63][67], DATA[63][190], DATA[63][60], DATA[62][197], DATA[62][67], DATA[62][190], DATA[62][60], DATA[61][197], DATA[61][67], DATA[61][190], DATA[61][60], DATA[60][197], DATA[60][67], DATA[60][190], DATA[60][60], DATA[63][198], DATA[63][68], DATA[63][191], DATA[63][61], DATA[62][198], DATA[62][68], DATA[62][191], DATA[62][61], DATA[61][198], DATA[61][68], DATA[61][191], DATA[61][61], DATA[60][198], DATA[60][68], DATA[60][191], DATA[60][61], DATA[63][199], DATA[63][69], DATA[63][192], DATA[63][62], DATA[62][199], DATA[62][69], DATA[62][192], DATA[62][62], DATA[61][199], DATA[61][69], DATA[61][192], DATA[61][62], DATA[60][199], DATA[60][69], DATA[60][192], DATA[60][62], DATA[59][193], DATA[59][63], DATA[59][186], DATA[59][56], DATA[58][193], DATA[58][63], DATA[58][186], DATA[58][56], DATA[57][193], DATA[57][63], DATA[57][186], DATA[57][56], DATA[56][193], DATA[56][63], DATA[56][186], DATA[56][56], DATA[59][194], DATA[59][64], DATA[59][187], DATA[59][57], DATA[58][194], DATA[58][64], DATA[58][187], DATA[58][57], DATA[57][194], DATA[57][64], DATA[57][187], DATA[57][57], DATA[56][194], DATA[56][64], DATA[56][187], DATA[56][57], DATA[59][195], DATA[59][65], DATA[59][188], DATA[59][58], DATA[58][195], DATA[58][65], DATA[58][188], DATA[58][58], DATA[57][195], DATA[57][65], DATA[57][188], DATA[57][58], DATA[56][195], DATA[56][65], DATA[56][188], DATA[56][58], DATA[59][196], DATA[59][66], DATA[59][189], DATA[59][59], DATA[58][196], DATA[58][66], DATA[58][189], DATA[58][59], DATA[57][196], DATA[57][66], DATA[57][189], DATA[57][59], DATA[56][196], DATA[56][66], DATA[56][189], DATA[56][59], DATA[59][197], DATA[59][67], DATA[59][190], DATA[59][60], DATA[58][197], DATA[58][67], DATA[58][190], DATA[58][60], DATA[57][197], DATA[57][67], DATA[57][190], DATA[57][60], DATA[56][197], DATA[56][67], DATA[56][190], DATA[56][60], DATA[59][198], DATA[59][68], DATA[59][191], DATA[59][61], DATA[58][198], DATA[58][68], DATA[58][191], DATA[58][61], DATA[57][198], DATA[57][68], DATA[57][191], DATA[57][61], DATA[56][198], DATA[56][68], DATA[56][191], DATA[56][61], DATA[59][199], DATA[59][69], DATA[59][192], DATA[59][62], DATA[58][199], DATA[58][69], DATA[58][192], DATA[58][62], DATA[57][199], DATA[57][69], DATA[57][192], DATA[57][62], DATA[56][199], DATA[56][69], DATA[56][192], DATA[56][62], DATA[55][193], DATA[55][63], DATA[55][186], DATA[55][56], DATA[54][193], DATA[54][63], DATA[54][186], DATA[54][56], DATA[53][193], DATA[53][63], DATA[53][186], DATA[53][56], DATA[52][193], DATA[52][63], DATA[52][186], DATA[52][56], DATA[55][194], DATA[55][64], DATA[55][187], DATA[55][57], DATA[54][194], DATA[54][64], DATA[54][187], DATA[54][57], DATA[53][194], DATA[53][64], DATA[53][187], DATA[53][57], DATA[52][194], DATA[52][64], DATA[52][187], DATA[52][57], DATA[55][195], DATA[55][65], DATA[55][188], DATA[55][58], DATA[54][195], DATA[54][65], DATA[54][188], DATA[54][58], DATA[53][195], DATA[53][65], DATA[53][188], DATA[53][58], DATA[52][195], DATA[52][65], DATA[52][188], DATA[52][58], DATA[55][196], DATA[55][66], DATA[55][189], DATA[55][59], DATA[54][196], DATA[54][66], DATA[54][189], DATA[54][59], DATA[53][196], DATA[53][66], DATA[53][189], DATA[53][59], DATA[52][196], DATA[52][66], DATA[52][189], DATA[52][59], DATA[55][197], DATA[55][67], DATA[55][190], DATA[55][60], DATA[54][197], DATA[54][67], DATA[54][190], DATA[54][60], DATA[53][197], DATA[53][67], DATA[53][190], DATA[53][60], DATA[52][197], DATA[52][67], DATA[52][190], DATA[52][60], DATA[55][198], DATA[55][68], DATA[55][191], DATA[55][61], DATA[54][198], DATA[54][68], DATA[54][191], DATA[54][61], DATA[53][198], DATA[53][68], DATA[53][191], DATA[53][61], DATA[52][198], DATA[52][68], DATA[52][191], DATA[52][61], DATA[55][199], DATA[55][69], DATA[55][192], DATA[55][62], DATA[54][199], DATA[54][69], DATA[54][192], DATA[54][62], DATA[53][199], DATA[53][69], DATA[53][192], DATA[53][62], DATA[52][199], DATA[52][69], DATA[52][192], DATA[52][62], DATA[51][193], DATA[51][63], DATA[51][186], DATA[51][56], DATA[50][193], DATA[50][63], DATA[50][186], DATA[50][56], DATA[49][193], DATA[49][63], DATA[49][186], DATA[49][56], DATA[48][193], DATA[48][63], DATA[48][186], DATA[48][56], DATA[51][194], DATA[51][64], DATA[51][187], DATA[51][57], DATA[50][194], DATA[50][64], DATA[50][187], DATA[50][57], DATA[49][194], DATA[49][64], DATA[49][187], DATA[49][57], DATA[48][194], DATA[48][64], DATA[48][187], DATA[48][57], DATA[51][195], DATA[51][65], DATA[51][188], DATA[51][58], DATA[50][195], DATA[50][65], DATA[50][188], DATA[50][58], DATA[49][195], DATA[49][65], DATA[49][188], DATA[49][58], DATA[48][195], DATA[48][65], DATA[48][188], DATA[48][58], DATA[51][196], DATA[51][66], DATA[51][189], DATA[51][59], DATA[50][196], DATA[50][66], DATA[50][189], DATA[50][59], DATA[49][196], DATA[49][66], DATA[49][189], DATA[49][59], DATA[48][196], DATA[48][66], DATA[48][189], DATA[48][59], DATA[51][197], DATA[51][67], DATA[51][190], DATA[51][60], DATA[50][197], DATA[50][67], DATA[50][190], DATA[50][60], DATA[49][197], DATA[49][67], DATA[49][190], DATA[49][60], DATA[48][197], DATA[48][67], DATA[48][190], DATA[48][60], DATA[51][198], DATA[51][68], DATA[51][191], DATA[51][61], DATA[50][198], DATA[50][68], DATA[50][191], DATA[50][61], DATA[49][198], DATA[49][68], DATA[49][191], DATA[49][61], DATA[48][198], DATA[48][68], DATA[48][191], DATA[48][61], DATA[51][199], DATA[51][69], DATA[51][192], DATA[51][62], DATA[50][199], DATA[50][69], DATA[50][192], DATA[50][62], DATA[49][199], DATA[49][69], DATA[49][192], DATA[49][62], DATA[48][199], DATA[48][69], DATA[48][192], DATA[48][62], DATA[47][193], DATA[47][63], DATA[47][186], DATA[47][56], DATA[46][193], DATA[46][63], DATA[46][186], DATA[46][56], DATA[45][193], DATA[45][63], DATA[45][186], DATA[45][56], DATA[44][193], DATA[44][63], DATA[44][186], DATA[44][56], DATA[47][194], DATA[47][64], DATA[47][187], DATA[47][57], DATA[46][194], DATA[46][64], DATA[46][187], DATA[46][57], DATA[45][194], DATA[45][64], DATA[45][187], DATA[45][57], DATA[44][194], DATA[44][64], DATA[44][187], DATA[44][57], DATA[47][195], DATA[47][65], DATA[47][188], DATA[47][58], DATA[46][195], DATA[46][65], DATA[46][188], DATA[46][58], DATA[45][195], DATA[45][65], DATA[45][188], DATA[45][58], DATA[44][195], DATA[44][65], DATA[44][188], DATA[44][58], DATA[47][196], DATA[47][66], DATA[47][189], DATA[47][59], DATA[46][196], DATA[46][66], DATA[46][189], DATA[46][59], DATA[45][196], DATA[45][66], DATA[45][189], DATA[45][59], DATA[44][196], DATA[44][66], DATA[44][189], DATA[44][59], DATA[47][197], DATA[47][67], DATA[47][190], DATA[47][60], DATA[46][197], DATA[46][67], DATA[46][190], DATA[46][60], DATA[45][197], DATA[45][67], DATA[45][190], DATA[45][60], DATA[44][197], DATA[44][67], DATA[44][190], DATA[44][60], DATA[47][198], DATA[47][68], DATA[47][191], DATA[47][61], DATA[46][198], DATA[46][68], DATA[46][191], DATA[46][61], DATA[45][198], DATA[45][68], DATA[45][191], DATA[45][61], DATA[44][198], DATA[44][68], DATA[44][191], DATA[44][61], DATA[47][199], DATA[47][69], DATA[47][192], DATA[47][62], DATA[46][199], DATA[46][69], DATA[46][192], DATA[46][62], DATA[45][199], DATA[45][69], DATA[45][192], DATA[45][62], DATA[44][199], DATA[44][69], DATA[44][192], DATA[44][62], DATA[43][193], DATA[43][63], DATA[43][186], DATA[43][56], DATA[42][193], DATA[42][63], DATA[42][186], DATA[42][56], DATA[41][193], DATA[41][63], DATA[41][186], DATA[41][56], DATA[40][193], DATA[40][63], DATA[40][186], DATA[40][56], DATA[43][194], DATA[43][64], DATA[43][187], DATA[43][57], DATA[42][194], DATA[42][64], DATA[42][187], DATA[42][57], DATA[41][194], DATA[41][64], DATA[41][187], DATA[41][57], DATA[40][194], DATA[40][64], DATA[40][187], DATA[40][57], DATA[43][195], DATA[43][65], DATA[43][188], DATA[43][58], DATA[42][195], DATA[42][65], DATA[42][188], DATA[42][58], DATA[41][195], DATA[41][65], DATA[41][188], DATA[41][58], DATA[40][195], DATA[40][65], DATA[40][188], DATA[40][58], DATA[43][196], DATA[43][66], DATA[43][189], DATA[43][59], DATA[42][196], DATA[42][66], DATA[42][189], DATA[42][59], DATA[41][196], DATA[41][66], DATA[41][189], DATA[41][59], DATA[40][196], DATA[40][66], DATA[40][189], DATA[40][59], DATA[43][197], DATA[43][67], DATA[43][190], DATA[43][60], DATA[42][197], DATA[42][67], DATA[42][190], DATA[42][60], DATA[41][197], DATA[41][67], DATA[41][190], DATA[41][60], DATA[40][197], DATA[40][67], DATA[40][190], DATA[40][60], DATA[43][198], DATA[43][68], DATA[43][191], DATA[43][61], DATA[42][198], DATA[42][68], DATA[42][191], DATA[42][61], DATA[41][198], DATA[41][68], DATA[41][191], DATA[41][61], DATA[40][198], DATA[40][68], DATA[40][191], DATA[40][61], DATA[43][199], DATA[43][69], DATA[43][192], DATA[43][62], DATA[42][199], DATA[42][69], DATA[42][192], DATA[42][62], DATA[41][199], DATA[41][69], DATA[41][192], DATA[41][62], DATA[40][199], DATA[40][69], DATA[40][192], DATA[40][62], DATA[39][193], DATA[39][63], DATA[39][186], DATA[39][56], DATA[38][193], DATA[38][63], DATA[38][186], DATA[38][56], DATA[37][193], DATA[37][63], DATA[37][186], DATA[37][56], DATA[36][193], DATA[36][63], DATA[36][186], DATA[36][56], DATA[39][194], DATA[39][64], DATA[39][187], DATA[39][57], DATA[38][194], DATA[38][64], DATA[38][187], DATA[38][57], DATA[37][194], DATA[37][64], DATA[37][187], DATA[37][57], DATA[36][194], DATA[36][64], DATA[36][187], DATA[36][57], DATA[39][195], DATA[39][65], DATA[39][188], DATA[39][58], DATA[38][195], DATA[38][65], DATA[38][188], DATA[38][58], DATA[37][195], DATA[37][65], DATA[37][188], DATA[37][58], DATA[36][195], DATA[36][65], DATA[36][188], DATA[36][58], DATA[39][196], DATA[39][66], DATA[39][189], DATA[39][59], DATA[38][196], DATA[38][66], DATA[38][189], DATA[38][59], DATA[37][196], DATA[37][66], DATA[37][189], DATA[37][59], DATA[36][196], DATA[36][66], DATA[36][189], DATA[36][59], DATA[39][197], DATA[39][67], DATA[39][190], DATA[39][60], DATA[38][197], DATA[38][67], DATA[38][190], DATA[38][60], DATA[37][197], DATA[37][67], DATA[37][190], DATA[37][60], DATA[36][197], DATA[36][67], DATA[36][190], DATA[36][60], DATA[39][198], DATA[39][68], DATA[39][191], DATA[39][61], DATA[38][198], DATA[38][68], DATA[38][191], DATA[38][61], DATA[37][198], DATA[37][68], DATA[37][191], DATA[37][61], DATA[36][198], DATA[36][68], DATA[36][191], DATA[36][61], DATA[39][199], DATA[39][69], DATA[39][192], DATA[39][62], DATA[38][199], DATA[38][69], DATA[38][192], DATA[38][62], DATA[37][199], DATA[37][69], DATA[37][192], DATA[37][62], DATA[36][199], DATA[36][69], DATA[36][192], DATA[36][62], DATA[35][193], DATA[35][63], DATA[35][186], DATA[35][56], DATA[34][193], DATA[34][63], DATA[34][186], DATA[34][56], DATA[33][193], DATA[33][63], DATA[33][186], DATA[33][56], DATA[32][193], DATA[32][63], DATA[32][186], DATA[32][56], DATA[35][194], DATA[35][64], DATA[35][187], DATA[35][57], DATA[34][194], DATA[34][64], DATA[34][187], DATA[34][57], DATA[33][194], DATA[33][64], DATA[33][187], DATA[33][57], DATA[32][194], DATA[32][64], DATA[32][187], DATA[32][57], DATA[35][195], DATA[35][65], DATA[35][188], DATA[35][58], DATA[34][195], DATA[34][65], DATA[34][188], DATA[34][58], DATA[33][195], DATA[33][65], DATA[33][188], DATA[33][58], DATA[32][195], DATA[32][65], DATA[32][188], DATA[32][58], DATA[35][196], DATA[35][66], DATA[35][189], DATA[35][59], DATA[34][196], DATA[34][66], DATA[34][189], DATA[34][59], DATA[33][196], DATA[33][66], DATA[33][189], DATA[33][59], DATA[32][196], DATA[32][66], DATA[32][189], DATA[32][59], DATA[35][197], DATA[35][67], DATA[35][190], DATA[35][60], DATA[34][197], DATA[34][67], DATA[34][190], DATA[34][60], DATA[33][197], DATA[33][67], DATA[33][190], DATA[33][60], DATA[32][197], DATA[32][67], DATA[32][190], DATA[32][60], DATA[35][198], DATA[35][68], DATA[35][191], DATA[35][61], DATA[34][198], DATA[34][68], DATA[34][191], DATA[34][61], DATA[33][198], DATA[33][68], DATA[33][191], DATA[33][61], DATA[32][198], DATA[32][68], DATA[32][191], DATA[32][61], DATA[35][199], DATA[35][69], DATA[35][192], DATA[35][62], DATA[34][199], DATA[34][69], DATA[34][192], DATA[34][62], DATA[33][199], DATA[33][69], DATA[33][192], DATA[33][62], DATA[32][199], DATA[32][69], DATA[32][192], DATA[32][62], DATA[31][193], DATA[31][63], DATA[31][186], DATA[31][56], DATA[30][193], DATA[30][63], DATA[30][186], DATA[30][56], DATA[29][193], DATA[29][63], DATA[29][186], DATA[29][56], DATA[28][193], DATA[28][63], DATA[28][186], DATA[28][56], DATA[31][194], DATA[31][64], DATA[31][187], DATA[31][57], DATA[30][194], DATA[30][64], DATA[30][187], DATA[30][57], DATA[29][194], DATA[29][64], DATA[29][187], DATA[29][57], DATA[28][194], DATA[28][64], DATA[28][187], DATA[28][57], DATA[31][195], DATA[31][65], DATA[31][188], DATA[31][58], DATA[30][195], DATA[30][65], DATA[30][188], DATA[30][58], DATA[29][195], DATA[29][65], DATA[29][188], DATA[29][58], DATA[28][195], DATA[28][65], DATA[28][188], DATA[28][58], DATA[31][196], DATA[31][66], DATA[31][189], DATA[31][59], DATA[30][196], DATA[30][66], DATA[30][189], DATA[30][59], DATA[29][196], DATA[29][66], DATA[29][189], DATA[29][59], DATA[28][196], DATA[28][66], DATA[28][189], DATA[28][59], DATA[31][197], DATA[31][67], DATA[31][190], DATA[31][60], DATA[30][197], DATA[30][67], DATA[30][190], DATA[30][60], DATA[29][197], DATA[29][67], DATA[29][190], DATA[29][60], DATA[28][197], DATA[28][67], DATA[28][190], DATA[28][60], DATA[31][198], DATA[31][68], DATA[31][191], DATA[31][61], DATA[30][198], DATA[30][68], DATA[30][191], DATA[30][61], DATA[29][198], DATA[29][68], DATA[29][191], DATA[29][61], DATA[28][198], DATA[28][68], DATA[28][191], DATA[28][61], DATA[31][199], DATA[31][69], DATA[31][192], DATA[31][62], DATA[30][199], DATA[30][69], DATA[30][192], DATA[30][62], DATA[29][199], DATA[29][69], DATA[29][192], DATA[29][62], DATA[28][199], DATA[28][69], DATA[28][192], DATA[28][62], DATA[27][193], DATA[27][63], DATA[27][186], DATA[27][56], DATA[26][193], DATA[26][63], DATA[26][186], DATA[26][56], DATA[25][193], DATA[25][63], DATA[25][186], DATA[25][56], DATA[24][193], DATA[24][63], DATA[24][186], DATA[24][56], DATA[27][194], DATA[27][64], DATA[27][187], DATA[27][57], DATA[26][194], DATA[26][64], DATA[26][187], DATA[26][57], DATA[25][194], DATA[25][64], DATA[25][187], DATA[25][57], DATA[24][194], DATA[24][64], DATA[24][187], DATA[24][57], DATA[27][195], DATA[27][65], DATA[27][188], DATA[27][58], DATA[26][195], DATA[26][65], DATA[26][188], DATA[26][58], DATA[25][195], DATA[25][65], DATA[25][188], DATA[25][58], DATA[24][195], DATA[24][65], DATA[24][188], DATA[24][58], DATA[27][196], DATA[27][66], DATA[27][189], DATA[27][59], DATA[26][196], DATA[26][66], DATA[26][189], DATA[26][59], DATA[25][196], DATA[25][66], DATA[25][189], DATA[25][59], DATA[24][196], DATA[24][66], DATA[24][189], DATA[24][59], DATA[27][197], DATA[27][67], DATA[27][190], DATA[27][60], DATA[26][197], DATA[26][67], DATA[26][190], DATA[26][60], DATA[25][197], DATA[25][67], DATA[25][190], DATA[25][60], DATA[24][197], DATA[24][67], DATA[24][190], DATA[24][60], DATA[27][198], DATA[27][68], DATA[27][191], DATA[27][61], DATA[26][198], DATA[26][68], DATA[26][191], DATA[26][61], DATA[25][198], DATA[25][68], DATA[25][191], DATA[25][61], DATA[24][198], DATA[24][68], DATA[24][191], DATA[24][61], DATA[27][199], DATA[27][69], DATA[27][192], DATA[27][62], DATA[26][199], DATA[26][69], DATA[26][192], DATA[26][62], DATA[25][199], DATA[25][69], DATA[25][192], DATA[25][62], DATA[24][199], DATA[24][69], DATA[24][192], DATA[24][62], DATA[23][193], DATA[23][63], DATA[23][186], DATA[23][56], DATA[22][193], DATA[22][63], DATA[22][186], DATA[22][56], DATA[21][193], DATA[21][63], DATA[21][186], DATA[21][56], DATA[20][193], DATA[20][63], DATA[20][186], DATA[20][56], DATA[23][194], DATA[23][64], DATA[23][187], DATA[23][57], DATA[22][194], DATA[22][64], DATA[22][187], DATA[22][57], DATA[21][194], DATA[21][64], DATA[21][187], DATA[21][57], DATA[20][194], DATA[20][64], DATA[20][187], DATA[20][57], DATA[23][195], DATA[23][65], DATA[23][188], DATA[23][58], DATA[22][195], DATA[22][65], DATA[22][188], DATA[22][58], DATA[21][195], DATA[21][65], DATA[21][188], DATA[21][58], DATA[20][195], DATA[20][65], DATA[20][188], DATA[20][58], DATA[23][196], DATA[23][66], DATA[23][189], DATA[23][59], DATA[22][196], DATA[22][66], DATA[22][189], DATA[22][59], DATA[21][196], DATA[21][66], DATA[21][189], DATA[21][59], DATA[20][196], DATA[20][66], DATA[20][189], DATA[20][59], DATA[23][197], DATA[23][67], DATA[23][190], DATA[23][60], DATA[22][197], DATA[22][67], DATA[22][190], DATA[22][60], DATA[21][197], DATA[21][67], DATA[21][190], DATA[21][60], DATA[20][197], DATA[20][67], DATA[20][190], DATA[20][60], DATA[23][198], DATA[23][68], DATA[23][191], DATA[23][61], DATA[22][198], DATA[22][68], DATA[22][191], DATA[22][61], DATA[21][198], DATA[21][68], DATA[21][191], DATA[21][61], DATA[20][198], DATA[20][68], DATA[20][191], DATA[20][61], DATA[23][199], DATA[23][69], DATA[23][192], DATA[23][62], DATA[22][199], DATA[22][69], DATA[22][192], DATA[22][62], DATA[21][199], DATA[21][69], DATA[21][192], DATA[21][62], DATA[20][199], DATA[20][69], DATA[20][192], DATA[20][62], DATA[19][193], DATA[19][63], DATA[19][186], DATA[19][56], DATA[18][193], DATA[18][63], DATA[18][186], DATA[18][56], DATA[17][193], DATA[17][63], DATA[17][186], DATA[17][56], DATA[16][193], DATA[16][63], DATA[16][186], DATA[16][56], DATA[19][194], DATA[19][64], DATA[19][187], DATA[19][57], DATA[18][194], DATA[18][64], DATA[18][187], DATA[18][57], DATA[17][194], DATA[17][64], DATA[17][187], DATA[17][57], DATA[16][194], DATA[16][64], DATA[16][187], DATA[16][57], DATA[19][195], DATA[19][65], DATA[19][188], DATA[19][58], DATA[18][195], DATA[18][65], DATA[18][188], DATA[18][58], DATA[17][195], DATA[17][65], DATA[17][188], DATA[17][58], DATA[16][195], DATA[16][65], DATA[16][188], DATA[16][58], DATA[19][196], DATA[19][66], DATA[19][189], DATA[19][59], DATA[18][196], DATA[18][66], DATA[18][189], DATA[18][59], DATA[17][196], DATA[17][66], DATA[17][189], DATA[17][59], DATA[16][196], DATA[16][66], DATA[16][189], DATA[16][59], DATA[19][197], DATA[19][67], DATA[19][190], DATA[19][60], DATA[18][197], DATA[18][67], DATA[18][190], DATA[18][60], DATA[17][197], DATA[17][67], DATA[17][190], DATA[17][60], DATA[16][197], DATA[16][67], DATA[16][190], DATA[16][60], DATA[19][198], DATA[19][68], DATA[19][191], DATA[19][61], DATA[18][198], DATA[18][68], DATA[18][191], DATA[18][61], DATA[17][198], DATA[17][68], DATA[17][191], DATA[17][61], DATA[16][198], DATA[16][68], DATA[16][191], DATA[16][61], DATA[19][199], DATA[19][69], DATA[19][192], DATA[19][62], DATA[18][199], DATA[18][69], DATA[18][192], DATA[18][62], DATA[17][199], DATA[17][69], DATA[17][192], DATA[17][62], DATA[16][199], DATA[16][69], DATA[16][192], DATA[16][62], DATA[15][193], DATA[15][63], DATA[15][186], DATA[15][56], DATA[14][193], DATA[14][63], DATA[14][186], DATA[14][56], DATA[13][193], DATA[13][63], DATA[13][186], DATA[13][56], DATA[12][193], DATA[12][63], DATA[12][186], DATA[12][56], DATA[15][194], DATA[15][64], DATA[15][187], DATA[15][57], DATA[14][194], DATA[14][64], DATA[14][187], DATA[14][57], DATA[13][194], DATA[13][64], DATA[13][187], DATA[13][57], DATA[12][194], DATA[12][64], DATA[12][187], DATA[12][57], DATA[15][195], DATA[15][65], DATA[15][188], DATA[15][58], DATA[14][195], DATA[14][65], DATA[14][188], DATA[14][58], DATA[13][195], DATA[13][65], DATA[13][188], DATA[13][58], DATA[12][195], DATA[12][65], DATA[12][188], DATA[12][58], DATA[15][196], DATA[15][66], DATA[15][189], DATA[15][59], DATA[14][196], DATA[14][66], DATA[14][189], DATA[14][59], DATA[13][196], DATA[13][66], DATA[13][189], DATA[13][59], DATA[12][196], DATA[12][66], DATA[12][189], DATA[12][59], DATA[15][197], DATA[15][67], DATA[15][190], DATA[15][60], DATA[14][197], DATA[14][67], DATA[14][190], DATA[14][60], DATA[13][197], DATA[13][67], DATA[13][190], DATA[13][60], DATA[12][197], DATA[12][67], DATA[12][190], DATA[12][60], DATA[15][198], DATA[15][68], DATA[15][191], DATA[15][61], DATA[14][198], DATA[14][68], DATA[14][191], DATA[14][61], DATA[13][198], DATA[13][68], DATA[13][191], DATA[13][61], DATA[12][198], DATA[12][68], DATA[12][191], DATA[12][61], DATA[15][199], DATA[15][69], DATA[15][192], DATA[15][62], DATA[14][199], DATA[14][69], DATA[14][192], DATA[14][62], DATA[13][199], DATA[13][69], DATA[13][192], DATA[13][62], DATA[12][199], DATA[12][69], DATA[12][192], DATA[12][62], DATA[11][193], DATA[11][63], DATA[11][186], DATA[11][56], DATA[10][193], DATA[10][63], DATA[10][186], DATA[10][56], DATA[9][193], DATA[9][63], DATA[9][186], DATA[9][56], DATA[8][193], DATA[8][63], DATA[8][186], DATA[8][56], DATA[11][194], DATA[11][64], DATA[11][187], DATA[11][57], DATA[10][194], DATA[10][64], DATA[10][187], DATA[10][57], DATA[9][194], DATA[9][64], DATA[9][187], DATA[9][57], DATA[8][194], DATA[8][64], DATA[8][187], DATA[8][57], DATA[11][195], DATA[11][65], DATA[11][188], DATA[11][58], DATA[10][195], DATA[10][65], DATA[10][188], DATA[10][58], DATA[9][195], DATA[9][65], DATA[9][188], DATA[9][58], DATA[8][195], DATA[8][65], DATA[8][188], DATA[8][58], DATA[11][196], DATA[11][66], DATA[11][189], DATA[11][59], DATA[10][196], DATA[10][66], DATA[10][189], DATA[10][59], DATA[9][196], DATA[9][66], DATA[9][189], DATA[9][59], DATA[8][196], DATA[8][66], DATA[8][189], DATA[8][59], DATA[11][197], DATA[11][67], DATA[11][190], DATA[11][60], DATA[10][197], DATA[10][67], DATA[10][190], DATA[10][60], DATA[9][197], DATA[9][67], DATA[9][190], DATA[9][60], DATA[8][197], DATA[8][67], DATA[8][190], DATA[8][60], DATA[11][198], DATA[11][68], DATA[11][191], DATA[11][61], DATA[10][198], DATA[10][68], DATA[10][191], DATA[10][61], DATA[9][198], DATA[9][68], DATA[9][191], DATA[9][61], DATA[8][198], DATA[8][68], DATA[8][191], DATA[8][61], DATA[11][199], DATA[11][69], DATA[11][192], DATA[11][62], DATA[10][199], DATA[10][69], DATA[10][192], DATA[10][62], DATA[9][199], DATA[9][69], DATA[9][192], DATA[9][62], DATA[8][199], DATA[8][69], DATA[8][192], DATA[8][62], DATA[7][193], DATA[7][63], DATA[7][186], DATA[7][56], DATA[6][193], DATA[6][63], DATA[6][186], DATA[6][56], DATA[5][193], DATA[5][63], DATA[5][186], DATA[5][56], DATA[4][193], DATA[4][63], DATA[4][186], DATA[4][56], DATA[7][194], DATA[7][64], DATA[7][187], DATA[7][57], DATA[6][194], DATA[6][64], DATA[6][187], DATA[6][57], DATA[5][194], DATA[5][64], DATA[5][187], DATA[5][57], DATA[4][194], DATA[4][64], DATA[4][187], DATA[4][57], DATA[7][195], DATA[7][65], DATA[7][188], DATA[7][58], DATA[6][195], DATA[6][65], DATA[6][188], DATA[6][58], DATA[5][195], DATA[5][65], DATA[5][188], DATA[5][58], DATA[4][195], DATA[4][65], DATA[4][188], DATA[4][58], DATA[7][196], DATA[7][66], DATA[7][189], DATA[7][59], DATA[6][196], DATA[6][66], DATA[6][189], DATA[6][59], DATA[5][196], DATA[5][66], DATA[5][189], DATA[5][59], DATA[4][196], DATA[4][66], DATA[4][189], DATA[4][59], DATA[7][197], DATA[7][67], DATA[7][190], DATA[7][60], DATA[6][197], DATA[6][67], DATA[6][190], DATA[6][60], DATA[5][197], DATA[5][67], DATA[5][190], DATA[5][60], DATA[4][197], DATA[4][67], DATA[4][190], DATA[4][60], DATA[7][198], DATA[7][68], DATA[7][191], DATA[7][61], DATA[6][198], DATA[6][68], DATA[6][191], DATA[6][61], DATA[5][198], DATA[5][68], DATA[5][191], DATA[5][61], DATA[4][198], DATA[4][68], DATA[4][191], DATA[4][61], DATA[7][199], DATA[7][69], DATA[7][192], DATA[7][62], DATA[6][199], DATA[6][69], DATA[6][192], DATA[6][62], DATA[5][199], DATA[5][69], DATA[5][192], DATA[5][62], DATA[4][199], DATA[4][69], DATA[4][192], DATA[4][62], DATA[3][193], DATA[3][63], DATA[3][186], DATA[3][56], DATA[2][193], DATA[2][63], DATA[2][186], DATA[2][56], DATA[1][193], DATA[1][63], DATA[1][186], DATA[1][56], DATA[0][193], DATA[0][63], DATA[0][186], DATA[0][56], DATA[3][194], DATA[3][64], DATA[3][187], DATA[3][57], DATA[2][194], DATA[2][64], DATA[2][187], DATA[2][57], DATA[1][194], DATA[1][64], DATA[1][187], DATA[1][57], DATA[0][194], DATA[0][64], DATA[0][187], DATA[0][57], DATA[3][195], DATA[3][65], DATA[3][188], DATA[3][58], DATA[2][195], DATA[2][65], DATA[2][188], DATA[2][58], DATA[1][195], DATA[1][65], DATA[1][188], DATA[1][58], DATA[0][195], DATA[0][65], DATA[0][188], DATA[0][58], DATA[3][196], DATA[3][66], DATA[3][189], DATA[3][59], DATA[2][196], DATA[2][66], DATA[2][189], DATA[2][59], DATA[1][196], DATA[1][66], DATA[1][189], DATA[1][59], DATA[0][196], DATA[0][66], DATA[0][189], DATA[0][59], DATA[3][197], DATA[3][67], DATA[3][190], DATA[3][60], DATA[2][197], DATA[2][67], DATA[2][190], DATA[2][60], DATA[1][197], DATA[1][67], DATA[1][190], DATA[1][60], DATA[0][197], DATA[0][67], DATA[0][190], DATA[0][60], DATA[3][198], DATA[3][68], DATA[3][191], DATA[3][61], DATA[2][198], DATA[2][68], DATA[2][191], DATA[2][61], DATA[1][198], DATA[1][68], DATA[1][191], DATA[1][61], DATA[0][198], DATA[0][68], DATA[0][191], DATA[0][61], DATA[3][199], DATA[3][69], DATA[3][192], DATA[3][62], DATA[2][199], DATA[2][69], DATA[2][192], DATA[2][62], DATA[1][199], DATA[1][69], DATA[1][192], DATA[1][62], DATA[0][199], DATA[0][69], DATA[0][192], DATA[0][62]];
				attribute INIT_A @[!MAIN[3][0][7], !MAIN[1][0][5], !MAIN[2][0][58], !MAIN[0][0][56], !MAIN[3][0][63], !MAIN[3][0][49], !MAIN[3][0][35], !MAIN[3][0][21], !MAIN[2][0][57], !MAIN[2][0][43], !MAIN[2][0][29], !MAIN[2][0][15], !MAIN[1][0][61], !MAIN[1][0][47], !MAIN[1][0][33], !MAIN[1][0][19], !MAIN[0][0][55], !MAIN[0][0][41], !MAIN[0][0][27], !MAIN[0][0][13], !MAIN[3][0][50], !MAIN[3][0][36], !MAIN[3][0][22], !MAIN[3][0][8], !MAIN[2][0][44], !MAIN[2][0][30], !MAIN[2][0][16], !MAIN[2][0][2], !MAIN[1][0][48], !MAIN[1][0][34], !MAIN[1][0][20], !MAIN[1][0][6], !MAIN[0][0][42], !MAIN[0][0][28], !MAIN[0][0][14], !MAIN[0][0][0]];
				attribute INIT_B @[!MAIN[3][0][1], !MAIN[0][0][63], !MAIN[3][0][0], !MAIN[0][0][62], !MAIN[3][0][57], !MAIN[3][0][43], !MAIN[3][0][29], !MAIN[3][0][15], !MAIN[2][0][51], !MAIN[2][0][37], !MAIN[2][0][23], !MAIN[2][0][9], !MAIN[1][0][55], !MAIN[1][0][41], !MAIN[1][0][27], !MAIN[1][0][13], !MAIN[0][0][49], !MAIN[0][0][35], !MAIN[0][0][21], !MAIN[0][0][7], !MAIN[3][0][56], !MAIN[3][0][42], !MAIN[3][0][28], !MAIN[3][0][14], !MAIN[2][0][50], !MAIN[2][0][36], !MAIN[2][0][22], !MAIN[2][0][8], !MAIN[1][0][54], !MAIN[1][0][40], !MAIN[1][0][26], !MAIN[1][0][12], !MAIN[0][0][48], !MAIN[0][0][34], !MAIN[0][0][20], !MAIN[0][0][6]];
				attribute SRVAL_A @[!MAIN[3][0][6], !MAIN[1][0][4], !MAIN[2][0][59], !MAIN[0][0][57], !MAIN[3][0][62], !MAIN[3][0][48], !MAIN[3][0][34], !MAIN[3][0][20], !MAIN[2][0][56], !MAIN[2][0][42], !MAIN[2][0][28], !MAIN[2][0][14], !MAIN[1][0][60], !MAIN[1][0][46], !MAIN[1][0][32], !MAIN[1][0][18], !MAIN[0][0][54], !MAIN[0][0][40], !MAIN[0][0][26], !MAIN[0][0][12], !MAIN[3][0][51], !MAIN[3][0][37], !MAIN[3][0][23], !MAIN[3][0][9], !MAIN[2][0][45], !MAIN[2][0][31], !MAIN[2][0][17], !MAIN[2][0][3], !MAIN[1][0][49], !MAIN[1][0][35], !MAIN[1][0][21], !MAIN[1][0][7], !MAIN[0][0][43], !MAIN[0][0][29], !MAIN[0][0][15], !MAIN[0][0][1]];
				attribute SRVAL_B @[!MAIN[3][0][2], !MAIN[1][0][0], !MAIN[2][0][63], !MAIN[0][0][61], !MAIN[3][0][58], !MAIN[3][0][44], !MAIN[3][0][30], !MAIN[3][0][16], !MAIN[2][0][52], !MAIN[2][0][38], !MAIN[2][0][24], !MAIN[2][0][10], !MAIN[1][0][56], !MAIN[1][0][42], !MAIN[1][0][28], !MAIN[1][0][14], !MAIN[0][0][50], !MAIN[0][0][36], !MAIN[0][0][22], !MAIN[0][0][8], !MAIN[3][0][55], !MAIN[3][0][41], !MAIN[3][0][27], !MAIN[3][0][13], !MAIN[2][0][49], !MAIN[2][0][35], !MAIN[2][0][21], !MAIN[2][0][7], !MAIN[1][0][53], !MAIN[1][0][39], !MAIN[1][0][25], !MAIN[1][0][11], !MAIN[0][0][47], !MAIN[0][0][33], !MAIN[0][0][19], !MAIN[0][0][5]];
				attribute DATA_WIDTH_A @[MAIN[1][1][49], MAIN[1][1][50], MAIN[1][1][52]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[2][1][14], MAIN[2][1][13], MAIN[2][1][11]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[1][1][55], MAIN[1][1][51]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[2][1][8], MAIN[2][1][12]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WDEL_A @[MAIN[1][1][48], MAIN[1][1][54], MAIN[1][1][53]];
				attribute WDEL_B @[MAIN[2][1][15], MAIN[2][1][9], MAIN[2][1][10]];
				attribute DDEL_A @[MAIN[1][1][56], MAIN[1][1][57]];
				attribute DDEL_B @[MAIN[2][1][7], MAIN[2][1][6]];
				attribute WW_VALUE_A @[MAIN[1][1][60], MAIN[1][1][61]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute WW_VALUE_B @[MAIN[2][1][3], MAIN[2][1][2]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute ENABLE_A @MAIN[1][1][59];
				attribute ENABLE_B @MAIN[2][1][4];
				attribute DOA_REG @MAIN[1][1][58];
				attribute DOB_REG @MAIN[2][1][5];
				attribute RSTTYPE_A @[MAIN[1][1][47]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
				attribute RSTTYPE_B @[MAIN[2][1][16]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			// wire CELL[0].IMUX_DATA[0]           BRAM.DIA[18]
			// wire CELL[0].IMUX_DATA[3]           BRAM.DIA[1]
			// wire CELL[0].IMUX_DATA[4]           BRAM.ADDRB[0]
			// wire CELL[0].IMUX_DATA[5]           BRAM.DIB[19]
			// wire CELL[0].IMUX_DATA[6]           BRAM.DIB[0]
			// wire CELL[0].IMUX_DATA[7]           BRAM.ADDRA[3]
			// wire CELL[0].IMUX_DATA[8]           BRAM.DIA[19]
			// wire CELL[0].IMUX_DATA[9]           BRAM.DIPB[0]
			// wire CELL[0].IMUX_DATA[11]          BRAM.DIA[0]
			// wire CELL[0].IMUX_DATA[12]          BRAM.ADDRB[1]
			// wire CELL[0].IMUX_DATA[13]          BRAM.DIB[18]
			// wire CELL[0].IMUX_DATA[14]          BRAM.DIB[1]
			// wire CELL[0].IMUX_DATA[15]          BRAM.ADDRA[2]
			// wire CELL[0].IMUX_DATA[16]          BRAM.DIA[2]
			// wire CELL[0].IMUX_DATA[19]          BRAM.DIA[17]
			// wire CELL[0].IMUX_DATA[20]          BRAM.ADDRA[0]
			// wire CELL[0].IMUX_DATA[21]          BRAM.DIB[3]
			// wire CELL[0].IMUX_DATA[22]          BRAM.DIB[16]
			// wire CELL[0].IMUX_DATA[23]          BRAM.ADDRB[3]
			// wire CELL[0].IMUX_DATA[24]          BRAM.DIA[3]
			// wire CELL[0].IMUX_DATA[25]          BRAM.DIPA[0]
			// wire CELL[0].IMUX_DATA[27]          BRAM.DIA[16]
			// wire CELL[0].IMUX_DATA[28]          BRAM.ADDRA[1]
			// wire CELL[0].IMUX_DATA[29]          BRAM.DIB[2]
			// wire CELL[0].IMUX_DATA[30]          BRAM.DIB[17]
			// wire CELL[0].IMUX_DATA[31]          BRAM.ADDRB[2]
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA[0]
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA[1]
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA[2]
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA[3]
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB[0]
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB[1]
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB[2]
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB[3]
			// wire CELL[0].OUT_SEC[4]             BRAM.DOPA[0]
			// wire CELL[0].OUT_SEC[5]             BRAM.DOPB[0]
			// wire CELL[0].OUT_SEC[8]             BRAM.DOB[19]
			// wire CELL[0].OUT_SEC[9]             BRAM.DOB[18]
			// wire CELL[0].OUT_SEC[10]            BRAM.DOB[17]
			// wire CELL[0].OUT_SEC[11]            BRAM.DOB[16]
			// wire CELL[0].OUT_SEC[12]            BRAM.DOA[19]
			// wire CELL[0].OUT_SEC[13]            BRAM.DOA[18]
			// wire CELL[0].OUT_SEC[14]            BRAM.DOA[17]
			// wire CELL[0].OUT_SEC[15]            BRAM.DOA[16]
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_SR_OPTINV[0]      BRAM.WEA[1]
			// wire CELL[1].IMUX_SR_OPTINV[1]      BRAM.WEB[1]
			// wire CELL[1].IMUX_SR_OPTINV[2]      BRAM.WEA[0]
			// wire CELL[1].IMUX_SR_OPTINV[3]      BRAM.WEB[0]
			// wire CELL[1].IMUX_CE_OPTINV[0]      BRAM.REGCEA
			// wire CELL[1].IMUX_CE_OPTINV[1]      BRAM.REGCEB
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_DATA[0]           BRAM.DIA[22]
			// wire CELL[1].IMUX_DATA[3]           BRAM.DIA[5]
			// wire CELL[1].IMUX_DATA[4]           BRAM.ADDRB[4]
			// wire CELL[1].IMUX_DATA[5]           BRAM.DIB[23]
			// wire CELL[1].IMUX_DATA[6]           BRAM.DIB[4]
			// wire CELL[1].IMUX_DATA[7]           BRAM.ADDRA[7]
			// wire CELL[1].IMUX_DATA[8]           BRAM.DIA[23]
			// wire CELL[1].IMUX_DATA[9]           BRAM.DIPB[2]
			// wire CELL[1].IMUX_DATA[11]          BRAM.DIA[4]
			// wire CELL[1].IMUX_DATA[12]          BRAM.ADDRB[5]
			// wire CELL[1].IMUX_DATA[13]          BRAM.DIB[22]
			// wire CELL[1].IMUX_DATA[14]          BRAM.DIB[5]
			// wire CELL[1].IMUX_DATA[15]          BRAM.ADDRA[6]
			// wire CELL[1].IMUX_DATA[16]          BRAM.DIA[6]
			// wire CELL[1].IMUX_DATA[19]          BRAM.DIA[21]
			// wire CELL[1].IMUX_DATA[20]          BRAM.ADDRA[4]
			// wire CELL[1].IMUX_DATA[21]          BRAM.DIB[7]
			// wire CELL[1].IMUX_DATA[22]          BRAM.DIB[20]
			// wire CELL[1].IMUX_DATA[23]          BRAM.ADDRB[7]
			// wire CELL[1].IMUX_DATA[24]          BRAM.DIA[7]
			// wire CELL[1].IMUX_DATA[25]          BRAM.DIPA[2]
			// wire CELL[1].IMUX_DATA[27]          BRAM.DIA[20]
			// wire CELL[1].IMUX_DATA[28]          BRAM.ADDRA[5]
			// wire CELL[1].IMUX_DATA[29]          BRAM.DIB[6]
			// wire CELL[1].IMUX_DATA[30]          BRAM.DIB[21]
			// wire CELL[1].IMUX_DATA[31]          BRAM.ADDRB[6]
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA[4]
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA[5]
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA[6]
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA[7]
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB[4]
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB[5]
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB[6]
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB[7]
			// wire CELL[1].OUT_SEC[4]             BRAM.DOPA[2]
			// wire CELL[1].OUT_SEC[5]             BRAM.DOPB[2]
			// wire CELL[1].OUT_SEC[8]             BRAM.DOB[23]
			// wire CELL[1].OUT_SEC[9]             BRAM.DOB[22]
			// wire CELL[1].OUT_SEC[10]            BRAM.DOB[21]
			// wire CELL[1].OUT_SEC[11]            BRAM.DOB[20]
			// wire CELL[1].OUT_SEC[12]            BRAM.DOA[23]
			// wire CELL[1].OUT_SEC[13]            BRAM.DOA[22]
			// wire CELL[1].OUT_SEC[14]            BRAM.DOA[21]
			// wire CELL[1].OUT_SEC[15]            BRAM.DOA[20]
			// wire CELL[2].IMUX_CLK_OPTINV[0]     BRAM.CLKA
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.RSTA
			// wire CELL[2].IMUX_DATA[0]           BRAM.DIA[26]
			// wire CELL[2].IMUX_DATA[3]           BRAM.DIA[9]
			// wire CELL[2].IMUX_DATA[4]           BRAM.ADDRB[8]
			// wire CELL[2].IMUX_DATA[5]           BRAM.DIB[27]
			// wire CELL[2].IMUX_DATA[6]           BRAM.DIB[8]
			// wire CELL[2].IMUX_DATA[7]           BRAM.ADDRA[11]
			// wire CELL[2].IMUX_DATA[8]           BRAM.DIA[27]
			// wire CELL[2].IMUX_DATA[9]           BRAM.DIPB[1]
			// wire CELL[2].IMUX_DATA[11]          BRAM.DIA[8]
			// wire CELL[2].IMUX_DATA[12]          BRAM.ADDRB[9]
			// wire CELL[2].IMUX_DATA[13]          BRAM.DIB[26]
			// wire CELL[2].IMUX_DATA[14]          BRAM.DIB[9]
			// wire CELL[2].IMUX_DATA[15]          BRAM.ADDRA[10]
			// wire CELL[2].IMUX_DATA[16]          BRAM.DIA[10]
			// wire CELL[2].IMUX_DATA[19]          BRAM.DIA[25]
			// wire CELL[2].IMUX_DATA[20]          BRAM.ADDRA[8]
			// wire CELL[2].IMUX_DATA[21]          BRAM.DIB[11]
			// wire CELL[2].IMUX_DATA[22]          BRAM.DIB[24]
			// wire CELL[2].IMUX_DATA[23]          BRAM.ADDRB[11]
			// wire CELL[2].IMUX_DATA[24]          BRAM.DIA[11]
			// wire CELL[2].IMUX_DATA[25]          BRAM.DIPA[1]
			// wire CELL[2].IMUX_DATA[27]          BRAM.DIA[24]
			// wire CELL[2].IMUX_DATA[28]          BRAM.ADDRA[9]
			// wire CELL[2].IMUX_DATA[29]          BRAM.DIB[10]
			// wire CELL[2].IMUX_DATA[30]          BRAM.DIB[25]
			// wire CELL[2].IMUX_DATA[31]          BRAM.ADDRB[10]
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA[8]
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA[9]
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA[10]
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA[11]
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB[8]
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB[9]
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB[10]
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB[11]
			// wire CELL[2].OUT_SEC[4]             BRAM.DOPA[1]
			// wire CELL[2].OUT_SEC[5]             BRAM.DOPB[1]
			// wire CELL[2].OUT_SEC[8]             BRAM.DOB[27]
			// wire CELL[2].OUT_SEC[9]             BRAM.DOB[26]
			// wire CELL[2].OUT_SEC[10]            BRAM.DOB[25]
			// wire CELL[2].OUT_SEC[11]            BRAM.DOB[24]
			// wire CELL[2].OUT_SEC[12]            BRAM.DOA[27]
			// wire CELL[2].OUT_SEC[13]            BRAM.DOA[26]
			// wire CELL[2].OUT_SEC[14]            BRAM.DOA[25]
			// wire CELL[2].OUT_SEC[15]            BRAM.DOA[24]
			// wire CELL[3].IMUX_SR_OPTINV[0]      BRAM.WEB[2]
			// wire CELL[3].IMUX_SR_OPTINV[1]      BRAM.WEA[2]
			// wire CELL[3].IMUX_SR_OPTINV[2]      BRAM.WEA[3]
			// wire CELL[3].IMUX_SR_OPTINV[3]      BRAM.WEB[3]
			// wire CELL[3].IMUX_DATA[0]           BRAM.DIA[30]
			// wire CELL[3].IMUX_DATA[3]           BRAM.DIA[13]
			// wire CELL[3].IMUX_DATA[4]           BRAM.ADDRB[12]
			// wire CELL[3].IMUX_DATA[5]           BRAM.DIB[31]
			// wire CELL[3].IMUX_DATA[6]           BRAM.DIB[12]
			// wire CELL[3].IMUX_DATA[8]           BRAM.DIA[31]
			// wire CELL[3].IMUX_DATA[9]           BRAM.DIPB[3]
			// wire CELL[3].IMUX_DATA[11]          BRAM.DIA[12]
			// wire CELL[3].IMUX_DATA[12]          BRAM.ADDRB[13]
			// wire CELL[3].IMUX_DATA[13]          BRAM.DIB[30]
			// wire CELL[3].IMUX_DATA[14]          BRAM.DIB[13]
			// wire CELL[3].IMUX_DATA[16]          BRAM.DIA[14]
			// wire CELL[3].IMUX_DATA[19]          BRAM.DIA[29]
			// wire CELL[3].IMUX_DATA[20]          BRAM.ADDRA[12]
			// wire CELL[3].IMUX_DATA[21]          BRAM.DIB[15]
			// wire CELL[3].IMUX_DATA[22]          BRAM.DIB[28]
			// wire CELL[3].IMUX_DATA[24]          BRAM.DIA[15]
			// wire CELL[3].IMUX_DATA[25]          BRAM.DIPA[3]
			// wire CELL[3].IMUX_DATA[27]          BRAM.DIA[28]
			// wire CELL[3].IMUX_DATA[28]          BRAM.ADDRA[13]
			// wire CELL[3].IMUX_DATA[29]          BRAM.DIB[14]
			// wire CELL[3].IMUX_DATA[30]          BRAM.DIB[29]
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA[12]
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA[13]
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA[14]
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA[15]
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB[12]
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB[13]
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB[14]
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB[15]
			// wire CELL[3].OUT_SEC[4]             BRAM.DOPA[3]
			// wire CELL[3].OUT_SEC[5]             BRAM.DOPB[3]
			// wire CELL[3].OUT_SEC[8]             BRAM.DOB[31]
			// wire CELL[3].OUT_SEC[9]             BRAM.DOB[30]
			// wire CELL[3].OUT_SEC[10]            BRAM.DOB[29]
			// wire CELL[3].OUT_SEC[11]            BRAM.DOB[28]
			// wire CELL[3].OUT_SEC[12]            BRAM.DOA[31]
			// wire CELL[3].OUT_SEC[13]            BRAM.DOA[30]
			// wire CELL[3].OUT_SEC[14]            BRAM.DOA[29]
			// wire CELL[3].OUT_SEC[15]            BRAM.DOA[28]
		}

		tile_class DSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect MAIN[2]: Vertical (rev 19, rev 64);
			bitrect MAIN[3]: Vertical (rev 19, rev 64);

			bel DSP {
				input A[0] = CELL[1].IMUX_FAN_BX[0];
				input A[1] = CELL[1].IMUX_FAN_BY[0];
				input A[2] = CELL[1].IMUX_FAN_BX[2];
				input A[3] = CELL[1].IMUX_FAN_BY[2];
				input A[4] = CELL[1].IMUX_FAN_BX[1];
				input A[5] = CELL[1].IMUX_FAN_BY[1];
				input A[6] = CELL[1].IMUX_FAN_BX[3];
				input A[7] = CELL[1].IMUX_FAN_BY[3];
				input A[8] = CELL[1].IMUX_DATA[2];
				input A[9] = CELL[2].IMUX_FAN_BX[0];
				input A[10] = CELL[2].IMUX_FAN_BY[0];
				input A[11] = CELL[2].IMUX_FAN_BX[2];
				input A[12] = CELL[2].IMUX_FAN_BY[2];
				input A[13] = CELL[2].IMUX_FAN_BX[1];
				input A[14] = CELL[2].IMUX_FAN_BY[1];
				input A[15] = CELL[2].IMUX_FAN_BX[3];
				input A[16] = CELL[2].IMUX_FAN_BY[3];
				input A[17] = CELL[2].IMUX_DATA[2];
				input B[0] = CELL[0].IMUX_DATA[1];
				input B[1] = CELL[0].IMUX_DATA[17];
				input B[2] = CELL[0].IMUX_DATA[22];
				input B[3] = CELL[0].IMUX_FAN_BY[1];
				input B[4] = CELL[0].IMUX_FAN_BY[2];
				input B[5] = CELL[0].IMUX_FAN_BY[0];
				input B[6] = CELL[0].IMUX_FAN_BY[3];
				input B[7] = CELL[0].IMUX_DATA[13];
				input B[8] = CELL[0].IMUX_DATA[10];
				input B[9] = CELL[0].IMUX_DATA[26];
				input B[10] = CELL[3].IMUX_DATA[30];
				input B[11] = CELL[3].IMUX_FAN_BY[0];
				input B[12] = CELL[3].IMUX_FAN_BY[2];
				input B[13] = CELL[3].IMUX_FAN_BY[1];
				input B[14] = CELL[3].IMUX_FAN_BY[3];
				input B[15] = CELL[3].IMUX_DATA[5];
				input B[16] = CELL[3].IMUX_DATA[10];
				input B[17] = CELL[3].IMUX_DATA[26];
				input C[0] = CELL[0].IMUX_DATA[6];
				input C[1] = CELL[0].IMUX_DATA[14];
				input C[2] = CELL[0].IMUX_DATA[11];
				input C[3] = CELL[0].IMUX_DATA[3];
				input C[4] = CELL[0].IMUX_DATA[27];
				input C[5] = CELL[0].IMUX_DATA[19];
				input C[6] = CELL[0].IMUX_DATA[0];
				input C[7] = CELL[0].IMUX_DATA[8];
				input C[8] = CELL[0].IMUX_DATA[16];
				input C[9] = CELL[0].IMUX_DATA[24];
				input C[10] = CELL[0].IMUX_DATA[29];
				input C[11] = CELL[0].IMUX_DATA[21];
				input C[12] = CELL[1].IMUX_DATA[6];
				input C[13] = CELL[1].IMUX_DATA[14];
				input C[14] = CELL[1].IMUX_DATA[11];
				input C[15] = CELL[1].IMUX_DATA[3];
				input C[16] = CELL[1].IMUX_DATA[27];
				input C[17] = CELL[1].IMUX_DATA[19];
				input C[18] = CELL[1].IMUX_DATA[0];
				input C[19] = CELL[1].IMUX_DATA[8];
				input C[20] = CELL[1].IMUX_DATA[16];
				input C[21] = CELL[1].IMUX_DATA[24];
				input C[22] = CELL[1].IMUX_DATA[29];
				input C[23] = CELL[1].IMUX_DATA[21];
				input C[24] = CELL[2].IMUX_DATA[6];
				input C[25] = CELL[2].IMUX_DATA[14];
				input C[26] = CELL[2].IMUX_DATA[11];
				input C[27] = CELL[2].IMUX_DATA[3];
				input C[28] = CELL[2].IMUX_DATA[27];
				input C[29] = CELL[2].IMUX_DATA[19];
				input C[30] = CELL[2].IMUX_DATA[0];
				input C[31] = CELL[2].IMUX_DATA[8];
				input C[32] = CELL[2].IMUX_DATA[16];
				input C[33] = CELL[2].IMUX_DATA[24];
				input C[34] = CELL[2].IMUX_DATA[29];
				input C[35] = CELL[2].IMUX_DATA[21];
				input C[36] = CELL[3].IMUX_DATA[6];
				input C[37] = CELL[3].IMUX_DATA[14];
				input C[38] = CELL[3].IMUX_DATA[11];
				input C[39] = CELL[3].IMUX_DATA[3];
				input C[40] = CELL[3].IMUX_DATA[27];
				input C[41] = CELL[3].IMUX_DATA[19];
				input C[42] = CELL[3].IMUX_DATA[0];
				input C[43] = CELL[3].IMUX_DATA[8];
				input C[44] = CELL[3].IMUX_DATA[16];
				input C[45] = CELL[3].IMUX_DATA[24];
				input C[46] = CELL[3].IMUX_DATA[29];
				input C[47] = CELL[3].IMUX_DATA[21];
				input D[0] = CELL[0].IMUX_DATA[9];
				input D[1] = CELL[0].IMUX_DATA[25];
				input D[2] = CELL[0].IMUX_DATA[30];
				input D[3] = CELL[0].IMUX_FAN_BX[0];
				input D[4] = CELL[0].IMUX_FAN_BX[2];
				input D[5] = CELL[0].IMUX_FAN_BX[1];
				input D[6] = CELL[0].IMUX_FAN_BX[3];
				input D[7] = CELL[0].IMUX_DATA[5];
				input D[8] = CELL[0].IMUX_DATA[2];
				input D[9] = CELL[0].IMUX_DATA[18];
				input D[10] = CELL[3].IMUX_DATA[22];
				input D[11] = CELL[3].IMUX_FAN_BX[0];
				input D[12] = CELL[3].IMUX_FAN_BX[2];
				input D[13] = CELL[3].IMUX_FAN_BX[1];
				input D[14] = CELL[3].IMUX_FAN_BX[3];
				input D[15] = CELL[3].IMUX_DATA[13];
				input D[16] = CELL[3].IMUX_DATA[2];
				input D[17] = CELL[3].IMUX_DATA[18];
				input OPMODE[0] = CELL[1].IMUX_DATA[1];
				input OPMODE[1] = CELL[1].IMUX_DATA[9];
				input OPMODE[2] = CELL[1].IMUX_DATA[17];
				input OPMODE[3] = CELL[1].IMUX_DATA[25];
				input OPMODE[4] = CELL[1].IMUX_DATA[13];
				input OPMODE[5] = CELL[1].IMUX_DATA[30];
				input OPMODE[6] = CELL[1].IMUX_DATA[5];
				input OPMODE[7] = CELL[1].IMUX_DATA[22];
				input CLK = CELL[2].IMUX_CLK_OPTINV[3];
				input CEA = CELL[3].IMUX_CE_OPTINV[0];
				input CEB = CELL[3].IMUX_CE_OPTINV[1];
				input CEC = CELL[3].IMUX_CE_OPTINV[2];
				input CED = CELL[3].IMUX_CE_OPTINV[3];
				input CEOPMODE = CELL[2].IMUX_CE_OPTINV[0];
				input CECARRYIN = CELL[2].IMUX_CE_OPTINV[3];
				input CEM = CELL[2].IMUX_CE_OPTINV[2];
				input CEP = CELL[2].IMUX_CE_OPTINV[1];
				input RSTA = CELL[0].IMUX_SR_OPTINV[0];
				input RSTB = CELL[0].IMUX_SR_OPTINV[1];
				input RSTC = CELL[0].IMUX_SR_OPTINV[2];
				input RSTD = CELL[0].IMUX_SR_OPTINV[3];
				input RSTOPMODE = CELL[1].IMUX_SR_OPTINV[0];
				input RSTCARRYIN = CELL[1].IMUX_SR_OPTINV[3];
				input RSTM = CELL[1].IMUX_SR_OPTINV[2];
				input RSTP = CELL[1].IMUX_SR_OPTINV[1];
				output P[0] = CELL[0].OUT_FAN_BEL[6];
				output P[1] = CELL[0].OUT_FAN_BEL[1];
				output P[2] = CELL[0].OUT_FAN_BEL[0];
				output P[3] = CELL[0].OUT_FAN_BEL[5];
				output P[4] = CELL[0].OUT_FAN_BEL[4];
				output P[5] = CELL[0].OUT_SEC_BEL[13];
				output P[6] = CELL[0].OUT_SEC_BEL[12];
				output P[7] = CELL[0].OUT_FAN_BEL[3];
				output P[8] = CELL[0].OUT_FAN_BEL[2];
				output P[9] = CELL[0].OUT_FAN_BEL[7];
				output P[10] = CELL[0].OUT_SEC_BEL[15];
				output P[11] = CELL[0].OUT_SEC_BEL[14];
				output P[12] = CELL[1].OUT_FAN_BEL[6];
				output P[13] = CELL[1].OUT_FAN_BEL[1];
				output P[14] = CELL[1].OUT_FAN_BEL[0];
				output P[15] = CELL[1].OUT_FAN_BEL[5];
				output P[16] = CELL[1].OUT_FAN_BEL[4];
				output P[17] = CELL[1].OUT_SEC_BEL[13];
				output P[18] = CELL[1].OUT_SEC_BEL[12];
				output P[19] = CELL[1].OUT_FAN_BEL[3];
				output P[20] = CELL[1].OUT_FAN_BEL[2];
				output P[21] = CELL[1].OUT_FAN_BEL[7];
				output P[22] = CELL[1].OUT_SEC_BEL[15];
				output P[23] = CELL[1].OUT_SEC_BEL[14];
				output P[24] = CELL[2].OUT_FAN_BEL[6];
				output P[25] = CELL[2].OUT_FAN_BEL[1];
				output P[26] = CELL[2].OUT_FAN_BEL[0];
				output P[27] = CELL[2].OUT_FAN_BEL[5];
				output P[28] = CELL[2].OUT_FAN_BEL[4];
				output P[29] = CELL[2].OUT_SEC_BEL[13];
				output P[30] = CELL[2].OUT_SEC_BEL[12];
				output P[31] = CELL[2].OUT_FAN_BEL[3];
				output P[32] = CELL[2].OUT_FAN_BEL[2];
				output P[33] = CELL[2].OUT_FAN_BEL[7];
				output P[34] = CELL[2].OUT_SEC_BEL[15];
				output P[35] = CELL[2].OUT_SEC_BEL[14];
				output P[36] = CELL[3].OUT_FAN_BEL[6];
				output P[37] = CELL[3].OUT_FAN_BEL[1];
				output P[38] = CELL[3].OUT_FAN_BEL[0];
				output P[39] = CELL[3].OUT_FAN_BEL[5];
				output P[40] = CELL[3].OUT_FAN_BEL[4];
				output P[41] = CELL[3].OUT_SEC_BEL[13];
				output P[42] = CELL[3].OUT_SEC_BEL[12];
				output P[43] = CELL[3].OUT_FAN_BEL[3];
				output P[44] = CELL[3].OUT_FAN_BEL[2];
				output P[45] = CELL[3].OUT_FAN_BEL[7];
				output P[46] = CELL[3].OUT_SEC_BEL[15];
				output P[47] = CELL[3].OUT_SEC_BEL[14];
				attribute B_INPUT @[MAIN[3][0][60]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute CARRYINSEL @[MAIN[3][0][59]] {
					CARRYIN = 0b0,
					OPMODE5 = 0b1,
				}
				attribute A0REG @MAIN[3][1][61];
				attribute A1REG @MAIN[3][1][62];
				attribute B0REG @MAIN[3][1][60];
				attribute B1REG @MAIN[3][1][58];
				attribute CREG @MAIN[3][0][56];
				attribute DREG @MAIN[3][0][61];
				attribute MREG @MAIN[3][1][56];
				attribute PREG @MAIN[3][0][58];
				attribute OPMODEREG @MAIN[3][0][62];
				attribute CARRYINREG @MAIN[3][0][57];
				attribute RSTTYPE @[MAIN[3][1][59]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			test_mux DSP_TESTMUX @[MAIN[3][1][46], MAIN[3][1][45]] {
				primary = 0b00,
				test_group 0 = 0b01,
				test_group 1 = 0b10,
			} {
				CELL[0].OUT_FAN[0] = CELL[0].OUT_FAN_BEL[0] || [CELL[0].IMUX_DATA[11], CELL[0].IMUX_DATA[22]];
				CELL[0].OUT_FAN[1] = CELL[0].OUT_FAN_BEL[1] || [CELL[0].IMUX_DATA[14], CELL[0].IMUX_DATA[17]];
				CELL[0].OUT_FAN[2] = CELL[0].OUT_FAN_BEL[2] || [CELL[0].IMUX_DATA[16], CELL[0].IMUX_DATA[10]];
				CELL[0].OUT_FAN[3] = CELL[0].OUT_FAN_BEL[3] || [CELL[0].IMUX_DATA[8], CELL[0].IMUX_DATA[13]];
				CELL[0].OUT_FAN[4] = CELL[0].OUT_FAN_BEL[4] || [CELL[0].IMUX_DATA[27], CELL[0].IMUX_FAN_BY[2]];
				CELL[0].OUT_FAN[5] = CELL[0].OUT_FAN_BEL[5] || [CELL[0].IMUX_DATA[3], CELL[0].IMUX_FAN_BY[1]];
				CELL[0].OUT_FAN[6] = CELL[0].OUT_FAN_BEL[6] || [CELL[0].IMUX_DATA[6], CELL[0].IMUX_DATA[1]];
				CELL[0].OUT_FAN[7] = CELL[0].OUT_FAN_BEL[7] || [CELL[0].IMUX_DATA[24], CELL[0].IMUX_DATA[26]];
				CELL[0].OUT_SEC[8] = CELL[0].OUT_SEC_BEL[8] || [CELL[0].IMUX_SR_OPTINV[3], none];
				CELL[0].OUT_SEC[9] = CELL[0].OUT_SEC_BEL[9] || [CELL[0].IMUX_SR_OPTINV[2], none];
				CELL[0].OUT_SEC[10] = CELL[0].OUT_SEC_BEL[10] || [CELL[0].IMUX_SR_OPTINV[1], none];
				CELL[0].OUT_SEC[11] = CELL[0].OUT_SEC_BEL[11] || [CELL[0].IMUX_SR_OPTINV[0], none];
				CELL[0].OUT_SEC[12] = CELL[0].OUT_SEC_BEL[12] || [CELL[0].IMUX_DATA[0], CELL[0].IMUX_FAN_BY[3]];
				CELL[0].OUT_SEC[13] = CELL[0].OUT_SEC_BEL[13] || [CELL[0].IMUX_DATA[19], CELL[0].IMUX_FAN_BY[0]];
				CELL[0].OUT_SEC[14] = CELL[0].OUT_SEC_BEL[14] || [CELL[0].IMUX_DATA[21], CELL[3].IMUX_FAN_BY[0]];
				CELL[0].OUT_SEC[15] = CELL[0].OUT_SEC_BEL[15] || [CELL[0].IMUX_DATA[29], CELL[3].IMUX_DATA[30]];
				CELL[1].OUT_FAN[0] = CELL[1].OUT_FAN_BEL[0] || [CELL[1].IMUX_DATA[11], CELL[3].IMUX_FAN_BY[3]];
				CELL[1].OUT_FAN[1] = CELL[1].OUT_FAN_BEL[1] || [CELL[1].IMUX_DATA[14], CELL[3].IMUX_FAN_BY[1]];
				CELL[1].OUT_FAN[2] = CELL[1].OUT_FAN_BEL[2] || [CELL[1].IMUX_DATA[16], CELL[1].IMUX_FAN_BX[2]];
				CELL[1].OUT_FAN[3] = CELL[1].OUT_FAN_BEL[3] || [CELL[1].IMUX_DATA[8], CELL[1].IMUX_FAN_BY[0]];
				CELL[1].OUT_FAN[4] = CELL[1].OUT_FAN_BEL[4] || [CELL[1].IMUX_DATA[27], CELL[3].IMUX_DATA[10]];
				CELL[1].OUT_FAN[5] = CELL[1].OUT_FAN_BEL[5] || [CELL[1].IMUX_DATA[3], CELL[3].IMUX_DATA[5]];
				CELL[1].OUT_FAN[6] = CELL[1].OUT_FAN_BEL[6] || [CELL[1].IMUX_DATA[6], CELL[3].IMUX_FAN_BY[2]];
				CELL[1].OUT_FAN[7] = CELL[1].OUT_FAN_BEL[7] || [CELL[1].IMUX_DATA[24], CELL[1].IMUX_FAN_BY[2]];
				CELL[1].OUT_SEC[8] = CELL[1].OUT_SEC_BEL[8] || [CELL[1].IMUX_SR_OPTINV[3], none];
				CELL[1].OUT_SEC[9] = CELL[1].OUT_SEC_BEL[9] || [CELL[1].IMUX_SR_OPTINV[2], none];
				CELL[1].OUT_SEC[10] = CELL[1].OUT_SEC_BEL[10] || [CELL[1].IMUX_SR_OPTINV[1], none];
				CELL[1].OUT_SEC[11] = CELL[1].OUT_SEC_BEL[11] || [CELL[1].IMUX_SR_OPTINV[0], none];
				CELL[1].OUT_SEC[12] = CELL[1].OUT_SEC_BEL[12] || [CELL[1].IMUX_DATA[0], CELL[1].IMUX_FAN_BX[0]];
				CELL[1].OUT_SEC[13] = CELL[1].OUT_SEC_BEL[13] || [CELL[1].IMUX_DATA[19], CELL[3].IMUX_DATA[26]];
				CELL[1].OUT_SEC[14] = CELL[1].OUT_SEC_BEL[14] || [CELL[1].IMUX_DATA[21], CELL[1].IMUX_FAN_BY[1]];
				CELL[1].OUT_SEC[15] = CELL[1].OUT_SEC_BEL[15] || [CELL[1].IMUX_DATA[29], CELL[1].IMUX_FAN_BX[1]];
				CELL[1].OUT_HALF0[0] = CELL[1].OUT_HALF0_BEL[0] || [CELL[1].IMUX_DATA[1], none];
				CELL[1].OUT_HALF0[1] = CELL[1].OUT_HALF0_BEL[1] || [CELL[1].IMUX_DATA[9], none];
				CELL[1].OUT_HALF0[2] = CELL[1].OUT_HALF0_BEL[2] || [CELL[1].IMUX_DATA[25], none];
				CELL[1].OUT_HALF0[3] = CELL[1].OUT_HALF0_BEL[3] || [CELL[1].IMUX_DATA[17], none];
				CELL[1].OUT_HALF1[0] = CELL[1].OUT_HALF1_BEL[0] || [CELL[1].IMUX_DATA[13], none];
				CELL[1].OUT_HALF1[1] = CELL[1].OUT_HALF1_BEL[1] || [CELL[1].IMUX_DATA[30], none];
				CELL[1].OUT_HALF1[2] = CELL[1].OUT_HALF1_BEL[2] || [CELL[1].IMUX_DATA[22], none];
				CELL[1].OUT_HALF1[3] = CELL[1].OUT_HALF1_BEL[3] || [CELL[1].IMUX_DATA[5], none];
				CELL[2].OUT_FAN[0] = CELL[2].OUT_FAN_BEL[0] || [CELL[2].IMUX_DATA[11], CELL[1].IMUX_DATA[2]];
				CELL[2].OUT_FAN[1] = CELL[2].OUT_FAN_BEL[1] || [CELL[2].IMUX_DATA[14], CELL[1].IMUX_FAN_BY[3]];
				CELL[2].OUT_FAN[2] = CELL[2].OUT_FAN_BEL[2] || [CELL[2].IMUX_DATA[16], CELL[2].IMUX_FAN_BY[1]];
				CELL[2].OUT_FAN[3] = CELL[2].OUT_FAN_BEL[3] || [CELL[2].IMUX_DATA[8], CELL[2].IMUX_FAN_BX[1]];
				CELL[2].OUT_FAN[4] = CELL[2].OUT_FAN_BEL[4] || [CELL[2].IMUX_DATA[27], CELL[2].IMUX_FAN_BY[0]];
				CELL[2].OUT_FAN[5] = CELL[2].OUT_FAN_BEL[5] || [CELL[2].IMUX_DATA[3], CELL[2].IMUX_FAN_BX[0]];
				CELL[2].OUT_FAN[6] = CELL[2].OUT_FAN_BEL[6] || [CELL[2].IMUX_DATA[6], CELL[1].IMUX_FAN_BX[3]];
				CELL[2].OUT_FAN[7] = CELL[2].OUT_FAN_BEL[7] || [CELL[2].IMUX_DATA[24], CELL[2].IMUX_FAN_BX[3]];
				CELL[2].OUT_SEC[7] = CELL[2].OUT_SEC_BEL[7] || [CELL[2].IMUX_CLK_OPTINV[3], none];
				CELL[2].OUT_SEC[8] = CELL[2].OUT_SEC_BEL[8] || [CELL[2].IMUX_CE_OPTINV[3], none];
				CELL[2].OUT_SEC[9] = CELL[2].OUT_SEC_BEL[9] || [CELL[2].IMUX_CE_OPTINV[2], none];
				CELL[2].OUT_SEC[10] = CELL[2].OUT_SEC_BEL[10] || [CELL[2].IMUX_CE_OPTINV[1], none];
				CELL[2].OUT_SEC[11] = CELL[2].OUT_SEC_BEL[11] || [CELL[2].IMUX_CE_OPTINV[0], none];
				CELL[2].OUT_SEC[12] = CELL[2].OUT_SEC_BEL[12] || [CELL[2].IMUX_DATA[0], CELL[2].IMUX_FAN_BY[2]];
				CELL[2].OUT_SEC[13] = CELL[2].OUT_SEC_BEL[13] || [CELL[2].IMUX_DATA[19], CELL[2].IMUX_FAN_BX[2]];
				CELL[2].OUT_SEC[14] = CELL[2].OUT_SEC_BEL[14] || [CELL[2].IMUX_DATA[21], CELL[2].IMUX_DATA[2]];
				CELL[2].OUT_SEC[15] = CELL[2].OUT_SEC_BEL[15] || [CELL[2].IMUX_DATA[29], CELL[2].IMUX_FAN_BY[3]];
				CELL[3].OUT_FAN[0] = CELL[3].OUT_FAN_BEL[0] || [CELL[3].IMUX_DATA[11], CELL[0].IMUX_DATA[30]];
				CELL[3].OUT_FAN[1] = CELL[3].OUT_FAN_BEL[1] || [CELL[3].IMUX_DATA[14], CELL[0].IMUX_DATA[25]];
				CELL[3].OUT_FAN[2] = CELL[3].OUT_FAN_BEL[2] || [CELL[3].IMUX_DATA[16], CELL[0].IMUX_DATA[2]];
				CELL[3].OUT_FAN[3] = CELL[3].OUT_FAN_BEL[3] || [CELL[3].IMUX_DATA[8], CELL[0].IMUX_DATA[5]];
				CELL[3].OUT_FAN[4] = CELL[3].OUT_FAN_BEL[4] || [CELL[3].IMUX_DATA[27], CELL[0].IMUX_FAN_BX[2]];
				CELL[3].OUT_FAN[5] = CELL[3].OUT_FAN_BEL[5] || [CELL[3].IMUX_DATA[3], CELL[0].IMUX_FAN_BX[0]];
				CELL[3].OUT_FAN[6] = CELL[3].OUT_FAN_BEL[6] || [CELL[3].IMUX_DATA[6], CELL[0].IMUX_DATA[9]];
				CELL[3].OUT_FAN[7] = CELL[3].OUT_FAN_BEL[7] || [CELL[3].IMUX_DATA[24], CELL[0].IMUX_DATA[18]];
				CELL[3].OUT_SEC[8] = CELL[3].OUT_SEC_BEL[8] || [CELL[3].IMUX_CE_OPTINV[3], none];
				CELL[3].OUT_SEC[9] = CELL[3].OUT_SEC_BEL[9] || [CELL[3].IMUX_CE_OPTINV[2], none];
				CELL[3].OUT_SEC[10] = CELL[3].OUT_SEC_BEL[10] || [CELL[3].IMUX_CE_OPTINV[1], none];
				CELL[3].OUT_SEC[11] = CELL[3].OUT_SEC_BEL[11] || [CELL[3].IMUX_CE_OPTINV[0], none];
				CELL[3].OUT_SEC[12] = CELL[3].OUT_SEC_BEL[12] || [CELL[3].IMUX_DATA[0], CELL[0].IMUX_FAN_BX[3]];
				CELL[3].OUT_SEC[13] = CELL[3].OUT_SEC_BEL[13] || [CELL[3].IMUX_DATA[19], CELL[0].IMUX_FAN_BX[1]];
				CELL[3].OUT_SEC[14] = CELL[3].OUT_SEC_BEL[14] || [CELL[3].IMUX_DATA[21], CELL[3].IMUX_FAN_BX[0]];
				CELL[3].OUT_SEC[15] = CELL[3].OUT_SEC_BEL[15] || [CELL[3].IMUX_DATA[29], CELL[3].IMUX_DATA[22]];
				CELL[3].OUT_HALF0[0] = CELL[3].OUT_HALF0_BEL[0] || [CELL[3].IMUX_FAN_BX[2], none];
				CELL[3].OUT_HALF0[1] = CELL[3].OUT_HALF0_BEL[1] || [CELL[3].IMUX_FAN_BX[1], none];
				CELL[3].OUT_HALF0[3] = CELL[3].OUT_HALF0_BEL[3] || [CELL[3].IMUX_FAN_BX[3], none];
				CELL[3].OUT_HALF1[0] = CELL[3].OUT_HALF1_BEL[0] || [CELL[3].IMUX_DATA[13], none];
				CELL[3].OUT_HALF1[1] = CELL[3].OUT_HALF1_BEL[1] || [CELL[3].IMUX_DATA[2], none];
				CELL[3].OUT_HALF1[3] = CELL[3].OUT_HALF1_BEL[3] || [CELL[3].IMUX_DATA[18], none];
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      DSP.RSTA
			// wire CELL[0].IMUX_SR_OPTINV[1]      DSP.RSTB
			// wire CELL[0].IMUX_SR_OPTINV[2]      DSP.RSTC
			// wire CELL[0].IMUX_SR_OPTINV[3]      DSP.RSTD
			// wire CELL[0].IMUX_FAN_BX[0]         DSP.D[3]
			// wire CELL[0].IMUX_FAN_BX[1]         DSP.D[5]
			// wire CELL[0].IMUX_FAN_BX[2]         DSP.D[4]
			// wire CELL[0].IMUX_FAN_BX[3]         DSP.D[6]
			// wire CELL[0].IMUX_FAN_BY[0]         DSP.B[5]
			// wire CELL[0].IMUX_FAN_BY[1]         DSP.B[3]
			// wire CELL[0].IMUX_FAN_BY[2]         DSP.B[4]
			// wire CELL[0].IMUX_FAN_BY[3]         DSP.B[6]
			// wire CELL[0].IMUX_DATA[0]           DSP.C[6]
			// wire CELL[0].IMUX_DATA[1]           DSP.B[0]
			// wire CELL[0].IMUX_DATA[2]           DSP.D[8]
			// wire CELL[0].IMUX_DATA[3]           DSP.C[3]
			// wire CELL[0].IMUX_DATA[5]           DSP.D[7]
			// wire CELL[0].IMUX_DATA[6]           DSP.C[0]
			// wire CELL[0].IMUX_DATA[8]           DSP.C[7]
			// wire CELL[0].IMUX_DATA[9]           DSP.D[0]
			// wire CELL[0].IMUX_DATA[10]          DSP.B[8]
			// wire CELL[0].IMUX_DATA[11]          DSP.C[2]
			// wire CELL[0].IMUX_DATA[13]          DSP.B[7]
			// wire CELL[0].IMUX_DATA[14]          DSP.C[1]
			// wire CELL[0].IMUX_DATA[16]          DSP.C[8]
			// wire CELL[0].IMUX_DATA[17]          DSP.B[1]
			// wire CELL[0].IMUX_DATA[18]          DSP.D[9]
			// wire CELL[0].IMUX_DATA[19]          DSP.C[5]
			// wire CELL[0].IMUX_DATA[21]          DSP.C[11]
			// wire CELL[0].IMUX_DATA[22]          DSP.B[2]
			// wire CELL[0].IMUX_DATA[24]          DSP.C[9]
			// wire CELL[0].IMUX_DATA[25]          DSP.D[1]
			// wire CELL[0].IMUX_DATA[26]          DSP.B[9]
			// wire CELL[0].IMUX_DATA[27]          DSP.C[4]
			// wire CELL[0].IMUX_DATA[29]          DSP.C[10]
			// wire CELL[0].IMUX_DATA[30]          DSP.D[2]
			// wire CELL[0].OUT_FAN_BEL[0]         DSP.P[2]
			// wire CELL[0].OUT_FAN_BEL[1]         DSP.P[1]
			// wire CELL[0].OUT_FAN_BEL[2]         DSP.P[8]
			// wire CELL[0].OUT_FAN_BEL[3]         DSP.P[7]
			// wire CELL[0].OUT_FAN_BEL[4]         DSP.P[4]
			// wire CELL[0].OUT_FAN_BEL[5]         DSP.P[3]
			// wire CELL[0].OUT_FAN_BEL[6]         DSP.P[0]
			// wire CELL[0].OUT_FAN_BEL[7]         DSP.P[9]
			// wire CELL[0].OUT_SEC_BEL[12]        DSP.P[6]
			// wire CELL[0].OUT_SEC_BEL[13]        DSP.P[5]
			// wire CELL[0].OUT_SEC_BEL[14]        DSP.P[11]
			// wire CELL[0].OUT_SEC_BEL[15]        DSP.P[10]
			// wire CELL[1].IMUX_SR_OPTINV[0]      DSP.RSTOPMODE
			// wire CELL[1].IMUX_SR_OPTINV[1]      DSP.RSTP
			// wire CELL[1].IMUX_SR_OPTINV[2]      DSP.RSTM
			// wire CELL[1].IMUX_SR_OPTINV[3]      DSP.RSTCARRYIN
			// wire CELL[1].IMUX_FAN_BX[0]         DSP.A[0]
			// wire CELL[1].IMUX_FAN_BX[1]         DSP.A[4]
			// wire CELL[1].IMUX_FAN_BX[2]         DSP.A[2]
			// wire CELL[1].IMUX_FAN_BX[3]         DSP.A[6]
			// wire CELL[1].IMUX_FAN_BY[0]         DSP.A[1]
			// wire CELL[1].IMUX_FAN_BY[1]         DSP.A[5]
			// wire CELL[1].IMUX_FAN_BY[2]         DSP.A[3]
			// wire CELL[1].IMUX_FAN_BY[3]         DSP.A[7]
			// wire CELL[1].IMUX_DATA[0]           DSP.C[18]
			// wire CELL[1].IMUX_DATA[1]           DSP.OPMODE[0]
			// wire CELL[1].IMUX_DATA[2]           DSP.A[8]
			// wire CELL[1].IMUX_DATA[3]           DSP.C[15]
			// wire CELL[1].IMUX_DATA[5]           DSP.OPMODE[6]
			// wire CELL[1].IMUX_DATA[6]           DSP.C[12]
			// wire CELL[1].IMUX_DATA[8]           DSP.C[19]
			// wire CELL[1].IMUX_DATA[9]           DSP.OPMODE[1]
			// wire CELL[1].IMUX_DATA[11]          DSP.C[14]
			// wire CELL[1].IMUX_DATA[13]          DSP.OPMODE[4]
			// wire CELL[1].IMUX_DATA[14]          DSP.C[13]
			// wire CELL[1].IMUX_DATA[16]          DSP.C[20]
			// wire CELL[1].IMUX_DATA[17]          DSP.OPMODE[2]
			// wire CELL[1].IMUX_DATA[19]          DSP.C[17]
			// wire CELL[1].IMUX_DATA[21]          DSP.C[23]
			// wire CELL[1].IMUX_DATA[22]          DSP.OPMODE[7]
			// wire CELL[1].IMUX_DATA[24]          DSP.C[21]
			// wire CELL[1].IMUX_DATA[25]          DSP.OPMODE[3]
			// wire CELL[1].IMUX_DATA[27]          DSP.C[16]
			// wire CELL[1].IMUX_DATA[29]          DSP.C[22]
			// wire CELL[1].IMUX_DATA[30]          DSP.OPMODE[5]
			// wire CELL[1].OUT_FAN_BEL[0]         DSP.P[14]
			// wire CELL[1].OUT_FAN_BEL[1]         DSP.P[13]
			// wire CELL[1].OUT_FAN_BEL[2]         DSP.P[20]
			// wire CELL[1].OUT_FAN_BEL[3]         DSP.P[19]
			// wire CELL[1].OUT_FAN_BEL[4]         DSP.P[16]
			// wire CELL[1].OUT_FAN_BEL[5]         DSP.P[15]
			// wire CELL[1].OUT_FAN_BEL[6]         DSP.P[12]
			// wire CELL[1].OUT_FAN_BEL[7]         DSP.P[21]
			// wire CELL[1].OUT_SEC_BEL[12]        DSP.P[18]
			// wire CELL[1].OUT_SEC_BEL[13]        DSP.P[17]
			// wire CELL[1].OUT_SEC_BEL[14]        DSP.P[23]
			// wire CELL[1].OUT_SEC_BEL[15]        DSP.P[22]
			// wire CELL[2].IMUX_CLK_OPTINV[3]     DSP.CLK
			// wire CELL[2].IMUX_CE_OPTINV[0]      DSP.CEOPMODE
			// wire CELL[2].IMUX_CE_OPTINV[1]      DSP.CEP
			// wire CELL[2].IMUX_CE_OPTINV[2]      DSP.CEM
			// wire CELL[2].IMUX_CE_OPTINV[3]      DSP.CECARRYIN
			// wire CELL[2].IMUX_FAN_BX[0]         DSP.A[9]
			// wire CELL[2].IMUX_FAN_BX[1]         DSP.A[13]
			// wire CELL[2].IMUX_FAN_BX[2]         DSP.A[11]
			// wire CELL[2].IMUX_FAN_BX[3]         DSP.A[15]
			// wire CELL[2].IMUX_FAN_BY[0]         DSP.A[10]
			// wire CELL[2].IMUX_FAN_BY[1]         DSP.A[14]
			// wire CELL[2].IMUX_FAN_BY[2]         DSP.A[12]
			// wire CELL[2].IMUX_FAN_BY[3]         DSP.A[16]
			// wire CELL[2].IMUX_DATA[0]           DSP.C[30]
			// wire CELL[2].IMUX_DATA[2]           DSP.A[17]
			// wire CELL[2].IMUX_DATA[3]           DSP.C[27]
			// wire CELL[2].IMUX_DATA[6]           DSP.C[24]
			// wire CELL[2].IMUX_DATA[8]           DSP.C[31]
			// wire CELL[2].IMUX_DATA[11]          DSP.C[26]
			// wire CELL[2].IMUX_DATA[14]          DSP.C[25]
			// wire CELL[2].IMUX_DATA[16]          DSP.C[32]
			// wire CELL[2].IMUX_DATA[19]          DSP.C[29]
			// wire CELL[2].IMUX_DATA[21]          DSP.C[35]
			// wire CELL[2].IMUX_DATA[24]          DSP.C[33]
			// wire CELL[2].IMUX_DATA[27]          DSP.C[28]
			// wire CELL[2].IMUX_DATA[29]          DSP.C[34]
			// wire CELL[2].OUT_FAN_BEL[0]         DSP.P[26]
			// wire CELL[2].OUT_FAN_BEL[1]         DSP.P[25]
			// wire CELL[2].OUT_FAN_BEL[2]         DSP.P[32]
			// wire CELL[2].OUT_FAN_BEL[3]         DSP.P[31]
			// wire CELL[2].OUT_FAN_BEL[4]         DSP.P[28]
			// wire CELL[2].OUT_FAN_BEL[5]         DSP.P[27]
			// wire CELL[2].OUT_FAN_BEL[6]         DSP.P[24]
			// wire CELL[2].OUT_FAN_BEL[7]         DSP.P[33]
			// wire CELL[2].OUT_SEC_BEL[12]        DSP.P[30]
			// wire CELL[2].OUT_SEC_BEL[13]        DSP.P[29]
			// wire CELL[2].OUT_SEC_BEL[14]        DSP.P[35]
			// wire CELL[2].OUT_SEC_BEL[15]        DSP.P[34]
			// wire CELL[3].IMUX_CE_OPTINV[0]      DSP.CEA
			// wire CELL[3].IMUX_CE_OPTINV[1]      DSP.CEB
			// wire CELL[3].IMUX_CE_OPTINV[2]      DSP.CEC
			// wire CELL[3].IMUX_CE_OPTINV[3]      DSP.CED
			// wire CELL[3].IMUX_FAN_BX[0]         DSP.D[11]
			// wire CELL[3].IMUX_FAN_BX[1]         DSP.D[13]
			// wire CELL[3].IMUX_FAN_BX[2]         DSP.D[12]
			// wire CELL[3].IMUX_FAN_BX[3]         DSP.D[14]
			// wire CELL[3].IMUX_FAN_BY[0]         DSP.B[11]
			// wire CELL[3].IMUX_FAN_BY[1]         DSP.B[13]
			// wire CELL[3].IMUX_FAN_BY[2]         DSP.B[12]
			// wire CELL[3].IMUX_FAN_BY[3]         DSP.B[14]
			// wire CELL[3].IMUX_DATA[0]           DSP.C[42]
			// wire CELL[3].IMUX_DATA[2]           DSP.D[16]
			// wire CELL[3].IMUX_DATA[3]           DSP.C[39]
			// wire CELL[3].IMUX_DATA[5]           DSP.B[15]
			// wire CELL[3].IMUX_DATA[6]           DSP.C[36]
			// wire CELL[3].IMUX_DATA[8]           DSP.C[43]
			// wire CELL[3].IMUX_DATA[10]          DSP.B[16]
			// wire CELL[3].IMUX_DATA[11]          DSP.C[38]
			// wire CELL[3].IMUX_DATA[13]          DSP.D[15]
			// wire CELL[3].IMUX_DATA[14]          DSP.C[37]
			// wire CELL[3].IMUX_DATA[16]          DSP.C[44]
			// wire CELL[3].IMUX_DATA[18]          DSP.D[17]
			// wire CELL[3].IMUX_DATA[19]          DSP.C[41]
			// wire CELL[3].IMUX_DATA[21]          DSP.C[47]
			// wire CELL[3].IMUX_DATA[22]          DSP.D[10]
			// wire CELL[3].IMUX_DATA[24]          DSP.C[45]
			// wire CELL[3].IMUX_DATA[26]          DSP.B[17]
			// wire CELL[3].IMUX_DATA[27]          DSP.C[40]
			// wire CELL[3].IMUX_DATA[29]          DSP.C[46]
			// wire CELL[3].IMUX_DATA[30]          DSP.B[10]
			// wire CELL[3].OUT_FAN_BEL[0]         DSP.P[38]
			// wire CELL[3].OUT_FAN_BEL[1]         DSP.P[37]
			// wire CELL[3].OUT_FAN_BEL[2]         DSP.P[44]
			// wire CELL[3].OUT_FAN_BEL[3]         DSP.P[43]
			// wire CELL[3].OUT_FAN_BEL[4]         DSP.P[40]
			// wire CELL[3].OUT_FAN_BEL[5]         DSP.P[39]
			// wire CELL[3].OUT_FAN_BEL[6]         DSP.P[36]
			// wire CELL[3].OUT_FAN_BEL[7]         DSP.P[45]
			// wire CELL[3].OUT_SEC_BEL[12]        DSP.P[42]
			// wire CELL[3].OUT_SEC_BEL[13]        DSP.P[41]
			// wire CELL[3].OUT_SEC_BEL[14]        DSP.P[47]
			// wire CELL[3].OUT_SEC_BEL[15]        DSP.P[46]
		}

		tile_class DCM_S3 {
			cell CELL;
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN[3][20];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN[3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN[3][56];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN[3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN[3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN[3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN[3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN[3][63];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN[3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN[3][57];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN[3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN[3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN[3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN[3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN[3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN[3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN[3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN[3][36];
				attribute OUT_CLK90_ENABLE @MAIN[3][35];
				attribute OUT_CLK180_ENABLE @MAIN[3][34];
				attribute OUT_CLK270_ENABLE @MAIN[3][33];
				attribute OUT_CLK2X_ENABLE @MAIN[3][32];
				attribute OUT_CLK2X180_ENABLE @MAIN[3][31];
				attribute OUT_CLKDV_ENABLE @MAIN[3][30];
				attribute OUT_CLKFX_ENABLE @MAIN[3][28];
				attribute OUT_CLKFX180_ENABLE @MAIN[3][29];
				attribute OUT_CONCUR_ENABLE @MAIN[3][27];
				attribute CLKDV_COUNT_MAX @[MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4]];
				attribute CLKDV_COUNT_FALL @[MAIN[1][11], MAIN[1][10], MAIN[1][9], MAIN[1][8]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN[1][15], MAIN[1][14], MAIN[1][13], MAIN[1][12]];
				attribute CLKDV_PHASE_RISE @[MAIN[2][1], MAIN[3][2]];
				attribute CLKDV_PHASE_FALL @[MAIN[2][3], MAIN[2][2]];
				attribute CLKDV_MODE @[MAIN[2][4]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN[2][36], MAIN[2][35], MAIN[2][34], MAIN[2][33]];
				attribute CLKIN_IOB @MAIN[2][37];
				attribute CLKFB_IOB @MAIN[2][38];
				attribute CLKIN_DIVIDE_BY_2 @MAIN[2][32];
				attribute CLK_FEEDBACK_2X @MAIN[2][7];
				attribute DLL_ENABLE @MAIN[1][33];
				attribute DLL_FREQUENCY_MODE @[MAIN[2][8]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN[1][32];
				attribute DFS_FEEDBACK @MAIN[2][59];
				attribute DFS_FREQUENCY_MODE @[MAIN[2][60]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN[1][45], MAIN[1][44], MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN[1][37];
				attribute PS_ENABLE @MAIN[1][35];
				attribute STARTUP_WAIT @MAIN[3][26];
				attribute V2_REG_COM @[MAIN[2][47], MAIN[2][46], MAIN[2][45], MAIN[2][44], MAIN[2][43], MAIN[2][42], MAIN[2][41], MAIN[2][40], MAIN[2][39], MAIN[2][38], MAIN[2][37], MAIN[2][36], MAIN[2][35], MAIN[2][34], MAIN[2][33], MAIN[2][32], MAIN[2][31], MAIN[2][30], MAIN[2][29], MAIN[2][28], MAIN[2][27], MAIN[2][26], MAIN[2][25], MAIN[2][24], MAIN[2][23], MAIN[2][22], MAIN[2][21], MAIN[2][20], MAIN[2][19], MAIN[2][18], MAIN[2][17], MAIN[2][16]];
				attribute V2_REG_DFS @[MAIN[3][60], MAIN[2][62], MAIN[2][61], MAIN[2][60], MAIN[2][59], MAIN[2][58], MAIN[2][57], MAIN[2][56], MAIN[2][55], MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50], MAIN[2][49], MAIN[2][48], MAIN[3][59], MAIN[1][62], MAIN[1][61], MAIN[1][60], MAIN[1][59], MAIN[1][58], MAIN[1][57], MAIN[1][56], MAIN[1][55], MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50], MAIN[1][49], MAIN[1][48]];
				attribute V2_REG_DLLC @[MAIN[2][15], MAIN[2][14], MAIN[2][13], MAIN[2][12], MAIN[2][11], MAIN[2][10], MAIN[2][9], MAIN[2][8], MAIN[2][7], MAIN[2][6], MAIN[2][5], MAIN[2][4], MAIN[2][3], MAIN[2][2], MAIN[2][1], MAIN[3][2], MAIN[1][15], MAIN[1][14], MAIN[1][13], MAIN[1][12], MAIN[1][11], MAIN[1][10], MAIN[1][9], MAIN[1][8], MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4], MAIN[1][3], MAIN[1][2], MAIN[1][1], MAIN[3][1]];
				attribute V2_REG_DLLS @[MAIN[1][47], MAIN[1][46], MAIN[1][45], MAIN[1][44], MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38], MAIN[1][37], MAIN[1][36], MAIN[1][35], MAIN[1][34], MAIN[1][33], MAIN[1][32], MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26], MAIN[1][25], MAIN[1][24], MAIN[1][23], MAIN[1][22], MAIN[1][21], MAIN[1][20], MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16]];
				attribute S3_REG_MISC @[MAIN[3][26], MAIN[3][27], MAIN[3][28], MAIN[3][29], MAIN[3][30], MAIN[3][31], MAIN[3][32], MAIN[3][33], MAIN[3][34], MAIN[3][35], MAIN[3][36], MAIN[3][37]];
				attribute V2_CLKFX_MULTIPLY @[MAIN[2][55], MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50], MAIN[2][49], MAIN[2][48], MAIN[3][59], MAIN[1][62], MAIN[1][61], MAIN[1][60]];
				attribute V2_CLKFX_DIVIDE @[MAIN[1][59], MAIN[1][58], MAIN[1][57], MAIN[1][56], MAIN[1][55], MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50], MAIN[1][49], MAIN[1][48]];
				attribute V2_DUTY_CYCLE_CORRECTION @[MAIN[3][1], MAIN[1][3], MAIN[1][2], MAIN[1][1]];
				attribute CLKFB_ENABLE @MAIN[1][34];
				attribute STATUS1_ENABLE @MAIN[2][12];
				attribute STATUS7_ENABLE @MAIN[2][11];
				attribute PL_CENTERED @MAIN[3][60];
				attribute PS_CENTERED @MAIN[2][9];
				attribute PS_MODE @[MAIN[2][10]] {
					CLKIN = 0b1,
					CLKFB = 0b0,
				}
				attribute SEL_PL_DLY @[MAIN[2][62], MAIN[2][61]];
				attribute COIN_WINDOW @[MAIN[2][46], MAIN[2][45]];
				attribute NON_STOP @MAIN[2][47];
				attribute EN_OSC_COARSE @MAIN[0][44];
				attribute FACTORY_JF1 @[MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26], MAIN[1][25], MAIN[1][24]];
				attribute FACTORY_JF2 @[MAIN[1][23], MAIN[1][22], MAIN[1][21], MAIN[1][20], MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16]];
				attribute TEST_OSC @[MAIN[2][6], MAIN[2][5]] {
					_90 = 0b00,
					_180 = 0b01,
					_270 = 0b10,
					_360 = 0b11,
				}
				attribute ZD2_BY1 @MAIN[0][39];
				attribute V2_VBG_SEL @[MAIN[2][42], MAIN[2][41], MAIN[2][40]];
				attribute V2_VBG_PD @[MAIN[2][44], MAIN[2][43]];
				attribute ZD1_BY1 @MAIN[0][38];
				attribute RESET_PS_SEL @MAIN[0][37];
				attribute CFG_DLL_LP @[MAIN[0][27], MAIN[0][26], MAIN[0][25]];
				attribute CFG_DLL_PS @[MAIN[0][36], MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28]];
				attribute S3_EN_DUMMY_OSC @MAIN[0][40];
				attribute EN_OLD_OSCCTL @MAIN[0][16];
				attribute EN_PWCTL @MAIN[0][20];
				attribute EN_RELRST_B @MAIN[0][17];
				attribute EXTENDED_FLUSH_TIME @MAIN[0][43];
				attribute EXTENDED_HALT_TIME @MAIN[0][42];
				attribute EXTENDED_RUN_TIME @MAIN[0][41];
				attribute INVERT_ZD1_CUSTOM @MAIN[0][14];
				attribute LPON_B_DFS @[MAIN[0][19], MAIN[0][18]];
				attribute M1D1 @MAIN[0][23];
				attribute MIS1 @MAIN[0][22];
				attribute SEL_HSYNC_B @[MAIN[0][21], MAIN[0][24]];
				attribute SPLY_IDC @[MAIN[0][46], MAIN[0][45]];
				attribute TRIM_LP_B @MAIN[0][15];
				attribute VREG_PROBE @[MAIN[3][14], MAIN[3][46], MAIN[3][47], MAIN[3][54], MAIN[3][55]];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_SW {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[1][0][9];
				attribute OUT_CLK90_ENABLE @MAIN_C[1][0][11];
				attribute OUT_CLK180_ENABLE @MAIN_C[1][0][10];
				attribute OUT_CLK270_ENABLE @MAIN_C[1][0][12];
				attribute OUT_CLK2X_ENABLE @MAIN_C[1][0][33];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[1][0][34];
				attribute OUT_CLKDV_ENABLE @MAIN_C[1][0][35];
				attribute OUT_CLKFX_ENABLE @MAIN_S[0][18][7];
				attribute OUT_CONCUR_ENABLE @MAIN_S[0][18][6];
				attribute CLKDV_COUNT_MAX @[MAIN_C[1][0][58], MAIN_C[1][0][57], MAIN_C[1][0][49], MAIN_C[1][0][50]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[1][0][61], MAIN_C[1][0][62], MAIN_C[1][0][59], MAIN_C[1][0][60]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[1][0][55], MAIN_C[1][0][53], MAIN_C[1][0][54], MAIN_C[1][0][51]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[1][0][15], MAIN_C[1][0][17]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[1][0][16], MAIN_C[1][0][18]];
				attribute CLKDV_MODE @[MAIN_C[1][0][41]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[1][0][39], MAIN_C[1][0][38], MAIN_C[1][0][32], MAIN_C[1][0][29]];
				attribute CLKIN_IOB @MAIN_C[1][0][36];
				attribute CLKFB_IOB @MAIN_C[1][0][37];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[1][0][48];
				attribute CLK_FEEDBACK_2X @MAIN_C[1][0][43];
				attribute DLL_ENABLE @MAIN_C[2][0][0];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[2][18][17]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[0][18][12];
				attribute DFS_FEEDBACK @MAIN_S[0][18][43];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[0][18][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[2][18][40], MAIN_S[2][18][41], MAIN_S[2][18][44], MAIN_S[2][18][45], MAIN_S[2][18][48], MAIN_S[2][18][53], MAIN_S[2][18][55], MAIN_S[2][18][57]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[2][18][60];
				attribute PS_ENABLE @MAIN_C[1][0][40];
				attribute STARTUP_WAIT @MAIN_C[1][0][25];
				attribute PS_VARIABLE @MAIN_S[1][18][60];
				attribute S3E_REG_DFS_C @[MAIN_C[1][0][5], MAIN_C[1][0][7], MAIN_C[1][0][6]];
				attribute S3E_REG_DFS_S @[MAIN_S[0][18][32], MAIN_S[0][18][33], MAIN_S[0][18][37], MAIN_S[0][18][38], MAIN_S[0][18][39], MAIN_S[0][18][40], MAIN_S[0][18][41], MAIN_S[0][18][42], MAIN_S[0][18][45], MAIN_S[0][18][46], MAIN_S[0][18][47], MAIN_S[0][18][48], MAIN_S[0][18][49], MAIN_S[0][18][53], MAIN_S[0][18][54], MAIN_S[0][18][55], MAIN_S[0][18][57], MAIN_S[0][18][58], MAIN_S[0][18][59], MAIN_S[0][18][60], MAIN_S[0][18][61], MAIN_S[0][18][62], MAIN_S[0][18][63], MAIN_S[1][18][0], MAIN_S[1][18][1], MAIN_S[1][18][2], MAIN_S[1][18][5], MAIN_S[1][18][6], MAIN_S[1][18][7], MAIN_S[1][18][9], MAIN_S[1][18][10], MAIN_S[1][18][11], MAIN_S[1][18][12], MAIN_S[1][18][13], MAIN_S[1][18][14], MAIN_S[1][18][15], MAIN_S[1][18][16], MAIN_S[1][18][17], MAIN_S[1][18][18], MAIN_S[1][18][22], MAIN_S[1][18][23], MAIN_S[1][18][24], MAIN_S[1][18][25], MAIN_S[1][18][26], MAIN_S[1][18][27], MAIN_S[1][18][28], MAIN_S[1][18][29], MAIN_S[1][18][30], MAIN_S[1][18][31], MAIN_S[0][18][12], MAIN_S[0][18][6], MAIN_S[0][18][7], MAIN_S[0][18][44], MAIN_S[0][18][43], MAIN_S[0][18][4], MAIN_S[0][18][3], MAIN_S[0][18][5], MAIN_S[0][18][11], MAIN_S[0][18][10], MAIN_S[0][18][9], MAIN_S[0][18][13], MAIN_S[0][18][14], MAIN_S[0][18][15], MAIN_S[0][18][16], MAIN_S[0][18][17], MAIN_S[0][18][21], MAIN_S[0][18][22], MAIN_S[0][18][23], MAIN_S[0][18][24], MAIN_S[0][18][25], MAIN_S[0][18][26], MAIN_S[0][18][27], MAIN_S[0][18][28], MAIN_S[0][18][29], MAIN_S[0][18][30], MAIN_S[0][18][31]];
				attribute S3E_REG_DLL_C @[MAIN_C[1][0][26], MAIN_C[1][0][27], MAIN_C[1][0][28], MAIN_C[1][0][30], MAIN_C[1][0][45], MAIN_C[1][0][44], MAIN_C[1][0][35], MAIN_C[1][0][34], MAIN_C[1][0][33], MAIN_C[1][0][12], MAIN_C[1][0][11], MAIN_C[1][0][10], MAIN_C[1][0][9], MAIN_C[1][0][43], MAIN_C[1][0][41], MAIN_C[1][0][16], MAIN_C[1][0][18], MAIN_C[1][0][15], MAIN_C[1][0][17], MAIN_C[1][0][55], MAIN_C[1][0][53], MAIN_C[1][0][54], MAIN_C[1][0][51], MAIN_C[1][0][61], MAIN_C[1][0][62], MAIN_C[1][0][59], MAIN_C[1][0][60], MAIN_C[1][0][58], MAIN_C[1][0][57], MAIN_C[1][0][49], MAIN_C[1][0][50], MAIN_C[1][0][13]];
				attribute S3E_REG_DLL_S @[MAIN_S[2][18][20], MAIN_S[2][18][21], MAIN_S[2][18][24], MAIN_S[2][18][25], MAIN_S[2][18][40], MAIN_S[2][18][41], MAIN_S[2][18][44], MAIN_S[2][18][45], MAIN_S[2][18][48], MAIN_S[2][18][53], MAIN_S[2][18][55], MAIN_S[2][18][57], MAIN_S[2][18][60], MAIN_C[1][0][40], MAIN_S[1][18][57], MAIN_S[1][18][60], MAIN_S[1][18][61], MAIN_S[1][18][63], MAIN_S[2][18][1], MAIN_S[2][18][4], MAIN_S[2][18][5], MAIN_S[2][18][8], MAIN_S[2][18][9], MAIN_S[2][18][12], MAIN_S[2][18][13], MAIN_S[2][18][15], MAIN_S[2][18][17], MAIN_C[2][0][0], MAIN_S[2][18][28], MAIN_S[2][18][33], MAIN_S[2][18][36], MAIN_S[2][18][37]];
				attribute S3E_REG_INTERFACE @[MAIN_C[1][0][19], MAIN_C[1][0][20], MAIN_C[1][0][21], MAIN_C[1][0][22], MAIN_C[1][0][25], MAIN_C[1][0][24], MAIN_C[1][0][52], MAIN_C[1][0][36], MAIN_C[1][0][37], MAIN_C[1][0][39], MAIN_C[1][0][38], MAIN_C[1][0][32], MAIN_C[1][0][29], MAIN_C[1][0][23], MAIN_C[1][0][47], MAIN_C[1][0][48]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[0][18][13], MAIN_S[0][18][14], MAIN_S[0][18][15], MAIN_S[0][18][16], MAIN_S[0][18][17], MAIN_S[0][18][21], MAIN_S[0][18][22], MAIN_S[0][18][23]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[0][18][24], MAIN_S[0][18][25], MAIN_S[0][18][26], MAIN_S[0][18][27], MAIN_S[0][18][28], MAIN_S[0][18][29], MAIN_S[0][18][30], MAIN_S[0][18][31]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[1][0][13];
				attribute UNK_PERIOD_LF @[MAIN_S[1][18][57], MAIN_S[2][18][13]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[2][18][1]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_SE {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[1][18][9];
				attribute OUT_CLK90_ENABLE @MAIN_C[1][18][11];
				attribute OUT_CLK180_ENABLE @MAIN_C[1][18][10];
				attribute OUT_CLK270_ENABLE @MAIN_C[1][18][12];
				attribute OUT_CLK2X_ENABLE @MAIN_C[1][18][33];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[1][18][34];
				attribute OUT_CLKDV_ENABLE @MAIN_C[1][18][35];
				attribute OUT_CLKFX_ENABLE @MAIN_S[0][0][7];
				attribute OUT_CONCUR_ENABLE @MAIN_S[0][0][6];
				attribute CLKDV_COUNT_MAX @[MAIN_C[1][18][58], MAIN_C[1][18][57], MAIN_C[1][18][49], MAIN_C[1][18][50]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[1][18][61], MAIN_C[1][18][62], MAIN_C[1][18][59], MAIN_C[1][18][60]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[1][18][55], MAIN_C[1][18][53], MAIN_C[1][18][54], MAIN_C[1][18][51]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[1][18][15], MAIN_C[1][18][17]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[1][18][16], MAIN_C[1][18][18]];
				attribute CLKDV_MODE @[MAIN_C[1][18][41]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[1][18][39], MAIN_C[1][18][38], MAIN_C[1][18][32], MAIN_C[1][18][29]];
				attribute CLKIN_IOB @MAIN_C[1][18][36];
				attribute CLKFB_IOB @MAIN_C[1][18][37];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[1][18][48];
				attribute CLK_FEEDBACK_2X @MAIN_C[1][18][43];
				attribute DLL_ENABLE @MAIN_C[2][18][0];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[2][0][17]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[0][0][12];
				attribute DFS_FEEDBACK @MAIN_S[0][0][43];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[0][0][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[2][0][40], MAIN_S[2][0][41], MAIN_S[2][0][44], MAIN_S[2][0][45], MAIN_S[2][0][48], MAIN_S[2][0][53], MAIN_S[2][0][55], MAIN_S[2][0][57]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[2][0][60];
				attribute PS_ENABLE @MAIN_C[1][18][40];
				attribute STARTUP_WAIT @MAIN_C[1][18][25];
				attribute PS_VARIABLE @MAIN_S[1][0][60];
				attribute S3E_REG_DFS_C @[MAIN_C[1][18][5], MAIN_C[1][18][7], MAIN_C[1][18][6]];
				attribute S3E_REG_DFS_S @[MAIN_S[0][0][32], MAIN_S[0][0][33], MAIN_S[0][0][37], MAIN_S[0][0][38], MAIN_S[0][0][39], MAIN_S[0][0][40], MAIN_S[0][0][41], MAIN_S[0][0][42], MAIN_S[0][0][45], MAIN_S[0][0][46], MAIN_S[0][0][47], MAIN_S[0][0][48], MAIN_S[0][0][49], MAIN_S[0][0][53], MAIN_S[0][0][54], MAIN_S[0][0][55], MAIN_S[0][0][57], MAIN_S[0][0][58], MAIN_S[0][0][59], MAIN_S[0][0][60], MAIN_S[0][0][61], MAIN_S[0][0][62], MAIN_S[0][0][63], MAIN_S[1][0][0], MAIN_S[1][0][1], MAIN_S[1][0][2], MAIN_S[1][0][5], MAIN_S[1][0][6], MAIN_S[1][0][7], MAIN_S[1][0][9], MAIN_S[1][0][10], MAIN_S[1][0][11], MAIN_S[1][0][12], MAIN_S[1][0][13], MAIN_S[1][0][14], MAIN_S[1][0][15], MAIN_S[1][0][16], MAIN_S[1][0][17], MAIN_S[1][0][18], MAIN_S[1][0][22], MAIN_S[1][0][23], MAIN_S[1][0][24], MAIN_S[1][0][25], MAIN_S[1][0][26], MAIN_S[1][0][27], MAIN_S[1][0][28], MAIN_S[1][0][29], MAIN_S[1][0][30], MAIN_S[1][0][31], MAIN_S[0][0][12], MAIN_S[0][0][6], MAIN_S[0][0][7], MAIN_S[0][0][44], MAIN_S[0][0][43], MAIN_S[0][0][4], MAIN_S[0][0][3], MAIN_S[0][0][5], MAIN_S[0][0][11], MAIN_S[0][0][10], MAIN_S[0][0][9], MAIN_S[0][0][13], MAIN_S[0][0][14], MAIN_S[0][0][15], MAIN_S[0][0][16], MAIN_S[0][0][17], MAIN_S[0][0][21], MAIN_S[0][0][22], MAIN_S[0][0][23], MAIN_S[0][0][24], MAIN_S[0][0][25], MAIN_S[0][0][26], MAIN_S[0][0][27], MAIN_S[0][0][28], MAIN_S[0][0][29], MAIN_S[0][0][30], MAIN_S[0][0][31]];
				attribute S3E_REG_DLL_C @[MAIN_C[1][18][26], MAIN_C[1][18][27], MAIN_C[1][18][28], MAIN_C[1][18][30], MAIN_C[1][18][45], MAIN_C[1][18][44], MAIN_C[1][18][35], MAIN_C[1][18][34], MAIN_C[1][18][33], MAIN_C[1][18][12], MAIN_C[1][18][11], MAIN_C[1][18][10], MAIN_C[1][18][9], MAIN_C[1][18][43], MAIN_C[1][18][41], MAIN_C[1][18][16], MAIN_C[1][18][18], MAIN_C[1][18][15], MAIN_C[1][18][17], MAIN_C[1][18][55], MAIN_C[1][18][53], MAIN_C[1][18][54], MAIN_C[1][18][51], MAIN_C[1][18][61], MAIN_C[1][18][62], MAIN_C[1][18][59], MAIN_C[1][18][60], MAIN_C[1][18][58], MAIN_C[1][18][57], MAIN_C[1][18][49], MAIN_C[1][18][50], MAIN_C[1][18][13]];
				attribute S3E_REG_DLL_S @[MAIN_S[2][0][20], MAIN_S[2][0][21], MAIN_S[2][0][24], MAIN_S[2][0][25], MAIN_S[2][0][40], MAIN_S[2][0][41], MAIN_S[2][0][44], MAIN_S[2][0][45], MAIN_S[2][0][48], MAIN_S[2][0][53], MAIN_S[2][0][55], MAIN_S[2][0][57], MAIN_S[2][0][60], MAIN_C[1][18][40], MAIN_S[1][0][57], MAIN_S[1][0][60], MAIN_S[1][0][61], MAIN_S[1][0][63], MAIN_S[2][0][1], MAIN_S[2][0][4], MAIN_S[2][0][5], MAIN_S[2][0][8], MAIN_S[2][0][9], MAIN_S[2][0][12], MAIN_S[2][0][13], MAIN_S[2][0][15], MAIN_S[2][0][17], MAIN_C[2][18][0], MAIN_S[2][0][28], MAIN_S[2][0][33], MAIN_S[2][0][36], MAIN_S[2][0][37]];
				attribute S3E_REG_INTERFACE @[MAIN_C[1][18][19], MAIN_C[1][18][20], MAIN_C[1][18][21], MAIN_C[1][18][22], MAIN_C[1][18][25], MAIN_C[1][18][24], MAIN_C[1][18][52], MAIN_C[1][18][36], MAIN_C[1][18][37], MAIN_C[1][18][39], MAIN_C[1][18][38], MAIN_C[1][18][32], MAIN_C[1][18][29], MAIN_C[1][18][23], MAIN_C[1][18][47], MAIN_C[1][18][48]];
				attribute S3E_REG_VREG @[MAIN_C[3][18][46], MAIN_C[3][18][48], MAIN_C[3][18][53], MAIN_C[3][18][55], MAIN_C[3][18][57], MAIN_C[3][18][60], MAIN_C[3][18][32], MAIN_C[3][18][49], MAIN_C[3][18][52], MAIN_C[3][18][40], MAIN_C[3][18][38], MAIN_C[3][18][33], MAIN_C[3][18][36], MAIN_C[3][18][41], MAIN_C[2][18][15], MAIN_C[2][18][13], MAIN_C[2][18][12], MAIN_C[2][18][9], MAIN_C[3][18][44], MAIN_C[3][18][29]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[0][0][13], MAIN_S[0][0][14], MAIN_S[0][0][15], MAIN_S[0][0][16], MAIN_S[0][0][17], MAIN_S[0][0][21], MAIN_S[0][0][22], MAIN_S[0][0][23]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[0][0][24], MAIN_S[0][0][25], MAIN_S[0][0][26], MAIN_S[0][0][27], MAIN_S[0][0][28], MAIN_S[0][0][29], MAIN_S[0][0][30], MAIN_S[0][0][31]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[1][18][13];
				attribute S3E_VBG_SEL @[MAIN_C[2][18][15], MAIN_C[2][18][13], MAIN_C[2][18][12], MAIN_C[2][18][9]];
				attribute UNK_PERIOD_LF @[MAIN_S[1][0][57], MAIN_S[2][0][13]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[2][0][1]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_NW {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[3][0][54];
				attribute OUT_CLK90_ENABLE @MAIN_C[3][0][52];
				attribute OUT_CLK180_ENABLE @MAIN_C[3][0][53];
				attribute OUT_CLK270_ENABLE @MAIN_C[3][0][51];
				attribute OUT_CLK2X_ENABLE @MAIN_C[3][0][30];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[3][0][29];
				attribute OUT_CLKDV_ENABLE @MAIN_C[3][0][28];
				attribute OUT_CLKFX_ENABLE @MAIN_S[3][18][56];
				attribute OUT_CONCUR_ENABLE @MAIN_S[3][18][57];
				attribute CLKDV_COUNT_MAX @[MAIN_C[3][0][5], MAIN_C[3][0][6], MAIN_C[3][0][14], MAIN_C[3][0][13]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[3][0][2], MAIN_C[3][0][1], MAIN_C[3][0][4], MAIN_C[3][0][3]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[3][0][8], MAIN_C[3][0][10], MAIN_C[3][0][9], MAIN_C[3][0][12]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[3][0][48], MAIN_C[3][0][46]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[3][0][47], MAIN_C[3][0][45]];
				attribute CLKDV_MODE @[MAIN_C[3][0][22]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[3][0][24], MAIN_C[3][0][25], MAIN_C[3][0][31], MAIN_C[3][0][34]];
				attribute CLKIN_IOB @MAIN_C[3][0][27];
				attribute CLKFB_IOB @MAIN_C[3][0][26];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[3][0][15];
				attribute CLK_FEEDBACK_2X @MAIN_C[3][0][20];
				attribute DLL_ENABLE @MAIN_C[2][0][63];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[1][18][46]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[3][18][51];
				attribute DFS_FEEDBACK @MAIN_S[3][18][20];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[3][18][19]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[1][18][23], MAIN_S[1][18][22], MAIN_S[1][18][19], MAIN_S[1][18][18], MAIN_S[1][18][15], MAIN_S[1][18][10], MAIN_S[1][18][8], MAIN_S[1][18][6]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[1][18][3];
				attribute PS_ENABLE @MAIN_C[3][0][23];
				attribute STARTUP_WAIT @MAIN_C[3][0][38];
				attribute PS_VARIABLE @MAIN_S[2][18][3];
				attribute S3E_REG_DFS_C @[MAIN_C[3][0][58], MAIN_C[3][0][56], MAIN_C[3][0][57]];
				attribute S3E_REG_DFS_S @[MAIN_S[3][18][31], MAIN_S[3][18][30], MAIN_S[3][18][26], MAIN_S[3][18][25], MAIN_S[3][18][24], MAIN_S[3][18][23], MAIN_S[3][18][22], MAIN_S[3][18][21], MAIN_S[3][18][18], MAIN_S[3][18][17], MAIN_S[3][18][16], MAIN_S[3][18][15], MAIN_S[3][18][14], MAIN_S[3][18][10], MAIN_S[3][18][9], MAIN_S[3][18][8], MAIN_S[3][18][6], MAIN_S[3][18][5], MAIN_S[3][18][4], MAIN_S[3][18][3], MAIN_S[3][18][2], MAIN_S[3][18][1], MAIN_S[3][18][0], MAIN_S[2][18][63], MAIN_S[2][18][62], MAIN_S[2][18][61], MAIN_S[2][18][58], MAIN_S[2][18][57], MAIN_S[2][18][56], MAIN_S[2][18][54], MAIN_S[2][18][53], MAIN_S[2][18][52], MAIN_S[2][18][51], MAIN_S[2][18][50], MAIN_S[2][18][49], MAIN_S[2][18][48], MAIN_S[2][18][47], MAIN_S[2][18][46], MAIN_S[2][18][45], MAIN_S[2][18][41], MAIN_S[2][18][40], MAIN_S[2][18][39], MAIN_S[2][18][38], MAIN_S[2][18][37], MAIN_S[2][18][36], MAIN_S[2][18][35], MAIN_S[2][18][34], MAIN_S[2][18][33], MAIN_S[2][18][32], MAIN_S[3][18][51], MAIN_S[3][18][57], MAIN_S[3][18][56], MAIN_S[3][18][19], MAIN_S[3][18][20], MAIN_S[3][18][59], MAIN_S[3][18][60], MAIN_S[3][18][58], MAIN_S[3][18][52], MAIN_S[3][18][53], MAIN_S[3][18][54], MAIN_S[3][18][50], MAIN_S[3][18][49], MAIN_S[3][18][48], MAIN_S[3][18][47], MAIN_S[3][18][46], MAIN_S[3][18][42], MAIN_S[3][18][41], MAIN_S[3][18][40], MAIN_S[3][18][39], MAIN_S[3][18][38], MAIN_S[3][18][37], MAIN_S[3][18][36], MAIN_S[3][18][35], MAIN_S[3][18][34], MAIN_S[3][18][33], MAIN_S[3][18][32]];
				attribute S3E_REG_DLL_C @[MAIN_C[3][0][37], MAIN_C[3][0][36], MAIN_C[3][0][35], MAIN_C[3][0][33], MAIN_C[3][0][18], MAIN_C[3][0][19], MAIN_C[3][0][28], MAIN_C[3][0][29], MAIN_C[3][0][30], MAIN_C[3][0][51], MAIN_C[3][0][52], MAIN_C[3][0][53], MAIN_C[3][0][54], MAIN_C[3][0][20], MAIN_C[3][0][22], MAIN_C[3][0][47], MAIN_C[3][0][45], MAIN_C[3][0][48], MAIN_C[3][0][46], MAIN_C[3][0][8], MAIN_C[3][0][10], MAIN_C[3][0][9], MAIN_C[3][0][12], MAIN_C[3][0][2], MAIN_C[3][0][1], MAIN_C[3][0][4], MAIN_C[3][0][3], MAIN_C[3][0][5], MAIN_C[3][0][6], MAIN_C[3][0][14], MAIN_C[3][0][13], MAIN_C[3][0][50]];
				attribute S3E_REG_DLL_S @[MAIN_S[1][18][43], MAIN_S[1][18][42], MAIN_S[1][18][39], MAIN_S[1][18][38], MAIN_S[1][18][23], MAIN_S[1][18][22], MAIN_S[1][18][19], MAIN_S[1][18][18], MAIN_S[1][18][15], MAIN_S[1][18][10], MAIN_S[1][18][8], MAIN_S[1][18][6], MAIN_S[1][18][3], MAIN_C[3][0][23], MAIN_S[2][18][6], MAIN_S[2][18][3], MAIN_S[2][18][2], MAIN_S[2][18][0], MAIN_S[1][18][62], MAIN_S[1][18][59], MAIN_S[1][18][58], MAIN_S[1][18][55], MAIN_S[1][18][54], MAIN_S[1][18][51], MAIN_S[1][18][50], MAIN_S[1][18][48], MAIN_S[1][18][46], MAIN_C[2][0][63], MAIN_S[1][18][35], MAIN_S[1][18][30], MAIN_S[1][18][27], MAIN_S[1][18][26]];
				attribute S3E_REG_INTERFACE @[MAIN_C[3][0][44], MAIN_C[3][0][43], MAIN_C[3][0][42], MAIN_C[3][0][41], MAIN_C[3][0][38], MAIN_C[3][0][39], MAIN_C[3][0][11], MAIN_C[3][0][27], MAIN_C[3][0][26], MAIN_C[3][0][24], MAIN_C[3][0][25], MAIN_C[3][0][31], MAIN_C[3][0][34], MAIN_C[3][0][40], MAIN_C[3][0][16], MAIN_C[3][0][15]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[3][18][50], MAIN_S[3][18][49], MAIN_S[3][18][48], MAIN_S[3][18][47], MAIN_S[3][18][46], MAIN_S[3][18][42], MAIN_S[3][18][41], MAIN_S[3][18][40]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[3][18][39], MAIN_S[3][18][38], MAIN_S[3][18][37], MAIN_S[3][18][36], MAIN_S[3][18][35], MAIN_S[3][18][34], MAIN_S[3][18][33], MAIN_S[3][18][32]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[3][0][50];
				attribute UNK_PERIOD_LF @[MAIN_S[2][18][6], MAIN_S[1][18][50]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[1][18][62]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_NE {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[3][18][54];
				attribute OUT_CLK90_ENABLE @MAIN_C[3][18][52];
				attribute OUT_CLK180_ENABLE @MAIN_C[3][18][53];
				attribute OUT_CLK270_ENABLE @MAIN_C[3][18][51];
				attribute OUT_CLK2X_ENABLE @MAIN_C[3][18][30];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[3][18][29];
				attribute OUT_CLKDV_ENABLE @MAIN_C[3][18][28];
				attribute OUT_CLKFX_ENABLE @MAIN_S[3][0][56];
				attribute OUT_CONCUR_ENABLE @MAIN_S[3][0][57];
				attribute CLKDV_COUNT_MAX @[MAIN_C[3][18][5], MAIN_C[3][18][6], MAIN_C[3][18][14], MAIN_C[3][18][13]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[3][18][2], MAIN_C[3][18][1], MAIN_C[3][18][4], MAIN_C[3][18][3]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[3][18][8], MAIN_C[3][18][10], MAIN_C[3][18][9], MAIN_C[3][18][12]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[3][18][48], MAIN_C[3][18][46]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[3][18][47], MAIN_C[3][18][45]];
				attribute CLKDV_MODE @[MAIN_C[3][18][22]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[3][18][24], MAIN_C[3][18][25], MAIN_C[3][18][31], MAIN_C[3][18][34]];
				attribute CLKIN_IOB @MAIN_C[3][18][27];
				attribute CLKFB_IOB @MAIN_C[3][18][26];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[3][18][15];
				attribute CLK_FEEDBACK_2X @MAIN_C[3][18][20];
				attribute DLL_ENABLE @MAIN_C[2][18][63];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[1][0][46]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[3][0][51];
				attribute DFS_FEEDBACK @MAIN_S[3][0][20];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[3][0][19]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[1][0][23], MAIN_S[1][0][22], MAIN_S[1][0][19], MAIN_S[1][0][18], MAIN_S[1][0][15], MAIN_S[1][0][10], MAIN_S[1][0][8], MAIN_S[1][0][6]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[1][0][3];
				attribute PS_ENABLE @MAIN_C[3][18][23];
				attribute STARTUP_WAIT @MAIN_C[3][18][38];
				attribute PS_VARIABLE @MAIN_S[2][0][3];
				attribute S3E_REG_DFS_C @[MAIN_C[3][18][58], MAIN_C[3][18][56], MAIN_C[3][18][57]];
				attribute S3E_REG_DFS_S @[MAIN_S[3][0][31], MAIN_S[3][0][30], MAIN_S[3][0][26], MAIN_S[3][0][25], MAIN_S[3][0][24], MAIN_S[3][0][23], MAIN_S[3][0][22], MAIN_S[3][0][21], MAIN_S[3][0][18], MAIN_S[3][0][17], MAIN_S[3][0][16], MAIN_S[3][0][15], MAIN_S[3][0][14], MAIN_S[3][0][10], MAIN_S[3][0][9], MAIN_S[3][0][8], MAIN_S[3][0][6], MAIN_S[3][0][5], MAIN_S[3][0][4], MAIN_S[3][0][3], MAIN_S[3][0][2], MAIN_S[3][0][1], MAIN_S[3][0][0], MAIN_S[2][0][63], MAIN_S[2][0][62], MAIN_S[2][0][61], MAIN_S[2][0][58], MAIN_S[2][0][57], MAIN_S[2][0][56], MAIN_S[2][0][54], MAIN_S[2][0][53], MAIN_S[2][0][52], MAIN_S[2][0][51], MAIN_S[2][0][50], MAIN_S[2][0][49], MAIN_S[2][0][48], MAIN_S[2][0][47], MAIN_S[2][0][46], MAIN_S[2][0][45], MAIN_S[2][0][41], MAIN_S[2][0][40], MAIN_S[2][0][39], MAIN_S[2][0][38], MAIN_S[2][0][37], MAIN_S[2][0][36], MAIN_S[2][0][35], MAIN_S[2][0][34], MAIN_S[2][0][33], MAIN_S[2][0][32], MAIN_S[3][0][51], MAIN_S[3][0][57], MAIN_S[3][0][56], MAIN_S[3][0][19], MAIN_S[3][0][20], MAIN_S[3][0][59], MAIN_S[3][0][60], MAIN_S[3][0][58], MAIN_S[3][0][52], MAIN_S[3][0][53], MAIN_S[3][0][54], MAIN_S[3][0][50], MAIN_S[3][0][49], MAIN_S[3][0][48], MAIN_S[3][0][47], MAIN_S[3][0][46], MAIN_S[3][0][42], MAIN_S[3][0][41], MAIN_S[3][0][40], MAIN_S[3][0][39], MAIN_S[3][0][38], MAIN_S[3][0][37], MAIN_S[3][0][36], MAIN_S[3][0][35], MAIN_S[3][0][34], MAIN_S[3][0][33], MAIN_S[3][0][32]];
				attribute S3E_REG_DLL_C @[MAIN_C[3][18][37], MAIN_C[3][18][36], MAIN_C[3][18][35], MAIN_C[3][18][33], MAIN_C[3][18][18], MAIN_C[3][18][19], MAIN_C[3][18][28], MAIN_C[3][18][29], MAIN_C[3][18][30], MAIN_C[3][18][51], MAIN_C[3][18][52], MAIN_C[3][18][53], MAIN_C[3][18][54], MAIN_C[3][18][20], MAIN_C[3][18][22], MAIN_C[3][18][47], MAIN_C[3][18][45], MAIN_C[3][18][48], MAIN_C[3][18][46], MAIN_C[3][18][8], MAIN_C[3][18][10], MAIN_C[3][18][9], MAIN_C[3][18][12], MAIN_C[3][18][2], MAIN_C[3][18][1], MAIN_C[3][18][4], MAIN_C[3][18][3], MAIN_C[3][18][5], MAIN_C[3][18][6], MAIN_C[3][18][14], MAIN_C[3][18][13], MAIN_C[3][18][50]];
				attribute S3E_REG_DLL_S @[MAIN_S[1][0][43], MAIN_S[1][0][42], MAIN_S[1][0][39], MAIN_S[1][0][38], MAIN_S[1][0][23], MAIN_S[1][0][22], MAIN_S[1][0][19], MAIN_S[1][0][18], MAIN_S[1][0][15], MAIN_S[1][0][10], MAIN_S[1][0][8], MAIN_S[1][0][6], MAIN_S[1][0][3], MAIN_C[3][18][23], MAIN_S[2][0][6], MAIN_S[2][0][3], MAIN_S[2][0][2], MAIN_S[2][0][0], MAIN_S[1][0][62], MAIN_S[1][0][59], MAIN_S[1][0][58], MAIN_S[1][0][55], MAIN_S[1][0][54], MAIN_S[1][0][51], MAIN_S[1][0][50], MAIN_S[1][0][48], MAIN_S[1][0][46], MAIN_C[2][18][63], MAIN_S[1][0][35], MAIN_S[1][0][30], MAIN_S[1][0][27], MAIN_S[1][0][26]];
				attribute S3E_REG_INTERFACE @[MAIN_C[3][18][44], MAIN_C[3][18][43], MAIN_C[3][18][42], MAIN_C[3][18][41], MAIN_C[3][18][38], MAIN_C[3][18][39], MAIN_C[3][18][11], MAIN_C[3][18][27], MAIN_C[3][18][26], MAIN_C[3][18][24], MAIN_C[3][18][25], MAIN_C[3][18][31], MAIN_C[3][18][34], MAIN_C[3][18][40], MAIN_C[3][18][16], MAIN_C[3][18][15]];
				attribute S3E_REG_VREG @[MAIN_C[2][18][46], MAIN_C[2][18][48], MAIN_C[2][18][53], MAIN_C[2][18][55], MAIN_C[2][18][57], MAIN_C[2][18][60], MAIN_C[2][18][32], MAIN_C[2][18][49], MAIN_C[2][18][52], MAIN_C[2][18][40], MAIN_C[2][18][38], MAIN_C[2][18][33], MAIN_C[2][18][36], MAIN_C[2][18][41], MAIN_C[1][18][15], MAIN_C[1][18][13], MAIN_C[1][18][12], MAIN_C[1][18][9], MAIN_C[2][18][44], MAIN_C[2][18][29]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[3][0][50], MAIN_S[3][0][49], MAIN_S[3][0][48], MAIN_S[3][0][47], MAIN_S[3][0][46], MAIN_S[3][0][42], MAIN_S[3][0][41], MAIN_S[3][0][40]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[3][0][39], MAIN_S[3][0][38], MAIN_S[3][0][37], MAIN_S[3][0][36], MAIN_S[3][0][35], MAIN_S[3][0][34], MAIN_S[3][0][33], MAIN_S[3][0][32]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[3][18][50];
				attribute S3E_VBG_SEL @[MAIN_C[1][18][15], MAIN_C[1][18][13], MAIN_C[1][18][12], MAIN_C[1][18][9]];
				attribute UNK_PERIOD_LF @[MAIN_S[2][0][6], MAIN_S[1][0][50]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[1][0][62]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_WS {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[3][18][54];
				attribute OUT_CLK90_ENABLE @MAIN_C[3][18][52];
				attribute OUT_CLK180_ENABLE @MAIN_C[3][18][53];
				attribute OUT_CLK270_ENABLE @MAIN_C[3][18][51];
				attribute OUT_CLK2X_ENABLE @MAIN_C[3][18][30];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[3][18][29];
				attribute OUT_CLKDV_ENABLE @MAIN_C[3][18][28];
				attribute OUT_CLKFX_ENABLE @MAIN_S[3][0][56];
				attribute OUT_CONCUR_ENABLE @MAIN_S[3][0][57];
				attribute CLKDV_COUNT_MAX @[MAIN_C[3][18][5], MAIN_C[3][18][6], MAIN_C[3][18][14], MAIN_C[3][18][13]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[3][18][2], MAIN_C[3][18][1], MAIN_C[3][18][4], MAIN_C[3][18][3]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[3][18][8], MAIN_C[3][18][10], MAIN_C[3][18][9], MAIN_C[3][18][12]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[3][18][48], MAIN_C[3][18][46]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[3][18][47], MAIN_C[3][18][45]];
				attribute CLKDV_MODE @[MAIN_C[3][18][22]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[3][18][24], MAIN_C[3][18][25], MAIN_C[3][18][31], MAIN_C[3][18][34]];
				attribute CLKIN_IOB @MAIN_C[3][18][27];
				attribute CLKFB_IOB @MAIN_C[3][18][26];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[3][18][15];
				attribute CLK_FEEDBACK_2X @MAIN_C[3][18][20];
				attribute DLL_ENABLE @MAIN_C[2][18][63];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[1][0][46]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[3][0][51];
				attribute DFS_FEEDBACK @MAIN_S[3][0][20];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[3][0][19]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[1][0][23], MAIN_S[1][0][22], MAIN_S[1][0][19], MAIN_S[1][0][18], MAIN_S[1][0][15], MAIN_S[1][0][10], MAIN_S[1][0][8], MAIN_S[1][0][6]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[1][0][3];
				attribute PS_ENABLE @MAIN_C[3][18][23];
				attribute STARTUP_WAIT @MAIN_C[3][18][38];
				attribute PS_VARIABLE @MAIN_S[2][0][3];
				attribute S3E_REG_DFS_C @[MAIN_C[3][18][58], MAIN_C[3][18][56], MAIN_C[3][18][57]];
				attribute S3E_REG_DFS_S @[MAIN_S[3][0][31], MAIN_S[3][0][30], MAIN_S[3][0][26], MAIN_S[3][0][25], MAIN_S[3][0][24], MAIN_S[3][0][23], MAIN_S[3][0][22], MAIN_S[3][0][21], MAIN_S[3][0][18], MAIN_S[3][0][17], MAIN_S[3][0][16], MAIN_S[3][0][15], MAIN_S[3][0][14], MAIN_S[3][0][10], MAIN_S[3][0][9], MAIN_S[3][0][8], MAIN_S[3][0][6], MAIN_S[3][0][5], MAIN_S[3][0][4], MAIN_S[3][0][3], MAIN_S[3][0][2], MAIN_S[3][0][1], MAIN_S[3][0][0], MAIN_S[2][0][63], MAIN_S[2][0][62], MAIN_S[2][0][61], MAIN_S[2][0][58], MAIN_S[2][0][57], MAIN_S[2][0][56], MAIN_S[2][0][54], MAIN_S[2][0][53], MAIN_S[2][0][52], MAIN_S[2][0][51], MAIN_S[2][0][50], MAIN_S[2][0][49], MAIN_S[2][0][48], MAIN_S[2][0][47], MAIN_S[2][0][46], MAIN_S[2][0][45], MAIN_S[2][0][41], MAIN_S[2][0][40], MAIN_S[2][0][39], MAIN_S[2][0][38], MAIN_S[2][0][37], MAIN_S[2][0][36], MAIN_S[2][0][35], MAIN_S[2][0][34], MAIN_S[2][0][33], MAIN_S[2][0][32], MAIN_S[3][0][51], MAIN_S[3][0][57], MAIN_S[3][0][56], MAIN_S[3][0][19], MAIN_S[3][0][20], MAIN_S[3][0][59], MAIN_S[3][0][60], MAIN_S[3][0][58], MAIN_S[3][0][52], MAIN_S[3][0][53], MAIN_S[3][0][54], MAIN_S[3][0][50], MAIN_S[3][0][49], MAIN_S[3][0][48], MAIN_S[3][0][47], MAIN_S[3][0][46], MAIN_S[3][0][42], MAIN_S[3][0][41], MAIN_S[3][0][40], MAIN_S[3][0][39], MAIN_S[3][0][38], MAIN_S[3][0][37], MAIN_S[3][0][36], MAIN_S[3][0][35], MAIN_S[3][0][34], MAIN_S[3][0][33], MAIN_S[3][0][32]];
				attribute S3E_REG_DLL_C @[MAIN_C[3][18][37], MAIN_C[3][18][36], MAIN_C[3][18][35], MAIN_C[3][18][33], MAIN_C[3][18][18], MAIN_C[3][18][19], MAIN_C[3][18][28], MAIN_C[3][18][29], MAIN_C[3][18][30], MAIN_C[3][18][51], MAIN_C[3][18][52], MAIN_C[3][18][53], MAIN_C[3][18][54], MAIN_C[3][18][20], MAIN_C[3][18][22], MAIN_C[3][18][47], MAIN_C[3][18][45], MAIN_C[3][18][48], MAIN_C[3][18][46], MAIN_C[3][18][8], MAIN_C[3][18][10], MAIN_C[3][18][9], MAIN_C[3][18][12], MAIN_C[3][18][2], MAIN_C[3][18][1], MAIN_C[3][18][4], MAIN_C[3][18][3], MAIN_C[3][18][5], MAIN_C[3][18][6], MAIN_C[3][18][14], MAIN_C[3][18][13], MAIN_C[3][18][50]];
				attribute S3E_REG_DLL_S @[MAIN_S[1][0][43], MAIN_S[1][0][42], MAIN_S[1][0][39], MAIN_S[1][0][38], MAIN_S[1][0][23], MAIN_S[1][0][22], MAIN_S[1][0][19], MAIN_S[1][0][18], MAIN_S[1][0][15], MAIN_S[1][0][10], MAIN_S[1][0][8], MAIN_S[1][0][6], MAIN_S[1][0][3], MAIN_C[3][18][23], MAIN_S[2][0][6], MAIN_S[2][0][3], MAIN_S[2][0][2], MAIN_S[2][0][0], MAIN_S[1][0][62], MAIN_S[1][0][59], MAIN_S[1][0][58], MAIN_S[1][0][55], MAIN_S[1][0][54], MAIN_S[1][0][51], MAIN_S[1][0][50], MAIN_S[1][0][48], MAIN_S[1][0][46], MAIN_C[2][18][63], MAIN_S[1][0][35], MAIN_S[1][0][30], MAIN_S[1][0][27], MAIN_S[1][0][26]];
				attribute S3E_REG_INTERFACE @[MAIN_C[3][18][44], MAIN_C[3][18][43], MAIN_C[3][18][42], MAIN_C[3][18][41], MAIN_C[3][18][38], MAIN_C[3][18][39], MAIN_C[3][18][11], MAIN_C[3][18][27], MAIN_C[3][18][26], MAIN_C[3][18][24], MAIN_C[3][18][25], MAIN_C[3][18][31], MAIN_C[3][18][34], MAIN_C[3][18][40], MAIN_C[3][18][16], MAIN_C[3][18][15]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[3][0][50], MAIN_S[3][0][49], MAIN_S[3][0][48], MAIN_S[3][0][47], MAIN_S[3][0][46], MAIN_S[3][0][42], MAIN_S[3][0][41], MAIN_S[3][0][40]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[3][0][39], MAIN_S[3][0][38], MAIN_S[3][0][37], MAIN_S[3][0][36], MAIN_S[3][0][35], MAIN_S[3][0][34], MAIN_S[3][0][33], MAIN_S[3][0][32]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[3][18][50];
				attribute UNK_PERIOD_LF @[MAIN_S[2][0][6], MAIN_S[1][0][50]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[1][0][62]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_WN {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[1][18][9];
				attribute OUT_CLK90_ENABLE @MAIN_C[1][18][11];
				attribute OUT_CLK180_ENABLE @MAIN_C[1][18][10];
				attribute OUT_CLK270_ENABLE @MAIN_C[1][18][12];
				attribute OUT_CLK2X_ENABLE @MAIN_C[1][18][33];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[1][18][34];
				attribute OUT_CLKDV_ENABLE @MAIN_C[1][18][35];
				attribute OUT_CLKFX_ENABLE @MAIN_S[0][0][7];
				attribute OUT_CONCUR_ENABLE @MAIN_S[0][0][6];
				attribute CLKDV_COUNT_MAX @[MAIN_C[1][18][58], MAIN_C[1][18][57], MAIN_C[1][18][49], MAIN_C[1][18][50]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[1][18][61], MAIN_C[1][18][62], MAIN_C[1][18][59], MAIN_C[1][18][60]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[1][18][55], MAIN_C[1][18][53], MAIN_C[1][18][54], MAIN_C[1][18][51]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[1][18][15], MAIN_C[1][18][17]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[1][18][16], MAIN_C[1][18][18]];
				attribute CLKDV_MODE @[MAIN_C[1][18][41]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[1][18][39], MAIN_C[1][18][38], MAIN_C[1][18][32], MAIN_C[1][18][29]];
				attribute CLKIN_IOB @MAIN_C[1][18][36];
				attribute CLKFB_IOB @MAIN_C[1][18][37];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[1][18][48];
				attribute CLK_FEEDBACK_2X @MAIN_C[1][18][43];
				attribute DLL_ENABLE @MAIN_C[2][18][0];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[2][0][17]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[0][0][12];
				attribute DFS_FEEDBACK @MAIN_S[0][0][43];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[0][0][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[2][0][40], MAIN_S[2][0][41], MAIN_S[2][0][44], MAIN_S[2][0][45], MAIN_S[2][0][48], MAIN_S[2][0][53], MAIN_S[2][0][55], MAIN_S[2][0][57]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[2][0][60];
				attribute PS_ENABLE @MAIN_C[1][18][40];
				attribute STARTUP_WAIT @MAIN_C[1][18][25];
				attribute PS_VARIABLE @MAIN_S[1][0][60];
				attribute S3E_REG_DFS_C @[MAIN_C[1][18][5], MAIN_C[1][18][7], MAIN_C[1][18][6]];
				attribute S3E_REG_DFS_S @[MAIN_S[0][0][32], MAIN_S[0][0][33], MAIN_S[0][0][37], MAIN_S[0][0][38], MAIN_S[0][0][39], MAIN_S[0][0][40], MAIN_S[0][0][41], MAIN_S[0][0][42], MAIN_S[0][0][45], MAIN_S[0][0][46], MAIN_S[0][0][47], MAIN_S[0][0][48], MAIN_S[0][0][49], MAIN_S[0][0][53], MAIN_S[0][0][54], MAIN_S[0][0][55], MAIN_S[0][0][57], MAIN_S[0][0][58], MAIN_S[0][0][59], MAIN_S[0][0][60], MAIN_S[0][0][61], MAIN_S[0][0][62], MAIN_S[0][0][63], MAIN_S[1][0][0], MAIN_S[1][0][1], MAIN_S[1][0][2], MAIN_S[1][0][5], MAIN_S[1][0][6], MAIN_S[1][0][7], MAIN_S[1][0][9], MAIN_S[1][0][10], MAIN_S[1][0][11], MAIN_S[1][0][12], MAIN_S[1][0][13], MAIN_S[1][0][14], MAIN_S[1][0][15], MAIN_S[1][0][16], MAIN_S[1][0][17], MAIN_S[1][0][18], MAIN_S[1][0][22], MAIN_S[1][0][23], MAIN_S[1][0][24], MAIN_S[1][0][25], MAIN_S[1][0][26], MAIN_S[1][0][27], MAIN_S[1][0][28], MAIN_S[1][0][29], MAIN_S[1][0][30], MAIN_S[1][0][31], MAIN_S[0][0][12], MAIN_S[0][0][6], MAIN_S[0][0][7], MAIN_S[0][0][44], MAIN_S[0][0][43], MAIN_S[0][0][4], MAIN_S[0][0][3], MAIN_S[0][0][5], MAIN_S[0][0][11], MAIN_S[0][0][10], MAIN_S[0][0][9], MAIN_S[0][0][13], MAIN_S[0][0][14], MAIN_S[0][0][15], MAIN_S[0][0][16], MAIN_S[0][0][17], MAIN_S[0][0][21], MAIN_S[0][0][22], MAIN_S[0][0][23], MAIN_S[0][0][24], MAIN_S[0][0][25], MAIN_S[0][0][26], MAIN_S[0][0][27], MAIN_S[0][0][28], MAIN_S[0][0][29], MAIN_S[0][0][30], MAIN_S[0][0][31]];
				attribute S3E_REG_DLL_C @[MAIN_C[1][18][26], MAIN_C[1][18][27], MAIN_C[1][18][28], MAIN_C[1][18][30], MAIN_C[1][18][45], MAIN_C[1][18][44], MAIN_C[1][18][35], MAIN_C[1][18][34], MAIN_C[1][18][33], MAIN_C[1][18][12], MAIN_C[1][18][11], MAIN_C[1][18][10], MAIN_C[1][18][9], MAIN_C[1][18][43], MAIN_C[1][18][41], MAIN_C[1][18][16], MAIN_C[1][18][18], MAIN_C[1][18][15], MAIN_C[1][18][17], MAIN_C[1][18][55], MAIN_C[1][18][53], MAIN_C[1][18][54], MAIN_C[1][18][51], MAIN_C[1][18][61], MAIN_C[1][18][62], MAIN_C[1][18][59], MAIN_C[1][18][60], MAIN_C[1][18][58], MAIN_C[1][18][57], MAIN_C[1][18][49], MAIN_C[1][18][50], MAIN_C[1][18][13]];
				attribute S3E_REG_DLL_S @[MAIN_S[2][0][20], MAIN_S[2][0][21], MAIN_S[2][0][24], MAIN_S[2][0][25], MAIN_S[2][0][40], MAIN_S[2][0][41], MAIN_S[2][0][44], MAIN_S[2][0][45], MAIN_S[2][0][48], MAIN_S[2][0][53], MAIN_S[2][0][55], MAIN_S[2][0][57], MAIN_S[2][0][60], MAIN_C[1][18][40], MAIN_S[1][0][57], MAIN_S[1][0][60], MAIN_S[1][0][61], MAIN_S[1][0][63], MAIN_S[2][0][1], MAIN_S[2][0][4], MAIN_S[2][0][5], MAIN_S[2][0][8], MAIN_S[2][0][9], MAIN_S[2][0][12], MAIN_S[2][0][13], MAIN_S[2][0][15], MAIN_S[2][0][17], MAIN_C[2][18][0], MAIN_S[2][0][28], MAIN_S[2][0][33], MAIN_S[2][0][36], MAIN_S[2][0][37]];
				attribute S3E_REG_INTERFACE @[MAIN_C[1][18][19], MAIN_C[1][18][20], MAIN_C[1][18][21], MAIN_C[1][18][22], MAIN_C[1][18][25], MAIN_C[1][18][24], MAIN_C[1][18][52], MAIN_C[1][18][36], MAIN_C[1][18][37], MAIN_C[1][18][39], MAIN_C[1][18][38], MAIN_C[1][18][32], MAIN_C[1][18][29], MAIN_C[1][18][23], MAIN_C[1][18][47], MAIN_C[1][18][48]];
				attribute S3E_REG_VREG @[MAIN_C[3][18][46], MAIN_C[3][18][48], MAIN_C[3][18][53], MAIN_C[3][18][55], MAIN_C[3][18][57], MAIN_C[3][18][60], MAIN_C[3][18][32], MAIN_C[3][18][49], MAIN_C[3][18][52], MAIN_C[3][18][40], MAIN_C[3][18][38], MAIN_C[3][18][33], MAIN_C[3][18][36], MAIN_C[3][18][41], MAIN_C[2][18][15], MAIN_C[2][18][13], MAIN_C[2][18][12], MAIN_C[2][18][9], MAIN_C[3][18][44], MAIN_C[3][18][29]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[0][0][13], MAIN_S[0][0][14], MAIN_S[0][0][15], MAIN_S[0][0][16], MAIN_S[0][0][17], MAIN_S[0][0][21], MAIN_S[0][0][22], MAIN_S[0][0][23]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[0][0][24], MAIN_S[0][0][25], MAIN_S[0][0][26], MAIN_S[0][0][27], MAIN_S[0][0][28], MAIN_S[0][0][29], MAIN_S[0][0][30], MAIN_S[0][0][31]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[1][18][13];
				attribute S3E_VBG_SEL @[MAIN_C[2][18][15], MAIN_C[2][18][13], MAIN_C[2][18][12], MAIN_C[2][18][9]];
				attribute UNK_PERIOD_LF @[MAIN_S[1][0][57], MAIN_S[2][0][13]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[2][0][1]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_ES {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[3][0][54];
				attribute OUT_CLK90_ENABLE @MAIN_C[3][0][52];
				attribute OUT_CLK180_ENABLE @MAIN_C[3][0][53];
				attribute OUT_CLK270_ENABLE @MAIN_C[3][0][51];
				attribute OUT_CLK2X_ENABLE @MAIN_C[3][0][30];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[3][0][29];
				attribute OUT_CLKDV_ENABLE @MAIN_C[3][0][28];
				attribute OUT_CLKFX_ENABLE @MAIN_S[3][18][56];
				attribute OUT_CONCUR_ENABLE @MAIN_S[3][18][57];
				attribute CLKDV_COUNT_MAX @[MAIN_C[3][0][5], MAIN_C[3][0][6], MAIN_C[3][0][14], MAIN_C[3][0][13]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[3][0][2], MAIN_C[3][0][1], MAIN_C[3][0][4], MAIN_C[3][0][3]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[3][0][8], MAIN_C[3][0][10], MAIN_C[3][0][9], MAIN_C[3][0][12]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[3][0][48], MAIN_C[3][0][46]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[3][0][47], MAIN_C[3][0][45]];
				attribute CLKDV_MODE @[MAIN_C[3][0][22]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[3][0][24], MAIN_C[3][0][25], MAIN_C[3][0][31], MAIN_C[3][0][34]];
				attribute CLKIN_IOB @MAIN_C[3][0][27];
				attribute CLKFB_IOB @MAIN_C[3][0][26];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[3][0][15];
				attribute CLK_FEEDBACK_2X @MAIN_C[3][0][20];
				attribute DLL_ENABLE @MAIN_C[2][0][63];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[1][18][46]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[3][18][51];
				attribute DFS_FEEDBACK @MAIN_S[3][18][20];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[3][18][19]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[1][18][23], MAIN_S[1][18][22], MAIN_S[1][18][19], MAIN_S[1][18][18], MAIN_S[1][18][15], MAIN_S[1][18][10], MAIN_S[1][18][8], MAIN_S[1][18][6]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[1][18][3];
				attribute PS_ENABLE @MAIN_C[3][0][23];
				attribute STARTUP_WAIT @MAIN_C[3][0][38];
				attribute PS_VARIABLE @MAIN_S[2][18][3];
				attribute S3E_REG_DFS_C @[MAIN_C[3][0][58], MAIN_C[3][0][56], MAIN_C[3][0][57]];
				attribute S3E_REG_DFS_S @[MAIN_S[3][18][31], MAIN_S[3][18][30], MAIN_S[3][18][26], MAIN_S[3][18][25], MAIN_S[3][18][24], MAIN_S[3][18][23], MAIN_S[3][18][22], MAIN_S[3][18][21], MAIN_S[3][18][18], MAIN_S[3][18][17], MAIN_S[3][18][16], MAIN_S[3][18][15], MAIN_S[3][18][14], MAIN_S[3][18][10], MAIN_S[3][18][9], MAIN_S[3][18][8], MAIN_S[3][18][6], MAIN_S[3][18][5], MAIN_S[3][18][4], MAIN_S[3][18][3], MAIN_S[3][18][2], MAIN_S[3][18][1], MAIN_S[3][18][0], MAIN_S[2][18][63], MAIN_S[2][18][62], MAIN_S[2][18][61], MAIN_S[2][18][58], MAIN_S[2][18][57], MAIN_S[2][18][56], MAIN_S[2][18][54], MAIN_S[2][18][53], MAIN_S[2][18][52], MAIN_S[2][18][51], MAIN_S[2][18][50], MAIN_S[2][18][49], MAIN_S[2][18][48], MAIN_S[2][18][47], MAIN_S[2][18][46], MAIN_S[2][18][45], MAIN_S[2][18][41], MAIN_S[2][18][40], MAIN_S[2][18][39], MAIN_S[2][18][38], MAIN_S[2][18][37], MAIN_S[2][18][36], MAIN_S[2][18][35], MAIN_S[2][18][34], MAIN_S[2][18][33], MAIN_S[2][18][32], MAIN_S[3][18][51], MAIN_S[3][18][57], MAIN_S[3][18][56], MAIN_S[3][18][19], MAIN_S[3][18][20], MAIN_S[3][18][59], MAIN_S[3][18][60], MAIN_S[3][18][58], MAIN_S[3][18][52], MAIN_S[3][18][53], MAIN_S[3][18][54], MAIN_S[3][18][50], MAIN_S[3][18][49], MAIN_S[3][18][48], MAIN_S[3][18][47], MAIN_S[3][18][46], MAIN_S[3][18][42], MAIN_S[3][18][41], MAIN_S[3][18][40], MAIN_S[3][18][39], MAIN_S[3][18][38], MAIN_S[3][18][37], MAIN_S[3][18][36], MAIN_S[3][18][35], MAIN_S[3][18][34], MAIN_S[3][18][33], MAIN_S[3][18][32]];
				attribute S3E_REG_DLL_C @[MAIN_C[3][0][37], MAIN_C[3][0][36], MAIN_C[3][0][35], MAIN_C[3][0][33], MAIN_C[3][0][18], MAIN_C[3][0][19], MAIN_C[3][0][28], MAIN_C[3][0][29], MAIN_C[3][0][30], MAIN_C[3][0][51], MAIN_C[3][0][52], MAIN_C[3][0][53], MAIN_C[3][0][54], MAIN_C[3][0][20], MAIN_C[3][0][22], MAIN_C[3][0][47], MAIN_C[3][0][45], MAIN_C[3][0][48], MAIN_C[3][0][46], MAIN_C[3][0][8], MAIN_C[3][0][10], MAIN_C[3][0][9], MAIN_C[3][0][12], MAIN_C[3][0][2], MAIN_C[3][0][1], MAIN_C[3][0][4], MAIN_C[3][0][3], MAIN_C[3][0][5], MAIN_C[3][0][6], MAIN_C[3][0][14], MAIN_C[3][0][13], MAIN_C[3][0][50]];
				attribute S3E_REG_DLL_S @[MAIN_S[1][18][43], MAIN_S[1][18][42], MAIN_S[1][18][39], MAIN_S[1][18][38], MAIN_S[1][18][23], MAIN_S[1][18][22], MAIN_S[1][18][19], MAIN_S[1][18][18], MAIN_S[1][18][15], MAIN_S[1][18][10], MAIN_S[1][18][8], MAIN_S[1][18][6], MAIN_S[1][18][3], MAIN_C[3][0][23], MAIN_S[2][18][6], MAIN_S[2][18][3], MAIN_S[2][18][2], MAIN_S[2][18][0], MAIN_S[1][18][62], MAIN_S[1][18][59], MAIN_S[1][18][58], MAIN_S[1][18][55], MAIN_S[1][18][54], MAIN_S[1][18][51], MAIN_S[1][18][50], MAIN_S[1][18][48], MAIN_S[1][18][46], MAIN_C[2][0][63], MAIN_S[1][18][35], MAIN_S[1][18][30], MAIN_S[1][18][27], MAIN_S[1][18][26]];
				attribute S3E_REG_INTERFACE @[MAIN_C[3][0][44], MAIN_C[3][0][43], MAIN_C[3][0][42], MAIN_C[3][0][41], MAIN_C[3][0][38], MAIN_C[3][0][39], MAIN_C[3][0][11], MAIN_C[3][0][27], MAIN_C[3][0][26], MAIN_C[3][0][24], MAIN_C[3][0][25], MAIN_C[3][0][31], MAIN_C[3][0][34], MAIN_C[3][0][40], MAIN_C[3][0][16], MAIN_C[3][0][15]];
				attribute S3E_REG_VREG @[MAIN_C[2][0][46], MAIN_C[2][0][48], MAIN_C[2][0][53], MAIN_C[2][0][55], MAIN_C[2][0][57], MAIN_C[2][0][60], MAIN_C[2][0][32], MAIN_C[2][0][49], MAIN_C[2][0][52], MAIN_C[2][0][40], MAIN_C[2][0][38], MAIN_C[2][0][33], MAIN_C[2][0][36], MAIN_C[2][0][41], MAIN_C[1][0][15], MAIN_C[1][0][13], MAIN_C[1][0][12], MAIN_C[1][0][9], MAIN_C[2][0][44], MAIN_C[2][0][29]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[3][18][50], MAIN_S[3][18][49], MAIN_S[3][18][48], MAIN_S[3][18][47], MAIN_S[3][18][46], MAIN_S[3][18][42], MAIN_S[3][18][41], MAIN_S[3][18][40]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[3][18][39], MAIN_S[3][18][38], MAIN_S[3][18][37], MAIN_S[3][18][36], MAIN_S[3][18][35], MAIN_S[3][18][34], MAIN_S[3][18][33], MAIN_S[3][18][32]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[3][0][50];
				attribute S3E_VBG_SEL @[MAIN_C[1][0][15], MAIN_C[1][0][13], MAIN_C[1][0][12], MAIN_C[1][0][9]];
				attribute UNK_PERIOD_LF @[MAIN_S[2][18][6], MAIN_S[1][18][50]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[1][18][62]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class DCM_S3E_EN {
			cell CELL;
			bitrect MAIN_C[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_C[3]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[0]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[1]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[2]: Vertical (rev 19, rev 64);
			bitrect MAIN_S[3]: Vertical (rev 19, rev 64);

			bel DCM {
				input CLKIN = IMUX_CLK_OPTINV[2];
				input CLKFB = IMUX_CLK_OPTINV[3];
				input RST = ^IMUX_DATA[19] @!MAIN_C[0][3][25];
				input PSCLK = IMUX_CLK_OPTINV[1];
				input PSEN = ^IMUX_DATA[17] @!MAIN_C[0][3][12];
				input PSINCDEC = ^IMUX_DATA[18] @!MAIN_C[0][3][54];
				input STSADRS[0] = ^IMUX_DATA[27] @!MAIN_C[0][3][24];
				input STSADRS[1] = ^IMUX_DATA[20] @!MAIN_C[0][3][4];
				input STSADRS[2] = ^IMUX_DATA[21] @!MAIN_C[0][3][51];
				input STSADRS[3] = ^IMUX_DATA[22] @!MAIN_C[0][3][15];
				input STSADRS[4] = ^IMUX_DATA[23] @!MAIN_C[0][3][61];
				input FREEZEDLL = ^IMUX_DATA[25] @!MAIN_C[0][3][11];
				input FREEZEDFS = ^IMUX_DATA[26] @!MAIN_C[0][3][55];
				input DSSEN = IMUX_DATA[16];
				input CTLMODE = ^IMUX_DATA[24] @!MAIN_C[0][3][44];
				input CTLGO = ^IMUX_DATA[31] @!MAIN_C[0][3][62];
				input CTLOSC1 = ^IMUX_DATA[30] @!MAIN_C[0][3][13];
				input CTLOSC2 = ^IMUX_DATA[29] @!MAIN_C[0][3][52];
				input CTLSEL[0] = ^IMUX_DATA[2] @!MAIN_C[0][3][53];
				input CTLSEL[1] = ^IMUX_DATA[3] @!MAIN_C[0][3][19];
				input CTLSEL[2] = ^IMUX_DATA[28] @!MAIN_C[0][3][5];
				output CLK0 = OUT_FAN[3];
				output CLK90 = OUT_FAN[2];
				output CLK180 = OUT_FAN[1];
				output CLK270 = OUT_FAN[0];
				output CLK2X = OUT_FAN[7];
				output CLK2X180 = OUT_FAN[6];
				output CLKDV = OUT_SEC[3];
				output CLKFX = OUT_FAN[5];
				output CLKFX180 = OUT_FAN[4];
				output CONCUR = OUT_SEC[1];
				output LOCKED = OUT_SEC[2];
				output PSDONE = OUT_SEC[0];
				output STATUS[0] = OUT_SEC[8];
				output STATUS[1] = OUT_SEC[9];
				output STATUS[2] = OUT_SEC[10];
				output STATUS[3] = OUT_SEC[11];
				output STATUS[4] = OUT_SEC[4];
				output STATUS[5] = OUT_SEC[5];
				output STATUS[6] = OUT_SEC[6];
				output STATUS[7] = OUT_SEC[7];
				attribute OUT_CLK0_ENABLE @MAIN_C[1][0][9];
				attribute OUT_CLK90_ENABLE @MAIN_C[1][0][11];
				attribute OUT_CLK180_ENABLE @MAIN_C[1][0][10];
				attribute OUT_CLK270_ENABLE @MAIN_C[1][0][12];
				attribute OUT_CLK2X_ENABLE @MAIN_C[1][0][33];
				attribute OUT_CLK2X180_ENABLE @MAIN_C[1][0][34];
				attribute OUT_CLKDV_ENABLE @MAIN_C[1][0][35];
				attribute OUT_CLKFX_ENABLE @MAIN_S[0][18][7];
				attribute OUT_CONCUR_ENABLE @MAIN_S[0][18][6];
				attribute CLKDV_COUNT_MAX @[MAIN_C[1][0][58], MAIN_C[1][0][57], MAIN_C[1][0][49], MAIN_C[1][0][50]];
				attribute CLKDV_COUNT_FALL @[MAIN_C[1][0][61], MAIN_C[1][0][62], MAIN_C[1][0][59], MAIN_C[1][0][60]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN_C[1][0][55], MAIN_C[1][0][53], MAIN_C[1][0][54], MAIN_C[1][0][51]];
				attribute CLKDV_PHASE_RISE @[MAIN_C[1][0][15], MAIN_C[1][0][17]];
				attribute CLKDV_PHASE_FALL @[MAIN_C[1][0][16], MAIN_C[1][0][18]];
				attribute CLKDV_MODE @[MAIN_C[1][0][41]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN_C[1][0][39], MAIN_C[1][0][38], MAIN_C[1][0][32], MAIN_C[1][0][29]];
				attribute CLKIN_IOB @MAIN_C[1][0][36];
				attribute CLKFB_IOB @MAIN_C[1][0][37];
				attribute CLKIN_DIVIDE_BY_2 @MAIN_C[1][0][48];
				attribute CLK_FEEDBACK_2X @MAIN_C[1][0][43];
				attribute DLL_ENABLE @MAIN_C[2][0][0];
				attribute DLL_FREQUENCY_MODE @[MAIN_S[2][18][17]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN_S[0][18][12];
				attribute DFS_FEEDBACK @MAIN_S[0][18][43];
				attribute DFS_FREQUENCY_MODE @[MAIN_S[0][18][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN_S[2][18][40], MAIN_S[2][18][41], MAIN_S[2][18][44], MAIN_S[2][18][45], MAIN_S[2][18][48], MAIN_S[2][18][53], MAIN_S[2][18][55], MAIN_S[2][18][57]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN_S[2][18][60];
				attribute PS_ENABLE @MAIN_C[1][0][40];
				attribute STARTUP_WAIT @MAIN_C[1][0][25];
				attribute PS_VARIABLE @MAIN_S[1][18][60];
				attribute S3E_REG_DFS_C @[MAIN_C[1][0][5], MAIN_C[1][0][7], MAIN_C[1][0][6]];
				attribute S3E_REG_DFS_S @[MAIN_S[0][18][32], MAIN_S[0][18][33], MAIN_S[0][18][37], MAIN_S[0][18][38], MAIN_S[0][18][39], MAIN_S[0][18][40], MAIN_S[0][18][41], MAIN_S[0][18][42], MAIN_S[0][18][45], MAIN_S[0][18][46], MAIN_S[0][18][47], MAIN_S[0][18][48], MAIN_S[0][18][49], MAIN_S[0][18][53], MAIN_S[0][18][54], MAIN_S[0][18][55], MAIN_S[0][18][57], MAIN_S[0][18][58], MAIN_S[0][18][59], MAIN_S[0][18][60], MAIN_S[0][18][61], MAIN_S[0][18][62], MAIN_S[0][18][63], MAIN_S[1][18][0], MAIN_S[1][18][1], MAIN_S[1][18][2], MAIN_S[1][18][5], MAIN_S[1][18][6], MAIN_S[1][18][7], MAIN_S[1][18][9], MAIN_S[1][18][10], MAIN_S[1][18][11], MAIN_S[1][18][12], MAIN_S[1][18][13], MAIN_S[1][18][14], MAIN_S[1][18][15], MAIN_S[1][18][16], MAIN_S[1][18][17], MAIN_S[1][18][18], MAIN_S[1][18][22], MAIN_S[1][18][23], MAIN_S[1][18][24], MAIN_S[1][18][25], MAIN_S[1][18][26], MAIN_S[1][18][27], MAIN_S[1][18][28], MAIN_S[1][18][29], MAIN_S[1][18][30], MAIN_S[1][18][31], MAIN_S[0][18][12], MAIN_S[0][18][6], MAIN_S[0][18][7], MAIN_S[0][18][44], MAIN_S[0][18][43], MAIN_S[0][18][4], MAIN_S[0][18][3], MAIN_S[0][18][5], MAIN_S[0][18][11], MAIN_S[0][18][10], MAIN_S[0][18][9], MAIN_S[0][18][13], MAIN_S[0][18][14], MAIN_S[0][18][15], MAIN_S[0][18][16], MAIN_S[0][18][17], MAIN_S[0][18][21], MAIN_S[0][18][22], MAIN_S[0][18][23], MAIN_S[0][18][24], MAIN_S[0][18][25], MAIN_S[0][18][26], MAIN_S[0][18][27], MAIN_S[0][18][28], MAIN_S[0][18][29], MAIN_S[0][18][30], MAIN_S[0][18][31]];
				attribute S3E_REG_DLL_C @[MAIN_C[1][0][26], MAIN_C[1][0][27], MAIN_C[1][0][28], MAIN_C[1][0][30], MAIN_C[1][0][45], MAIN_C[1][0][44], MAIN_C[1][0][35], MAIN_C[1][0][34], MAIN_C[1][0][33], MAIN_C[1][0][12], MAIN_C[1][0][11], MAIN_C[1][0][10], MAIN_C[1][0][9], MAIN_C[1][0][43], MAIN_C[1][0][41], MAIN_C[1][0][16], MAIN_C[1][0][18], MAIN_C[1][0][15], MAIN_C[1][0][17], MAIN_C[1][0][55], MAIN_C[1][0][53], MAIN_C[1][0][54], MAIN_C[1][0][51], MAIN_C[1][0][61], MAIN_C[1][0][62], MAIN_C[1][0][59], MAIN_C[1][0][60], MAIN_C[1][0][58], MAIN_C[1][0][57], MAIN_C[1][0][49], MAIN_C[1][0][50], MAIN_C[1][0][13]];
				attribute S3E_REG_DLL_S @[MAIN_S[2][18][20], MAIN_S[2][18][21], MAIN_S[2][18][24], MAIN_S[2][18][25], MAIN_S[2][18][40], MAIN_S[2][18][41], MAIN_S[2][18][44], MAIN_S[2][18][45], MAIN_S[2][18][48], MAIN_S[2][18][53], MAIN_S[2][18][55], MAIN_S[2][18][57], MAIN_S[2][18][60], MAIN_C[1][0][40], MAIN_S[1][18][57], MAIN_S[1][18][60], MAIN_S[1][18][61], MAIN_S[1][18][63], MAIN_S[2][18][1], MAIN_S[2][18][4], MAIN_S[2][18][5], MAIN_S[2][18][8], MAIN_S[2][18][9], MAIN_S[2][18][12], MAIN_S[2][18][13], MAIN_S[2][18][15], MAIN_S[2][18][17], MAIN_C[2][0][0], MAIN_S[2][18][28], MAIN_S[2][18][33], MAIN_S[2][18][36], MAIN_S[2][18][37]];
				attribute S3E_REG_INTERFACE @[MAIN_C[1][0][19], MAIN_C[1][0][20], MAIN_C[1][0][21], MAIN_C[1][0][22], MAIN_C[1][0][25], MAIN_C[1][0][24], MAIN_C[1][0][52], MAIN_C[1][0][36], MAIN_C[1][0][37], MAIN_C[1][0][39], MAIN_C[1][0][38], MAIN_C[1][0][32], MAIN_C[1][0][29], MAIN_C[1][0][23], MAIN_C[1][0][47], MAIN_C[1][0][48]];
				attribute S3E_CLKFX_MULTIPLY @[MAIN_S[0][18][13], MAIN_S[0][18][14], MAIN_S[0][18][15], MAIN_S[0][18][16], MAIN_S[0][18][17], MAIN_S[0][18][21], MAIN_S[0][18][22], MAIN_S[0][18][23]];
				attribute S3E_CLKFX_DIVIDE @[MAIN_S[0][18][24], MAIN_S[0][18][25], MAIN_S[0][18][26], MAIN_S[0][18][27], MAIN_S[0][18][28], MAIN_S[0][18][29], MAIN_S[0][18][30], MAIN_S[0][18][31]];
				attribute S3E_DUTY_CYCLE_CORRECTION @MAIN_C[1][0][13];
				attribute UNK_PERIOD_LF @[MAIN_S[1][18][57], MAIN_S[2][18][13]];
				attribute UNK_PERIOD_NOT_HF @[MAIN_S[2][18][1]];
			}

			switchbox DCM_INT {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}

			// wire IMUX_CLK_OPTINV[1]             DCM.PSCLK
			// wire IMUX_CLK_OPTINV[2]             DCM.CLKIN
			// wire IMUX_CLK_OPTINV[3]             DCM.CLKFB
			// wire IMUX_DATA[2]                   DCM.CTLSEL[0]
			// wire IMUX_DATA[3]                   DCM.CTLSEL[1]
			// wire IMUX_DATA[16]                  DCM.DSSEN
			// wire IMUX_DATA[17]                  DCM.PSEN
			// wire IMUX_DATA[18]                  DCM.PSINCDEC
			// wire IMUX_DATA[19]                  DCM.RST
			// wire IMUX_DATA[20]                  DCM.STSADRS[1]
			// wire IMUX_DATA[21]                  DCM.STSADRS[2]
			// wire IMUX_DATA[22]                  DCM.STSADRS[3]
			// wire IMUX_DATA[23]                  DCM.STSADRS[4]
			// wire IMUX_DATA[24]                  DCM.CTLMODE
			// wire IMUX_DATA[25]                  DCM.FREEZEDLL
			// wire IMUX_DATA[26]                  DCM.FREEZEDFS
			// wire IMUX_DATA[27]                  DCM.STSADRS[0]
			// wire IMUX_DATA[28]                  DCM.CTLSEL[2]
			// wire IMUX_DATA[29]                  DCM.CTLOSC2
			// wire IMUX_DATA[30]                  DCM.CTLOSC1
			// wire IMUX_DATA[31]                  DCM.CTLGO
			// wire OUT_FAN[0]                     DCM.CLK270
			// wire OUT_FAN[1]                     DCM.CLK180
			// wire OUT_FAN[2]                     DCM.CLK90
			// wire OUT_FAN[3]                     DCM.CLK0
			// wire OUT_FAN[4]                     DCM.CLKFX180
			// wire OUT_FAN[5]                     DCM.CLKFX
			// wire OUT_FAN[6]                     DCM.CLK2X180
			// wire OUT_FAN[7]                     DCM.CLK2X
			// wire OUT_SEC[0]                     DCM.PSDONE
			// wire OUT_SEC[1]                     DCM.CONCUR
			// wire OUT_SEC[2]                     DCM.LOCKED
			// wire OUT_SEC[3]                     DCM.CLKDV
			// wire OUT_SEC[4]                     DCM.STATUS[4]
			// wire OUT_SEC[5]                     DCM.STATUS[5]
			// wire OUT_SEC[6]                     DCM.STATUS[6]
			// wire OUT_SEC[7]                     DCM.STATUS[7]
			// wire OUT_SEC[8]                     DCM.STATUS[0]
			// wire OUT_SEC[9]                     DCM.STATUS[1]
			// wire OUT_SEC[10]                    DCM.STATUS[2]
			// wire OUT_SEC[11]                    DCM.STATUS[3]
		}

		tile_class CNR_SW_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel DCI[0] {
				input DCI_CLK = IMUX_DATA[23];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_P = IMUX_DATA[20];
				input HI_LO_N = IMUX_DATA[21];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[1][44];
				attribute TEST_ENABLE @TERM_H[1][62];
				attribute FORCE_DONE_HIGH @TERM_H[1][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[1][59], TERM_H[1][58], TERM_H[1][57], TERM_H[1][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[1][49], TERM_H[1][48], TERM_H[1][47], TERM_H[1][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[1][54], TERM_H[1][53], TERM_H[1][52], TERM_H[1][51]];
				attribute S3_LVDSBIAS @[TERM_H[0][24], TERM_H[0][23], TERM_H[0][43], TERM_H[0][42], TERM_H[0][41], TERM_H[0][40], TERM_H[0][39], TERM_H[0][38], TERM_H[0][37], TERM_H[0][36], TERM_H[0][35], TERM_H[0][34], TERM_H[0][33]];
				attribute QUIET @TERM_H[1][45];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_DATA[15];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_P = IMUX_DATA[12];
				input HI_LO_N = IMUX_DATA[13];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[0][44];
				attribute TEST_ENABLE @TERM_H[0][62];
				attribute FORCE_DONE_HIGH @TERM_H[0][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[0][59], TERM_H[0][58], TERM_H[0][57], TERM_H[0][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[0][49], TERM_H[0][48], TERM_H[0][47], TERM_H[0][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[0][54], TERM_H[0][53], TERM_H[0][52], TERM_H[0][51]];
				attribute S3_LVDSBIAS @[TERM_H[1][32], TERM_H[1][31], TERM_H[1][43], TERM_H[1][42], TERM_H[1][41], TERM_H[1][40], TERM_H[1][39], TERM_H[1][38], TERM_H[1][37], TERM_H[1][36], TERM_H[1][35], TERM_H[1][34], TERM_H[1][33]];
				attribute QUIET @TERM_H[0][45];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
				attribute ENABLE @TERM_H[1][63];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
				attribute ENABLE @TERM_H[0][63];
			}

			bel MISC_CNR_S3 {
				attribute MUX_DCI_TEST @[TERM_H[1][50]];
				attribute DCM_ENABLE @TERM_H[1][5];
			}

			bel MISC_SW {
				attribute M0_PULL @[TERM_H[0][27], TERM_H[0][28]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute M1_PULL @[TERM_H[0][25], TERM_H[0][26]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute M2_PULL @[TERM_H[0][29], TERM_H[0][30]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute DCI_CLK_ENABLE @TERM_H[1][0];
				attribute DCI_OSC_SEL @[TERM_H[1][4], TERM_H[1][3], TERM_H[1][2]];
				attribute GATE_GHIGH @TERM_H[1][1];
				attribute SEND_VGG @[TERM_H[1][11], TERM_H[1][10], TERM_H[1][9], TERM_H[1][8]];
				attribute VGG_ENABLE_OFFCHIP @TERM_H[1][13];
				attribute VGG_SENDMAX @TERM_H[1][12];
			}

			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_SEC[0]                     DCI[0].ADDRESS[0] DCI[1].ADDRESS[0]
			// wire OUT_SEC[1]                     DCI[0].ADDRESS[1] DCI[1].ADDRESS[1]
			// wire OUT_SEC[2]                     DCI[0].ADDRESS[2] DCI[1].ADDRESS[2]
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
		}

		tile_class CNR_SW_FC {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel MISR_FC {
				input CLK = IMUX_CLK_OPTINV[3];
				attribute MISR_CLOCK @TERM_H[0][1];
				attribute MISR_RESET @TERM_H[0][0];
			}

			bel MISC_SW {
				attribute SEND_VGG @[TERM_H[1][11], TERM_H[1][10], TERM_H[1][9], TERM_H[1][8]];
				attribute VGG_ENABLE_OFFCHIP @TERM_H[1][13];
				attribute VGG_SENDMAX @TERM_H[1][12];
			}

			// wire IMUX_CLK_OPTINV[3]             MISR_FC.CLK
		}

		tile_class CNR_SW_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel MISC_SW {
				attribute SEND_VGG @[TERM_H[1][11], TERM_H[1][10], TERM_H[1][9], TERM_H[1][8]];
				attribute VGG_ENABLE_OFFCHIP @TERM_H[1][13];
				attribute VGG_SENDMAX @TERM_H[1][12];
				attribute TEMP_SENSOR @[TERM_H[1][17], TERM_H[1][18], TERM_H[1][21]] {
					NONE = 0b000,
					THERM = 0b001,
					PGATE = 0b011,
					BG = 0b101,
					CGATE = 0b111,
				}
			}

			bel BANK {
				attribute S3E_LVDSBIAS @[
					[TERM_H[1][33], TERM_H[1][34], TERM_H[1][35], TERM_H[1][36], TERM_H[1][37], TERM_H[1][38], TERM_H[1][23], TERM_H[1][24], TERM_H[1][25], TERM_H[1][26], TERM_H[1][31]],
					[TERM_H[1][39], TERM_H[1][40], TERM_H[1][41], TERM_H[1][42], TERM_H[1][43], TERM_H[1][22], TERM_H[1][27], TERM_H[1][28], TERM_H[1][29], TERM_H[1][30], TERM_H[1][32]],
				];
			}
		}

		tile_class CNR_SW_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel MISC_SW {
				attribute CCLK2_PULL @[TERM_H[1][15], TERM_H[0][15]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute MOSI2_PULL @[TERM_H[0][24], TERM_H[1][24]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute SEND_VGG @[TERM_H[1][21], TERM_H[1][20], TERM_H[1][19], TERM_H[1][18]];
				attribute VGG_ENABLE_OFFCHIP @TERM_H[1][23];
				attribute VGG_SENDMAX @TERM_H[1][22];
				attribute TEMP_SENSOR @[TERM_H[1][4], TERM_H[1][3], TERM_H[1][7], TERM_H[0][7]] {
					NONE = 0b0000,
					THERM = 0b0011,
					PGATE = 0b0111,
					BG = 0b1011,
					CGATE = 0b1111,
				}
				attribute UNK_ALWAYS_SET @[TERM_H[1][14], TERM_H[1][12], TERM_H[0][13], TERM_H[0][12]];
			}

			bel BANK {
				attribute S3A_LVDSBIAS @[
					[TERM_H[0][9], TERM_H[1][10], TERM_H[1][33], TERM_H[1][34], TERM_H[1][11], TERM_H[0][10], TERM_H[1][28], TERM_H[1][36], TERM_H[1][30], TERM_H[0][31], TERM_H[0][27], TERM_H[1][32]],
					[TERM_H[0][6], TERM_H[0][62], TERM_H[0][29], TERM_H[1][35], TERM_H[1][9], TERM_H[0][30], TERM_H[1][63], TERM_H[1][62], TERM_H[1][26], TERM_H[0][26], TERM_H[0][28], TERM_H[1][27]],
				];
			}
		}

		tile_class CNR_SE_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel DCI[0] {
				input DCI_CLK = IMUX_DATA[23];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_P = IMUX_DATA[20];
				input HI_LO_N = IMUX_DATA[21];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[0][44];
				attribute TEST_ENABLE @TERM_H[0][62];
				attribute FORCE_DONE_HIGH @TERM_H[0][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[0][59], TERM_H[0][58], TERM_H[0][57], TERM_H[0][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[0][49], TERM_H[0][48], TERM_H[0][47], TERM_H[0][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[0][54], TERM_H[0][53], TERM_H[0][52], TERM_H[0][51]];
				attribute S3_LVDSBIAS @[TERM_H[1][10], TERM_H[1][9], TERM_H[1][32], TERM_H[1][31], TERM_H[1][30], TERM_H[1][29], TERM_H[1][28], TERM_H[1][27], TERM_H[1][26], TERM_H[1][25], TERM_H[1][24], TERM_H[1][23], TERM_H[1][22]];
				attribute QUIET @TERM_H[0][45];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_DATA[15];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_P = IMUX_DATA[12];
				input HI_LO_N = IMUX_DATA[13];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[1][44];
				attribute TEST_ENABLE @TERM_H[1][62];
				attribute FORCE_DONE_HIGH @TERM_H[1][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[1][59], TERM_H[1][58], TERM_H[1][57], TERM_H[1][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[1][49], TERM_H[1][48], TERM_H[1][47], TERM_H[1][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[1][54], TERM_H[1][53], TERM_H[1][52], TERM_H[1][51]];
				attribute S3_LVDSBIAS @[TERM_H[1][12], TERM_H[1][11], TERM_H[1][43], TERM_H[1][42], TERM_H[1][41], TERM_H[1][40], TERM_H[1][39], TERM_H[1][38], TERM_H[1][37], TERM_H[1][36], TERM_H[1][35], TERM_H[1][34], TERM_H[1][33]];
				attribute QUIET @TERM_H[1][45];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
				attribute ENABLE @TERM_H[0][63];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
				attribute ENABLE @TERM_H[1][63];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
				attribute USER_GTS_GSR_ENABLE @TERM_H[1][4];
				attribute GTS_SYNC @TERM_H[1][1];
				attribute GSR_SYNC @TERM_H[1][0];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[2];
				input WRITE = ~IMUX_CE_OPTINV[1];
				input I[0] = IMUX_DATA[0];
				input I[1] = IMUX_DATA[1];
				input I[2] = IMUX_DATA[2];
				input I[3] = IMUX_DATA[3];
				input I[4] = IMUX_DATA[4];
				input I[5] = IMUX_DATA[5];
				input I[6] = IMUX_DATA[6];
				input I[7] = IMUX_DATA[7];
				output BUSY = OUT_SEC[8];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
				attribute ENABLE @TERM_H[1][3];
			}

			bel MISC_CNR_S3 {
				attribute MUX_DCI_TEST @[TERM_H[0][50]];
				attribute DCM_ENABLE @TERM_H[1][13];
			}

			bel MISC_SE {
				attribute CCLK_PULL @[TERM_H[1][15]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute DONE_PULL @[TERM_H[1][14]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I[0]
			// wire IMUX_DATA[1]                   ICAP.I[1]
			// wire IMUX_DATA[2]                   ICAP.I[2]
			// wire IMUX_DATA[3]                   ICAP.I[3]
			// wire IMUX_DATA[4]                   ICAP.I[4]
			// wire IMUX_DATA[5]                   ICAP.I[5]
			// wire IMUX_DATA[6]                   ICAP.I[6]
			// wire IMUX_DATA[7]                   ICAP.I[7]
			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_SEC[0]                     DCI[0].ADDRESS[0] DCI[1].ADDRESS[0]
			// wire OUT_SEC[1]                     DCI[0].ADDRESS[1] DCI[1].ADDRESS[1]
			// wire OUT_SEC[2]                     DCI[0].ADDRESS[2] DCI[1].ADDRESS[2]
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE ICAP.BUSY
		}

		tile_class CNR_SE_FC {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
				attribute USER_GTS_GSR_ENABLE @TERM_H[1][4];
				attribute GTS_SYNC @TERM_H[1][1];
				attribute GSR_SYNC @TERM_H[1][0];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[2];
				input WRITE = ~IMUX_CE_OPTINV[1];
				input I[0] = IMUX_DATA[0];
				input I[1] = IMUX_DATA[1];
				input I[2] = IMUX_DATA[2];
				input I[3] = IMUX_DATA[3];
				input I[4] = IMUX_DATA[4];
				input I[5] = IMUX_DATA[5];
				input I[6] = IMUX_DATA[6];
				input I[7] = IMUX_DATA[7];
				output BUSY = OUT_SEC[8];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
				attribute ENABLE @TERM_H[1][3];
			}

			bel MISR_FC {
				input CLK = IMUX_CLK_OPTINV[3];
				attribute MISR_CLOCK @TERM_H[0][1];
				attribute MISR_RESET @TERM_H[0][0];
			}

			bel MISC_SE {
				attribute ABUFF @[TERM_H[0][43], TERM_H[0][42], TERM_H[0][41], TERM_H[0][40]];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_CLK_OPTINV[3]             MISR_FC.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I[0]
			// wire IMUX_DATA[1]                   ICAP.I[1]
			// wire IMUX_DATA[2]                   ICAP.I[2]
			// wire IMUX_DATA[3]                   ICAP.I[3]
			// wire IMUX_DATA[4]                   ICAP.I[4]
			// wire IMUX_DATA[5]                   ICAP.I[5]
			// wire IMUX_DATA[6]                   ICAP.I[6]
			// wire IMUX_DATA[7]                   ICAP.I[7]
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_SEC[8]                     ICAP.BUSY
		}

		tile_class CNR_SE_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_SR_OPTINV[3];
				input MBT = IMUX_CE_OPTINV[0];
				attribute USER_GTS_GSR_ENABLE @TERM_H[1][4];
				attribute GTS_SYNC @TERM_H[1][1];
				attribute GSR_SYNC @TERM_H[1][0];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[2];
				input WRITE = ~IMUX_CE_OPTINV[1];
				input I[0] = IMUX_DATA[0];
				input I[1] = IMUX_DATA[1];
				input I[2] = IMUX_DATA[2];
				input I[3] = IMUX_DATA[3];
				input I[4] = IMUX_DATA[4];
				input I[5] = IMUX_DATA[5];
				input I[6] = IMUX_DATA[6];
				input I[7] = IMUX_DATA[7];
				output BUSY = OUT_SEC[8];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
			}

			bel MISC_SE {
				attribute CCLK_PULL @[TERM_H[1][15]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute DONE_PULL @[TERM_H[1][14]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
			}

			bel BANK {
				attribute S3E_LVDSBIAS @[
					[TERM_H[1][22], TERM_H[1][23], TERM_H[1][24], TERM_H[1][25], TERM_H[1][26], TERM_H[1][27], TERM_H[1][34], TERM_H[1][35], TERM_H[1][36], TERM_H[1][7], TERM_H[1][12]],
					[TERM_H[1][28], TERM_H[1][29], TERM_H[1][30], TERM_H[1][31], TERM_H[1][32], TERM_H[1][33], TERM_H[1][8], TERM_H[1][9], TERM_H[1][10], TERM_H[1][11], TERM_H[1][13]],
				];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[3]              STARTUP.GTS
			// wire IMUX_CE_OPTINV[0]              STARTUP.MBT
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_DATA[0]                   ICAP.I[0]
			// wire IMUX_DATA[1]                   ICAP.I[1]
			// wire IMUX_DATA[2]                   ICAP.I[2]
			// wire IMUX_DATA[3]                   ICAP.I[3]
			// wire IMUX_DATA[4]                   ICAP.I[4]
			// wire IMUX_DATA[5]                   ICAP.I[5]
			// wire IMUX_DATA[6]                   ICAP.I[6]
			// wire IMUX_DATA[7]                   ICAP.I[7]
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_SEC[8]                     ICAP.BUSY
		}

		tile_class CNR_SE_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_CE_OPTINV[3];
				attribute USER_GTS_GSR_ENABLE @TERM_H[1][4];
				attribute GTS_SYNC @TERM_H[1][1];
				attribute GSR_SYNC @TERM_H[1][0];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[2];
				input WRITE = ~IMUX_CE_OPTINV[1];
				input I[0] = IMUX_DATA[0];
				input I[1] = IMUX_DATA[1];
				input I[2] = IMUX_DATA[2];
				input I[3] = IMUX_DATA[3];
				input I[4] = IMUX_DATA[4];
				input I[5] = IMUX_DATA[5];
				input I[6] = IMUX_DATA[6];
				input I[7] = IMUX_DATA[7];
				output BUSY = OUT_SEC[0];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
			}

			bel SPI_ACCESS {
				input CLK = IMUX_CLK_OPTINV[3];
				input CSB = ~IMUX_CE_OPTINV[0];
				input MOSI = IMUX_SR_OPTINV[2];
				output MISO = OUT_SEC[14];
				attribute ENABLE @TERM_H[1][3];
			}

			bel MISC_SE {
				attribute DONE_PULL @[TERM_H[1][6]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_CLK_OPTINV[3]             SPI_ACCESS.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_SR_OPTINV[2]              SPI_ACCESS.MOSI
			// wire IMUX_CE_OPTINV[0]              SPI_ACCESS.CSB
			// wire IMUX_CE_OPTINV[1]              ICAP.WRITE
			// wire IMUX_CE_OPTINV[2]              ICAP.CE
			// wire IMUX_CE_OPTINV[3]              STARTUP.GTS
			// wire IMUX_DATA[0]                   ICAP.I[0]
			// wire IMUX_DATA[1]                   ICAP.I[1]
			// wire IMUX_DATA[2]                   ICAP.I[2]
			// wire IMUX_DATA[3]                   ICAP.I[3]
			// wire IMUX_DATA[4]                   ICAP.I[4]
			// wire IMUX_DATA[5]                   ICAP.I[5]
			// wire IMUX_DATA[6]                   ICAP.I[6]
			// wire IMUX_DATA[7]                   ICAP.I[7]
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_SEC[0]                     ICAP.BUSY
			// wire OUT_SEC[14]                    SPI_ACCESS.MISO
		}

		tile_class CNR_NW_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel DCI[0] {
				input DCI_CLK = IMUX_DATA[23];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_P = IMUX_DATA[20];
				input HI_LO_N = IMUX_DATA[21];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[0][44];
				attribute TEST_ENABLE @TERM_H[0][62];
				attribute FORCE_DONE_HIGH @TERM_H[0][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[0][59], TERM_H[0][58], TERM_H[0][57], TERM_H[0][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[0][49], TERM_H[0][48], TERM_H[0][47], TERM_H[0][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[0][54], TERM_H[0][53], TERM_H[0][52], TERM_H[0][51]];
				attribute S3_LVDSBIAS @[TERM_H[1][31], TERM_H[1][30], TERM_H[1][43], TERM_H[1][42], TERM_H[1][41], TERM_H[1][40], TERM_H[1][39], TERM_H[1][38], TERM_H[1][37], TERM_H[1][36], TERM_H[1][35], TERM_H[1][34], TERM_H[1][33]];
				attribute QUIET @TERM_H[0][45];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_DATA[15];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_P = IMUX_DATA[12];
				input HI_LO_N = IMUX_DATA[13];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[1][44];
				attribute TEST_ENABLE @TERM_H[1][62];
				attribute FORCE_DONE_HIGH @TERM_H[1][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[1][59], TERM_H[1][58], TERM_H[1][57], TERM_H[1][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[1][49], TERM_H[1][48], TERM_H[1][47], TERM_H[1][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[1][54], TERM_H[1][53], TERM_H[1][52], TERM_H[1][51]];
				attribute S3_LVDSBIAS @[TERM_H[0][32], TERM_H[0][29], TERM_H[0][43], TERM_H[0][42], TERM_H[0][41], TERM_H[0][40], TERM_H[0][39], TERM_H[0][38], TERM_H[0][37], TERM_H[0][36], TERM_H[0][35], TERM_H[0][34], TERM_H[0][33]];
				attribute QUIET @TERM_H[1][45];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[19];
				attribute ENABLE @TERM_H[0][63];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[11];
				attribute ENABLE @TERM_H[1][63];
			}

			bel PMV {
				input A[0] = IMUX_DATA[0];
				input A[1] = IMUX_DATA[1];
				input A[2] = IMUX_DATA[2];
				input A[3] = IMUX_DATA[3];
				input A[4] = IMUX_DATA[4];
				input A[5] = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel MISC_CNR_S3 {
				attribute MUX_DCI_TEST @[TERM_H[0][50]];
				attribute DCM_ENABLE @TERM_H[0][8];
			}

			bel MISC_NW {
				attribute HSWAPEN_PULL @[TERM_H[1][26], TERM_H[1][27]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute PROG_PULL @[TERM_H[1][25]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute TDI_PULL @[TERM_H[1][29], TERM_H[1][28]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TEST_LL @TERM_H[1][32];
			}

			// wire IMUX_DATA[0]                   PMV.A[0]
			// wire IMUX_DATA[1]                   PMV.A[1]
			// wire IMUX_DATA[2]                   PMV.A[2]
			// wire IMUX_DATA[3]                   PMV.A[3]
			// wire IMUX_DATA[4]                   PMV.A[4]
			// wire IMUX_DATA[5]                   PMV.A[5]
			// wire IMUX_DATA[6]                   PMV.EN
			// wire IMUX_DATA[11]                  DCIRESET[1].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[0].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     PMV.O
			// wire OUT_SEC[0]                     DCI[0].ADDRESS[0] DCI[1].ADDRESS[0]
			// wire OUT_SEC[1]                     DCI[0].ADDRESS[1] DCI[1].ADDRESS[1]
			// wire OUT_SEC[2]                     DCI[0].ADDRESS[2] DCI[1].ADDRESS[2]
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
		}

		tile_class CNR_NW_FC {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel PMV {
				input A[0] = IMUX_DATA[0];
				input A[1] = IMUX_DATA[1];
				input A[2] = IMUX_DATA[2];
				input A[3] = IMUX_DATA[3];
				input A[4] = IMUX_DATA[4];
				input A[5] = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel MISR_FC {
				input CLK = IMUX_CLK_OPTINV[3];
				attribute MISR_CLOCK @TERM_H[0][1];
				attribute MISR_RESET @TERM_H[0][0];
			}

			bel MISC_NW {
				attribute TEST_LL @TERM_H[1][32];
			}

			// wire IMUX_CLK_OPTINV[3]             MISR_FC.CLK
			// wire IMUX_DATA[0]                   PMV.A[0]
			// wire IMUX_DATA[1]                   PMV.A[1]
			// wire IMUX_DATA[2]                   PMV.A[2]
			// wire IMUX_DATA[3]                   PMV.A[3]
			// wire IMUX_DATA[4]                   PMV.A[4]
			// wire IMUX_DATA[5]                   PMV.A[5]
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
		}

		tile_class CNR_NW_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel PMV {
				input A[0] = IMUX_DATA[0];
				input A[1] = IMUX_DATA[1];
				input A[2] = IMUX_DATA[2];
				input A[3] = IMUX_DATA[3];
				input A[4] = IMUX_DATA[4];
				input A[5] = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel MISC_NW {
				attribute PROG_PULL @[TERM_H[1][25]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute TDI_PULL @[TERM_H[1][29], TERM_H[1][28]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TEST_LL @TERM_H[1][32];
			}

			bel BANK {
				attribute S3E_LVDSBIAS @[
					[TERM_H[0][22], TERM_H[0][23], TERM_H[0][24], TERM_H[0][25], TERM_H[0][26], TERM_H[0][27], TERM_H[0][36], TERM_H[0][37], TERM_H[0][38], TERM_H[0][39], TERM_H[0][44]],
					[TERM_H[0][28], TERM_H[0][29], TERM_H[0][32], TERM_H[0][33], TERM_H[0][34], TERM_H[0][35], TERM_H[0][40], TERM_H[0][41], TERM_H[0][42], TERM_H[0][43], TERM_H[0][45]],
				];
			}

			// wire IMUX_DATA[0]                   PMV.A[0]
			// wire IMUX_DATA[1]                   PMV.A[1]
			// wire IMUX_DATA[2]                   PMV.A[2]
			// wire IMUX_DATA[3]                   PMV.A[3]
			// wire IMUX_DATA[4]                   PMV.A[4]
			// wire IMUX_DATA[5]                   PMV.A[5]
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
		}

		tile_class CNR_NW_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel PMV {
				input A[0] = IMUX_DATA[0];
				input A[1] = IMUX_DATA[1];
				input A[2] = IMUX_DATA[2];
				input A[3] = IMUX_DATA[3];
				input A[4] = IMUX_DATA[4];
				input A[5] = IMUX_DATA[5];
				input EN = IMUX_DATA[6];
				output O = OUT_FAN[0];
			}

			bel DNA_PORT {
				input CLK = IMUX_CLK_OPTINV[0];
				input DIN = IMUX_SR_OPTINV[1];
				input READ = IMUX_SR_OPTINV[0];
				input SHIFT = IMUX_SR_OPTINV[2];
				output DOUT = OUT_FAN[7];
			}

			bel MISC_NW {
				attribute PROG_PULL @[TERM_H[1][25]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute TDI_PULL @[TERM_H[1][29], TERM_H[1][28]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TMS_PULL @[TERM_H[0][31], TERM_H[0][30]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TEST_LL @TERM_H[1][32];
			}

			bel BANK {
				attribute S3A_LVDSBIAS @[
					[TERM_H[1][40], TERM_H[1][41], TERM_H[1][42], TERM_H[1][43], TERM_H[1][44], TERM_H[1][45], TERM_H[1][52], TERM_H[1][53], TERM_H[1][54], TERM_H[1][55], TERM_H[1][60], TERM_H[1][62]],
					[TERM_H[1][46], TERM_H[1][47], TERM_H[1][48], TERM_H[1][49], TERM_H[1][50], TERM_H[1][51], TERM_H[1][56], TERM_H[1][57], TERM_H[1][58], TERM_H[1][59], TERM_H[1][61], TERM_H[1][63]],
				];
			}

			// wire IMUX_CLK_OPTINV[0]             DNA_PORT.CLK
			// wire IMUX_SR_OPTINV[0]              DNA_PORT.READ
			// wire IMUX_SR_OPTINV[1]              DNA_PORT.DIN
			// wire IMUX_SR_OPTINV[2]              DNA_PORT.SHIFT
			// wire IMUX_DATA[0]                   PMV.A[0]
			// wire IMUX_DATA[1]                   PMV.A[1]
			// wire IMUX_DATA[2]                   PMV.A[2]
			// wire IMUX_DATA[3]                   PMV.A[3]
			// wire IMUX_DATA[4]                   PMV.A[4]
			// wire IMUX_DATA[5]                   PMV.A[5]
			// wire IMUX_DATA[6]                   PMV.EN
			// wire OUT_FAN[0]                     PMV.O
			// wire OUT_FAN[7]                     DNA_PORT.DOUT
		}

		tile_class CNR_NE_S3 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel DCI[0] {
				input DCI_CLK = IMUX_DATA[23];
				input DCI_RESET = IMUX_DATA[22];
				input HI_LO_P = IMUX_DATA[20];
				input HI_LO_N = IMUX_DATA[21];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[0][44];
				attribute TEST_ENABLE @TERM_H[0][62];
				attribute FORCE_DONE_HIGH @TERM_H[0][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[0][59], TERM_H[0][58], TERM_H[0][57], TERM_H[0][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[0][49], TERM_H[0][48], TERM_H[0][47], TERM_H[0][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[0][54], TERM_H[0][53], TERM_H[0][52], TERM_H[0][51]];
				attribute S3_LVDSBIAS @[TERM_H[0][11], TERM_H[0][10], TERM_H[0][43], TERM_H[0][42], TERM_H[0][41], TERM_H[0][40], TERM_H[0][39], TERM_H[0][38], TERM_H[0][37], TERM_H[0][36], TERM_H[0][35], TERM_H[0][34], TERM_H[0][33]];
				attribute QUIET @TERM_H[0][45];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_DATA[15];
				input DCI_RESET = IMUX_DATA[14];
				input HI_LO_P = IMUX_DATA[12];
				input HI_LO_N = IMUX_DATA[13];
				output SCLK = OUT_SEC[6];
				output ADDRESS[0] = OUT_SEC[0];
				output ADDRESS[1] = OUT_SEC[1];
				output ADDRESS[2] = OUT_SEC[2];
				output DATA = OUT_SEC[3];
				output N_OR_P = OUT_SEC[5];
				output UPDATE = OUT_SEC[7];
				output IOUPDATE = OUT_SEC[8];
				output DCI_DONE = OUT_SEC[4];
				attribute ENABLE @TERM_H[1][44];
				attribute TEST_ENABLE @TERM_H[1][62];
				attribute FORCE_DONE_HIGH @TERM_H[1][61];
				attribute S3_PMASK_TERM_SPLIT @[TERM_H[1][59], TERM_H[1][58], TERM_H[1][57], TERM_H[1][56]];
				attribute S3_NMASK_TERM_SPLIT @[TERM_H[1][49], TERM_H[1][48], TERM_H[1][47], TERM_H[1][46]];
				attribute S3_PMASK_TERM_VCC @[TERM_H[1][54], TERM_H[1][53], TERM_H[1][52], TERM_H[1][51]];
				attribute S3_LVDSBIAS @[TERM_H[1][10], TERM_H[1][9], TERM_H[1][43], TERM_H[1][42], TERM_H[1][41], TERM_H[1][40], TERM_H[1][39], TERM_H[1][38], TERM_H[1][37], TERM_H[1][36], TERM_H[1][35], TERM_H[1][34], TERM_H[1][33]];
				attribute QUIET @TERM_H[1][45];
			}

			bel DCIRESET[0] {
				input RST = IMUX_DATA[11];
				attribute ENABLE @TERM_H[0][63];
			}

			bel DCIRESET[1] {
				input RST = IMUX_DATA[19];
				attribute ENABLE @TERM_H[1][63];
			}

			bel BSCAN {
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_SEC[11];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				attribute USER_TDO_ENABLE @[TERM_H[1][16], TERM_H[0][16]];
				attribute USERCODE @[!TERM_H[0][17], !TERM_H[1][17], !TERM_H[1][18], !TERM_H[0][18], !TERM_H[0][19], !TERM_H[1][19], !TERM_H[1][20], !TERM_H[0][20], !TERM_H[0][21], !TERM_H[1][21], !TERM_H[0][22], !TERM_H[1][22], !TERM_H[0][23], !TERM_H[1][23], !TERM_H[0][24], !TERM_H[1][24], !TERM_H[0][25], !TERM_H[1][25], !TERM_H[0][26], !TERM_H[1][26], !TERM_H[0][27], !TERM_H[1][27], !TERM_H[0][28], !TERM_H[1][28], !TERM_H[0][29], !TERM_H[1][29], !TERM_H[0][30], !TERM_H[1][30], !TERM_H[0][31], !TERM_H[1][31], !TERM_H[0][32], !TERM_H[1][32]];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			bel MISC_CNR_S3 {
				attribute MUX_DCI_TEST @[TERM_H[0][50]];
				attribute DCM_ENABLE @TERM_H[1][11];
			}

			bel MISC_NE {
				attribute TCK_PULL @[TERM_H[1][14], TERM_H[0][14]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TMS_PULL @[TERM_H[0][15], TERM_H[1][15]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDO_PULL @[TERM_H[0][13], TERM_H[1][13]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire IMUX_DATA[11]                  DCIRESET[0].RST
			// wire IMUX_DATA[12]                  DCI[1].HI_LO_P
			// wire IMUX_DATA[13]                  DCI[1].HI_LO_N
			// wire IMUX_DATA[14]                  DCI[1].DCI_RESET
			// wire IMUX_DATA[15]                  DCI[1].DCI_CLK
			// wire IMUX_DATA[19]                  DCIRESET[1].RST
			// wire IMUX_DATA[20]                  DCI[0].HI_LO_P
			// wire IMUX_DATA[21]                  DCI[0].HI_LO_N
			// wire IMUX_DATA[22]                  DCI[0].DCI_RESET
			// wire IMUX_DATA[23]                  DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[0]                     DCI[0].ADDRESS[0] DCI[1].ADDRESS[0]
			// wire OUT_SEC[1]                     DCI[0].ADDRESS[1] DCI[1].ADDRESS[1]
			// wire OUT_SEC[2]                     DCI[0].ADDRESS[2] DCI[1].ADDRESS[2]
			// wire OUT_SEC[3]                     DCI[0].DATA DCI[1].DATA
			// wire OUT_SEC[4]                     DCI[0].DCI_DONE DCI[1].DCI_DONE
			// wire OUT_SEC[5]                     DCI[0].N_OR_P DCI[1].N_OR_P
			// wire OUT_SEC[6]                     DCI[0].SCLK DCI[1].SCLK
			// wire OUT_SEC[7]                     DCI[0].UPDATE DCI[1].UPDATE
			// wire OUT_SEC[8]                     DCI[0].IOUPDATE DCI[1].IOUPDATE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_FC {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel BSCAN {
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_SEC[11];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				attribute USER_TDO_ENABLE @[TERM_H[1][16], TERM_H[0][16]];
				attribute USERCODE @[!TERM_H[0][17], !TERM_H[1][17], !TERM_H[1][18], !TERM_H[0][18], !TERM_H[0][19], !TERM_H[1][19], !TERM_H[1][20], !TERM_H[0][20], !TERM_H[0][21], !TERM_H[1][21], !TERM_H[0][22], !TERM_H[1][22], !TERM_H[0][23], !TERM_H[1][23], !TERM_H[0][24], !TERM_H[1][24], !TERM_H[0][25], !TERM_H[1][25], !TERM_H[0][26], !TERM_H[1][26], !TERM_H[0][27], !TERM_H[1][27], !TERM_H[0][28], !TERM_H[1][28], !TERM_H[0][29], !TERM_H[1][29], !TERM_H[0][30], !TERM_H[1][30], !TERM_H[0][31], !TERM_H[1][31], !TERM_H[0][32], !TERM_H[1][32]];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			bel MISR_FC {
				input CLK = IMUX_CLK_OPTINV[3];
				attribute MISR_CLOCK @TERM_H[0][1];
				attribute MISR_RESET @TERM_H[0][0];
			}

			bel MISC_NE {
			}

			// wire IMUX_CLK_OPTINV[3]             MISR_FC.CLK
			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_S3E {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel BSCAN {
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_SEC[11];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				attribute USER_TDO_ENABLE @[TERM_H[1][16], TERM_H[0][16]];
				attribute USERCODE @[!TERM_H[0][17], !TERM_H[1][17], !TERM_H[1][18], !TERM_H[0][18], !TERM_H[0][19], !TERM_H[1][19], !TERM_H[1][20], !TERM_H[0][20], !TERM_H[0][21], !TERM_H[1][21], !TERM_H[0][22], !TERM_H[1][22], !TERM_H[0][23], !TERM_H[1][23], !TERM_H[0][24], !TERM_H[1][24], !TERM_H[0][25], !TERM_H[1][25], !TERM_H[0][26], !TERM_H[1][26], !TERM_H[0][27], !TERM_H[1][27], !TERM_H[0][28], !TERM_H[1][28], !TERM_H[0][29], !TERM_H[1][29], !TERM_H[0][30], !TERM_H[1][30], !TERM_H[0][31], !TERM_H[1][31], !TERM_H[0][32], !TERM_H[1][32]];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			bel MISC_NE {
				attribute TCK_PULL @[TERM_H[1][14], TERM_H[0][14]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TMS_PULL @[TERM_H[0][15], TERM_H[1][15]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDO_PULL @[TERM_H[0][13], TERM_H[1][13]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
			}

			bel BANK {
				attribute S3E_LVDSBIAS @[
					[TERM_H[1][33], TERM_H[1][34], TERM_H[1][35], TERM_H[1][36], TERM_H[1][37], TERM_H[1][38], TERM_H[1][45], TERM_H[1][46], TERM_H[1][47], TERM_H[1][48], TERM_H[1][10]],
					[TERM_H[1][39], TERM_H[1][40], TERM_H[1][41], TERM_H[1][42], TERM_H[1][43], TERM_H[1][44], TERM_H[1][49], TERM_H[1][50], TERM_H[1][51], TERM_H[1][9], TERM_H[1][11]],
				];
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}

		tile_class CNR_NE_S3A {
			cell CELL;
			bitrect TERM_H: Vertical (rev 2, rev 64);

			bel BSCAN {
				input TDO1 = IMUX_DATA[0];
				input TDO2 = IMUX_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_SEC[11];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				output TCK = OUT_SEC[13];
				output TMS = OUT_SEC[12];
				attribute USER_TDO_ENABLE @[TERM_H[1][63], TERM_H[0][63]];
				attribute USERCODE @[!TERM_H[0][47], !TERM_H[1][47], !TERM_H[0][48], !TERM_H[1][48], !TERM_H[0][49], !TERM_H[1][49], !TERM_H[0][50], !TERM_H[1][50], !TERM_H[0][51], !TERM_H[1][51], !TERM_H[0][52], !TERM_H[1][52], !TERM_H[0][53], !TERM_H[1][53], !TERM_H[0][54], !TERM_H[1][54], !TERM_H[0][55], !TERM_H[1][55], !TERM_H[0][56], !TERM_H[1][56], !TERM_H[0][57], !TERM_H[1][57], !TERM_H[0][58], !TERM_H[1][58], !TERM_H[0][59], !TERM_H[1][59], !TERM_H[0][60], !TERM_H[1][60], !TERM_H[0][61], !TERM_H[1][61], !TERM_H[0][62], !TERM_H[1][62]];
			}

			bel RANDOR_OUT {
				output O = OUT_SEC[15];
			}

			bel MISC_NE {
				attribute TCK_PULL @[TERM_H[1][44], TERM_H[0][44]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDO_PULL @[TERM_H[1][7], TERM_H[0][7]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute CSO2_PULL @[TERM_H[0][46], TERM_H[1][46]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute MISO2_PULL @[TERM_H[1][45], TERM_H[0][45]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
			}

			// wire IMUX_DATA[0]                   BSCAN.TDO1
			// wire IMUX_DATA[1]                   BSCAN.TDO2
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_SEC[11]                    BSCAN.RESET
			// wire OUT_SEC[12]                    BSCAN.TMS
			// wire OUT_SEC[13]                    BSCAN.TCK
			// wire OUT_SEC[15]                    RANDOR_OUT.O
		}
	}

	tile_slot TERM_H {
		bel_slot TERM_W: routing;
		bel_slot TERM_E: routing;
		bel_slot PPC_TERM_W: routing;
		bel_slot PPC_TERM_E: routing;
		bel_slot LLH: routing;

		tile_class LLH {
			cell W;
			cell E;
			bitrect CLK: Vertical (rev 2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][2];
				progbuf W.LH[1] = E.LH[2] @CLK[1][4];
				progbuf W.LH[2] = E.LH[3] @CLK[1][6];
				progbuf W.LH[3] = E.LH[4] @CLK[1][10];
				progbuf W.LH[4] = E.LH[5] @CLK[1][12];
				progbuf W.LH[5] = E.LH[6] @CLK[1][14];
				progbuf W.LH[6] = E.LH[7] @CLK[1][18];
				progbuf W.LH[7] = E.LH[8] @CLK[1][20];
				progbuf W.LH[8] = E.LH[9] @CLK[1][22];
				progbuf W.LH[9] = E.LH[10] @CLK[1][26];
				progbuf W.LH[10] = E.LH[11] @CLK[1][28];
				progbuf W.LH[11] = E.LH[12] @CLK[1][30];
				progbuf W.LH[12] = E.LH[13] @CLK[1][34];
				progbuf W.LH[13] = E.LH[14] @CLK[1][36];
				progbuf W.LH[14] = E.LH[15] @CLK[1][38];
				progbuf W.LH[15] = E.LH[16] @CLK[1][42];
				progbuf W.LH[16] = E.LH[17] @CLK[1][44];
				progbuf W.LH[17] = E.LH[18] @CLK[1][46];
				progbuf W.LH[18] = E.LH[19] @CLK[1][50];
				progbuf W.LH[19] = E.LH[20] @CLK[1][52];
				progbuf W.LH[20] = E.LH[21] @CLK[1][54];
				progbuf W.LH[21] = E.LH[22] @CLK[1][58];
				progbuf W.LH[22] = E.LH[23] @CLK[1][60];
				progbuf W.LH[23] = E.LH[0] @CLK[1][62];
				progbuf E.LH[0] = W.LH[23] @CLK[1][61];
				progbuf E.LH[1] = W.LH[0] @CLK[1][1];
				progbuf E.LH[2] = W.LH[1] @CLK[1][3];
				progbuf E.LH[3] = W.LH[2] @CLK[1][5];
				progbuf E.LH[4] = W.LH[3] @CLK[1][9];
				progbuf E.LH[5] = W.LH[4] @CLK[1][11];
				progbuf E.LH[6] = W.LH[5] @CLK[1][13];
				progbuf E.LH[7] = W.LH[6] @CLK[1][17];
				progbuf E.LH[8] = W.LH[7] @CLK[1][19];
				progbuf E.LH[9] = W.LH[8] @CLK[1][21];
				progbuf E.LH[10] = W.LH[9] @CLK[1][25];
				progbuf E.LH[11] = W.LH[10] @CLK[1][27];
				progbuf E.LH[12] = W.LH[11] @CLK[1][29];
				progbuf E.LH[13] = W.LH[12] @CLK[1][33];
				progbuf E.LH[14] = W.LH[13] @CLK[1][35];
				progbuf E.LH[15] = W.LH[14] @CLK[1][37];
				progbuf E.LH[16] = W.LH[15] @CLK[1][41];
				progbuf E.LH[17] = W.LH[16] @CLK[1][43];
				progbuf E.LH[18] = W.LH[17] @CLK[1][45];
				progbuf E.LH[19] = W.LH[18] @CLK[1][49];
				progbuf E.LH[20] = W.LH[19] @CLK[1][51];
				progbuf E.LH[21] = W.LH[20] @CLK[1][53];
				progbuf E.LH[22] = W.LH[21] @CLK[1][57];
				progbuf E.LH[23] = W.LH[22] @CLK[1][59];
			}
		}

		tile_class LLH_S_S3A {
			cell W;
			cell E;
			bitrect CLK: Vertical (rev 2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][2];
				progbuf W.LH[1] = E.LH[2] @CLK[1][1];
				progbuf W.LH[2] = E.LH[3] @CLK[1][6];
				progbuf W.LH[3] = E.LH[4] @CLK[1][27];
				progbuf W.LH[4] = E.LH[5] @CLK[1][8];
				progbuf W.LH[5] = E.LH[6] @CLK[1][10];
				progbuf W.LH[6] = E.LH[7] @CLK[1][13];
				progbuf W.LH[7] = E.LH[8] @CLK[1][28];
				progbuf W.LH[8] = E.LH[9] @CLK[1][18];
				progbuf W.LH[9] = E.LH[10] @CLK[1][26];
				progbuf W.LH[10] = E.LH[11] @CLK[1][19];
				progbuf W.LH[11] = E.LH[12] @CLK[1][23];
				progbuf W.LH[12] = E.LH[13] @CLK[1][16];
				progbuf W.LH[13] = E.LH[14] @CLK[1][3];
				progbuf W.LH[14] = E.LH[15] @CLK[1][31];
				progbuf W.LH[15] = E.LH[16] @CLK[1][14];
				progbuf W.LH[16] = E.LH[17] @CLK[1][33];
				progbuf W.LH[17] = E.LH[18] @CLK[1][34];
				progbuf W.LH[18] = E.LH[19] @CLK[1][37];
				progbuf W.LH[19] = E.LH[20] @CLK[1][38];
				progbuf W.LH[20] = E.LH[21] @CLK[1][48];
				progbuf W.LH[21] = E.LH[22] @CLK[1][46];
				progbuf W.LH[22] = E.LH[23] @CLK[1][59];
				progbuf W.LH[23] = E.LH[0] @CLK[1][56];
				progbuf E.LH[0] = W.LH[23] @CLK[1][58];
				progbuf E.LH[1] = W.LH[0] @CLK[1][0];
				progbuf E.LH[2] = W.LH[1] @CLK[1][24];
				progbuf E.LH[3] = W.LH[2] @CLK[1][25];
				progbuf E.LH[4] = W.LH[3] @CLK[1][7];
				progbuf E.LH[5] = W.LH[4] @CLK[1][11];
				progbuf E.LH[6] = W.LH[5] @CLK[1][9];
				progbuf E.LH[7] = W.LH[6] @CLK[1][12];
				progbuf E.LH[8] = W.LH[7] @CLK[1][29];
				progbuf E.LH[9] = W.LH[8] @CLK[1][17];
				progbuf E.LH[10] = W.LH[9] @CLK[1][21];
				progbuf E.LH[11] = W.LH[10] @CLK[1][20];
				progbuf E.LH[12] = W.LH[11] @CLK[1][22];
				progbuf E.LH[13] = W.LH[12] @CLK[1][4];
				progbuf E.LH[14] = W.LH[13] @CLK[1][5];
				progbuf E.LH[15] = W.LH[14] @CLK[1][30];
				progbuf E.LH[16] = W.LH[15] @CLK[1][15];
				progbuf E.LH[17] = W.LH[16] @CLK[1][32];
				progbuf E.LH[18] = W.LH[17] @CLK[1][35];
				progbuf E.LH[19] = W.LH[18] @CLK[1][36];
				progbuf E.LH[20] = W.LH[19] @CLK[1][39];
				progbuf E.LH[21] = W.LH[20] @CLK[1][45];
				progbuf E.LH[22] = W.LH[21] @CLK[1][47];
				progbuf E.LH[23] = W.LH[22] @CLK[1][57];
			}
		}

		tile_class LLH_N_S3A {
			cell W;
			cell E;
			bitrect CLK: Vertical (rev 2, rev 64);

			switchbox LLH {
				progbuf W.LH[0] = E.LH[1] @CLK[1][7];
				progbuf W.LH[1] = E.LH[2] @CLK[1][4];
				progbuf W.LH[2] = E.LH[3] @CLK[1][17];
				progbuf W.LH[3] = E.LH[4] @CLK[1][15];
				progbuf W.LH[4] = E.LH[5] @CLK[1][25];
				progbuf W.LH[5] = E.LH[6] @CLK[1][26];
				progbuf W.LH[6] = E.LH[7] @CLK[1][29];
				progbuf W.LH[7] = E.LH[8] @CLK[1][30];
				progbuf W.LH[8] = E.LH[9] @CLK[1][49];
				progbuf W.LH[9] = E.LH[10] @CLK[1][32];
				progbuf W.LH[10] = E.LH[11] @CLK[1][60];
				progbuf W.LH[11] = E.LH[12] @CLK[1][47];
				progbuf W.LH[12] = E.LH[13] @CLK[1][40];
				progbuf W.LH[13] = E.LH[14] @CLK[1][44];
				progbuf W.LH[14] = E.LH[15] @CLK[1][37];
				progbuf W.LH[15] = E.LH[16] @CLK[1][45];
				progbuf W.LH[16] = E.LH[17] @CLK[1][35];
				progbuf W.LH[17] = E.LH[18] @CLK[1][50];
				progbuf W.LH[18] = E.LH[19] @CLK[1][53];
				progbuf W.LH[19] = E.LH[20] @CLK[1][55];
				progbuf W.LH[20] = E.LH[21] @CLK[1][36];
				progbuf W.LH[21] = E.LH[22] @CLK[1][57];
				progbuf W.LH[22] = E.LH[23] @CLK[1][62];
				progbuf W.LH[23] = E.LH[0] @CLK[1][61];
				progbuf E.LH[0] = W.LH[23] @CLK[1][63];
				progbuf E.LH[1] = W.LH[0] @CLK[1][5];
				progbuf E.LH[2] = W.LH[1] @CLK[1][6];
				progbuf E.LH[3] = W.LH[2] @CLK[1][16];
				progbuf E.LH[4] = W.LH[3] @CLK[1][18];
				progbuf E.LH[5] = W.LH[4] @CLK[1][24];
				progbuf E.LH[6] = W.LH[5] @CLK[1][27];
				progbuf E.LH[7] = W.LH[6] @CLK[1][28];
				progbuf E.LH[8] = W.LH[7] @CLK[1][31];
				progbuf E.LH[9] = W.LH[8] @CLK[1][48];
				progbuf E.LH[10] = W.LH[9] @CLK[1][33];
				progbuf E.LH[11] = W.LH[10] @CLK[1][58];
				progbuf E.LH[12] = W.LH[11] @CLK[1][59];
				progbuf E.LH[13] = W.LH[12] @CLK[1][41];
				progbuf E.LH[14] = W.LH[13] @CLK[1][43];
				progbuf E.LH[15] = W.LH[14] @CLK[1][42];
				progbuf E.LH[16] = W.LH[15] @CLK[1][46];
				progbuf E.LH[17] = W.LH[16] @CLK[1][34];
				progbuf E.LH[18] = W.LH[17] @CLK[1][51];
				progbuf E.LH[19] = W.LH[18] @CLK[1][54];
				progbuf E.LH[20] = W.LH[19] @CLK[1][52];
				progbuf E.LH[21] = W.LH[20] @CLK[1][56];
				progbuf E.LH[22] = W.LH[21] @CLK[1][38];
				progbuf E.LH[23] = W.LH[22] @CLK[1][39];
			}
		}
	}

	tile_slot TERM_V {
		bel_slot TERM_S: routing;
		bel_slot TERM_N: routing;
		bel_slot PPC_TERM_S: routing;
		bel_slot PPC_TERM_N: routing;
		bel_slot LLV: routing;

		tile_class LLV_S3E {
			cell S;
			cell N;
			bitrect LLV_S: Vertical (rev 19, rev 1);
			bitrect LLV_N: Vertical (rev 19, rev 2);

			switchbox LLV {
				progbuf S.LV[0] = N.LV[23] @LLV_N[3][1];
				progbuf S.LV[1] = N.LV[0] @LLV_S[18][0];
				progbuf S.LV[2] = N.LV[1] @LLV_N[18][0];
				progbuf S.LV[3] = N.LV[2] @LLV_N[17][1];
				progbuf S.LV[4] = N.LV[3] @LLV_S[16][0];
				progbuf S.LV[5] = N.LV[4] @LLV_N[16][0];
				progbuf S.LV[6] = N.LV[5] @LLV_N[15][1];
				progbuf S.LV[7] = N.LV[6] @LLV_S[14][0];
				progbuf S.LV[8] = N.LV[7] @LLV_N[14][0];
				progbuf S.LV[9] = N.LV[8] @LLV_N[13][1];
				progbuf S.LV[10] = N.LV[9] @LLV_S[12][0];
				progbuf S.LV[11] = N.LV[10] @LLV_N[12][0];
				progbuf S.LV[12] = N.LV[11] @LLV_N[11][1];
				progbuf S.LV[13] = N.LV[12] @LLV_S[10][0];
				progbuf S.LV[14] = N.LV[13] @LLV_N[10][0];
				progbuf S.LV[15] = N.LV[14] @LLV_N[9][1];
				progbuf S.LV[16] = N.LV[15] @LLV_S[8][0];
				progbuf S.LV[17] = N.LV[16] @LLV_N[8][0];
				progbuf S.LV[18] = N.LV[17] @LLV_N[7][1];
				progbuf S.LV[19] = N.LV[18] @LLV_S[6][0];
				progbuf S.LV[20] = N.LV[19] @LLV_N[6][0];
				progbuf S.LV[21] = N.LV[20] @LLV_N[5][1];
				progbuf S.LV[22] = N.LV[21] @LLV_S[4][0];
				progbuf S.LV[23] = N.LV[22] @LLV_N[4][0];
				progbuf N.LV[0] = S.LV[1] @LLV_N[18][1];
				progbuf N.LV[1] = S.LV[2] @LLV_S[17][0];
				progbuf N.LV[2] = S.LV[3] @LLV_N[17][0];
				progbuf N.LV[3] = S.LV[4] @LLV_N[16][1];
				progbuf N.LV[4] = S.LV[5] @LLV_S[15][0];
				progbuf N.LV[5] = S.LV[6] @LLV_N[15][0];
				progbuf N.LV[6] = S.LV[7] @LLV_N[14][1];
				progbuf N.LV[7] = S.LV[8] @LLV_S[13][0];
				progbuf N.LV[8] = S.LV[9] @LLV_N[13][0];
				progbuf N.LV[9] = S.LV[10] @LLV_N[12][1];
				progbuf N.LV[10] = S.LV[11] @LLV_S[11][0];
				progbuf N.LV[11] = S.LV[12] @LLV_N[11][0];
				progbuf N.LV[12] = S.LV[13] @LLV_N[10][1];
				progbuf N.LV[13] = S.LV[14] @LLV_S[9][0];
				progbuf N.LV[14] = S.LV[15] @LLV_N[9][0];
				progbuf N.LV[15] = S.LV[16] @LLV_N[8][1];
				progbuf N.LV[16] = S.LV[17] @LLV_S[7][0];
				progbuf N.LV[17] = S.LV[18] @LLV_N[7][0];
				progbuf N.LV[18] = S.LV[19] @LLV_N[6][1];
				progbuf N.LV[19] = S.LV[20] @LLV_S[5][0];
				progbuf N.LV[20] = S.LV[21] @LLV_N[5][0];
				progbuf N.LV[21] = S.LV[22] @LLV_N[4][1];
				progbuf N.LV[22] = S.LV[23] @LLV_S[3][0];
				progbuf N.LV[23] = S.LV[0] @LLV_N[3][0];
			}
		}

		tile_class LLV_S3A {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 19, rev 3);

			switchbox LLV {
				progbuf S.LV[0] = N.LV[23] @LLV[4][2];
				progbuf S.LV[1] = N.LV[0] @LLV[3][1];
				progbuf S.LV[2] = N.LV[1] @LLV[18][0];
				progbuf S.LV[3] = N.LV[2] @LLV[18][2];
				progbuf S.LV[4] = N.LV[3] @LLV[17][1];
				progbuf S.LV[5] = N.LV[4] @LLV[16][0];
				progbuf S.LV[6] = N.LV[5] @LLV[16][2];
				progbuf S.LV[7] = N.LV[6] @LLV[15][1];
				progbuf S.LV[8] = N.LV[7] @LLV[14][0];
				progbuf S.LV[9] = N.LV[8] @LLV[14][2];
				progbuf S.LV[10] = N.LV[9] @LLV[13][1];
				progbuf S.LV[11] = N.LV[10] @LLV[12][0];
				progbuf S.LV[12] = N.LV[11] @LLV[12][2];
				progbuf S.LV[13] = N.LV[12] @LLV[11][1];
				progbuf S.LV[14] = N.LV[13] @LLV[10][0];
				progbuf S.LV[15] = N.LV[14] @LLV[10][2];
				progbuf S.LV[16] = N.LV[15] @LLV[9][1];
				progbuf S.LV[17] = N.LV[16] @LLV[8][0];
				progbuf S.LV[18] = N.LV[17] @LLV[8][2];
				progbuf S.LV[19] = N.LV[18] @LLV[7][1];
				progbuf S.LV[20] = N.LV[19] @LLV[6][0];
				progbuf S.LV[21] = N.LV[20] @LLV[6][2];
				progbuf S.LV[22] = N.LV[21] @LLV[5][1];
				progbuf S.LV[23] = N.LV[22] @LLV[4][0];
				progbuf N.LV[0] = S.LV[1] @LLV[3][2];
				progbuf N.LV[1] = S.LV[2] @LLV[18][1];
				progbuf N.LV[2] = S.LV[3] @LLV[17][0];
				progbuf N.LV[3] = S.LV[4] @LLV[17][2];
				progbuf N.LV[4] = S.LV[5] @LLV[16][1];
				progbuf N.LV[5] = S.LV[6] @LLV[15][0];
				progbuf N.LV[6] = S.LV[7] @LLV[15][2];
				progbuf N.LV[7] = S.LV[8] @LLV[14][1];
				progbuf N.LV[8] = S.LV[9] @LLV[13][0];
				progbuf N.LV[9] = S.LV[10] @LLV[13][2];
				progbuf N.LV[10] = S.LV[11] @LLV[12][1];
				progbuf N.LV[11] = S.LV[12] @LLV[11][0];
				progbuf N.LV[12] = S.LV[13] @LLV[11][2];
				progbuf N.LV[13] = S.LV[14] @LLV[10][1];
				progbuf N.LV[14] = S.LV[15] @LLV[9][0];
				progbuf N.LV[15] = S.LV[16] @LLV[9][2];
				progbuf N.LV[16] = S.LV[17] @LLV[8][1];
				progbuf N.LV[17] = S.LV[18] @LLV[7][0];
				progbuf N.LV[18] = S.LV[19] @LLV[7][2];
				progbuf N.LV[19] = S.LV[20] @LLV[6][1];
				progbuf N.LV[20] = S.LV[21] @LLV[5][0];
				progbuf N.LV[21] = S.LV[22] @LLV[5][2];
				progbuf N.LV[22] = S.LV[23] @LLV[4][1];
				progbuf N.LV[23] = S.LV[0] @LLV[3][0];
			}
		}
	}

	tile_slot IOB {
		bel_slot IOB[0]: IOB;
		bel_slot IOB[1]: IOB;
		bel_slot IOB[2]: IOB;
		bel_slot IOB[3]: IOB;
		bel_slot IOB[4]: IOB;
		bel_slot IOB[5]: IOB;
		bel_slot IOB[6]: IOB;
		bel_slot IOB[7]: IOB;
		bel_slot IBUF[0]: IBUF;
		bel_slot IBUF[1]: IBUF;
		bel_slot IBUF[2]: IBUF;
		bel_slot IBUF[3]: IBUF;
		bel_slot OBUF[0]: OBUF;
		bel_slot OBUF[1]: OBUF;
		bel_slot OBUF[2]: OBUF;
		bel_slot OBUF[3]: OBUF;

		tile_class IOB_S3_W1 {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][6], TERM[0][1], TERM[0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][8];
				attribute VR @TERM[0][17];
				attribute IBUF_MODE @[TERM[0][23], TERM[0][19], TERM[0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][31], TERM[0][29]];
				attribute DISABLE_GTS @TERM[0][11];
				attribute DCI_MODE @[TERM[0][9], TERM[0][28], TERM[0][25], TERM[0][5]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][13];
				attribute S3_PDRIVE @[TERM[1][7], !TERM[1][26], TERM[0][4], !TERM[0][24]];
				attribute S3_NDRIVE @[TERM[0][7], !TERM[0][20], TERM[0][2], TERM[0][10]];
				attribute S3_SLEW @[TERM[1][20], TERM[0][30], TERM[0][27], TERM[0][26], TERM[0][21]];
				attribute S3_OUTPUT_MISC @[TERM[0][16], TERM[0][12]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][58], TERM[0][59], TERM[0][63]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][55];
				attribute VR @TERM[1][46];
				attribute IBUF_MODE @[TERM[0][40], TERM[0][45], TERM[0][46]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][34], TERM[0][32]];
				attribute DISABLE_GTS @TERM[1][52];
				attribute DCI_MODE @[TERM[0][54], TERM[0][35], TERM[1][39], TERM[0][62]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][51];
				attribute S3_PDRIVE @[TERM[0][57], !TERM[0][37], TERM[0][61], !TERM[0][39]];
				attribute S3_NDRIVE @[TERM[0][56], !TERM[0][41], TERM[1][58], TERM[0][53]];
				attribute S3_SLEW @[TERM[0][43], TERM[0][42], TERM[0][38], TERM[0][36], TERM[0][33]];
				attribute S3_OUTPUT_MISC @[TERM[0][47], TERM[0][52]];
				attribute S3_OUTPUT_DIFF @[TERM[0][15], TERM[0][50], TERM[0][48]];
			}
		}

		tile_class IOB_S3_E1 {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[1][58], TERM[1][59], TERM[1][63]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][55];
				attribute VR @TERM[0][46];
				attribute IBUF_MODE @[TERM[1][40], TERM[1][45], TERM[1][46]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][34], TERM[1][32]];
				attribute DISABLE_GTS @TERM[0][52];
				attribute DCI_MODE @[TERM[1][54], TERM[1][35], TERM[0][39], TERM[1][62]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][51];
				attribute S3_PDRIVE @[TERM[1][57], !TERM[1][37], TERM[1][61], !TERM[1][39]];
				attribute S3_NDRIVE @[TERM[1][56], !TERM[1][41], TERM[0][58], TERM[1][53]];
				attribute S3_SLEW @[TERM[1][43], TERM[1][42], TERM[1][38], TERM[1][36], TERM[1][33]];
				attribute S3_OUTPUT_MISC @[TERM[1][47], TERM[1][52]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][6], TERM[1][1], TERM[1][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][8];
				attribute VR @TERM[1][17];
				attribute IBUF_MODE @[TERM[1][23], TERM[1][19], TERM[1][18]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][31], TERM[1][29]];
				attribute DISABLE_GTS @TERM[1][11];
				attribute DCI_MODE @[TERM[1][9], TERM[1][28], TERM[1][25], TERM[1][5]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][13];
				attribute S3_PDRIVE @[TERM[0][7], !TERM[0][26], TERM[1][4], !TERM[1][24]];
				attribute S3_NDRIVE @[TERM[1][7], !TERM[1][20], TERM[1][2], TERM[1][10]];
				attribute S3_SLEW @[TERM[1][30], TERM[1][27], TERM[1][26], TERM[1][21], TERM[0][20]];
				attribute S3_OUTPUT_MISC @[TERM[1][16], TERM[1][12]];
				attribute S3_OUTPUT_DIFF @[TERM[1][48], TERM[1][14], TERM[1][15]];
			}
		}

		tile_class IOB_S3_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[1][6][4], TERM[1][8][0], TERM[1][7][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][6][1];
				attribute IBUF_MODE @[TERM[1][2][4], TERM[1][4][0], TERM[1][3][4]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][1][2], TERM[1][1][0]];
				attribute DISABLE_GTS @TERM[1][5][3];
				attribute DCI_MODE @[TERM[1][6][0], TERM[1][1][3], TERM[1][2][2], TERM[1][7][0]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][5][1];
				attribute S3_PDRIVE @[TERM[1][6][3], !TERM[1][2][0], TERM[1][7][1], !TERM[1][2][3]];
				attribute S3_NDRIVE @[TERM[1][6][2], !TERM[1][3][0], TERM[1][7][4], TERM[1][5][4]];
				attribute S3_SLEW @[TERM[1][3][2], TERM[1][3][1], TERM[1][2][1], TERM[1][1][4], TERM[1][1][1]];
				attribute S3_OUTPUT_MISC @[TERM[1][4][2], TERM[1][5][2]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][9][0], TERM[1][8][3], TERM[1][7][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][13][0];
				attribute IBUF_MODE @[TERM[1][12][2], TERM[1][13][2], TERM[1][13][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][15][4], TERM[1][14][4]];
				attribute DISABLE_GTS @TERM[1][11][3];
				attribute DCI_MODE @[TERM[1][11][1], TERM[1][14][3], TERM[1][12][4], TERM[1][9][2]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][10][0];
				attribute S3_PDRIVE @[TERM[1][9][3], !TERM[1][14][1], TERM[1][9][1], !TERM[1][12][3]];
				attribute S3_NDRIVE @[TERM[1][9][4], !TERM[1][12][1], TERM[1][8][4], TERM[1][11][2]];
				attribute S3_SLEW @[TERM[1][15][0], TERM[1][14][2], TERM[1][14][0], TERM[1][13][4], TERM[1][12][0]];
				attribute S3_OUTPUT_MISC @[TERM[1][10][4], TERM[1][11][4]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][3][1], TERM[0][4][1], TERM[0][3][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][18][3];
				attribute IBUF_MODE @[TERM[1][17][1], TERM[1][18][0], TERM[1][18][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][15][3], TERM[1][15][1]];
				attribute DISABLE_GTS @TERM[0][2][0];
				attribute DCI_MODE @[TERM[0][2][2], TERM[1][16][0], TERM[1][16][4], TERM[0][3][2]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][1][3];
				attribute S3_PDRIVE @[TERM[0][3][0], !TERM[1][16][2], TERM[0][3][3], !TERM[1][17][0]];
				attribute S3_NDRIVE @[TERM[0][2][4], !TERM[1][17][2], TERM[0][4][0], TERM[0][2][1]];
				attribute S3_SLEW @[TERM[1][17][4], TERM[1][17][3], TERM[1][16][3], TERM[1][16][1], TERM[1][15][2]];
				attribute S3_OUTPUT_MISC @[TERM[1][18][4], TERM[0][1][4]];
				attribute S3_OUTPUT_DIFF @[TERM[1][10][3], TERM[0][1][2], TERM[0][1][0]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][5][3], TERM[0][4][4], TERM[0][5][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][6][2];
				attribute IBUF_MODE @[TERM[0][9][2], TERM[0][8][4], TERM[0][8][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][0], TERM[0][11][4]];
				attribute DISABLE_GTS @TERM[0][7][0];
				attribute DCI_MODE @[TERM[0][6][3], TERM[0][10][1], TERM[0][11][1], TERM[0][5][4]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][7][2];
				attribute S3_PDRIVE @[TERM[0][6][0], !TERM[0][11][2], TERM[0][5][2], !TERM[0][11][0]];
				attribute S3_NDRIVE @[TERM[0][6][1], !TERM[0][9][4], TERM[0][5][0], TERM[0][6][4]];
				attribute S3_SLEW @[TERM[0][11][3], TERM[0][10][2], TERM[0][10][0], TERM[0][9][3], TERM[0][9][1]];
				attribute S3_OUTPUT_MISC @[TERM[0][8][1], TERM[0][7][1]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][17][3], TERM[0][18][3], TERM[0][18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][17][0];
				attribute IBUF_MODE @[TERM[0][12][3], TERM[0][14][2], TERM[0][14][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][2], TERM[0][10][4]];
				attribute DISABLE_GTS @TERM[0][16][1];
				attribute DCI_MODE @[TERM[0][16][3], TERM[0][13][1], TERM[0][12][1], TERM[0][17][4]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][16][4];
				attribute S3_PDRIVE @[TERM[0][17][2], !TERM[0][13][3], TERM[0][18][0], !TERM[0][12][2]];
				attribute S3_NDRIVE @[TERM[0][17][1], !TERM[0][12][4], TERM[0][18][2], TERM[0][16][2]];
				attribute S3_SLEW @[TERM[0][14][4], TERM[0][14][0], TERM[0][13][4], TERM[0][12][0], TERM[0][10][3]];
				attribute S3_OUTPUT_MISC @[TERM[0][15][1], TERM[0][16][0]];
				attribute S3_OUTPUT_DIFF @[TERM[0][7][4], TERM[0][15][4], TERM[0][15][2]];
			}
		}

		tile_class IOB_S3_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[0][12][0], TERM[0][13][0], TERM[0][13][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][12][3];
				attribute IBUF_MODE @[TERM[0][17][0], TERM[0][16][0], TERM[0][15][4]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][18][4], TERM[0][18][2]];
				attribute DISABLE_GTS @TERM[0][14][1];
				attribute DCI_MODE @[TERM[0][12][4], TERM[0][18][1], TERM[0][17][2], TERM[0][13][4]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][14][3];
				attribute S3_PDRIVE @[TERM[0][12][1], !TERM[0][17][4], TERM[0][13][3], !TERM[0][17][1]];
				attribute S3_NDRIVE @[TERM[0][12][2], !TERM[0][16][4], TERM[0][13][1], TERM[0][14][0]];
				attribute S3_SLEW @[TERM[0][18][3], TERM[0][18][0], TERM[0][17][3], TERM[0][16][3], TERM[0][16][2]];
				attribute S3_OUTPUT_MISC @[TERM[0][15][2], TERM[0][14][2]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][7][2], TERM[0][11][3], TERM[0][10][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][11][2];
				attribute VR @TERM[0][3][1];
				attribute IBUF_MODE @[TERM[0][8][2], TERM[0][3][0], TERM[0][3][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][6][1], TERM[0][5][0]];
				attribute DISABLE_GTS @TERM[0][9][4];
				attribute DCI_MODE @[TERM[0][11][4], TERM[0][6][0], TERM[0][8][0], TERM[0][11][0]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][2];
				attribute S3_PDRIVE @[TERM[0][11][1], !TERM[0][8][3], TERM[0][10][0], !TERM[0][8][1]];
				attribute S3_NDRIVE @[TERM[0][6][4], !TERM[0][7][0], TERM[0][10][2], TERM[0][5][3]];
				attribute S3_SLEW @[TERM[0][8][4], TERM[0][7][3], TERM[0][7][1], TERM[0][5][4], TERM[0][5][1]];
				attribute S3_OUTPUT_MISC @[TERM[0][3][3], TERM[0][9][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][16][1], TERM[1][15][2], TERM[1][16][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][17][4];
				attribute VR @TERM[0][1][3];
				attribute IBUF_MODE @[TERM[0][2][1], TERM[0][1][1], TERM[0][1][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][6][3], TERM[0][5][2]];
				attribute DISABLE_GTS @TERM[1][17][0];
				attribute DCI_MODE @[TERM[1][17][2], TERM[0][4][0], TERM[0][4][4], TERM[1][16][2]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][18][3];
				attribute S3_PDRIVE @[TERM[1][16][0], !TERM[0][4][1], TERM[1][16][3], !TERM[0][2][0]];
				attribute S3_NDRIVE @[TERM[1][17][3], !TERM[0][2][2], TERM[1][15][0], TERM[1][17][1]];
				attribute S3_SLEW @[TERM[0][6][2], TERM[0][4][3], TERM[0][4][2], TERM[0][2][4], TERM[0][2][3]];
				attribute S3_OUTPUT_MISC @[TERM[0][1][4], TERM[1][18][4]];
				attribute S3_OUTPUT_DIFF @[TERM[0][3][4], TERM[1][18][2], TERM[1][18][0]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][14][4], TERM[1][15][4], TERM[1][14][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][12][2];
				attribute VR @TERM[1][10][2];
				attribute IBUF_MODE @[TERM[1][11][4], TERM[1][10][4], TERM[1][10][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][8][3], TERM[1][8][1]];
				attribute DISABLE_GTS @TERM[1][13][0];
				attribute DCI_MODE @[TERM[1][12][3], TERM[1][8][0], TERM[1][9][1], TERM[1][14][3]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][13][2];
				attribute S3_PDRIVE @[TERM[1][12][0], !TERM[1][9][3], TERM[1][14][1], !TERM[1][9][0]];
				attribute S3_NDRIVE @[TERM[1][12][1], !TERM[1][11][0], TERM[1][14][2], TERM[1][12][4]];
				attribute S3_SLEW @[TERM[1][11][3], TERM[1][11][1], TERM[1][9][4], TERM[1][9][2], TERM[1][8][2]];
				attribute S3_OUTPUT_MISC @[TERM[1][10][1], TERM[1][13][1]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][2][3], TERM[1][1][3], TERM[1][1][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][2][0];
				attribute VR @TERM[1][4][4];
				attribute IBUF_MODE @[TERM[1][6][3], TERM[1][4][2], TERM[1][4][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][8][4], TERM[1][7][1]];
				attribute DISABLE_GTS @TERM[1][3][2];
				attribute DCI_MODE @[TERM[1][3][4], TERM[1][7][2], TERM[1][6][1], TERM[1][2][4]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][0];
				attribute S3_PDRIVE @[TERM[1][2][2], !TERM[1][7][4], TERM[1][1][0], !TERM[1][6][2]];
				attribute S3_NDRIVE @[TERM[1][2][1], !TERM[1][6][4], TERM[1][1][2], TERM[1][3][3]];
				attribute S3_SLEW @[TERM[1][7][3], TERM[1][7][0], TERM[1][6][0], TERM[1][5][0], TERM[1][4][0]];
				attribute S3_OUTPUT_MISC @[TERM[1][5][1], TERM[1][3][1]];
				attribute S3_OUTPUT_DIFF @[TERM[1][10][0], TERM[1][5][4], TERM[1][5][2]];
			}
		}

		tile_class IOB_FC_W {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IBUF[0] {
				attribute ENABLE @TERM[0][13];
				attribute O2IPAD_ENABLE @TERM[0][18];
			}

			bel IBUF[1] {
				attribute ENABLE @TERM[0][24];
				attribute O2IPAD_ENABLE @TERM[0][19];
			}

			bel IBUF[2] {
				attribute ENABLE @TERM[0][43];
				attribute O2IPAD_ENABLE @TERM[0][48];
			}

			bel IBUF[3] {
				attribute ENABLE @TERM[0][54];
				attribute O2IPAD_ENABLE @TERM[0][49];
			}

			bel OBUF[0] {
				attribute ENABLE @[TERM[0][15], TERM[0][14]];
				attribute MISR_ENABLE @TERM[0][10];
			}

			bel OBUF[1] {
				attribute ENABLE @[TERM[0][23], TERM[0][22]];
				attribute MISR_ENABLE @TERM[0][27];
			}

			bel OBUF[2] {
				attribute ENABLE @[TERM[0][45], TERM[0][44]];
				attribute MISR_ENABLE @TERM[0][40];
			}

			bel OBUF[3] {
				attribute ENABLE @[TERM[0][53], TERM[0][52]];
				attribute MISR_ENABLE @TERM[0][57];
			}
		}

		tile_class IOB_FC_E {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IBUF[0] {
				attribute ENABLE @TERM[0][13];
				attribute O2IPAD_ENABLE @TERM[0][18];
			}

			bel IBUF[1] {
				attribute ENABLE @TERM[0][24];
				attribute O2IPAD_ENABLE @TERM[0][19];
			}

			bel IBUF[2] {
				attribute ENABLE @TERM[0][43];
				attribute O2IPAD_ENABLE @TERM[0][48];
			}

			bel IBUF[3] {
				attribute ENABLE @TERM[0][54];
				attribute O2IPAD_ENABLE @TERM[0][49];
			}

			bel OBUF[0] {
				attribute ENABLE @[TERM[0][15], TERM[0][14]];
				attribute MISR_ENABLE @TERM[0][10];
			}

			bel OBUF[1] {
				attribute ENABLE @[TERM[0][23], TERM[0][22]];
				attribute MISR_ENABLE @TERM[0][27];
			}

			bel OBUF[2] {
				attribute ENABLE @[TERM[0][45], TERM[0][44]];
				attribute MISR_ENABLE @TERM[0][40];
			}

			bel OBUF[3] {
				attribute ENABLE @[TERM[0][53], TERM[0][52]];
				attribute MISR_ENABLE @TERM[0][57];
			}
		}

		tile_class IOB_FC_S {
			cell CELL;
			bitrect TERM: Vertical (rev 19, rev 5);

			bel IBUF[0] {
				attribute ENABLE @TERM[14][4];
				attribute O2IPAD_ENABLE @TERM[13][4];
			}

			bel IBUF[1] {
				attribute ENABLE @TERM[11][4];
				attribute O2IPAD_ENABLE @TERM[12][4];
			}

			bel IBUF[2] {
				attribute ENABLE @TERM[6][4];
				attribute O2IPAD_ENABLE @TERM[5][4];
			}

			bel IBUF[3] {
				attribute ENABLE @TERM[3][4];
				attribute O2IPAD_ENABLE @TERM[4][4];
			}

			bel OBUF[0] {
				attribute ENABLE @[TERM[13][1], TERM[13][0]];
				attribute MISR_ENABLE @TERM[14][1];
			}

			bel OBUF[1] {
				attribute ENABLE @[TERM[12][1], TERM[12][0]];
				attribute MISR_ENABLE @TERM[11][1];
			}

			bel OBUF[2] {
				attribute ENABLE @[TERM[5][1], TERM[5][0]];
				attribute MISR_ENABLE @TERM[6][1];
			}

			bel OBUF[3] {
				attribute ENABLE @[TERM[4][1], TERM[4][0]];
				attribute MISR_ENABLE @TERM[3][1];
			}
		}

		tile_class IOB_FC_N {
			cell CELL;
			bitrect TERM: Vertical (rev 19, rev 5);

			bel IBUF[0] {
				attribute ENABLE @TERM[3][4];
				attribute O2IPAD_ENABLE @TERM[4][4];
			}

			bel IBUF[1] {
				attribute ENABLE @TERM[6][4];
				attribute O2IPAD_ENABLE @TERM[5][4];
			}

			bel IBUF[2] {
				attribute ENABLE @TERM[11][4];
				attribute O2IPAD_ENABLE @TERM[12][4];
			}

			bel IBUF[3] {
				attribute ENABLE @TERM[14][4];
				attribute O2IPAD_ENABLE @TERM[13][4];
			}

			bel OBUF[0] {
				attribute ENABLE @[TERM[4][1], TERM[4][0]];
				attribute MISR_ENABLE @TERM[3][1];
			}

			bel OBUF[1] {
				attribute ENABLE @[TERM[5][1], TERM[5][0]];
				attribute MISR_ENABLE @TERM[6][1];
			}

			bel OBUF[2] {
				attribute ENABLE @[TERM[12][1], TERM[12][0]];
				attribute MISR_ENABLE @TERM[11][1];
			}

			bel OBUF[3] {
				attribute ENABLE @[TERM[13][1], TERM[13][0]];
				attribute MISR_ENABLE @TERM[14][1];
			}
		}

		tile_class IOB_S3E_W1 {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][6], TERM[0][1], TERM[0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][11];
				attribute IBUF_MODE @[TERM[0][26], TERM[0][21], TERM[0][0]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][43]];
				attribute IQ_DELAY @[!TERM[1][56], !TERM[1][53]];
				attribute I_DELAY @[!TERM[1][54], !TERM[1][51], !TERM[1][55]];
				attribute OUTPUT_ENABLE @[TERM[1][14], TERM[0][12]];
				attribute S3E_PDRIVE @[!TERM[0][10], TERM[0][30], !TERM[0][4], TERM[0][27]];
				attribute S3E_NDRIVE @[TERM[0][7], !TERM[1][20], TERM[0][36], TERM[1][7]];
				attribute S3E_SLEW @[TERM[0][34], TERM[0][31], TERM[0][29], TERM[0][25], TERM[0][24], TERM[0][32]];
				attribute S3E_OUTPUT_MISC @[TERM[0][22]];
			}
		}

		tile_class IOB_S3E_W2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[1][0][9], TERM[1][0][5], TERM[1][0][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][1][7];
				attribute IBUF_MODE @[TERM[0][0][48], TERM[0][0][55], TERM[0][0][56]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][41]];
				attribute IQ_DELAY @[!TERM[1][1][29], !TERM[1][1][32]];
				attribute I_DELAY @[!TERM[1][1][31], !TERM[1][1][33], !TERM[1][1][30]];
				attribute OUTPUT_ENABLE @[TERM[0][0][46], TERM[0][0][44]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][0][59]];
				attribute S3E_PDRIVE @[!TERM[1][0][8], TERM[0][0][49], !TERM[1][0][3], TERM[0][0][41]];
				attribute S3E_NDRIVE @[TERM[1][0][7], !TERM[0][1][52], TERM[1][0][1], TERM[0][1][58]];
				attribute S3E_SLEW @[TERM[0][1][46], TERM[0][0][51], TERM[0][0][50], TERM[0][0][47], TERM[0][0][42], TERM[0][0][61]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][53]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][0][17], TERM[1][0][39], TERM[1][0][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][0][32], TERM[1][0][31], TERM[1][0][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][0]];
				attribute IQ_DELAY @[!TERM[1][1][13], !TERM[1][1][10]];
				attribute I_DELAY @[!TERM[1][1][11], !TERM[1][1][9], !TERM[1][1][12]];
				attribute OUTPUT_ENABLE @[TERM[1][1][39], TERM[1][0][42]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][43]];
				attribute S3E_PDRIVE @[!TERM[1][1][14], TERM[1][0][36], !TERM[1][0][12], TERM[1][0][46]];
				attribute S3E_NDRIVE @[TERM[1][0][18], !TERM[1][0][44], TERM[1][0][14], TERM[1][0][22]];
				attribute S3E_SLEW @[TERM[1][0][40], TERM[1][0][37], TERM[1][0][35], TERM[1][0][30], TERM[1][0][28], TERM[1][0][21]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][27]];
				attribute S3E_OUTPUT_DIFF @[TERM[1][1][26], TERM[1][0][25]];
			}
		}

		tile_class IOB_S3E_W3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][0][6], TERM[0][0][1], TERM[0][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][8];
				attribute IBUF_MODE @[TERM[0][0][23], TERM[0][0][19], TERM[0][0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][43]];
				attribute IQ_DELAY @[!TERM[0][1][56], !TERM[0][1][53]];
				attribute I_DELAY @[!TERM[0][1][54], !TERM[0][1][51], !TERM[0][1][55]];
				attribute IBUF_ENABLE @TERM[0][0][7];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][0][33], TERM[0][0][31], TERM[0][0][30]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][38];
				attribute IBUF_MODE @[TERM[0][0][52], TERM[0][1][52], TERM[0][0][49]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][43]];
				attribute IQ_DELAY @[!TERM[1][1][56], !TERM[1][1][53]];
				attribute I_DELAY @[!TERM[1][1][54], !TERM[1][1][51], !TERM[1][1][55]];
				attribute OUTPUT_ENABLE @[TERM[0][1][58], TERM[0][0][58]];
				attribute S3E_PDRIVE @[!TERM[0][0][35], TERM[0][0][56], !TERM[0][0][29], TERM[0][0][53]];
				attribute S3E_NDRIVE @[TERM[0][0][37], !TERM[0][0][36], TERM[0][0][27], TERM[0][0][44]];
				attribute S3E_SLEW @[TERM[0][0][62], TERM[0][0][57], TERM[0][0][55], TERM[0][0][51], TERM[0][0][39], TERM[0][0][46]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[2][0][9], TERM[2][0][5], TERM[2][0][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][0][48], TERM[1][0][55], TERM[1][0][56]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][1][41]];
				attribute IQ_DELAY @[!TERM[2][1][29], !TERM[2][1][32]];
				attribute I_DELAY @[!TERM[2][1][31], !TERM[2][1][33], !TERM[2][1][30]];
				attribute OUTPUT_ENABLE @[TERM[1][0][46], TERM[1][0][44]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][59]];
				attribute S3E_PDRIVE @[!TERM[2][0][8], TERM[1][0][49], !TERM[2][0][3], TERM[1][0][41]];
				attribute S3E_NDRIVE @[TERM[2][0][7], !TERM[1][1][52], TERM[2][0][1], TERM[1][1][58]];
				attribute S3E_SLEW @[TERM[1][1][46], TERM[1][0][51], TERM[1][0][50], TERM[1][0][47], TERM[1][0][42], TERM[1][0][61]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][53]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[2][0][17], TERM[2][0][39], TERM[2][0][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[2][0][32], TERM[2][0][31], TERM[2][0][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][1][0]];
				attribute IQ_DELAY @[!TERM[2][1][13], !TERM[2][1][10]];
				attribute I_DELAY @[!TERM[2][1][11], !TERM[2][1][9], !TERM[2][1][12]];
				attribute OUTPUT_ENABLE @[TERM[2][1][39], TERM[2][0][42]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][0][43]];
				attribute S3E_PDRIVE @[!TERM[2][1][14], TERM[2][0][36], !TERM[2][0][12], TERM[2][0][46]];
				attribute S3E_NDRIVE @[TERM[2][0][18], !TERM[2][0][44], TERM[2][0][14], TERM[2][0][22]];
				attribute S3E_SLEW @[TERM[2][0][40], TERM[2][0][37], TERM[2][0][35], TERM[2][0][30], TERM[2][0][28], TERM[2][0][21]];
				attribute S3E_OUTPUT_MISC @[TERM[2][0][27]];
				attribute S3E_OUTPUT_DIFF @[TERM[2][1][26], TERM[2][0][25]];
			}
		}

		tile_class IOB_S3E_W4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][0][6], TERM[0][0][1], TERM[0][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][8];
				attribute IBUF_MODE @[TERM[0][0][23], TERM[0][0][19], TERM[0][0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][43]];
				attribute IQ_DELAY @[!TERM[0][1][56], !TERM[0][1][53]];
				attribute I_DELAY @[!TERM[0][1][54], !TERM[0][1][51], !TERM[0][1][55]];
				attribute IBUF_ENABLE @TERM[0][0][7];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][0][33], TERM[0][0][31], TERM[0][0][30]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][38];
				attribute IBUF_MODE @[TERM[0][0][52], TERM[0][1][52], TERM[0][0][49]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][41]];
				attribute IQ_DELAY @[!TERM[1][1][29], !TERM[1][1][32]];
				attribute I_DELAY @[!TERM[1][1][31], !TERM[1][1][33], !TERM[1][1][30]];
				attribute OUTPUT_ENABLE @[TERM[0][1][58], TERM[0][0][58]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][0][43]];
				attribute S3E_PDRIVE @[!TERM[0][0][35], TERM[0][0][56], !TERM[0][0][29], TERM[0][0][53]];
				attribute S3E_NDRIVE @[TERM[0][0][37], !TERM[0][0][36], TERM[0][0][27], TERM[0][0][44]];
				attribute S3E_SLEW @[TERM[0][0][62], TERM[0][0][57], TERM[0][0][55], TERM[0][0][51], TERM[0][0][39], TERM[0][0][46]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[2][0][9], TERM[2][0][5], TERM[2][0][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][0][48], TERM[1][0][55], TERM[1][0][56]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][0]];
				attribute IQ_DELAY @[!TERM[1][1][13], !TERM[1][1][10]];
				attribute I_DELAY @[!TERM[1][1][11], !TERM[1][1][9], !TERM[1][1][12]];
				attribute OUTPUT_ENABLE @[TERM[1][0][46], TERM[1][0][44]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][59]];
				attribute S3E_PDRIVE @[!TERM[2][0][8], TERM[1][0][49], !TERM[2][0][3], TERM[1][0][41]];
				attribute S3E_NDRIVE @[TERM[2][0][7], !TERM[1][1][52], TERM[2][0][1], TERM[1][1][58]];
				attribute S3E_SLEW @[TERM[1][1][46], TERM[1][0][51], TERM[1][0][50], TERM[1][0][47], TERM[1][0][42], TERM[1][0][61]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][53]];
				attribute S3E_OUTPUT_DIFF @[TERM[1][0][52], TERM[1][0][57]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[2][0][17], TERM[2][0][39], TERM[2][0][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][0][15];
				attribute IBUF_MODE @[TERM[2][0][32], TERM[2][0][31], TERM[2][0][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][1][41]];
				attribute IQ_DELAY @[!TERM[3][1][29], !TERM[3][1][32]];
				attribute I_DELAY @[!TERM[3][1][31], !TERM[3][1][33], !TERM[3][1][30]];
				attribute OUTPUT_ENABLE @[TERM[2][1][39], TERM[2][0][42]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][0][43]];
				attribute S3E_PDRIVE @[!TERM[2][1][14], TERM[2][0][36], !TERM[2][0][12], TERM[2][0][33]];
				attribute S3E_NDRIVE @[TERM[2][0][18], !TERM[2][0][44], TERM[2][0][14], TERM[2][0][22]];
				attribute S3E_SLEW @[TERM[2][0][40], TERM[2][0][37], TERM[2][0][35], TERM[2][0][30], TERM[2][0][28], TERM[2][0][21]];
				attribute S3E_OUTPUT_MISC @[TERM[2][0][27]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[3][0][50], TERM[3][0][54], TERM[3][1][52]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[3][0][30], TERM[3][0][34], TERM[3][0][37]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][1][0]];
				attribute IQ_DELAY @[!TERM[3][1][13], !TERM[3][1][10]];
				attribute I_DELAY @[!TERM[3][1][11], !TERM[3][1][9], !TERM[3][1][12]];
				attribute OUTPUT_ENABLE @[TERM[3][0][25], TERM[3][0][22]];
				attribute OUTPUT_DIFF_GROUP @[TERM[3][0][44]];
				attribute S3E_PDRIVE @[!TERM[3][0][49], TERM[3][0][26], !TERM[3][0][52], TERM[3][0][28]];
				attribute S3E_NDRIVE @[TERM[3][1][46], !TERM[3][1][39], TERM[3][0][53], TERM[3][0][43]];
				attribute S3E_SLEW @[TERM[3][1][26], TERM[3][0][32], TERM[3][0][31], TERM[3][0][24], TERM[3][0][21], TERM[3][0][41]];
				attribute S3E_OUTPUT_MISC @[TERM[3][0][33]];
				attribute S3E_OUTPUT_DIFF @[TERM[3][0][36], TERM[3][0][38]];
			}
		}

		tile_class IOB_S3E_E1 {
			cell CELL;
			bitrect TERM: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][51], TERM[0][58], TERM[1][39]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][54];
				attribute IBUF_MODE @[TERM[0][35], TERM[0][63], TERM[0][45]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][0]];
				attribute IQ_DELAY @[!TERM[1][13], !TERM[1][10]];
				attribute I_DELAY @[!TERM[1][11], !TERM[1][9], !TERM[1][12]];
				attribute OUTPUT_ENABLE @[TERM[1][20], TERM[0][38]];
				attribute S3E_PDRIVE @[!TERM[0][52], TERM[0][31], !TERM[0][61], TERM[0][32]];
				attribute S3E_NDRIVE @[TERM[0][41], !TERM[0][55], TERM[1][58], TERM[0][34]];
				attribute S3E_SLEW @[TERM[0][37], TERM[0][36], TERM[0][33], TERM[0][30], TERM[0][28], TERM[0][48]];
				attribute S3E_OUTPUT_MISC @[TERM[0][49]];
			}
		}

		tile_class IOB_S3E_E2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[1][0][39], TERM[1][0][45], TERM[1][0][44]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][0][37];
				attribute IBUF_MODE @[TERM[1][0][19], TERM[1][0][23], TERM[1][0][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][41]];
				attribute IQ_DELAY @[!TERM[0][1][29], !TERM[0][1][32]];
				attribute I_DELAY @[!TERM[0][1][31], !TERM[0][1][33], !TERM[0][1][30]];
				attribute OUTPUT_ENABLE @[TERM[1][0][41], TERM[0][0][44]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][31]];
				attribute S3E_PDRIVE @[!TERM[1][1][39], TERM[1][0][46], !TERM[1][0][42], TERM[1][0][49]];
				attribute S3E_NDRIVE @[TERM[1][0][38], !TERM[0][0][42], TERM[1][0][43], TERM[1][0][28]];
				attribute S3E_SLEW @[TERM[1][1][20], TERM[1][0][22], TERM[1][0][16], TERM[1][0][15], TERM[1][0][12], TERM[1][0][30]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][24]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][0][6], TERM[0][0][0], TERM[0][0][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][0][23], TERM[0][0][24], TERM[0][0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][0]];
				attribute IQ_DELAY @[!TERM[0][1][13], !TERM[0][1][10]];
				attribute I_DELAY @[!TERM[0][1][11], !TERM[0][1][9], !TERM[0][1][12]];
				attribute OUTPUT_ENABLE @[TERM[0][1][39], TERM[0][0][38]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][0][14]];
				attribute S3E_PDRIVE @[!TERM[0][1][7], TERM[0][0][36], !TERM[0][0][3], TERM[0][0][33]];
				attribute S3E_NDRIVE @[TERM[0][0][7], !TERM[0][1][20], TERM[0][0][1], TERM[0][0][11]];
				attribute S3E_SLEW @[TERM[0][1][26], TERM[0][0][30], TERM[0][0][27], TERM[0][0][22], TERM[0][0][21], TERM[0][0][12]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][20]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][0][16], TERM[0][0][15]];
			}
		}

		tile_class IOB_S3E_E3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[2][0][62], TERM[2][0][59], TERM[2][0][58]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][1][52];
				attribute IBUF_MODE @[TERM[2][0][48], TERM[2][0][51], TERM[2][0][52]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][1][43]];
				attribute IQ_DELAY @[!TERM[2][1][56], !TERM[2][1][53]];
				attribute I_DELAY @[!TERM[2][1][54], !TERM[2][1][51], !TERM[2][1][55]];
				attribute IBUF_ENABLE @TERM[2][0][57];
			}

			bel IOB[1] {
				attribute PULL @[TERM[2][0][27], TERM[2][0][35], TERM[2][0][45]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][0][25];
				attribute IBUF_MODE @[TERM[2][0][9], TERM[2][0][13], TERM[2][0][15]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][1][43]];
				attribute IQ_DELAY @[!TERM[1][1][56], !TERM[1][1][53]];
				attribute I_DELAY @[!TERM[1][1][54], !TERM[1][1][51], !TERM[1][1][55]];
				attribute OUTPUT_ENABLE @[TERM[2][0][30], TERM[2][0][11]];
				attribute S3E_PDRIVE @[!TERM[2][1][26], TERM[2][0][0], !TERM[2][0][29], TERM[2][0][3]];
				attribute S3E_NDRIVE @[TERM[2][0][26], !TERM[2][0][36], TERM[2][0][31], TERM[2][1][20]];
				attribute S3E_SLEW @[TERM[2][1][7], TERM[2][0][14], TERM[2][0][10], TERM[2][0][7], TERM[2][0][4], TERM[2][0][22]];
				attribute S3E_OUTPUT_MISC @[TERM[2][1][14]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][0][39], TERM[1][0][45], TERM[1][0][44]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][0][37];
				attribute IBUF_MODE @[TERM[1][0][19], TERM[1][0][23], TERM[1][0][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][41]];
				attribute IQ_DELAY @[!TERM[0][1][29], !TERM[0][1][32]];
				attribute I_DELAY @[!TERM[0][1][31], !TERM[0][1][33], !TERM[0][1][30]];
				attribute OUTPUT_ENABLE @[TERM[1][0][41], TERM[0][0][44]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][31]];
				attribute S3E_PDRIVE @[!TERM[1][1][39], TERM[1][0][46], !TERM[1][0][42], TERM[1][0][49]];
				attribute S3E_NDRIVE @[TERM[1][0][38], !TERM[0][0][42], TERM[1][0][43], TERM[1][0][28]];
				attribute S3E_SLEW @[TERM[1][1][20], TERM[1][0][22], TERM[1][0][16], TERM[1][0][15], TERM[1][0][12], TERM[1][0][30]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][24]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][0][6], TERM[0][0][0], TERM[0][0][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][0][23], TERM[0][0][24], TERM[0][0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][0]];
				attribute IQ_DELAY @[!TERM[0][1][13], !TERM[0][1][10]];
				attribute I_DELAY @[!TERM[0][1][11], !TERM[0][1][9], !TERM[0][1][12]];
				attribute OUTPUT_ENABLE @[TERM[0][1][39], TERM[0][0][38]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][0][14]];
				attribute S3E_PDRIVE @[!TERM[0][1][7], TERM[0][0][36], !TERM[0][0][3], TERM[0][0][33]];
				attribute S3E_NDRIVE @[TERM[0][0][7], !TERM[0][1][20], TERM[0][0][1], TERM[0][0][11]];
				attribute S3E_SLEW @[TERM[0][1][26], TERM[0][0][30], TERM[0][0][27], TERM[0][0][22], TERM[0][0][21], TERM[0][0][12]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][20]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][0][16], TERM[0][0][15]];
			}
		}

		tile_class IOB_S3E_E4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[3][0][62], TERM[3][0][59], TERM[3][0][58]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][1][52];
				attribute IBUF_MODE @[TERM[3][0][40], TERM[3][0][46], TERM[3][0][47]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][1][43]];
				attribute IQ_DELAY @[!TERM[3][1][56], !TERM[3][1][53]];
				attribute I_DELAY @[!TERM[3][1][54], !TERM[3][1][51], !TERM[3][1][55]];
				attribute IBUF_ENABLE @TERM[3][0][57];
			}

			bel IOB[1] {
				attribute PULL @[TERM[3][0][27], TERM[3][0][33], TERM[3][0][28]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][25];
				attribute IBUF_MODE @[TERM[3][0][2], TERM[3][0][13], TERM[3][0][18]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][1][41]];
				attribute IQ_DELAY @[!TERM[2][1][29], !TERM[2][1][32]];
				attribute I_DELAY @[!TERM[2][1][31], !TERM[2][1][33], !TERM[2][1][30]];
				attribute OUTPUT_ENABLE @[TERM[3][0][3], TERM[3][0][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[3][0][21]];
				attribute S3E_PDRIVE @[!TERM[3][1][26], TERM[2][0][63], !TERM[3][0][14], TERM[3][0][30]];
				attribute S3E_NDRIVE @[TERM[3][0][26], !TERM[3][0][45], TERM[3][0][32], TERM[3][1][20]];
				attribute S3E_SLEW @[TERM[3][1][7], TERM[3][0][10], TERM[3][0][8], TERM[3][0][6], TERM[3][0][4], TERM[3][0][19]];
				attribute S3E_OUTPUT_MISC @[TERM[3][0][1]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][0][58], TERM[1][0][60], TERM[1][0][38]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[2][0][13], TERM[2][0][14], TERM[2][1][7]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][1][0]];
				attribute IQ_DELAY @[!TERM[2][1][13], !TERM[2][1][10]];
				attribute I_DELAY @[!TERM[2][1][11], !TERM[2][1][9], !TERM[2][1][12]];
				attribute OUTPUT_ENABLE @[TERM[2][1][52], TERM[2][0][49]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][0][0]];
				attribute S3E_PDRIVE @[!TERM[1][0][61], TERM[2][0][46], !TERM[1][0][56], TERM[2][0][44]];
				attribute S3E_NDRIVE @[TERM[1][0][63], !TERM[1][0][44], TERM[1][1][52], TERM[2][0][1]];
				attribute S3E_SLEW @[TERM[2][0][20], TERM[2][0][19], TERM[2][0][15], TERM[2][0][12], TERM[2][0][11], TERM[2][0][2]];
				attribute S3E_OUTPUT_MISC @[TERM[2][0][8]];
				attribute S3E_OUTPUT_DIFF @[TERM[2][0][7], TERM[2][0][6]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][0][50], TERM[1][0][54], TERM[1][1][20]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][0][48];
				attribute IBUF_MODE @[TERM[1][0][30], TERM[1][0][34], TERM[1][0][31]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][41]];
				attribute IQ_DELAY @[!TERM[0][1][29], !TERM[0][1][32]];
				attribute I_DELAY @[!TERM[0][1][31], !TERM[0][1][33], !TERM[0][1][30]];
				attribute OUTPUT_ENABLE @[TERM[1][0][2], TERM[0][0][55]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][0][35]];
				attribute S3E_PDRIVE @[!TERM[1][0][55], TERM[1][0][4], !TERM[1][0][52], TERM[1][0][10]];
				attribute S3E_NDRIVE @[TERM[1][0][49], !TERM[1][0][46], TERM[1][0][53], TERM[1][0][43]];
				attribute S3E_SLEW @[TERM[1][1][26], TERM[1][0][32], TERM[1][0][28], TERM[1][0][25], TERM[1][0][23], TERM[1][0][41]];
				attribute S3E_OUTPUT_MISC @[TERM[1][0][29]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][0][17], TERM[0][1][14], TERM[0][0][14]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][0][33], TERM[0][0][31], TERM[0][1][26]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][0]];
				attribute IQ_DELAY @[!TERM[0][1][13], !TERM[0][1][10]];
				attribute I_DELAY @[!TERM[0][1][11], !TERM[0][1][9], !TERM[0][1][12]];
				attribute OUTPUT_ENABLE @[TERM[0][1][52], TERM[0][0][42]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][0][19]];
				attribute S3E_PDRIVE @[!TERM[0][0][9], TERM[0][1][39], !TERM[0][0][12], TERM[0][0][28]];
				attribute S3E_NDRIVE @[TERM[0][0][18], !TERM[0][0][26], TERM[0][0][10], TERM[0][0][8]];
				attribute S3E_SLEW @[TERM[0][0][40], TERM[0][0][38], TERM[0][0][37], TERM[0][0][36], TERM[0][0][34], TERM[0][0][21]];
				attribute S3E_OUTPUT_MISC @[TERM[0][0][30]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][0][27], TERM[0][0][23]];
			}
		}

		tile_class IOB_S3E_S1 {
			cell CELL;
			bitrect TERM: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[2][4], TERM[0][0], TERM[0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[6][0], TERM[2][1], TERM[7][2]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[7][3]];
				attribute IQ_DELAY @[!TERM[7][4], !TERM[6][4]];
				attribute I_DELAY @[!TERM[3][4], !TERM[4][4], !TERM[4][3]];
				attribute OUTPUT_ENABLE @[TERM[8][0], TERM[3][0]];
				attribute S3E_PDRIVE @[!TERM[5][4], TERM[4][1], !TERM[0][4], TERM[3][3]];
				attribute S3E_NDRIVE @[TERM[2][2], !TERM[5][1], TERM[0][2], TERM[1][3]];
				attribute S3E_SLEW @[TERM[6][1], TERM[5][0], TERM[4][2], TERM[4][0], TERM[3][1], TERM[1][1]];
				attribute S3E_OUTPUT_MISC @[TERM[6][2]];
			}
		}

		tile_class IOB_S3E_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[1][2][4], TERM[1][0][0], TERM[1][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][6][0], TERM[1][2][1], TERM[1][7][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][13][0]];
				attribute IQ_DELAY @[!TERM[1][9][2], !TERM[1][10][0]];
				attribute I_DELAY @[!TERM[1][9][0], !TERM[1][11][0], !TERM[1][9][1]];
				attribute OUTPUT_ENABLE @[TERM[1][8][0], TERM[1][3][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][1][4]];
				attribute S3E_PDRIVE @[!TERM[1][5][4], TERM[1][4][1], !TERM[1][0][4], TERM[1][3][3]];
				attribute S3E_NDRIVE @[TERM[1][2][2], !TERM[1][5][1], TERM[1][0][2], TERM[1][1][3]];
				attribute S3E_SLEW @[TERM[1][6][1], TERM[1][5][0], TERM[1][4][2], TERM[1][4][0], TERM[1][3][1], TERM[1][1][1]];
				attribute S3E_OUTPUT_MISC @[TERM[1][6][2]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][5][3], TERM[0][5][0], TERM[0][6][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][0], TERM[0][0][3], TERM[0][2][4]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][14][0]];
				attribute IQ_DELAY @[!TERM[1][16][4], !TERM[1][16][0]];
				attribute I_DELAY @[!TERM[1][16][1], !TERM[1][15][0], !TERM[1][16][3]];
				attribute OUTPUT_ENABLE @[TERM[1][18][2], TERM[1][17][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][2][1]];
				attribute S3E_PDRIVE @[!TERM[0][3][0], TERM[1][18][3], !TERM[0][5][1], TERM[1][18][4]];
				attribute S3E_NDRIVE @[TERM[0][3][1], !TERM[0][0][4], TERM[0][6][1], TERM[0][1][1]];
				attribute S3E_SLEW @[TERM[1][18][1], TERM[1][17][3], TERM[1][17][2], TERM[0][0][1], TERM[0][0][0], TERM[0][1][2]];
				attribute S3E_OUTPUT_MISC @[TERM[1][16][2]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][6][3], TERM[0][1][4]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][9][2], TERM[0][11][3], TERM[0][11][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][9][1];
				attribute IBUF_MODE @[TERM[0][7][1], TERM[0][7][0], TERM[0][8][0]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][3][3]];
				attribute IQ_DELAY @[!TERM[0][4][3], !TERM[0][4][4]];
				attribute I_DELAY @[!TERM[0][4][1], !TERM[0][3][4], !TERM[0][4][0]];
				attribute IBUF_ENABLE @TERM[0][11][0];
			}
		}

		tile_class IOB_S3E_S3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);
			bitrect TERM[2]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[2][1][1], TERM[2][0][1], TERM[2][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[2][4][1], TERM[2][4][2], TERM[2][3][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][9][3]];
				attribute IQ_DELAY @[!TERM[2][9][2], !TERM[2][9][1]];
				attribute I_DELAY @[!TERM[2][9][0], !TERM[2][11][0], !TERM[2][11][1]];
				attribute OUTPUT_ENABLE @[TERM[2][6][1], TERM[2][5][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][2][1]];
				attribute S3E_PDRIVE @[!TERM[2][1][2], TERM[2][5][1], !TERM[2][0][4], TERM[2][7][4]];
				attribute S3E_NDRIVE @[TERM[2][1][3], !TERM[2][3][2], TERM[2][0][2], TERM[2][2][4]];
				attribute S3E_SLEW @[TERM[2][6][2], TERM[2][5][3], TERM[2][5][2], TERM[2][4][0], TERM[2][3][0], TERM[2][2][2]];
				attribute S3E_OUTPUT_MISC @[TERM[2][4][3]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[2][14][3], TERM[2][15][1], TERM[2][15][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[2][16][2], TERM[2][17][4], TERM[2][12][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][11][2]];
				attribute IQ_DELAY @[!TERM[2][11][3], !TERM[2][10][3]];
				attribute I_DELAY @[!TERM[2][10][2], !TERM[2][10][1], !TERM[2][10][0]];
				attribute OUTPUT_ENABLE @[TERM[2][18][4], TERM[2][18][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][11][4]];
				attribute S3E_PDRIVE @[!TERM[2][14][2], TERM[2][17][0], !TERM[2][15][4], TERM[2][17][2]];
				attribute S3E_NDRIVE @[TERM[2][14][0], !TERM[2][12][2], TERM[2][15][0], TERM[2][10][4]];
				attribute S3E_SLEW @[TERM[2][18][2], TERM[2][18][0], TERM[2][17][3], TERM[2][17][1], TERM[2][16][3], TERM[2][13][1]];
				attribute S3E_OUTPUT_MISC @[TERM[2][12][4]];
				attribute S3E_OUTPUT_DIFF @[TERM[2][12][3], TERM[2][13][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][5][4], TERM[1][4][1], TERM[1][4][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][6][1], TERM[1][6][0], TERM[1][5][1]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][11][2]];
				attribute IQ_DELAY @[!TERM[1][10][0], !TERM[1][10][1]];
				attribute I_DELAY @[!TERM[1][9][3], !TERM[1][11][1], !TERM[1][9][4]];
				attribute IBUF_ENABLE @TERM[1][5][3];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][14][4], TERM[1][10][4], TERM[1][12][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][17][0], TERM[1][16][3], TERM[1][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][8][0]];
				attribute IQ_DELAY @[!TERM[0][11][2], !TERM[0][9][0]];
				attribute I_DELAY @[!TERM[0][11][3], !TERM[0][9][1], !TERM[0][11][4]];
				attribute OUTPUT_ENABLE @[TERM[1][18][3], TERM[1][18][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][13][0]];
				attribute S3E_PDRIVE @[!TERM[1][14][3], TERM[1][17][4], !TERM[1][12][1], TERM[1][17][1]];
				attribute S3E_NDRIVE @[TERM[1][14][2], !TERM[1][16][4], TERM[1][12][3], TERM[1][13][2]];
				attribute S3E_SLEW @[TERM[1][18][4], TERM[1][18][2], TERM[1][17][3], TERM[1][16][1], TERM[1][16][0], TERM[1][13][4]];
				attribute S3E_OUTPUT_MISC @[TERM[1][15][0]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][17][1], TERM[0][18][3], TERM[0][18][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][12][0], TERM[0][14][4], TERM[0][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][7][0]];
				attribute IQ_DELAY @[!TERM[0][6][4], !TERM[0][6][1]];
				attribute I_DELAY @[!TERM[0][6][2], !TERM[0][6][0], !TERM[0][6][3]];
				attribute OUTPUT_ENABLE @[TERM[0][13][2], TERM[0][13][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][16][0]];
				attribute S3E_PDRIVE @[!TERM[0][17][2], TERM[0][13][3], !TERM[0][18][1], TERM[0][12][2]];
				attribute S3E_NDRIVE @[TERM[0][17][4], !TERM[0][14][0], TERM[0][18][2], TERM[0][16][1]];
				attribute S3E_SLEW @[TERM[0][14][2], TERM[0][13][4], TERM[0][12][4], TERM[0][12][1], TERM[0][10][0], TERM[0][16][3]];
				attribute S3E_OUTPUT_MISC @[TERM[0][14][1]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][15][1], TERM[0][15][3]];
			}
		}

		tile_class IOB_S3E_S4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);
			bitrect TERM[2]: Vertical (rev 19, rev 5);
			bitrect TERM[3]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[3][2][4], TERM[3][0][0], TERM[3][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][5][3];
				attribute IBUF_MODE @[TERM[3][6][0], TERM[3][2][1], TERM[3][7][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][14][4]];
				attribute IQ_DELAY @[!TERM[3][14][3], !TERM[3][14][1]];
				attribute I_DELAY @[!TERM[3][14][0], !TERM[3][14][2], !TERM[3][12][2]];
				attribute OUTPUT_ENABLE @[TERM[3][8][0], TERM[3][3][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[3][1][4]];
				attribute S3E_PDRIVE @[!TERM[3][5][4], TERM[3][4][1], !TERM[3][0][4], TERM[3][3][3]];
				attribute S3E_NDRIVE @[TERM[3][2][2], !TERM[3][5][1], TERM[3][0][2], TERM[3][1][3]];
				attribute S3E_SLEW @[TERM[3][6][1], TERM[3][5][0], TERM[3][4][2], TERM[3][4][0], TERM[3][3][1], TERM[3][1][1]];
				attribute S3E_OUTPUT_MISC @[TERM[3][6][2]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[2][5][3], TERM[2][5][0], TERM[2][6][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[3][18][0], TERM[2][0][3], TERM[2][2][4]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][15][0]];
				attribute IQ_DELAY @[!TERM[3][17][4], !TERM[3][15][4]];
				attribute I_DELAY @[!TERM[3][16][4], !TERM[3][15][3], !TERM[3][16][3]];
				attribute OUTPUT_ENABLE @[TERM[3][18][2], TERM[3][17][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][2][1]];
				attribute S3E_PDRIVE @[!TERM[2][3][0], TERM[3][18][3], !TERM[2][5][1], TERM[3][18][4]];
				attribute S3E_NDRIVE @[TERM[2][3][1], !TERM[2][0][4], TERM[2][6][1], TERM[2][1][1]];
				attribute S3E_SLEW @[TERM[3][18][1], TERM[3][17][3], TERM[3][17][2], TERM[2][0][1], TERM[2][0][0], TERM[2][1][2]];
				attribute S3E_OUTPUT_MISC @[TERM[3][16][2]];
				attribute S3E_OUTPUT_DIFF @[TERM[2][6][3], TERM[2][1][4]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[2][8][0], TERM[2][4][1], TERM[2][3][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][8][1];
				attribute IBUF_MODE @[TERM[2][10][0], TERM[2][11][2], TERM[2][9][0]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][12][4]];
				attribute IQ_DELAY @[!TERM[2][10][3], !TERM[2][4][4]];
				attribute I_DELAY @[!TERM[2][6][4], !TERM[2][3][4], !TERM[2][10][4]];
				attribute OUTPUT_ENABLE @[TERM[2][13][4], TERM[2][12][1]];
				attribute S3E_PDRIVE @[!TERM[2][3][3], TERM[2][13][2], !TERM[2][7][0], TERM[2][10][1]];
				attribute S3E_NDRIVE @[TERM[2][4][3], !TERM[2][11][1], TERM[2][4][2], TERM[2][7][3]];
				attribute S3E_SLEW @[TERM[2][13][1], TERM[2][12][0], TERM[2][11][4], TERM[2][11][0], TERM[2][10][2], TERM[2][8][4]];
				attribute S3E_OUTPUT_MISC @[TERM[2][9][4]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][2][4], TERM[1][0][0], TERM[1][0][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][5][3];
				attribute IBUF_MODE @[TERM[1][6][0], TERM[1][2][1], TERM[1][7][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][14][0]];
				attribute IQ_DELAY @[!TERM[1][9][2], !TERM[1][11][1]];
				attribute I_DELAY @[!TERM[1][9][3], !TERM[1][11][2], !TERM[1][9][1]];
				attribute OUTPUT_ENABLE @[TERM[1][8][0], TERM[1][3][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][1][4]];
				attribute S3E_PDRIVE @[!TERM[1][5][4], TERM[1][4][1], !TERM[1][0][4], TERM[1][3][3]];
				attribute S3E_NDRIVE @[TERM[1][2][2], !TERM[1][5][1], TERM[1][0][2], TERM[1][1][3]];
				attribute S3E_SLEW @[TERM[1][6][1], TERM[1][5][0], TERM[1][4][2], TERM[1][4][0], TERM[1][3][1], TERM[1][1][1]];
				attribute S3E_OUTPUT_MISC @[TERM[1][6][2]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][5][3], TERM[0][5][0], TERM[0][6][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][0], TERM[0][0][3], TERM[0][2][4]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][14][1]];
				attribute IQ_DELAY @[!TERM[1][17][4], !TERM[1][15][4]];
				attribute I_DELAY @[!TERM[1][16][4], !TERM[1][15][3], !TERM[1][16][3]];
				attribute OUTPUT_ENABLE @[TERM[1][18][2], TERM[1][17][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][2][1]];
				attribute S3E_PDRIVE @[!TERM[0][3][0], TERM[1][18][3], !TERM[0][5][1], TERM[1][18][4]];
				attribute S3E_NDRIVE @[TERM[0][3][1], !TERM[0][0][4], TERM[0][6][1], TERM[0][1][1]];
				attribute S3E_SLEW @[TERM[1][18][1], TERM[1][17][3], TERM[1][17][2], TERM[0][0][1], TERM[0][0][0], TERM[0][1][2]];
				attribute S3E_OUTPUT_MISC @[TERM[1][16][2]];
				attribute S3E_OUTPUT_DIFF @[TERM[0][6][3], TERM[0][1][4]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][7][0], TERM[0][4][1], TERM[0][3][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][8][1];
				attribute IBUF_MODE @[TERM[0][10][0], TERM[0][11][0], TERM[0][9][0]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][14][0]];
				attribute IQ_DELAY @[!TERM[0][9][2], !TERM[0][11][1]];
				attribute I_DELAY @[!TERM[0][9][3], !TERM[0][11][2], !TERM[0][9][1]];
				attribute IBUF_ENABLE @TERM[0][4][2];
			}

			bel IOB[6] {
				attribute PULL @[TERM[0][17][0], TERM[0][18][1], TERM[0][18][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][2], TERM[0][13][4], TERM[0][15][0]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][14][1]];
				attribute IQ_DELAY @[!TERM[0][17][4], !TERM[0][15][4]];
				attribute I_DELAY @[!TERM[0][16][4], !TERM[0][15][3], !TERM[0][16][3]];
				attribute IBUF_ENABLE @TERM[0][15][1];
			}
		}

		tile_class IOB_S3E_N1 {
			cell CELL;
			bitrect TERM: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[17][2], TERM[18][3], TERM[18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[12][3], TERM[14][2], TERM[15][1]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[10][0]];
				attribute IQ_DELAY @[!TERM[11][4], !TERM[10][3]];
				attribute I_DELAY @[!TERM[10][1], !TERM[10][2], !TERM[11][3]];
				attribute OUTPUT_ENABLE @[TERM[13][0], TERM[10][4]];
				attribute S3E_PDRIVE @[!TERM[17][3], TERM[13][4], !TERM[18][0], TERM[12][2]];
				attribute S3E_NDRIVE @[TERM[17][1], !TERM[14][1], TERM[18][2], TERM[16][2]];
				attribute S3E_SLEW @[TERM[14][4], TERM[13][3], TERM[13][1], TERM[12][4], TERM[12][0], TERM[16][4]];
				attribute S3E_OUTPUT_MISC @[TERM[14][0]];
			}
		}

		tile_class IOB_S3E_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[0][17][2], TERM[0][18][3], TERM[0][18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][12][3], TERM[0][14][2], TERM[0][15][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][7][4]];
				attribute IQ_DELAY @[!TERM[0][11][2], !TERM[0][9][4]];
				attribute I_DELAY @[!TERM[0][11][1], !TERM[0][9][3], !TERM[0][11][0]];
				attribute OUTPUT_ENABLE @[TERM[0][13][0], TERM[0][10][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][16][1]];
				attribute S3E_PDRIVE @[!TERM[0][17][3], TERM[0][13][4], !TERM[0][18][0], TERM[0][12][2]];
				attribute S3E_NDRIVE @[TERM[0][17][1], !TERM[0][14][1], TERM[0][18][2], TERM[0][16][2]];
				attribute S3E_SLEW @[TERM[0][14][4], TERM[0][13][3], TERM[0][13][1], TERM[0][12][4], TERM[0][12][0], TERM[0][16][4]];
				attribute S3E_OUTPUT_MISC @[TERM[0][14][0]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][12][1], TERM[1][10][2], TERM[1][13][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][17][1], TERM[1][16][0], TERM[1][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][6][4]];
				attribute IQ_DELAY @[!TERM[0][3][0], !TERM[0][3][3]];
				attribute I_DELAY @[!TERM[0][3][2], !TERM[0][3][4], !TERM[0][3][1]];
				attribute OUTPUT_ENABLE @[TERM[1][18][4], TERM[1][18][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][14][0]];
				attribute S3E_PDRIVE @[!TERM[1][12][3], TERM[1][17][4], !TERM[1][13][2], TERM[1][17][0]];
				attribute S3E_NDRIVE @[TERM[1][12][4], !TERM[1][16][1], TERM[1][13][1], TERM[1][14][1]];
				attribute S3E_SLEW @[TERM[1][18][2], TERM[1][18][0], TERM[1][17][3], TERM[1][16][4], TERM[1][16][3], TERM[1][14][3]];
				attribute S3E_OUTPUT_MISC @[TERM[1][15][0]];
				attribute S3E_OUTPUT_DIFF @[TERM[1][15][1], TERM[1][15][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][11][0], TERM[1][10][1], TERM[1][11][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][9][4], TERM[1][9][1], TERM[1][9][3]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][7][2]];
				attribute IQ_DELAY @[!TERM[1][11][4], !TERM[1][8][3]];
				attribute I_DELAY @[!TERM[1][13][0], !TERM[1][7][3], !TERM[1][10][0]];
				attribute IBUF_ENABLE @TERM[1][11][1];
			}
		}

		tile_class IOB_S3E_N3 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);
			bitrect TERM[2]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[0][17][2], TERM[0][18][3], TERM[0][18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][12][3], TERM[0][14][2], TERM[0][15][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][7][4]];
				attribute IQ_DELAY @[!TERM[0][11][2], !TERM[0][9][4]];
				attribute I_DELAY @[!TERM[0][11][1], !TERM[0][9][3], !TERM[0][11][0]];
				attribute OUTPUT_ENABLE @[TERM[0][13][0], TERM[0][10][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][16][1]];
				attribute S3E_PDRIVE @[!TERM[0][17][3], TERM[0][13][4], !TERM[0][18][0], TERM[0][12][2]];
				attribute S3E_NDRIVE @[TERM[0][17][1], !TERM[0][14][1], TERM[0][18][2], TERM[0][16][2]];
				attribute S3E_SLEW @[TERM[0][14][4], TERM[0][13][3], TERM[0][13][1], TERM[0][12][4], TERM[0][12][0], TERM[0][16][4]];
				attribute S3E_OUTPUT_MISC @[TERM[0][14][0]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][12][1], TERM[1][10][2], TERM[1][13][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][17][1], TERM[1][16][0], TERM[1][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][6][4]];
				attribute IQ_DELAY @[!TERM[0][3][0], !TERM[0][3][3]];
				attribute I_DELAY @[!TERM[0][3][2], !TERM[0][3][4], !TERM[0][3][1]];
				attribute OUTPUT_ENABLE @[TERM[1][18][4], TERM[1][18][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][14][0]];
				attribute S3E_PDRIVE @[!TERM[1][12][3], TERM[1][17][4], !TERM[1][13][2], TERM[1][17][0]];
				attribute S3E_NDRIVE @[TERM[1][12][4], !TERM[1][16][1], TERM[1][13][1], TERM[1][14][1]];
				attribute S3E_SLEW @[TERM[1][18][2], TERM[1][18][0], TERM[1][17][3], TERM[1][16][4], TERM[1][16][3], TERM[1][14][3]];
				attribute S3E_OUTPUT_MISC @[TERM[1][15][0]];
				attribute S3E_OUTPUT_DIFF @[TERM[1][15][1], TERM[1][15][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][11][0], TERM[1][10][1], TERM[1][11][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][9][4], TERM[1][9][1], TERM[1][9][3]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][7][2]];
				attribute IQ_DELAY @[!TERM[1][11][4], !TERM[1][8][3]];
				attribute I_DELAY @[!TERM[1][13][0], !TERM[1][7][3], !TERM[1][10][0]];
				attribute IBUF_ENABLE @TERM[1][11][1];
			}

			bel IOB[3] {
				attribute PULL @[TERM[2][18][3], TERM[2][17][0], TERM[2][17][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][17][4];
				attribute IBUF_MODE @[TERM[2][12][1], TERM[2][14][2], TERM[2][15][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][9][2]];
				attribute IQ_DELAY @[!TERM[2][9][3], !TERM[2][9][4]];
				attribute I_DELAY @[!TERM[2][11][4], !TERM[2][11][3], !TERM[2][11][2]];
				attribute OUTPUT_ENABLE @[TERM[2][13][2], TERM[2][10][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][16][3]];
				attribute S3E_PDRIVE @[!TERM[2][17][3], TERM[2][13][4], !TERM[2][18][2], TERM[2][12][2]];
				attribute S3E_NDRIVE @[TERM[2][18][4], !TERM[2][14][1], TERM[2][18][1], TERM[2][16][2]];
				attribute S3E_SLEW @[TERM[2][14][4], TERM[2][13][3], TERM[2][13][1], TERM[2][12][4], TERM[2][12][0], TERM[2][16][0]];
				attribute S3E_OUTPUT_MISC @[TERM[2][14][0]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[2][2][3], TERM[2][1][0], TERM[2][1][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[2][7][1], TERM[2][5][2], TERM[2][4][3]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][9][1]];
				attribute IQ_DELAY @[!TERM[2][9][0], !TERM[2][8][0]];
				attribute I_DELAY @[!TERM[2][8][1], !TERM[2][8][2], !TERM[2][8][3]];
				attribute OUTPUT_ENABLE @[TERM[2][5][4], TERM[2][5][3]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][3][2]];
				attribute S3E_PDRIVE @[!TERM[2][1][3], TERM[2][7][4], !TERM[2][2][2], TERM[2][6][1]];
				attribute S3E_NDRIVE @[TERM[2][2][4], !TERM[2][6][3], TERM[2][2][1], TERM[2][4][4]];
				attribute S3E_SLEW @[TERM[2][7][0], TERM[2][6][4], TERM[2][6][2], TERM[2][6][0], TERM[2][5][0], TERM[2][3][0]];
				attribute S3E_OUTPUT_MISC @[TERM[2][8][4]];
				attribute S3E_OUTPUT_DIFF @[TERM[2][3][4], TERM[2][3][3]];
			}
		}

		tile_class IOB_S3E_N4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 19, rev 5);
			bitrect TERM[1]: Vertical (rev 19, rev 5);
			bitrect TERM[2]: Vertical (rev 19, rev 5);
			bitrect TERM[3]: Vertical (rev 19, rev 5);

			bel IOB[0] {
				attribute PULL @[TERM[0][17][2], TERM[0][18][3], TERM[0][18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][17][0];
				attribute IBUF_MODE @[TERM[0][12][3], TERM[0][14][2], TERM[0][15][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][6][0]];
				attribute IQ_DELAY @[!TERM[0][7][2], !TERM[0][7][0]];
				attribute I_DELAY @[!TERM[0][7][4], !TERM[0][7][1], !TERM[0][7][3]];
				attribute OUTPUT_ENABLE @[TERM[0][11][4], TERM[0][11][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][16][1]];
				attribute S3E_PDRIVE @[!TERM[0][17][3], TERM[0][13][4], !TERM[0][18][0], TERM[0][12][2]];
				attribute S3E_NDRIVE @[TERM[0][17][1], !TERM[0][14][1], TERM[0][18][2], TERM[0][16][2]];
				attribute S3E_SLEW @[TERM[0][14][4], TERM[0][13][3], TERM[0][13][1], TERM[0][12][4], TERM[0][12][0], TERM[0][16][4]];
				attribute S3E_OUTPUT_MISC @[TERM[0][14][0]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][12][1], TERM[1][10][2], TERM[1][13][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][17][1], TERM[1][16][0], TERM[1][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[0][1][1]];
				attribute IQ_DELAY @[!TERM[0][2][0], !TERM[0][1][3]];
				attribute I_DELAY @[!TERM[0][1][2], !TERM[0][1][4], !TERM[0][1][0]];
				attribute OUTPUT_ENABLE @[TERM[1][18][4], TERM[1][18][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][14][0]];
				attribute S3E_PDRIVE @[!TERM[1][12][3], TERM[1][17][4], !TERM[1][13][2], TERM[1][17][0]];
				attribute S3E_NDRIVE @[TERM[1][12][4], !TERM[1][16][1], TERM[1][13][1], TERM[1][14][1]];
				attribute S3E_SLEW @[TERM[1][18][2], TERM[1][18][0], TERM[1][17][3], TERM[1][16][4], TERM[1][16][3], TERM[1][14][3]];
				attribute S3E_OUTPUT_MISC @[TERM[1][15][0]];
				attribute S3E_OUTPUT_DIFF @[TERM[1][15][1], TERM[1][15][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][9][3], TERM[1][11][3], TERM[1][11][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][9][2];
				attribute IBUF_MODE @[TERM[1][4][0], TERM[1][4][4], TERM[1][5][3]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[1][10][0]];
				attribute IQ_DELAY @[!TERM[1][8][1], !TERM[1][10][4]];
				attribute I_DELAY @[!TERM[1][13][0], !TERM[1][10][1], !TERM[1][8][0]];
				attribute OUTPUT_ENABLE @[TERM[1][2][4], TERM[1][2][1]];
				attribute S3E_PDRIVE @[!TERM[1][9][0], TERM[1][3][1], !TERM[1][11][0], TERM[1][3][4]];
				attribute S3E_NDRIVE @[TERM[1][9][1], !TERM[1][5][0], TERM[1][11][2], TERM[1][6][3]];
				attribute S3E_SLEW @[TERM[1][4][2], TERM[1][4][1], TERM[1][3][2], TERM[1][3][0], TERM[1][2][3], TERM[1][6][1]];
				attribute S3E_OUTPUT_MISC @[TERM[1][5][1]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[2][17][2], TERM[2][18][3], TERM[2][18][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][17][0];
				attribute IBUF_MODE @[TERM[2][12][3], TERM[2][14][2], TERM[2][15][1]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][6][3]];
				attribute IQ_DELAY @[!TERM[2][7][2], !TERM[2][7][0]];
				attribute I_DELAY @[!TERM[2][7][4], !TERM[2][7][1], !TERM[2][7][3]];
				attribute OUTPUT_ENABLE @[TERM[2][13][0], TERM[2][10][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[2][16][1]];
				attribute S3E_PDRIVE @[!TERM[2][17][3], TERM[2][13][4], !TERM[2][18][0], TERM[2][12][2]];
				attribute S3E_NDRIVE @[TERM[2][17][1], !TERM[2][14][1], TERM[2][18][2], TERM[2][16][2]];
				attribute S3E_SLEW @[TERM[2][14][4], TERM[2][13][3], TERM[2][13][1], TERM[2][12][4], TERM[2][12][0], TERM[2][16][4]];
				attribute S3E_OUTPUT_MISC @[TERM[2][14][0]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[3][12][1], TERM[3][10][2], TERM[3][13][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[3][17][1], TERM[3][16][0], TERM[3][15][2]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[2][6][4]];
				attribute IQ_DELAY @[!TERM[2][3][0], !TERM[2][3][3]];
				attribute I_DELAY @[!TERM[2][3][2], !TERM[2][3][4], !TERM[2][3][1]];
				attribute OUTPUT_ENABLE @[TERM[3][18][4], TERM[3][18][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[3][14][0]];
				attribute S3E_PDRIVE @[!TERM[3][12][3], TERM[3][17][4], !TERM[3][13][2], TERM[3][17][0]];
				attribute S3E_NDRIVE @[TERM[3][12][4], !TERM[3][16][1], TERM[3][13][1], TERM[3][14][1]];
				attribute S3E_SLEW @[TERM[3][18][2], TERM[3][18][0], TERM[3][17][3], TERM[3][16][4], TERM[3][16][3], TERM[3][14][3]];
				attribute S3E_OUTPUT_MISC @[TERM[3][15][0]];
				attribute S3E_OUTPUT_DIFF @[TERM[3][15][1], TERM[3][15][3]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[3][11][1], TERM[3][11][3], TERM[3][11][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[3][5][2], TERM[3][5][3], TERM[3][5][4]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][6][3]];
				attribute IQ_DELAY @[!TERM[3][7][2], !TERM[3][7][0]];
				attribute I_DELAY @[!TERM[3][7][4], !TERM[3][7][1], !TERM[3][7][3]];
				attribute IBUF_ENABLE @TERM[3][9][4];
			}

			bel IOB[6] {
				attribute PULL @[TERM[3][1][0], TERM[3][2][3], TERM[3][2][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[3][2][0], TERM[3][2][1], TERM[3][1][4]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS_LV = 0b001,
					CMOS_HV = 0b111,
				}
				attribute DELAY_COMMON @[!TERM[3][6][4]];
				attribute IQ_DELAY @[!TERM[3][3][0], !TERM[3][3][3]];
				attribute I_DELAY @[!TERM[3][3][2], !TERM[3][3][4], !TERM[3][3][1]];
				attribute IBUF_ENABLE @TERM[3][1][1];
			}
		}

		tile_class IOB_S3A_W4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[0][1][11], TERM[0][0][8], TERM[0][0][7]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][14];
				attribute PCI_INPUT @TERM[0][0][17];
				attribute IBUF_MODE @[TERM[0][0][13], TERM[0][0][12], TERM[0][0][11]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][0][32], TERM[0][0][36], TERM[0][0][38]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_INPUT @TERM[0][0][25];
				attribute IBUF_MODE @[TERM[0][0][27], TERM[0][0][30], TERM[0][0][31]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][0][0], TERM[0][0][48], TERM[1][0][11]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][0][1];
				attribute PCI_INPUT @TERM[0][0][44];
				attribute SUSPEND @[TERM[0][1][46], TERM[0][0][61], TERM[0][0][54], TERM[0][0][60]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][0][6], TERM[0][0][63], TERM[0][0][62]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[0][0][56], TERM[0][0][55]];
				attribute S3A_PDRIVE @[TERM[1][1][7], !TERM[1][0][12], TERM[1][0][4]];
				attribute S3A_NDRIVE @[TERM[1][0][5], !TERM[1][0][3], TERM[1][0][2]];
				attribute S3A_PSLEW @[TERM[0][0][42], TERM[0][0][43], TERM[0][0][45], TERM[0][0][46]];
				attribute S3A_NSLEW @[TERM[0][0][50], TERM[0][0][51], TERM[0][1][52], TERM[0][0][53]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][0][23], TERM[1][0][40], TERM[1][0][41]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][0][28];
				attribute PCI_CLAMP @TERM[1][0][22];
				attribute PCI_INPUT @TERM[1][0][44];
				attribute SUSPEND @[TERM[1][1][46], TERM[1][0][26], TERM[1][0][33], TERM[1][1][26]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][0][21], TERM[1][0][24], TERM[1][0][25]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[1][0][32], TERM[1][0][30]];
				attribute S3A_PDRIVE @[TERM[1][0][17], !TERM[1][0][19], TERM[1][0][20]];
				attribute S3A_NDRIVE @[TERM[1][0][18], !TERM[1][1][20], TERM[1][0][29]];
				attribute S3A_PSLEW @[TERM[1][0][46], TERM[1][0][45], TERM[1][0][43], TERM[1][0][42]];
				attribute S3A_NSLEW @[TERM[1][0][38], TERM[1][0][37], TERM[1][0][35], TERM[1][0][34]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[2][0][8], TERM[1][0][56], TERM[1][0][55]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][0][3];
				attribute PCI_CLAMP @TERM[2][0][9];
				attribute PCI_INPUT @TERM[1][0][52];
				attribute SUSPEND @[TERM[1][1][52], TERM[2][0][2], TERM[1][0][62], TERM[2][0][5]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[2][1][7], TERM[2][0][7], TERM[2][0][6]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[2][0][0], TERM[1][0][63]];
				attribute S3A_PDRIVE @[TERM[2][1][14], !TERM[2][0][13], TERM[2][0][12]];
				attribute S3A_NDRIVE @[TERM[2][0][14], !TERM[2][0][11], TERM[2][0][10]];
				attribute S3A_PSLEW @[TERM[1][0][50], TERM[1][0][51], TERM[1][0][54], TERM[1][0][53]];
				attribute S3A_NSLEW @[TERM[1][0][58], TERM[1][1][58], TERM[1][0][60], TERM[1][0][61]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[2][0][31], TERM[2][1][20], TERM[2][0][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[2][0][30];
				attribute PCI_INPUT @TERM[2][0][52];
				attribute SUSPEND @[TERM[2][0][43], TERM[2][1][39], TERM[2][0][41], TERM[2][0][35]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[2][0][29], TERM[2][0][33], TERM[2][0][34]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[2][0][40], TERM[2][0][39]];
				attribute S3A_PDRIVE @[TERM[2][0][26], !TERM[2][0][27], TERM[2][1][26]];
				attribute S3A_NDRIVE @[TERM[2][0][28], !TERM[2][0][48], TERM[2][0][32]];
				attribute S3A_PSLEW @[TERM[2][0][53], TERM[2][1][52], TERM[2][0][51], TERM[2][0][50]];
				attribute S3A_NSLEW @[TERM[2][0][46], TERM[2][0][45], TERM[2][0][44], TERM[2][0][42]];
			}

			bel IOB[6] {
				attribute PULL @[TERM[3][0][17], TERM[3][0][0], TERM[2][0][63]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][12];
				attribute PCI_CLAMP @TERM[3][0][15];
				attribute PCI_INPUT @TERM[2][0][59];
				attribute SUSPEND @[TERM[3][0][9], TERM[3][0][11], TERM[3][1][7], TERM[3][0][13]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[3][0][18], TERM[3][0][14], TERM[3][1][14]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[3][0][8], TERM[3][0][7]];
				attribute S3A_PDRIVE @[TERM[3][0][23], !TERM[3][0][21], TERM[3][0][20]];
				attribute S3A_NDRIVE @[TERM[3][1][20], !TERM[3][0][19], TERM[3][0][16]];
				attribute S3A_PSLEW @[TERM[2][0][58], TERM[2][1][58], TERM[2][0][60], TERM[2][0][61]];
				attribute S3A_NSLEW @[TERM[3][0][2], TERM[3][0][3], TERM[2][0][55], TERM[3][0][6]];
			}

			bel IOB[7] {
				attribute PULL @[TERM[3][0][47], TERM[3][0][5], TERM[3][0][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][44];
				attribute PCI_CLAMP @TERM[3][1][39];
				attribute PCI_INPUT @TERM[3][0][55];
				attribute SUSPEND @[TERM[3][0][39], TERM[3][0][45], TERM[3][0][49], TERM[3][0][43]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[3][0][38], TERM[3][0][42], TERM[3][0][41]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[3][1][46], TERM[3][0][48]];
				attribute S3A_PDRIVE @[TERM[3][0][33], !TERM[3][0][35], TERM[3][0][36]];
				attribute S3A_NDRIVE @[TERM[3][0][34], !TERM[3][0][37], TERM[3][0][40]];
				attribute S3A_PSLEW @[TERM[3][0][57], TERM[3][0][54], TERM[3][0][52], TERM[3][0][56]];
				attribute S3A_NSLEW @[TERM[3][0][53], TERM[3][1][52], TERM[3][0][51], TERM[3][0][50]];
			}
		}

		tile_class IOB_S3A_E4 {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			bel IOB[0] {
				attribute PULL @[TERM[3][1][52], TERM[3][0][55], TERM[3][0][56]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][49];
				attribute PCI_INPUT @TERM[3][0][46];
				attribute IBUF_MODE @[TERM[3][0][50], TERM[3][0][51], TERM[3][0][52]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
			}

			bel IOB[1] {
				attribute PULL @[TERM[3][0][31], TERM[3][0][27], TERM[3][0][25]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][34];
				attribute PCI_INPUT @TERM[3][0][38];
				attribute IBUF_MODE @[TERM[3][0][36], TERM[3][0][33], TERM[3][0][32]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
			}

			bel IOB[2] {
				attribute PULL @[TERM[2][0][63], TERM[3][0][15], TERM[2][0][52]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[3][0][4];
				attribute PCI_CLAMP @TERM[2][0][62];
				attribute PCI_INPUT @TERM[3][0][19];
				attribute SUSPEND @[TERM[3][1][17], TERM[3][0][2], TERM[3][0][9], TERM[3][0][3]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[2][0][57], TERM[3][0][0], TERM[3][0][1]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[3][0][8], TERM[3][0][7]];
				attribute S3A_PDRIVE @[TERM[2][1][56], !TERM[2][0][51], TERM[2][0][59]];
				attribute S3A_NDRIVE @[TERM[2][0][58], !TERM[2][0][60], TERM[2][0][61]];
				attribute S3A_PSLEW @[TERM[3][0][21], TERM[3][0][20], TERM[3][0][18], TERM[3][0][17]];
				attribute S3A_NSLEW @[TERM[3][0][13], TERM[3][0][12], TERM[3][1][11], TERM[3][0][10]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[2][0][40], TERM[2][0][23], TERM[2][0][22]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[2][0][35];
				attribute PCI_CLAMP @TERM[2][0][41];
				attribute PCI_INPUT @TERM[2][0][19];
				attribute SUSPEND @[TERM[2][1][17], TERM[2][0][37], TERM[2][0][30], TERM[2][1][37]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[2][0][42], TERM[2][0][39], TERM[2][0][38]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[2][0][33], TERM[2][0][31]];
				attribute S3A_PDRIVE @[TERM[2][0][46], !TERM[2][0][44], TERM[2][0][43]];
				attribute S3A_NDRIVE @[TERM[2][0][45], !TERM[2][1][43], TERM[2][0][34]];
				attribute S3A_PSLEW @[TERM[2][0][17], TERM[2][0][18], TERM[2][0][20], TERM[2][0][21]];
				attribute S3A_NSLEW @[TERM[2][0][25], TERM[2][0][26], TERM[2][0][28], TERM[2][0][29]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][0][55], TERM[2][0][7], TERM[2][0][8]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][0][54];
				attribute PCI_INPUT @TERM[2][0][11];
				attribute SUSPEND @[TERM[2][1][11], TERM[1][0][61], TERM[2][0][1], TERM[1][0][58]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][1][56], TERM[1][0][56], TERM[1][0][57]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[2][0][0], TERM[1][0][63]];
				attribute S3A_PDRIVE @[TERM[1][1][49], !TERM[1][0][50], TERM[1][0][51]];
				attribute S3A_NDRIVE @[TERM[1][0][49], !TERM[1][0][52], TERM[1][0][53]];
				attribute S3A_PSLEW @[TERM[2][0][13], TERM[2][0][12], TERM[2][0][9], TERM[2][0][10]];
				attribute S3A_NSLEW @[TERM[2][0][5], TERM[2][1][5], TERM[2][0][3], TERM[2][0][2]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][0][32], TERM[1][1][43], TERM[1][0][62]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][0][33];
				attribute PCI_INPUT @TERM[1][0][11];
				attribute SUSPEND @[TERM[1][0][20], TERM[1][1][24], TERM[1][0][22], TERM[1][0][28]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][0][34], TERM[1][0][30], TERM[1][0][29]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[1][0][24], TERM[1][0][23]];
				attribute S3A_PDRIVE @[TERM[1][0][37], !TERM[1][0][36], TERM[1][1][37]];
				attribute S3A_NDRIVE @[TERM[1][0][35], !TERM[1][0][15], TERM[1][0][31]];
				attribute S3A_PSLEW @[TERM[1][0][10], TERM[1][1][11], TERM[1][0][12], TERM[1][0][13]];
				attribute S3A_NSLEW @[TERM[1][0][17], TERM[1][0][18], TERM[1][0][19], TERM[1][0][21]];
			}

			bel IOB[6] {
				attribute PULL @[TERM[0][0][46], TERM[0][0][63], TERM[1][0][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][0][51];
				attribute PCI_CLAMP @TERM[0][0][48];
				attribute PCI_INPUT @TERM[1][0][4];
				attribute SUSPEND @[TERM[0][0][54], TERM[0][0][52], TERM[0][1][56], TERM[0][0][50]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][0][45], TERM[0][0][49], TERM[0][1][49]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[0][0][56], TERM[0][0][55]];
				attribute S3A_PDRIVE @[TERM[0][0][40], !TERM[0][0][42], TERM[0][0][43]];
				attribute S3A_NDRIVE @[TERM[0][1][43], !TERM[0][0][44], TERM[0][0][47]];
				attribute S3A_PSLEW @[TERM[1][0][5], TERM[1][1][5], TERM[1][0][3], TERM[1][0][2]];
				attribute S3A_NSLEW @[TERM[0][0][61], TERM[0][0][60], TERM[1][0][8], TERM[0][0][57]];
			}

			bel IOB[7] {
				attribute PULL @[TERM[0][0][16], TERM[0][0][58], TERM[0][0][62]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[0][1][24];
				attribute PCI_INPUT @TERM[0][0][8];
				attribute SUSPEND @[TERM[0][0][24], TERM[0][0][18], TERM[0][0][14], TERM[0][0][20]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][0][25], TERM[0][0][21], TERM[0][0][22]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute OUTPUT_ENABLE @[TERM[0][1][17], TERM[0][0][15]];
				attribute S3A_PDRIVE @[TERM[0][0][30], !TERM[0][0][28], TERM[0][0][27]];
				attribute S3A_NDRIVE @[TERM[0][0][29], !TERM[0][0][26], TERM[0][0][23]];
				attribute S3A_PSLEW @[TERM[0][0][6], TERM[0][0][9], TERM[0][0][11], TERM[0][0][7]];
				attribute S3A_NSLEW @[TERM[0][0][10], TERM[0][1][11], TERM[0][0][12], TERM[0][0][13]];
			}
		}

		tile_class IOB_S3A_S2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 6);
			bitrect TERM[1]: Vertical (rev 19, rev 6);

			bel IOB[0] {
				attribute PULL @[TERM[1][6][3], TERM[1][6][0], TERM[1][4][5]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][4][1];
				attribute PCI_INPUT @TERM[1][18][1];
				attribute SUSPEND @[TERM[1][4][2], TERM[1][3][4], TERM[1][1][2], TERM[1][3][3]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][5][2], TERM[1][6][5], TERM[1][6][4]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[1][11][0]];
				attribute IQ_DELAY @[!TERM[1][8][0], !TERM[1][9][0]];
				attribute I_DELAY @[!TERM[1][9][5], !TERM[1][9][2], !TERM[1][9][1]];
				attribute DELAY_VARIABLE @TERM[1][8][2];
				attribute OUTPUT_ENABLE @[TERM[1][1][1], TERM[1][1][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][4][4]];
				attribute S3A_PDRIVE @[TERM[1][6][2], !TERM[1][5][3], TERM[1][5][4]];
				attribute S3A_NDRIVE @[TERM[1][5][0], !TERM[1][5][1], TERM[1][5][5]];
				attribute S3A_PSLEW @[TERM[1][18][5], TERM[1][18][0], TERM[1][18][2], TERM[1][18][4]];
				attribute S3A_NSLEW @[TERM[1][18][3], TERM[1][1][3], TERM[1][1][4], TERM[1][1][5]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][10][2], TERM[1][9][3], TERM[1][8][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][11][1];
				attribute PCI_INPUT @TERM[1][16][3];
				attribute SUSPEND @[TERM[1][10][0], TERM[1][13][3], TERM[1][12][2], TERM[1][13][2]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][10][3], TERM[1][13][5], TERM[1][13][4]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[1][16][0]];
				attribute IQ_DELAY @[!TERM[1][17][0], !TERM[1][15][0]];
				attribute I_DELAY @[!TERM[1][17][5], !TERM[1][17][2], !TERM[1][17][1]];
				attribute DELAY_VARIABLE @TERM[1][16][2];
				attribute OUTPUT_ENABLE @[TERM[1][12][1], TERM[1][12][0]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][8][4]];
				attribute S3A_PDRIVE @[TERM[1][11][4], !TERM[1][11][2], TERM[1][11][3]];
				attribute S3A_NDRIVE @[TERM[1][10][5], !TERM[1][10][4], TERM[1][10][1]];
				attribute S3A_PSLEW @[TERM[1][15][1], TERM[1][15][2], TERM[1][15][4], TERM[1][15][3]];
				attribute S3A_NSLEW @[TERM[1][14][1], TERM[1][14][0], TERM[1][12][4], TERM[1][12][3]];
				attribute S3A_OUTPUT_DIFF @[TERM[1][7][4], TERM[1][9][4], TERM[1][4][3], TERM[1][7][3]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][18][4], TERM[1][16][1], TERM[1][16][5]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][18][0];
				attribute PCI_INPUT @TERM[0][1][3];
				attribute IBUF_MODE @[TERM[0][18][1], TERM[0][18][2], TERM[0][18][3]] {
					NONE = 0b000,
					VREF = 0b101,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][2][0]];
				attribute IQ_DELAY @[!TERM[0][3][0], !TERM[0][4][0]];
				attribute I_DELAY @[!TERM[0][2][5], !TERM[0][2][2], !TERM[0][2][1]];
				attribute DELAY_VARIABLE @TERM[0][3][2];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][7][5], TERM[0][7][3], TERM[0][9][4]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[0][6][4];
				attribute PCI_INPUT @TERM[0][1][0];
				attribute SUSPEND @[TERM[0][6][5], TERM[0][5][5], TERM[0][4][3], TERM[0][5][2]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][6][0], TERM[0][5][4], TERM[0][5][3]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][11][0]];
				attribute IQ_DELAY @[!TERM[0][8][0], !TERM[0][9][0]];
				attribute I_DELAY @[!TERM[0][9][5], !TERM[0][9][2], !TERM[0][9][1]];
				attribute DELAY_VARIABLE @TERM[0][8][2];
				attribute OUTPUT_ENABLE @[TERM[0][4][2], TERM[0][4][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][8][3]];
				attribute S3A_PDRIVE @[TERM[0][7][4], !TERM[0][7][1], TERM[0][7][2]];
				attribute S3A_NDRIVE @[TERM[0][6][1], !TERM[0][6][2], TERM[0][6][3]];
				attribute S3A_PSLEW @[TERM[0][1][2], TERM[0][1][1], TERM[0][2][4], TERM[0][2][3]];
				attribute S3A_NSLEW @[TERM[0][3][4], TERM[0][3][3], TERM[0][4][5], TERM[0][4][4]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][12][0], TERM[0][12][4], TERM[0][11][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[0][12][5];
				attribute PCI_INPUT @TERM[0][17][3];
				attribute SUSPEND @[TERM[0][12][1], TERM[0][14][1], TERM[0][15][4], TERM[0][14][0]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][13][5], TERM[0][14][2], TERM[0][14][3]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][16][0]];
				attribute IQ_DELAY @[!TERM[0][17][0], !TERM[0][15][0]];
				attribute I_DELAY @[!TERM[0][17][5], !TERM[0][17][2], !TERM[0][17][1]];
				attribute DELAY_VARIABLE @TERM[0][16][2];
				attribute OUTPUT_ENABLE @[TERM[0][15][5], TERM[0][15][1]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][12][3]];
				attribute S3A_PDRIVE @[TERM[0][10][4], !TERM[0][10][2], TERM[0][13][1]];
				attribute S3A_NDRIVE @[TERM[0][13][0], !TERM[0][13][2], TERM[0][12][2]];
				attribute S3A_PSLEW @[TERM[0][16][5], TERM[0][13][4], TERM[0][13][3], TERM[0][17][4]];
				attribute S3A_NSLEW @[TERM[0][16][4], TERM[0][16][3], TERM[0][15][3], TERM[0][15][2]];
				attribute S3A_OUTPUT_DIFF @[TERM[0][11][5], TERM[0][11][4], TERM[0][8][4], TERM[0][11][2]];
			}
		}

		tile_class IOB_S3A_N2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 19, rev 6);
			bitrect TERM[1]: Vertical (rev 19, rev 6);

			bel IOB[0] {
				attribute PULL @[TERM[0][12][5], TERM[0][11][1], TERM[0][9][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][15][0];
				attribute PCI_CLAMP @TERM[0][12][3];
				attribute PCI_INPUT @TERM[0][18][3];
				attribute SUSPEND @[TERM[0][12][4], TERM[0][14][0], TERM[0][16][4], TERM[0][14][2]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][12][1], TERM[0][14][3], TERM[0][14][1]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][18][5]];
				attribute IQ_DELAY @[!TERM[0][15][5], !TERM[0][16][5]];
				attribute I_DELAY @[!TERM[0][14][5], !TERM[0][14][4], !TERM[0][15][1]];
				attribute DELAY_VARIABLE @TERM[0][15][3];
				attribute OUTPUT_ENABLE @[TERM[0][16][1], TERM[0][15][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][11][2]];
				attribute S3A_PDRIVE @[TERM[0][11][3], !TERM[0][13][1], TERM[0][13][2]];
				attribute S3A_NDRIVE @[TERM[0][13][3], !TERM[0][13][4], TERM[0][12][2]];
				attribute S3A_PSLEW @[TERM[0][18][1], TERM[0][18][4], TERM[0][18][2], TERM[0][17][1]];
				attribute S3A_NSLEW @[TERM[0][17][4], TERM[0][17][2], TERM[0][16][2], TERM[0][16][3]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][5][1], TERM[0][7][0], TERM[0][8][3]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][3][2];
				attribute PCI_CLAMP @TERM[0][6][0];
				attribute PCI_INPUT @TERM[0][1][3];
				attribute SUSPEND @[TERM[0][5][2], TERM[0][4][4], TERM[0][3][3], TERM[0][4][2]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[0][5][4], TERM[0][4][3], TERM[0][4][1]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][7][5]];
				attribute IQ_DELAY @[!TERM[0][11][5], !TERM[0][9][5]];
				attribute I_DELAY @[!TERM[0][8][0], !TERM[0][5][0], !TERM[0][2][5]];
				attribute DELAY_VARIABLE @TERM[0][2][3];
				attribute OUTPUT_ENABLE @[TERM[0][3][1], TERM[0][2][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[0][8][4]];
				attribute S3A_PDRIVE @[TERM[0][7][2], !TERM[0][6][2], TERM[0][6][3]];
				attribute S3A_NDRIVE @[TERM[0][6][4], !TERM[0][7][4], TERM[0][5][3]];
				attribute S3A_PSLEW @[TERM[0][1][4], TERM[0][1][0], TERM[0][1][2], TERM[0][1][1]];
				attribute S3A_NSLEW @[TERM[0][1][5], TERM[0][2][0], TERM[0][2][2], TERM[0][5][5]];
				attribute S3A_OUTPUT_DIFF @[TERM[0][8][2], TERM[0][11][4], TERM[0][7][3], TERM[0][8][1]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][4], TERM[0][10][2], TERM[0][10][1]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][18][0];
				attribute PCI_INPUT @TERM[1][17][4];
				attribute IBUF_MODE @[TERM[1][18][3], TERM[1][18][2], TERM[1][18][1]] {
					NONE = 0b000,
					VREF = 0b101,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[0][6][5]];
				attribute IQ_DELAY @[!TERM[0][4][5], !TERM[0][3][5]];
				attribute I_DELAY @[!TERM[0][2][1], !TERM[0][6][1], !TERM[0][3][0]];
				attribute DELAY_VARIABLE @TERM[0][4][0];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][9][0], TERM[1][7][1], TERM[1][7][2]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][9][3];
				attribute PCI_INPUT @TERM[1][16][1];
				attribute SUSPEND @[TERM[1][8][4], TERM[1][11][2], TERM[1][14][4], TERM[1][13][3]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][9][1], TERM[1][11][4], TERM[1][9][4]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[1][18][5]];
				attribute IQ_DELAY @[!TERM[1][16][5], !TERM[1][17][5]];
				attribute I_DELAY @[!TERM[1][14][5], !TERM[1][15][0], !TERM[1][14][0]];
				attribute DELAY_VARIABLE @TERM[1][15][4];
				attribute OUTPUT_ENABLE @[TERM[1][14][2], TERM[1][12][4]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][7][3]];
				attribute S3A_PDRIVE @[TERM[1][8][3], !TERM[1][8][1], TERM[1][8][2]];
				attribute S3A_NDRIVE @[TERM[1][11][3], !TERM[1][8][0], TERM[1][9][2]];
				attribute S3A_PSLEW @[TERM[1][16][3], TERM[1][16][4], TERM[1][16][2], TERM[1][15][3]];
				attribute S3A_NSLEW @[TERM[1][15][1], TERM[1][15][2], TERM[1][14][3], TERM[1][14][1]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][13][1], TERM[1][4][3], TERM[1][4][0]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute PCI_CLAMP @TERM[1][6][3];
				attribute PCI_INPUT @TERM[1][10][1];
				attribute SUSPEND @[TERM[1][13][2], TERM[1][2][4], TERM[1][1][4], TERM[1][13][0]] {
					_3STATE = 0b0000,
					_3STATE_PULLUP = 0b0001,
					_3STATE_PULLDOWN = 0b0010,
					_3STATE_KEEPER = 0b0100,
					DRIVE_LAST_VALUE = 0b1000,
				}
				attribute IBUF_MODE @[TERM[1][8][5], TERM[1][5][5], TERM[1][13][4]] {
					NONE = 0b000,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCINT = 0b011,
					CMOS_VCCAUX = 0b111,
					CMOS_VCCO = 0b100,
					LOOPBACK_O = 0b010,
					LOOPBACK_T = 0b001,
				}
				attribute DELAY_COMMON @[!TERM[1][7][5]];
				attribute IQ_DELAY @[!TERM[1][11][5], !TERM[1][9][5]];
				attribute I_DELAY @[!TERM[1][12][5], !TERM[1][12][3], !TERM[1][12][2]];
				attribute DELAY_VARIABLE @TERM[1][2][3];
				attribute OUTPUT_ENABLE @[TERM[1][2][2], TERM[1][1][5]];
				attribute OUTPUT_DIFF_GROUP @[TERM[1][5][4]];
				attribute S3A_PDRIVE @[TERM[1][3][3], !TERM[1][4][2], TERM[1][4][1]];
				attribute S3A_NDRIVE @[TERM[1][3][1], !TERM[1][3][2], TERM[1][6][0]];
				attribute S3A_PSLEW @[TERM[1][10][0], TERM[1][10][4], TERM[1][10][2], TERM[1][10][3]];
				attribute S3A_NSLEW @[TERM[1][1][0], TERM[1][1][1], TERM[1][1][2], TERM[1][1][3]];
				attribute S3A_OUTPUT_DIFF @[TERM[1][5][0], TERM[1][7][4], TERM[1][4][4], TERM[1][5][3]];
			}
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFGMUX[0]: BUFGMUX;
		bel_slot BUFGMUX[1]: BUFGMUX;
		bel_slot BUFGMUX[2]: BUFGMUX;
		bel_slot BUFGMUX[3]: BUFGMUX;
		bel_slot BUFGMUX[4]: BUFGMUX;
		bel_slot BUFGMUX[5]: BUFGMUX;
		bel_slot BUFGMUX[6]: BUFGMUX;
		bel_slot BUFGMUX[7]: BUFGMUX;
		bel_slot PCILOGIC: PCILOGIC;
		bel_slot PCILOGICSE: PCILOGICSE;
		bel_slot GLOBALSIG_BUFG[0]: GLOBALSIG_BUFG;
		bel_slot GLOBALSIG_BUFG[1]: GLOBALSIG_BUFG;
		bel_slot DCMCONN: routing;

		tile_class CLK_S_S3 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[TERM[0][8], TERM[0][9], MAIN[0][0]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N11 @[TERM[0][11], TERM[0][7], TERM[0][10]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[0][44], MAIN[0][45], MAIN[0][42]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[0][47], MAIN[0][46], MAIN[0][43]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][8], MAIN[0][6], MAIN[0][5]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][20], MAIN[0][19], MAIN[0][23], MAIN[0][22]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][34], MAIN[0][33], MAIN[0][37], MAIN[0][36]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][54], MAIN[0][53], MAIN[0][57], MAIN[0][56]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][10], MAIN[0][11], MAIN[0][13], MAIN[0][12]] {
					CELL[0].DCM_BUS[0] = 0b0001,
					CELL[1].OUT_CLKPAD[0] = 0b0010,
					CELL[1].DCM_BUS[0] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][14], MAIN[0][15], MAIN[0][17], MAIN[0][16]] {
					CELL[0].DCM_BUS[1] = 0b0001,
					CELL[1].OUT_CLKPAD[1] = 0b0010,
					CELL[1].DCM_BUS[1] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][28], MAIN[0][29], MAIN[0][30], MAIN[0][31]] {
					CELL[0].OUT_CLKPAD[0] = 0b0001,
					CELL[0].DCM_BUS[2] = 0b0010,
					CELL[1].DCM_BUS[2] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[MAIN[0][48], MAIN[0][49], MAIN[0][50], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD[1] = 0b0001,
					CELL[0].DCM_BUS[3] = 0b0010,
					CELL[1].DCM_BUS[3] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_SEL[0] @[MAIN[0][2], MAIN[0][3], MAIN[0][7], MAIN[0][4]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[1] @[MAIN[0][25], MAIN[0][26], MAIN[0][24], MAIN[0][21]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[2] @[MAIN[0][39], MAIN[0][40], MAIN[0][38], MAIN[0][35]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[3] @[MAIN[0][59], MAIN[0][60], MAIN[0][58], MAIN[0][55]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				permabuf CELL[1].DCM_CLKPAD[0] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[1] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[2] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[3] = CELL[0].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				input I1 = CELL[1].IMUX_BUFG_CLK[1];
				input S = ^CELL[1].IMUX_BUFG_SEL[0] @!MAIN[0][1];
				output O = CELL[1].GCLK_S[0];
				attribute INIT_OUT @[MAIN[0][62]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				input I1 = CELL[1].IMUX_BUFG_CLK[0];
				input S = ^CELL[1].IMUX_BUFG_SEL[1] @!MAIN[0][27];
				output O = CELL[1].GCLK_S[1];
				attribute INIT_OUT @[MAIN[0][18]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				input I1 = CELL[1].IMUX_BUFG_CLK[3];
				input S = ^CELL[1].IMUX_BUFG_SEL[2] @!MAIN[0][41];
				output O = CELL[1].GCLK_S[2];
				attribute INIT_OUT @[MAIN[0][32]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				input I1 = CELL[1].IMUX_BUFG_CLK[2];
				input S = ^CELL[1].IMUX_BUFG_SEL[3] @!MAIN[0][61];
				output O = CELL[1].GCLK_S[3];
				attribute INIT_OUT @[MAIN[0][52]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][63];
			}

			// wire CELL[1].GCLK_S[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_S[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_S[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_S[3]              BUFGMUX[3].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[1].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[1].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[1].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[1].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_S_FC {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[TERM[0][8], TERM[0][9], MAIN[0][0]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N11 @[TERM[0][11], TERM[0][7], TERM[0][10]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[0][44], MAIN[0][45], MAIN[0][42]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[0][47], MAIN[0][46], MAIN[0][43]] {
					CELL[1].GCLK_S[0] = 0b101,
					CELL[1].GCLK_S[1] = 0b110,
					CELL[1].GCLK_S[2] = 0b001,
					CELL[1].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][8], MAIN[0][6], MAIN[0][5]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][20], MAIN[0][19], MAIN[0][23], MAIN[0][22]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][34], MAIN[0][33], MAIN[0][37], MAIN[0][36]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][54], MAIN[0][53], MAIN[0][57], MAIN[0][56]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][10], MAIN[0][13]] {
					CELL[1].OUT_CLKPAD[0] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][14], MAIN[0][17]] {
					CELL[1].OUT_CLKPAD[1] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][28], MAIN[0][31]] {
					CELL[0].OUT_CLKPAD[0] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[MAIN[0][48], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD[1] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b10,
					off = 0b00,
				}
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				output O = CELL[1].GCLK_S[0];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				output O = CELL[1].GCLK_S[1];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				output O = CELL[1].GCLK_S[2];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				output O = CELL[1].GCLK_S[3];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][63];
			}

			// wire CELL[1].GCLK_S[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_S[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_S[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_S[3]              BUFGMUX[3].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[3].I0
		}

		tile_class CLK_S_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[3].OMUX_N10 @[TERM[0][12], TERM[0][13], TERM[0][8]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N11 @[TERM[0][7], TERM[0][14], TERM[0][15]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N12 @[MAIN[0][43], MAIN[0][44], MAIN[0][41]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N15 @[MAIN[0][46], MAIN[0][45], MAIN[0][42]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[0] @[MAIN[0][54], MAIN[0][53], MAIN[0][56], MAIN[0][57]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[1] @[MAIN[0][33], MAIN[0][32], MAIN[0][35], MAIN[0][36]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[2] @[MAIN[0][17], MAIN[0][16], MAIN[0][19], MAIN[0][20]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[3] @[MAIN[0][4], MAIN[0][5], MAIN[0][1], MAIN[0][2]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[MAIN[0][47], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50]] {
					CELL[1].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[0] = 0b00010,
					CELL[4].OUT_CLKPAD[0] = 0b00100,
					CELL[4].DCM_BUS[0] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[MAIN[0][26], MAIN[0][27], MAIN[0][30], MAIN[0][28], MAIN[0][29]] {
					CELL[1].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[1] = 0b00010,
					CELL[4].OUT_CLKPAD[1] = 0b00100,
					CELL[4].DCM_BUS[1] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[MAIN[0][15], MAIN[0][11], MAIN[0][12], MAIN[0][13], MAIN[0][14]] {
					CELL[3].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[2] = 0b00010,
					CELL[4].DCM_BUS[2] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[2] = 0b01000,
					CELL[5].OUT_CLKPAD[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[MAIN[0][10], MAIN[0][6], MAIN[0][7], MAIN[0][8], MAIN[0][9]] {
					CELL[3].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[3] = 0b00010,
					CELL[4].DCM_BUS[3] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[3] = 0b01000,
					CELL[5].OUT_CLKPAD[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_SEL[0] @[MAIN[0][59], MAIN[0][60], MAIN[0][55], MAIN[0][58]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[1] @[MAIN[0][38], MAIN[0][39], MAIN[0][34], MAIN[0][37]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[2] @[MAIN[0][22], MAIN[0][23], MAIN[0][18], MAIN[0][21]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[3] @[TERM[0][11], TERM[0][10], MAIN[0][0], MAIN[0][3]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_BUFG_SEL[0] @!MAIN[0][61];
				output O = CELL[4].GCLK_S[0];
				attribute INIT_OUT @[MAIN[0][52]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_BUFG_SEL[1] @!MAIN[0][40];
				output O = CELL[4].GCLK_S[1];
				attribute INIT_OUT @[MAIN[0][31]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_BUFG_SEL[2] @!MAIN[0][24];
				output O = CELL[4].GCLK_S[2];
				attribute INIT_OUT @[MAIN[0][25]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_BUFG_SEL[3] @!TERM[0][9];
				output O = CELL[4].GCLK_S[3];
				attribute INIT_OUT @[MAIN[0][62]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][63];
			}

			// wire CELL[4].GCLK_S[0]              BUFGMUX[0].O
			// wire CELL[4].GCLK_S[1]              BUFGMUX[1].O
			// wire CELL[4].GCLK_S[2]              BUFGMUX[2].O
			// wire CELL[4].GCLK_S[3]              BUFGMUX[3].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[4].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[4].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[4].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[4].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_S_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 2, rev 16);

			switchbox CLK_INT {
				mux CELL[3].OMUX_N10 @[TERM[1][5], TERM[1][2], TERM[1][1]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N11 @[TERM[1][0], TERM[1][3], TERM[1][4]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N12 @[MAIN[0][43], MAIN[0][44], MAIN[0][41]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_N15 @[MAIN[0][46], MAIN[0][45], MAIN[0][42]] {
					CELL[4].GCLK_S[0] = 0b101,
					CELL[4].GCLK_S[1] = 0b110,
					CELL[4].GCLK_S[2] = 0b001,
					CELL[4].GCLK_S[3] = 0b010,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[0] @[MAIN[0][54], MAIN[0][53], MAIN[0][56], MAIN[0][57]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[1] @[MAIN[0][33], MAIN[0][32], MAIN[0][35], MAIN[0][36]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[2] @[MAIN[0][17], MAIN[0][16], MAIN[0][19], MAIN[0][20]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[3] @[MAIN[0][4], MAIN[0][5], MAIN[0][1], MAIN[0][2]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[MAIN[0][47], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50]] {
					CELL[2].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[0] = 0b00010,
					CELL[4].OUT_CLKPAD[0] = 0b00100,
					CELL[4].DCM_BUS[0] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[MAIN[0][26], MAIN[0][27], MAIN[0][30], MAIN[0][28], MAIN[0][29]] {
					CELL[2].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[1] = 0b00010,
					CELL[4].OUT_CLKPAD[1] = 0b00100,
					CELL[4].DCM_BUS[1] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[MAIN[0][15], MAIN[0][11], MAIN[0][12], MAIN[0][13], MAIN[0][14]] {
					CELL[3].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[2] = 0b00010,
					CELL[4].DCM_BUS[2] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[2] = 0b01000,
					CELL[5].OUT_CLKPAD[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[MAIN[0][10], MAIN[0][6], MAIN[0][7], MAIN[0][8], MAIN[0][9]] {
					CELL[3].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[3] = 0b00010,
					CELL[4].DCM_BUS[3] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[3] = 0b01000,
					CELL[5].OUT_CLKPAD[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_SEL[0] @[MAIN[0][59], MAIN[0][60], MAIN[0][55], MAIN[0][58]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[1] @[MAIN[0][38], MAIN[0][39], MAIN[0][34], MAIN[0][37]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[2] @[MAIN[0][22], MAIN[0][23], MAIN[0][18], MAIN[0][21]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[3] @[TERM[0][4], TERM[0][3], MAIN[0][0], MAIN[0][3]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_BUFG_SEL[0] @!MAIN[0][61];
				output O = CELL[4].GCLK_S[0];
				attribute INIT_OUT @[MAIN[0][52]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_BUFG_SEL[1] @!MAIN[0][40];
				output O = CELL[4].GCLK_S[1];
				attribute INIT_OUT @[MAIN[0][31]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_BUFG_SEL[2] @!MAIN[0][24];
				output O = CELL[4].GCLK_S[2];
				attribute INIT_OUT @[MAIN[0][25]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_BUFG_SEL[3] @!TERM[0][2];
				output O = CELL[4].GCLK_S[3];
				attribute INIT_OUT @[MAIN[0][62]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][63];
			}

			// wire CELL[4].GCLK_S[0]              BUFGMUX[0].O
			// wire CELL[4].GCLK_S[1]              BUFGMUX[1].O
			// wire CELL[4].GCLK_S[2]              BUFGMUX[2].O
			// wire CELL[4].GCLK_S[3]              BUFGMUX[3].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[4].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[4].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[4].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[4].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_N_S3 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[TERM[0][3], TERM[0][2], MAIN[0][63]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S3 @[TERM[0][0], TERM[0][4], TERM[0][1]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[0][19], MAIN[0][18], MAIN[0][21]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[0][16], MAIN[0][17], MAIN[0][20]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][29], MAIN[0][30], MAIN[0][27], MAIN[0][26]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][43], MAIN[0][44], MAIN[0][41], MAIN[0][40]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][54], MAIN[0][55], MAIN[0][58], MAIN[0][57]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][15], MAIN[0][14], MAIN[0][12], MAIN[0][13]] {
					CELL[0].DCM_BUS[0] = 0b0001,
					CELL[1].OUT_CLKPAD[0] = 0b0010,
					CELL[1].DCM_BUS[0] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][35], MAIN[0][34], MAIN[0][32], MAIN[0][33]] {
					CELL[0].DCM_BUS[1] = 0b0001,
					CELL[1].OUT_CLKPAD[1] = 0b0010,
					CELL[1].DCM_BUS[1] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][49], MAIN[0][48], MAIN[0][47], MAIN[0][46]] {
					CELL[0].OUT_CLKPAD[0] = 0b0001,
					CELL[0].DCM_BUS[2] = 0b0010,
					CELL[1].DCM_BUS[2] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51], MAIN[0][50]] {
					CELL[0].OUT_CLKPAD[1] = 0b0001,
					CELL[0].DCM_BUS[3] = 0b0010,
					CELL[1].DCM_BUS[3] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_SEL[0] @[MAIN[0][4], MAIN[0][3], MAIN[0][8], MAIN[0][5]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[1] @[MAIN[0][24], MAIN[0][23], MAIN[0][28], MAIN[0][25]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[2] @[MAIN[0][38], MAIN[0][37], MAIN[0][42], MAIN[0][39]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_SEL[3] @[MAIN[0][61], MAIN[0][60], MAIN[0][59], MAIN[0][56]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				permabuf CELL[1].DCM_CLKPAD[0] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[1] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[2] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[3] = CELL[0].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				input I1 = CELL[1].IMUX_BUFG_CLK[1];
				input S = ^CELL[1].IMUX_BUFG_SEL[0] @!MAIN[0][2];
				output O = CELL[1].GCLK_N[0];
				attribute INIT_OUT @[MAIN[0][11]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				input I1 = CELL[1].IMUX_BUFG_CLK[0];
				input S = ^CELL[1].IMUX_BUFG_SEL[1] @!MAIN[0][22];
				output O = CELL[1].GCLK_N[1];
				attribute INIT_OUT @[MAIN[0][31]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				input I1 = CELL[1].IMUX_BUFG_CLK[3];
				input S = ^CELL[1].IMUX_BUFG_SEL[2] @!MAIN[0][36];
				output O = CELL[1].GCLK_N[2];
				attribute INIT_OUT @[MAIN[0][45]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				input I1 = CELL[1].IMUX_BUFG_CLK[2];
				input S = ^CELL[1].IMUX_BUFG_SEL[3] @!MAIN[0][62];
				output O = CELL[1].GCLK_N[3];
				attribute INIT_OUT @[MAIN[0][1]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][0];
			}

			// wire CELL[1].GCLK_N[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_N[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_N[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_N[3]              BUFGMUX[3].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[1].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[1].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[1].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[1].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_N_FC {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[TERM[0][3], TERM[0][2], MAIN[0][63]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S3 @[TERM[0][0], TERM[0][4], TERM[0][1]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[0][19], MAIN[0][18], MAIN[0][21]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[0][16], MAIN[0][17], MAIN[0][20]] {
					CELL[1].GCLK_N[0] = 0b101,
					CELL[1].GCLK_N[1] = 0b110,
					CELL[1].GCLK_N[2] = 0b001,
					CELL[1].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[0] = 0b0101,
					CELL[0].DBL_W1[1] = 0b0110,
					CELL[0].DBL_W2[0] = 0b0001,
					CELL[0].DBL_W2[1] = 0b0010,
					CELL[0].DBL_E0[0] = 0b1101,
					CELL[0].DBL_E0[1] = 0b1110,
					CELL[0].DBL_E1[0] = 0b1001,
					CELL[0].DBL_E1[1] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][29], MAIN[0][30], MAIN[0][27], MAIN[0][26]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[2] = 0b0101,
					CELL[0].DBL_W1[3] = 0b0110,
					CELL[0].DBL_W2[2] = 0b0001,
					CELL[0].DBL_W2[3] = 0b0010,
					CELL[0].DBL_E0[2] = 0b1101,
					CELL[0].DBL_E0[3] = 0b1110,
					CELL[0].DBL_E1[2] = 0b1001,
					CELL[0].DBL_E1[3] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][43], MAIN[0][44], MAIN[0][41], MAIN[0][40]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[4] = 0b0101,
					CELL[0].DBL_W1[5] = 0b0110,
					CELL[0].DBL_W2[4] = 0b0001,
					CELL[0].DBL_W2[5] = 0b0010,
					CELL[0].DBL_E0[4] = 0b1101,
					CELL[0].DBL_E0[5] = 0b1110,
					CELL[0].DBL_E1[4] = 0b1001,
					CELL[0].DBL_E1[5] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][54], MAIN[0][55], MAIN[0][58], MAIN[0][57]] {
					CELL[0].PULLUP = 0b0000,
					CELL[0].DBL_W1[6] = 0b0101,
					CELL[0].DBL_W1[7] = 0b0110,
					CELL[0].DBL_W2[6] = 0b0001,
					CELL[0].DBL_W2[7] = 0b0010,
					CELL[0].DBL_E0[6] = 0b1101,
					CELL[0].DBL_E0[7] = 0b1110,
					CELL[0].DBL_E1[6] = 0b1001,
					CELL[0].DBL_E1[7] = 0b1010,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][15], MAIN[0][12]] {
					CELL[1].OUT_CLKPAD[0] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][35], MAIN[0][32]] {
					CELL[1].OUT_CLKPAD[1] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][49], MAIN[0][46]] {
					CELL[0].OUT_CLKPAD[0] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b10,
					off = 0b00,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[MAIN[0][53], MAIN[0][50]] {
					CELL[0].OUT_CLKPAD[1] = 0b01,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b10,
					off = 0b00,
				}
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				output O = CELL[1].GCLK_N[0];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				output O = CELL[1].GCLK_N[1];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				output O = CELL[1].GCLK_N[2];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				output O = CELL[1].GCLK_N[3];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][0];
			}

			// wire CELL[1].GCLK_N[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_N[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_N[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_N[3]              BUFGMUX[3].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[3].I0
		}

		tile_class CLK_N_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 1, rev 16);

			switchbox CLK_INT {
				mux CELL[3].OMUX_S0 @[TERM[0][6], TERM[0][7], TERM[0][3]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S3 @[TERM[0][4], TERM[0][5], TERM[0][8]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S4 @[MAIN[0][20], MAIN[0][19], MAIN[0][22]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S5 @[MAIN[0][17], MAIN[0][18], MAIN[0][21]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[1] @[MAIN[0][30], MAIN[0][31], MAIN[0][28], MAIN[0][27]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[2] @[MAIN[0][46], MAIN[0][47], MAIN[0][44], MAIN[0][43]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[3] @[MAIN[0][59], MAIN[0][58], MAIN[0][62], MAIN[0][61]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[MAIN[0][12], MAIN[0][16], MAIN[0][15], MAIN[0][14], MAIN[0][13]] {
					CELL[3].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[0] = 0b00010,
					CELL[4].DCM_BUS[0] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[0] = 0b01000,
					CELL[6].OUT_CLKPAD[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[MAIN[0][33], MAIN[0][37], MAIN[0][36], MAIN[0][35], MAIN[0][34]] {
					CELL[3].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[1] = 0b00010,
					CELL[4].DCM_BUS[1] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[1] = 0b01000,
					CELL[6].OUT_CLKPAD[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[MAIN[0][52], MAIN[0][51], MAIN[0][48], MAIN[0][50], MAIN[0][49]] {
					CELL[2].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[2] = 0b00010,
					CELL[4].OUT_CLKPAD[0] = 0b00100,
					CELL[4].DCM_BUS[2] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[2] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[MAIN[0][57], MAIN[0][56], MAIN[0][53], MAIN[0][55], MAIN[0][54]] {
					CELL[2].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[3] = 0b00010,
					CELL[4].OUT_CLKPAD[1] = 0b00100,
					CELL[4].DCM_BUS[3] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[3] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_SEL[0] @[MAIN[0][4], MAIN[0][3], MAIN[0][8], MAIN[0][5]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[1] @[MAIN[0][25], MAIN[0][24], MAIN[0][29], MAIN[0][26]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[2] @[MAIN[0][41], MAIN[0][40], MAIN[0][45], MAIN[0][42]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[3] @[TERM[0][0], TERM[0][1], MAIN[0][63], MAIN[0][60]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[6].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[6].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_BUFG_SEL[0] @!MAIN[0][2];
				output O = CELL[4].GCLK_N[0];
				attribute INIT_OUT @[MAIN[0][11]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_BUFG_SEL[1] @!MAIN[0][23];
				output O = CELL[4].GCLK_N[1];
				attribute INIT_OUT @[MAIN[0][32]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_BUFG_SEL[2] @!MAIN[0][39];
				output O = CELL[4].GCLK_N[2];
				attribute INIT_OUT @[MAIN[0][38]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_BUFG_SEL[3] @!TERM[0][2];
				output O = CELL[4].GCLK_N[3];
				attribute INIT_OUT @[MAIN[0][1]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][0];
			}

			// wire CELL[4].GCLK_N[0]              BUFGMUX[0].O
			// wire CELL[4].GCLK_N[1]              BUFGMUX[1].O
			// wire CELL[4].GCLK_N[2]              BUFGMUX[2].O
			// wire CELL[4].GCLK_N[3]              BUFGMUX[3].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[4].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[4].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[4].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[4].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_N_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN: Vertical (rev 1, rev 64);
			bitrect TERM: Vertical (rev 2, rev 16);

			switchbox CLK_INT {
				mux CELL[3].OMUX_S0 @[TERM[1][2], TERM[1][0], TERM[1][3]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S3 @[TERM[1][4], TERM[1][5], TERM[1][1]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S4 @[MAIN[0][20], MAIN[0][19], MAIN[0][22]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[3].OMUX_S5 @[MAIN[0][17], MAIN[0][18], MAIN[0][21]] {
					CELL[4].GCLK_N[0] = 0b101,
					CELL[4].GCLK_N[1] = 0b110,
					CELL[4].GCLK_N[2] = 0b001,
					CELL[4].GCLK_N[3] = 0b010,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[0] @[MAIN[0][9], MAIN[0][10], MAIN[0][7], MAIN[0][6]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[1] @[MAIN[0][30], MAIN[0][31], MAIN[0][27], MAIN[0][28]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[2] @[MAIN[0][46], MAIN[0][47], MAIN[0][43], MAIN[0][44]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK_INT[3] @[MAIN[0][59], MAIN[0][58], MAIN[0][62], MAIN[0][61]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[MAIN[0][12], MAIN[0][16], MAIN[0][15], MAIN[0][14], MAIN[0][13]] {
					CELL[3].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[0] = 0b00010,
					CELL[4].DCM_BUS[0] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[0] = 0b01000,
					CELL[5].OUT_CLKPAD[0] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[MAIN[0][33], MAIN[0][37], MAIN[0][36], MAIN[0][35], MAIN[0][34]] {
					CELL[3].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[1] = 0b00010,
					CELL[4].DCM_BUS[1] = 0b00100,
					CELL[4].IMUX_BUFG_CLK_INT[1] = 0b01000,
					CELL[5].OUT_CLKPAD[1] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[MAIN[0][52], MAIN[0][51], MAIN[0][48], MAIN[0][50], MAIN[0][49]] {
					CELL[2].OUT_CLKPAD[0] = 0b00001,
					CELL[3].DCM_BUS[2] = 0b00010,
					CELL[4].OUT_CLKPAD[0] = 0b00100,
					CELL[4].DCM_BUS[2] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[2] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[MAIN[0][57], MAIN[0][56], MAIN[0][53], MAIN[0][55], MAIN[0][54]] {
					CELL[2].OUT_CLKPAD[1] = 0b00001,
					CELL[3].DCM_BUS[3] = 0b00010,
					CELL[4].OUT_CLKPAD[1] = 0b00100,
					CELL[4].DCM_BUS[3] = 0b01000,
					CELL[4].IMUX_BUFG_CLK_INT[3] = 0b10000,
					off = 0b00000,
				}
				mux CELL[4].IMUX_BUFG_SEL[0] @[MAIN[0][4], MAIN[0][3], MAIN[0][8], MAIN[0][5]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[0] = 0b0101,
					CELL[2].DBL_E0[1] = 0b0110,
					CELL[3].DBL_E0[0] = 0b1101,
					CELL[3].DBL_E0[1] = 0b1110,
					CELL[4].DBL_W0[0] = 0b1001,
					CELL[4].DBL_W0[1] = 0b1010,
					CELL[5].DBL_W0[0] = 0b0001,
					CELL[5].DBL_W0[1] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[1] @[MAIN[0][25], MAIN[0][24], MAIN[0][26], MAIN[0][29]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[2] = 0b0101,
					CELL[2].DBL_E0[3] = 0b0110,
					CELL[3].DBL_E0[2] = 0b1101,
					CELL[3].DBL_E0[3] = 0b1110,
					CELL[4].DBL_W0[2] = 0b1001,
					CELL[4].DBL_W0[3] = 0b1010,
					CELL[5].DBL_W0[2] = 0b0001,
					CELL[5].DBL_W0[3] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[2] @[MAIN[0][41], MAIN[0][40], MAIN[0][42], MAIN[0][45]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[4] = 0b0101,
					CELL[2].DBL_E0[5] = 0b0110,
					CELL[3].DBL_E0[4] = 0b1101,
					CELL[3].DBL_E0[5] = 0b1110,
					CELL[4].DBL_W0[4] = 0b1001,
					CELL[4].DBL_W0[5] = 0b1010,
					CELL[5].DBL_W0[4] = 0b0001,
					CELL[5].DBL_W0[5] = 0b0010,
				}
				mux CELL[4].IMUX_BUFG_SEL[3] @[TERM[0][0], TERM[0][1], MAIN[0][63], MAIN[0][60]] {
					CELL[0].PULLUP = 0b0000,
					CELL[2].DBL_E0[6] = 0b0101,
					CELL[2].DBL_E0[7] = 0b0110,
					CELL[3].DBL_E0[6] = 0b1101,
					CELL[3].DBL_E0[7] = 0b1110,
					CELL[4].DBL_W0[6] = 0b1001,
					CELL[4].DBL_W0[7] = 0b1010,
					CELL[5].DBL_W0[6] = 0b0001,
					CELL[5].DBL_W0[7] = 0b0010,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_BUFG_SEL[0] @!MAIN[0][2];
				output O = CELL[4].GCLK_N[0];
				attribute INIT_OUT @[MAIN[0][11]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_BUFG_SEL[1] @!MAIN[0][23];
				output O = CELL[4].GCLK_N[1];
				attribute INIT_OUT @[MAIN[0][32]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_BUFG_SEL[2] @!MAIN[0][39];
				output O = CELL[4].GCLK_N[2];
				attribute INIT_OUT @[MAIN[0][38]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_BUFG_SEL[3] @!TERM[0][2];
				output O = CELL[4].GCLK_N[3];
				attribute INIT_OUT @[MAIN[0][1]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!MAIN[0][0];
			}

			// wire CELL[4].GCLK_N[0]              BUFGMUX[0].O
			// wire CELL[4].GCLK_N[1]              BUFGMUX[1].O
			// wire CELL[4].GCLK_N[2]              BUFGMUX[2].O
			// wire CELL[4].GCLK_N[3]              BUFGMUX[3].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[4].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[4].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[4].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[4].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
		}

		tile_class CLK_W_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			switchbox CLK_INT {
				mux CELL[3].IMUX_BUFG_CLK[0] @[TERM[1][1][37], TERM[1][1][44], TERM[1][1][47]] {
					CELL[3].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[0] = 0b010,
					CELL[3].IMUX_DATA[3] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[1] @[TERM[1][1][50], TERM[1][1][48], TERM[1][1][49]] {
					CELL[3].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[1] = 0b010,
					CELL[3].IMUX_DATA[7] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[2] @[TERM[1][1][60], TERM[1][1][57], TERM[1][1][59]] {
					CELL[1].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[2] = 0b010,
					CELL[3].IMUX_DATA[11] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[3] @[TERM[1][1][61], TERM[1][1][62], TERM[1][1][63]] {
					CELL[1].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[3] = 0b010,
					CELL[3].IMUX_DATA[15] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[TERM[2][1][5], TERM[2][1][16], TERM[2][1][4]] {
					CELL[4].DCM_BUS[0] = 0b001,
					CELL[4].IMUX_DATA[3] = 0b010,
					CELL[7].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[TERM[2][1][15], TERM[2][1][17], TERM[2][1][8]] {
					CELL[4].DCM_BUS[1] = 0b001,
					CELL[4].IMUX_DATA[7] = 0b010,
					CELL[7].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[TERM[2][1][3], TERM[2][1][1], TERM[2][1][2]] {
					CELL[4].DCM_BUS[2] = 0b001,
					CELL[4].IMUX_DATA[11] = 0b010,
					CELL[5].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[TERM[2][1][22], TERM[2][1][18], TERM[2][1][21]] {
					CELL[4].DCM_BUS[3] = 0b001,
					CELL[4].IMUX_DATA[15] = 0b010,
					CELL[5].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[7].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[7].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_DATA[19] @!MAIN[1][2][19];
				output O = CELL[4].GCLK_WE[0], CELL[4].OUT_FAN[7];
				attribute INIT_OUT @[TERM[2][0][2]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_DATA[23] @!MAIN[1][3][61];
				output O = CELL[4].GCLK_WE[1], CELL[4].OUT_SEC[15];
				attribute INIT_OUT @[TERM[2][0][4]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_DATA[27] @!MAIN[1][2][20];
				output O = CELL[4].GCLK_WE[2], CELL[4].OUT_FAN[3];
				attribute INIT_OUT @[TERM[2][0][9]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_DATA[31] @!MAIN[1][3][60];
				output O = CELL[4].GCLK_WE[3], CELL[4].OUT_SEC[11];
				attribute INIT_OUT @[TERM[2][0][10]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[3].IMUX_BUFG_CLK[0];
				input I1 = CELL[3].IMUX_BUFG_CLK[1];
				input S = ^CELL[3].IMUX_DATA[19] @!MAIN[0][2][19];
				output O = CELL[3].OUT_FAN[7], CELL[4].GCLK_WE[4];
				attribute INIT_OUT @[TERM[1][0][59]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[3].IMUX_BUFG_CLK[1];
				input I1 = CELL[3].IMUX_BUFG_CLK[0];
				input S = ^CELL[3].IMUX_DATA[23] @!MAIN[0][3][61];
				output O = CELL[3].OUT_SEC[15], CELL[4].GCLK_WE[5];
				attribute INIT_OUT @[TERM[1][0][60]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[3].IMUX_BUFG_CLK[2];
				input I1 = CELL[3].IMUX_BUFG_CLK[3];
				input S = ^CELL[3].IMUX_DATA[27] @!MAIN[0][2][20];
				output O = CELL[3].OUT_FAN[3], CELL[4].GCLK_WE[6];
				attribute INIT_OUT @[TERM[1][0][61]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[3].IMUX_BUFG_CLK[3];
				input I1 = CELL[3].IMUX_BUFG_CLK[2];
				input S = ^CELL[3].IMUX_DATA[31] @!MAIN[0][3][60];
				output O = CELL[3].OUT_SEC[11], CELL[4].GCLK_WE[7];
				attribute INIT_OUT @[TERM[1][0][62]];
			}

			bel PCILOGICSE {
				input I1 = CELL[4].IMUX_DATA[12];
				input I2 = CELL[4].IMUX_DATA[13];
				input I3 = CELL[4].IMUX_DATA[14];
				attribute ENABLE @TERM[1][0][63];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!TERM[2][0][12];
			}

			// wire CELL[3].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[3].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[3].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[3].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[3].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[3].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[3].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[3].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[3].IMUX_BUFG_CLK[0]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[3].IMUX_BUFG_CLK[1]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[3].IMUX_BUFG_CLK[2]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[3].IMUX_BUFG_CLK[3]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[4].GCLK_WE[0]             BUFGMUX[0].O
			// wire CELL[4].GCLK_WE[1]             BUFGMUX[1].O
			// wire CELL[4].GCLK_WE[2]             BUFGMUX[2].O
			// wire CELL[4].GCLK_WE[3]             BUFGMUX[3].O
			// wire CELL[4].GCLK_WE[4]             BUFGMUX[4].O
			// wire CELL[4].GCLK_WE[5]             BUFGMUX[5].O
			// wire CELL[4].GCLK_WE[6]             BUFGMUX[6].O
			// wire CELL[4].GCLK_WE[7]             BUFGMUX[7].O
			// wire CELL[4].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[4].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[4].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[4].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[4].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[4].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[4].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[4].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[4].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[4].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[4].OUT_SEC[15]            BUFGMUX[1].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
		}

		tile_class CLK_W_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			switchbox CLK_INT {
				mux CELL[3].IMUX_BUFG_CLK[0] @[TERM[2][1][3], TERM[2][1][4], TERM[2][1][5]] {
					CELL[3].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[0] = 0b010,
					CELL[3].IMUX_DATA[15] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[1] @[TERM[2][1][0], TERM[2][1][1], TERM[2][1][2]] {
					CELL[3].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[1] = 0b010,
					CELL[3].IMUX_DATA[11] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[2] @[TERM[1][1][61], TERM[1][1][62], TERM[1][1][63]] {
					CELL[2].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[2] = 0b010,
					CELL[3].IMUX_DATA[7] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[3] @[TERM[1][1][58], TERM[1][1][59], TERM[1][1][60]] {
					CELL[2].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[3] = 0b010,
					CELL[3].IMUX_DATA[3] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[TERM[2][0][3], TERM[2][0][5], TERM[2][0][4]] {
					CELL[4].DCM_BUS[0] = 0b001,
					CELL[4].IMUX_DATA[15] = 0b010,
					CELL[6].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[TERM[2][0][0], TERM[2][0][2], TERM[2][0][1]] {
					CELL[4].DCM_BUS[1] = 0b001,
					CELL[4].IMUX_DATA[11] = 0b010,
					CELL[6].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[TERM[1][0][61], TERM[1][0][63], TERM[1][0][62]] {
					CELL[4].DCM_BUS[2] = 0b001,
					CELL[4].IMUX_DATA[7] = 0b010,
					CELL[5].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[TERM[1][0][58], TERM[1][0][60], TERM[1][0][59]] {
					CELL[4].DCM_BUS[3] = 0b001,
					CELL[4].IMUX_DATA[3] = 0b010,
					CELL[5].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[3].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[3].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[6].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[6].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[0];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_DATA[19] @!MAIN[1][2][19];
				output O = CELL[4].GCLK_WE[0], CELL[4].OUT_FAN[7];
				attribute INIT_OUT @[TERM[2][0][22]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_DATA[23] @!MAIN[1][3][61];
				output O = CELL[4].GCLK_WE[1], CELL[4].OUT_SEC[15];
				attribute INIT_OUT @[TERM[2][1][6]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_DATA[27] @!MAIN[1][2][20];
				output O = CELL[4].GCLK_WE[2], CELL[4].OUT_FAN[3];
				attribute INIT_OUT @[TERM[2][0][20]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_DATA[31] @!MAIN[1][3][60];
				output O = CELL[4].GCLK_WE[3], CELL[4].OUT_SEC[11];
				attribute INIT_OUT @[TERM[2][0][19]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[3].IMUX_BUFG_CLK[0];
				input I1 = CELL[3].IMUX_BUFG_CLK[1];
				input S = ^CELL[3].IMUX_DATA[19] @!MAIN[0][2][19];
				output O = CELL[3].OUT_FAN[7], CELL[4].GCLK_WE[4];
				attribute INIT_OUT @[TERM[0][0][62]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[3].IMUX_BUFG_CLK[1];
				input I1 = CELL[3].IMUX_BUFG_CLK[0];
				input S = ^CELL[3].IMUX_DATA[23] @!MAIN[0][3][61];
				output O = CELL[3].OUT_SEC[15], CELL[4].GCLK_WE[5];
				attribute INIT_OUT @[TERM[1][1][57]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[3].IMUX_BUFG_CLK[2];
				input I1 = CELL[3].IMUX_BUFG_CLK[3];
				input S = ^CELL[3].IMUX_DATA[27] @!MAIN[0][2][20];
				output O = CELL[3].OUT_FAN[3], CELL[4].GCLK_WE[6];
				attribute INIT_OUT @[TERM[0][0][57]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[3].IMUX_BUFG_CLK[3];
				input I1 = CELL[3].IMUX_BUFG_CLK[2];
				input S = ^CELL[3].IMUX_DATA[31] @!MAIN[0][3][60];
				output O = CELL[3].OUT_SEC[11], CELL[4].GCLK_WE[7];
				attribute INIT_OUT @[TERM[0][0][56]];
			}

			bel PCILOGICSE {
				input I1 = CELL[4].IMUX_DATA[12];
				input I2 = CELL[4].IMUX_DATA[13];
				input I3 = CELL[4].IMUX_DATA[14];
				attribute ENABLE @TERM[0][0][54];
				attribute DELAY @[TERM[2][0][21], TERM[2][0][18]] {
					NILL = 0b00,
					LOW = 0b11,
					MED = 0b01,
					HIGH = 0b10,
				}
			}

			bel GLOBALSIG_BUFG[0] {
			}

			// wire CELL[3].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[3].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[3].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[3].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[3].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[3].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[3].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[3].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[3].IMUX_BUFG_CLK[0]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[3].IMUX_BUFG_CLK[1]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[3].IMUX_BUFG_CLK[2]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[3].IMUX_BUFG_CLK[3]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[4].GCLK_WE[0]             BUFGMUX[0].O
			// wire CELL[4].GCLK_WE[1]             BUFGMUX[1].O
			// wire CELL[4].GCLK_WE[2]             BUFGMUX[2].O
			// wire CELL[4].GCLK_WE[3]             BUFGMUX[3].O
			// wire CELL[4].GCLK_WE[4]             BUFGMUX[4].O
			// wire CELL[4].GCLK_WE[5]             BUFGMUX[5].O
			// wire CELL[4].GCLK_WE[6]             BUFGMUX[6].O
			// wire CELL[4].GCLK_WE[7]             BUFGMUX[7].O
			// wire CELL[4].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[4].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[4].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[4].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[4].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[4].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[4].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[4].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[4].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[4].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[4].OUT_SEC[15]            BUFGMUX[1].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
		}

		tile_class CLK_E_S3E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			switchbox CLK_INT {
				mux CELL[3].IMUX_BUFG_CLK[0] @[TERM[1][1][44], TERM[1][1][45], TERM[1][1][47]] {
					CELL[0].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[0] = 0b010,
					CELL[3].IMUX_DATA[3] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[1] @[TERM[1][1][48], TERM[1][1][49], TERM[1][1][50]] {
					CELL[0].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[1] = 0b010,
					CELL[3].IMUX_DATA[7] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[2] @[TERM[1][1][57], TERM[1][1][59], TERM[1][1][60]] {
					CELL[2].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[2] = 0b010,
					CELL[3].IMUX_DATA[11] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[3] @[TERM[1][1][61], TERM[1][1][62], TERM[1][1][63]] {
					CELL[2].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[3] = 0b010,
					CELL[3].IMUX_DATA[15] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[TERM[2][1][1], TERM[2][1][2], TERM[2][1][3]] {
					CELL[4].OUT_CLKPAD[0] = 0b001,
					CELL[4].DCM_BUS[0] = 0b010,
					CELL[4].IMUX_DATA[3] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[TERM[2][1][4], TERM[2][1][5], TERM[2][1][8]] {
					CELL[4].OUT_CLKPAD[1] = 0b001,
					CELL[4].DCM_BUS[1] = 0b010,
					CELL[4].IMUX_DATA[7] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[TERM[2][1][17], TERM[2][1][15], TERM[2][1][16]] {
					CELL[4].DCM_BUS[2] = 0b001,
					CELL[4].IMUX_DATA[11] = 0b010,
					CELL[6].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[TERM[2][1][23], TERM[2][1][18], TERM[2][1][21]] {
					CELL[4].DCM_BUS[3] = 0b001,
					CELL[4].IMUX_DATA[15] = 0b010,
					CELL[6].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[0].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[6].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[6].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_DATA[19] @!MAIN[1][2][19];
				output O = CELL[4].GCLK_WE[0], CELL[4].OUT_FAN[7];
				attribute INIT_OUT @[TERM[2][0][0]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_DATA[23] @!MAIN[1][3][61];
				output O = CELL[4].GCLK_WE[1], CELL[4].OUT_SEC[15];
				attribute INIT_OUT @[TERM[2][0][1]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_DATA[27] @!MAIN[1][2][20];
				output O = CELL[4].GCLK_WE[2], CELL[4].OUT_FAN[3];
				attribute INIT_OUT @[TERM[2][0][2]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_DATA[31] @!MAIN[1][3][60];
				output O = CELL[4].GCLK_WE[3], CELL[4].OUT_SEC[11];
				attribute INIT_OUT @[TERM[2][0][3]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[3].IMUX_BUFG_CLK[0];
				input I1 = CELL[3].IMUX_BUFG_CLK[1];
				input S = ^CELL[3].IMUX_DATA[19] @!MAIN[0][2][19];
				output O = CELL[3].OUT_FAN[7], CELL[4].GCLK_WE[4];
				attribute INIT_OUT @[TERM[1][0][55]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[3].IMUX_BUFG_CLK[1];
				input I1 = CELL[3].IMUX_BUFG_CLK[0];
				input S = ^CELL[3].IMUX_DATA[23] @!MAIN[0][3][61];
				output O = CELL[3].OUT_SEC[15], CELL[4].GCLK_WE[5];
				attribute INIT_OUT @[TERM[1][0][54]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[3].IMUX_BUFG_CLK[2];
				input I1 = CELL[3].IMUX_BUFG_CLK[3];
				input S = ^CELL[3].IMUX_DATA[27] @!MAIN[0][2][20];
				output O = CELL[3].OUT_FAN[3], CELL[4].GCLK_WE[6];
				attribute INIT_OUT @[TERM[1][0][60]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[3].IMUX_BUFG_CLK[3];
				input I1 = CELL[3].IMUX_BUFG_CLK[2];
				input S = ^CELL[3].IMUX_DATA[31] @!MAIN[0][3][60];
				output O = CELL[3].OUT_SEC[11], CELL[4].GCLK_WE[7];
				attribute INIT_OUT @[TERM[1][0][61]];
			}

			bel PCILOGICSE {
				input I1 = CELL[4].IMUX_DATA[12];
				input I2 = CELL[4].IMUX_DATA[13];
				input I3 = CELL[4].IMUX_DATA[14];
				attribute ENABLE @TERM[1][0][63];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!TERM[2][0][4];
			}

			// wire CELL[3].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[3].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[3].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[3].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[3].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[3].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[3].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[3].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[3].IMUX_BUFG_CLK[0]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[3].IMUX_BUFG_CLK[1]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[3].IMUX_BUFG_CLK[2]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[3].IMUX_BUFG_CLK[3]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[4].GCLK_WE[0]             BUFGMUX[0].O
			// wire CELL[4].GCLK_WE[1]             BUFGMUX[1].O
			// wire CELL[4].GCLK_WE[2]             BUFGMUX[2].O
			// wire CELL[4].GCLK_WE[3]             BUFGMUX[3].O
			// wire CELL[4].GCLK_WE[4]             BUFGMUX[4].O
			// wire CELL[4].GCLK_WE[5]             BUFGMUX[5].O
			// wire CELL[4].GCLK_WE[6]             BUFGMUX[6].O
			// wire CELL[4].GCLK_WE[7]             BUFGMUX[7].O
			// wire CELL[4].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[4].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[4].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[4].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[4].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[4].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[4].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[4].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[4].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[4].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[4].OUT_SEC[15]            BUFGMUX[1].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
		}

		tile_class CLK_E_S3A {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN[0]: Vertical (rev 19, rev 64);
			bitrect MAIN[1]: Vertical (rev 19, rev 64);
			bitrect TERM[0]: Vertical (rev 2, rev 64);
			bitrect TERM[1]: Vertical (rev 2, rev 64);
			bitrect TERM[2]: Vertical (rev 2, rev 64);
			bitrect TERM[3]: Vertical (rev 2, rev 64);

			switchbox CLK_INT {
				mux CELL[3].IMUX_BUFG_CLK[0] @[TERM[2][1][3], TERM[2][1][4], TERM[2][1][5]] {
					CELL[1].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[0] = 0b010,
					CELL[3].IMUX_DATA[15] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[1] @[TERM[2][1][0], TERM[2][1][1], TERM[2][1][2]] {
					CELL[1].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[1] = 0b010,
					CELL[3].IMUX_DATA[11] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[2] @[TERM[1][1][61], TERM[1][1][62], TERM[1][1][63]] {
					CELL[2].OUT_CLKPAD[0] = 0b001,
					CELL[3].DCM_BUS[2] = 0b010,
					CELL[3].IMUX_DATA[7] = 0b100,
					off = 0b000,
				}
				mux CELL[3].IMUX_BUFG_CLK[3] @[TERM[1][1][58], TERM[1][1][59], TERM[1][1][60]] {
					CELL[2].OUT_CLKPAD[1] = 0b001,
					CELL[3].DCM_BUS[3] = 0b010,
					CELL[3].IMUX_DATA[3] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[0] @[TERM[2][0][5], TERM[2][0][4], TERM[2][0][3]] {
					CELL[4].OUT_CLKPAD[0] = 0b001,
					CELL[4].DCM_BUS[0] = 0b010,
					CELL[4].IMUX_DATA[15] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[1] @[TERM[2][0][2], TERM[2][0][1], TERM[2][0][0]] {
					CELL[4].OUT_CLKPAD[1] = 0b001,
					CELL[4].DCM_BUS[1] = 0b010,
					CELL[4].IMUX_DATA[11] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[2] @[TERM[1][0][61], TERM[1][0][63], TERM[1][0][62]] {
					CELL[4].DCM_BUS[2] = 0b001,
					CELL[4].IMUX_DATA[7] = 0b010,
					CELL[5].OUT_CLKPAD[0] = 0b100,
					off = 0b000,
				}
				mux CELL[4].IMUX_BUFG_CLK[3] @[TERM[1][0][58], TERM[1][0][60], TERM[1][0][59]] {
					CELL[4].DCM_BUS[3] = 0b001,
					CELL[4].IMUX_DATA[3] = 0b010,
					CELL[5].OUT_CLKPAD[1] = 0b100,
					off = 0b000,
				}
				permabuf CELL[3].DCM_CLKPAD[0] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[1] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[3].DCM_CLKPAD[2] = CELL[2].OUT_CLKPAD[0];
				permabuf CELL[3].DCM_CLKPAD[3] = CELL[2].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[0] = CELL[4].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[1] = CELL[4].OUT_CLKPAD[1];
				permabuf CELL[4].DCM_CLKPAD[2] = CELL[5].OUT_CLKPAD[0];
				permabuf CELL[4].DCM_CLKPAD[3] = CELL[5].OUT_CLKPAD[1];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[4].IMUX_BUFG_CLK[0];
				input I1 = CELL[4].IMUX_BUFG_CLK[1];
				input S = ^CELL[4].IMUX_DATA[19] @!MAIN[1][2][19];
				output O = CELL[4].GCLK_WE[0], CELL[4].OUT_FAN[7];
				attribute INIT_OUT @[TERM[3][0][1]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[4].IMUX_BUFG_CLK[1];
				input I1 = CELL[4].IMUX_BUFG_CLK[0];
				input S = ^CELL[4].IMUX_DATA[23] @!MAIN[1][3][61];
				output O = CELL[4].GCLK_WE[1], CELL[4].OUT_SEC[15];
				attribute INIT_OUT @[TERM[2][1][6]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[4].IMUX_BUFG_CLK[2];
				input I1 = CELL[4].IMUX_BUFG_CLK[3];
				input S = ^CELL[4].IMUX_DATA[27] @!MAIN[1][2][20];
				output O = CELL[4].GCLK_WE[2], CELL[4].OUT_FAN[3];
				attribute INIT_OUT @[TERM[3][0][6]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[4].IMUX_BUFG_CLK[3];
				input I1 = CELL[4].IMUX_BUFG_CLK[2];
				input S = ^CELL[4].IMUX_DATA[31] @!MAIN[1][3][60];
				output O = CELL[4].GCLK_WE[3], CELL[4].OUT_SEC[11];
				attribute INIT_OUT @[TERM[3][0][7]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[3].IMUX_BUFG_CLK[0];
				input I1 = CELL[3].IMUX_BUFG_CLK[1];
				input S = ^CELL[3].IMUX_DATA[19] @!MAIN[0][2][19];
				output O = CELL[3].OUT_FAN[7], CELL[4].GCLK_WE[4];
				attribute INIT_OUT @[TERM[1][0][41]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[3].IMUX_BUFG_CLK[1];
				input I1 = CELL[3].IMUX_BUFG_CLK[0];
				input S = ^CELL[3].IMUX_DATA[23] @!MAIN[0][3][61];
				output O = CELL[3].OUT_SEC[15], CELL[4].GCLK_WE[5];
				attribute INIT_OUT @[TERM[1][1][57]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[3].IMUX_BUFG_CLK[2];
				input I1 = CELL[3].IMUX_BUFG_CLK[3];
				input S = ^CELL[3].IMUX_DATA[27] @!MAIN[0][2][20];
				output O = CELL[3].OUT_FAN[3], CELL[4].GCLK_WE[6];
				attribute INIT_OUT @[TERM[1][0][43]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[3].IMUX_BUFG_CLK[3];
				input I1 = CELL[3].IMUX_BUFG_CLK[2];
				input S = ^CELL[3].IMUX_DATA[31] @!MAIN[0][3][60];
				output O = CELL[3].OUT_SEC[11], CELL[4].GCLK_WE[7];
				attribute INIT_OUT @[TERM[1][0][44]];
			}

			bel PCILOGICSE {
				input I1 = CELL[4].IMUX_DATA[12];
				input I2 = CELL[4].IMUX_DATA[13];
				input I3 = CELL[4].IMUX_DATA[14];
				attribute ENABLE @TERM[1][0][45];
				attribute DELAY @[TERM[3][0][9], TERM[3][0][14]] {
					NILL = 0b00,
					LOW = 0b11,
					MED = 0b01,
					HIGH = 0b10,
				}
			}

			bel GLOBALSIG_BUFG[0] {
			}

			// wire CELL[3].IMUX_DATA[19]          BUFGMUX[4].S
			// wire CELL[3].IMUX_DATA[23]          BUFGMUX[5].S
			// wire CELL[3].IMUX_DATA[27]          BUFGMUX[6].S
			// wire CELL[3].IMUX_DATA[31]          BUFGMUX[7].S
			// wire CELL[3].OUT_FAN[3]             BUFGMUX[6].O
			// wire CELL[3].OUT_FAN[7]             BUFGMUX[4].O
			// wire CELL[3].OUT_SEC[11]            BUFGMUX[7].O
			// wire CELL[3].OUT_SEC[15]            BUFGMUX[5].O
			// wire CELL[3].IMUX_BUFG_CLK[0]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[3].IMUX_BUFG_CLK[1]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[3].IMUX_BUFG_CLK[2]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[3].IMUX_BUFG_CLK[3]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[4].GCLK_WE[0]             BUFGMUX[0].O
			// wire CELL[4].GCLK_WE[1]             BUFGMUX[1].O
			// wire CELL[4].GCLK_WE[2]             BUFGMUX[2].O
			// wire CELL[4].GCLK_WE[3]             BUFGMUX[3].O
			// wire CELL[4].GCLK_WE[4]             BUFGMUX[4].O
			// wire CELL[4].GCLK_WE[5]             BUFGMUX[5].O
			// wire CELL[4].GCLK_WE[6]             BUFGMUX[6].O
			// wire CELL[4].GCLK_WE[7]             BUFGMUX[7].O
			// wire CELL[4].IMUX_DATA[12]          PCILOGICSE.I1
			// wire CELL[4].IMUX_DATA[13]          PCILOGICSE.I2
			// wire CELL[4].IMUX_DATA[14]          PCILOGICSE.I3
			// wire CELL[4].IMUX_DATA[19]          BUFGMUX[0].S
			// wire CELL[4].IMUX_DATA[23]          BUFGMUX[1].S
			// wire CELL[4].IMUX_DATA[27]          BUFGMUX[2].S
			// wire CELL[4].IMUX_DATA[31]          BUFGMUX[3].S
			// wire CELL[4].OUT_FAN[3]             BUFGMUX[2].O
			// wire CELL[4].OUT_FAN[7]             BUFGMUX[0].O
			// wire CELL[4].OUT_SEC[11]            BUFGMUX[3].O
			// wire CELL[4].OUT_SEC[15]            BUFGMUX[1].O
			// wire CELL[4].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[4].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[4].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[4].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
		}

		tile_class DCMCONN_S {
			cell CELL;

			switchbox DCMCONN {
				permabuf DCM_BUS[0] = OMUX[0];
				permabuf DCM_BUS[1] = OMUX[3];
				permabuf DCM_BUS[2] = OMUX[4];
				permabuf DCM_BUS[3] = OMUX[5];
			}
		}

		tile_class DCMCONN_N {
			cell CELL;

			switchbox DCMCONN {
				permabuf DCM_BUS[0] = OMUX[10];
				permabuf DCM_BUS[1] = OMUX[11];
				permabuf DCM_BUS[2] = OMUX[12];
				permabuf DCM_BUS[3] = OMUX[15];
			}
		}
	}

	tile_slot HROW {
		bel_slot HROW: routing;

		tile_class CLKC_50A {
			cell CELL_W;
			cell CELL_E;
			bitrect MAIN: Vertical (rev 2, rev 64);

			switchbox HROW {
				mux CELL_W.GCLK_QUAD[0] @[MAIN[1][0]] {
					CELL_W.GCLK_WE[0] = 0b1,
					CELL_E.GCLK_S[0] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[1] @[MAIN[1][1]] {
					CELL_W.GCLK_WE[1] = 0b1,
					CELL_E.GCLK_S[1] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[2] @[MAIN[1][2]] {
					CELL_W.GCLK_WE[2] = 0b1,
					CELL_E.GCLK_S[2] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[3] @[MAIN[1][3]] {
					CELL_W.GCLK_WE[3] = 0b1,
					CELL_E.GCLK_S[3] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[4] @[MAIN[1][4]] {
					CELL_W.GCLK_WE[4] = 0b1,
					CELL_E.GCLK_N[0] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[5] @[MAIN[1][5]] {
					CELL_W.GCLK_WE[5] = 0b1,
					CELL_E.GCLK_N[1] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[6] @[MAIN[1][6]] {
					CELL_W.GCLK_WE[6] = 0b1,
					CELL_E.GCLK_N[2] = 0b0,
				}
				mux CELL_W.GCLK_QUAD[7] @[MAIN[1][7]] {
					CELL_W.GCLK_WE[7] = 0b1,
					CELL_E.GCLK_N[3] = 0b0,
				}
				mux CELL_E.GCLK_QUAD[0] @[MAIN[1][8]] {
					CELL_E.GCLK_S[0] = 0b0,
					CELL_E.GCLK_WE[0] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[1] @[MAIN[1][9]] {
					CELL_E.GCLK_S[1] = 0b0,
					CELL_E.GCLK_WE[1] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[2] @[MAIN[1][10]] {
					CELL_E.GCLK_S[2] = 0b0,
					CELL_E.GCLK_WE[2] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[3] @[MAIN[1][11]] {
					CELL_E.GCLK_S[3] = 0b0,
					CELL_E.GCLK_WE[3] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[4] @[MAIN[1][12]] {
					CELL_E.GCLK_N[0] = 0b0,
					CELL_E.GCLK_WE[4] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[5] @[MAIN[1][13]] {
					CELL_E.GCLK_N[1] = 0b0,
					CELL_E.GCLK_WE[5] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[6] @[MAIN[1][14]] {
					CELL_E.GCLK_N[2] = 0b0,
					CELL_E.GCLK_WE[6] = 0b1,
				}
				mux CELL_E.GCLK_QUAD[7] @[MAIN[1][15]] {
					CELL_E.GCLK_N[3] = 0b0,
					CELL_E.GCLK_WE[7] = 0b1,
				}
			}
		}

		tile_class CLKQC_S3 {
			cell CELL_S;
			cell CELL_N;
			bitrect CLK_S: Vertical (rev 1, rev 64);
			bitrect CLK_N: Vertical (rev 1, rev 64);

			switchbox HROW {
				progbuf CELL_S.GCLK_QUAD[0] = CELL_N.GCLK_S[0] @CLK_S[0][38];
				progbuf CELL_S.GCLK_QUAD[1] = CELL_N.GCLK_S[1] @CLK_S[0][36];
				progbuf CELL_S.GCLK_QUAD[2] = CELL_N.GCLK_S[2] @CLK_S[0][34];
				progbuf CELL_S.GCLK_QUAD[3] = CELL_N.GCLK_S[3] @CLK_S[0][30];
				progbuf CELL_S.GCLK_QUAD[4] = CELL_N.GCLK_N[0] @CLK_S[0][31];
				progbuf CELL_S.GCLK_QUAD[5] = CELL_N.GCLK_N[1] @CLK_S[0][32];
				progbuf CELL_S.GCLK_QUAD[6] = CELL_N.GCLK_N[2] @CLK_S[0][33];
				progbuf CELL_S.GCLK_QUAD[7] = CELL_N.GCLK_N[3] @CLK_S[0][35];
				progbuf CELL_N.GCLK_QUAD[0] = CELL_N.GCLK_S[0] @CLK_N[0][25];
				progbuf CELL_N.GCLK_QUAD[1] = CELL_N.GCLK_S[1] @CLK_N[0][27];
				progbuf CELL_N.GCLK_QUAD[2] = CELL_N.GCLK_S[2] @CLK_N[0][29];
				progbuf CELL_N.GCLK_QUAD[3] = CELL_N.GCLK_S[3] @CLK_N[0][33];
				progbuf CELL_N.GCLK_QUAD[4] = CELL_N.GCLK_N[0] @CLK_N[0][32];
				progbuf CELL_N.GCLK_QUAD[5] = CELL_N.GCLK_N[1] @CLK_N[0][31];
				progbuf CELL_N.GCLK_QUAD[6] = CELL_N.GCLK_N[2] @CLK_N[0][30];
				progbuf CELL_N.GCLK_QUAD[7] = CELL_N.GCLK_N[3] @CLK_N[0][28];
			}
		}

		tile_class CLKQC_S3E {
			cell CELL_S;
			cell CELL_N;
			bitrect CLK_S: Vertical (rev 1, rev 64);
			bitrect CLK_N: Vertical (rev 1, rev 64);

			switchbox HROW {
				mux CELL_S.GCLK_QUAD[0] @[CLK_S[0][57], CLK_S[0][55]] {
					CELL_N.GCLK_S[0] = 0b01,
					CELL_N.GCLK_WE[0] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[1] @[CLK_S[0][54], CLK_S[0][53]] {
					CELL_N.GCLK_S[1] = 0b01,
					CELL_N.GCLK_WE[1] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[2] @[CLK_S[0][52], CLK_S[0][51]] {
					CELL_N.GCLK_S[2] = 0b01,
					CELL_N.GCLK_WE[2] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[3] @[CLK_S[0][50], CLK_S[0][49]] {
					CELL_N.GCLK_S[3] = 0b01,
					CELL_N.GCLK_WE[3] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[4] @[CLK_S[0][28], CLK_S[0][26]] {
					CELL_N.GCLK_N[0] = 0b01,
					CELL_N.GCLK_WE[4] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[5] @[CLK_S[0][25], CLK_S[0][24]] {
					CELL_N.GCLK_N[1] = 0b01,
					CELL_N.GCLK_WE[5] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[6] @[CLK_S[0][23], CLK_S[0][22]] {
					CELL_N.GCLK_N[2] = 0b01,
					CELL_N.GCLK_WE[6] = 0b10,
					off = 0b00,
				}
				mux CELL_S.GCLK_QUAD[7] @[CLK_S[0][21], CLK_S[0][20]] {
					CELL_N.GCLK_N[3] = 0b01,
					CELL_N.GCLK_WE[7] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[0] @[CLK_N[0][42], CLK_N[0][41]] {
					CELL_N.GCLK_S[0] = 0b01,
					CELL_N.GCLK_WE[0] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[1] @[CLK_N[0][40], CLK_N[0][39]] {
					CELL_N.GCLK_S[1] = 0b01,
					CELL_N.GCLK_WE[1] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[2] @[CLK_N[0][38], CLK_N[0][37]] {
					CELL_N.GCLK_S[2] = 0b01,
					CELL_N.GCLK_WE[2] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[3] @[CLK_N[0][36], CLK_N[0][34]] {
					CELL_N.GCLK_S[3] = 0b01,
					CELL_N.GCLK_WE[3] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[4] @[CLK_N[0][14], CLK_N[0][12]] {
					CELL_N.GCLK_N[0] = 0b01,
					CELL_N.GCLK_WE[4] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[5] @[CLK_N[0][11], CLK_N[0][10]] {
					CELL_N.GCLK_N[1] = 0b01,
					CELL_N.GCLK_WE[5] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[6] @[CLK_N[0][9], CLK_N[0][8]] {
					CELL_N.GCLK_N[2] = 0b01,
					CELL_N.GCLK_WE[6] = 0b10,
					off = 0b00,
				}
				mux CELL_N.GCLK_QUAD[7] @[CLK_N[0][7], CLK_N[0][6]] {
					CELL_N.GCLK_N[3] = 0b01,
					CELL_N.GCLK_WE[7] = 0b10,
					off = 0b00,
				}
			}
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: routing;
		bel_slot GLOBALSIG_HCLK: GLOBALSIG_HCLK_S3;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 19, rev 1);

			switchbox HCLK {
				progbuf S.GCLK[0] = N.GCLK_QUAD[0] @MAIN[15][0];
				progbuf S.GCLK[1] = N.GCLK_QUAD[1] @MAIN[13][0];
				progbuf S.GCLK[2] = N.GCLK_QUAD[2] @MAIN[11][0];
				progbuf S.GCLK[3] = N.GCLK_QUAD[3] @MAIN[9][0];
				progbuf S.GCLK[4] = N.GCLK_QUAD[4] @MAIN[7][0];
				progbuf S.GCLK[5] = N.GCLK_QUAD[5] @MAIN[5][0];
				progbuf S.GCLK[6] = N.GCLK_QUAD[6] @MAIN[3][0];
				progbuf S.GCLK[7] = N.GCLK_QUAD[7] @MAIN[1][0];
				progbuf N.GCLK[0] = N.GCLK_QUAD[0] @MAIN[16][0];
				progbuf N.GCLK[1] = N.GCLK_QUAD[1] @MAIN[14][0];
				progbuf N.GCLK[2] = N.GCLK_QUAD[2] @MAIN[12][0];
				progbuf N.GCLK[3] = N.GCLK_QUAD[3] @MAIN[10][0];
				progbuf N.GCLK[4] = N.GCLK_QUAD[4] @MAIN[8][0];
				progbuf N.GCLK[5] = N.GCLK_QUAD[5] @MAIN[6][0];
				progbuf N.GCLK[6] = N.GCLK_QUAD[6] @MAIN[4][0];
				progbuf N.GCLK[7] = N.GCLK_QUAD[7] @MAIN[2][0];
			}

			bel GLOBALSIG_HCLK {
				attribute ENABLE @!MAIN[0][0];
			}
		}

		tile_class HCLK_UNI {
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 19, rev 1);

			switchbox HCLK {
				progbuf N.GCLK[0] = N.GCLK_QUAD[0] @MAIN[15][0];
				progbuf N.GCLK[1] = N.GCLK_QUAD[1] @MAIN[13][0];
				progbuf N.GCLK[2] = N.GCLK_QUAD[2] @MAIN[11][0];
				progbuf N.GCLK[3] = N.GCLK_QUAD[3] @MAIN[9][0];
				progbuf N.GCLK[4] = N.GCLK_QUAD[4] @MAIN[7][0];
				progbuf N.GCLK[5] = N.GCLK_QUAD[5] @MAIN[5][0];
				progbuf N.GCLK[6] = N.GCLK_QUAD[6] @MAIN[3][0];
				progbuf N.GCLK[7] = N.GCLK_QUAD[7] @MAIN[1][0];
			}

			bel GLOBALSIG_HCLK {
				attribute ENABLE @!MAIN[0][0];
			}
		}
	}

	tile_slot RANDOR {
		bel_slot RANDOR: RANDOR;
		bel_slot RANDOR_INIT: RANDOR_INIT;

		tile_class RANDOR {
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel RANDOR {
				attribute MODE @[MAIN[3][19]] {
					AND = 0b1,
					OR = 0b0,
				}
			}
		}

		tile_class RANDOR_FC {
			bitrect TERM: Vertical (rev 19, rev 5);

			bel RANDOR {
				attribute MODE @[TERM[1][4]] {
					AND = 0b1,
					OR = 0b0,
				}
			}
		}

		tile_class RANDOR_INIT {
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel RANDOR_INIT {
				attribute MODE @[MAIN[0][0]] {
					AND = 0b1,
					OR = 0b0,
				}
			}
		}

		tile_class RANDOR_INIT_FC {
			bitrect MAIN: Vertical (rev 19, rev 64);

			bel RANDOR_INIT {
				attribute MODE @[MAIN[0][63]] {
					AND = 0b1,
					OR = 0b0,
				}
			}
		}
	}

	tile_slot GLOBAL {
		bel_slot GLOBAL: GLOBAL;

		tile_class GLOBAL_S3 {
			bitrect COR: Horizontal (1, rev 32);
			bitrect CTL: Horizontal (1, rev 32);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR[0][2], COR[0][1], COR[0][0]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute GTS_CYCLE @[COR[0][5], COR[0][4], COR[0][3]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute LOCK_CYCLE @[COR[0][8], COR[0][7], COR[0][6]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute MATCH_CYCLE @[COR[0][11], COR[0][10], COR[0][9]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute DONE_CYCLE @[COR[0][14], COR[0][13], COR[0][12]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					KEEP = 0b111,
				}
				attribute STARTUP_CLOCK @[COR[0][16], COR[0][15]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute CONFIG_RATE_S3 @[COR[0][21], COR[0][20], COR[0][19]] {
					_3 = 0b100,
					_6 = 0b000,
					_12 = 0b001,
					_25 = 0b010,
					_50 = 0b011,
					_100 = 0b110,
				}
				attribute CAPTURE_ONESHOT @COR[0][23];
				attribute DRIVE_DONE @COR[0][24];
				attribute DONE_PIPE @COR[0][25];
				attribute DCM_SHUTDOWN @COR[0][26];
				attribute CRC_ENABLE @!COR[0][29];
				attribute BUSCLK_FREQ @[COR[0][18], COR[0][17]] {
					_25 = 0b01,
					_50 = 0b10,
					_100 = 0b00,
					_200 = 0b11,
				}
				attribute S3_VRDSEL @[COR[0][31], COR[0][30]] {
					_80 = 0b11,
					_90 = 0b10,
					_95 = 0b01,
					_100 = 0b00,
				}
				attribute GTS_USR_B @CTL[0][0];
				attribute VGG_TEST @CTL[0][1];
				attribute BCLK_TEST @CTL[0][2];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
				}
				attribute PERSIST @CTL[0][3];
			}
		}

		tile_class GLOBAL_FC {
			bitrect COR: Horizontal (1, rev 32);
			bitrect CTL: Horizontal (1, rev 32);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR[0][2], COR[0][1], COR[0][0]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute GTS_CYCLE @[COR[0][5], COR[0][4], COR[0][3]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute DONE_CYCLE @[COR[0][14], COR[0][13], COR[0][12]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					KEEP = 0b111,
				}
				attribute STARTUP_CLOCK @[COR[0][16], COR[0][15]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute CONFIG_RATE_S3 @[COR[0][21], COR[0][20], COR[0][19]] {
					_3 = 0b100,
					_6 = 0b000,
					_12 = 0b001,
					_25 = 0b010,
					_50 = 0b011,
					_100 = 0b110,
				}
				attribute CAPTURE_ONESHOT @COR[0][23];
				attribute DRIVE_DONE @COR[0][24];
				attribute DONE_PIPE @COR[0][25];
				attribute CRC_ENABLE @!COR[0][29];
				attribute BUSCLK_FREQ @[COR[0][18], COR[0][17]] {
					_25 = 0b01,
					_50 = 0b10,
					_100 = 0b00,
					_200 = 0b11,
				}
				attribute S3_VRDSEL @[COR[0][31], COR[0][30]] {
					_80 = 0b11,
					_90 = 0b10,
					_95 = 0b01,
					_100 = 0b00,
				}
				attribute GTS_USR_B @CTL[0][0];
				attribute VGG_TEST @CTL[0][1];
				attribute BCLK_TEST @CTL[0][2];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
				}
				attribute PERSIST @CTL[0][3];
			}
		}

		tile_class GLOBAL_S3E {
			bitrect COR: Horizontal (1, rev 32);
			bitrect CTL: Horizontal (1, rev 32);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR[0][2], COR[0][1], COR[0][0]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute GTS_CYCLE @[COR[0][5], COR[0][4], COR[0][3]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute LOCK_CYCLE @[COR[0][8], COR[0][7], COR[0][6]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute DONE_CYCLE @[COR[0][14], COR[0][13], COR[0][12]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					KEEP = 0b111,
				}
				attribute STARTUP_CLOCK @[COR[0][16], COR[0][15]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute CONFIG_RATE_S3E @[COR[0][21], COR[0][20], COR[0][19]] {
					_1 = 0b000,
					_3 = 0b001,
					_6 = 0b010,
					_12 = 0b011,
					_25 = 0b110,
					_50 = 0b100,
				}
				attribute CAPTURE_ONESHOT @COR[0][23];
				attribute DRIVE_DONE @COR[0][24];
				attribute DONE_PIPE @COR[0][25];
				attribute DCM_SHUTDOWN @COR[0][26];
				attribute CRC_ENABLE @!COR[0][29];
				attribute BUSCLK_FREQ @[COR[0][18], COR[0][17]] {
					_25 = 0b01,
					_50 = 0b10,
					_100 = 0b00,
					_200 = 0b11,
				}
				attribute S3E_VRDSEL @[COR[0][31], COR[0][30]] {
					_70 = 0b00,
					_80 = 0b11,
					_90 = 0b10,
				}
				attribute MULTIBOOT_ENABLE @COR[0][28];
				attribute GTS_USR_B @CTL[0][0];
				attribute VGG_TEST @CTL[0][1];
				attribute BCLK_TEST @CTL[0][2];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
				}
				attribute PERSIST @CTL[0][3];
			}
		}

		tile_class GLOBAL_S3A {
			bitrect COR1: Horizontal (1, rev 16);
			bitrect COR2: Horizontal (1, rev 16);
			bitrect CTL: Horizontal (1, rev 16);
			bitrect CCLK_FREQ: Horizontal (1, rev 16);
			bitrect HC_OPT: Horizontal (1, rev 16);
			bitrect POWERDOWN: Horizontal (1, rev 16);
			bitrect PU_GWE: Horizontal (1, rev 16);
			bitrect PU_GTS: Horizontal (1, rev 16);
			bitrect MODE: Horizontal (1, rev 16);
			bitrect GENERAL1: Horizontal (1, rev 16);
			bitrect GENERAL2: Horizontal (1, rev 16);
			bitrect SEU_OPT: Horizontal (1, rev 16);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR2[0][2], COR2[0][1], COR2[0][0]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					DONE = 0b111,
					KEEP = 0b000,
				}
				attribute GTS_CYCLE @[COR2[0][5], COR2[0][4], COR2[0][3]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					DONE = 0b111,
					KEEP = 0b000,
				}
				attribute LOCK_CYCLE @[COR2[0][8], COR2[0][7], COR2[0][6]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute DONE_CYCLE @[COR2[0][11], COR2[0][10], COR2[0][9]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
				}
				attribute STARTUP_CLOCK @[COR1[0][1], COR1[0][0]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute CAPTURE_ONESHOT @COR2[0][12];
				attribute DRIVE_DONE @COR1[0][2];
				attribute DONE_PIPE @COR1[0][3];
				attribute CRC_ENABLE @!COR1[0][4];
				attribute MULTIBOOT_ENABLE @CTL[0][7];
				attribute GTS_USR_B @CTL[0][0];
				attribute VGG_TEST @CTL[0][1];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
					LEVEL3 = 0b11,
				}
				attribute PERSIST @CTL[0][3];
				attribute ICAP_ENABLE @CTL[0][2];
				attribute S3A_VRDSEL @[COR1[0][7], COR1[0][6], COR1[0][5]];
				attribute SEND_VGG @[COR1[0][11], COR1[0][10], COR1[0][9], COR1[0][8]];
				attribute VGG_ENABLE_OFFCHIP @!COR1[0][13];
				attribute VGG_SENDMAX @!COR1[0][12];
				attribute DRIVE_AWAKE @COR1[0][15];
				attribute BPI_DIV8 @COR2[0][13];
				attribute ICAP_BYPASS @COR2[0][14];
				attribute RESET_ON_ERR @COR2[0][15];
				attribute CONFIG_RATE_DIV @[CCLK_FREQ[0][9], CCLK_FREQ[0][8], CCLK_FREQ[0][7], CCLK_FREQ[0][6], CCLK_FREQ[0][5], CCLK_FREQ[0][4], CCLK_FREQ[0][3], CCLK_FREQ[0][2], CCLK_FREQ[0][1], CCLK_FREQ[0][0]];
				attribute CCLK_DLY @[CCLK_FREQ[0][11], CCLK_FREQ[0][10]];
				attribute CCLK_SEP @[CCLK_FREQ[0][13], CCLK_FREQ[0][12]];
				attribute CLK_SWITCH_OPT @[CCLK_FREQ[0][15], CCLK_FREQ[0][14]];
				attribute HC_CYCLE @[HC_OPT[0][3], HC_OPT[0][2], HC_OPT[0][1], HC_OPT[0][0]];
				attribute TWO_ROUND @HC_OPT[0][4];
				attribute BRAM_SKIP @HC_OPT[0][5];
				attribute SW_CLK @[POWERDOWN[0][0]] {
					INTERNALCLK = 0b0,
					STARTUPCLK = 0b1,
				}
				attribute EN_PORB @!POWERDOWN[0][1];
				attribute EN_SUSPEND @POWERDOWN[0][2];
				attribute EN_SW_GSR @POWERDOWN[0][4];
				attribute SUSPEND_FILTER @!POWERDOWN[0][5];
				attribute WAKE_DELAY1 @[POWERDOWN[0][8], POWERDOWN[0][7], POWERDOWN[0][6]];
				attribute WAKE_DELAY2 @[POWERDOWN[0][13], POWERDOWN[0][12], POWERDOWN[0][11], POWERDOWN[0][10], POWERDOWN[0][9]];
				attribute SW_GWE_CYCLE @[PU_GWE[0][9], PU_GWE[0][8], PU_GWE[0][7], PU_GWE[0][6], PU_GWE[0][5], PU_GWE[0][4], PU_GWE[0][3], PU_GWE[0][2], PU_GWE[0][1], PU_GWE[0][0]];
				attribute SW_GTS_CYCLE @[PU_GTS[0][9], PU_GTS[0][8], PU_GTS[0][7], PU_GTS[0][6], PU_GTS[0][5], PU_GTS[0][4], PU_GTS[0][3], PU_GTS[0][2], PU_GTS[0][1], PU_GTS[0][0]];
				attribute BOOTVSEL @[MODE[0][2], MODE[0][1], MODE[0][0]];
				attribute NEXT_CONFIG_BOOT_MODE @[MODE[0][5], MODE[0][4], MODE[0][3]];
				attribute NEXT_CONFIG_NEW_MODE @MODE[0][6];
				attribute TESTMODE_EN @MODE[0][7];
				attribute NEXT_CONFIG_ADDR @[GENERAL2[0][15], GENERAL2[0][14], GENERAL2[0][13], GENERAL2[0][12], GENERAL2[0][11], GENERAL2[0][10], GENERAL2[0][9], GENERAL2[0][8], GENERAL2[0][7], GENERAL2[0][6], GENERAL2[0][5], GENERAL2[0][4], GENERAL2[0][3], GENERAL2[0][2], GENERAL2[0][1], GENERAL2[0][0], GENERAL1[0][15], GENERAL1[0][14], GENERAL1[0][13], GENERAL1[0][12], GENERAL1[0][11], GENERAL1[0][10], GENERAL1[0][9], GENERAL1[0][8], GENERAL1[0][7], GENERAL1[0][6], GENERAL1[0][5], GENERAL1[0][4], GENERAL1[0][3], GENERAL1[0][2], GENERAL1[0][1], GENERAL1[0][0]];
				attribute POST_CRC_EN @SEU_OPT[0][0];
				attribute GLUTMASK @SEU_OPT[0][1];
				attribute POST_CRC_KEEP @SEU_OPT[0][3];
				attribute POST_CRC_FREQ_DIV @[SEU_OPT[0][13], SEU_OPT[0][12], SEU_OPT[0][11], SEU_OPT[0][10], SEU_OPT[0][9], SEU_OPT[0][8], SEU_OPT[0][7], SEU_OPT[0][6], SEU_OPT[0][5], SEU_OPT[0][4]];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class PASS_W_FC {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[11];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
		}

		connector_class TERM_W {
			reflect DBL_E1[0] = DBL_W0[0];
			reflect DBL_E1[1] = DBL_W0[1];
			reflect DBL_E1[2] = DBL_W0[2];
			reflect DBL_E1[3] = DBL_W0[3];
			reflect DBL_E1[4] = DBL_W0[4];
			reflect DBL_E1[5] = DBL_W0[5];
			reflect DBL_E1[6] = DBL_W0[6];
			reflect DBL_E1[7] = DBL_W0[7];
			reflect DBL_E2[0] = DBL_W1[0];
			reflect DBL_E2[1] = DBL_W1[1];
			reflect DBL_E2[2] = DBL_W1[2];
			reflect DBL_E2[3] = DBL_W1[3];
			reflect DBL_E2[4] = DBL_W1[4];
			reflect DBL_E2[5] = DBL_W1[5];
			reflect DBL_E2[6] = DBL_W1[6];
			reflect DBL_E2[7] = DBL_W1[7];
			reflect HEX_E1[0] = HEX_W0[0];
			reflect HEX_E1[1] = HEX_W0[1];
			reflect HEX_E1[2] = HEX_W0[2];
			reflect HEX_E1[3] = HEX_W0[3];
			reflect HEX_E1[4] = HEX_W0[4];
			reflect HEX_E1[5] = HEX_W0[5];
			reflect HEX_E1[6] = HEX_W0[6];
			reflect HEX_E1[7] = HEX_W0[7];
			reflect HEX_E2[0] = HEX_W1[0];
			reflect HEX_E2[1] = HEX_W1[1];
			reflect HEX_E2[2] = HEX_W1[2];
			reflect HEX_E2[3] = HEX_W1[3];
			reflect HEX_E2[4] = HEX_W1[4];
			reflect HEX_E2[5] = HEX_W1[5];
			reflect HEX_E2[6] = HEX_W1[6];
			reflect HEX_E2[7] = HEX_W1[7];
			reflect HEX_E3[0] = HEX_W2[0];
			reflect HEX_E3[1] = HEX_W2[1];
			reflect HEX_E3[2] = HEX_W2[2];
			reflect HEX_E3[3] = HEX_W2[3];
			reflect HEX_E3[4] = HEX_W2[4];
			reflect HEX_E3[5] = HEX_W2[5];
			reflect HEX_E3[6] = HEX_W2[6];
			reflect HEX_E3[7] = HEX_W2[7];
			reflect HEX_E4[0] = HEX_W3[0];
			reflect HEX_E4[1] = HEX_W3[1];
			reflect HEX_E4[2] = HEX_W3[2];
			reflect HEX_E4[3] = HEX_W3[3];
			reflect HEX_E4[4] = HEX_W3[4];
			reflect HEX_E4[5] = HEX_W3[5];
			reflect HEX_E4[6] = HEX_W3[6];
			reflect HEX_E4[7] = HEX_W3[7];
			reflect HEX_E5[0] = HEX_W4[0];
			reflect HEX_E5[1] = HEX_W4[1];
			reflect HEX_E5[2] = HEX_W4[2];
			reflect HEX_E5[3] = HEX_W4[3];
			reflect HEX_E5[4] = HEX_W4[4];
			reflect HEX_E5[5] = HEX_W4[5];
			reflect HEX_E5[6] = HEX_W4[6];
			reflect HEX_E5[7] = HEX_W4[7];
			reflect HEX_E6[0] = HEX_W5[0];
			reflect HEX_E6[1] = HEX_W5[1];
			reflect HEX_E6[2] = HEX_W5[2];
			reflect HEX_E6[3] = HEX_W5[3];
			reflect HEX_E6[4] = HEX_W5[4];
			reflect HEX_E6[5] = HEX_W5[5];
			reflect HEX_E6[6] = HEX_W5[6];
			reflect HEX_E6[7] = HEX_W5[7];
		}

		connector_class LLH_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
		}

		connector_class LLH_DCM_S3ADSP_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
		}

		connector_class DSPHOLE_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class HDCM_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class TERM_E {
			reflect DBL_W1[0] = DBL_E0[0];
			reflect DBL_W1[1] = DBL_E0[1];
			reflect DBL_W1[2] = DBL_E0[2];
			reflect DBL_W1[3] = DBL_E0[3];
			reflect DBL_W1[4] = DBL_E0[4];
			reflect DBL_W1[5] = DBL_E0[5];
			reflect DBL_W1[6] = DBL_E0[6];
			reflect DBL_W1[7] = DBL_E0[7];
			reflect DBL_W2[0] = DBL_E1[0];
			reflect DBL_W2[1] = DBL_E1[1];
			reflect DBL_W2[2] = DBL_E1[2];
			reflect DBL_W2[3] = DBL_E1[3];
			reflect DBL_W2[4] = DBL_E1[4];
			reflect DBL_W2[5] = DBL_E1[5];
			reflect DBL_W2[6] = DBL_E1[6];
			reflect DBL_W2[7] = DBL_E1[7];
			reflect HEX_W1[0] = HEX_E0[0];
			reflect HEX_W1[1] = HEX_E0[1];
			reflect HEX_W1[2] = HEX_E0[2];
			reflect HEX_W1[3] = HEX_E0[3];
			reflect HEX_W1[4] = HEX_E0[4];
			reflect HEX_W1[5] = HEX_E0[5];
			reflect HEX_W1[6] = HEX_E0[6];
			reflect HEX_W1[7] = HEX_E0[7];
			reflect HEX_W2[0] = HEX_E1[0];
			reflect HEX_W2[1] = HEX_E1[1];
			reflect HEX_W2[2] = HEX_E1[2];
			reflect HEX_W2[3] = HEX_E1[3];
			reflect HEX_W2[4] = HEX_E1[4];
			reflect HEX_W2[5] = HEX_E1[5];
			reflect HEX_W2[6] = HEX_E1[6];
			reflect HEX_W2[7] = HEX_E1[7];
			reflect HEX_W3[0] = HEX_E2[0];
			reflect HEX_W3[1] = HEX_E2[1];
			reflect HEX_W3[2] = HEX_E2[2];
			reflect HEX_W3[3] = HEX_E2[3];
			reflect HEX_W3[4] = HEX_E2[4];
			reflect HEX_W3[5] = HEX_E2[5];
			reflect HEX_W3[6] = HEX_E2[6];
			reflect HEX_W3[7] = HEX_E2[7];
			reflect HEX_W4[0] = HEX_E3[0];
			reflect HEX_W4[1] = HEX_E3[1];
			reflect HEX_W4[2] = HEX_E3[2];
			reflect HEX_W4[3] = HEX_E3[3];
			reflect HEX_W4[4] = HEX_E3[4];
			reflect HEX_W4[5] = HEX_E3[5];
			reflect HEX_W4[6] = HEX_E3[6];
			reflect HEX_W4[7] = HEX_E3[7];
			reflect HEX_W5[0] = HEX_E4[0];
			reflect HEX_W5[1] = HEX_E4[1];
			reflect HEX_W5[2] = HEX_E4[2];
			reflect HEX_W5[3] = HEX_E4[3];
			reflect HEX_W5[4] = HEX_E4[4];
			reflect HEX_W5[5] = HEX_E4[5];
			reflect HEX_W5[6] = HEX_E4[6];
			reflect HEX_W5[7] = HEX_E4[7];
			reflect HEX_W6[0] = HEX_E5[0];
			reflect HEX_W6[1] = HEX_E5[1];
			reflect HEX_W6[2] = HEX_E5[2];
			reflect HEX_W6[3] = HEX_E5[3];
			reflect HEX_W6[4] = HEX_E5[4];
			reflect HEX_W6[5] = HEX_E5[5];
			reflect HEX_W6[6] = HEX_E5[6];
			reflect HEX_W6[7] = HEX_E5[7];
		}

		connector_class LLH_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class LLH_DCM_S3ADSP_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class DSPHOLE_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}

		connector_class HDCM_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class PASS_S_FC {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[0];
		}

		connector_class TERM_S {
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect HEX_N1[0] = HEX_S0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			reflect HEX_N1[2] = HEX_S0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			reflect HEX_N1[4] = HEX_S0[4];
			reflect HEX_N1[5] = HEX_S0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			reflect HEX_N1[7] = HEX_S0[7];
			reflect HEX_N2[0] = HEX_S1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			reflect HEX_N2[2] = HEX_S1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			reflect HEX_N2[4] = HEX_S1[4];
			reflect HEX_N2[5] = HEX_S1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			reflect HEX_N2[7] = HEX_S1[7];
			reflect HEX_N3[0] = HEX_S2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			reflect HEX_N3[2] = HEX_S2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			reflect HEX_N3[4] = HEX_S2[4];
			reflect HEX_N3[5] = HEX_S2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			reflect HEX_N3[7] = HEX_S2[7];
			reflect HEX_N4[0] = HEX_S3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			reflect HEX_N4[2] = HEX_S3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			reflect HEX_N4[4] = HEX_S3[4];
			reflect HEX_N4[5] = HEX_S3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			reflect HEX_N4[7] = HEX_S3[7];
			reflect HEX_N5[0] = HEX_S4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			reflect HEX_N5[2] = HEX_S4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			reflect HEX_N5[4] = HEX_S4[4];
			reflect HEX_N5[5] = HEX_S4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			reflect HEX_N5[7] = HEX_S4[7];
			reflect HEX_N6[0] = HEX_S5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			reflect HEX_N6[2] = HEX_S5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			reflect HEX_N6[4] = HEX_S5[4];
			reflect HEX_N6[5] = HEX_S5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			reflect HEX_N6[7] = HEX_S5[7];
		}

		connector_class BRKH_S3_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class TERM_BRAM_S {
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect HEX_N1[0] = HEX_S0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			reflect HEX_N1[2] = HEX_S0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			reflect HEX_N1[4] = HEX_S0[4];
			reflect HEX_N1[5] = HEX_S0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			reflect HEX_N1[7] = HEX_S0[7];
			reflect HEX_N2[0] = HEX_S1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			reflect HEX_N2[2] = HEX_S1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			reflect HEX_N2[4] = HEX_S1[4];
			reflect HEX_N2[5] = HEX_S1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			reflect HEX_N2[7] = HEX_S1[7];
			reflect HEX_N3[0] = HEX_S2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			reflect HEX_N3[2] = HEX_S2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			reflect HEX_N3[4] = HEX_S2[4];
			reflect HEX_N3[5] = HEX_S2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			reflect HEX_N3[7] = HEX_S2[7];
			reflect HEX_N4[0] = HEX_S3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			reflect HEX_N4[2] = HEX_S3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			reflect HEX_N4[4] = HEX_S3[4];
			reflect HEX_N4[5] = HEX_S3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			reflect HEX_N4[7] = HEX_S3[7];
			reflect HEX_N5[0] = HEX_S4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			reflect HEX_N5[2] = HEX_S4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			reflect HEX_N5[4] = HEX_S4[4];
			reflect HEX_N5[5] = HEX_S4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			reflect HEX_N5[7] = HEX_S4[7];
			reflect HEX_N6[0] = HEX_S5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			reflect HEX_N6[2] = HEX_S5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			reflect HEX_N6[4] = HEX_S5[4];
			reflect HEX_N6[5] = HEX_S5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			reflect HEX_N6[7] = HEX_S5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}

		connector_class LLV_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N9 = OMUX[9];
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
		}

		connector_class LLV_CLK_WE_S3E_S {
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
		}

		connector_class CLK_WE_S3E_S {
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_E2_S[2] = DBL_E2[2];
			pass DBL_E2_S[3] = DBL_E2[3];
			pass DBL_E2_S[4] = DBL_E2[4];
			pass DBL_E2_S[5] = DBL_E2[5];
			pass DBL_E2_S[6] = DBL_E2[6];
			pass DBL_E2_S[7] = DBL_E2[7];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass DBL_S3[2] = DBL_S2[2];
			pass DBL_S3[3] = DBL_S2[3];
			pass DBL_S3[4] = DBL_S2[4];
			pass DBL_S3[5] = DBL_S2[5];
			pass DBL_S3[6] = DBL_S2[6];
			pass DBL_S3[7] = DBL_S2[7];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_E6_S[2] = HEX_E6[2];
			pass HEX_E6_S[3] = HEX_E6[3];
			pass HEX_E6_S[4] = HEX_E6[4];
			pass HEX_E6_S[5] = HEX_E6[5];
			pass HEX_E6_S[6] = HEX_E6[6];
			pass HEX_E6_S[7] = HEX_E6[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass HEX_S7[2] = HEX_S6[2];
			pass HEX_S7[3] = HEX_S6[3];
			pass HEX_S7[4] = HEX_S6[4];
			pass HEX_S7[5] = HEX_S6[5];
			pass HEX_S7[6] = HEX_S6[6];
			pass HEX_S7[7] = HEX_S6[7];
		}

		connector_class TERM_N {
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect HEX_S1[0] = HEX_N0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			reflect HEX_S1[2] = HEX_N0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			reflect HEX_S1[4] = HEX_N0[4];
			reflect HEX_S1[5] = HEX_N0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			reflect HEX_S1[7] = HEX_N0[7];
			reflect HEX_S2[0] = HEX_N1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			reflect HEX_S2[2] = HEX_N1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			reflect HEX_S2[4] = HEX_N1[4];
			reflect HEX_S2[5] = HEX_N1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			reflect HEX_S2[7] = HEX_N1[7];
			reflect HEX_S3[0] = HEX_N2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			reflect HEX_S3[2] = HEX_N2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			reflect HEX_S3[4] = HEX_N2[4];
			reflect HEX_S3[5] = HEX_N2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			reflect HEX_S3[7] = HEX_N2[7];
			reflect HEX_S4[0] = HEX_N3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			reflect HEX_S4[2] = HEX_N3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			reflect HEX_S4[4] = HEX_N3[4];
			reflect HEX_S4[5] = HEX_N3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			reflect HEX_S4[7] = HEX_N3[7];
			reflect HEX_S5[0] = HEX_N4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			reflect HEX_S5[2] = HEX_N4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			reflect HEX_S5[4] = HEX_N4[4];
			reflect HEX_S5[5] = HEX_N4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			reflect HEX_S5[7] = HEX_N4[7];
			reflect HEX_S6[0] = HEX_N5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			reflect HEX_S6[2] = HEX_N5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			reflect HEX_S6[4] = HEX_N5[4];
			reflect HEX_S6[5] = HEX_N5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			reflect HEX_S6[7] = HEX_N5[7];
		}

		connector_class BRKH_S3_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
		}

		connector_class TERM_BRAM_N {
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect HEX_S1[0] = HEX_N0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			reflect HEX_S1[2] = HEX_N0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			reflect HEX_S1[4] = HEX_N0[4];
			reflect HEX_S1[5] = HEX_N0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			reflect HEX_S1[7] = HEX_N0[7];
			reflect HEX_S2[0] = HEX_N1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			reflect HEX_S2[2] = HEX_N1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			reflect HEX_S2[4] = HEX_N1[4];
			reflect HEX_S2[5] = HEX_N1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			reflect HEX_S2[7] = HEX_N1[7];
			reflect HEX_S3[0] = HEX_N2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			reflect HEX_S3[2] = HEX_N2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			reflect HEX_S3[4] = HEX_N2[4];
			reflect HEX_S3[5] = HEX_N2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			reflect HEX_S3[7] = HEX_N2[7];
			reflect HEX_S4[0] = HEX_N3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			reflect HEX_S4[2] = HEX_N3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			reflect HEX_S4[4] = HEX_N3[4];
			reflect HEX_S4[5] = HEX_N3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			reflect HEX_S4[7] = HEX_N3[7];
			reflect HEX_S5[0] = HEX_N4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			reflect HEX_S5[2] = HEX_N4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			reflect HEX_S5[4] = HEX_N4[4];
			reflect HEX_S5[5] = HEX_N4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			reflect HEX_S5[7] = HEX_N4[7];
			reflect HEX_S6[0] = HEX_N5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			reflect HEX_S6[2] = HEX_N5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			reflect HEX_S6[4] = HEX_N5[4];
			reflect HEX_S6[5] = HEX_N5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			reflect HEX_S6[7] = HEX_N5[7];
		}

		connector_class LLV_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
		}

		connector_class LLV_CLK_WE_S3E_N {
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
		}

		connector_class CLK_WE_S3E_N {
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
		}
	}

	table IOB_DATA {
		field V2_PDRIVE: bitvec[5];
		field V2_NDRIVE: bitvec[5];
		field V2_SLEW: bitvec[4];
		field V2_OUTPUT_MISC: bitvec[1];
		field V2_OUTPUT_DIFF: bitvec[6];
		field V2_PMASK_TERM_SPLIT: bitvec[5];
		field V2_NMASK_TERM_SPLIT: bitvec[5];
		field V2_PMASK_TERM_VCC: bitvec[5];
		field V2_LVDSBIAS: bitvec[9];
		field V2P_PDRIVE: bitvec[4];
		field V2P_NDRIVE: bitvec[5];
		field V2P_SLEW: bitvec[5];
		field V2P_OUTPUT_MISC: bitvec[2];
		field V2P_OUTPUT_DIFF: bitvec[4];
		field V2P_PMASK_TERM_SPLIT: bitvec[5];
		field V2P_NMASK_TERM_SPLIT: bitvec[5];
		field V2P_PMASK_TERM_VCC: bitvec[5];
		field V2P_LVDSBIAS: bitvec[9];
		field S3_PDRIVE: bitvec[4];
		field S3_NDRIVE: bitvec[4];
		field S3_SLEW: bitvec[5];
		field S3_OUTPUT_MISC: bitvec[2];
		field S3_OUTPUT_DIFF: bitvec[3];
		field S3_PMASK_TERM_SPLIT: bitvec[4];
		field S3_NMASK_TERM_SPLIT: bitvec[4];
		field S3_PMASK_TERM_VCC: bitvec[4];
		field S3_LVDSBIAS: bitvec[13];
		field S3E_PDRIVE: bitvec[4];
		field S3E_NDRIVE: bitvec[4];
		field S3E_SLEW: bitvec[6];
		field S3E_OUTPUT_MISC: bitvec[1];
		field S3E_OUTPUT_DIFF: bitvec[2];
		field S3E_LVDSBIAS: bitvec[11];
		field S3A_WE_PDRIVE: bitvec[3];
		field S3A_WE_NDRIVE: bitvec[3];
		field S3A_SN_PDRIVE: bitvec[3];
		field S3A_SN_NDRIVE: bitvec[3];
		field S3A_PSLEW: bitvec[4];
		field S3A_2V5_NSLEW: bitvec[4];
		field S3A_3V3_NSLEW: bitvec[4];
		field S3A_OUTPUT_DIFF: bitvec[4];
		field S3A_LVDSBIAS: bitvec[12];

		row OFF {
			S3_PDRIVE = 0b0000;
			S3_NDRIVE = 0b0000;
			S3_SLEW = 0b00000;
			S3_OUTPUT_MISC = 0b00;
			S3_OUTPUT_DIFF = 0b000;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
			S3_PMASK_TERM_VCC = 0b0000;
			S3_LVDSBIAS = 0b0000000000000;
			S3E_PDRIVE = 0b0000;
			S3E_NDRIVE = 0b0000;
			S3E_SLEW = 0b000000;
			S3E_OUTPUT_MISC = 0b0;
			S3E_OUTPUT_DIFF = 0b00;
			S3E_LVDSBIAS = 0b00000010100;
			S3A_WE_PDRIVE = 0b000;
			S3A_WE_NDRIVE = 0b000;
			S3A_SN_PDRIVE = 0b000;
			S3A_SN_NDRIVE = 0b000;
			S3A_PSLEW = 0b0000;
			S3A_2V5_NSLEW = 0b0000;
			S3A_3V3_NSLEW = 0b0000;
			S3A_OUTPUT_DIFF = 0b0000;
			S3A_LVDSBIAS = 0b000000000000;
		}
		row SLEW_SLOW_3V3 {
			S3_SLEW = 0b00000;
			S3E_SLEW = 0b000000;
			S3A_PSLEW = 0b0101;
			S3A_2V5_NSLEW = 0b0000;
			S3A_3V3_NSLEW = 0b0101;
		}
		row SLEW_SLOW_LV {
			S3_SLEW = 0b00000;
			S3E_SLEW = 0b000000;
			S3A_PSLEW = 0b0000;
			S3A_2V5_NSLEW = 0b0000;
			S3A_3V3_NSLEW = 0b0101;
		}
		row SLEW_FAST {
			S3_SLEW = 0b11111;
			S3E_SLEW = 0b111111;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SLEW_QUIETIO {
			S3A_PSLEW = 0b0110;
			S3A_2V5_NSLEW = 0b0110;
			S3A_3V3_NSLEW = 0b0110;
		}
		row VR {
			S3_SLEW = 0b00000;
		}
		row DIFF_TERM {
			S3E_OUTPUT_DIFF = 0b01;
			S3A_OUTPUT_DIFF = 0b0001;
		}
		row LVCMOS12 {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVCMOS12_2 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b1100;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS12_4 {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b001;
		}
		row LVCMOS12_6 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b110;
			S3A_WE_NDRIVE = 0b001;
		}
		row LVCMOS15 {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVCMOS15_2 {
			S3_PDRIVE = 0b0011;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b0111;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS15_4 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0010;
			S3E_PDRIVE = 0b1010;
			S3E_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b101;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS15_6 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS15_8 {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0100;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b010;
		}
		row LVCMOS15_12 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b0101;
			S3A_WE_PDRIVE = 0b111;
			S3A_WE_NDRIVE = 0b010;
		}
		row LVCMOS15_16;
		row LVCMOS18 {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVCMOS18_2 {
			S3_PDRIVE = 0b0010;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b0100;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS18_4 {
			S3_PDRIVE = 0b0100;
			S3_NDRIVE = 0b0010;
			S3E_PDRIVE = 0b1000;
			S3E_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS18_6 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b1011;
			S3E_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b101;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS18_8 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0100;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b0100;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVCMOS18_12 {
			S3_PDRIVE = 0b1010;
			S3_NDRIVE = 0b0101;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b010;
		}
		row LVCMOS18_16 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b0110;
			S3A_WE_PDRIVE = 0b111;
			S3A_WE_NDRIVE = 0b011;
		}
		row LVCMOS25 {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVCMOS25_2 {
			S3_PDRIVE = 0b0010;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b0011;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b001;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS25_4 {
			S3_PDRIVE = 0b0011;
			S3_NDRIVE = 0b0010;
			S3E_PDRIVE = 0b0101;
			S3E_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS25_6 {
			S3_PDRIVE = 0b0100;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b1000;
			S3E_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS25_8 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0100;
			S3E_PDRIVE = 0b1010;
			S3E_NDRIVE = 0b0100;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b101;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVCMOS25_12 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0101;
			S3E_PDRIVE = 0b1110;
			S3E_NDRIVE = 0b0110;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVCMOS25_16 {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0110;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b011;
		}
		row LVCMOS25_24 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b1001;
			S3A_WE_PDRIVE = 0b111;
			S3A_WE_NDRIVE = 0b101;
		}
		row LVCMOS33 {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVCMOS33_2 {
			S3_PDRIVE = 0b0001;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b0010;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b001;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS33_4 {
			S3_PDRIVE = 0b0010;
			S3_NDRIVE = 0b0010;
			S3E_PDRIVE = 0b0100;
			S3E_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS33_6 {
			S3_PDRIVE = 0b0011;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b0110;
			S3E_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVCMOS33_8 {
			S3_PDRIVE = 0b0100;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b1000;
			S3E_NDRIVE = 0b0100;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVCMOS33_12 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0101;
			S3E_PDRIVE = 0b1011;
			S3E_NDRIVE = 0b0110;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b011;
			S3A_SN_PDRIVE = 0b110;
			S3A_SN_NDRIVE = 0b011;
		}
		row LVCMOS33_16 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0110;
			S3E_PDRIVE = 0b1110;
			S3E_NDRIVE = 0b1000;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b011;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b011;
		}
		row LVCMOS33_24 {
			S3_PDRIVE = 0b1010;
			S3_NDRIVE = 0b1010;
			S3A_WE_PDRIVE = 0b110;
			S3A_WE_NDRIVE = 0b101;
		}
		row LVTTL {
			S3_OUTPUT_MISC = 0b01;
			S3E_OUTPUT_MISC = 0b0;
		}
		row LVTTL_2 {
			S3_PDRIVE = 0b0001;
			S3_NDRIVE = 0b0001;
			S3E_PDRIVE = 0b0010;
			S3E_NDRIVE = 0b0001;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b001;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVTTL_4 {
			S3_PDRIVE = 0b0010;
			S3_NDRIVE = 0b0010;
			S3E_PDRIVE = 0b0011;
			S3E_NDRIVE = 0b0010;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVTTL_6 {
			S3_PDRIVE = 0b0010;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b0100;
			S3E_NDRIVE = 0b0011;
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
		}
		row LVTTL_8 {
			S3_PDRIVE = 0b0011;
			S3_NDRIVE = 0b0011;
			S3E_PDRIVE = 0b0111;
			S3E_NDRIVE = 0b0100;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVTTL_12 {
			S3_PDRIVE = 0b0100;
			S3_NDRIVE = 0b0101;
			S3E_PDRIVE = 0b1000;
			S3E_NDRIVE = 0b0110;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b101;
			S3A_SN_NDRIVE = 0b010;
		}
		row LVTTL_16 {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0110;
			S3E_PDRIVE = 0b1010;
			S3E_NDRIVE = 0b1000;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b011;
			S3A_SN_PDRIVE = 0b110;
			S3A_SN_NDRIVE = 0b011;
		}
		row LVTTL_24 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b1001;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b101;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b101;
		}
		row PCI33_3 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b1100;
			S3_SLEW = 0b00000;
			S3_OUTPUT_MISC = 0b00;
			S3E_PDRIVE = 0b1100;
			S3E_NDRIVE = 0b1001;
			S3E_SLEW = 0b000001;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b100;
			S3A_WE_NDRIVE = 0b110;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b110;
			S3A_PSLEW = 0b0101;
			S3A_2V5_NSLEW = 0b0000;
			S3A_3V3_NSLEW = 0b0101;
		}
		row PCI66_3 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b1100;
			S3_SLEW = 0b00000;
			S3_OUTPUT_MISC = 0b00;
			S3E_PDRIVE = 0b1100;
			S3E_NDRIVE = 0b1001;
			S3E_SLEW = 0b000001;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b100;
			S3A_WE_NDRIVE = 0b110;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b110;
			S3A_PSLEW = 0b0000;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b0000;
		}
		row PCIX {
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b1111;
			S3E_SLEW = 0b000001;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b100;
			S3A_WE_NDRIVE = 0b110;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b110;
			S3A_PSLEW = 0b0101;
			S3A_2V5_NSLEW = 0b0000;
			S3A_3V3_NSLEW = 0b0101;
		}
		row LVDCI_15 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_18 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_25 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_33 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_15 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_18 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_25 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_33 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_15 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_18 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_25 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_33 {
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row GTL {
			S3_PDRIVE = 0b0000;
			S3_NDRIVE = 0b1111;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row GTLP {
			S3_PDRIVE = 0b0000;
			S3_NDRIVE = 0b1110;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
		}
		row AGP;
		row SSTL18_I {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b0100;
			S3E_SLEW = 0b111111;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b100;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b010;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SSTL18_II {
			S3_PDRIVE = 0b1111;
			S3_NDRIVE = 0b1000;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3A_WE_PDRIVE = 0b111;
			S3A_WE_NDRIVE = 0b011;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SSTL2_I {
			S3_PDRIVE = 0b0100;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3E_PDRIVE = 0b0111;
			S3E_NDRIVE = 0b0011;
			S3E_SLEW = 0b111111;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b001;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SSTL2_II {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0101;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3A_WE_PDRIVE = 0b110;
			S3A_WE_NDRIVE = 0b011;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SSTL3_I {
			S3A_WE_PDRIVE = 0b001;
			S3A_WE_NDRIVE = 0b001;
			S3A_SN_PDRIVE = 0b010;
			S3A_SN_NDRIVE = 0b001;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row SSTL3_II {
			S3A_WE_PDRIVE = 0b010;
			S3A_WE_NDRIVE = 0b011;
			S3A_SN_PDRIVE = 0b011;
			S3A_SN_NDRIVE = 0b011;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_I {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0100;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b010;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_II;
		row HSTL_III {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b1001;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3A_WE_PDRIVE = 0b101;
			S3A_WE_NDRIVE = 0b101;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_IV;
		row HSTL_I_18 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b0100;
			S3E_SLEW = 0b111111;
			S3E_OUTPUT_MISC = 0b1;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b010;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b010;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_II_18 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b0110;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3A_WE_PDRIVE = 0b111;
			S3A_WE_NDRIVE = 0b011;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_III_18 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b1001;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b1100;
			S3E_SLEW = 0b111111;
			S3E_OUTPUT_MISC = 0b1;
			S3A_WE_PDRIVE = 0b011;
			S3A_WE_NDRIVE = 0b101;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b101;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row HSTL_IV_18;
		row GTL_DCI {
			S3_PDRIVE = 0b0000;
			S3_NDRIVE = 0b1111;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3_PMASK_TERM_VCC = 0b0000;
		}
		row GTLP_DCI {
			S3_PDRIVE = 0b0000;
			S3_NDRIVE = 0b1110;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3_PMASK_TERM_VCC = 0b0000;
		}
		row SSTL18_I_DCI {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
		}
		row SSTL18_II_DCI;
		row SSTL2_I_DCI {
			S3_PDRIVE = 0b0011;
			S3_NDRIVE = 0b0010;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
		}
		row SSTL2_II_DCI {
			S3_PDRIVE = 0b0101;
			S3_NDRIVE = 0b0101;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b00;
			S3_PMASK_TERM_SPLIT = 0b0001;
			S3_NMASK_TERM_SPLIT = 0b0101;
		}
		row SSTL3_I_DCI;
		row SSTL3_II_DCI;
		row HSTL_I_DCI {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
		}
		row HSTL_II_DCI;
		row HSTL_III_DCI {
			S3_PDRIVE = 0b1001;
			S3_NDRIVE = 0b1001;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3_PMASK_TERM_VCC = 0b0000;
		}
		row HSTL_IV_DCI;
		row HSTL_I_DCI_18 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b0011;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
		}
		row HSTL_II_DCI_18 {
			S3_PDRIVE = 0b1101;
			S3_NDRIVE = 0b0110;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3_PMASK_TERM_SPLIT = 0b1001;
			S3_NMASK_TERM_SPLIT = 0b0100;
		}
		row HSTL_III_DCI_18 {
			S3_PDRIVE = 0b0111;
			S3_NDRIVE = 0b1001;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b11;
			S3_PMASK_TERM_VCC = 0b0000;
		}
		row HSTL_IV_DCI_18;
		row DIFF_SSTL18_I;
		row DIFF_SSTL18_II;
		row DIFF_SSTL2_I;
		row DIFF_SSTL2_II;
		row DIFF_SSTL3_I;
		row DIFF_SSTL3_II;
		row DIFF_HSTL_I;
		row DIFF_HSTL_II;
		row DIFF_HSTL_III;
		row DIFF_HSTL_I_18;
		row DIFF_HSTL_II_18;
		row DIFF_HSTL_III_18;
		row LVPECL_25 {
			S3_PDRIVE = 0b0110;
			S3_NDRIVE = 0b1111;
			S3_SLEW = 0b11111;
			S3_OUTPUT_MISC = 0b01;
		}
		row LVPECL_33;
		row BLVDS_25 {
			S3_PDRIVE = 0b1111;
			S3_NDRIVE = 0b1111;
			S3_SLEW = 0b00000;
			S3_OUTPUT_MISC = 0b01;
			S3E_PDRIVE = 0b1111;
			S3E_NDRIVE = 0b1111;
			S3E_SLEW = 0b000000;
			S3E_OUTPUT_MISC = 0b0;
			S3A_WE_PDRIVE = 0b100;
			S3A_WE_NDRIVE = 0b111;
			S3A_SN_PDRIVE = 0b111;
			S3A_SN_NDRIVE = 0b111;
			S3A_PSLEW = 0b1100;
			S3A_2V5_NSLEW = 0b1100;
			S3A_3V3_NSLEW = 0b1100;
		}
		row DIFF_SSTL18_II_DCI;
		row DIFF_SSTL2_II_DCI;
		row DIFF_HSTL_II_DCI;
		row DIFF_HSTL_II_DCI_18;
		row LVDS_25 {
			S3_OUTPUT_DIFF = 0b001;
			S3_LVDSBIAS = 0b1010100000011;
			S3E_OUTPUT_DIFF = 0b11;
			S3E_LVDSBIAS = 0b11000110101;
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b110001100010;
		}
		row LVDS_33 {
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b110001100010;
		}
		row LVDSEXT_25 {
			S3_OUTPUT_DIFF = 0b011;
			S3_LVDSBIAS = 0b1010100000011;
		}
		row LVDSEXT_33;
		row MINI_LVDS_25 {
			S3_OUTPUT_DIFF = 0b101;
			S3_LVDSBIAS = 0b0010000000000;
			S3E_OUTPUT_DIFF = 0b11;
			S3E_LVDSBIAS = 0b01111001101;
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b010001000010;
		}
		row MINI_LVDS_33 {
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b010001000010;
		}
		row HT_25 {
			S3_OUTPUT_DIFF = 0b101;
			S3_LVDSBIAS = 0b0010000000000;
		}
		row RSDS_25 {
			S3_OUTPUT_DIFF = 0b001;
			S3_LVDSBIAS = 0b1010100000011;
			S3E_OUTPUT_DIFF = 0b11;
			S3E_LVDSBIAS = 0b00011010101;
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b000110100010;
		}
		row RSDS_33 {
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b000110100010;
		}
		row PPDS_25 {
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b001001000111;
		}
		row PPDS_33 {
			S3A_OUTPUT_DIFF = 0b0111;
			S3A_LVDSBIAS = 0b001001000111;
		}
		row TMDS_33 {
			S3A_OUTPUT_DIFF = 0b1110;
			S3A_LVDSBIAS = 0b101001001010;
		}
		row LVDS_25_DCI {
			S3_OUTPUT_DIFF = 0b001;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
			S3_LVDSBIAS = 0b1000100000011;
		}
		row LVDS_33_DCI;
		row LVDSEXT_25_DCI {
			S3_OUTPUT_DIFF = 0b011;
			S3_PMASK_TERM_SPLIT = 0b0000;
			S3_NMASK_TERM_SPLIT = 0b0000;
			S3_LVDSBIAS = 0b1000100000011;
		}
		row LVDSEXT_33_DCI;
	}

	table IOB_I_DELAY {
		field DELAY_WSN: bitvec[4];
		field DELAY_E: bitvec[4];

		row DLY1 {
			DELAY_WSN = 0b0000;
			DELAY_E = 0b0010;
		}
		row DLY2 {
			DELAY_WSN = 0b0001;
			DELAY_E = 0b0011;
		}
		row DLY3 {
			DELAY_WSN = 0b0010;
			DELAY_E = 0b0100;
		}
		row DLY4 {
			DELAY_WSN = 0b0011;
			DELAY_E = 0b0101;
		}
		row DLY5 {
			DELAY_WSN = 0b0100;
			DELAY_E = 0b0110;
		}
		row DLY6 {
			DELAY_WSN = 0b0101;
			DELAY_E = 0b1001;
		}
		row DLY7 {
			DELAY_WSN = 0b0110;
			DELAY_E = 0b1010;
		}
		row DLY8 {
			DELAY_WSN = 0b1001;
			DELAY_E = 0b1011;
		}
		row DLY9 {
			DELAY_WSN = 0b1010;
			DELAY_E = 0b1100;
		}
		row DLY10 {
			DELAY_WSN = 0b1011;
			DELAY_E = 0b1101;
		}
		row DLY11 {
			DELAY_WSN = 0b1100;
			DELAY_E = 0b1110;
		}
		row DLY12 {
			DELAY_WSN = 0b1101;
			DELAY_E = 0b1111;
		}
		row DLY13 {
			DELAY_WSN = 0b1111;
		}
	}

	table IOB_IQ_DELAY {
		field DELAY_WSN: bitvec[3];
		field DELAY_E: bitvec[3];

		row DLY1 {
			DELAY_WSN = 0b000;
			DELAY_E = 0b001;
		}
		row DLY2 {
			DELAY_WSN = 0b001;
			DELAY_E = 0b010;
		}
		row DLY3 {
			DELAY_WSN = 0b010;
			DELAY_E = 0b011;
		}
		row DLY4 {
			DELAY_WSN = 0b011;
			DELAY_E = 0b101;
		}
		row DLY5 {
			DELAY_WSN = 0b101;
			DELAY_E = 0b110;
		}
		row DLY6 {
			DELAY_WSN = 0b110;
			DELAY_E = 0b111;
		}
		row DLY7 {
			DELAY_WSN = 0b111;
		}
	}

	table GT10_PMA_SPEED {
		field MASTERBIAS: bitvec[2];
		field VCODAC: bitvec[6];
		field TXDIVRATIO: bitvec[10];
		field TXBUSWID: bitvec[1];
		field ENDCD: bitvec[1];
		field SEL_DAC_TRAN: bitvec[4];
		field SEL_DAC_FIX: bitvec[4];
		field TXLOOPFILTERC: bitvec[2];
		field TXLOOPFILTERR: bitvec[2];
		field IBOOST: bitvec[1];
		field TXCPI: bitvec[1];
		field TXVCODAC: bitvec[1];
		field TXVCOGAIN: bitvec[1];
		field TXVSEL: bitvec[2];
		field TXREG: bitvec[2];
		field TXDOWNLEVEL: bitvec[4];
		field PRDRVOFF: bitvec[1];
		field EMPOFF: bitvec[1];
		field SLEW: bitvec[1];
		field TXEMPHLEVEL: bitvec[4];
		field TXDIGSW: bitvec[1];
		field TXANASW: bitvec[1];
		field RXDIVRATIO: bitvec[14];
		field RXLOOPFILTERC: bitvec[2];
		field RXLOOPFILTERR: bitvec[3];
		field AFE_FLAT_ENABLE: bitvec[1];
		field RXVCOSW: bitvec[1];
		field RXCPI: bitvec[2];
		field RXVCODAC: bitvec[1];
		field RXVCOGAIN: bitvec[1];
		field RXVSEL: bitvec[2];
		field RXREG: bitvec[2];
		field RXFLTCPT: bitvec[5];
		field RXVSELCP: bitvec[2];
		field VSELAFE: bitvec[2];
		field RXFEI: bitvec[2];
		field RXFLCPI: bitvec[2];
		field RXFER: bitvec[10];
		field PMA_REG_0E: bitvec[8];

		row _0_32;
		row _0_64;
		row _1_32;
		row _1_64;
		row _2_32;
		row _2_64;
		row _3_32;
		row _3_64;
		row _4_32;
		row _4_64;
		row _5_32;
		row _5_64;
		row _6_32;
		row _6_64;
		row _7_32;
		row _7_64;
		row _8_32;
		row _8_64;
		row _9_32;
		row _9_64;
		row _10_32;
		row _10_64;
		row _11_32;
		row _11_64;
		row _12_40;
		row _12_80;
		row _13_40;
		row _13_80;
		row _14_40;
		row _14_80;
		row _15_32;
		row _15_64;
		row _16_32;
		row _16_64;
		row _17_32;
		row _17_64;
		row _18_40;
		row _18_80;
		row _19_40;
		row _19_80;
		row _20_40;
		row _20_80;
		row _21_40;
		row _21_80;
		row _22_40;
		row _22_80;
		row _23_10;
		row _23_20;
		row _23_40;
		row _24_10;
		row _24_20;
		row _24_40;
		row _25_10;
		row _25_20;
		row _25_40;
		row _26_10;
		row _26_20;
		row _26_40;
		row _27_10;
		row _27_20;
		row _27_40;
		row _28_10;
		row _28_20;
		row _28_40;
		row _29_10;
		row _29_20;
		row _29_40;
		row _30_8;
		row _30_16;
		row _30_32;
		row _31_8;
		row _31_16;
		row _31_32;
	}

	device_data BRAM_WDEL_A: bitvec[3];
	device_data BRAM_WDEL_B: bitvec[3];
	device_data BRAM_DDEL_A: bitvec[2];
	device_data BRAM_DDEL_B: bitvec[2];
	device_data DCM_DESKEW_ADJUST: bitvec[4];
	device_data DCM_V2_VBG_SEL: bitvec[3];
	device_data DCM_V2_VBG_PD: bitvec[2];
	device_data PCILOGICSE_DELAY: PCILOGICSE_DELAY;
	device_data IDCODE: bitvec[32];
	device_data DOUBLE_GRESTORE: bool;
	device_data FREEZE_DCI_NOPS: u32;
}

