cocci_test_suite() {
	vlv_pipe_check cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 956 */;
	bool (*cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 932 */)(struct drm_i915_private *dev_priv,
									  enum pipe pipe);
	int cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 907 */;
	struct dp_link_dpll {
		int clock;
		struct dpll dpll;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 85 */;
	enum dpio_channel cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 760 */;
	enum dpio_phy cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 759 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 7401 */;
	typeof(*intel_connector) cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 7376 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 713 */(struct intel_dp *intel_dp,
								       bool force_disable_vdd);
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 711 */(struct intel_dp *intel_dp);
	struct drm_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 7074 */;
	typeof(*dev_priv) cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 7055 */;
	enum drrs_refresh_rate_type cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6913 */;
	const struct edp_power_seq *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6796 */;
	struct edp_power_seq cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6699 */;
	const char *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6672 */;
	struct edp_power_seq *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6637 */;
	enum irqreturn cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6521 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6516 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6509 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6497 */;
	const struct intel_hdcp_shim cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6408 */;
	struct hdcp2_dp_errata_stream_type cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6348 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6297 */;
	struct hdcp2_rep_send_receiverid_list cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6286 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6270 */[HDCP_2_2_RXINFO_LEN];
	ssize_t cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6268 */;
	const struct hdcp2_dp_msg_data *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6216 */;
	struct intel_hdcp *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6180 */;
	bool *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6144 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 613 */;
	const struct hdcp2_dp_msg_data cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6089 */[];
	struct hdcp2_dp_msg_data {
		u8 msg_id;
		u32 offset;
		bool msg_detectable;
		u32 timeout;
		u32 timeout2;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6081 */;
	struct hdcp2_dp_errata_stream_type {
		u8 msg_id;
		u8 stream_type;
	}__packed cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 6076 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5862 */[HEADER_SIZE + DRM_HDCP_KSV_LEN];
	const struct drm_dp_aux_msg cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5857 */;
	long cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5842 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5815 */;
	struct drm_modeset_acquire_ctx *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5599 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5514 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5512 */;
	struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5512 */;
	enum phy cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5489 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5296 */;
	struct drm_modeset_acquire_ctx cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5126 */;
	enum intel_hotplug_state cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 5121 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4959 */[DP_DPRX_ESI_LEN];
	struct edid *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4883 */;
	struct intel_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4863 */;
	__be16 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4803 */;
	struct dp_sdp_header cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4737 */;
	unsigned char cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4669 */[HDMI_INFOFRAME_HEADER_SIZE + HDMI_DRM_INFOFRAME_SIZE];
	const int cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4668 */;
	struct hdmi_drm_infoframe cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4667 */;
	struct dp_sdp cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4666 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 444 */;
	__le16 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4353 */[DP_MAX_SUPPORTED_RATES];
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 4224 */[6];
	const int *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 393 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3724 */[DP_LINK_STATUS_SIZE];
	const struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3714 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3713 */;
	int *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 371 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3403 */;
	enum port cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3395 */;
	struct intel_digital_port *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3394 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3391 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3390 */;
	struct intel_dp *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3389 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3388 */;
	const struct ddi_vbt_port_info *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 327 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3163 */;
	enum pipe *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 3161 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2953 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2947 */;
	struct intel_dp cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2744 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2740 */;
	s64 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2571 */;
	ktime_t cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2570 */;
	struct intel_digital_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2323 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2321 */;
	struct intel_lspcon *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2319 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2317 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2314 */;
	const struct intel_digital_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2281 */;
	const struct drm_display_info *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2253 */;
	struct link_config_limits cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2169 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2093 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2037 */[3];
	const struct link_config_limits *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 2000 */;
	const struct intel_dp *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 198 */;
	struct link_config_limits *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1951 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1950 */;
	char cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1815 */[128];
	char *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1797 */;
	const struct dp_link_dpll *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1769 */;
	const int cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 167 */[];
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 160 */(struct drm_i915_private *dev_priv,
								       enum pipe pipe);
	enum aux_ch cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1594 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 158 */(struct intel_encoder *encoder,
								       const struct intel_crtc_state *crtc_state);
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 157 */(struct intel_dp *intel_dp,
								       bool sync);
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 156 */(struct intel_dp *intel_dp);
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 154 */(struct intel_encoder *encoder,
								       const struct intel_crtc_state *old_crtc_state);
	size_t cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1523 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1522 */[20];
	struct drm_dp_aux_msg *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1519 */;
	struct drm_dp_aux *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1519 */;
	const struct drm_dp_aux_msg *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1510 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1509 */[HEADER_SIZE];
	struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 149 */;
	const u32 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1378 */;
	enum intel_display_power_domain cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1332 */;
	struct intel_uncore *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1327 */;
	u8 *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1321 */;
	const u8 *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1320 */;
	const u8 cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 128 */[];
	const unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1182 */;
	const struct dp_link_dpll cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 115 */[];
	typeof(*intel_dp) cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1106 */;
	void *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1104 */;
	struct notifier_block *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1103 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1103 */;
	struct pps_registers cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1084 */;
	struct pps_registers *cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1057 */;
	struct pps_registers {
		i915_reg_t pp_ctrl;
		i915_reg_t pp_stat;
		i915_reg_t pp_on;
		i915_reg_t pp_off;
		i915_reg_t pp_div;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_dp.c 1048 */;
}
