{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652882041108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652882041108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 08:54:00 2022 " "Processing started: Wed May 18 08:54:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652882041108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652882041108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM_test -c ROM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM_test -c ROM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652882041108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652882041483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-behavioral " "Found design unit 1: rom_128x8_sync-behavioral" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/rom_128x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042030 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652882042030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7segv3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7segv3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7segV3-behavioral " "Found design unit 1: deco7segV3-behavioral" {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/deco7segV3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7segV3 " "Found entity 1: deco7segV3" {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/deco7segV3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_test-behavioral " "Found design unit 1: ROM_test-behavioral" {  } { { "ROM_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_test " "Found entity 1: ROM_test" {  } { { "ROM_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652882042046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_test " "Elaborating entity \"ROM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652882042077 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 ROM_test.vhd(40) " "VHDL Signal Declaration warning at ROM_test.vhd(40): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "ROM_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1652882042077 "|ROM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 ROM_test.vhd(41) " "VHDL Signal Declaration warning at ROM_test.vhd(41): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "ROM_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1652882042077 "|ROM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync rom_128x8_sync:rom " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"rom_128x8_sync:rom\"" {  } { { "ROM_test.vhd" "rom" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652882042077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN rom_128x8_sync.vhd(17) " "Verilog HDL or VHDL warning at rom_128x8_sync.vhd(17): object \"EN\" assigned a value but never read" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/rom_128x8_sync.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652882042077 "|ROM_test|rom_128x8_sync:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7segV3 deco7segV3:S0 " "Elaborating entity \"deco7segV3\" for hierarchy \"deco7segV3:S0\"" {  } { { "ROM_test.vhd" "S0" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652882042077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652882042624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652882042859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652882042859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ROM_test/ROM_test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652882042890 "|ROM_test|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652882042890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652882042890 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652882042890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652882042890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652882042890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652882042921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 08:54:02 2022 " "Processing ended: Wed May 18 08:54:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652882042921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652882042921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652882042921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652882042921 ""}
