<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_forwarding.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__forwarding_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_forwarding.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="as__rv32i__forwarding_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a79016146c51a0eda6f21d0003690ef07"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a79016146c51a0eda6f21d0003690ef07">rv32i_forwarding</a> (input wire[31:0] i_rs1_orig, input wire[31:0] i_rs2_orig, input wire[4:0] i_decoder_rs1_addr_q, input wire[4:0] i_decoder_rs2_addr_q, output reg <a class="el" href="as__rv32i__forwarding_8c.html#a7ea3499d9394da0ac0e14fc5c2988c32">o_alu_force_stall</a>, output reg[31:0] <a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a>, output reg[31:0] <a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a>, input wire[4:0] i_alu_rd_addr, input wire i_alu_wr_rd, input wire i_alu_rd_valid, input wire[31:0] i_alu_rd, input wire i_memoryaccess_ce, input wire[4:0] i_memoryaccess_rd_addr, input wire i_memoryaccess_wr_rd, input wire[31:0] i_writeback_rd, input wire i_writeback_ce)</td></tr>
<tr class="separator:a79016146c51a0eda6f21d0003690ef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716e5ae1e2098f149febd8284b837119"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a716e5ae1e2098f149febd8284b837119">if</a> ((i_decoder_rs1_addr_q==i_alu_rd_addr) &amp;&amp;i_alu_wr_rd &amp;&amp;i_memoryaccess_ce) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> if(!i_alu_rd_valid) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__forwarding_8c.html#a7ea3499d9394da0ac0e14fc5c2988c32">o_alu_force_stall</a></td></tr>
<tr class="separator:a716e5ae1e2098f149febd8284b837119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9167ee35c61408ea8ea2d7b4378a2fbb"><td class="memItemLeft" align="right" valign="top">end else&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a9167ee35c61408ea8ea2d7b4378a2fbb">if</a> ((i_decoder_rs1_addr_q==i_memoryaccess_rd_addr) &amp;&amp;i_memoryaccess_wr_rd &amp;&amp;i_writeback_ce) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a></td></tr>
<tr class="separator:a9167ee35c61408ea8ea2d7b4378a2fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac593a2110c9d00d9ca277fce1e8638e"><td class="memItemLeft" align="right" valign="top">end&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#aac593a2110c9d00d9ca277fce1e8638e">if</a> ((i_decoder_rs2_addr_q==i_alu_rd_addr) &amp;&amp;i_alu_wr_rd &amp;&amp;i_memoryaccess_ce) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> if(!i_alu_rd_valid) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__forwarding_8c.html#a7ea3499d9394da0ac0e14fc5c2988c32">o_alu_force_stall</a></td></tr>
<tr class="separator:aac593a2110c9d00d9ca277fce1e8638e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387ad10a8f064f84507a1c9ca8d34395"><td class="memItemLeft" align="right" valign="top">end else&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a387ad10a8f064f84507a1c9ca8d34395">if</a> ((i_decoder_rs2_addr_q==i_memoryaccess_rd_addr) &amp;&amp;i_memoryaccess_wr_rd &amp;&amp;i_writeback_ce) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a></td></tr>
<tr class="separator:a387ad10a8f064f84507a1c9ca8d34395"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af1022228b8e9b76bfc1655f99bd26196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> *<a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#af1022228b8e9b76bfc1655f99bd26196">o_rs1</a> = i_rs1_orig</td></tr>
<tr class="separator:af1022228b8e9b76bfc1655f99bd26196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f38b1d2ac6b89f5bb2686222ca7c376"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a0f38b1d2ac6b89f5bb2686222ca7c376">o_rs2</a> = i_rs2_orig</td></tr>
<tr class="separator:a0f38b1d2ac6b89f5bb2686222ca7c376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea3499d9394da0ac0e14fc5c2988c32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__forwarding_8c.html#a7ea3499d9394da0ac0e14fc5c2988c32">o_alu_force_stall</a> = 0</td></tr>
<tr class="separator:a7ea3499d9394da0ac0e14fc5c2988c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a716e5ae1e2098f149febd8284b837119" name="a716e5ae1e2098f149febd8284b837119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716e5ae1e2098f149febd8284b837119">&#9670;&#160;</a></span>if() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">(i_decoder_rs1_addr_q==i_alu_rd_addr) &amp;&amp;i_alu_wr_rd &amp;&amp;&#160;</td>
          <td class="paramname"><em>i_memoryaccess_ce</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9167ee35c61408ea8ea2d7b4378a2fbb" name="a9167ee35c61408ea8ea2d7b4378a2fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9167ee35c61408ea8ea2d7b4378a2fbb">&#9670;&#160;</a></span>if() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end else if </td>
          <td>(</td>
          <td class="paramtype">(i_decoder_rs1_addr_q==i_memoryaccess_rd_addr) &amp;&amp;i_memoryaccess_wr_rd &amp;&amp;&#160;</td>
          <td class="paramname"><em>i_writeback_ce</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac593a2110c9d00d9ca277fce1e8638e" name="aac593a2110c9d00d9ca277fce1e8638e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac593a2110c9d00d9ca277fce1e8638e">&#9670;&#160;</a></span>if() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end if </td>
          <td>(</td>
          <td class="paramtype">(i_decoder_rs2_addr_q==i_alu_rd_addr) &amp;&amp;i_alu_wr_rd &amp;&amp;&#160;</td>
          <td class="paramname"><em>i_memoryaccess_ce</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387ad10a8f064f84507a1c9ca8d34395" name="a387ad10a8f064f84507a1c9ca8d34395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387ad10a8f064f84507a1c9ca8d34395">&#9670;&#160;</a></span>if() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end else if </td>
          <td>(</td>
          <td class="paramtype">(i_decoder_rs2_addr_q==i_memoryaccess_rd_addr) &amp;&amp;i_memoryaccess_wr_rd &amp;&amp;&#160;</td>
          <td class="paramname"><em>i_writeback_ce</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79016146c51a0eda6f21d0003690ef07" name="a79016146c51a0eda6f21d0003690ef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79016146c51a0eda6f21d0003690ef07">&#9670;&#160;</a></span>rv32i_forwarding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module rv32i_forwarding </td>
          <td>(</td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs1_orig</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs2_orig</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_decoder_rs1_addr_q</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_decoder_rs2_addr_q</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_alu_force_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rs1</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rs2</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_alu_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_alu_wr_rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_alu_rd_valid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_alu_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_memoryaccess_ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_memoryaccess_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_memoryaccess_wr_rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_writeback_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_writeback_ce</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_alu_rd_addr</td><td>Stage 4 [MEMORYACCESS] ///  </td></tr>
    <tr><td class="paramname">i_memoryaccess_rd_addr</td><td>Stage 5 [WRITEBACK] /// </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7ea3499d9394da0ac0e14fc5c2988c32" name="a7ea3499d9394da0ac0e14fc5c2988c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea3499d9394da0ac0e14fc5c2988c32">&#9670;&#160;</a></span>o_alu_force_stall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">o_alu_force_stall = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__forwarding_8c_source.html#l00060">60</a> of file <a class="el" href="as__rv32i__forwarding_8c_source.html">as_rv32i_forwarding.c</a>.</p>

</div>
</div>
<a id="af1022228b8e9b76bfc1655f99bd26196" name="af1022228b8e9b76bfc1655f99bd26196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1022228b8e9b76bfc1655f99bd26196">&#9670;&#160;</a></span>o_rs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end o_rs1 = i_rs1_orig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__forwarding_8c_source.html#l00058">58</a> of file <a class="el" href="as__rv32i__forwarding_8c_source.html">as_rv32i_forwarding.c</a>.</p>

</div>
</div>
<a id="a0f38b1d2ac6b89f5bb2686222ca7c376" name="a0f38b1d2ac6b89f5bb2686222ca7c376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f38b1d2ac6b89f5bb2686222ca7c376">&#9670;&#160;</a></span>o_rs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end o_rs2 = i_rs2_orig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__forwarding_8c_source.html#l00059">59</a> of file <a class="el" href="as__rv32i__forwarding_8c_source.html">as_rv32i_forwarding.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__forwarding_8c.html">as_rv32i_forwarding.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
