Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct 28 19:45:10 2020
| Host         : dylan-Blade running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file ALU_top_control_sets_placed.rpt
| Design       : ALU_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            6 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------+--------------------------------------+------------------+----------------+
|   Clock Signal  |            Enable Signal           |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------+--------------------------------------+------------------+----------------+
|  Counter/out[0] |                                    | Counter_3bit/Q[0]                    |                1 |              1 |
|  Counter/out[0] |                                    | anode_MUX/anode_reg[0]_i_1_n_0       |                1 |              1 |
|  Counter/out[0] |                                    | Counter_3bit/Q[2]                    |                2 |              2 |
|  Counter/out[0] |                                    | Counter_3bit/Q[1]                    |                2 |              4 |
|  clk_IBUF_BUFG  | But_opcode/stored_resultant_reg[8] | But_opcode/stored_resultant_reg[9]_0 |                2 |              7 |
|  clk_IBUF_BUFG  | But_opcode/stored_resultant_reg[8] |                                      |                3 |              9 |
|  Counter/out[0] |                                    |                                      |                6 |             10 |
|  clk_IBUF_BUFG  |                                    |                                      |               21 |             96 |
+-----------------+------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


