{
  "devices": [
    {
      "name": "M1",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 2,
      "vt": "SVT"
    },
    {
      "name": "M2",
      "type": "PMOS",
      "w": 1.2,
      "l": 0.05,
      "nf": 2,
      "vt": "SVT"
    },
    {
      "name": "M3",
      "type": "NMOS",
      "w": 0.8,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "M4",
      "type": "PMOS",
      "w": 0.8,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    }
  ],
  "nets": [
    [
      "M1.D",
      "M2.S",
      "out"
    ],
    [
      "M1.G",
      "M2.G",
      "in"
    ],
    [
      "M1.S",
      "vss"
    ],
    [
      "M2.D",
      "vdd"
    ],
    [
      "M3.D",
      "M4.S",
      "out2"
    ],
    [
      "M3.G",
      "M4.G",
      "in2"
    ],
    [
      "M3.S",
      "vss"
    ],
    [
      "M4.D",
      "vdd"
    ]
  ],
  "constraints": {
    "pair_map": {
      "M1": "M2",
      "M2": "M1",
      "M3": "M4",
      "M4": "M3"
    },
    "row_pitch": 1.0,
    "poly_pitch": 0.1,
    "must_align_gates": true
  }
}