Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_reset_bridge_0.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_reset_bridge_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_reset_bridge_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_reset_bridge_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: q_sys_reset_bridge_0: "Transforming system: q_sys_reset_bridge_0"
Info: q_sys_reset_bridge_0: "Naming system components in system: q_sys_reset_bridge_0"
Info: q_sys_reset_bridge_0: "Processing generation queue"
Info: q_sys_reset_bridge_0: "Generating: q_sys_reset_bridge_0"
Info: q_sys_reset_bridge_0: Done "q_sys_reset_bridge_0" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
