Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Thu Apr 03 14:10:55 2014
| Host         : lab713 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    88 |
| Minimum Number of register sites lost to control set restrictions |   258 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             644 |          251 |
| No           | No                    | Yes                    |              66 |           27 |
| No           | Yes                   | No                     |             220 |           71 |
| Yes          | No                    | No                     |             573 |          168 |
| Yes          | No                    | Yes                    |              88 |           22 |
| Yes          | Yes                   | No                     |             351 |          106 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                               Enable Signal                                                                                               |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/RST_FULL_FF                                                                          |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                             |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                         |                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/sw_8bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                     |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                     |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                        |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns_5bit/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                                                                                         | system_i/btns_5bit/U0/bus2ip_reset                                                                                                  |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                               |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns_5bit/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                                                                                                                   | system_i/btns_5bit/U0/bus2ip_reset                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/btns_5bit/U0/gpio_core_1/Read_Reg_Rst                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns_5bit/U0/n_0_s_axi_rdata_i[4]_i_1                                                                                                                                                            | system_i/btns_5bit/U0/bus2ip_reset                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/n_0_FSM_onehot_iis_state[5]_i_1                                                                                                                                                 |                                                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                     | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                          | system_i/zed_audio_ctrl_0/n_0_bit_cntr[4]_i_1                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/write_bit                                                                                                                                          | system_i/zed_audio_ctrl_0/n_0_bit_cntr[4]_i_1__0                                                                                    |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                 | system_i/proc_sys_reset/U0/clear                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/randNum_0/n_0_axi_awready_i_1                                                                                              |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/n_0_FSM_onehot_iis_state[7]_i_1                                                                                                                                                 |                                                                                                                                     |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/SVGA_core_0/n_0_data_valid_r_i_1                                                                                           |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/joystk2_0/n_0_axi_awready_i_1                                                                                              |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/led_ip_0/n_0_LED[7]_i_1                                                                                                    |                3 |              7 |
|  system_i/joystk2_0/U0/CLKOUT                 | system_i/joystk2_0/n_0_rSR[7]_i_1                                                                                                                                                                         | system_i/proc_sys_reset/U0/peripheral_reset[0]                                                                                      |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sw_8bits/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                                                                                          | system_i/sw_8bits/U0/bus2ip_reset                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sw_8bits/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                                                                                                                    | system_i/sw_8bits/U0/bus2ip_reset                                                                                                   |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sw_8bits/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                             | system_i/sw_8bits/U0/bus2ip_reset                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                           |                                                                                                                                     |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/n_0_LED[7]_i_2                                                                                                                                                                          | system_i/led_ip_0/n_0_LED[7]_i_1                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/sw_8bits/U0/gpio_core_1/Read_Reg_Rst                                                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/s_axi_rvalid                                                                                                                                               | system_i/SVGA_core_0/n_0_write_addr[8]_i_1                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/SVGA_core_0/U0/SCAN_DONE                                                                                                                                                                         | system_i/SVGA_core_0/n_0_cycle_count[9]_i_1__0                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                           | system_i/SVGA_core_0/n_0_read_addr[9]_i_1                                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                           | system_i/SVGA_core_0/n_0_cycle_count[9]_i_1                                                                                         |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | system_i/axi_mem_intercon/s00_couplers/auto_pc/RST                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/btns_5bit/U0/bus2ip_reset                                                                                                  |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                   |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                      |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                       |                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                          |                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                     |                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                           | system_i/SVGA_core_0/n_0_VGA_R[7]_i_1                                                                                               |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                  |                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/sw_8bits/U0/bus2ip_reset                                                                                                   |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                      |                                                                                                                                     |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                              |                                                                                                                                     |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                 |                4 |             14 |
| ~system_i/joystk2_0/U0/CLKOUT                 |                                                                                                                                                                                                           | system_i/proc_sys_reset/U0/peripheral_reset[0]                                                                                      |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                            |                                                                                                                                     |                3 |             20 |
| ~system_i/joystk2_0/U0/CLKOUT                 | system_i/joystk2_0/U0/SPI_Ctrl/STATE_reg[2]                                                                                                                                                               | system_i/proc_sys_reset/U0/peripheral_reset[0]                                                                                      |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/n_0_rdata_reg[23]_i_2                                                                                                                                                           | system_i/zed_audio_ctrl_0/n_0_rdata_reg[23]_i_1__0                                                                                  |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/n_0_ldata_reg[23]_i_1__0                                                                                                                                                        | system_i/zed_audio_ctrl_0/n_0_rdata_reg[23]_i_1__0                                                                                  |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                       | system_i/zed_audio_ctrl_0/n_0_ldata_reg[23]_i_1                                                                                     |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                9 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                       | system_i/zed_audio_ctrl_0/n_0_ldata_reg[23]_i_1                                                                                     |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SVGA_core_0/n_0_next_addr[31]_i_1                                                                                                                                                                |                                                                                                                                     |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/m_axi_wvalid[5]                                                                                                                                             | system_i/SVGA_core_0/n_0_bus_data[31]_i_1                                                                                           |                4 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                       | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                 |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                | system_i/led_ip_0/n_0_LED[7]_i_1                                                                                                    |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                             |                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                     |                                                                                                                                     |               13 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                            |                                                                                                                                     |                9 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arready                                                                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                             |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/proc_sys_reset/U0/peripheral_reset[0]                                                                                      |               13 |             36 |
| ~system_i/joystk2_0/U0/CLKOUT                 | system_i/joystk2_0/n_0_tmpSR[39]_i_1                                                                                                                                                                      | system_i/proc_sys_reset/U0/peripheral_reset[0]                                                                                      |                8 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                      |                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                              |                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/VALID                                                                                                                                                           |                                                                                                                                     |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                               |                                                                                                                                     |               15 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                               |                                                                                                                                     |                9 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                             |                                                                                                                                     |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                             |                                                                                                                                     |               14 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               21 |             71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                     |              246 |            638 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


