{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764664540920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664540920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:05:40 2025 " "Processing started: Tue Dec  2 14:05:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664540920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664540920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664540920 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664541003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764664541028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764664541028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../rtl/core/addr_convert.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/core/uart.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../rtl/core/bus_bridge_master.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_bridge_top " "Found entity 1: demo_bridge_top" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_bridge_top " "Elaborating entity \"demo_bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764664545058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transaction_active demo_bridge_top.v(197) " "Verilog HDL or VHDL warning at demo_bridge_top.v(197): object \"transaction_active\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dwdata demo_bridge_top.v(210) " "Verilog HDL or VHDL warning at demo_bridge_top.v(210): object \"m2_dwdata\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m2_drdata demo_bridge_top.v(211) " "Verilog HDL warning at demo_bridge_top.v(211): object m2_drdata used but never assigned" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 211 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_daddr demo_bridge_top.v(212) " "Verilog HDL or VHDL warning at demo_bridge_top.v(212): object \"m2_daddr\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dvalid demo_bridge_top.v(213) " "Verilog HDL or VHDL warning at demo_bridge_top.v(213): object \"m2_dvalid\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m2_dready demo_bridge_top.v(214) " "Verilog HDL warning at demo_bridge_top.v(214): object m2_dready used but never assigned" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 214 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dmode demo_bridge_top.v(215) " "Verilog HDL or VHDL warning at demo_bridge_top.v(215): object \"m2_dmode\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m2_drdata\[5..0\] 0 demo_bridge_top.v(211) " "Net \"m2_drdata\[5..0\]\" at demo_bridge_top.v(211) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 211 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m2_dready 0 demo_bridge_top.v(214) " "Net \"m2_dready\" at demo_bridge_top.v(214) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 "|demo_bridge_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/demo_bridge_top.v" "master1_port" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545060 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545060 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545060 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545060 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545060 "|demo_bridge_top|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master bus_bridge_master:master2_bridge " "Elaborating entity \"bus_bridge_master\" for hierarchy \"bus_bridge_master:master2_bridge\"" {  } { { "../rtl/demo_bridge_top.v" "master2_bridge" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo bus_bridge_master:master2_bridge\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\"" {  } { { "../rtl/core/bus_bridge_master.v" "fifo_queue" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545062 "|demo_bridge_top|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545062 "|demo_bridge_top|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_master:master2_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "uart_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545063 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545064 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_convert bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module " "Elaborating entity \"addr_convert\" for hierarchy \"bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "addr_convert_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/demo_bridge_top.v" "bus_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545066 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(130) " "Verilog HDL Case Statement information at arbiter.v(130): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764664545066 "|demo_bridge_top|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(141) " "Verilog HDL assignment warning at addr_decoder.v(141): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545067 "|demo_bridge_top|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/demo_bridge_top.v" "slave1_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/demo_bridge_top.v" "slave2_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave bus_bridge_slave:slave3_bridge " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"bus_bridge_slave:slave3_bridge\"" {  } { { "../rtl/demo_bridge_top.v" "slave3_bridge" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_slave:slave3_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_slave.v" "uart_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545075 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545075 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545075 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545075 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545076 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545076 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545076 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664545076 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764664545345 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764664545345 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue " "RAM logic \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/fifo.v" "queue" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764664545345 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764664545345 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664545634 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764664545634 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764664545634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764664545663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kck1 " "Found entity 1: altsyncram_kck1" {  } { { "db/altsyncram_kck1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664545688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664545688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764664545688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbk1 " "Found entity 1: altsyncram_jbk1" {  } { { "db/altsyncram_jbk1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664545708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664545708 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1764664545896 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 10 -1 0 } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 159 -1 0 } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 169 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764664545913 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764664545913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764664546365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764664547461 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547550 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1764664547715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 12 FPGA_CLK1_50 port " "Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_bus_system.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\] " "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547719 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 23 FPGA_CLK1_50 clock " "Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 23 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547719 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 24 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547719 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 37 GPIO_M1_* port " "Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547719 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 39 GPIO_M2_* port " "Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 43 KEY0 port " "Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ads_bus_system.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY0\}\] " "set_false_path -from \[get_ports \{KEY0\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 55 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 56 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664547720 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1764664547721 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1764664547727 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1764664547727 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1764664547727 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664547727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664547727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664547727 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547727 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664547757 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1527 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1527 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764664548134 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664548136 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764664548826 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664548829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg " "Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664548881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764664548972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664548972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1570 " "Implemented 1570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764664549059 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764664549059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1535 " "Implemented 1535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764664549059 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764664549059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764664549059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664549069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:05:49 2025 " "Processing ended: Tue Dec  2 14:05:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664549069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664549069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664549069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664549069 ""}
