ARM GAS  /tmp/ccc8IVLN.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	HAL_FMC_MspInit:
  25              	.LFB145:
  26              		.file 1 "Core/Src/fmc.c"
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** 
  25:Core/Src/fmc.c **** /* USER CODE END 0 */
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  29:Core/Src/fmc.c **** 
  30:Core/Src/fmc.c **** /* FMC initialization function */
  31:Core/Src/fmc.c **** void MX_FMC_Init(void)
  32:Core/Src/fmc.c **** {
ARM GAS  /tmp/ccc8IVLN.s 			page 2


  33:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  34:Core/Src/fmc.c **** 
  35:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  36:Core/Src/fmc.c **** 
  37:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
  38:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
  39:Core/Src/fmc.c **** 
  40:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  41:Core/Src/fmc.c **** 
  42:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  43:Core/Src/fmc.c **** 
  44:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
  45:Core/Src/fmc.c ****   */
  46:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
  47:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  48:Core/Src/fmc.c ****   /* hsram1.Init */
  49:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
  50:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
  52:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_8;
  53:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  56:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
  57:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  58:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
  59:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  60:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  61:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  62:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  63:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  64:Core/Src/fmc.c ****   /* Timing */
  65:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
  66:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
  67:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
  68:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
  69:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
  70:Core/Src/fmc.c ****   Timing.DataLatency = 17;
  71:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
  72:Core/Src/fmc.c ****   /* ExtTiming */
  73:Core/Src/fmc.c **** 
  74:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  75:Core/Src/fmc.c ****   {
  76:Core/Src/fmc.c ****     Error_Handler( );
  77:Core/Src/fmc.c ****   }
  78:Core/Src/fmc.c **** 
  79:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
  80:Core/Src/fmc.c ****   */
  81:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
  82:Core/Src/fmc.c ****   /* hsdram1.Init */
  83:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
  84:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  85:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
  86:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_8;
  87:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  88:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
  89:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
ARM GAS  /tmp/ccc8IVLN.s 			page 3


  90:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
  91:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
  92:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
  93:Core/Src/fmc.c ****   /* SdramTiming */
  94:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay = 16;
  95:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
  96:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 16;
  97:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 16;
  98:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 16;
  99:Core/Src/fmc.c ****   SdramTiming.RPDelay = 16;
 100:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 16;
 101:Core/Src/fmc.c **** 
 102:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 103:Core/Src/fmc.c ****   {
 104:Core/Src/fmc.c ****     Error_Handler( );
 105:Core/Src/fmc.c ****   }
 106:Core/Src/fmc.c **** 
 107:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 108:Core/Src/fmc.c **** 
 109:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 110:Core/Src/fmc.c **** }
 111:Core/Src/fmc.c **** 
 112:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 113:Core/Src/fmc.c **** 
 114:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 114 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 216
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 B6B0     		sub	sp, sp, #216
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 240
 115:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 116:Core/Src/fmc.c **** 
 117:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 118:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 118 3 view .LVU1
  44              		.loc 1 118 20 is_stmt 0 view .LVU2
  45 0006 0023     		movs	r3, #0
  46 0008 3193     		str	r3, [sp, #196]
  47 000a 3293     		str	r3, [sp, #200]
  48 000c 3393     		str	r3, [sp, #204]
  49 000e 3493     		str	r3, [sp, #208]
  50 0010 3593     		str	r3, [sp, #212]
 119:Core/Src/fmc.c ****   if (FMC_Initialized) {
  51              		.loc 1 119 3 is_stmt 1 view .LVU3
  52              		.loc 1 119 7 is_stmt 0 view .LVU4
  53 0012 374B     		ldr	r3, .L8
ARM GAS  /tmp/ccc8IVLN.s 			page 4


  54 0014 1B68     		ldr	r3, [r3]
  55              		.loc 1 119 6 view .LVU5
  56 0016 13B1     		cbz	r3, .L6
  57              	.L1:
 120:Core/Src/fmc.c ****     return;
 121:Core/Src/fmc.c ****   }
 122:Core/Src/fmc.c ****   FMC_Initialized = 1;
 123:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 124:Core/Src/fmc.c **** 
 125:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 126:Core/Src/fmc.c ****   */
 127:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 128:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 129:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 130:Core/Src/fmc.c ****     {
 131:Core/Src/fmc.c ****       Error_Handler();
 132:Core/Src/fmc.c ****     }
 133:Core/Src/fmc.c **** 
 134:Core/Src/fmc.c ****   /* Peripheral clock enable */
 135:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 136:Core/Src/fmc.c **** 
 137:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 138:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 139:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 140:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 141:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 142:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 143:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 144:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 145:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 146:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 147:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 148:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 149:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 150:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 151:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 152:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 153:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 154:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 155:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 156:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 157:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 158:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 159:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 160:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 161:Core/Src/fmc.c ****   PG3   ------> FMC_A13
 162:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 163:Core/Src/fmc.c ****   PG4   ------> FMC_A14
 164:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 165:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 166:Core/Src/fmc.c ****   PC7   ------> FMC_NE1
 167:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 168:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 169:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 170:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 171:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 172:Core/Src/fmc.c ****   */
ARM GAS  /tmp/ccc8IVLN.s 			page 5


 173:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 174:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 175:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 176:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 177:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 181:Core/Src/fmc.c **** 
 182:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 183:Core/Src/fmc.c **** 
 184:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 185:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 186:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 189:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 190:Core/Src/fmc.c **** 
 191:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 192:Core/Src/fmc.c **** 
 193:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 194:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 195:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 196:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 199:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 200:Core/Src/fmc.c **** 
 201:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 202:Core/Src/fmc.c **** 
 203:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 208:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 209:Core/Src/fmc.c **** 
 210:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 211:Core/Src/fmc.c **** 
 212:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 213:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 214:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 219:Core/Src/fmc.c **** 
 220:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 221:Core/Src/fmc.c **** 
 222:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 224:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 226:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 227:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 228:Core/Src/fmc.c **** 
 229:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /tmp/ccc8IVLN.s 			page 6


 230:Core/Src/fmc.c **** 
 231:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 232:Core/Src/fmc.c **** 
 233:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 234:Core/Src/fmc.c **** }
  58              		.loc 1 234 1 view .LVU6
  59 0018 36B0     		add	sp, sp, #216
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 24
  63              		@ sp needed
  64 001a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
  65              	.L6:
  66              	.LCFI3:
  67              		.cfi_restore_state
 122:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  68              		.loc 1 122 3 is_stmt 1 view .LVU7
 122:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  69              		.loc 1 122 19 is_stmt 0 view .LVU8
  70 001e 344B     		ldr	r3, .L8
  71 0020 0122     		movs	r2, #1
  72 0022 1A60     		str	r2, [r3]
 123:Core/Src/fmc.c **** 
  73              		.loc 1 123 3 is_stmt 1 view .LVU9
 123:Core/Src/fmc.c **** 
  74              		.loc 1 123 28 is_stmt 0 view .LVU10
  75 0024 B822     		movs	r2, #184
  76 0026 0021     		movs	r1, #0
  77 0028 03A8     		add	r0, sp, #12
  78 002a FFF7FEFF 		bl	memset
  79              	.LVL0:
 127:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  80              		.loc 1 127 5 is_stmt 1 view .LVU11
 127:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  81              		.loc 1 127 46 is_stmt 0 view .LVU12
  82 002e 4FF08073 		mov	r3, #16777216
  83 0032 0293     		str	r3, [sp, #8]
 128:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  84              		.loc 1 128 5 is_stmt 1 view .LVU13
 129:Core/Src/fmc.c ****     {
  85              		.loc 1 129 5 view .LVU14
 129:Core/Src/fmc.c ****     {
  86              		.loc 1 129 9 is_stmt 0 view .LVU15
  87 0034 02A8     		add	r0, sp, #8
  88 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  89              	.LVL1:
 129:Core/Src/fmc.c ****     {
  90              		.loc 1 129 8 view .LVU16
  91 003a 0028     		cmp	r0, #0
  92 003c 54D1     		bne	.L7
  93              	.L4:
 135:Core/Src/fmc.c **** 
  94              		.loc 1 135 3 is_stmt 1 view .LVU17
  95              	.LBB2:
 135:Core/Src/fmc.c **** 
  96              		.loc 1 135 3 view .LVU18
 135:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccc8IVLN.s 			page 7


  97              		.loc 1 135 3 view .LVU19
  98 003e 2D4B     		ldr	r3, .L8+4
  99 0040 D3F8D420 		ldr	r2, [r3, #212]
 100 0044 42F48052 		orr	r2, r2, #4096
 101 0048 C3F8D420 		str	r2, [r3, #212]
 135:Core/Src/fmc.c **** 
 102              		.loc 1 135 3 view .LVU20
 103 004c D3F8D430 		ldr	r3, [r3, #212]
 104 0050 03F48053 		and	r3, r3, #4096
 105 0054 0193     		str	r3, [sp, #4]
 135:Core/Src/fmc.c **** 
 106              		.loc 1 135 3 view .LVU21
 107 0056 019B     		ldr	r3, [sp, #4]
 108              	.LBE2:
 135:Core/Src/fmc.c **** 
 109              		.loc 1 135 3 view .LVU22
 174:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 110              		.loc 1 174 3 view .LVU23
 174:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 111              		.loc 1 174 23 is_stmt 0 view .LVU24
 112 0058 4FF63F03 		movw	r3, #63551
 113 005c 3193     		str	r3, [sp, #196]
 177:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 177 3 is_stmt 1 view .LVU25
 177:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 177 24 is_stmt 0 view .LVU26
 116 005e 0226     		movs	r6, #2
 117 0060 3296     		str	r6, [sp, #200]
 178:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 178 3 is_stmt 1 view .LVU27
 178:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 178 24 is_stmt 0 view .LVU28
 120 0062 0025     		movs	r5, #0
 121 0064 3395     		str	r5, [sp, #204]
 179:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 179 3 is_stmt 1 view .LVU29
 179:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 179 25 is_stmt 0 view .LVU30
 124 0066 0324     		movs	r4, #3
 125 0068 3494     		str	r4, [sp, #208]
 180:Core/Src/fmc.c **** 
 126              		.loc 1 180 3 is_stmt 1 view .LVU31
 180:Core/Src/fmc.c **** 
 127              		.loc 1 180 29 is_stmt 0 view .LVU32
 128 006a 0C27     		movs	r7, #12
 129 006c 3597     		str	r7, [sp, #212]
 182:Core/Src/fmc.c **** 
 130              		.loc 1 182 3 is_stmt 1 view .LVU33
 131 006e 31A9     		add	r1, sp, #196
 132 0070 2148     		ldr	r0, .L8+8
 133 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL2:
 185:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 185 3 view .LVU34
 185:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136              		.loc 1 185 23 is_stmt 0 view .LVU35
 137 0076 0D23     		movs	r3, #13
ARM GAS  /tmp/ccc8IVLN.s 			page 8


 138 0078 3193     		str	r3, [sp, #196]
 186:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 186 3 is_stmt 1 view .LVU36
 186:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 186 24 is_stmt 0 view .LVU37
 141 007a 3296     		str	r6, [sp, #200]
 187:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 187 3 is_stmt 1 view .LVU38
 187:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 143              		.loc 1 187 24 is_stmt 0 view .LVU39
 144 007c 3395     		str	r5, [sp, #204]
 188:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 188 3 is_stmt 1 view .LVU40
 188:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 146              		.loc 1 188 25 is_stmt 0 view .LVU41
 147 007e 3494     		str	r4, [sp, #208]
 189:Core/Src/fmc.c **** 
 148              		.loc 1 189 3 is_stmt 1 view .LVU42
 189:Core/Src/fmc.c **** 
 149              		.loc 1 189 29 is_stmt 0 view .LVU43
 150 0080 3597     		str	r7, [sp, #212]
 191:Core/Src/fmc.c **** 
 151              		.loc 1 191 3 is_stmt 1 view .LVU44
 152 0082 DFF88480 		ldr	r8, .L8+24
 153 0086 31A9     		add	r1, sp, #196
 154 0088 4046     		mov	r0, r8
 155 008a FFF7FEFF 		bl	HAL_GPIO_Init
 156              	.LVL3:
 194:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 157              		.loc 1 194 3 view .LVU45
 194:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 158              		.loc 1 194 23 is_stmt 0 view .LVU46
 159 008e 48F23F13 		movw	r3, #33087
 160 0092 3193     		str	r3, [sp, #196]
 196:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 196 3 is_stmt 1 view .LVU47
 196:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 196 24 is_stmt 0 view .LVU48
 163 0094 3296     		str	r6, [sp, #200]
 197:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 197 3 is_stmt 1 view .LVU49
 197:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 165              		.loc 1 197 24 is_stmt 0 view .LVU50
 166 0096 3395     		str	r5, [sp, #204]
 198:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 167              		.loc 1 198 3 is_stmt 1 view .LVU51
 198:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 168              		.loc 1 198 25 is_stmt 0 view .LVU52
 169 0098 3494     		str	r4, [sp, #208]
 199:Core/Src/fmc.c **** 
 170              		.loc 1 199 3 is_stmt 1 view .LVU53
 199:Core/Src/fmc.c **** 
 171              		.loc 1 199 29 is_stmt 0 view .LVU54
 172 009a 3597     		str	r7, [sp, #212]
 201:Core/Src/fmc.c **** 
 173              		.loc 1 201 3 is_stmt 1 view .LVU55
 174 009c 31A9     		add	r1, sp, #196
ARM GAS  /tmp/ccc8IVLN.s 			page 9


 175 009e 1748     		ldr	r0, .L8+12
 176 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL4:
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 204 3 view .LVU56
 204:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 204 23 is_stmt 0 view .LVU57
 180 00a4 4FF4F063 		mov	r3, #1920
 181 00a8 3193     		str	r3, [sp, #196]
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 205 3 is_stmt 1 view .LVU58
 205:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 205 24 is_stmt 0 view .LVU59
 184 00aa 3296     		str	r6, [sp, #200]
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 206 3 is_stmt 1 view .LVU60
 206:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 186              		.loc 1 206 24 is_stmt 0 view .LVU61
 187 00ac 3395     		str	r5, [sp, #204]
 207:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 188              		.loc 1 207 3 is_stmt 1 view .LVU62
 207:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 189              		.loc 1 207 25 is_stmt 0 view .LVU63
 190 00ae 3494     		str	r4, [sp, #208]
 208:Core/Src/fmc.c **** 
 191              		.loc 1 208 3 is_stmt 1 view .LVU64
 208:Core/Src/fmc.c **** 
 192              		.loc 1 208 29 is_stmt 0 view .LVU65
 193 00b0 3597     		str	r7, [sp, #212]
 210:Core/Src/fmc.c **** 
 194              		.loc 1 210 3 is_stmt 1 view .LVU66
 195 00b2 31A9     		add	r1, sp, #196
 196 00b4 1248     		ldr	r0, .L8+16
 197 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL5:
 213:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 199              		.loc 1 213 3 view .LVU67
 213:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 200              		.loc 1 213 23 is_stmt 0 view .LVU68
 201 00ba 4CF23303 		movw	r3, #49203
 202 00be 3193     		str	r3, [sp, #196]
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 215 3 is_stmt 1 view .LVU69
 215:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 215 24 is_stmt 0 view .LVU70
 205 00c0 3296     		str	r6, [sp, #200]
 216:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 206              		.loc 1 216 3 is_stmt 1 view .LVU71
 216:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 207              		.loc 1 216 24 is_stmt 0 view .LVU72
 208 00c2 3395     		str	r5, [sp, #204]
 217:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 209              		.loc 1 217 3 is_stmt 1 view .LVU73
 217:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 210              		.loc 1 217 25 is_stmt 0 view .LVU74
 211 00c4 3494     		str	r4, [sp, #208]
 218:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccc8IVLN.s 			page 10


 212              		.loc 1 218 3 is_stmt 1 view .LVU75
 218:Core/Src/fmc.c **** 
 213              		.loc 1 218 29 is_stmt 0 view .LVU76
 214 00c6 3597     		str	r7, [sp, #212]
 220:Core/Src/fmc.c **** 
 215              		.loc 1 220 3 is_stmt 1 view .LVU77
 216 00c8 31A9     		add	r1, sp, #196
 217 00ca 0E48     		ldr	r0, .L8+20
 218 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL6:
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 223 3 view .LVU78
 223:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 223 23 is_stmt 0 view .LVU79
 222 00d0 8023     		movs	r3, #128
 223 00d2 3193     		str	r3, [sp, #196]
 224:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 224 3 is_stmt 1 view .LVU80
 224:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 224 24 is_stmt 0 view .LVU81
 226 00d4 3296     		str	r6, [sp, #200]
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 227              		.loc 1 225 3 is_stmt 1 view .LVU82
 225:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 228              		.loc 1 225 24 is_stmt 0 view .LVU83
 229 00d6 3395     		str	r5, [sp, #204]
 226:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 230              		.loc 1 226 3 is_stmt 1 view .LVU84
 226:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 231              		.loc 1 226 25 is_stmt 0 view .LVU85
 232 00d8 3494     		str	r4, [sp, #208]
 227:Core/Src/fmc.c **** 
 233              		.loc 1 227 3 is_stmt 1 view .LVU86
 227:Core/Src/fmc.c **** 
 234              		.loc 1 227 29 is_stmt 0 view .LVU87
 235 00da 0923     		movs	r3, #9
 236 00dc 3593     		str	r3, [sp, #212]
 229:Core/Src/fmc.c **** 
 237              		.loc 1 229 3 is_stmt 1 view .LVU88
 238 00de 31A9     		add	r1, sp, #196
 239 00e0 4046     		mov	r0, r8
 240 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL7:
 242 00e6 97E7     		b	.L1
 243              	.L7:
 131:Core/Src/fmc.c ****     }
 244              		.loc 1 131 7 view .LVU89
 245 00e8 FFF7FEFF 		bl	Error_Handler
 246              	.LVL8:
 247 00ec A7E7     		b	.L4
 248              	.L9:
 249 00ee 00BF     		.align	2
 250              	.L8:
 251 00f0 00000000 		.word	.LANCHOR0
 252 00f4 00440258 		.word	1476543488
 253 00f8 00140258 		.word	1476531200
 254 00fc 00180258 		.word	1476532224
ARM GAS  /tmp/ccc8IVLN.s 			page 11


 255 0100 00100258 		.word	1476530176
 256 0104 000C0258 		.word	1476529152
 257 0108 00080258 		.word	1476528128
 258              		.cfi_endproc
 259              	.LFE145:
 261              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 262              		.align	1
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu fpv5-d16
 268              	HAL_FMC_MspDeInit:
 269              	.LFB148:
 235:Core/Src/fmc.c **** 
 236:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 237:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 238:Core/Src/fmc.c **** 
 239:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 240:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 241:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 242:Core/Src/fmc.c **** 
 243:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 244:Core/Src/fmc.c **** }
 245:Core/Src/fmc.c **** 
 246:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 247:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 248:Core/Src/fmc.c **** 
 249:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 250:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 251:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 252:Core/Src/fmc.c **** 
 253:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 254:Core/Src/fmc.c **** }
 255:Core/Src/fmc.c **** 
 256:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 257:Core/Src/fmc.c **** 
 258:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 270              		.loc 1 258 36 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 08B5     		push	{r3, lr}
 275              	.LCFI4:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 3, -8
 278              		.cfi_offset 14, -4
 259:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 260:Core/Src/fmc.c **** 
 261:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 262:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 279              		.loc 1 262 3 view .LVU91
 280              		.loc 1 262 7 is_stmt 0 view .LVU92
 281 0002 134B     		ldr	r3, .L14
 282 0004 1B68     		ldr	r3, [r3]
 283              		.loc 1 262 6 view .LVU93
 284 0006 03B1     		cbz	r3, .L13
 285              	.L10:
ARM GAS  /tmp/ccc8IVLN.s 			page 12


 263:Core/Src/fmc.c ****     return;
 264:Core/Src/fmc.c ****   }
 265:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 266:Core/Src/fmc.c ****   /* Peripheral clock enable */
 267:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 268:Core/Src/fmc.c **** 
 269:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 270:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 271:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 272:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 273:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 274:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 275:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 276:Core/Src/fmc.c ****   PC0   ------> FMC_SDNWE
 277:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 278:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 279:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 280:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 281:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 282:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 283:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 284:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 285:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 286:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 287:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 288:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 289:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 290:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 291:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 292:Core/Src/fmc.c ****   PG2   ------> FMC_A12
 293:Core/Src/fmc.c ****   PG3   ------> FMC_A13
 294:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 295:Core/Src/fmc.c ****   PG4   ------> FMC_A14
 296:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 297:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 298:Core/Src/fmc.c ****   PC7   ------> FMC_NE1
 299:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 300:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 301:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 302:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 303:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 304:Core/Src/fmc.c ****   */
 305:Core/Src/fmc.c **** 
 306:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 307:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 308:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 309:Core/Src/fmc.c **** 
 310:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7);
 311:Core/Src/fmc.c **** 
 312:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 313:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15);
 314:Core/Src/fmc.c **** 
 315:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10);
 316:Core/Src/fmc.c **** 
 317:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 318:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5);
 319:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccc8IVLN.s 			page 13


 320:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 321:Core/Src/fmc.c **** 
 322:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 323:Core/Src/fmc.c **** }
 286              		.loc 1 323 1 view .LVU94
 287 0008 08BD     		pop	{r3, pc}
 288              	.L13:
 265:Core/Src/fmc.c ****   /* Peripheral clock enable */
 289              		.loc 1 265 3 is_stmt 1 view .LVU95
 265:Core/Src/fmc.c ****   /* Peripheral clock enable */
 290              		.loc 1 265 21 is_stmt 0 view .LVU96
 291 000a 114B     		ldr	r3, .L14
 292 000c 0122     		movs	r2, #1
 293 000e 1A60     		str	r2, [r3]
 267:Core/Src/fmc.c **** 
 294              		.loc 1 267 3 is_stmt 1 view .LVU97
 295 0010 104A     		ldr	r2, .L14+4
 296 0012 D2F8D430 		ldr	r3, [r2, #212]
 297 0016 23F48053 		bic	r3, r3, #4096
 298 001a C2F8D430 		str	r3, [r2, #212]
 306:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 299              		.loc 1 306 3 view .LVU98
 300 001e 4FF63F01 		movw	r1, #63551
 301 0022 0D48     		ldr	r0, .L14+8
 302 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 303              	.LVL9:
 310:Core/Src/fmc.c **** 
 304              		.loc 1 310 3 view .LVU99
 305 0028 8D21     		movs	r1, #141
 306 002a 0C48     		ldr	r0, .L14+12
 307 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 308              	.LVL10:
 312:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15);
 309              		.loc 1 312 3 view .LVU100
 310 0030 48F23F11 		movw	r1, #33087
 311 0034 0A48     		ldr	r0, .L14+16
 312 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 313              	.LVL11:
 315:Core/Src/fmc.c **** 
 314              		.loc 1 315 3 view .LVU101
 315 003a 4FF4F061 		mov	r1, #1920
 316 003e 0948     		ldr	r0, .L14+20
 317 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 318              	.LVL12:
 317:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5);
 319              		.loc 1 317 3 view .LVU102
 320 0044 4CF23301 		movw	r1, #49203
 321 0048 0748     		ldr	r0, .L14+24
 322 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 323              	.LVL13:
 324 004e DBE7     		b	.L10
 325              	.L15:
 326              		.align	2
 327              	.L14:
 328 0050 00000000 		.word	.LANCHOR1
 329 0054 00440258 		.word	1476543488
 330 0058 00140258 		.word	1476531200
ARM GAS  /tmp/ccc8IVLN.s 			page 14


 331 005c 00080258 		.word	1476528128
 332 0060 00180258 		.word	1476532224
 333 0064 00100258 		.word	1476530176
 334 0068 000C0258 		.word	1476529152
 335              		.cfi_endproc
 336              	.LFE148:
 338              		.section	.text.MX_FMC_Init,"ax",%progbits
 339              		.align	1
 340              		.global	MX_FMC_Init
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 344              		.fpu fpv5-d16
 346              	MX_FMC_Init:
 347              	.LFB144:
  32:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 348              		.loc 1 32 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 56
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352 0000 00B5     		push	{lr}
 353              	.LCFI5:
 354              		.cfi_def_cfa_offset 4
 355              		.cfi_offset 14, -4
 356 0002 8FB0     		sub	sp, sp, #60
 357              	.LCFI6:
 358              		.cfi_def_cfa_offset 64
  37:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 359              		.loc 1 37 3 view .LVU104
  38:Core/Src/fmc.c **** 
 360              		.loc 1 38 3 view .LVU105
  38:Core/Src/fmc.c **** 
 361              		.loc 1 38 27 is_stmt 0 view .LVU106
 362 0004 0022     		movs	r2, #0
 363 0006 0092     		str	r2, [sp]
 364 0008 0192     		str	r2, [sp, #4]
 365 000a 0292     		str	r2, [sp, #8]
 366 000c 0392     		str	r2, [sp, #12]
 367 000e 0492     		str	r2, [sp, #16]
 368 0010 0592     		str	r2, [sp, #20]
 369 0012 0692     		str	r2, [sp, #24]
  46:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 370              		.loc 1 46 3 is_stmt 1 view .LVU107
  46:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 371              		.loc 1 46 19 is_stmt 0 view .LVU108
 372 0014 2448     		ldr	r0, .L22
 373 0016 254B     		ldr	r3, .L22+4
 374 0018 0360     		str	r3, [r0]
  47:Core/Src/fmc.c ****   /* hsram1.Init */
 375              		.loc 1 47 3 is_stmt 1 view .LVU109
  47:Core/Src/fmc.c ****   /* hsram1.Init */
 376              		.loc 1 47 19 is_stmt 0 view .LVU110
 377 001a 03F58273 		add	r3, r3, #260
 378 001e 4360     		str	r3, [r0, #4]
  49:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 379              		.loc 1 49 3 is_stmt 1 view .LVU111
  49:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
ARM GAS  /tmp/ccc8IVLN.s 			page 15


 380              		.loc 1 49 22 is_stmt 0 view .LVU112
 381 0020 8260     		str	r2, [r0, #8]
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 382              		.loc 1 50 3 is_stmt 1 view .LVU113
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 383              		.loc 1 50 30 is_stmt 0 view .LVU114
 384 0022 C260     		str	r2, [r0, #12]
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_8;
 385              		.loc 1 51 3 is_stmt 1 view .LVU115
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_8;
 386              		.loc 1 51 26 is_stmt 0 view .LVU116
 387 0024 0261     		str	r2, [r0, #16]
  52:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 388              		.loc 1 52 3 is_stmt 1 view .LVU117
  52:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 389              		.loc 1 52 31 is_stmt 0 view .LVU118
 390 0026 4261     		str	r2, [r0, #20]
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 391              		.loc 1 53 3 is_stmt 1 view .LVU119
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 392              		.loc 1 53 31 is_stmt 0 view .LVU120
 393 0028 8261     		str	r2, [r0, #24]
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 394              		.loc 1 54 3 is_stmt 1 view .LVU121
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 395              		.loc 1 54 34 is_stmt 0 view .LVU122
 396 002a C261     		str	r2, [r0, #28]
  55:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 397              		.loc 1 55 3 is_stmt 1 view .LVU123
  55:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 398              		.loc 1 55 32 is_stmt 0 view .LVU124
 399 002c 0262     		str	r2, [r0, #32]
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 400              		.loc 1 56 3 is_stmt 1 view .LVU125
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 401              		.loc 1 56 30 is_stmt 0 view .LVU126
 402 002e 4262     		str	r2, [r0, #36]
  57:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 403              		.loc 1 57 3 is_stmt 1 view .LVU127
  57:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 404              		.loc 1 57 26 is_stmt 0 view .LVU128
 405 0030 8262     		str	r2, [r0, #40]
  58:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 406              		.loc 1 58 3 is_stmt 1 view .LVU129
  58:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 407              		.loc 1 58 28 is_stmt 0 view .LVU130
 408 0032 C262     		str	r2, [r0, #44]
  59:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 409              		.loc 1 59 3 is_stmt 1 view .LVU131
  59:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 410              		.loc 1 59 32 is_stmt 0 view .LVU132
 411 0034 0263     		str	r2, [r0, #48]
  60:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 412              		.loc 1 60 3 is_stmt 1 view .LVU133
  60:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 413              		.loc 1 60 26 is_stmt 0 view .LVU134
 414 0036 4263     		str	r2, [r0, #52]
ARM GAS  /tmp/ccc8IVLN.s 			page 16


  61:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 415              		.loc 1 61 3 is_stmt 1 view .LVU135
  61:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 416              		.loc 1 61 31 is_stmt 0 view .LVU136
 417 0038 8263     		str	r2, [r0, #56]
  62:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 418              		.loc 1 62 3 is_stmt 1 view .LVU137
  62:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 419              		.loc 1 62 25 is_stmt 0 view .LVU138
 420 003a C263     		str	r2, [r0, #60]
  63:Core/Src/fmc.c ****   /* Timing */
 421              		.loc 1 63 3 is_stmt 1 view .LVU139
  63:Core/Src/fmc.c ****   /* Timing */
 422              		.loc 1 63 24 is_stmt 0 view .LVU140
 423 003c 0264     		str	r2, [r0, #64]
  65:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 424              		.loc 1 65 3 is_stmt 1 view .LVU141
  65:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 425              		.loc 1 65 27 is_stmt 0 view .LVU142
 426 003e 0F23     		movs	r3, #15
 427 0040 0793     		str	r3, [sp, #28]
  66:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 428              		.loc 1 66 3 is_stmt 1 view .LVU143
  66:Core/Src/fmc.c ****   Timing.DataSetupTime = 255;
 429              		.loc 1 66 26 is_stmt 0 view .LVU144
 430 0042 0893     		str	r3, [sp, #32]
  67:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 431              		.loc 1 67 3 is_stmt 1 view .LVU145
  67:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 15;
 432              		.loc 1 67 24 is_stmt 0 view .LVU146
 433 0044 FF21     		movs	r1, #255
 434 0046 0991     		str	r1, [sp, #36]
  68:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 435              		.loc 1 68 3 is_stmt 1 view .LVU147
  68:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 436              		.loc 1 68 32 is_stmt 0 view .LVU148
 437 0048 0A93     		str	r3, [sp, #40]
  69:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 438              		.loc 1 69 3 is_stmt 1 view .LVU149
  69:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 439              		.loc 1 69 22 is_stmt 0 view .LVU150
 440 004a 1023     		movs	r3, #16
 441 004c 0B93     		str	r3, [sp, #44]
  70:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 442              		.loc 1 70 3 is_stmt 1 view .LVU151
  70:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 443              		.loc 1 70 22 is_stmt 0 view .LVU152
 444 004e 1123     		movs	r3, #17
 445 0050 0C93     		str	r3, [sp, #48]
  71:Core/Src/fmc.c ****   /* ExtTiming */
 446              		.loc 1 71 3 is_stmt 1 view .LVU153
  71:Core/Src/fmc.c ****   /* ExtTiming */
 447              		.loc 1 71 21 is_stmt 0 view .LVU154
 448 0052 0D92     		str	r2, [sp, #52]
  74:Core/Src/fmc.c ****   {
 449              		.loc 1 74 3 is_stmt 1 view .LVU155
  74:Core/Src/fmc.c ****   {
ARM GAS  /tmp/ccc8IVLN.s 			page 17


 450              		.loc 1 74 7 is_stmt 0 view .LVU156
 451 0054 07A9     		add	r1, sp, #28
 452 0056 FFF7FEFF 		bl	HAL_SRAM_Init
 453              	.LVL14:
  74:Core/Src/fmc.c ****   {
 454              		.loc 1 74 6 view .LVU157
 455 005a F8B9     		cbnz	r0, .L20
 456              	.L17:
  81:Core/Src/fmc.c ****   /* hsdram1.Init */
 457              		.loc 1 81 3 is_stmt 1 view .LVU158
  81:Core/Src/fmc.c ****   /* hsdram1.Init */
 458              		.loc 1 81 20 is_stmt 0 view .LVU159
 459 005c 1448     		ldr	r0, .L22+8
 460 005e 154B     		ldr	r3, .L22+12
 461 0060 0360     		str	r3, [r0]
  83:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 462              		.loc 1 83 3 is_stmt 1 view .LVU160
  83:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 463              		.loc 1 83 23 is_stmt 0 view .LVU161
 464 0062 0023     		movs	r3, #0
 465 0064 4360     		str	r3, [r0, #4]
  84:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 466              		.loc 1 84 3 is_stmt 1 view .LVU162
  84:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 467              		.loc 1 84 33 is_stmt 0 view .LVU163
 468 0066 8360     		str	r3, [r0, #8]
  85:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_8;
 469              		.loc 1 85 3 is_stmt 1 view .LVU164
  85:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_8;
 470              		.loc 1 85 30 is_stmt 0 view .LVU165
 471 0068 0422     		movs	r2, #4
 472 006a C260     		str	r2, [r0, #12]
  86:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 473              		.loc 1 86 3 is_stmt 1 view .LVU166
  86:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 474              		.loc 1 86 32 is_stmt 0 view .LVU167
 475 006c 0361     		str	r3, [r0, #16]
  87:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 476              		.loc 1 87 3 is_stmt 1 view .LVU168
  87:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 477              		.loc 1 87 35 is_stmt 0 view .LVU169
 478 006e 4022     		movs	r2, #64
 479 0070 4261     		str	r2, [r0, #20]
  88:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 480              		.loc 1 88 3 is_stmt 1 view .LVU170
  88:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 481              		.loc 1 88 27 is_stmt 0 view .LVU171
 482 0072 8022     		movs	r2, #128
 483 0074 8261     		str	r2, [r0, #24]
  89:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 484              		.loc 1 89 3 is_stmt 1 view .LVU172
  89:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 485              		.loc 1 89 32 is_stmt 0 view .LVU173
 486 0076 C361     		str	r3, [r0, #28]
  90:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 487              		.loc 1 90 3 is_stmt 1 view .LVU174
  90:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
ARM GAS  /tmp/ccc8IVLN.s 			page 18


 488              		.loc 1 90 30 is_stmt 0 view .LVU175
 489 0078 0362     		str	r3, [r0, #32]
  91:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 490              		.loc 1 91 3 is_stmt 1 view .LVU176
  91:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 491              		.loc 1 91 26 is_stmt 0 view .LVU177
 492 007a 4362     		str	r3, [r0, #36]
  92:Core/Src/fmc.c ****   /* SdramTiming */
 493              		.loc 1 92 3 is_stmt 1 view .LVU178
  92:Core/Src/fmc.c ****   /* SdramTiming */
 494              		.loc 1 92 30 is_stmt 0 view .LVU179
 495 007c 8362     		str	r3, [r0, #40]
  94:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 496              		.loc 1 94 3 is_stmt 1 view .LVU180
  94:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 497              		.loc 1 94 33 is_stmt 0 view .LVU181
 498 007e 1023     		movs	r3, #16
 499 0080 0093     		str	r3, [sp]
  95:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 16;
 500              		.loc 1 95 3 is_stmt 1 view .LVU182
  95:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime = 16;
 501              		.loc 1 95 36 is_stmt 0 view .LVU183
 502 0082 0193     		str	r3, [sp, #4]
  96:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 16;
 503              		.loc 1 96 3 is_stmt 1 view .LVU184
  96:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay = 16;
 504              		.loc 1 96 31 is_stmt 0 view .LVU185
 505 0084 0293     		str	r3, [sp, #8]
  97:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 16;
 506              		.loc 1 97 3 is_stmt 1 view .LVU186
  97:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime = 16;
 507              		.loc 1 97 29 is_stmt 0 view .LVU187
 508 0086 0393     		str	r3, [sp, #12]
  98:Core/Src/fmc.c ****   SdramTiming.RPDelay = 16;
 509              		.loc 1 98 3 is_stmt 1 view .LVU188
  98:Core/Src/fmc.c ****   SdramTiming.RPDelay = 16;
 510              		.loc 1 98 33 is_stmt 0 view .LVU189
 511 0088 0493     		str	r3, [sp, #16]
  99:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 16;
 512              		.loc 1 99 3 is_stmt 1 view .LVU190
  99:Core/Src/fmc.c ****   SdramTiming.RCDDelay = 16;
 513              		.loc 1 99 23 is_stmt 0 view .LVU191
 514 008a 0593     		str	r3, [sp, #20]
 100:Core/Src/fmc.c **** 
 515              		.loc 1 100 3 is_stmt 1 view .LVU192
 100:Core/Src/fmc.c **** 
 516              		.loc 1 100 24 is_stmt 0 view .LVU193
 517 008c 0693     		str	r3, [sp, #24]
 102:Core/Src/fmc.c ****   {
 518              		.loc 1 102 3 is_stmt 1 view .LVU194
 102:Core/Src/fmc.c ****   {
 519              		.loc 1 102 7 is_stmt 0 view .LVU195
 520 008e 6946     		mov	r1, sp
 521 0090 FFF7FEFF 		bl	HAL_SDRAM_Init
 522              	.LVL15:
 102:Core/Src/fmc.c ****   {
 523              		.loc 1 102 6 view .LVU196
ARM GAS  /tmp/ccc8IVLN.s 			page 19


 524 0094 28B9     		cbnz	r0, .L21
 525              	.L16:
 110:Core/Src/fmc.c **** 
 526              		.loc 1 110 1 view .LVU197
 527 0096 0FB0     		add	sp, sp, #60
 528              	.LCFI7:
 529              		.cfi_remember_state
 530              		.cfi_def_cfa_offset 4
 531              		@ sp needed
 532 0098 5DF804FB 		ldr	pc, [sp], #4
 533              	.L20:
 534              	.LCFI8:
 535              		.cfi_restore_state
  76:Core/Src/fmc.c ****   }
 536              		.loc 1 76 5 is_stmt 1 view .LVU198
 537 009c FFF7FEFF 		bl	Error_Handler
 538              	.LVL16:
 539 00a0 DCE7     		b	.L17
 540              	.L21:
 104:Core/Src/fmc.c ****   }
 541              		.loc 1 104 5 view .LVU199
 542 00a2 FFF7FEFF 		bl	Error_Handler
 543              	.LVL17:
 110:Core/Src/fmc.c **** 
 544              		.loc 1 110 1 is_stmt 0 view .LVU200
 545 00a6 F6E7     		b	.L16
 546              	.L23:
 547              		.align	2
 548              	.L22:
 549 00a8 00000000 		.word	hsram1
 550 00ac 00400052 		.word	1375748096
 551 00b0 00000000 		.word	hsdram1
 552 00b4 40410052 		.word	1375748416
 553              		.cfi_endproc
 554              	.LFE144:
 556              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 557              		.align	1
 558              		.global	HAL_SRAM_MspInit
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 562              		.fpu fpv5-d16
 564              	HAL_SRAM_MspInit:
 565              	.LVL18:
 566              	.LFB146:
 236:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 567              		.loc 1 236 54 is_stmt 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 236:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 571              		.loc 1 236 54 is_stmt 0 view .LVU202
 572 0000 08B5     		push	{r3, lr}
 573              	.LCFI9:
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 3, -8
 576              		.cfi_offset 14, -4
ARM GAS  /tmp/ccc8IVLN.s 			page 20


 240:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 577              		.loc 1 240 3 is_stmt 1 view .LVU203
 578 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 579              	.LVL19:
 244:Core/Src/fmc.c **** 
 580              		.loc 1 244 1 is_stmt 0 view .LVU204
 581 0006 08BD     		pop	{r3, pc}
 582              		.cfi_endproc
 583              	.LFE146:
 585              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 586              		.align	1
 587              		.global	HAL_SDRAM_MspInit
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 591              		.fpu fpv5-d16
 593              	HAL_SDRAM_MspInit:
 594              	.LVL20:
 595              	.LFB147:
 246:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 596              		.loc 1 246 57 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 246:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 600              		.loc 1 246 57 is_stmt 0 view .LVU206
 601 0000 08B5     		push	{r3, lr}
 602              	.LCFI10:
 603              		.cfi_def_cfa_offset 8
 604              		.cfi_offset 3, -8
 605              		.cfi_offset 14, -4
 250:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 606              		.loc 1 250 3 is_stmt 1 view .LVU207
 607 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 608              	.LVL21:
 254:Core/Src/fmc.c **** 
 609              		.loc 1 254 1 is_stmt 0 view .LVU208
 610 0006 08BD     		pop	{r3, pc}
 611              		.cfi_endproc
 612              	.LFE147:
 614              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 615              		.align	1
 616              		.global	HAL_SRAM_MspDeInit
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu fpv5-d16
 622              	HAL_SRAM_MspDeInit:
 623              	.LVL22:
 624              	.LFB149:
 324:Core/Src/fmc.c **** 
 325:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 625              		.loc 1 325 56 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		.loc 1 325 56 is_stmt 0 view .LVU210
ARM GAS  /tmp/ccc8IVLN.s 			page 21


 630 0000 08B5     		push	{r3, lr}
 631              	.LCFI11:
 632              		.cfi_def_cfa_offset 8
 633              		.cfi_offset 3, -8
 634              		.cfi_offset 14, -4
 326:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 327:Core/Src/fmc.c **** 
 328:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 329:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 635              		.loc 1 329 3 is_stmt 1 view .LVU211
 636 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 637              	.LVL23:
 330:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 331:Core/Src/fmc.c **** 
 332:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 333:Core/Src/fmc.c **** }
 638              		.loc 1 333 1 is_stmt 0 view .LVU212
 639 0006 08BD     		pop	{r3, pc}
 640              		.cfi_endproc
 641              	.LFE149:
 643              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 644              		.align	1
 645              		.global	HAL_SDRAM_MspDeInit
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 649              		.fpu fpv5-d16
 651              	HAL_SDRAM_MspDeInit:
 652              	.LVL24:
 653              	.LFB150:
 334:Core/Src/fmc.c **** 
 335:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 654              		.loc 1 335 59 is_stmt 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              		.loc 1 335 59 is_stmt 0 view .LVU214
 659 0000 08B5     		push	{r3, lr}
 660              	.LCFI12:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 3, -8
 663              		.cfi_offset 14, -4
 336:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 337:Core/Src/fmc.c **** 
 338:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 339:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 664              		.loc 1 339 3 is_stmt 1 view .LVU215
 665 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 666              	.LVL25:
 340:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 341:Core/Src/fmc.c **** 
 342:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 343:Core/Src/fmc.c **** }
 667              		.loc 1 343 1 is_stmt 0 view .LVU216
 668 0006 08BD     		pop	{r3, pc}
 669              		.cfi_endproc
 670              	.LFE150:
ARM GAS  /tmp/ccc8IVLN.s 			page 22


 672              		.comm	hsdram1,52,4
 673              		.comm	hsram1,76,4
 674              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 675              		.align	2
 676              		.set	.LANCHOR1,. + 0
 679              	FMC_DeInitialized:
 680 0000 00000000 		.space	4
 681              		.section	.bss.FMC_Initialized,"aw",%nobits
 682              		.align	2
 683              		.set	.LANCHOR0,. + 0
 686              	FMC_Initialized:
 687 0000 00000000 		.space	4
 688              		.text
 689              	.Letext0:
 690              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 691              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 692              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 693              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 694              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 695              		.file 7 "/usr/include/newlib/sys/_types.h"
 696              		.file 8 "/usr/include/newlib/sys/reent.h"
 697              		.file 9 "/usr/include/newlib/sys/lock.h"
 698              		.file 10 "/usr/include/newlib/math.h"
 699              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 700              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 701              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 702              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 703              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 704              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 705              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 706              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 707              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 708              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 709              		.file 21 "Core/Inc/fmc.h"
 710              		.file 22 "Core/Inc/main.h"
 711              		.file 23 "<built-in>"
ARM GAS  /tmp/ccc8IVLN.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fmc.c
     /tmp/ccc8IVLN.s:17     .text.HAL_FMC_MspInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:24     .text.HAL_FMC_MspInit:0000000000000000 HAL_FMC_MspInit
     /tmp/ccc8IVLN.s:251    .text.HAL_FMC_MspInit:00000000000000f0 $d
     /tmp/ccc8IVLN.s:262    .text.HAL_FMC_MspDeInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:268    .text.HAL_FMC_MspDeInit:0000000000000000 HAL_FMC_MspDeInit
     /tmp/ccc8IVLN.s:328    .text.HAL_FMC_MspDeInit:0000000000000050 $d
     /tmp/ccc8IVLN.s:339    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/ccc8IVLN.s:346    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/ccc8IVLN.s:549    .text.MX_FMC_Init:00000000000000a8 $d
                            *COM*:000000000000004c hsram1
                            *COM*:0000000000000034 hsdram1
     /tmp/ccc8IVLN.s:557    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:564    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/ccc8IVLN.s:586    .text.HAL_SDRAM_MspInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:593    .text.HAL_SDRAM_MspInit:0000000000000000 HAL_SDRAM_MspInit
     /tmp/ccc8IVLN.s:615    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:622    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/ccc8IVLN.s:644    .text.HAL_SDRAM_MspDeInit:0000000000000000 $t
     /tmp/ccc8IVLN.s:651    .text.HAL_SDRAM_MspDeInit:0000000000000000 HAL_SDRAM_MspDeInit
     /tmp/ccc8IVLN.s:675    .bss.FMC_DeInitialized:0000000000000000 $d
     /tmp/ccc8IVLN.s:679    .bss.FMC_DeInitialized:0000000000000000 FMC_DeInitialized
     /tmp/ccc8IVLN.s:682    .bss.FMC_Initialized:0000000000000000 $d
     /tmp/ccc8IVLN.s:686    .bss.FMC_Initialized:0000000000000000 FMC_Initialized

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
HAL_SDRAM_Init
