`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08.10.2026 15:32:13
// Design Name: 
// Module Name: register_file
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module register_file(reset, clk, rs1_sel, rs2_sel, rd_sel, wb_data, reg_write, rs1_data, rs2_data);
input  logic        reset, clk;
input  logic [4:0]  rs1_sel, rs2_sel, rd_sel;
input  logic [31:0] wb_data;
input  logic        reg_write;
output logic [31:0] rs1_data, rs2_data;

logic [31:0] register [31:0];
integer i;

// read logic (x0 always reads as 0)
always_comb begin
    rs1_data = (rs1_sel == 5'b0) ? 32'b0 : register[rs1_sel];
    rs2_data = (rs2_sel == 5'b0) ? 32'b0 : register[rs2_sel];
end

// write logic, asynchronous active-high reset
always_ff @(posedge clk or posedge reset) begin
    if (reset) begin
        for (i = 0; i < 32; i = i + 1)
            register[i] <= 32'b0;
    end else begin
        if ((rd_sel != 5'b0) && reg_write)
            register[rd_sel] <= wb_data;
    end
end
endmodule

