
coneTesteMotores.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f98  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08008138  08008138  00009138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084c4  080084c4  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084c4  080084c4  000094c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084cc  080084cc  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084cc  080084cc  000094cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084d0  080084d0  000094d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080084d4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004368  20000060  08008534  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200043c8  08008534  0000a3c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e47  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038b4  00000000  00000000  00020ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00024790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f32  00000000  00000000  00025b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191aa  00000000  00000000  00026a6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f84  00000000  00000000  0003fc14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000985d3  00000000  00000000  00055b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee16b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005694  00000000  00000000  000ee1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000f3844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008120 	.word	0x08008120

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008120 	.word	0x08008120

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	4b10      	ldr	r3, [pc, #64]	@ (8000628 <MX_DMA_Init+0x4c>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000628 <MX_DMA_Init+0x4c>)
 80005ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000628 <MX_DMA_Init+0x4c>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80005fe:	2200      	movs	r2, #0
 8000600:	2105      	movs	r1, #5
 8000602:	2010      	movs	r0, #16
 8000604:	f001 f8c0 	bl	8001788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000608:	2010      	movs	r0, #16
 800060a:	f001 f8d9 	bl	80017c0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800060e:	2200      	movs	r2, #0
 8000610:	2105      	movs	r1, #5
 8000612:	2011      	movs	r0, #17
 8000614:	f001 f8b8 	bl	8001788 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000618:	2011      	movs	r0, #17
 800061a:	f001 f8d1 	bl	80017c0 <HAL_NVIC_EnableIRQ>

}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40023800 	.word	0x40023800

0800062c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
return 0;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
	...

0800064c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800064c:	b480      	push	{r7}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	4a07      	ldr	r2, [pc, #28]	@ (8000678 <vApplicationGetIdleTaskMemory+0x2c>)
 800065c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	4a06      	ldr	r2, [pc, #24]	@ (800067c <vApplicationGetIdleTaskMemory+0x30>)
 8000662:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	2280      	movs	r2, #128	@ 0x80
 8000668:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	20000080 	.word	0x20000080
 800067c:	2000012c 	.word	0x2000012c

08000680 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000680:	b5b0      	push	{r4, r5, r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000686:	4b0a      	ldr	r3, [pc, #40]	@ (80006b0 <MX_FREERTOS_Init+0x30>)
 8000688:	1d3c      	adds	r4, r7, #4
 800068a:	461d      	mov	r5, r3
 800068c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000690:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000694:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f004 f874 	bl	800478a <osThreadCreate>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a03      	ldr	r2, [pc, #12]	@ (80006b4 <MX_FREERTOS_Init+0x34>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006a8:	bf00      	nop
 80006aa:	3720      	adds	r7, #32
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bdb0      	pop	{r4, r5, r7, pc}
 80006b0:	08008144 	.word	0x08008144
 80006b4:	2000007c 	.word	0x2000007c

080006b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f004 f8ae 	bl	8004822 <osDelay>
 80006c6:	e7fb      	b.n	80006c0 <StartDefaultTask+0x8>

080006c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <MX_GPIO_Init+0xc8>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000790 <MX_GPIO_Init+0xc8>)
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b28      	ldr	r3, [pc, #160]	@ (8000790 <MX_GPIO_Init+0xc8>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0304 	and.w	r3, r3, #4
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <MX_GPIO_Init+0xc8>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a23      	ldr	r2, [pc, #140]	@ (8000790 <MX_GPIO_Init+0xc8>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b21      	ldr	r3, [pc, #132]	@ (8000790 <MX_GPIO_Init+0xc8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	603b      	str	r3, [r7, #0]
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_GPIO_Init+0xc8>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	4a1c      	ldr	r2, [pc, #112]	@ (8000790 <MX_GPIO_Init+0xc8>)
 8000720:	f043 0302 	orr.w	r3, r3, #2
 8000724:	6313      	str	r3, [r2, #48]	@ 0x30
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_GPIO_Init+0xc8>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	f003 0302 	and.w	r3, r3, #2
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000738:	4816      	ldr	r0, [pc, #88]	@ (8000794 <MX_GPIO_Init+0xcc>)
 800073a:	f001 fd4f 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_4_Pin|OUT_3_Pin|OUT_1_Pin|OUT_2_Pin, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	f241 4103 	movw	r1, #5123	@ 0x1403
 8000744:	4814      	ldr	r0, [pc, #80]	@ (8000798 <MX_GPIO_Init+0xd0>)
 8000746:	f001 fd49 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800074a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800074e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000750:	2301      	movs	r3, #1
 8000752:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	2300      	movs	r3, #0
 800075a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800075c:	f107 030c 	add.w	r3, r7, #12
 8000760:	4619      	mov	r1, r3
 8000762:	480c      	ldr	r0, [pc, #48]	@ (8000794 <MX_GPIO_Init+0xcc>)
 8000764:	f001 fbb6 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_4_Pin OUT_3_Pin OUT_1_Pin OUT_2_Pin */
  GPIO_InitStruct.Pin = OUT_4_Pin|OUT_3_Pin|OUT_1_Pin|OUT_2_Pin;
 8000768:	f241 4303 	movw	r3, #5123	@ 0x1403
 800076c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076e:	2301      	movs	r3, #1
 8000770:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077a:	f107 030c 	add.w	r3, r7, #12
 800077e:	4619      	mov	r1, r3
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_GPIO_Init+0xd0>)
 8000782:	f001 fba7 	bl	8001ed4 <HAL_GPIO_Init>

}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800
 8000794:	40020800 	.word	0x40020800
 8000798:	40020400 	.word	0x40020400

0800079c <uart2_write_blocking_it>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart2_write_blocking_it(const uint8_t *data, uint16_t len, TickType_t timeoutTicks)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	460b      	mov	r3, r1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	817b      	strh	r3, [r7, #10]
    if (data == NULL || len == 0) return;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d030      	beq.n	8000812 <uart2_write_blocking_it+0x76>
 80007b0:	897b      	ldrh	r3, [r7, #10]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d02d      	beq.n	8000812 <uart2_write_blocking_it+0x76>
    if (mtx_uart2_tx == NULL || sem_uart2_tx == NULL) return;
 80007b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000824 <uart2_write_blocking_it+0x88>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d02b      	beq.n	8000816 <uart2_write_blocking_it+0x7a>
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <uart2_write_blocking_it+0x8c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d027      	beq.n	8000816 <uart2_write_blocking_it+0x7a>

    if (xSemaphoreTake(mtx_uart2_tx, timeoutTicks) != pdTRUE) return;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <uart2_write_blocking_it+0x88>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 fcfd 	bl	80051cc <xQueueSemaphoreTake>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d120      	bne.n	800081a <uart2_write_blocking_it+0x7e>

    // garante semáforo "vazio" antes de iniciar TX
    (void)xSemaphoreTake(sem_uart2_tx, 0);
 80007d8:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <uart2_write_blocking_it+0x8c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f004 fcf4 	bl	80051cc <xQueueSemaphoreTake>

    if (HAL_UART_Transmit_IT(&huart2, (uint8_t*)data, len) == HAL_OK)
 80007e4:	897b      	ldrh	r3, [r7, #10]
 80007e6:	461a      	mov	r2, r3
 80007e8:	68f9      	ldr	r1, [r7, #12]
 80007ea:	4810      	ldr	r0, [pc, #64]	@ (800082c <uart2_write_blocking_it+0x90>)
 80007ec:	f003 f854 	bl	8003898 <HAL_UART_Transmit_IT>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d105      	bne.n	8000802 <uart2_write_blocking_it+0x66>
    {
        (void)xSemaphoreTake(sem_uart2_tx, timeoutTicks);
 80007f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <uart2_write_blocking_it+0x8c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	6879      	ldr	r1, [r7, #4]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f004 fce5 	bl	80051cc <xQueueSemaphoreTake>
    }

    xSemaphoreGive(mtx_uart2_tx);
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <uart2_write_blocking_it+0x88>)
 8000804:	6818      	ldr	r0, [r3, #0]
 8000806:	2300      	movs	r3, #0
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	f004 f9cc 	bl	8004ba8 <xQueueGenericSend>
 8000810:	e004      	b.n	800081c <uart2_write_blocking_it+0x80>
    if (data == NULL || len == 0) return;
 8000812:	bf00      	nop
 8000814:	e002      	b.n	800081c <uart2_write_blocking_it+0x80>
    if (mtx_uart2_tx == NULL || sem_uart2_tx == NULL) return;
 8000816:	bf00      	nop
 8000818:	e000      	b.n	800081c <uart2_write_blocking_it+0x80>
    if (xSemaphoreTake(mtx_uart2_tx, timeoutTicks) != pdTRUE) return;
 800081a:	bf00      	nop
}
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000338 	.word	0x20000338
 8000828:	20000334 	.word	0x20000334
 800082c:	20000418 	.word	0x20000418

08000830 <uart2_write_str>:

static void uart2_write_str(const char *s)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    uart2_write_blocking_it((const uint8_t*)s, (uint16_t)strlen(s), pdMS_TO_TICKS(UART_TX_TIMEOUT_MS));
 8000838:	6878      	ldr	r0, [r7, #4]
 800083a:	f7ff fcdb 	bl	80001f4 <strlen>
 800083e:	4603      	mov	r3, r0
 8000840:	b29b      	uxth	r3, r3
 8000842:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000846:	4619      	mov	r1, r3
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f7ff ffa7 	bl	800079c <uart2_write_blocking_it>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART2) return;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a0e      	ldr	r2, [pc, #56]	@ (80008a0 <HAL_UART_TxCpltCallback+0x48>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d115      	bne.n	8000896 <HAL_UART_TxCpltCallback+0x3e>

    BaseType_t hpw = pdFALSE;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(sem_uart2_tx, &hpw);
 800086e:	4b0d      	ldr	r3, [pc, #52]	@ (80008a4 <HAL_UART_TxCpltCallback+0x4c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f107 020c 	add.w	r2, r7, #12
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f004 fb35 	bl	8004ee8 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(hpw);
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d009      	beq.n	8000898 <HAL_UART_TxCpltCallback+0x40>
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <HAL_UART_TxCpltCallback+0x50>)
 8000886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	f3bf 8f4f 	dsb	sy
 8000890:	f3bf 8f6f 	isb	sy
 8000894:	e000      	b.n	8000898 <HAL_UART_TxCpltCallback+0x40>
    if (huart->Instance != USART2) return;
 8000896:	bf00      	nop
}
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40004400 	.word	0x40004400
 80008a4:	20000334 	.word	0x20000334
 80008a8:	e000ed04 	.word	0xe000ed04

080008ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART2) return;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a12      	ldr	r2, [pc, #72]	@ (8000904 <HAL_UART_RxCpltCallback+0x58>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d11e      	bne.n	80008fc <HAL_UART_RxCpltCallback+0x50>

    BaseType_t hpw = pdFALSE;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
    if (q_uart2_rx != NULL)
 80008c2:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <HAL_UART_RxCpltCallback+0x5c>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d007      	beq.n	80008da <HAL_UART_RxCpltCallback+0x2e>
    {
        xQueueSendFromISR(q_uart2_rx, &uart2_rx_byte, &hpw);
 80008ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <HAL_UART_RxCpltCallback+0x5c>)
 80008cc:	6818      	ldr	r0, [r3, #0]
 80008ce:	f107 020c 	add.w	r2, r7, #12
 80008d2:	2300      	movs	r3, #0
 80008d4:	490d      	ldr	r1, [pc, #52]	@ (800090c <HAL_UART_RxCpltCallback+0x60>)
 80008d6:	f004 fa69 	bl	8004dac <xQueueGenericSendFromISR>
    }

    // rearma recepção de 1 byte
    (void)HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
 80008da:	2201      	movs	r2, #1
 80008dc:	490b      	ldr	r1, [pc, #44]	@ (800090c <HAL_UART_RxCpltCallback+0x60>)
 80008de:	480c      	ldr	r0, [pc, #48]	@ (8000910 <HAL_UART_RxCpltCallback+0x64>)
 80008e0:	f003 f810 	bl	8003904 <HAL_UART_Receive_IT>
    portYIELD_FROM_ISR(hpw);
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d009      	beq.n	80008fe <HAL_UART_RxCpltCallback+0x52>
 80008ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <HAL_UART_RxCpltCallback+0x68>)
 80008ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	f3bf 8f4f 	dsb	sy
 80008f6:	f3bf 8f6f 	isb	sy
 80008fa:	e000      	b.n	80008fe <HAL_UART_RxCpltCallback+0x52>
    if (huart->Instance != USART2) return;
 80008fc:	bf00      	nop
}
 80008fe:	3710      	adds	r7, #16
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40004400 	.word	0x40004400
 8000908:	20000330 	.word	0x20000330
 800090c:	2000032c 	.word	0x2000032c
 8000910:	20000418 	.word	0x20000418
 8000914:	e000ed04 	.word	0xe000ed04

08000918 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART2) return;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a06      	ldr	r2, [pc, #24]	@ (8000940 <HAL_UART_ErrorCallback+0x28>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d105      	bne.n	8000936 <HAL_UART_ErrorCallback+0x1e>
    // rearma RX em caso de erro
    (void)HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
 800092a:	2201      	movs	r2, #1
 800092c:	4905      	ldr	r1, [pc, #20]	@ (8000944 <HAL_UART_ErrorCallback+0x2c>)
 800092e:	4806      	ldr	r0, [pc, #24]	@ (8000948 <HAL_UART_ErrorCallback+0x30>)
 8000930:	f002 ffe8 	bl	8003904 <HAL_UART_Receive_IT>
 8000934:	e000      	b.n	8000938 <HAL_UART_ErrorCallback+0x20>
    if (huart->Instance != USART2) return;
 8000936:	bf00      	nop
}
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40004400 	.word	0x40004400
 8000944:	2000032c 	.word	0x2000032c
 8000948:	20000418 	.word	0x20000418

0800094c <motors_safe_off_pins>:

// ===== Motor helpers (TIM3 CH1/CH2 + pinos OUT_1..OUT_4) =====
static void motors_safe_off_pins(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, OUT_1_Pin, GPIO_PIN_RESET);
 8000950:	2200      	movs	r2, #0
 8000952:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000956:	480a      	ldr	r0, [pc, #40]	@ (8000980 <motors_safe_off_pins+0x34>)
 8000958:	f001 fc40 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_2_Pin, GPIO_PIN_RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000962:	4807      	ldr	r0, [pc, #28]	@ (8000980 <motors_safe_off_pins+0x34>)
 8000964:	f001 fc3a 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_3_Pin, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2102      	movs	r1, #2
 800096c:	4804      	ldr	r0, [pc, #16]	@ (8000980 <motors_safe_off_pins+0x34>)
 800096e:	f001 fc35 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_4_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2101      	movs	r1, #1
 8000976:	4802      	ldr	r0, [pc, #8]	@ (8000980 <motors_safe_off_pins+0x34>)
 8000978:	f001 fc30 	bl	80021dc <HAL_GPIO_WritePin>
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40020400 	.word	0x40020400

08000984 <motors_forward_pins>:

static void motors_forward_pins(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, OUT_3_Pin, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2102      	movs	r1, #2
 800098c:	480a      	ldr	r0, [pc, #40]	@ (80009b8 <motors_forward_pins+0x34>)
 800098e:	f001 fc25 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_4_Pin, GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	2101      	movs	r1, #1
 8000996:	4808      	ldr	r0, [pc, #32]	@ (80009b8 <motors_forward_pins+0x34>)
 8000998:	f001 fc20 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_1_Pin, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009a2:	4805      	ldr	r0, [pc, #20]	@ (80009b8 <motors_forward_pins+0x34>)
 80009a4:	f001 fc1a 	bl	80021dc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, OUT_2_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009ae:	4802      	ldr	r0, [pc, #8]	@ (80009b8 <motors_forward_pins+0x34>)
 80009b0:	f001 fc14 	bl	80021dc <HAL_GPIO_WritePin>
}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40020400 	.word	0x40020400

080009bc <motors_set_pwm_ccr>:

static void motors_set_pwm_ccr(uint32_t ccr)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim3);
 80009c4:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <motors_set_pwm_ccr+0x38>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009ca:	60fb      	str	r3, [r7, #12]

    // Garante CCR válido (não pode ser maior que ARR)
    if (ccr > arr) ccr = arr;
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d901      	bls.n	80009d8 <motors_set_pwm_ccr+0x1c>
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	607b      	str	r3, [r7, #4]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ccr);
 80009d8:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <motors_set_pwm_ccr+0x38>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	687a      	ldr	r2, [r7, #4]
 80009de:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ccr);
 80009e0:	4b04      	ldr	r3, [pc, #16]	@ (80009f4 <motors_set_pwm_ccr+0x38>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80009e8:	bf00      	nop
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	200003d0 	.word	0x200003d0

080009f8 <motors_off>:


static void motors_off(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
    motors_set_pwm_ccr(0);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff ffdd 	bl	80009bc <motors_set_pwm_ccr>
    motors_safe_off_pins();
 8000a02:	f7ff ffa3 	bl	800094c <motors_safe_off_pins>
    motor_enabled = 0;
 8000a06:	4b02      	ldr	r3, [pc, #8]	@ (8000a10 <motors_off+0x18>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000380 	.word	0x20000380

08000a14 <motors_on>:

static void motors_on(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
    motors_forward_pins();
 8000a18:	f7ff ffb4 	bl	8000984 <motors_forward_pins>
    motors_set_pwm_ccr(MOTOR_PWM_CCR_FIXED);
 8000a1c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000a20:	f7ff ffcc 	bl	80009bc <motors_set_pwm_ccr>
    motor_enabled = 1;
 8000a24:	4b02      	ldr	r3, [pc, #8]	@ (8000a30 <motors_on+0x1c>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	701a      	strb	r2, [r3, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000380 	.word	0x20000380

08000a34 <print_help>:

// ===== Console command handler =====
static void print_help(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
    uart2_write_str(
 8000a38:	4802      	ldr	r0, [pc, #8]	@ (8000a44 <print_help+0x10>)
 8000a3a:	f7ff fef9 	bl	8000830 <uart2_write_str>
#if (configGENERATE_RUN_TIME_STATS == 1)
        "  runtime  - runtime stats\r\n"
#endif
        "\r\n"
    );
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	08008160 	.word	0x08008160

08000a48 <handle_line>:

static void handle_line(const char *line)
{
 8000a48:	b5b0      	push	{r4, r5, r7, lr}
 8000a4a:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 8000a4e:	af04      	add	r7, sp, #16
 8000a50:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000a54:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000a58:	6018      	str	r0, [r3, #0]
    // normaliza: remove espaços e lower->upper
    char cmd[CMD_LINE_MAX];
    size_t k = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
    for (size_t i = 0; line[i] && k < sizeof(cmd)-1; i++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8000a66:	e03e      	b.n	8000ae6 <handle_line+0x9e>
    {
        if (isspace((unsigned char)line[i])) continue;
 8000a68:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000a6c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000a76:	4413      	add	r3, r2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	4a84      	ldr	r2, [pc, #528]	@ (8000c90 <handle_line+0x248>)
 8000a7e:	4413      	add	r3, r2
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	f003 0308 	and.w	r3, r3, #8
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d127      	bne.n	8000ada <handle_line+0x92>
        cmd[k++] = (char)toupper((unsigned char)line[i]);
 8000a8a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000a8e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000a98:	4413      	add	r3, r2
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257
 8000aa0:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	4a7a      	ldr	r2, [pc, #488]	@ (8000c90 <handle_line+0x248>)
 8000aa8:	4413      	add	r3, r2
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	f003 0303 	and.w	r3, r3, #3
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d104      	bne.n	8000abe <handle_line+0x76>
 8000ab4:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8000ab8:	f1a3 0220 	sub.w	r2, r3, #32
 8000abc:	e001      	b.n	8000ac2 <handle_line+0x7a>
 8000abe:	f897 2257 	ldrb.w	r2, [r7, #599]	@ 0x257
 8000ac2:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8000ac6:	1c59      	adds	r1, r3, #1
 8000ac8:	f8c7 125c 	str.w	r1, [r7, #604]	@ 0x25c
 8000acc:	b2d2      	uxtb	r2, r2
 8000ace:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000ad2:	443b      	add	r3, r7
 8000ad4:	f803 2c58 	strb.w	r2, [r3, #-88]
 8000ad8:	e000      	b.n	8000adc <handle_line+0x94>
        if (isspace((unsigned char)line[i])) continue;
 8000ada:	bf00      	nop
    for (size_t i = 0; line[i] && k < sizeof(cmd)-1; i++)
 8000adc:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8000ae6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000aea:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <handle_line+0xbc>
 8000afc:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8000b00:	2b3e      	cmp	r3, #62	@ 0x3e
 8000b02:	d9b1      	bls.n	8000a68 <handle_line+0x20>
    }
    cmd[k] = 0;
 8000b04:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8000b08:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8000b0c:	4413      	add	r3, r2
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]

    if (strcmp(cmd, "HELP") == 0) { print_help(); return; }
 8000b12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b16:	495f      	ldr	r1, [pc, #380]	@ (8000c94 <handle_line+0x24c>)
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fb61 	bl	80001e0 <strcmp>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d102      	bne.n	8000b2a <handle_line+0xe2>
 8000b24:	f7ff ff86 	bl	8000a34 <print_help>
 8000b28:	e0ad      	b.n	8000c86 <handle_line+0x23e>
    if (strcmp(cmd, "CLEAR") == 0) { uart2_write_str("\033c"); return; }
 8000b2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b2e:	495a      	ldr	r1, [pc, #360]	@ (8000c98 <handle_line+0x250>)
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fb55 	bl	80001e0 <strcmp>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d103      	bne.n	8000b44 <handle_line+0xfc>
 8000b3c:	4857      	ldr	r0, [pc, #348]	@ (8000c9c <handle_line+0x254>)
 8000b3e:	f7ff fe77 	bl	8000830 <uart2_write_str>
 8000b42:	e0a0      	b.n	8000c86 <handle_line+0x23e>

    if (strcmp(cmd, "ON") == 0) { motors_on(); uart2_write_str("OK ON\r\n"); return; }
 8000b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b48:	4955      	ldr	r1, [pc, #340]	@ (8000ca0 <handle_line+0x258>)
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fb48 	bl	80001e0 <strcmp>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d105      	bne.n	8000b62 <handle_line+0x11a>
 8000b56:	f7ff ff5d 	bl	8000a14 <motors_on>
 8000b5a:	4852      	ldr	r0, [pc, #328]	@ (8000ca4 <handle_line+0x25c>)
 8000b5c:	f7ff fe68 	bl	8000830 <uart2_write_str>
 8000b60:	e091      	b.n	8000c86 <handle_line+0x23e>
    if (strcmp(cmd, "OFF") == 0) { motors_off(); uart2_write_str("OK OFF\r\n"); return; }
 8000b62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b66:	4950      	ldr	r1, [pc, #320]	@ (8000ca8 <handle_line+0x260>)
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff fb39 	bl	80001e0 <strcmp>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d105      	bne.n	8000b80 <handle_line+0x138>
 8000b74:	f7ff ff40 	bl	80009f8 <motors_off>
 8000b78:	484c      	ldr	r0, [pc, #304]	@ (8000cac <handle_line+0x264>)
 8000b7a:	f7ff fe59 	bl	8000830 <uart2_write_str>
 8000b7e:	e082      	b.n	8000c86 <handle_line+0x23e>
    if (strcmp(cmd, "STATUS") == 0)
 8000b80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000b84:	494a      	ldr	r1, [pc, #296]	@ (8000cb0 <handle_line+0x268>)
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fb2a 	bl	80001e0 <strcmp>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d12a      	bne.n	8000be8 <handle_line+0x1a0>
    {
        char b[160];

        uint32_t arr  = __HAL_TIM_GET_AUTORELOAD(&htim3);
 8000b92:	4b48      	ldr	r3, [pc, #288]	@ (8000cb4 <handle_line+0x26c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b98:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
        uint32_t ccr1 = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_1);
 8000b9c:	4b45      	ldr	r3, [pc, #276]	@ (8000cb4 <handle_line+0x26c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba2:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
        uint32_t ccr2 = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2);
 8000ba6:	4b43      	ldr	r3, [pc, #268]	@ (8000cb4 <handle_line+0x26c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bac:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

        snprintf(b, sizeof(b),
 8000bb0:	4b41      	ldr	r3, [pc, #260]	@ (8000cb8 <handle_line+0x270>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	f107 0008 	add.w	r0, r7, #8
 8000bba:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 8000bbe:	9303      	str	r3, [sp, #12]
 8000bc0:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000bc4:	9302      	str	r3, [sp, #8]
 8000bc6:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8000bca:	9301      	str	r3, [sp, #4]
 8000bcc:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000bd0:	9300      	str	r3, [sp, #0]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	4a39      	ldr	r2, [pc, #228]	@ (8000cbc <handle_line+0x274>)
 8000bd6:	21a0      	movs	r1, #160	@ 0xa0
 8000bd8:	f006 fd66 	bl	80076a8 <sniprintf>
                 (unsigned long)MOTOR_PWM_CCR_FIXED,
                 (unsigned long)arr,
                 (unsigned long)ccr1,
                 (unsigned long)ccr2);

        uart2_write_str(b);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fe25 	bl	8000830 <uart2_write_str>
 8000be6:	e04e      	b.n	8000c86 <handle_line+0x23e>
        return;
    }

#if (configUSE_TRACE_FACILITY == 1) && (configUSE_STATS_FORMATTING_FUNCTIONS == 1)
    if (strcmp(cmd, "TASKS") == 0)
 8000be8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000bec:	4934      	ldr	r1, [pc, #208]	@ (8000cc0 <handle_line+0x278>)
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff faf6 	bl	80001e0 <strcmp>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d11c      	bne.n	8000c34 <handle_line+0x1ec>
    {
        char out[512];
        strcpy(out, "Name\t\tState Prio Stack Num\r\n");
 8000bfa:	f107 0308 	add.w	r3, r7, #8
 8000bfe:	4a31      	ldr	r2, [pc, #196]	@ (8000cc4 <handle_line+0x27c>)
 8000c00:	461c      	mov	r4, r3
 8000c02:	4615      	mov	r5, r2
 8000c04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c08:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c0c:	c407      	stmia	r4!, {r0, r1, r2}
 8000c0e:	7023      	strb	r3, [r4, #0]
        vTaskList(out + strlen(out));
 8000c10:	f107 0308 	add.w	r3, r7, #8
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff faed 	bl	80001f4 <strlen>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	f107 0308 	add.w	r3, r7, #8
 8000c20:	4413      	add	r3, r2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f005 ff68 	bl	8006af8 <vTaskList>
        uart2_write_str(out);
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fdff 	bl	8000830 <uart2_write_str>
 8000c32:	e028      	b.n	8000c86 <handle_line+0x23e>
        return;
    }
#endif

#if (configGENERATE_RUN_TIME_STATS == 1)
    if (strcmp(cmd, "RUNTIME") == 0)
 8000c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000c38:	4923      	ldr	r1, [pc, #140]	@ (8000cc8 <handle_line+0x280>)
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fad0 	bl	80001e0 <strcmp>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d11c      	bne.n	8000c80 <handle_line+0x238>
    {
        char out[512];
        strcpy(out, "Name\t\tAbs Time\t% Time\r\n");
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	4a20      	ldr	r2, [pc, #128]	@ (8000ccc <handle_line+0x284>)
 8000c4c:	461c      	mov	r4, r3
 8000c4e:	4615      	mov	r5, r2
 8000c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c58:	e884 0003 	stmia.w	r4, {r0, r1}
        vTaskGetRunTimeStats(out + strlen(out));
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fac7 	bl	80001f4 <strlen>
 8000c66:	4602      	mov	r2, r0
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	4413      	add	r3, r2
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f005 ffd8 	bl	8006c24 <vTaskGetRunTimeStats>
        uart2_write_str(out);
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff fdd9 	bl	8000830 <uart2_write_str>
 8000c7e:	e002      	b.n	8000c86 <handle_line+0x23e>
        return;
    }
#endif

    uart2_write_str("ERR (type help)\r\n");
 8000c80:	4813      	ldr	r0, [pc, #76]	@ (8000cd0 <handle_line+0x288>)
 8000c82:	f7ff fdd5 	bl	8000830 <uart2_write_str>
}
 8000c86:	f507 7718 	add.w	r7, r7, #608	@ 0x260
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	08008390 	.word	0x08008390
 8000c94:	0800823c 	.word	0x0800823c
 8000c98:	08008244 	.word	0x08008244
 8000c9c:	0800824c 	.word	0x0800824c
 8000ca0:	08008250 	.word	0x08008250
 8000ca4:	08008254 	.word	0x08008254
 8000ca8:	0800825c 	.word	0x0800825c
 8000cac:	08008260 	.word	0x08008260
 8000cb0:	0800826c 	.word	0x0800826c
 8000cb4:	200003d0 	.word	0x200003d0
 8000cb8:	20000380 	.word	0x20000380
 8000cbc:	08008274 	.word	0x08008274
 8000cc0:	080082a8 	.word	0x080082a8
 8000cc4:	080082b0 	.word	0x080082b0
 8000cc8:	080082d0 	.word	0x080082d0
 8000ccc:	080082d8 	.word	0x080082d8
 8000cd0:	080082f0 	.word	0x080082f0

08000cd4 <shell_task>:

// ===== Tasks =====
static void shell_task(void *arg)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
    (void)arg;

    uart2_write_str("\033cF411 UART2 console ready\r\n");
 8000cdc:	482e      	ldr	r0, [pc, #184]	@ (8000d98 <shell_task+0xc4>)
 8000cde:	f7ff fda7 	bl	8000830 <uart2_write_str>
    print_help();
 8000ce2:	f7ff fea7 	bl	8000a34 <print_help>
    uart2_write_str(">> ");
 8000ce6:	482d      	ldr	r0, [pc, #180]	@ (8000d9c <shell_task+0xc8>)
 8000ce8:	f7ff fda2 	bl	8000830 <uart2_write_str>

    for (;;)
    {
        uint8_t c;
        if (xQueueReceive(q_uart2_rx, &c, portMAX_DELAY) != pdTRUE)
 8000cec:	4b2c      	ldr	r3, [pc, #176]	@ (8000da0 <shell_task+0xcc>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f107 010f 	add.w	r1, r7, #15
 8000cf4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f004 f985 	bl	8005008 <xQueueReceive>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d147      	bne.n	8000d94 <shell_task+0xc0>
            continue;

        // eco (opcional)
        uart2_write_blocking_it(&c, 1, pdMS_TO_TICKS(100));
 8000d04:	f107 030f 	add.w	r3, r7, #15
 8000d08:	2264      	movs	r2, #100	@ 0x64
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fd45 	bl	800079c <uart2_write_blocking_it>

        if (c == '\r' || c == '\n')
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	2b0d      	cmp	r3, #13
 8000d16:	d002      	beq.n	8000d1e <shell_task+0x4a>
 8000d18:	7bfb      	ldrb	r3, [r7, #15]
 8000d1a:	2b0a      	cmp	r3, #10
 8000d1c:	d11a      	bne.n	8000d54 <shell_task+0x80>
        {
            uart2_write_str("\r\n");
 8000d1e:	4821      	ldr	r0, [pc, #132]	@ (8000da4 <shell_task+0xd0>)
 8000d20:	f7ff fd86 	bl	8000830 <uart2_write_str>
            if (cmd_len > 0)
 8000d24:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <shell_task+0xd4>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d00f      	beq.n	8000d4c <shell_task+0x78>
            {
                cmd_line[cmd_len] = 0;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <shell_task+0xd4>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1e      	ldr	r2, [pc, #120]	@ (8000dac <shell_task+0xd8>)
 8000d32:	2100      	movs	r1, #0
 8000d34:	54d1      	strb	r1, [r2, r3]
                handle_line(cmd_line);
 8000d36:	481d      	ldr	r0, [pc, #116]	@ (8000dac <shell_task+0xd8>)
 8000d38:	f7ff fe86 	bl	8000a48 <handle_line>
                cmd_len = 0;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <shell_task+0xd4>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
                memset(cmd_line, 0, sizeof(cmd_line));
 8000d42:	2240      	movs	r2, #64	@ 0x40
 8000d44:	2100      	movs	r1, #0
 8000d46:	4819      	ldr	r0, [pc, #100]	@ (8000dac <shell_task+0xd8>)
 8000d48:	f006 fd06 	bl	8007758 <memset>
            }
            uart2_write_str(">> ");
 8000d4c:	4813      	ldr	r0, [pc, #76]	@ (8000d9c <shell_task+0xc8>)
 8000d4e:	f7ff fd6f 	bl	8000830 <uart2_write_str>
 8000d52:	e020      	b.n	8000d96 <shell_task+0xc2>
        }
        else if (c == 0x7F || c == 0x08) // backspace
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d58:	d002      	beq.n	8000d60 <shell_task+0x8c>
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	2b08      	cmp	r3, #8
 8000d5e:	d10c      	bne.n	8000d7a <shell_task+0xa6>
        {
            if (cmd_len > 0)
 8000d60:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <shell_task+0xd4>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d016      	beq.n	8000d96 <shell_task+0xc2>
            {
                cmd_len--;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <shell_task+0xd4>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000da8 <shell_task+0xd4>)
 8000d70:	6013      	str	r3, [r2, #0]
                uart2_write_str("\b \b");
 8000d72:	480f      	ldr	r0, [pc, #60]	@ (8000db0 <shell_task+0xdc>)
 8000d74:	f7ff fd5c 	bl	8000830 <uart2_write_str>
            if (cmd_len > 0)
 8000d78:	e00d      	b.n	8000d96 <shell_task+0xc2>
            }
        }
        else if (cmd_len < (CMD_LINE_MAX - 1))
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <shell_task+0xd4>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8000d80:	d8b4      	bhi.n	8000cec <shell_task+0x18>
        {
            cmd_line[cmd_len++] = (char)c;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <shell_task+0xd4>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	4907      	ldr	r1, [pc, #28]	@ (8000da8 <shell_task+0xd4>)
 8000d8a:	600a      	str	r2, [r1, #0]
 8000d8c:	7bf9      	ldrb	r1, [r7, #15]
 8000d8e:	4a07      	ldr	r2, [pc, #28]	@ (8000dac <shell_task+0xd8>)
 8000d90:	54d1      	strb	r1, [r2, r3]
 8000d92:	e7ab      	b.n	8000cec <shell_task+0x18>
            continue;
 8000d94:	bf00      	nop
    {
 8000d96:	e7a9      	b.n	8000cec <shell_task+0x18>
 8000d98:	08008304 	.word	0x08008304
 8000d9c:	08008324 	.word	0x08008324
 8000da0:	20000330 	.word	0x20000330
 8000da4:	08008328 	.word	0x08008328
 8000da8:	2000037c 	.word	0x2000037c
 8000dac:	2000033c 	.word	0x2000033c
 8000db0:	0800832c 	.word	0x0800832c

08000db4 <blink_task>:
        }
    }
}

static void blink_task(void *arg)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
    (void)arg;
    TickType_t t = xTaskGetTickCount();
 8000dbc:	f005 f832 	bl	8005e24 <xTaskGetTickCount>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	60fb      	str	r3, [r7, #12]
    for (;;)
    {
        HAL_GPIO_TogglePin(GPIOC, LED_Pin);
 8000dc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dc8:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <blink_task+0x2c>)
 8000dca:	f001 fa20 	bl	800220e <HAL_GPIO_TogglePin>
        vTaskDelayUntil(&t, pdMS_TO_TICKS(200));
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	21c8      	movs	r1, #200	@ 0xc8
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f004 fdef 	bl	80059b8 <vTaskDelayUntil>
        HAL_GPIO_TogglePin(GPIOC, LED_Pin);
 8000dda:	bf00      	nop
 8000ddc:	e7f2      	b.n	8000dc4 <blink_task+0x10>
 8000dde:	bf00      	nop
 8000de0:	40020800 	.word	0x40020800

08000de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dea:	f000 fbd3 	bl	8001594 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dee:	f000 f85d 	bl	8000eac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000df2:	f7ff fc69 	bl	80006c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000df6:	f7ff fbf1 	bl	80005dc <MX_DMA_Init>
  MX_TIM3_Init();
 8000dfa:	f000 fa01 	bl	8001200 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000dfe:	f000 fabf 	bl	8001380 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000e02:	2100      	movs	r1, #0
 8000e04:	481f      	ldr	r0, [pc, #124]	@ (8000e84 <main+0xa0>)
 8000e06:	f001 ffb3 	bl	8002d70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000e0a:	2104      	movs	r1, #4
 8000e0c:	481d      	ldr	r0, [pc, #116]	@ (8000e84 <main+0xa0>)
 8000e0e:	f001 ffaf 	bl	8002d70 <HAL_TIM_PWM_Start>

  motors_off();
 8000e12:	f7ff fdf1 	bl	80009f8 <motors_off>

  q_uart2_rx   = xQueueCreate(RX_QUEUE_LEN, sizeof(uint8_t));
 8000e16:	2200      	movs	r2, #0
 8000e18:	2101      	movs	r1, #1
 8000e1a:	2080      	movs	r0, #128	@ 0x80
 8000e1c:	f003 fe34 	bl	8004a88 <xQueueGenericCreate>
 8000e20:	4603      	mov	r3, r0
 8000e22:	4a19      	ldr	r2, [pc, #100]	@ (8000e88 <main+0xa4>)
 8000e24:	6013      	str	r3, [r2, #0]
  sem_uart2_tx = xSemaphoreCreateBinary();
 8000e26:	2203      	movs	r2, #3
 8000e28:	2100      	movs	r1, #0
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f003 fe2c 	bl	8004a88 <xQueueGenericCreate>
 8000e30:	4603      	mov	r3, r0
 8000e32:	4a16      	ldr	r2, [pc, #88]	@ (8000e8c <main+0xa8>)
 8000e34:	6013      	str	r3, [r2, #0]
  mtx_uart2_tx = xSemaphoreCreateMutex();
 8000e36:	2001      	movs	r0, #1
 8000e38:	f003 fe9e 	bl	8004b78 <xQueueCreateMutex>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	4a14      	ldr	r2, [pc, #80]	@ (8000e90 <main+0xac>)
 8000e40:	6013      	str	r3, [r2, #0]

  HAL_UART_Receive_IT(&huart2, &uart2_rx_byte, 1);
 8000e42:	2201      	movs	r2, #1
 8000e44:	4913      	ldr	r1, [pc, #76]	@ (8000e94 <main+0xb0>)
 8000e46:	4814      	ldr	r0, [pc, #80]	@ (8000e98 <main+0xb4>)
 8000e48:	f002 fd5c 	bl	8003904 <HAL_UART_Receive_IT>

    // CRIE AS TAREFAS AQUI (ANTES DO SCHEDULER)
  xTaskCreate(shell_task, "shell", 512, NULL, 4, NULL);
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	9301      	str	r3, [sp, #4]
 8000e50:	2304      	movs	r3, #4
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	2300      	movs	r3, #0
 8000e56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e5a:	4910      	ldr	r1, [pc, #64]	@ (8000e9c <main+0xb8>)
 8000e5c:	4810      	ldr	r0, [pc, #64]	@ (8000ea0 <main+0xbc>)
 8000e5e:	f004 fc4d 	bl	80056fc <xTaskCreate>
  xTaskCreate(blink_task, "blink", 128, NULL, 1, NULL);
 8000e62:	2300      	movs	r3, #0
 8000e64:	9301      	str	r3, [sp, #4]
 8000e66:	2301      	movs	r3, #1
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	2280      	movs	r2, #128	@ 0x80
 8000e6e:	490d      	ldr	r1, [pc, #52]	@ (8000ea4 <main+0xc0>)
 8000e70:	480d      	ldr	r0, [pc, #52]	@ (8000ea8 <main+0xc4>)
 8000e72:	f004 fc43 	bl	80056fc <xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e76:	f7ff fc03 	bl	8000680 <MX_FREERTOS_Init>
  osKernelStart();
 8000e7a:	f003 fc7f 	bl	800477c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e7e:	bf00      	nop
 8000e80:	e7fd      	b.n	8000e7e <main+0x9a>
 8000e82:	bf00      	nop
 8000e84:	200003d0 	.word	0x200003d0
 8000e88:	20000330 	.word	0x20000330
 8000e8c:	20000334 	.word	0x20000334
 8000e90:	20000338 	.word	0x20000338
 8000e94:	2000032c 	.word	0x2000032c
 8000e98:	20000418 	.word	0x20000418
 8000e9c:	08008330 	.word	0x08008330
 8000ea0:	08000cd5 	.word	0x08000cd5
 8000ea4:	08008338 	.word	0x08008338
 8000ea8:	08000db5 	.word	0x08000db5

08000eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b094      	sub	sp, #80	@ 0x50
 8000eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb2:	f107 0320 	add.w	r3, r7, #32
 8000eb6:	2230      	movs	r2, #48	@ 0x30
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f006 fc4c 	bl	8007758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <SystemClock_Config+0xc8>)
 8000ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed8:	4a26      	ldr	r2, [pc, #152]	@ (8000f74 <SystemClock_Config+0xc8>)
 8000eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee0:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <SystemClock_Config+0xc8>)
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eec:	2300      	movs	r3, #0
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <SystemClock_Config+0xcc>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a20      	ldr	r2, [pc, #128]	@ (8000f78 <SystemClock_Config+0xcc>)
 8000ef6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f78 <SystemClock_Config+0xcc>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f10:	2310      	movs	r3, #16
 8000f12:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f14:	2302      	movs	r3, #2
 8000f16:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f1c:	2308      	movs	r3, #8
 8000f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f20:	2364      	movs	r3, #100	@ 0x64
 8000f22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f24:	2302      	movs	r3, #2
 8000f26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f28:	2304      	movs	r3, #4
 8000f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f2c:	f107 0320 	add.w	r3, r7, #32
 8000f30:	4618      	mov	r0, r3
 8000f32:	f001 f987 	bl	8002244 <HAL_RCC_OscConfig>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f3c:	f000 f830 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f40:	230f      	movs	r3, #15
 8000f42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f44:	2302      	movs	r3, #2
 8000f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f56:	f107 030c 	add.w	r3, r7, #12
 8000f5a:	2103      	movs	r1, #3
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f001 fbe9 	bl	8002734 <HAL_RCC_ClockConfig>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f68:	f000 f81a 	bl	8000fa0 <Error_Handler>
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	3750      	adds	r7, #80	@ 0x50
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40007000 	.word	0x40007000

08000f7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f8e:	f000 fb23 	bl	80015d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40010000 	.word	0x40010000

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <HAL_MspInit+0x54>)
 8000fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fba:	4a11      	ldr	r2, [pc, #68]	@ (8001000 <HAL_MspInit+0x54>)
 8000fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <HAL_MspInit+0x54>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <HAL_MspInit+0x54>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001000 <HAL_MspInit+0x54>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fde:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <HAL_MspInit+0x54>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	210f      	movs	r1, #15
 8000fee:	f06f 0001 	mvn.w	r0, #1
 8000ff2:	f000 fbc9 	bl	8001788 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800

08001004 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08c      	sub	sp, #48	@ 0x30
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800100c:	2300      	movs	r3, #0
 800100e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001010:	2300      	movs	r3, #0
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001014:	2300      	movs	r3, #0
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	4b2e      	ldr	r3, [pc, #184]	@ (80010d4 <HAL_InitTick+0xd0>)
 800101a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101c:	4a2d      	ldr	r2, [pc, #180]	@ (80010d4 <HAL_InitTick+0xd0>)
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6453      	str	r3, [r2, #68]	@ 0x44
 8001024:	4b2b      	ldr	r3, [pc, #172]	@ (80010d4 <HAL_InitTick+0xd0>)
 8001026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001030:	f107 020c 	add.w	r2, r7, #12
 8001034:	f107 0310 	add.w	r3, r7, #16
 8001038:	4611      	mov	r1, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f001 fd5a 	bl	8002af4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001040:	f001 fd44 	bl	8002acc <HAL_RCC_GetPCLK2Freq>
 8001044:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001048:	4a23      	ldr	r2, [pc, #140]	@ (80010d8 <HAL_InitTick+0xd4>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	0c9b      	lsrs	r3, r3, #18
 8001050:	3b01      	subs	r3, #1
 8001052:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <HAL_InitTick+0xd8>)
 8001056:	4a22      	ldr	r2, [pc, #136]	@ (80010e0 <HAL_InitTick+0xdc>)
 8001058:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800105a:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <HAL_InitTick+0xd8>)
 800105c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001060:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001062:	4a1e      	ldr	r2, [pc, #120]	@ (80010dc <HAL_InitTick+0xd8>)
 8001064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001066:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001068:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <HAL_InitTick+0xd8>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106e:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <HAL_InitTick+0xd8>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001074:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <HAL_InitTick+0xd8>)
 8001076:	2200      	movs	r2, #0
 8001078:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800107a:	4818      	ldr	r0, [pc, #96]	@ (80010dc <HAL_InitTick+0xd8>)
 800107c:	f001 fd6c 	bl	8002b58 <HAL_TIM_Base_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001086:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800108a:	2b00      	cmp	r3, #0
 800108c:	d11b      	bne.n	80010c6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800108e:	4813      	ldr	r0, [pc, #76]	@ (80010dc <HAL_InitTick+0xd8>)
 8001090:	f001 fdbc 	bl	8002c0c <HAL_TIM_Base_Start_IT>
 8001094:	4603      	mov	r3, r0
 8001096:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800109a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d111      	bne.n	80010c6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80010a2:	2019      	movs	r0, #25
 80010a4:	f000 fb8c 	bl	80017c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b0f      	cmp	r3, #15
 80010ac:	d808      	bhi.n	80010c0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80010ae:	2200      	movs	r2, #0
 80010b0:	6879      	ldr	r1, [r7, #4]
 80010b2:	2019      	movs	r0, #25
 80010b4:	f000 fb68 	bl	8001788 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010b8:	4a0a      	ldr	r2, [pc, #40]	@ (80010e4 <HAL_InitTick+0xe0>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]
 80010be:	e002      	b.n	80010c6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80010c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3730      	adds	r7, #48	@ 0x30
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800
 80010d8:	431bde83 	.word	0x431bde83
 80010dc:	20000384 	.word	0x20000384
 80010e0:	40010000 	.word	0x40010000
 80010e4:	20000004 	.word	0x20000004

080010e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <NMI_Handler+0x4>

080010f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <HardFault_Handler+0x4>

080010f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <MemManage_Handler+0x4>

08001100 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <BusFault_Handler+0x4>

08001108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <UsageFault_Handler+0x4>

08001110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <DMA1_Stream5_IRQHandler+0x10>)
 8001126:	f000 fc99 	bl	8001a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000460 	.word	0x20000460

08001134 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001138:	4802      	ldr	r0, [pc, #8]	@ (8001144 <DMA1_Stream6_IRQHandler+0x10>)
 800113a:	f000 fc8f 	bl	8001a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200004c0 	.word	0x200004c0

08001148 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800114c:	4802      	ldr	r0, [pc, #8]	@ (8001158 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800114e:	f001 febf 	bl	8002ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000384 	.word	0x20000384

0800115c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001160:	4802      	ldr	r0, [pc, #8]	@ (800116c <USART2_IRQHandler+0x10>)
 8001162:	f002 fbf5 	bl	8003950 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000418 	.word	0x20000418

08001170 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001178:	4a14      	ldr	r2, [pc, #80]	@ (80011cc <_sbrk+0x5c>)
 800117a:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <_sbrk+0x60>)
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001184:	4b13      	ldr	r3, [pc, #76]	@ (80011d4 <_sbrk+0x64>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800118c:	4b11      	ldr	r3, [pc, #68]	@ (80011d4 <_sbrk+0x64>)
 800118e:	4a12      	ldr	r2, [pc, #72]	@ (80011d8 <_sbrk+0x68>)
 8001190:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001192:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <_sbrk+0x64>)
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4413      	add	r3, r2
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	429a      	cmp	r2, r3
 800119e:	d207      	bcs.n	80011b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011a0:	f006 fb40 	bl	8007824 <__errno>
 80011a4:	4603      	mov	r3, r0
 80011a6:	220c      	movs	r2, #12
 80011a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ae:	e009      	b.n	80011c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011b6:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	4a05      	ldr	r2, [pc, #20]	@ (80011d4 <_sbrk+0x64>)
 80011c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011c2:	68fb      	ldr	r3, [r7, #12]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20020000 	.word	0x20020000
 80011d0:	00000400 	.word	0x00000400
 80011d4:	200003cc 	.word	0x200003cc
 80011d8:	200043c8 	.word	0x200043c8

080011dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <SystemInit+0x20>)
 80011e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011e6:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <SystemInit+0x20>)
 80011e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001206:	f107 0320 	add.w	r3, r7, #32
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]
 800121e:	615a      	str	r2, [r3, #20]
 8001220:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001222:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 8001224:	4a27      	ldr	r2, [pc, #156]	@ (80012c4 <MX_TIM3_Init+0xc4>)
 8001226:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001228:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 800122a:	2200      	movs	r2, #0
 800122c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122e:	4b24      	ldr	r3, [pc, #144]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 8001236:	f241 0267 	movw	r2, #4199	@ 0x1067
 800123a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123c:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001242:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001248:	481d      	ldr	r0, [pc, #116]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 800124a:	f001 fd41 	bl	8002cd0 <HAL_TIM_PWM_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001254:	f7ff fea4 	bl	8000fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	4619      	mov	r1, r3
 8001266:	4816      	ldr	r0, [pc, #88]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 8001268:	f002 fa44 	bl	80036f4 <HAL_TIMEx_MasterConfigSynchronization>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001272:	f7ff fe95 	bl	8000fa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001276:	2360      	movs	r3, #96	@ 0x60
 8001278:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	2200      	movs	r2, #0
 800128a:	4619      	mov	r1, r3
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 800128e:	f001 ff0f 	bl	80030b0 <HAL_TIM_PWM_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001298:	f7ff fe82 	bl	8000fa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	2204      	movs	r2, #4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4807      	ldr	r0, [pc, #28]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 80012a4:	f001 ff04 	bl	80030b0 <HAL_TIM_PWM_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80012ae:	f7ff fe77 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012b2:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <MX_TIM3_Init+0xc0>)
 80012b4:	f000 f82a 	bl	800130c <HAL_TIM_MspPostInit>

}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	@ 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200003d0 	.word	0x200003d0
 80012c4:	40000400 	.word	0x40000400

080012c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_TIM_PWM_MspInit+0x3c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d10d      	bne.n	80012f6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_TIM_PWM_MspInit+0x40>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	4a09      	ldr	r2, [pc, #36]	@ (8001308 <HAL_TIM_PWM_MspInit+0x40>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <HAL_TIM_PWM_MspInit+0x40>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012f6:	bf00      	nop
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40000400 	.word	0x40000400
 8001308:	40023800 	.word	0x40023800

0800130c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a12      	ldr	r2, [pc, #72]	@ (8001374 <HAL_TIM_MspPostInit+0x68>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d11d      	bne.n	800136a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <HAL_TIM_MspPostInit+0x6c>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a10      	ldr	r2, [pc, #64]	@ (8001378 <HAL_TIM_MspPostInit+0x6c>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <HAL_TIM_MspPostInit+0x6c>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_2_Pin|MOTOR_1_Pin;
 800134a:	23c0      	movs	r3, #192	@ 0xc0
 800134c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800135a:	2302      	movs	r3, #2
 800135c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	@ (800137c <HAL_TIM_MspPostInit+0x70>)
 8001366:	f000 fdb5 	bl	8001ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800136a:	bf00      	nop
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40000400 	.word	0x40000400
 8001378:	40023800 	.word	0x40023800
 800137c:	40020000 	.word	0x40020000

08001380 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001386:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <MX_USART2_UART_Init+0x50>)
 8001388:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b6:	4805      	ldr	r0, [pc, #20]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b8:	f002 fa1e 	bl	80037f8 <HAL_UART_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013c2:	f7ff fded 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000418 	.word	0x20000418
 80013d0:	40004400 	.word	0x40004400

080013d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001524 <HAL_UART_MspInit+0x150>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	f040 8091 	bne.w	800151a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001528 <HAL_UART_MspInit+0x154>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	4a49      	ldr	r2, [pc, #292]	@ (8001528 <HAL_UART_MspInit+0x154>)
 8001402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001406:	6413      	str	r3, [r2, #64]	@ 0x40
 8001408:	4b47      	ldr	r3, [pc, #284]	@ (8001528 <HAL_UART_MspInit+0x154>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	4b43      	ldr	r3, [pc, #268]	@ (8001528 <HAL_UART_MspInit+0x154>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141c:	4a42      	ldr	r2, [pc, #264]	@ (8001528 <HAL_UART_MspInit+0x154>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6313      	str	r3, [r2, #48]	@ 0x30
 8001424:	4b40      	ldr	r3, [pc, #256]	@ (8001528 <HAL_UART_MspInit+0x154>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001430:	230c      	movs	r3, #12
 8001432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001434:	2302      	movs	r3, #2
 8001436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143c:	2303      	movs	r3, #3
 800143e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001440:	2307      	movs	r3, #7
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4619      	mov	r1, r3
 800144a:	4838      	ldr	r0, [pc, #224]	@ (800152c <HAL_UART_MspInit+0x158>)
 800144c:	f000 fd42 	bl	8001ed4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001450:	4b37      	ldr	r3, [pc, #220]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001452:	4a38      	ldr	r2, [pc, #224]	@ (8001534 <HAL_UART_MspInit+0x160>)
 8001454:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001456:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001458:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800145c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800145e:	4b34      	ldr	r3, [pc, #208]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001464:	4b32      	ldr	r3, [pc, #200]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800146a:	4b31      	ldr	r3, [pc, #196]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 800146c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001470:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001472:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001478:	4b2d      	ldr	r3, [pc, #180]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001480:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001484:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001486:	4b2a      	ldr	r3, [pc, #168]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800148c:	4b28      	ldr	r3, [pc, #160]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 800148e:	2200      	movs	r2, #0
 8001490:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001492:	4827      	ldr	r0, [pc, #156]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 8001494:	f000 f9a2 	bl	80017dc <HAL_DMA_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800149e:	f7ff fd7f 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a22      	ldr	r2, [pc, #136]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 80014a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014a8:	4a21      	ldr	r2, [pc, #132]	@ (8001530 <HAL_UART_MspInit+0x15c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80014ae:	4b22      	ldr	r3, [pc, #136]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014b0:	4a22      	ldr	r2, [pc, #136]	@ (800153c <HAL_UART_MspInit+0x168>)
 80014b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80014b4:	4b20      	ldr	r3, [pc, #128]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014b6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80014ba:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014be:	2240      	movs	r2, #64	@ 0x40
 80014c0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014d6:	4b18      	ldr	r3, [pc, #96]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80014dc:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014e2:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014e8:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80014ee:	4812      	ldr	r0, [pc, #72]	@ (8001538 <HAL_UART_MspInit+0x164>)
 80014f0:	f000 f974 	bl	80017dc <HAL_DMA_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80014fa:	f7ff fd51 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a0d      	ldr	r2, [pc, #52]	@ (8001538 <HAL_UART_MspInit+0x164>)
 8001502:	639a      	str	r2, [r3, #56]	@ 0x38
 8001504:	4a0c      	ldr	r2, [pc, #48]	@ (8001538 <HAL_UART_MspInit+0x164>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2105      	movs	r1, #5
 800150e:	2026      	movs	r0, #38	@ 0x26
 8001510:	f000 f93a 	bl	8001788 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001514:	2026      	movs	r0, #38	@ 0x26
 8001516:	f000 f953 	bl	80017c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800151a:	bf00      	nop
 800151c:	3728      	adds	r7, #40	@ 0x28
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40004400 	.word	0x40004400
 8001528:	40023800 	.word	0x40023800
 800152c:	40020000 	.word	0x40020000
 8001530:	20000460 	.word	0x20000460
 8001534:	40026088 	.word	0x40026088
 8001538:	200004c0 	.word	0x200004c0
 800153c:	400260a0 	.word	0x400260a0

08001540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001578 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001544:	f7ff fe4a 	bl	80011dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001548:	480c      	ldr	r0, [pc, #48]	@ (800157c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800154a:	490d      	ldr	r1, [pc, #52]	@ (8001580 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800154c:	4a0d      	ldr	r2, [pc, #52]	@ (8001584 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800154e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001550:	e002      	b.n	8001558 <LoopCopyDataInit>

08001552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001556:	3304      	adds	r3, #4

08001558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800155a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800155c:	d3f9      	bcc.n	8001552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001560:	4c0a      	ldr	r4, [pc, #40]	@ (800158c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001564:	e001      	b.n	800156a <LoopFillZerobss>

08001566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001568:	3204      	adds	r2, #4

0800156a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800156a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800156c:	d3fb      	bcc.n	8001566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800156e:	f006 f95f 	bl	8007830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001572:	f7ff fc37 	bl	8000de4 <main>
  bx  lr    
 8001576:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001578:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800157c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001580:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001584:	080084d4 	.word	0x080084d4
  ldr r2, =_sbss
 8001588:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800158c:	200043c8 	.word	0x200043c8

08001590 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001590:	e7fe      	b.n	8001590 <ADC_IRQHandler>
	...

08001594 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001598:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <HAL_Init+0x40>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <HAL_Init+0x40>)
 800159e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015a4:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <HAL_Init+0x40>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <HAL_Init+0x40>)
 80015aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b0:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a07      	ldr	r2, [pc, #28]	@ (80015d4 <HAL_Init+0x40>)
 80015b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015bc:	2003      	movs	r0, #3
 80015be:	f000 f8d8 	bl	8001772 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015c2:	200f      	movs	r0, #15
 80015c4:	f7ff fd1e 	bl	8001004 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015c8:	f7ff fcf0 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40023c00 	.word	0x40023c00

080015d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <HAL_IncTick+0x20>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <HAL_IncTick+0x24>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <HAL_IncTick+0x24>)
 80015ea:	6013      	str	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000008 	.word	0x20000008
 80015fc:	20000520 	.word	0x20000520

08001600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return uwTick;
 8001604:	4b03      	ldr	r3, [pc, #12]	@ (8001614 <HAL_GetTick+0x14>)
 8001606:	681b      	ldr	r3, [r3, #0]
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000520 	.word	0x20000520

08001618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <__NVIC_SetPriorityGrouping+0x44>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001634:	4013      	ands	r3, r2
 8001636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001640:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001648:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164a:	4a04      	ldr	r2, [pc, #16]	@ (800165c <__NVIC_SetPriorityGrouping+0x44>)
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	60d3      	str	r3, [r2, #12]
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001664:	4b04      	ldr	r3, [pc, #16]	@ (8001678 <__NVIC_GetPriorityGrouping+0x18>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	0a1b      	lsrs	r3, r3, #8
 800166a:	f003 0307 	and.w	r3, r3, #7
}
 800166e:	4618      	mov	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	2b00      	cmp	r3, #0
 800168c:	db0b      	blt.n	80016a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	f003 021f 	and.w	r2, r3, #31
 8001694:	4907      	ldr	r1, [pc, #28]	@ (80016b4 <__NVIC_EnableIRQ+0x38>)
 8001696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169a:	095b      	lsrs	r3, r3, #5
 800169c:	2001      	movs	r0, #1
 800169e:	fa00 f202 	lsl.w	r2, r0, r2
 80016a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000e100 	.word	0xe000e100

080016b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	6039      	str	r1, [r7, #0]
 80016c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	db0a      	blt.n	80016e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	490c      	ldr	r1, [pc, #48]	@ (8001704 <__NVIC_SetPriority+0x4c>)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	0112      	lsls	r2, r2, #4
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	440b      	add	r3, r1
 80016dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016e0:	e00a      	b.n	80016f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4908      	ldr	r1, [pc, #32]	@ (8001708 <__NVIC_SetPriority+0x50>)
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	f003 030f 	and.w	r3, r3, #15
 80016ee:	3b04      	subs	r3, #4
 80016f0:	0112      	lsls	r2, r2, #4
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	440b      	add	r3, r1
 80016f6:	761a      	strb	r2, [r3, #24]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	e000e100 	.word	0xe000e100
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800170c:	b480      	push	{r7}
 800170e:	b089      	sub	sp, #36	@ 0x24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	f1c3 0307 	rsb	r3, r3, #7
 8001726:	2b04      	cmp	r3, #4
 8001728:	bf28      	it	cs
 800172a:	2304      	movcs	r3, #4
 800172c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	3304      	adds	r3, #4
 8001732:	2b06      	cmp	r3, #6
 8001734:	d902      	bls.n	800173c <NVIC_EncodePriority+0x30>
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	3b03      	subs	r3, #3
 800173a:	e000      	b.n	800173e <NVIC_EncodePriority+0x32>
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43da      	mvns	r2, r3
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	401a      	ands	r2, r3
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001754:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	fa01 f303 	lsl.w	r3, r1, r3
 800175e:	43d9      	mvns	r1, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001764:	4313      	orrs	r3, r2
         );
}
 8001766:	4618      	mov	r0, r3
 8001768:	3724      	adds	r7, #36	@ 0x24
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ff4c 	bl	8001618 <__NVIC_SetPriorityGrouping>
}
 8001780:	bf00      	nop
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800179a:	f7ff ff61 	bl	8001660 <__NVIC_GetPriorityGrouping>
 800179e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	68b9      	ldr	r1, [r7, #8]
 80017a4:	6978      	ldr	r0, [r7, #20]
 80017a6:	f7ff ffb1 	bl	800170c <NVIC_EncodePriority>
 80017aa:	4602      	mov	r2, r0
 80017ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff80 	bl	80016b8 <__NVIC_SetPriority>
}
 80017b8:	bf00      	nop
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff54 	bl	800167c <__NVIC_EnableIRQ>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ff0a 	bl	8001600 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d101      	bne.n	80017f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e099      	b.n	800192c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2202      	movs	r2, #2
 80017fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 0201 	bic.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001818:	e00f      	b.n	800183a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800181a:	f7ff fef1 	bl	8001600 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b05      	cmp	r3, #5
 8001826:	d908      	bls.n	800183a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2220      	movs	r2, #32
 800182c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2203      	movs	r2, #3
 8001832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e078      	b.n	800192c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1e8      	bne.n	800181a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	4b38      	ldr	r3, [pc, #224]	@ (8001934 <HAL_DMA_Init+0x158>)
 8001854:	4013      	ands	r3, r2
 8001856:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001866:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800187e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a1b      	ldr	r3, [r3, #32]
 8001884:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	4313      	orrs	r3, r2
 800188a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001890:	2b04      	cmp	r3, #4
 8001892:	d107      	bne.n	80018a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189c:	4313      	orrs	r3, r2
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f023 0307 	bic.w	r3, r3, #7
 80018ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d117      	bne.n	80018fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00e      	beq.n	80018fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 fa7b 	bl	8001ddc <DMA_CheckFifoParam>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d008      	beq.n	80018fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2240      	movs	r2, #64	@ 0x40
 80018f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2201      	movs	r2, #1
 80018f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80018fa:	2301      	movs	r3, #1
 80018fc:	e016      	b.n	800192c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 fa32 	bl	8001d70 <DMA_CalcBaseAndBitshift>
 800190c:	4603      	mov	r3, r0
 800190e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001914:	223f      	movs	r2, #63	@ 0x3f
 8001916:	409a      	lsls	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	f010803f 	.word	0xf010803f

08001938 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001944:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001946:	f7ff fe5b 	bl	8001600 <HAL_GetTick>
 800194a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d008      	beq.n	800196a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2280      	movs	r2, #128	@ 0x80
 800195c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e052      	b.n	8001a10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 0216 	bic.w	r2, r2, #22
 8001978:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	695a      	ldr	r2, [r3, #20]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001988:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	2b00      	cmp	r3, #0
 8001990:	d103      	bne.n	800199a <HAL_DMA_Abort+0x62>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f022 0208 	bic.w	r2, r2, #8
 80019a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0201 	bic.w	r2, r2, #1
 80019b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019ba:	e013      	b.n	80019e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019bc:	f7ff fe20 	bl	8001600 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d90c      	bls.n	80019e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2220      	movs	r2, #32
 80019ce:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2203      	movs	r2, #3
 80019d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e015      	b.n	8001a10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1e4      	bne.n	80019bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f6:	223f      	movs	r2, #63	@ 0x3f
 80019f8:	409a      	lsls	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d004      	beq.n	8001a36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2280      	movs	r2, #128	@ 0x80
 8001a30:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00c      	b.n	8001a50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2205      	movs	r2, #5
 8001a3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f022 0201 	bic.w	r2, r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a68:	4b8e      	ldr	r3, [pc, #568]	@ (8001ca4 <HAL_DMA_IRQHandler+0x248>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a8e      	ldr	r2, [pc, #568]	@ (8001ca8 <HAL_DMA_IRQHandler+0x24c>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	0a9b      	lsrs	r3, r3, #10
 8001a74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a86:	2208      	movs	r2, #8
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d01a      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d013      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 0204 	bic.w	r2, r2, #4
 8001aae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab4:	2208      	movs	r2, #8
 8001ab6:	409a      	lsls	r2, r3
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac0:	f043 0201 	orr.w	r2, r3, #1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001acc:	2201      	movs	r2, #1
 8001ace:	409a      	lsls	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d012      	beq.n	8001afe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00b      	beq.n	8001afe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aea:	2201      	movs	r2, #1
 8001aec:	409a      	lsls	r2, r3
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af6:	f043 0202 	orr.w	r2, r3, #2
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b02:	2204      	movs	r2, #4
 8001b04:	409a      	lsls	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d012      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d00b      	beq.n	8001b34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b20:	2204      	movs	r2, #4
 8001b22:	409a      	lsls	r2, r3
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2c:	f043 0204 	orr.w	r2, r3, #4
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b38:	2210      	movs	r2, #16
 8001b3a:	409a      	lsls	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d043      	beq.n	8001bcc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d03c      	beq.n	8001bcc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b56:	2210      	movs	r2, #16
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d018      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d108      	bne.n	8001b8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d024      	beq.n	8001bcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	4798      	blx	r3
 8001b8a:	e01f      	b.n	8001bcc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01b      	beq.n	8001bcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	4798      	blx	r3
 8001b9c:	e016      	b.n	8001bcc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d107      	bne.n	8001bbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 0208 	bic.w	r2, r2, #8
 8001bba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 808f 	beq.w	8001cfc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0310 	and.w	r3, r3, #16
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 8087 	beq.w	8001cfc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	409a      	lsls	r2, r3
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b05      	cmp	r3, #5
 8001c04:	d136      	bne.n	8001c74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 0216 	bic.w	r2, r2, #22
 8001c14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	695a      	ldr	r2, [r3, #20]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d103      	bne.n	8001c36 <HAL_DMA_IRQHandler+0x1da>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0208 	bic.w	r2, r2, #8
 8001c44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4a:	223f      	movs	r2, #63	@ 0x3f
 8001c4c:	409a      	lsls	r2, r3
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d07e      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	4798      	blx	r3
        }
        return;
 8001c72:	e079      	b.n	8001d68 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d01d      	beq.n	8001cbe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10d      	bne.n	8001cac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d031      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
 8001ca0:	e02c      	b.n	8001cfc <HAL_DMA_IRQHandler+0x2a0>
 8001ca2:	bf00      	nop
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d023      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	4798      	blx	r3
 8001cbc:	e01e      	b.n	8001cfc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10f      	bne.n	8001cec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0210 	bic.w	r2, r2, #16
 8001cda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d032      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d022      	beq.n	8001d56 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2205      	movs	r2, #5
 8001d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0201 	bic.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d307      	bcc.n	8001d44 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f2      	bne.n	8001d28 <HAL_DMA_IRQHandler+0x2cc>
 8001d42:	e000      	b.n	8001d46 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d44:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d005      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	4798      	blx	r3
 8001d66:	e000      	b.n	8001d6a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d68:	bf00      	nop
    }
  }
}
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	3b10      	subs	r3, #16
 8001d80:	4a14      	ldr	r2, [pc, #80]	@ (8001dd4 <DMA_CalcBaseAndBitshift+0x64>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d8a:	4a13      	ldr	r2, [pc, #76]	@ (8001dd8 <DMA_CalcBaseAndBitshift+0x68>)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d909      	bls.n	8001db2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001da6:	f023 0303 	bic.w	r3, r3, #3
 8001daa:	1d1a      	adds	r2, r3, #4
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	659a      	str	r2, [r3, #88]	@ 0x58
 8001db0:	e007      	b.n	8001dc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dba:	f023 0303 	bic.w	r3, r3, #3
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	aaaaaaab 	.word	0xaaaaaaab
 8001dd8:	08008388 	.word	0x08008388

08001ddc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d11f      	bne.n	8001e36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d856      	bhi.n	8001eaa <DMA_CheckFifoParam+0xce>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <DMA_CheckFifoParam+0x28>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e15 	.word	0x08001e15
 8001e08:	08001e27 	.word	0x08001e27
 8001e0c:	08001e15 	.word	0x08001e15
 8001e10:	08001eab 	.word	0x08001eab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d046      	beq.n	8001eae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e24:	e043      	b.n	8001eae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e2e:	d140      	bne.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e34:	e03d      	b.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e3e:	d121      	bne.n	8001e84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d837      	bhi.n	8001eb6 <DMA_CheckFifoParam+0xda>
 8001e46:	a201      	add	r2, pc, #4	@ (adr r2, 8001e4c <DMA_CheckFifoParam+0x70>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001e5d 	.word	0x08001e5d
 8001e50:	08001e63 	.word	0x08001e63
 8001e54:	08001e5d 	.word	0x08001e5d
 8001e58:	08001e75 	.word	0x08001e75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e60:	e030      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d025      	beq.n	8001eba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e72:	e022      	b.n	8001eba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e78:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e7c:	d11f      	bne.n	8001ebe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e82:	e01c      	b.n	8001ebe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d903      	bls.n	8001e92 <DMA_CheckFifoParam+0xb6>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d003      	beq.n	8001e98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e90:	e018      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	73fb      	strb	r3, [r7, #15]
      break;
 8001e96:	e015      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00e      	beq.n	8001ec2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ea8:	e00b      	b.n	8001ec2 <DMA_CheckFifoParam+0xe6>
      break;
 8001eaa:	bf00      	nop
 8001eac:	e00a      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eae:	bf00      	nop
 8001eb0:	e008      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb2:	bf00      	nop
 8001eb4:	e006      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb6:	bf00      	nop
 8001eb8:	e004      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eba:	bf00      	nop
 8001ebc:	e002      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ebe:	bf00      	nop
 8001ec0:	e000      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001ec2:	bf00      	nop
    }
  } 
  
  return status; 
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop

08001ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b089      	sub	sp, #36	@ 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
 8001eee:	e159      	b.n	80021a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	4013      	ands	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	f040 8148 	bne.w	800219e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d005      	beq.n	8001f26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d130      	bne.n	8001f88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	2203      	movs	r2, #3
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	091b      	lsrs	r3, r3, #4
 8001f72:	f003 0201 	and.w	r2, r3, #1
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d017      	beq.n	8001fc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d123      	bne.n	8002018 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	08da      	lsrs	r2, r3, #3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3208      	adds	r2, #8
 8001fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	220f      	movs	r2, #15
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	08da      	lsrs	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3208      	adds	r2, #8
 8002012:	69b9      	ldr	r1, [r7, #24]
 8002014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2203      	movs	r2, #3
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4013      	ands	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 0203 	and.w	r2, r3, #3
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4313      	orrs	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 80a2 	beq.w	800219e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b57      	ldr	r3, [pc, #348]	@ (80021bc <HAL_GPIO_Init+0x2e8>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	4a56      	ldr	r2, [pc, #344]	@ (80021bc <HAL_GPIO_Init+0x2e8>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002068:	6453      	str	r3, [r2, #68]	@ 0x44
 800206a:	4b54      	ldr	r3, [pc, #336]	@ (80021bc <HAL_GPIO_Init+0x2e8>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002076:	4a52      	ldr	r2, [pc, #328]	@ (80021c0 <HAL_GPIO_Init+0x2ec>)
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	3302      	adds	r3, #2
 800207e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002082:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	220f      	movs	r2, #15
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a49      	ldr	r2, [pc, #292]	@ (80021c4 <HAL_GPIO_Init+0x2f0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d019      	beq.n	80020d6 <HAL_GPIO_Init+0x202>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a48      	ldr	r2, [pc, #288]	@ (80021c8 <HAL_GPIO_Init+0x2f4>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d013      	beq.n	80020d2 <HAL_GPIO_Init+0x1fe>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a47      	ldr	r2, [pc, #284]	@ (80021cc <HAL_GPIO_Init+0x2f8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00d      	beq.n	80020ce <HAL_GPIO_Init+0x1fa>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a46      	ldr	r2, [pc, #280]	@ (80021d0 <HAL_GPIO_Init+0x2fc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d007      	beq.n	80020ca <HAL_GPIO_Init+0x1f6>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a45      	ldr	r2, [pc, #276]	@ (80021d4 <HAL_GPIO_Init+0x300>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d101      	bne.n	80020c6 <HAL_GPIO_Init+0x1f2>
 80020c2:	2304      	movs	r3, #4
 80020c4:	e008      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020c6:	2307      	movs	r3, #7
 80020c8:	e006      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020ca:	2303      	movs	r3, #3
 80020cc:	e004      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020ce:	2302      	movs	r3, #2
 80020d0:	e002      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <HAL_GPIO_Init+0x204>
 80020d6:	2300      	movs	r3, #0
 80020d8:	69fa      	ldr	r2, [r7, #28]
 80020da:	f002 0203 	and.w	r2, r2, #3
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	4093      	lsls	r3, r2
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020e8:	4935      	ldr	r1, [pc, #212]	@ (80021c0 <HAL_GPIO_Init+0x2ec>)
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	089b      	lsrs	r3, r3, #2
 80020ee:	3302      	adds	r3, #2
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020f6:	4b38      	ldr	r3, [pc, #224]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800211a:	4a2f      	ldr	r2, [pc, #188]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002120:	4b2d      	ldr	r3, [pc, #180]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002144:	4a24      	ldr	r2, [pc, #144]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800214a:	4b23      	ldr	r3, [pc, #140]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	43db      	mvns	r3, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4013      	ands	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800216e:	4a1a      	ldr	r2, [pc, #104]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002174:	4b18      	ldr	r3, [pc, #96]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4313      	orrs	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002198:	4a0f      	ldr	r2, [pc, #60]	@ (80021d8 <HAL_GPIO_Init+0x304>)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3301      	adds	r3, #1
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	2b0f      	cmp	r3, #15
 80021a8:	f67f aea2 	bls.w	8001ef0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3724      	adds	r7, #36	@ 0x24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40013800 	.word	0x40013800
 80021c4:	40020000 	.word	0x40020000
 80021c8:	40020400 	.word	0x40020400
 80021cc:	40020800 	.word	0x40020800
 80021d0:	40020c00 	.word	0x40020c00
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40013c00 	.word	0x40013c00

080021dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	807b      	strh	r3, [r7, #2]
 80021e8:	4613      	mov	r3, r2
 80021ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021ec:	787b      	ldrb	r3, [r7, #1]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021f2:	887a      	ldrh	r2, [r7, #2]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021f8:	e003      	b.n	8002202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021fa:	887b      	ldrh	r3, [r7, #2]
 80021fc:	041a      	lsls	r2, r3, #16
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	619a      	str	r2, [r3, #24]
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	460b      	mov	r3, r1
 8002218:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002220:	887a      	ldrh	r2, [r7, #2]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4013      	ands	r3, r2
 8002226:	041a      	lsls	r2, r3, #16
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	43d9      	mvns	r1, r3
 800222c:	887b      	ldrh	r3, [r7, #2]
 800222e:	400b      	ands	r3, r1
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	619a      	str	r2, [r3, #24]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e267      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d075      	beq.n	800234e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002262:	4b88      	ldr	r3, [pc, #544]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b04      	cmp	r3, #4
 800226c:	d00c      	beq.n	8002288 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800226e:	4b85      	ldr	r3, [pc, #532]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002276:	2b08      	cmp	r3, #8
 8002278:	d112      	bne.n	80022a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227a:	4b82      	ldr	r3, [pc, #520]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002282:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002286:	d10b      	bne.n	80022a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	4b7e      	ldr	r3, [pc, #504]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d05b      	beq.n	800234c <HAL_RCC_OscConfig+0x108>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d157      	bne.n	800234c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e242      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022a8:	d106      	bne.n	80022b8 <HAL_RCC_OscConfig+0x74>
 80022aa:	4b76      	ldr	r3, [pc, #472]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a75      	ldr	r2, [pc, #468]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	e01d      	b.n	80022f4 <HAL_RCC_OscConfig+0xb0>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0x98>
 80022c2:	4b70      	ldr	r3, [pc, #448]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a6f      	ldr	r2, [pc, #444]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a6c      	ldr	r2, [pc, #432]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	e00b      	b.n	80022f4 <HAL_RCC_OscConfig+0xb0>
 80022dc:	4b69      	ldr	r3, [pc, #420]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a68      	ldr	r2, [pc, #416]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	4b66      	ldr	r3, [pc, #408]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a65      	ldr	r2, [pc, #404]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80022ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d013      	beq.n	8002324 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fc:	f7ff f980 	bl	8001600 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002304:	f7ff f97c 	bl	8001600 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b64      	cmp	r3, #100	@ 0x64
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e207      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002316:	4b5b      	ldr	r3, [pc, #364]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0xc0>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7ff f96c 	bl	8001600 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7ff f968 	bl	8001600 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	@ 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e1f3      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233e:	4b51      	ldr	r3, [pc, #324]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0xe8>
 800234a:	e000      	b.n	800234e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d063      	beq.n	8002422 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800235a:	4b4a      	ldr	r3, [pc, #296]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00b      	beq.n	800237e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002366:	4b47      	ldr	r3, [pc, #284]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800236e:	2b08      	cmp	r3, #8
 8002370:	d11c      	bne.n	80023ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002372:	4b44      	ldr	r3, [pc, #272]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d116      	bne.n	80023ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237e:	4b41      	ldr	r3, [pc, #260]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d005      	beq.n	8002396 <HAL_RCC_OscConfig+0x152>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e1c7      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002396:	4b3b      	ldr	r3, [pc, #236]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4937      	ldr	r1, [pc, #220]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023aa:	e03a      	b.n	8002422 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d020      	beq.n	80023f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b4:	4b34      	ldr	r3, [pc, #208]	@ (8002488 <HAL_RCC_OscConfig+0x244>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ba:	f7ff f921 	bl	8001600 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c2:	f7ff f91d 	bl	8001600 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e1a8      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0f0      	beq.n	80023c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e0:	4b28      	ldr	r3, [pc, #160]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4925      	ldr	r1, [pc, #148]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	600b      	str	r3, [r1, #0]
 80023f4:	e015      	b.n	8002422 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023f6:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <HAL_RCC_OscConfig+0x244>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fc:	f7ff f900 	bl	8001600 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002404:	f7ff f8fc 	bl	8001600 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e187      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002416:	4b1b      	ldr	r3, [pc, #108]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1f0      	bne.n	8002404 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d036      	beq.n	800249c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d016      	beq.n	8002464 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <HAL_RCC_OscConfig+0x248>)
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243c:	f7ff f8e0 	bl	8001600 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002444:	f7ff f8dc 	bl	8001600 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e167      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002456:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <HAL_RCC_OscConfig+0x240>)
 8002458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0x200>
 8002462:	e01b      	b.n	800249c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002464:	4b09      	ldr	r3, [pc, #36]	@ (800248c <HAL_RCC_OscConfig+0x248>)
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246a:	f7ff f8c9 	bl	8001600 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002470:	e00e      	b.n	8002490 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002472:	f7ff f8c5 	bl	8001600 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d907      	bls.n	8002490 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e150      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
 8002484:	40023800 	.word	0x40023800
 8002488:	42470000 	.word	0x42470000
 800248c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002490:	4b88      	ldr	r3, [pc, #544]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1ea      	bne.n	8002472 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 8097 	beq.w	80025d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024aa:	2300      	movs	r3, #0
 80024ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ae:	4b81      	ldr	r3, [pc, #516]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10f      	bne.n	80024da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	4b7d      	ldr	r3, [pc, #500]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	4a7c      	ldr	r2, [pc, #496]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80024c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ca:	4b7a      	ldr	r3, [pc, #488]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	2301      	movs	r3, #1
 80024d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024da:	4b77      	ldr	r3, [pc, #476]	@ (80026b8 <HAL_RCC_OscConfig+0x474>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d118      	bne.n	8002518 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e6:	4b74      	ldr	r3, [pc, #464]	@ (80026b8 <HAL_RCC_OscConfig+0x474>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a73      	ldr	r2, [pc, #460]	@ (80026b8 <HAL_RCC_OscConfig+0x474>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f2:	f7ff f885 	bl	8001600 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7ff f881 	bl	8001600 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e10c      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b6a      	ldr	r3, [pc, #424]	@ (80026b8 <HAL_RCC_OscConfig+0x474>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d106      	bne.n	800252e <HAL_RCC_OscConfig+0x2ea>
 8002520:	4b64      	ldr	r3, [pc, #400]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002524:	4a63      	ldr	r2, [pc, #396]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6713      	str	r3, [r2, #112]	@ 0x70
 800252c:	e01c      	b.n	8002568 <HAL_RCC_OscConfig+0x324>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b05      	cmp	r3, #5
 8002534:	d10c      	bne.n	8002550 <HAL_RCC_OscConfig+0x30c>
 8002536:	4b5f      	ldr	r3, [pc, #380]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253a:	4a5e      	ldr	r2, [pc, #376]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 800253c:	f043 0304 	orr.w	r3, r3, #4
 8002540:	6713      	str	r3, [r2, #112]	@ 0x70
 8002542:	4b5c      	ldr	r3, [pc, #368]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002546:	4a5b      	ldr	r2, [pc, #364]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6713      	str	r3, [r2, #112]	@ 0x70
 800254e:	e00b      	b.n	8002568 <HAL_RCC_OscConfig+0x324>
 8002550:	4b58      	ldr	r3, [pc, #352]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002554:	4a57      	ldr	r2, [pc, #348]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002556:	f023 0301 	bic.w	r3, r3, #1
 800255a:	6713      	str	r3, [r2, #112]	@ 0x70
 800255c:	4b55      	ldr	r3, [pc, #340]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002560:	4a54      	ldr	r2, [pc, #336]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002562:	f023 0304 	bic.w	r3, r3, #4
 8002566:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d015      	beq.n	800259c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002570:	f7ff f846 	bl	8001600 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002576:	e00a      	b.n	800258e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002578:	f7ff f842 	bl	8001600 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e0cb      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258e:	4b49      	ldr	r3, [pc, #292]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0ee      	beq.n	8002578 <HAL_RCC_OscConfig+0x334>
 800259a:	e014      	b.n	80025c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259c:	f7ff f830 	bl	8001600 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a2:	e00a      	b.n	80025ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a4:	f7ff f82c 	bl	8001600 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e0b5      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ba:	4b3e      	ldr	r3, [pc, #248]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80025bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1ee      	bne.n	80025a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025c6:	7dfb      	ldrb	r3, [r7, #23]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d105      	bne.n	80025d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025cc:	4b39      	ldr	r3, [pc, #228]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80025ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d0:	4a38      	ldr	r2, [pc, #224]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80025d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80a1 	beq.w	8002724 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025e2:	4b34      	ldr	r3, [pc, #208]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d05c      	beq.n	80026a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d141      	bne.n	800267a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <HAL_RCC_OscConfig+0x478>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fc:	f7ff f800 	bl	8001600 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002604:	f7fe fffc 	bl	8001600 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e087      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002616:	4b27      	ldr	r3, [pc, #156]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69da      	ldr	r2, [r3, #28]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	019b      	lsls	r3, r3, #6
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002638:	085b      	lsrs	r3, r3, #1
 800263a:	3b01      	subs	r3, #1
 800263c:	041b      	lsls	r3, r3, #16
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002644:	061b      	lsls	r3, r3, #24
 8002646:	491b      	ldr	r1, [pc, #108]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_RCC_OscConfig+0x478>)
 800264e:	2201      	movs	r2, #1
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7fe ffd5 	bl	8001600 <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265a:	f7fe ffd1 	bl	8001600 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e05c      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800266c:	4b11      	ldr	r3, [pc, #68]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0f0      	beq.n	800265a <HAL_RCC_OscConfig+0x416>
 8002678:	e054      	b.n	8002724 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <HAL_RCC_OscConfig+0x478>)
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002680:	f7fe ffbe 	bl	8001600 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe ffba 	bl	8001600 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e045      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800269a:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <HAL_RCC_OscConfig+0x470>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x444>
 80026a6:	e03d      	b.n	8002724 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d107      	bne.n	80026c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e038      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40007000 	.word	0x40007000
 80026bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002730 <HAL_RCC_OscConfig+0x4ec>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d028      	beq.n	8002720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026d8:	429a      	cmp	r2, r3
 80026da:	d121      	bne.n	8002720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d11a      	bne.n	8002720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026f0:	4013      	ands	r3, r2
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d111      	bne.n	8002720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002706:	085b      	lsrs	r3, r3, #1
 8002708:	3b01      	subs	r3, #1
 800270a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800270c:	429a      	cmp	r2, r3
 800270e:	d107      	bne.n	8002720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d001      	beq.n	8002724 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e000      	b.n	8002726 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800

08002734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0cc      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002748:	4b68      	ldr	r3, [pc, #416]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d90c      	bls.n	8002770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002756:	4b65      	ldr	r3, [pc, #404]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800275e:	4b63      	ldr	r3, [pc, #396]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d001      	beq.n	8002770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e0b8      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d020      	beq.n	80027be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b00      	cmp	r3, #0
 8002786:	d005      	beq.n	8002794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002788:	4b59      	ldr	r3, [pc, #356]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	4a58      	ldr	r2, [pc, #352]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 800278e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002792:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027a0:	4b53      	ldr	r3, [pc, #332]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	4a52      	ldr	r2, [pc, #328]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027ac:	4b50      	ldr	r3, [pc, #320]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	494d      	ldr	r1, [pc, #308]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d044      	beq.n	8002854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d2:	4b47      	ldr	r3, [pc, #284]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d119      	bne.n	8002812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e07f      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d003      	beq.n	80027f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f2:	4b3f      	ldr	r3, [pc, #252]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e06f      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002802:	4b3b      	ldr	r3, [pc, #236]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e067      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002812:	4b37      	ldr	r3, [pc, #220]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f023 0203 	bic.w	r2, r3, #3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4934      	ldr	r1, [pc, #208]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002820:	4313      	orrs	r3, r2
 8002822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002824:	f7fe feec 	bl	8001600 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	e00a      	b.n	8002842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800282c:	f7fe fee8 	bl	8001600 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800283a:	4293      	cmp	r3, r2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e04f      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	4b2b      	ldr	r3, [pc, #172]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 020c 	and.w	r2, r3, #12
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	429a      	cmp	r2, r3
 8002852:	d1eb      	bne.n	800282c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002854:	4b25      	ldr	r3, [pc, #148]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0307 	and.w	r3, r3, #7
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	429a      	cmp	r2, r3
 8002860:	d20c      	bcs.n	800287c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002862:	4b22      	ldr	r3, [pc, #136]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286a:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <HAL_RCC_ClockConfig+0x1b8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	429a      	cmp	r2, r3
 8002876:	d001      	beq.n	800287c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e032      	b.n	80028e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002888:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	4916      	ldr	r1, [pc, #88]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d009      	beq.n	80028ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028a6:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	490e      	ldr	r1, [pc, #56]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028ba:	f000 f821 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 80028be:	4602      	mov	r2, r0
 80028c0:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	490a      	ldr	r1, [pc, #40]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c0>)
 80028cc:	5ccb      	ldrb	r3, [r1, r3]
 80028ce:	fa22 f303 	lsr.w	r3, r2, r3
 80028d2:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <HAL_RCC_ClockConfig+0x1c4>)
 80028d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028d6:	4b09      	ldr	r3, [pc, #36]	@ (80028fc <HAL_RCC_ClockConfig+0x1c8>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe fb92 	bl	8001004 <HAL_InitTick>

  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40023c00 	.word	0x40023c00
 80028f0:	40023800 	.word	0x40023800
 80028f4:	08008370 	.word	0x08008370
 80028f8:	20000000 	.word	0x20000000
 80028fc:	20000004 	.word	0x20000004

08002900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002904:	b090      	sub	sp, #64	@ 0x40
 8002906:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800290c:	2300      	movs	r3, #0
 800290e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002918:	4b59      	ldr	r3, [pc, #356]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 030c 	and.w	r3, r3, #12
 8002920:	2b08      	cmp	r3, #8
 8002922:	d00d      	beq.n	8002940 <HAL_RCC_GetSysClockFreq+0x40>
 8002924:	2b08      	cmp	r3, #8
 8002926:	f200 80a1 	bhi.w	8002a6c <HAL_RCC_GetSysClockFreq+0x16c>
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <HAL_RCC_GetSysClockFreq+0x34>
 800292e:	2b04      	cmp	r3, #4
 8002930:	d003      	beq.n	800293a <HAL_RCC_GetSysClockFreq+0x3a>
 8002932:	e09b      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002934:	4b53      	ldr	r3, [pc, #332]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0x184>)
 8002936:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002938:	e09b      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800293a:	4b53      	ldr	r3, [pc, #332]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800293c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800293e:	e098      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002940:	4b4f      	ldr	r3, [pc, #316]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002948:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800294a:	4b4d      	ldr	r3, [pc, #308]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d028      	beq.n	80029a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002956:	4b4a      	ldr	r3, [pc, #296]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	099b      	lsrs	r3, r3, #6
 800295c:	2200      	movs	r2, #0
 800295e:	623b      	str	r3, [r7, #32]
 8002960:	627a      	str	r2, [r7, #36]	@ 0x24
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002968:	2100      	movs	r1, #0
 800296a:	4b47      	ldr	r3, [pc, #284]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800296c:	fb03 f201 	mul.w	r2, r3, r1
 8002970:	2300      	movs	r3, #0
 8002972:	fb00 f303 	mul.w	r3, r0, r3
 8002976:	4413      	add	r3, r2
 8002978:	4a43      	ldr	r2, [pc, #268]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x188>)
 800297a:	fba0 1202 	umull	r1, r2, r0, r2
 800297e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002980:	460a      	mov	r2, r1
 8002982:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002984:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002986:	4413      	add	r3, r2
 8002988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800298a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800298c:	2200      	movs	r2, #0
 800298e:	61bb      	str	r3, [r7, #24]
 8002990:	61fa      	str	r2, [r7, #28]
 8002992:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002996:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800299a:	f7fd fc89 	bl	80002b0 <__aeabi_uldivmod>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4613      	mov	r3, r2
 80029a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a6:	e053      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a8:	4b35      	ldr	r3, [pc, #212]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	099b      	lsrs	r3, r3, #6
 80029ae:	2200      	movs	r2, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	617a      	str	r2, [r7, #20]
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029ba:	f04f 0b00 	mov.w	fp, #0
 80029be:	4652      	mov	r2, sl
 80029c0:	465b      	mov	r3, fp
 80029c2:	f04f 0000 	mov.w	r0, #0
 80029c6:	f04f 0100 	mov.w	r1, #0
 80029ca:	0159      	lsls	r1, r3, #5
 80029cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029d0:	0150      	lsls	r0, r2, #5
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	ebb2 080a 	subs.w	r8, r2, sl
 80029da:	eb63 090b 	sbc.w	r9, r3, fp
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029f2:	ebb2 0408 	subs.w	r4, r2, r8
 80029f6:	eb63 0509 	sbc.w	r5, r3, r9
 80029fa:	f04f 0200 	mov.w	r2, #0
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	00eb      	lsls	r3, r5, #3
 8002a04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a08:	00e2      	lsls	r2, r4, #3
 8002a0a:	4614      	mov	r4, r2
 8002a0c:	461d      	mov	r5, r3
 8002a0e:	eb14 030a 	adds.w	r3, r4, sl
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	eb45 030b 	adc.w	r3, r5, fp
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	f04f 0300 	mov.w	r3, #0
 8002a22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a26:	4629      	mov	r1, r5
 8002a28:	028b      	lsls	r3, r1, #10
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a30:	4621      	mov	r1, r4
 8002a32:	028a      	lsls	r2, r1, #10
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	60fa      	str	r2, [r7, #12]
 8002a40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a44:	f7fd fc34 	bl	80002b0 <__aeabi_uldivmod>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a50:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	0c1b      	lsrs	r3, r3, #16
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002a60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a68:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a6a:	e002      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a6c:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3740      	adds	r7, #64	@ 0x40
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023800 	.word	0x40023800
 8002a84:	00f42400 	.word	0x00f42400
 8002a88:	017d7840 	.word	0x017d7840

08002a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a90:	4b03      	ldr	r3, [pc, #12]	@ (8002aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aa8:	f7ff fff0 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002aac:	4602      	mov	r2, r0
 8002aae:	4b05      	ldr	r3, [pc, #20]	@ (8002ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	0a9b      	lsrs	r3, r3, #10
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	4903      	ldr	r1, [pc, #12]	@ (8002ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aba:	5ccb      	ldrb	r3, [r1, r3]
 8002abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	08008380 	.word	0x08008380

08002acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ad0:	f7ff ffdc 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	0b5b      	lsrs	r3, r3, #13
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	4903      	ldr	r1, [pc, #12]	@ (8002af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ae2:	5ccb      	ldrb	r3, [r1, r3]
 8002ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40023800 	.word	0x40023800
 8002af0:	08008380 	.word	0x08008380

08002af4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	220f      	movs	r2, #15
 8002b02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0203 	and.w	r2, r3, #3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b10:	4b0f      	ldr	r3, [pc, #60]	@ (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002b28:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	08db      	lsrs	r3, r3, #3
 8002b2e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b36:	4b07      	ldr	r3, [pc, #28]	@ (8002b54 <HAL_RCC_GetClockConfig+0x60>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0207 	and.w	r2, r3, #7
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	601a      	str	r2, [r3, #0]
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40023800 	.word	0x40023800
 8002b54:	40023c00 	.word	0x40023c00

08002b58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e041      	b.n	8002bee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f839 	bl	8002bf6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3304      	adds	r3, #4
 8002b94:	4619      	mov	r1, r3
 8002b96:	4610      	mov	r0, r2
 8002b98:	f000 fb74 	bl	8003284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d001      	beq.n	8002c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e044      	b.n	8002cae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a1e      	ldr	r2, [pc, #120]	@ (8002cbc <HAL_TIM_Base_Start_IT+0xb0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d018      	beq.n	8002c78 <HAL_TIM_Base_Start_IT+0x6c>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c4e:	d013      	beq.n	8002c78 <HAL_TIM_Base_Start_IT+0x6c>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1a      	ldr	r2, [pc, #104]	@ (8002cc0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d00e      	beq.n	8002c78 <HAL_TIM_Base_Start_IT+0x6c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a19      	ldr	r2, [pc, #100]	@ (8002cc4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d009      	beq.n	8002c78 <HAL_TIM_Base_Start_IT+0x6c>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a17      	ldr	r2, [pc, #92]	@ (8002cc8 <HAL_TIM_Base_Start_IT+0xbc>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d004      	beq.n	8002c78 <HAL_TIM_Base_Start_IT+0x6c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a16      	ldr	r2, [pc, #88]	@ (8002ccc <HAL_TIM_Base_Start_IT+0xc0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d111      	bne.n	8002c9c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d010      	beq.n	8002cac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f042 0201 	orr.w	r2, r2, #1
 8002c98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c9a:	e007      	b.n	8002cac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	40010000 	.word	0x40010000
 8002cc0:	40000400 	.word	0x40000400
 8002cc4:	40000800 	.word	0x40000800
 8002cc8:	40000c00 	.word	0x40000c00
 8002ccc:	40014000 	.word	0x40014000

08002cd0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e041      	b.n	8002d66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d106      	bne.n	8002cfc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f7fe fae6 	bl	80012c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4610      	mov	r0, r2
 8002d10:	f000 fab8 	bl	8003284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_TIM_PWM_Start+0x24>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	bf14      	ite	ne
 8002d8c:	2301      	movne	r3, #1
 8002d8e:	2300      	moveq	r3, #0
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	e022      	b.n	8002dda <HAL_TIM_PWM_Start+0x6a>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	d109      	bne.n	8002dae <HAL_TIM_PWM_Start+0x3e>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	bf14      	ite	ne
 8002da6:	2301      	movne	r3, #1
 8002da8:	2300      	moveq	r3, #0
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	e015      	b.n	8002dda <HAL_TIM_PWM_Start+0x6a>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d109      	bne.n	8002dc8 <HAL_TIM_PWM_Start+0x58>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	bf14      	ite	ne
 8002dc0:	2301      	movne	r3, #1
 8002dc2:	2300      	moveq	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	e008      	b.n	8002dda <HAL_TIM_PWM_Start+0x6a>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	bf14      	ite	ne
 8002dd4:	2301      	movne	r3, #1
 8002dd6:	2300      	moveq	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e068      	b.n	8002eb4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d104      	bne.n	8002df2 <HAL_TIM_PWM_Start+0x82>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002df0:	e013      	b.n	8002e1a <HAL_TIM_PWM_Start+0xaa>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d104      	bne.n	8002e02 <HAL_TIM_PWM_Start+0x92>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e00:	e00b      	b.n	8002e1a <HAL_TIM_PWM_Start+0xaa>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d104      	bne.n	8002e12 <HAL_TIM_PWM_Start+0xa2>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e10:	e003      	b.n	8002e1a <HAL_TIM_PWM_Start+0xaa>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2202      	movs	r2, #2
 8002e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	6839      	ldr	r1, [r7, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f000 fc40 	bl	80036a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a23      	ldr	r2, [pc, #140]	@ (8002ebc <HAL_TIM_PWM_Start+0x14c>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d107      	bne.n	8002e42 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1d      	ldr	r2, [pc, #116]	@ (8002ebc <HAL_TIM_PWM_Start+0x14c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d018      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x10e>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e54:	d013      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x10e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a19      	ldr	r2, [pc, #100]	@ (8002ec0 <HAL_TIM_PWM_Start+0x150>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00e      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x10e>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a17      	ldr	r2, [pc, #92]	@ (8002ec4 <HAL_TIM_PWM_Start+0x154>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d009      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x10e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a16      	ldr	r2, [pc, #88]	@ (8002ec8 <HAL_TIM_PWM_Start+0x158>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d004      	beq.n	8002e7e <HAL_TIM_PWM_Start+0x10e>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a14      	ldr	r2, [pc, #80]	@ (8002ecc <HAL_TIM_PWM_Start+0x15c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d111      	bne.n	8002ea2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2b06      	cmp	r3, #6
 8002e8e:	d010      	beq.n	8002eb2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea0:	e007      	b.n	8002eb2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f042 0201 	orr.w	r2, r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40010000 	.word	0x40010000
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40000800 	.word	0x40000800
 8002ec8:	40000c00 	.word	0x40000c00
 8002ecc:	40014000 	.word	0x40014000

08002ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d020      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d01b      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0202 	mvn.w	r2, #2
 8002f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f994 	bl	8003248 <HAL_TIM_IC_CaptureCallback>
 8002f20:	e005      	b.n	8002f2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f986 	bl	8003234 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f997 	bl	800325c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d020      	beq.n	8002f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01b      	beq.n	8002f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0204 	mvn.w	r2, #4
 8002f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2202      	movs	r2, #2
 8002f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f96e 	bl	8003248 <HAL_TIM_IC_CaptureCallback>
 8002f6c:	e005      	b.n	8002f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f960 	bl	8003234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f971 	bl	800325c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f003 0308 	and.w	r3, r3, #8
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d020      	beq.n	8002fcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d01b      	beq.n	8002fcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0208 	mvn.w	r2, #8
 8002f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f948 	bl	8003248 <HAL_TIM_IC_CaptureCallback>
 8002fb8:	e005      	b.n	8002fc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f93a 	bl	8003234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f94b 	bl	800325c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d020      	beq.n	8003018 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d01b      	beq.n	8003018 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f06f 0210 	mvn.w	r2, #16
 8002fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2208      	movs	r2, #8
 8002fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f922 	bl	8003248 <HAL_TIM_IC_CaptureCallback>
 8003004:	e005      	b.n	8003012 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f914 	bl	8003234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f925 	bl	800325c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00c      	beq.n	800303c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0201 	mvn.w	r2, #1
 8003034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7fd ffa0 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00c      	beq.n	8003060 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fbc2 	bl	80037e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800307c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f8f6 	bl	8003270 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00c      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0320 	and.w	r3, r3, #32
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0220 	mvn.w	r2, #32
 80030a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fb94 	bl	80037d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e0ae      	b.n	800322c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b0c      	cmp	r3, #12
 80030da:	f200 809f 	bhi.w	800321c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80030de:	a201      	add	r2, pc, #4	@ (adr r2, 80030e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e4:	08003119 	.word	0x08003119
 80030e8:	0800321d 	.word	0x0800321d
 80030ec:	0800321d 	.word	0x0800321d
 80030f0:	0800321d 	.word	0x0800321d
 80030f4:	08003159 	.word	0x08003159
 80030f8:	0800321d 	.word	0x0800321d
 80030fc:	0800321d 	.word	0x0800321d
 8003100:	0800321d 	.word	0x0800321d
 8003104:	0800319b 	.word	0x0800319b
 8003108:	0800321d 	.word	0x0800321d
 800310c:	0800321d 	.word	0x0800321d
 8003110:	0800321d 	.word	0x0800321d
 8003114:	080031db 	.word	0x080031db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68b9      	ldr	r1, [r7, #8]
 800311e:	4618      	mov	r0, r3
 8003120:	f000 f936 	bl	8003390 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0208 	orr.w	r2, r2, #8
 8003132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699a      	ldr	r2, [r3, #24]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0204 	bic.w	r2, r2, #4
 8003142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6999      	ldr	r1, [r3, #24]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	691a      	ldr	r2, [r3, #16]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	619a      	str	r2, [r3, #24]
      break;
 8003156:	e064      	b.n	8003222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68b9      	ldr	r1, [r7, #8]
 800315e:	4618      	mov	r0, r3
 8003160:	f000 f97c 	bl	800345c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	699a      	ldr	r2, [r3, #24]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003172:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699a      	ldr	r2, [r3, #24]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003182:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6999      	ldr	r1, [r3, #24]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	021a      	lsls	r2, r3, #8
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	619a      	str	r2, [r3, #24]
      break;
 8003198:	e043      	b.n	8003222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68b9      	ldr	r1, [r7, #8]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 f9c7 	bl	8003534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	69da      	ldr	r2, [r3, #28]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f042 0208 	orr.w	r2, r2, #8
 80031b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	69da      	ldr	r2, [r3, #28]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0204 	bic.w	r2, r2, #4
 80031c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	69d9      	ldr	r1, [r3, #28]
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	61da      	str	r2, [r3, #28]
      break;
 80031d8:	e023      	b.n	8003222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f000 fa11 	bl	8003608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	69da      	ldr	r2, [r3, #28]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	69da      	ldr	r2, [r3, #28]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003204:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69d9      	ldr	r1, [r3, #28]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	021a      	lsls	r2, r3, #8
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	430a      	orrs	r2, r1
 8003218:	61da      	str	r2, [r3, #28]
      break;
 800321a:	e002      	b.n	8003222 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	75fb      	strb	r3, [r7, #23]
      break;
 8003220:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800322a:	7dfb      	ldrb	r3, [r7, #23]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a37      	ldr	r2, [pc, #220]	@ (8003374 <TIM_Base_SetConfig+0xf0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d00f      	beq.n	80032bc <TIM_Base_SetConfig+0x38>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032a2:	d00b      	beq.n	80032bc <TIM_Base_SetConfig+0x38>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a34      	ldr	r2, [pc, #208]	@ (8003378 <TIM_Base_SetConfig+0xf4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d007      	beq.n	80032bc <TIM_Base_SetConfig+0x38>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a33      	ldr	r2, [pc, #204]	@ (800337c <TIM_Base_SetConfig+0xf8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d003      	beq.n	80032bc <TIM_Base_SetConfig+0x38>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a32      	ldr	r2, [pc, #200]	@ (8003380 <TIM_Base_SetConfig+0xfc>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d108      	bne.n	80032ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a28      	ldr	r2, [pc, #160]	@ (8003374 <TIM_Base_SetConfig+0xf0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d01b      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032dc:	d017      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a25      	ldr	r2, [pc, #148]	@ (8003378 <TIM_Base_SetConfig+0xf4>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a24      	ldr	r2, [pc, #144]	@ (800337c <TIM_Base_SetConfig+0xf8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00f      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a23      	ldr	r2, [pc, #140]	@ (8003380 <TIM_Base_SetConfig+0xfc>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00b      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a22      	ldr	r2, [pc, #136]	@ (8003384 <TIM_Base_SetConfig+0x100>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d007      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a21      	ldr	r2, [pc, #132]	@ (8003388 <TIM_Base_SetConfig+0x104>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d003      	beq.n	800330e <TIM_Base_SetConfig+0x8a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a20      	ldr	r2, [pc, #128]	@ (800338c <TIM_Base_SetConfig+0x108>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d108      	bne.n	8003320 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a0c      	ldr	r2, [pc, #48]	@ (8003374 <TIM_Base_SetConfig+0xf0>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d103      	bne.n	800334e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	691a      	ldr	r2, [r3, #16]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f043 0204 	orr.w	r2, r3, #4
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	601a      	str	r2, [r3, #0]
}
 8003366:	bf00      	nop
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40010000 	.word	0x40010000
 8003378:	40000400 	.word	0x40000400
 800337c:	40000800 	.word	0x40000800
 8003380:	40000c00 	.word	0x40000c00
 8003384:	40014000 	.word	0x40014000
 8003388:	40014400 	.word	0x40014400
 800338c:	40014800 	.word	0x40014800

08003390 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	f023 0201 	bic.w	r2, r3, #1
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f023 0303 	bic.w	r3, r3, #3
 80033c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f023 0302 	bic.w	r3, r3, #2
 80033d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003458 <TIM_OC1_SetConfig+0xc8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d10c      	bne.n	8003406 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f023 0308 	bic.w	r3, r3, #8
 80033f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f023 0304 	bic.w	r3, r3, #4
 8003404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a13      	ldr	r2, [pc, #76]	@ (8003458 <TIM_OC1_SetConfig+0xc8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d111      	bne.n	8003432 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800341c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	621a      	str	r2, [r3, #32]
}
 800344c:	bf00      	nop
 800344e:	371c      	adds	r7, #28
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	40010000 	.word	0x40010000

0800345c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	f023 0210 	bic.w	r2, r3, #16
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800348a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	4313      	orrs	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f023 0320 	bic.w	r3, r3, #32
 80034a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003530 <TIM_OC2_SetConfig+0xd4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d10d      	bne.n	80034d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a15      	ldr	r2, [pc, #84]	@ (8003530 <TIM_OC2_SetConfig+0xd4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d113      	bne.n	8003508 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40010000 	.word	0x40010000

08003534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003534:	b480      	push	{r7}
 8003536:	b087      	sub	sp, #28
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f023 0303 	bic.w	r3, r3, #3
 800356a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	4313      	orrs	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800357c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	021b      	lsls	r3, r3, #8
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a1d      	ldr	r2, [pc, #116]	@ (8003604 <TIM_OC3_SetConfig+0xd0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d10d      	bne.n	80035ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	021b      	lsls	r3, r3, #8
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a14      	ldr	r2, [pc, #80]	@ (8003604 <TIM_OC3_SetConfig+0xd0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d113      	bne.n	80035de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	621a      	str	r2, [r3, #32]
}
 80035f8:	bf00      	nop
 80035fa:	371c      	adds	r7, #28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr
 8003604:	40010000 	.word	0x40010000

08003608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003608:	b480      	push	{r7}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800363e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	4313      	orrs	r3, r2
 800364a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	031b      	lsls	r3, r3, #12
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a10      	ldr	r2, [pc, #64]	@ (80036a4 <TIM_OC4_SetConfig+0x9c>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d109      	bne.n	800367c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800366e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	019b      	lsls	r3, r3, #6
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	4313      	orrs	r3, r2
 800367a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	621a      	str	r2, [r3, #32]
}
 8003696:	bf00      	nop
 8003698:	371c      	adds	r7, #28
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40010000 	.word	0x40010000

080036a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	2201      	movs	r2, #1
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a1a      	ldr	r2, [r3, #32]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	401a      	ands	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a1a      	ldr	r2, [r3, #32]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	fa01 f303 	lsl.w	r3, r1, r3
 80036e0:	431a      	orrs	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	621a      	str	r2, [r3, #32]
}
 80036e6:	bf00      	nop
 80036e8:	371c      	adds	r7, #28
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
	...

080036f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003708:	2302      	movs	r3, #2
 800370a:	e050      	b.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1c      	ldr	r2, [pc, #112]	@ (80037bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d018      	beq.n	8003782 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003758:	d013      	beq.n	8003782 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a18      	ldr	r2, [pc, #96]	@ (80037c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d00e      	beq.n	8003782 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a16      	ldr	r2, [pc, #88]	@ (80037c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d009      	beq.n	8003782 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a15      	ldr	r2, [pc, #84]	@ (80037c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d004      	beq.n	8003782 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a13      	ldr	r2, [pc, #76]	@ (80037cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d10c      	bne.n	800379c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	4313      	orrs	r3, r2
 8003792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40010000 	.word	0x40010000
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800
 80037c8:	40000c00 	.word	0x40000c00
 80037cc:	40014000 	.word	0x40014000

080037d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e042      	b.n	8003890 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7fd fdd8 	bl	80013d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	@ 0x24
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800383a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 fd11 	bl	8004264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003850:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695a      	ldr	r2, [r3, #20]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003860:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003870:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2220      	movs	r2, #32
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	4613      	mov	r3, r2
 80038a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b20      	cmp	r3, #32
 80038b0:	d121      	bne.n	80038f6 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <HAL_UART_Transmit_IT+0x26>
 80038b8:	88fb      	ldrh	r3, [r7, #6]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e01a      	b.n	80038f8 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	88fa      	ldrh	r2, [r7, #6]
 80038cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	88fa      	ldrh	r2, [r7, #6]
 80038d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2221      	movs	r2, #33	@ 0x21
 80038de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038f0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e000      	b.n	80038f8 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
  }
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	4613      	mov	r3, r2
 8003910:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b20      	cmp	r3, #32
 800391c:	d112      	bne.n	8003944 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d002      	beq.n	800392a <HAL_UART_Receive_IT+0x26>
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e00b      	b.n	8003946 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	461a      	mov	r2, r3
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 fabe 	bl	8003ebc <UART_Start_Receive_IT>
 8003940:	4603      	mov	r3, r0
 8003942:	e000      	b.n	8003946 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003944:	2302      	movs	r3, #2
  }
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
	...

08003950 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b0ba      	sub	sp, #232	@ 0xe8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800397c:	2300      	movs	r3, #0
 800397e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800398e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10f      	bne.n	80039b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800399a:	f003 0320 	and.w	r3, r3, #32
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d009      	beq.n	80039b6 <HAL_UART_IRQHandler+0x66>
 80039a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039a6:	f003 0320 	and.w	r3, r3, #32
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fb9a 	bl	80040e8 <UART_Receive_IT>
      return;
 80039b4:	e273      	b.n	8003e9e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80039b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 80de 	beq.w	8003b7c <HAL_UART_IRQHandler+0x22c>
 80039c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d106      	bne.n	80039da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80039cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 80d1 	beq.w	8003b7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80039da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_UART_IRQHandler+0xae>
 80039e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <HAL_UART_IRQHandler+0xd2>
 8003a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1a:	f043 0202 	orr.w	r2, r3, #2
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00b      	beq.n	8003a46 <HAL_UART_IRQHandler+0xf6>
 8003a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d005      	beq.n	8003a46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3e:	f043 0204 	orr.w	r2, r3, #4
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d011      	beq.n	8003a76 <HAL_UART_IRQHandler+0x126>
 8003a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a56:	f003 0320 	and.w	r3, r3, #32
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d105      	bne.n	8003a6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6e:	f043 0208 	orr.w	r2, r3, #8
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 820a 	beq.w	8003e94 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a84:	f003 0320 	and.w	r3, r3, #32
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_UART_IRQHandler+0x14e>
 8003a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 fb25 	bl	80040e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa8:	2b40      	cmp	r3, #64	@ 0x40
 8003aaa:	bf0c      	ite	eq
 8003aac:	2301      	moveq	r3, #1
 8003aae:	2300      	movne	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d103      	bne.n	8003aca <HAL_UART_IRQHandler+0x17a>
 8003ac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d04f      	beq.n	8003b6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 fa30 	bl	8003f30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ada:	2b40      	cmp	r3, #64	@ 0x40
 8003adc:	d141      	bne.n	8003b62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3314      	adds	r3, #20
 8003ae4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003aec:	e853 3f00 	ldrex	r3, [r3]
 8003af0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003af4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003af8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003afc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	3314      	adds	r3, #20
 8003b06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003b0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003b0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003b16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003b1a:	e841 2300 	strex	r3, r2, [r1]
 8003b1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003b22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1d9      	bne.n	8003ade <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d013      	beq.n	8003b5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b36:	4a8a      	ldr	r2, [pc, #552]	@ (8003d60 <HAL_UART_IRQHandler+0x410>)
 8003b38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd ff6a 	bl	8001a18 <HAL_DMA_Abort_IT>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d016      	beq.n	8003b78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b54:	4610      	mov	r0, r2
 8003b56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b58:	e00e      	b.n	8003b78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fc fedc 	bl	8000918 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b60:	e00a      	b.n	8003b78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fc fed8 	bl	8000918 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b68:	e006      	b.n	8003b78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7fc fed4 	bl	8000918 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003b76:	e18d      	b.n	8003e94 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b78:	bf00      	nop
    return;
 8003b7a:	e18b      	b.n	8003e94 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	f040 8167 	bne.w	8003e54 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b8a:	f003 0310 	and.w	r3, r3, #16
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 8160 	beq.w	8003e54 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 8159 	beq.w	8003e54 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60bb      	str	r3, [r7, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bc2:	2b40      	cmp	r3, #64	@ 0x40
 8003bc4:	f040 80ce 	bne.w	8003d64 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003bd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 80a9 	beq.w	8003d30 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003be2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003be6:	429a      	cmp	r2, r3
 8003be8:	f080 80a2 	bcs.w	8003d30 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bf2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bfe:	f000 8088 	beq.w	8003d12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	330c      	adds	r3, #12
 8003c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c10:	e853 3f00 	ldrex	r3, [r3]
 8003c14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003c18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	330c      	adds	r3, #12
 8003c2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003c2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003c3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c3e:	e841 2300 	strex	r3, r2, [r1]
 8003c42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003c46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1d9      	bne.n	8003c02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3314      	adds	r3, #20
 8003c54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c58:	e853 3f00 	ldrex	r3, [r3]
 8003c5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003c5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	3314      	adds	r3, #20
 8003c6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003c76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e1      	bne.n	8003c4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3314      	adds	r3, #20
 8003c90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	3314      	adds	r3, #20
 8003caa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003cae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003cb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003cb6:	e841 2300 	strex	r3, r2, [r1]
 8003cba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003cbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1e3      	bne.n	8003c8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	330c      	adds	r3, #12
 8003cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cda:	e853 3f00 	ldrex	r3, [r3]
 8003cde:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ce2:	f023 0310 	bic.w	r3, r3, #16
 8003ce6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	330c      	adds	r3, #12
 8003cf0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003cf4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003cf6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cfc:	e841 2300 	strex	r3, r2, [r1]
 8003d00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1e3      	bne.n	8003cd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fd fe13 	bl	8001938 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2202      	movs	r2, #2
 8003d16:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	4619      	mov	r1, r3
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f8bb 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003d2e:	e0b3      	b.n	8003e98 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	f040 80ad 	bne.w	8003e98 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d48:	f040 80a6 	bne.w	8003e98 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d56:	4619      	mov	r1, r3
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f8a3 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
      return;
 8003d5e:	e09b      	b.n	8003e98 <HAL_UART_IRQHandler+0x548>
 8003d60:	08003ff7 	.word	0x08003ff7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 808e 	beq.w	8003e9c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003d80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 8089 	beq.w	8003e9c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	330c      	adds	r3, #12
 8003d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d94:	e853 3f00 	ldrex	r3, [r3]
 8003d98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003da0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	330c      	adds	r3, #12
 8003daa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003dae:	647a      	str	r2, [r7, #68]	@ 0x44
 8003db0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003db4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003db6:	e841 2300 	strex	r3, r2, [r1]
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1e3      	bne.n	8003d8a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3314      	adds	r3, #20
 8003dc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dcc:	e853 3f00 	ldrex	r3, [r3]
 8003dd0:	623b      	str	r3, [r7, #32]
   return(result);
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	f023 0301 	bic.w	r3, r3, #1
 8003dd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3314      	adds	r3, #20
 8003de2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003de6:	633a      	str	r2, [r7, #48]	@ 0x30
 8003de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dee:	e841 2300 	strex	r3, r2, [r1]
 8003df2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e3      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	330c      	adds	r3, #12
 8003e0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	e853 3f00 	ldrex	r3, [r3]
 8003e16:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0310 	bic.w	r3, r3, #16
 8003e1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	330c      	adds	r3, #12
 8003e28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003e2c:	61fa      	str	r2, [r7, #28]
 8003e2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e30:	69b9      	ldr	r1, [r7, #24]
 8003e32:	69fa      	ldr	r2, [r7, #28]
 8003e34:	e841 2300 	strex	r3, r2, [r1]
 8003e38:	617b      	str	r3, [r7, #20]
   return(result);
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1e3      	bne.n	8003e08 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f829 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e52:	e023      	b.n	8003e9c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d009      	beq.n	8003e74 <HAL_UART_IRQHandler+0x524>
 8003e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d003      	beq.n	8003e74 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f8d3 	bl	8004018 <UART_Transmit_IT>
    return;
 8003e72:	e014      	b.n	8003e9e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00e      	beq.n	8003e9e <HAL_UART_IRQHandler+0x54e>
 8003e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d008      	beq.n	8003e9e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f913 	bl	80040b8 <UART_EndTransmit_IT>
    return;
 8003e92:	e004      	b.n	8003e9e <HAL_UART_IRQHandler+0x54e>
    return;
 8003e94:	bf00      	nop
 8003e96:	e002      	b.n	8003e9e <HAL_UART_IRQHandler+0x54e>
      return;
 8003e98:	bf00      	nop
 8003e9a:	e000      	b.n	8003e9e <HAL_UART_IRQHandler+0x54e>
      return;
 8003e9c:	bf00      	nop
  }
}
 8003e9e:	37e8      	adds	r7, #232	@ 0xe8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	88fa      	ldrh	r2, [r7, #6]
 8003ed4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	88fa      	ldrh	r2, [r7, #6]
 8003eda:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2222      	movs	r2, #34	@ 0x22
 8003ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d007      	beq.n	8003f02 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f00:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695a      	ldr	r2, [r3, #20]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0220 	orr.w	r2, r2, #32
 8003f20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3714      	adds	r7, #20
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b095      	sub	sp, #84	@ 0x54
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	330c      	adds	r3, #12
 8003f3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	330c      	adds	r3, #12
 8003f56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f58:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3314      	adds	r3, #20
 8003f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f023 0310 	bic.w	r3, r3, #16
 8003fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fc8:	61ba      	str	r2, [r7, #24]
 8003fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6979      	ldr	r1, [r7, #20]
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fea:	bf00      	nop
 8003fec:	3754      	adds	r7, #84	@ 0x54
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b084      	sub	sp, #16
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f7fc fc84 	bl	8000918 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004010:	bf00      	nop
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b21      	cmp	r3, #33	@ 0x21
 800402a:	d13e      	bne.n	80040aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004034:	d114      	bne.n	8004060 <UART_Transmit_IT+0x48>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d110      	bne.n	8004060 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	461a      	mov	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004052:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	1c9a      	adds	r2, r3, #2
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	621a      	str	r2, [r3, #32]
 800405e:	e008      	b.n	8004072 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	1c59      	adds	r1, r3, #1
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	6211      	str	r1, [r2, #32]
 800406a:	781a      	ldrb	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004076:	b29b      	uxth	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	b29b      	uxth	r3, r3
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	4619      	mov	r1, r3
 8004080:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10f      	bne.n	80040a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004094:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	e000      	b.n	80040ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80040aa:	2302      	movs	r3, #2
  }
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3714      	adds	r7, #20
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2220      	movs	r2, #32
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7fc fbbd 	bl	8000858 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b08c      	sub	sp, #48	@ 0x30
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80040f0:	2300      	movs	r3, #0
 80040f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b22      	cmp	r3, #34	@ 0x22
 8004102:	f040 80aa 	bne.w	800425a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800410e:	d115      	bne.n	800413c <UART_Receive_IT+0x54>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d111      	bne.n	800413c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	b29b      	uxth	r3, r3
 8004126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800412a:	b29a      	uxth	r2, r3
 800412c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	1c9a      	adds	r2, r3, #2
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	629a      	str	r2, [r3, #40]	@ 0x28
 800413a:	e024      	b.n	8004186 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004140:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800414a:	d007      	beq.n	800415c <UART_Receive_IT+0x74>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10a      	bne.n	800416a <UART_Receive_IT+0x82>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d106      	bne.n	800416a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	b2da      	uxtb	r2, r3
 8004164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004166:	701a      	strb	r2, [r3, #0]
 8004168:	e008      	b.n	800417c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004176:	b2da      	uxtb	r2, r3
 8004178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800417a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800418a:	b29b      	uxth	r3, r3
 800418c:	3b01      	subs	r3, #1
 800418e:	b29b      	uxth	r3, r3
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	4619      	mov	r1, r3
 8004194:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004196:	2b00      	cmp	r3, #0
 8004198:	d15d      	bne.n	8004256 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0220 	bic.w	r2, r2, #32
 80041a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695a      	ldr	r2, [r3, #20]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0201 	bic.w	r2, r2, #1
 80041c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d135      	bne.n	800424c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	330c      	adds	r3, #12
 80041ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	e853 3f00 	ldrex	r3, [r3]
 80041f4:	613b      	str	r3, [r7, #16]
   return(result);
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	f023 0310 	bic.w	r3, r3, #16
 80041fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004206:	623a      	str	r2, [r7, #32]
 8004208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420a:	69f9      	ldr	r1, [r7, #28]
 800420c:	6a3a      	ldr	r2, [r7, #32]
 800420e:	e841 2300 	strex	r3, r2, [r1]
 8004212:	61bb      	str	r3, [r7, #24]
   return(result);
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1e5      	bne.n	80041e6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0310 	and.w	r3, r3, #16
 8004224:	2b10      	cmp	r3, #16
 8004226:	d10a      	bne.n	800423e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004242:	4619      	mov	r1, r3
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7ff fe2d 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
 800424a:	e002      	b.n	8004252 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7fc fb2d 	bl	80008ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	e002      	b.n	800425c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	e000      	b.n	800425c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800425a:	2302      	movs	r3, #2
  }
}
 800425c:	4618      	mov	r0, r3
 800425e:	3730      	adds	r7, #48	@ 0x30
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004268:	b0c0      	sub	sp, #256	@ 0x100
 800426a:	af00      	add	r7, sp, #0
 800426c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800427c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004280:	68d9      	ldr	r1, [r3, #12]
 8004282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	ea40 0301 	orr.w	r3, r0, r1
 800428c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800428e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	431a      	orrs	r2, r3
 800429c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	431a      	orrs	r2, r3
 80042a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042bc:	f021 010c 	bic.w	r1, r1, #12
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042ca:	430b      	orrs	r3, r1
 80042cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042de:	6999      	ldr	r1, [r3, #24]
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	ea40 0301 	orr.w	r3, r0, r1
 80042ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004530 <UART_SetConfig+0x2cc>)
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d005      	beq.n	8004304 <UART_SetConfig+0xa0>
 80042f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b8d      	ldr	r3, [pc, #564]	@ (8004534 <UART_SetConfig+0x2d0>)
 8004300:	429a      	cmp	r2, r3
 8004302:	d104      	bne.n	800430e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004304:	f7fe fbe2 	bl	8002acc <HAL_RCC_GetPCLK2Freq>
 8004308:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800430c:	e003      	b.n	8004316 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800430e:	f7fe fbc9 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 8004312:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004320:	f040 810c 	bne.w	800453c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004328:	2200      	movs	r2, #0
 800432a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800432e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004332:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004336:	4622      	mov	r2, r4
 8004338:	462b      	mov	r3, r5
 800433a:	1891      	adds	r1, r2, r2
 800433c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800433e:	415b      	adcs	r3, r3
 8004340:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004342:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004346:	4621      	mov	r1, r4
 8004348:	eb12 0801 	adds.w	r8, r2, r1
 800434c:	4629      	mov	r1, r5
 800434e:	eb43 0901 	adc.w	r9, r3, r1
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	f04f 0300 	mov.w	r3, #0
 800435a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800435e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004362:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004366:	4690      	mov	r8, r2
 8004368:	4699      	mov	r9, r3
 800436a:	4623      	mov	r3, r4
 800436c:	eb18 0303 	adds.w	r3, r8, r3
 8004370:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004374:	462b      	mov	r3, r5
 8004376:	eb49 0303 	adc.w	r3, r9, r3
 800437a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800437e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800438a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800438e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004392:	460b      	mov	r3, r1
 8004394:	18db      	adds	r3, r3, r3
 8004396:	653b      	str	r3, [r7, #80]	@ 0x50
 8004398:	4613      	mov	r3, r2
 800439a:	eb42 0303 	adc.w	r3, r2, r3
 800439e:	657b      	str	r3, [r7, #84]	@ 0x54
 80043a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80043a8:	f7fb ff82 	bl	80002b0 <__aeabi_uldivmod>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	4b61      	ldr	r3, [pc, #388]	@ (8004538 <UART_SetConfig+0x2d4>)
 80043b2:	fba3 2302 	umull	r2, r3, r3, r2
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	011c      	lsls	r4, r3, #4
 80043ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043be:	2200      	movs	r2, #0
 80043c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043cc:	4642      	mov	r2, r8
 80043ce:	464b      	mov	r3, r9
 80043d0:	1891      	adds	r1, r2, r2
 80043d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043d4:	415b      	adcs	r3, r3
 80043d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043dc:	4641      	mov	r1, r8
 80043de:	eb12 0a01 	adds.w	sl, r2, r1
 80043e2:	4649      	mov	r1, r9
 80043e4:	eb43 0b01 	adc.w	fp, r3, r1
 80043e8:	f04f 0200 	mov.w	r2, #0
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043fc:	4692      	mov	sl, r2
 80043fe:	469b      	mov	fp, r3
 8004400:	4643      	mov	r3, r8
 8004402:	eb1a 0303 	adds.w	r3, sl, r3
 8004406:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800440a:	464b      	mov	r3, r9
 800440c:	eb4b 0303 	adc.w	r3, fp, r3
 8004410:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004420:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004424:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004428:	460b      	mov	r3, r1
 800442a:	18db      	adds	r3, r3, r3
 800442c:	643b      	str	r3, [r7, #64]	@ 0x40
 800442e:	4613      	mov	r3, r2
 8004430:	eb42 0303 	adc.w	r3, r2, r3
 8004434:	647b      	str	r3, [r7, #68]	@ 0x44
 8004436:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800443a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800443e:	f7fb ff37 	bl	80002b0 <__aeabi_uldivmod>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4611      	mov	r1, r2
 8004448:	4b3b      	ldr	r3, [pc, #236]	@ (8004538 <UART_SetConfig+0x2d4>)
 800444a:	fba3 2301 	umull	r2, r3, r3, r1
 800444e:	095b      	lsrs	r3, r3, #5
 8004450:	2264      	movs	r2, #100	@ 0x64
 8004452:	fb02 f303 	mul.w	r3, r2, r3
 8004456:	1acb      	subs	r3, r1, r3
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800445e:	4b36      	ldr	r3, [pc, #216]	@ (8004538 <UART_SetConfig+0x2d4>)
 8004460:	fba3 2302 	umull	r2, r3, r3, r2
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800446c:	441c      	add	r4, r3
 800446e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004472:	2200      	movs	r2, #0
 8004474:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004478:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800447c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004480:	4642      	mov	r2, r8
 8004482:	464b      	mov	r3, r9
 8004484:	1891      	adds	r1, r2, r2
 8004486:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004488:	415b      	adcs	r3, r3
 800448a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800448c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004490:	4641      	mov	r1, r8
 8004492:	1851      	adds	r1, r2, r1
 8004494:	6339      	str	r1, [r7, #48]	@ 0x30
 8004496:	4649      	mov	r1, r9
 8004498:	414b      	adcs	r3, r1
 800449a:	637b      	str	r3, [r7, #52]	@ 0x34
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80044a8:	4659      	mov	r1, fp
 80044aa:	00cb      	lsls	r3, r1, #3
 80044ac:	4651      	mov	r1, sl
 80044ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044b2:	4651      	mov	r1, sl
 80044b4:	00ca      	lsls	r2, r1, #3
 80044b6:	4610      	mov	r0, r2
 80044b8:	4619      	mov	r1, r3
 80044ba:	4603      	mov	r3, r0
 80044bc:	4642      	mov	r2, r8
 80044be:	189b      	adds	r3, r3, r2
 80044c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044c4:	464b      	mov	r3, r9
 80044c6:	460a      	mov	r2, r1
 80044c8:	eb42 0303 	adc.w	r3, r2, r3
 80044cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044e4:	460b      	mov	r3, r1
 80044e6:	18db      	adds	r3, r3, r3
 80044e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044ea:	4613      	mov	r3, r2
 80044ec:	eb42 0303 	adc.w	r3, r2, r3
 80044f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044fa:	f7fb fed9 	bl	80002b0 <__aeabi_uldivmod>
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <UART_SetConfig+0x2d4>)
 8004504:	fba3 1302 	umull	r1, r3, r3, r2
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	2164      	movs	r1, #100	@ 0x64
 800450c:	fb01 f303 	mul.w	r3, r1, r3
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	3332      	adds	r3, #50	@ 0x32
 8004516:	4a08      	ldr	r2, [pc, #32]	@ (8004538 <UART_SetConfig+0x2d4>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	095b      	lsrs	r3, r3, #5
 800451e:	f003 0207 	and.w	r2, r3, #7
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4422      	add	r2, r4
 800452a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800452c:	e106      	b.n	800473c <UART_SetConfig+0x4d8>
 800452e:	bf00      	nop
 8004530:	40011000 	.word	0x40011000
 8004534:	40011400 	.word	0x40011400
 8004538:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800453c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004540:	2200      	movs	r2, #0
 8004542:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004546:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800454a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800454e:	4642      	mov	r2, r8
 8004550:	464b      	mov	r3, r9
 8004552:	1891      	adds	r1, r2, r2
 8004554:	6239      	str	r1, [r7, #32]
 8004556:	415b      	adcs	r3, r3
 8004558:	627b      	str	r3, [r7, #36]	@ 0x24
 800455a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800455e:	4641      	mov	r1, r8
 8004560:	1854      	adds	r4, r2, r1
 8004562:	4649      	mov	r1, r9
 8004564:	eb43 0501 	adc.w	r5, r3, r1
 8004568:	f04f 0200 	mov.w	r2, #0
 800456c:	f04f 0300 	mov.w	r3, #0
 8004570:	00eb      	lsls	r3, r5, #3
 8004572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004576:	00e2      	lsls	r2, r4, #3
 8004578:	4614      	mov	r4, r2
 800457a:	461d      	mov	r5, r3
 800457c:	4643      	mov	r3, r8
 800457e:	18e3      	adds	r3, r4, r3
 8004580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004584:	464b      	mov	r3, r9
 8004586:	eb45 0303 	adc.w	r3, r5, r3
 800458a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800458e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800459a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800459e:	f04f 0200 	mov.w	r2, #0
 80045a2:	f04f 0300 	mov.w	r3, #0
 80045a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045aa:	4629      	mov	r1, r5
 80045ac:	008b      	lsls	r3, r1, #2
 80045ae:	4621      	mov	r1, r4
 80045b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045b4:	4621      	mov	r1, r4
 80045b6:	008a      	lsls	r2, r1, #2
 80045b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045bc:	f7fb fe78 	bl	80002b0 <__aeabi_uldivmod>
 80045c0:	4602      	mov	r2, r0
 80045c2:	460b      	mov	r3, r1
 80045c4:	4b60      	ldr	r3, [pc, #384]	@ (8004748 <UART_SetConfig+0x4e4>)
 80045c6:	fba3 2302 	umull	r2, r3, r3, r2
 80045ca:	095b      	lsrs	r3, r3, #5
 80045cc:	011c      	lsls	r4, r3, #4
 80045ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045e0:	4642      	mov	r2, r8
 80045e2:	464b      	mov	r3, r9
 80045e4:	1891      	adds	r1, r2, r2
 80045e6:	61b9      	str	r1, [r7, #24]
 80045e8:	415b      	adcs	r3, r3
 80045ea:	61fb      	str	r3, [r7, #28]
 80045ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045f0:	4641      	mov	r1, r8
 80045f2:	1851      	adds	r1, r2, r1
 80045f4:	6139      	str	r1, [r7, #16]
 80045f6:	4649      	mov	r1, r9
 80045f8:	414b      	adcs	r3, r1
 80045fa:	617b      	str	r3, [r7, #20]
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004608:	4659      	mov	r1, fp
 800460a:	00cb      	lsls	r3, r1, #3
 800460c:	4651      	mov	r1, sl
 800460e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004612:	4651      	mov	r1, sl
 8004614:	00ca      	lsls	r2, r1, #3
 8004616:	4610      	mov	r0, r2
 8004618:	4619      	mov	r1, r3
 800461a:	4603      	mov	r3, r0
 800461c:	4642      	mov	r2, r8
 800461e:	189b      	adds	r3, r3, r2
 8004620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004624:	464b      	mov	r3, r9
 8004626:	460a      	mov	r2, r1
 8004628:	eb42 0303 	adc.w	r3, r2, r3
 800462c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	67bb      	str	r3, [r7, #120]	@ 0x78
 800463a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	f04f 0300 	mov.w	r3, #0
 8004644:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004648:	4649      	mov	r1, r9
 800464a:	008b      	lsls	r3, r1, #2
 800464c:	4641      	mov	r1, r8
 800464e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004652:	4641      	mov	r1, r8
 8004654:	008a      	lsls	r2, r1, #2
 8004656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800465a:	f7fb fe29 	bl	80002b0 <__aeabi_uldivmod>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	4611      	mov	r1, r2
 8004664:	4b38      	ldr	r3, [pc, #224]	@ (8004748 <UART_SetConfig+0x4e4>)
 8004666:	fba3 2301 	umull	r2, r3, r3, r1
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2264      	movs	r2, #100	@ 0x64
 800466e:	fb02 f303 	mul.w	r3, r2, r3
 8004672:	1acb      	subs	r3, r1, r3
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	3332      	adds	r3, #50	@ 0x32
 8004678:	4a33      	ldr	r2, [pc, #204]	@ (8004748 <UART_SetConfig+0x4e4>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	095b      	lsrs	r3, r3, #5
 8004680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004684:	441c      	add	r4, r3
 8004686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800468a:	2200      	movs	r2, #0
 800468c:	673b      	str	r3, [r7, #112]	@ 0x70
 800468e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004690:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004694:	4642      	mov	r2, r8
 8004696:	464b      	mov	r3, r9
 8004698:	1891      	adds	r1, r2, r2
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	415b      	adcs	r3, r3
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046a4:	4641      	mov	r1, r8
 80046a6:	1851      	adds	r1, r2, r1
 80046a8:	6039      	str	r1, [r7, #0]
 80046aa:	4649      	mov	r1, r9
 80046ac:	414b      	adcs	r3, r1
 80046ae:	607b      	str	r3, [r7, #4]
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	f04f 0300 	mov.w	r3, #0
 80046b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046bc:	4659      	mov	r1, fp
 80046be:	00cb      	lsls	r3, r1, #3
 80046c0:	4651      	mov	r1, sl
 80046c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046c6:	4651      	mov	r1, sl
 80046c8:	00ca      	lsls	r2, r1, #3
 80046ca:	4610      	mov	r0, r2
 80046cc:	4619      	mov	r1, r3
 80046ce:	4603      	mov	r3, r0
 80046d0:	4642      	mov	r2, r8
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046d6:	464b      	mov	r3, r9
 80046d8:	460a      	mov	r2, r1
 80046da:	eb42 0303 	adc.w	r3, r2, r3
 80046de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80046ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80046ec:	f04f 0200 	mov.w	r2, #0
 80046f0:	f04f 0300 	mov.w	r3, #0
 80046f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046f8:	4649      	mov	r1, r9
 80046fa:	008b      	lsls	r3, r1, #2
 80046fc:	4641      	mov	r1, r8
 80046fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004702:	4641      	mov	r1, r8
 8004704:	008a      	lsls	r2, r1, #2
 8004706:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800470a:	f7fb fdd1 	bl	80002b0 <__aeabi_uldivmod>
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <UART_SetConfig+0x4e4>)
 8004714:	fba3 1302 	umull	r1, r3, r3, r2
 8004718:	095b      	lsrs	r3, r3, #5
 800471a:	2164      	movs	r1, #100	@ 0x64
 800471c:	fb01 f303 	mul.w	r3, r1, r3
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	3332      	adds	r3, #50	@ 0x32
 8004726:	4a08      	ldr	r2, [pc, #32]	@ (8004748 <UART_SetConfig+0x4e4>)
 8004728:	fba2 2303 	umull	r2, r3, r2, r3
 800472c:	095b      	lsrs	r3, r3, #5
 800472e:	f003 020f 	and.w	r2, r3, #15
 8004732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4422      	add	r2, r4
 800473a:	609a      	str	r2, [r3, #8]
}
 800473c:	bf00      	nop
 800473e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004742:	46bd      	mov	sp, r7
 8004744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004748:	51eb851f 	.word	0x51eb851f

0800474c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800475a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800475e:	2b84      	cmp	r3, #132	@ 0x84
 8004760:	d005      	beq.n	800476e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004762:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4413      	add	r3, r2
 800476a:	3303      	adds	r3, #3
 800476c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800476e:	68fb      	ldr	r3, [r7, #12]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004780:	f001 fa38 	bl	8005bf4 <vTaskStartScheduler>
  
  return osOK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	bd80      	pop	{r7, pc}

0800478a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800478a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800478c:	b089      	sub	sp, #36	@ 0x24
 800478e:	af04      	add	r7, sp, #16
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d020      	beq.n	80047de <osThreadCreate+0x54>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d01c      	beq.n	80047de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685c      	ldr	r4, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691e      	ldr	r6, [r3, #16]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff ffc8 	bl	800474c <makeFreeRtosPriority>
 80047bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047c6:	9202      	str	r2, [sp, #8]
 80047c8:	9301      	str	r3, [sp, #4]
 80047ca:	9100      	str	r1, [sp, #0]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	4632      	mov	r2, r6
 80047d0:	4629      	mov	r1, r5
 80047d2:	4620      	mov	r0, r4
 80047d4:	f000 ff32 	bl	800563c <xTaskCreateStatic>
 80047d8:	4603      	mov	r3, r0
 80047da:	60fb      	str	r3, [r7, #12]
 80047dc:	e01c      	b.n	8004818 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685c      	ldr	r4, [r3, #4]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ffaa 	bl	800474c <makeFreeRtosPriority>
 80047f8:	4602      	mov	r2, r0
 80047fa:	f107 030c 	add.w	r3, r7, #12
 80047fe:	9301      	str	r3, [sp, #4]
 8004800:	9200      	str	r2, [sp, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	4632      	mov	r2, r6
 8004806:	4629      	mov	r1, r5
 8004808:	4620      	mov	r0, r4
 800480a:	f000 ff77 	bl	80056fc <xTaskCreate>
 800480e:	4603      	mov	r3, r0
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004818:	68fb      	ldr	r3, [r7, #12]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004822 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b084      	sub	sp, #16
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <osDelay+0x16>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	e000      	b.n	800483a <osDelay+0x18>
 8004838:	2301      	movs	r3, #1
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f93c 	bl	8005ab8 <vTaskDelay>
  
  return osOK;
 8004840:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f103 0208 	add.w	r2, r3, #8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004862:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f103 0208 	add.w	r2, r3, #8
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f103 0208 	add.w	r2, r3, #8
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	601a      	str	r2, [r3, #0]
}
 80048e0:	bf00      	nop
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004902:	d103      	bne.n	800490c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	e00c      	b.n	8004926 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3308      	adds	r3, #8
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	e002      	b.n	800491a <vListInsert+0x2e>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	429a      	cmp	r2, r3
 8004924:	d2f6      	bcs.n	8004914 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	601a      	str	r2, [r3, #0]
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800495e:	b480      	push	{r7}
 8004960:	b085      	sub	sp, #20
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6892      	ldr	r2, [r2, #8]
 8004974:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	6852      	ldr	r2, [r2, #4]
 800497e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	429a      	cmp	r2, r3
 8004988:	d103      	bne.n	8004992 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689a      	ldr	r2, [r3, #8]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	1e5a      	subs	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
	...

080049b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10b      	bne.n	80049e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	e7fd      	b.n	80049dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80049e0:	f002 fb52 	bl	8007088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ec:	68f9      	ldr	r1, [r7, #12]
 80049ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80049f0:	fb01 f303 	mul.w	r3, r1, r3
 80049f4:	441a      	add	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	3b01      	subs	r3, #1
 8004a12:	68f9      	ldr	r1, [r7, #12]
 8004a14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a16:	fb01 f303 	mul.w	r3, r1, r3
 8004a1a:	441a      	add	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	22ff      	movs	r2, #255	@ 0xff
 8004a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	22ff      	movs	r2, #255	@ 0xff
 8004a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d114      	bne.n	8004a60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d01a      	beq.n	8004a74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	3310      	adds	r3, #16
 8004a42:	4618      	mov	r0, r3
 8004a44:	f001 fbec 	bl	8006220 <xTaskRemoveFromEventList>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d012      	beq.n	8004a74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a84 <xQueueGenericReset+0xd0>)
 8004a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	f3bf 8f4f 	dsb	sy
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	e009      	b.n	8004a74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	3310      	adds	r3, #16
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff fef0 	bl	800484a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3324      	adds	r3, #36	@ 0x24
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7ff feeb 	bl	800484a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a74:	f002 fb3a 	bl	80070ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a78:	2301      	movs	r3, #1
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	e000ed04 	.word	0xe000ed04

08004a88 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08a      	sub	sp, #40	@ 0x28
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	4613      	mov	r3, r2
 8004a94:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10b      	bne.n	8004ab4 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa0:	f383 8811 	msr	BASEPRI, r3
 8004aa4:	f3bf 8f6f 	isb	sy
 8004aa8:	f3bf 8f4f 	dsb	sy
 8004aac:	613b      	str	r3, [r7, #16]
}
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	fb02 f303 	mul.w	r3, r2, r3
 8004abc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	3350      	adds	r3, #80	@ 0x50
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f002 fc02 	bl	80072cc <pvPortMalloc>
 8004ac8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d011      	beq.n	8004af4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	3350      	adds	r3, #80	@ 0x50
 8004ad8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ae2:	79fa      	ldrb	r2, [r7, #7]
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	68b9      	ldr	r1, [r7, #8]
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f805 	bl	8004afe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004af4:	69bb      	ldr	r3, [r7, #24]
	}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b084      	sub	sp, #16
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
 8004b0a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d103      	bne.n	8004b1a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	e002      	b.n	8004b20 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	69b8      	ldr	r0, [r7, #24]
 8004b30:	f7ff ff40 	bl	80049b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	78fa      	ldrb	r2, [r7, #3]
 8004b38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004b3c:	bf00      	nop
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00e      	beq.n	8004b70 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004b64:	2300      	movs	r3, #0
 8004b66:	2200      	movs	r2, #0
 8004b68:	2100      	movs	r1, #0
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f81c 	bl	8004ba8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004b70:	bf00      	nop
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004b82:	2301      	movs	r3, #1
 8004b84:	617b      	str	r3, [r7, #20]
 8004b86:	2300      	movs	r3, #0
 8004b88:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004b8a:	79fb      	ldrb	r3, [r7, #7]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	6939      	ldr	r1, [r7, #16]
 8004b90:	6978      	ldr	r0, [r7, #20]
 8004b92:	f7ff ff79 	bl	8004a88 <xQueueGenericCreate>
 8004b96:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f7ff ffd3 	bl	8004b44 <prvInitialiseMutex>

		return xNewQueue;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
	}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08e      	sub	sp, #56	@ 0x38
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10b      	bne.n	8004bdc <xQueueGenericSend+0x34>
	__asm volatile
 8004bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004bd6:	bf00      	nop
 8004bd8:	bf00      	nop
 8004bda:	e7fd      	b.n	8004bd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d103      	bne.n	8004bea <xQueueGenericSend+0x42>
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <xQueueGenericSend+0x46>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e000      	b.n	8004bf0 <xQueueGenericSend+0x48>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10b      	bne.n	8004c0c <xQueueGenericSend+0x64>
	__asm volatile
 8004bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c06:	bf00      	nop
 8004c08:	bf00      	nop
 8004c0a:	e7fd      	b.n	8004c08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d103      	bne.n	8004c1a <xQueueGenericSend+0x72>
 8004c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d101      	bne.n	8004c1e <xQueueGenericSend+0x76>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e000      	b.n	8004c20 <xQueueGenericSend+0x78>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10b      	bne.n	8004c3c <xQueueGenericSend+0x94>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	623b      	str	r3, [r7, #32]
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c3c:	f001 fd8a 	bl	8006754 <xTaskGetSchedulerState>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d102      	bne.n	8004c4c <xQueueGenericSend+0xa4>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <xQueueGenericSend+0xa8>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e000      	b.n	8004c52 <xQueueGenericSend+0xaa>
 8004c50:	2300      	movs	r3, #0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10b      	bne.n	8004c6e <xQueueGenericSend+0xc6>
	__asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	61fb      	str	r3, [r7, #28]
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	e7fd      	b.n	8004c6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c6e:	f002 fa0b 	bl	8007088 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d302      	bcc.n	8004c84 <xQueueGenericSend+0xdc>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d129      	bne.n	8004cd8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c8a:	f000 fbc7 	bl	800541c <prvCopyDataToQueue>
 8004c8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d010      	beq.n	8004cba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9a:	3324      	adds	r3, #36	@ 0x24
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f001 fabf 	bl	8006220 <xTaskRemoveFromEventList>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d013      	beq.n	8004cd0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8004da8 <xQueueGenericSend+0x200>)
 8004caa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	f3bf 8f6f 	isb	sy
 8004cb8:	e00a      	b.n	8004cd0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004cc0:	4b39      	ldr	r3, [pc, #228]	@ (8004da8 <xQueueGenericSend+0x200>)
 8004cc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc6:	601a      	str	r2, [r3, #0]
 8004cc8:	f3bf 8f4f 	dsb	sy
 8004ccc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004cd0:	f002 fa0c 	bl	80070ec <vPortExitCritical>
				return pdPASS;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e063      	b.n	8004da0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cde:	f002 fa05 	bl	80070ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	e05c      	b.n	8004da0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d106      	bne.n	8004cfa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cec:	f107 0314 	add.w	r3, r7, #20
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f001 faf9 	bl	80062e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cfa:	f002 f9f7 	bl	80070ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cfe:	f000 ffe5 	bl	8005ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d02:	f002 f9c1 	bl	8007088 <vPortEnterCritical>
 8004d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d0c:	b25b      	sxtb	r3, r3
 8004d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d12:	d103      	bne.n	8004d1c <xQueueGenericSend+0x174>
 8004d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d22:	b25b      	sxtb	r3, r3
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d28:	d103      	bne.n	8004d32 <xQueueGenericSend+0x18a>
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d32:	f002 f9db 	bl	80070ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d36:	1d3a      	adds	r2, r7, #4
 8004d38:	f107 0314 	add.w	r3, r7, #20
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f001 fae8 	bl	8006314 <xTaskCheckForTimeOut>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d124      	bne.n	8004d94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004d4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d4c:	f000 fc5e 	bl	800560c <prvIsQueueFull>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d018      	beq.n	8004d88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d58:	3310      	adds	r3, #16
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f001 fa38 	bl	80061d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d66:	f000 fbe9 	bl	800553c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d6a:	f000 ffbd 	bl	8005ce8 <xTaskResumeAll>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f47f af7c 	bne.w	8004c6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004d76:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <xQueueGenericSend+0x200>)
 8004d78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	e772      	b.n	8004c6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d8a:	f000 fbd7 	bl	800553c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d8e:	f000 ffab 	bl	8005ce8 <xTaskResumeAll>
 8004d92:	e76c      	b.n	8004c6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d96:	f000 fbd1 	bl	800553c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d9a:	f000 ffa5 	bl	8005ce8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3738      	adds	r7, #56	@ 0x38
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	e000ed04 	.word	0xe000ed04

08004dac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b090      	sub	sp, #64	@ 0x40
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
 8004db8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004dd6:	bf00      	nop
 8004dd8:	bf00      	nop
 8004dda:	e7fd      	b.n	8004dd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d103      	bne.n	8004dea <xQueueGenericSendFromISR+0x3e>
 8004de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <xQueueGenericSendFromISR+0x42>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <xQueueGenericSendFromISR+0x44>
 8004dee:	2300      	movs	r3, #0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10b      	bne.n	8004e0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df8:	f383 8811 	msr	BASEPRI, r3
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f3bf 8f4f 	dsb	sy
 8004e04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e06:	bf00      	nop
 8004e08:	bf00      	nop
 8004e0a:	e7fd      	b.n	8004e08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d103      	bne.n	8004e1a <xQueueGenericSendFromISR+0x6e>
 8004e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <xQueueGenericSendFromISR+0x72>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e000      	b.n	8004e20 <xQueueGenericSendFromISR+0x74>
 8004e1e:	2300      	movs	r3, #0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d10b      	bne.n	8004e3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e28:	f383 8811 	msr	BASEPRI, r3
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	f3bf 8f4f 	dsb	sy
 8004e34:	623b      	str	r3, [r7, #32]
}
 8004e36:	bf00      	nop
 8004e38:	bf00      	nop
 8004e3a:	e7fd      	b.n	8004e38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e3c:	f002 fa04 	bl	8007248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e40:	f3ef 8211 	mrs	r2, BASEPRI
 8004e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e48:	f383 8811 	msr	BASEPRI, r3
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	f3bf 8f4f 	dsb	sy
 8004e54:	61fa      	str	r2, [r7, #28]
 8004e56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d302      	bcc.n	8004e6e <xQueueGenericSendFromISR+0xc2>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d12f      	bne.n	8004ece <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004e84:	f000 faca 	bl	800541c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e90:	d112      	bne.n	8004eb8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d016      	beq.n	8004ec8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9c:	3324      	adds	r3, #36	@ 0x24
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f001 f9be 	bl	8006220 <xTaskRemoveFromEventList>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00e      	beq.n	8004ec8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00b      	beq.n	8004ec8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	e007      	b.n	8004ec8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004eb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	b25a      	sxtb	r2, r3
 8004ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004ecc:	e001      	b.n	8004ed2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004edc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3740      	adds	r7, #64	@ 0x40
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08e      	sub	sp, #56	@ 0x38
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10b      	bne.n	8004f14 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	623b      	str	r3, [r7, #32]
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00b      	beq.n	8004f34 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	61fb      	str	r3, [r7, #28]
}
 8004f2e:	bf00      	nop
 8004f30:	bf00      	nop
 8004f32:	e7fd      	b.n	8004f30 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d103      	bne.n	8004f44 <xQueueGiveFromISR+0x5c>
 8004f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <xQueueGiveFromISR+0x60>
 8004f44:	2301      	movs	r3, #1
 8004f46:	e000      	b.n	8004f4a <xQueueGiveFromISR+0x62>
 8004f48:	2300      	movs	r3, #0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	61bb      	str	r3, [r7, #24]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f66:	f002 f96f 	bl	8007248 <vPortValidateInterruptPriority>
	__asm volatile
 8004f6a:	f3ef 8211 	mrs	r2, BASEPRI
 8004f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	617a      	str	r2, [r7, #20]
 8004f80:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004f82:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d22b      	bcs.n	8004fee <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004fa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb0:	d112      	bne.n	8004fd8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d016      	beq.n	8004fe8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	3324      	adds	r3, #36	@ 0x24
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f001 f92e 	bl	8006220 <xTaskRemoveFromEventList>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00e      	beq.n	8004fe8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00b      	beq.n	8004fe8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	e007      	b.n	8004fe8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fdc:	3301      	adds	r3, #1
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	b25a      	sxtb	r2, r3
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fec:	e001      	b.n	8004ff2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f383 8811 	msr	BASEPRI, r3
}
 8004ffc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005000:	4618      	mov	r0, r3
 8005002:	3738      	adds	r7, #56	@ 0x38
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b08c      	sub	sp, #48	@ 0x30
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005014:	2300      	movs	r3, #0
 8005016:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800501c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <xQueueReceive+0x32>
	__asm volatile
 8005022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005026:	f383 8811 	msr	BASEPRI, r3
 800502a:	f3bf 8f6f 	isb	sy
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	623b      	str	r3, [r7, #32]
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	e7fd      	b.n	8005036 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d103      	bne.n	8005048 <xQueueReceive+0x40>
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <xQueueReceive+0x44>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <xQueueReceive+0x46>
 800504c:	2300      	movs	r3, #0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10b      	bne.n	800506a <xQueueReceive+0x62>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	61fb      	str	r3, [r7, #28]
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	e7fd      	b.n	8005066 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800506a:	f001 fb73 	bl	8006754 <xTaskGetSchedulerState>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d102      	bne.n	800507a <xQueueReceive+0x72>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <xQueueReceive+0x76>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <xQueueReceive+0x78>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <xQueueReceive+0x94>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	61bb      	str	r3, [r7, #24]
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800509c:	f001 fff4 	bl	8007088 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01f      	beq.n	80050ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050ac:	68b9      	ldr	r1, [r7, #8]
 80050ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050b0:	f000 fa1e 	bl	80054f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	1e5a      	subs	r2, r3, #1
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00f      	beq.n	80050e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c6:	3310      	adds	r3, #16
 80050c8:	4618      	mov	r0, r3
 80050ca:	f001 f8a9 	bl	8006220 <xTaskRemoveFromEventList>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050d4:	4b3c      	ldr	r3, [pc, #240]	@ (80051c8 <xQueueReceive+0x1c0>)
 80050d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050e4:	f002 f802 	bl	80070ec <vPortExitCritical>
				return pdPASS;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e069      	b.n	80051c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050f2:	f001 fffb 	bl	80070ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050f6:	2300      	movs	r3, #0
 80050f8:	e062      	b.n	80051c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d106      	bne.n	800510e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005100:	f107 0310 	add.w	r3, r7, #16
 8005104:	4618      	mov	r0, r3
 8005106:	f001 f8ef 	bl	80062e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800510a:	2301      	movs	r3, #1
 800510c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800510e:	f001 ffed 	bl	80070ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005112:	f000 fddb 	bl	8005ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005116:	f001 ffb7 	bl	8007088 <vPortEnterCritical>
 800511a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005120:	b25b      	sxtb	r3, r3
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005126:	d103      	bne.n	8005130 <xQueueReceive+0x128>
 8005128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005132:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005136:	b25b      	sxtb	r3, r3
 8005138:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800513c:	d103      	bne.n	8005146 <xQueueReceive+0x13e>
 800513e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005146:	f001 ffd1 	bl	80070ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800514a:	1d3a      	adds	r2, r7, #4
 800514c:	f107 0310 	add.w	r3, r7, #16
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f001 f8de 	bl	8006314 <xTaskCheckForTimeOut>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d123      	bne.n	80051a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800515e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005160:	f000 fa3e 	bl	80055e0 <prvIsQueueEmpty>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d017      	beq.n	800519a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	3324      	adds	r3, #36	@ 0x24
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	4611      	mov	r1, r2
 8005172:	4618      	mov	r0, r3
 8005174:	f001 f82e 	bl	80061d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800517a:	f000 f9df 	bl	800553c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800517e:	f000 fdb3 	bl	8005ce8 <xTaskResumeAll>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d189      	bne.n	800509c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005188:	4b0f      	ldr	r3, [pc, #60]	@ (80051c8 <xQueueReceive+0x1c0>)
 800518a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	e780      	b.n	800509c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800519a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800519c:	f000 f9ce 	bl	800553c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051a0:	f000 fda2 	bl	8005ce8 <xTaskResumeAll>
 80051a4:	e77a      	b.n	800509c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80051a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051a8:	f000 f9c8 	bl	800553c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051ac:	f000 fd9c 	bl	8005ce8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051b2:	f000 fa15 	bl	80055e0 <prvIsQueueEmpty>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f43f af6f 	beq.w	800509c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80051be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3730      	adds	r7, #48	@ 0x30
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	e000ed04 	.word	0xe000ed04

080051cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08e      	sub	sp, #56	@ 0x38
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051de:	2300      	movs	r3, #0
 80051e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10b      	bne.n	8005200 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	623b      	str	r3, [r7, #32]
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00b      	beq.n	8005220 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
 8005218:	61fb      	str	r3, [r7, #28]
}
 800521a:	bf00      	nop
 800521c:	bf00      	nop
 800521e:	e7fd      	b.n	800521c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005220:	f001 fa98 	bl	8006754 <xTaskGetSchedulerState>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d102      	bne.n	8005230 <xQueueSemaphoreTake+0x64>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <xQueueSemaphoreTake+0x68>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <xQueueSemaphoreTake+0x6a>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	61bb      	str	r3, [r7, #24]
}
 800524c:	bf00      	nop
 800524e:	bf00      	nop
 8005250:	e7fd      	b.n	800524e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005252:	f001 ff19 	bl	8007088 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525e:	2b00      	cmp	r3, #0
 8005260:	d024      	beq.n	80052ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	1e5a      	subs	r2, r3, #1
 8005266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800526a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d104      	bne.n	800527c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005272:	f001 fd5b 	bl	8006d2c <pvTaskIncrementMutexHeldCount>
 8005276:	4602      	mov	r2, r0
 8005278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800527c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00f      	beq.n	80052a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005286:	3310      	adds	r3, #16
 8005288:	4618      	mov	r0, r3
 800528a:	f000 ffc9 	bl	8006220 <xTaskRemoveFromEventList>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005294:	4b54      	ldr	r3, [pc, #336]	@ (80053e8 <xQueueSemaphoreTake+0x21c>)
 8005296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052a4:	f001 ff22 	bl	80070ec <vPortExitCritical>
				return pdPASS;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e098      	b.n	80053de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d112      	bne.n	80052d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80052b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00b      	beq.n	80052d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	617b      	str	r3, [r7, #20]
}
 80052ca:	bf00      	nop
 80052cc:	bf00      	nop
 80052ce:	e7fd      	b.n	80052cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052d0:	f001 ff0c 	bl	80070ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e082      	b.n	80053de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d106      	bne.n	80052ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052de:	f107 030c 	add.w	r3, r7, #12
 80052e2:	4618      	mov	r0, r3
 80052e4:	f001 f800 	bl	80062e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052e8:	2301      	movs	r3, #1
 80052ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052ec:	f001 fefe 	bl	80070ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052f0:	f000 fcec 	bl	8005ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f4:	f001 fec8 	bl	8007088 <vPortEnterCritical>
 80052f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052fe:	b25b      	sxtb	r3, r3
 8005300:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005304:	d103      	bne.n	800530e <xQueueSemaphoreTake+0x142>
 8005306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005310:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005314:	b25b      	sxtb	r3, r3
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800531a:	d103      	bne.n	8005324 <xQueueSemaphoreTake+0x158>
 800531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005324:	f001 fee2 	bl	80070ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005328:	463a      	mov	r2, r7
 800532a:	f107 030c 	add.w	r3, r7, #12
 800532e:	4611      	mov	r1, r2
 8005330:	4618      	mov	r0, r3
 8005332:	f000 ffef 	bl	8006314 <xTaskCheckForTimeOut>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d132      	bne.n	80053a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800533c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800533e:	f000 f94f 	bl	80055e0 <prvIsQueueEmpty>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d026      	beq.n	8005396 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d109      	bne.n	8005364 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005350:	f001 fe9a 	bl	8007088 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	4618      	mov	r0, r3
 800535a:	f001 fa19 	bl	8006790 <xTaskPriorityInherit>
 800535e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005360:	f001 fec4 	bl	80070ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005366:	3324      	adds	r3, #36	@ 0x24
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	4611      	mov	r1, r2
 800536c:	4618      	mov	r0, r3
 800536e:	f000 ff31 	bl	80061d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005372:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005374:	f000 f8e2 	bl	800553c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005378:	f000 fcb6 	bl	8005ce8 <xTaskResumeAll>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	f47f af67 	bne.w	8005252 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005384:	4b18      	ldr	r3, [pc, #96]	@ (80053e8 <xQueueSemaphoreTake+0x21c>)
 8005386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	e75d      	b.n	8005252 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005396:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005398:	f000 f8d0 	bl	800553c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800539c:	f000 fca4 	bl	8005ce8 <xTaskResumeAll>
 80053a0:	e757      	b.n	8005252 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80053a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053a4:	f000 f8ca 	bl	800553c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053a8:	f000 fc9e 	bl	8005ce8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053ae:	f000 f917 	bl	80055e0 <prvIsQueueEmpty>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f43f af4c 	beq.w	8005252 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80053ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00d      	beq.n	80053dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80053c0:	f001 fe62 	bl	8007088 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80053c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053c6:	f000 f811 	bl	80053ec <prvGetDisinheritPriorityAfterTimeout>
 80053ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80053cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053d2:	4618      	mov	r0, r3
 80053d4:	f001 fada 	bl	800698c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053d8:	f001 fe88 	bl	80070ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3738      	adds	r7, #56	@ 0x38
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	e000ed04 	.word	0xe000ed04

080053ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d006      	beq.n	800540a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f1c3 0307 	rsb	r3, r3, #7
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e001      	b.n	800540e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800540e:	68fb      	ldr	r3, [r7, #12]
	}
 8005410:	4618      	mov	r0, r3
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005428:	2300      	movs	r3, #0
 800542a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005430:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10d      	bne.n	8005456 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d14d      	bne.n	80054de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	4618      	mov	r0, r3
 8005448:	f001 fa18 	bl	800687c <xTaskPriorityDisinherit>
 800544c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	609a      	str	r2, [r3, #8]
 8005454:	e043      	b.n	80054de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d119      	bne.n	8005490 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6858      	ldr	r0, [r3, #4]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005464:	461a      	mov	r2, r3
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	f002 fa10 	bl	800788c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005474:	441a      	add	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	429a      	cmp	r2, r3
 8005484:	d32b      	bcc.n	80054de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	605a      	str	r2, [r3, #4]
 800548e:	e026      	b.n	80054de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	68d8      	ldr	r0, [r3, #12]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005498:	461a      	mov	r2, r3
 800549a:	68b9      	ldr	r1, [r7, #8]
 800549c:	f002 f9f6 	bl	800788c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a8:	425b      	negs	r3, r3
 80054aa:	441a      	add	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d207      	bcs.n	80054cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c4:	425b      	negs	r3, r3
 80054c6:	441a      	add	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d105      	bne.n	80054de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	3b01      	subs	r3, #1
 80054dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	1c5a      	adds	r2, r3, #1
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80054e6:	697b      	ldr	r3, [r7, #20]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3718      	adds	r7, #24
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d018      	beq.n	8005534 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	441a      	add	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68da      	ldr	r2, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	429a      	cmp	r2, r3
 800551a:	d303      	bcc.n	8005524 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68d9      	ldr	r1, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	461a      	mov	r2, r3
 800552e:	6838      	ldr	r0, [r7, #0]
 8005530:	f002 f9ac 	bl	800788c <memcpy>
	}
}
 8005534:	bf00      	nop
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005544:	f001 fda0 	bl	8007088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800554e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005550:	e011      	b.n	8005576 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005556:	2b00      	cmp	r3, #0
 8005558:	d012      	beq.n	8005580 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	3324      	adds	r3, #36	@ 0x24
 800555e:	4618      	mov	r0, r3
 8005560:	f000 fe5e 	bl	8006220 <xTaskRemoveFromEventList>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800556a:	f000 ff37 	bl	80063dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800556e:	7bfb      	ldrb	r3, [r7, #15]
 8005570:	3b01      	subs	r3, #1
 8005572:	b2db      	uxtb	r3, r3
 8005574:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800557a:	2b00      	cmp	r3, #0
 800557c:	dce9      	bgt.n	8005552 <prvUnlockQueue+0x16>
 800557e:	e000      	b.n	8005582 <prvUnlockQueue+0x46>
					break;
 8005580:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	22ff      	movs	r2, #255	@ 0xff
 8005586:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800558a:	f001 fdaf 	bl	80070ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800558e:	f001 fd7b 	bl	8007088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005598:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800559a:	e011      	b.n	80055c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d012      	beq.n	80055ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	3310      	adds	r3, #16
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 fe39 	bl	8006220 <xTaskRemoveFromEventList>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80055b4:	f000 ff12 	bl	80063dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80055b8:	7bbb      	ldrb	r3, [r7, #14]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	dce9      	bgt.n	800559c <prvUnlockQueue+0x60>
 80055c8:	e000      	b.n	80055cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80055ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	22ff      	movs	r2, #255	@ 0xff
 80055d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80055d4:	f001 fd8a 	bl	80070ec <vPortExitCritical>
}
 80055d8:	bf00      	nop
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055e8:	f001 fd4e 	bl	8007088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d102      	bne.n	80055fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80055f4:	2301      	movs	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	e001      	b.n	80055fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80055fa:	2300      	movs	r3, #0
 80055fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055fe:	f001 fd75 	bl	80070ec <vPortExitCritical>

	return xReturn;
 8005602:	68fb      	ldr	r3, [r7, #12]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005614:	f001 fd38 	bl	8007088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005620:	429a      	cmp	r2, r3
 8005622:	d102      	bne.n	800562a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005624:	2301      	movs	r3, #1
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	e001      	b.n	800562e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800562a:	2300      	movs	r3, #0
 800562c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800562e:	f001 fd5d 	bl	80070ec <vPortExitCritical>

	return xReturn;
 8005632:	68fb      	ldr	r3, [r7, #12]
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08e      	sub	sp, #56	@ 0x38
 8005640:	af04      	add	r7, sp, #16
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	2b00      	cmp	r3, #0
 800564e:	d10b      	bne.n	8005668 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	623b      	str	r3, [r7, #32]
}
 8005662:	bf00      	nop
 8005664:	bf00      	nop
 8005666:	e7fd      	b.n	8005664 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10b      	bne.n	8005686 <xTaskCreateStatic+0x4a>
	__asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	61fb      	str	r3, [r7, #28]
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	e7fd      	b.n	8005682 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005686:	23ac      	movs	r3, #172	@ 0xac
 8005688:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	2bac      	cmp	r3, #172	@ 0xac
 800568e:	d00b      	beq.n	80056a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005694:	f383 8811 	msr	BASEPRI, r3
 8005698:	f3bf 8f6f 	isb	sy
 800569c:	f3bf 8f4f 	dsb	sy
 80056a0:	61bb      	str	r3, [r7, #24]
}
 80056a2:	bf00      	nop
 80056a4:	bf00      	nop
 80056a6:	e7fd      	b.n	80056a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80056a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80056aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01e      	beq.n	80056ee <xTaskCreateStatic+0xb2>
 80056b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d01b      	beq.n	80056ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80056c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80056c8:	2300      	movs	r3, #0
 80056ca:	9303      	str	r3, [sp, #12]
 80056cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ce:	9302      	str	r3, [sp, #8]
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f851 	bl	8005788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80056e8:	f000 f8f8 	bl	80058dc <prvAddNewTaskToReadyList>
 80056ec:	e001      	b.n	80056f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80056f2:	697b      	ldr	r3, [r7, #20]
	}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3728      	adds	r7, #40	@ 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08c      	sub	sp, #48	@ 0x30
 8005700:	af04      	add	r7, sp, #16
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	603b      	str	r3, [r7, #0]
 8005708:	4613      	mov	r3, r2
 800570a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4618      	mov	r0, r3
 8005712:	f001 fddb 	bl	80072cc <pvPortMalloc>
 8005716:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00e      	beq.n	800573c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800571e:	20ac      	movs	r0, #172	@ 0xac
 8005720:	f001 fdd4 	bl	80072cc <pvPortMalloc>
 8005724:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	631a      	str	r2, [r3, #48]	@ 0x30
 8005732:	e005      	b.n	8005740 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005734:	6978      	ldr	r0, [r7, #20]
 8005736:	f001 fe97 	bl	8007468 <vPortFree>
 800573a:	e001      	b.n	8005740 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800573c:	2300      	movs	r3, #0
 800573e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d017      	beq.n	8005776 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800574e:	88fa      	ldrh	r2, [r7, #6]
 8005750:	2300      	movs	r3, #0
 8005752:	9303      	str	r3, [sp, #12]
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	9302      	str	r3, [sp, #8]
 8005758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800575a:	9301      	str	r3, [sp, #4]
 800575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f80f 	bl	8005788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800576a:	69f8      	ldr	r0, [r7, #28]
 800576c:	f000 f8b6 	bl	80058dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005770:	2301      	movs	r3, #1
 8005772:	61bb      	str	r3, [r7, #24]
 8005774:	e002      	b.n	800577c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005776:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800577a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800577c:	69bb      	ldr	r3, [r7, #24]
	}
 800577e:	4618      	mov	r0, r3
 8005780:	3720      	adds	r7, #32
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b088      	sub	sp, #32
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
 8005794:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005798:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	461a      	mov	r2, r3
 80057a0:	21a5      	movs	r1, #165	@ 0xa5
 80057a2:	f001 ffd9 	bl	8007758 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80057b0:	3b01      	subs	r3, #1
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	f023 0307 	bic.w	r3, r3, #7
 80057be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	f003 0307 	and.w	r3, r3, #7
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00b      	beq.n	80057e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80057ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ce:	f383 8811 	msr	BASEPRI, r3
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	f3bf 8f4f 	dsb	sy
 80057da:	617b      	str	r3, [r7, #20]
}
 80057dc:	bf00      	nop
 80057de:	bf00      	nop
 80057e0:	e7fd      	b.n	80057de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01f      	beq.n	8005828 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057e8:	2300      	movs	r3, #0
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	e012      	b.n	8005814 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	4413      	add	r3, r2
 80057f4:	7819      	ldrb	r1, [r3, #0]
 80057f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	4413      	add	r3, r2
 80057fc:	3334      	adds	r3, #52	@ 0x34
 80057fe:	460a      	mov	r2, r1
 8005800:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	4413      	add	r3, r2
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d006      	beq.n	800581c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	3301      	adds	r3, #1
 8005812:	61fb      	str	r3, [r7, #28]
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	2b0f      	cmp	r3, #15
 8005818:	d9e9      	bls.n	80057ee <prvInitialiseNewTask+0x66>
 800581a:	e000      	b.n	800581e <prvInitialiseNewTask+0x96>
			{
				break;
 800581c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005826:	e003      	b.n	8005830 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005832:	2b06      	cmp	r3, #6
 8005834:	d901      	bls.n	800583a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005836:	2306      	movs	r3, #6
 8005838:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800583e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005842:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005844:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005848:	2200      	movs	r2, #0
 800584a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800584c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584e:	3304      	adds	r3, #4
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff f81a 	bl	800488a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	3318      	adds	r3, #24
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff f815 	bl	800488a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005862:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005864:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005868:	f1c3 0207 	rsb	r2, r3, #7
 800586c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005874:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	2200      	movs	r2, #0
 800587a:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800587c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587e:	2200      	movs	r2, #0
 8005880:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005886:	2200      	movs	r2, #0
 8005888:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800588c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588e:	3358      	adds	r3, #88	@ 0x58
 8005890:	224c      	movs	r2, #76	@ 0x4c
 8005892:	2100      	movs	r1, #0
 8005894:	4618      	mov	r0, r3
 8005896:	f001 ff5f 	bl	8007758 <memset>
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	4a0c      	ldr	r2, [pc, #48]	@ (80058d0 <prvInitialiseNewTask+0x148>)
 800589e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80058a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a2:	4a0c      	ldr	r2, [pc, #48]	@ (80058d4 <prvInitialiseNewTask+0x14c>)
 80058a4:	661a      	str	r2, [r3, #96]	@ 0x60
 80058a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a8:	4a0b      	ldr	r2, [pc, #44]	@ (80058d8 <prvInitialiseNewTask+0x150>)
 80058aa:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	68f9      	ldr	r1, [r7, #12]
 80058b0:	69b8      	ldr	r0, [r7, #24]
 80058b2:	f001 fab5 	bl	8006e20 <pxPortInitialiseStack>
 80058b6:	4602      	mov	r2, r0
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80058bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80058c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058c8:	bf00      	nop
 80058ca:	3720      	adds	r7, #32
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	20004280 	.word	0x20004280
 80058d4:	200042e8 	.word	0x200042e8
 80058d8:	20004350 	.word	0x20004350

080058dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80058e4:	f001 fbd0 	bl	8007088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80058e8:	4b2c      	ldr	r3, [pc, #176]	@ (800599c <prvAddNewTaskToReadyList+0xc0>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3301      	adds	r3, #1
 80058ee:	4a2b      	ldr	r2, [pc, #172]	@ (800599c <prvAddNewTaskToReadyList+0xc0>)
 80058f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80058f2:	4b2b      	ldr	r3, [pc, #172]	@ (80059a0 <prvAddNewTaskToReadyList+0xc4>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d109      	bne.n	800590e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80058fa:	4a29      	ldr	r2, [pc, #164]	@ (80059a0 <prvAddNewTaskToReadyList+0xc4>)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005900:	4b26      	ldr	r3, [pc, #152]	@ (800599c <prvAddNewTaskToReadyList+0xc0>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d110      	bne.n	800592a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005908:	f000 fd8c 	bl	8006424 <prvInitialiseTaskLists>
 800590c:	e00d      	b.n	800592a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800590e:	4b25      	ldr	r3, [pc, #148]	@ (80059a4 <prvAddNewTaskToReadyList+0xc8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d109      	bne.n	800592a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005916:	4b22      	ldr	r3, [pc, #136]	@ (80059a0 <prvAddNewTaskToReadyList+0xc4>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005920:	429a      	cmp	r2, r3
 8005922:	d802      	bhi.n	800592a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005924:	4a1e      	ldr	r2, [pc, #120]	@ (80059a0 <prvAddNewTaskToReadyList+0xc4>)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800592a:	4b1f      	ldr	r3, [pc, #124]	@ (80059a8 <prvAddNewTaskToReadyList+0xcc>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3301      	adds	r3, #1
 8005930:	4a1d      	ldr	r2, [pc, #116]	@ (80059a8 <prvAddNewTaskToReadyList+0xcc>)
 8005932:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005934:	4b1c      	ldr	r3, [pc, #112]	@ (80059a8 <prvAddNewTaskToReadyList+0xcc>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005940:	2201      	movs	r2, #1
 8005942:	409a      	lsls	r2, r3
 8005944:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <prvAddNewTaskToReadyList+0xd0>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4313      	orrs	r3, r2
 800594a:	4a18      	ldr	r2, [pc, #96]	@ (80059ac <prvAddNewTaskToReadyList+0xd0>)
 800594c:	6013      	str	r3, [r2, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005952:	4613      	mov	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4a15      	ldr	r2, [pc, #84]	@ (80059b0 <prvAddNewTaskToReadyList+0xd4>)
 800595c:	441a      	add	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	3304      	adds	r3, #4
 8005962:	4619      	mov	r1, r3
 8005964:	4610      	mov	r0, r2
 8005966:	f7fe ff9d 	bl	80048a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800596a:	f001 fbbf 	bl	80070ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800596e:	4b0d      	ldr	r3, [pc, #52]	@ (80059a4 <prvAddNewTaskToReadyList+0xc8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00e      	beq.n	8005994 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005976:	4b0a      	ldr	r3, [pc, #40]	@ (80059a0 <prvAddNewTaskToReadyList+0xc4>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005980:	429a      	cmp	r2, r3
 8005982:	d207      	bcs.n	8005994 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005984:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <prvAddNewTaskToReadyList+0xd8>)
 8005986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005994:	bf00      	nop
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	20000624 	.word	0x20000624
 80059a0:	20000524 	.word	0x20000524
 80059a4:	20000630 	.word	0x20000630
 80059a8:	20000640 	.word	0x20000640
 80059ac:	2000062c 	.word	0x2000062c
 80059b0:	20000528 	.word	0x20000528
 80059b4:	e000ed04 	.word	0xe000ed04

080059b8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80059c2:	2300      	movs	r3, #0
 80059c4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d10b      	bne.n	80059e4 <vTaskDelayUntil+0x2c>
	__asm volatile
 80059cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	617b      	str	r3, [r7, #20]
}
 80059de:	bf00      	nop
 80059e0:	bf00      	nop
 80059e2:	e7fd      	b.n	80059e0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10b      	bne.n	8005a02 <vTaskDelayUntil+0x4a>
	__asm volatile
 80059ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ee:	f383 8811 	msr	BASEPRI, r3
 80059f2:	f3bf 8f6f 	isb	sy
 80059f6:	f3bf 8f4f 	dsb	sy
 80059fa:	613b      	str	r3, [r7, #16]
}
 80059fc:	bf00      	nop
 80059fe:	bf00      	nop
 8005a00:	e7fd      	b.n	80059fe <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8005a02:	4b2a      	ldr	r3, [pc, #168]	@ (8005aac <vTaskDelayUntil+0xf4>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00b      	beq.n	8005a22 <vTaskDelayUntil+0x6a>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	60fb      	str	r3, [r7, #12]
}
 8005a1c:	bf00      	nop
 8005a1e:	bf00      	nop
 8005a20:	e7fd      	b.n	8005a1e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8005a22:	f000 f953 	bl	8005ccc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005a26:	4b22      	ldr	r3, [pc, #136]	@ (8005ab0 <vTaskDelayUntil+0xf8>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	4413      	add	r3, r2
 8005a34:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	6a3a      	ldr	r2, [r7, #32]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d20b      	bcs.n	8005a58 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	69fa      	ldr	r2, [r7, #28]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d211      	bcs.n	8005a6e <vTaskDelayUntil+0xb6>
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	6a3b      	ldr	r3, [r7, #32]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d90d      	bls.n	8005a6e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005a52:	2301      	movs	r3, #1
 8005a54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a56:	e00a      	b.n	8005a6e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d303      	bcc.n	8005a6a <vTaskDelayUntil+0xb2>
 8005a62:	69fa      	ldr	r2, [r7, #28]
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d901      	bls.n	8005a6e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d006      	beq.n	8005a88 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005a7a:	69fa      	ldr	r2, [r7, #28]
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2100      	movs	r1, #0
 8005a82:	4618      	mov	r0, r3
 8005a84:	f001 f966 	bl	8006d54 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005a88:	f000 f92e 	bl	8005ce8 <xTaskResumeAll>
 8005a8c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d107      	bne.n	8005aa4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005a94:	4b07      	ldr	r3, [pc, #28]	@ (8005ab4 <vTaskDelayUntil+0xfc>)
 8005a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a9a:	601a      	str	r2, [r3, #0]
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005aa4:	bf00      	nop
 8005aa6:	3728      	adds	r7, #40	@ 0x28
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	2000064c 	.word	0x2000064c
 8005ab0:	20000628 	.word	0x20000628
 8005ab4:	e000ed04 	.word	0xe000ed04

08005ab8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d018      	beq.n	8005afc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005aca:	4b14      	ldr	r3, [pc, #80]	@ (8005b1c <vTaskDelay+0x64>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00b      	beq.n	8005aea <vTaskDelay+0x32>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	60bb      	str	r3, [r7, #8]
}
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	e7fd      	b.n	8005ae6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005aea:	f000 f8ef 	bl	8005ccc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005aee:	2100      	movs	r1, #0
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f001 f92f 	bl	8006d54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005af6:	f000 f8f7 	bl	8005ce8 <xTaskResumeAll>
 8005afa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d107      	bne.n	8005b12 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b02:	4b07      	ldr	r3, [pc, #28]	@ (8005b20 <vTaskDelay+0x68>)
 8005b04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b08:	601a      	str	r2, [r3, #0]
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b12:	bf00      	nop
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	2000064c 	.word	0x2000064c
 8005b20:	e000ed04 	.word	0xe000ed04

08005b24 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10b      	bne.n	8005b4e <eTaskGetState+0x2a>
	__asm volatile
 8005b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	60bb      	str	r3, [r7, #8]
}
 8005b48:	bf00      	nop
 8005b4a:	bf00      	nop
 8005b4c:	e7fd      	b.n	8005b4a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8005b4e:	4b24      	ldr	r3, [pc, #144]	@ (8005be0 <eTaskGetState+0xbc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d102      	bne.n	8005b5e <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	77fb      	strb	r3, [r7, #31]
 8005b5c:	e03a      	b.n	8005bd4 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8005b5e:	f001 fa93 	bl	8007088 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8005b68:	4b1e      	ldr	r3, [pc, #120]	@ (8005be4 <eTaskGetState+0xc0>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8005b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005be8 <eTaskGetState+0xc4>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8005b74:	f001 faba 	bl	80070ec <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d003      	beq.n	8005b88 <eTaskGetState+0x64>
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d102      	bne.n	8005b8e <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8005b88:	2302      	movs	r3, #2
 8005b8a:	77fb      	strb	r3, [r7, #31]
 8005b8c:	e022      	b.n	8005bd4 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	4a16      	ldr	r2, [pc, #88]	@ (8005bec <eTaskGetState+0xc8>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d112      	bne.n	8005bbc <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10b      	bne.n	8005bb6 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d102      	bne.n	8005bb0 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8005baa:	2302      	movs	r3, #2
 8005bac:	77fb      	strb	r3, [r7, #31]
 8005bae:	e011      	b.n	8005bd4 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	77fb      	strb	r3, [r7, #31]
 8005bb4:	e00e      	b.n	8005bd4 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	77fb      	strb	r3, [r7, #31]
 8005bba:	e00b      	b.n	8005bd4 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8005bf0 <eTaskGetState+0xcc>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d002      	beq.n	8005bca <eTaskGetState+0xa6>
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d102      	bne.n	8005bd0 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8005bca:	2304      	movs	r3, #4
 8005bcc:	77fb      	strb	r3, [r7, #31]
 8005bce:	e001      	b.n	8005bd4 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8005bd4:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3720      	adds	r7, #32
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20000524 	.word	0x20000524
 8005be4:	200005dc 	.word	0x200005dc
 8005be8:	200005e0 	.word	0x200005e0
 8005bec:	20000610 	.word	0x20000610
 8005bf0:	200005f8 	.word	0x200005f8

08005bf4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	@ 0x28
 8005bf8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c02:	463a      	mov	r2, r7
 8005c04:	1d39      	adds	r1, r7, #4
 8005c06:	f107 0308 	add.w	r3, r7, #8
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fa fd1e 	bl	800064c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	9202      	str	r2, [sp, #8]
 8005c18:	9301      	str	r3, [sp, #4]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	9300      	str	r3, [sp, #0]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	460a      	mov	r2, r1
 8005c22:	4922      	ldr	r1, [pc, #136]	@ (8005cac <vTaskStartScheduler+0xb8>)
 8005c24:	4822      	ldr	r0, [pc, #136]	@ (8005cb0 <vTaskStartScheduler+0xbc>)
 8005c26:	f7ff fd09 	bl	800563c <xTaskCreateStatic>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	4a21      	ldr	r2, [pc, #132]	@ (8005cb4 <vTaskStartScheduler+0xc0>)
 8005c2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c30:	4b20      	ldr	r3, [pc, #128]	@ (8005cb4 <vTaskStartScheduler+0xc0>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	617b      	str	r3, [r7, #20]
 8005c3c:	e001      	b.n	8005c42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d11d      	bne.n	8005c84 <vTaskStartScheduler+0x90>
	__asm volatile
 8005c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4c:	f383 8811 	msr	BASEPRI, r3
 8005c50:	f3bf 8f6f 	isb	sy
 8005c54:	f3bf 8f4f 	dsb	sy
 8005c58:	613b      	str	r3, [r7, #16]
}
 8005c5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c5c:	4b16      	ldr	r3, [pc, #88]	@ (8005cb8 <vTaskStartScheduler+0xc4>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	3358      	adds	r3, #88	@ 0x58
 8005c62:	4a16      	ldr	r2, [pc, #88]	@ (8005cbc <vTaskStartScheduler+0xc8>)
 8005c64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c66:	4b16      	ldr	r3, [pc, #88]	@ (8005cc0 <vTaskStartScheduler+0xcc>)
 8005c68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c6e:	4b15      	ldr	r3, [pc, #84]	@ (8005cc4 <vTaskStartScheduler+0xd0>)
 8005c70:	2201      	movs	r2, #1
 8005c72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c74:	4b14      	ldr	r3, [pc, #80]	@ (8005cc8 <vTaskStartScheduler+0xd4>)
 8005c76:	2200      	movs	r2, #0
 8005c78:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005c7a:	f7fa fcd7 	bl	800062c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c7e:	f001 f95f 	bl	8006f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c82:	e00f      	b.n	8005ca4 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c8a:	d10b      	bne.n	8005ca4 <vTaskStartScheduler+0xb0>
	__asm volatile
 8005c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	60fb      	str	r3, [r7, #12]
}
 8005c9e:	bf00      	nop
 8005ca0:	bf00      	nop
 8005ca2:	e7fd      	b.n	8005ca0 <vTaskStartScheduler+0xac>
}
 8005ca4:	bf00      	nop
 8005ca6:	3718      	adds	r7, #24
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	08008340 	.word	0x08008340
 8005cb0:	080063f5 	.word	0x080063f5
 8005cb4:	20000648 	.word	0x20000648
 8005cb8:	20000524 	.word	0x20000524
 8005cbc:	20000010 	.word	0x20000010
 8005cc0:	20000644 	.word	0x20000644
 8005cc4:	20000630 	.word	0x20000630
 8005cc8:	20000628 	.word	0x20000628

08005ccc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005cd0:	4b04      	ldr	r3, [pc, #16]	@ (8005ce4 <vTaskSuspendAll+0x18>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	4a03      	ldr	r2, [pc, #12]	@ (8005ce4 <vTaskSuspendAll+0x18>)
 8005cd8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cda:	bf00      	nop
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	2000064c 	.word	0x2000064c

08005ce8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cf6:	4b42      	ldr	r3, [pc, #264]	@ (8005e00 <xTaskResumeAll+0x118>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10b      	bne.n	8005d16 <xTaskResumeAll+0x2e>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	603b      	str	r3, [r7, #0]
}
 8005d10:	bf00      	nop
 8005d12:	bf00      	nop
 8005d14:	e7fd      	b.n	8005d12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d16:	f001 f9b7 	bl	8007088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d1a:	4b39      	ldr	r3, [pc, #228]	@ (8005e00 <xTaskResumeAll+0x118>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	4a37      	ldr	r2, [pc, #220]	@ (8005e00 <xTaskResumeAll+0x118>)
 8005d22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d24:	4b36      	ldr	r3, [pc, #216]	@ (8005e00 <xTaskResumeAll+0x118>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d161      	bne.n	8005df0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d2c:	4b35      	ldr	r3, [pc, #212]	@ (8005e04 <xTaskResumeAll+0x11c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d05d      	beq.n	8005df0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d34:	e02e      	b.n	8005d94 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d36:	4b34      	ldr	r3, [pc, #208]	@ (8005e08 <xTaskResumeAll+0x120>)
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	3318      	adds	r3, #24
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fe fe0b 	bl	800495e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	3304      	adds	r3, #4
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fe fe06 	bl	800495e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d56:	2201      	movs	r2, #1
 8005d58:	409a      	lsls	r2, r3
 8005d5a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e0c <xTaskResumeAll+0x124>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	4a2a      	ldr	r2, [pc, #168]	@ (8005e0c <xTaskResumeAll+0x124>)
 8005d62:	6013      	str	r3, [r2, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d68:	4613      	mov	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4a27      	ldr	r2, [pc, #156]	@ (8005e10 <xTaskResumeAll+0x128>)
 8005d72:	441a      	add	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	3304      	adds	r3, #4
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	f7fe fd92 	bl	80048a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d84:	4b23      	ldr	r3, [pc, #140]	@ (8005e14 <xTaskResumeAll+0x12c>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d302      	bcc.n	8005d94 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d8e:	4b22      	ldr	r3, [pc, #136]	@ (8005e18 <xTaskResumeAll+0x130>)
 8005d90:	2201      	movs	r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d94:	4b1c      	ldr	r3, [pc, #112]	@ (8005e08 <xTaskResumeAll+0x120>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1cc      	bne.n	8005d36 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d001      	beq.n	8005da6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005da2:	f000 fcb7 	bl	8006714 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005da6:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <xTaskResumeAll+0x134>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d010      	beq.n	8005dd4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005db2:	f000 f8d7 	bl	8005f64 <xTaskIncrementTick>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d002      	beq.n	8005dc2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005dbc:	4b16      	ldr	r3, [pc, #88]	@ (8005e18 <xTaskResumeAll+0x130>)
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1f1      	bne.n	8005db2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005dce:	4b13      	ldr	r3, [pc, #76]	@ (8005e1c <xTaskResumeAll+0x134>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005dd4:	4b10      	ldr	r3, [pc, #64]	@ (8005e18 <xTaskResumeAll+0x130>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d009      	beq.n	8005df0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005de0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e20 <xTaskResumeAll+0x138>)
 8005de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005df0:	f001 f97c 	bl	80070ec <vPortExitCritical>

	return xAlreadyYielded;
 8005df4:	68bb      	ldr	r3, [r7, #8]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	2000064c 	.word	0x2000064c
 8005e04:	20000624 	.word	0x20000624
 8005e08:	200005e4 	.word	0x200005e4
 8005e0c:	2000062c 	.word	0x2000062c
 8005e10:	20000528 	.word	0x20000528
 8005e14:	20000524 	.word	0x20000524
 8005e18:	20000638 	.word	0x20000638
 8005e1c:	20000634 	.word	0x20000634
 8005e20:	e000ed04 	.word	0xe000ed04

08005e24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e2a:	4b05      	ldr	r3, [pc, #20]	@ (8005e40 <xTaskGetTickCount+0x1c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e30:	687b      	ldr	r3, [r7, #4]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	20000628 	.word	0x20000628

08005e44 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	2307      	movs	r3, #7
 8005e56:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8005e58:	f7ff ff38 	bl	8005ccc <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8005e5c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f4c <uxTaskGetSystemState+0x108>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d36a      	bcc.n	8005f3c <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	00db      	lsls	r3, r3, #3
 8005e72:	4413      	add	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	461a      	mov	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	1898      	adds	r0, r3, r2
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	4a32      	ldr	r2, [pc, #200]	@ (8005f50 <uxTaskGetSystemState+0x10c>)
 8005e88:	4413      	add	r3, r2
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	f000 fb9d 	bl	80065cc <prvListTasksWithinSingleList>
 8005e92:	4602      	mov	r2, r0
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	4413      	add	r3, r2
 8005e98:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1e2      	bne.n	8005e66 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	4413      	add	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	461a      	mov	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	4413      	add	r3, r2
 8005eb0:	4a28      	ldr	r2, [pc, #160]	@ (8005f54 <uxTaskGetSystemState+0x110>)
 8005eb2:	6811      	ldr	r1, [r2, #0]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fb88 	bl	80065cc <prvListTasksWithinSingleList>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	4413      	add	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	461a      	mov	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	4a20      	ldr	r2, [pc, #128]	@ (8005f58 <uxTaskGetSystemState+0x114>)
 8005ed6:	6811      	ldr	r1, [r2, #0]
 8005ed8:	2202      	movs	r2, #2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fb76 	bl	80065cc <prvListTasksWithinSingleList>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	4613      	mov	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	4413      	add	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	2204      	movs	r2, #4
 8005efa:	4918      	ldr	r1, [pc, #96]	@ (8005f5c <uxTaskGetSystemState+0x118>)
 8005efc:	4618      	mov	r0, r3
 8005efe:	f000 fb65 	bl	80065cc <prvListTasksWithinSingleList>
 8005f02:	4602      	mov	r2, r0
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	4413      	add	r3, r2
 8005f08:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	4413      	add	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	461a      	mov	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	4413      	add	r3, r2
 8005f1a:	2203      	movs	r2, #3
 8005f1c:	4910      	ldr	r1, [pc, #64]	@ (8005f60 <uxTaskGetSystemState+0x11c>)
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 fb54 	bl	80065cc <prvListTasksWithinSingleList>
 8005f24:	4602      	mov	r2, r0
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	4413      	add	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d004      	beq.n	8005f3c <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005f32:	f7fa fb82 	bl	800063a <getRunTimeCounterValue>
 8005f36:	4602      	mov	r2, r0
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8005f3c:	f7ff fed4 	bl	8005ce8 <xTaskResumeAll>

		return uxTask;
 8005f40:	697b      	ldr	r3, [r7, #20]
	}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000624 	.word	0x20000624
 8005f50:	20000528 	.word	0x20000528
 8005f54:	200005dc 	.word	0x200005dc
 8005f58:	200005e0 	.word	0x200005e0
 8005f5c:	200005f8 	.word	0x200005f8
 8005f60:	20000610 	.word	0x20000610

08005f64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80060ac <xTaskIncrementTick+0x148>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f040 808f 	bne.w	8006096 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f78:	4b4d      	ldr	r3, [pc, #308]	@ (80060b0 <xTaskIncrementTick+0x14c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f80:	4a4b      	ldr	r2, [pc, #300]	@ (80060b0 <xTaskIncrementTick+0x14c>)
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d121      	bne.n	8005fd0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f8c:	4b49      	ldr	r3, [pc, #292]	@ (80060b4 <xTaskIncrementTick+0x150>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00b      	beq.n	8005fae <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9a:	f383 8811 	msr	BASEPRI, r3
 8005f9e:	f3bf 8f6f 	isb	sy
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	603b      	str	r3, [r7, #0]
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	e7fd      	b.n	8005faa <xTaskIncrementTick+0x46>
 8005fae:	4b41      	ldr	r3, [pc, #260]	@ (80060b4 <xTaskIncrementTick+0x150>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	4b40      	ldr	r3, [pc, #256]	@ (80060b8 <xTaskIncrementTick+0x154>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80060b4 <xTaskIncrementTick+0x150>)
 8005fba:	6013      	str	r3, [r2, #0]
 8005fbc:	4a3e      	ldr	r2, [pc, #248]	@ (80060b8 <xTaskIncrementTick+0x154>)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6013      	str	r3, [r2, #0]
 8005fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80060bc <xTaskIncrementTick+0x158>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	4a3c      	ldr	r2, [pc, #240]	@ (80060bc <xTaskIncrementTick+0x158>)
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	f000 fba2 	bl	8006714 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80060c0 <xTaskIncrementTick+0x15c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d348      	bcc.n	800606c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fda:	4b36      	ldr	r3, [pc, #216]	@ (80060b4 <xTaskIncrementTick+0x150>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d104      	bne.n	8005fee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe4:	4b36      	ldr	r3, [pc, #216]	@ (80060c0 <xTaskIncrementTick+0x15c>)
 8005fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fea:	601a      	str	r2, [r3, #0]
					break;
 8005fec:	e03e      	b.n	800606c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fee:	4b31      	ldr	r3, [pc, #196]	@ (80060b4 <xTaskIncrementTick+0x150>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	429a      	cmp	r2, r3
 8006004:	d203      	bcs.n	800600e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006006:	4a2e      	ldr	r2, [pc, #184]	@ (80060c0 <xTaskIncrementTick+0x15c>)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800600c:	e02e      	b.n	800606c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	3304      	adds	r3, #4
 8006012:	4618      	mov	r0, r3
 8006014:	f7fe fca3 	bl	800495e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601c:	2b00      	cmp	r3, #0
 800601e:	d004      	beq.n	800602a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	3318      	adds	r3, #24
 8006024:	4618      	mov	r0, r3
 8006026:	f7fe fc9a 	bl	800495e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602e:	2201      	movs	r2, #1
 8006030:	409a      	lsls	r2, r3
 8006032:	4b24      	ldr	r3, [pc, #144]	@ (80060c4 <xTaskIncrementTick+0x160>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4313      	orrs	r3, r2
 8006038:	4a22      	ldr	r2, [pc, #136]	@ (80060c4 <xTaskIncrementTick+0x160>)
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4a1f      	ldr	r2, [pc, #124]	@ (80060c8 <xTaskIncrementTick+0x164>)
 800604a:	441a      	add	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4610      	mov	r0, r2
 8006054:	f7fe fc26 	bl	80048a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605c:	4b1b      	ldr	r3, [pc, #108]	@ (80060cc <xTaskIncrementTick+0x168>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006062:	429a      	cmp	r2, r3
 8006064:	d3b9      	bcc.n	8005fda <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006066:	2301      	movs	r3, #1
 8006068:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800606a:	e7b6      	b.n	8005fda <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800606c:	4b17      	ldr	r3, [pc, #92]	@ (80060cc <xTaskIncrementTick+0x168>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006072:	4915      	ldr	r1, [pc, #84]	@ (80060c8 <xTaskIncrementTick+0x164>)
 8006074:	4613      	mov	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4413      	add	r3, r2
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	440b      	add	r3, r1
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d901      	bls.n	8006088 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006084:	2301      	movs	r3, #1
 8006086:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006088:	4b11      	ldr	r3, [pc, #68]	@ (80060d0 <xTaskIncrementTick+0x16c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d007      	beq.n	80060a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006090:	2301      	movs	r3, #1
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	e004      	b.n	80060a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006096:	4b0f      	ldr	r3, [pc, #60]	@ (80060d4 <xTaskIncrementTick+0x170>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3301      	adds	r3, #1
 800609c:	4a0d      	ldr	r2, [pc, #52]	@ (80060d4 <xTaskIncrementTick+0x170>)
 800609e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80060a0:	697b      	ldr	r3, [r7, #20]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3718      	adds	r7, #24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	2000064c 	.word	0x2000064c
 80060b0:	20000628 	.word	0x20000628
 80060b4:	200005dc 	.word	0x200005dc
 80060b8:	200005e0 	.word	0x200005e0
 80060bc:	2000063c 	.word	0x2000063c
 80060c0:	20000644 	.word	0x20000644
 80060c4:	2000062c 	.word	0x2000062c
 80060c8:	20000528 	.word	0x20000528
 80060cc:	20000524 	.word	0x20000524
 80060d0:	20000638 	.word	0x20000638
 80060d4:	20000634 	.word	0x20000634

080060d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b086      	sub	sp, #24
 80060dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060de:	4b35      	ldr	r3, [pc, #212]	@ (80061b4 <vTaskSwitchContext+0xdc>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060e6:	4b34      	ldr	r3, [pc, #208]	@ (80061b8 <vTaskSwitchContext+0xe0>)
 80060e8:	2201      	movs	r2, #1
 80060ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060ec:	e05e      	b.n	80061ac <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 80060ee:	4b32      	ldr	r3, [pc, #200]	@ (80061b8 <vTaskSwitchContext+0xe0>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80060f4:	f7fa faa1 	bl	800063a <getRunTimeCounterValue>
 80060f8:	4603      	mov	r3, r0
 80060fa:	4a30      	ldr	r2, [pc, #192]	@ (80061bc <vTaskSwitchContext+0xe4>)
 80060fc:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80060fe:	4b2f      	ldr	r3, [pc, #188]	@ (80061bc <vTaskSwitchContext+0xe4>)
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	4b2f      	ldr	r3, [pc, #188]	@ (80061c0 <vTaskSwitchContext+0xe8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	429a      	cmp	r2, r3
 8006108:	d909      	bls.n	800611e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800610a:	4b2e      	ldr	r3, [pc, #184]	@ (80061c4 <vTaskSwitchContext+0xec>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006110:	4a2a      	ldr	r2, [pc, #168]	@ (80061bc <vTaskSwitchContext+0xe4>)
 8006112:	6810      	ldr	r0, [r2, #0]
 8006114:	4a2a      	ldr	r2, [pc, #168]	@ (80061c0 <vTaskSwitchContext+0xe8>)
 8006116:	6812      	ldr	r2, [r2, #0]
 8006118:	1a82      	subs	r2, r0, r2
 800611a:	440a      	add	r2, r1
 800611c:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800611e:	4b27      	ldr	r3, [pc, #156]	@ (80061bc <vTaskSwitchContext+0xe4>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a27      	ldr	r2, [pc, #156]	@ (80061c0 <vTaskSwitchContext+0xe8>)
 8006124:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006126:	4b28      	ldr	r3, [pc, #160]	@ (80061c8 <vTaskSwitchContext+0xf0>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	fab3 f383 	clz	r3, r3
 8006132:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006134:	7afb      	ldrb	r3, [r7, #11]
 8006136:	f1c3 031f 	rsb	r3, r3, #31
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	4923      	ldr	r1, [pc, #140]	@ (80061cc <vTaskSwitchContext+0xf4>)
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10b      	bne.n	8006168 <vTaskSwitchContext+0x90>
	__asm volatile
 8006150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006154:	f383 8811 	msr	BASEPRI, r3
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	607b      	str	r3, [r7, #4]
}
 8006162:	bf00      	nop
 8006164:	bf00      	nop
 8006166:	e7fd      	b.n	8006164 <vTaskSwitchContext+0x8c>
 8006168:	697a      	ldr	r2, [r7, #20]
 800616a:	4613      	mov	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	4413      	add	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4a16      	ldr	r2, [pc, #88]	@ (80061cc <vTaskSwitchContext+0xf4>)
 8006174:	4413      	add	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	605a      	str	r2, [r3, #4]
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	3308      	adds	r3, #8
 800618a:	429a      	cmp	r2, r3
 800618c:	d104      	bne.n	8006198 <vTaskSwitchContext+0xc0>
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	605a      	str	r2, [r3, #4]
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	4a09      	ldr	r2, [pc, #36]	@ (80061c4 <vTaskSwitchContext+0xec>)
 80061a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80061a2:	4b08      	ldr	r3, [pc, #32]	@ (80061c4 <vTaskSwitchContext+0xec>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3358      	adds	r3, #88	@ 0x58
 80061a8:	4a09      	ldr	r2, [pc, #36]	@ (80061d0 <vTaskSwitchContext+0xf8>)
 80061aa:	6013      	str	r3, [r2, #0]
}
 80061ac:	bf00      	nop
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	2000064c 	.word	0x2000064c
 80061b8:	20000638 	.word	0x20000638
 80061bc:	20000654 	.word	0x20000654
 80061c0:	20000650 	.word	0x20000650
 80061c4:	20000524 	.word	0x20000524
 80061c8:	2000062c 	.word	0x2000062c
 80061cc:	20000528 	.word	0x20000528
 80061d0:	20000010 	.word	0x20000010

080061d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10b      	bne.n	80061fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80061e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	60fb      	str	r3, [r7, #12]
}
 80061f6:	bf00      	nop
 80061f8:	bf00      	nop
 80061fa:	e7fd      	b.n	80061f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061fc:	4b07      	ldr	r3, [pc, #28]	@ (800621c <vTaskPlaceOnEventList+0x48>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3318      	adds	r3, #24
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7fe fb71 	bl	80048ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800620a:	2101      	movs	r1, #1
 800620c:	6838      	ldr	r0, [r7, #0]
 800620e:	f000 fda1 	bl	8006d54 <prvAddCurrentTaskToDelayedList>
}
 8006212:	bf00      	nop
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	20000524 	.word	0x20000524

08006220 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10b      	bne.n	800624e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	60fb      	str	r3, [r7, #12]
}
 8006248:	bf00      	nop
 800624a:	bf00      	nop
 800624c:	e7fd      	b.n	800624a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	3318      	adds	r3, #24
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe fb83 	bl	800495e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006258:	4b1d      	ldr	r3, [pc, #116]	@ (80062d0 <xTaskRemoveFromEventList+0xb0>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d11c      	bne.n	800629a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3304      	adds	r3, #4
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe fb7a 	bl	800495e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	2201      	movs	r2, #1
 8006270:	409a      	lsls	r2, r3
 8006272:	4b18      	ldr	r3, [pc, #96]	@ (80062d4 <xTaskRemoveFromEventList+0xb4>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4313      	orrs	r3, r2
 8006278:	4a16      	ldr	r2, [pc, #88]	@ (80062d4 <xTaskRemoveFromEventList+0xb4>)
 800627a:	6013      	str	r3, [r2, #0]
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006280:	4613      	mov	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4a13      	ldr	r2, [pc, #76]	@ (80062d8 <xTaskRemoveFromEventList+0xb8>)
 800628a:	441a      	add	r2, r3
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	3304      	adds	r3, #4
 8006290:	4619      	mov	r1, r3
 8006292:	4610      	mov	r0, r2
 8006294:	f7fe fb06 	bl	80048a4 <vListInsertEnd>
 8006298:	e005      	b.n	80062a6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	3318      	adds	r3, #24
 800629e:	4619      	mov	r1, r3
 80062a0:	480e      	ldr	r0, [pc, #56]	@ (80062dc <xTaskRemoveFromEventList+0xbc>)
 80062a2:	f7fe faff 	bl	80048a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062aa:	4b0d      	ldr	r3, [pc, #52]	@ (80062e0 <xTaskRemoveFromEventList+0xc0>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d905      	bls.n	80062c0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062b4:	2301      	movs	r3, #1
 80062b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062b8:	4b0a      	ldr	r3, [pc, #40]	@ (80062e4 <xTaskRemoveFromEventList+0xc4>)
 80062ba:	2201      	movs	r2, #1
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	e001      	b.n	80062c4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80062c0:	2300      	movs	r3, #0
 80062c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062c4:	697b      	ldr	r3, [r7, #20]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3718      	adds	r7, #24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	2000064c 	.word	0x2000064c
 80062d4:	2000062c 	.word	0x2000062c
 80062d8:	20000528 	.word	0x20000528
 80062dc:	200005e4 	.word	0x200005e4
 80062e0:	20000524 	.word	0x20000524
 80062e4:	20000638 	.word	0x20000638

080062e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <vTaskInternalSetTimeOutState+0x24>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062f8:	4b05      	ldr	r3, [pc, #20]	@ (8006310 <vTaskInternalSetTimeOutState+0x28>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	605a      	str	r2, [r3, #4]
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	2000063c 	.word	0x2000063c
 8006310:	20000628 	.word	0x20000628

08006314 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b088      	sub	sp, #32
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10b      	bne.n	800633c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	613b      	str	r3, [r7, #16]
}
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10b      	bne.n	800635a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	60fb      	str	r3, [r7, #12]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800635a:	f000 fe95 	bl	8007088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800635e:	4b1d      	ldr	r3, [pc, #116]	@ (80063d4 <xTaskCheckForTimeOut+0xc0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006376:	d102      	bne.n	800637e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006378:	2300      	movs	r3, #0
 800637a:	61fb      	str	r3, [r7, #28]
 800637c:	e023      	b.n	80063c6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	4b15      	ldr	r3, [pc, #84]	@ (80063d8 <xTaskCheckForTimeOut+0xc4>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d007      	beq.n	800639a <xTaskCheckForTimeOut+0x86>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	429a      	cmp	r2, r3
 8006392:	d302      	bcc.n	800639a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006394:	2301      	movs	r3, #1
 8006396:	61fb      	str	r3, [r7, #28]
 8006398:	e015      	b.n	80063c6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d20b      	bcs.n	80063bc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	1ad2      	subs	r2, r2, r3
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7ff ff99 	bl	80062e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063b6:	2300      	movs	r3, #0
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	e004      	b.n	80063c6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2200      	movs	r2, #0
 80063c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063c2:	2301      	movs	r3, #1
 80063c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063c6:	f000 fe91 	bl	80070ec <vPortExitCritical>

	return xReturn;
 80063ca:	69fb      	ldr	r3, [r7, #28]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3720      	adds	r7, #32
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20000628 	.word	0x20000628
 80063d8:	2000063c 	.word	0x2000063c

080063dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063e0:	4b03      	ldr	r3, [pc, #12]	@ (80063f0 <vTaskMissedYield+0x14>)
 80063e2:	2201      	movs	r2, #1
 80063e4:	601a      	str	r2, [r3, #0]
}
 80063e6:	bf00      	nop
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr
 80063f0:	20000638 	.word	0x20000638

080063f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063fc:	f000 f852 	bl	80064a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006400:	4b06      	ldr	r3, [pc, #24]	@ (800641c <prvIdleTask+0x28>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d9f9      	bls.n	80063fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8006408:	4b05      	ldr	r3, [pc, #20]	@ (8006420 <prvIdleTask+0x2c>)
 800640a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800640e:	601a      	str	r2, [r3, #0]
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006418:	e7f0      	b.n	80063fc <prvIdleTask+0x8>
 800641a:	bf00      	nop
 800641c:	20000528 	.word	0x20000528
 8006420:	e000ed04 	.word	0xe000ed04

08006424 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800642a:	2300      	movs	r3, #0
 800642c:	607b      	str	r3, [r7, #4]
 800642e:	e00c      	b.n	800644a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	4613      	mov	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4a12      	ldr	r2, [pc, #72]	@ (8006484 <prvInitialiseTaskLists+0x60>)
 800643c:	4413      	add	r3, r2
 800643e:	4618      	mov	r0, r3
 8006440:	f7fe fa03 	bl	800484a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	3301      	adds	r3, #1
 8006448:	607b      	str	r3, [r7, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2b06      	cmp	r3, #6
 800644e:	d9ef      	bls.n	8006430 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006450:	480d      	ldr	r0, [pc, #52]	@ (8006488 <prvInitialiseTaskLists+0x64>)
 8006452:	f7fe f9fa 	bl	800484a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006456:	480d      	ldr	r0, [pc, #52]	@ (800648c <prvInitialiseTaskLists+0x68>)
 8006458:	f7fe f9f7 	bl	800484a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800645c:	480c      	ldr	r0, [pc, #48]	@ (8006490 <prvInitialiseTaskLists+0x6c>)
 800645e:	f7fe f9f4 	bl	800484a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006462:	480c      	ldr	r0, [pc, #48]	@ (8006494 <prvInitialiseTaskLists+0x70>)
 8006464:	f7fe f9f1 	bl	800484a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006468:	480b      	ldr	r0, [pc, #44]	@ (8006498 <prvInitialiseTaskLists+0x74>)
 800646a:	f7fe f9ee 	bl	800484a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800646e:	4b0b      	ldr	r3, [pc, #44]	@ (800649c <prvInitialiseTaskLists+0x78>)
 8006470:	4a05      	ldr	r2, [pc, #20]	@ (8006488 <prvInitialiseTaskLists+0x64>)
 8006472:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006474:	4b0a      	ldr	r3, [pc, #40]	@ (80064a0 <prvInitialiseTaskLists+0x7c>)
 8006476:	4a05      	ldr	r2, [pc, #20]	@ (800648c <prvInitialiseTaskLists+0x68>)
 8006478:	601a      	str	r2, [r3, #0]
}
 800647a:	bf00      	nop
 800647c:	3708      	adds	r7, #8
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20000528 	.word	0x20000528
 8006488:	200005b4 	.word	0x200005b4
 800648c:	200005c8 	.word	0x200005c8
 8006490:	200005e4 	.word	0x200005e4
 8006494:	200005f8 	.word	0x200005f8
 8006498:	20000610 	.word	0x20000610
 800649c:	200005dc 	.word	0x200005dc
 80064a0:	200005e0 	.word	0x200005e0

080064a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064aa:	e019      	b.n	80064e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064ac:	f000 fdec 	bl	8007088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064b0:	4b10      	ldr	r3, [pc, #64]	@ (80064f4 <prvCheckTasksWaitingTermination+0x50>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3304      	adds	r3, #4
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fe fa4e 	bl	800495e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064c2:	4b0d      	ldr	r3, [pc, #52]	@ (80064f8 <prvCheckTasksWaitingTermination+0x54>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	4a0b      	ldr	r2, [pc, #44]	@ (80064f8 <prvCheckTasksWaitingTermination+0x54>)
 80064ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064cc:	4b0b      	ldr	r3, [pc, #44]	@ (80064fc <prvCheckTasksWaitingTermination+0x58>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3b01      	subs	r3, #1
 80064d2:	4a0a      	ldr	r2, [pc, #40]	@ (80064fc <prvCheckTasksWaitingTermination+0x58>)
 80064d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064d6:	f000 fe09 	bl	80070ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f8e4 	bl	80066a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064e0:	4b06      	ldr	r3, [pc, #24]	@ (80064fc <prvCheckTasksWaitingTermination+0x58>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e1      	bne.n	80064ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064e8:	bf00      	nop
 80064ea:	bf00      	nop
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	200005f8 	.word	0x200005f8
 80064f8:	20000624 	.word	0x20000624
 80064fc:	2000060c 	.word	0x2000060c

08006500 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d102      	bne.n	800651a <vTaskGetInfo+0x1a>
 8006514:	4b2c      	ldr	r3, [pc, #176]	@ (80065c8 <vTaskGetInfo+0xc8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	e000      	b.n	800651c <vTaskGetInfo+0x1c>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8006556:	78fb      	ldrb	r3, [r7, #3]
 8006558:	2b05      	cmp	r3, #5
 800655a:	d01a      	beq.n	8006592 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800655c:	4b1a      	ldr	r3, [pc, #104]	@ (80065c8 <vTaskGetInfo+0xc8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	429a      	cmp	r2, r3
 8006564:	d103      	bne.n	800656e <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2200      	movs	r2, #0
 800656a:	731a      	strb	r2, [r3, #12]
 800656c:	e018      	b.n	80065a0 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	78fa      	ldrb	r2, [r7, #3]
 8006572:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8006574:	78fb      	ldrb	r3, [r7, #3]
 8006576:	2b03      	cmp	r3, #3
 8006578:	d112      	bne.n	80065a0 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800657a:	f7ff fba7 	bl	8005ccc <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2202      	movs	r2, #2
 800658a:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800658c:	f7ff fbac 	bl	8005ce8 <xTaskResumeAll>
 8006590:	e006      	b.n	80065a0 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8006592:	6978      	ldr	r0, [r7, #20]
 8006594:	f7ff fac6 	bl	8005b24 <eTaskGetState>
 8006598:	4603      	mov	r3, r0
 800659a:	461a      	mov	r2, r3
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f860 	bl	8006670 <prvTaskCheckFreeStackSpace>
 80065b0:	4603      	mov	r3, r0
 80065b2:	461a      	mov	r2, r3
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80065b8:	e002      	b.n	80065c0 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2200      	movs	r2, #0
 80065be:	841a      	strh	r2, [r3, #32]
	}
 80065c0:	bf00      	nop
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	20000524 	.word	0x20000524

080065cc <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b08a      	sub	sp, #40	@ 0x28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	4613      	mov	r3, r2
 80065d8:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 80065da:	2300      	movs	r3, #0
 80065dc:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d03f      	beq.n	8006666 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	623b      	str	r3, [r7, #32]
 80065ea:	6a3b      	ldr	r3, [r7, #32]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	6a3b      	ldr	r3, [r7, #32]
 80065f2:	605a      	str	r2, [r3, #4]
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	6a3b      	ldr	r3, [r7, #32]
 80065fa:	3308      	adds	r3, #8
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d104      	bne.n	800660a <prvListTasksWithinSingleList+0x3e>
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	605a      	str	r2, [r3, #4]
 800660a:	6a3b      	ldr	r3, [r7, #32]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	685a      	ldr	r2, [r3, #4]
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	605a      	str	r2, [r3, #4]
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	685a      	ldr	r2, [r3, #4]
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	3308      	adds	r3, #8
 8006628:	429a      	cmp	r2, r3
 800662a:	d104      	bne.n	8006636 <prvListTasksWithinSingleList+0x6a>
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	605a      	str	r2, [r3, #4]
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800663e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006640:	4613      	mov	r3, r2
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	4413      	add	r3, r2
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	461a      	mov	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	1899      	adds	r1, r3, r2
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	2201      	movs	r2, #1
 8006652:	6978      	ldr	r0, [r7, #20]
 8006654:	f7ff ff54 	bl	8006500 <vTaskGetInfo>
				uxTask++;
 8006658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665a:	3301      	adds	r3, #1
 800665c:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	429a      	cmp	r2, r3
 8006664:	d1d5      	bne.n	8006612 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006668:	4618      	mov	r0, r3
 800666a:	3728      	adds	r7, #40	@ 0x28
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800667c:	e005      	b.n	800668a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3301      	adds	r3, #1
 8006682:	607b      	str	r3, [r7, #4]
			ulCount++;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	3301      	adds	r3, #1
 8006688:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	2ba5      	cmp	r3, #165	@ 0xa5
 8006690:	d0f5      	beq.n	800667e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	089b      	lsrs	r3, r3, #2
 8006696:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	b29b      	uxth	r3, r3
	}
 800669c:	4618      	mov	r0, r3
 800669e:	3714      	adds	r7, #20
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3358      	adds	r3, #88	@ 0x58
 80066b4:	4618      	mov	r0, r3
 80066b6:	f001 f857 	bl	8007768 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d108      	bne.n	80066d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 fecd 	bl	8007468 <vPortFree>
				vPortFree( pxTCB );
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 feca 	bl	8007468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80066d4:	e019      	b.n	800670a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d103      	bne.n	80066e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 fec1 	bl	8007468 <vPortFree>
	}
 80066e6:	e010      	b.n	800670a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d00b      	beq.n	800670a <prvDeleteTCB+0x62>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	60fb      	str	r3, [r7, #12]
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	e7fd      	b.n	8006706 <prvDeleteTCB+0x5e>
	}
 800670a:	bf00      	nop
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800671a:	4b0c      	ldr	r3, [pc, #48]	@ (800674c <prvResetNextTaskUnblockTime+0x38>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d104      	bne.n	800672e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006724:	4b0a      	ldr	r3, [pc, #40]	@ (8006750 <prvResetNextTaskUnblockTime+0x3c>)
 8006726:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800672a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800672c:	e008      	b.n	8006740 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800672e:	4b07      	ldr	r3, [pc, #28]	@ (800674c <prvResetNextTaskUnblockTime+0x38>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	4a04      	ldr	r2, [pc, #16]	@ (8006750 <prvResetNextTaskUnblockTime+0x3c>)
 800673e:	6013      	str	r3, [r2, #0]
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	200005dc 	.word	0x200005dc
 8006750:	20000644 	.word	0x20000644

08006754 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800675a:	4b0b      	ldr	r3, [pc, #44]	@ (8006788 <xTaskGetSchedulerState+0x34>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d102      	bne.n	8006768 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006762:	2301      	movs	r3, #1
 8006764:	607b      	str	r3, [r7, #4]
 8006766:	e008      	b.n	800677a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006768:	4b08      	ldr	r3, [pc, #32]	@ (800678c <xTaskGetSchedulerState+0x38>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d102      	bne.n	8006776 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006770:	2302      	movs	r3, #2
 8006772:	607b      	str	r3, [r7, #4]
 8006774:	e001      	b.n	800677a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006776:	2300      	movs	r3, #0
 8006778:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800677a:	687b      	ldr	r3, [r7, #4]
	}
 800677c:	4618      	mov	r0, r3
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	20000630 	.word	0x20000630
 800678c:	2000064c 	.word	0x2000064c

08006790 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800679c:	2300      	movs	r3, #0
 800679e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d05e      	beq.n	8006864 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067aa:	4b31      	ldr	r3, [pc, #196]	@ (8006870 <xTaskPriorityInherit+0xe0>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d24e      	bcs.n	8006852 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	db06      	blt.n	80067ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006870 <xTaskPriorityInherit+0xe0>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c2:	f1c3 0207 	rsb	r2, r3, #7
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	6959      	ldr	r1, [r3, #20]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d2:	4613      	mov	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	4413      	add	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4a26      	ldr	r2, [pc, #152]	@ (8006874 <xTaskPriorityInherit+0xe4>)
 80067dc:	4413      	add	r3, r2
 80067de:	4299      	cmp	r1, r3
 80067e0:	d12f      	bne.n	8006842 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	3304      	adds	r3, #4
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7fe f8b9 	bl	800495e <uxListRemove>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10a      	bne.n	8006808 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f6:	2201      	movs	r2, #1
 80067f8:	fa02 f303 	lsl.w	r3, r2, r3
 80067fc:	43da      	mvns	r2, r3
 80067fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006878 <xTaskPriorityInherit+0xe8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4013      	ands	r3, r2
 8006804:	4a1c      	ldr	r2, [pc, #112]	@ (8006878 <xTaskPriorityInherit+0xe8>)
 8006806:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006808:	4b19      	ldr	r3, [pc, #100]	@ (8006870 <xTaskPriorityInherit+0xe0>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006816:	2201      	movs	r2, #1
 8006818:	409a      	lsls	r2, r3
 800681a:	4b17      	ldr	r3, [pc, #92]	@ (8006878 <xTaskPriorityInherit+0xe8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4313      	orrs	r3, r2
 8006820:	4a15      	ldr	r2, [pc, #84]	@ (8006878 <xTaskPriorityInherit+0xe8>)
 8006822:	6013      	str	r3, [r2, #0]
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006828:	4613      	mov	r3, r2
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	4413      	add	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4a10      	ldr	r2, [pc, #64]	@ (8006874 <xTaskPriorityInherit+0xe4>)
 8006832:	441a      	add	r2, r3
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	3304      	adds	r3, #4
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f7fe f832 	bl	80048a4 <vListInsertEnd>
 8006840:	e004      	b.n	800684c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006842:	4b0b      	ldr	r3, [pc, #44]	@ (8006870 <xTaskPriorityInherit+0xe0>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800684c:	2301      	movs	r3, #1
 800684e:	60fb      	str	r3, [r7, #12]
 8006850:	e008      	b.n	8006864 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006856:	4b06      	ldr	r3, [pc, #24]	@ (8006870 <xTaskPriorityInherit+0xe0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685c:	429a      	cmp	r2, r3
 800685e:	d201      	bcs.n	8006864 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006860:	2301      	movs	r3, #1
 8006862:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006864:	68fb      	ldr	r3, [r7, #12]
	}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	20000524 	.word	0x20000524
 8006874:	20000528 	.word	0x20000528
 8006878:	2000062c 	.word	0x2000062c

0800687c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006888:	2300      	movs	r3, #0
 800688a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d070      	beq.n	8006974 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006892:	4b3b      	ldr	r3, [pc, #236]	@ (8006980 <xTaskPriorityDisinherit+0x104>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	429a      	cmp	r2, r3
 800689a:	d00b      	beq.n	80068b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800689c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a0:	f383 8811 	msr	BASEPRI, r3
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	f3bf 8f4f 	dsb	sy
 80068ac:	60fb      	str	r3, [r7, #12]
}
 80068ae:	bf00      	nop
 80068b0:	bf00      	nop
 80068b2:	e7fd      	b.n	80068b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10b      	bne.n	80068d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	60bb      	str	r3, [r7, #8]
}
 80068ce:	bf00      	nop
 80068d0:	bf00      	nop
 80068d2:	e7fd      	b.n	80068d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d8:	1e5a      	subs	r2, r3, #1
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d044      	beq.n	8006974 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d140      	bne.n	8006974 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7fe f831 	bl	800495e <uxListRemove>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d115      	bne.n	800692e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006906:	491f      	ldr	r1, [pc, #124]	@ (8006984 <xTaskPriorityDisinherit+0x108>)
 8006908:	4613      	mov	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	440b      	add	r3, r1
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d10a      	bne.n	800692e <xTaskPriorityDisinherit+0xb2>
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691c:	2201      	movs	r2, #1
 800691e:	fa02 f303 	lsl.w	r3, r2, r3
 8006922:	43da      	mvns	r2, r3
 8006924:	4b18      	ldr	r3, [pc, #96]	@ (8006988 <xTaskPriorityDisinherit+0x10c>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4013      	ands	r3, r2
 800692a:	4a17      	ldr	r2, [pc, #92]	@ (8006988 <xTaskPriorityDisinherit+0x10c>)
 800692c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693a:	f1c3 0207 	rsb	r2, r3, #7
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006946:	2201      	movs	r2, #1
 8006948:	409a      	lsls	r2, r3
 800694a:	4b0f      	ldr	r3, [pc, #60]	@ (8006988 <xTaskPriorityDisinherit+0x10c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4313      	orrs	r3, r2
 8006950:	4a0d      	ldr	r2, [pc, #52]	@ (8006988 <xTaskPriorityDisinherit+0x10c>)
 8006952:	6013      	str	r3, [r2, #0]
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006958:	4613      	mov	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	4413      	add	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4a08      	ldr	r2, [pc, #32]	@ (8006984 <xTaskPriorityDisinherit+0x108>)
 8006962:	441a      	add	r2, r3
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	3304      	adds	r3, #4
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f7fd ff9a 	bl	80048a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006970:	2301      	movs	r3, #1
 8006972:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006974:	697b      	ldr	r3, [r7, #20]
	}
 8006976:	4618      	mov	r0, r3
 8006978:	3718      	adds	r7, #24
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20000524 	.word	0x20000524
 8006984:	20000528 	.word	0x20000528
 8006988:	2000062c 	.word	0x2000062c

0800698c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800699a:	2301      	movs	r3, #1
 800699c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d079      	beq.n	8006a98 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10b      	bne.n	80069c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80069ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b0:	f383 8811 	msr	BASEPRI, r3
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	60fb      	str	r3, [r7, #12]
}
 80069be:	bf00      	nop
 80069c0:	bf00      	nop
 80069c2:	e7fd      	b.n	80069c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d902      	bls.n	80069d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	61fb      	str	r3, [r7, #28]
 80069d2:	e002      	b.n	80069da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069de:	69fa      	ldr	r2, [r7, #28]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d059      	beq.n	8006a98 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d154      	bne.n	8006a98 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80069ee:	4b2c      	ldr	r3, [pc, #176]	@ (8006aa0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69ba      	ldr	r2, [r7, #24]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d10b      	bne.n	8006a10 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	60bb      	str	r3, [r7, #8]
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a14:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	69fa      	ldr	r2, [r7, #28]
 8006a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	db04      	blt.n	8006a2e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	f1c3 0207 	rsb	r2, r3, #7
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	6959      	ldr	r1, [r3, #20]
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	4613      	mov	r3, r2
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	4413      	add	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4a19      	ldr	r2, [pc, #100]	@ (8006aa4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a3e:	4413      	add	r3, r2
 8006a40:	4299      	cmp	r1, r3
 8006a42:	d129      	bne.n	8006a98 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	3304      	adds	r3, #4
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7fd ff88 	bl	800495e <uxListRemove>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d10a      	bne.n	8006a6a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a58:	2201      	movs	r2, #1
 8006a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5e:	43da      	mvns	r2, r3
 8006a60:	4b11      	ldr	r3, [pc, #68]	@ (8006aa8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4013      	ands	r3, r2
 8006a66:	4a10      	ldr	r2, [pc, #64]	@ (8006aa8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a68:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6e:	2201      	movs	r2, #1
 8006a70:	409a      	lsls	r2, r3
 8006a72:	4b0d      	ldr	r3, [pc, #52]	@ (8006aa8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	4a0b      	ldr	r2, [pc, #44]	@ (8006aa8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a7a:	6013      	str	r3, [r2, #0]
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4a06      	ldr	r2, [pc, #24]	@ (8006aa4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a8a:	441a      	add	r2, r3
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	3304      	adds	r3, #4
 8006a90:	4619      	mov	r1, r3
 8006a92:	4610      	mov	r0, r2
 8006a94:	f7fd ff06 	bl	80048a4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a98:	bf00      	nop
 8006a9a:	3720      	adds	r7, #32
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	20000524 	.word	0x20000524
 8006aa4:	20000528 	.word	0x20000528
 8006aa8:	2000062c 	.word	0x2000062c

08006aac <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 8006ab6:	6839      	ldr	r1, [r7, #0]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fedf 	bl	800787c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7f9 fb98 	bl	80001f4 <strlen>
 8006ac4:	60f8      	str	r0, [r7, #12]
 8006ac6:	e007      	b.n	8006ad8 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	4413      	add	r3, r2
 8006ace:	2220      	movs	r2, #32
 8006ad0:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	60fb      	str	r3, [r7, #12]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2b0e      	cmp	r3, #14
 8006adc:	d9f4      	bls.n	8006ac8 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	4413      	add	r3, r2
	}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
	...

08006af8 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8006af8:	b590      	push	{r4, r7, lr}
 8006afa:	b089      	sub	sp, #36	@ 0x24
 8006afc:	af02      	add	r7, sp, #8
 8006afe:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8006b06:	4b45      	ldr	r3, [pc, #276]	@ (8006c1c <vTaskList+0x124>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8006b0c:	4b43      	ldr	r3, [pc, #268]	@ (8006c1c <vTaskList+0x124>)
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	4613      	mov	r3, r2
 8006b12:	00db      	lsls	r3, r3, #3
 8006b14:	4413      	add	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fbd7 	bl	80072cc <pvPortMalloc>
 8006b1e:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d076      	beq.n	8006c14 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 8006b26:	2200      	movs	r2, #0
 8006b28:	68f9      	ldr	r1, [r7, #12]
 8006b2a:	68b8      	ldr	r0, [r7, #8]
 8006b2c:	f7ff f98a 	bl	8005e44 <uxTaskGetSystemState>
 8006b30:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8006b32:	2300      	movs	r3, #0
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	e066      	b.n	8006c06 <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	00db      	lsls	r3, r3, #3
 8006b3e:	4413      	add	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	461a      	mov	r2, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	4413      	add	r3, r2
 8006b48:	7b1b      	ldrb	r3, [r3, #12]
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d81b      	bhi.n	8006b86 <vTaskList+0x8e>
 8006b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <vTaskList+0x5c>)
 8006b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b54:	08006b69 	.word	0x08006b69
 8006b58:	08006b6f 	.word	0x08006b6f
 8006b5c:	08006b75 	.word	0x08006b75
 8006b60:	08006b7b 	.word	0x08006b7b
 8006b64:	08006b81 	.word	0x08006b81
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8006b68:	2358      	movs	r3, #88	@ 0x58
 8006b6a:	74fb      	strb	r3, [r7, #19]
										break;
 8006b6c:	e00e      	b.n	8006b8c <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8006b6e:	2352      	movs	r3, #82	@ 0x52
 8006b70:	74fb      	strb	r3, [r7, #19]
										break;
 8006b72:	e00b      	b.n	8006b8c <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8006b74:	2342      	movs	r3, #66	@ 0x42
 8006b76:	74fb      	strb	r3, [r7, #19]
										break;
 8006b78:	e008      	b.n	8006b8c <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8006b7a:	2353      	movs	r3, #83	@ 0x53
 8006b7c:	74fb      	strb	r3, [r7, #19]
										break;
 8006b7e:	e005      	b.n	8006b8c <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8006b80:	2344      	movs	r3, #68	@ 0x44
 8006b82:	74fb      	strb	r3, [r7, #19]
										break;
 8006b84:	e002      	b.n	8006b8c <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 8006b86:	2300      	movs	r3, #0
 8006b88:	74fb      	strb	r3, [r7, #19]
										break;
 8006b8a:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	4613      	mov	r3, r2
 8006b90:	00db      	lsls	r3, r3, #3
 8006b92:	4413      	add	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	461a      	mov	r2, r3
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f7ff ff83 	bl	8006aac <prvWriteNameToBuffer>
 8006ba6:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8006ba8:	7cf9      	ldrb	r1, [r7, #19]
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4613      	mov	r3, r2
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	4413      	add	r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	4413      	add	r3, r2
 8006bba:	6918      	ldr	r0, [r3, #16]
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	00db      	lsls	r3, r3, #3
 8006bc2:	4413      	add	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	4413      	add	r3, r2
 8006bcc:	8c1b      	ldrh	r3, [r3, #32]
 8006bce:	461c      	mov	r4, r3
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	00db      	lsls	r3, r3, #3
 8006bd6:	4413      	add	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	461a      	mov	r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	4413      	add	r3, r2
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	9301      	str	r3, [sp, #4]
 8006be4:	9400      	str	r4, [sp, #0]
 8006be6:	4603      	mov	r3, r0
 8006be8:	460a      	mov	r2, r1
 8006bea:	490d      	ldr	r1, [pc, #52]	@ (8006c20 <vTaskList+0x128>)
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fd91 	bl	8007714 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7f9 fafe 	bl	80001f4 <strlen>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	3301      	adds	r3, #1
 8006c04:	617b      	str	r3, [r7, #20]
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d394      	bcc.n	8006b38 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8006c0e:	68b8      	ldr	r0, [r7, #8]
 8006c10:	f000 fc2a 	bl	8007468 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c14:	bf00      	nop
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd90      	pop	{r4, r7, pc}
 8006c1c:	20000624 	.word	0x20000624
 8006c20:	08008348 	.word	0x08008348

08006c24 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b088      	sub	sp, #32
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8006c32:	4b3a      	ldr	r3, [pc, #232]	@ (8006d1c <vTaskGetRunTimeStats+0xf8>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8006c38:	4b38      	ldr	r3, [pc, #224]	@ (8006d1c <vTaskGetRunTimeStats+0xf8>)
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	00db      	lsls	r3, r3, #3
 8006c40:	4413      	add	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fb41 	bl	80072cc <pvPortMalloc>
 8006c4a:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d05f      	beq.n	8006d12 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8006c52:	f107 030c 	add.w	r3, r7, #12
 8006c56:	461a      	mov	r2, r3
 8006c58:	69b9      	ldr	r1, [r7, #24]
 8006c5a:	6978      	ldr	r0, [r7, #20]
 8006c5c:	f7ff f8f2 	bl	8005e44 <uxTaskGetSystemState>
 8006c60:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	4a2e      	ldr	r2, [pc, #184]	@ (8006d20 <vTaskGetRunTimeStats+0xfc>)
 8006c66:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d04b      	beq.n	8006d0c <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8006c74:	2300      	movs	r3, #0
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	e044      	b.n	8006d04 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	4413      	add	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	461a      	mov	r2, r3
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	4413      	add	r3, r2
 8006c8a:	699a      	ldr	r2, [r3, #24]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c92:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8006c94:	69fa      	ldr	r2, [r7, #28]
 8006c96:	4613      	mov	r3, r2
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	4413      	add	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7ff feff 	bl	8006aac <prvWriteNameToBuffer>
 8006cae:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00e      	beq.n	8006cd4 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8006cb6:	69fa      	ldr	r2, [r7, #28]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	00db      	lsls	r3, r3, #3
 8006cbc:	4413      	add	r3, r2
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	699a      	ldr	r2, [r3, #24]
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	4916      	ldr	r1, [pc, #88]	@ (8006d24 <vTaskGetRunTimeStats+0x100>)
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fd21 	bl	8007714 <siprintf>
 8006cd2:	e00d      	b.n	8006cf0 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	461a      	mov	r2, r3
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	490f      	ldr	r1, [pc, #60]	@ (8006d28 <vTaskGetRunTimeStats+0x104>)
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 fd12 	bl	8007714 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f7f9 fa7f 	bl	80001f4 <strlen>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	3301      	adds	r3, #1
 8006d02:	61fb      	str	r3, [r7, #28]
 8006d04:	69fa      	ldr	r2, [r7, #28]
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d3b6      	bcc.n	8006c7a <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8006d0c:	6978      	ldr	r0, [r7, #20]
 8006d0e:	f000 fbab 	bl	8007468 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d12:	bf00      	nop
 8006d14:	3720      	adds	r7, #32
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000624 	.word	0x20000624
 8006d20:	51eb851f 	.word	0x51eb851f
 8006d24:	08008358 	.word	0x08008358
 8006d28:	08008364 	.word	0x08008364

08006d2c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006d2c:	b480      	push	{r7}
 8006d2e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006d30:	4b07      	ldr	r3, [pc, #28]	@ (8006d50 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d004      	beq.n	8006d42 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006d38:	4b05      	ldr	r3, [pc, #20]	@ (8006d50 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006d3e:	3201      	adds	r2, #1
 8006d40:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006d42:	4b03      	ldr	r3, [pc, #12]	@ (8006d50 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d44:	681b      	ldr	r3, [r3, #0]
	}
 8006d46:	4618      	mov	r0, r3
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	20000524 	.word	0x20000524

08006d54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d5e:	4b29      	ldr	r3, [pc, #164]	@ (8006e04 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d64:	4b28      	ldr	r3, [pc, #160]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3304      	adds	r3, #4
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7fd fdf7 	bl	800495e <uxListRemove>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10b      	bne.n	8006d8e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006d76:	4b24      	ldr	r3, [pc, #144]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d82:	43da      	mvns	r2, r3
 8006d84:	4b21      	ldr	r3, [pc, #132]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4013      	ands	r3, r2
 8006d8a:	4a20      	ldr	r2, [pc, #128]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d8c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d94:	d10a      	bne.n	8006dac <prvAddCurrentTaskToDelayedList+0x58>
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d007      	beq.n	8006dac <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3304      	adds	r3, #4
 8006da2:	4619      	mov	r1, r3
 8006da4:	481a      	ldr	r0, [pc, #104]	@ (8006e10 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006da6:	f7fd fd7d 	bl	80048a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006daa:	e026      	b.n	8006dfa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4413      	add	r3, r2
 8006db2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006db4:	4b14      	ldr	r3, [pc, #80]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006dbc:	68ba      	ldr	r2, [r7, #8]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d209      	bcs.n	8006dd8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dc4:	4b13      	ldr	r3, [pc, #76]	@ (8006e14 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	f7fd fd8b 	bl	80048ec <vListInsert>
}
 8006dd6:	e010      	b.n	8006dfa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e18 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	3304      	adds	r3, #4
 8006de2:	4619      	mov	r1, r3
 8006de4:	4610      	mov	r0, r2
 8006de6:	f7fd fd81 	bl	80048ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006dea:	4b0c      	ldr	r3, [pc, #48]	@ (8006e1c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d202      	bcs.n	8006dfa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006df4:	4a09      	ldr	r2, [pc, #36]	@ (8006e1c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	6013      	str	r3, [r2, #0]
}
 8006dfa:	bf00      	nop
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	20000628 	.word	0x20000628
 8006e08:	20000524 	.word	0x20000524
 8006e0c:	2000062c 	.word	0x2000062c
 8006e10:	20000610 	.word	0x20000610
 8006e14:	200005e0 	.word	0x200005e0
 8006e18:	200005dc 	.word	0x200005dc
 8006e1c:	20000644 	.word	0x20000644

08006e20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	3b04      	subs	r3, #4
 8006e30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3b04      	subs	r3, #4
 8006e3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f023 0201 	bic.w	r2, r3, #1
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3b04      	subs	r3, #4
 8006e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e50:	4a0c      	ldr	r2, [pc, #48]	@ (8006e84 <pxPortInitialiseStack+0x64>)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	3b14      	subs	r3, #20
 8006e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	3b04      	subs	r3, #4
 8006e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f06f 0202 	mvn.w	r2, #2
 8006e6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	3b20      	subs	r3, #32
 8006e74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e76:	68fb      	ldr	r3, [r7, #12]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3714      	adds	r7, #20
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr
 8006e84:	08006e89 	.word	0x08006e89

08006e88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e92:	4b13      	ldr	r3, [pc, #76]	@ (8006ee0 <prvTaskExitError+0x58>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e9a:	d00b      	beq.n	8006eb4 <prvTaskExitError+0x2c>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	60fb      	str	r3, [r7, #12]
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <prvTaskExitError+0x28>
	__asm volatile
 8006eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb8:	f383 8811 	msr	BASEPRI, r3
 8006ebc:	f3bf 8f6f 	isb	sy
 8006ec0:	f3bf 8f4f 	dsb	sy
 8006ec4:	60bb      	str	r3, [r7, #8]
}
 8006ec6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ec8:	bf00      	nop
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0fc      	beq.n	8006eca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006ed0:	bf00      	nop
 8006ed2:	bf00      	nop
 8006ed4:	3714      	adds	r7, #20
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	2000000c 	.word	0x2000000c
	...

08006ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ef0:	4b07      	ldr	r3, [pc, #28]	@ (8006f10 <pxCurrentTCBConst2>)
 8006ef2:	6819      	ldr	r1, [r3, #0]
 8006ef4:	6808      	ldr	r0, [r1, #0]
 8006ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efa:	f380 8809 	msr	PSP, r0
 8006efe:	f3bf 8f6f 	isb	sy
 8006f02:	f04f 0000 	mov.w	r0, #0
 8006f06:	f380 8811 	msr	BASEPRI, r0
 8006f0a:	4770      	bx	lr
 8006f0c:	f3af 8000 	nop.w

08006f10 <pxCurrentTCBConst2>:
 8006f10:	20000524 	.word	0x20000524
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop

08006f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006f18:	4808      	ldr	r0, [pc, #32]	@ (8006f3c <prvPortStartFirstTask+0x24>)
 8006f1a:	6800      	ldr	r0, [r0, #0]
 8006f1c:	6800      	ldr	r0, [r0, #0]
 8006f1e:	f380 8808 	msr	MSP, r0
 8006f22:	f04f 0000 	mov.w	r0, #0
 8006f26:	f380 8814 	msr	CONTROL, r0
 8006f2a:	b662      	cpsie	i
 8006f2c:	b661      	cpsie	f
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	df00      	svc	0
 8006f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f3a:	bf00      	nop
 8006f3c:	e000ed08 	.word	0xe000ed08

08006f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b086      	sub	sp, #24
 8006f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f46:	4b47      	ldr	r3, [pc, #284]	@ (8007064 <xPortStartScheduler+0x124>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a47      	ldr	r2, [pc, #284]	@ (8007068 <xPortStartScheduler+0x128>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d10b      	bne.n	8006f68 <xPortStartScheduler+0x28>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f54:	f383 8811 	msr	BASEPRI, r3
 8006f58:	f3bf 8f6f 	isb	sy
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	60fb      	str	r3, [r7, #12]
}
 8006f62:	bf00      	nop
 8006f64:	bf00      	nop
 8006f66:	e7fd      	b.n	8006f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f68:	4b3e      	ldr	r3, [pc, #248]	@ (8007064 <xPortStartScheduler+0x124>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800706c <xPortStartScheduler+0x12c>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d10b      	bne.n	8006f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8006f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	613b      	str	r3, [r7, #16]
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	e7fd      	b.n	8006f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f8a:	4b39      	ldr	r3, [pc, #228]	@ (8007070 <xPortStartScheduler+0x130>)
 8006f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	22ff      	movs	r2, #255	@ 0xff
 8006f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006fac:	b2da      	uxtb	r2, r3
 8006fae:	4b31      	ldr	r3, [pc, #196]	@ (8007074 <xPortStartScheduler+0x134>)
 8006fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006fb2:	4b31      	ldr	r3, [pc, #196]	@ (8007078 <xPortStartScheduler+0x138>)
 8006fb4:	2207      	movs	r2, #7
 8006fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fb8:	e009      	b.n	8006fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006fba:	4b2f      	ldr	r3, [pc, #188]	@ (8007078 <xPortStartScheduler+0x138>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8007078 <xPortStartScheduler+0x138>)
 8006fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006fc4:	78fb      	ldrb	r3, [r7, #3]
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fce:	78fb      	ldrb	r3, [r7, #3]
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fd6:	2b80      	cmp	r3, #128	@ 0x80
 8006fd8:	d0ef      	beq.n	8006fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fda:	4b27      	ldr	r3, [pc, #156]	@ (8007078 <xPortStartScheduler+0x138>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f1c3 0307 	rsb	r3, r3, #7
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d00b      	beq.n	8006ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8006fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fea:	f383 8811 	msr	BASEPRI, r3
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f3bf 8f4f 	dsb	sy
 8006ff6:	60bb      	str	r3, [r7, #8]
}
 8006ff8:	bf00      	nop
 8006ffa:	bf00      	nop
 8006ffc:	e7fd      	b.n	8006ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8007078 <xPortStartScheduler+0x138>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	021b      	lsls	r3, r3, #8
 8007004:	4a1c      	ldr	r2, [pc, #112]	@ (8007078 <xPortStartScheduler+0x138>)
 8007006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007008:	4b1b      	ldr	r3, [pc, #108]	@ (8007078 <xPortStartScheduler+0x138>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007010:	4a19      	ldr	r2, [pc, #100]	@ (8007078 <xPortStartScheduler+0x138>)
 8007012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	b2da      	uxtb	r2, r3
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800701c:	4b17      	ldr	r3, [pc, #92]	@ (800707c <xPortStartScheduler+0x13c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a16      	ldr	r2, [pc, #88]	@ (800707c <xPortStartScheduler+0x13c>)
 8007022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007028:	4b14      	ldr	r3, [pc, #80]	@ (800707c <xPortStartScheduler+0x13c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a13      	ldr	r2, [pc, #76]	@ (800707c <xPortStartScheduler+0x13c>)
 800702e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007034:	f000 f8da 	bl	80071ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007038:	4b11      	ldr	r3, [pc, #68]	@ (8007080 <xPortStartScheduler+0x140>)
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800703e:	f000 f8f9 	bl	8007234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007042:	4b10      	ldr	r3, [pc, #64]	@ (8007084 <xPortStartScheduler+0x144>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a0f      	ldr	r2, [pc, #60]	@ (8007084 <xPortStartScheduler+0x144>)
 8007048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800704c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800704e:	f7ff ff63 	bl	8006f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007052:	f7ff f841 	bl	80060d8 <vTaskSwitchContext>
	prvTaskExitError();
 8007056:	f7ff ff17 	bl	8006e88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	3718      	adds	r7, #24
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	e000ed00 	.word	0xe000ed00
 8007068:	410fc271 	.word	0x410fc271
 800706c:	410fc270 	.word	0x410fc270
 8007070:	e000e400 	.word	0xe000e400
 8007074:	20000658 	.word	0x20000658
 8007078:	2000065c 	.word	0x2000065c
 800707c:	e000ed20 	.word	0xe000ed20
 8007080:	2000000c 	.word	0x2000000c
 8007084:	e000ef34 	.word	0xe000ef34

08007088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
	__asm volatile
 800708e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	607b      	str	r3, [r7, #4]
}
 80070a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80070a2:	4b10      	ldr	r3, [pc, #64]	@ (80070e4 <vPortEnterCritical+0x5c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	3301      	adds	r3, #1
 80070a8:	4a0e      	ldr	r2, [pc, #56]	@ (80070e4 <vPortEnterCritical+0x5c>)
 80070aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80070ac:	4b0d      	ldr	r3, [pc, #52]	@ (80070e4 <vPortEnterCritical+0x5c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d110      	bne.n	80070d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80070b4:	4b0c      	ldr	r3, [pc, #48]	@ (80070e8 <vPortEnterCritical+0x60>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00b      	beq.n	80070d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	603b      	str	r3, [r7, #0]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <vPortEnterCritical+0x4a>
	}
}
 80070d6:	bf00      	nop
 80070d8:	370c      	adds	r7, #12
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	2000000c 	.word	0x2000000c
 80070e8:	e000ed04 	.word	0xe000ed04

080070ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070f2:	4b12      	ldr	r3, [pc, #72]	@ (800713c <vPortExitCritical+0x50>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10b      	bne.n	8007112 <vPortExitCritical+0x26>
	__asm volatile
 80070fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fe:	f383 8811 	msr	BASEPRI, r3
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	607b      	str	r3, [r7, #4]
}
 800710c:	bf00      	nop
 800710e:	bf00      	nop
 8007110:	e7fd      	b.n	800710e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007112:	4b0a      	ldr	r3, [pc, #40]	@ (800713c <vPortExitCritical+0x50>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3b01      	subs	r3, #1
 8007118:	4a08      	ldr	r2, [pc, #32]	@ (800713c <vPortExitCritical+0x50>)
 800711a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800711c:	4b07      	ldr	r3, [pc, #28]	@ (800713c <vPortExitCritical+0x50>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d105      	bne.n	8007130 <vPortExitCritical+0x44>
 8007124:	2300      	movs	r3, #0
 8007126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	f383 8811 	msr	BASEPRI, r3
}
 800712e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr
 800713c:	2000000c 	.word	0x2000000c

08007140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007140:	f3ef 8009 	mrs	r0, PSP
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	4b15      	ldr	r3, [pc, #84]	@ (80071a0 <pxCurrentTCBConst>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	f01e 0f10 	tst.w	lr, #16
 8007150:	bf08      	it	eq
 8007152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715a:	6010      	str	r0, [r2, #0]
 800715c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007164:	f380 8811 	msr	BASEPRI, r0
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	f3bf 8f6f 	isb	sy
 8007170:	f7fe ffb2 	bl	80060d8 <vTaskSwitchContext>
 8007174:	f04f 0000 	mov.w	r0, #0
 8007178:	f380 8811 	msr	BASEPRI, r0
 800717c:	bc09      	pop	{r0, r3}
 800717e:	6819      	ldr	r1, [r3, #0]
 8007180:	6808      	ldr	r0, [r1, #0]
 8007182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007186:	f01e 0f10 	tst.w	lr, #16
 800718a:	bf08      	it	eq
 800718c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007190:	f380 8809 	msr	PSP, r0
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	f3af 8000 	nop.w

080071a0 <pxCurrentTCBConst>:
 80071a0:	20000524 	.word	0x20000524
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop

080071a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	607b      	str	r3, [r7, #4]
}
 80071c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071c2:	f7fe fecf 	bl	8005f64 <xTaskIncrementTick>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d003      	beq.n	80071d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071cc:	4b06      	ldr	r3, [pc, #24]	@ (80071e8 <SysTick_Handler+0x40>)
 80071ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071d2:	601a      	str	r2, [r3, #0]
 80071d4:	2300      	movs	r3, #0
 80071d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	f383 8811 	msr	BASEPRI, r3
}
 80071de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80071e0:	bf00      	nop
 80071e2:	3708      	adds	r7, #8
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	e000ed04 	.word	0xe000ed04

080071ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80071ec:	b480      	push	{r7}
 80071ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80071f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007220 <vPortSetupTimerInterrupt+0x34>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80071f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <vPortSetupTimerInterrupt+0x38>)
 80071f8:	2200      	movs	r2, #0
 80071fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80071fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007228 <vPortSetupTimerInterrupt+0x3c>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a0a      	ldr	r2, [pc, #40]	@ (800722c <vPortSetupTimerInterrupt+0x40>)
 8007202:	fba2 2303 	umull	r2, r3, r2, r3
 8007206:	099b      	lsrs	r3, r3, #6
 8007208:	4a09      	ldr	r2, [pc, #36]	@ (8007230 <vPortSetupTimerInterrupt+0x44>)
 800720a:	3b01      	subs	r3, #1
 800720c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800720e:	4b04      	ldr	r3, [pc, #16]	@ (8007220 <vPortSetupTimerInterrupt+0x34>)
 8007210:	2207      	movs	r2, #7
 8007212:	601a      	str	r2, [r3, #0]
}
 8007214:	bf00      	nop
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	e000e010 	.word	0xe000e010
 8007224:	e000e018 	.word	0xe000e018
 8007228:	20000000 	.word	0x20000000
 800722c:	10624dd3 	.word	0x10624dd3
 8007230:	e000e014 	.word	0xe000e014

08007234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007244 <vPortEnableVFP+0x10>
 8007238:	6801      	ldr	r1, [r0, #0]
 800723a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800723e:	6001      	str	r1, [r0, #0]
 8007240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007242:	bf00      	nop
 8007244:	e000ed88 	.word	0xe000ed88

08007248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800724e:	f3ef 8305 	mrs	r3, IPSR
 8007252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b0f      	cmp	r3, #15
 8007258:	d915      	bls.n	8007286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800725a:	4a18      	ldr	r2, [pc, #96]	@ (80072bc <vPortValidateInterruptPriority+0x74>)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	4413      	add	r3, r2
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007264:	4b16      	ldr	r3, [pc, #88]	@ (80072c0 <vPortValidateInterruptPriority+0x78>)
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	7afa      	ldrb	r2, [r7, #11]
 800726a:	429a      	cmp	r2, r3
 800726c:	d20b      	bcs.n	8007286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	607b      	str	r3, [r7, #4]
}
 8007280:	bf00      	nop
 8007282:	bf00      	nop
 8007284:	e7fd      	b.n	8007282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007286:	4b0f      	ldr	r3, [pc, #60]	@ (80072c4 <vPortValidateInterruptPriority+0x7c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800728e:	4b0e      	ldr	r3, [pc, #56]	@ (80072c8 <vPortValidateInterruptPriority+0x80>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	429a      	cmp	r2, r3
 8007294:	d90b      	bls.n	80072ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729a:	f383 8811 	msr	BASEPRI, r3
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	603b      	str	r3, [r7, #0]
}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	e7fd      	b.n	80072aa <vPortValidateInterruptPriority+0x62>
	}
 80072ae:	bf00      	nop
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	e000e3f0 	.word	0xe000e3f0
 80072c0:	20000658 	.word	0x20000658
 80072c4:	e000ed0c 	.word	0xe000ed0c
 80072c8:	2000065c 	.word	0x2000065c

080072cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b08a      	sub	sp, #40	@ 0x28
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072d4:	2300      	movs	r3, #0
 80072d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072d8:	f7fe fcf8 	bl	8005ccc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072dc:	4b5c      	ldr	r3, [pc, #368]	@ (8007450 <pvPortMalloc+0x184>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072e4:	f000 f924 	bl	8007530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072e8:	4b5a      	ldr	r3, [pc, #360]	@ (8007454 <pvPortMalloc+0x188>)
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4013      	ands	r3, r2
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f040 8095 	bne.w	8007420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d01e      	beq.n	800733a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80072fc:	2208      	movs	r2, #8
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4413      	add	r3, r2
 8007302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b00      	cmp	r3, #0
 800730c:	d015      	beq.n	800733a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f023 0307 	bic.w	r3, r3, #7
 8007314:	3308      	adds	r3, #8
 8007316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f003 0307 	and.w	r3, r3, #7
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00b      	beq.n	800733a <pvPortMalloc+0x6e>
	__asm volatile
 8007322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007326:	f383 8811 	msr	BASEPRI, r3
 800732a:	f3bf 8f6f 	isb	sy
 800732e:	f3bf 8f4f 	dsb	sy
 8007332:	617b      	str	r3, [r7, #20]
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop
 8007338:	e7fd      	b.n	8007336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d06f      	beq.n	8007420 <pvPortMalloc+0x154>
 8007340:	4b45      	ldr	r3, [pc, #276]	@ (8007458 <pvPortMalloc+0x18c>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	429a      	cmp	r2, r3
 8007348:	d86a      	bhi.n	8007420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800734a:	4b44      	ldr	r3, [pc, #272]	@ (800745c <pvPortMalloc+0x190>)
 800734c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800734e:	4b43      	ldr	r3, [pc, #268]	@ (800745c <pvPortMalloc+0x190>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007354:	e004      	b.n	8007360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800735a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	429a      	cmp	r2, r3
 8007368:	d903      	bls.n	8007372 <pvPortMalloc+0xa6>
 800736a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1f1      	bne.n	8007356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007372:	4b37      	ldr	r3, [pc, #220]	@ (8007450 <pvPortMalloc+0x184>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007378:	429a      	cmp	r2, r3
 800737a:	d051      	beq.n	8007420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2208      	movs	r2, #8
 8007382:	4413      	add	r3, r2
 8007384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800738e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007390:	685a      	ldr	r2, [r3, #4]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	1ad2      	subs	r2, r2, r3
 8007396:	2308      	movs	r3, #8
 8007398:	005b      	lsls	r3, r3, #1
 800739a:	429a      	cmp	r2, r3
 800739c:	d920      	bls.n	80073e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800739e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4413      	add	r3, r2
 80073a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00b      	beq.n	80073c8 <pvPortMalloc+0xfc>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	613b      	str	r3, [r7, #16]
}
 80073c2:	bf00      	nop
 80073c4:	bf00      	nop
 80073c6:	e7fd      	b.n	80073c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	1ad2      	subs	r2, r2, r3
 80073d0:	69bb      	ldr	r3, [r7, #24]
 80073d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073da:	69b8      	ldr	r0, [r7, #24]
 80073dc:	f000 f90a 	bl	80075f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80073e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007458 <pvPortMalloc+0x18c>)
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	4a1b      	ldr	r2, [pc, #108]	@ (8007458 <pvPortMalloc+0x18c>)
 80073ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80073ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007458 <pvPortMalloc+0x18c>)
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007460 <pvPortMalloc+0x194>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d203      	bcs.n	8007402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073fa:	4b17      	ldr	r3, [pc, #92]	@ (8007458 <pvPortMalloc+0x18c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a18      	ldr	r2, [pc, #96]	@ (8007460 <pvPortMalloc+0x194>)
 8007400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	4b13      	ldr	r3, [pc, #76]	@ (8007454 <pvPortMalloc+0x188>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	431a      	orrs	r2, r3
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007416:	4b13      	ldr	r3, [pc, #76]	@ (8007464 <pvPortMalloc+0x198>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3301      	adds	r3, #1
 800741c:	4a11      	ldr	r2, [pc, #68]	@ (8007464 <pvPortMalloc+0x198>)
 800741e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007420:	f7fe fc62 	bl	8005ce8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00b      	beq.n	8007446 <pvPortMalloc+0x17a>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	60fb      	str	r3, [r7, #12]
}
 8007440:	bf00      	nop
 8007442:	bf00      	nop
 8007444:	e7fd      	b.n	8007442 <pvPortMalloc+0x176>
	return pvReturn;
 8007446:	69fb      	ldr	r3, [r7, #28]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3728      	adds	r7, #40	@ 0x28
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	20004268 	.word	0x20004268
 8007454:	2000427c 	.word	0x2000427c
 8007458:	2000426c 	.word	0x2000426c
 800745c:	20004260 	.word	0x20004260
 8007460:	20004270 	.word	0x20004270
 8007464:	20004274 	.word	0x20004274

08007468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d04f      	beq.n	800751a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800747a:	2308      	movs	r3, #8
 800747c:	425b      	negs	r3, r3
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	4413      	add	r3, r2
 8007482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	4b25      	ldr	r3, [pc, #148]	@ (8007524 <vPortFree+0xbc>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4013      	ands	r3, r2
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10b      	bne.n	80074ae <vPortFree+0x46>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	60fb      	str	r3, [r7, #12]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00b      	beq.n	80074ce <vPortFree+0x66>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	60bb      	str	r3, [r7, #8]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	685a      	ldr	r2, [r3, #4]
 80074d2:	4b14      	ldr	r3, [pc, #80]	@ (8007524 <vPortFree+0xbc>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4013      	ands	r3, r2
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d01e      	beq.n	800751a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d11a      	bne.n	800751a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007524 <vPortFree+0xbc>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	43db      	mvns	r3, r3
 80074ee:	401a      	ands	r2, r3
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80074f4:	f7fe fbea 	bl	8005ccc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007528 <vPortFree+0xc0>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4413      	add	r3, r2
 8007502:	4a09      	ldr	r2, [pc, #36]	@ (8007528 <vPortFree+0xc0>)
 8007504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007506:	6938      	ldr	r0, [r7, #16]
 8007508:	f000 f874 	bl	80075f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800750c:	4b07      	ldr	r3, [pc, #28]	@ (800752c <vPortFree+0xc4>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	3301      	adds	r3, #1
 8007512:	4a06      	ldr	r2, [pc, #24]	@ (800752c <vPortFree+0xc4>)
 8007514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007516:	f7fe fbe7 	bl	8005ce8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800751a:	bf00      	nop
 800751c:	3718      	adds	r7, #24
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	2000427c 	.word	0x2000427c
 8007528:	2000426c 	.word	0x2000426c
 800752c:	20004278 	.word	0x20004278

08007530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007536:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800753a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800753c:	4b27      	ldr	r3, [pc, #156]	@ (80075dc <prvHeapInit+0xac>)
 800753e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f003 0307 	and.w	r3, r3, #7
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00c      	beq.n	8007564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	3307      	adds	r3, #7
 800754e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f023 0307 	bic.w	r3, r3, #7
 8007556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	4a1f      	ldr	r2, [pc, #124]	@ (80075dc <prvHeapInit+0xac>)
 8007560:	4413      	add	r3, r2
 8007562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007568:	4a1d      	ldr	r2, [pc, #116]	@ (80075e0 <prvHeapInit+0xb0>)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800756e:	4b1c      	ldr	r3, [pc, #112]	@ (80075e0 <prvHeapInit+0xb0>)
 8007570:	2200      	movs	r2, #0
 8007572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	4413      	add	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800757c:	2208      	movs	r2, #8
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	1a9b      	subs	r3, r3, r2
 8007582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0307 	bic.w	r3, r3, #7
 800758a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4a15      	ldr	r2, [pc, #84]	@ (80075e4 <prvHeapInit+0xb4>)
 8007590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007592:	4b14      	ldr	r3, [pc, #80]	@ (80075e4 <prvHeapInit+0xb4>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2200      	movs	r2, #0
 8007598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800759a:	4b12      	ldr	r3, [pc, #72]	@ (80075e4 <prvHeapInit+0xb4>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	1ad2      	subs	r2, r2, r3
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80075b0:	4b0c      	ldr	r3, [pc, #48]	@ (80075e4 <prvHeapInit+0xb4>)
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	4a0a      	ldr	r2, [pc, #40]	@ (80075e8 <prvHeapInit+0xb8>)
 80075be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	4a09      	ldr	r2, [pc, #36]	@ (80075ec <prvHeapInit+0xbc>)
 80075c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80075c8:	4b09      	ldr	r3, [pc, #36]	@ (80075f0 <prvHeapInit+0xc0>)
 80075ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80075ce:	601a      	str	r2, [r3, #0]
}
 80075d0:	bf00      	nop
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	20000660 	.word	0x20000660
 80075e0:	20004260 	.word	0x20004260
 80075e4:	20004268 	.word	0x20004268
 80075e8:	20004270 	.word	0x20004270
 80075ec:	2000426c 	.word	0x2000426c
 80075f0:	2000427c 	.word	0x2000427c

080075f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075fc:	4b28      	ldr	r3, [pc, #160]	@ (80076a0 <prvInsertBlockIntoFreeList+0xac>)
 80075fe:	60fb      	str	r3, [r7, #12]
 8007600:	e002      	b.n	8007608 <prvInsertBlockIntoFreeList+0x14>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	60fb      	str	r3, [r7, #12]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	429a      	cmp	r2, r3
 8007610:	d8f7      	bhi.n	8007602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	4413      	add	r3, r2
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	429a      	cmp	r2, r3
 8007622:	d108      	bne.n	8007636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	441a      	add	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	441a      	add	r2, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	429a      	cmp	r2, r3
 8007648:	d118      	bne.n	800767c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	4b15      	ldr	r3, [pc, #84]	@ (80076a4 <prvInsertBlockIntoFreeList+0xb0>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	429a      	cmp	r2, r3
 8007654:	d00d      	beq.n	8007672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	441a      	add	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	601a      	str	r2, [r3, #0]
 8007670:	e008      	b.n	8007684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007672:	4b0c      	ldr	r3, [pc, #48]	@ (80076a4 <prvInsertBlockIntoFreeList+0xb0>)
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	601a      	str	r2, [r3, #0]
 800767a:	e003      	b.n	8007684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	429a      	cmp	r2, r3
 800768a:	d002      	beq.n	8007692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007692:	bf00      	nop
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20004260 	.word	0x20004260
 80076a4:	20004268 	.word	0x20004268

080076a8 <sniprintf>:
 80076a8:	b40c      	push	{r2, r3}
 80076aa:	b530      	push	{r4, r5, lr}
 80076ac:	4b18      	ldr	r3, [pc, #96]	@ (8007710 <sniprintf+0x68>)
 80076ae:	1e0c      	subs	r4, r1, #0
 80076b0:	681d      	ldr	r5, [r3, #0]
 80076b2:	b09d      	sub	sp, #116	@ 0x74
 80076b4:	da08      	bge.n	80076c8 <sniprintf+0x20>
 80076b6:	238b      	movs	r3, #139	@ 0x8b
 80076b8:	602b      	str	r3, [r5, #0]
 80076ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076be:	b01d      	add	sp, #116	@ 0x74
 80076c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076c4:	b002      	add	sp, #8
 80076c6:	4770      	bx	lr
 80076c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80076cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80076d0:	f04f 0300 	mov.w	r3, #0
 80076d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80076d6:	bf14      	ite	ne
 80076d8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80076dc:	4623      	moveq	r3, r4
 80076de:	9304      	str	r3, [sp, #16]
 80076e0:	9307      	str	r3, [sp, #28]
 80076e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80076e6:	9002      	str	r0, [sp, #8]
 80076e8:	9006      	str	r0, [sp, #24]
 80076ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 80076ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80076f0:	ab21      	add	r3, sp, #132	@ 0x84
 80076f2:	a902      	add	r1, sp, #8
 80076f4:	4628      	mov	r0, r5
 80076f6:	9301      	str	r3, [sp, #4]
 80076f8:	f000 fa2a 	bl	8007b50 <_svfiprintf_r>
 80076fc:	1c43      	adds	r3, r0, #1
 80076fe:	bfbc      	itt	lt
 8007700:	238b      	movlt	r3, #139	@ 0x8b
 8007702:	602b      	strlt	r3, [r5, #0]
 8007704:	2c00      	cmp	r4, #0
 8007706:	d0da      	beq.n	80076be <sniprintf+0x16>
 8007708:	9b02      	ldr	r3, [sp, #8]
 800770a:	2200      	movs	r2, #0
 800770c:	701a      	strb	r2, [r3, #0]
 800770e:	e7d6      	b.n	80076be <sniprintf+0x16>
 8007710:	20000010 	.word	0x20000010

08007714 <siprintf>:
 8007714:	b40e      	push	{r1, r2, r3}
 8007716:	b510      	push	{r4, lr}
 8007718:	b09d      	sub	sp, #116	@ 0x74
 800771a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800771c:	9002      	str	r0, [sp, #8]
 800771e:	9006      	str	r0, [sp, #24]
 8007720:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007724:	480a      	ldr	r0, [pc, #40]	@ (8007750 <siprintf+0x3c>)
 8007726:	9107      	str	r1, [sp, #28]
 8007728:	9104      	str	r1, [sp, #16]
 800772a:	490a      	ldr	r1, [pc, #40]	@ (8007754 <siprintf+0x40>)
 800772c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007730:	9105      	str	r1, [sp, #20]
 8007732:	2400      	movs	r4, #0
 8007734:	a902      	add	r1, sp, #8
 8007736:	6800      	ldr	r0, [r0, #0]
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800773c:	f000 fa08 	bl	8007b50 <_svfiprintf_r>
 8007740:	9b02      	ldr	r3, [sp, #8]
 8007742:	701c      	strb	r4, [r3, #0]
 8007744:	b01d      	add	sp, #116	@ 0x74
 8007746:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800774a:	b003      	add	sp, #12
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	20000010 	.word	0x20000010
 8007754:	ffff0208 	.word	0xffff0208

08007758 <memset>:
 8007758:	4402      	add	r2, r0
 800775a:	4603      	mov	r3, r0
 800775c:	4293      	cmp	r3, r2
 800775e:	d100      	bne.n	8007762 <memset+0xa>
 8007760:	4770      	bx	lr
 8007762:	f803 1b01 	strb.w	r1, [r3], #1
 8007766:	e7f9      	b.n	800775c <memset+0x4>

08007768 <_reclaim_reent>:
 8007768:	4b2d      	ldr	r3, [pc, #180]	@ (8007820 <_reclaim_reent+0xb8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4283      	cmp	r3, r0
 800776e:	b570      	push	{r4, r5, r6, lr}
 8007770:	4604      	mov	r4, r0
 8007772:	d053      	beq.n	800781c <_reclaim_reent+0xb4>
 8007774:	69c3      	ldr	r3, [r0, #28]
 8007776:	b31b      	cbz	r3, 80077c0 <_reclaim_reent+0x58>
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	b163      	cbz	r3, 8007796 <_reclaim_reent+0x2e>
 800777c:	2500      	movs	r5, #0
 800777e:	69e3      	ldr	r3, [r4, #28]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	5959      	ldr	r1, [r3, r5]
 8007784:	b9b1      	cbnz	r1, 80077b4 <_reclaim_reent+0x4c>
 8007786:	3504      	adds	r5, #4
 8007788:	2d80      	cmp	r5, #128	@ 0x80
 800778a:	d1f8      	bne.n	800777e <_reclaim_reent+0x16>
 800778c:	69e3      	ldr	r3, [r4, #28]
 800778e:	4620      	mov	r0, r4
 8007790:	68d9      	ldr	r1, [r3, #12]
 8007792:	f000 f889 	bl	80078a8 <_free_r>
 8007796:	69e3      	ldr	r3, [r4, #28]
 8007798:	6819      	ldr	r1, [r3, #0]
 800779a:	b111      	cbz	r1, 80077a2 <_reclaim_reent+0x3a>
 800779c:	4620      	mov	r0, r4
 800779e:	f000 f883 	bl	80078a8 <_free_r>
 80077a2:	69e3      	ldr	r3, [r4, #28]
 80077a4:	689d      	ldr	r5, [r3, #8]
 80077a6:	b15d      	cbz	r5, 80077c0 <_reclaim_reent+0x58>
 80077a8:	4629      	mov	r1, r5
 80077aa:	4620      	mov	r0, r4
 80077ac:	682d      	ldr	r5, [r5, #0]
 80077ae:	f000 f87b 	bl	80078a8 <_free_r>
 80077b2:	e7f8      	b.n	80077a6 <_reclaim_reent+0x3e>
 80077b4:	680e      	ldr	r6, [r1, #0]
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 f876 	bl	80078a8 <_free_r>
 80077bc:	4631      	mov	r1, r6
 80077be:	e7e1      	b.n	8007784 <_reclaim_reent+0x1c>
 80077c0:	6961      	ldr	r1, [r4, #20]
 80077c2:	b111      	cbz	r1, 80077ca <_reclaim_reent+0x62>
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 f86f 	bl	80078a8 <_free_r>
 80077ca:	69e1      	ldr	r1, [r4, #28]
 80077cc:	b111      	cbz	r1, 80077d4 <_reclaim_reent+0x6c>
 80077ce:	4620      	mov	r0, r4
 80077d0:	f000 f86a 	bl	80078a8 <_free_r>
 80077d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80077d6:	b111      	cbz	r1, 80077de <_reclaim_reent+0x76>
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 f865 	bl	80078a8 <_free_r>
 80077de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077e0:	b111      	cbz	r1, 80077e8 <_reclaim_reent+0x80>
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 f860 	bl	80078a8 <_free_r>
 80077e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80077ea:	b111      	cbz	r1, 80077f2 <_reclaim_reent+0x8a>
 80077ec:	4620      	mov	r0, r4
 80077ee:	f000 f85b 	bl	80078a8 <_free_r>
 80077f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80077f4:	b111      	cbz	r1, 80077fc <_reclaim_reent+0x94>
 80077f6:	4620      	mov	r0, r4
 80077f8:	f000 f856 	bl	80078a8 <_free_r>
 80077fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80077fe:	b111      	cbz	r1, 8007806 <_reclaim_reent+0x9e>
 8007800:	4620      	mov	r0, r4
 8007802:	f000 f851 	bl	80078a8 <_free_r>
 8007806:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007808:	b111      	cbz	r1, 8007810 <_reclaim_reent+0xa8>
 800780a:	4620      	mov	r0, r4
 800780c:	f000 f84c 	bl	80078a8 <_free_r>
 8007810:	6a23      	ldr	r3, [r4, #32]
 8007812:	b11b      	cbz	r3, 800781c <_reclaim_reent+0xb4>
 8007814:	4620      	mov	r0, r4
 8007816:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800781a:	4718      	bx	r3
 800781c:	bd70      	pop	{r4, r5, r6, pc}
 800781e:	bf00      	nop
 8007820:	20000010 	.word	0x20000010

08007824 <__errno>:
 8007824:	4b01      	ldr	r3, [pc, #4]	@ (800782c <__errno+0x8>)
 8007826:	6818      	ldr	r0, [r3, #0]
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	20000010 	.word	0x20000010

08007830 <__libc_init_array>:
 8007830:	b570      	push	{r4, r5, r6, lr}
 8007832:	4d0d      	ldr	r5, [pc, #52]	@ (8007868 <__libc_init_array+0x38>)
 8007834:	4c0d      	ldr	r4, [pc, #52]	@ (800786c <__libc_init_array+0x3c>)
 8007836:	1b64      	subs	r4, r4, r5
 8007838:	10a4      	asrs	r4, r4, #2
 800783a:	2600      	movs	r6, #0
 800783c:	42a6      	cmp	r6, r4
 800783e:	d109      	bne.n	8007854 <__libc_init_array+0x24>
 8007840:	4d0b      	ldr	r5, [pc, #44]	@ (8007870 <__libc_init_array+0x40>)
 8007842:	4c0c      	ldr	r4, [pc, #48]	@ (8007874 <__libc_init_array+0x44>)
 8007844:	f000 fc6c 	bl	8008120 <_init>
 8007848:	1b64      	subs	r4, r4, r5
 800784a:	10a4      	asrs	r4, r4, #2
 800784c:	2600      	movs	r6, #0
 800784e:	42a6      	cmp	r6, r4
 8007850:	d105      	bne.n	800785e <__libc_init_array+0x2e>
 8007852:	bd70      	pop	{r4, r5, r6, pc}
 8007854:	f855 3b04 	ldr.w	r3, [r5], #4
 8007858:	4798      	blx	r3
 800785a:	3601      	adds	r6, #1
 800785c:	e7ee      	b.n	800783c <__libc_init_array+0xc>
 800785e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007862:	4798      	blx	r3
 8007864:	3601      	adds	r6, #1
 8007866:	e7f2      	b.n	800784e <__libc_init_array+0x1e>
 8007868:	080084cc 	.word	0x080084cc
 800786c:	080084cc 	.word	0x080084cc
 8007870:	080084cc 	.word	0x080084cc
 8007874:	080084d0 	.word	0x080084d0

08007878 <__retarget_lock_acquire_recursive>:
 8007878:	4770      	bx	lr

0800787a <__retarget_lock_release_recursive>:
 800787a:	4770      	bx	lr

0800787c <strcpy>:
 800787c:	4603      	mov	r3, r0
 800787e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007882:	f803 2b01 	strb.w	r2, [r3], #1
 8007886:	2a00      	cmp	r2, #0
 8007888:	d1f9      	bne.n	800787e <strcpy+0x2>
 800788a:	4770      	bx	lr

0800788c <memcpy>:
 800788c:	440a      	add	r2, r1
 800788e:	4291      	cmp	r1, r2
 8007890:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007894:	d100      	bne.n	8007898 <memcpy+0xc>
 8007896:	4770      	bx	lr
 8007898:	b510      	push	{r4, lr}
 800789a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800789e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078a2:	4291      	cmp	r1, r2
 80078a4:	d1f9      	bne.n	800789a <memcpy+0xe>
 80078a6:	bd10      	pop	{r4, pc}

080078a8 <_free_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4605      	mov	r5, r0
 80078ac:	2900      	cmp	r1, #0
 80078ae:	d041      	beq.n	8007934 <_free_r+0x8c>
 80078b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078b4:	1f0c      	subs	r4, r1, #4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bfb8      	it	lt
 80078ba:	18e4      	addlt	r4, r4, r3
 80078bc:	f000 f8e0 	bl	8007a80 <__malloc_lock>
 80078c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007938 <_free_r+0x90>)
 80078c2:	6813      	ldr	r3, [r2, #0]
 80078c4:	b933      	cbnz	r3, 80078d4 <_free_r+0x2c>
 80078c6:	6063      	str	r3, [r4, #4]
 80078c8:	6014      	str	r4, [r2, #0]
 80078ca:	4628      	mov	r0, r5
 80078cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078d0:	f000 b8dc 	b.w	8007a8c <__malloc_unlock>
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	d908      	bls.n	80078ea <_free_r+0x42>
 80078d8:	6820      	ldr	r0, [r4, #0]
 80078da:	1821      	adds	r1, r4, r0
 80078dc:	428b      	cmp	r3, r1
 80078de:	bf01      	itttt	eq
 80078e0:	6819      	ldreq	r1, [r3, #0]
 80078e2:	685b      	ldreq	r3, [r3, #4]
 80078e4:	1809      	addeq	r1, r1, r0
 80078e6:	6021      	streq	r1, [r4, #0]
 80078e8:	e7ed      	b.n	80078c6 <_free_r+0x1e>
 80078ea:	461a      	mov	r2, r3
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	b10b      	cbz	r3, 80078f4 <_free_r+0x4c>
 80078f0:	42a3      	cmp	r3, r4
 80078f2:	d9fa      	bls.n	80078ea <_free_r+0x42>
 80078f4:	6811      	ldr	r1, [r2, #0]
 80078f6:	1850      	adds	r0, r2, r1
 80078f8:	42a0      	cmp	r0, r4
 80078fa:	d10b      	bne.n	8007914 <_free_r+0x6c>
 80078fc:	6820      	ldr	r0, [r4, #0]
 80078fe:	4401      	add	r1, r0
 8007900:	1850      	adds	r0, r2, r1
 8007902:	4283      	cmp	r3, r0
 8007904:	6011      	str	r1, [r2, #0]
 8007906:	d1e0      	bne.n	80078ca <_free_r+0x22>
 8007908:	6818      	ldr	r0, [r3, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	6053      	str	r3, [r2, #4]
 800790e:	4408      	add	r0, r1
 8007910:	6010      	str	r0, [r2, #0]
 8007912:	e7da      	b.n	80078ca <_free_r+0x22>
 8007914:	d902      	bls.n	800791c <_free_r+0x74>
 8007916:	230c      	movs	r3, #12
 8007918:	602b      	str	r3, [r5, #0]
 800791a:	e7d6      	b.n	80078ca <_free_r+0x22>
 800791c:	6820      	ldr	r0, [r4, #0]
 800791e:	1821      	adds	r1, r4, r0
 8007920:	428b      	cmp	r3, r1
 8007922:	bf04      	itt	eq
 8007924:	6819      	ldreq	r1, [r3, #0]
 8007926:	685b      	ldreq	r3, [r3, #4]
 8007928:	6063      	str	r3, [r4, #4]
 800792a:	bf04      	itt	eq
 800792c:	1809      	addeq	r1, r1, r0
 800792e:	6021      	streq	r1, [r4, #0]
 8007930:	6054      	str	r4, [r2, #4]
 8007932:	e7ca      	b.n	80078ca <_free_r+0x22>
 8007934:	bd38      	pop	{r3, r4, r5, pc}
 8007936:	bf00      	nop
 8007938:	200043c4 	.word	0x200043c4

0800793c <sbrk_aligned>:
 800793c:	b570      	push	{r4, r5, r6, lr}
 800793e:	4e0f      	ldr	r6, [pc, #60]	@ (800797c <sbrk_aligned+0x40>)
 8007940:	460c      	mov	r4, r1
 8007942:	6831      	ldr	r1, [r6, #0]
 8007944:	4605      	mov	r5, r0
 8007946:	b911      	cbnz	r1, 800794e <sbrk_aligned+0x12>
 8007948:	f000 fba4 	bl	8008094 <_sbrk_r>
 800794c:	6030      	str	r0, [r6, #0]
 800794e:	4621      	mov	r1, r4
 8007950:	4628      	mov	r0, r5
 8007952:	f000 fb9f 	bl	8008094 <_sbrk_r>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	d103      	bne.n	8007962 <sbrk_aligned+0x26>
 800795a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800795e:	4620      	mov	r0, r4
 8007960:	bd70      	pop	{r4, r5, r6, pc}
 8007962:	1cc4      	adds	r4, r0, #3
 8007964:	f024 0403 	bic.w	r4, r4, #3
 8007968:	42a0      	cmp	r0, r4
 800796a:	d0f8      	beq.n	800795e <sbrk_aligned+0x22>
 800796c:	1a21      	subs	r1, r4, r0
 800796e:	4628      	mov	r0, r5
 8007970:	f000 fb90 	bl	8008094 <_sbrk_r>
 8007974:	3001      	adds	r0, #1
 8007976:	d1f2      	bne.n	800795e <sbrk_aligned+0x22>
 8007978:	e7ef      	b.n	800795a <sbrk_aligned+0x1e>
 800797a:	bf00      	nop
 800797c:	200043c0 	.word	0x200043c0

08007980 <_malloc_r>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	1ccd      	adds	r5, r1, #3
 8007986:	f025 0503 	bic.w	r5, r5, #3
 800798a:	3508      	adds	r5, #8
 800798c:	2d0c      	cmp	r5, #12
 800798e:	bf38      	it	cc
 8007990:	250c      	movcc	r5, #12
 8007992:	2d00      	cmp	r5, #0
 8007994:	4606      	mov	r6, r0
 8007996:	db01      	blt.n	800799c <_malloc_r+0x1c>
 8007998:	42a9      	cmp	r1, r5
 800799a:	d904      	bls.n	80079a6 <_malloc_r+0x26>
 800799c:	230c      	movs	r3, #12
 800799e:	6033      	str	r3, [r6, #0]
 80079a0:	2000      	movs	r0, #0
 80079a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a7c <_malloc_r+0xfc>
 80079aa:	f000 f869 	bl	8007a80 <__malloc_lock>
 80079ae:	f8d8 3000 	ldr.w	r3, [r8]
 80079b2:	461c      	mov	r4, r3
 80079b4:	bb44      	cbnz	r4, 8007a08 <_malloc_r+0x88>
 80079b6:	4629      	mov	r1, r5
 80079b8:	4630      	mov	r0, r6
 80079ba:	f7ff ffbf 	bl	800793c <sbrk_aligned>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	4604      	mov	r4, r0
 80079c2:	d158      	bne.n	8007a76 <_malloc_r+0xf6>
 80079c4:	f8d8 4000 	ldr.w	r4, [r8]
 80079c8:	4627      	mov	r7, r4
 80079ca:	2f00      	cmp	r7, #0
 80079cc:	d143      	bne.n	8007a56 <_malloc_r+0xd6>
 80079ce:	2c00      	cmp	r4, #0
 80079d0:	d04b      	beq.n	8007a6a <_malloc_r+0xea>
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	4639      	mov	r1, r7
 80079d6:	4630      	mov	r0, r6
 80079d8:	eb04 0903 	add.w	r9, r4, r3
 80079dc:	f000 fb5a 	bl	8008094 <_sbrk_r>
 80079e0:	4581      	cmp	r9, r0
 80079e2:	d142      	bne.n	8007a6a <_malloc_r+0xea>
 80079e4:	6821      	ldr	r1, [r4, #0]
 80079e6:	1a6d      	subs	r5, r5, r1
 80079e8:	4629      	mov	r1, r5
 80079ea:	4630      	mov	r0, r6
 80079ec:	f7ff ffa6 	bl	800793c <sbrk_aligned>
 80079f0:	3001      	adds	r0, #1
 80079f2:	d03a      	beq.n	8007a6a <_malloc_r+0xea>
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	442b      	add	r3, r5
 80079f8:	6023      	str	r3, [r4, #0]
 80079fa:	f8d8 3000 	ldr.w	r3, [r8]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	bb62      	cbnz	r2, 8007a5c <_malloc_r+0xdc>
 8007a02:	f8c8 7000 	str.w	r7, [r8]
 8007a06:	e00f      	b.n	8007a28 <_malloc_r+0xa8>
 8007a08:	6822      	ldr	r2, [r4, #0]
 8007a0a:	1b52      	subs	r2, r2, r5
 8007a0c:	d420      	bmi.n	8007a50 <_malloc_r+0xd0>
 8007a0e:	2a0b      	cmp	r2, #11
 8007a10:	d917      	bls.n	8007a42 <_malloc_r+0xc2>
 8007a12:	1961      	adds	r1, r4, r5
 8007a14:	42a3      	cmp	r3, r4
 8007a16:	6025      	str	r5, [r4, #0]
 8007a18:	bf18      	it	ne
 8007a1a:	6059      	strne	r1, [r3, #4]
 8007a1c:	6863      	ldr	r3, [r4, #4]
 8007a1e:	bf08      	it	eq
 8007a20:	f8c8 1000 	streq.w	r1, [r8]
 8007a24:	5162      	str	r2, [r4, r5]
 8007a26:	604b      	str	r3, [r1, #4]
 8007a28:	4630      	mov	r0, r6
 8007a2a:	f000 f82f 	bl	8007a8c <__malloc_unlock>
 8007a2e:	f104 000b 	add.w	r0, r4, #11
 8007a32:	1d23      	adds	r3, r4, #4
 8007a34:	f020 0007 	bic.w	r0, r0, #7
 8007a38:	1ac2      	subs	r2, r0, r3
 8007a3a:	bf1c      	itt	ne
 8007a3c:	1a1b      	subne	r3, r3, r0
 8007a3e:	50a3      	strne	r3, [r4, r2]
 8007a40:	e7af      	b.n	80079a2 <_malloc_r+0x22>
 8007a42:	6862      	ldr	r2, [r4, #4]
 8007a44:	42a3      	cmp	r3, r4
 8007a46:	bf0c      	ite	eq
 8007a48:	f8c8 2000 	streq.w	r2, [r8]
 8007a4c:	605a      	strne	r2, [r3, #4]
 8007a4e:	e7eb      	b.n	8007a28 <_malloc_r+0xa8>
 8007a50:	4623      	mov	r3, r4
 8007a52:	6864      	ldr	r4, [r4, #4]
 8007a54:	e7ae      	b.n	80079b4 <_malloc_r+0x34>
 8007a56:	463c      	mov	r4, r7
 8007a58:	687f      	ldr	r7, [r7, #4]
 8007a5a:	e7b6      	b.n	80079ca <_malloc_r+0x4a>
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	42a3      	cmp	r3, r4
 8007a62:	d1fb      	bne.n	8007a5c <_malloc_r+0xdc>
 8007a64:	2300      	movs	r3, #0
 8007a66:	6053      	str	r3, [r2, #4]
 8007a68:	e7de      	b.n	8007a28 <_malloc_r+0xa8>
 8007a6a:	230c      	movs	r3, #12
 8007a6c:	6033      	str	r3, [r6, #0]
 8007a6e:	4630      	mov	r0, r6
 8007a70:	f000 f80c 	bl	8007a8c <__malloc_unlock>
 8007a74:	e794      	b.n	80079a0 <_malloc_r+0x20>
 8007a76:	6005      	str	r5, [r0, #0]
 8007a78:	e7d6      	b.n	8007a28 <_malloc_r+0xa8>
 8007a7a:	bf00      	nop
 8007a7c:	200043c4 	.word	0x200043c4

08007a80 <__malloc_lock>:
 8007a80:	4801      	ldr	r0, [pc, #4]	@ (8007a88 <__malloc_lock+0x8>)
 8007a82:	f7ff bef9 	b.w	8007878 <__retarget_lock_acquire_recursive>
 8007a86:	bf00      	nop
 8007a88:	200043bc 	.word	0x200043bc

08007a8c <__malloc_unlock>:
 8007a8c:	4801      	ldr	r0, [pc, #4]	@ (8007a94 <__malloc_unlock+0x8>)
 8007a8e:	f7ff bef4 	b.w	800787a <__retarget_lock_release_recursive>
 8007a92:	bf00      	nop
 8007a94:	200043bc 	.word	0x200043bc

08007a98 <__ssputs_r>:
 8007a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a9c:	688e      	ldr	r6, [r1, #8]
 8007a9e:	461f      	mov	r7, r3
 8007aa0:	42be      	cmp	r6, r7
 8007aa2:	680b      	ldr	r3, [r1, #0]
 8007aa4:	4682      	mov	sl, r0
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	4690      	mov	r8, r2
 8007aaa:	d82d      	bhi.n	8007b08 <__ssputs_r+0x70>
 8007aac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ab0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ab4:	d026      	beq.n	8007b04 <__ssputs_r+0x6c>
 8007ab6:	6965      	ldr	r5, [r4, #20]
 8007ab8:	6909      	ldr	r1, [r1, #16]
 8007aba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007abe:	eba3 0901 	sub.w	r9, r3, r1
 8007ac2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ac6:	1c7b      	adds	r3, r7, #1
 8007ac8:	444b      	add	r3, r9
 8007aca:	106d      	asrs	r5, r5, #1
 8007acc:	429d      	cmp	r5, r3
 8007ace:	bf38      	it	cc
 8007ad0:	461d      	movcc	r5, r3
 8007ad2:	0553      	lsls	r3, r2, #21
 8007ad4:	d527      	bpl.n	8007b26 <__ssputs_r+0x8e>
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	f7ff ff52 	bl	8007980 <_malloc_r>
 8007adc:	4606      	mov	r6, r0
 8007ade:	b360      	cbz	r0, 8007b3a <__ssputs_r+0xa2>
 8007ae0:	6921      	ldr	r1, [r4, #16]
 8007ae2:	464a      	mov	r2, r9
 8007ae4:	f7ff fed2 	bl	800788c <memcpy>
 8007ae8:	89a3      	ldrh	r3, [r4, #12]
 8007aea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007af2:	81a3      	strh	r3, [r4, #12]
 8007af4:	6126      	str	r6, [r4, #16]
 8007af6:	6165      	str	r5, [r4, #20]
 8007af8:	444e      	add	r6, r9
 8007afa:	eba5 0509 	sub.w	r5, r5, r9
 8007afe:	6026      	str	r6, [r4, #0]
 8007b00:	60a5      	str	r5, [r4, #8]
 8007b02:	463e      	mov	r6, r7
 8007b04:	42be      	cmp	r6, r7
 8007b06:	d900      	bls.n	8007b0a <__ssputs_r+0x72>
 8007b08:	463e      	mov	r6, r7
 8007b0a:	6820      	ldr	r0, [r4, #0]
 8007b0c:	4632      	mov	r2, r6
 8007b0e:	4641      	mov	r1, r8
 8007b10:	f000 faa6 	bl	8008060 <memmove>
 8007b14:	68a3      	ldr	r3, [r4, #8]
 8007b16:	1b9b      	subs	r3, r3, r6
 8007b18:	60a3      	str	r3, [r4, #8]
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	4433      	add	r3, r6
 8007b1e:	6023      	str	r3, [r4, #0]
 8007b20:	2000      	movs	r0, #0
 8007b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b26:	462a      	mov	r2, r5
 8007b28:	f000 fac4 	bl	80080b4 <_realloc_r>
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d1e0      	bne.n	8007af4 <__ssputs_r+0x5c>
 8007b32:	6921      	ldr	r1, [r4, #16]
 8007b34:	4650      	mov	r0, sl
 8007b36:	f7ff feb7 	bl	80078a8 <_free_r>
 8007b3a:	230c      	movs	r3, #12
 8007b3c:	f8ca 3000 	str.w	r3, [sl]
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b46:	81a3      	strh	r3, [r4, #12]
 8007b48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b4c:	e7e9      	b.n	8007b22 <__ssputs_r+0x8a>
	...

08007b50 <_svfiprintf_r>:
 8007b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	4698      	mov	r8, r3
 8007b56:	898b      	ldrh	r3, [r1, #12]
 8007b58:	061b      	lsls	r3, r3, #24
 8007b5a:	b09d      	sub	sp, #116	@ 0x74
 8007b5c:	4607      	mov	r7, r0
 8007b5e:	460d      	mov	r5, r1
 8007b60:	4614      	mov	r4, r2
 8007b62:	d510      	bpl.n	8007b86 <_svfiprintf_r+0x36>
 8007b64:	690b      	ldr	r3, [r1, #16]
 8007b66:	b973      	cbnz	r3, 8007b86 <_svfiprintf_r+0x36>
 8007b68:	2140      	movs	r1, #64	@ 0x40
 8007b6a:	f7ff ff09 	bl	8007980 <_malloc_r>
 8007b6e:	6028      	str	r0, [r5, #0]
 8007b70:	6128      	str	r0, [r5, #16]
 8007b72:	b930      	cbnz	r0, 8007b82 <_svfiprintf_r+0x32>
 8007b74:	230c      	movs	r3, #12
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b7c:	b01d      	add	sp, #116	@ 0x74
 8007b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b82:	2340      	movs	r3, #64	@ 0x40
 8007b84:	616b      	str	r3, [r5, #20]
 8007b86:	2300      	movs	r3, #0
 8007b88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b8a:	2320      	movs	r3, #32
 8007b8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b94:	2330      	movs	r3, #48	@ 0x30
 8007b96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007d34 <_svfiprintf_r+0x1e4>
 8007b9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b9e:	f04f 0901 	mov.w	r9, #1
 8007ba2:	4623      	mov	r3, r4
 8007ba4:	469a      	mov	sl, r3
 8007ba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007baa:	b10a      	cbz	r2, 8007bb0 <_svfiprintf_r+0x60>
 8007bac:	2a25      	cmp	r2, #37	@ 0x25
 8007bae:	d1f9      	bne.n	8007ba4 <_svfiprintf_r+0x54>
 8007bb0:	ebba 0b04 	subs.w	fp, sl, r4
 8007bb4:	d00b      	beq.n	8007bce <_svfiprintf_r+0x7e>
 8007bb6:	465b      	mov	r3, fp
 8007bb8:	4622      	mov	r2, r4
 8007bba:	4629      	mov	r1, r5
 8007bbc:	4638      	mov	r0, r7
 8007bbe:	f7ff ff6b 	bl	8007a98 <__ssputs_r>
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	f000 80a7 	beq.w	8007d16 <_svfiprintf_r+0x1c6>
 8007bc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bca:	445a      	add	r2, fp
 8007bcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bce:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 809f 	beq.w	8007d16 <_svfiprintf_r+0x1c6>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007bde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007be2:	f10a 0a01 	add.w	sl, sl, #1
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	9307      	str	r3, [sp, #28]
 8007bea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007bee:	931a      	str	r3, [sp, #104]	@ 0x68
 8007bf0:	4654      	mov	r4, sl
 8007bf2:	2205      	movs	r2, #5
 8007bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf8:	484e      	ldr	r0, [pc, #312]	@ (8007d34 <_svfiprintf_r+0x1e4>)
 8007bfa:	f7f8 fb09 	bl	8000210 <memchr>
 8007bfe:	9a04      	ldr	r2, [sp, #16]
 8007c00:	b9d8      	cbnz	r0, 8007c3a <_svfiprintf_r+0xea>
 8007c02:	06d0      	lsls	r0, r2, #27
 8007c04:	bf44      	itt	mi
 8007c06:	2320      	movmi	r3, #32
 8007c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c0c:	0711      	lsls	r1, r2, #28
 8007c0e:	bf44      	itt	mi
 8007c10:	232b      	movmi	r3, #43	@ 0x2b
 8007c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c16:	f89a 3000 	ldrb.w	r3, [sl]
 8007c1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c1c:	d015      	beq.n	8007c4a <_svfiprintf_r+0xfa>
 8007c1e:	9a07      	ldr	r2, [sp, #28]
 8007c20:	4654      	mov	r4, sl
 8007c22:	2000      	movs	r0, #0
 8007c24:	f04f 0c0a 	mov.w	ip, #10
 8007c28:	4621      	mov	r1, r4
 8007c2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c2e:	3b30      	subs	r3, #48	@ 0x30
 8007c30:	2b09      	cmp	r3, #9
 8007c32:	d94b      	bls.n	8007ccc <_svfiprintf_r+0x17c>
 8007c34:	b1b0      	cbz	r0, 8007c64 <_svfiprintf_r+0x114>
 8007c36:	9207      	str	r2, [sp, #28]
 8007c38:	e014      	b.n	8007c64 <_svfiprintf_r+0x114>
 8007c3a:	eba0 0308 	sub.w	r3, r0, r8
 8007c3e:	fa09 f303 	lsl.w	r3, r9, r3
 8007c42:	4313      	orrs	r3, r2
 8007c44:	9304      	str	r3, [sp, #16]
 8007c46:	46a2      	mov	sl, r4
 8007c48:	e7d2      	b.n	8007bf0 <_svfiprintf_r+0xa0>
 8007c4a:	9b03      	ldr	r3, [sp, #12]
 8007c4c:	1d19      	adds	r1, r3, #4
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	9103      	str	r1, [sp, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bfbb      	ittet	lt
 8007c56:	425b      	neglt	r3, r3
 8007c58:	f042 0202 	orrlt.w	r2, r2, #2
 8007c5c:	9307      	strge	r3, [sp, #28]
 8007c5e:	9307      	strlt	r3, [sp, #28]
 8007c60:	bfb8      	it	lt
 8007c62:	9204      	strlt	r2, [sp, #16]
 8007c64:	7823      	ldrb	r3, [r4, #0]
 8007c66:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c68:	d10a      	bne.n	8007c80 <_svfiprintf_r+0x130>
 8007c6a:	7863      	ldrb	r3, [r4, #1]
 8007c6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c6e:	d132      	bne.n	8007cd6 <_svfiprintf_r+0x186>
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	1d1a      	adds	r2, r3, #4
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	9203      	str	r2, [sp, #12]
 8007c78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c7c:	3402      	adds	r4, #2
 8007c7e:	9305      	str	r3, [sp, #20]
 8007c80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007d44 <_svfiprintf_r+0x1f4>
 8007c84:	7821      	ldrb	r1, [r4, #0]
 8007c86:	2203      	movs	r2, #3
 8007c88:	4650      	mov	r0, sl
 8007c8a:	f7f8 fac1 	bl	8000210 <memchr>
 8007c8e:	b138      	cbz	r0, 8007ca0 <_svfiprintf_r+0x150>
 8007c90:	9b04      	ldr	r3, [sp, #16]
 8007c92:	eba0 000a 	sub.w	r0, r0, sl
 8007c96:	2240      	movs	r2, #64	@ 0x40
 8007c98:	4082      	lsls	r2, r0
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	3401      	adds	r4, #1
 8007c9e:	9304      	str	r3, [sp, #16]
 8007ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ca4:	4824      	ldr	r0, [pc, #144]	@ (8007d38 <_svfiprintf_r+0x1e8>)
 8007ca6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007caa:	2206      	movs	r2, #6
 8007cac:	f7f8 fab0 	bl	8000210 <memchr>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	d036      	beq.n	8007d22 <_svfiprintf_r+0x1d2>
 8007cb4:	4b21      	ldr	r3, [pc, #132]	@ (8007d3c <_svfiprintf_r+0x1ec>)
 8007cb6:	bb1b      	cbnz	r3, 8007d00 <_svfiprintf_r+0x1b0>
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	3307      	adds	r3, #7
 8007cbc:	f023 0307 	bic.w	r3, r3, #7
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	9303      	str	r3, [sp, #12]
 8007cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc6:	4433      	add	r3, r6
 8007cc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cca:	e76a      	b.n	8007ba2 <_svfiprintf_r+0x52>
 8007ccc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	2001      	movs	r0, #1
 8007cd4:	e7a8      	b.n	8007c28 <_svfiprintf_r+0xd8>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	3401      	adds	r4, #1
 8007cda:	9305      	str	r3, [sp, #20]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	f04f 0c0a 	mov.w	ip, #10
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ce8:	3a30      	subs	r2, #48	@ 0x30
 8007cea:	2a09      	cmp	r2, #9
 8007cec:	d903      	bls.n	8007cf6 <_svfiprintf_r+0x1a6>
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d0c6      	beq.n	8007c80 <_svfiprintf_r+0x130>
 8007cf2:	9105      	str	r1, [sp, #20]
 8007cf4:	e7c4      	b.n	8007c80 <_svfiprintf_r+0x130>
 8007cf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e7f0      	b.n	8007ce2 <_svfiprintf_r+0x192>
 8007d00:	ab03      	add	r3, sp, #12
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	462a      	mov	r2, r5
 8007d06:	4b0e      	ldr	r3, [pc, #56]	@ (8007d40 <_svfiprintf_r+0x1f0>)
 8007d08:	a904      	add	r1, sp, #16
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	f3af 8000 	nop.w
 8007d10:	1c42      	adds	r2, r0, #1
 8007d12:	4606      	mov	r6, r0
 8007d14:	d1d6      	bne.n	8007cc4 <_svfiprintf_r+0x174>
 8007d16:	89ab      	ldrh	r3, [r5, #12]
 8007d18:	065b      	lsls	r3, r3, #25
 8007d1a:	f53f af2d 	bmi.w	8007b78 <_svfiprintf_r+0x28>
 8007d1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d20:	e72c      	b.n	8007b7c <_svfiprintf_r+0x2c>
 8007d22:	ab03      	add	r3, sp, #12
 8007d24:	9300      	str	r3, [sp, #0]
 8007d26:	462a      	mov	r2, r5
 8007d28:	4b05      	ldr	r3, [pc, #20]	@ (8007d40 <_svfiprintf_r+0x1f0>)
 8007d2a:	a904      	add	r1, sp, #16
 8007d2c:	4638      	mov	r0, r7
 8007d2e:	f000 f879 	bl	8007e24 <_printf_i>
 8007d32:	e7ed      	b.n	8007d10 <_svfiprintf_r+0x1c0>
 8007d34:	08008491 	.word	0x08008491
 8007d38:	0800849b 	.word	0x0800849b
 8007d3c:	00000000 	.word	0x00000000
 8007d40:	08007a99 	.word	0x08007a99
 8007d44:	08008497 	.word	0x08008497

08007d48 <_printf_common>:
 8007d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d4c:	4616      	mov	r6, r2
 8007d4e:	4698      	mov	r8, r3
 8007d50:	688a      	ldr	r2, [r1, #8]
 8007d52:	690b      	ldr	r3, [r1, #16]
 8007d54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	bfb8      	it	lt
 8007d5c:	4613      	movlt	r3, r2
 8007d5e:	6033      	str	r3, [r6, #0]
 8007d60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d64:	4607      	mov	r7, r0
 8007d66:	460c      	mov	r4, r1
 8007d68:	b10a      	cbz	r2, 8007d6e <_printf_common+0x26>
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	6033      	str	r3, [r6, #0]
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	0699      	lsls	r1, r3, #26
 8007d72:	bf42      	ittt	mi
 8007d74:	6833      	ldrmi	r3, [r6, #0]
 8007d76:	3302      	addmi	r3, #2
 8007d78:	6033      	strmi	r3, [r6, #0]
 8007d7a:	6825      	ldr	r5, [r4, #0]
 8007d7c:	f015 0506 	ands.w	r5, r5, #6
 8007d80:	d106      	bne.n	8007d90 <_printf_common+0x48>
 8007d82:	f104 0a19 	add.w	sl, r4, #25
 8007d86:	68e3      	ldr	r3, [r4, #12]
 8007d88:	6832      	ldr	r2, [r6, #0]
 8007d8a:	1a9b      	subs	r3, r3, r2
 8007d8c:	42ab      	cmp	r3, r5
 8007d8e:	dc26      	bgt.n	8007dde <_printf_common+0x96>
 8007d90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d94:	6822      	ldr	r2, [r4, #0]
 8007d96:	3b00      	subs	r3, #0
 8007d98:	bf18      	it	ne
 8007d9a:	2301      	movne	r3, #1
 8007d9c:	0692      	lsls	r2, r2, #26
 8007d9e:	d42b      	bmi.n	8007df8 <_printf_common+0xb0>
 8007da0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007da4:	4641      	mov	r1, r8
 8007da6:	4638      	mov	r0, r7
 8007da8:	47c8      	blx	r9
 8007daa:	3001      	adds	r0, #1
 8007dac:	d01e      	beq.n	8007dec <_printf_common+0xa4>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	6922      	ldr	r2, [r4, #16]
 8007db2:	f003 0306 	and.w	r3, r3, #6
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	bf02      	ittt	eq
 8007dba:	68e5      	ldreq	r5, [r4, #12]
 8007dbc:	6833      	ldreq	r3, [r6, #0]
 8007dbe:	1aed      	subeq	r5, r5, r3
 8007dc0:	68a3      	ldr	r3, [r4, #8]
 8007dc2:	bf0c      	ite	eq
 8007dc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dc8:	2500      	movne	r5, #0
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	bfc4      	itt	gt
 8007dce:	1a9b      	subgt	r3, r3, r2
 8007dd0:	18ed      	addgt	r5, r5, r3
 8007dd2:	2600      	movs	r6, #0
 8007dd4:	341a      	adds	r4, #26
 8007dd6:	42b5      	cmp	r5, r6
 8007dd8:	d11a      	bne.n	8007e10 <_printf_common+0xc8>
 8007dda:	2000      	movs	r0, #0
 8007ddc:	e008      	b.n	8007df0 <_printf_common+0xa8>
 8007dde:	2301      	movs	r3, #1
 8007de0:	4652      	mov	r2, sl
 8007de2:	4641      	mov	r1, r8
 8007de4:	4638      	mov	r0, r7
 8007de6:	47c8      	blx	r9
 8007de8:	3001      	adds	r0, #1
 8007dea:	d103      	bne.n	8007df4 <_printf_common+0xac>
 8007dec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df4:	3501      	adds	r5, #1
 8007df6:	e7c6      	b.n	8007d86 <_printf_common+0x3e>
 8007df8:	18e1      	adds	r1, r4, r3
 8007dfa:	1c5a      	adds	r2, r3, #1
 8007dfc:	2030      	movs	r0, #48	@ 0x30
 8007dfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e02:	4422      	add	r2, r4
 8007e04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e0c:	3302      	adds	r3, #2
 8007e0e:	e7c7      	b.n	8007da0 <_printf_common+0x58>
 8007e10:	2301      	movs	r3, #1
 8007e12:	4622      	mov	r2, r4
 8007e14:	4641      	mov	r1, r8
 8007e16:	4638      	mov	r0, r7
 8007e18:	47c8      	blx	r9
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	d0e6      	beq.n	8007dec <_printf_common+0xa4>
 8007e1e:	3601      	adds	r6, #1
 8007e20:	e7d9      	b.n	8007dd6 <_printf_common+0x8e>
	...

08007e24 <_printf_i>:
 8007e24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e28:	7e0f      	ldrb	r7, [r1, #24]
 8007e2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e2c:	2f78      	cmp	r7, #120	@ 0x78
 8007e2e:	4691      	mov	r9, r2
 8007e30:	4680      	mov	r8, r0
 8007e32:	460c      	mov	r4, r1
 8007e34:	469a      	mov	sl, r3
 8007e36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e3a:	d807      	bhi.n	8007e4c <_printf_i+0x28>
 8007e3c:	2f62      	cmp	r7, #98	@ 0x62
 8007e3e:	d80a      	bhi.n	8007e56 <_printf_i+0x32>
 8007e40:	2f00      	cmp	r7, #0
 8007e42:	f000 80d1 	beq.w	8007fe8 <_printf_i+0x1c4>
 8007e46:	2f58      	cmp	r7, #88	@ 0x58
 8007e48:	f000 80b8 	beq.w	8007fbc <_printf_i+0x198>
 8007e4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e54:	e03a      	b.n	8007ecc <_printf_i+0xa8>
 8007e56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e5a:	2b15      	cmp	r3, #21
 8007e5c:	d8f6      	bhi.n	8007e4c <_printf_i+0x28>
 8007e5e:	a101      	add	r1, pc, #4	@ (adr r1, 8007e64 <_printf_i+0x40>)
 8007e60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e64:	08007ebd 	.word	0x08007ebd
 8007e68:	08007ed1 	.word	0x08007ed1
 8007e6c:	08007e4d 	.word	0x08007e4d
 8007e70:	08007e4d 	.word	0x08007e4d
 8007e74:	08007e4d 	.word	0x08007e4d
 8007e78:	08007e4d 	.word	0x08007e4d
 8007e7c:	08007ed1 	.word	0x08007ed1
 8007e80:	08007e4d 	.word	0x08007e4d
 8007e84:	08007e4d 	.word	0x08007e4d
 8007e88:	08007e4d 	.word	0x08007e4d
 8007e8c:	08007e4d 	.word	0x08007e4d
 8007e90:	08007fcf 	.word	0x08007fcf
 8007e94:	08007efb 	.word	0x08007efb
 8007e98:	08007f89 	.word	0x08007f89
 8007e9c:	08007e4d 	.word	0x08007e4d
 8007ea0:	08007e4d 	.word	0x08007e4d
 8007ea4:	08007ff1 	.word	0x08007ff1
 8007ea8:	08007e4d 	.word	0x08007e4d
 8007eac:	08007efb 	.word	0x08007efb
 8007eb0:	08007e4d 	.word	0x08007e4d
 8007eb4:	08007e4d 	.word	0x08007e4d
 8007eb8:	08007f91 	.word	0x08007f91
 8007ebc:	6833      	ldr	r3, [r6, #0]
 8007ebe:	1d1a      	adds	r2, r3, #4
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	6032      	str	r2, [r6, #0]
 8007ec4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ec8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e09c      	b.n	800800a <_printf_i+0x1e6>
 8007ed0:	6833      	ldr	r3, [r6, #0]
 8007ed2:	6820      	ldr	r0, [r4, #0]
 8007ed4:	1d19      	adds	r1, r3, #4
 8007ed6:	6031      	str	r1, [r6, #0]
 8007ed8:	0606      	lsls	r6, r0, #24
 8007eda:	d501      	bpl.n	8007ee0 <_printf_i+0xbc>
 8007edc:	681d      	ldr	r5, [r3, #0]
 8007ede:	e003      	b.n	8007ee8 <_printf_i+0xc4>
 8007ee0:	0645      	lsls	r5, r0, #25
 8007ee2:	d5fb      	bpl.n	8007edc <_printf_i+0xb8>
 8007ee4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ee8:	2d00      	cmp	r5, #0
 8007eea:	da03      	bge.n	8007ef4 <_printf_i+0xd0>
 8007eec:	232d      	movs	r3, #45	@ 0x2d
 8007eee:	426d      	negs	r5, r5
 8007ef0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ef4:	4858      	ldr	r0, [pc, #352]	@ (8008058 <_printf_i+0x234>)
 8007ef6:	230a      	movs	r3, #10
 8007ef8:	e011      	b.n	8007f1e <_printf_i+0xfa>
 8007efa:	6821      	ldr	r1, [r4, #0]
 8007efc:	6833      	ldr	r3, [r6, #0]
 8007efe:	0608      	lsls	r0, r1, #24
 8007f00:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f04:	d402      	bmi.n	8007f0c <_printf_i+0xe8>
 8007f06:	0649      	lsls	r1, r1, #25
 8007f08:	bf48      	it	mi
 8007f0a:	b2ad      	uxthmi	r5, r5
 8007f0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f0e:	4852      	ldr	r0, [pc, #328]	@ (8008058 <_printf_i+0x234>)
 8007f10:	6033      	str	r3, [r6, #0]
 8007f12:	bf14      	ite	ne
 8007f14:	230a      	movne	r3, #10
 8007f16:	2308      	moveq	r3, #8
 8007f18:	2100      	movs	r1, #0
 8007f1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f1e:	6866      	ldr	r6, [r4, #4]
 8007f20:	60a6      	str	r6, [r4, #8]
 8007f22:	2e00      	cmp	r6, #0
 8007f24:	db05      	blt.n	8007f32 <_printf_i+0x10e>
 8007f26:	6821      	ldr	r1, [r4, #0]
 8007f28:	432e      	orrs	r6, r5
 8007f2a:	f021 0104 	bic.w	r1, r1, #4
 8007f2e:	6021      	str	r1, [r4, #0]
 8007f30:	d04b      	beq.n	8007fca <_printf_i+0x1a6>
 8007f32:	4616      	mov	r6, r2
 8007f34:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f38:	fb03 5711 	mls	r7, r3, r1, r5
 8007f3c:	5dc7      	ldrb	r7, [r0, r7]
 8007f3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f42:	462f      	mov	r7, r5
 8007f44:	42bb      	cmp	r3, r7
 8007f46:	460d      	mov	r5, r1
 8007f48:	d9f4      	bls.n	8007f34 <_printf_i+0x110>
 8007f4a:	2b08      	cmp	r3, #8
 8007f4c:	d10b      	bne.n	8007f66 <_printf_i+0x142>
 8007f4e:	6823      	ldr	r3, [r4, #0]
 8007f50:	07df      	lsls	r7, r3, #31
 8007f52:	d508      	bpl.n	8007f66 <_printf_i+0x142>
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	6861      	ldr	r1, [r4, #4]
 8007f58:	4299      	cmp	r1, r3
 8007f5a:	bfde      	ittt	le
 8007f5c:	2330      	movle	r3, #48	@ 0x30
 8007f5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f62:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007f66:	1b92      	subs	r2, r2, r6
 8007f68:	6122      	str	r2, [r4, #16]
 8007f6a:	f8cd a000 	str.w	sl, [sp]
 8007f6e:	464b      	mov	r3, r9
 8007f70:	aa03      	add	r2, sp, #12
 8007f72:	4621      	mov	r1, r4
 8007f74:	4640      	mov	r0, r8
 8007f76:	f7ff fee7 	bl	8007d48 <_printf_common>
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	d14a      	bne.n	8008014 <_printf_i+0x1f0>
 8007f7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f82:	b004      	add	sp, #16
 8007f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	f043 0320 	orr.w	r3, r3, #32
 8007f8e:	6023      	str	r3, [r4, #0]
 8007f90:	4832      	ldr	r0, [pc, #200]	@ (800805c <_printf_i+0x238>)
 8007f92:	2778      	movs	r7, #120	@ 0x78
 8007f94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f98:	6823      	ldr	r3, [r4, #0]
 8007f9a:	6831      	ldr	r1, [r6, #0]
 8007f9c:	061f      	lsls	r7, r3, #24
 8007f9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fa2:	d402      	bmi.n	8007faa <_printf_i+0x186>
 8007fa4:	065f      	lsls	r7, r3, #25
 8007fa6:	bf48      	it	mi
 8007fa8:	b2ad      	uxthmi	r5, r5
 8007faa:	6031      	str	r1, [r6, #0]
 8007fac:	07d9      	lsls	r1, r3, #31
 8007fae:	bf44      	itt	mi
 8007fb0:	f043 0320 	orrmi.w	r3, r3, #32
 8007fb4:	6023      	strmi	r3, [r4, #0]
 8007fb6:	b11d      	cbz	r5, 8007fc0 <_printf_i+0x19c>
 8007fb8:	2310      	movs	r3, #16
 8007fba:	e7ad      	b.n	8007f18 <_printf_i+0xf4>
 8007fbc:	4826      	ldr	r0, [pc, #152]	@ (8008058 <_printf_i+0x234>)
 8007fbe:	e7e9      	b.n	8007f94 <_printf_i+0x170>
 8007fc0:	6823      	ldr	r3, [r4, #0]
 8007fc2:	f023 0320 	bic.w	r3, r3, #32
 8007fc6:	6023      	str	r3, [r4, #0]
 8007fc8:	e7f6      	b.n	8007fb8 <_printf_i+0x194>
 8007fca:	4616      	mov	r6, r2
 8007fcc:	e7bd      	b.n	8007f4a <_printf_i+0x126>
 8007fce:	6833      	ldr	r3, [r6, #0]
 8007fd0:	6825      	ldr	r5, [r4, #0]
 8007fd2:	6961      	ldr	r1, [r4, #20]
 8007fd4:	1d18      	adds	r0, r3, #4
 8007fd6:	6030      	str	r0, [r6, #0]
 8007fd8:	062e      	lsls	r6, r5, #24
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	d501      	bpl.n	8007fe2 <_printf_i+0x1be>
 8007fde:	6019      	str	r1, [r3, #0]
 8007fe0:	e002      	b.n	8007fe8 <_printf_i+0x1c4>
 8007fe2:	0668      	lsls	r0, r5, #25
 8007fe4:	d5fb      	bpl.n	8007fde <_printf_i+0x1ba>
 8007fe6:	8019      	strh	r1, [r3, #0]
 8007fe8:	2300      	movs	r3, #0
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	4616      	mov	r6, r2
 8007fee:	e7bc      	b.n	8007f6a <_printf_i+0x146>
 8007ff0:	6833      	ldr	r3, [r6, #0]
 8007ff2:	1d1a      	adds	r2, r3, #4
 8007ff4:	6032      	str	r2, [r6, #0]
 8007ff6:	681e      	ldr	r6, [r3, #0]
 8007ff8:	6862      	ldr	r2, [r4, #4]
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f7f8 f907 	bl	8000210 <memchr>
 8008002:	b108      	cbz	r0, 8008008 <_printf_i+0x1e4>
 8008004:	1b80      	subs	r0, r0, r6
 8008006:	6060      	str	r0, [r4, #4]
 8008008:	6863      	ldr	r3, [r4, #4]
 800800a:	6123      	str	r3, [r4, #16]
 800800c:	2300      	movs	r3, #0
 800800e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008012:	e7aa      	b.n	8007f6a <_printf_i+0x146>
 8008014:	6923      	ldr	r3, [r4, #16]
 8008016:	4632      	mov	r2, r6
 8008018:	4649      	mov	r1, r9
 800801a:	4640      	mov	r0, r8
 800801c:	47d0      	blx	sl
 800801e:	3001      	adds	r0, #1
 8008020:	d0ad      	beq.n	8007f7e <_printf_i+0x15a>
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	079b      	lsls	r3, r3, #30
 8008026:	d413      	bmi.n	8008050 <_printf_i+0x22c>
 8008028:	68e0      	ldr	r0, [r4, #12]
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	4298      	cmp	r0, r3
 800802e:	bfb8      	it	lt
 8008030:	4618      	movlt	r0, r3
 8008032:	e7a6      	b.n	8007f82 <_printf_i+0x15e>
 8008034:	2301      	movs	r3, #1
 8008036:	4632      	mov	r2, r6
 8008038:	4649      	mov	r1, r9
 800803a:	4640      	mov	r0, r8
 800803c:	47d0      	blx	sl
 800803e:	3001      	adds	r0, #1
 8008040:	d09d      	beq.n	8007f7e <_printf_i+0x15a>
 8008042:	3501      	adds	r5, #1
 8008044:	68e3      	ldr	r3, [r4, #12]
 8008046:	9903      	ldr	r1, [sp, #12]
 8008048:	1a5b      	subs	r3, r3, r1
 800804a:	42ab      	cmp	r3, r5
 800804c:	dcf2      	bgt.n	8008034 <_printf_i+0x210>
 800804e:	e7eb      	b.n	8008028 <_printf_i+0x204>
 8008050:	2500      	movs	r5, #0
 8008052:	f104 0619 	add.w	r6, r4, #25
 8008056:	e7f5      	b.n	8008044 <_printf_i+0x220>
 8008058:	080084a2 	.word	0x080084a2
 800805c:	080084b3 	.word	0x080084b3

08008060 <memmove>:
 8008060:	4288      	cmp	r0, r1
 8008062:	b510      	push	{r4, lr}
 8008064:	eb01 0402 	add.w	r4, r1, r2
 8008068:	d902      	bls.n	8008070 <memmove+0x10>
 800806a:	4284      	cmp	r4, r0
 800806c:	4623      	mov	r3, r4
 800806e:	d807      	bhi.n	8008080 <memmove+0x20>
 8008070:	1e43      	subs	r3, r0, #1
 8008072:	42a1      	cmp	r1, r4
 8008074:	d008      	beq.n	8008088 <memmove+0x28>
 8008076:	f811 2b01 	ldrb.w	r2, [r1], #1
 800807a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800807e:	e7f8      	b.n	8008072 <memmove+0x12>
 8008080:	4402      	add	r2, r0
 8008082:	4601      	mov	r1, r0
 8008084:	428a      	cmp	r2, r1
 8008086:	d100      	bne.n	800808a <memmove+0x2a>
 8008088:	bd10      	pop	{r4, pc}
 800808a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800808e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008092:	e7f7      	b.n	8008084 <memmove+0x24>

08008094 <_sbrk_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	4d06      	ldr	r5, [pc, #24]	@ (80080b0 <_sbrk_r+0x1c>)
 8008098:	2300      	movs	r3, #0
 800809a:	4604      	mov	r4, r0
 800809c:	4608      	mov	r0, r1
 800809e:	602b      	str	r3, [r5, #0]
 80080a0:	f7f9 f866 	bl	8001170 <_sbrk>
 80080a4:	1c43      	adds	r3, r0, #1
 80080a6:	d102      	bne.n	80080ae <_sbrk_r+0x1a>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	b103      	cbz	r3, 80080ae <_sbrk_r+0x1a>
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	200043b8 	.word	0x200043b8

080080b4 <_realloc_r>:
 80080b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b8:	4607      	mov	r7, r0
 80080ba:	4614      	mov	r4, r2
 80080bc:	460d      	mov	r5, r1
 80080be:	b921      	cbnz	r1, 80080ca <_realloc_r+0x16>
 80080c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080c4:	4611      	mov	r1, r2
 80080c6:	f7ff bc5b 	b.w	8007980 <_malloc_r>
 80080ca:	b92a      	cbnz	r2, 80080d8 <_realloc_r+0x24>
 80080cc:	f7ff fbec 	bl	80078a8 <_free_r>
 80080d0:	4625      	mov	r5, r4
 80080d2:	4628      	mov	r0, r5
 80080d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080d8:	f000 f81a 	bl	8008110 <_malloc_usable_size_r>
 80080dc:	4284      	cmp	r4, r0
 80080de:	4606      	mov	r6, r0
 80080e0:	d802      	bhi.n	80080e8 <_realloc_r+0x34>
 80080e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80080e6:	d8f4      	bhi.n	80080d2 <_realloc_r+0x1e>
 80080e8:	4621      	mov	r1, r4
 80080ea:	4638      	mov	r0, r7
 80080ec:	f7ff fc48 	bl	8007980 <_malloc_r>
 80080f0:	4680      	mov	r8, r0
 80080f2:	b908      	cbnz	r0, 80080f8 <_realloc_r+0x44>
 80080f4:	4645      	mov	r5, r8
 80080f6:	e7ec      	b.n	80080d2 <_realloc_r+0x1e>
 80080f8:	42b4      	cmp	r4, r6
 80080fa:	4622      	mov	r2, r4
 80080fc:	4629      	mov	r1, r5
 80080fe:	bf28      	it	cs
 8008100:	4632      	movcs	r2, r6
 8008102:	f7ff fbc3 	bl	800788c <memcpy>
 8008106:	4629      	mov	r1, r5
 8008108:	4638      	mov	r0, r7
 800810a:	f7ff fbcd 	bl	80078a8 <_free_r>
 800810e:	e7f1      	b.n	80080f4 <_realloc_r+0x40>

08008110 <_malloc_usable_size_r>:
 8008110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008114:	1f18      	subs	r0, r3, #4
 8008116:	2b00      	cmp	r3, #0
 8008118:	bfbc      	itt	lt
 800811a:	580b      	ldrlt	r3, [r1, r0]
 800811c:	18c0      	addlt	r0, r0, r3
 800811e:	4770      	bx	lr

08008120 <_init>:
 8008120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008122:	bf00      	nop
 8008124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008126:	bc08      	pop	{r3}
 8008128:	469e      	mov	lr, r3
 800812a:	4770      	bx	lr

0800812c <_fini>:
 800812c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812e:	bf00      	nop
 8008130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008132:	bc08      	pop	{r3}
 8008134:	469e      	mov	lr, r3
 8008136:	4770      	bx	lr
