#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001095a60 .scope module, "tb_Datapath" "tb_Datapath" 2 3;
 .timescale 0 0;
v00000000010f2e90_0 .var "clk", 0 0;
S_0000000001083790 .scope module, "tb" "Datapath" 2 8, 3 13 0, S_0000000001095a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v00000000010eff10_0 .net "ALUInput", 3 0, v0000000001093a50_0;  1 drivers
v00000000010ee070_0 .net "ALUSrc", 0 0, v00000000010ef650_0;  1 drivers
v00000000010ee110_0 .net "ALUop", 1 0, v00000000010efab0_0;  1 drivers
v00000000010ee1b0_0 .net "Branch", 0 0, v00000000010ef6f0_0;  1 drivers
v00000000010ee610_0 .net "BranchNE", 0 0, v00000000010efe70_0;  1 drivers
v00000000010ee6b0_0 .net "MemRead", 0 0, v00000000010ef790_0;  1 drivers
v00000000010ee250_0 .net "MemToReg", 0 0, v00000000010eebb0_0;  1 drivers
v00000000010ee4d0_0 .net "MemWrite", 0 0, v00000000010efa10_0;  1 drivers
v00000000010ee570_0 .var "PC", 31 0;
v00000000010ee750_0 .net "PCSrc", 0 0, v00000000010eec50_0;  1 drivers
v00000000010f2710_0 .net "RegDst", 0 0, v00000000010efb50_0;  1 drivers
v00000000010f2d50_0 .net "RegRead", 0 0, v00000000010ee390_0;  1 drivers
v00000000010f2210_0 .net "RegWrite", 0 0, v00000000010efd30_0;  1 drivers
v00000000010f1db0_0 .net "address", 25 0, v0000000001094450_0;  1 drivers
v00000000010f2530_0 .net "clock", 0 0, v00000000010f2e90_0;  1 drivers
v00000000010f13b0_0 .net "flag", 0 0, v0000000001093d70_0;  1 drivers
v00000000010f2350_0 .net "funct", 5 0, v00000000010941d0_0;  1 drivers
v00000000010f14f0_0 .net "immediate", 31 0, v00000000010944f0_0;  1 drivers
v00000000010f25d0_0 .net "instruction", 31 0, v0000000001094130_0;  1 drivers
v00000000010f2850_0 .net "memory_read_data", 31 0, v00000000010ef330_0;  1 drivers
v00000000010f11d0_0 .net "opcode", 5 0, L_00000000010f1a90;  1 drivers
v00000000010f1e50_0 .net "rd", 4 0, v0000000001093f50_0;  1 drivers
v00000000010f2a30_0 .net "rs", 4 0, v00000000010946d0_0;  1 drivers
v00000000010f1450_0 .net "rs_content", 31 0, v00000000010ef3d0_0;  1 drivers
v00000000010f23f0_0 .net "rt", 4 0, v0000000001094770_0;  1 drivers
v00000000010f1ef0_0 .net "rt_content", 31 0, v00000000010eef70_0;  1 drivers
v00000000010f1590_0 .net "shamt", 4 0, v00000000010939b0_0;  1 drivers
v00000000010f1130_0 .net "write_data", 31 0, v0000000001093cd0_0;  1 drivers
E_0000000001088a40 .event posedge, v00000000010eeed0_0;
S_0000000001083920 .scope module, "p1" "read_instructions" 3 57, 4 3 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 32 "program_counter";
v0000000001094130_0 .var "instruction", 31 0;
v0000000001094090 .array "instructions", 6 0, 31 0;
v0000000001094810_0 .net "program_counter", 31 0, v00000000010ee570_0;  1 drivers
E_0000000001089f40 .event edge, v0000000001094810_0;
S_000000000106e880 .scope module, "p2" "parse_instruction" 3 58, 5 4 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "shamt";
    .port_info 5 /OUTPUT 6 "funct";
    .port_info 6 /OUTPUT 32 "extended_immediate";
    .port_info 7 /OUTPUT 26 "address";
    .port_info 8 /INPUT 32 "instruction";
    .port_info 9 /INPUT 32 "p_count";
v0000000001094450_0 .var "address", 25 0;
v00000000010944f0_0 .var "extended_immediate", 31 0;
v00000000010941d0_0 .var "funct", 5 0;
v00000000010948b0_0 .net "instruction", 31 0, v0000000001094130_0;  alias, 1 drivers
v0000000001094590_0 .net "opcode", 5 0, L_00000000010f1a90;  alias, 1 drivers
v0000000001094630_0 .net "p_count", 31 0, v00000000010ee570_0;  alias, 1 drivers
v0000000001093f50_0 .var "rd", 4 0;
v00000000010946d0_0 .var "rs", 4 0;
v0000000001094770_0 .var "rt", 4 0;
v00000000010939b0_0 .var "shamt", 4 0;
E_0000000001089e00 .event edge, v0000000001094130_0;
L_00000000010f1a90 .part v0000000001094130_0, 26, 6;
S_000000000106ea10 .scope module, "p3" "alu_control_unit" 3 60, 6 3 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUInput";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 2 "ALUop";
v0000000001093a50_0 .var "ALUInput", 3 0;
v0000000001093af0_0 .net "ALUop", 1 0, v00000000010efab0_0;  alias, 1 drivers
v0000000001093ff0_0 .net "funct", 5 0, v00000000010941d0_0;  alias, 1 drivers
E_0000000001089780 .event edge, v00000000010941d0_0, v0000000001093af0_0;
S_000000000106af10 .scope module, "p4" "ALU32bit" 3 61, 7 4 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 1 "flag";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 32 "immediate";
    .port_info 7 /INPUT 1 "ALUSrc";
    .port_info 8 /INPUT 4 "ALUInput";
v0000000001093eb0_0 .net "ALUInput", 3 0, v0000000001093a50_0;  alias, 1 drivers
v0000000001093c30_0 .net "ALUSrc", 0 0, v00000000010ef650_0;  alias, 1 drivers
v0000000001093cd0_0 .var "ALU_result", 31 0;
v0000000001093d70_0 .var "flag", 0 0;
v0000000001093e10_0 .net "immediate", 31 0, v00000000010944f0_0;  alias, 1 drivers
v00000000010ee7f0_0 .net "rs", 4 0, v00000000010946d0_0;  alias, 1 drivers
v00000000010ee890_0 .net "rs_content", 31 0, v00000000010ef3d0_0;  alias, 1 drivers
v00000000010ef1f0_0 .net "rt", 4 0, v0000000001094770_0;  alias, 1 drivers
v00000000010ee2f0_0 .net "rt_content", 31 0, v00000000010eef70_0;  alias, 1 drivers
v00000000010ee930_0 .var/s "signed_rs", 31 0;
v00000000010ee9d0_0 .var/s "signed_rt", 31 0;
E_00000000010897c0 .event edge, v00000000010ee2f0_0, v00000000010ee890_0, v0000000001093a50_0;
S_000000000106b0a0 .scope module, "p5" "read_write_memory" 3 62, 8 4 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
v00000000010ef8d0_0 .net "MemRead", 0 0, v00000000010ef790_0;  alias, 1 drivers
v00000000010ef290_0 .net "MemWrite", 0 0, v00000000010efa10_0;  alias, 1 drivers
v00000000010efc90_0 .net "address", 31 0, v0000000001093cd0_0;  alias, 1 drivers
v00000000010eee30 .array "data_mem", 31 0, 31 0;
v00000000010ee430_0 .net "opcode", 5 0, L_00000000010f1a90;  alias, 1 drivers
v00000000010ef330_0 .var "read_data", 31 0;
v00000000010eea70_0 .net "write_data", 31 0, v00000000010eef70_0;  alias, 1 drivers
E_0000000001089dc0 .event edge, v0000000001093cd0_0;
S_00000000010741f0 .scope module, "p6" "read_write_registers" 3 63, 9 3 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1";
    .port_info 1 /OUTPUT 32 "read_data_2";
    .port_info 2 /INPUT 32 "read_mem_data";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rs";
    .port_info 5 /INPUT 5 "rt";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 6 "opcode";
    .port_info 8 /INPUT 1 "RegRead";
    .port_info 9 /INPUT 1 "RegWrite";
    .port_info 10 /INPUT 1 "RegDst";
    .port_info 11 /INPUT 1 "MemToReg";
    .port_info 12 /INPUT 1 "clk";
v00000000010efbf0_0 .net "MemToReg", 0 0, v00000000010eebb0_0;  alias, 1 drivers
v00000000010ef970_0 .net "RegDst", 0 0, v00000000010efb50_0;  alias, 1 drivers
v00000000010ef470_0 .net "RegRead", 0 0, v00000000010ee390_0;  alias, 1 drivers
v00000000010ef5b0_0 .net "RegWrite", 0 0, v00000000010efd30_0;  alias, 1 drivers
v00000000010eeed0_0 .net "clk", 0 0, v00000000010f2e90_0;  alias, 1 drivers
v00000000010ef510_0 .net "opcode", 5 0, L_00000000010f1a90;  alias, 1 drivers
v00000000010eeb10_0 .net "rd", 4 0, v0000000001093f50_0;  alias, 1 drivers
v00000000010ef3d0_0 .var "read_data_1", 31 0;
v00000000010eef70_0 .var "read_data_2", 31 0;
v00000000010ef010_0 .net "read_mem_data", 31 0, v00000000010ef330_0;  alias, 1 drivers
v00000000010efdd0 .array "registers", 0 31, 31 0;
v00000000010ef0b0_0 .net "rs", 4 0, v00000000010946d0_0;  alias, 1 drivers
v00000000010ef150_0 .net "rt", 4 0, v0000000001094770_0;  alias, 1 drivers
v00000000010ef830_0 .net "write_data", 31 0, v0000000001093cd0_0;  alias, 1 drivers
E_0000000001089880 .event edge, v0000000001094770_0, v00000000010946d0_0;
E_0000000001089d40 .event edge, v0000000001093cd0_0, v00000000010ef330_0, v0000000001093f50_0;
S_0000000001074380 .scope module, "p7" "control_unit" 3 59, 10 13 0, S_0000000001083790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "BranchNE";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "MemToReg";
    .port_info 10 /OUTPUT 2 "ALUop";
    .port_info 11 /INPUT 6 "opcode";
    .port_info 12 /INPUT 6 "funct";
v00000000010ef650_0 .var "ALUSrc", 0 0;
v00000000010efab0_0 .var "ALUop", 1 0;
v00000000010ef6f0_0 .var "Branch", 0 0;
v00000000010efe70_0 .var "BranchNE", 0 0;
v00000000010ef790_0 .var "MemRead", 0 0;
v00000000010eebb0_0 .var "MemToReg", 0 0;
v00000000010efa10_0 .var "MemWrite", 0 0;
v00000000010eec50_0 .var "PCSrc", 0 0;
v00000000010efb50_0 .var "RegDst", 0 0;
v00000000010ee390_0 .var "RegRead", 0 0;
v00000000010efd30_0 .var "RegWrite", 0 0;
v00000000010eecf0_0 .net "funct", 5 0, v00000000010941d0_0;  alias, 1 drivers
v00000000010eed90_0 .net "opcode", 5 0, L_00000000010f1a90;  alias, 1 drivers
E_0000000001089280 .event edge, v00000000010941d0_0, v0000000001094590_0;
    .scope S_0000000001083920;
T_0 ;
    %vpi_call 4 11 "$readmemb", "instructions.mem", v0000000001094090, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000001083920;
T_1 ;
    %wait E_0000000001089f40;
    %ix/getv 4, v0000000001094810_0;
    %load/vec4a v0000000001094090, 4;
    %store/vec4 v0000000001094130_0, 0, 32;
    %vpi_call 4 16 "$display", "Instruction : %32b , PC : %32b", v0000000001094130_0, v0000000001094810_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000106e880;
T_2 ;
    %wait E_0000000001089e00;
    %load/vec4 v0000000001094590_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v00000000010939b0_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000001093f50_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001094770_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000010946d0_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000010941d0_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001094590_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001094590_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010948b0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000000001094450_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001094770_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000010946d0_0, 0, 5;
    %load/vec4 v00000000010948b0_0;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v00000000010944f0_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001074380;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efe70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0000000001074380;
T_4 ;
    %wait E_0000000001089280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ef6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000000010eed90_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010ee390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010efb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010efe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010ef650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eebb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000010efab0_0, 0, 2;
T_4.10 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000106ea10;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000000000106ea10;
T_6 ;
    %wait E_0000000001089780;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
    %load/vec4 v0000000001093af0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000001093af0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000001093af0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000000001093ff0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
T_6.6 ;
    %load/vec4 v0000000001093ff0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
T_6.8 ;
    %load/vec4 v0000000001093ff0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
T_6.10 ;
    %load/vec4 v0000000001093ff0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
T_6.12 ;
    %load/vec4 v0000000001093ff0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000001093a50_0, 0, 4;
T_6.14 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000106af10;
T_7 ;
    %wait E_00000000010897c0;
    %load/vec4 v00000000010ee890_0;
    %store/vec4 v00000000010ee930_0, 0, 32;
    %load/vec4 v0000000001093c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000001093e10_0;
    %store/vec4 v00000000010ee9d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010ee2f0_0;
    %store/vec4 v00000000010ee9d0_0, 0, 32;
T_7.1 ;
    %load/vec4 v0000000001093eb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v00000000010ee930_0;
    %load/vec4 v00000000010ee9d0_0;
    %add;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v00000000010ee930_0;
    %load/vec4 v00000000010ee9d0_0;
    %sub;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %load/vec4 v0000000001093cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001093d70_0, 0, 1;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001093d70_0, 0, 1;
T_7.10 ;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v00000000010ee890_0;
    %load/vec4 v00000000010ee2f0_0;
    %and;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v00000000010ee890_0;
    %load/vec4 v00000000010ee2f0_0;
    %or;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000000010ee890_0;
    %load/vec4 v00000000010ee2f0_0;
    %or;
    %inv;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000000010ee930_0;
    %load/vec4 v00000000010ee9d0_0;
    %cmp/s;
    %jmp/0xz  T_7.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001093cd0_0, 0, 32;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001093cd0_0, 0, 32;
T_7.12 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000106af10;
T_8 ;
    %vpi_call 7 67 "$monitor", "RS : %32b, RT/Immediate : %32b, Result : %32b\012", v00000000010ee890_0, v00000000010ee9d0_0, v0000000001093cd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000106b0a0;
T_9 ;
    %vpi_call 8 17 "$readmemb", "data.mem", v00000000010eee30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000106b0a0;
T_10 ;
    %wait E_0000000001089dc0;
    %load/vec4 v00000000010ef290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000010ee430_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000000010eea70_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000010efc90_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010eee30, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000000010ee430_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v00000000010eea70_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v00000000010efc90_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010eee30, 4, 5;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000000010eea70_0;
    %ix/getv 4, v00000000010efc90_0;
    %store/vec4a v00000000010eee30, 4, 0;
T_10.5 ;
T_10.3 ;
    %vpi_call 8 32 "$writememb", "data.mem", v00000000010eee30 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000106b0a0;
T_11 ;
    %wait E_0000000001089dc0;
    %load/vec4 v00000000010ef8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v00000000010efc90_0;
    %load/vec4a v00000000010eee30, 4;
    %store/vec4 v00000000010ef330_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010741f0;
T_12 ;
    %vpi_call 9 14 "$readmemb", "registers.mem", v00000000010efdd0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000010741f0;
T_13 ;
    %wait E_0000000001089d40;
    %load/vec4 v00000000010ef5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000010ef970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000010efbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v00000000010ef010_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
T_13.6 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v00000000010ef010_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v00000000010ef010_0;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010efdd0, 4, 0;
T_13.9 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v00000000010ef830_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
T_13.10 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v00000000010ef830_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v00000000010ef830_0;
    %load/vec4 v00000000010eeb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010efdd0, 4, 0;
T_13.13 ;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000010efbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v00000000010ef010_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
T_13.16 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_13.18, 4;
    %load/vec4 v00000000010ef010_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v00000000010ef010_0;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010efdd0, 4, 0;
T_13.19 ;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_13.20, 4;
    %load/vec4 v00000000010ef830_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
T_13.20 ;
    %load/vec4 v00000000010ef510_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_13.22, 4;
    %load/vec4 v00000000010ef830_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010efdd0, 4, 5;
    %jmp T_13.23;
T_13.22 ;
    %load/vec4 v00000000010ef830_0;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010efdd0, 4, 0;
T_13.23 ;
T_13.15 ;
T_13.3 ;
    %vpi_call 9 72 "$writememb", "registers.mem", v00000000010efdd0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000010741f0;
T_14 ;
    %wait E_0000000001089880;
    %load/vec4 v00000000010ef470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000010ef0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010efdd0, 4;
    %store/vec4 v00000000010ef3d0_0, 0, 32;
    %load/vec4 v00000000010ef150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010efdd0, 4;
    %store/vec4 v00000000010eef70_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001083790;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010ee570_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0000000001083790;
T_16 ;
    %wait E_0000000001088a40;
    %load/vec4 v00000000010ee1b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010f13b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000010ee570_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000010f14f0_0;
    %add;
    %store/vec4 v00000000010ee570_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000010ee610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010f13b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000000010ee570_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000010f14f0_0;
    %add;
    %store/vec4 v00000000010ee570_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000000010ee570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010ee570_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000001095a60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010f2e90_0, 0, 1;
    %delay 7990, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000000001095a60;
T_18 ;
    %vpi_call 2 19 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001095a60 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000000001095a60;
T_19 ;
    %delay 100, 0;
    %load/vec4 v00000000010f2e90_0;
    %inv;
    %store/vec4 v00000000010f2e90_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Datapath_tb.v";
    "./Datapath.v";
    "./Instruction_read.v";
    "./parse_instruction.v";
    "./ALUcontrol.v";
    "./ALU32bit.v";
    "./Memory_read_write.v";
    "./Register_read_write.v";
    "./Control_unit.v";
