{"Source Block": ["hdl/library/common/up_hdmi_rx.v@236:272@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if(up_rreq_s == 1'b1) begin\n        case (up_raddr[11:0])\n          12'h000: up_rdata <= PCORE_VERSION;\n          12'h001: up_rdata <= PCORE_ID;\n          12'h002: up_rdata <= up_scratch;\n          12'h010: up_rdata <= {31'h0, up_resetn};\n          12'h011: up_rdata <= {28'h0, up_edge_sel, up_bgr, up_packed, up_csc_bypass};\n          12'h012: up_rdata <= {31'h0, up_tpg_enable};\n          12'h015: up_rdata <= up_clk_count_s;\n          12'h016: up_rdata <= hdmi_clk_ratio;\n          12'h018: up_rdata <= {30'h0, up_dma_ovf, up_dma_unf};\n          12'h019: up_rdata <= {30'h0, up_tpm_oos, 1'b0};\n          12'h020: up_rdata <= {28'h0, up_vs_oos, up_hs_oos,\n                                up_vs_mismatch, up_hs_mismatch};\n          12'h100: up_rdata <= {up_vs_count, up_hs_count};\n          12'h101: up_rdata <= {up_vs_s, up_hs_s};\n          default: up_rdata <= 0;\n        endcase\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_hdmi_rst_reg (\n    .preset (up_preset),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[252, "          12'h010: up_rdata <= {31'h0, up_resetn};\n"]], "Add": [[252, "          12'h010: up_rdata <= {31'h0, ~up_preset};\n"]]}}