The circuit configuration is repeated in Figure 15.24a. The impedance
model for the circuit is shown in Figure 15.24b. The circuit is sufficiently
complicated that node analysis is advisable. At node V1 assuming v