// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_partition_matmul_partition,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=815,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=9183,HLS_SYN_LUT=7450,HLS_VERSION=2024_2}" *)

module matmul_partition (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        dim,
        rep_count,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [31:0] dim;
input  [31:0] rep_count;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] in1;
wire   [63:0] in2;
wire   [63:0] out_r;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state4;
reg   [0:0] icmp_ln46_reg_547;
wire    ap_CS_fsm_state14;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state32;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state39;
reg   [31:0] dim_read_reg_506;
wire   [30:0] trunc_ln24_1_fu_373_p1;
reg   [30:0] trunc_ln24_1_reg_518;
wire   [31:0] grp_fu_367_p2;
reg   [31:0] mul_reg_523;
wire    ap_CS_fsm_state2;
reg   [63:0] out_r_read_reg_532;
wire    ap_CS_fsm_state3;
reg   [63:0] in2_read_reg_537;
reg   [63:0] in1_read_reg_542;
wire   [0:0] icmp_ln46_fu_377_p2;
reg   [31:0] rep_count_read_reg_552;
wire   [30:0] trunc_ln24_fu_382_p1;
reg   [30:0] trunc_ln24_reg_557;
wire   [63:0] wide_trip_count49_fu_386_p1;
reg   [63:0] wide_trip_count49_reg_562;
wire  signed [61:0] trunc_ln_fu_390_p4;
reg   [61:0] trunc_ln_reg_568;
reg   [61:0] trunc_ln1_reg_578;
wire   [30:0] trunc_ln46_fu_419_p1;
reg   [30:0] trunc_ln46_reg_584;
wire    ap_CS_fsm_state12;
wire   [30:0] smax_fu_438_p3;
reg   [30:0] smax_reg_595;
wire    ap_CS_fsm_state23;
wire   [30:0] smax2_fu_450_p3;
reg   [30:0] smax2_reg_600;
reg   [61:0] trunc_ln5_reg_605;
wire    ap_CS_fsm_state24;
wire   [62:0] grp_fu_359_p2;
reg   [62:0] bound_reg_621;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [93:0] grp_fu_363_p2;
reg   [93:0] bound6_reg_637;
wire    ap_CS_fsm_state30;
wire   [30:0] empty_28_fu_485_p3;
reg   [30:0] empty_28_reg_642;
wire    ap_CS_fsm_state31;
reg   [3:0] A_address0;
reg    A_ce0;
reg    A_we0;
wire   [31:0] A_q0;
reg   [3:0] A_1_address0;
reg    A_1_ce0;
reg    A_1_we0;
wire   [31:0] A_1_q0;
reg   [3:0] A_2_address0;
reg    A_2_ce0;
reg    A_2_we0;
wire   [31:0] A_2_q0;
reg   [3:0] A_3_address0;
reg    A_3_ce0;
reg    A_3_we0;
wire   [31:0] A_3_q0;
reg   [3:0] A_4_address0;
reg    A_4_ce0;
reg    A_4_we0;
wire   [31:0] A_4_q0;
reg   [3:0] A_5_address0;
reg    A_5_ce0;
reg    A_5_we0;
wire   [31:0] A_5_q0;
reg   [3:0] A_6_address0;
reg    A_6_ce0;
reg    A_6_we0;
wire   [31:0] A_6_q0;
reg   [3:0] A_7_address0;
reg    A_7_ce0;
reg    A_7_we0;
wire   [31:0] A_7_q0;
reg   [3:0] A_8_address0;
reg    A_8_ce0;
reg    A_8_we0;
wire   [31:0] A_8_q0;
reg   [3:0] A_9_address0;
reg    A_9_ce0;
reg    A_9_we0;
wire   [31:0] A_9_q0;
reg   [3:0] A_10_address0;
reg    A_10_ce0;
reg    A_10_we0;
wire   [31:0] A_10_q0;
reg   [3:0] A_11_address0;
reg    A_11_ce0;
reg    A_11_we0;
wire   [31:0] A_11_q0;
reg   [3:0] A_12_address0;
reg    A_12_ce0;
reg    A_12_we0;
wire   [31:0] A_12_q0;
reg   [3:0] A_13_address0;
reg    A_13_ce0;
reg    A_13_we0;
wire   [31:0] A_13_q0;
reg   [3:0] A_14_address0;
reg    A_14_ce0;
reg    A_14_we0;
wire   [31:0] A_14_q0;
reg   [3:0] A_15_address0;
reg    A_15_ce0;
reg    A_15_we0;
wire   [31:0] A_15_q0;
reg   [3:0] B_address0;
reg    B_ce0;
reg    B_we0;
wire   [31:0] B_q0;
reg   [3:0] B_1_address0;
reg    B_1_ce0;
reg    B_1_we0;
wire   [31:0] B_1_q0;
reg   [3:0] B_2_address0;
reg    B_2_ce0;
reg    B_2_we0;
wire   [31:0] B_2_q0;
reg   [3:0] B_3_address0;
reg    B_3_ce0;
reg    B_3_we0;
wire   [31:0] B_3_q0;
reg   [3:0] B_4_address0;
reg    B_4_ce0;
reg    B_4_we0;
wire   [31:0] B_4_q0;
reg   [3:0] B_5_address0;
reg    B_5_ce0;
reg    B_5_we0;
wire   [31:0] B_5_q0;
reg   [3:0] B_6_address0;
reg    B_6_ce0;
reg    B_6_we0;
wire   [31:0] B_6_q0;
reg   [3:0] B_7_address0;
reg    B_7_ce0;
reg    B_7_we0;
wire   [31:0] B_7_q0;
reg   [3:0] B_8_address0;
reg    B_8_ce0;
reg    B_8_we0;
wire   [31:0] B_8_q0;
reg   [3:0] B_9_address0;
reg    B_9_ce0;
reg    B_9_we0;
wire   [31:0] B_9_q0;
reg   [3:0] B_10_address0;
reg    B_10_ce0;
reg    B_10_we0;
wire   [31:0] B_10_q0;
reg   [3:0] B_11_address0;
reg    B_11_ce0;
reg    B_11_we0;
wire   [31:0] B_11_q0;
reg   [3:0] B_12_address0;
reg    B_12_ce0;
reg    B_12_we0;
wire   [31:0] B_12_q0;
reg   [3:0] B_13_address0;
reg    B_13_ce0;
reg    B_13_we0;
wire   [31:0] B_13_q0;
reg   [3:0] B_14_address0;
reg    B_14_ce0;
reg    B_14_we0;
wire   [31:0] B_14_q0;
reg   [3:0] B_15_address0;
reg    B_15_ce0;
reg    B_15_we0;
wire   [31:0] B_15_q0;
reg   [7:0] C_address0;
reg    C_ce0;
reg    C_we0;
wire   [31:0] C_q0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_ap_start;
wire    grp_matmul_partition_Pipeline_readA_fu_259_ap_done;
wire    grp_matmul_partition_Pipeline_readA_fu_259_ap_idle;
wire    grp_matmul_partition_Pipeline_readA_fu_259_ap_ready;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWID;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWUSER;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WVALID;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WDATA;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WSTRB;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WLAST;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WID;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WUSER;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARID;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARUSER;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY;
wire    grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_BREADY;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readA_fu_259_A_address0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_ce0;
wire    grp_matmul_partition_Pipeline_readA_fu_259_A_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readA_fu_259_A_d0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_ap_start;
wire    grp_matmul_partition_Pipeline_readB_fu_284_ap_done;
wire    grp_matmul_partition_Pipeline_readB_fu_284_ap_idle;
wire    grp_matmul_partition_Pipeline_readB_fu_284_ap_ready;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWID;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWUSER;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WVALID;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WDATA;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WSTRB;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WLAST;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WID;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WUSER;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARID;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARUSER;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY;
wire    grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_BREADY;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0;
wire   [3:0] grp_matmul_partition_Pipeline_readB_fu_284_B_address0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_ce0;
wire    grp_matmul_partition_Pipeline_readB_fu_284_B_we0;
wire   [31:0] grp_matmul_partition_Pipeline_readB_fu_284_B_d0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_idle;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0;
wire   [3:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0;
wire   [7:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0;
wire   [31:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0;
wire  signed [31:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0;
wire  signed [31:0] grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1;
wire    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_ap_done;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_ap_idle;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWID;
wire   [31:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWUSER;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID;
wire   [31:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WLAST;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WID;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WUSER;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARID;
wire   [31:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARUSER;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_RREADY;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY;
wire   [7:0] grp_matmul_partition_Pipeline_writeC_fu_349_C_address0;
wire    grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0;
reg    gmem_0_AWVALID;
wire    gmem_0_AWREADY;
reg   [63:0] gmem_0_AWADDR;
reg   [31:0] gmem_0_AWLEN;
reg    gmem_0_WVALID;
wire    gmem_0_WREADY;
reg    gmem_0_ARVALID;
wire    gmem_0_ARREADY;
reg   [63:0] gmem_0_ARADDR;
reg   [31:0] gmem_0_ARLEN;
wire    gmem_0_RVALID;
reg    gmem_0_RREADY;
wire   [31:0] gmem_0_RDATA;
wire   [8:0] gmem_0_RFIFONUM;
wire    gmem_0_BVALID;
reg    gmem_0_BREADY;
reg    grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg;
wire    ap_CS_fsm_state21;
reg   [38:0] ap_NS_fsm;
wire    ap_NS_fsm_state22;
wire    ap_CS_fsm_state22;
reg    grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg;
wire    ap_NS_fsm_state31;
reg    grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire  signed [63:0] sext_ln46_fu_399_p1;
wire  signed [63:0] sext_ln57_fu_423_p1;
wire  signed [63:0] sext_ln91_fu_492_p1;
reg    ap_block_state4_io;
wire   [63:0] zext_ln91_fu_502_p1;
wire   [30:0] grp_fu_359_p0;
wire   [31:0] grp_fu_359_p1;
wire   [30:0] grp_fu_363_p0;
wire   [62:0] grp_fu_363_p1;
reg  signed [31:0] grp_fu_367_p0;
reg  signed [31:0] grp_fu_367_p1;
wire  signed [31:0] trunc_ln24_1_fu_373_p0;
wire   [0:0] empty_26_fu_433_p2;
wire   [0:0] empty_27_fu_445_p2;
wire   [30:0] trunc_ln91_fu_482_p1;
reg    grp_fu_367_ce;
reg    ap_block_state23_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire   [62:0] grp_fu_359_p00;
wire   [62:0] grp_fu_359_p10;
wire   [93:0] grp_fu_363_p00;
wire   [93:0] grp_fu_363_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg = 1'b0;
#0 grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg = 1'b0;
#0 grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg = 1'b0;
#0 grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg = 1'b0;
end

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_d0),
    .q0(A_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_1_address0),
    .ce0(A_1_ce0),
    .we0(A_1_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0),
    .q0(A_1_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_2_address0),
    .ce0(A_2_ce0),
    .we0(A_2_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0),
    .q0(A_2_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_3_address0),
    .ce0(A_3_ce0),
    .we0(A_3_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0),
    .q0(A_3_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_4_address0),
    .ce0(A_4_ce0),
    .we0(A_4_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0),
    .q0(A_4_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_5_address0),
    .ce0(A_5_ce0),
    .we0(A_5_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0),
    .q0(A_5_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_6_address0),
    .ce0(A_6_ce0),
    .we0(A_6_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0),
    .q0(A_6_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_7_address0),
    .ce0(A_7_ce0),
    .we0(A_7_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0),
    .q0(A_7_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_8_address0),
    .ce0(A_8_ce0),
    .we0(A_8_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0),
    .q0(A_8_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_9_address0),
    .ce0(A_9_ce0),
    .we0(A_9_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0),
    .q0(A_9_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_10_address0),
    .ce0(A_10_ce0),
    .we0(A_10_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0),
    .q0(A_10_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_11_address0),
    .ce0(A_11_ce0),
    .we0(A_11_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0),
    .q0(A_11_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_12_address0),
    .ce0(A_12_ce0),
    .we0(A_12_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0),
    .q0(A_12_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_13_address0),
    .ce0(A_13_ce0),
    .we0(A_13_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0),
    .q0(A_13_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_14_address0),
    .ce0(A_14_ce0),
    .we0(A_14_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0),
    .q0(A_14_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_15_address0),
    .ce0(A_15_ce0),
    .we0(A_15_we0),
    .d0(grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0),
    .q0(A_15_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_address0),
    .ce0(B_ce0),
    .we0(B_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_d0),
    .q0(B_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_1_address0),
    .ce0(B_1_ce0),
    .we0(B_1_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0),
    .q0(B_1_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_2_address0),
    .ce0(B_2_ce0),
    .we0(B_2_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0),
    .q0(B_2_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_3_address0),
    .ce0(B_3_ce0),
    .we0(B_3_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0),
    .q0(B_3_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_4_address0),
    .ce0(B_4_ce0),
    .we0(B_4_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0),
    .q0(B_4_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_5_address0),
    .ce0(B_5_ce0),
    .we0(B_5_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0),
    .q0(B_5_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_6_address0),
    .ce0(B_6_ce0),
    .we0(B_6_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0),
    .q0(B_6_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_7_address0),
    .ce0(B_7_ce0),
    .we0(B_7_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0),
    .q0(B_7_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_8_address0),
    .ce0(B_8_ce0),
    .we0(B_8_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0),
    .q0(B_8_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_9_address0),
    .ce0(B_9_ce0),
    .we0(B_9_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0),
    .q0(B_9_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_10_address0),
    .ce0(B_10_ce0),
    .we0(B_10_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0),
    .q0(B_10_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_11_address0),
    .ce0(B_11_ce0),
    .we0(B_11_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0),
    .q0(B_11_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_12_address0),
    .ce0(B_12_ce0),
    .we0(B_12_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0),
    .q0(B_12_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_13_address0),
    .ce0(B_13_ce0),
    .we0(B_13_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0),
    .q0(B_13_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_14_address0),
    .ce0(B_14_ce0),
    .we0(B_14_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0),
    .q0(B_14_q0)
);

matmul_partition_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_15_address0),
    .ce0(B_15_ce0),
    .we0(B_15_we0),
    .d0(grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0),
    .q0(B_15_q0)
);

matmul_partition_C_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_address0),
    .ce0(C_ce0),
    .we0(C_we0),
    .d0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0),
    .q0(C_q0)
);

matmul_partition_matmul_partition_Pipeline_readA grp_matmul_partition_Pipeline_readA_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_partition_Pipeline_readA_fu_259_ap_start),
    .ap_done(grp_matmul_partition_Pipeline_readA_fu_259_ap_done),
    .ap_idle(grp_matmul_partition_Pipeline_readA_fu_259_ap_idle),
    .ap_ready(grp_matmul_partition_Pipeline_readA_fu_259_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .empty(trunc_ln46_reg_584),
    .sext_ln46(trunc_ln_reg_568),
    .A_15_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0),
    .A_15_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0),
    .A_15_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0),
    .A_15_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_15_d0),
    .A_14_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0),
    .A_14_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0),
    .A_14_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0),
    .A_14_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_14_d0),
    .A_13_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0),
    .A_13_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0),
    .A_13_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0),
    .A_13_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_13_d0),
    .A_12_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0),
    .A_12_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0),
    .A_12_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0),
    .A_12_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_12_d0),
    .A_11_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0),
    .A_11_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0),
    .A_11_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0),
    .A_11_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_11_d0),
    .A_10_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0),
    .A_10_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0),
    .A_10_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0),
    .A_10_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_10_d0),
    .A_9_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0),
    .A_9_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0),
    .A_9_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0),
    .A_9_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_9_d0),
    .A_8_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0),
    .A_8_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0),
    .A_8_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0),
    .A_8_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_8_d0),
    .A_7_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0),
    .A_7_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0),
    .A_7_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0),
    .A_7_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_7_d0),
    .A_6_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0),
    .A_6_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0),
    .A_6_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0),
    .A_6_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_6_d0),
    .A_5_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0),
    .A_5_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0),
    .A_5_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0),
    .A_5_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_5_d0),
    .A_4_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0),
    .A_4_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0),
    .A_4_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0),
    .A_4_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_4_d0),
    .A_3_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0),
    .A_3_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0),
    .A_3_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0),
    .A_3_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_3_d0),
    .A_2_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0),
    .A_2_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0),
    .A_2_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0),
    .A_2_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_2_d0),
    .A_1_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0),
    .A_1_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0),
    .A_1_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0),
    .A_1_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_1_d0),
    .A_address0(grp_matmul_partition_Pipeline_readA_fu_259_A_address0),
    .A_ce0(grp_matmul_partition_Pipeline_readA_fu_259_A_ce0),
    .A_we0(grp_matmul_partition_Pipeline_readA_fu_259_A_we0),
    .A_d0(grp_matmul_partition_Pipeline_readA_fu_259_A_d0),
    .dim(dim_read_reg_506)
);

matmul_partition_matmul_partition_Pipeline_readB grp_matmul_partition_Pipeline_readB_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_partition_Pipeline_readB_fu_284_ap_start),
    .ap_done(grp_matmul_partition_Pipeline_readB_fu_284_ap_done),
    .ap_idle(grp_matmul_partition_Pipeline_readB_fu_284_ap_idle),
    .ap_ready(grp_matmul_partition_Pipeline_readB_fu_284_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .empty(trunc_ln46_reg_584),
    .sext_ln57(trunc_ln1_reg_578),
    .B_15_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0),
    .B_15_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0),
    .B_15_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0),
    .B_15_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_15_d0),
    .B_14_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0),
    .B_14_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0),
    .B_14_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0),
    .B_14_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_14_d0),
    .B_13_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0),
    .B_13_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0),
    .B_13_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0),
    .B_13_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_13_d0),
    .B_12_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0),
    .B_12_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0),
    .B_12_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0),
    .B_12_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_12_d0),
    .B_11_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0),
    .B_11_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0),
    .B_11_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0),
    .B_11_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_11_d0),
    .B_10_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0),
    .B_10_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0),
    .B_10_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0),
    .B_10_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_10_d0),
    .B_9_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0),
    .B_9_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0),
    .B_9_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0),
    .B_9_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_9_d0),
    .B_8_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0),
    .B_8_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0),
    .B_8_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0),
    .B_8_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_8_d0),
    .B_7_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0),
    .B_7_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0),
    .B_7_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0),
    .B_7_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_7_d0),
    .B_6_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0),
    .B_6_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0),
    .B_6_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0),
    .B_6_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_6_d0),
    .B_5_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0),
    .B_5_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0),
    .B_5_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0),
    .B_5_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_5_d0),
    .B_4_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0),
    .B_4_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0),
    .B_4_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0),
    .B_4_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_4_d0),
    .B_3_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0),
    .B_3_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0),
    .B_3_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0),
    .B_3_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_3_d0),
    .B_2_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0),
    .B_2_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0),
    .B_2_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0),
    .B_2_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_2_d0),
    .B_1_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0),
    .B_1_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0),
    .B_1_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0),
    .B_1_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_1_d0),
    .B_address0(grp_matmul_partition_Pipeline_readB_fu_284_B_address0),
    .B_ce0(grp_matmul_partition_Pipeline_readB_fu_284_B_ce0),
    .B_we0(grp_matmul_partition_Pipeline_readB_fu_284_B_we0),
    .B_d0(grp_matmul_partition_Pipeline_readB_fu_284_B_d0),
    .dim(dim_read_reg_506)
);

matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start),
    .ap_done(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done),
    .ap_idle(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_idle),
    .ap_ready(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready),
    .dim(dim_read_reg_506),
    .bound6(bound6_reg_637),
    .bound(bound_reg_621),
    .A_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0),
    .A_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0),
    .A_q0(A_q0),
    .A_1_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0),
    .A_1_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0),
    .A_2_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0),
    .A_3_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0),
    .A_4_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0),
    .A_5_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0),
    .A_6_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0),
    .A_7_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0),
    .A_7_q0(A_7_q0),
    .A_8_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0),
    .A_8_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0),
    .A_8_q0(A_8_q0),
    .A_9_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0),
    .A_9_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0),
    .A_9_q0(A_9_q0),
    .A_10_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0),
    .A_10_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0),
    .A_10_q0(A_10_q0),
    .A_11_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0),
    .A_11_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0),
    .A_11_q0(A_11_q0),
    .A_12_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0),
    .A_12_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0),
    .A_12_q0(A_12_q0),
    .A_13_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0),
    .A_13_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0),
    .A_13_q0(A_13_q0),
    .A_14_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0),
    .A_14_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0),
    .A_14_q0(A_14_q0),
    .A_15_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0),
    .A_15_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0),
    .A_15_q0(A_15_q0),
    .B_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0),
    .B_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0),
    .B_q0(B_q0),
    .B_1_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0),
    .B_1_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0),
    .B_1_q0(B_1_q0),
    .B_2_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0),
    .B_2_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0),
    .B_2_q0(B_2_q0),
    .B_3_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0),
    .B_3_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0),
    .B_3_q0(B_3_q0),
    .B_4_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0),
    .B_4_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0),
    .B_4_q0(B_4_q0),
    .B_5_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0),
    .B_5_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0),
    .B_5_q0(B_5_q0),
    .B_6_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0),
    .B_6_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0),
    .B_6_q0(B_6_q0),
    .B_7_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0),
    .B_7_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0),
    .B_7_q0(B_7_q0),
    .B_8_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0),
    .B_8_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0),
    .B_8_q0(B_8_q0),
    .B_9_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0),
    .B_9_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0),
    .B_9_q0(B_9_q0),
    .B_10_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0),
    .B_10_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0),
    .B_10_q0(B_10_q0),
    .B_11_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0),
    .B_11_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0),
    .B_11_q0(B_11_q0),
    .B_12_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0),
    .B_12_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0),
    .B_12_q0(B_12_q0),
    .B_13_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0),
    .B_13_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0),
    .B_13_q0(B_13_q0),
    .B_14_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0),
    .B_14_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0),
    .B_14_q0(B_14_q0),
    .B_15_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0),
    .B_15_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0),
    .B_15_q0(B_15_q0),
    .C_address0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0),
    .C_ce0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0),
    .C_we0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0),
    .C_d0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_d0),
    .grp_fu_367_p_din0(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0),
    .grp_fu_367_p_din1(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1),
    .grp_fu_367_p_dout0(grp_fu_367_p2),
    .grp_fu_367_p_ce(grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce)
);

matmul_partition_matmul_partition_Pipeline_writeC grp_matmul_partition_Pipeline_writeC_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_partition_Pipeline_writeC_fu_349_ap_start),
    .ap_done(grp_matmul_partition_Pipeline_writeC_fu_349_ap_done),
    .ap_idle(grp_matmul_partition_Pipeline_writeC_fu_349_ap_idle),
    .ap_ready(grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(gmem_0_AWREADY),
    .m_axi_gmem_0_AWADDR(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(gmem_0_WREADY),
    .m_axi_gmem_0_WDATA(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(1'b0),
    .m_axi_gmem_0_ARADDR(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(1'b0),
    .m_axi_gmem_0_RREADY(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(32'd0),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(9'd0),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(gmem_0_BVALID),
    .m_axi_gmem_0_BREADY(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .mul(mul_reg_523),
    .sext_ln91(trunc_ln5_reg_605),
    .dim(dim_read_reg_506),
    .C_address0(grp_matmul_partition_Pipeline_writeC_fu_349_C_address0),
    .C_ce0(grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0),
    .C_q0(C_q0)
);

matmul_partition_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in1(in1),
    .in2(in2),
    .out_r(out_r)
);

matmul_partition_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(gmem_0_ARADDR),
    .I_CH0_ARLEN(gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(gmem_0_AWADDR),
    .I_CH0_AWLEN(gmem_0_AWLEN),
    .I_CH0_WVALID(gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WDATA),
    .I_CH0_WSTRB(grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(gmem_0_BREADY)
);

matmul_partition_mul_31ns_32ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_2_1_U127(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_359_p0),
    .din1(grp_fu_359_p1),
    .ce(1'b1),
    .dout(grp_fu_359_p2)
);

matmul_partition_mul_31ns_63ns_94_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 63 ),
    .dout_WIDTH( 94 ))
mul_31ns_63ns_94_5_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_363_p0),
    .din1(grp_fu_363_p1),
    .ce(1'b1),
    .dout(grp_fu_363_p2)
);

matmul_partition_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_367_p0),
    .din1(grp_fu_367_p1),
    .ce(grp_fu_367_ce),
    .dout(grp_fu_367_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state30) & (1'b1 == ap_NS_fsm_state31))) begin
            grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_ready == 1'b1)) begin
            grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_partition_Pipeline_readA_fu_259_ap_ready == 1'b1)) begin
            grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state22) & (1'b1 == ap_CS_fsm_state21))) begin
            grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_partition_Pipeline_readB_fu_284_ap_ready == 1'b1)) begin
            grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_partition_Pipeline_writeC_fu_349_ap_ready == 1'b1)) begin
            grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        bound6_reg_637 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        bound_reg_621 <= grp_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        dim_read_reg_506 <= dim;
        trunc_ln24_1_reg_518 <= trunc_ln24_1_fu_373_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        empty_28_reg_642 <= empty_28_fu_485_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln46_reg_547 <= icmp_ln46_fu_377_p2;
        in1_read_reg_542 <= in1;
        in2_read_reg_537 <= in2;
        out_r_read_reg_532 <= out_r;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_reg_523 <= grp_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rep_count_read_reg_552 <= rep_count;
        trunc_ln1_reg_578 <= {{in2_read_reg_537[63:2]}};
        trunc_ln24_reg_557 <= trunc_ln24_fu_382_p1;
        trunc_ln_reg_568 <= {{in1_read_reg_542[63:2]}};
        wide_trip_count49_reg_562[31 : 0] <= wide_trip_count49_fu_386_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        smax2_reg_600 <= smax2_fu_450_p3;
        smax_reg_595 <= smax_fu_438_p3;
        trunc_ln5_reg_605 <= {{out_r_read_reg_532[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln46_reg_584 <= trunc_ln46_fu_419_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_10_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_10_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_10_address0;
    end else begin
        A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_10_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_10_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_10_ce0;
    end else begin
        A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_10_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_10_we0;
    end else begin
        A_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_11_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_11_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_11_address0;
    end else begin
        A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_11_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_11_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_11_ce0;
    end else begin
        A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_11_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_11_we0;
    end else begin
        A_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_12_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_12_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_12_address0;
    end else begin
        A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_12_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_12_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_12_ce0;
    end else begin
        A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_12_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_12_we0;
    end else begin
        A_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_13_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_13_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_13_address0;
    end else begin
        A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_13_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_13_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_13_ce0;
    end else begin
        A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_13_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_13_we0;
    end else begin
        A_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_14_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_14_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_14_address0;
    end else begin
        A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_14_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_14_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_14_ce0;
    end else begin
        A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_14_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_14_we0;
    end else begin
        A_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_15_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_15_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_15_address0;
    end else begin
        A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_15_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_15_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_15_ce0;
    end else begin
        A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_15_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_15_we0;
    end else begin
        A_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_1_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_1_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_1_address0;
    end else begin
        A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_1_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_1_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_1_ce0;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_1_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_1_we0;
    end else begin
        A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_2_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_2_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_2_address0;
    end else begin
        A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_2_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_2_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_2_ce0;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_2_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_2_we0;
    end else begin
        A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_3_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_3_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_3_address0;
    end else begin
        A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_3_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_3_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_3_ce0;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_3_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_3_we0;
    end else begin
        A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_4_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_4_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_4_address0;
    end else begin
        A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_4_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_4_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_4_ce0;
    end else begin
        A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_4_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_4_we0;
    end else begin
        A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_5_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_5_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_5_address0;
    end else begin
        A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_5_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_5_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_5_ce0;
    end else begin
        A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_5_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_5_we0;
    end else begin
        A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_6_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_6_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_6_address0;
    end else begin
        A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_6_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_6_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_6_ce0;
    end else begin
        A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_6_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_6_we0;
    end else begin
        A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_7_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_7_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_7_address0;
    end else begin
        A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_7_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_7_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_7_ce0;
    end else begin
        A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_7_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_7_we0;
    end else begin
        A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_8_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_8_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_8_address0;
    end else begin
        A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_8_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_8_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_8_ce0;
    end else begin
        A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_8_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_8_we0;
    end else begin
        A_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_9_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_9_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_9_address0;
    end else begin
        A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_9_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_9_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_9_ce0;
    end else begin
        A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_9_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_9_we0;
    end else begin
        A_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_address0 = grp_matmul_partition_Pipeline_readA_fu_259_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        A_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_ce0 = grp_matmul_partition_Pipeline_readA_fu_259_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_we0 = grp_matmul_partition_Pipeline_readA_fu_259_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_10_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_10_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_10_address0;
    end else begin
        B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_10_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_10_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_10_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_10_ce0;
    end else begin
        B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_10_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_10_we0;
    end else begin
        B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_11_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_11_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_11_address0;
    end else begin
        B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_11_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_11_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_11_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_11_ce0;
    end else begin
        B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_11_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_11_we0;
    end else begin
        B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_12_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_12_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_12_address0;
    end else begin
        B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_12_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_12_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_12_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_12_ce0;
    end else begin
        B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_12_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_12_we0;
    end else begin
        B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_13_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_13_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_13_address0;
    end else begin
        B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_13_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_13_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_13_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_13_ce0;
    end else begin
        B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_13_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_13_we0;
    end else begin
        B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_14_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_14_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_14_address0;
    end else begin
        B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_14_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_14_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_14_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_14_ce0;
    end else begin
        B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_14_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_14_we0;
    end else begin
        B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_15_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_15_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_15_address0;
    end else begin
        B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_15_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_15_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_15_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_15_ce0;
    end else begin
        B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_15_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_15_we0;
    end else begin
        B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_1_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_1_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_1_address0;
    end else begin
        B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_1_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_1_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_1_ce0;
    end else begin
        B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_1_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_1_we0;
    end else begin
        B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_2_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_2_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_2_address0;
    end else begin
        B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_2_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_2_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_2_ce0;
    end else begin
        B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_2_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_2_we0;
    end else begin
        B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_3_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_3_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_3_address0;
    end else begin
        B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_3_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_3_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_3_ce0;
    end else begin
        B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_3_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_3_we0;
    end else begin
        B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_4_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_4_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_4_address0;
    end else begin
        B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_4_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_4_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_4_ce0;
    end else begin
        B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_4_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_4_we0;
    end else begin
        B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_5_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_5_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_5_address0;
    end else begin
        B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_5_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_5_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_5_ce0;
    end else begin
        B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_5_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_5_we0;
    end else begin
        B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_6_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_6_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_6_address0;
    end else begin
        B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_6_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_6_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_6_ce0;
    end else begin
        B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_6_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_6_we0;
    end else begin
        B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_7_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_7_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_7_address0;
    end else begin
        B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_7_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_7_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_7_ce0;
    end else begin
        B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_7_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_7_we0;
    end else begin
        B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_8_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_8_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_8_address0;
    end else begin
        B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_8_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_8_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_8_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_8_ce0;
    end else begin
        B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_8_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_8_we0;
    end else begin
        B_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_9_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_9_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_9_address0;
    end else begin
        B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_9_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_9_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_9_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_9_ce0;
    end else begin
        B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_9_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_9_we0;
    end else begin
        B_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_address0 = grp_matmul_partition_Pipeline_readB_fu_284_B_address0;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        B_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_B_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_ce0 = grp_matmul_partition_Pipeline_readB_fu_284_B_ce0;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln46_reg_547 == 1'd1))) begin
        B_we0 = grp_matmul_partition_Pipeline_readB_fu_284_B_we0;
    end else begin
        B_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        C_address0 = grp_matmul_partition_Pipeline_writeC_fu_349_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        C_address0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_address0;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        C_ce0 = grp_matmul_partition_Pipeline_writeC_fu_349_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        C_ce0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_ce0;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        C_we0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_C_we0;
    end else begin
        C_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_partition_Pipeline_readA_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state23_on_subcall_done)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if (((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done == 1'b0) | (gmem_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_partition_Pipeline_writeC_fu_349_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_io)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (gmem_0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (gmem_0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (gmem_0_ARREADY == 1'b1))) begin
        gmem_0_ARADDR = sext_ln57_fu_423_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io) & (icmp_ln46_reg_547 == 1'd1))) begin
        gmem_0_ARADDR = sext_ln46_fu_399_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_0_ARADDR = grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARADDR = grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARADDR;
    end else begin
        gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (gmem_0_ARREADY == 1'b1))) begin
        gmem_0_ARLEN = wide_trip_count49_reg_562;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io) & (icmp_ln46_reg_547 == 1'd1))) begin
        gmem_0_ARLEN = wide_trip_count49_fu_386_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_0_ARLEN = grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARLEN = grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARLEN;
    end else begin
        gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (gmem_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io) & (icmp_ln46_reg_547 == 1'd1)))) begin
        gmem_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_0_ARVALID = grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARVALID = grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_ARVALID;
    end else begin
        gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done == 1'b0) | (gmem_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
        gmem_0_AWADDR = sext_ln91_fu_492_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_AWADDR = grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWADDR;
    end else begin
        gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done == 1'b0) | (gmem_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
        gmem_0_AWLEN = zext_ln91_fu_502_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_AWLEN = grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWLEN;
    end else begin
        gmem_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done == 1'b0) | (gmem_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
        gmem_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_AWVALID = grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_AWVALID;
    end else begin
        gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (gmem_0_BVALID == 1'b1))) begin
        gmem_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_BREADY = grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_BREADY;
    end else begin
        gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem_0_RREADY = grp_matmul_partition_Pipeline_readB_fu_284_m_axi_gmem_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_RREADY = grp_matmul_partition_Pipeline_readA_fu_259_m_axi_gmem_0_RREADY;
    end else begin
        gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_0_WVALID = grp_matmul_partition_Pipeline_writeC_fu_349_m_axi_gmem_0_WVALID;
    end else begin
        gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln46_reg_547 == 1'd1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_367_ce = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_ce;
    end else begin
        grp_fu_367_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_367_p0 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_367_p0 = dim;
    end else begin
        grp_fu_367_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_367_p1 = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_grp_fu_367_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_367_p1 = dim;
    end else begin
        grp_fu_367_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io) & (icmp_ln46_reg_547 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io) & (icmp_ln46_reg_547 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_matmul_partition_Pipeline_readA_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (gmem_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == ap_block_state23_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if ((~((grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_done == 1'b0) | (gmem_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_matmul_partition_Pipeline_writeC_fu_349_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (gmem_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_NS_fsm_state22 = ap_NS_fsm[32'd21];

assign ap_NS_fsm_state31 = ap_NS_fsm[32'd30];

always @ (*) begin
    ap_block_state23_on_subcall_done = ((grp_matmul_partition_Pipeline_readB_fu_284_ap_done == 1'b0) & (icmp_ln46_reg_547 == 1'd1));
end

always @ (*) begin
    ap_block_state4_io = ((icmp_ln46_reg_547 == 1'd1) & (gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_26_fu_433_p2 = (($signed(dim_read_reg_506) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_27_fu_445_p2 = (($signed(rep_count_read_reg_552) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_28_fu_485_p3 = ((icmp_ln46_reg_547[0:0] == 1'b1) ? trunc_ln91_fu_482_p1 : 31'd0);

assign grp_fu_359_p0 = grp_fu_359_p00;

assign grp_fu_359_p00 = smax_reg_595;

assign grp_fu_359_p1 = grp_fu_359_p10;

assign grp_fu_359_p10 = dim_read_reg_506;

assign grp_fu_363_p0 = grp_fu_363_p00;

assign grp_fu_363_p00 = smax2_reg_600;

assign grp_fu_363_p1 = grp_fu_363_p10;

assign grp_fu_363_p10 = bound_reg_621;

assign grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start = grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg;

assign grp_matmul_partition_Pipeline_readA_fu_259_ap_start = grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg;

assign grp_matmul_partition_Pipeline_readB_fu_284_ap_start = grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg;

assign grp_matmul_partition_Pipeline_writeC_fu_349_ap_start = grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg;

assign icmp_ln46_fu_377_p2 = (($signed(mul_reg_523) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign sext_ln46_fu_399_p1 = trunc_ln_fu_390_p4;

assign sext_ln57_fu_423_p1 = $signed(trunc_ln1_reg_578);

assign sext_ln91_fu_492_p1 = $signed(trunc_ln5_reg_605);

assign smax2_fu_450_p3 = ((empty_27_fu_445_p2[0:0] == 1'b1) ? trunc_ln24_reg_557 : 31'd0);

assign smax_fu_438_p3 = ((empty_26_fu_433_p2[0:0] == 1'b1) ? trunc_ln24_1_reg_518 : 31'd0);

assign trunc_ln24_1_fu_373_p0 = dim;

assign trunc_ln24_1_fu_373_p1 = trunc_ln24_1_fu_373_p0[30:0];

assign trunc_ln24_fu_382_p1 = rep_count[30:0];

assign trunc_ln46_fu_419_p1 = mul_reg_523[30:0];

assign trunc_ln91_fu_482_p1 = mul_reg_523[30:0];

assign trunc_ln_fu_390_p4 = {{in1_read_reg_542[63:2]}};

assign wide_trip_count49_fu_386_p1 = mul_reg_523;

assign zext_ln91_fu_502_p1 = empty_28_reg_642;

always @ (posedge ap_clk) begin
    wide_trip_count49_reg_562[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //matmul_partition
