<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: gecko_sdk_4.4.4/platform/Device/SiliconLabs/EFM32GG/Include Directory Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_644e249fd4bfd6865f911a565c55b2a5.html">gecko_sdk_4.4.4</a></li><li class="navelem"><a class="el" href="dir_bfc93acb7d825acff3043438e9a496ae.html">platform</a></li><li class="navelem"><a class="el" href="dir_253a78e9f244fd6f073e874a632b1b6b.html">Device</a></li><li class="navelem"><a class="el" href="dir_0a8aed4741f549902f3c13542d6622f6.html">SiliconLabs</a></li><li class="navelem"><a class="el" href="dir_2ef2ea480e644d65a83a2aaf7135a9b3.html">EFM32GG</a></li><li class="navelem"><a class="el" href="dir_cafeb3d791a31392e7e879693add77f1.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">Include Directory Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg990f1024_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg990f1024_8h.html">efm32gg990f1024.h</a></td></tr>
<tr class="memdesc:efm32gg990f1024_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32GG990F1024. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__acmp_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__acmp_8h.html">efm32gg_acmp.h</a></td></tr>
<tr class="memdesc:efm32gg__acmp_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_ACMP register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__adc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__adc_8h.html">efm32gg_adc.h</a></td></tr>
<tr class="memdesc:efm32gg__adc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_ADC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__aes_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__aes_8h.html">efm32gg_aes.h</a></td></tr>
<tr class="memdesc:efm32gg__aes_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_AES register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__af__pins_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__af__pins_8h.html">efm32gg_af_pins.h</a></td></tr>
<tr class="memdesc:efm32gg__af__pins_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_AF_PINS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__af__ports_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__af__ports_8h.html">efm32gg_af_ports.h</a></td></tr>
<tr class="memdesc:efm32gg__af__ports_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_AF_PORTS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__burtc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__burtc_8h.html">efm32gg_burtc.h</a></td></tr>
<tr class="memdesc:efm32gg__burtc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_BURTC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__burtc__ret_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__burtc__ret_8h.html">efm32gg_burtc_ret.h</a></td></tr>
<tr class="memdesc:efm32gg__burtc__ret_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_BURTC_RET register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__calibrate_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__calibrate_8h.html">efm32gg_calibrate.h</a></td></tr>
<tr class="memdesc:efm32gg__calibrate_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_CALIBRATE register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__cmu_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__cmu_8h.html">efm32gg_cmu.h</a></td></tr>
<tr class="memdesc:efm32gg__cmu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_CMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dac_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dac_8h.html">efm32gg_dac.h</a></td></tr>
<tr class="memdesc:efm32gg__dac_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DAC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__devinfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__devinfo_8h.html">efm32gg_devinfo.h</a></td></tr>
<tr class="memdesc:efm32gg__devinfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DEVINFO register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dma_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dma_8h.html">efm32gg_dma.h</a></td></tr>
<tr class="memdesc:efm32gg__dma_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DMA register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dma__ch_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dma__ch_8h.html">efm32gg_dma_ch.h</a></td></tr>
<tr class="memdesc:efm32gg__dma__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DMA_CH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dma__descriptor_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dma__descriptor_8h.html">efm32gg_dma_descriptor.h</a></td></tr>
<tr class="memdesc:efm32gg__dma__descriptor_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DMA_DESCRIPTOR register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dmactrl_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dmactrl_8h.html">efm32gg_dmactrl.h</a></td></tr>
<tr class="memdesc:efm32gg__dmactrl_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DMACTRL register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__dmareq_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__dmareq_8h.html">efm32gg_dmareq.h</a></td></tr>
<tr class="memdesc:efm32gg__dmareq_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_DMAREQ register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__ebi_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__ebi_8h.html">efm32gg_ebi.h</a></td></tr>
<tr class="memdesc:efm32gg__ebi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_EBI register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__emu_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__emu_8h.html">efm32gg_emu.h</a></td></tr>
<tr class="memdesc:efm32gg__emu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_EMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__etm_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__etm_8h.html">efm32gg_etm.h</a></td></tr>
<tr class="memdesc:efm32gg__etm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_ETM register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__gpio_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__gpio_8h.html">efm32gg_gpio.h</a></td></tr>
<tr class="memdesc:efm32gg__gpio_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_GPIO register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__gpio__p_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__gpio__p_8h.html">efm32gg_gpio_p.h</a></td></tr>
<tr class="memdesc:efm32gg__gpio__p_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_GPIO_P register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__i2c_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__i2c_8h.html">efm32gg_i2c.h</a></td></tr>
<tr class="memdesc:efm32gg__i2c_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_I2C register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__lcd_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__lcd_8h.html">efm32gg_lcd.h</a></td></tr>
<tr class="memdesc:efm32gg__lcd_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LCD register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__lesense_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__lesense_8h.html">efm32gg_lesense.h</a></td></tr>
<tr class="memdesc:efm32gg__lesense_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LESENSE register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__lesense__buf_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__lesense__buf_8h.html">efm32gg_lesense_buf.h</a></td></tr>
<tr class="memdesc:efm32gg__lesense__buf_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LESENSE_BUF register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__lesense__ch_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__lesense__ch_8h.html">efm32gg_lesense_ch.h</a></td></tr>
<tr class="memdesc:efm32gg__lesense__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LESENSE_CH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__lesense__st_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__lesense__st_8h.html">efm32gg_lesense_st.h</a></td></tr>
<tr class="memdesc:efm32gg__lesense__st_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LESENSE_ST register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__letimer_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__letimer_8h.html">efm32gg_letimer.h</a></td></tr>
<tr class="memdesc:efm32gg__letimer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LETIMER register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__leuart_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__leuart_8h.html">efm32gg_leuart.h</a></td></tr>
<tr class="memdesc:efm32gg__leuart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_LEUART register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__msc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__msc_8h.html">efm32gg_msc.h</a></td></tr>
<tr class="memdesc:efm32gg__msc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_MSC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__pcnt_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__pcnt_8h.html">efm32gg_pcnt.h</a></td></tr>
<tr class="memdesc:efm32gg__pcnt_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_PCNT register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__prs_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__prs_8h.html">efm32gg_prs.h</a></td></tr>
<tr class="memdesc:efm32gg__prs_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_PRS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__prs__ch_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__prs__ch_8h.html">efm32gg_prs_ch.h</a></td></tr>
<tr class="memdesc:efm32gg__prs__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_PRS_CH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__prs__signals_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__prs__signals_8h.html">efm32gg_prs_signals.h</a></td></tr>
<tr class="memdesc:efm32gg__prs__signals_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_PRS_SIGNALS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__rmu_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__rmu_8h.html">efm32gg_rmu.h</a></td></tr>
<tr class="memdesc:efm32gg__rmu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_RMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__romtable_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__romtable_8h.html">efm32gg_romtable.h</a></td></tr>
<tr class="memdesc:efm32gg__romtable_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_ROMTABLE register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__rtc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__rtc_8h.html">efm32gg_rtc.h</a></td></tr>
<tr class="memdesc:efm32gg__rtc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_RTC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__timer_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__timer_8h.html">efm32gg_timer.h</a></td></tr>
<tr class="memdesc:efm32gg__timer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_TIMER register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__timer__cc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__timer__cc_8h.html">efm32gg_timer_cc.h</a></td></tr>
<tr class="memdesc:efm32gg__timer__cc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_TIMER_CC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__uart_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__uart_8h.html">efm32gg_uart.h</a></td></tr>
<tr class="memdesc:efm32gg__uart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_UART register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__usart_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__usart_8h.html">efm32gg_usart.h</a></td></tr>
<tr class="memdesc:efm32gg__usart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_USART register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__usb_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__usb_8h.html">efm32gg_usb.h</a></td></tr>
<tr class="memdesc:efm32gg__usb_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_USB register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__usb__diep_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__usb__diep_8h.html">efm32gg_usb_diep.h</a></td></tr>
<tr class="memdesc:efm32gg__usb__diep_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_USB_DIEP register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__usb__doep_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__usb__doep_8h.html">efm32gg_usb_doep.h</a></td></tr>
<tr class="memdesc:efm32gg__usb__doep_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_USB_DOEP register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__usb__hc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__usb__hc_8h.html">efm32gg_usb_hc.h</a></td></tr>
<tr class="memdesc:efm32gg__usb__hc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_USB_HC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__vcmp_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__vcmp_8h.html">efm32gg_vcmp.h</a></td></tr>
<tr class="memdesc:efm32gg__vcmp_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_VCMP register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="efm32gg__wdog_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32gg__wdog_8h.html">efm32gg_wdog.h</a></td></tr>
<tr class="memdesc:efm32gg__wdog_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32GG_WDOG register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="em__device_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="em__device_8h.html">em_device.h</a></td></tr>
<tr class="memdesc:em__device_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="system__efm32gg_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__efm32gg_8h.html">system_efm32gg.h</a></td></tr>
<tr class="memdesc:system__efm32gg_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M3 System Layer for EFM32GG devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
