Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 23 01:04:18 2024
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mip_timing_summary_routed.rpt -pb mip_timing_summary_routed.pb -rpx mip_timing_summary_routed.rpx -warn_on_violation
| Design       : mip
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     30          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: deb1/Q2_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: deb1/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.094        0.000                      0                   57        0.109        0.000                      0                   57        3.750        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.094        0.000                      0                   57        0.109        0.000                      0                   57        3.750        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.435ns (35.418%)  route 4.440ns (64.582%))
  Logic Levels:           8  (LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.864     7.285    IDecode/regFile/output1[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.640 r  IDecode/regFile/RAM_reg_0_15_0_0_i_29/O
                         net (fo=1, routed)           0.149     7.789    IFetch/mem/RAM_reg_0_15_0_0_i_6_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.913 r  IFetch/mem/RAM_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.612     8.525    IFetch/mem/RAM_reg_0_15_0_0_i_18_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     9.210    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133    10.467    MemUnit/RAM_reg_0_15_1_1/A0
    SLICE_X34Y53         RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.010    10.457 r  MemUnit/RAM_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.515    10.972    ssd/MemData[1]
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.096 r  ssd/iesire_mux1[1]_i_15/O
                         net (fo=1, routed)           0.161    11.257    ssd/iesire_mux1[1]_i_15_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.381 r  ssd/iesire_mux1[1]_i_7/O
                         net (fo=1, routed)           0.445    11.826    ssd/iesire_mux1[1]_i_7_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124    11.950 r  ssd/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000    11.950    ssd/iesire_mux1[1]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435    14.776    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.031    15.045    ssd/iesire_mux1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.569ns (38.073%)  route 4.179ns (61.927%))
  Logic Levels:           8  (LUT4=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.864     7.285    IDecode/regFile/output1[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.640 r  IDecode/regFile/RAM_reg_0_15_0_0_i_29/O
                         net (fo=1, routed)           0.149     7.789    IFetch/mem/RAM_reg_0_15_0_0_i_6_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.913 r  IFetch/mem/RAM_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.612     8.525    IFetch/mem/RAM_reg_0_15_0_0_i_18_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     9.210    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133    10.467    MemUnit/RAM_reg_0_15_0_0/A0
    SLICE_X34Y53         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    10.591 r  MemUnit/RAM_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.296    10.887    ssd/MemData[0]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    11.011 r  ssd/iesire_mux1[0]_i_7/O
                         net (fo=1, routed)           0.409    11.420    ssd/iesire_mux1[0]_i_7_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.544 r  ssd/iesire_mux1[0]_i_2/O
                         net (fo=1, routed)           0.154    11.698    ssd/iesire_mux1[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124    11.822 r  ssd/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000    11.822    ssd/iesire_mux1[0]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435    14.776    ssd/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.029    15.043    ssd/iesire_mux1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 2.895ns (50.831%)  route 2.800ns (49.169%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.875     7.296    ExecUnit/output1[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.355     7.651 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     7.651    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.291 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/O[3]
                         net (fo=2, routed)           0.593     8.884    IFetch/mem/RAM_reg_0_15_0_0_i_13_n_4
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.306     9.190 r  IFetch/mem/iesire_mux1[3]_i_7/O
                         net (fo=1, routed)           0.728     9.918    IFetch/mem/iesire_mux1[3]_i_7_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  IFetch/mem/iesire_mux1[3]_i_2/O
                         net (fo=1, routed)           0.604    10.646    IFetch/mem/iesire_mux1[3]_i_2_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.770 r  IFetch/mem/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.770    ssd/iesire_mux1_reg[3]_1[0]
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435    14.776    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.077    15.091    ssd/iesire_mux1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 3.040ns (53.713%)  route 2.620ns (46.287%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.875     7.296    ExecUnit/output1[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.355     7.651 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     7.651    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.201 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.201    IFetch/mem/RAM_reg_0_15_0_0_i_13_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.429 r  IFetch/mem/iesire_mux1_reg[1]_i_9/CO[2]
                         net (fo=1, routed)           0.812     9.240    ssd/CO[0]
    SLICE_X33Y54         LUT6 (Prop_lut6_I4_O)        0.313     9.553 r  ssd/iesire_mux1[2]_i_5/O
                         net (fo=1, routed)           0.771    10.325    ssd/iesire_mux1[2]_i_5_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  ssd/iesire_mux1[2]_i_2/O
                         net (fo=1, routed)           0.162    10.611    ssd/iesire_mux1[2]_i_2_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.735 r  ssd/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.735    ssd/iesire_mux1[2]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435    14.776    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.081    15.095    ssd/iesire_mux1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.704ns (50.512%)  route 2.649ns (49.488%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.873     7.294    IFetch/mem/output1[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.649 r  IFetch/mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.649    ExecUnit/S[1]
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.227 r  ExecUnit/zero1_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.407     8.633    IFetch/mem/iesire_mux1[3]_i_5_0[2]
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.301     8.934 r  IFetch/mem/RAM_reg_0_15_0_0_i_14/O
                         net (fo=2, routed)           0.455     9.389    IFetch/mem/RAM_reg_0_15_0_0_i_14_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.513 r  IFetch/mem/RAM_reg_0_15_0_0_i_4/O
                         net (fo=2, routed)           0.915    10.428    MemUnit/RAM_reg_0_15_0_0/A2
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR2)
                                                     -0.021    14.905    MemUnit/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.704ns (50.512%)  route 2.649ns (49.488%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.873     7.294    IFetch/mem/output1[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.649 r  IFetch/mem/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.649    ExecUnit/S[1]
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.227 r  ExecUnit/zero1_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.407     8.633    IFetch/mem/iesire_mux1[3]_i_5_0[2]
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.301     8.934 r  IFetch/mem/RAM_reg_0_15_0_0_i_14/O
                         net (fo=2, routed)           0.455     9.389    IFetch/mem/RAM_reg_0_15_0_0_i_14_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.513 r  IFetch/mem/RAM_reg_0_15_0_0_i_4/O
                         net (fo=2, routed)           0.915    10.428    MemUnit/RAM_reg_0_15_1_1/A2
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR2)
                                                     -0.021    14.905    MemUnit/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.073ns (38.447%)  route 3.319ns (61.553%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.864     7.285    IDecode/regFile/output1[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.640 r  IDecode/regFile/RAM_reg_0_15_0_0_i_29/O
                         net (fo=1, routed)           0.149     7.789    IFetch/mem/RAM_reg_0_15_0_0_i_6_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.913 r  IFetch/mem/RAM_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.612     8.525    IFetch/mem/RAM_reg_0_15_0_0_i_18_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     9.210    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133    10.467    MemUnit/RAM_reg_0_15_0_0/A0
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    14.986    MemUnit/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.073ns (38.447%)  route 3.319ns (61.553%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.864     7.285    IDecode/regFile/output1[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.355     7.640 r  IDecode/regFile/RAM_reg_0_15_0_0_i_29/O
                         net (fo=1, routed)           0.149     7.789    IFetch/mem/RAM_reg_0_15_0_0_i_6_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.913 r  IFetch/mem/RAM_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.612     8.525    IFetch/mem/RAM_reg_0_15_0_0_i_18_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.649 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     9.210    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133    10.467    MemUnit/RAM_reg_0_15_1_1/A0
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.060    14.986    MemUnit/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.355ns (45.294%)  route 2.844ns (54.706%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.875     7.296    ExecUnit/output1[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.355     7.651 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     7.651    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.878 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/O[1]
                         net (fo=2, routed)           0.460     8.337    IFetch/mem/instr_reg[10]_0[1]
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.303     8.640 r  IFetch/mem/RAM_reg_0_15_0_0_i_8/O
                         net (fo=1, routed)           0.501     9.141    IFetch/mem/RAM_reg_0_15_0_0_i_8_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  IFetch/mem/RAM_reg_0_15_0_0_i_3/O
                         net (fo=2, routed)           1.009    10.274    MemUnit/RAM_reg_0_15_0_0/A1
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.058    14.984    MemUnit/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.355ns (45.294%)  route 2.844ns (54.706%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.346     6.421 r  IDecode/regFile/regArr_reg_0_7_1_1/SP/O
                         net (fo=19, routed)          0.875     7.296    ExecUnit/output1[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.355     7.651 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     7.651    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.878 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/O[1]
                         net (fo=2, routed)           0.460     8.337    IFetch/mem/instr_reg[10]_0[1]
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.303     8.640 r  IFetch/mem/RAM_reg_0_15_0_0_i_8/O
                         net (fo=1, routed)           0.501     9.141    IFetch/mem/RAM_reg_0_15_0_0_i_8_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  IFetch/mem/RAM_reg_0_15_0_0_i_3/O
                         net (fo=2, routed)           1.009    10.274    MemUnit/RAM_reg_0_15_1_1/A1
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434    14.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y53         RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.058    14.984    MemUnit/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.601%)  route 0.305ns (68.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.305     1.893    deb2/Q2
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.070     1.784    deb2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 deb2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  deb2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb2/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.700    deb2/Q1_reg_n_0
    SLICE_X33Y48         FDRE                                         r  deb2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.833     1.960    deb2/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  deb2/Q2_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.070     1.533    deb2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 deb1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.458%)  route 0.373ns (72.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb1/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  deb1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb1/Q2_reg/Q
                         net (fo=2, routed)           0.373     1.959    deb1/Q2
    SLICE_X36Y46         FDRE                                         r  deb1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    deb1/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  deb1/Q3_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.070     1.780    deb1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 deb1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    deb1/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  deb1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  deb1/Q1_reg/Q
                         net (fo=1, routed)           0.168     1.755    deb1/Q1
    SLICE_X35Y45         FDRE                                         r  deb1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  deb1/Q2_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.070     1.550    deb1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ssd/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.231ns (38.917%)  route 0.363ns (61.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.559     1.442    ssd/clk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  ssd/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  ssd/count_reg[15]/Q
                         net (fo=22, routed)          0.189     1.772    ssd/p_0_in[1]
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  ssd/iesire_mux1[1]_i_7/O
                         net (fo=1, routed)           0.173     1.991    ssd/iesire_mux1[1]_i_7_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.036 r  ssd/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ssd/iesire_mux1[1]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.829     1.957    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.092     1.800    ssd/iesire_mux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    ssd/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ssd/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    ssd/count_reg_n_0_[11]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  ssd/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    ssd/count_reg[8]_i_1_n_4
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.956    ssd/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.105     1.548    ssd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    ssd/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  ssd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ssd/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    ssd/count_reg_n_0_[3]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  ssd/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    ssd/count_reg[0]_i_1_n_4
    SLICE_X35Y54         FDRE                                         r  ssd/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.956    ssd/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  ssd/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.105     1.548    ssd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    ssd/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ssd/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.692    ssd/count_reg_n_0_[7]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  ssd/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    ssd/count_reg[4]_i_1_n_4
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.956    ssd/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.105     1.548    ssd/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    ssd/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ssd/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.689    ssd/count_reg_n_0_[4]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  ssd/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    ssd/count_reg[4]_i_1_n_7
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.956    ssd/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  ssd/count_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.105     1.548    ssd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.560     1.443    ssd/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ssd/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.689    ssd/count_reg_n_0_[8]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  ssd/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    ssd/count_reg[8]_i_1_n_7
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.828     1.956    ssd/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  ssd/count_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.105     1.548    ssd/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y45   deb1/Q1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   deb1/Q2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y46   deb1/Q3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   deb1/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y47   deb1/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y47   deb1/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y48   deb1/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y48   deb1/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y48   deb1/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y53   MemUnit/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y53   MemUnit/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y53   MemUnit/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y53   MemUnit/RAM_reg_0_15_0_0/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ExecUnit/zero_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 1.286ns (19.733%)  route 5.231ns (80.267%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          2.147     2.566    IFetch/mem/instr_reg[14]_2
    SLICE_X37Y52         LUT3 (Prop_lut3_I1_O)        0.293     2.859 r  IFetch/mem/RAM_reg_0_15_0_0_i_11/O
                         net (fo=7, routed)           1.039     3.898    IFetch/mem/instr_reg[15]_4
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.326     4.224 r  IFetch/mem/zero_reg_i_13/O
                         net (fo=1, routed)           0.734     4.958    IDecode/regFile/zero_reg_i_1_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.082 r  IDecode/regFile/zero_reg_i_4/O
                         net (fo=1, routed)           0.809     5.891    IFetch/mem/zero_reg
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.015 r  IFetch/mem/zero_reg_i_1/O
                         net (fo=1, routed)           0.502     6.517    ExecUnit/zero0
    SLICE_X30Y52         LDCE                                         r  ExecUnit/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 2.001ns (50.291%)  route 1.978ns (49.709%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.367    IFetch/plusOp_carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 r  IFetch/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.975     3.676    IFetch/mem/pc_reg[12][1]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.303     3.979 r  IFetch/mem/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     3.979    IFetch/mux2[10]
    SLICE_X40Y53         FDCE                                         r  IFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 1.294ns (32.753%)  route 2.657ns (67.247%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     1.968 r  IFetch/plusOp_carry/O[0]
                         net (fo=2, routed)           1.089     3.057    IFetch/mem/pc_reg[4][0]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.329     3.386 r  IFetch/mem/pc[1]_i_1/O
                         net (fo=1, routed)           0.565     3.951    IFetch/mux2[1]
    SLICE_X41Y52         FDCE                                         r  IFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.927ns  (logic 2.115ns (53.856%)  route 1.812ns (46.144%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.367    IFetch/plusOp_carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.481 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.481    IFetch/plusOp_carry__1_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.815 r  IFetch/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.809     3.624    IFetch/mem/O[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.303     3.927 r  IFetch/mem/pc[14]_i_1/O
                         net (fo=1, routed)           0.000     3.927    IFetch/mux2[14]
    SLICE_X38Y54         FDCE                                         r  IFetch/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.877ns  (logic 1.887ns (48.673%)  route 1.990ns (51.327%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  IFetch/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.987     3.574    IFetch/mem/pc_reg[8][1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.303     3.877 r  IFetch/mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.877    IFetch/mux2[6]
    SLICE_X41Y52         FDCE                                         r  IFetch/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.837ns  (logic 2.019ns (52.614%)  route 1.818ns (47.386%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.367    IFetch/plusOp_carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.481 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.481    IFetch/plusOp_carry__1_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.720 r  IFetch/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.815     3.535    IFetch/mem/O[2]
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.302     3.837 r  IFetch/mem/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     3.837    IFetch/mux2[15]
    SLICE_X38Y54         FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.700ns  (logic 1.630ns (44.049%)  route 2.070ns (55.951%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905     2.327 r  IFetch/plusOp_carry/O[3]
                         net (fo=2, routed)           0.428     2.755    IFetch/mem/pc_reg[4][3]
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.306     3.061 r  IFetch/mem/pc[4]_i_1/O
                         net (fo=1, routed)           0.639     3.700    IFetch/mux2[4]
    SLICE_X39Y51         FDCE                                         r  IFetch/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.582ns  (logic 1.771ns (49.444%)  route 1.811ns (50.556%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.475 r  IFetch/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.808     3.283    IFetch/mem/pc_reg[8][0]
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.299     3.582 r  IFetch/mem/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     3.582    IFetch/mux2[5]
    SLICE_X37Y52         FDCE                                         r  IFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.536ns  (logic 1.869ns (52.859%)  route 1.667ns (47.141%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.566 r  IFetch/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.663     3.230    IFetch/mem/pc_reg[8][3]
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.306     3.536 r  IFetch/mem/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.536    IFetch/mux2[8]
    SLICE_X41Y52         FDCE                                         r  IFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 1.905ns (54.083%)  route 1.617ns (45.917%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          1.003     1.422    IFetch/pc_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.253 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.253    IFetch/plusOp_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.367    IFetch/plusOp_carry__0_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.606 r  IFetch/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.614     3.220    IFetch/mem/pc_reg[12][2]
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.302     3.522 r  IFetch/mem/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     3.522    IFetch/mux2[11]
    SLICE_X40Y53         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.086%)  route 0.158ns (45.914%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[13]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[13]/Q
                         net (fo=52, routed)          0.158     0.299    IFetch/mem/instr_reg[13]_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.344 r  IFetch/mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.344    IFetch/mux2[6]
    SLICE_X41Y52         FDCE                                         r  IFetch/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.930%)  route 0.159ns (46.070%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[13]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[13]/Q
                         net (fo=52, routed)          0.159     0.300    IFetch/mem/instr_reg[13]_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  IFetch/mem/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.345    IFetch/mux2[8]
    SLICE_X41Y52         FDCE                                         r  IFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          0.168     0.309    IFetch/mem/instr_reg[0]_1[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.042     0.351 r  IFetch/mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    IFetch/mux2[0]
    SLICE_X37Y54         FDCE                                         r  IFetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.171%)  route 0.208ns (52.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IFetch/mem/instr_reg[15]/Q
                         net (fo=55, routed)          0.208     0.349    IFetch/mem/instr_reg[15]_1
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  IFetch/mem/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     0.394    IFetch/mux2[10]
    SLICE_X40Y53         FDCE                                         r  IFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.183ns (44.408%)  route 0.229ns (55.592%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[2]/Q
                         net (fo=12, routed)          0.229     0.370    IFetch/mem/instr_reg[0]_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.042     0.412 r  IFetch/mem/instr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.412    IFetch/mem/instr[1]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  IFetch/mem/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.810%)  route 0.229ns (55.190%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[2]/Q
                         net (fo=12, routed)          0.229     0.370    IFetch/mem/instr_reg[0]_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.045     0.415 r  IFetch/mem/instr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    IFetch/mem/instr[0]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  IFetch/mem/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.184ns (44.328%)  route 0.231ns (55.672%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[2]/Q
                         net (fo=12, routed)          0.231     0.372    IFetch/mem/instr_reg[0]_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.043     0.415 r  IFetch/mem/instr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.415    IFetch/mem/instr[8]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  IFetch/mem/instr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.595%)  route 0.231ns (55.405%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  IFetch/pc_reg[2]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[2]/Q
                         net (fo=12, routed)          0.231     0.372    IFetch/mem/instr_reg[0]_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  IFetch/mem/instr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.417    IFetch/mem/instr[2]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  IFetch/mem/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.096%)  route 0.236ns (55.904%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IFetch/mem/instr_reg[15]/Q
                         net (fo=55, routed)          0.236     0.377    IFetch/mem/instr_reg[15]_1
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  IFetch/mem/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     0.422    IFetch/mux2[11]
    SLICE_X40Y53         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.575%)  route 0.251ns (57.425%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[13]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[13]/Q
                         net (fo=52, routed)          0.251     0.392    IFetch/mem/instr_reg[13]_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.437 r  IFetch/mem/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.437    IFetch/mux2[5]
    SLICE_X37Y52         FDCE                                         r  IFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.380ns (48.561%)  route 4.640ns (51.439%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.172     6.764    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.150     6.914 r  ssd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.468    10.382    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.094 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.094    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.162ns (46.967%)  route 4.700ns (53.033%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  ssd/iesire_mux1_reg[3]/Q
                         net (fo=7, routed)           1.172     6.764    ssd/iesire_mux1_reg_n_0_[3]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.888 r  ssd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.528    10.415    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.935 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.935    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.349ns (49.077%)  route 4.512ns (50.923%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.223     6.753    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.154     6.907 r  ssd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.289    10.196    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    13.935 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.935    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.327ns (49.101%)  route 4.485ns (50.899%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.055     6.585    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.152     6.737 r  ssd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.430    10.167    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    13.886 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.886    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.115ns (47.007%)  route 4.639ns (52.993%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.223     6.753    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X41Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.877 r  ssd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.416    10.293    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.828 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.828    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 4.111ns (47.143%)  route 4.610ns (52.857%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ssd/iesire_mux1_reg[0]/Q
                         net (fo=7, routed)           0.954     6.484    ssd/iesire_mux1_reg_n_0_[0]
    SLICE_X38Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.608 r  ssd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.656    10.264    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.795 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.795    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.447ns  (logic 4.109ns (48.647%)  route 4.338ns (51.353%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.055     6.585    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X41Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  ssd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.282     9.992    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.521 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.521    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.966ns (55.083%)  route 3.234ns (44.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.554     5.075    ssd/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  ssd/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           3.234     8.765    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.275 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.275    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.117ns (57.293%)  route 3.069ns (42.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.555     5.076    ssd/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  ssd/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           3.069     8.564    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698    12.262 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.262    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.021ns (56.053%)  route 3.153ns (43.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.555     5.076    ssd/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  ssd/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           3.153     8.746    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.249 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.249    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.183ns (30.482%)  route 0.417ns (69.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.202     2.046    IFetch/AR[0]
    SLICE_X37Y52         FDCE                                         f  IFetch/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.183ns (30.482%)  route 0.417ns (69.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.202     2.046    IFetch/AR[0]
    SLICE_X37Y52         FDCE                                         f  IFetch/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.183ns (30.482%)  route 0.417ns (69.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.202     2.046    IFetch/AR[0]
    SLICE_X37Y52         FDCE                                         f  IFetch/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.183ns (26.224%)  route 0.515ns (73.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.299     2.143    IFetch/AR[0]
    SLICE_X38Y52         FDCE                                         f  IFetch/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.183ns (22.697%)  route 0.623ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.408     2.252    IFetch/AR[0]
    SLICE_X40Y53         FDCE                                         f  IFetch/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.183ns (22.697%)  route 0.623ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.408     2.252    IFetch/AR[0]
    SLICE_X40Y53         FDCE                                         f  IFetch/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.183ns (22.697%)  route 0.623ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.408     2.252    IFetch/AR[0]
    SLICE_X40Y53         FDCE                                         f  IFetch/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.183ns (22.073%)  route 0.646ns (77.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.430     2.274    IFetch/AR[0]
    SLICE_X37Y54         FDCE                                         f  IFetch/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.183ns (21.810%)  route 0.656ns (78.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.440     2.284    IFetch/AR[0]
    SLICE_X39Y51         FDCE                                         f  IFetch/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.183ns (21.507%)  route 0.668ns (78.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb2/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  deb2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb2/Q3_reg/Q
                         net (fo=1, routed)           0.216     1.802    deb2/Q3
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.844 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.452     2.296    IFetch/AR[0]
    SLICE_X38Y54         FDCE                                         f  IFetch/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.312ns  (logic 2.037ns (24.507%)  route 6.275ns (75.493%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=17, routed)          3.871     5.337    ssd/sw_IBUF[0]
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.120     5.457 r  ssd/iesire_mux1[1]_i_10/O
                         net (fo=6, routed)           1.464     6.921    IFetch/mem/iesire_mux1_reg[1]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.327     7.248 r  IFetch/mem/iesire_mux1[0]_i_4/O
                         net (fo=1, routed)           0.940     8.188    ssd/iesire_mux1_reg[0]_1
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.312 r  ssd/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.312    ssd/iesire_mux1[0]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435     4.776    ssd/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  ssd/iesire_mux1_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.296ns  (logic 2.161ns (26.050%)  route 6.135ns (73.950%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=17, routed)          3.871     5.337    ssd/sw_IBUF[0]
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.120     5.457 r  ssd/iesire_mux1[1]_i_10/O
                         net (fo=6, routed)           1.330     6.787    ssd/count_reg[14]_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.327     7.114 r  ssd/iesire_mux1[2]_i_5/O
                         net (fo=1, routed)           0.771     7.886    ssd/iesire_mux1[2]_i_5_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  ssd/iesire_mux1[2]_i_2/O
                         net (fo=1, routed)           0.162     8.172    ssd/iesire_mux1[2]_i_2_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.296 r  ssd/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.296    ssd/iesire_mux1[2]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435     4.776    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.173ns  (logic 2.037ns (24.923%)  route 6.136ns (75.077%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=17, routed)          3.871     5.337    ssd/sw_IBUF[0]
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.120     5.457 r  ssd/iesire_mux1[1]_i_10/O
                         net (fo=6, routed)           1.463     6.920    IFetch/mem/iesire_mux1_reg[1]
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.327     7.247 r  IFetch/mem/iesire_mux1[1]_i_5/O
                         net (fo=1, routed)           0.802     8.049    ssd/iesire_mux1_reg[1]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.173 r  ssd/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.173    ssd/iesire_mux1[1]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435     4.776    ssd/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ssd/iesire_mux1_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.991ns  (logic 2.068ns (25.878%)  route 5.923ns (74.122%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=17, routed)          4.131     5.597    ssd/sw_IBUF[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.152     5.749 r  ssd/iesire_mux1[3]_i_10/O
                         net (fo=7, routed)           1.137     6.886    IFetch/mem/iesire_mux1_reg[3]_2
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.326     7.212 r  IFetch/mem/iesire_mux1[3]_i_5/O
                         net (fo=1, routed)           0.655     7.867    IFetch/mem/iesire_mux1[3]_i_5_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  IFetch/mem/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.991    ssd/iesire_mux1_reg[3]_1[0]
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.435     4.776    ssd/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  ssd/iesire_mux1_reg[3]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.606ns  (logic 1.162ns (17.590%)  route 5.444ns (82.410%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          2.147     2.566    IFetch/mem/instr_reg[14]_2
    SLICE_X37Y52         LUT3 (Prop_lut3_I1_O)        0.293     2.859 r  IFetch/mem/RAM_reg_0_15_0_0_i_11/O
                         net (fo=7, routed)           1.603     4.462    IFetch/mem/instr_reg[15]_4
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.326     4.788 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     5.350    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.474 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133     6.606    MemUnit/RAM_reg_0_15_0_0/A0
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.606ns  (logic 1.162ns (17.590%)  route 5.444ns (82.410%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          2.147     2.566    IFetch/mem/instr_reg[14]_2
    SLICE_X37Y52         LUT3 (Prop_lut3_I1_O)        0.293     2.859 r  IFetch/mem/RAM_reg_0_15_0_0_i_11/O
                         net (fo=7, routed)           1.603     4.462    IFetch/mem/instr_reg[15]_4
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.326     4.788 r  IFetch/mem/RAM_reg_0_15_0_0_i_6/O
                         net (fo=2, routed)           0.562     5.350    IFetch/mem/instr_reg[15]_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.474 r  IFetch/mem/RAM_reg_0_15_0_0_i_2/O
                         net (fo=2, routed)           1.133     6.606    MemUnit/RAM_reg_0_15_1_1/A0
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.090ns (16.627%)  route 5.466ns (83.373%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          1.731     2.150    IFetch/mem/instr_reg[14]_2
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.299     2.449 f  IFetch/mem/zero_reg_i_7/O
                         net (fo=4, routed)           1.285     3.733    IFetch/mem/zero_reg_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.857 r  IFetch/mem/RAM_reg_0_15_0_0_i_19/O
                         net (fo=3, routed)           0.941     4.798    IFetch/mem/instr_reg[0]_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.922 r  IFetch/mem/RAM_reg_0_15_0_0_i_8/O
                         net (fo=1, routed)           0.501     5.423    IFetch/mem/RAM_reg_0_15_0_0_i_8_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  IFetch/mem/RAM_reg_0_15_0_0_i_3/O
                         net (fo=2, routed)           1.009     6.556    MemUnit/RAM_reg_0_15_0_0/A1
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.090ns (16.627%)  route 5.466ns (83.373%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          1.731     2.150    IFetch/mem/instr_reg[14]_2
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.299     2.449 f  IFetch/mem/zero_reg_i_7/O
                         net (fo=4, routed)           1.285     3.733    IFetch/mem/zero_reg_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.857 r  IFetch/mem/RAM_reg_0_15_0_0_i_19/O
                         net (fo=3, routed)           0.941     4.798    IFetch/mem/instr_reg[0]_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.922 r  IFetch/mem/RAM_reg_0_15_0_0_i_8/O
                         net (fo=1, routed)           0.501     5.423    IFetch/mem/RAM_reg_0_15_0_0_i_8_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  IFetch/mem/RAM_reg_0_15_0_0_i_3/O
                         net (fo=2, routed)           1.009     6.556    MemUnit/RAM_reg_0_15_1_1/A1
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.600ns (27.592%)  route 4.199ns (72.408%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          2.819     3.238    ExecUnit/instruction[3]
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.299     3.537 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     3.537    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.117 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/O[2]
                         net (fo=2, routed)           0.464     4.582    IFetch/mem/instr_reg[10]_0[2]
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.302     4.884 r  IFetch/mem/RAM_reg_0_15_0_0_i_4/O
                         net (fo=2, routed)           0.915     5.799    MemUnit/RAM_reg_0_15_0_0/A2
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.600ns (27.592%)  route 4.199ns (72.408%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[14]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[14]/Q
                         net (fo=52, routed)          2.819     3.238    ExecUnit/instruction[3]
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.299     3.537 r  ExecUnit/RAM_reg_0_15_0_0_i_24/O
                         net (fo=1, routed)           0.000     3.537    IFetch/mem/iesire_mux1[0]_i_6[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.117 r  IFetch/mem/RAM_reg_0_15_0_0_i_13/O[2]
                         net (fo=2, routed)           0.464     4.582    IFetch/mem/instr_reg[10]_0[2]
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.302     4.884 r  IFetch/mem/RAM_reg_0_15_0_0_i_4/O
                         net (fo=2, routed)           0.915     5.799    MemUnit/RAM_reg_0_15_1_1/A2
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.434     4.775    MemUnit/RAM_reg_0_15_1_1/WCLK
    SLICE_X34Y53         RAMS32                                       r  MemUnit/RAM_reg_0_15_1_1/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.989%)  route 0.272ns (68.011%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.272     0.400    IDecode/regFile/regArr_reg_0_7_0_0/A1
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.989%)  route 0.272ns (68.011%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.272     0.400    IDecode/regFile/regArr_reg_0_7_0_0/A1
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.989%)  route 0.272ns (68.011%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.272     0.400    IDecode/regFile/regArr_reg_0_7_1_1/A1
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.989%)  route 0.272ns (68.011%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.272     0.400    IDecode/regFile/regArr_reg_0_7_1_1/A1
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.168%)  route 0.272ns (65.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[12]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[12]/Q
                         net (fo=7, routed)           0.272     0.413    IDecode/regFile/regArr_reg_0_7_0_0/A2
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.168%)  route 0.272ns (65.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[12]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[12]/Q
                         net (fo=7, routed)           0.272     0.413    IDecode/regFile/regArr_reg_0_7_0_0/A2
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.168%)  route 0.272ns (65.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[12]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[12]/Q
                         net (fo=7, routed)           0.272     0.413    IDecode/regFile/regArr_reg_0_7_1_1/A2
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.168%)  route 0.272ns (65.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[12]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[12]/Q
                         net (fo=7, routed)           0.272     0.413    IDecode/regFile/regArr_reg_0_7_1_1/A2
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.395%)  route 0.323ns (69.605%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.323     0.464    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.395%)  route 0.323ns (69.605%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.323     0.464    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X38Y51         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK





