// Seed: 348894480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_14 = -1, id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output tri1 id_0,
    input  wire id_1,
    output tri0 _id_2,
    input  wire id_3,
    input  tri  id_4
);
  logic [-1 : id_2] id_6;
  logic [-1 : (  1  )] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
